
crypto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1e0  080001e4  080001e4  000081e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000260  20000000  0800b3c4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000b40  20000260  0800b628  00018260  2**3
                  ALLOC
  4 ._usrstack    00000100  20000da0  0800c168  00018260  2**0
                  ALLOC
  5 .comment      000000e0  00000000  00000000  00018260  2**0
                  CONTENTS, READONLY
  6 .ARM.attributes 00000031  00000000  00000000  00018340  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000688  00000000  00000000  00018371  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001697b  00000000  00000000  000189f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000056a0  00000000  00000000  0002f374  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00007d50  00000000  00000000  00034a14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000044c8  00000000  00000000  0003c764  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00007f98  00000000  00000000  00040c2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000d033  00000000  00000000  00048bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ce0  00000000  00000000  00055bf7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <test2>:
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 80001e4:	4a07      	ldr	r2, [pc, #28]	; (8000204 <test2+0x20>)
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001e6:	2102      	movs	r1, #2
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 80001e8:	6810      	ldr	r0, [r2, #0]
 80001ea:	1c43      	adds	r3, r0, #1
 80001ec:	6013      	str	r3, [r2, #0]
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001ee:	f44f 6040 	mov.w	r0, #3072	; 0xc00

void test2 (void)
{
	static int i= 0;
	i++;
  if (i&1)
 80001f2:	07db      	lsls	r3, r3, #31
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001f4:	f2c4 0001 	movt	r0, #16385	; 0x4001

void test2 (void)
{
	static int i= 0;
	i++;
  if (i&1)
 80001f8:	d401      	bmi.n	80001fe <test2+0x1a>
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
  }
  else
  {
    GPIO_SetBits(GPIOB, GPIO_Pin_1);				// org
 80001fa:	f005 bbcf 	b.w	800599c <GPIO_SetBits>
{
	static int i= 0;
	i++;
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 80001fe:	f005 bbcf 	b.w	80059a0 <GPIO_ResetBits>
 8000202:	bf00      	nop
 8000204:	20000260 	.word	0x20000260

08000208 <Test1>:
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 8000208:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800020a:	2101      	movs	r1, #1
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 800020c:	b083      	sub	sp, #12
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800020e:	2008      	movs	r0, #8
 8000210:	f006 f85e 	bl	80062d0 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000214:	2110      	movs	r1, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000216:	f44f 6040 	mov.w	r0, #3072	; 0xc00

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 800021a:	2202      	movs	r2, #2
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800021c:	f88d 1007 	strb.w	r1, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000220:	2303      	movs	r3, #3
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000222:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000226:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 8000228:	f8ad 2004 	strh.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800022c:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000230:	f005 fa74 	bl	800571c <GPIO_Init>
}
 8000234:	b003      	add	sp, #12
 8000236:	bd00      	pop	{pc}

08000238 <DisableFirmwareDownloadPort>:
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 8000238:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 800023a:	2101      	movs	r1, #1
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 800023c:	b083      	sub	sp, #12
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 800023e:	2010      	movs	r0, #16
 8000240:	f006 f846 	bl	80062d0 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 8000244:	2104      	movs	r1, #4
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000246:	f44f 5080 	mov.w	r0, #4096	; 0x1000

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 800024a:	2230      	movs	r2, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 800024c:	f88d 1007 	strb.w	r1, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000250:	2303      	movs	r3, #3
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000252:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000256:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8000258:	f8ad 2004 	strh.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800025c:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 8000260:	f005 fa5c 	bl	800571c <GPIO_Init>

}
 8000264:	b003      	add	sp, #12
 8000266:	bd00      	pop	{pc}

08000268 <DisableSmartcardLED>:
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
*/
}
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop

0800026c <EnableSmartcardLED>:


*******************************************************************************/

void EnableSmartcardLED (void)
{
 800026c:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 800026e:	2101      	movs	r1, #1


*******************************************************************************/

void EnableSmartcardLED (void)
{
 8000270:	b083      	sub	sp, #12
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 8000272:	2008      	movs	r0, #8
 8000274:	f006 f82c 	bl	80062d0 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000278:	2110      	movs	r1, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 800027a:	f44f 6040 	mov.w	r0, #3072	; 0xc00

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 800027e:	2201      	movs	r2, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000280:	f88d 1007 	strb.w	r1, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000284:	2303      	movs	r3, #3
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 8000286:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800028a:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 800028c:	f8ad 2004 	strh.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000290:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 8000294:	f005 fa42 	bl	800571c <GPIO_Init>

}
 8000298:	b003      	add	sp, #12
 800029a:	bd00      	pop	{pc}

0800029c <EnableOATHLED>:


*******************************************************************************/

void EnableOATHLED (void)
{
 800029c:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 800029e:	2101      	movs	r1, #1


*******************************************************************************/

void EnableOATHLED (void)
{
 80002a0:	b083      	sub	sp, #12
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 80002a2:	2004      	movs	r0, #4
 80002a4:	f006 f814 	bl	80062d0 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002a8:	2110      	movs	r1, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002aa:	f44f 6000 	mov.w	r0, #2048	; 0x800

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 80002ae:	2280      	movs	r2, #128	; 0x80
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002b0:	f88d 1007 	strb.w	r1, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002b4:	2303      	movs	r3, #3
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002b6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80002ba:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 80002bc:	f8ad 2004 	strh.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002c0:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 80002c4:	f005 fa2a 	bl	800571c <GPIO_Init>

}
 80002c8:	b003      	add	sp, #12
 80002ca:	bd00      	pop	{pc}

080002cc <EnableButton>:
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 80002cc:	b500      	push	{lr}

  GPIO_InitTypeDef  GPIO_InitStructure;

  
  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 80002ce:	2101      	movs	r1, #1
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 80002d0:	b083      	sub	sp, #12

  GPIO_InitTypeDef  GPIO_InitStructure;

  
  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 80002d2:	2004      	movs	r0, #4
 80002d4:	f005 fffc 	bl	80062d0 <RCC_APB2PeriphClockCmd>

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 80002d8:	2148      	movs	r1, #72	; 0x48
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002da:	f44f 6000 	mov.w	r0, #2048	; 0x800
  GPIO_InitTypeDef  GPIO_InitStructure;

  
  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 80002de:	2201      	movs	r2, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 80002e0:	f88d 1007 	strb.w	r1, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002e4:	2303      	movs	r3, #3
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002e6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80002ea:	a901      	add	r1, sp, #4
  GPIO_InitTypeDef  GPIO_InitStructure;

  
  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 80002ec:	f8ad 2004 	strh.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002f0:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 80002f4:	f005 fa12 	bl	800571c <GPIO_Init>
}
 80002f8:	b003      	add	sp, #12
 80002fa:	bd00      	pop	{pc}

080002fc <EnableTimer2>:
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 80002fc:	b510      	push	{r4, lr}

 	
/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);	
 80002fe:	2001      	movs	r0, #1
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 8000300:	b084      	sub	sp, #16

 	
/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);	
 8000302:	4601      	mov	r1, r0
 8000304:	f005 fff2 	bl	80062ec <RCC_APB1PeriphClockCmd>
  
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;          
 8000308:	2209      	movs	r2, #9
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;       
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;    
 800030a:	2300      	movs	r3, #0
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; 
  
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800030c:	4669      	mov	r1, sp
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);	
  
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;          
 800030e:	f8ad 2004 	strh.w	r2, [sp, #4]
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;       
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;    
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; 
  
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000312:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;          
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;       
 8000316:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;    
 800031a:	461c      	mov	r4, r3
 800031c:	f8ad 3006 	strh.w	r3, [sp, #6]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; 
 8000320:	f8ad 3002 	strh.w	r3, [sp, #2]
  
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;          
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;       
 8000324:	f8ad 2000 	strh.w	r2, [sp]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;    
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; 
  
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000328:	f006 fc74 	bl	8006c14 <TIM_TimeBaseInit>
  
/* TIM2 enable counter */
    TIM_Cmd(TIM2, ENABLE);
 800032c:	2101      	movs	r1, #1
 800032e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000332:	f006 ff7f 	bl	8007234 <TIM_Cmd>

    /* Enable TIM2 Update interrupt */
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000336:	2101      	movs	r1, #1
 8000338:	460a      	mov	r2, r1
 800033a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800033e:	f006 ff97 	bl	8007270 <TIM_ITConfig>
  
  NVIC_InitTypeDef NVIC_InitStructure;
  
    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000342:	201c      	movs	r0, #28
 8000344:	f88d 000c 	strb.w	r0, [sp, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000348:	2301      	movs	r3, #1
    NVIC_Init(&NVIC_InitStructure);
 800034a:	a803      	add	r0, sp, #12
  
  NVIC_InitTypeDef NVIC_InitStructure;
  
    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800034c:	f88d 400d 	strb.w	r4, [sp, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000350:	f88d 400e 	strb.w	r4, [sp, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000354:	f88d 300f 	strb.w	r3, [sp, #15]
    NVIC_Init(&NVIC_InitStructure);
 8000358:	f003 fb44 	bl	80039e4 <NVIC_Init>
	
}
 800035c:	b004      	add	sp, #16
 800035e:	bd10      	pop	{r4, pc}

08000360 <ReadButton>:
 ReadButton

*******************************************************************************/

uint8_t ReadButton(void){
return GPIO_ReadInputDataBit(BUTTON_PIN_PORT,BUTTON_PIN);
 8000360:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000364:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000368:	2101      	movs	r1, #1
 800036a:	f005 bb03 	b.w	8005974 <GPIO_ReadInputDataBit>
 800036e:	bf00      	nop

08000370 <SwitchSmartcardLED>:
 	SwitchSmartcardLED

*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{
 8000370:	4601      	mov	r1, r0

  if (NewState == ENABLE)
 8000372:	2901      	cmp	r1, #1
  {
    GPIO_SetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 8000374:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000378:	f2c4 0001 	movt	r0, #16385	; 0x4001
*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 800037c:	d002      	beq.n	8000384 <SwitchSmartcardLED+0x14>
  {
    GPIO_SetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
  }
  else
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 800037e:	2101      	movs	r1, #1
 8000380:	f005 bb0e 	b.w	80059a0 <GPIO_ResetBits>
void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_SetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 8000384:	f005 bb0a 	b.w	800599c <GPIO_SetBits>

08000388 <SwitchOATHLED>:
*******************************************************************************/

void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 8000388:	2801      	cmp	r0, #1
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 800038a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800038e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000392:	f04f 0180 	mov.w	r1, #128	; 0x80
*******************************************************************************/

void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 8000396:	d001      	beq.n	800039c <SwitchOATHLED+0x14>
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
  }
  else
  {
    GPIO_ResetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 8000398:	f005 bb02 	b.w	80059a0 <GPIO_ResetBits>
void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 800039c:	f005 bafe 	b.w	800599c <GPIO_SetBits>

080003a0 <StartBlinkingOATHLED>:

}


void StartBlinkingOATHLED(uint8_t times){
blinkOATHLEDTimes+=times;
 80003a0:	f240 2370 	movw	r3, #624	; 0x270
 80003a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a8:	7819      	ldrb	r1, [r3, #0]
 80003aa:	1842      	adds	r2, r0, r1
 80003ac:	701a      	strb	r2, [r3, #0]

}
 80003ae:	4770      	bx	lr

080003b0 <Set_USBClock>:
*******************************************************************************/

void Set_USBClock(void)
{
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 80003b0:	2000      	movs	r0, #0
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_USBClock(void)
{
 80003b2:	b508      	push	{r3, lr}
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 80003b4:	f005 fee4 	bl	8006180 <RCC_USBCLKConfig>

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80003b8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80003bc:	2101      	movs	r1, #1
}
 80003be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80003c2:	f005 bf93 	b.w	80062ec <RCC_APB1PeriphClockCmd>
 80003c6:	bf00      	nop

080003c8 <Enter_LowPowerMode>:
*******************************************************************************/

void Enter_LowPowerMode(void)
{
  /* Set the device state to suspend */
  bDeviceState = SUSPENDED;
 80003c8:	f240 5328 	movw	r3, #1320	; 0x528
 80003cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d0:	2203      	movs	r2, #3
 80003d2:	601a      	str	r2, [r3, #0]
}
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop

080003d8 <Leave_LowPowerMode>:
void Leave_LowPowerMode(void)
{
  DEVICE_INFO *pInfo = Device_Info;

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
 80003d8:	4905      	ldr	r1, [pc, #20]	; (80003f0 <Leave_LowPowerMode+0x18>)
 80003da:	6808      	ldr	r0, [r1, #0]
 80003dc:	7a83      	ldrb	r3, [r0, #10]
 80003de:	b91b      	cbnz	r3, 80003e8 <Leave_LowPowerMode+0x10>
    /* Device configured */
    bDeviceState = CONFIGURED;
  }
  else
  {
    bDeviceState = ATTACHED;
 80003e0:	4904      	ldr	r1, [pc, #16]	; (80003f4 <Leave_LowPowerMode+0x1c>)
 80003e2:	2001      	movs	r0, #1
 80003e4:	6008      	str	r0, [r1, #0]
 80003e6:	4770      	bx	lr

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 80003e8:	4b02      	ldr	r3, [pc, #8]	; (80003f4 <Leave_LowPowerMode+0x1c>)
 80003ea:	2205      	movs	r2, #5
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	4770      	bx	lr
 80003f0:	20000908 	.word	0x20000908
 80003f4:	20000528 	.word	0x20000528

080003f8 <USB_Interrupts_Config>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 80003f8:	b530      	push	{r4, r5, lr}
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80003fa:	f44f 60c0 	mov.w	r0, #1536	; 0x600
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 80003fe:	b083      	sub	sp, #12
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8000400:	f003 fae6 	bl	80039d0 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000404:	2401      	movs	r4, #1
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8000406:	2214      	movs	r2, #20
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000408:	a801      	add	r0, sp, #4

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800040a:	2500      	movs	r5, #0
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 800040c:	f88d 2004 	strb.w	r2, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000410:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000414:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000418:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 800041c:	f003 fae2 	bl	80039e4 <NVIC_Init>

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000420:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
 8000422:	2113      	movs	r1, #19
 8000424:	f88d 1004 	strb.w	r1, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000428:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800042c:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000430:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000434:	f003 fad6 	bl	80039e4 <NVIC_Init>
  
#ifdef USB_4BIT_SD_CARD_INTERFACE  
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 8000438:	2331      	movs	r3, #49	; 0x31
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 800043a:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
  
#ifdef USB_4BIT_SD_CARD_INTERFACE  
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 800043c:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000440:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000444:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000448:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 800044c:	f003 faca 	bl	80039e4 <NVIC_Init>
#endif /* USB_4BIT_SD_CARD_INTERFACE */
  
}
 8000450:	b003      	add	sp, #12
 8000452:	bd30      	pop	{r4, r5, pc}

08000454 <USB_Cable_Config>:
* Return         : Status
*******************************************************************************/

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
 8000454:	b938      	cbnz	r0, 8000466 <USB_Cable_Config+0x12>
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
  }
  else
  {
    GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 8000456:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800045a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800045e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000462:	f005 ba9d 	b.w	80059a0 <GPIO_ResetBits>

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 8000466:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800046a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800046e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000472:	f005 ba93 	b.w	800599c <GPIO_SetBits>
 8000476:	bf00      	nop

08000478 <HexToAscii>:

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000478:	2809      	cmp	r0, #9
 800047a:	d902      	bls.n	8000482 <HexToAscii+0xa>
	{
		return (nHex + '0');
	}
	return (nHex + 'A' - 10);
 800047c:	3037      	adds	r0, #55	; 0x37
 800047e:	b2c0      	uxtb	r0, r0
}
 8000480:	4770      	bx	lr

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000482:	3030      	adds	r0, #48	; 0x30
 8000484:	b2c0      	uxtb	r0, r0
 8000486:	4770      	bx	lr

08000488 <Get_SerialNum>:
*******************************************************************************/

__IO uint32_t cardSerial=0;;

void Get_SerialNum(void)
{
 8000488:	b570      	push	{r4, r5, r6, lr}
//  Device_Serial2 = 0;


//device id from smart card

getAID();
 800048a:	f001 fc01 	bl	8001c90 <getAID>
uint8_t b0=getByteOfData(10);
 800048e:	200a      	movs	r0, #10
 8000490:	f001 fc2c 	bl	8001cec <getByteOfData>
 8000494:	4604      	mov	r4, r0
uint8_t b1=getByteOfData(11);
 8000496:	200b      	movs	r0, #11
 8000498:	f001 fc28 	bl	8001cec <getByteOfData>
 800049c:	4605      	mov	r5, r0
uint8_t b2=getByteOfData(12);
 800049e:	200c      	movs	r0, #12
 80004a0:	f001 fc24 	bl	8001cec <getByteOfData>
 80004a4:	4606      	mov	r6, r0
uint8_t b3=getByteOfData(13);
 80004a6:	200d      	movs	r0, #13
 80004a8:	f001 fc20 	bl	8001cec <getByteOfData>


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);	
 80004ac:	eb00 2606 	add.w	r6, r0, r6, lsl #8
 80004b0:	eb06 4505 	add.w	r5, r6, r5, lsl #16
  
  cardSerial=Device_Serial0;
 80004b4:	4b36      	ldr	r3, [pc, #216]	; (8000590 <Get_SerialNum+0x108>)
uint8_t b1=getByteOfData(11);
uint8_t b2=getByteOfData(12);
uint8_t b3=getByteOfData(13);


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);	
 80004b6:	eb05 6404 	add.w	r4, r5, r4, lsl #24
  
  cardSerial=Device_Serial0;
 80004ba:	605c      	str	r4, [r3, #4]

	
SerialString = CCID_StringSerial; 																	
	

  if (Device_Serial0 != 0)
 80004bc:	2c00      	cmp	r4, #0
 80004be:	d05c      	beq.n	800057a <Get_SerialNum+0xf2>
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 80004c0:	0f21      	lsrs	r1, r4, #28
SerialString = CCID_StringSerial; 																	
	

  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004c2:	2030      	movs	r0, #48	; 0x30

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80004c4:	2909      	cmp	r1, #9
SerialString = CCID_StringSerial; 																	
	

  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004c6:	4b33      	ldr	r3, [pc, #204]	; (8000594 <Get_SerialNum+0x10c>)

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 80004c8:	bf98      	it	ls
 80004ca:	1809      	addls	r1, r1, r0
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 80004cc:	f3c4 6203 	ubfx	r2, r4, #24, #4
{
	if (10 > nHex)
	{
		return (nHex + '0');
	}
	return (nHex + 'A' - 10);
 80004d0:	bf88      	it	hi
 80004d2:	3137      	addhi	r1, #55	; 0x37
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 80004d4:	f3c4 5e03 	ubfx	lr, r4, #20, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80004d8:	2a09      	cmp	r2, #9
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 80004da:	7099      	strb	r1, [r3, #2]
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 80004dc:	f3c4 4c03 	ubfx	ip, r4, #16, #4

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 80004e0:	bf94      	ite	ls
 80004e2:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 80004e6:	f102 0137 	addhi.w	r1, r2, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80004ea:	f1be 0f09 	cmp.w	lr, #9
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 80004ee:	7119      	strb	r1, [r3, #4]
SerialString = CCID_StringSerial; 																	
	

  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 80004f0:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 80004f4:	bf94      	ite	ls
 80004f6:	f10e 0130 	addls.w	r1, lr, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 80004fa:	f10e 0137 	addhi.w	r1, lr, #55	; 0x37
	

  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
    SerialString[46] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0F000000) >> 24));
 80004fe:	f883 002e 	strb.w	r0, [r3, #46]	; 0x2e

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000502:	f1bc 0f09 	cmp.w	ip, #9

  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
    SerialString[46] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0F000000) >> 24));
    SerialString[44] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00F00000) >> 20));
 8000506:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c
    SerialString[42] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000F0000) >> 16));
 800050a:	f883 002a 	strb.w	r0, [r3, #42]	; 0x2a
    SerialString[40] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000F000) >> 12));
 800050e:	f883 0028 	strb.w	r0, [r3, #40]	; 0x28
    SerialString[38] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00000F00) >>  8));
 8000512:	f883 0026 	strb.w	r0, [r3, #38]	; 0x26
    SerialString[36] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000000F0) >>  4));
 8000516:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
    SerialString[34] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000000F) >>  0));
 800051a:	f883 0022 	strb.w	r0, [r3, #34]	; 0x22

    SerialString[32] = HexToAscii ((uint8_t) ((Device_Serial1 & 0xF0000000) >> 28));
 800051e:	f883 0020 	strb.w	r0, [r3, #32]
    SerialString[30] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0F000000) >> 24));
 8000522:	7798      	strb	r0, [r3, #30]
    SerialString[28] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00F00000) >> 20));
 8000524:	7718      	strb	r0, [r3, #28]
    SerialString[26] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000F0000) >> 16));
 8000526:	7698      	strb	r0, [r3, #26]
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
 8000528:	7618      	strb	r0, [r3, #24]
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
 800052a:	7598      	strb	r0, [r3, #22]
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
 800052c:	7518      	strb	r0, [r3, #20]
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));
 800052e:	7498      	strb	r0, [r3, #18]

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 8000530:	f3c4 3003 	ubfx	r0, r4, #12, #4
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 8000534:	7199      	strb	r1, [r3, #6]
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 8000536:	f3c4 2203 	ubfx	r2, r4, #8, #4

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 800053a:	bf94      	ite	ls
 800053c:	f10c 0130 	addls.w	r1, ip, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000540:	f10c 0137 	addhi.w	r1, ip, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000544:	2809      	cmp	r0, #9
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 8000546:	7219      	strb	r1, [r3, #8]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000548:	bf94      	ite	ls
 800054a:	f100 0130 	addls.w	r1, r0, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800054e:	f100 0137 	addhi.w	r1, r0, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000552:	2a09      	cmp	r2, #9

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 8000554:	7299      	strb	r1, [r3, #10]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000556:	bf94      	ite	ls
 8000558:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800055c:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 8000560:	f3c4 1203 	ubfx	r2, r4, #4, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000564:	2a09      	cmp	r2, #9
    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 8000566:	7319      	strb	r1, [r3, #12]

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000568:	d908      	bls.n	800057c <Get_SerialNum+0xf4>
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 800056a:	f004 040f 	and.w	r4, r4, #15
{
	if (10 > nHex)
	{
		return (nHex + '0');
	}
	return (nHex + 'A' - 10);
 800056e:	3237      	adds	r2, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000570:	2c09      	cmp	r4, #9
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 8000572:	739a      	strb	r2, [r3, #14]

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000574:	d808      	bhi.n	8000588 <Get_SerialNum+0x100>
	{
		return (nHex + '0');
 8000576:	3430      	adds	r4, #48	; 0x30
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 8000578:	741c      	strb	r4, [r3, #16]
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f004 040f 	and.w	r4, r4, #15

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000580:	3230      	adds	r2, #48	; 0x30

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000582:	2c09      	cmp	r4, #9
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 8000584:	739a      	strb	r2, [r3, #14]

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000586:	d9f6      	bls.n	8000576 <Get_SerialNum+0xee>
	{
		return (nHex + '0');
	}
	return (nHex + 'A' - 10);
 8000588:	3437      	adds	r4, #55	; 0x37
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 800058a:	741c      	strb	r4, [r3, #16]
 800058c:	e7f5      	b.n	800057a <Get_SerialNum+0xf2>
 800058e:	bf00      	nop
 8000590:	20000270 	.word	0x20000270
 8000594:	200000b0 	.word	0x200000b0

08000598 <RCC_Config>:
*******************************************************************************/
void RCC_Config(void)
{ 
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,  
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 8000598:	f003 b8d4 	b.w	8003744 <SystemInit>

0800059c <MAL_Config>:
{
 // MAL_Init();

#ifdef USB_4BIT_SD_CARD_INTERFACE
  /* Enable the FSMC Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE);
 800059c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005a0:	2101      	movs	r1, #1
 80005a2:	f005 be87 	b.w	80062b4 <RCC_AHBPeriphClockCmd>
 80005a6:	bf00      	nop

080005a8 <USB_Disconnect_Config>:
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 80005a8:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 80005aa:	2101      	movs	r1, #1
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 80005ac:	b083      	sub	sp, #12
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 80005ae:	2004      	movs	r0, #4
 80005b0:	f005 fe8e 	bl	80062d0 <RCC_APB2PeriphClockCmd>

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005b4:	2103      	movs	r1, #3
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005b6:	f44f 6000 	mov.w	r0, #2048	; 0x800

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 80005ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005be:	f88d 1006 	strb.w	r1, [sp, #6]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80005c2:	2310      	movs	r3, #16

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005c4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80005c8:	a901      	add	r1, sp, #4

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 80005ca:	f8ad 2004 	strh.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80005ce:	f88d 3007 	strb.w	r3, [sp, #7]

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005d2:	f005 f8a3 	bl	800571c <GPIO_Init>

  USB_Cable_Config(DISABLE);
 80005d6:	2000      	movs	r0, #0
 80005d8:	f7ff ff3c 	bl	8000454 <USB_Cable_Config>

}
 80005dc:	b003      	add	sp, #12
 80005de:	bd00      	pop	{pc}

080005e0 <Set_System>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_System(void)
{
 80005e0:	b508      	push	{r3, lr}
*******************************************************************************/
void RCC_Config(void)
{ 
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,  
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 80005e2:	f003 f8af 	bl	8003744 <SystemInit>
{
/* RCC configuration */
  RCC_Config();

/* Enable and GPIOD clock */
  USB_Disconnect_Config();
 80005e6:	f7ff ffdf 	bl	80005a8 <USB_Disconnect_Config>

/* Disable firmware download port */
 	DisableFirmwareDownloadPort ();
 80005ea:	f7ff fe25 	bl	8000238 <DisableFirmwareDownloadPort>

EnableSmartcardLED ();
 80005ee:	f7ff fe3d 	bl	800026c <EnableSmartcardLED>
EnableOATHLED ();
 80005f2:	f7ff fe53 	bl	800029c <EnableOATHLED>

/*Enable CRC calculator*/
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_CRC, ENABLE);
 80005f6:	2040      	movs	r0, #64	; 0x40
 80005f8:	2101      	movs	r1, #1
 80005fa:	f005 fe5b 	bl	80062b4 <RCC_AHBPeriphClockCmd>

/*Enable Timer 2 */	
 EnableTimer2();
 80005fe:	f7ff fe7d 	bl	80002fc <EnableTimer2>
	
/* Enable button */	
	EnableButton();
 8000602:	f7ff fe63 	bl	80002cc <EnableButton>
	
/* MAL configuration */
	CCID_Init();	// set CCID default values 

}
 8000606:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	
/* Enable button */	
	EnableButton();
	
/* MAL configuration */
	CCID_Init();	// set CCID default values 
 800060a:	f000 b857 	b.w	80006bc <CCID_Init>
 800060e:	bf00      	nop

08000610 <getu16>:
#include "platform_config.h"


uint16_t getu16(uint8_t *array){

uint16_t result=array[0]+(array[1]<<8);
 8000610:	7842      	ldrb	r2, [r0, #1]
 8000612:	7803      	ldrb	r3, [r0, #0]
 8000614:	eb03 2002 	add.w	r0, r3, r2, lsl #8

return result;
 8000618:	b280      	uxth	r0, r0
}
 800061a:	4770      	bx	lr

0800061c <getu32>:
int8_t i=0; 


for(i=3;i>=0;i--){
result<<=8;
result+=array[i];
 800061c:	7883      	ldrb	r3, [r0, #2]
 800061e:	f890 c003 	ldrb.w	ip, [r0, #3]
 8000622:	7842      	ldrb	r2, [r0, #1]
 8000624:	eb03 210c 	add.w	r1, r3, ip, lsl #8
 8000628:	7803      	ldrb	r3, [r0, #0]
 800062a:	eb02 2001 	add.w	r0, r2, r1, lsl #8
 800062e:	eb03 2000 	add.w	r0, r3, r0, lsl #8
}

return result;
}
 8000632:	4770      	bx	lr

08000634 <getu64>:

uint64_t getu64(uint8_t *array){
 8000634:	b4f0      	push	{r4, r5, r6, r7}
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
result+=array[i];
 8000636:	79c5      	ldrb	r5, [r0, #7]
 8000638:	f890 c006 	ldrb.w	ip, [r0, #6]
}

return result;
}

uint64_t getu64(uint8_t *array){
 800063c:	4604      	mov	r4, r0
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 800063e:	0228      	lsls	r0, r5, #8
 8000640:	2600      	movs	r6, #0
result+=array[i];
 8000642:	2700      	movs	r7, #0
 8000644:	eb1c 0200 	adds.w	r2, ip, r0
 8000648:	eb47 0106 	adc.w	r1, r7, r6
 800064c:	7966      	ldrb	r6, [r4, #5]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 800064e:	020b      	lsls	r3, r1, #8
 8000650:	0210      	lsls	r0, r2, #8
 8000652:	ea43 6c12 	orr.w	ip, r3, r2, lsr #24
result+=array[i];
 8000656:	2700      	movs	r7, #0
 8000658:	1832      	adds	r2, r6, r0
 800065a:	eb47 010c 	adc.w	r1, r7, ip
 800065e:	7920      	ldrb	r0, [r4, #4]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 8000660:	020b      	lsls	r3, r1, #8
 8000662:	0216      	lsls	r6, r2, #8
 8000664:	ea43 6c12 	orr.w	ip, r3, r2, lsr #24
result+=array[i];
 8000668:	2700      	movs	r7, #0
 800066a:	1982      	adds	r2, r0, r6
 800066c:	eb47 010c 	adc.w	r1, r7, ip
 8000670:	78e6      	ldrb	r6, [r4, #3]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 8000672:	020b      	lsls	r3, r1, #8
 8000674:	0210      	lsls	r0, r2, #8
 8000676:	ea43 6c12 	orr.w	ip, r3, r2, lsr #24
result+=array[i];
 800067a:	2700      	movs	r7, #0
 800067c:	1832      	adds	r2, r6, r0
 800067e:	eb47 010c 	adc.w	r1, r7, ip
 8000682:	78a0      	ldrb	r0, [r4, #2]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 8000684:	020b      	lsls	r3, r1, #8
 8000686:	0216      	lsls	r6, r2, #8
 8000688:	ea43 6c12 	orr.w	ip, r3, r2, lsr #24
result+=array[i];
 800068c:	2700      	movs	r7, #0
 800068e:	1980      	adds	r0, r0, r6
 8000690:	eb47 010c 	adc.w	r1, r7, ip
 8000694:	7866      	ldrb	r6, [r4, #1]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 8000696:	020a      	lsls	r2, r1, #8
 8000698:	0203      	lsls	r3, r0, #8
 800069a:	ea42 6c10 	orr.w	ip, r2, r0, lsr #24
result+=array[i];
 800069e:	2700      	movs	r7, #0
 80006a0:	18f6      	adds	r6, r6, r3
 80006a2:	eb47 070c 	adc.w	r7, r7, ip
 80006a6:	7820      	ldrb	r0, [r4, #0]
uint64_t result=0;
int8_t i=0; 


for(i=7;i>=0;i--){
result<<=8;
 80006a8:	0239      	lsls	r1, r7, #8
 80006aa:	0232      	lsls	r2, r6, #8
 80006ac:	ea41 6316 	orr.w	r3, r1, r6, lsr #24
result+=array[i];
 80006b0:	2100      	movs	r1, #0
 80006b2:	1880      	adds	r0, r0, r2
 80006b4:	eb41 0103 	adc.w	r1, r1, r3
}

return result;
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	4770      	bx	lr

080006bc <CCID_Init>:
/*                                                                      */
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
 80006bc:	b410      	push	{r4}
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
 80006be:	f240 5490 	movw	r4, #1424	; 0x590
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 80006c2:	2200      	movs	r2, #0
	UsbMessageFlags   = 0x00;	
 80006c4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80006c8:	7022      	strb	r2, [r4, #0]
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 80006ca:	f240 2080 	movw	r0, #640	; 0x280
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 80006ce:	f240 61f5 	movw	r1, #1781	; 0x6f5
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 80006d2:	f240 63f9 	movw	r3, #1785	; 0x6f9
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 80006d6:	f240 5494 	movw	r4, #1428	; 0x594
 80006da:	f2c2 0000 	movt	r0, #8192	; 0x2000
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 80006de:	f2c2 0100 	movt	r1, #8192	; 0x2000
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 80006e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 80006e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80006ea:	6004      	str	r4, [r0, #0]
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 80006ec:	700a      	strb	r2, [r1, #0]
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 80006ee:	701a      	strb	r2, [r3, #0]
}
 80006f0:	bc10      	pop	{r4}
 80006f2:	4770      	bx	lr

080006f4 <CCID_Init_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Init_IT(void)
{
 80006f4:	b510      	push	{r4, lr}

	pUsbMessageBuffer 	= UsbMessageBuffer;
 80006f6:	4a0b      	ldr	r2, [pc, #44]	; (8000724 <CCID_Init_IT+0x30>)
 80006f8:	4c0b      	ldr	r4, [pc, #44]	; (8000728 <CCID_Init_IT+0x34>)
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 80006fa:	7910      	ldrb	r0, [r2, #4]
/************************************************************************/

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
 80006fc:	6014      	str	r4, [r2, #0]
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags 		= 0x00;
 80006fe:	490b      	ldr	r1, [pc, #44]	; (800072c <CCID_Init_IT+0x38>)

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 8000700:	4a0b      	ldr	r2, [pc, #44]	; (8000730 <CCID_Init_IT+0x3c>)
 8000702:	2300      	movs	r3, #0
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 8000704:	2801      	cmp	r0, #1

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 8000706:	7013      	strb	r3, [r2, #0]
	UsbMessageFlags 		= 0x00;
 8000708:	700b      	strb	r3, [r1, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 800070a:	d104      	bne.n	8000716 <CCID_Init_IT+0x22>
	{
		Set_bSlotChangedFlag;
 800070c:	f891 c000 	ldrb.w	ip, [r1]
 8000710:	f04c 0008 	orr.w	r0, ip, #8
 8000714:	7008      	strb	r0, [r1, #0]
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 8000716:	f000 fd37 	bl	8001188 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <CCID_Init_IT+0x40>)
 800071c:	2100      	movs	r1, #0
 800071e:	7019      	strb	r1, [r3, #0]
}
 8000720:	bd10      	pop	{r4, pc}
 8000722:	bf00      	nop
 8000724:	20000280 	.word	0x20000280
 8000728:	20000594 	.word	0x20000594
 800072c:	20000590 	.word	0x20000590
 8000730:	200006f5 	.word	0x200006f5
 8000734:	200006f9 	.word	0x200006f9

08000738 <CCID_Suspend_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
 8000738:	b510      	push	{r4, lr}
	pUsbMessageBuffer = UsbMessageBuffer;
 800073a:	4a0b      	ldr	r2, [pc, #44]	; (8000768 <CCID_Suspend_IT+0x30>)
 800073c:	4c0b      	ldr	r4, [pc, #44]	; (800076c <CCID_Suspend_IT+0x34>)
	BulkStatus = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 800073e:	7910      	ldrb	r0, [r2, #4]
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 8000740:	6014      	str	r4, [r2, #0]
	BulkStatus = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags = 0x00;
 8000742:	490b      	ldr	r1, [pc, #44]	; (8000770 <CCID_Suspend_IT+0x38>)
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 8000744:	4a0b      	ldr	r2, [pc, #44]	; (8000774 <CCID_Suspend_IT+0x3c>)
 8000746:	2300      	movs	r3, #0
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 8000748:	2801      	cmp	r0, #1
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 800074a:	7013      	strb	r3, [r2, #0]
	UsbMessageFlags = 0x00;
 800074c:	700b      	strb	r3, [r1, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 800074e:	d104      	bne.n	800075a <CCID_Suspend_IT+0x22>
	{
		Set_bSlotChangedFlag;
 8000750:	f891 c000 	ldrb.w	ip, [r1]
 8000754:	f04c 0008 	orr.w	r0, ip, #8
 8000758:	7008      	strb	r0, [r1, #0]
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 800075a:	f000 fd15 	bl	8001188 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <CCID_Suspend_IT+0x40>)
 8000760:	2100      	movs	r1, #0
 8000762:	7019      	strb	r1, [r3, #0]
};
 8000764:	bd10      	pop	{r4, pc}
 8000766:	bf00      	nop
 8000768:	20000280 	.word	0x20000280
 800076c:	20000594 	.word	0x20000594
 8000770:	20000590 	.word	0x20000590
 8000774:	200006f5 	.word	0x200006f5
 8000778:	200006f9 	.word	0x200006f9

0800077c <CCID_Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 800077c:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
 800077e:	b510      	push	{r4, lr}
 8000780:	4604      	mov	r4, r0
  switch (Direction)
 8000782:	d009      	beq.n	8000798 <CCID_Bot_Abort+0x1c>
 8000784:	d302      	bcc.n	800078c <CCID_Bot_Abort+0x10>
 8000786:	2802      	cmp	r0, #2
 8000788:	d00d      	beq.n	80007a6 <CCID_Bot_Abort+0x2a>
 800078a:	bd10      	pop	{r4, pc}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 800078c:	2002      	movs	r0, #2
 800078e:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8000790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 8000794:	f008 ba18 	b.w	8008bc8 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000798:	2002      	movs	r0, #2
 800079a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800079e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 80007a2:	f008 ba2b 	b.w	8008bfc <SetEPRxStatus>
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 80007a6:	2110      	movs	r1, #16
 80007a8:	f008 fa0e 	bl	8008bc8 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 80007ac:	4620      	mov	r0, r4
 80007ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 80007b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 80007b6:	f008 ba21 	b.w	8008bfc <SetEPRxStatus>
 80007ba:	bf00      	nop

080007bc <CCID_Storage_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
 80007bc:	b508      	push	{r3, lr}
  Data_Len = GetEPRxCount(ENDP2);
 80007be:	2002      	movs	r0, #2
 80007c0:	f008 fc02 	bl	8008fc8 <GetEPRxCount>
 80007c4:	f640 5340 	movw	r3, #3392	; 0xd40
 80007c8:	4602      	mov	r2, r0

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 80007ca:	f640 505c 	movw	r0, #3420	; 0xd5c
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);
 80007ce:	f2c2 0300 	movt	r3, #8192	; 0x2000

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 80007d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80007d6:	21d8      	movs	r1, #216	; 0xd8
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);
 80007d8:	801a      	strh	r2, [r3, #0]
      break;

    default:
      break;
  }
}
 80007da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 80007de:	f008 b961 	b.w	8008aa4 <PMAToUserBufferCopy>
 80007e2:	bf00      	nop

080007e4 <CCID_BulkOutMessage>:
/*    save this message in UsbMessageBuffer.                            */
/************************************************************************/
static int UsbDataLength = 0;

void CCID_BulkOutMessage (void)
{
 80007e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007e6:	4d56      	ldr	r5, [pc, #344]	; (8000940 <CCID_BulkOutMessage+0x15c>)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 80007e8:	4c56      	ldr	r4, [pc, #344]	; (8000944 <CCID_BulkOutMessage+0x160>)

void CCID_BulkOutMessage (void)
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007ea:	782b      	ldrb	r3, [r5, #0]
 80007ec:	b913      	cbnz	r3, 80007f4 <CCID_BulkOutMessage+0x10>
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
		UsbDataLength     = 0;
 80007ee:	60a3      	str	r3, [r4, #8]
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 80007f0:	4b55      	ldr	r3, [pc, #340]	; (8000948 <CCID_BulkOutMessage+0x164>)
 80007f2:	6023      	str	r3, [r4, #0]
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
 80007f4:	2002      	movs	r0, #2
 80007f6:	f008 fbe7 	bl	8008fc8 <GetEPRxCount>
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 80007fa:	6823      	ldr	r3, [r4, #0]
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
 80007fc:	b2c6      	uxtb	r6, r0
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 80007fe:	21d8      	movs	r1, #216	; 0xd8
 8000800:	4618      	mov	r0, r3
 8000802:	4632      	mov	r2, r6
 8000804:	f008 f94e 	bl	8008aa4 <PMAToUserBufferCopy>

	UsbDataLength     += cnt;
 8000808:	68a2      	ldr	r2, [r4, #8]
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 800080a:	6820      	ldr	r0, [r4, #0]


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 800080c:	782b      	ldrb	r3, [r5, #0]

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 800080e:	18b1      	adds	r1, r6, r2
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 8000810:	1982      	adds	r2, r0, r6

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 8000812:	60a1      	str	r1, [r4, #8]
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 8000814:	484b      	ldr	r0, [pc, #300]	; (8000944 <CCID_BulkOutMessage+0x160>)

	UsbDataLength     += cnt;
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 8000816:	6022      	str	r2, [r4, #0]


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 8000818:	b16b      	cbz	r3, 8000836 <CCID_BulkOutMessage+0x52>
 800081a:	68c3      	ldr	r3, [r0, #12]
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 800081c:	1b9e      	subs	r6, r3, r6

/* Set transfer state  */
	if(UsbMessageLength > 0)
 800081e:	2e00      	cmp	r6, #0
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 8000820:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000822:	dd19      	ble.n	8000858 <CCID_BulkOutMessage+0x74>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
 8000824:	2302      	movs	r3, #2
 8000826:	702b      	strb	r3, [r5, #0]


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 8000828:	2002      	movs	r0, #2
 800082a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	}
}
 800082e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 8000832:	f008 b9e3 	b.w	8008bfc <SetEPRxStatus>
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 8000836:	4a44      	ldr	r2, [pc, #272]	; (8000948 <CCID_BulkOutMessage+0x164>)
 8000838:	7853      	ldrb	r3, [r2, #1]
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 800083a:	7897      	ldrb	r7, [r2, #2]
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 800083c:	330a      	adds	r3, #10
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 800083e:	78d1      	ldrb	r1, [r2, #3]
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 8000840:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8000844:	60c3      	str	r3, [r0, #12]

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 8000846:	b199      	cbz	r1, 8000870 <CCID_BulkOutMessage+0x8c>
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 8000848:	1b9e      	subs	r6, r3, r6
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 800084a:	4a40      	ldr	r2, [pc, #256]	; (800094c <CCID_BulkOutMessage+0x168>)
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 800084c:	2104      	movs	r1, #4
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet

/* Set transfer state  */
	if(UsbMessageLength > 0)
 800084e:	2e00      	cmp	r6, #0
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 8000850:	7029      	strb	r1, [r5, #0]
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 8000852:	6022      	str	r2, [r4, #0]
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 8000854:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000856:	dce5      	bgt.n	8000824 <CCID_BulkOutMessage+0x40>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
	}

	if(UsbMessageLength == 0)
 8000858:	d111      	bne.n	800087e <CCID_BulkOutMessage+0x9a>
	{
		BulkStatus = RECEIVE_FINISHED;
 800085a:	2007      	movs	r0, #7
 800085c:	7028      	strb	r0, [r5, #0]
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;

		case RECEIVE_FINISHED:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 800085e:	4b3c      	ldr	r3, [pc, #240]	; (8000950 <CCID_BulkOutMessage+0x16c>)
			UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;

		case RECEIVE_FINISHED:
			UsbDataLength = 0;
 8000860:	2100      	movs	r1, #0
			Set_bBulkOutCompleteFlag;
 8000862:	f893 c000 	ldrb.w	ip, [r3]
			UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;

		case RECEIVE_FINISHED:
			UsbDataLength = 0;
 8000866:	60a1      	str	r1, [r4, #8]
			Set_bBulkOutCompleteFlag;
 8000868:	f04c 0001 	orr.w	r0, ip, #1
 800086c:	7018      	strb	r0, [r3, #0]
			break;
 800086e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 8000870:	7910      	ldrb	r0, [r2, #4]
 8000872:	2800      	cmp	r0, #0
 8000874:	d1e8      	bne.n	8000848 <CCID_BulkOutMessage+0x64>
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
 8000876:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 800087a:	dbcf      	blt.n	800081c <CCID_BulkOutMessage+0x38>
 800087c:	e7e4      	b.n	8000848 <CCID_BulkOutMessage+0x64>
	if(UsbMessageLength == 0)
	{
		BulkStatus = RECEIVE_FINISHED;
	}

	if(UsbMessageLength < 0)
 800087e:	da10      	bge.n	80008a2 <CCID_BulkOutMessage+0xbe>
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 8000880:	2206      	movs	r2, #6
 8000882:	702a      	strb	r2, [r5, #0]
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;

		case RECEIVE_FINISHED:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 8000884:	4b32      	ldr	r3, [pc, #200]	; (8000950 <CCID_BulkOutMessage+0x16c>)
				}
			}
			break;
	
		case RECEIVE_TOOLONGMESSAGE_FINISHED:
			UsbMessageBuffer[OFFSET_DWLENGTH]   = 0xFF;
 8000886:	4a30      	ldr	r2, [pc, #192]	; (8000948 <CCID_BulkOutMessage+0x164>)
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;

		case RECEIVE_FINISHED:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 8000888:	f893 c000 	ldrb.w	ip, [r3]
				}
			}
			break;
	
		case RECEIVE_TOOLONGMESSAGE_FINISHED:
			UsbMessageBuffer[OFFSET_DWLENGTH]   = 0xFF;
 800088c:	21ff      	movs	r1, #255	; 0xff
 800088e:	7051      	strb	r1, [r2, #1]
			UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0xFF;
 8000890:	7091      	strb	r1, [r2, #2]
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
 8000892:	70d1      	strb	r1, [r2, #3]
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;
 8000894:	7111      	strb	r1, [r2, #4]

		case RECEIVE_FINISHED:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 8000896:	f04c 0001 	orr.w	r0, ip, #1
			UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;

		case RECEIVE_FINISHED:
			UsbDataLength = 0;
 800089a:	2100      	movs	r1, #0
 800089c:	60a1      	str	r1, [r4, #8]
			Set_bBulkOutCompleteFlag;
 800089e:	7018      	strb	r0, [r3, #0]
			break;
 80008a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
	}


	switch(BulkStatus)
 80008a2:	782a      	ldrb	r2, [r5, #0]
 80008a4:	1e93      	subs	r3, r2, #2
 80008a6:	2b05      	cmp	r3, #5
 80008a8:	d80e      	bhi.n	80008c8 <CCID_BulkOutMessage+0xe4>
 80008aa:	a101      	add	r1, pc, #4	; (adr r1, 80008b0 <CCID_BulkOutMessage+0xcc>)
 80008ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80008b0:	08000829 	.word	0x08000829
 80008b4:	080008df 	.word	0x080008df
 80008b8:	080008d9 	.word	0x080008d9
 80008bc:	080008df 	.word	0x080008df
 80008c0:	08000885 	.word	0x08000885
 80008c4:	0800085f 	.word	0x0800085f
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 80008c8:	4821      	ldr	r0, [pc, #132]	; (8000950 <CCID_BulkOutMessage+0x16c>)
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 80008ca:	2100      	movs	r1, #0
			Set_bBulkOutCompleteFlag;
 80008cc:	7803      	ldrb	r3, [r0, #0]
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 80008ce:	60a1      	str	r1, [r4, #8]
			Set_bBulkOutCompleteFlag;
 80008d0:	f043 0201 	orr.w	r2, r3, #1
 80008d4:	7002      	strb	r2, [r0, #0]
 80008d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
			break;
	
		case RECEIVE_UNCORRECTLENGTH_INIT:
			BulkStatus = RECEIVE_UNCORRECTLENGTH_END;
 80008d8:	2105      	movs	r1, #5
 80008da:	7029      	strb	r1, [r5, #0]
			break;
 80008dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	
		case RECEIVE_OTHER_END:
		case RECEIVE_UNCORRECTLENGTH_END:
			if(UsbDataLength == 0)
 80008de:	68a3      	ldr	r3, [r4, #8]
 80008e0:	b99b      	cbnz	r3, 800090a <CCID_BulkOutMessage+0x126>
			{
				if (BulkStatus == RECEIVE_OTHER_END)
 80008e2:	2a03      	cmp	r2, #3
 80008e4:	d025      	beq.n	8000932 <CCID_BulkOutMessage+0x14e>
				{	
					BulkStatus = RECEIVE_FINISHED;	
				}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 80008e6:	2206      	movs	r2, #6
 80008e8:	702a      	strb	r2, [r5, #0]
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 80008ea:	68e1      	ldr	r1, [r4, #12]
 80008ec:	4815      	ldr	r0, [pc, #84]	; (8000944 <CCID_BulkOutMessage+0x160>)
 80008ee:	1aca      	subs	r2, r1, r3
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 80008f0:	2a00      	cmp	r2, #0
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 80008f2:	60e2      	str	r2, [r4, #12]
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 80008f4:	dd0c      	ble.n	8000910 <CCID_BulkOutMessage+0x12c>
 80008f6:	f895 c000 	ldrb.w	ip, [r5]
 80008fa:	f1bc 0f03 	cmp.w	ip, #3
 80008fe:	d011      	beq.n	8000924 <CCID_BulkOutMessage+0x140>
					{	
						BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
					}
				}

				if(UsbMessageLength < 0)
 8000900:	2a00      	cmp	r2, #0
 8000902:	dae8      	bge.n	80008d6 <CCID_BulkOutMessage+0xf2>
				{
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 8000904:	2306      	movs	r3, #6
 8000906:	702b      	strb	r3, [r5, #0]
 8000908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
 800090a:	2bff      	cmp	r3, #255	; 0xff
 800090c:	d1ed      	bne.n	80008ea <CCID_BulkOutMessage+0x106>
 800090e:	e7e2      	b.n	80008d6 <CCID_BulkOutMessage+0xf2>
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
				}// Jeffery Lee 2002/12/05 <+> <1>
				if(UsbMessageLength == 0)
 8000910:	d1f6      	bne.n	8000900 <CCID_BulkOutMessage+0x11c>
				{
					if(BulkStatus == RECEIVE_OTHER_END)
 8000912:	f895 e000 	ldrb.w	lr, [r5]
 8000916:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <CCID_BulkOutMessage+0x15c>)
 8000918:	f1be 0f03 	cmp.w	lr, #3
 800091c:	d00c      	beq.n	8000938 <CCID_BulkOutMessage+0x154>
					{	
						BulkStatus = RECEIVE_FINISHED;	
					}
					else
					{	
						BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 800091e:	2006      	movs	r0, #6
 8000920:	7018      	strb	r0, [r3, #0]
 8000922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 8000924:	6801      	ldr	r1, [r0, #0]
 8000926:	18c9      	adds	r1, r1, r3
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 8000928:	4b05      	ldr	r3, [pc, #20]	; (8000940 <CCID_BulkOutMessage+0x15c>)
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 800092a:	6001      	str	r1, [r0, #0]
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 800092c:	2002      	movs	r0, #2
 800092e:	7018      	strb	r0, [r3, #0]
 8000930:	e7e6      	b.n	8000900 <CCID_BulkOutMessage+0x11c>
		case RECEIVE_UNCORRECTLENGTH_END:
			if(UsbDataLength == 0)
			{
				if (BulkStatus == RECEIVE_OTHER_END)
				{	
					BulkStatus = RECEIVE_FINISHED;	
 8000932:	2007      	movs	r0, #7
 8000934:	7028      	strb	r0, [r5, #0]
 8000936:	e7d8      	b.n	80008ea <CCID_BulkOutMessage+0x106>
				}// Jeffery Lee 2002/12/05 <+> <1>
				if(UsbMessageLength == 0)
				{
					if(BulkStatus == RECEIVE_OTHER_END)
					{	
						BulkStatus = RECEIVE_FINISHED;	
 8000938:	2207      	movs	r2, #7
 800093a:	701a      	strb	r2, [r3, #0]
 800093c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800093e:	bf00      	nop
 8000940:	200006f5 	.word	0x200006f5
 8000944:	20000280 	.word	0x20000280
 8000948:	20000594 	.word	0x20000594
 800094c:	2000059e 	.word	0x2000059e
 8000950:	20000590 	.word	0x20000590

08000954 <CCID_BulkInMessage>:
/*  Transmit the CCID message by the Bulk In Endpoint 2.								*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

unsigned char CCID_BulkInMessage (void)
{
 8000954:	b538      	push	{r3, r4, r5, lr}
	switch(BulkStatus)
 8000956:	4c3e      	ldr	r4, [pc, #248]	; (8000a50 <CCID_BulkInMessage+0xfc>)
 8000958:	7820      	ldrb	r0, [r4, #0]
 800095a:	2809      	cmp	r0, #9
 800095c:	d03c      	beq.n	80009d8 <CCID_BulkInMessage+0x84>
 800095e:	280a      	cmp	r0, #10
 8000960:	d029      	beq.n	80009b6 <CCID_BulkInMessage+0x62>
 8000962:	2808      	cmp	r0, #8
 8000964:	d000      	beq.n	8000968 <CCID_BulkInMessage+0x14>
		default:
			break;
	}

	return (BulkStatus);
}
 8000966:	bd38      	pop	{r3, r4, r5, pc}
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 8000968:	483a      	ldr	r0, [pc, #232]	; (8000a54 <CCID_BulkInMessage+0x100>)
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 800096a:	4d3b      	ldr	r5, [pc, #236]	; (8000a58 <CCID_BulkInMessage+0x104>)
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 800096c:	7882      	ldrb	r2, [r0, #2]
 800096e:	7843      	ldrb	r3, [r0, #1]
 8000970:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 8000974:	320a      	adds	r2, #10
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
 8000976:	f5b2 7f97 	cmp.w	r2, #302	; 0x12e
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 800097a:	60ea      	str	r2, [r5, #12]
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
 800097c:	dd53      	ble.n	8000a26 <CCID_BulkInMessage+0xd2>
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 800097e:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8000982:	60e9      	str	r1, [r5, #12]
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 8000984:	6028      	str	r0, [r5, #0]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 8000986:	2240      	movs	r2, #64	; 0x40
 8000988:	4832      	ldr	r0, [pc, #200]	; (8000a54 <CCID_BulkInMessage+0x100>)
 800098a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800098e:	f008 f855 	bl	8008a3c <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000992:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 8000994:	68eb      	ldr	r3, [r5, #12]
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000996:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 8000998:	3b40      	subs	r3, #64	; 0x40
 800099a:	60eb      	str	r3, [r5, #12]
				BulkStatus         = TRANSMIT_OTHER;
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 800099c:	2002      	movs	r0, #2
 800099e:	2140      	movs	r1, #64	; 0x40
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009a0:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
				BulkStatus         = TRANSMIT_OTHER;
 80009a2:	2309      	movs	r3, #9
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
				BulkStatus         = TRANSMIT_FINISHED;
 80009a4:	7023      	strb	r3, [r4, #0]

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 80009a6:	f008 fab1 	bl	8008f0c <SetEPTxCount>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
 80009aa:	2002      	movs	r0, #2
 80009ac:	2130      	movs	r1, #48	; 0x30
 80009ae:	f008 f90b 	bl	8008bc8 <SetEPTxStatus>
 80009b2:	7820      	ldrb	r0, [r4, #0]
 80009b4:	bd38      	pop	{r3, r4, r5, pc}
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 80009b6:	4b29      	ldr	r3, [pc, #164]	; (8000a5c <CCID_BulkInMessage+0x108>)
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80009b8:	2002      	movs	r0, #2
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 80009ba:	7819      	ldrb	r1, [r3, #0]
 80009bc:	f041 0202 	orr.w	r2, r1, #2
 80009c0:	701a      	strb	r2, [r3, #0]
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 80009c2:	2200      	movs	r2, #0
    	Bot_State        = BOT_DATA_IN_LAST;
 80009c4:	4b26      	ldr	r3, [pc, #152]	; (8000a60 <CCID_BulkInMessage+0x10c>)
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 80009c6:	7022      	strb	r2, [r4, #0]
    	Bot_State        = BOT_DATA_IN_LAST;
 80009c8:	2203      	movs	r2, #3
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80009ca:	f44f 5140 	mov.w	r1, #12288	; 0x3000
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 80009ce:	701a      	strb	r2, [r3, #0]
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80009d0:	f008 f914 	bl	8008bfc <SetEPRxStatus>
 80009d4:	7820      	ldrb	r0, [r4, #0]
		default:
			break;
	}

	return (BulkStatus);
}
 80009d6:	bd38      	pop	{r3, r4, r5, pc}
			}
			break;
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 80009d8:	4d1f      	ldr	r5, [pc, #124]	; (8000a58 <CCID_BulkInMessage+0x104>)
 80009da:	68ea      	ldr	r2, [r5, #12]
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 80009dc:	6828      	ldr	r0, [r5, #0]
			}
			break;
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 80009de:	2a3f      	cmp	r2, #63	; 0x3f
 80009e0:	dd14      	ble.n	8000a0c <CCID_BulkInMessage+0xb8>
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 80009e2:	2240      	movs	r2, #64	; 0x40
 80009e4:	f44f 718c 	mov.w	r1, #280	; 0x118
 80009e8:	f008 f828 	bl	8008a3c <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009ec:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009ee:	68eb      	ldr	r3, [r5, #12]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009f0:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009f2:	3b40      	subs	r3, #64	; 0x40

		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 80009f4:	2002      	movs	r0, #2
 80009f6:	2140      	movs	r1, #64	; 0x40
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009f8:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009fa:	60eb      	str	r3, [r5, #12]
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 80009fc:	f008 fa86 	bl	8008f0c <SetEPTxCount>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
 8000a00:	2002      	movs	r0, #2
 8000a02:	2130      	movs	r1, #48	; 0x30
 8000a04:	f008 f8e0 	bl	8008bc8 <SetEPTxStatus>
 8000a08:	7820      	ldrb	r0, [r4, #0]
 8000a0a:	bd38      	pop	{r3, r4, r5, pc}
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 8000a0c:	b292      	uxth	r2, r2
 8000a0e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000a12:	f008 f813 	bl	8008a3c <UserToPMABufferCopy>
		
				pUsbMessageBuffer += UsbMessageLength;
 8000a16:	68e8      	ldr	r0, [r5, #12]
 8000a18:	682a      	ldr	r2, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000a1a:	b281      	uxth	r1, r0
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
 8000a1c:	1813      	adds	r3, r2, r0
 8000a1e:	602b      	str	r3, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000a20:	2002      	movs	r0, #2
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
				BulkStatus         = TRANSMIT_FINISHED;
 8000a22:	230a      	movs	r3, #10
 8000a24:	e7be      	b.n	80009a4 <CCID_BulkInMessage+0x50>
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 8000a26:	2a3f      	cmp	r2, #63	; 0x3f
			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 8000a28:	6028      	str	r0, [r5, #0]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 8000a2a:	dcac      	bgt.n	8000986 <CCID_BulkInMessage+0x32>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 8000a2c:	b292      	uxth	r2, r2
 8000a2e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000a32:	f008 f803 	bl	8008a3c <UserToPMABufferCopy>
				BulkStatus         = TRANSMIT_FINISHED;
 8000a36:	230a      	movs	r3, #10
		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000a38:	89a9      	ldrh	r1, [r5, #12]
 8000a3a:	2002      	movs	r0, #2

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
				BulkStatus         = TRANSMIT_FINISHED;
 8000a3c:	7023      	strb	r3, [r4, #0]
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000a3e:	f008 fa65 	bl	8008f0c <SetEPTxCount>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
 8000a42:	2002      	movs	r0, #2
 8000a44:	2130      	movs	r1, #48	; 0x30
 8000a46:	f008 f8bf 	bl	8008bc8 <SetEPTxStatus>
 8000a4a:	7820      	ldrb	r0, [r4, #0]
 8000a4c:	bd38      	pop	{r3, r4, r5, pc}
 8000a4e:	bf00      	nop
 8000a50:	200006f5 	.word	0x200006f5
 8000a54:	20000594 	.word	0x20000594
 8000a58:	20000280 	.word	0x20000280
 8000a5c:	20000590 	.word	0x20000590
 8000a60:	20000d42 	.word	0x20000d42

08000a64 <CCID_DispatchMessage>:
/*  Call the IFD function corresponding to the message received.				*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

void CCID_DispatchMessage(void)
{
 8000a64:	b510      	push	{r4, lr}
	unsigned char ErrorCode = SLOT_NO_ERROR;
 
	if(bBulkOutCompleteFlag)
 8000a66:	4c2b      	ldr	r4, [pc, #172]	; (8000b14 <CCID_DispatchMessage+0xb0>)
 8000a68:	7823      	ldrb	r3, [r4, #0]
 8000a6a:	07db      	lsls	r3, r3, #31
 8000a6c:	d51a      	bpl.n	8000aa4 <CCID_DispatchMessage+0x40>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
 8000a6e:	492a      	ldr	r1, [pc, #168]	; (8000b18 <CCID_DispatchMessage+0xb4>)
 8000a70:	7808      	ldrb	r0, [r1, #0]
 8000a72:	3861      	subs	r0, #97	; 0x61
 8000a74:	2811      	cmp	r0, #17
 8000a76:	d816      	bhi.n	8000aa6 <CCID_DispatchMessage+0x42>
 8000a78:	e8df f000 	tbb	[pc, r0]
 8000a7c:	15241d18 	.word	0x15241d18
 8000a80:	15151529 	.word	0x15151529
 8000a84:	332e1515 	.word	0x332e1515
 8000a88:	15423d38 	.word	0x15423d38
 8000a8c:	0915      	.short	0x0915
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_ABORT:
				ErrorCode = PC_to_RDR_Abort();
 8000a8e:	f000 fe19 	bl	80016c4 <PC_to_RDR_Abort>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000a92:	f000 fe65 	bl	8001760 <RDR_to_PC_SlotStatus>
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
		Reset_bBulkOutCompleteFlag;
 8000a96:	7821      	ldrb	r1, [r4, #0]
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a98:	4a20      	ldr	r2, [pc, #128]	; (8000b1c <CCID_DispatchMessage+0xb8>)
		Reset_bBulkOutCompleteFlag;
 8000a9a:	f001 03fe 	and.w	r3, r1, #254	; 0xfe
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a9e:	2008      	movs	r0, #8
 8000aa0:	7010      	strb	r0, [r2, #0]
		Reset_bBulkOutCompleteFlag;
 8000aa2:	7023      	strb	r3, [r4, #0]
 8000aa4:	bd10      	pop	{r4, pc}
			case PC_TO_RDR_SETDATARATEANDCLOCKFREQUENCY:
			case PC_TO_RDR_SECURE:
			case PC_TO_RDR_T0APDU:
			case PC_TO_RDR_MECHANICAL:
			default:
				CmdNotSupported();
 8000aa6:	f000 febb 	bl	8001820 <CmdNotSupported>
				break;
 8000aaa:	e7f4      	b.n	8000a96 <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
 8000aac:	f000 fd60 	bl	8001570 <PC_to_RDR_SetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000ab0:	f000 fe7c 	bl	80017ac <RDR_to_PC_Parameters>
				break;
 8000ab4:	e7ef      	b.n	8000a96 <CCID_DispatchMessage+0x32>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
		{

			case PC_TO_RDR_ICCPOWERON:
			  ErrorCode	= PC_to_RDR_IccPowerOn();
 8000ab6:	f000 fc77 	bl	80013a8 <PC_to_RDR_IccPowerOn>
				if (SLOT_NO_ERROR == ErrorCode)
 8000aba:	2881      	cmp	r0, #129	; 0x81
 8000abc:	d025      	beq.n	8000b0a <CCID_DispatchMessage+0xa6>
				ErrorCode = PC_to_RDR_GetSlotStatus();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
				RDR_to_PC_DataBlock(ErrorCode);
 8000abe:	f000 fe37 	bl	8001730 <RDR_to_PC_DataBlock>
				break;
 8000ac2:	e7e8      	b.n	8000a96 <CCID_DispatchMessage+0x32>
					ErrorCode = IFD_SetATRData ();									// Create ATR output Message
				}
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_ICCPOWEROFF:
				ErrorCode = PC_to_RDR_IccPowerOff();
 8000ac4:	f000 fc92 	bl	80013ec <PC_to_RDR_IccPowerOff>
//				RDR_to_PC_SlotStatus(ErrorCode);
				RDR_to_PC_SlotStatus_CardStopped (ErrorCode);		 	// simulate power off
 8000ac8:	f000 fe64 	bl	8001794 <RDR_to_PC_SlotStatus_CardStopped>
				break;
 8000acc:	e7e3      	b.n	8000a96 <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
 8000ace:	f000 fc8f 	bl	80013f0 <PC_to_RDR_GetSlotStatus>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000ad2:	f000 fe45 	bl	8001760 <RDR_to_PC_SlotStatus>
				break;
 8000ad6:	e7de      	b.n	8000a96 <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
 8000ad8:	f000 fd86 	bl	80015e8 <PC_to_RDR_Escape>
				RDR_to_PC_Escape(ErrorCode);
 8000adc:	f000 fe88 	bl	80017f0 <RDR_to_PC_Escape>
				break;
 8000ae0:	e7d9      	b.n	8000a96 <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_GETPARAMETERS:
				ErrorCode = PC_to_RDR_GetParameters();
 8000ae2:	f000 fce9 	bl	80014b8 <PC_to_RDR_GetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000ae6:	f000 fe61 	bl	80017ac <RDR_to_PC_Parameters>
				break;
 8000aea:	e7d4      	b.n	8000a96 <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
 8000aec:	f000 fd0c 	bl	8001508 <PC_to_RDR_ResetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000af0:	f000 fe5c 	bl	80017ac <RDR_to_PC_Parameters>
				break;
 8000af4:	e7cf      	b.n	8000a96 <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
				RDR_to_PC_Escape(ErrorCode);
				break;
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
 8000af6:	f000 fdbb 	bl	8001670 <PC_to_RDR_IccClock>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000afa:	f000 fe31 	bl	8001760 <RDR_to_PC_SlotStatus>
				break;
 8000afe:	e7ca      	b.n	8000a96 <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
 8000b00:	f000 fc9a 	bl	8001438 <PC_to_RDR_XfrBlock>
				RDR_to_PC_DataBlock(ErrorCode);
 8000b04:	f000 fe14 	bl	8001730 <RDR_to_PC_DataBlock>
 8000b08:	e7c5      	b.n	8000a96 <CCID_DispatchMessage+0x32>

			case PC_TO_RDR_ICCPOWERON:
			  ErrorCode	= PC_to_RDR_IccPowerOn();
				if (SLOT_NO_ERROR == ErrorCode)
				{
					ErrorCode = IFD_SetATRData ();									// Create ATR output Message
 8000b0a:	f000 faa1 	bl	8001050 <IFD_SetATRData>
				ErrorCode = PC_to_RDR_GetSlotStatus();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
				RDR_to_PC_DataBlock(ErrorCode);
 8000b0e:	f000 fe0f 	bl	8001730 <RDR_to_PC_DataBlock>
 8000b12:	e7c0      	b.n	8000a96 <CCID_DispatchMessage+0x32>
 8000b14:	20000590 	.word	0x20000590
 8000b18:	20000594 	.word	0x20000594
 8000b1c:	200006f5 	.word	0x200006f5

08000b20 <CCID_IntMessage>:
/************************************************************************/

unsigned char	SlotStabilizationDelay = 0; // RB INITIALSLOTSTABILIZATIONDELAY;

void CCID_IntMessage(void)
{
 8000b20:	b538      	push	{r3, r4, r5, lr}
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
 8000b22:	4c37      	ldr	r4, [pc, #220]	; (8000c00 <CCID_IntMessage+0xe0>)
 8000b24:	7823      	ldrb	r3, [r4, #0]
 8000b26:	071a      	lsls	r2, r3, #28
 8000b28:	d418      	bmi.n	8000b5c <CCID_IntMessage+0x3c>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
		}
	}
	
	if( bHardwareErrorFlag )
 8000b2a:	7821      	ldrb	r1, [r4, #0]
 8000b2c:	4c34      	ldr	r4, [pc, #208]	; (8000c00 <CCID_IntMessage+0xe0>)
 8000b2e:	06ca      	lsls	r2, r1, #27
 8000b30:	d513      	bpl.n	8000b5a <CCID_IntMessage+0x3a>
	{
		RDR_to_PC_HardwareError();
 8000b32:	f000 fe95 	bl	8001860 <RDR_to_PC_HardwareError>
		MessageSize = 0x04;
		UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000b36:	2204      	movs	r2, #4
 8000b38:	4832      	ldr	r0, [pc, #200]	; (8000c04 <CCID_IntMessage+0xe4>)
 8000b3a:	2198      	movs	r1, #152	; 0x98
 8000b3c:	f007 ff7e 	bl	8008a3c <UserToPMABufferCopy>
		SetEPTxCount  (ENDP1, MessageSize);
 8000b40:	2001      	movs	r0, #1
 8000b42:	2104      	movs	r1, #4
 8000b44:	f008 f9e2 	bl	8008f0c <SetEPTxCount>
		SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b48:	2001      	movs	r0, #1
 8000b4a:	2130      	movs	r1, #48	; 0x30
 8000b4c:	f008 f83c 	bl	8008bc8 <SetEPTxStatus>
		{	
			Reset_bHardwareErrorFlag;	
 8000b50:	f894 c000 	ldrb.w	ip, [r4]
 8000b54:	f00c 02ef 	and.w	r2, ip, #239	; 0xef
 8000b58:	7022      	strb	r2, [r4, #0]
 8000b5a:	bd38      	pop	{r3, r4, r5, pc}
{
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
	{
		RDR_to_PC_NotifySlotChange();
 8000b5c:	f000 fe72 	bl	8001844 <RDR_to_PC_NotifySlotChange>
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
 8000b60:	4929      	ldr	r1, [pc, #164]	; (8000c08 <CCID_IntMessage+0xe8>)
 8000b62:	7c08      	ldrb	r0, [r1, #16]
 8000b64:	bb10      	cbnz	r0, 8000bac <CCID_IntMessage+0x8c>
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000b66:	4827      	ldr	r0, [pc, #156]	; (8000c04 <CCID_IntMessage+0xe4>)
 8000b68:	7845      	ldrb	r5, [r0, #1]
 8000b6a:	2d02      	cmp	r5, #2
 8000b6c:	d006      	beq.n	8000b7c <CCID_IntMessage+0x5c>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000b6e:	2d03      	cmp	r5, #3
 8000b70:	d02c      	beq.n	8000bcc <CCID_IntMessage+0xac>
			RDR_to_PC_NotifySlotChange();
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
			SetEPTxCount  (ENDP1, MessageSize);
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
 8000b72:	7820      	ldrb	r0, [r4, #0]
 8000b74:	f000 03f7 	and.w	r3, r0, #247	; 0xf7
 8000b78:	7023      	strb	r3, [r4, #0]
 8000b7a:	e7d6      	b.n	8000b2a <CCID_IntMessage+0xa>
		RDR_to_PC_NotifySlotChange();
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000b7c:	7822      	ldrb	r2, [r4, #0]
 8000b7e:	0753      	lsls	r3, r2, #29
 8000b80:	d5f7      	bpl.n	8000b72 <CCID_IntMessage+0x52>
			{	
				UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000b82:	462a      	mov	r2, r5
 8000b84:	2198      	movs	r1, #152	; 0x98
 8000b86:	f007 ff59 	bl	8008a3c <UserToPMABufferCopy>
				SetEPTxCount  (ENDP1, MessageSize);
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	4629      	mov	r1, r5
 8000b8e:	f008 f9bd 	bl	8008f0c <SetEPTxCount>
				SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b92:	2001      	movs	r0, #1
 8000b94:	2130      	movs	r1, #48	; 0x30
 8000b96:	f008 f817 	bl	8008bc8 <SetEPTxStatus>
// needed ??				if( USB_SendDataEP1(UsbIntMessageBuffer, MessageSize) == REQ_SUCCESS )
				{	
					Reset_bSlotChangedFlag;
 8000b9a:	7822      	ldrb	r2, [r4, #0]
 8000b9c:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8000ba0:	7021      	strb	r1, [r4, #0]
					Reset_bPreviousSlotStateFlag;	
 8000ba2:	7820      	ldrb	r0, [r4, #0]
 8000ba4:	f000 03fb 	and.w	r3, r0, #251	; 0xfb
 8000ba8:	7023      	strb	r3, [r4, #0]
 8000baa:	e7be      	b.n	8000b2a <CCID_IntMessage+0xa>
				}
			}
		}
		else
		{
			RDR_to_PC_NotifySlotChange();
 8000bac:	f000 fe4a 	bl	8001844 <RDR_to_PC_NotifySlotChange>
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	2198      	movs	r1, #152	; 0x98
 8000bb4:	4813      	ldr	r0, [pc, #76]	; (8000c04 <CCID_IntMessage+0xe4>)
 8000bb6:	f007 ff41 	bl	8008a3c <UserToPMABufferCopy>
			SetEPTxCount  (ENDP1, MessageSize);
 8000bba:	2001      	movs	r0, #1
 8000bbc:	2102      	movs	r1, #2
 8000bbe:	f008 f9a5 	bl	8008f0c <SetEPTxCount>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	2130      	movs	r1, #48	; 0x30
 8000bc6:	f007 ffff 	bl	8008bc8 <SetEPTxStatus>
 8000bca:	e7d2      	b.n	8000b72 <CCID_IntMessage+0x52>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000bcc:	f894 c000 	ldrb.w	ip, [r4]
 8000bd0:	ea5f 714c 	movs.w	r1, ip, lsl #29
 8000bd4:	d4cd      	bmi.n	8000b72 <CCID_IntMessage+0x52>
					{	
						UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000bd6:	2202      	movs	r2, #2
 8000bd8:	2198      	movs	r1, #152	; 0x98
 8000bda:	f007 ff2f 	bl	8008a3c <UserToPMABufferCopy>
						SetEPTxCount  (ENDP1, MessageSize);
 8000bde:	2001      	movs	r0, #1
 8000be0:	2102      	movs	r1, #2
 8000be2:	f008 f993 	bl	8008f0c <SetEPTxCount>
						SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000be6:	2001      	movs	r0, #1
 8000be8:	2130      	movs	r1, #48	; 0x30
 8000bea:	f007 ffed 	bl	8008bc8 <SetEPTxStatus>
						{	
							Reset_bSlotChangedFlag;
 8000bee:	7822      	ldrb	r2, [r4, #0]
 8000bf0:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8000bf4:	7021      	strb	r1, [r4, #0]
							Set_bPreviousSlotStateFlag;	
 8000bf6:	7820      	ldrb	r0, [r4, #0]
 8000bf8:	f040 0304 	orr.w	r3, r0, #4
 8000bfc:	7023      	strb	r3, [r4, #0]
 8000bfe:	e794      	b.n	8000b2a <CCID_IntMessage+0xa>
 8000c00:	20000590 	.word	0x20000590
 8000c04:	2000058c 	.word	0x2000058c
 8000c08:	20000280 	.word	0x20000280

08000c0c <CcidClassRequestAbort>:
	{
		Set_bAbortRequestFlag;
		AbortSequenceNumber = sUSB_vSetup.USBwValue1;
	}
*/
}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <CcidClassRequestGetClockFrequencies>:
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetClockFrequencies(void)
{
}
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop

08000c14 <CcidClassRequestGetDataRates>:
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetDataRates(void)
{
}
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <CCID_SendCardDetect>:

************************************************************************/

void CCID_SendCardDetect(void)
{
	Set_bSlotChangedFlag;
 8000c18:	f240 5390 	movw	r3, #1424	; 0x590
 8000c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c20:	f893 c000 	ldrb.w	ip, [r3]
 8000c24:	f04c 0108 	orr.w	r1, ip, #8
 8000c28:	7019      	strb	r1, [r3, #0]
	Reset_bPreviousSlotStateFlag;
 8000c2a:	7818      	ldrb	r0, [r3, #0]
 8000c2c:	f000 02fb 	and.w	r2, r0, #251	; 0xfb
 8000c30:	701a      	strb	r2, [r3, #0]

	CCID_IntMessage ();
 8000c32:	e775      	b.n	8000b20 <CCID_IntMessage>

08000c34 <CCID_CheckUsbCommunication>:
	CCID_CheckUsbCommunication

************************************************************************/

void CCID_CheckUsbCommunication(void)
{
 8000c34:	b508      	push	{r3, lr}
  CCID_DispatchMessage ();
 8000c36:	f7ff ff15 	bl	8000a64 <CCID_DispatchMessage>

  if ((TRANSMIT_HEADER    == BulkStatus)	||
 8000c3a:	4b05      	ldr	r3, [pc, #20]	; (8000c50 <CCID_CheckUsbCommunication+0x1c>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b08      	cmp	r3, #8
 8000c40:	d002      	beq.n	8000c48 <CCID_CheckUsbCommunication+0x14>
 8000c42:	2b0a      	cmp	r3, #10
 8000c44:	d000      	beq.n	8000c48 <CCID_CheckUsbCommunication+0x14>
 8000c46:	bd08      	pop	{r3, pc}
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
	}
}
 8000c48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  CCID_DispatchMessage ();

  if ((TRANSMIT_HEADER    == BulkStatus)	||
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
 8000c4c:	e682      	b.n	8000954 <CCID_BulkInMessage>
 8000c4e:	bf00      	nop
 8000c50:	200006f5 	.word	0x200006f5

08000c54 <CCID_SetCardState>:

************************************************************************/

void CCID_SetCardState (unsigned char nState)
{
	cCRD_CardPresent = nState;	
 8000c54:	f240 2380 	movw	r3, #640	; 0x280
 8000c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c5c:	7118      	strb	r0, [r3, #4]
}
 8000c5e:	4770      	bx	lr

08000c60 <CCID_GetCardState>:

************************************************************************/

unsigned char CCID_GetCardState (void)
{
	return (cCRD_CardPresent);	
 8000c60:	f240 2380 	movw	r3, #640	; 0x280
 8000c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c68:	7918      	ldrb	r0, [r3, #4]
}
 8000c6a:	4770      	bx	lr

08000c6c <IFD_Init>:
/* ROUTINE 	void Ifd_Init(void)																					*/
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
 8000c6c:	b510      	push	{r4, lr}
	SetChar_bmTransactionLevel;
 8000c6e:	4c16      	ldr	r4, [pc, #88]	; (8000cc8 <IFD_Init+0x5c>)
	SetT0_bTransactionType;
	XfrFlag = INS;
 8000c70:	2300      	movs	r3, #0
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
 8000c72:	7820      	ldrb	r0, [r4, #0]
	SetT0_bTransactionType;
	XfrFlag = INS;
 8000c74:	7063      	strb	r3, [r4, #1]
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
 8000c76:	f000 02f9 	and.w	r2, r0, #249	; 0xf9
 8000c7a:	7022      	strb	r2, [r4, #0]
	SetT0_bTransactionType;
 8000c7c:	7821      	ldrb	r1, [r4, #0]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000c7e:	2211      	movs	r2, #17
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000c80:	f001 00fe 	and.w	r0, r1, #254	; 0xfe
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;
 8000c84:	7163      	strb	r3, [r4, #5]
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000c86:	7020      	strb	r0, [r4, #0]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000c88:	7122      	strb	r2, [r4, #4]
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000c8a:	f000 fa85 	bl	8001198 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000c8e:	7963      	ldrb	r3, [r4, #5]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000c90:	b160      	cbz	r0, 8000cac <IFD_Init+0x40>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000c92:	f043 0102 	orr.w	r1, r3, #2
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000c96:	2000      	movs	r0, #0
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000c98:	7161      	strb	r1, [r4, #5]
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000c9a:	2303      	movs	r3, #3
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000c9c:	210a      	movs	r1, #10
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000c9e:	2220      	movs	r2, #32
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000ca0:	71a0      	strb	r0, [r4, #6]
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000ca2:	71e1      	strb	r1, [r4, #7]
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000ca4:	7223      	strb	r3, [r4, #8]
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000ca6:	7262      	strb	r2, [r4, #9]
	IccParameters.Nad 						= DEFAULT_NAD;
 8000ca8:	72a0      	strb	r0, [r4, #10]
}
 8000caa:	bd10      	pop	{r4, pc}
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000cac:	f023 0302 	bic.w	r3, r3, #2
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000cb0:	2000      	movs	r0, #0
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000cb2:	7163      	strb	r3, [r4, #5]
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000cb4:	210a      	movs	r1, #10
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000cb6:	2303      	movs	r3, #3
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000cb8:	2220      	movs	r2, #32
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000cba:	71a0      	strb	r0, [r4, #6]
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000cbc:	71e1      	strb	r1, [r4, #7]
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000cbe:	7223      	strb	r3, [r4, #8]
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000cc0:	7262      	strb	r2, [r4, #9]
	IccParameters.Nad 						= DEFAULT_NAD;
 8000cc2:	72a0      	strb	r0, [r4, #10]
}
 8000cc4:	bd10      	pop	{r4, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000294 	.word	0x20000294

08000ccc <IFD_ApplyParametersStructure>:
/*	So,  WWT = 960 * WI * D * ETU																				*/
/*			SLOT_NO_ERROR if OK																							*/
/************************************************************************/

unsigned char IFD_ApplyParametersStructure(void)
{
 8000ccc:	b538      	push	{r3, r4, r5, lr}
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000cce:	4c1e      	ldr	r4, [pc, #120]	; (8000d48 <IFD_ApplyParametersStructure+0x7c>)
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000cd0:	4b1e      	ldr	r3, [pc, #120]	; (8000d4c <IFD_ApplyParametersStructure+0x80>)
{
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000cd2:	7920      	ldrb	r0, [r4, #4]
 8000cd4:	0901      	lsrs	r1, r0, #4
 8000cd6:	eb03 0581 	add.w	r5, r3, r1, lsl #2
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000cda:	6c29      	ldr	r1, [r5, #64]	; 0x40
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000cdc:	f000 020f 	and.w	r2, r0, #15
 8000ce0:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000ce4:	01c8      	lsls	r0, r1, #7
	Etu = Etu / D;
 8000ce6:	fbb0 f0f5 	udiv	r0, r0, r5

	if( Etu & 1 )
 8000cea:	f010 0101 	ands.w	r1, r0, #1
 8000cee:	d001      	beq.n	8000cf4 <IFD_ApplyParametersStructure+0x28>
	{
		Comp = 1;
		Etu ++;
 8000cf0:	3001      	adds	r0, #1
	Etu = ( 2 * 64 ) * F;
	Etu = Etu / D;

	if( Etu & 1 )
	{
		Comp = 1;
 8000cf2:	2101      	movs	r1, #1
		Etu ++;
	}

	Etu = Etu / 2;
 8000cf4:	0840      	lsrs	r0, r0, #1
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);
 8000cf6:	f000 fa55 	bl	80011a4 <CRD_SetEtu>

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000cfa:	b9d8      	cbnz	r0, 8000d34 <IFD_ApplyParametersStructure+0x68>
	
	if( IccParameters.T01ConvChecksum & 0x10 )
 8000cfc:	7960      	ldrb	r0, [r4, #5]
 8000cfe:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <IFD_ApplyParametersStructure+0x7c>)
 8000d00:	f010 0f10 	tst.w	r0, #16
	{	
		SetT1_bTransactionType;	
 8000d04:	781a      	ldrb	r2, [r3, #0]
	else
	{	
		SetT0_bTransactionType;	
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000d06:	79a0      	ldrb	r0, [r4, #6]

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
	
	if( IccParameters.T01ConvChecksum & 0x10 )
	{	
		SetT1_bTransactionType;	
 8000d08:	bf14      	ite	ne
 8000d0a:	f042 0201 	orrne.w	r2, r2, #1
	}
	else
	{	
		SetT0_bTransactionType;	
 8000d0e:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000d12:	28ff      	cmp	r0, #255	; 0xff
	{	
		SetT1_bTransactionType;	
	}
	else
	{	
		SetT0_bTransactionType;	
 8000d14:	701a      	strb	r2, [r3, #0]
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000d16:	d00f      	beq.n	8000d38 <IFD_ApplyParametersStructure+0x6c>
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
 8000d18:	300c      	adds	r0, #12
		{	
			GuardTime = 11;	
		}
	}

	CRD_SetGuardTime(GuardTime);
 8000d1a:	f000 fa4b 	bl	80011b4 <CRD_SetGuardTime>
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000d1e:	79e3      	ldrb	r3, [r4, #7]
 8000d20:	ebc3 1c03 	rsb	ip, r3, r3, lsl #4
 8000d24:	fb05 f50c 	mul.w	r5, r5, ip

	CRD_SetWaitingTime( XfrWaitingTime );
 8000d28:	4628      	mov	r0, r5
		}
	}

	CRD_SetGuardTime(GuardTime);
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000d2a:	60e5      	str	r5, [r4, #12]

	CRD_SetWaitingTime( XfrWaitingTime );
 8000d2c:	f000 fa44 	bl	80011b8 <CRD_SetWaitingTime>

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
 8000d30:	2081      	movs	r0, #129	; 0x81
 8000d32:	bd38      	pop	{r3, r4, r5, pc}
	}

	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000d34:	200a      	movs	r0, #10

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
}
 8000d36:	bd38      	pop	{r3, r4, r5, pc}
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
	}
	else
	{
		if( bTransactionType == T0_TYPE )
 8000d38:	4a03      	ldr	r2, [pc, #12]	; (8000d48 <IFD_ApplyParametersStructure+0x7c>)
 8000d3a:	7811      	ldrb	r1, [r2, #0]
 8000d3c:	f011 0f01 	tst.w	r1, #1
		{	
			GuardTime = 12;	
 8000d40:	bf14      	ite	ne
 8000d42:	200b      	movne	r0, #11
 8000d44:	200c      	moveq	r0, #12
 8000d46:	e7e8      	b.n	8000d1a <IFD_ApplyParametersStructure+0x4e>
 8000d48:	20000294 	.word	0x20000294
 8000d4c:	0800afe0 	.word	0x0800afe0

08000d50 <IFD_UpdateConvParameterStructure>:
/*																																			*/
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
 8000d50:	b508      	push	{r3, lr}
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000d52:	f000 fa21 	bl	8001198 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000d56:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <IFD_UpdateConvParameterStructure+0x1c>)
 8000d58:	795a      	ldrb	r2, [r3, #5]
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000d5a:	b118      	cbz	r0, 8000d64 <IFD_UpdateConvParameterStructure+0x14>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000d5c:	f042 0002 	orr.w	r0, r2, #2
 8000d60:	7158      	strb	r0, [r3, #5]
 8000d62:	bd08      	pop	{r3, pc}

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000d64:	f022 0202 	bic.w	r2, r2, #2
 8000d68:	715a      	strb	r2, [r3, #5]
 8000d6a:	bd08      	pop	{r3, pc}
 8000d6c:	20000294 	.word	0x20000294

08000d70 <GetExpectedAnswerSizeFromAPDU>:
*******************************************************************************/
#define TRAILER_SIZE 2

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
 8000d70:	2904      	cmp	r1, #4
 8000d72:	d00a      	beq.n	8000d8a <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
 8000d74:	2905      	cmp	r1, #5
 8000d76:	d00a      	beq.n	8000d8e <GetExpectedAnswerSizeFromAPDU+0x1e>
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000d78:	7903      	ldrb	r3, [r0, #4]
 8000d7a:	1d5a      	adds	r2, r3, #5
 8000d7c:	428a      	cmp	r2, r1
 8000d7e:	d004      	beq.n	8000d8a <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
 8000d80:	3306      	adds	r3, #6
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d006      	beq.n	8000d94 <GetExpectedAnswerSizeFromAPDU+0x24>
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
	}

	return (0); 										// Error
 8000d86:	2000      	movs	r0, #0
}
 8000d88:	4770      	bx	lr
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
	{
		return (TRAILER_SIZE);
 8000d8a:	2002      	movs	r0, #2
 8000d8c:	4770      	bx	lr
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
 8000d8e:	7900      	ldrb	r0, [r0, #4]
 8000d90:	3002      	adds	r0, #2
 8000d92:	4770      	bx	lr
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
 8000d94:	5c81      	ldrb	r1, [r0, r2]
 8000d96:	1c88      	adds	r0, r1, #2
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <IFD_XfrCharT0>:
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000d9e:	4b24      	ldr	r3, [pc, #144]	; (8000e30 <IFD_XfrCharT0+0x94>)
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000da0:	4605      	mov	r5, r0
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000da2:	7858      	ldrb	r0, [r3, #1]
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000da4:	b083      	sub	sp, #12
 8000da6:	460c      	mov	r4, r1
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000da8:	b920      	cbnz	r0, 8000db4 <IFD_XfrCharT0+0x18>
	{
		case INS:
			if(*pBlockSize == 0)
 8000daa:	680e      	ldr	r6, [r1, #0]
 8000dac:	2e00      	cmp	r6, #0
 8000dae:	d12b      	bne.n	8000e08 <IFD_XfrCharT0+0x6c>
			{
				return SLOTERROR_BAD_LENTGH;
 8000db0:	2001      	movs	r0, #1
 8000db2:	e002      	b.n	8000dba <IFD_XfrCharT0+0x1e>
														unsigned int   AnswerSize)
{
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000db4:	2801      	cmp	r0, #1
 8000db6:	d002      	beq.n	8000dbe <IFD_XfrCharT0+0x22>
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000db8:	2081      	movs	r0, #129	; 0x81
}
 8000dba:	b003      	add	sp, #12
 8000dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
			*pBlockSize = nReceivedAnserSize;
			break;
	
		case DATA:
			if(*pBlockSize != 0)
 8000dbe:	6809      	ldr	r1, [r1, #0]
 8000dc0:	2900      	cmp	r1, #0
 8000dc2:	d1fa      	bne.n	8000dba <IFD_XfrCharT0+0x1e>
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000dc4:	b1ba      	cbz	r2, 8000df6 <IFD_XfrCharT0+0x5a>
 8000dc6:	691e      	ldr	r6, [r3, #16]
 8000dc8:	1e51      	subs	r1, r2, #1
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000dca:	7837      	ldrb	r7, [r6, #0]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000dcc:	4290      	cmp	r0, r2
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000dce:	702f      	strb	r7, [r5, #0]
 8000dd0:	f001 0101 	and.w	r1, r1, #1
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000dd4:	d00d      	beq.n	8000df2 <IFD_XfrCharT0+0x56>
 8000dd6:	b121      	cbz	r1, 8000de2 <IFD_XfrCharT0+0x46>
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000dd8:	7871      	ldrb	r1, [r6, #1]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000dda:	2002      	movs	r0, #2
 8000ddc:	4290      	cmp	r0, r2
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000dde:	7069      	strb	r1, [r5, #1]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000de0:	d007      	beq.n	8000df2 <IFD_XfrCharT0+0x56>
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000de2:	5c37      	ldrb	r7, [r6, r0]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000de4:	1c41      	adds	r1, r0, #1
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000de6:	542f      	strb	r7, [r5, r0]
 8000de8:	5c77      	ldrb	r7, [r6, r1]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000dea:	3002      	adds	r0, #2
 8000dec:	4290      	cmp	r0, r2
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000dee:	546f      	strb	r7, [r5, r1]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000df0:	d1f7      	bne.n	8000de2 <IFD_XfrCharT0+0x46>
 8000df2:	18b6      	adds	r6, r6, r2
 8000df4:	611e      	str	r6, [r3, #16]
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
			}

			if(AnswerSize < XfrNbBytesLoaded)
 8000df6:	695b      	ldr	r3, [r3, #20]
 8000df8:	490d      	ldr	r1, [pc, #52]	; (8000e30 <IFD_XfrCharT0+0x94>)
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d212      	bcs.n	8000e24 <IFD_XfrCharT0+0x88>
			{	
				XfrNbBytesLoaded -= AnswerSize;
 8000dfe:	1a98      	subs	r0, r3, r2
 8000e00:	6148      	str	r0, [r1, #20]
				*pBlockSize = AnswerSize;	
 8000e02:	6022      	str	r2, [r4, #0]
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000e04:	2081      	movs	r0, #129	; 0x81
 8000e06:	e7d8      	b.n	8000dba <IFD_XfrCharT0+0x1e>
			if(*pBlockSize == 0)
			{
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
 8000e08:	4631      	mov	r1, r6
 8000e0a:	4628      	mov	r0, r5
 8000e0c:	f7ff ffb0 	bl	8000d70 <GetExpectedAnswerSizeFromAPDU>
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
 8000e10:	ab01      	add	r3, sp, #4
			if(*pBlockSize == 0)
			{
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
 8000e12:	4602      	mov	r2, r0
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
 8000e14:	4631      	mov	r1, r6
 8000e16:	4628      	mov	r0, r5
 8000e18:	f001 fe88 	bl	8002b2c <CRD_SendCommand>
			*pBlockSize = nReceivedAnserSize;
 8000e1c:	9b01      	ldr	r3, [sp, #4]
 8000e1e:	2081      	movs	r0, #129	; 0x81
 8000e20:	6023      	str	r3, [r4, #0]
 8000e22:	e7ca      	b.n	8000dba <IFD_XfrCharT0+0x1e>
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
				XfrFlag = INS;	
 8000e24:	2200      	movs	r2, #0
				XfrNbBytesLoaded -= AnswerSize;
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
 8000e26:	6023      	str	r3, [r4, #0]
				XfrFlag = INS;	
 8000e28:	704a      	strb	r2, [r1, #1]
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000e2a:	2081      	movs	r0, #129	; 0x81
 8000e2c:	e7c5      	b.n	8000dba <IFD_XfrCharT0+0x1e>
 8000e2e:	bf00      	nop
 8000e30:	20000294 	.word	0x20000294

08000e34 <IFD_XfrBlock>:
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e36:	4c24      	ldr	r4, [pc, #144]	; (8000ec8 <IFD_XfrBlock+0x94>)
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000e38:	4607      	mov	r7, r0
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e3a:	7823      	ldrb	r3, [r4, #0]
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000e3c:	460e      	mov	r6, r1
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e3e:	f013 0f06 	tst.w	r3, #6
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000e42:	4615      	mov	r5, r2
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000e44:	d002      	beq.n	8000e4c <IFD_XfrBlock+0x18>
 8000e46:	b10a      	cbz	r2, 8000e4c <IFD_XfrBlock+0x18>
	{
		return XFR_BADLEVELPARAMETER;
 8000e48:	2008      	movs	r0, #8
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	return ErrorCode;
}
 8000e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000e4c:	7820      	ldrb	r0, [r4, #0]
 8000e4e:	f010 0f06 	tst.w	r0, #6
 8000e52:	d01c      	beq.n	8000e8e <IFD_XfrBlock+0x5a>

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
	unsigned char ErrorCode  = SLOT_NO_ERROR;
 8000e54:	2081      	movs	r0, #129	; 0x81
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
 8000e56:	f894 c000 	ldrb.w	ip, [r4]
 8000e5a:	f01c 0f06 	tst.w	ip, #6
 8000e5e:	d103      	bne.n	8000e68 <IFD_XfrBlock+0x34>
 8000e60:	4919      	ldr	r1, [pc, #100]	; (8000ec8 <IFD_XfrBlock+0x94>)
 8000e62:	780b      	ldrb	r3, [r1, #0]
 8000e64:	07db      	lsls	r3, r3, #31
 8000e66:	d429      	bmi.n	8000ebc <IFD_XfrBlock+0x88>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000e68:	f894 c000 	ldrb.w	ip, [r4]
 8000e6c:	f00c 0206 	and.w	r2, ip, #6
 8000e70:	2a02      	cmp	r2, #2
 8000e72:	d016      	beq.n	8000ea2 <IFD_XfrBlock+0x6e>
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000e74:	f894 c000 	ldrb.w	ip, [r4]
 8000e78:	f00c 0206 	and.w	r2, ip, #6
 8000e7c:	2a02      	cmp	r2, #2
 8000e7e:	d1e4      	bne.n	8000e4a <IFD_XfrBlock+0x16>
 8000e80:	4911      	ldr	r1, [pc, #68]	; (8000ec8 <IFD_XfrBlock+0x94>)
 8000e82:	780b      	ldrb	r3, [r1, #0]
 8000e84:	f013 0f01 	tst.w	r3, #1
		ErrorCode = IFD_XfrTpduT1(pBlockBuffer, pBlockSize);
 8000e88:	bf18      	it	ne
 8000e8a:	20f6      	movne	r0, #246	; 0xf6
 8000e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000e8e:	4a0e      	ldr	r2, [pc, #56]	; (8000ec8 <IFD_XfrBlock+0x94>)
 8000e90:	7811      	ldrb	r1, [r2, #0]
 8000e92:	07ca      	lsls	r2, r1, #31
 8000e94:	d4de      	bmi.n	8000e54 <IFD_XfrBlock+0x20>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000e96:	4638      	mov	r0, r7
 8000e98:	4631      	mov	r1, r6
 8000e9a:	462a      	mov	r2, r5
 8000e9c:	f7ff ff7e 	bl	8000d9c <IFD_XfrCharT0>
 8000ea0:	e7d9      	b.n	8000e56 <IFD_XfrBlock+0x22>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000ea2:	4909      	ldr	r1, [pc, #36]	; (8000ec8 <IFD_XfrBlock+0x94>)
 8000ea4:	780b      	ldrb	r3, [r1, #0]
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000ea6:	f894 c000 	ldrb.w	ip, [r4]
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000eaa:	f013 0f01 	tst.w	r3, #1
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000eae:	f00c 0206 	and.w	r2, ip, #6
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
 8000eb2:	bf08      	it	eq
 8000eb4:	20f6      	moveq	r0, #246	; 0xf6
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000eb6:	2a02      	cmp	r2, #2
 8000eb8:	d1c7      	bne.n	8000e4a <IFD_XfrBlock+0x16>
 8000eba:	e7e1      	b.n	8000e80 <IFD_XfrBlock+0x4c>
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	462a      	mov	r2, r5
 8000ec2:	f7ff ff6b 	bl	8000d9c <IFD_XfrCharT0>
 8000ec6:	e7cf      	b.n	8000e68 <IFD_XfrBlock+0x34>
 8000ec8:	20000294 	.word	0x20000294

08000ecc <IFD_XfrCharT1>:

unsigned char IFD_XfrCharT1(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000ecc:	20f6      	movs	r0, #246	; 0xf6
 8000ece:	4770      	bx	lr

08000ed0 <IFD_XfrTpduT0>:

unsigned char IFD_XfrTpduT0(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000ed0:	20f6      	movs	r0, #246	; 0xf6
 8000ed2:	4770      	bx	lr

08000ed4 <IFD_XfrTpduT1>:
/************************************************************************/

unsigned char IFD_XfrTpduT1(	unsigned char * pBlockBuffer,unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000ed4:	20f6      	movs	r0, #246	; 0xf6
 8000ed6:	4770      	bx	lr

08000ed8 <IFD_GetParameters>:
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
	*pParamBuffer     = IccParameters.FiDi;
 8000ed8:	f240 2c94 	movw	ip, #660	; 0x294
 8000edc:	f2c2 0c00 	movt	ip, #8192	; 0x2000
/*    	0x00 (for T=0)																									*/
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
 8000ee0:	b4f0      	push	{r4, r5, r6, r7}
	*pParamBuffer     = IccParameters.FiDi;
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
	*(pParamBuffer+2) = IccParameters.GuardTime;
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000ee2:	f89c 1008 	ldrb.w	r1, [ip, #8]
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
	*pParamBuffer     = IccParameters.FiDi;
 8000ee6:	f89c 7004 	ldrb.w	r7, [ip, #4]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000eea:	f89c 6005 	ldrb.w	r6, [ip, #5]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000eee:	f89c 5006 	ldrb.w	r5, [ip, #6]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000ef2:	f89c 4007 	ldrb.w	r4, [ip, #7]
	*(pParamBuffer+4) = IccParameters.ClockStop;
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000ef6:	f89c 2009 	ldrb.w	r2, [ip, #9]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000efa:	f89c 300a 	ldrb.w	r3, [ip, #10]
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
	*pParamBuffer     = IccParameters.FiDi;
 8000efe:	7007      	strb	r7, [r0, #0]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000f00:	7046      	strb	r6, [r0, #1]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000f02:	7085      	strb	r5, [r0, #2]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000f04:	70c4      	strb	r4, [r0, #3]
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000f06:	7101      	strb	r1, [r0, #4]
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000f08:	7142      	strb	r2, [r0, #5]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000f0a:	7183      	strb	r3, [r0, #6]
	if(IccParameters.T01ConvChecksum & 0x10)
		return 0x01;
	
//	return 0x00;
	return 0x01;
}
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	bcf0      	pop	{r4, r5, r6, r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <IFD_SetParameters>:
/*    	0x00 if OK																											*/
/************************************************************************/

unsigned char IFD_SetParameters(unsigned char * pParamBuffer,
								unsigned char T01)
{
 8000f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
	NewIccParameters.ClockStop       = *(pParamBuffer+4);

	if(T01 == 0x01)
 8000f18:	2901      	cmp	r1, #1
								unsigned char T01)
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
 8000f1a:	7803      	ldrb	r3, [r0, #0]
		NewIccParameters.Nad  = *(pParamBuffer+6);
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
 8000f1c:	bf18      	it	ne
 8000f1e:	f04f 0800 	movne.w	r8, #0
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
 8000f22:	f890 c001 	ldrb.w	ip, [r0, #1]
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
 8000f26:	7887      	ldrb	r7, [r0, #2]
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
 8000f28:	78c5      	ldrb	r5, [r0, #3]
	NewIccParameters.ClockStop       = *(pParamBuffer+4);
 8000f2a:	7904      	ldrb	r4, [r0, #4]

	if(T01 == 0x01)
	{
		NewIccParameters.Ifsc = *(pParamBuffer+5);
 8000f2c:	bf06      	itte	eq
 8000f2e:	7946      	ldrbeq	r6, [r0, #5]
		NewIccParameters.Nad  = *(pParamBuffer+6);
 8000f30:	f890 8006 	ldrbeq.w	r8, [r0, #6]
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
 8000f34:	4646      	movne	r6, r8
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000f36:	4a2f      	ldr	r2, [pc, #188]	; (8000ff4 <IFD_SetParameters+0xe0>)
 8000f38:	1c18      	adds	r0, r3, #0
 8000f3a:	bf18      	it	ne
 8000f3c:	2001      	movne	r0, #1
 8000f3e:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000f42:	b910      	cbnz	r0, 8000f4a <IFD_SetParameters+0x36>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
 8000f44:	200a      	movs	r0, #10
 8000f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
 8000f4a:	0918      	lsrs	r0, r3, #4
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000f4c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8000f50:	2a00      	cmp	r2, #0
 8000f52:	d0f7      	beq.n	8000f44 <IFD_SetParameters+0x30>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
	}

	if( (T01 == 0x00) && 
 8000f54:	b941      	cbnz	r1, 8000f68 <IFD_SetParameters+0x54>
 8000f56:	f1bc 0f00 	cmp.w	ip, #0
 8000f5a:	d007      	beq.n	8000f6c <IFD_SetParameters+0x58>
	    (NewIccParameters.T01ConvChecksum != 0x00) && 
 8000f5c:	f1bc 0f02 	cmp.w	ip, #2
 8000f60:	d004      	beq.n	8000f6c <IFD_SetParameters+0x58>
	if( (T01 == 0x01)
			&& (NewIccParameters.T01ConvChecksum != 0x10)
			&& (NewIccParameters.T01ConvChecksum != 0x11)
			&& (NewIccParameters.T01ConvChecksum != 0x12)
			&& (NewIccParameters.T01ConvChecksum != 0x13) )
		return SLOTERROR_BAD_T01CONVCHECKSUM;
 8000f62:	200b      	movs	r0, #11
 8000f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			(NewIccParameters.T01ConvChecksum != 0x02) )
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	}

	if( (T01 == 0x01)
 8000f68:	2901      	cmp	r1, #1
 8000f6a:	d013      	beq.n	8000f94 <IFD_SetParameters+0x80>
			&& (NewIccParameters.T01ConvChecksum != 0x11)
			&& (NewIccParameters.T01ConvChecksum != 0x12)
			&& (NewIccParameters.T01ConvChecksum != 0x13) )
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	
	if( (NewIccParameters.WaitingInteger >= 0xA0)
 8000f6c:	2d9f      	cmp	r5, #159	; 0x9f
 8000f6e:	d905      	bls.n	8000f7c <IFD_SetParameters+0x68>
			&& ((NewIccParameters.T01ConvChecksum & 0x10) == 0x10) )
 8000f70:	f01c 0f10 	tst.w	ip, #16
 8000f74:	d002      	beq.n	8000f7c <IFD_SetParameters+0x68>
		return SLOTERROR_BAD_WAITINGINTEGER;
 8000f76:	200d      	movs	r0, #13
 8000f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	
	if ((NewIccParameters.ClockStop != 0x00) && 
 8000f7c:	b124      	cbz	r4, 8000f88 <IFD_SetParameters+0x74>
 8000f7e:	2c03      	cmp	r4, #3
 8000f80:	d002      	beq.n	8000f88 <IFD_SetParameters+0x74>
	    (NewIccParameters.ClockStop != 0x03))
	{
		return SLOTERROR_BAD_CLOCKSTOP;
 8000f82:	200e      	movs	r0, #14
 8000f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	if( NewIccParameters.Nad != 0x00 )
 8000f88:	f1b8 0f00 	cmp.w	r8, #0
 8000f8c:	d00f      	beq.n	8000fae <IFD_SetParameters+0x9a>
	{
		return SLOTERROR_BAD_NAD;
 8000f8e:	2010      	movs	r0, #16
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	}

	if( (T01 == 0x01)
			&& (NewIccParameters.T01ConvChecksum != 0x10)
 8000f94:	f1bc 0f10 	cmp.w	ip, #16
 8000f98:	d0e8      	beq.n	8000f6c <IFD_SetParameters+0x58>
			&& (NewIccParameters.T01ConvChecksum != 0x11)
 8000f9a:	f1bc 0f11 	cmp.w	ip, #17
 8000f9e:	d0e5      	beq.n	8000f6c <IFD_SetParameters+0x58>
			&& (NewIccParameters.T01ConvChecksum != 0x12)
 8000fa0:	f1bc 0f12 	cmp.w	ip, #18
 8000fa4:	d0e2      	beq.n	8000f6c <IFD_SetParameters+0x58>
			&& (NewIccParameters.T01ConvChecksum != 0x13) )
 8000fa6:	f1bc 0f13 	cmp.w	ip, #19
 8000faa:	d1da      	bne.n	8000f62 <IFD_SetParameters+0x4e>
 8000fac:	e7de      	b.n	8000f6c <IFD_SetParameters+0x58>
	if( NewIccParameters.Nad != 0x00 )
	{
		return SLOTERROR_BAD_NAD;
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
 8000fae:	f8df 8048 	ldr.w	r8, [pc, #72]	; 8000ff8 <IFD_SetParameters+0xe4>
 8000fb2:	f888 3004 	strb.w	r3, [r8, #4]
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;
 8000fb6:	f888 c005 	strb.w	ip, [r8, #5]

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000fba:	f000 f8ed 	bl	8001198 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000fbe:	f898 3005 	ldrb.w	r3, [r8, #5]
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000fc2:	b988      	cbnz	r0, 8000fe8 <IFD_SetParameters+0xd4>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000fc4:	f023 0302 	bic.w	r3, r3, #2
 8000fc8:	f888 3005 	strb.w	r3, [r8, #5]

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
 8000fcc:	2200      	movs	r2, #0
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
 8000fce:	f888 7006 	strb.w	r7, [r8, #6]
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
 8000fd2:	f888 5007 	strb.w	r5, [r8, #7]
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
 8000fd6:	f888 4008 	strb.w	r4, [r8, #8]
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
 8000fda:	f888 6009 	strb.w	r6, [r8, #9]
	IccParameters.Nad            = NewIccParameters.Nad;
 8000fde:	f888 200a 	strb.w	r2, [r8, #10]
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000fe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
 8000fe6:	e671      	b.n	8000ccc <IFD_ApplyParametersStructure>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000fe8:	f043 0102 	orr.w	r1, r3, #2
 8000fec:	f888 1005 	strb.w	r1, [r8, #5]
 8000ff0:	e7ec      	b.n	8000fcc <IFD_SetParameters+0xb8>
 8000ff2:	bf00      	nop
 8000ff4:	0800afe0 	.word	0x0800afe0
 8000ff8:	20000294 	.word	0x20000294

08000ffc <IFD_EscapeSendHwName>:

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000ffc:	f24b 32a8 	movw	r2, #45992	; 0xb3a8
 8001000:	f6c0 0200 	movt	r2, #2048	; 0x800
/************************************************************************/

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
 8001004:	b510      	push	{r4, lr}
 8001006:	460c      	mov	r4, r1
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8001008:	4611      	mov	r1, r2
 800100a:	2213      	movs	r2, #19
 800100c:	f009 fe78 	bl	800ad00 <memcpy>
	*pBlockSize = strlen (CCID_HW_NAME);
 8001010:	2312      	movs	r3, #18
 8001012:	6023      	str	r3, [r4, #0]
}
 8001014:	bd10      	pop	{r4, pc}
 8001016:	bf00      	nop

08001018 <IFD_Escape>:

#define IFD_ESCAPE_SEND_HW_NAME 2

unsigned char IFD_Escape(	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{	
 8001018:	b508      	push	{r3, lr}
  unsigned int nSize;

	nSize = *pBlockSize;
 800101a:	680b      	ldr	r3, [r1, #0]

	*pBlockSize = 0;				// No data bytes to send
 800101c:	2200      	movs	r2, #0

	if (1 == nSize)		 			
 800101e:	2b01      	cmp	r3, #1
{	
  unsigned int nSize;

	nSize = *pBlockSize;

	*pBlockSize = 0;				// No data bytes to send
 8001020:	600a      	str	r2, [r1, #0]

	if (1 == nSize)		 			
 8001022:	d001      	beq.n	8001028 <IFD_Escape+0x10>
			 IFD_EscapeSendHwName (pBlockBuffer,pBlockSize);
		} 
	}
	
	return SLOT_NO_ERROR;
}
 8001024:	2081      	movs	r0, #129	; 0x81
 8001026:	bd08      	pop	{r3, pc}

	*pBlockSize = 0;				// No data bytes to send

	if (1 == nSize)		 			
	{
		if (IFD_ESCAPE_SEND_HW_NAME == pBlockBuffer[0])
 8001028:	f890 c000 	ldrb.w	ip, [r0]
 800102c:	f1bc 0f02 	cmp.w	ip, #2
 8001030:	d1f8      	bne.n	8001024 <IFD_Escape+0xc>
		{
			 IFD_EscapeSendHwName (pBlockBuffer,pBlockSize);
 8001032:	f7ff ffe3 	bl	8000ffc <IFD_EscapeSendHwName>
 8001036:	e7f5      	b.n	8001024 <IFD_Escape+0xc>

08001038 <IFD_SetClock>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
	
	if(IccParameters.ClockStop == PARAM_CLOCK_NOTSTOPPED)
 8001038:	4b04      	ldr	r3, [pc, #16]	; (800104c <IFD_SetClock+0x14>)
 800103a:	7a1b      	ldrb	r3, [r3, #8]
 800103c:	b123      	cbz	r3, 8001048 <IFD_SetClock+0x10>
	{
		return (SLOTERROR_CMD_NOT_SUPPORTED);
	}
	
	if(ClockCmd == 0x00)
 800103e:	b908      	cbnz	r0, 8001044 <IFD_SetClock+0xc>
	{	
		ErrorCode = CRD_SetClock(ClockCmd);	
	}
	else
	{	
		ErrorCode = CRD_SetClock(IccParameters.ClockStop);	
 8001040:	f000 b8ae 	b.w	80011a0 <CRD_SetClock>
 8001044:	4618      	mov	r0, r3
 8001046:	e7fb      	b.n	8001040 <IFD_SetClock+0x8>
	}
	
	return ErrorCode;
}
 8001048:	4618      	mov	r0, r3
 800104a:	4770      	bx	lr
 800104c:	20000294 	.word	0x20000294

08001050 <IFD_SetATRData>:
  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
{	
 8001050:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
 8001054:	4832      	ldr	r0, [pc, #200]	; (8001120 <IFD_SetATRData+0xd0>)
 8001056:	7803      	ldrb	r3, [r0, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d05f      	beq.n	800111c <IFD_SetATRData+0xcc>
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 800105c:	f890 c02b 	ldrb.w	ip, [r0, #43]	; 0x2b
 8001060:	f890 802c 	ldrb.w	r8, [r0, #44]	; 0x2c
 8001064:	492f      	ldr	r1, [pc, #188]	; (8001124 <IFD_SetATRData+0xd4>)
 8001066:	eb0c 0508 	add.w	r5, ip, r8
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 800106a:	7844      	ldrb	r4, [r0, #1]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 800106c:	7882      	ldrb	r2, [r0, #2]
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 800106e:	2300      	movs	r3, #0
  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 8001070:	3502      	adds	r5, #2
 8001072:	704d      	strb	r5, [r1, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 8001074:	708b      	strb	r3, [r1, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001076:	70cb      	strb	r3, [r1, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8001078:	710b      	strb	r3, [r1, #4]
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 800107a:	728c      	strb	r4, [r1, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 800107c:	72ca      	strb	r2, [r1, #11]

  for (i=0;i<SC_A2R.Tlength;i++)
 800107e:	f1bc 0f00 	cmp.w	ip, #0
 8001082:	d020      	beq.n	80010c6 <IFD_SetATRData+0x76>
 8001084:	1c85      	adds	r5, r0, #2

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 8001086:	4603      	mov	r3, r0
 8001088:	43ea      	mvns	r2, r5
 800108a:	eb05 070c 	add.w	r7, r5, ip
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 800108e:	f813 5f03 	ldrb.w	r5, [r3, #3]!
 8001092:	19d4      	adds	r4, r2, r7
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8001094:	42bb      	cmp	r3, r7

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 8001096:	460a      	mov	r2, r1
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 8001098:	f802 5f0c 	strb.w	r5, [r2, #12]!
 800109c:	f004 0401 	and.w	r4, r4, #1
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 80010a0:	d011      	beq.n	80010c6 <IFD_SetATRData+0x76>
 80010a2:	b13c      	cbz	r4, 80010b4 <IFD_SetATRData+0x64>

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010a4:	4603      	mov	r3, r0
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 80010a6:	f813 0f04 	ldrb.w	r0, [r3, #4]!

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010aa:	460a      	mov	r2, r1
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 80010ac:	42bb      	cmp	r3, r7
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 80010ae:	f802 0f0d 	strb.w	r0, [r2, #13]!
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 80010b2:	d008      	beq.n	80010c6 <IFD_SetATRData+0x76>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 80010b4:	785e      	ldrb	r6, [r3, #1]
 80010b6:	789d      	ldrb	r5, [r3, #2]

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010b8:	1c5c      	adds	r4, r3, #1
 80010ba:	3302      	adds	r3, #2
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 80010bc:	7056      	strb	r6, [r2, #1]
 80010be:	7095      	strb	r5, [r2, #2]

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010c0:	3202      	adds	r2, #2
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 80010c2:	42bb      	cmp	r3, r7
 80010c4:	d1f6      	bne.n	80010b4 <IFD_SetATRData+0x64>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 80010c6:	f1b8 0f00 	cmp.w	r8, #0
 80010ca:	d023      	beq.n	8001114 <IFD_SetATRData+0xc4>
 80010cc:	4a16      	ldr	r2, [pc, #88]	; (8001128 <IFD_SetATRData+0xd8>)

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010ce:	f10c 0c0c 	add.w	ip, ip, #12
 80010d2:	4613      	mov	r3, r2
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 80010d4:	f813 4f01 	ldrb.w	r4, [r3, #1]!

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010d8:	eb02 0508 	add.w	r5, r2, r8
 80010dc:	43d0      	mvns	r0, r2
 80010de:	1940      	adds	r0, r0, r5
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 80010e0:	4461      	add	r1, ip
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 80010e2:	42ab      	cmp	r3, r5
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 80010e4:	f801 4b01 	strb.w	r4, [r1], #1
 80010e8:	f000 0001 	and.w	r0, r0, #1
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 80010ec:	d012      	beq.n	8001114 <IFD_SetATRData+0xc4>
 80010ee:	b130      	cbz	r0, 80010fe <IFD_SetATRData+0xae>

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010f0:	4613      	mov	r3, r2
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 80010f2:	f813 cf02 	ldrb.w	ip, [r3, #2]!
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 80010f6:	42ab      	cmp	r3, r5
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 80010f8:	f801 cb01 	strb.w	ip, [r1], #1
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 80010fc:	d00a      	beq.n	8001114 <IFD_SetATRData+0xc4>

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 80010fe:	1c58      	adds	r0, r3, #1
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	460a      	mov	r2, r1
 8001104:	7844      	ldrb	r4, [r0, #1]
 8001106:	f802 3b01 	strb.w	r3, [r2], #1

  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
 800110a:	1c43      	adds	r3, r0, #1
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 800110c:	704c      	strb	r4, [r1, #1]
 800110e:	1c51      	adds	r1, r2, #1
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8001110:	42ab      	cmp	r3, r5
 8001112:	d1f4      	bne.n	80010fe <IFD_SetATRData+0xae>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
  }

	return (SLOT_NO_ERROR);
 8001114:	2081      	movs	r0, #129	; 0x81
}
 8001116:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 800111a:	4770      	bx	lr
{	
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
 800111c:	2007      	movs	r0, #7
 800111e:	e7fa      	b.n	8001116 <IFD_SetATRData+0xc6>
 8001120:	20000734 	.word	0x20000734
 8001124:	20000594 	.word	0x20000594
 8001128:	2000074a 	.word	0x2000074a

0800112c <CRD_Init>:
/****************************************************************/
/* ROUTINE 	void CRD_Init(void)									                */
/****************************************************************/
void CRD_Init(void)
{
	CrdFlags = 0x00;
 800112c:	4b01      	ldr	r3, [pc, #4]	; (8001134 <CRD_Init+0x8>)
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
 8001132:	4770      	bx	lr
 8001134:	200006f9 	.word	0x200006f9

08001138 <CRD_GetHwError>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 8001138:	2300      	movs	r3, #0

	if( bCurrentErrorFlag )
 800113a:	4a09      	ldr	r2, [pc, #36]	; (8001160 <CRD_GetHwError+0x28>)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 800113c:	7003      	strb	r3, [r0, #0]

	if( bCurrentErrorFlag )
 800113e:	7813      	ldrb	r3, [r2, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	7003      	strb	r3, [r0, #0]
	if( bVoltageErrorFlag )
 8001146:	7812      	ldrb	r2, [r2, #0]
 8001148:	0792      	lsls	r2, r2, #30
 800114a:	d504      	bpl.n	8001156 <CRD_GetHwError+0x1e>
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
 800114c:	f043 0308 	orr.w	r3, r3, #8
 8001150:	7003      	strb	r3, [r0, #0]
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 8001152:	20fb      	movs	r0, #251	; 0xfb
 8001154:	4770      	bx	lr
	if( bCurrentErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
	
	if( *pHwErrorCode != 0x00 )
 8001156:	2b00      	cmp	r3, #0
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 8001158:	bf14      	ite	ne
 800115a:	20fb      	movne	r0, #251	; 0xfb
 800115c:	2081      	moveq	r0, #129	; 0x81

	if(ErrorCode != SLOT_NO_ERROR)
		{	CRD_VccOff();	};		/* Switch off power card */
	
	return ErrorCode;
}
 800115e:	4770      	bx	lr
 8001160:	200006f9 	.word	0x200006f9

08001164 <CRD_VccOn>:
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <CRD_VccOn+0x1c>)
 8001166:	781a      	ldrb	r2, [r3, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 8001168:	781b      	ldrb	r3, [r3, #0]
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 800116a:	0752      	lsls	r2, r2, #29
 800116c:	d501      	bpl.n	8001172 <CRD_VccOn+0xe>
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 800116e:	20fb      	movs	r0, #251	; 0xfb
 8001170:	4770      	bx	lr

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 8001172:	f013 0f02 	tst.w	r3, #2
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 8001176:	bf14      	ite	ne
 8001178:	20fb      	movne	r0, #251	; 0xfb
 800117a:	2081      	moveq	r0, #129	; 0x81
		default:
			break;
	}
	
	return ( CRD_GetHwError(&HwErrorCode) );
}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	200006f9 	.word	0x200006f9

08001184 <CRD_VccOff>:
/****************************************************************/
/* ROUTINE 	void CRD_VccOff(void)																*/
/*    Switch off the Vcc Card and all other smart card pins			*/
/****************************************************************/
void CRD_VccOff(void)
{
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <CRD_VccOff_IT>:
/*    Switch off the Vcc Card and all other smart card pins			*/
/*    Routine to be used in Interrupt process only to avoid			*/
/*    reentrance																								*/
/****************************************************************/
void CRD_VccOff_IT(void)
{
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop

0800118c <CRD_SetMode>:
/*         unsigned char Mode  can be :																			*/
/*              CRD_MANUALMODE	(for Manual)																*/
/*              CRD_UARTMODE 	(for UART)																		*/
/****************************************************************************/
void CRD_SetMode(unsigned char Mode)
{
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop

08001190 <CRD_SetConvention>:
/*         unsigned char Convention  can be :																*/
/*              CRD_DIRECTCONV																							*/
/*              CRD_INVERSECONV 																						*/
/****************************************************************************/
void CRD_SetConvention(unsigned char Convention)
{
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop

08001194 <CRD_GetSlotStatus>:
/****************************************************************/
unsigned char CRD_GetSlotStatus(void)
{
// Always present
	return (CRD_PRESENTACTIVE);
}
 8001194:	2000      	movs	r0, #0
 8001196:	4770      	bx	lr

08001198 <CRD_GetConvention>:
/*         return the Convention currently in use.							*/
/****************************************************************/
unsigned char CRD_GetConvention(void)
{
	return (CRD_DIRECTCONV);	 // always
}
 8001198:	2000      	movs	r0, #0
 800119a:	4770      	bx	lr

0800119c <CRD_GetClockStatus>:
/*         return the Clock State.															*/
/****************************************************************/
unsigned char CRD_GetClockStatus(void)
{
	return (CRD_CLOCKRUNNING);
}
 800119c:	2000      	movs	r0, #0
 800119e:	4770      	bx	lr

080011a0 <CRD_SetClock>:
	{
		return SLOTERROR_ICC_MUTE;
	}
	
	return SLOT_NO_ERROR;								// Clock is running
}
 80011a0:	2081      	movs	r0, #129	; 0x81
 80011a2:	4770      	bx	lr

080011a4 <CRD_SetEtu>:
/*         unsigned int Etu  is a positive integer :						*/
/*              from 12 to 2048 																*/
/****************************************************************/
unsigned char CRD_SetEtu(unsigned int Etu, unsigned char Comp)
{
	if( (Etu<12) || (Etu>2048) )	return 0xFF;
 80011a4:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80011a8:	380c      	subs	r0, #12
	}
	
//	if(Comp)	CRDETU1 |= COMP;
	
	return 0x00;
}
 80011aa:	4298      	cmp	r0, r3
 80011ac:	bf8c      	ite	hi
 80011ae:	20ff      	movhi	r0, #255	; 0xff
 80011b0:	2000      	movls	r0, #0
 80011b2:	4770      	bx	lr

080011b4 <CRD_SetGuardTime>:
/* ROUTINE 	void CRD_SetGuardTime(unsigned int GuardTime)				*/
/*         unsigned int GuardTime  is a positive integer :			*/
/*              from 11 to 511 																	*/
/****************************************************************/
void CRD_SetGuardTime(unsigned int GuardTime)
{
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop

080011b8 <CRD_SetWaitingTime>:
/* ROUTINE 	void CRD_SetWaitingTime(unsigned long WaitingTime)	*/
/*   unsigned long WaitingTime  is a positive long integer :		*/
/*              from 0 to 16777215															*/
/****************************************************************/
void CRD_SetWaitingTime(unsigned long WaitingTime)
{
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop

080011bc <CRD_StartWaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011bc:	4b02      	ldr	r3, [pc, #8]	; (80011c8 <CRD_StartWaitingTime+0xc>)
 80011be:	781a      	ldrb	r2, [r3, #0]
 80011c0:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 80011c4:	701a      	strb	r2, [r3, #0]
 80011c6:	4770      	bx	lr
 80011c8:	200006f9 	.word	0x200006f9

080011cc <CRD_StopWaitingTime>:

/****************************************************************/
/* ROUTINE 	void CRD_StopWaitingTime(void)											*/
/****************************************************************/
void CRD_StopWaitingTime(void)
{
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop

080011d0 <CRD_WaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011d0:	4a04      	ldr	r2, [pc, #16]	; (80011e4 <CRD_WaitingTime+0x14>)
 80011d2:	7813      	ldrb	r3, [r2, #0]
 80011d4:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 80011d8:	7013      	strb	r3, [r2, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 80011da:	7813      	ldrb	r3, [r2, #0]
 80011dc:	071b      	lsls	r3, r3, #28
 80011de:	d5fc      	bpl.n	80011da <CRD_WaitingTime+0xa>
	CRD_StopWaitingTime();
}
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	200006f9 	.word	0x200006f9

080011e8 <CRD_InitReceive>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
 80011e8:	b4f0      	push	{r4, r5, r6, r7}
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80011ea:	4b07      	ldr	r3, [pc, #28]	; (8001208 <CRD_InitReceive+0x20>)
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 80011ec:	4e07      	ldr	r6, [pc, #28]	; (800120c <CRD_InitReceive+0x24>)
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80011ee:	781f      	ldrb	r7, [r3, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 80011f0:	4d07      	ldr	r5, [pc, #28]	; (8001210 <CRD_InitReceive+0x28>)
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80011f2:	f007 07ef 	and.w	r7, r7, #239	; 0xef

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 80011f6:	4a07      	ldr	r2, [pc, #28]	; (8001214 <CRD_InitReceive+0x2c>)
 80011f8:	2400      	movs	r4, #0
	Reset_bBufferOverflowFlag;
 80011fa:	701f      	strb	r7, [r3, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 80011fc:	6031      	str	r1, [r6, #0]
	CrdBufferSize = ReceiveBufSize;
 80011fe:	6028      	str	r0, [r5, #0]
	CrdNbData = 0;
 8001200:	6014      	str	r4, [r2, #0]
	Reset_bBufferOverflowFlag;
}
 8001202:	bcf0      	pop	{r4, r5, r6, r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	200006f9 	.word	0x200006f9
 800120c:	20000704 	.word	0x20000704
 8001210:	200006fc 	.word	0x200006fc
 8001214:	20000708 	.word	0x20000708

08001218 <CRD_CharRepeatOn>:
/* ROUTINE 	void CRD_CharRepeatOn(void)													*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOn(void)
{
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop

0800121c <CRD_CharRepeatOff>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOff(void)
{
	Reset_bParityErrorFlag;
 800121c:	4b02      	ldr	r3, [pc, #8]	; (8001228 <CRD_CharRepeatOff+0xc>)
 800121e:	781a      	ldrb	r2, [r3, #0]
 8001220:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001224:	701a      	strb	r2, [r3, #0]
 8001226:	4770      	bx	lr
 8001228:	200006f9 	.word	0x200006f9

0800122c <CRD_EndReceive>:
/*   Unvalidate Receive interrupt																*/
/*   Return the number of bytes received												*/
/****************************************************************/
unsigned int CRD_EndReceive(void)
{
	return CrdNbData;
 800122c:	4b01      	ldr	r3, [pc, #4]	; (8001234 <CRD_EndReceive+0x8>)
}
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000708 	.word	0x20000708

08001238 <CRD_InitTransmit>:
/* ROUTINE 	void CRD_InitTransmit()															*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
 8001238:	b430      	push	{r4, r5}
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 800123a:	4b06      	ldr	r3, [pc, #24]	; (8001254 <CRD_InitTransmit+0x1c>)
	pCrdBuffer++;
 800123c:	4c06      	ldr	r4, [pc, #24]	; (8001258 <CRD_InitTransmit+0x20>)
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 800123e:	781d      	ldrb	r5, [r3, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 8001240:	4a06      	ldr	r2, [pc, #24]	; (800125c <CRD_InitTransmit+0x24>)
	Reset_bBufferOverflowFlag;
 8001242:	f005 05ef 	and.w	r5, r5, #239	; 0xef
	pCrdBuffer++;
 8001246:	3101      	adds	r1, #1
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 8001248:	701d      	strb	r5, [r3, #0]
	pCrdBuffer++;
 800124a:	6021      	str	r1, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 800124c:	6010      	str	r0, [r2, #0]
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
}
 800124e:	bc30      	pop	{r4, r5}
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	200006f9 	.word	0x200006f9
 8001258:	20000704 	.word	0x20000704
 800125c:	20000708 	.word	0x20000708

08001260 <CRD_NumberOfBytesToTransmit>:
/* ROUTINE 	unsigned int CRD_NumberOfBytesToTransmit(void)			*/
/*   Return number of bytes to transmit before buffer empty.		*/
/****************************************************************/
unsigned int CRD_NumberOfBytesToTransmit(void)
{
	return CrdNbData;
 8001260:	4b01      	ldr	r3, [pc, #4]	; (8001268 <CRD_NumberOfBytesToTransmit+0x8>)
}
 8001262:	6818      	ldr	r0, [r3, #0]
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	20000708 	.word	0x20000708

0800126c <CRD_EndTransmit>:
/* ROUTINE 	unsigned int CRD_EndTransmit(void)									*/
/*   Unvalid Transmit interrupt																	*/
/****************************************************************/
unsigned int CRD_EndTransmit(void)
{
	return CrdNbData;
 800126c:	4b01      	ldr	r3, [pc, #4]	; (8001274 <CRD_EndTransmit+0x8>)
}
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000708 	.word	0x20000708

08001278 <ICC_ResetAsync>:

/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
 8001278:	b430      	push	{r4, r5}
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800127a:	4a08      	ldr	r2, [pc, #32]	; (800129c <ICC_ResetAsync+0x24>)
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 800127c:	4808      	ldr	r0, [pc, #32]	; (80012a0 <ICC_ResetAsync+0x28>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800127e:	7815      	ldrb	r5, [r2, #0]
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 8001280:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <ICC_ResetAsync+0x2c>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001282:	f005 05f7 	and.w	r5, r5, #247	; 0xf7
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 8001286:	2401      	movs	r4, #1
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 8001288:	2103      	movs	r1, #3
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800128a:	7015      	strb	r5, [r2, #0]
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 800128c:	7004      	strb	r4, [r0, #0]
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 800128e:	7019      	strb	r1, [r3, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 8001290:	7813      	ldrb	r3, [r2, #0]
 8001292:	071b      	lsls	r3, r3, #28
 8001294:	d5fc      	bpl.n	8001290 <ICC_ResetAsync+0x18>
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
	
	CRD_SetMode(CRD_MANUALMODE);

	CRD_WaitingTime( POWERUP_WAITINGTIME );
}
 8001296:	bc30      	pop	{r4, r5}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	200006f9 	.word	0x200006f9
 80012a0:	200006f8 	.word	0x200006f8
 80012a4:	20000700 	.word	0x20000700

080012a8 <ICC_SendCommandAsync>:
/*      Return error code :																			*/
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
 80012a8:	b470      	push	{r4, r5, r6}
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 80012aa:	4c1c      	ldr	r4, [pc, #112]	; (800131c <ICC_SendCommandAsync+0x74>)
 80012ac:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
 80012ae:	bb2a      	cbnz	r2, 80012fc <ICC_SendCommandAsync+0x54>
	{
		Reset_bProtocolTypeFlag;
 80012b0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 80012b4:	2905      	cmp	r1, #5
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 80012b6:	7023      	strb	r3, [r4, #0]
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 80012b8:	d027      	beq.n	800130a <ICC_SendCommandAsync+0x62>
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80012ba:	7823      	ldrb	r3, [r4, #0]
	pCrdBuffer++;
 80012bc:	4e18      	ldr	r6, [pc, #96]	; (8001320 <ICC_SendCommandAsync+0x78>)
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80012be:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80012c2:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80012c4:	7825      	ldrb	r5, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <ICC_SendCommandAsync+0x7c>)
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 80012c8:	3001      	adds	r0, #1
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80012ca:	f005 05f7 	and.w	r5, r5, #247	; 0xf7

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 80012ce:	4a13      	ldr	r2, [pc, #76]	; (800131c <ICC_SendCommandAsync+0x74>)
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 80012d0:	6030      	str	r0, [r6, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80012d2:	7025      	strb	r5, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80012d4:	6019      	str	r1, [r3, #0]
 80012d6:	e005      	b.n	80012e4 <ICC_SendCommandAsync+0x3c>

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 80012d8:	7813      	ldrb	r3, [r2, #0]
 80012da:	071d      	lsls	r5, r3, #28
 80012dc:	d405      	bmi.n	80012ea <ICC_SendCommandAsync+0x42>
 80012de:	7813      	ldrb	r3, [r2, #0]
 80012e0:	06d8      	lsls	r0, r3, #27
 80012e2:	d402      	bmi.n	80012ea <ICC_SendCommandAsync+0x42>
 80012e4:	7823      	ldrb	r3, [r4, #0]
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	d5f6      	bpl.n	80012d8 <ICC_SendCommandAsync+0x30>
	{
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 80012ea:	7823      	ldrb	r3, [r4, #0]
 80012ec:	07db      	lsls	r3, r3, #31
 80012ee:	d409      	bmi.n	8001304 <ICC_SendCommandAsync+0x5c>
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 80012f0:	bc70      	pop	{r4, r5, r6}
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
 80012f2:	2900      	cmp	r1, #0
 80012f4:	bf0c      	ite	eq
 80012f6:	2081      	moveq	r0, #129	; 0x81
 80012f8:	20fe      	movne	r0, #254	; 0xfe
	
	return SLOT_NO_ERROR;
}
 80012fa:	4770      	bx	lr
			InstructionByte = *(pTransmitBuffer+1);
		}
	}
	else
	{	
		Set_bProtocolTypeFlag;	
 80012fc:	f043 0320 	orr.w	r3, r3, #32
 8001300:	7023      	strb	r3, [r4, #0]
 8001302:	e7da      	b.n	80012ba <ICC_SendCommandAsync+0x12>
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
 8001304:	20fd      	movs	r0, #253	; 0xfd
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001306:	bc70      	pop	{r4, r5, r6}
 8001308:	4770      	bx	lr
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 800130a:	4a07      	ldr	r2, [pc, #28]	; (8001328 <ICC_SendCommandAsync+0x80>)
 800130c:	4b07      	ldr	r3, [pc, #28]	; (800132c <ICC_SendCommandAsync+0x84>)
 800130e:	7815      	ldrb	r5, [r2, #0]
 8001310:	781a      	ldrb	r2, [r3, #0]
 8001312:	4295      	cmp	r5, r2
 8001314:	d0d1      	beq.n	80012ba <ICC_SendCommandAsync+0x12>
		{
			InstructionByte = *(pTransmitBuffer+1);
 8001316:	7842      	ldrb	r2, [r0, #1]
 8001318:	701a      	strb	r2, [r3, #0]
 800131a:	e7ce      	b.n	80012ba <ICC_SendCommandAsync+0x12>
 800131c:	200006f9 	.word	0x200006f9
 8001320:	20000704 	.word	0x20000704
 8001324:	20000708 	.word	0x20000708
 8001328:	20000700 	.word	0x20000700
 800132c:	200006f8 	.word	0x200006f8

08001330 <ICC_ReceiveAnswerAsync>:
/*      Return error code :																			*/
/*			0x00 if OK																							*/
/****************************************************************/
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
 8001330:	b4f0      	push	{r4, r5, r6, r7}
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
	Set_bProcedureByteFlag;
 8001332:	4c19      	ldr	r4, [pc, #100]	; (8001398 <ICC_ReceiveAnswerAsync+0x68>)
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
 8001334:	f8d1 c000 	ldr.w	ip, [r1]
	Set_bProcedureByteFlag;
 8001338:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 800133a:	4f18      	ldr	r7, [pc, #96]	; (800139c <ICC_ReceiveAnswerAsync+0x6c>)
										unsigned int * pAnswerSize	)
{
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
	Set_bProcedureByteFlag;
 800133c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001340:	7023      	strb	r3, [r4, #0]
void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 8001342:	7823      	ldrb	r3, [r4, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 8001344:	4e16      	ldr	r6, [pc, #88]	; (80013a0 <ICC_ReceiveAnswerAsync+0x70>)
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 8001346:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 800134a:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800134c:	7822      	ldrb	r2, [r4, #0]

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <ICC_ReceiveAnswerAsync+0x74>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001350:	f002 02f7 	and.w	r2, r2, #247	; 0xf7

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 8001354:	2500      	movs	r5, #0
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001356:	7022      	strb	r2, [r4, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 8001358:	f8c7 c000 	str.w	ip, [r7]
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 800135c:	4622      	mov	r2, r4
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 800135e:	6030      	str	r0, [r6, #0]
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 8001360:	601d      	str	r5, [r3, #0]
 8001362:	e005      	b.n	8001370 <ICC_ReceiveAnswerAsync+0x40>
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 8001364:	7813      	ldrb	r3, [r2, #0]
 8001366:	071d      	lsls	r5, r3, #28
 8001368:	d405      	bmi.n	8001376 <ICC_ReceiveAnswerAsync+0x46>
 800136a:	7813      	ldrb	r3, [r2, #0]
 800136c:	06d8      	lsls	r0, r3, #27
 800136e:	d402      	bmi.n	8001376 <ICC_ReceiveAnswerAsync+0x46>
 8001370:	7823      	ldrb	r3, [r4, #0]
 8001372:	07de      	lsls	r6, r3, #31
 8001374:	d5f6      	bpl.n	8001364 <ICC_ReceiveAnswerAsync+0x34>
	{
	}
	
	*pAnswerSize = CRD_EndReceive();
 8001376:	2300      	movs	r3, #0
 8001378:	600b      	str	r3, [r1, #0]
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 800137a:	7823      	ldrb	r3, [r4, #0]
 800137c:	4a06      	ldr	r2, [pc, #24]	; (8001398 <ICC_ReceiveAnswerAsync+0x68>)
 800137e:	07db      	lsls	r3, r3, #31
 8001380:	d407      	bmi.n	8001392 <ICC_ReceiveAnswerAsync+0x62>
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001382:	bcf0      	pop	{r4, r5, r6, r7}
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if( bBufferOverflowFlag )
 8001384:	7813      	ldrb	r3, [r2, #0]
		return SLOTERROR_XFR_OVERRUN;
 8001386:	f013 0f10 	tst.w	r3, #16
 800138a:	bf0c      	ite	eq
 800138c:	20fe      	moveq	r0, #254	; 0xfe
 800138e:	20fc      	movne	r0, #252	; 0xfc
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001390:	4770      	bx	lr
	
	*pAnswerSize = CRD_EndReceive();
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
 8001392:	20fd      	movs	r0, #253	; 0xfd
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001394:	bcf0      	pop	{r4, r5, r6, r7}
 8001396:	4770      	bx	lr
 8001398:	200006f9 	.word	0x200006f9
 800139c:	200006fc 	.word	0x200006fc
 80013a0:	20000704 	.word	0x20000704
 80013a4:	20000708 	.word	0x20000708

080013a8 <PC_to_RDR_IccPowerOn>:
/************************************************************************************/
/*		BULK OUT ROUTINES																															*/
/************************************************************************************/

unsigned char PC_to_RDR_IccPowerOn(void)
{	
 80013a8:	b508      	push	{r3, lr}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013aa:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <PC_to_RDR_IccPowerOn+0x3c>)
 80013ac:	795a      	ldrb	r2, [r3, #5]
 80013ae:	b10a      	cbz	r2, 80013b4 <PC_to_RDR_IccPowerOn+0xc>
		return SLOTERROR_BAD_SLOT;
 80013b0:	2005      	movs	r0, #5
 80013b2:	bd08      	pop	{r3, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80013b4:	7858      	ldrb	r0, [r3, #1]
 80013b6:	b958      	cbnz	r0, 80013d0 <PC_to_RDR_IccPowerOn+0x28>
 80013b8:	7899      	ldrb	r1, [r3, #2]
 80013ba:	b949      	cbnz	r1, 80013d0 <PC_to_RDR_IccPowerOn+0x28>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80013bc:	78da      	ldrb	r2, [r3, #3]
 80013be:	b93a      	cbnz	r2, 80013d0 <PC_to_RDR_IccPowerOn+0x28>
 80013c0:	791b      	ldrb	r3, [r3, #4]
 80013c2:	b92b      	cbnz	r3, 80013d0 <PC_to_RDR_IccPowerOn+0x28>
		return SLOTERROR_BAD_LENTGH;

	if( bAbortRequestFlag )
 80013c4:	4908      	ldr	r1, [pc, #32]	; (80013e8 <PC_to_RDR_IccPowerOn+0x40>)
 80013c6:	7808      	ldrb	r0, [r1, #0]
 80013c8:	0683      	lsls	r3, r0, #26
 80013ca:	d503      	bpl.n	80013d4 <PC_to_RDR_IccPowerOn+0x2c>
		return SLOTERROR_CMD_ABORTED;
 80013cc:	20ff      	movs	r0, #255	; 0xff
	{
		return (SLOTERROR_HW_ERROR);
	}
	
	return (SLOT_NO_ERROR);
}
 80013ce:	bd08      	pop	{r3, pc}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80013d0:	2001      	movs	r0, #1
 80013d2:	bd08      	pop	{r3, pc}

	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if (FALSE == RestartSmartcard())
 80013d4:	f001 fcd2 	bl	8002d7c <RestartSmartcard>
	{
		return (SLOTERROR_HW_ERROR);
 80013d8:	2800      	cmp	r0, #0
 80013da:	bf14      	ite	ne
 80013dc:	2081      	movne	r0, #129	; 0x81
 80013de:	20fb      	moveq	r0, #251	; 0xfb
 80013e0:	bd08      	pop	{r3, pc}
 80013e2:	bf00      	nop
 80013e4:	20000594 	.word	0x20000594
 80013e8:	20000590 	.word	0x20000590

080013ec <PC_to_RDR_IccPowerOff>:
{unsigned int i;for (i=0;i<50000;i++);}
{unsigned int i;for (i=0;i<50000;i++);}
//	Delay (1); // Wait for 10 ms
*/
	return SLOT_NO_ERROR;
}
 80013ec:	2081      	movs	r0, #129	; 0x81
 80013ee:	4770      	bx	lr

080013f0 <PC_to_RDR_GetSlotStatus>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 80013f0:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013f2:	4b10      	ldr	r3, [pc, #64]	; (8001434 <PC_to_RDR_GetSlotStatus+0x44>)
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 80013f4:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013f6:	795a      	ldrb	r2, [r3, #5]
 80013f8:	b112      	cbz	r2, 8001400 <PC_to_RDR_GetSlotStatus+0x10>
		return SLOTERROR_BAD_SLOT;
 80013fa:	2005      	movs	r0, #5
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80013fc:	b003      	add	sp, #12
 80013fe:	bd00      	pop	{pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001400:	7858      	ldrb	r0, [r3, #1]
 8001402:	b948      	cbnz	r0, 8001418 <PC_to_RDR_GetSlotStatus+0x28>
 8001404:	7899      	ldrb	r1, [r3, #2]
 8001406:	b939      	cbnz	r1, 8001418 <PC_to_RDR_GetSlotStatus+0x28>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 8001408:	78da      	ldrb	r2, [r3, #3]
 800140a:	b92a      	cbnz	r2, 8001418 <PC_to_RDR_GetSlotStatus+0x28>
 800140c:	7918      	ldrb	r0, [r3, #4]
 800140e:	b918      	cbnz	r0, 8001418 <PC_to_RDR_GetSlotStatus+0x28>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001410:	79d9      	ldrb	r1, [r3, #7]
 8001412:	b119      	cbz	r1, 800141c <PC_to_RDR_GetSlotStatus+0x2c>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001414:	2007      	movs	r0, #7
 8001416:	e7f1      	b.n	80013fc <PC_to_RDR_GetSlotStatus+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001418:	2001      	movs	r0, #1
 800141a:	e7ef      	b.n	80013fc <PC_to_RDR_GetSlotStatus+0xc>

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 800141c:	7a1a      	ldrb	r2, [r3, #8]
 800141e:	2a00      	cmp	r2, #0
 8001420:	d1f8      	bne.n	8001414 <PC_to_RDR_GetSlotStatus+0x24>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001422:	7a5b      	ldrb	r3, [r3, #9]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1f5      	bne.n	8001414 <PC_to_RDR_GetSlotStatus+0x24>
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001428:	f10d 0007 	add.w	r0, sp, #7
 800142c:	f7ff fe84 	bl	8001138 <CRD_GetHwError>

	return ErrorCode;
 8001430:	e7e4      	b.n	80013fc <PC_to_RDR_GetSlotStatus+0xc>
 8001432:	bf00      	nop
 8001434:	20000594 	.word	0x20000594

08001438 <PC_to_RDR_XfrBlock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 8001438:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800143a:	4c1d      	ldr	r4, [pc, #116]	; (80014b0 <PC_to_RDR_XfrBlock+0x78>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 800143c:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800143e:	7963      	ldrb	r3, [r4, #5]
 8001440:	b113      	cbz	r3, 8001448 <PC_to_RDR_XfrBlock+0x10>
		return SLOTERROR_BAD_SLOT;
 8001442:	2005      	movs	r0, #5
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	}
	
	return ErrorCode;
}
 8001444:	b003      	add	sp, #12
 8001446:	bd30      	pop	{r4, r5, pc}
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 8001448:	78a1      	ldrb	r1, [r4, #2]
 800144a:	7860      	ldrb	r0, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 800144c:	78e2      	ldrb	r2, [r4, #3]
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 800144e:	ea40 2301 	orr.w	r3, r0, r1, lsl #8
 8001452:	9300      	str	r3, [sp, #0]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001454:	b96a      	cbnz	r2, 8001472 <PC_to_RDR_XfrBlock+0x3a>
 8001456:	7922      	ldrb	r2, [r4, #4]
 8001458:	b95a      	cbnz	r2, 8001472 <PC_to_RDR_XfrBlock+0x3a>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 800145a:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 800145c:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 8001460:	d207      	bcs.n	8001472 <PC_to_RDR_XfrBlock+0x3a>
		return SLOTERROR_BAD_LENTGH;
	
	if( bAbortRequestFlag )
 8001462:	4d14      	ldr	r5, [pc, #80]	; (80014b4 <PC_to_RDR_XfrBlock+0x7c>)
 8001464:	f895 c000 	ldrb.w	ip, [r5]
 8001468:	ea5f 628c 	movs.w	r2, ip, lsl #26
 800146c:	d503      	bpl.n	8001476 <PC_to_RDR_XfrBlock+0x3e>
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
 800146e:	20ff      	movs	r0, #255	; 0xff
 8001470:	e7e8      	b.n	8001444 <PC_to_RDR_XfrBlock+0xc>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 8001472:	2001      	movs	r0, #1
 8001474:	e7e6      	b.n	8001444 <PC_to_RDR_XfrBlock+0xc>
	
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001476:	f10d 0007 	add.w	r0, sp, #7
 800147a:	f7ff fe5d 	bl	8001138 <CRD_GetHwError>

	if(ErrorCode != SLOT_NO_ERROR)
 800147e:	2881      	cmp	r0, #129	; 0x81
 8001480:	d1e0      	bne.n	8001444 <PC_to_RDR_XfrBlock+0xc>
		return ErrorCode;

// This parameter did not define the answer size RB ??? 	
	ExpectedAnswerSize = MAKEWORD(UsbMessageBuffer[OFFSET_WLEVELPARAMETER+1],
 8001482:	7a60      	ldrb	r0, [r4, #9]
 8001484:	7a21      	ldrb	r1, [r4, #8]
 8001486:	ea41 2200 	orr.w	r2, r1, r0, lsl #8
									              UsbMessageBuffer[OFFSET_WLEVELPARAMETER]);
	
	ErrorCode = IFD_XfrBlock(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize, ExpectedAnswerSize);
 800148a:	f104 000a 	add.w	r0, r4, #10
 800148e:	4669      	mov	r1, sp
 8001490:	f7ff fcd0 	bl	8000e34 <IFD_XfrBlock>
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	
	if( bAbortRequestFlag )
 8001494:	782b      	ldrb	r3, [r5, #0]
 8001496:	f013 0320 	ands.w	r3, r3, #32
 800149a:	d1e8      	bne.n	800146e <PC_to_RDR_XfrBlock+0x36>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
 800149c:	2881      	cmp	r0, #129	; 0x81
 800149e:	d1d1      	bne.n	8001444 <PC_to_RDR_XfrBlock+0xc>
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 80014a0:	9a00      	ldr	r2, [sp, #0]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 80014a2:	70e3      	strb	r3, [r4, #3]
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 80014a4:	0a11      	lsrs	r1, r2, #8
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 80014a6:	7062      	strb	r2, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 80014a8:	70a1      	strb	r1, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 80014aa:	7123      	strb	r3, [r4, #4]
 80014ac:	e7ca      	b.n	8001444 <PC_to_RDR_XfrBlock+0xc>
 80014ae:	bf00      	nop
 80014b0:	20000594 	.word	0x20000594
 80014b4:	20000590 	.word	0x20000590

080014b8 <PC_to_RDR_GetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 80014b8:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014ba:	4812      	ldr	r0, [pc, #72]	; (8001504 <PC_to_RDR_GetParameters+0x4c>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 80014bc:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014be:	7943      	ldrb	r3, [r0, #5]
 80014c0:	b113      	cbz	r3, 80014c8 <PC_to_RDR_GetParameters+0x10>
		return SLOTERROR_BAD_SLOT;
 80014c2:	2005      	movs	r0, #5
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80014c4:	b003      	add	sp, #12
 80014c6:	bd00      	pop	{pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
 80014c8:	7841      	ldrb	r1, [r0, #1]
 80014ca:	b949      	cbnz	r1, 80014e0 <PC_to_RDR_GetParameters+0x28>
 80014cc:	7882      	ldrb	r2, [r0, #2]
 80014ce:	b93a      	cbnz	r2, 80014e0 <PC_to_RDR_GetParameters+0x28>
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
 80014d0:	78c3      	ldrb	r3, [r0, #3]
 80014d2:	b92b      	cbnz	r3, 80014e0 <PC_to_RDR_GetParameters+0x28>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 80014d4:	7901      	ldrb	r1, [r0, #4]
 80014d6:	b919      	cbnz	r1, 80014e0 <PC_to_RDR_GetParameters+0x28>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 80014d8:	79c2      	ldrb	r2, [r0, #7]
 80014da:	b11a      	cbz	r2, 80014e4 <PC_to_RDR_GetParameters+0x2c>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
 80014dc:	2007      	movs	r0, #7
 80014de:	e7f1      	b.n	80014c4 <PC_to_RDR_GetParameters+0xc>
	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
 80014e0:	2001      	movs	r0, #1
 80014e2:	e7ef      	b.n	80014c4 <PC_to_RDR_GetParameters+0xc>
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 80014e4:	7a03      	ldrb	r3, [r0, #8]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1f8      	bne.n	80014dc <PC_to_RDR_GetParameters+0x24>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
 80014ea:	7a41      	ldrb	r1, [r0, #9]
 80014ec:	2900      	cmp	r1, #0
 80014ee:	d1f5      	bne.n	80014dc <PC_to_RDR_GetParameters+0x24>
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
	}

	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 80014f0:	300a      	adds	r0, #10
 80014f2:	f7ff fd0f 	bl	8000f14 <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 80014f6:	2881      	cmp	r0, #129	; 0x81
 80014f8:	d1e4      	bne.n	80014c4 <PC_to_RDR_GetParameters+0xc>
	{
		return ErrorCode;
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80014fa:	f10d 0007 	add.w	r0, sp, #7
 80014fe:	f7ff fe1b 	bl	8001138 <CRD_GetHwError>

	return ErrorCode;
 8001502:	e7df      	b.n	80014c4 <PC_to_RDR_GetParameters+0xc>
 8001504:	20000594 	.word	0x20000594

08001508 <PC_to_RDR_ResetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 8001508:	b510      	push	{r4, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800150a:	4b18      	ldr	r3, [pc, #96]	; (800156c <PC_to_RDR_ResetParameters+0x64>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 800150c:	b082      	sub	sp, #8
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800150e:	795a      	ldrb	r2, [r3, #5]
 8001510:	b112      	cbz	r2, 8001518 <PC_to_RDR_ResetParameters+0x10>
		return SLOTERROR_BAD_SLOT;
 8001512:	2005      	movs	r0, #5
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001514:	b002      	add	sp, #8
 8001516:	bd10      	pop	{r4, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001518:	7858      	ldrb	r0, [r3, #1]
 800151a:	b948      	cbnz	r0, 8001530 <PC_to_RDR_ResetParameters+0x28>
 800151c:	7899      	ldrb	r1, [r3, #2]
 800151e:	b939      	cbnz	r1, 8001530 <PC_to_RDR_ResetParameters+0x28>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 8001520:	78da      	ldrb	r2, [r3, #3]
 8001522:	b92a      	cbnz	r2, 8001530 <PC_to_RDR_ResetParameters+0x28>
 8001524:	7918      	ldrb	r0, [r3, #4]
 8001526:	b918      	cbnz	r0, 8001530 <PC_to_RDR_ResetParameters+0x28>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001528:	79d9      	ldrb	r1, [r3, #7]
 800152a:	b119      	cbz	r1, 8001534 <PC_to_RDR_ResetParameters+0x2c>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 800152c:	2007      	movs	r0, #7
 800152e:	e7f1      	b.n	8001514 <PC_to_RDR_ResetParameters+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001530:	2001      	movs	r0, #1
 8001532:	e7ef      	b.n	8001514 <PC_to_RDR_ResetParameters+0xc>

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001534:	7a1a      	ldrb	r2, [r3, #8]
 8001536:	2a00      	cmp	r2, #0
 8001538:	d1f8      	bne.n	800152c <PC_to_RDR_ResetParameters+0x24>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 800153a:	7a5a      	ldrb	r2, [r3, #9]
 800153c:	2a00      	cmp	r2, #0
 800153e:	d1f5      	bne.n	800152c <PC_to_RDR_ResetParameters+0x24>
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
 8001540:	2411      	movs	r4, #17
 8001542:	729c      	strb	r4, [r3, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
 8001544:	240a      	movs	r4, #10
 8001546:	735c      	strb	r4, [r3, #13]
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 8001548:	2403      	movs	r4, #3
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 800154a:	f103 000a 	add.w	r0, r3, #10
 800154e:	4611      	mov	r1, r2
	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
 8001550:	72da      	strb	r2, [r3, #11]
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
 8001552:	731a      	strb	r2, [r3, #12]
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 8001554:	739c      	strb	r4, [r3, #14]
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
 8001556:	73da      	strb	r2, [r3, #15]
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
 8001558:	741a      	strb	r2, [r3, #16]
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 800155a:	f7ff fcdb 	bl	8000f14 <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 800155e:	2881      	cmp	r0, #129	; 0x81
 8001560:	d1d8      	bne.n	8001514 <PC_to_RDR_ResetParameters+0xc>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001562:	f10d 0007 	add.w	r0, sp, #7
 8001566:	f7ff fde7 	bl	8001138 <CRD_GetHwError>

	return ErrorCode;
 800156a:	e7d3      	b.n	8001514 <PC_to_RDR_ResetParameters+0xc>
 800156c:	20000594 	.word	0x20000594

08001570 <PC_to_RDR_SetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 8001570:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001572:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <PC_to_RDR_SetParameters+0x74>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 8001574:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001576:	795a      	ldrb	r2, [r3, #5]
 8001578:	b112      	cbz	r2, 8001580 <PC_to_RDR_SetParameters+0x10>
		return SLOTERROR_BAD_SLOT;
 800157a:	2005      	movs	r0, #5
	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800157c:	b003      	add	sp, #12
 800157e:	bd30      	pop	{r4, r5, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if( UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0
 8001580:	7898      	ldrb	r0, [r3, #2]
 8001582:	b940      	cbnz	r0, 8001596 <PC_to_RDR_SetParameters+0x26>
 8001584:	78d9      	ldrb	r1, [r3, #3]
 8001586:	b931      	cbnz	r1, 8001596 <PC_to_RDR_SetParameters+0x26>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001588:	791a      	ldrb	r2, [r3, #4]
 800158a:	b922      	cbnz	r2, 8001596 <PC_to_RDR_SetParameters+0x26>
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
 800158c:	785a      	ldrb	r2, [r3, #1]
 800158e:	2a05      	cmp	r2, #5
 8001590:	d026      	beq.n	80015e0 <PC_to_RDR_SetParameters+0x70>
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
 8001592:	2a07      	cmp	r2, #7
 8001594:	d001      	beq.n	800159a <PC_to_RDR_SetParameters+0x2a>
		return SLOTERROR_BAD_LENTGH;
 8001596:	2001      	movs	r0, #1
 8001598:	e7f0      	b.n	800157c <PC_to_RDR_SetParameters+0xc>

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
 800159a:	79da      	ldrb	r2, [r3, #7]
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
 800159c:	2a01      	cmp	r2, #1
 800159e:	d004      	beq.n	80015aa <PC_to_RDR_SetParameters+0x3a>
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
	{
//		UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] = 0x01;						 // Set to T1
		UsbMessageBuffer[OFFSET_DWLENGTH]         = 0x05;							 // Set to T0
 80015a0:	2005      	movs	r0, #5
 80015a2:	7058      	strb	r0, [r3, #1]
	}

	if( ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x05)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x00))
 80015a4:	b10a      	cbz	r2, 80015aa <PC_to_RDR_SetParameters+0x3a>
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x07)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;
 80015a6:	2007      	movs	r0, #7
 80015a8:	e7e8      	b.n	800157c <PC_to_RDR_SetParameters+0xc>



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 80015aa:	7a1b      	ldrb	r3, [r3, #8]
 80015ac:	4c0d      	ldr	r4, [pc, #52]	; (80015e4 <PC_to_RDR_SetParameters+0x74>)
 80015ae:	b10b      	cbz	r3, 80015b4 <PC_to_RDR_SetParameters+0x44>
		return SLOTERROR_BAD_ABRFU_2B;
 80015b0:	2008      	movs	r0, #8
 80015b2:	e7e3      	b.n	800157c <PC_to_RDR_SetParameters+0xc>
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 80015b4:	7a65      	ldrb	r5, [r4, #9]
 80015b6:	2d00      	cmp	r5, #0
 80015b8:	d1fa      	bne.n	80015b0 <PC_to_RDR_SetParameters+0x40>

	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
 80015ba:	2082      	movs	r0, #130	; 0x82
 80015bc:	7020      	strb	r0, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 80015be:	f7ff fde9 	bl	8001194 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 80015c2:	2207      	movs	r2, #7
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 80015c4:	4603      	mov	r3, r0
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 80015c6:	2101      	movs	r1, #1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80015c8:	f10d 0007 	add.w	r0, sp, #7
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 80015cc:	71e3      	strb	r3, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
 80015ce:	7225      	strb	r5, [r4, #8]
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 80015d0:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
 80015d2:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
 80015d4:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;
 80015d6:	7125      	strb	r5, [r4, #4]

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 80015d8:	7261      	strb	r1, [r4, #9]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80015da:	f7ff fdad 	bl	8001138 <CRD_GetHwError>

	return ErrorCode;
 80015de:	e7cd      	b.n	800157c <PC_to_RDR_SetParameters+0xc>
 80015e0:	79da      	ldrb	r2, [r3, #7]
 80015e2:	e7df      	b.n	80015a4 <PC_to_RDR_SetParameters+0x34>
 80015e4:	20000594 	.word	0x20000594

080015e8 <PC_to_RDR_Escape>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 80015e8:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80015ea:	4c1f      	ldr	r4, [pc, #124]	; (8001668 <PC_to_RDR_Escape+0x80>)
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 80015ec:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80015ee:	7963      	ldrb	r3, [r4, #5]
 80015f0:	b113      	cbz	r3, 80015f8 <PC_to_RDR_Escape+0x10>
		return SLOTERROR_BAD_SLOT;
 80015f2:	2005      	movs	r0, #5
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
	return ErrorCode;
}
 80015f4:	b003      	add	sp, #12
 80015f6:	bd30      	pop	{r4, r5, pc}
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80015f8:	78a1      	ldrb	r1, [r4, #2]
 80015fa:	7860      	ldrb	r0, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 80015fc:	78e2      	ldrb	r2, [r4, #3]
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80015fe:	ea40 2301 	orr.w	r3, r0, r1, lsl #8
 8001602:	9300      	str	r3, [sp, #0]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001604:	b94a      	cbnz	r2, 800161a <PC_to_RDR_Escape+0x32>
 8001606:	7922      	ldrb	r2, [r4, #4]
 8001608:	b93a      	cbnz	r2, 800161a <PC_to_RDR_Escape+0x32>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 800160a:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 800160c:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 8001610:	d203      	bcs.n	800161a <PC_to_RDR_Escape+0x32>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001612:	79e3      	ldrb	r3, [r4, #7]
 8001614:	b11b      	cbz	r3, 800161e <PC_to_RDR_Escape+0x36>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001616:	2007      	movs	r0, #7
 8001618:	e7ec      	b.n	80015f4 <PC_to_RDR_Escape+0xc>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 800161a:	2001      	movs	r0, #1
 800161c:	e7ea      	b.n	80015f4 <PC_to_RDR_Escape+0xc>

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 800161e:	7a20      	ldrb	r0, [r4, #8]
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f8      	bne.n	8001616 <PC_to_RDR_Escape+0x2e>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001624:	7a61      	ldrb	r1, [r4, #9]
 8001626:	2900      	cmp	r1, #0
 8001628:	d1f5      	bne.n	8001616 <PC_to_RDR_Escape+0x2e>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( bAbortRequestFlag )
 800162a:	4d10      	ldr	r5, [pc, #64]	; (800166c <PC_to_RDR_Escape+0x84>)
 800162c:	782a      	ldrb	r2, [r5, #0]
 800162e:	0690      	lsls	r0, r2, #26
 8001630:	d501      	bpl.n	8001636 <PC_to_RDR_Escape+0x4e>
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
 8001632:	20ff      	movs	r0, #255	; 0xff
 8001634:	e7de      	b.n	80015f4 <PC_to_RDR_Escape+0xc>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	ErrorCode = IFD_Escape(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize);
 8001636:	4669      	mov	r1, sp
 8001638:	f104 000a 	add.w	r0, r4, #10
 800163c:	f7ff fcec 	bl	8001018 <IFD_Escape>
	// USB_Action();
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	if( bAbortRequestFlag )
 8001640:	f895 c000 	ldrb.w	ip, [r5]
 8001644:	ea5f 618c 	movs.w	r1, ip, lsl #26
 8001648:	d4f3      	bmi.n	8001632 <PC_to_RDR_Escape+0x4a>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
 800164a:	2881      	cmp	r0, #129	; 0x81
 800164c:	d1d2      	bne.n	80015f4 <PC_to_RDR_Escape+0xc>
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 800164e:	9a00      	ldr	r2, [sp, #0]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001650:	2300      	movs	r3, #0
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 8001652:	0a11      	lsrs	r1, r2, #8
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001654:	f10d 0007 	add.w	r0, sp, #7
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 8001658:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 800165a:	70a1      	strb	r1, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 800165c:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 800165e:	7123      	strb	r3, [r4, #4]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001660:	f7ff fd6a 	bl	8001138 <CRD_GetHwError>
	return ErrorCode;
 8001664:	e7c6      	b.n	80015f4 <PC_to_RDR_Escape+0xc>
 8001666:	bf00      	nop
 8001668:	20000594 	.word	0x20000594
 800166c:	20000590 	.word	0x20000590

08001670 <PC_to_RDR_IccClock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 8001670:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <PC_to_RDR_IccClock+0x50>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 8001674:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001676:	795a      	ldrb	r2, [r3, #5]
 8001678:	b112      	cbz	r2, 8001680 <PC_to_RDR_IccClock+0x10>
		return SLOTERROR_BAD_SLOT;
 800167a:	2005      	movs	r0, #5
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
};
 800167c:	b003      	add	sp, #12
 800167e:	bd00      	pop	{pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001680:	7858      	ldrb	r0, [r3, #1]
 8001682:	b950      	cbnz	r0, 800169a <PC_to_RDR_IccClock+0x2a>
 8001684:	7899      	ldrb	r1, [r3, #2]
 8001686:	b941      	cbnz	r1, 800169a <PC_to_RDR_IccClock+0x2a>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 8001688:	78da      	ldrb	r2, [r3, #3]
 800168a:	b932      	cbnz	r2, 800169a <PC_to_RDR_IccClock+0x2a>
 800168c:	7918      	ldrb	r0, [r3, #4]
 800168e:	b920      	cbnz	r0, 800169a <PC_to_RDR_IccClock+0x2a>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
 8001690:	79d8      	ldrb	r0, [r3, #7]
 8001692:	2801      	cmp	r0, #1
 8001694:	d903      	bls.n	800169e <PC_to_RDR_IccClock+0x2e>
		return SLOTERROR_BAD_CLOCKCOMMAND;
 8001696:	2007      	movs	r0, #7
 8001698:	e7f0      	b.n	800167c <PC_to_RDR_IccClock+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 800169a:	2001      	movs	r0, #1
 800169c:	e7ee      	b.n	800167c <PC_to_RDR_IccClock+0xc>

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 800169e:	7a19      	ldrb	r1, [r3, #8]
 80016a0:	b109      	cbz	r1, 80016a6 <PC_to_RDR_IccClock+0x36>
		return SLOTERROR_BAD_ABRFU_2B;
 80016a2:	2008      	movs	r0, #8
 80016a4:	e7ea      	b.n	800167c <PC_to_RDR_IccClock+0xc>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 80016a6:	7a5b      	ldrb	r3, [r3, #9]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1fa      	bne.n	80016a2 <PC_to_RDR_IccClock+0x32>
		return SLOTERROR_BAD_ABRFU_2B;
	
	ErrorCode = IFD_SetClock(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND]);
 80016ac:	f7ff fcc4 	bl	8001038 <IFD_SetClock>

	if(ErrorCode != SLOT_NO_ERROR)
 80016b0:	2881      	cmp	r0, #129	; 0x81
 80016b2:	d1e3      	bne.n	800167c <PC_to_RDR_IccClock+0xc>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80016b4:	f10d 0007 	add.w	r0, sp, #7
 80016b8:	f7ff fd3e 	bl	8001138 <CRD_GetHwError>

	return ErrorCode;
 80016bc:	e7de      	b.n	800167c <PC_to_RDR_IccClock+0xc>
 80016be:	bf00      	nop
 80016c0:	20000594 	.word	0x20000594

080016c4 <PC_to_RDR_Abort>:

unsigned char PC_to_RDR_Abort(void)
{
//	unsigned char ErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80016c4:	4b17      	ldr	r3, [pc, #92]	; (8001724 <PC_to_RDR_Abort+0x60>)
 80016c6:	795a      	ldrb	r2, [r3, #5]
 80016c8:	b10a      	cbz	r2, 80016ce <PC_to_RDR_Abort+0xa>
		return SLOTERROR_BAD_SLOT;
 80016ca:	2005      	movs	r0, #5
 80016cc:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80016ce:	7858      	ldrb	r0, [r3, #1]
 80016d0:	b948      	cbnz	r0, 80016e6 <PC_to_RDR_Abort+0x22>
 80016d2:	7899      	ldrb	r1, [r3, #2]
 80016d4:	b939      	cbnz	r1, 80016e6 <PC_to_RDR_Abort+0x22>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80016d6:	78da      	ldrb	r2, [r3, #3]
 80016d8:	b92a      	cbnz	r2, 80016e6 <PC_to_RDR_Abort+0x22>
 80016da:	7918      	ldrb	r0, [r3, #4]
 80016dc:	b918      	cbnz	r0, 80016e6 <PC_to_RDR_Abort+0x22>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80016de:	79d9      	ldrb	r1, [r3, #7]
 80016e0:	b119      	cbz	r1, 80016ea <PC_to_RDR_Abort+0x26>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 80016e2:	2007      	movs	r0, #7
 80016e4:	4770      	bx	lr
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80016e6:	2001      	movs	r0, #1
 80016e8:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80016ea:	7a1a      	ldrb	r2, [r3, #8]
 80016ec:	2a00      	cmp	r2, #0
 80016ee:	d1f8      	bne.n	80016e2 <PC_to_RDR_Abort+0x1e>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 80016f0:	7a58      	ldrb	r0, [r3, #9]
 80016f2:	2800      	cmp	r0, #0
 80016f4:	d1f5      	bne.n	80016e2 <PC_to_RDR_Abort+0x1e>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 80016f6:	4a0c      	ldr	r2, [pc, #48]	; (8001728 <PC_to_RDR_Abort+0x64>)
 80016f8:	f892 c000 	ldrb.w	ip, [r2]
 80016fc:	ea5f 618c 	movs.w	r1, ip, lsl #26
 8001700:	d401      	bmi.n	8001706 <PC_to_RDR_Abort+0x42>
		return SLOTERROR_CMD_ABORTED;
 8001702:	20ff      	movs	r0, #255	; 0xff
 8001704:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 8001706:	4809      	ldr	r0, [pc, #36]	; (800172c <PC_to_RDR_Abort+0x68>)
 8001708:	7999      	ldrb	r1, [r3, #6]
 800170a:	7803      	ldrb	r3, [r0, #0]
 800170c:	4299      	cmp	r1, r3
 800170e:	d001      	beq.n	8001714 <PC_to_RDR_Abort+0x50>
		return SLOTERROR_CMD_ABORTED;
 8001710:	20ff      	movs	r0, #255	; 0xff
	
	Reset_bAbortRequestFlag;
	
	return SLOT_NO_ERROR;
}
 8001712:	4770      	bx	lr
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 8001714:	f892 c000 	ldrb.w	ip, [r2]
	
	return SLOT_NO_ERROR;
 8001718:	2081      	movs	r0, #129	; 0x81
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 800171a:	f00c 01df 	and.w	r1, ip, #223	; 0xdf
 800171e:	7011      	strb	r1, [r2, #0]
	
	return SLOT_NO_ERROR;
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	20000594 	.word	0x20000594
 8001728:	20000590 	.word	0x20000590
 800172c:	200006f4 	.word	0x200006f4

08001730 <RDR_to_PC_DataBlock>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 8001730:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 8001732:	4c0a      	ldr	r4, [pc, #40]	; (800175c <RDR_to_PC_DataBlock+0x2c>)
 8001734:	2380      	movs	r3, #128	; 0x80
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 8001736:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 8001738:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 800173a:	f7ff fd2b 	bl	8001194 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 800173e:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 8001740:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 8001742:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 8001744:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001746:	d006      	beq.n	8001756 <RDR_to_PC_DataBlock+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 8001748:	3040      	adds	r0, #64	; 0x40
 800174a:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 800174c:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 800174e:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001750:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8001752:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR] = ErrorCode;
 8001754:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] = 0x00;
 8001756:	2000      	movs	r0, #0
 8001758:	7260      	strb	r0, [r4, #9]
}
 800175a:	bd38      	pop	{r3, r4, r5, pc}
 800175c:	20000594 	.word	0x20000594

08001760 <RDR_to_PC_SlotStatus>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 8001760:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 8001762:	4c0b      	ldr	r4, [pc, #44]	; (8001790 <RDR_to_PC_SlotStatus+0x30>)
 8001764:	2381      	movs	r3, #129	; 0x81
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 8001766:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 8001768:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 800176a:	f7ff fd13 	bl	8001194 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 800176e:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 8001770:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 8001772:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 8001774:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001776:	d006      	beq.n	8001786 <RDR_to_PC_SlotStatus+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 8001778:	3040      	adds	r0, #64	; 0x40
 800177a:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 800177c:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 800177e:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 8001780:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 8001782:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 8001784:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_GetClockStatus();
 8001786:	f7ff fd09 	bl	800119c <CRD_GetClockStatus>
 800178a:	7260      	strb	r0, [r4, #9]
}
 800178c:	bd38      	pop	{r3, r4, r5, pc}
 800178e:	bf00      	nop
 8001790:	20000594 	.word	0x20000594

08001794 <RDR_to_PC_SlotStatus_CardStopped>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus_CardStopped (unsigned char ErrorCode)
{
 8001794:	b508      	push	{r3, lr}
	RDR_to_PC_SlotStatus(ErrorCode);
 8001796:	f7ff ffe3 	bl	8001760 <RDR_to_PC_SlotStatus>

	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_PRESENTINACTIVE;
 800179a:	f240 5394 	movw	r3, #1428	; 0x594
 800179e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a2:	2201      	movs	r2, #1
 80017a4:	71da      	strb	r2, [r3, #7]
	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_CLOCKSTOPPEDLOW;
 80017a6:	725a      	strb	r2, [r3, #9]
}
 80017a8:	bd08      	pop	{r3, pc}
 80017aa:	bf00      	nop

080017ac <RDR_to_PC_Parameters>:
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 80017ac:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 80017ae:	4c0f      	ldr	r4, [pc, #60]	; (80017ec <RDR_to_PC_Parameters+0x40>)
 80017b0:	2382      	movs	r3, #130	; 0x82
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 80017b2:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 80017b4:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80017b6:	f7ff fced 	bl	8001194 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 80017ba:	2300      	movs	r3, #0
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;

	if(ErrorCode != SLOT_NO_ERROR)
 80017bc:	2d81      	cmp	r5, #129	; 0x81


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80017be:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 80017c0:	70a3      	strb	r3, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
 80017c2:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
 80017c4:	7123      	strb	r3, [r4, #4]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80017c6:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 80017c8:	d004      	beq.n	80017d4 <RDR_to_PC_Parameters+0x28>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 80017ca:	3040      	adds	r0, #64	; 0x40
 80017cc:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 80017ce:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_BERROR] 	= ErrorCode;
 80017d0:	7225      	strb	r5, [r4, #8]
		return;
 80017d2:	bd38      	pop	{r3, r4, r5, pc}
	}
	
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
 80017d4:	f104 000a 	add.w	r0, r4, #10
 80017d8:	f7ff fb7e 	bl	8000ed8 <IFD_GetParameters>
 80017dc:	7260      	strb	r0, [r4, #9]
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
 80017de:	b910      	cbnz	r0, 80017e6 <RDR_to_PC_Parameters+0x3a>
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
	}
	else
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x05;	
 80017e0:	2105      	movs	r1, #5
 80017e2:	7061      	strb	r1, [r4, #1]
 80017e4:	bd38      	pop	{r3, r4, r5, pc}
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
 80017e6:	2007      	movs	r0, #7
 80017e8:	7060      	strb	r0, [r4, #1]
 80017ea:	bd38      	pop	{r3, r4, r5, pc}
 80017ec:	20000594 	.word	0x20000594

080017f0 <RDR_to_PC_Escape>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 80017f0:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 80017f2:	4c0a      	ldr	r4, [pc, #40]	; (800181c <RDR_to_PC_Escape+0x2c>)
 80017f4:	2383      	movs	r3, #131	; 0x83
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 80017f6:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 80017f8:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80017fa:	f7ff fccb 	bl	8001194 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80017fe:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 8001800:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 8001802:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 8001804:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001806:	d006      	beq.n	8001816 <RDR_to_PC_Escape+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 8001808:	3040      	adds	r0, #64	; 0x40
 800180a:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 800180c:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 800180e:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 8001810:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 8001812:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 8001814:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BRFU] = 0x00;
 8001816:	2000      	movs	r0, #0
 8001818:	7260      	strb	r0, [r4, #9]
}
 800181a:	bd38      	pop	{r3, r4, r5, pc}
 800181c:	20000594 	.word	0x20000594

08001820 <CmdNotSupported>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void CmdNotSupported(void)
{
 8001820:	b538      	push	{r3, r4, r5, lr}
	//UsbMessageBuffer[OFFSET_BMESSAGETYPE] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH] 				= 0x00;
 8001822:	f240 5494 	movw	r4, #1428	; 0x594
 8001826:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800182a:	2500      	movs	r5, #0
 800182c:	7065      	strb	r5, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 			= 0x00;
 800182e:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 			= 0x00;
 8001830:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]		 		= 0x00;
 8001832:	7125      	strb	r5, [r4, #4]
	UsbMessageBuffer[OFFSET_BSTATUS] 					= 0x40 + CRD_GetSlotStatus();
 8001834:	f7ff fcae 	bl	8001194 <CRD_GetSlotStatus>
 8001838:	3040      	adds	r0, #64	; 0x40
 800183a:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 					= 0x00;
 800183c:	7225      	strb	r5, [r4, #8]
	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] 	= 0x00;
 800183e:	7265      	strb	r5, [r4, #9]
};
 8001840:	bd38      	pop	{r3, r4, r5, pc}
 8001842:	bf00      	nop

08001844 <RDR_to_PC_NotifySlotChange>:
/************************************************************************/
/* ROUTINE 	void RDR_to_PC_NotifySlotChange(void)												*/
/************************************************************************/

void RDR_to_PC_NotifySlotChange(void)
{
 8001844:	b510      	push	{r4, lr}

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
 8001846:	4c05      	ldr	r4, [pc, #20]	; (800185c <RDR_to_PC_NotifySlotChange+0x18>)
 8001848:	2350      	movs	r3, #80	; 0x50
 800184a:	7023      	strb	r3, [r4, #0]
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
 800184c:	f7ff fca2 	bl	8001194 <CRD_GetSlotStatus>
 8001850:	2802      	cmp	r0, #2
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x02;	
 8001852:	bf18      	it	ne
 8001854:	2003      	movne	r0, #3
void RDR_to_PC_NotifySlotChange(void)
{

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
 8001856:	7060      	strb	r0, [r4, #1]
	}
	else
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x03;	
	}
}
 8001858:	bd10      	pop	{r4, pc}
 800185a:	bf00      	nop
 800185c:	2000058c 	.word	0x2000058c

08001860 <RDR_to_PC_HardwareError>:
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 8001860:	f240 5c94 	movw	ip, #1428	; 0x594
 8001864:	f2c2 0c00 	movt	ip, #8192	; 0x2000
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 8001868:	f240 538c 	movw	r3, #1420	; 0x58c
 800186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001870:	2251      	movs	r2, #81	; 0x51
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 8001872:	f89c 0006 	ldrb.w	r0, [ip, #6]
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 8001876:	701a      	strb	r2, [r3, #0]
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 8001878:	2100      	movs	r1, #0
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 800187a:	2281      	movs	r2, #129	; 0x81
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 800187c:	7059      	strb	r1, [r3, #1]
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 800187e:	7098      	strb	r0, [r3, #2]
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 8001880:	70da      	strb	r2, [r3, #3]
}
 8001882:	4770      	bx	lr

08001884 <InitSCTStruct>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001884:	2300      	movs	r3, #0
 8001886:	7003      	strb	r3, [r0, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001888:	7103      	strb	r3, [r0, #4]
	tSCT->cAPDUAnswerStatus = 0;
 800188a:	8043      	strh	r3, [r0, #2]
	tSCT->cTPDUSequence     = 0;
 800188c:	7143      	strb	r3, [r0, #5]
}
 800188e:	4770      	bx	lr

08001890 <GenerateCRC>:
  GenerateCRC

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
 8001890:	b430      	push	{r4, r5}
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001892:	b1d1      	cbz	r1, 80018ca <GenerateCRC+0x3a>
 8001894:	2301      	movs	r3, #1
 8001896:	1e4a      	subs	r2, r1, #1
 8001898:	428b      	cmp	r3, r1
 800189a:	ea02 0403 	and.w	r4, r2, r3
	{
    cCRC ^= pData[i];
 800189e:	7802      	ldrb	r2, [r0, #0]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018a0:	da10      	bge.n	80018c4 <GenerateCRC+0x34>
 80018a2:	b12c      	cbz	r4, 80018b0 <GenerateCRC+0x20>
	{
    cCRC ^= pData[i];
 80018a4:	7844      	ldrb	r4, [r0, #1]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018a6:	2302      	movs	r3, #2
 80018a8:	428b      	cmp	r3, r1
	{
    cCRC ^= pData[i];
 80018aa:	ea82 0204 	eor.w	r2, r2, r4
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018ae:	da09      	bge.n	80018c4 <GenerateCRC+0x34>
	{
    cCRC ^= pData[i];
 80018b0:	5cc5      	ldrb	r5, [r0, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018b2:	3301      	adds	r3, #1
	{
    cCRC ^= pData[i];
 80018b4:	5cc4      	ldrb	r4, [r0, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018b6:	3301      	adds	r3, #1
	{
    cCRC ^= pData[i];
 80018b8:	ea82 0c05 	eor.w	ip, r2, r5
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018bc:	428b      	cmp	r3, r1
	{
    cCRC ^= pData[i];
 80018be:	ea8c 0204 	eor.w	r2, ip, r4
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80018c2:	dbf5      	blt.n	80018b0 <GenerateCRC+0x20>
	{
    cCRC ^= pData[i];
  }

	return (cCRC);
}
 80018c4:	4610      	mov	r0, r2
 80018c6:	bc30      	pop	{r4, r5}
 80018c8:	4770      	bx	lr

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 80018ca:	460a      	mov	r2, r1
 80018cc:	e7fa      	b.n	80018c4 <GenerateCRC+0x34>
 80018ce:	bf00      	nop

080018d0 <GenerateTPDU>:
  GenerateTPDU

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
 80018d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018d2:	4604      	mov	r4, r0
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 80018d4:	7940      	ldrb	r0, [r0, #5]
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 80018d6:	7822      	ldrb	r2, [r4, #0]
*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 80018d8:	f000 0101 	and.w	r1, r0, #1
 80018dc:	018e      	lsls	r6, r1, #6
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence
 80018de:	1c43      	adds	r3, r0, #1
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
 80018e0:	1d15      	adds	r5, r2, #4

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
 80018e2:	2700      	movs	r7, #0
 80018e4:	f884 7107 	strb.w	r7, [r4, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
 80018e8:	f884 6108 	strb.w	r6, [r4, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data
 80018ec:	f504 7085 	add.w	r0, r4, #266	; 0x10a
 80018f0:	1de1      	adds	r1, r4, #7

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;																		// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 80018f2:	f884 2109 	strb.w	r2, [r4, #265]	; 0x109

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
 80018f6:	71a5      	strb	r5, [r4, #6]
	tSCT->cTPDUSequence++;																								// switch sequence
 80018f8:	7163      	strb	r3, [r4, #5]

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data
 80018fa:	f009 fa01 	bl	800ad00 <memcpy>

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 80018fe:	7827      	ldrb	r7, [r4, #0]
 8001900:	3703      	adds	r7, #3
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001902:	b2fe      	uxtb	r6, r7
 8001904:	b30e      	cbz	r6, 800194a <GenerateTPDU+0x7a>
 8001906:	1e72      	subs	r2, r6, #1
 8001908:	f002 0101 	and.w	r1, r2, #1
 800190c:	2201      	movs	r2, #1
 800190e:	f504 7383 	add.w	r3, r4, #262	; 0x106
 8001912:	4296      	cmp	r6, r2
	{
    cCRC ^= pData[i];
 8001914:	f813 0f01 	ldrb.w	r0, [r3, #1]!
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001918:	d013      	beq.n	8001942 <GenerateTPDU+0x72>
 800191a:	b131      	cbz	r1, 800192a <GenerateTPDU+0x5a>
	{
    cCRC ^= pData[i];
 800191c:	f813 cf01 	ldrb.w	ip, [r3, #1]!
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001920:	2202      	movs	r2, #2
 8001922:	4296      	cmp	r6, r2
	{
    cCRC ^= pData[i];
 8001924:	ea80 000c 	eor.w	r0, r0, ip
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001928:	d00b      	beq.n	8001942 <GenerateTPDU+0x72>
 800192a:	1c59      	adds	r1, r3, #1
	{
    cCRC ^= pData[i];
 800192c:	f893 e001 	ldrb.w	lr, [r3, #1]
 8001930:	784d      	ldrb	r5, [r1, #1]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001932:	3202      	adds	r2, #2
	{
    cCRC ^= pData[i];
 8001934:	ea80 0c0e 	eor.w	ip, r0, lr
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001938:	1c4b      	adds	r3, r1, #1
 800193a:	4296      	cmp	r6, r2
	{
    cCRC ^= pData[i];
 800193c:	ea8c 0005 	eor.w	r0, ip, r5
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001940:	d1f3      	bne.n	800192a <GenerateTPDU+0x5a>
	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD; 					// the length of the TPDU
	tSCT->cTPDUSequence++;																								// switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] = 								// set CRC at end of data
 8001942:	19e4      	adds	r4, r4, r7
 8001944:	f884 0107 	strb.w	r0, [r4, #263]	; 0x107
						GenerateCRC ((unsigned char*)&tSCT->cTPDU,tSCT->cAPDULength+CCID_TPDU_PROLOG);
}
 8001948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 800194a:	4630      	mov	r0, r6
 800194c:	e7f9      	b.n	8001942 <GenerateTPDU+0x72>
 800194e:	bf00      	nop

08001950 <GenerateChainedTPDU>:
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001950:	7941      	ldrb	r1, [r0, #5]

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
 8001952:	2200      	movs	r2, #0
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001954:	f001 0301 	and.w	r3, r1, #1
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	3b80      	subs	r3, #128	; 0x80
 800195c:	b2db      	uxtb	r3, r3
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence
 800195e:	3101      	adds	r1, #1

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
 8001960:	f880 2107 	strb.w	r2, [r0, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;
 8001964:	f880 2109 	strb.w	r2, [r0, #265]	; 0x109

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 8001968:	2204      	movs	r2, #4
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 800196a:	f880 3108 	strb.w	r3, [r0, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 800196e:	7182      	strb	r2, [r0, #6]
	tSCT->cTPDUSequence++;																		// switch sequence
 8001970:	7141      	strb	r1, [r0, #5]

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
 8001972:	f880 310a 	strb.w	r3, [r0, #266]	; 0x10a
}
 8001976:	4770      	bx	lr

08001978 <SendTPDU>:
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 8001978:	b570      	push	{r4, r5, r6, lr}
 800197a:	b082      	sub	sp, #8
	unsigned int   nAnswerLength = 0;
 800197c:	2200      	movs	r2, #0
 800197e:	ab02      	add	r3, sp, #8
	unsigned char  nOverhead     = 0;

// Send TPDU to smartcard an receive answer
	CRD_SendCommand ((unsigned char*) tSCT->cTPDU,
 8001980:	7981      	ldrb	r1, [r0, #6]
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 8001982:	4604      	mov	r4, r0
	unsigned int   nAnswerLength = 0;
	unsigned char  nOverhead     = 0;

// Send TPDU to smartcard an receive answer
	CRD_SendCommand ((unsigned char*) tSCT->cTPDU,
 8001984:	f500 7082 	add.w	r0, r0, #260	; 0x104

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
	unsigned int   nAnswerLength = 0;
 8001988:	f843 2d04 	str.w	r2, [r3, #-4]!
	unsigned char  nOverhead     = 0;

// Send TPDU to smartcard an receive answer
	CRD_SendCommand ((unsigned char*) tSCT->cTPDU,
 800198c:	3003      	adds	r0, #3
 800198e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001992:	f001 f8cb 	bl	8002b2c <CRD_SendCommand>
									                  tSCT->cTPDULength,
																	  CCID_TRANSFER_BUFFER_MAX,
									 (unsigned int*) &nAnswerLength);


	if (CCID_TPDU_ANSWER_OVERHEAD > nAnswerLength)
 8001996:	9d01      	ldr	r5, [sp, #4]
 8001998:	2d05      	cmp	r5, #5
 800199a:	d923      	bls.n	80019e4 <SendTPDU+0x6c>
	{																																					// answer length incorrect
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
 800199c:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 80019a0:	069b      	lsls	r3, r3, #26
 80019a2:	d419      	bmi.n	80019d8 <SendTPDU+0x60>
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
 80019a4:	eb04 0e05 	add.w	lr, r4, r5
 80019a8:	f89e 0104 	ldrb.w	r0, [lr, #260]	; 0x104
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
 80019ac:	f89e c105 	ldrb.w	ip, [lr, #261]	; 0x105
 80019b0:	2206      	movs	r2, #6
 80019b2:	eb0c 2600 	add.w	r6, ip, r0, lsl #8
 80019b6:	8066      	strh	r6, [r4, #2]
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
 80019b8:	4616      	mov	r6, r2
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8; 					  // Statusbyte SW1
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];	             	  // Statusbyte SW2
	}
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
 80019ba:	7921      	ldrb	r1, [r4, #4]
 80019bc:	1aaa      	subs	r2, r5, r2
 80019be:	1863      	adds	r3, r4, r1
 80019c0:	1dd8      	adds	r0, r3, #7
 80019c2:	f504 7185 	add.w	r1, r4, #266	; 0x10a
 80019c6:	f009 f99b 	bl	800ad00 <memcpy>
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data
 80019ca:	7922      	ldrb	r2, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
 80019cc:	8860      	ldrh	r0, [r4, #2]
	 
	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);	 																		// add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;		  								// add length of recieved data
 80019ce:	18ad      	adds	r5, r5, r2
 80019d0:	1bae      	subs	r6, r5, r6
 80019d2:	7126      	strb	r6, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
}
 80019d4:	b002      	add	sp, #8
 80019d6:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
	{
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
 80019d8:	2204      	movs	r2, #4
 80019da:	f24a 0102 	movw	r1, #40962	; 0xa002
 80019de:	8061      	strh	r1, [r4, #2]
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))					// chained data
	{
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;								// no status data
 80019e0:	4616      	mov	r6, r2
 80019e2:	e7ea      	b.n	80019ba <SendTPDU+0x42>
									 (unsigned int*) &nAnswerLength);


	if (CCID_TPDU_ANSWER_OVERHEAD > nAnswerLength)
	{																																					// answer length incorrect
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
 80019e4:	f24a 0001 	movw	r0, #40961	; 0xa001
 80019e8:	8060      	strh	r0, [r4, #2]
		return (tSCT->cAPDUAnswerStatus);
 80019ea:	e7f3      	b.n	80019d4 <SendTPDU+0x5c>

080019ec <SendAPDU>:
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 80019ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	tSCT->cAPDUAnswerLength = 0;
 80019ee:	2500      	movs	r5, #0
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 80019f0:	4604      	mov	r4, r0
	tSCT->cAPDUAnswerLength = 0;
 80019f2:	7105      	strb	r5, [r0, #4]

 	GenerateTPDU (tSCT);
 80019f4:	f7ff ff6c 	bl	80018d0 <GenerateTPDU>

	SendTPDU (tSCT);
 80019f8:	4620      	mov	r0, r4
 80019fa:	f7ff ffbd 	bl	8001978 <SendTPDU>

	if (APDU_ANSWER_RECEIVE_INCORRECT == tSCT->cAPDUAnswerStatus)								// return on error ??
 80019fe:	8863      	ldrh	r3, [r4, #2]
 8001a00:	f24a 0201 	movw	r2, #40961	; 0xa001
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d021      	beq.n	8001a4c <SendAPDU+0x60>
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 8001a08:	2704      	movs	r7, #4
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
	{
 		GenerateChainedTPDU (tSCT);
		SendTPDU (tSCT);

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus)	&&							// return on error ??
 8001a0a:	f24a 0602 	movw	r6, #40962	; 0xa002
	{
		return (tSCT->cAPDUAnswerStatus);
	}

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 8001a0e:	f894 c108 	ldrb.w	ip, [r4, #264]	; 0x108
	{
 		GenerateChainedTPDU (tSCT);
		SendTPDU (tSCT);
 8001a12:	4620      	mov	r0, r4
	{
		return (tSCT->cAPDUAnswerStatus);
	}

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 8001a14:	ea5f 628c 	movs.w	r2, ip, lsl #26
 8001a18:	d518      	bpl.n	8001a4c <SendAPDU+0x60>
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001a1a:	7962      	ldrb	r2, [r4, #5]

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
 8001a1c:	f884 5107 	strb.w	r5, [r4, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001a20:	f002 0101 	and.w	r1, r2, #1
 8001a24:	010b      	lsls	r3, r1, #4
 8001a26:	3b80      	subs	r3, #128	; 0x80
 8001a28:	b2db      	uxtb	r3, r3
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence
 8001a2a:	1c51      	adds	r1, r2, #1
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
 8001a2c:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
	tSCT->cTPDUSequence++;																		// switch sequence

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
 8001a30:	f884 310a 	strb.w	r3, [r4, #266]	; 0x10a

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;												// Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;			  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;
 8001a34:	f884 5109 	strb.w	r5, [r4, #265]	; 0x109

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; 									// the length of the TPDU
 8001a38:	71a7      	strb	r7, [r4, #6]
	tSCT->cTPDUSequence++;																		// switch sequence
 8001a3a:	7161      	strb	r1, [r4, #5]

// Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
	{
 		GenerateChainedTPDU (tSCT);
		SendTPDU (tSCT);
 8001a3c:	f7ff ff9c 	bl	8001978 <SendTPDU>

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus)	&&							// return on error ??
 8001a40:	8863      	ldrh	r3, [r4, #2]
 8001a42:	42b3      	cmp	r3, r6
 8001a44:	d0e3      	beq.n	8001a0e <SendAPDU+0x22>
 8001a46:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8001a4a:	d0e0      	beq.n	8001a0e <SendAPDU+0x22>
			return (tSCT->cAPDUAnswerStatus);
		}
	}

	return (tSCT->cAPDUAnswerStatus);
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001a50 <CcidSelectOpenPGPApp>:

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 8001a50:	b530      	push	{r4, r5, lr}
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 8001a52:	f24b 0160 	movw	r1, #45152	; 0xb060

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 8001a56:	b085      	sub	sp, #20
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 8001a58:	250b      	movs	r5, #11

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001a5a:	f240 24ac 	movw	r4, #684	; 0x2ac
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 8001a5e:	462a      	mov	r2, r5

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001a60:	f2c2 0400 	movt	r4, #8192	; 0x2000
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 8001a64:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001a68:	a801      	add	r0, sp, #4
 8001a6a:	f009 f949 	bl	800ad00 <memcpy>

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001a6e:	4620      	mov	r0, r4
 8001a70:	f800 5b07 	strb.w	r5, [r0], #7

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001a74:	a901      	add	r1, sp, #4
 8001a76:	462a      	mov	r2, r5
 8001a78:	f009 f942 	bl	800ad00 <memcpy>

	cRet = SendAPDU (&tSCT);
 8001a7c:	4620      	mov	r0, r4

	return (cRet);
}
 8001a7e:	b005      	add	sp, #20
 8001a80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);

	cRet = SendAPDU (&tSCT);
 8001a84:	e7b2      	b.n	80019ec <SendAPDU>
 8001a86:	bf00      	nop

08001a88 <CcidGetData>:

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 8001a88:	b570      	push	{r4, r5, r6, lr}
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 8001a8a:	f240 24ac 	movw	r4, #684	; 0x2ac
 8001a8e:	f2c2 0400 	movt	r4, #8192	; 0x2000

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 8001a92:	4616      	mov	r6, r2
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 8001a94:	2205      	movs	r2, #5

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 8001a96:	4603      	mov	r3, r0
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001a98:	2500      	movs	r5, #0

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;
 8001a9a:	7022      	strb	r2, [r4, #0]
	tSCT.cAPDU[CCID_INS] = 0xCA;
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256

	cRet = SendAPDU (&tSCT);
 8001a9c:	4620      	mov	r0, r4
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xCA;
 8001a9e:	22ca      	movs	r2, #202	; 0xca
	tSCT.cAPDU[CCID_P1]  = cP1;
 8001aa0:	7263      	strb	r3, [r4, #9]
{
	unsigned short cRet;

	tSCT.cAPDULength = CCID_SIZE_GETDATA;

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001aa2:	71e5      	strb	r5, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0xCA;
 8001aa4:	7222      	strb	r2, [r4, #8]
	tSCT.cAPDU[CCID_P1]  = cP1;
	tSCT.cAPDU[CCID_P2]  = cP2;
 8001aa6:	72a1      	strb	r1, [r4, #10]
	tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256
 8001aa8:	72e5      	strb	r5, [r4, #11]

	cRet = SendAPDU (&tSCT);
 8001aaa:	f7ff ff9f 	bl	80019ec <SendAPDU>

	*nRetSize = tSCT.cAPDUAnswerLength;
 8001aae:	7923      	ldrb	r3, [r4, #4]
 8001ab0:	7033      	strb	r3, [r6, #0]

	return (cRet);
}
 8001ab2:	bd70      	pop	{r4, r5, r6, pc}

08001ab4 <CcidVerifyPin>:
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 8001ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab6:	4606      	mov	r6, r0
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001ab8:	4608      	mov	r0, r1
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 8001aba:	460f      	mov	r7, r1
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001abc:	f009 fa60 	bl	800af80 <strlen>
 8001ac0:	f240 24ac 	movw	r4, #684	; 0x2ac
 8001ac4:	f2c2 0400 	movt	r4, #8192	; 0x2000
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001ac8:	f104 0c0c 	add.w	ip, r4, #12

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001acc:	b2c5      	uxtb	r5, r0

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001ace:	2300      	movs	r3, #0
	tSCT.cAPDU[CCID_INS] = 0x20;
 8001ad0:	2220      	movs	r2, #32
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001ad2:	4639      	mov	r1, r7
	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 8001ad4:	3e80      	subs	r6, #128	; 0x80
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001ad6:	4660      	mov	r0, ip

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001ad8:	7025      	strb	r5, [r4, #0]

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;
 8001ada:	72e5      	strb	r5, [r4, #11]
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001adc:	71e3      	strb	r3, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0x20;
 8001ade:	7222      	strb	r2, [r4, #8]
	tSCT.cAPDU[CCID_P1]  = 0x00;
 8001ae0:	7263      	strb	r3, [r4, #9]
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 8001ae2:	72a6      	strb	r6, [r4, #10]
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001ae4:	f009 f9ee 	bl	800aec4 <strcpy>

	tSCT.cAPDULength += CCID_DATA;
 8001ae8:	3505      	adds	r5, #5

	cRet = SendAPDU (&tSCT);
 8001aea:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;
 8001aec:	7025      	strb	r5, [r4, #0]

	cRet = SendAPDU (&tSCT);

	return (cRet);
}
 8001aee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;

	cRet = SendAPDU (&tSCT);
 8001af2:	e77b      	b.n	80019ec <SendAPDU>

08001af4 <CcidDecipher>:
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001af4:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] = 
 8001af6:	2680      	movs	r6, #128	; 0x80
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001af8:	b0a1      	sub	sp, #132	; 0x84
 8001afa:	4607      	mov	r7, r0
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] = 
 8001afc:	4632      	mov	r2, r6
 8001afe:	4911      	ldr	r1, [pc, #68]	; (8001b44 <CcidDecipher+0x50>)
 8001b00:	4668      	mov	r0, sp
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001b02:	f240 24ac 	movw	r4, #684	; 0x2ac
#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] = 
 8001b06:	f009 f8fb 	bl	800ad00 <memcpy>
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001b0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001b0e:	2387      	movs	r3, #135	; 0x87
 8001b10:	7023      	strb	r3, [r4, #0]

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
 8001b12:	232a      	movs	r3, #42	; 0x2a
 8001b14:	7223      	strb	r3, [r4, #8]
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001b16:	2386      	movs	r3, #134	; 0x86
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 8001b18:	2500      	movs	r5, #0
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001b1a:	4669      	mov	r1, sp
 8001b1c:	4632      	mov	r2, r6
	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001b1e:	72a3      	strb	r3, [r4, #10]
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001b20:	f104 000d 	add.w	r0, r4, #13

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
 8001b24:	2381      	movs	r3, #129	; 0x81
 8001b26:	72e3      	strb	r3, [r4, #11]
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 8001b28:	71e5      	strb	r5, [r4, #7]
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
 8001b2a:	7266      	strb	r6, [r4, #9]
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte
 8001b2c:	7325      	strb	r5, [r4, #12]

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001b2e:	f009 f8e7 	bl	800ad00 <memcpy>

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte

	cRet = SendAPDU (&tSCT);
 8001b32:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte
 8001b34:	f884 508d 	strb.w	r5, [r4, #141]	; 0x8d

	cRet = SendAPDU (&tSCT);
 8001b38:	f7ff ff58 	bl	80019ec <SendAPDU>

	*nRetSize = tSCT.cAPDUAnswerLength;
 8001b3c:	7923      	ldrb	r3, [r4, #4]
 8001b3e:	703b      	strb	r3, [r7, #0]

	return (cRet);
}
 8001b40:	b021      	add	sp, #132	; 0x84
 8001b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b44:	0800b06c 	.word	0x0800b06c

08001b48 <AccessTestGPG>:
  AccessTestGPG

*******************************************************************************/

int AccessTestGPG (void)
{
 8001b48:	b530      	push	{r4, r5, lr}
 8001b4a:	b083      	sub	sp, #12
	unsigned short cRet;
	unsigned char nReturnSize;
//CcidSelect1 ();

 	if (APDU_ANSWER_COMMAND_CORRECT != CcidSelectOpenPGPApp ())
 8001b4c:	f7ff ff80 	bl	8001a50 <CcidSelectOpenPGPApp>
 8001b50:	4604      	mov	r4, r0
	{
		return (FALSE);
 8001b52:	2000      	movs	r0, #0
{
	unsigned short cRet;
	unsigned char nReturnSize;
//CcidSelect1 ();

 	if (APDU_ANSWER_COMMAND_CORRECT != CcidSelectOpenPGPApp ())
 8001b54:	f5b4 4f10 	cmp.w	r4, #36864	; 0x9000
 8001b58:	d001      	beq.n	8001b5e <AccessTestGPG+0x16>
	{
		return (FALSE);
	}

  return (TRUE);
}
 8001b5a:	b003      	add	sp, #12
 8001b5c:	bd30      	pop	{r4, r5, pc}
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x4F - Application identifier (AID), 16 (dec.) bytes (ISO 7816-4) */
	cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001b5e:	214f      	movs	r1, #79	; 0x4f
 8001b60:	f10d 0207 	add.w	r2, sp, #7
 8001b64:	f7ff ff90 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b68:	42a0      	cmp	r0, r4
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x4F - Application identifier (AID), 16 (dec.) bytes (ISO 7816-4) */
	cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001b6a:	4605      	mov	r5, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b6c:	d001      	beq.n	8001b72 <AccessTestGPG+0x2a>

/* DECIPHER */
	cRet = CcidDecipher (&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
 8001b6e:	2000      	movs	r0, #0
 8001b70:	e7f3      	b.n	8001b5a <AccessTestGPG+0x12>
	cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
	}
	if (16 != nReturnSize)
 8001b72:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b76:	2b10      	cmp	r3, #16
 8001b78:	d1f9      	bne.n	8001b6e <AccessTestGPG+0x26>
	{
		return (FALSE);
	}

/* GETDATA 0x5F 0x52 - Historical bytes, up to 15 bytes (dec.), according to ISO 7816-4. Card capabilities shall be included.*/
	cRet = CcidGetData (0x5F,0x52,&nReturnSize);
 8001b7a:	205f      	movs	r0, #95	; 0x5f
 8001b7c:	2152      	movs	r1, #82	; 0x52
 8001b7e:	f10d 0207 	add.w	r2, sp, #7
 8001b82:	f7ff ff81 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b86:	42a8      	cmp	r0, r5
	{
		return (FALSE);
	}

/* GETDATA 0x5F 0x52 - Historical bytes, up to 15 bytes (dec.), according to ISO 7816-4. Card capabilities shall be included.*/
	cRet = CcidGetData (0x5F,0x52,&nReturnSize);
 8001b88:	4604      	mov	r4, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001b8a:	d1f0      	bne.n	8001b6e <AccessTestGPG+0x26>
	{
		return (FALSE);
	}
	if (10 != nReturnSize)
 8001b8c:	f89d 1007 	ldrb.w	r1, [sp, #7]
	{
		return (FALSE);
 8001b90:	2000      	movs	r0, #0
	cRet = CcidGetData (0x5F,0x52,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
	}
	if (10 != nReturnSize)
 8001b92:	290a      	cmp	r1, #10
 8001b94:	d1e1      	bne.n	8001b5a <AccessTestGPG+0x12>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0xC4 - PW Status Bytes*/
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001b96:	21c4      	movs	r1, #196	; 0xc4
 8001b98:	f10d 0207 	add.w	r2, sp, #7
 8001b9c:	f7ff ff74 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001ba0:	42a0      	cmp	r0, r4
 8001ba2:	d1e4      	bne.n	8001b6e <AccessTestGPG+0x26>
	{
		return (FALSE);
	}
	if (7 != nReturnSize)
 8001ba4:	f89d 2007 	ldrb.w	r2, [sp, #7]
	{
		return (FALSE);
 8001ba8:	2000      	movs	r0, #0
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
	}
	if (7 != nReturnSize)
 8001baa:	2a07      	cmp	r2, #7
 8001bac:	d1d5      	bne.n	8001b5a <AccessTestGPG+0x12>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001bae:	216e      	movs	r1, #110	; 0x6e
 8001bb0:	f10d 0207 	add.w	r2, sp, #7
 8001bb4:	f7ff ff68 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bb8:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bbc:	d1d7      	bne.n	8001b6e <AccessTestGPG+0x26>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001bbe:	f89d c007 	ldrb.w	ip, [sp, #7]
	{
		return (FALSE);
 8001bc2:	2000      	movs	r0, #0
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001bc4:	f1bc 0fd9 	cmp.w	ip, #217	; 0xd9
 8001bc8:	d1c7      	bne.n	8001b5a <AccessTestGPG+0x12>
	{
		return (FALSE);
	}

/* GETDATA 0x 0x5E - Login data */
	cRet = CcidGetData (0x00,0x5E,&nReturnSize);
 8001bca:	215e      	movs	r1, #94	; 0x5e
 8001bcc:	f10d 0207 	add.w	r2, sp, #7
 8001bd0:	f7ff ff5a 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bd4:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bd8:	d1c9      	bne.n	8001b6e <AccessTestGPG+0x26>
	{
		return (FALSE);
	}
	if (0 != nReturnSize)
 8001bda:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8001bde:	2c00      	cmp	r4, #0
 8001be0:	d1c5      	bne.n	8001b6e <AccessTestGPG+0x26>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001be2:	216e      	movs	r1, #110	; 0x6e
 8001be4:	4620      	mov	r0, r4
 8001be6:	f10d 0207 	add.w	r2, sp, #7
 8001bea:	f7ff ff4d 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bee:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bf2:	d001      	beq.n	8001bf8 <AccessTestGPG+0xb0>

/* VERIFY PIN 1 */
	cRet = CcidVerifyPin (1,"123456");
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
 8001bf4:	4620      	mov	r0, r4
 8001bf6:	e7b0      	b.n	8001b5a <AccessTestGPG+0x12>
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001bf8:	f89d e007 	ldrb.w	lr, [sp, #7]
	{
		return (FALSE);
 8001bfc:	4620      	mov	r0, r4
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001bfe:	f1be 0fd9 	cmp.w	lr, #217	; 0xd9
 8001c02:	d1aa      	bne.n	8001b5a <AccessTestGPG+0x12>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001c04:	216e      	movs	r1, #110	; 0x6e
 8001c06:	f10d 0207 	add.w	r2, sp, #7
 8001c0a:	f7ff ff3d 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c0e:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c12:	d1ef      	bne.n	8001bf4 <AccessTestGPG+0xac>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001c14:	f89d 3007 	ldrb.w	r3, [sp, #7]
	{
		return (FALSE);
 8001c18:	4620      	mov	r0, r4
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001c1a:	2bd9      	cmp	r3, #217	; 0xd9
 8001c1c:	d19d      	bne.n	8001b5a <AccessTestGPG+0x12>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001c1e:	216e      	movs	r1, #110	; 0x6e
 8001c20:	f10d 0207 	add.w	r2, sp, #7
 8001c24:	f7ff ff30 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c28:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c2c:	d1e2      	bne.n	8001bf4 <AccessTestGPG+0xac>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001c2e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001c32:	28d9      	cmp	r0, #217	; 0xd9
 8001c34:	d1de      	bne.n	8001bf4 <AccessTestGPG+0xac>
		return (FALSE);
	}


/* VERIFY PIN 2 */
	cRet = CcidVerifyPin (2,"123456");
 8001c36:	2002      	movs	r0, #2
 8001c38:	490d      	ldr	r1, [pc, #52]	; (8001c70 <AccessTestGPG+0x128>)
 8001c3a:	f7ff ff3b 	bl	8001ab4 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c3e:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c42:	d1d7      	bne.n	8001bf4 <AccessTestGPG+0xac>
		return (FALSE);
	}


/* VERIFY PIN 1 */
	cRet = CcidVerifyPin (1,"123456");
 8001c44:	2001      	movs	r0, #1
 8001c46:	490a      	ldr	r1, [pc, #40]	; (8001c70 <AccessTestGPG+0x128>)
 8001c48:	f7ff ff34 	bl	8001ab4 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c4c:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c50:	d1d0      	bne.n	8001bf4 <AccessTestGPG+0xac>
		return (FALSE);
	}


/* DECIPHER */
	cRet = CcidDecipher (&nReturnSize);
 8001c52:	f10d 0007 	add.w	r0, sp, #7
 8001c56:	f7ff ff4d 	bl	8001af4 <CcidDecipher>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c5a:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c5e:	d186      	bne.n	8001b6e <AccessTestGPG+0x26>
	unsigned char nReturnSize;
//CcidSelect1 ();

 	if (APDU_ANSWER_COMMAND_CORRECT != CcidSelectOpenPGPApp ())
	{
		return (FALSE);
 8001c60:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c64:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8001c68:	424a      	negs	r2, r1
 8001c6a:	eb42 0001 	adc.w	r0, r2, r1
 8001c6e:	e774      	b.n	8001b5a <AccessTestGPG+0x12>
 8001c70:	0800b3bc 	.word	0x0800b3bc

08001c74 <CcidLocalAccessTest>:
  CcidLocalAccessTest

*******************************************************************************/

void CcidLocalAccessTest (void)
{
 8001c74:	b508      	push	{r3, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c76:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <CcidLocalAccessTest+0x18>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001c7c:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001c7e:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001c80:	715a      	strb	r2, [r3, #5]
void CcidLocalAccessTest (void)
{

 	InitSCTStruct (&tSCT);

  SmartCardInitInterface ();
 8001c82:	f001 f889 	bl	8002d98 <SmartCardInitInterface>
	
/* Access sequence like gpg */
 	AccessTestGPG ();
 8001c86:	f7ff ff5f 	bl	8001b48 <AccessTestGPG>
 8001c8a:	e7fe      	b.n	8001c8a <CcidLocalAccessTest+0x16>
 8001c8c:	200002ac 	.word	0x200002ac

08001c90 <getAID>:
	}

}


int getAID(void){
 8001c90:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c92:	f240 23ac 	movw	r3, #684	; 0x2ac
 8001c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9a:	2400      	movs	r4, #0
	}

}


int getAID(void){
 8001c9c:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001c9e:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001ca0:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001ca2:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001ca4:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001ca6:	f7ff fed3 	bl	8001a50 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001caa:	4620      	mov	r0, r4
 8001cac:	214f      	movs	r1, #79	; 0x4f
 8001cae:	f10d 0207 	add.w	r2, sp, #7
 8001cb2:	f7ff fee9 	bl	8001a88 <CcidGetData>

return nReturnSize;
 8001cb6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001cba:	b002      	add	sp, #8
 8001cbc:	bd10      	pop	{r4, pc}
 8001cbe:	bf00      	nop

08001cc0 <getSerialNumber>:

uint32_t getSerialNumber(void){
 8001cc0:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cc2:	f240 23ac 	movw	r3, #684	; 0x2ac
 8001cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cca:	2400      	movs	r4, #0
cRet = CcidGetData (0x00,0x4F,&nReturnSize);

return nReturnSize;
}

uint32_t getSerialNumber(void){
 8001ccc:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cce:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001cd0:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001cd2:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001cd4:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001cd6:	f7ff febb 	bl	8001a50 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001cda:	4620      	mov	r0, r4
 8001cdc:	214f      	movs	r1, #79	; 0x4f
 8001cde:	f10d 0207 	add.w	r2, sp, #7
 8001ce2:	f7ff fed1 	bl	8001a88 <CcidGetData>


return 0;


}
 8001ce6:	4620      	mov	r0, r4
 8001ce8:	b002      	add	sp, #8
 8001cea:	bd10      	pop	{r4, pc}

08001cec <getByteOfData>:


uint8_t getByteOfData(uint8_t x){


return tSCT.cAPDU[x];
 8001cec:	f240 21ac 	movw	r1, #684	; 0x2ac
 8001cf0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001cf4:	180b      	adds	r3, r1, r0
 8001cf6:	79d8      	ldrb	r0, [r3, #7]
}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop

08001cfc <cardAuthenticate>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cfc:	f240 23ac 	movw	r3, #684	; 0x2ac
 8001d00:	2200      	movs	r2, #0
 8001d02:	f2c2 0300 	movt	r3, #8192	; 0x2000


return tSCT.cAPDU[x];
}

uint8_t cardAuthenticate(uint8_t *password){
 8001d06:	b510      	push	{r4, lr}
 8001d08:	4604      	mov	r4, r0

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d0a:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001d0c:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001d0e:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001d10:	715a      	strb	r2, [r3, #5]
	InitSCTStruct (&tSCT);

	unsigned short cRet;
	unsigned char nReturnSize;

	CcidSelectOpenPGPApp ();
 8001d12:	f7ff fe9d 	bl	8001a50 <CcidSelectOpenPGPApp>
	cRet = CcidVerifyPin (3,password);
 8001d16:	2003      	movs	r0, #3
 8001d18:	4621      	mov	r1, r4
 8001d1a:	f7ff fecb 	bl	8001ab4 <CcidVerifyPin>
 8001d1e:	f5b0 4010 	subs.w	r0, r0, #36864	; 0x9000
 8001d22:	bf18      	it	ne
 8001d24:	2001      	movne	r0, #1
		return 1;
	}
	

return 0;	
}
 8001d26:	bd10      	pop	{r4, pc}

08001d28 <getPasswordRetryCount>:

uint8_t getPasswordRetryCount(){
 8001d28:	b530      	push	{r4, r5, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d2a:	4c0b      	ldr	r4, [pc, #44]	; (8001d58 <getPasswordRetryCount+0x30>)
 8001d2c:	2500      	movs	r5, #0
	

return 0;	
}

uint8_t getPasswordRetryCount(){
 8001d2e:	b083      	sub	sp, #12

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d30:	7025      	strb	r5, [r4, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001d32:	7125      	strb	r5, [r4, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001d34:	8065      	strh	r5, [r4, #2]
	tSCT->cTPDUSequence     = 0;
 8001d36:	7165      	strb	r5, [r4, #5]

	unsigned short cRet;
	unsigned char nReturnSize;


	CcidSelectOpenPGPApp ();
 8001d38:	f7ff fe8a 	bl	8001a50 <CcidSelectOpenPGPApp>
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001d3c:	21c4      	movs	r1, #196	; 0xc4
 8001d3e:	4628      	mov	r0, r5
 8001d40:	f10d 0207 	add.w	r2, sp, #7
 8001d44:	f7ff fea0 	bl	8001a88 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001d48:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
	{
		return (0xFF);
	}

	return tSCT.cAPDU[6];
 8001d4c:	bf0c      	ite	eq
 8001d4e:	7b60      	ldrbeq	r0, [r4, #13]

	CcidSelectOpenPGPApp ();
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (0xFF);
 8001d50:	20ff      	movne	r0, #255	; 0xff
	}

	return tSCT.cAPDU[6];
}
 8001d52:	b003      	add	sp, #12
 8001d54:	bd30      	pop	{r4, r5, pc}
 8001d56:	bf00      	nop
 8001d58:	200002ac 	.word	0x200002ac

08001d5c <USART_ByteReceive>:
*                         - ERROR: time out was elapsed and no further data is 
*                                  received
*******************************************************************************/

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
 8001d5c:	b570      	push	{r4, r5, r6, lr}
  u32 Counter = 0;
 8001d5e:	2400      	movs	r4, #0
 8001d60:	07cb      	lsls	r3, r1, #31
*                         - ERROR: time out was elapsed and no further data is 
*                                  received
*******************************************************************************/

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
 8001d62:	460d      	mov	r5, r1
 8001d64:	4606      	mov	r6, r0
 8001d66:	d510      	bpl.n	8001d8a <USART_ByteReceive+0x2e>
  u32 Counter = 0;

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001d68:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001d6c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001d70:	2120      	movs	r1, #32
 8001d72:	f005 ff81 	bl	8007c78 <USART_GetFlagStatus>
 8001d76:	b9b8      	cbnz	r0, 8001da8 <USART_ByteReceive+0x4c>
  {
    Counter++;
 8001d78:	2401      	movs	r4, #1
 8001d7a:	e006      	b.n	8001d8a <USART_ByteReceive+0x2e>

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
  u32 Counter = 0;

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001d7c:	42ac      	cmp	r4, r5
 8001d7e:	d01e      	beq.n	8001dbe <USART_ByteReceive+0x62>
 8001d80:	f005 ff7a 	bl	8007c78 <USART_GetFlagStatus>
  {
    Counter++;
 8001d84:	3401      	adds	r4, #1

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
  u32 Counter = 0;

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001d86:	b978      	cbnz	r0, 8001da8 <USART_ByteReceive+0x4c>
  {
    Counter++;
 8001d88:	3401      	adds	r4, #1

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
  u32 Counter = 0;

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8001d8a:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001d8e:	2120      	movs	r1, #32
 8001d90:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001d94:	f005 ff70 	bl	8007c78 <USART_GetFlagStatus>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001d9e:	2120      	movs	r1, #32
 8001da0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0e9      	beq.n	8001d7c <USART_ByteReceive+0x20>
  {
    Counter++;
  }
 
  if(Counter != TimeOut)
 8001da8:	42a5      	cmp	r5, r4
 8001daa:	d00a      	beq.n	8001dc2 <USART_ByteReceive+0x66>
  {
    *Data = (u8)USART_ReceiveData(USART1);
 8001dac:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001db0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001db4:	f005 fefc 	bl	8007bb0 <USART_ReceiveData>
 8001db8:	7030      	strb	r0, [r6, #0]
 8001dba:	2001      	movs	r0, #1
 8001dbc:	bd70      	pop	{r4, r5, r6, pc}
    return SUCCESS;    
  }
  else 
  {
    return ERROR;
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	bd70      	pop	{r4, r5, r6, pc}
 8001dc2:	2000      	movs	r0, #0
  }
}
 8001dc4:	bd70      	pop	{r4, r5, r6, pc}
 8001dc6:	bf00      	nop

08001dc8 <SendDatabyte>:
	SendDatabyte 

*******************************************************************************/

static s16 SendDatabyte (vu8 uData)
{
 8001dc8:	b510      	push	{r4, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	f88d 0007 	strb.w	r0, [sp, #7]
	s32 uRec;
  u32 Counter = 0;


  USART_SendData(USART1, uData);
 8001dd0:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001dd4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001dd8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001ddc:	f005 fee4 	bl	8007ba8 <USART_SendData>

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001de0:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001de4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001de8:	2140      	movs	r1, #64	; 0x40
 8001dea:	f005 ff45 	bl	8007c78 <USART_GetFlagStatus>
 8001dee:	b9b8      	cbnz	r0, 8001e20 <SendDatabyte+0x58>
 8001df0:	f242 7410 	movw	r4, #10000	; 0x2710
 8001df4:	e005      	b.n	8001e02 <SendDatabyte+0x3a>
 8001df6:	f005 ff3f 	bl	8007c78 <USART_GetFlagStatus>
 8001dfa:	3c01      	subs	r4, #1
 8001dfc:	b980      	cbnz	r0, 8001e20 <SendDatabyte+0x58>
  {
		Counter++;
		if (10000L < Counter)
 8001dfe:	3c01      	subs	r4, #1
 8001e00:	d02b      	beq.n	8001e5a <SendDatabyte+0x92>
  u32 Counter = 0;


  USART_SendData(USART1, uData);

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001e02:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001e06:	2140      	movs	r1, #64	; 0x40
 8001e08:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001e0c:	f005 ff34 	bl	8007c78 <USART_GetFlagStatus>
 8001e10:	4603      	mov	r3, r0
 8001e12:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001e16:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001e1a:	2140      	movs	r1, #64	; 0x40
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0ea      	beq.n	8001df6 <SendDatabyte+0x2e>

static s16 CheckForRecByte (void)
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
 8001e20:	2101      	movs	r1, #1
 8001e22:	f10d 000f 	add.w	r0, sp, #15
 8001e26:	f7ff ff99 	bl	8001d5c <USART_ByteReceive>
 8001e2a:	2801      	cmp	r0, #1
 8001e2c:	d006      	beq.n	8001e3c <SendDatabyte+0x74>
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 8001e2e:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
	}

	return (-1);
 8001e32:	f64f 70ff 	movw	r0, #65535	; 0xffff
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
	{
		return (uRec);
 8001e36:	b200      	sxth	r0, r0
	}

	return (-1);
}
 8001e38:	b004      	add	sp, #16
 8001e3a:	bd10      	pop	{r4, pc}
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
 8001e3c:	f89d e00f 	ldrb.w	lr, [sp, #15]
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 8001e40:	f89d 0007 	ldrb.w	r0, [sp, #7]
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
 8001e44:	fa1f f18e 	uxth.w	r1, lr
			Counter++;
			return (-2);
		}
  }
	  
	uRec = CheckForRecByte();
 8001e48:	fa0f fc8e 	sxth.w	ip, lr
	if (uRec != uData)
	{
		return (uRec);
	}

	return (-1);
 8001e4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e50:	4560      	cmp	r0, ip
 8001e52:	bf14      	ite	ne
 8001e54:	4608      	movne	r0, r1
 8001e56:	4610      	moveq	r0, r2
 8001e58:	e7ed      	b.n	8001e36 <SendDatabyte+0x6e>
  {
		Counter++;
		if (10000L < Counter)
		{
			Counter++;
			return (-2);
 8001e5a:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8001e5e:	e7ea      	b.n	8001e36 <SendDatabyte+0x6e>

08001e60 <GPIO_Configuration_Smartcard>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void GPIO_Configuration_Smartcard (void)
{
 8001e60:	b500      	push	{lr}
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8001e62:	2110      	movs	r1, #16
* Output         : None.
* Return         : None.
*******************************************************************************/

void GPIO_Configuration_Smartcard (void)
{
 8001e64:	b083      	sub	sp, #12

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001e66:	f44f 6040 	mov.w	r0, #3072	; 0xc00

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8001e6a:	2230      	movs	r2, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8001e6c:	f88d 1007 	strb.w	r1, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001e70:	2303      	movs	r3, #3
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001e72:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001e76:	a901      	add	r1, sp, #4

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8001e78:	f8ad 2004 	strh.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001e7c:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8001e80:	f003 fc4c 	bl	800571c <GPIO_Init>

}
 8001e84:	b003      	add	sp, #12
 8001e86:	bd00      	pop	{pc}

08001e88 <SmartcardOn>:
	SmartcardOn

*******************************************************************************/

void SmartcardOn (void)
{
 8001e88:	b510      	push	{r4, lr}
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001e8a:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 8001e8e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001e92:	4620      	mov	r0, r4
 8001e94:	2110      	movs	r1, #16
 8001e96:	f003 fd81 	bl	800599c <GPIO_SetBits>
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001e9a:	4620      	mov	r0, r4
 8001e9c:	2120      	movs	r1, #32
}
 8001e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOn (void)
{
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001ea2:	f003 bd7b 	b.w	800599c <GPIO_SetBits>
 8001ea6:	bf00      	nop

08001ea8 <SmartcardOff>:
	SmartcardOff

*******************************************************************************/

void SmartcardOff (void)
{
 8001ea8:	b510      	push	{r4, lr}
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001eaa:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 8001eae:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001eb2:	4620      	mov	r0, r4
 8001eb4:	2110      	movs	r1, #16
 8001eb6:	f003 fd73 	bl	80059a0 <GPIO_ResetBits>
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001eba:	4620      	mov	r0, r4
 8001ebc:	2120      	movs	r1, #32
}
 8001ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOff (void)
{
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001ec2:	f003 bd6d 	b.w	80059a0 <GPIO_ResetBits>
 8001ec6:	bf00      	nop

08001ec8 <Delay>:
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
 8001ec8:	b510      	push	{r4, lr}
  TimingDelay = nCount;
 8001eca:	4c0b      	ldr	r4, [pc, #44]	; (8001ef8 <Delay+0x30>)
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
 8001ecc:	4601      	mov	r1, r0
  TimingDelay = nCount;

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001ece:	2001      	movs	r0, #1
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
  TimingDelay = nCount;
 8001ed0:	6021      	str	r1, [r4, #0]

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001ed2:	f001 fb37 	bl	8003544 <SysTick_CounterCmd>
  
  while(TimingDelay != 0)
 8001ed6:	6823      	ldr	r3, [r4, #0]
 8001ed8:	b123      	cbz	r3, 8001ee4 <Delay+0x1c>
  {
	
																		CCID_CheckUsbCommunication();					
 8001eda:	f7fe feab 	bl	8000c34 <CCID_CheckUsbCommunication>
  TimingDelay = nCount;

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 8001ede:	6820      	ldr	r0, [r4, #0]
 8001ee0:	2800      	cmp	r0, #0
 8001ee2:	d1fa      	bne.n	8001eda <Delay+0x12>
																		CCID_CheckUsbCommunication();					
		
  }

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
 8001ee4:	f06f 0001 	mvn.w	r0, #1
 8001ee8:	f001 fb2c 	bl	8003544 <SysTick_CounterCmd>

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001eec:	2000      	movs	r0, #0
}
 8001eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001ef2:	f001 bb27 	b.w	8003544 <SysTick_CounterCmd>
 8001ef6:	bf00      	nop
 8001ef8:	20000514 	.word	0x20000514

08001efc <Delay_noUSBCheck>:
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
 8001efc:	b538      	push	{r3, r4, r5, lr}
  TimingDelay = nCount;
 8001efe:	4d08      	ldr	r5, [pc, #32]	; (8001f20 <Delay_noUSBCheck+0x24>)
 8001f00:	6028      	str	r0, [r5, #0]

  /* Enable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001f02:	2001      	movs	r0, #1
 8001f04:	f001 fb1e 	bl	8003544 <SysTick_CounterCmd>
  
  while(TimingDelay != 0)
 8001f08:	682c      	ldr	r4, [r5, #0]
 8001f0a:	2c00      	cmp	r4, #0
 8001f0c:	d1fc      	bne.n	8001f08 <Delay_noUSBCheck+0xc>
  {
  }

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);
 8001f0e:	f06f 0001 	mvn.w	r0, #1
 8001f12:	f001 fb17 	bl	8003544 <SysTick_CounterCmd>

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001f16:	4620      	mov	r0, r4
}
 8001f18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  /* Disable the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Disable);

  /* Clear the SysTick Counter */
  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001f1c:	f001 bb12 	b.w	8003544 <SysTick_CounterCmd>
 8001f20:	20000514 	.word	0x20000514

08001f24 <SC_PowerCmd>:
*                  This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
{
 8001f24:	b508      	push	{r3, lr}
 8001f26:	4601      	mov	r1, r0
  if(NewState != DISABLE)
 8001f28:	b9a8      	cbnz	r0, 8001f56 <SC_PowerCmd+0x32>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
 8001f2a:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001f2e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f32:	f005 fe5d 	bl	8007bf0 <USART_SmartCardCmd>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
 8001f36:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001f3a:	2110      	movs	r1, #16
 8001f3c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f40:	f003 fd2e 	bl	80059a0 <GPIO_ResetBits>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
 8001f44:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001f48:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f4c:	2120      	movs	r1, #32
  } 
}
 8001f4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
 8001f52:	f003 bd25 	b.w	80059a0 <GPIO_ResetBits>
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 8001f56:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001f5a:	2110      	movs	r1, #16
 8001f5c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f60:	f003 fd1c 	bl	800599c <GPIO_SetBits>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8001f64:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001f68:	2120      	movs	r1, #32
 8001f6a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f6e:	f003 fd15 	bl	800599c <GPIO_SetBits>
  	USART_SmartCardCmd(USART1, ENABLE);
 8001f72:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001f76:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001f7a:	2101      	movs	r1, #1
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
  } 
}
 8001f7c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
 8001f80:	f005 be36 	b.w	8007bf0 <USART_SmartCardCmd>

08001f84 <SC_Reset>:
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8001f84:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f88:	f2c4 0301 	movt	r3, #16385	; 0x4001
*                       - Bit_SET: to set the port pin.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
 8001f8c:	4602      	mov	r2, r0
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8001f8e:	2108      	movs	r1, #8
 8001f90:	4618      	mov	r0, r3
 8001f92:	f003 bd07 	b.w	80059a4 <GPIO_WriteBit>
 8001f96:	bf00      	nop

08001f98 <SC_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
static void SC_DeInit(void)
{
 8001f98:	b508      	push	{r3, lr}
  SC_Reset(Bit_RESET);
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7ff fff2 	bl	8001f84 <SC_Reset>

  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f7ff ffbf 	bl	8001f24 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

  /* Deinitializes the USART1 */
  USART_DeInit(USART1);
 8001fa6:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001faa:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001fae:	f005 fca7 	bl	8007900 <USART_DeInit>

  /* Deinitializes the GPIO_RESET */
//  GPIO_DeInit(GPIO_RESET);

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
 8001fb2:	2008      	movs	r0, #8
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	f004 f98b 	bl	80062d0 <RCC_APB2PeriphClockCmd>
                         
  /* Disable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, DISABLE);
 8001fba:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001fbe:	2100      	movs	r1, #0
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

}
 8001fc0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
                         
  /* Disable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, DISABLE);
 8001fc4:	f004 b984 	b.w	80062d0 <RCC_APB2PeriphClockCmd>

08001fc8 <SC_ParityErrorHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_ParityErrorHandler(void)
{
 8001fc8:	b508      	push	{r3, lr}
  USART_SendData(USART1, SCData);
 8001fca:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <SC_ParityErrorHandler+0x28>)
 8001fcc:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001fd0:	7819      	ldrb	r1, [r3, #0]
 8001fd2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001fd6:	f005 fde7 	bl	8007ba8 <USART_SendData>
  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8001fda:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8001fde:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001fe2:	2140      	movs	r1, #64	; 0x40
 8001fe4:	f005 fe48 	bl	8007c78 <USART_GetFlagStatus>
 8001fe8:	2800      	cmp	r0, #0
 8001fea:	d0f6      	beq.n	8001fda <SC_ParityErrorHandler+0x12>
  {
  } 
}
 8001fec:	bd08      	pop	{r3, pc}
 8001fee:	bf00      	nop
 8001ff0:	200004b8 	.word	0x200004b8

08001ff4 <SC_SetHwParams>:


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001ff4:	b570      	push	{r4, r5, r6, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001ff6:	f44f 5460 	mov.w	r4, #14336	; 0x3800
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8001ffa:	b08a      	sub	sp, #40	; 0x28

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8001ffc:	f2c4 0401 	movt	r4, #16385	; 0x4001
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8002000:	4605      	mov	r5, r0
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002002:	a801      	add	r0, sp, #4
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 8002004:	4616      	mov	r6, r2
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002006:	f004 f8f3 	bl	80061f0 <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 800200a:	8b23      	ldrh	r3, [r4, #24]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 800200c:	f24b 0cec 	movw	ip, #45292	; 0xb0ec

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002010:	9804      	ldr	r0, [sp, #16]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8002012:	f6c0 0c00 	movt	ip, #2048	; 0x800

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002016:	b2da      	uxtb	r2, r3

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8002018:	f005 010f 	and.w	r1, r5, #15
 800201c:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002020:	0053      	lsls	r3, r2, #1
 8002022:	fbb0 f2f3 	udiv	r2, r0, r3

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8002026:	fb01 f002 	mul.w	r0, r1, r2
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 800202a:	092d      	lsrs	r5, r5, #4
 800202c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
 8002030:	6c19      	ldr	r1, [r3, #64]	; 0x40

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002032:	f44f 6c80 	mov.w	ip, #1024	; 0x400

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 8002036:	fbb0 f2f1 	udiv	r2, r0, r1

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
 800203a:	9206      	str	r2, [sp, #24]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 800203c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 8002040:	2300      	movs	r3, #0
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8002042:	a906      	add	r1, sp, #24
 8002044:	4620      	mov	r0, r4

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8002046:	f8ad 201c 	strh.w	r2, [sp, #28]
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);

  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 12 + Guardtime);	
 800204a:	360c      	adds	r6, #12

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 800204c:	220c      	movs	r2, #12
  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 800204e:	f8ad 301e 	strh.w	r3, [sp, #30]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002052:	f8ad c020 	strh.w	ip, [sp, #32]
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002056:	f8ad 2022 	strh.w	r2, [sp, #34]	; 0x22
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800205a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  USART_Init(USART1, &USART_InitStructure);
 800205e:	f005 fcad 	bl	80079bc <USART_Init>

  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 12 + Guardtime);	
 8002062:	b2f1      	uxtb	r1, r6
 8002064:	4620      	mov	r0, r4
 8002066:	f005 fdad 	bl	8007bc4 <USART_SetGuardTime>


}
 800206a:	b00a      	add	sp, #40	; 0x28
 800206c:	bd70      	pop	{r4, r5, r6, pc}
 800206e:	bf00      	nop

08002070 <SC_PTSConfig>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8002070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002074:	f44f 5460 	mov.w	r4, #14336	; 0x3800
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8002078:	b08c      	sub	sp, #48	; 0x30
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 800207a:	2100      	movs	r1, #0
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800207c:	4668      	mov	r0, sp

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 800207e:	f2c4 0401 	movt	r4, #16385	; 0x4001
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8002082:	4d9d      	ldr	r5, [pc, #628]	; (80022f8 <SC_PTSConfig+0x288>)
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8002084:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002088:	f004 f8b2 	bl	80061f0 <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 800208c:	2140      	movs	r1, #64	; 0x40
 800208e:	2201      	movs	r2, #1
 8002090:	4620      	mov	r0, r4

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002092:	8b27      	ldrh	r7, [r4, #24]
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
 8002094:	9e03      	ldr	r6, [sp, #12]
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 8002096:	f005 fd3d 	bl	8007b14 <USART_DMACmd>
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 800209a:	78ab      	ldrb	r3, [r5, #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 800209c:	b2bf      	uxth	r7, r7
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 800209e:	06da      	lsls	r2, r3, #27
 80020a0:	f140 80a8 	bpl.w	80021f4 <SC_PTSConfig+0x184>
  {
    if(SC_A2R.T[0] != 0x11)
 80020a4:	78e8      	ldrb	r0, [r5, #3]
 80020a6:	2811      	cmp	r0, #17
 80020a8:	f000 80a4 	beq.w	80021f4 <SC_PTSConfig+0x184>
    {
/* Send PTSS */
      SCData = 0xFF;
 80020ac:	f8df 8250 	ldr.w	r8, [pc, #592]	; 8002300 <SC_PTSConfig+0x290>
 80020b0:	22ff      	movs	r2, #255	; 0xff
 80020b2:	f888 2000 	strb.w	r2, [r8]
      USART_SendData(USART1, SCData);
 80020b6:	f898 1000 	ldrb.w	r1, [r8]
 80020ba:	4620      	mov	r0, r4
 80020bc:	f005 fd74 	bl	8007ba8 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 80020c0:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80020c4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80020c8:	2140      	movs	r1, #64	; 0x40
 80020ca:	f005 fdd5 	bl	8007c78 <USART_GetFlagStatus>
 80020ce:	2800      	cmp	r0, #0
 80020d0:	d0f6      	beq.n	80020c0 <SC_PTSConfig+0x50>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80020d2:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 80020d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020da:	f7ff fe3f 	bl	8001d5c <USART_ByteReceive>
 80020de:	2801      	cmp	r0, #1
 80020e0:	f000 808b 	beq.w	80021fa <SC_PTSConfig+0x18a>
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 80020e4:	2401      	movs	r4, #1
           PTSConfirmStatus = 0x40;
        }
      }

/* Send PTS0 */
      SCData = 0x11;
 80020e6:	2311      	movs	r3, #17
 80020e8:	f888 3000 	strb.w	r3, [r8]
      USART_SendData(USART1, SCData);
 80020ec:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80020f0:	f898 1000 	ldrb.w	r1, [r8]
 80020f4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80020f8:	f005 fd56 	bl	8007ba8 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 80020fc:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002100:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002104:	2140      	movs	r1, #64	; 0x40
 8002106:	f005 fdb7 	bl	8007c78 <USART_GetFlagStatus>
 800210a:	2800      	cmp	r0, #0
 800210c:	d0f6      	beq.n	80020fc <SC_PTSConfig+0x8c>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 800210e:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 8002112:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002116:	f7ff fe21 	bl	8001d5c <USART_ByteReceive>
 800211a:	2801      	cmp	r0, #1
 800211c:	f000 80e5 	beq.w	80022ea <SC_PTSConfig+0x27a>
        {
           PTSConfirmStatus = 0x30;
        }
      }
/* Send PTS1 */
      SCData = SC_A2R.T[0];  // 0x13
 8002120:	78e8      	ldrb	r0, [r5, #3]
 8002122:	f888 0000 	strb.w	r0, [r8]
      USART_SendData(USART1, SCData);
 8002126:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800212a:	f898 1000 	ldrb.w	r1, [r8]
 800212e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002132:	f005 fd39 	bl	8007ba8 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8002136:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800213a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800213e:	2140      	movs	r1, #64	; 0x40
 8002140:	f005 fd9a 	bl	8007c78 <USART_GetFlagStatus>
 8002144:	2800      	cmp	r0, #0
 8002146:	d0f6      	beq.n	8002136 <SC_PTSConfig+0xc6>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002148:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 800214c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002150:	f7ff fe04 	bl	8001d5c <USART_ByteReceive>
 8002154:	2801      	cmp	r0, #1
      {
        if(locData != SC_A2R.T[0])
 8002156:	78eb      	ldrb	r3, [r5, #3]
      USART_SendData(USART1, SCData);
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002158:	f000 80c1 	beq.w	80022de <SC_PTSConfig+0x26e>
        }
      }

/* Send PCK */							
  
	    SCData = (u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]; 
 800215c:	f083 02ee 	eor.w	r2, r3, #238	; 0xee
 8002160:	f888 2000 	strb.w	r2, [r8]
      USART_SendData(USART1, SCData);     
 8002164:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002168:	f898 1000 	ldrb.w	r1, [r8]
 800216c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002170:	f005 fd1a 	bl	8007ba8 <USART_SendData>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8002174:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002178:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800217c:	2140      	movs	r1, #64	; 0x40
 800217e:	f005 fd7b 	bl	8007c78 <USART_GetFlagStatus>
 8002182:	2800      	cmp	r0, #0
 8002184:	d0f6      	beq.n	8002174 <SC_PTSConfig+0x104>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002186:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 800218a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800218e:	f7ff fde5 	bl	8001d5c <USART_ByteReceive>
 8002192:	2801      	cmp	r0, #1
 8002194:	f000 8099 	beq.w	80022ca <SC_PTSConfig+0x25a>
        }
      }

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002198:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 800219c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021a0:	f7ff fddc 	bl	8001d5c <USART_ByteReceive>
 80021a4:	2801      	cmp	r0, #1
 80021a6:	f000 808a 	beq.w	80022be <SC_PTSConfig+0x24e>
           PTSConfirmStatus = 0x02;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x03;
 80021aa:	2403      	movs	r4, #3
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80021ac:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 80021b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021b4:	f7ff fdd2 	bl	8001d5c <USART_ByteReceive>
 80021b8:	2801      	cmp	r0, #1
 80021ba:	d078      	beq.n	80022ae <SC_PTSConfig+0x23e>
           PTSConfirmStatus = 0x04;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x05;
 80021bc:	f04f 0805 	mov.w	r8, #5
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80021c0:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 80021c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c8:	f7ff fdc8 	bl	8001d5c <USART_ByteReceive>
 80021cc:	2801      	cmp	r0, #1
 80021ce:	d066      	beq.n	800229e <SC_PTSConfig+0x22e>
           PTSConfirmStatus = 0x06;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x07;
 80021d0:	2407      	movs	r4, #7
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80021d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021d6:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 80021da:	f7ff fdbf 	bl	8001d5c <USART_ByteReceive>
 80021de:	2801      	cmp	r0, #1
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 80021e0:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80021e4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80021e8:	f04f 0140 	mov.w	r1, #64	; 0x40
			else      
			{
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80021ec:	d00c      	beq.n	8002208 <SC_PTSConfig+0x198>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 80021ee:	2200      	movs	r2, #0
 80021f0:	f005 fc90 	bl	8007b14 <USART_DMACmd>
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
      }																																 
    }
  }  
}
 80021f4:	b00c      	add	sp, #48	; 0x30
 80021f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 80021fa:	f89d 402f 	ldrb.w	r4, [sp, #47]	; 0x2f
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 80021fe:	2cff      	cmp	r4, #255	; 0xff
 8002200:	bf14      	ite	ne
 8002202:	2440      	movne	r4, #64	; 0x40
 8002204:	2401      	moveq	r4, #1
 8002206:	e76e      	b.n	80020e6 <SC_PTSConfig+0x76>
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 8002208:	78eb      	ldrb	r3, [r5, #3]
 800220a:	f89d c02f 	ldrb.w	ip, [sp, #47]	; 0x2f
 800220e:	f083 0eee 	eor.w	lr, r3, #238	; 0xee
 8002212:	45f4      	cmp	ip, lr
 8002214:	d1eb      	bne.n	80021ee <SC_PTSConfig+0x17e>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 8002216:	2200      	movs	r2, #0
 8002218:	f005 fc7c 	bl	8007b14 <USART_DMACmd>

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
 800221c:	2c01      	cmp	r4, #1
 800221e:	d1e9      	bne.n	80021f4 <SC_PTSConfig+0x184>
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 8002220:	4c35      	ldr	r4, [pc, #212]	; (80022f8 <SC_PTSConfig+0x288>)
 8002222:	4836      	ldr	r0, [pc, #216]	; (80022fc <SC_PTSConfig+0x28c>)
 8002224:	78e2      	ldrb	r2, [r4, #3]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002226:	b2ff      	uxtb	r7, r7
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 8002228:	f002 030f 	and.w	r3, r2, #15
 800222c:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002230:	007f      	lsls	r7, r7, #1
 8002232:	fbb6 f6f7 	udiv	r6, r6, r7

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 8002236:	0911      	lsrs	r1, r2, #4
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 8002238:	fb05 f506 	mul.w	r5, r5, r6
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 800223c:	eb00 0481 	add.w	r4, r0, r1, lsl #2
 8002240:	6c23      	ldr	r3, [r4, #64]	; 0x40

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 8002242:	f44f 5060 	mov.w	r0, #14336	; 0x3800
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 8002246:	2400      	movs	r4, #0
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 8002248:	a909      	add	r1, sp, #36	; 0x24
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 800224a:	f44f 6e00 	mov.w	lr, #2048	; 0x800
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 800224e:	f44f 7c80 	mov.w	ip, #256	; 0x100
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 8002252:	f2c4 0001 	movt	r0, #16385	; 0x4001

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 8002256:	fbb5 f5f3 	udiv	r5, r5, r3

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 800225a:	f8ad e024 	strh.w	lr, [sp, #36]	; 0x24
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 800225e:	f8ad 4026 	strh.w	r4, [sp, #38]	; 0x26
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 8002262:	f8ad 4028 	strh.w	r4, [sp, #40]	; 0x28
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 8002266:	f8ad c02a 	strh.w	ip, [sp, #42]	; 0x2a
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 800226a:	f005 fc09 	bl	8007a80 <USART_ClockInit>

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 800226e:	f44f 6080 	mov.w	r0, #1024	; 0x400
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002272:	210c      	movs	r1, #12
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002274:	f8ad 001c 	strh.w	r0, [sp, #28]
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8002278:	f44f 5060 	mov.w	r0, #14336	; 0x3800
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 800227c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002280:	f8ad 101e 	strh.w	r1, [sp, #30]
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8002284:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002288:	a905      	add	r1, sp, #20
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
 800228a:	9505      	str	r5, [sp, #20]
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 800228c:	f8ad 2018 	strh.w	r2, [sp, #24]
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
 8002290:	f8ad 401a 	strh.w	r4, [sp, #26]
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002294:	f8ad 4020 	strh.w	r4, [sp, #32]
        USART_Init(USART1, &USART_InitStructure);
 8002298:	f005 fb90 	bl	80079bc <USART_Init>
 800229c:	e7aa      	b.n	80021f4 <SC_PTSConfig+0x184>
        PTSConfirmStatus = 0x05;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 800229e:	78ec      	ldrb	r4, [r5, #3]
 80022a0:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
        {
           PTSConfirmStatus = 0x06;
 80022a4:	4294      	cmp	r4, r2
 80022a6:	bf0c      	ite	eq
 80022a8:	4644      	moveq	r4, r8
 80022aa:	2406      	movne	r4, #6
 80022ac:	e791      	b.n	80021d2 <SC_PTSConfig+0x162>
        PTSConfirmStatus = 0x03;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 80022ae:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
        {
           PTSConfirmStatus = 0x04;
 80022b2:	2811      	cmp	r0, #17
 80022b4:	bf0c      	ite	eq
 80022b6:	46a0      	moveq	r8, r4
 80022b8:	f04f 0804 	movne.w	r8, #4
 80022bc:	e780      	b.n	80021c0 <SC_PTSConfig+0x150>

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 80022be:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
        {
           PTSConfirmStatus = 0x02;
 80022c2:	2bff      	cmp	r3, #255	; 0xff
 80022c4:	bf18      	it	ne
 80022c6:	2402      	movne	r4, #2
 80022c8:	e770      	b.n	80021ac <SC_PTSConfig+0x13c>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 80022ca:	f895 e003 	ldrb.w	lr, [r5, #3]
 80022ce:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
 80022d2:	f08e 08ee 	eor.w	r8, lr, #238	; 0xee
        {
           PTSConfirmStatus = 0x10;
 80022d6:	4541      	cmp	r1, r8
 80022d8:	bf18      	it	ne
 80022da:	2410      	movne	r4, #16
 80022dc:	e75c      	b.n	8002198 <SC_PTSConfig+0x128>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 80022de:	f89d c02f 	ldrb.w	ip, [sp, #47]	; 0x2f
        {
           PTSConfirmStatus = 0x20;
 80022e2:	459c      	cmp	ip, r3
 80022e4:	bf18      	it	ne
 80022e6:	2420      	movne	r4, #32
 80022e8:	e738      	b.n	800215c <SC_PTSConfig+0xec>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 80022ea:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
        {
           PTSConfirmStatus = 0x30;
 80022ee:	2911      	cmp	r1, #17
 80022f0:	bf18      	it	ne
 80022f2:	2430      	movne	r4, #48	; 0x30
 80022f4:	e714      	b.n	8002120 <SC_PTSConfig+0xb0>
 80022f6:	bf00      	nop
 80022f8:	20000734 	.word	0x20000734
 80022fc:	0800b0ec 	.word	0x0800b0ec
 8002300:	200004b8 	.word	0x200004b8

08002304 <SC_Init>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 8002304:	b530      	push	{r4, r5, lr}
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 8002306:	2008      	movs	r0, #8
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 8002308:	b089      	sub	sp, #36	; 0x24
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 800230a:	2101      	movs	r1, #1
 800230c:	f003 ffe0 	bl	80062d0 <RCC_APB2PeriphClockCmd>
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8002310:	2101      	movs	r1, #1
 8002312:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002316:	f003 ffdb 	bl	80062d0 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 800231a:	2001      	movs	r0, #1
 800231c:	4601      	mov	r1, r0
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 800231e:	4d58      	ldr	r5, [pc, #352]	; (8002480 <SC_Init+0x17c>)
  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002320:	f003 ffd6 	bl	80062d0 <RCC_APB2PeriphClockCmd>
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
 8002324:	2004      	movs	r0, #4
 8002326:	2101      	movs	r1, #1
 8002328:	f003 fb62 	bl	80059f0 <GPIO_PinRemapConfig>
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 800232c:	682c      	ldr	r4, [r5, #0]
 800232e:	2c01      	cmp	r4, #1
 8002330:	d067      	beq.n	8002402 <SC_Init+0xfe>
      - Tx and Rx enabled
      - USART Clock enabled
*/

  /* USART Clock set to 3.6 MHz (PCLK1 (36 MHZ) / 10) */									  
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
 8002332:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002336:	210a      	movs	r1, #10
 8002338:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800233c:	f005 fc4e 	bl	8007bdc <USART_SetPrescaler>
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
 8002340:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002344:	2101      	movs	r1, #1
 8002346:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800234a:	f005 fc3b 	bl	8007bc4 <USART_SetGuardTime>
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 800234e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 8002352:	f44f 7c80 	mov.w	ip, #256	; 0x100
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 8002356:	2400      	movs	r4, #0
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 8002358:	a905      	add	r1, sp, #20
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 800235a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 800235e:	f2c4 0001 	movt	r0, #16385	; 0x4001
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 8002362:	f8ad c01a 	strh.w	ip, [sp, #26]
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 8002366:	f8ad 3014 	strh.w	r3, [sp, #20]
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 800236a:	f8ad 4016 	strh.w	r4, [sp, #22]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 800236e:	f8ad 4018 	strh.w	r4, [sp, #24]
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 8002372:	f005 fb85 	bl	8007a80 <USART_ClockInit>

  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002376:	200c      	movs	r0, #12
 8002378:	f8ad 000e 	strh.w	r0, [sp, #14]


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 800237c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 8002380:	f44f 5060 	mov.w	r0, #14336	; 0x3800
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 8002384:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 8002388:	f242 52cd 	movw	r2, #9677	; 0x25cd
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 800238c:	f8ad 100c 	strh.w	r1, [sp, #12]
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 8002390:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002394:	a901      	add	r1, sp, #4
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 8002396:	f8ad 3008 	strh.w	r3, [sp, #8]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 800239a:	9201      	str	r2, [sp, #4]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
 800239c:	f8ad 400a 	strh.w	r4, [sp, #10]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80023a0:	f8ad 4010 	strh.w	r4, [sp, #16]
  USART_Init(USART1, &USART_InitStructure); 
 80023a4:	f005 fb0a 	bl	80079bc <USART_Init>

  /* Enable the USART1 Parity Error Interrupt */
  USART_ITConfig(USART1, USART_IT_PE, ENABLE);
 80023a8:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80023ac:	2128      	movs	r1, #40	; 0x28
 80023ae:	2201      	movs	r2, #1
 80023b0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80023b4:	f005 fb90 	bl	8007ad8 <USART_ITConfig>

  /* Enable the USART1 Framing Error Interrupt */
  USART_ITConfig(USART1, USART_IT_ERR, ENABLE);
 80023b8:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80023bc:	2201      	movs	r2, #1
 80023be:	2160      	movs	r1, #96	; 0x60
 80023c0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80023c4:	f005 fb88 	bl	8007ad8 <USART_ITConfig>

  /* Enable USART1 */
  USART_Cmd(USART1, ENABLE);
 80023c8:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80023cc:	2101      	movs	r1, #1
 80023ce:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80023d2:	f005 fb73 	bl	8007abc <USART_Cmd>

  /* Enable the NACK Transmission */
  USART_SmartCardNACKCmd(USART1, ENABLE);
 80023d6:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80023da:	2101      	movs	r1, #1
 80023dc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80023e0:	f005 fc14 	bl	8007c0c <USART_SmartCardNACKCmd>

  /* Enable the Smartcard Interface */
  USART_SmartCardCmd(USART1, ENABLE);
 80023e4:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80023e8:	2101      	movs	r1, #1
 80023ea:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80023ee:	f005 fbff 	bl	8007bf0 <USART_SmartCardCmd>
 
  /* Set RSTIN HIGH */  
//  SC_Reset(Bit_SET);	org
  SC_Reset(Bit_RESET);
 80023f2:	4620      	mov	r0, r4
 80023f4:	f7ff fdc6 	bl	8001f84 <SC_Reset>
    
  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 80023f8:	4620      	mov	r0, r4
 80023fa:	f7ff fd93 	bl	8001f24 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
/**/
}
 80023fe:	b009      	add	sp, #36	; 0x24
 8002400:	bd30      	pop	{r4, r5, pc}
	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002402:	f44f 6000 	mov.w	r0, #2048	; 0x800
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 8002406:	f44f 7c80 	mov.w	ip, #256	; 0x100
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 800240a:	2218      	movs	r2, #24
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 800240c:	2303      	movs	r3, #3
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800240e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002412:	a907      	add	r1, sp, #28
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 8002414:	f8ad c01c 	strh.w	ip, [sp, #28]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 8002418:	f88d 201f 	strb.w	r2, [sp, #31]
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 800241c:	f88d 301e 	strb.w	r3, [sp, #30]
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002420:	f003 f97c 	bl	800571c <GPIO_Init>
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002424:	f44f 6040 	mov.w	r0, #3072	; 0xc00
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 8002428:	231c      	movs	r3, #28
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 800242a:	2240      	movs	r2, #64	; 0x40
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800242c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002430:	a907      	add	r1, sp, #28
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 8002432:	f88d 301f 	strb.w	r3, [sp, #31]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 8002436:	f8ad 201c 	strh.w	r2, [sp, #28]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800243a:	f003 f96f 	bl	800571c <GPIO_Init>
	
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
 800243e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002442:	4621      	mov	r1, r4
 8002444:	f2c0 0030 	movt	r0, #48	; 0x30
 8002448:	f003 fad2 	bl	80059f0 <GPIO_PinRemapConfig>
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 800244c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002450:	4621      	mov	r1, r4
 8002452:	f2c0 0030 	movt	r0, #48	; 0x30
 8002456:	f003 facb 	bl	80059f0 <GPIO_PinRemapConfig>

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 800245a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 800245e:	2210      	movs	r2, #16
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 8002460:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002464:	a907      	add	r1, sp, #28
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 8002466:	2408      	movs	r4, #8
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 8002468:	f88d 201f 	strb.w	r2, [sp, #31]
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 800246c:	f8ad 401c 	strh.w	r4, [sp, #28]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 8002470:	f003 f954 	bl	800571c <GPIO_Init>
	
	
	  /* Configure Smartcard CMDVCC  */
		GPIO_Configuration_Smartcard ();
 8002474:	f7ff fcf4 	bl	8001e60 <GPIO_Configuration_Smartcard>
		nStartFlag = FALSE;
 8002478:	2300      	movs	r3, #0
 800247a:	602b      	str	r3, [r5, #0]
 800247c:	e759      	b.n	8002332 <SC_Init+0x2e>
 800247e:	bf00      	nop
 8002480:	20000008 	.word	0x20000008

08002484 <SC_Handler>:
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 8002484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u32 i = 0;

  switch(*SCState)
 8002488:	7803      	ldrb	r3, [r0, #0]
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 800248a:	b087      	sub	sp, #28
 800248c:	4604      	mov	r4, r0
 800248e:	460e      	mov	r6, r1
 8002490:	4615      	mov	r5, r2
  u32 i = 0;

  switch(*SCState)
 8002492:	2b05      	cmp	r3, #5
 8002494:	d807      	bhi.n	80024a6 <SC_Handler+0x22>
 8002496:	e8df f013 	tbh	[pc, r3, lsl #1]
 800249a:	000e      	.short	0x000e
 800249c:	00060041 	.word	0x00060041
 80024a0:	01a700ef 	.word	0x01a700ef
 80024a4:	000b      	.short	0x000b

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
    break;

    default: (*SCState) = SC_POWER_OFF;
 80024a6:	2005      	movs	r0, #5
 80024a8:	7020      	strb	r0, [r4, #0]
  }
}
 80024aa:	b007      	add	sp, #28
 80024ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    case SC_ACTIVE_ON_T0:
      SC_SendData(SC_ADPU, SC_Response);
    break;

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
 80024b0:	f7ff fd72 	bl	8001f98 <SC_DeInit>
    break;
 80024b4:	e7f9      	b.n	80024aa <SC_Handler+0x26>
  u32 i = 0;

  switch(*SCState)
  {
    case SC_POWER_ON:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 80024b6:	784d      	ldrb	r5, [r1, #1]
 80024b8:	2d00      	cmp	r5, #0
 80024ba:	d1f6      	bne.n	80024aa <SC_Handler+0x26>
      {
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
 80024bc:	f7ff ff22 	bl	8002304 <SC_Init>
				SC_PowerCmd(ENABLE);
 80024c0:	2001      	movs	r0, #1
 80024c2:	f7ff fd2f 	bl	8001f24 <SC_PowerCmd>
 80024c6:	4bc2      	ldr	r3, [pc, #776]	; (80027d0 <SC_Handler+0x34c>)
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80024c8:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80024cc:	1c5a      	adds	r2, r3, #1
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
        {
          SC_ATR_Table[i] = 0;
 80024ce:	705d      	strb	r5, [r3, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80024d0:	3302      	adds	r3, #2
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
        {
          SC_ATR_Table[i] = 0;
 80024d2:	7055      	strb	r5, [r2, #1]
 80024d4:	2200      	movs	r2, #0
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
 80024d6:	428b      	cmp	r3, r1
 80024d8:	d1f8      	bne.n	80024cc <SC_Handler+0x48>
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 80024da:	48be      	ldr	r0, [pc, #760]	; (80027d4 <SC_Handler+0x350>)
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
 80024dc:	4611      	mov	r1, r2
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
 80024de:	4603      	mov	r3, r0
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80024e0:	4605      	mov	r5, r0
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 80024e2:	7042      	strb	r2, [r0, #1]
        SC_A2R.T0 = 0;
 80024e4:	f803 2f02 	strb.w	r2, [r3, #2]!
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80024e8:	f100 0016 	add.w	r0, r0, #22
 80024ec:	1c5a      	adds	r2, r3, #1
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
 80024ee:	7059      	strb	r1, [r3, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80024f0:	3302      	adds	r3, #2
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
 80024f2:	4283      	cmp	r3, r0
        {
          SC_A2R.T[i] = 0;
 80024f4:	7051      	strb	r1, [r2, #1]
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
 80024f6:	d1f9      	bne.n	80024ec <SC_Handler+0x68>
 80024f8:	4bb7      	ldr	r3, [pc, #732]	; (80027d8 <SC_Handler+0x354>)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
 80024fa:	2100      	movs	r1, #0
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80024fc:	f103 0014 	add.w	r0, r3, #20
 8002500:	1c5a      	adds	r2, r3, #1
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
 8002502:	7059      	strb	r1, [r3, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002504:	3302      	adds	r3, #2
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
 8002506:	7051      	strb	r1, [r2, #1]
 8002508:	2200      	movs	r2, #0
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
 800250a:	4283      	cmp	r3, r0
 800250c:	d1f8      	bne.n	8002500 <SC_Handler+0x7c>
        }
        SC_A2R.Tlength = 0;
        SC_A2R.Hlength = 0;
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 800250e:	2101      	movs	r1, #1
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
        }
        SC_A2R.Tlength = 0;
 8002510:	f885 202b 	strb.w	r2, [r5, #43]	; 0x2b
        SC_A2R.Hlength = 0;
 8002514:	f885 202c 	strb.w	r2, [r5, #44]	; 0x2c
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 8002518:	7021      	strb	r1, [r4, #0]
 800251a:	e7c6      	b.n	80024aa <SC_Handler+0x26>
      }
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
 800251c:	784a      	ldrb	r2, [r1, #1]
 800251e:	2a00      	cmp	r2, #0
 8002520:	d1c3      	bne.n	80024aa <SC_Handler+0x26>
 8002522:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 80027dc <SC_Handler+0x358>
 8002526:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 80027e4 <SC_Handler+0x360>
 800252a:	2301      	movs	r3, #1
{
  u8 Data = 0;
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;
 800252c:	4692      	mov	sl, r2
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
      {
          while(((*SCState) != SC_POWER_OFF) && ((*SCState) != SC_ACTIVE))
 800252e:	2b05      	cmp	r3, #5
 8002530:	d0bb      	beq.n	80024aa <SC_Handler+0x26>
 8002532:	2b03      	cmp	r3, #3
 8002534:	d0b9      	beq.n	80024aa <SC_Handler+0x26>
 8002536:	f8df 92a4 	ldr.w	r9, [pc, #676]	; 80027dc <SC_Handler+0x358>
{
  u8 Data = 0;
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;
 800253a:	f888 a001 	strb.w	sl, [r8, #1]

  card_local = card;

  switch(*SCstate)
 800253e:	7820      	ldrb	r0, [r4, #0]
 8002540:	1e43      	subs	r3, r0, #1
 8002542:	2b04      	cmp	r3, #4
 8002544:	f200 8095 	bhi.w	8002672 <SC_Handler+0x1ee>
 8002548:	a101      	add	r1, pc, #4	; (adr r1, 8002550 <SC_Handler+0xcc>)
 800254a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800254e:	bf00      	nop
 8002550:	080025ff 	.word	0x080025ff
 8002554:	08002579 	.word	0x08002579
 8002558:	080024ab 	.word	0x080024ab
 800255c:	08002673 	.word	0x08002673
 8002560:	08002565 	.word	0x08002565
    break;
    
    case SC_POWER_OFF:
      /* Close Connection if no answer received ------------------------------*/
//      SC_Reset(Bit_SET); /* Reset high - a bit is used as level shifter from 3.3 to 5 V */
      SC_Reset(Bit_RESET);
 8002564:	2000      	movs	r0, #0
      {
        (*SCstate) = SC_ACTIVE;
      }
      else
      {
        (*SCstate) = SC_POWER_OFF;
 8002566:	f88d a016 	strb.w	sl, [sp, #22]
    break;
    
    case SC_POWER_OFF:
      /* Close Connection if no answer received ------------------------------*/
//      SC_Reset(Bit_SET); /* Reset high - a bit is used as level shifter from 3.3 to 5 V */
      SC_Reset(Bit_RESET);
 800256a:	f7ff fd0b 	bl	8001f84 <SC_Reset>
      SC_PowerCmd(DISABLE);
 800256e:	2000      	movs	r0, #0
 8002570:	f7ff fcd8 	bl	8001f24 <SC_PowerCmd>
 8002574:	7823      	ldrb	r3, [r4, #0]
 8002576:	e7da      	b.n	800252e <SC_Handler+0xaa>
        (*SCstate) = SC_ACTIVE;
        SC_Reset(Bit_SET);
      }
      else
      {
        (*SCstate) = SC_RESET_HIGH;
 8002578:	2500      	movs	r5, #0
 800257a:	ae06      	add	r6, sp, #24
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 800257c:	f8df 8264 	ldr.w	r8, [pc, #612]	; 80027e4 <SC_Handler+0x360>
        (*SCstate) = SC_ACTIVE;
        SC_Reset(Bit_SET);
      }
      else
      {
        (*SCstate) = SC_RESET_HIGH;
 8002580:	f806 5d02 	strb.w	r5, [r6, #-2]!
      }
    break;

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
 8002584:	2001      	movs	r0, #1
 8002586:	f7ff fcfd 	bl	8001f84 <SC_Reset>
 800258a:	2528      	movs	r5, #40	; 0x28
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 800258c:	4647      	mov	r7, r8
 800258e:	e006      	b.n	800259e <SC_Handler+0x11a>
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 8002590:	f7ff fbe4 	bl	8001d5c <USART_ByteReceive>
 8002594:	2801      	cmp	r0, #1
 8002596:	d01d      	beq.n	80025d4 <SC_Handler+0x150>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 8002598:	3d01      	subs	r5, #1
 800259a:	b2ed      	uxtb	r5, r5

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 800259c:	b33d      	cbz	r5, 80025ee <SC_Handler+0x16a>
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 800259e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025a2:	4630      	mov	r0, r6
 80025a4:	f7ff fbda 	bl	8001d5c <USART_ByteReceive>
 80025a8:	4684      	mov	ip, r0
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 80025aa:	1e6a      	subs	r2, r5, #1
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 80025ac:	f1bc 0f01 	cmp.w	ip, #1
 80025b0:	4630      	mov	r0, r6
 80025b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 80025b6:	b2d5      	uxtb	r5, r2
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 80025b8:	d1ea      	bne.n	8002590 <SC_Handler+0x10c>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 80025ba:	f899 2001 	ldrb.w	r2, [r9, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 80025be:	f89d e016 	ldrb.w	lr, [sp, #22]
					SC_ATR_Length++;
 80025c2:	1c53      	adds	r3, r2, #1
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 80025c4:	f807 eb01 	strb.w	lr, [r7], #1
					SC_ATR_Length++;
 80025c8:	f889 3001 	strb.w	r3, [r9, #1]
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 80025cc:	f7ff fbc6 	bl	8001d5c <USART_ByteReceive>
 80025d0:	2801      	cmp	r0, #1
 80025d2:	d1e1      	bne.n	8002598 <SC_Handler+0x114>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 80025d4:	f899 2001 	ldrb.w	r2, [r9, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 80025d8:	f89d e016 	ldrb.w	lr, [sp, #22]
					SC_ATR_Length++;
 80025dc:	3d01      	subs	r5, #1
 80025de:	1c51      	adds	r1, r2, #1
 80025e0:	b2ed      	uxtb	r5, r5
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 80025e2:	f807 eb01 	strb.w	lr, [r7], #1
					SC_ATR_Length++;
 80025e6:	f889 1001 	strb.w	r1, [r9, #1]

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 80025ea:	2d00      	cmp	r5, #0
 80025ec:	d1d7      	bne.n	800259e <SC_Handler+0x11a>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
        }       
      }
      if(card[0])
 80025ee:	f898 1000 	ldrb.w	r1, [r8]
 80025f2:	2900      	cmp	r1, #0
 80025f4:	f43f af57 	beq.w	80024a6 <SC_Handler+0x22>
      {
        (*SCstate) = SC_ACTIVE;
 80025f8:	2003      	movs	r0, #3
 80025fa:	7020      	strb	r0, [r4, #0]
 80025fc:	e755      	b.n	80024aa <SC_Handler+0x26>

	SC_ATR_Length = 0;

  card_local = card;

  switch(*SCstate)
 80025fe:	ae06      	add	r6, sp, #24
 8002600:	f806 ad02 	strb.w	sl, [r6, #-2]!
 8002604:	2500      	movs	r5, #0
 8002606:	e006      	b.n	8002616 <SC_Handler+0x192>
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 8002608:	f7ff fba8 	bl	8001d5c <USART_ByteReceive>
 800260c:	2801      	cmp	r0, #1
 800260e:	d01c      	beq.n	800264a <SC_Handler+0x1c6>

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002610:	1c7d      	adds	r5, r7, #1
 8002612:	2d28      	cmp	r5, #40	; 0x28
 8002614:	d025      	beq.n	8002662 <SC_Handler+0x1de>
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 8002616:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800261a:	4630      	mov	r0, r6
 800261c:	f7ff fb9e 	bl	8001d5c <USART_ByteReceive>
 8002620:	4607      	mov	r7, r0
 8002622:	2f01      	cmp	r7, #1
 8002624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002628:	4630      	mov	r0, r6

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 800262a:	f105 0701 	add.w	r7, r5, #1
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 800262e:	d1eb      	bne.n	8002608 <SC_Handler+0x184>
        {
          card[i] = Data;
					SC_ATR_Length++;
 8002630:	f898 2001 	ldrb.w	r2, [r8, #1]
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 8002634:	f89d c016 	ldrb.w	ip, [sp, #22]
					SC_ATR_Length++;
 8002638:	1c53      	adds	r3, r2, #1
 800263a:	f888 3001 	strb.w	r3, [r8, #1]
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 800263e:	f80b c005 	strb.w	ip, [fp, r5]
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 8002642:	f7ff fb8b 	bl	8001d5c <USART_ByteReceive>
 8002646:	2801      	cmp	r0, #1
 8002648:	d1e2      	bne.n	8002610 <SC_Handler+0x18c>
        {
          card[i] = Data;
					SC_ATR_Length++;
 800264a:	f898 1001 	ldrb.w	r1, [r8, #1]
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 800264e:	f89d 0016 	ldrb.w	r0, [sp, #22]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002652:	1c7d      	adds	r5, r7, #1
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
					SC_ATR_Length++;
 8002654:	1c4b      	adds	r3, r1, #1

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002656:	2d28      	cmp	r5, #40	; 0x28
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 8002658:	f80b 0007 	strb.w	r0, [fp, r7]
					SC_ATR_Length++;
 800265c:	f888 3001 	strb.w	r3, [r8, #1]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002660:	d1d9      	bne.n	8002616 <SC_Handler+0x192>
        {
          card[i] = Data;
					SC_ATR_Length++;
        }
      }
      if(card[0])
 8002662:	f89b 1000 	ldrb.w	r1, [fp]
 8002666:	2900      	cmp	r1, #0
 8002668:	f040 8153 	bne.w	8002912 <SC_Handler+0x48e>
        (*SCstate) = SC_ACTIVE;
        SC_Reset(Bit_SET);
      }
      else
      {
        (*SCstate) = SC_RESET_HIGH;
 800266c:	2302      	movs	r3, #2
 800266e:	7023      	strb	r3, [r4, #0]
 8002670:	e763      	b.n	800253a <SC_Handler+0xb6>
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
    break;

    default:
      (*SCstate) = SC_RESET_LOW;
 8002672:	2301      	movs	r3, #1
 8002674:	7023      	strb	r3, [r4, #0]
 8002676:	e760      	b.n	800253a <SC_Handler+0xb6>
          }
      }
    	break;

    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 8002678:	784a      	ldrb	r2, [r1, #1]
 800267a:	2a00      	cmp	r2, #0
 800267c:	f47f af15 	bne.w	80024aa <SC_Handler+0x26>
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 8002680:	f8df b160 	ldr.w	fp, [pc, #352]	; 80027e4 <SC_Handler+0x360>
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 8002684:	f8df 814c 	ldr.w	r8, [pc, #332]	; 80027d4 <SC_Handler+0x350>

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */
 8002688:	f89b a001 	ldrb.w	sl, [fp, #1]
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 800268c:	f898 702b 	ldrb.w	r7, [r8, #43]	; 0x2b
  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 8002690:	f00a 03f0 	and.w	r3, sl, #240	; 0xf0
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002694:	f3c3 1000 	ubfx	r0, r3, #4, #1
 8002698:	f3c3 1140 	ubfx	r1, r3, #5, #1
 800269c:	eb00 0c01 	add.w	ip, r0, r1
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80026a0:	484e      	ldr	r0, [pc, #312]	; (80027dc <SC_Handler+0x358>)
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80026a2:	eb0c 0207 	add.w	r2, ip, r7
 80026a6:	b2d1      	uxtb	r1, r2
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80026a8:	7842      	ldrb	r2, [r0, #1]
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80026aa:	f3c3 1780 	ubfx	r7, r3, #6, #1
 80026ae:	19cf      	adds	r7, r1, r7
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80026b0:	9202      	str	r2, [sp, #8]
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80026b2:	eb07 1cd3 	add.w	ip, r7, r3, lsr #7
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 80026b6:	f89b 0000 	ldrb.w	r0, [fp]
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80026ba:	9902      	ldr	r1, [sp, #8]

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 80026bc:	f00a 070f 	and.w	r7, sl, #15
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80026c0:	fa5f fc8c 	uxtb.w	ip, ip
	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 80026c4:	9701      	str	r7, [sp, #4]
 80026c6:	f888 702c 	strb.w	r7, [r8, #44]	; 0x2c
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80026ca:	f888 102d 	strb.w	r1, [r8, #45]	; 0x2d

  SC_A2R.TS = card[0];  /* Initial character */
 80026ce:	f888 0001 	strb.w	r0, [r8, #1]
  SC_A2R.T0 = card[1];  /* Format character */
 80026d2:	f888 a002 	strb.w	sl, [r8, #2]

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 80026d6:	fa5f f78a 	uxtb.w	r7, sl
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80026da:	f888 c02b 	strb.w	ip, [r8, #43]	; 0x2b
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 80026de:	f1bc 0f00 	cmp.w	ip, #0
 80026e2:	d023      	beq.n	800272c <SC_Handler+0x2a8>
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80026e4:	4659      	mov	r1, fp
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 80026e6:	f108 0302 	add.w	r3, r8, #2
  {
    SC_A2R.T[i] = card[i + 2];
 80026ea:	f811 0f02 	ldrb.w	r0, [r1, #2]!
 80026ee:	43da      	mvns	r2, r3
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80026f0:	eb0c 0603 	add.w	r6, ip, r3
 80026f4:	4643      	mov	r3, r8
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
 80026f6:	f803 0f03 	strb.w	r0, [r3, #3]!
 80026fa:	eb02 0a06 	add.w	sl, r2, r6
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 80026fe:	42b3      	cmp	r3, r6
 8002700:	f00a 0201 	and.w	r2, sl, #1
 8002704:	d012      	beq.n	800272c <SC_Handler+0x2a8>
 8002706:	b13a      	cbz	r2, 8002718 <SC_Handler+0x294>
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002708:	4659      	mov	r1, fp
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
 800270a:	f811 af03 	ldrb.w	sl, [r1, #3]!
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 800270e:	4643      	mov	r3, r8
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
 8002710:	f803 af04 	strb.w	sl, [r3, #4]!
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 8002714:	42b3      	cmp	r3, r6
 8002716:	d009      	beq.n	800272c <SC_Handler+0x2a8>
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002718:	1c4a      	adds	r2, r1, #1
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
 800271a:	784d      	ldrb	r5, [r1, #1]
 800271c:	7850      	ldrb	r0, [r2, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 800271e:	1c59      	adds	r1, r3, #1
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
 8002720:	705d      	strb	r5, [r3, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002722:	3302      	adds	r3, #2
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
 8002724:	7048      	strb	r0, [r1, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002726:	1c51      	adds	r1, r2, #1
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 8002728:	42b3      	cmp	r3, r6
 800272a:	d1f5      	bne.n	8002718 <SC_Handler+0x294>
  {
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;
 800272c:	eb08 0a0c 	add.w	sl, r8, ip
 8002730:	f89a a002 	ldrb.w	sl, [sl, #2]

  while (flag)
 8002734:	0639      	lsls	r1, r7, #24
  for (i = 0; i < SC_A2R.Tlength; i++)
  {
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;
 8002736:	f00a 030f 	and.w	r3, sl, #15
 800273a:	9303      	str	r3, [sp, #12]

  while (flag)
 800273c:	f140 80ae 	bpl.w	800289c <SC_Handler+0x418>
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002740:	46d1      	mov	r9, sl
 8002742:	46a2      	mov	sl, r4
    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002744:	eb08 000c 	add.w	r0, r8, ip
 8002748:	7884      	ldrb	r4, [r0, #2]

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
  {
    if ((SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x80) == 0x80)
 800274a:	fa5f f989 	uxtb.w	r9, r9
    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 800274e:	f004 00f0 	and.w	r0, r4, #240	; 0xf0
 8002752:	f3c0 1180 	ubfx	r1, r0, #6, #1
 8002756:	f3c0 1340 	ubfx	r3, r0, #5, #1
 800275a:	18cf      	adds	r7, r1, r3
 800275c:	f3c0 1200 	ubfx	r2, r0, #4, #1
 8002760:	18bc      	adds	r4, r7, r2
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 8002762:	eb14 17d0 	adds.w	r7, r4, r0, lsr #7
 8002766:	d026      	beq.n	80027b6 <SC_Handler+0x332>
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002768:	481d      	ldr	r0, [pc, #116]	; (80027e0 <SC_Handler+0x35c>)
 800276a:	f10c 0301 	add.w	r3, ip, #1
 800276e:	445b      	add	r3, fp
 8002770:	eb0c 0600 	add.w	r6, ip, r0
 8002774:	f240 7434 	movw	r4, #1844	; 0x734
 8002778:	43da      	mvns	r2, r3
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 800277a:	7858      	ldrb	r0, [r3, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 800277c:	19be      	adds	r6, r7, r6
 800277e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8002782:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002786:	1909      	adds	r1, r1, r4
 8002788:	1992      	adds	r2, r2, r6
 800278a:	3301      	adds	r3, #1
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 800278c:	7108      	strb	r0, [r1, #4]
 800278e:	f002 0001 	and.w	r0, r2, #1
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002792:	1d0a      	adds	r2, r1, #4
    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 8002794:	42b3      	cmp	r3, r6
 8002796:	d00e      	beq.n	80027b6 <SC_Handler+0x332>
 8002798:	b128      	cbz	r0, 80027a6 <SC_Handler+0x322>
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 800279a:	f813 4f01 	ldrb.w	r4, [r3, #1]!
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 800279e:	1d4a      	adds	r2, r1, #5
    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 80027a0:	42b3      	cmp	r3, r6
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 80027a2:	714c      	strb	r4, [r1, #5]
    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 80027a4:	d007      	beq.n	80027b6 <SC_Handler+0x332>
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 80027a6:	785d      	ldrb	r5, [r3, #1]
 80027a8:	7899      	ldrb	r1, [r3, #2]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80027aa:	3302      	adds	r3, #2
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 80027ac:	7055      	strb	r5, [r2, #1]
 80027ae:	7091      	strb	r1, [r2, #2]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80027b0:	3202      	adds	r2, #2
    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 80027b2:	42b3      	cmp	r3, r6
 80027b4:	d1f7      	bne.n	80027a6 <SC_Handler+0x322>
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 80027b6:	eb07 020c 	add.w	r2, r7, ip
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 80027ba:	f019 0f80 	tst.w	r9, #128	; 0x80
	
    for (i = 0;i < SC_A2R.Tlength; i++)
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 80027be:	fa5f fc82 	uxtb.w	ip, r2
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 80027c2:	d068      	beq.n	8002896 <SC_Handler+0x412>
 80027c4:	eb08 090c 	add.w	r9, r8, ip
 80027c8:	f899 9002 	ldrb.w	r9, [r9, #2]
 80027cc:	e7ba      	b.n	8002744 <SC_Handler+0x2c0>
 80027ce:	bf00      	nop
 80027d0:	2000070b 	.word	0x2000070b
 80027d4:	20000734 	.word	0x20000734
 80027d8:	2000074a 	.word	0x2000074a
 80027dc:	200004b8 	.word	0x200004b8
 80027e0:	2000070d 	.word	0x2000070d
 80027e4:	2000070c 	.word	0x2000070c
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 80027e8:	2400      	movs	r4, #0

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80027ea:	4622      	mov	r2, r4
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 80027ec:	f88d 4016 	strb.w	r4, [sp, #22]

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
 80027f0:	4621      	mov	r1, r4
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80027f2:	1c50      	adds	r0, r2, #1
  {
    SC_ResponceStatus->Data[i] = 0;
 80027f4:	54a9      	strb	r1, [r5, r2]
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80027f6:	3202      	adds	r2, #2
  {
    SC_ResponceStatus->Data[i] = 0;
 80027f8:	2300      	movs	r3, #0
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80027fa:	2a14      	cmp	r2, #20
  {
    SC_ResponceStatus->Data[i] = 0;
 80027fc:	5429      	strb	r1, [r5, r0]
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 80027fe:	d1f8      	bne.n	80027f2 <SC_Handler+0x36e>
  SC_ResponceStatus->SW1 = 0;
  SC_ResponceStatus->SW2 = 0;

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 8002800:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002804:	2140      	movs	r1, #64	; 0x40
 8002806:	2201      	movs	r2, #1
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
  }
  
  SC_ResponceStatus->SW1 = 0;
 8002808:	752b      	strb	r3, [r5, #20]
  SC_ResponceStatus->SW2 = 0;
 800280a:	756b      	strb	r3, [r5, #21]

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 800280c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002810:	f005 f980 	bl	8007b14 <USART_DMACmd>

/* Send header -------------------------------------------------------------*/
	SendDatabyte (SC_ADPU->Header.CLA);
 8002814:	7830      	ldrb	r0, [r6, #0]
 8002816:	f7ff fad7 	bl	8001dc8 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.INS); 
 800281a:	7870      	ldrb	r0, [r6, #1]
 800281c:	f7ff fad4 	bl	8001dc8 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P1);
 8002820:	78b0      	ldrb	r0, [r6, #2]
 8002822:	f7ff fad1 	bl	8001dc8 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P2);
 8002826:	78f0      	ldrb	r0, [r6, #3]
 8002828:	f7ff face 	bl	8001dc8 <SendDatabyte>

/* Send body length to/from SC ---------------------------------------------*/
  if(SC_ADPU->Body.LC)												  
 800282c:	7930      	ldrb	r0, [r6, #4]
 800282e:	2800      	cmp	r0, #0
 8002830:	d12e      	bne.n	8002890 <SC_Handler+0x40c>
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
 8002832:	7e70      	ldrb	r0, [r6, #25]
 8002834:	bb60      	cbnz	r0, 8002890 <SC_Handler+0x40c>
		SendDatabyte (SC_ADPU->Body.LE);
  }


/* Flush the USART1 DR */
  (void)USART_ReceiveData(USART1);
 8002836:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800283a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800283e:	f005 f9b7 	bl	8007bb0 <USART_ReceiveData>
#define SC_GET_NO_STATUS 			2
#define SC_GET_WRONG_STATUS		3

static s8 CheckForSCStatus (SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u8 locData = 0;
 8002842:	ac06      	add	r4, sp, #24
 8002844:	2100      	movs	r1, #0
 8002846:	f804 1d01 	strb.w	r1, [r4, #-1]!

  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 800284a:	4620      	mov	r0, r4
 800284c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002850:	f7ff fa84 	bl	8001d5c <USART_ByteReceive>
 8002854:	2801      	cmp	r0, #1
 8002856:	f000 8115 	beq.w	8002a84 <SC_Handler+0x600>
	{
		return;
	}

/* If no status bytes received ---------------------------------------------*/
  if(SC_ResponceStatus->SW1 == 0x00)
 800285a:	7d2b      	ldrb	r3, [r5, #20]
 800285c:	2b00      	cmp	r3, #0
 800285e:	f47f ae24 	bne.w	80024aa <SC_Handler+0x26>
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
 8002862:	7934      	ldrb	r4, [r6, #4]
 8002864:	2c00      	cmp	r4, #0
 8002866:	d15b      	bne.n	8002920 <SC_Handler+0x49c>
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
 8002868:	7e73      	ldrb	r3, [r6, #25]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d071      	beq.n	8002952 <SC_Handler+0x4ce>
 800286e:	f10d 0716 	add.w	r7, sp, #22
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
      {
        if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002872:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002876:	4638      	mov	r0, r7
 8002878:	f7ff fa70 	bl	8001d5c <USART_ByteReceive>
 800287c:	2801      	cmp	r0, #1
        {
          SC_ResponceStatus->Data[i] = locData;
 800287e:	bf04      	itt	eq
 8002880:	f89d 1016 	ldrbeq.w	r1, [sp, #22]
 8002884:	5529      	strbeq	r1, [r5, r4]
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 8002886:	7e70      	ldrb	r0, [r6, #25]
 8002888:	3401      	adds	r4, #1
 800288a:	4284      	cmp	r4, r0
 800288c:	d3f1      	bcc.n	8002872 <SC_Handler+0x3ee>
 800288e:	e062      	b.n	8002956 <SC_Handler+0x4d2>
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
  { 
		SendDatabyte (SC_ADPU->Body.LE);
 8002890:	f7ff fa9a 	bl	8001dc8 <SendDatabyte>
 8002894:	e7cf      	b.n	8002836 <SC_Handler+0x3b2>
 8002896:	4654      	mov	r4, sl
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 8002898:	f888 c02b 	strb.w	ip, [r8, #43]	; 0x2b
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 800289c:	9801      	ldr	r0, [sp, #4]
 800289e:	b310      	cbz	r0, 80028e6 <SC_Handler+0x462>
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028a0:	f10c 0501 	add.w	r5, ip, #1
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 80028a4:	4989      	ldr	r1, [pc, #548]	; (8002acc <SC_Handler+0x648>)
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028a6:	eb0b 0205 	add.w	r2, fp, r5
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80028aa:	f812 6f01 	ldrb.w	r6, [r2, #1]!
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028ae:	460b      	mov	r3, r1
 80028b0:	1845      	adds	r5, r0, r1
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80028b2:	f803 6f01 	strb.w	r6, [r3, #1]!
 80028b6:	43c8      	mvns	r0, r1
 80028b8:	1940      	adds	r0, r0, r5
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 80028ba:	42ab      	cmp	r3, r5
 80028bc:	f000 0001 	and.w	r0, r0, #1
 80028c0:	d011      	beq.n	80028e6 <SC_Handler+0x462>
 80028c2:	b130      	cbz	r0, 80028d2 <SC_Handler+0x44e>
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80028c4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028c8:	460b      	mov	r3, r1
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80028ca:	f803 0f02 	strb.w	r0, [r3, #2]!
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 80028ce:	42ab      	cmp	r3, r5
 80028d0:	d009      	beq.n	80028e6 <SC_Handler+0x462>
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028d2:	1c51      	adds	r1, r2, #1
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80028d4:	7856      	ldrb	r6, [r2, #1]
 80028d6:	7848      	ldrb	r0, [r1, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028d8:	1c5a      	adds	r2, r3, #1
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80028da:	705e      	strb	r6, [r3, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028dc:	3302      	adds	r3, #2
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 80028de:	7050      	strb	r0, [r2, #1]
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 80028e0:	1c4a      	adds	r2, r1, #1
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 80028e2:	42ab      	cmp	r3, r5
 80028e4:	d1f5      	bne.n	80028d2 <SC_Handler+0x44e>
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
  }

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
 80028e6:	9b01      	ldr	r3, [sp, #4]
 80028e8:	f10c 0c02 	add.w	ip, ip, #2
 80028ec:	9902      	ldr	r1, [sp, #8]
 80028ee:	4463      	add	r3, ip
 80028f0:	4299      	cmp	r1, r3
 80028f2:	d00b      	beq.n	800290c <SC_Handler+0x488>
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 80028f4:	9801      	ldr	r0, [sp, #4]
 80028f6:	f81b 1003 	ldrb.w	r1, [fp, r3]
 80028fa:	eb08 0200 	add.w	r2, r8, r0
		SC_A2R.Hlength++;
 80028fe:	1c43      	adds	r3, r0, #1
		SC_A2R.CheckSumPresent = TRUE;
 8002900:	2001      	movs	r0, #1

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 8002902:	75d1      	strb	r1, [r2, #23]
		SC_A2R.Hlength++;
 8002904:	f888 302c 	strb.w	r3, [r8, #44]	; 0x2c
		SC_A2R.CheckSumPresent = TRUE;
 8002908:	f888 002e 	strb.w	r0, [r8, #46]	; 0x2e
    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
      {
        if(SC_decode_Answer2reset(&SC_ATR_Table[0]) == T0_PROTOCOL)
        {
          (*SCState) = SC_ACTIVE_ON_T0;
 800290c:	2304      	movs	r3, #4
 800290e:	7023      	strb	r3, [r4, #0]
 8002910:	e5cb      	b.n	80024aa <SC_Handler+0x26>
					SC_ATR_Length++;
        }
      }
      if(card[0])
      {
        (*SCstate) = SC_ACTIVE;
 8002912:	2003      	movs	r0, #3
 8002914:	7020      	strb	r0, [r4, #0]
        SC_Reset(Bit_SET);
 8002916:	2001      	movs	r0, #1
 8002918:	f7ff fb34 	bl	8001f84 <SC_Reset>
 800291c:	7823      	ldrb	r3, [r4, #0]
 800291e:	e606      	b.n	800252e <SC_Handler+0xaa>

/* If no status bytes received ---------------------------------------------*/
  if(SC_ResponceStatus->SW1 == 0x00)
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
 8002920:	461c      	mov	r4, r3
*                  - SC_Response: pointer to a SC_ADPU_Responce structure which will
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
 8002922:	eb06 0c04 	add.w	ip, r6, r4
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
 8002926:	f89c 0005 	ldrb.w	r0, [ip, #5]
 800292a:	f7ff fa4d 	bl	8001dc8 <SendDatabyte>
  if(SC_ResponceStatus->SW1 == 0x00)
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
 800292e:	7937      	ldrb	r7, [r6, #4]
 8002930:	3401      	adds	r4, #1
 8002932:	42bc      	cmp	r4, r7
 8002934:	d3f5      	bcc.n	8002922 <SC_Handler+0x49e>
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
      }
      /* Flush the USART1 DR */
     (void)USART_ReceiveData(USART1);
 8002936:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800293a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800293e:	f005 f937 	bl	8007bb0 <USART_ReceiveData>

      /* Disable the DMA Receive (Reset DMAR bit only) */  
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 8002942:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002946:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800294a:	2140      	movs	r1, #64	; 0x40
 800294c:	2200      	movs	r2, #0
 800294e:	f005 f8e1 	bl	8007b14 <USART_DMACmd>
 8002952:	f10d 0716 	add.w	r7, sp, #22

/* Wait SW1 --------------------------------------------------------------*/
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002956:	4638      	mov	r0, r7
 8002958:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800295c:	f7ff f9fe 	bl	8001d5c <USART_ByteReceive>
 8002960:	2801      	cmp	r0, #1
 8002962:	f000 808b 	beq.w	8002a7c <SC_Handler+0x5f8>
 8002966:	4638      	mov	r0, r7
 8002968:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800296c:	f7ff f9f6 	bl	8001d5c <USART_ByteReceive>
 8002970:	2801      	cmp	r0, #1
 8002972:	f000 8083 	beq.w	8002a7c <SC_Handler+0x5f8>
 8002976:	4638      	mov	r0, r7
 8002978:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800297c:	f7ff f9ee 	bl	8001d5c <USART_ByteReceive>
 8002980:	2801      	cmp	r0, #1
 8002982:	d07b      	beq.n	8002a7c <SC_Handler+0x5f8>
 8002984:	4638      	mov	r0, r7
 8002986:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800298a:	f7ff f9e7 	bl	8001d5c <USART_ByteReceive>
 800298e:	2801      	cmp	r0, #1
 8002990:	d074      	beq.n	8002a7c <SC_Handler+0x5f8>
 8002992:	4638      	mov	r0, r7
 8002994:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002998:	f7ff f9e0 	bl	8001d5c <USART_ByteReceive>
 800299c:	2801      	cmp	r0, #1
 800299e:	d06d      	beq.n	8002a7c <SC_Handler+0x5f8>
 80029a0:	4638      	mov	r0, r7
 80029a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029a6:	f7ff f9d9 	bl	8001d5c <USART_ByteReceive>
 80029aa:	2801      	cmp	r0, #1
 80029ac:	d066      	beq.n	8002a7c <SC_Handler+0x5f8>
 80029ae:	4638      	mov	r0, r7
 80029b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029b4:	f7ff f9d2 	bl	8001d5c <USART_ByteReceive>
 80029b8:	2801      	cmp	r0, #1
 80029ba:	d05f      	beq.n	8002a7c <SC_Handler+0x5f8>
 80029bc:	4638      	mov	r0, r7
 80029be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029c2:	f7ff f9cb 	bl	8001d5c <USART_ByteReceive>
 80029c6:	2801      	cmp	r0, #1
 80029c8:	d058      	beq.n	8002a7c <SC_Handler+0x5f8>
 80029ca:	4638      	mov	r0, r7
 80029cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029d0:	f7ff f9c4 	bl	8001d5c <USART_ByteReceive>
 80029d4:	2801      	cmp	r0, #1
 80029d6:	d051      	beq.n	8002a7c <SC_Handler+0x5f8>
 80029d8:	4638      	mov	r0, r7
 80029da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029de:	f7ff f9bd 	bl	8001d5c <USART_ByteReceive>
 80029e2:	2801      	cmp	r0, #1
 80029e4:	d04a      	beq.n	8002a7c <SC_Handler+0x5f8>
    }
/* Wait SW2 ------------------------------------------------------------*/   
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 80029e6:	4638      	mov	r0, r7
 80029e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029ec:	f7ff f9b6 	bl	8001d5c <USART_ByteReceive>
 80029f0:	2801      	cmp	r0, #1
 80029f2:	d03f      	beq.n	8002a74 <SC_Handler+0x5f0>
 80029f4:	4638      	mov	r0, r7
 80029f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029fa:	f7ff f9af 	bl	8001d5c <USART_ByteReceive>
 80029fe:	2801      	cmp	r0, #1
 8002a00:	d038      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a02:	4638      	mov	r0, r7
 8002a04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a08:	f7ff f9a8 	bl	8001d5c <USART_ByteReceive>
 8002a0c:	2801      	cmp	r0, #1
 8002a0e:	d031      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a10:	4638      	mov	r0, r7
 8002a12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a16:	f7ff f9a1 	bl	8001d5c <USART_ByteReceive>
 8002a1a:	2801      	cmp	r0, #1
 8002a1c:	d02a      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a1e:	4638      	mov	r0, r7
 8002a20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a24:	f7ff f99a 	bl	8001d5c <USART_ByteReceive>
 8002a28:	2801      	cmp	r0, #1
 8002a2a:	d023      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a2c:	4638      	mov	r0, r7
 8002a2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a32:	f7ff f993 	bl	8001d5c <USART_ByteReceive>
 8002a36:	2801      	cmp	r0, #1
 8002a38:	d01c      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a3a:	4638      	mov	r0, r7
 8002a3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a40:	f7ff f98c 	bl	8001d5c <USART_ByteReceive>
 8002a44:	2801      	cmp	r0, #1
 8002a46:	d015      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a48:	4638      	mov	r0, r7
 8002a4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a4e:	f7ff f985 	bl	8001d5c <USART_ByteReceive>
 8002a52:	2801      	cmp	r0, #1
 8002a54:	d00e      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a56:	4638      	mov	r0, r7
 8002a58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a5c:	f7ff f97e 	bl	8001d5c <USART_ByteReceive>
 8002a60:	2801      	cmp	r0, #1
 8002a62:	d007      	beq.n	8002a74 <SC_Handler+0x5f0>
 8002a64:	4638      	mov	r0, r7
 8002a66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a6a:	f7ff f977 	bl	8001d5c <USART_ByteReceive>
 8002a6e:	2801      	cmp	r0, #1
 8002a70:	f47f ad1b 	bne.w	80024aa <SC_Handler+0x26>
      {
        SC_ResponceStatus->SW2 = locData;
 8002a74:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8002a78:	756b      	strb	r3, [r5, #21]
 8002a7a:	e516      	b.n	80024aa <SC_Handler+0x26>
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
      {
        SC_ResponceStatus->SW1 = locData;
 8002a7c:	f89d 2016 	ldrb.w	r2, [sp, #22]
 8002a80:	752a      	strb	r2, [r5, #20]
 8002a82:	e7b0      	b.n	80029e6 <SC_Handler+0x562>
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
  {
 		return (SC_GET_NO_STATUS);
	}

  if(((locData & (u8)0xF0) != 0x60) && ((locData & (u8)0xF0) != 0x90))
 8002a84:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8002a88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a8c:	2a60      	cmp	r2, #96	; 0x60
 8002a8e:	d002      	beq.n	8002a96 <SC_Handler+0x612>
 8002a90:	2a90      	cmp	r2, #144	; 0x90
 8002a92:	f47f ad0a 	bne.w	80024aa <SC_Handler+0x26>
  {
 		return (SC_GET_WRONG_STATUS);
	}

  if (((locData & (u8)0xFE) == (((u8)~(SC_ADPU->Header.INS)) & (u8)0xFE))||((locData & (u8)0xFE) == (SC_ADPU->Header.INS & (u8)0xFE)))
 8002a96:	7872      	ldrb	r2, [r6, #1]
 8002a98:	43d1      	mvns	r1, r2
 8002a9a:	ea81 0003 	eor.w	r0, r1, r3
 8002a9e:	f010 0ffe 	tst.w	r0, #254	; 0xfe
 8002aa2:	d004      	beq.n	8002aae <SC_Handler+0x62a>
 8002aa4:	ea82 0e03 	eor.w	lr, r2, r3
 8002aa8:	f01e 0ffe 	tst.w	lr, #254	; 0xfe
 8002aac:	d101      	bne.n	8002ab2 <SC_Handler+0x62e>
  {
    SC_ResponceStatus->Data[0] = locData;/* ACK received */
 8002aae:	702b      	strb	r3, [r5, #0]
 8002ab0:	e4fb      	b.n	80024aa <SC_Handler+0x26>
 		return (SC_GET_ACK_STATUS);
		
   }

/* SW1 received */
  SC_ResponceStatus->SW1 = locData;
 8002ab2:	752b      	strb	r3, [r5, #20]
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002aba:	f7ff f94f 	bl	8001d5c <USART_ByteReceive>
 8002abe:	2801      	cmp	r0, #1
 8002ac0:	f47f acf3 	bne.w	80024aa <SC_Handler+0x26>
  {
 		return (SC_GET_WRONG_STATUS);
	}

/* SW2 received */
  SC_ResponceStatus->SW2 = locData;
 8002ac4:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8002ac8:	756a      	strb	r2, [r5, #21]
 8002aca:	e4ee      	b.n	80024aa <SC_Handler+0x26>
 8002acc:	2000074a 	.word	0x2000074a

08002ad0 <WaitForATR>:
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 8002ad0:	b530      	push	{r4, r5, lr}
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 8002ad2:	4c14      	ldr	r4, [pc, #80]	; (8002b24 <WaitForATR+0x54>)
 8002ad4:	2300      	movs	r3, #0
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 8002ad6:	b089      	sub	sp, #36	; 0x24
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 8002ad8:	7023      	strb	r3, [r4, #0]

  SCState            = SC_POWER_ON;
 8002ada:	f88d 301f 	strb.w	r3, [sp, #31]

  SC_ADPU.Header.CLA = 0x00;
 8002ade:	f88d 3004 	strb.w	r3, [sp, #4]
  SC_ADPU.Header.INS = SC_GET_A2R;
 8002ae2:	f88d 3005 	strb.w	r3, [sp, #5]
  SC_ADPU.Header.P1  = 0x00;
 8002ae6:	f88d 3006 	strb.w	r3, [sp, #6]
  SC_ADPU.Header.P2  = 0x00;
 8002aea:	f88d 3007 	strb.w	r3, [sp, #7]
  SC_ADPU.Body.LC    = 0x00;
 8002aee:	f88d 3008 	strb.w	r3, [sp, #8]
 
  while(SC_ACTIVE_ON_T0 != SCState) 
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);
 8002af2:	f10d 001f 	add.w	r0, sp, #31
 8002af6:	a901      	add	r1, sp, #4
 8002af8:	4a0b      	ldr	r2, [pc, #44]	; (8002b28 <WaitForATR+0x58>)
 8002afa:	f7ff fcc3 	bl	8002484 <SC_Handler>

		if (SC_POWER_OFF == SCState) 
 8002afe:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8002b02:	2b05      	cmp	r3, #5
 8002b04:	d009      	beq.n	8002b1a <WaitForATR+0x4a>
  SC_ADPU.Header.INS = SC_GET_A2R;
  SC_ADPU.Header.P1  = 0x00;
  SC_ADPU.Header.P2  = 0x00;
  SC_ADPU.Body.LC    = 0x00;
 
  while(SC_ACTIVE_ON_T0 != SCState) 
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d1f3      	bne.n	8002af2 <WaitForATR+0x22>
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 8002b0a:	2501      	movs	r5, #1

	CCID_SetCardState (TRUE);
 8002b0c:	4628      	mov	r0, r5
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 8002b0e:	7025      	strb	r5, [r4, #0]

	CCID_SetCardState (TRUE);
 8002b10:	f7fe f8a0 	bl	8000c54 <CCID_SetCardState>
 8002b14:	4628      	mov	r0, r5

	return (TRUE);
}
 8002b16:	b009      	add	sp, #36	; 0x24
 8002b18:	bd30      	pop	{r4, r5, pc}
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);

		if (SC_POWER_OFF == SCState) 
		{
      SC_DeInit(); 										/* Disable Smartcard interface */
 8002b1a:	f7ff fa3d 	bl	8001f98 <SC_DeInit>
			return (FALSE);
 8002b1e:	2000      	movs	r0, #0
 8002b20:	e7f9      	b.n	8002b16 <WaitForATR+0x46>
 8002b22:	bf00      	nop
 8002b24:	20000734 	.word	0x20000734
 8002b28:	20000764 	.word	0x20000764

08002b2c <CRD_SendCommand>:
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 8002b2c:	2904      	cmp	r1, #4

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
											unsigned int   nCommandSize,
											unsigned int   nExpectedAnswerSize,
											unsigned int  *nReceivedAnswerSize)
{
 8002b2e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b32:	460d      	mov	r5, r1
 8002b34:	4604      	mov	r4, r0
 8002b36:	4699      	mov	r9, r3
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 8002b38:	f000 8089 	beq.w	8002c4e <CRD_SendCommand+0x122>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	f7fd fc17 	bl	8000370 <SwitchSmartcardLED>



 	for (i=0;i<nCommandSize;i++)
 8002b42:	b345      	cbz	r5, 8002b96 <CRD_SendCommand+0x6a>
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);
 8002b44:	7820      	ldrb	r0, [r4, #0]
 8002b46:	f7ff f93f 	bl	8001dc8 <SendDatabyte>
 8002b4a:	1e6f      	subs	r7, r5, #1

		if (-1 != nRecData)
 8002b4c:	3001      	adds	r0, #1
 8002b4e:	f007 0701 	and.w	r7, r7, #1
 8002b52:	d11a      	bne.n	8002b8a <CRD_SendCommand+0x5e>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002b54:	2601      	movs	r6, #1
 8002b56:	42b5      	cmp	r5, r6
 8002b58:	d91d      	bls.n	8002b96 <CRD_SendCommand+0x6a>
 8002b5a:	b17f      	cbz	r7, 8002b7c <CRD_SendCommand+0x50>
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);
 8002b5c:	5da0      	ldrb	r0, [r4, r6]
 8002b5e:	f7ff f933 	bl	8001dc8 <SendDatabyte>

		if (-1 != nRecData)
 8002b62:	3001      	adds	r0, #1
 8002b64:	d111      	bne.n	8002b8a <CRD_SendCommand+0x5e>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002b66:	2602      	movs	r6, #2
 8002b68:	42b5      	cmp	r5, r6
 8002b6a:	d807      	bhi.n	8002b7c <CRD_SendCommand+0x50>
 8002b6c:	e013      	b.n	8002b96 <CRD_SendCommand+0x6a>
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);
 8002b6e:	5de0      	ldrb	r0, [r4, r7]
 8002b70:	f7ff f92a 	bl	8001dc8 <SendDatabyte>

		if (-1 != nRecData)
 8002b74:	3001      	adds	r0, #1
 8002b76:	d108      	bne.n	8002b8a <CRD_SendCommand+0x5e>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002b78:	42b5      	cmp	r5, r6
 8002b7a:	d90c      	bls.n	8002b96 <CRD_SendCommand+0x6a>
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);
 8002b7c:	5da0      	ldrb	r0, [r4, r6]
 8002b7e:	f7ff f923 	bl	8001dc8 <SendDatabyte>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002b82:	1c77      	adds	r7, r6, #1
 8002b84:	1c7e      	adds	r6, r7, #1
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);

		if (-1 != nRecData)
 8002b86:	3001      	adds	r0, #1
 8002b88:	d0f1      	beq.n	8002b6e <CRD_SendCommand+0x42>
		{
nRecData = 33;
SwitchSmartcardLED (ENABLE);
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	f7fd fbf0 	bl	8000370 <SwitchSmartcardLED>
			return (nRecData);
 8002b90:	2021      	movs	r0, #33	; 0x21
 8002b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		}
#endif
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);
 8002b96:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8002b9a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002b9e:	f005 f807 	bl	8007bb0 <USART_ReceiveData>

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002ba2:	f240 1505 	movw	r5, #261	; 0x105
 8002ba6:	2300      	movs	r3, #0
	{
		pTransmitBuffer[i] = 0xa5;
 8002ba8:	22a5      	movs	r2, #165	; 0xa5
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002baa:	1c59      	adds	r1, r3, #1
	{
		pTransmitBuffer[i] = 0xa5;
 8002bac:	54e2      	strb	r2, [r4, r3]
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002bae:	1c9e      	adds	r6, r3, #2
 8002bb0:	3303      	adds	r3, #3
 8002bb2:	42ab      	cmp	r3, r5
	{
		pTransmitBuffer[i] = 0xa5;
 8002bb4:	5462      	strb	r2, [r4, r1]
 8002bb6:	55a2      	strb	r2, [r4, r6]
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002bb8:	d1f7      	bne.n	8002baa <CRD_SendCommand+0x7e>
 8002bba:	2500      	movs	r5, #0
 8002bbc:	4629      	mov	r1, r5
 8002bbe:	2601      	movs	r6, #1
 8002bc0:	462f      	mov	r7, r5
 8002bc2:	f2c1 3188 	movt	r1, #5000	; 0x1388
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 8002bc6:	f240 1805 	movw	r8, #261	; 0x105
 8002bca:	e01b      	b.n	8002c04 <CRD_SendCommand+0xd8>

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 8002bcc:	7862      	ldrb	r2, [r4, #1]
 8002bce:	5d63      	ldrb	r3, [r4, r5]
 8002bd0:	43d1      	mvns	r1, r2
 8002bd2:	ea81 0003 	eor.w	r0, r1, r3
 8002bd6:	f010 0ffe 	tst.w	r0, #254	; 0xfe
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
 8002bda:	ea83 0202 	eor.w	r2, r3, r2

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 8002bde:	d008      	beq.n	8002bf2 <CRD_SendCommand+0xc6>
 8002be0:	f012 0ffe 	tst.w	r2, #254	; 0xfe
 8002be4:	d005      	beq.n	8002bf2 <CRD_SendCommand+0xc6>
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
					  {
							break;
						}
// Get Error state					
					  if(((pTransmitBuffer[i] & (u8)0xF0) == 0x60)) // ||  ((pTransmitBuffer[i] & (u8)0xF0) == 0x90))
 8002be6:	f003 0cf0 	and.w	ip, r3, #240	; 0xf0
					  {
					 		nStatus = SC_GET_WRONG_STATUS;
 8002bea:	f1bc 0f60 	cmp.w	ip, #96	; 0x60
 8002bee:	bf08      	it	eq
 8002bf0:	2703      	moveq	r7, #3
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
	{
		nDelayTime = SC_Receive_Timeout;
		if (0 == i)
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	f2c1 3188 	movt	r1, #5000	; 0x1388
 8002bf8:	2e00      	cmp	r6, #0
 8002bfa:	bf18      	it	ne
 8002bfc:	f44f 4100 	movne.w	r1, #32768	; 0x8000
/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
	{
		nDelayTime = SC_Receive_Timeout;
		if (0 == i)
 8002c00:	3501      	adds	r5, #1
 8002c02:	3601      	adds	r6, #1

	CRD_SendCommand

*******************************************************************************/

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
 8002c04:	1960      	adds	r0, r4, r5
		if (0 == i)
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 8002c06:	f7ff f8a9 	bl	8001d5c <USART_ByteReceive>
 8002c0a:	2801      	cmp	r0, #1
 8002c0c:	462b      	mov	r3, r5
 8002c0e:	d111      	bne.n	8002c34 <CRD_SendCommand+0x108>
	  {
	 		break;
		}

		switch (i)
 8002c10:	2d00      	cmp	r5, #0
 8002c12:	d0db      	beq.n	8002bcc <CRD_SendCommand+0xa0>
					 		nStatus = SC_GET_WRONG_STATUS;
						}
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
 8002c14:	2d01      	cmp	r5, #1
 8002c16:	d10a      	bne.n	8002c2e <CRD_SendCommand+0x102>
 8002c18:	2f03      	cmp	r7, #3
 8002c1a:	d1ea      	bne.n	8002bf2 <CRD_SendCommand+0xc6>
		{
			*nReceivedAnswerSize = 2;
 8002c1c:	2302      	movs	r3, #2
SwitchSmartcardLED (ENABLE);
 8002c1e:	4628      	mov	r0, r5
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
		{
			*nReceivedAnswerSize = 2;
 8002c20:	f8c9 3000 	str.w	r3, [r9]
SwitchSmartcardLED (ENABLE);
 8002c24:	f7fd fba4 	bl	8000370 <SwitchSmartcardLED>
			return (nStatus);
 8002c28:	4638      	mov	r0, r7
 8002c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 8002c2e:	4546      	cmp	r6, r8
 8002c30:	d1df      	bne.n	8002bf2 <CRD_SendCommand+0xc6>
 8002c32:	4633      	mov	r3, r6
#endif /* GERMALTO_CARD */
	{
		*nReceivedAnswerSize = i;
	}

SwitchSmartcardLED (ENABLE);
 8002c34:	2001      	movs	r0, #1
		}
	}
	else
#endif /* GERMALTO_CARD */
	{
		*nReceivedAnswerSize = i;
 8002c36:	f8c9 3000 	str.w	r3, [r9]
	}

SwitchSmartcardLED (ENABLE);
 8002c3a:	f7fd fb99 	bl	8000370 <SwitchSmartcardLED>

	if (0 == *nReceivedAnswerSize) 
 8002c3e:	f8d9 0000 	ldr.w	r0, [r9]
 8002c42:	b958      	cbnz	r0, 8002c5c <CRD_SendCommand+0x130>
	{
		*nReceivedAnswerSize = 2;
 8002c44:	2002      	movs	r0, #2
 8002c46:	f8c9 0000 	str.w	r0, [r9]
		return (SC_GET_NO_STATUS);
 8002c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 8002c4e:	7803      	ldrb	r3, [r0, #0]
 8002c50:	2bff      	cmp	r3, #255	; 0xff
 8002c52:	d006      	beq.n	8002c62 <CRD_SendCommand+0x136>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 8002c54:	2000      	movs	r0, #0
 8002c56:	f7fd fb8b 	bl	8000370 <SwitchSmartcardLED>
 8002c5a:	e773      	b.n	8002b44 <CRD_SendCommand+0x18>
	{
		*nReceivedAnswerSize = 2;
		return (SC_GET_NO_STATUS);
	}

	return (SC_GET_STATUS);
 8002c5c:	2000      	movs	r0, #0
}
 8002c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 8002c62:	7840      	ldrb	r0, [r0, #1]
 8002c64:	2811      	cmp	r0, #17
 8002c66:	d1f5      	bne.n	8002c54 <CRD_SendCommand+0x128>
		    (0x11 == pTransmitBuffer[1]))
		{
			*nReceivedAnswerSize = 4;
 8002c68:	f8c9 1000 	str.w	r1, [r9]
			return (SC_GET_STATUS);
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c72:	bf00      	nop

08002c74 <InvalidateATR>:

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002c74:	f240 7334 	movw	r3, #1844	; 0x734
 8002c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
}
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop

08002c84 <initSCHardware>:
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 8002c84:	b530      	push	{r4, r5, lr}
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002c86:	483b      	ldr	r0, [pc, #236]	; (8002d74 <initSCHardware+0xf0>)
 8002c88:	2500      	movs	r5, #0
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 8002c8a:	b083      	sub	sp, #12
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002c8c:	7005      	strb	r5, [r0, #0]
* Return         : None
*******************************************************************************/
static void RCC_Configuration(void)
{   
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8002c8e:	f003 f9b1 	bl	8005ff4 <RCC_DeInit>
 
  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);
 8002c92:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002c96:	f003 f9cd 	bl	8006034 <RCC_HSEConfig>
 
  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8002c9a:	f003 f9e7 	bl	800606c <RCC_WaitForHSEStartUp>
 8002c9e:	4b36      	ldr	r3, [pc, #216]	; (8002d78 <initSCHardware+0xf4>)
 8002ca0:	7118      	strb	r0, [r3, #4]
 
  if(HSEStartUpStatus == SUCCESS)
 8002ca2:	791c      	ldrb	r4, [r3, #4]
 8002ca4:	2c01      	cmp	r4, #1
 8002ca6:	d03e      	beq.n	8002d26 <initSCHardware+0xa2>
    while(RCC_GetSYSCLKSource() != 0x08)
    {
    }
  }
  /* Enable GPIO_LED, GPIO SC OFF and AFIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002ca8:	2001      	movs	r0, #1
 8002caa:	4601      	mov	r1, r0
 8002cac:	f003 fb10 	bl	80062d0 <RCC_APB2PeriphClockCmd>
#ifdef  VECT_TAB_RAM  
  /* Set the Vector Table base location at 0x20000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  /* VECT_TAB_FLASH  */
  /* Set the Vector Table base location at 0x08000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002cb6:	f000 fed7 	bl	8003a68 <NVIC_SetVectorTable>
#endif
  
  /* Configure one bit for preemption priority */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8002cba:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002cbe:	f000 fe87 	bl	80039d0 <NVIC_PriorityGroupConfig>
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002cc2:	2400      	movs	r4, #0
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002cc4:	2117      	movs	r1, #23
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002cc6:	2501      	movs	r5, #1
  NVIC_Init(&NVIC_InitStructure);
 8002cc8:	a801      	add	r0, sp, #4
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002cca:	f88d 1004 	strb.w	r1, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002cce:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002cd2:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002cd6:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002cda:	f000 fe83 	bl	80039e4 <NVIC_Init>

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8002cde:	2225      	movs	r2, #37	; 0x25
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_Init(&NVIC_InitStructure);
 8002ce0:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8002ce2:	f88d 2004 	strb.w	r2, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8002ce6:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_Init(&NVIC_InitStructure);
 8002cea:	f000 fe7b 	bl	80039e4 <NVIC_Init>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002cee:	f24e 0c10 	movw	ip, #57360	; 0xe010
 8002cf2:	f64f 407f 	movw	r0, #64639	; 0xfc7f
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002cf6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002cfa:	f2ce 0c00 	movt	ip, #57344	; 0xe000
 8002cfe:	f2c0 000a 	movt	r0, #10
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002d02:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002d06:	21f0      	movs	r1, #240	; 0xf0
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 8002d08:	2207      	movs	r2, #7
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002d0a:	f8cc 0004 	str.w	r0, [ip, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002d0e:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 8002d12:	f8cc 4008 	str.w	r4, [ip, #8]
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 8002d16:	f8cc 2000 	str.w	r2, [ip]

  /* SysTick configuration */
  SysTick_Config (720000);

  /* Configure the GPIO ports */
  GPIO_Configuration_Smartcard ();
 8002d1a:	f7ff f8a1 	bl	8001e60 <GPIO_Configuration_Smartcard>

  /* Configure the EXTI Controller */
 //EXTI_Configuration();

  SmartcardOn ();
 8002d1e:	f7ff f8b3 	bl	8001e88 <SmartcardOn>
}
 8002d22:	b003      	add	sp, #12
 8002d24:	bd30      	pop	{r4, r5, pc}
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 
  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);		// RB necessary  ??
 8002d26:	2010      	movs	r0, #16
 8002d28:	f001 ff3a 	bl	8004ba0 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);											// RB necessary  ??
 8002d2c:	2002      	movs	r0, #2
 8002d2e:	f001 ff1f 	bl	8004b70 <FLASH_SetLatency>
    
    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8002d32:	4628      	mov	r0, r5
 8002d34:	f003 f9f2 	bl	800611c <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8002d38:	4628      	mov	r0, r5
 8002d3a:	f003 fa07 	bl	800614c <RCC_PCLK2Config>
 
    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 8002d3e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002d42:	f003 f9f7 	bl	8006134 <RCC_PCLK1Config>
 
    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_6);// RB RCC_PLLMul_9);
 8002d46:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002d4a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8002d4e:	f003 f9bd 	bl	80060cc <RCC_PLLConfig>
 
    /* Enable PLL */ 
    RCC_PLLCmd(ENABLE);
 8002d52:	4620      	mov	r0, r4
 8002d54:	f003 f9c8 	bl	80060e8 <RCC_PLLCmd>
 
    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8002d58:	2039      	movs	r0, #57	; 0x39
 8002d5a:	f003 fb03 	bl	8006364 <RCC_GetFlagStatus>
 8002d5e:	2800      	cmp	r0, #0
 8002d60:	d0fa      	beq.n	8002d58 <initSCHardware+0xd4>
    {
    }
 
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8002d62:	2002      	movs	r0, #2
 8002d64:	f003 f9c6 	bl	80060f4 <RCC_SYSCLKConfig>
 
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 8002d68:	f003 f9d0 	bl	800610c <RCC_GetSYSCLKSource>
 8002d6c:	2808      	cmp	r0, #8
 8002d6e:	d1fb      	bne.n	8002d68 <initSCHardware+0xe4>
 8002d70:	e79a      	b.n	8002ca8 <initSCHardware+0x24>
 8002d72:	bf00      	nop
 8002d74:	20000734 	.word	0x20000734
 8002d78:	20000008 	.word	0x20000008

08002d7c <RestartSmartcard>:
  Restart ths smartcard and set the communication parameter 

*******************************************************************************/

char RestartSmartcard (void)
{
 8002d7c:	b508      	push	{r3, lr}

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002d7e:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <RestartSmartcard+0x18>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	701a      	strb	r2, [r3, #0]
  int n;

  InvalidateATR ();			

	n  = 0;
 	while (FALSE == WaitForATR ())
 8002d84:	f7ff fea4 	bl	8002ad0 <WaitForATR>
 8002d88:	b110      	cbz	r0, 8002d90 <RestartSmartcard+0x14>
		if (0 < n)
		{
			return (FALSE);
		}
	}
  SC_PTSConfig();
 8002d8a:	f7ff f971 	bl	8002070 <SC_PTSConfig>

//  Delay_noUSBCheck (40);

	return (TRUE);
 8002d8e:	2001      	movs	r0, #1
}
 8002d90:	bd08      	pop	{r3, pc}
 8002d92:	bf00      	nop
 8002d94:	20000734 	.word	0x20000734

08002d98 <SmartCardInitInterface>:
  SmartCardInitInterface

*******************************************************************************/

void SmartCardInitInterface (void)
{
 8002d98:	b508      	push	{r3, lr}
	initSCHardware ();
 8002d9a:	f7ff ff73 	bl	8002c84 <initSCHardware>


	while (FALSE == WaitForATR ())
 8002d9e:	e002      	b.n	8002da6 <SmartCardInitInterface+0xe>
	{
		Delay_noUSBCheck (1);
 8002da0:	2001      	movs	r0, #1
 8002da2:	f7ff f8ab 	bl	8001efc <Delay_noUSBCheck>
void SmartCardInitInterface (void)
{
	initSCHardware ();


	while (FALSE == WaitForATR ())
 8002da6:	f7ff fe93 	bl	8002ad0 <WaitForATR>
 8002daa:	2800      	cmp	r0, #0
 8002dac:	d0f8      	beq.n	8002da0 <SmartCardInitInterface+0x8>
	{
		Delay_noUSBCheck (1);
	}

/* Apply the Procedure Type Selection (PTS) */
 SC_PTSConfig();
 8002dae:	f7ff f95f 	bl	8002070 <SC_PTSConfig>

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);
 8002db2:	2028      	movs	r0, #40	; 0x28
 8002db4:	f7ff f8a2 	bl	8001efc <Delay_noUSBCheck>

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);
 8002db8:	2001      	movs	r0, #1

}
 8002dba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);
 8002dbe:	f7fd bad7 	b.w	8000370 <SwitchSmartcardLED>
 8002dc2:	bf00      	nop

08002dc4 <USB_CCID_Storage_SetDeviceAddress>:
* Return         : None.
*******************************************************************************/

void USB_CCID_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8002dc4:	f240 5328 	movw	r3, #1320	; 0x528
 8002dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dcc:	2204      	movs	r2, #4
 8002dce:	601a      	str	r2, [r3, #0]
}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop

08002dd4 <USB_CCID_Status_Out>:
* Return         : None.
*******************************************************************************/
void USB_CCID_Status_Out(void)
{
  return;
}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop

08002dd8 <USB_CCID_Data_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 8002dd8:	b510      	push	{r4, lr}
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002dda:	491f      	ldr	r1, [pc, #124]	; (8002e58 <USB_CCID_Data_Setup+0x80>)
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 8002ddc:	2806      	cmp	r0, #6
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002dde:	680a      	ldr	r2, [r1, #0]
 8002de0:	7813      	ldrb	r3, [r2, #0]
 8002de2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 8002de6:	d003      	beq.n	8002df0 <USB_CCID_Data_Setup+0x18>
           && RequestNo == GET_PROTOCOL)
  {
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
 8002de8:	2b21      	cmp	r3, #33	; 0x21
 8002dea:	d00d      	beq.n	8002e08 <USB_CCID_Data_Setup+0x30>
    }
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8002dec:	2002      	movs	r0, #2
 8002dee:	bd10      	pop	{r4, pc}
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d1f9      	bne.n	8002de8 <USB_CCID_Data_Setup+0x10>
      && (pInformation->USBwIndex0 == 0))
 8002df4:	7950      	ldrb	r0, [r2, #5]
 8002df6:	2800      	cmp	r0, #0
 8002df8:	d1f8      	bne.n	8002dec <USB_CCID_Data_Setup+0x14>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
 8002dfa:	7893      	ldrb	r3, [r2, #2]
 8002dfc:	2b22      	cmp	r3, #34	; 0x22
 8002dfe:	d029      	beq.n	8002e54 <USB_CCID_Data_Setup+0x7c>
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
    }
    else if (pInformation->USBwValue1 == HID_DESCRIPTOR_TYPE)
 8002e00:	2b21      	cmp	r3, #33	; 0x21
 8002e02:	d1f3      	bne.n	8002dec <USB_CCID_Data_Setup+0x14>
    {
      CopyRoutine = Keyboard_GetHIDDescriptor;
 8002e04:	4b15      	ldr	r3, [pc, #84]	; (8002e5c <USB_CCID_Data_Setup+0x84>)
 8002e06:	e00d      	b.n	8002e24 <USB_CCID_Data_Setup+0x4c>
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
 8002e08:	2803      	cmp	r0, #3
 8002e0a:	d00a      	beq.n	8002e22 <USB_CCID_Data_Setup+0x4a>
 8002e0c:	2809      	cmp	r0, #9
 8002e0e:	d010      	beq.n	8002e32 <USB_CCID_Data_Setup+0x5a>
 8002e10:	2801      	cmp	r0, #1
 8002e12:	d1eb      	bne.n	8002dec <USB_CCID_Data_Setup+0x14>
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
        break;
      case GET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 8002e14:	f892 c002 	ldrb.w	ip, [r2, #2]
 8002e18:	f1bc 0f03 	cmp.w	ip, #3
 8002e1c:	d1e6      	bne.n	8002dec <USB_CCID_Data_Setup+0x14>
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_GetReport_Feature;
 8002e1e:	4b10      	ldr	r3, [pc, #64]	; (8002e60 <USB_CCID_Data_Setup+0x88>)
 8002e20:	e000      	b.n	8002e24 <USB_CCID_Data_Setup+0x4c>
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
 8002e22:	4b10      	ldr	r3, [pc, #64]	; (8002e64 <USB_CCID_Data_Setup+0x8c>)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8002e24:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002e26:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8002e28:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	4798      	blx	r3
  return USB_SUCCESS;
 8002e2e:	4620      	mov	r0, r4
 8002e30:	bd10      	pop	{r4, pc}
          case HID_INPUT:
            break;
        }
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 8002e32:	7891      	ldrb	r1, [r2, #2]
 8002e34:	2902      	cmp	r1, #2
 8002e36:	d003      	beq.n	8002e40 <USB_CCID_Data_Setup+0x68>
 8002e38:	2903      	cmp	r1, #3
 8002e3a:	d006      	beq.n	8002e4a <USB_CCID_Data_Setup+0x72>
    }
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8002e3c:	2002      	movs	r0, #2

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
  return USB_SUCCESS;
}
 8002e3e:	bd10      	pop	{r4, pc}
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
            Request = SET_REPORT;
 8002e40:	4c09      	ldr	r4, [pc, #36]	; (8002e68 <USB_CCID_Data_Setup+0x90>)
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
 8002e42:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <USB_CCID_Data_Setup+0x94>)
            Request = SET_REPORT;
 8002e44:	7020      	strb	r0, [r4, #0]
			RequestType = HID_OUTPUT;
 8002e46:	7061      	strb	r1, [r4, #1]
            break;
 8002e48:	e7ec      	b.n	8002e24 <USB_CCID_Data_Setup+0x4c>
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
 8002e4a:	4c07      	ldr	r4, [pc, #28]	; (8002e68 <USB_CCID_Data_Setup+0x90>)
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
 8002e4c:	4b08      	ldr	r3, [pc, #32]	; (8002e70 <USB_CCID_Data_Setup+0x98>)
            Request = SET_REPORT;
 8002e4e:	7020      	strb	r0, [r4, #0]
			RequestType = HID_FEATURE;
 8002e50:	7061      	strb	r1, [r4, #1]
            break;
 8002e52:	e7e7      	b.n	8002e24 <USB_CCID_Data_Setup+0x4c>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
 8002e54:	4b07      	ldr	r3, [pc, #28]	; (8002e74 <USB_CCID_Data_Setup+0x9c>)
 8002e56:	e7e5      	b.n	8002e24 <USB_CCID_Data_Setup+0x4c>
 8002e58:	20000910 	.word	0x20000910
 8002e5c:	08002f15 	.word	0x08002f15
 8002e60:	08002ea1 	.word	0x08002ea1
 8002e64:	08002e89 	.word	0x08002e89
 8002e68:	200004d8 	.word	0x200004d8
 8002e6c:	08002efd 	.word	0x08002efd
 8002e70:	08002ee5 	.word	0x08002ee5
 8002e74:	08002f21 	.word	0x08002f21

08002e78 <USB_CCID_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8002e78:	b109      	cbz	r1, 8002e7e <USB_CCID_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8002e7a:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  } 
  return USB_SUCCESS;
}
 8002e7c:	4770      	bx	lr
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
  }
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
 8002e7e:	2801      	cmp	r0, #1
 8002e80:	bf8c      	ite	hi
 8002e82:	2002      	movhi	r0, #2
 8002e84:	2000      	movls	r0, #0
 8002e86:	4770      	bx	lr

08002e88 <Keyboard_GetProtocolValue>:
* Output         : None.
* Return         : address of the protocol value.
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
 8002e88:	b108      	cbz	r0, 8002e8e <Keyboard_GetProtocolValue+0x6>
    pInformation->Ctrl_Info.Usb_wLength = 1;
    return NULL;
  }
  else
  {
    return (uint8_t *)(&ProtocolValue);
 8002e8a:	4803      	ldr	r0, [pc, #12]	; (8002e98 <Keyboard_GetProtocolValue+0x10>)
  }
}
 8002e8c:	4770      	bx	lr
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1;
 8002e8e:	4903      	ldr	r1, [pc, #12]	; (8002e9c <Keyboard_GetProtocolValue+0x14>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	680b      	ldr	r3, [r1, #0]
 8002e94:	821a      	strh	r2, [r3, #16]
    return NULL;
 8002e96:	4770      	bx	lr
 8002e98:	200007bc 	.word	0x200007bc
 8002e9c:	20000910 	.word	0x20000910

08002ea0 <Keyboard_GetReport_Feature>:




uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{
 8002ea0:	b470      	push	{r4, r5, r6}

      if (Length == 0)
 8002ea2:	b190      	cbz	r0, 8002eca <Keyboard_GetReport_Feature+0x2a>
		//HID_GetReport_Value[1] = 0xAD; 
		//HID_GetReport_Value[2] = 0xBE;                         
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
 8002ea4:	4e0b      	ldr	r6, [pc, #44]	; (8002ed4 <Keyboard_GetReport_Feature+0x34>)
 8002ea6:	4d0c      	ldr	r5, [pc, #48]	; (8002ed8 <Keyboard_GetReport_Feature+0x38>)
 8002ea8:	4634      	mov	r4, r6
 8002eaa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002eac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002eae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002eb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002eb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002eb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002eb6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002eba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002ebe:	4807      	ldr	r0, [pc, #28]	; (8002edc <Keyboard_GetReport_Feature+0x3c>)
 8002ec0:	7802      	ldrb	r2, [r0, #0]
		
		
		
		
        return HID_GetReport_Value;
 8002ec2:	4630      	mov	r0, r6
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002ec4:	7032      	strb	r2, [r6, #0]
		
		
		
        return HID_GetReport_Value;
      }
}
 8002ec6:	bc70      	pop	{r4, r5, r6}
 8002ec8:	4770      	bx	lr
uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{

      if (Length == 0)
      {
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 8002eca:	4905      	ldr	r1, [pc, #20]	; (8002ee0 <Keyboard_GetReport_Feature+0x40>)
 8002ecc:	2240      	movs	r2, #64	; 0x40
 8002ece:	680b      	ldr	r3, [r1, #0]
 8002ed0:	821a      	strh	r2, [r3, #16]
        return NULL;
 8002ed2:	e7f8      	b.n	8002ec6 <Keyboard_GetReport_Feature+0x26>
 8002ed4:	2000081c 	.word	0x2000081c
 8002ed8:	2000085c 	.word	0x2000085c
 8002edc:	20000264 	.word	0x20000264
 8002ee0:	20000910 	.word	0x20000910

08002ee4 <Keyboard_SetReport_Feature>:


uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
 8002ee4:	b108      	cbz	r0, 8002eea <Keyboard_SetReport_Feature+0x6>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
        return NULL;
      } else {
        return HID_SetReport_Value;
 8002ee6:	4803      	ldr	r0, [pc, #12]	; (8002ef4 <Keyboard_SetReport_Feature+0x10>)
      }
  
}
 8002ee8:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 8002eea:	4903      	ldr	r1, [pc, #12]	; (8002ef8 <Keyboard_SetReport_Feature+0x14>)
 8002eec:	2240      	movs	r2, #64	; 0x40
 8002eee:	680b      	ldr	r3, [r1, #0]
 8002ef0:	821a      	strh	r2, [r3, #16]
        return NULL;
 8002ef2:	4770      	bx	lr
 8002ef4:	2000077c 	.word	0x2000077c
 8002ef8:	20000910 	.word	0x20000910

08002efc <Keyboard_SetReport_Output>:
}

uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
 8002efc:	b108      	cbz	r0, 8002f02 <Keyboard_SetReport_Output+0x6>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
        return NULL;
      } else {
        return HID_SetReport_Value;
 8002efe:	4803      	ldr	r0, [pc, #12]	; (8002f0c <Keyboard_SetReport_Output+0x10>)
      }
  
}
 8002f00:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
 8002f02:	4903      	ldr	r1, [pc, #12]	; (8002f10 <Keyboard_SetReport_Output+0x14>)
 8002f04:	2201      	movs	r2, #1
 8002f06:	680b      	ldr	r3, [r1, #0]
 8002f08:	821a      	strh	r2, [r3, #16]
        return NULL;
 8002f0a:	4770      	bx	lr
 8002f0c:	2000077c 	.word	0x2000077c
 8002f10:	20000910 	.word	0x20000910

08002f14 <Keyboard_GetHIDDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetHIDDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Hid_Descriptor);
 8002f14:	f240 0110 	movw	r1, #16
 8002f18:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002f1c:	f005 b914 	b.w	8008148 <Standard_GetDescriptorData>

08002f20 <Keyboard_GetReportDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetReportDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Report_Descriptor);
 8002f20:	4901      	ldr	r1, [pc, #4]	; (8002f28 <Keyboard_GetReportDescriptor+0x8>)
 8002f22:	f005 b911 	b.w	8008148 <Standard_GetDescriptorData>
 8002f26:	bf00      	nop
 8002f28:	20000018 	.word	0x20000018

08002f2c <USB_CCID_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8002f2c:	4905      	ldr	r1, [pc, #20]	; (8002f44 <USB_CCID_GetStringDescriptor+0x18>)
 8002f2e:	680b      	ldr	r3, [r1, #0]
 8002f30:	78db      	ldrb	r3, [r3, #3]

  if (wValue0 > 5)
 8002f32:	2b05      	cmp	r3, #5
 8002f34:	d804      	bhi.n	8002f40 <USB_CCID_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 8002f36:	4a04      	ldr	r2, [pc, #16]	; (8002f48 <USB_CCID_GetStringDescriptor+0x1c>)
 8002f38:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002f3c:	f005 b904 	b.w	8008148 <Standard_GetDescriptorData>
  }
}
 8002f40:	2000      	movs	r0, #0
 8002f42:	4770      	bx	lr
 8002f44:	20000910 	.word	0x20000910
 8002f48:	20000118 	.word	0x20000118

08002f4c <USB_CCID_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 8002f4c:	f240 132c 	movw	r3, #300	; 0x12c
 8002f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f54:	6819      	ldr	r1, [r3, #0]
 8002f56:	f005 b8f7 	b.w	8008148 <Standard_GetDescriptorData>
 8002f5a:	bf00      	nop

08002f5c <USB_CCID_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 8002f5c:	f240 1330 	movw	r3, #304	; 0x130
 8002f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f64:	6819      	ldr	r1, [r3, #0]
 8002f66:	f005 b8ef 	b.w	8008148 <Standard_GetDescriptorData>
 8002f6a:	bf00      	nop

08002f6c <USB_CCID_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
 8002f6c:	b570      	push	{r4, r5, r6, lr}
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002f6e:	f640 1c08 	movw	ip, #2312	; 0x908
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002f72:	f640 1e10 	movw	lr, #2320	; 0x910
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002f76:	f24b 2438 	movw	r4, #45624	; 0xb238
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002f7a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002f7e:	f2c2 0e00 	movt	lr, #8192	; 0x2000
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002f82:	f6c0 0400 	movt	r4, #2048	; 0x800
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002f86:	f8de 0000 	ldr.w	r0, [lr]
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002f8a:	f8dc 6000 	ldr.w	r6, [ip]
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002f8e:	79e5      	ldrb	r5, [r4, #7]
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002f90:	2400      	movs	r4, #0
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002f92:	7245      	strb	r5, [r0, #9]
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002f94:	72b4      	strb	r4, [r6, #10]
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002f96:	72c4      	strb	r4, [r0, #11]
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002f98:	4620      	mov	r0, r4
 8002f9a:	f005 fddb 	bl	8008b54 <SetBTABLE>

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fa4:	f005 fdf8 	bl	8008b98 <SetEPType>

  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002fa8:	f240 1634 	movw	r6, #308	; 0x134
  SetBTABLE(BTABLE_ADDRESS);

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);

  SetEPTxStatus(ENDP0, EP_TX_NAK);
 8002fac:	2120      	movs	r1, #32
 8002fae:	4620      	mov	r0, r4
 8002fb0:	f005 fe0a 	bl	8008bc8 <SetEPTxStatus>
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002fb4:	f2c2 0600 	movt	r6, #8192	; 0x2000

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);

  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
 8002fb8:	2118      	movs	r1, #24
 8002fba:	4620      	mov	r0, r4
 8002fbc:	f005 ff6e 	bl	8008e9c <SetEPRxAddr>
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002fc0:	6831      	ldr	r1, [r6, #0]
 8002fc2:	4620      	mov	r0, r4
 8002fc4:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 8002fc8:	f005 ffc6 	bl	8008f58 <SetEPRxCount>
  SetEPTxAddr  (ENDP0, CCID_ENDP0_TXADDR);
 8002fcc:	2158      	movs	r1, #88	; 0x58
 8002fce:	4620      	mov	r0, r4
 8002fd0:	f005 ff50 	bl	8008e74 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8002fd4:	4620      	mov	r0, r4
 8002fd6:	f005 fe89 	bl	8008cec <Clear_Status_Out>
  SetEPRxValid (ENDP0);
 8002fda:	4620      	mov	r0, r4
 8002fdc:	f005 fe5e 	bl	8008c9c <SetEPRxValid>

/* Initialize Endpoint 1 */
  SetEPType    (ENDP1, EP_INTERRUPT);
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002fe6:	f005 fdd7 	bl	8008b98 <SetEPType>
  SetEPTxAddr  (ENDP1, CCID_ENDP1_TXADDR);
 8002fea:	2001      	movs	r0, #1
 8002fec:	2198      	movs	r1, #152	; 0x98
 8002fee:	f005 ff41 	bl	8008e74 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	2120      	movs	r1, #32
 8002ff6:	f005 fde7 	bl	8008bc8 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8002ffa:	2001      	movs	r0, #1
 8002ffc:	4621      	mov	r1, r4
 8002ffe:	f005 fdfd 	bl	8008bfc <SetEPRxStatus>

/* Initialize Endpoint 2 */
  SetEPType    (ENDP2, EP_BULK);
 8003002:	2002      	movs	r0, #2
 8003004:	4621      	mov	r1, r4
 8003006:	f005 fdc7 	bl	8008b98 <SetEPType>

  SetEPRxAddr  (ENDP2, CCID_ENDP2_RXADDR);
 800300a:	2002      	movs	r0, #2
 800300c:	21d8      	movs	r1, #216	; 0xd8
 800300e:	f005 ff45 	bl	8008e9c <SetEPRxAddr>
  SetEPRxCount (ENDP2, Device_Property->MaxPacketSize);
 8003012:	6832      	ldr	r2, [r6, #0]
 8003014:	2002      	movs	r0, #2
 8003016:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 800301a:	f005 ff9d 	bl	8008f58 <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 800301e:	2002      	movs	r0, #2
 8003020:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003024:	f005 fdea 	bl	8008bfc <SetEPRxStatus>

  SetEPTxAddr  (ENDP2, CCID_ENDP2_TXADDR);
 8003028:	2002      	movs	r0, #2
 800302a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800302e:	f005 ff21 	bl	8008e74 <SetEPTxAddr>
  SetEPTxCount (ENDP2, Device_Property->MaxPacketSize);
 8003032:	6833      	ldr	r3, [r6, #0]
 8003034:	2002      	movs	r0, #2
 8003036:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 800303a:	f005 ff67 	bl	8008f0c <SetEPTxCount>
  SetEPTxStatus(ENDP2, EP_TX_VALID);
 800303e:	2002      	movs	r0, #2
 8003040:	2130      	movs	r1, #48	; 0x30
 8003042:	f005 fdc1 	bl	8008bc8 <SetEPTxStatus>

/* Initialize Endpoint 4 */
  SetEPType(ENDP4, EP_INTERRUPT);
 8003046:	2004      	movs	r0, #4
 8003048:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800304c:	f005 fda4 	bl	8008b98 <SetEPType>
  SetEPTxAddr(ENDP4, ENDP4_TXADDR);
 8003050:	2004      	movs	r0, #4
 8003052:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8003056:	f005 ff0d 	bl	8008e74 <SetEPTxAddr>
  //SetEPTxCount(ENDP4, 8);
  SetEPRxStatus(ENDP4, EP_RX_DIS);
 800305a:	2004      	movs	r0, #4
 800305c:	4621      	mov	r1, r4
 800305e:	f005 fdcd 	bl	8008bfc <SetEPRxStatus>
  SetEPTxStatus(ENDP4, EP_TX_NAK);
 8003062:	2004      	movs	r0, #4
 8003064:	2120      	movs	r1, #32
 8003066:	f005 fdaf 	bl	8008bc8 <SetEPTxStatus>
  
/* */
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 800306a:	6835      	ldr	r5, [r6, #0]
 800306c:	4620      	mov	r0, r4
 800306e:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8003072:	f005 ff71 	bl	8008f58 <SetEPRxCount>
  SetEPRxValid (ENDP0);
 8003076:	4620      	mov	r0, r4
 8003078:	f005 fe10 	bl	8008c9c <SetEPRxValid>

/* Set the device to response on default address */
  SetDeviceAddress(0);
 800307c:	4620      	mov	r0, r4
 800307e:	f005 facd 	bl	800861c <SetDeviceAddress>

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8003082:	f245 3655 	movw	r6, #21333	; 0x5355
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8003086:	f240 5028 	movw	r0, #1320	; 0x528

  CBW.dSignature = BOT_CBW_SIGNATURE;
 800308a:	f640 5120 	movw	r1, #3360	; 0xd20
  Bot_State      = BOT_IDLE;
 800308e:	f640 5242 	movw	r2, #3394	; 0xd42

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8003092:	f240 0300 	movw	r3, #0
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8003096:	2501      	movs	r5, #1
 8003098:	f2c2 0000 	movt	r0, #8192	; 0x2000

  CBW.dSignature = BOT_CBW_SIGNATURE;
 800309c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80030a0:	f2c4 3642 	movt	r6, #17218	; 0x4342
  Bot_State      = BOT_IDLE;
 80030a4:	f2c2 0200 	movt	r2, #8192	; 0x2000

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 80030a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 80030ac:	6005      	str	r5, [r0, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
 80030ae:	600e      	str	r6, [r1, #0]
  Bot_State      = BOT_IDLE;
 80030b0:	7014      	strb	r4, [r2, #0]

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 80030b2:	601d      	str	r5, [r3, #0]
}
 80030b4:	bd70      	pop	{r4, r5, r6, pc}
 80030b6:	bf00      	nop

080030b8 <USB_CCID_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_init(void)
{
 80030b8:	b538      	push	{r3, r4, r5, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 80030ba:	f640 1410 	movw	r4, #2320	; 0x910
 80030be:	f2c2 0400 	movt	r4, #8192	; 0x2000
void USB_CCID_init(void)
{

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 80030c2:	f7fd f9e1 	bl	8000488 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 80030c6:	6825      	ldr	r5, [r4, #0]
 80030c8:	2400      	movs	r4, #0
 80030ca:	72ac      	strb	r4, [r5, #10]

  /* Connect the device */
  PowerOn();
 80030cc:	f007 fb8a 	bl	800a7e4 <PowerOn>


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80030d0:	f645 4544 	movw	r5, #23620	; 0x5c44
  wInterrupt_Mask = IMR_MSK;
 80030d4:	f640 1214 	movw	r2, #2324	; 0x914
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80030d8:	f645 4140 	movw	r1, #23616	; 0x5c40

  bDeviceState = UNCONNECTED;
 80030dc:	f240 5328 	movw	r3, #1320	; 0x528


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 80030e0:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80030e4:	f2c4 0500 	movt	r5, #16384	; 0x4000
  wInterrupt_Mask = IMR_MSK;
 80030e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80030ec:	f2c4 0100 	movt	r1, #16384	; 0x4000

  bDeviceState = UNCONNECTED;
 80030f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80030f4:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 80030f6:	8010      	strh	r0, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80030f8:	6008      	str	r0, [r1, #0]

  bDeviceState = UNCONNECTED;
 80030fa:	601c      	str	r4, [r3, #0]
}
 80030fc:	bd38      	pop	{r3, r4, r5, pc}
 80030fe:	bf00      	nop

08003100 <USB_CCID_Status_In>:
volatile uint8_t numLockClicked=0;
volatile uint8_t capsLockClicked=0;
volatile uint8_t scrollLockClicked=0;

void USB_CCID_Status_In(void)
{
 8003100:	b4f0      	push	{r4, r5, r6, r7}
 if (Request == SET_REPORT)                        // SET_REPORT completion
 8003102:	4c35      	ldr	r4, [pc, #212]	; (80031d8 <USB_CCID_Status_In+0xd8>)
 8003104:	7823      	ldrb	r3, [r4, #0]
 8003106:	2b09      	cmp	r3, #9
 8003108:	d001      	beq.n	800310e <USB_CCID_Status_In+0xe>
	}
	RequestType=0;
  }

  return;
}
 800310a:	bcf0      	pop	{r4, r5, r6, r7}
 800310c:	4770      	bx	lr
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
 800310e:	7863      	ldrb	r3, [r4, #1]

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 8003110:	2200      	movs	r2, #0
	
	if (RequestType==HID_OUTPUT){
 8003112:	2b02      	cmp	r3, #2

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 8003114:	7022      	strb	r2, [r4, #0]
	
	if (RequestType==HID_OUTPUT){
 8003116:	d018      	beq.n	800314a <USB_CCID_Status_In+0x4a>
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
 8003118:	2b03      	cmp	r3, #3
 800311a:	d002      	beq.n	8003122 <USB_CCID_Status_In+0x22>
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 800311c:	2300      	movs	r3, #0
 800311e:	7063      	strb	r3, [r4, #1]
 8003120:	e7f3      	b.n	800310a <USB_CCID_Status_In+0xa>
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
 8003122:	4a2e      	ldr	r2, [pc, #184]	; (80031dc <USB_CCID_Status_In+0xdc>)
 8003124:	7810      	ldrb	r0, [r2, #0]
 8003126:	2800      	cmp	r0, #0
 8003128:	d1f8      	bne.n	800311c <USB_CCID_Status_In+0x1c>
	device_status=STATUS_RECEIVED_REPORT;	
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 800312a:	4d2d      	ldr	r5, [pc, #180]	; (80031e0 <USB_CCID_Status_In+0xe0>)
 800312c:	4e2d      	ldr	r6, [pc, #180]	; (80031e4 <USB_CCID_Status_In+0xe4>)
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
	device_status=STATUS_RECEIVED_REPORT;	
 800312e:	7013      	strb	r3, [r2, #0]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 8003130:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003132:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003134:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003136:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003138:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800313a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800313c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003140:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 8003144:	2300      	movs	r3, #0
 8003146:	7063      	strb	r3, [r4, #1]
 8003148:	e7df      	b.n	800310a <USB_CCID_Status_In+0xa>
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
	
	uint8_t LEDState=HID_SetReport_Value[0];
 800314a:	4826      	ldr	r0, [pc, #152]	; (80031e4 <USB_CCID_Status_In+0xe4>)

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
 800314c:	78a1      	ldrb	r1, [r4, #2]
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
	
	uint8_t LEDState=HID_SetReport_Value[0];
 800314e:	7800      	ldrb	r0, [r0, #0]

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
 8003150:	4041      	eors	r1, r0
 8003152:	07cb      	lsls	r3, r1, #31
 8003154:	d50e      	bpl.n	8003174 <USB_CCID_Status_In+0x74>
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
 8003156:	4d24      	ldr	r5, [pc, #144]	; (80031e8 <USB_CCID_Status_In+0xe8>)
 8003158:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800315c:	e9d5 6700 	ldrd	r6, r7, [r5]
 8003160:	1ab2      	subs	r2, r6, r2
 8003162:	eb67 0303 	sbc.w	r3, r7, r3
 8003166:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 800316a:	f173 0500 	sbcs.w	r5, r3, #0
 800316e:	d32f      	bcc.n	80031d0 <USB_CCID_Status_In+0xd0>
		numLockClicked=1;
		}	
		lastNumLockChange=currentTime;
 8003170:	e9c4 6702 	strd	r6, r7, [r4, #8]
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
 8003174:	078a      	lsls	r2, r1, #30
 8003176:	d50d      	bpl.n	8003194 <USB_CCID_Status_In+0x94>
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
 8003178:	4e1b      	ldr	r6, [pc, #108]	; (80031e8 <USB_CCID_Status_In+0xe8>)
 800317a:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800317e:	cec0      	ldmia	r6, {r6, r7}
 8003180:	1ab2      	subs	r2, r6, r2
 8003182:	eb67 0303 	sbc.w	r3, r7, r3
 8003186:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 800318a:	f173 0500 	sbcs.w	r5, r3, #0
 800318e:	d31a      	bcc.n	80031c6 <USB_CCID_Status_In+0xc6>
		capsLockClicked=1;
		}	
		lastCapsLockChange=currentTime;
 8003190:	e9c4 6706 	strd	r6, r7, [r4, #24]
	}
	
		if ((lastLEDState&SCROLL_LOCK_LED)!=(LEDState&SCROLL_LOCK_LED)){//numlock changed	
 8003194:	074b      	lsls	r3, r1, #29
 8003196:	d512      	bpl.n	80031be <USB_CCID_Status_In+0xbe>
		if ((currentTime-lastScrollLockChange)<DOUBLE_CLICK_TIME){
 8003198:	4f13      	ldr	r7, [pc, #76]	; (80031e8 <USB_CCID_Status_In+0xe8>)
 800319a:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 800319e:	e9d7 6700 	ldrd	r6, r7, [r7]
 80031a2:	1ab2      	subs	r2, r6, r2
 80031a4:	eb67 0303 	sbc.w	r3, r7, r3
 80031a8:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80031ac:	f173 0100 	sbcs.w	r1, r3, #0
 80031b0:	d203      	bcs.n	80031ba <USB_CCID_Status_In+0xba>
		scrollLockClicked=1;
 80031b2:	4a09      	ldr	r2, [pc, #36]	; (80031d8 <USB_CCID_Status_In+0xd8>)
 80031b4:	2101      	movs	r1, #1
 80031b6:	f882 1030 	strb.w	r1, [r2, #48]	; 0x30
		}	
		lastScrollLockChange=currentTime;
 80031ba:	e9c4 670a 	strd	r6, r7, [r4, #40]	; 0x28
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 80031be:	2300      	movs	r3, #0
		scrollLockClicked=1;
		}	
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
 80031c0:	70a0      	strb	r0, [r4, #2]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 80031c2:	7063      	strb	r3, [r4, #1]
 80031c4:	e7a1      	b.n	800310a <USB_CCID_Status_In+0xa>
		lastNumLockChange=currentTime;
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
		capsLockClicked=1;
 80031c6:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <USB_CCID_Status_In+0xd8>)
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2020 	strb.w	r2, [r3, #32]
 80031ce:	e7df      	b.n	8003190 <USB_CCID_Status_In+0x90>
	
	uint8_t LEDState=HID_SetReport_Value[0];

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
		numLockClicked=1;
 80031d0:	2301      	movs	r3, #1
 80031d2:	7423      	strb	r3, [r4, #16]
 80031d4:	e7cc      	b.n	8003170 <USB_CCID_Status_In+0x70>
 80031d6:	bf00      	nop
 80031d8:	200004d8 	.word	0x200004d8
 80031dc:	20000264 	.word	0x20000264
 80031e0:	2000089c 	.word	0x2000089c
 80031e4:	2000077c 	.word	0x2000077c
 80031e8:	20000268 	.word	0x20000268

080031ec <USB_CCID_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Storage_SetConfiguration(void)
{
 80031ec:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 80031ee:	490b      	ldr	r1, [pc, #44]	; (800321c <USB_CCID_Storage_SetConfiguration+0x30>)
 80031f0:	6808      	ldr	r0, [r1, #0]
 80031f2:	7a83      	ldrb	r3, [r0, #10]
 80031f4:	b18b      	cbz	r3, 800321a <USB_CCID_Storage_SetConfiguration+0x2e>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 80031f6:	4a0a      	ldr	r2, [pc, #40]	; (8003220 <USB_CCID_Storage_SetConfiguration+0x34>)
 80031f8:	2105      	movs	r1, #5
 80031fa:	6011      	str	r1, [r2, #0]

    ClearDTOG_TX(ENDP1);
 80031fc:	2001      	movs	r0, #1
 80031fe:	f005 fe0f 	bl	8008e20 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8003202:	2002      	movs	r0, #2
 8003204:	f005 fdfa 	bl	8008dfc <ClearDTOG_RX>
    ClearDTOG_TX(ENDP2);
 8003208:	2002      	movs	r0, #2
 800320a:	f005 fe09 	bl	8008e20 <ClearDTOG_TX>
	//ClearDTOG_TX(ENDP3);
	ClearDTOG_TX(ENDP4);
 800320e:	2004      	movs	r0, #4
 8003210:	f005 fe06 	bl	8008e20 <ClearDTOG_TX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <USB_CCID_Storage_SetConfiguration+0x38>)
 8003216:	2200      	movs	r2, #0
 8003218:	701a      	strb	r2, [r3, #0]
 800321a:	bd08      	pop	{r3, pc}
 800321c:	20000910 	.word	0x20000910
 8003220:	20000528 	.word	0x20000528
 8003224:	20000d42 	.word	0x20000d42

08003228 <USB_CCID_NoData_Setup>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8003228:	4b08      	ldr	r3, [pc, #32]	; (800324c <USB_CCID_NoData_Setup+0x24>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	7819      	ldrb	r1, [r3, #0]
 800322e:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8003232:	2a21      	cmp	r2, #33	; 0x21
 8003234:	d001      	beq.n	800323a <USB_CCID_NoData_Setup+0x12>
    return Keyboard_SetProtocol();
  }

  else
  {
    return USB_UNSUPPORT;
 8003236:	2002      	movs	r0, #2
 8003238:	4770      	bx	lr
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
 800323a:	280b      	cmp	r0, #11
 800323c:	d001      	beq.n	8003242 <USB_CCID_NoData_Setup+0x1a>
    return Keyboard_SetProtocol();
  }

  else
  {
    return USB_UNSUPPORT;
 800323e:	2002      	movs	r0, #2
  }


//  return USB_UNSUPPORT;			
}
 8003240:	4770      	bx	lr
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 8003242:	78da      	ldrb	r2, [r3, #3]
 8003244:	4902      	ldr	r1, [pc, #8]	; (8003250 <USB_CCID_NoData_Setup+0x28>)
 8003246:	2000      	movs	r0, #0
 8003248:	600a      	str	r2, [r1, #0]
 800324a:	4770      	bx	lr
 800324c:	20000910 	.word	0x20000910
 8003250:	200007bc 	.word	0x200007bc

08003254 <USB_CCID_Get_Max_Lun>:
* Return         : None.
*******************************************************************************/

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 8003254:	b108      	cbz	r0, 800325a <USB_CCID_Get_Max_Lun+0x6>
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 8003256:	4803      	ldr	r0, [pc, #12]	; (8003264 <USB_CCID_Get_Max_Lun+0x10>)
  }
}
 8003258:	4770      	bx	lr

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
 800325a:	4903      	ldr	r1, [pc, #12]	; (8003268 <USB_CCID_Get_Max_Lun+0x14>)
 800325c:	2201      	movs	r2, #1
 800325e:	680b      	ldr	r3, [r1, #0]
 8003260:	821a      	strh	r2, [r3, #16]
    return 0;
 8003262:	4770      	bx	lr
 8003264:	2000050c 	.word	0x2000050c
 8003268:	20000910 	.word	0x20000910

0800326c <Keyboard_SetProtocol>:
* Output         : None.
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 800326c:	f640 1110 	movw	r1, #2320	; 0x910
 8003270:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003274:	6808      	ldr	r0, [r1, #0]
  ProtocolValue = wValue0;
 8003276:	f240 73bc 	movw	r3, #1980	; 0x7bc
 800327a:	78c2      	ldrb	r2, [r0, #3]
 800327c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003280:	601a      	str	r2, [r3, #0]
  return USB_SUCCESS;
}
 8003282:	2000      	movs	r0, #0
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop

08003288 <Mass_Storage_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8003288:	f240 5328 	movw	r3, #1320	; 0x528
 800328c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003290:	2204      	movs	r2, #4
 8003292:	601a      	str	r2, [r3, #0]
}
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop

08003298 <MASS_Status_In>:
* Return         : None.
*******************************************************************************/
void MASS_Status_In(void)
{
  return;
}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <MASS_Status_Out>:
* Return         : None.
*******************************************************************************/
void MASS_Status_Out(void)
{
  return;
}
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop

080032a0 <MASS_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 80032a0:	b109      	cbz	r1, 80032a6 <MASS_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 80032a2:	2002      	movs	r0, #2
  else if (Interface > 0)
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  }
  return USB_SUCCESS;
}
 80032a4:	4770      	bx	lr
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
  }
  else if (Interface > 0)
 80032a6:	2800      	cmp	r0, #0
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
 80032a8:	bf18      	it	ne
 80032aa:	2002      	movne	r0, #2
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop

080032b0 <Get_Max_Lun>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 80032b0:	b108      	cbz	r0, 80032b6 <Get_Max_Lun+0x6>
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 80032b2:	4803      	ldr	r0, [pc, #12]	; (80032c0 <Get_Max_Lun+0x10>)
  }
}
 80032b4:	4770      	bx	lr
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 80032b6:	4903      	ldr	r1, [pc, #12]	; (80032c4 <Get_Max_Lun+0x14>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	680b      	ldr	r3, [r1, #0]
 80032bc:	821a      	strh	r2, [r3, #16]
    return 0;
 80032be:	4770      	bx	lr
 80032c0:	20000510 	.word	0x20000510
 80032c4:	20000910 	.word	0x20000910

080032c8 <MASS_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 80032c8:	4905      	ldr	r1, [pc, #20]	; (80032e0 <MASS_GetStringDescriptor+0x18>)
 80032ca:	680b      	ldr	r3, [r1, #0]
 80032cc:	78db      	ldrb	r3, [r3, #3]

  if (wValue0 > 5)
 80032ce:	2b05      	cmp	r3, #5
 80032d0:	d804      	bhi.n	80032dc <MASS_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 80032d2:	4a04      	ldr	r2, [pc, #16]	; (80032e4 <MASS_GetStringDescriptor+0x1c>)
 80032d4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032d8:	f004 bf36 	b.w	8008148 <Standard_GetDescriptorData>
  }
}
 80032dc:	2000      	movs	r0, #0
 80032de:	4770      	bx	lr
 80032e0:	20000910 	.word	0x20000910
 80032e4:	20000118 	.word	0x20000118

080032e8 <MASS_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 80032e8:	f240 1318 	movw	r3, #280	; 0x118
 80032ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032f0:	6959      	ldr	r1, [r3, #20]
 80032f2:	f004 bf29 	b.w	8008148 <Standard_GetDescriptorData>
 80032f6:	bf00      	nop

080032f8 <MASS_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 80032f8:	f240 1318 	movw	r3, #280	; 0x118
 80032fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003300:	6999      	ldr	r1, [r3, #24]
 8003302:	f004 bf21 	b.w	8008148 <Standard_GetDescriptorData>
 8003306:	bf00      	nop

08003308 <Mass_Storage_ClearFeature>:
*******************************************************************************/
void Mass_Storage_ClearFeature(void)
{
  /* when the host send a CBW with invalid signature or invalid length the two
     Endpoints (IN & OUT) shall stall until receiving a Mass Storage Reset     */
  if (CBW.dSignature != BOT_CBW_SIGNATURE)
 8003308:	4805      	ldr	r0, [pc, #20]	; (8003320 <Mass_Storage_ClearFeature+0x18>)
 800330a:	f245 3355 	movw	r3, #21333	; 0x5355
 800330e:	6802      	ldr	r2, [r0, #0]
 8003310:	f2c4 3342 	movt	r3, #17218	; 0x4342
 8003314:	429a      	cmp	r2, r3
 8003316:	d002      	beq.n	800331e <Mass_Storage_ClearFeature+0x16>
    Bot_Abort(BOTH_DIR);
 8003318:	2002      	movs	r0, #2
 800331a:	f007 ba43 	b.w	800a7a4 <Bot_Abort>
 800331e:	4770      	bx	lr
 8003320:	20000d20 	.word	0x20000d20

08003324 <MASS_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
 8003324:	b538      	push	{r3, r4, r5, lr}
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 8003326:	f640 1c10 	movw	ip, #2320	; 0x910
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 800332a:	f640 1e08 	movw	lr, #2312	; 0x908

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 800332e:	f24b 3438 	movw	r4, #45880	; 0xb338
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8003332:	f2c2 0e00 	movt	lr, #8192	; 0x2000

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 8003336:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 800333a:	f6c0 0400 	movt	r4, #2048	; 0x800
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 800333e:	f8de 1000 	ldr.w	r1, [lr]

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 8003342:	f8dc 0000 	ldr.w	r0, [ip]
 8003346:	79e5      	ldrb	r5, [r4, #7]
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8003348:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 800334a:	7245      	strb	r5, [r0, #9]
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 800334c:	728c      	strb	r4, [r1, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 800334e:	4620      	mov	r0, r4
 8003350:	f005 fc00 	bl	8008b54 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8003354:	4620      	mov	r0, r4
 8003356:	f44f 7100 	mov.w	r1, #512	; 0x200
 800335a:	f005 fc1d 	bl	8008b98 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 800335e:	f240 1518 	movw	r5, #280	; 0x118

  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_NAK);
 8003362:	2120      	movs	r1, #32
 8003364:	4620      	mov	r0, r4
 8003366:	f005 fc2f 	bl	8008bc8 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 800336a:	f2c2 0500 	movt	r5, #8192	; 0x2000
  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 800336e:	2118      	movs	r1, #24
 8003370:	4620      	mov	r0, r4
 8003372:	f005 fd93 	bl	8008e9c <SetEPRxAddr>
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8003376:	69ea      	ldr	r2, [r5, #28]
 8003378:	4620      	mov	r0, r4
 800337a:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 800337e:	f005 fdeb 	bl	8008f58 <SetEPRxCount>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8003382:	2158      	movs	r1, #88	; 0x58
 8003384:	4620      	mov	r0, r4
 8003386:	f005 fd75 	bl	8008e74 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 800338a:	4620      	mov	r0, r4
 800338c:	f005 fcae 	bl	8008cec <Clear_Status_Out>
  SetEPRxValid(ENDP0);
 8003390:	4620      	mov	r0, r4
 8003392:	f005 fc83 	bl	8008c9c <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8003396:	2001      	movs	r0, #1
 8003398:	4621      	mov	r1, r4
 800339a:	f005 fbfd 	bl	8008b98 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 800339e:	2001      	movs	r0, #1
 80033a0:	2198      	movs	r1, #152	; 0x98
 80033a2:	f005 fd67 	bl	8008e74 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 80033a6:	2001      	movs	r0, #1
 80033a8:	2120      	movs	r1, #32
 80033aa:	f005 fc0d 	bl	8008bc8 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 80033ae:	2001      	movs	r0, #1
 80033b0:	4621      	mov	r1, r4
 80033b2:	f005 fc23 	bl	8008bfc <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_BULK);
 80033b6:	2002      	movs	r0, #2
 80033b8:	4621      	mov	r1, r4
 80033ba:	f005 fbed 	bl	8008b98 <SetEPType>
  SetEPRxAddr(ENDP2, ENDP2_RXADDR);
 80033be:	2002      	movs	r0, #2
 80033c0:	21d8      	movs	r1, #216	; 0xd8
 80033c2:	f005 fd6b 	bl	8008e9c <SetEPRxAddr>
  SetEPRxCount(ENDP2, Device_Property->MaxPacketSize);
 80033c6:	69eb      	ldr	r3, [r5, #28]
 80033c8:	2002      	movs	r0, #2
 80033ca:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 80033ce:	f005 fdc3 	bl	8008f58 <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 80033d2:	2002      	movs	r0, #2
 80033d4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80033d8:	f005 fc10 	bl	8008bfc <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_DIS);
 80033dc:	2002      	movs	r0, #2
 80033de:	4621      	mov	r1, r4
 80033e0:	f005 fbf2 	bl	8008bc8 <SetEPTxStatus>


  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 80033e4:	69ed      	ldr	r5, [r5, #28]
 80033e6:	4620      	mov	r0, r4
 80033e8:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 80033ec:	f005 fdb4 	bl	8008f58 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 80033f0:	4620      	mov	r0, r4
 80033f2:	f005 fc53 	bl	8008c9c <SetEPRxValid>

  /* Set the device to response on default address */
  SetDeviceAddress(0);
 80033f6:	4620      	mov	r0, r4
 80033f8:	f005 f910 	bl	800861c <SetDeviceAddress>

  bDeviceState = ATTACHED;
 80033fc:	f240 5128 	movw	r1, #1320	; 0x528

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8003400:	f640 5220 	movw	r2, #3360	; 0xd20
 8003404:	f245 3055 	movw	r0, #21333	; 0x5355
  Bot_State = BOT_IDLE;
 8003408:	f640 5342 	movw	r3, #3394	; 0xd42
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 800340c:	f2c2 0100 	movt	r1, #8192	; 0x2000

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8003410:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003414:	f2c4 3042 	movt	r0, #17218	; 0x4342
  Bot_State = BOT_IDLE;
 8003418:	f2c2 0300 	movt	r3, #8192	; 0x2000
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 800341c:	2501      	movs	r5, #1
 800341e:	600d      	str	r5, [r1, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8003420:	6010      	str	r0, [r2, #0]
  Bot_State = BOT_IDLE;
 8003422:	701c      	strb	r4, [r3, #0]
}
 8003424:	bd38      	pop	{r3, r4, r5, pc}
 8003426:	bf00      	nop

08003428 <MASS_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_init()
{
 8003428:	b538      	push	{r3, r4, r5, lr}
  /* Update the serial number string descriptor with the data from the unique	ID*/
  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 800342a:	f640 1410 	movw	r4, #2320	; 0x910
 800342e:	f2c2 0400 	movt	r4, #8192	; 0x2000
* Return         : None.
*******************************************************************************/
void MASS_init()
{
  /* Update the serial number string descriptor with the data from the unique	ID*/
  Get_SerialNum();
 8003432:	f7fd f829 	bl	8000488 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8003436:	6825      	ldr	r5, [r4, #0]
 8003438:	2400      	movs	r4, #0
 800343a:	72ac      	strb	r4, [r5, #10]
  /* Connect the device */
  PowerOn();
 800343c:	f007 f9d2 	bl	800a7e4 <PowerOn>

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8003440:	f645 4544 	movw	r5, #23620	; 0x5c44
  wInterrupt_Mask = IMR_MSK;
 8003444:	f640 1214 	movw	r2, #2324	; 0x914
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8003448:	f645 4140 	movw	r1, #23616	; 0x5c40

  bDeviceState = UNCONNECTED;
 800344c:	f240 5328 	movw	r3, #1320	; 0x528
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8003450:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8003454:	f2c4 0500 	movt	r5, #16384	; 0x4000
  wInterrupt_Mask = IMR_MSK;
 8003458:	f2c2 0200 	movt	r2, #8192	; 0x2000
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 800345c:	f2c4 0100 	movt	r1, #16384	; 0x4000

  bDeviceState = UNCONNECTED;
 8003460:	f2c2 0300 	movt	r3, #8192	; 0x2000
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8003464:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 8003466:	8010      	strh	r0, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8003468:	6008      	str	r0, [r1, #0]

  bDeviceState = UNCONNECTED;
 800346a:	601c      	str	r4, [r3, #0]
}
 800346c:	bd38      	pop	{r3, r4, r5, pc}
 800346e:	bf00      	nop

08003470 <MASS_Data_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Data_Setup(uint8_t RequestNo)
{
 8003470:	b510      	push	{r4, lr}
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8003472:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <MASS_Data_Setup+0x3c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	7819      	ldrb	r1, [r3, #0]
 8003478:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 800347c:	2a21      	cmp	r2, #33	; 0x21
 800347e:	d001      	beq.n	8003484 <MASS_Data_Setup+0x14>
  {
    CopyRoutine = Get_Max_Lun;
  }
  else
  {
    return USB_UNSUPPORT;
 8003480:	2002      	movs	r0, #2
 8003482:	bd10      	pop	{r4, pc}
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == GET_MAX_LUN) && (pInformation->USBwValue == 0)
 8003484:	28fe      	cmp	r0, #254	; 0xfe
 8003486:	d1fb      	bne.n	8003480 <MASS_Data_Setup+0x10>
 8003488:	885c      	ldrh	r4, [r3, #2]
 800348a:	2c00      	cmp	r4, #0
 800348c:	d1f8      	bne.n	8003480 <MASS_Data_Setup+0x10>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x01))
 800348e:	6858      	ldr	r0, [r3, #4]
 8003490:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8003494:	d001      	beq.n	800349a <MASS_Data_Setup+0x2a>
  {
    CopyRoutine = Get_Max_Lun;
  }
  else
  {
    return USB_UNSUPPORT;
 8003496:	2002      	movs	r0, #2
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);

  return USB_SUCCESS;

}
 8003498:	bd10      	pop	{r4, pc}
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 800349a:	4a05      	ldr	r2, [pc, #20]	; (80034b0 <MASS_Data_Setup+0x40>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 800349c:	825c      	strh	r4, [r3, #18]
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 800349e:	619a      	str	r2, [r3, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 80034a0:	4620      	mov	r0, r4
 80034a2:	f7ff ff05 	bl	80032b0 <Get_Max_Lun>
 80034a6:	4620      	mov	r0, r4
 80034a8:	bd10      	pop	{r4, pc}
 80034aa:	bf00      	nop
 80034ac:	20000910 	.word	0x20000910
 80034b0:	080032b1 	.word	0x080032b1

080034b4 <MASS_NoData_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
 80034b4:	b510      	push	{r4, lr}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80034b6:	4b11      	ldr	r3, [pc, #68]	; (80034fc <MASS_NoData_Setup+0x48>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	7819      	ldrb	r1, [r3, #0]
 80034bc:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 80034c0:	2a21      	cmp	r2, #33	; 0x21
 80034c2:	d001      	beq.n	80034c8 <MASS_NoData_Setup+0x14>
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;

    return USB_SUCCESS;
  }
  return USB_UNSUPPORT;
 80034c4:	2002      	movs	r0, #2
 80034c6:	bd10      	pop	{r4, pc}
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
 80034c8:	28ff      	cmp	r0, #255	; 0xff
 80034ca:	d1fb      	bne.n	80034c4 <MASS_NoData_Setup+0x10>
 80034cc:	8858      	ldrh	r0, [r3, #2]
 80034ce:	2800      	cmp	r0, #0
 80034d0:	d1f8      	bne.n	80034c4 <MASS_NoData_Setup+0x10>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
 80034d2:	685c      	ldr	r4, [r3, #4]
 80034d4:	b10c      	cbz	r4, 80034da <MASS_NoData_Setup+0x26>
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;

    return USB_SUCCESS;
  }
  return USB_UNSUPPORT;
 80034d6:	2002      	movs	r0, #2
}
 80034d8:	bd10      	pop	{r4, pc}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
  {
    /* Initialize Endpoint 1 */
    ClearDTOG_TX(ENDP1);
 80034da:	2001      	movs	r0, #1
 80034dc:	f005 fca0 	bl	8008e20 <ClearDTOG_TX>

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);
 80034e0:	2002      	movs	r0, #2
 80034e2:	f005 fc8b 	bl	8008dfc <ClearDTOG_RX>

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 80034e6:	f245 3355 	movw	r3, #21333	; 0x5355
 80034ea:	4905      	ldr	r1, [pc, #20]	; (8003500 <MASS_NoData_Setup+0x4c>)
    Bot_State = BOT_IDLE;
 80034ec:	4a05      	ldr	r2, [pc, #20]	; (8003504 <MASS_NoData_Setup+0x50>)

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 80034ee:	f2c4 3342 	movt	r3, #17218	; 0x4342
 80034f2:	600b      	str	r3, [r1, #0]
    Bot_State = BOT_IDLE;
 80034f4:	7014      	strb	r4, [r2, #0]
 80034f6:	4620      	mov	r0, r4
 80034f8:	bd10      	pop	{r4, pc}
 80034fa:	bf00      	nop
 80034fc:	20000910 	.word	0x20000910
 8003500:	20000d20 	.word	0x20000d20
 8003504:	20000d42 	.word	0x20000d42

08003508 <Mass_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetConfiguration(void)
{
 8003508:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 800350a:	4908      	ldr	r1, [pc, #32]	; (800352c <Mass_Storage_SetConfiguration+0x24>)
 800350c:	6808      	ldr	r0, [r1, #0]
 800350e:	7a83      	ldrb	r3, [r0, #10]
 8003510:	b15b      	cbz	r3, 800352a <Mass_Storage_SetConfiguration+0x22>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8003512:	4a07      	ldr	r2, [pc, #28]	; (8003530 <Mass_Storage_SetConfiguration+0x28>)
 8003514:	2105      	movs	r1, #5
 8003516:	6011      	str	r1, [r2, #0]

    ClearDTOG_TX(ENDP1);
 8003518:	2001      	movs	r0, #1
 800351a:	f005 fc81 	bl	8008e20 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 800351e:	2002      	movs	r0, #2
 8003520:	f005 fc6c 	bl	8008dfc <ClearDTOG_RX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8003524:	4b03      	ldr	r3, [pc, #12]	; (8003534 <Mass_Storage_SetConfiguration+0x2c>)
 8003526:	2200      	movs	r2, #0
 8003528:	701a      	strb	r2, [r3, #0]
 800352a:	bd08      	pop	{r3, pc}
 800352c:	20000910 	.word	0x20000910
 8003530:	20000528 	.word	0x20000528
 8003534:	20000d42 	.word	0x20000d42

08003538 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8003538:	f24e 0310 	movw	r3, #57360	; 0xe010
 800353c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003540:	6058      	str	r0, [r3, #4]
}
 8003542:	4770      	bx	lr

08003544 <SysTick_CounterCmd>:
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8003544:	f24e 0310 	movw	r3, #57360	; 0xe010
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8003548:	2801      	cmp	r0, #1
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800354a:	f2ce 0300 	movt	r3, #57344	; 0xe000
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 800354e:	d004      	beq.n	800355a <SysTick_CounterCmd+0x16>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8003550:	3002      	adds	r0, #2
 8003552:	d007      	beq.n	8003564 <SysTick_CounterCmd+0x20>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8003554:	2000      	movs	r0, #0
 8003556:	6098      	str	r0, [r3, #8]
 8003558:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800355a:	6818      	ldr	r0, [r3, #0]
 800355c:	f040 0201 	orr.w	r2, r0, #1
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	4770      	bx	lr
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	f022 0101 	bic.w	r1, r2, #1
 800356a:	6019      	str	r1, [r3, #0]
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop

08003570 <SysTick_ITConfig>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8003570:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003574:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003578:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800357a:	b918      	cbnz	r0, 8003584 <SysTick_ITConfig+0x14>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 800357c:	f022 0002 	bic.w	r0, r2, #2
 8003580:	6018      	str	r0, [r3, #0]
 8003582:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8003584:	f042 0202 	orr.w	r2, r2, #2
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	4770      	bx	lr

0800358c <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 800358c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003590:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003594:	6898      	ldr	r0, [r3, #8]
}
 8003596:	4770      	bx	lr

08003598 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8003598:	08c1      	lsrs	r1, r0, #3
  {
    statusreg = SysTick->CTRL;
 800359a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800359e:	f2ce 0300 	movt	r3, #57344	; 0xe000
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 80035a2:	2902      	cmp	r1, #2
  {
    statusreg = SysTick->CTRL;
 80035a4:	bf0c      	ite	eq
 80035a6:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 80035a8:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 80035aa:	fa23 f000 	lsr.w	r0, r3, r0
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 80035ae:	f000 0001 	and.w	r0, r0, #1
}
 80035b2:	4770      	bx	lr

080035b4 <NMI_Handler>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop

080035b8 <HardFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
 80035b8:	e7fe      	b.n	80035b8 <HardFault_Handler>
 80035ba:	bf00      	nop

080035bc <MemManage_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManage_Handler(void)
{
 80035bc:	e7fe      	b.n	80035bc <MemManage_Handler>
 80035be:	bf00      	nop

080035c0 <BusFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFault_Handler(void)
{
 80035c0:	e7fe      	b.n	80035c0 <BusFault_Handler>
 80035c2:	bf00      	nop

080035c4 <UsageFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFault_Handler(void)
{
 80035c4:	e7fe      	b.n	80035c4 <UsageFault_Handler>
 80035c6:	bf00      	nop

080035c8 <SVC_Handler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVC_Handler(void)
{
}
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop

080035cc <DebugMon_Handler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMon_Handler(void)
{
}
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop

080035d0 <PendSV_Handler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSV_Handler(void)
{
}
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop

080035d4 <SysTick_Handler>:
* Return         : None
*******************************************************************************/
void SysTick_Handler(void)
{
  /* Decrement the TimingDelay variable */
  if (TimingDelay != 0x00)
 80035d4:	4b03      	ldr	r3, [pc, #12]	; (80035e4 <SysTick_Handler+0x10>)
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	b112      	cbz	r2, 80035e0 <SysTick_Handler+0xc>
  {
    TimingDelay--;
 80035da:	6819      	ldr	r1, [r3, #0]
 80035dc:	1e48      	subs	r0, r1, #1
 80035de:	6018      	str	r0, [r3, #0]
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	20000514 	.word	0x20000514

080035e8 <USB_HP_CAN1_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN1_TX_IRQHandler(void)
{
  CTR_HP();
 80035e8:	f005 b9e4 	b.w	80089b4 <CTR_HP>

080035ec <USB_LP_CAN1_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  USB_Istr();
 80035ec:	f007 b9aa 	b.w	800a944 <USB_Istr>

080035f0 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{ 
  /* Process All SDIO Interrupt Sources */
 // SD_ProcessIRQSrc();
  
}
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop

080035f4 <TIM2_IRQHandler>:
//=============================================================================
// TIM2 Interrupt Handler
//=============================================================================


void TIM2_IRQHandler(void) {
 80035f4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
 80035f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035fc:	8a03      	ldrh	r3, [r0, #16]
 80035fe:	07db      	lsls	r3, r3, #31
 8003600:	d545      	bpl.n	800368e <TIM2_IRQHandler+0x9a>
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003602:	8a01      	ldrh	r1, [r0, #16]
		currentTime++;
 8003604:	4c23      	ldr	r4, [pc, #140]	; (8003694 <TIM2_IRQHandler+0xa0>)

		if (blinkOATHLEDTimes > 0) {
 8003606:	4d24      	ldr	r5, [pc, #144]	; (8003698 <TIM2_IRQHandler+0xa4>)


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003608:	f021 0101 	bic.w	r1, r1, #1
 800360c:	0409      	lsls	r1, r1, #16
		currentTime++;
 800360e:	2201      	movs	r2, #1
 8003610:	e9d4 8900 	ldrd	r8, r9, [r4]


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003614:	0c09      	lsrs	r1, r1, #16
		currentTime++;
 8003616:	2300      	movs	r3, #0

		if (blinkOATHLEDTimes > 0) {
 8003618:	782e      	ldrb	r6, [r5, #0]

void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;
 800361a:	eb18 0802 	adds.w	r8, r8, r2
 800361e:	eb49 0903 	adc.w	r9, r9, r3


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 8003622:	8201      	strh	r1, [r0, #16]
		currentTime++;
 8003624:	e9c4 8900 	strd	r8, r9, [r4]

		if (blinkOATHLEDTimes > 0) {
 8003628:	2e00      	cmp	r6, #0
 800362a:	d030      	beq.n	800368e <TIM2_IRQHandler+0x9a>
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 800362c:	f016 0f01 	tst.w	r6, #1
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003630:	4e1a      	ldr	r6, [pc, #104]	; (800369c <TIM2_IRQHandler+0xa8>)
 8003632:	e9d6 2300 	ldrd	r2, r3, [r6]
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 8003636:	d015      	beq.n	8003664 <TIM2_IRQHandler+0x70>
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003638:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800363c:	2100      	movs	r1, #0
 800363e:	1812      	adds	r2, r2, r0
 8003640:	eb43 0301 	adc.w	r3, r3, r1
 8003644:	4590      	cmp	r8, r2
 8003646:	eb79 0103 	sbcs.w	r1, r9, r3
 800364a:	d320      	bcc.n	800368e <TIM2_IRQHandler+0x9a>
					SwitchOATHLED(DISABLE);
 800364c:	2000      	movs	r0, #0
 800364e:	f7fc fe9b 	bl	8000388 <SwitchOATHLED>
					lastOATHBlinkTime = currentTime;
 8003652:	e9d4 2300 	ldrd	r2, r3, [r4]
					blinkOATHLEDTimes--;
 8003656:	7829      	ldrb	r1, [r5, #0]

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
					SwitchOATHLED(DISABLE);
					lastOATHBlinkTime = currentTime;
 8003658:	e9c6 2300 	strd	r2, r3, [r6]
					blinkOATHLEDTimes--;
 800365c:	1e4b      	subs	r3, r1, #1
 800365e:	702b      	strb	r3, [r5, #0]
 8003660:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
 8003664:	f44f 7cfa 	mov.w	ip, #500	; 0x1f4
 8003668:	2100      	movs	r1, #0
 800366a:	eb12 020c 	adds.w	r2, r2, ip
 800366e:	eb43 0301 	adc.w	r3, r3, r1
 8003672:	4590      	cmp	r8, r2
 8003674:	eb79 0103 	sbcs.w	r1, r9, r3
 8003678:	d309      	bcc.n	800368e <TIM2_IRQHandler+0x9a>
						SwitchOATHLED(ENABLE);
 800367a:	2001      	movs	r0, #1
 800367c:	f7fc fe84 	bl	8000388 <SwitchOATHLED>
					lastOATHBlinkTime = currentTime;
 8003680:	e9d4 2300 	ldrd	r2, r3, [r4]
					blinkOATHLEDTimes--;
 8003684:	7829      	ldrb	r1, [r5, #0]
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
						SwitchOATHLED(ENABLE);
					lastOATHBlinkTime = currentTime;
 8003686:	e9c6 2300 	strd	r2, r3, [r6]
					blinkOATHLEDTimes--;
 800368a:	1e4b      	subs	r3, r1, #1
 800368c:	702b      	strb	r3, [r5, #0]
 800368e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8003692:	bf00      	nop
 8003694:	20000268 	.word	0x20000268
 8003698:	20000270 	.word	0x20000270
 800369c:	20000278 	.word	0x20000278

080036a0 <__get_PSP>:
 */
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp" : "=r" (result) );
 80036a0:	f3ef 8009 	mrs	r0, PSP
  return(result);
}
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop

080036a8 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) );
 80036a8:	f380 8809 	msr	PSP, r0
}
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop

080036b0 <__get_MSP>:
 */
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 80036b0:	f3ef 8008 	mrs	r0, MSP
  return(result);
}
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop

080036b8 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) );
 80036b8:	f380 8808 	msr	MSP, r0
}
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop

080036c0 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 80036c0:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop

080036c8 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 80036c8:	f380 8811 	msr	BASEPRI, r0
}
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop

080036d0 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80036d0:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop

080036d8 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 80036d8:	f380 8810 	msr	PRIMASK, r0
}
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop

080036e0 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 80036e0:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop

080036e8 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80036e8:	f380 8813 	msr	FAULTMASK, r0
}
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop

080036f0 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80036f0:	ba00      	rev	r0, r0
  return(result);
}
 80036f2:	4770      	bx	lr

080036f4 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	ba40      	rev16	r0, r0
  return(result);
}
 80036f6:	4770      	bx	lr

080036f8 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80036f8:	bac0      	revsh	r0, r0
  return(result);
}
 80036fa:	4770      	bx	lr

080036fc <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fc:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop

08003704 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 8003704:	e8d0 0f4f 	ldrexb	r0, [r0]
 8003708:	b2c0      	uxtb	r0, r0
   return(result);
}
 800370a:	4770      	bx	lr

0800370c <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 800370c:	e8d0 0f5f 	ldrexh	r0, [r0]
 8003710:	b280      	uxth	r0, r0
   return(result);
}
 8003712:	4770      	bx	lr

08003714 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 8003714:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop

0800371c <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 800371c:	e8c1 0f40 	strexb	r0, r0, [r1]
   return(result);
}
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop

08003724 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 8003724:	e8c1 0f50 	strexh	r0, r0, [r1]
   return(result);
}
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop

0800372c <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 800372c:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop

08003734 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003734:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop

0800373c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 800373c:	f380 8814 	msr	CONTROL, r0
}
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop

08003744 <SystemInit>:
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003748:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800374c:	6819      	ldr	r1, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 800374e:	2000      	movs	r0, #0
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003750:	f041 0201 	orr.w	r2, r1, #1
 8003754:	601a      	str	r2, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	f6cf 00ff 	movt	r0, #63743	; 0xf8ff
 800375c:	ea01 0200 	and.w	r2, r1, r0
 8003760:	605a      	str	r2, [r3, #4]
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003762:	6819      	ldr	r1, [r3, #0]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003764:	2200      	movs	r2, #0
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003766:	f021 7c84 	bic.w	ip, r1, #17301504	; 0x1080000
 800376a:	f42c 3080 	bic.w	r0, ip, #65536	; 0x10000
 800376e:	6018      	str	r0, [r3, #0]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003770:	6819      	ldr	r1, [r3, #0]
  * @arg None.
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
void SystemInit (void)
{
 8003772:	b082      	sub	sp, #8
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003774:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003778:	6019      	str	r1, [r3, #0]
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800377a:	6859      	ldr	r1, [r3, #4]
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800377c:	4618      	mov	r0, r3
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800377e:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 8003782:	6059      	str	r1, [r3, #4]
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003784:	609a      	str	r2, [r3, #8]
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003786:	9200      	str	r2, [sp, #0]
 8003788:	9201      	str	r2, [sp, #4]
  
  /*!< SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /*!< Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800378a:	6819      	ldr	r1, [r3, #0]
 800378c:	f441 3280 	orr.w	r2, r1, #65536	; 0x10000
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	e003      	b.n	800379c <SystemInit+0x58>
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;  
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 8003794:	9900      	ldr	r1, [sp, #0]
 8003796:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 800379a:	d009      	beq.n	80037b0 <SystemInit+0x6c>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800379c:	6802      	ldr	r2, [r0, #0]
 800379e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80037a2:	9301      	str	r3, [sp, #4]
    StartUpCounter++;  
 80037a4:	9900      	ldr	r1, [sp, #0]
 80037a6:	1c4a      	adds	r2, r1, #1
 80037a8:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 80037aa:	9b01      	ldr	r3, [sp, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0f1      	beq.n	8003794 <SystemInit+0x50>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80037b0:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 80037b4:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 80037b8:	f8dc 0000 	ldr.w	r0, [ip]
 80037bc:	f410 3300 	ands.w	r3, r0, #131072	; 0x20000
 80037c0:	d005      	beq.n	80037ce <SystemInit+0x8a>
  {
    HSEStatus = (uint32_t)0x01;
 80037c2:	2301      	movs	r3, #1
 80037c4:	9301      	str	r3, [sp, #4]
  else
  {
    HSEStatus = (uint32_t)0x00;
  }  

  if (HSEStatus == (uint32_t)0x01)
 80037c6:	9a01      	ldr	r2, [sp, #4]
 80037c8:	2a01      	cmp	r2, #1
 80037ca:	d004      	beq.n	80037d6 <SystemInit+0x92>
 80037cc:	e7fe      	b.n	80037cc <SystemInit+0x88>
  {
    HSEStatus = (uint32_t)0x01;
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80037ce:	9301      	str	r3, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80037d0:	9a01      	ldr	r2, [sp, #4]
 80037d2:	2a01      	cmp	r2, #1
 80037d4:	d1fa      	bne.n	80037cc <SystemInit+0x88>
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80037d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037da:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80037de:	6811      	ldr	r1, [r2, #0]
    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80037e0:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80037e4:	f041 0010 	orr.w	r0, r1, #16
 80037e8:	6010      	str	r0, [r2, #0]

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80037ea:	6813      	ldr	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80037ec:	f2c4 0c02 	movt	ip, #16386	; 0x4002
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80037f0:	f023 0103 	bic.w	r1, r3, #3
 80037f4:	6011      	str	r1, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80037f6:	6810      	ldr	r0, [r2, #0]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80037f8:	4661      	mov	r1, ip
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80037fa:	f040 0302 	orr.w	r3, r0, #2
 80037fe:	6013      	str	r3, [r2, #0]
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003800:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8003804:	f8cc 0004 	str.w	r0, [ip, #4]
      
    /*!< PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003808:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800380c:	f8cc 2004 	str.w	r2, [ip, #4]
    
    /*!< PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003810:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003814:	f443 6080 	orr.w	r0, r3, #1024	; 0x400
 8003818:	f8cc 0004 	str.w	r0, [ip, #4]
    
    /*!< PLLCLK = 8MHz * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800381c:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8003820:	f422 137c 	bic.w	r3, r2, #4128768	; 0x3f0000
 8003824:	f8cc 3004 	str.w	r3, [ip, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL6);
 8003828:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800382c:	f440 1288 	orr.w	r2, r0, #1114112	; 0x110000
 8003830:	f8cc 2004 	str.w	r2, [ip, #4]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003834:	f8dc 3000 	ldr.w	r3, [ip]
 8003838:	f043 7080 	orr.w	r0, r3, #16777216	; 0x1000000
 800383c:	f8cc 0000 	str.w	r0, [ip]

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003840:	680a      	ldr	r2, [r1, #0]
 8003842:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003846:	0192      	lsls	r2, r2, #6
 8003848:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800384c:	d5f8      	bpl.n	8003840 <SystemInit+0xfc>
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800384e:	685a      	ldr	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003850:	4619      	mov	r1, r3
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003852:	f022 0003 	bic.w	r0, r2, #3
 8003856:	6058      	str	r0, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	f042 0002 	orr.w	r0, r2, #2
 800385e:	6058      	str	r0, [r3, #4]

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003860:	684b      	ldr	r3, [r1, #4]
 8003862:	f003 0c0c 	and.w	ip, r3, #12
 8003866:	f1bc 0f08 	cmp.w	ip, #8
 800386a:	d1f9      	bne.n	8003860 <SystemInit+0x11c>
    
  /*!< Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /*!< Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();

}
 800386c:	b002      	add	sp, #8
 800386e:	4770      	bx	lr

08003870 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 8003870:	4668      	mov	r0, sp
 8003872:	f020 0107 	bic.w	r1, r0, #7
 8003876:	468d      	mov	sp, r1
 8003878:	b579      	push	{r0, r3, r4, r5, r6, lr}
/* FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
  required, then adjust the Register Addresses */
  SystemInit_ExtMemCtl();
 800387a:	f000 f8a5 	bl	80039c8 <SystemInit_ExtMemCtl_Dummy>

  /* restore original stack pointer */
  asm(" LDR r0, =_estack");
 800387e:	4853      	ldr	r0, [pc, #332]	; (80039cc <SystemInit_ExtMemCtl_Dummy+0x4>)
  asm(" MSR msp, r0");
 8003880:	f380 8808 	msr	MSP, r0
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003884:	4923      	ldr	r1, [pc, #140]	; (8003914 <Reset_Handler+0xa4>)
 8003886:	4c24      	ldr	r4, [pc, #144]	; (8003918 <Reset_Handler+0xa8>)
 8003888:	42a1      	cmp	r1, r4
 800388a:	d221      	bcs.n	80038d0 <Reset_Handler+0x60>
 800388c:	4823      	ldr	r0, [pc, #140]	; (800391c <Reset_Handler+0xac>)
  {
    *(pulDest++) = *(pulSrc++);
 800388e:	460b      	mov	r3, r1
 8003890:	4602      	mov	r2, r0
 8003892:	f852 6b04 	ldr.w	r6, [r2], #4
 8003896:	43cd      	mvns	r5, r1
 8003898:	f843 6b04 	str.w	r6, [r3], #4
 800389c:	1965      	adds	r5, r4, r5
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 800389e:	42a3      	cmp	r3, r4
 80038a0:	f3c5 0580 	ubfx	r5, r5, #2, #1
 80038a4:	d214      	bcs.n	80038d0 <Reset_Handler+0x60>
 80038a6:	b13d      	cbz	r5, 80038b8 <Reset_Handler+0x48>
  {
    *(pulDest++) = *(pulSrc++);
 80038a8:	6815      	ldr	r5, [r2, #0]
 80038aa:	f100 0208 	add.w	r2, r0, #8
 80038ae:	601d      	str	r5, [r3, #0]
 80038b0:	f101 0308 	add.w	r3, r1, #8
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80038b4:	42a3      	cmp	r3, r4
 80038b6:	d20b      	bcs.n	80038d0 <Reset_Handler+0x60>
  {
    *(pulDest++) = *(pulSrc++);
 80038b8:	4611      	mov	r1, r2
 80038ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80038be:	4618      	mov	r0, r3
 80038c0:	6852      	ldr	r2, [r2, #4]
 80038c2:	f840 5b04 	str.w	r5, [r0], #4
 80038c6:	605a      	str	r2, [r3, #4]
 80038c8:	1d03      	adds	r3, r0, #4
 80038ca:	1d0a      	adds	r2, r1, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80038cc:	42a3      	cmp	r3, r4
 80038ce:	d3f3      	bcc.n	80038b8 <Reset_Handler+0x48>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 80038d0:	4a13      	ldr	r2, [pc, #76]	; (8003920 <Reset_Handler+0xb0>)
 80038d2:	4814      	ldr	r0, [pc, #80]	; (8003924 <Reset_Handler+0xb4>)
 80038d4:	4282      	cmp	r2, r0
 80038d6:	d216      	bcs.n	8003906 <Reset_Handler+0x96>
  {
    *(pulDest++) = 0;
 80038d8:	2100      	movs	r1, #0
 80038da:	4613      	mov	r3, r2
 80038dc:	43d4      	mvns	r4, r2
 80038de:	f843 1b04 	str.w	r1, [r3], #4
 80038e2:	1904      	adds	r4, r0, r4
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 80038e4:	4283      	cmp	r3, r0
 80038e6:	f3c4 0480 	ubfx	r4, r4, #2, #1
 80038ea:	d20c      	bcs.n	8003906 <Reset_Handler+0x96>
 80038ec:	b124      	cbz	r4, 80038f8 <Reset_Handler+0x88>
  {
    *(pulDest++) = 0;
 80038ee:	6019      	str	r1, [r3, #0]
 80038f0:	f102 0308 	add.w	r3, r2, #8
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 80038f4:	4283      	cmp	r3, r0
 80038f6:	d206      	bcs.n	8003906 <Reset_Handler+0x96>
  {
    *(pulDest++) = 0;
 80038f8:	461a      	mov	r2, r3
 80038fa:	f842 1b04 	str.w	r1, [r2], #4
 80038fe:	6059      	str	r1, [r3, #4]
 8003900:	1d13      	adds	r3, r2, #4
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003902:	4283      	cmp	r3, r0
 8003904:	d3f8      	bcc.n	80038f8 <Reset_Handler+0x88>
  
  /* Initialize data and bss */
   __Init_Data(); 

  /* Call the application's entry point.*/
  main();
 8003906:	f007 f8b5 	bl	800aa74 <main>
}
 800390a:	e8bd 4079 	ldmia.w	sp!, {r0, r3, r4, r5, r6, lr}
 800390e:	4685      	mov	sp, r0
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	20000000 	.word	0x20000000
 8003918:	20000260 	.word	0x20000260
 800391c:	0800b3c4 	.word	0x0800b3c4
 8003920:	20000260 	.word	0x20000260
 8003924:	20000da0 	.word	0x20000da0

08003928 <__Init_Data>:
 * @param  None
 * @retval : None
*/

void __Init_Data(void)
{
 8003928:	b470      	push	{r4, r5, r6}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 800392a:	4921      	ldr	r1, [pc, #132]	; (80039b0 <__Init_Data+0x88>)
 800392c:	4c21      	ldr	r4, [pc, #132]	; (80039b4 <__Init_Data+0x8c>)
 800392e:	42a1      	cmp	r1, r4
 8003930:	d221      	bcs.n	8003976 <__Init_Data+0x4e>
 8003932:	4821      	ldr	r0, [pc, #132]	; (80039b8 <__Init_Data+0x90>)
  {
    *(pulDest++) = *(pulSrc++);
 8003934:	460b      	mov	r3, r1
 8003936:	4602      	mov	r2, r0
 8003938:	f852 6b04 	ldr.w	r6, [r2], #4
 800393c:	43cd      	mvns	r5, r1
 800393e:	f843 6b04 	str.w	r6, [r3], #4
 8003942:	1965      	adds	r5, r4, r5
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003944:	42a3      	cmp	r3, r4
 8003946:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800394a:	d214      	bcs.n	8003976 <__Init_Data+0x4e>
 800394c:	b13d      	cbz	r5, 800395e <__Init_Data+0x36>
  {
    *(pulDest++) = *(pulSrc++);
 800394e:	6815      	ldr	r5, [r2, #0]
 8003950:	f100 0208 	add.w	r2, r0, #8
 8003954:	601d      	str	r5, [r3, #0]
 8003956:	f101 0308 	add.w	r3, r1, #8
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 800395a:	42a3      	cmp	r3, r4
 800395c:	d20b      	bcs.n	8003976 <__Init_Data+0x4e>
  {
    *(pulDest++) = *(pulSrc++);
 800395e:	4611      	mov	r1, r2
 8003960:	f851 5b04 	ldr.w	r5, [r1], #4
 8003964:	4618      	mov	r0, r3
 8003966:	6852      	ldr	r2, [r2, #4]
 8003968:	f840 5b04 	str.w	r5, [r0], #4
 800396c:	605a      	str	r2, [r3, #4]
 800396e:	1d03      	adds	r3, r0, #4
 8003970:	1d0a      	adds	r2, r1, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003972:	42a3      	cmp	r3, r4
 8003974:	d3f3      	bcc.n	800395e <__Init_Data+0x36>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003976:	4a11      	ldr	r2, [pc, #68]	; (80039bc <__Init_Data+0x94>)
 8003978:	4811      	ldr	r0, [pc, #68]	; (80039c0 <__Init_Data+0x98>)
 800397a:	4282      	cmp	r2, r0
 800397c:	d216      	bcs.n	80039ac <__Init_Data+0x84>
  {
    *(pulDest++) = 0;
 800397e:	2100      	movs	r1, #0
 8003980:	4613      	mov	r3, r2
 8003982:	43d4      	mvns	r4, r2
 8003984:	f843 1b04 	str.w	r1, [r3], #4
 8003988:	1904      	adds	r4, r0, r4
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 800398a:	4283      	cmp	r3, r0
 800398c:	f3c4 0480 	ubfx	r4, r4, #2, #1
 8003990:	d20c      	bcs.n	80039ac <__Init_Data+0x84>
 8003992:	b124      	cbz	r4, 800399e <__Init_Data+0x76>
  {
    *(pulDest++) = 0;
 8003994:	6019      	str	r1, [r3, #0]
 8003996:	f102 0308 	add.w	r3, r2, #8
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 800399a:	4283      	cmp	r3, r0
 800399c:	d206      	bcs.n	80039ac <__Init_Data+0x84>
  {
    *(pulDest++) = 0;
 800399e:	461a      	mov	r2, r3
 80039a0:	f842 1b04 	str.w	r1, [r2], #4
 80039a4:	6059      	str	r1, [r3, #4]
 80039a6:	1d13      	adds	r3, r2, #4
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 80039a8:	4283      	cmp	r3, r0
 80039aa:	d3f8      	bcc.n	800399e <__Init_Data+0x76>
  {
    *(pulDest++) = 0;
  }
}
 80039ac:	bc70      	pop	{r4, r5, r6}
 80039ae:	4770      	bx	lr
 80039b0:	20000000 	.word	0x20000000
 80039b4:	20000260 	.word	0x20000260
 80039b8:	0800b3c4 	.word	0x0800b3c4
 80039bc:	20000260 	.word	0x20000260
 80039c0:	20000da0 	.word	0x20000da0

080039c4 <Default_Handler>:
 * @param  None     
 * @retval : None       
*/

void Default_Handler(void) 
{
 80039c4:	e7fe      	b.n	80039c4 <Default_Handler>
 80039c6:	bf00      	nop

080039c8 <SystemInit_ExtMemCtl_Dummy>:
 * @retval : None       
*/

void SystemInit_ExtMemCtl_Dummy(void) 
{
}
 80039c8:	4770      	bx	lr
 80039ca:	0000      	.short	0x0000
 80039cc:	20005000 	.word	0x20005000

080039d0 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80039d0:	f040 61be 	orr.w	r1, r0, #99614720	; 0x5f00000
 80039d4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80039d8:	f441 2020 	orr.w	r0, r1, #655360	; 0xa0000
 80039dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80039e0:	60d8      	str	r0, [r3, #12]
}
 80039e2:	4770      	bx	lr

080039e4 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80039e4:	78c3      	ldrb	r3, [r0, #3]
  *   that contains the configuration information for the
  *   specified NVIC peripheral.
  * @retval : None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80039e6:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80039e8:	b97b      	cbnz	r3, 8003a0a <NVIC_Init+0x26>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80039ea:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80039ec:	2001      	movs	r0, #1
 80039ee:	f003 021f 	and.w	r2, r3, #31
 80039f2:	fa00 f002 	lsl.w	r0, r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80039f6:	0959      	lsrs	r1, r3, #5
 80039f8:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80039fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a00:	3120      	adds	r1, #32
 8003a02:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003a06:	bc30      	pop	{r4, r5}
 8003a08:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003a0a:	f44f 4c6d 	mov.w	ip, #60672	; 0xed00
 8003a0e:	f2ce 0c00 	movt	ip, #57344	; 0xe000
 8003a12:	f8dc 500c 	ldr.w	r5, [ip, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003a16:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003a18:	43ea      	mvns	r2, r5
 8003a1a:	f3c2 2102 	ubfx	r1, r2, #8, #3
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8003a1e:	230f      	movs	r3, #15
 8003a20:	fa23 f201 	lsr.w	r2, r3, r1
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
 8003a24:	f1c1 0504 	rsb	r5, r1, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003a28:	fa04 f405 	lsl.w	r4, r4, r5
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003a2c:	7885      	ldrb	r5, [r0, #2]
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003a2e:	7801      	ldrb	r1, [r0, #0]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003a30:	ea02 0c05 	and.w	ip, r2, r5
 8003a34:	ea4c 0304 	orr.w	r3, ip, r4
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003a38:	f44f 4c61 	mov.w	ip, #57600	; 0xe100
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
 8003a3c:	011a      	lsls	r2, r3, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003a3e:	f2ce 0c00 	movt	ip, #57344	; 0xe000
 8003a42:	eb01 030c 	add.w	r3, r1, ip
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003a4c:	7802      	ldrb	r2, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003a4e:	2101      	movs	r1, #1
 8003a50:	f002 0c1f 	and.w	ip, r2, #31
 8003a54:	fa01 f10c 	lsl.w	r1, r1, ip

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003a58:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8003a5c:	f2ce 0000 	movt	r0, #57344	; 0xe000
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003a60:	0952      	lsrs	r2, r2, #5
 8003a62:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8003a66:	e7ce      	b.n	8003a06 <NVIC_Init+0x22>

08003a68 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8003a68:	f021 4c60 	bic.w	ip, r1, #3758096384	; 0xe0000000
 8003a6c:	f02c 027f 	bic.w	r2, ip, #127	; 0x7f
 8003a70:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003a74:	ea42 0100 	orr.w	r1, r2, r0
 8003a78:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a7c:	6099      	str	r1, [r3, #8]
}
 8003a7e:	4770      	bx	lr

08003a80 <NVIC_SystemLPConfig>:
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8003a80:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003a84:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a88:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8003a8a:	b919      	cbnz	r1, 8003a94 <NVIC_SystemLPConfig+0x14>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8003a8c:	ea22 0100 	bic.w	r1, r2, r0
 8003a90:	6119      	str	r1, [r3, #16]
 8003a92:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8003a94:	4310      	orrs	r0, r2
 8003a96:	6118      	str	r0, [r3, #16]
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop

08003a9c <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8003a9c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003aa0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003aa4:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8003aa6:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8003aa8:	bf0c      	ite	eq
 8003aaa:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8003aae:	f022 0204 	bicne.w	r2, r2, #4
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop

08003ab8 <ADC_DeInit>:
  *   reset values.
  * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval : None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003ab8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  switch (*(uint32_t*)&ADCx)
 8003aba:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8003abe:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ac2:	4298      	cmp	r0, r3
 8003ac4:	d00c      	beq.n	8003ae0 <ADC_DeInit+0x28>
 8003ac6:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 8003aca:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003ace:	4288      	cmp	r0, r1
 8003ad0:	d01e      	beq.n	8003b10 <ADC_DeInit+0x58>
 8003ad2:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8003ad6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003ada:	4290      	cmp	r0, r2
 8003adc:	d00c      	beq.n	8003af8 <ADC_DeInit+0x40>
 8003ade:	bd08      	pop	{r3, pc}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003ae6:	f002 fc0f 	bl	8006308 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8003aea:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003aee:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 8003af0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8003af4:	f002 bc08 	b.w	8006308 <RCC_APB2PeriphResetCmd>
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  switch (*(uint32_t*)&ADCx)
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8003af8:	2101      	movs	r1, #1
 8003afa:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003afe:	f002 fc03 	bl	8006308 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8003b02:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003b06:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 8003b08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8003b0c:	f002 bbfc 	b.w	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8003b10:	2101      	movs	r1, #1
 8003b12:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003b16:	f002 fbf7 	bl	8006308 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8003b1a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003b1e:	2100      	movs	r1, #0
      break; 
    default:
      break;
  }
}
 8003b20:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8003b24:	f002 bbf0 	b.w	8006308 <RCC_APB2PeriphResetCmd>

08003b28 <ADC_Init>:
  *   contains the configuration information for the specified
  *   ADC peripheral.
  * @retval : None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8003b28:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_EXT_TRIG(ADC_InitStruct->ADC_ExternalTrigConv));   
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003b2a:	6846      	ldr	r6, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003b2c:	680c      	ldr	r4, [r1, #0]
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003b2e:	f426 2570 	bic.w	r5, r6, #983040	; 0xf0000
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003b32:	790a      	ldrb	r2, [r1, #4]
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003b34:	f425 7380 	bic.w	r3, r5, #256	; 0x100
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003b38:	ea43 0604 	orr.w	r6, r3, r4
 8003b3c:	ea46 2502 	orr.w	r5, r6, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003b40:	6045      	str	r5, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003b42:	6885      	ldr	r5, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003b44:	688e      	ldr	r6, [r1, #8]
 8003b46:	68cc      	ldr	r4, [r1, #12]
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8003b48:	f24f 7cfd 	movw	ip, #63485	; 0xf7fd
 8003b4c:	f6cf 7cf1 	movt	ip, #65521	; 0xfff1
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8003b50:	794a      	ldrb	r2, [r1, #5]
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8003b52:	ea05 030c 	and.w	r3, r5, ip
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003b56:	4334      	orrs	r4, r6
 8003b58:	ea44 0c03 	orr.w	ip, r4, r3
 8003b5c:	ea4c 0342 	orr.w	r3, ip, r2, lsl #1
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003b60:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 8003b62:	7c0a      	ldrb	r2, [r1, #16]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003b64:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 8003b66:	1e53      	subs	r3, r2, #1
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003b68:	f421 0270 	bic.w	r2, r1, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8003b6c:	b2d9      	uxtb	r1, r3
 8003b6e:	ea42 5301 	orr.w	r3, r2, r1, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003b72:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8003b74:	bc70      	pop	{r4, r5, r6}
 8003b76:	4770      	bx	lr

08003b78 <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003b78:	2100      	movs	r1, #0
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003b7a:	2301      	movs	r3, #1
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003b7c:	6001      	str	r1, [r0, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003b7e:	7101      	strb	r1, [r0, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003b80:	7141      	strb	r1, [r0, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003b82:	6081      	str	r1, [r0, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003b84:	60c1      	str	r1, [r0, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003b86:	7403      	strb	r3, [r0, #16]
}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop

08003b8c <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003b8c:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b8e:	b919      	cbnz	r1, 8003b98 <ADC_Cmd+0xc>
    ADCx->CR2 |= CR2_ADON_Set;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003b90:	f023 0101 	bic.w	r1, r3, #1
 8003b94:	6081      	str	r1, [r0, #8]
 8003b96:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003b98:	f043 0301 	orr.w	r3, r3, #1
 8003b9c:	6083      	str	r3, [r0, #8]
 8003b9e:	4770      	bx	lr

08003ba0 <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003ba0:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003ba2:	b919      	cbnz	r1, 8003bac <ADC_DMACmd+0xc>
    ADCx->CR2 |= CR2_DMA_Set;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003ba4:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8003ba8:	6081      	str	r1, [r0, #8]
 8003baa:	4770      	bx	lr
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb0:	6083      	str	r3, [r0, #8]
 8003bb2:	4770      	bx	lr

08003bb4 <ADC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8003bb4:	b2c9      	uxtb	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003bb6:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
 8003bb8:	b91a      	cbnz	r2, 8003bc2 <ADC_ITConfig+0xe>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8003bba:	ea23 0201 	bic.w	r2, r3, r1
 8003bbe:	6042      	str	r2, [r0, #4]
 8003bc0:	4770      	bx	lr
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003bc2:	4319      	orrs	r1, r3
 8003bc4:	6041      	str	r1, [r0, #4]
 8003bc6:	4770      	bx	lr

08003bc8 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003bc8:	6881      	ldr	r1, [r0, #8]
 8003bca:	f041 0308 	orr.w	r3, r1, #8
 8003bce:	6083      	str	r3, [r0, #8]
}
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop

08003bd4 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8003bd4:	6880      	ldr	r0, [r0, #8]
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 8003bd6:	f3c0 00c0 	ubfx	r0, r0, #3, #1
}
 8003bda:	4770      	bx	lr

08003bdc <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003bdc:	6881      	ldr	r1, [r0, #8]
 8003bde:	f041 0304 	orr.w	r3, r1, #4
 8003be2:	6083      	str	r3, [r0, #8]
}
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop

08003be8 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8003be8:	6880      	ldr	r0, [r0, #8]
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8003bea:	f3c0 0080 	ubfx	r0, r0, #2, #1
}
 8003bee:	4770      	bx	lr

08003bf0 <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003bf0:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bf2:	b919      	cbnz	r1, 8003bfc <ADC_SoftwareStartConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003bf4:	f423 01a0 	bic.w	r1, r3, #5242880	; 0x500000
 8003bf8:	6081      	str	r1, [r0, #8]
 8003bfa:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003bfc:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003c00:	6083      	str	r3, [r0, #8]
 8003c02:	4770      	bx	lr

08003c04 <ADC_GetSoftwareStartConvStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 8003c04:	6880      	ldr	r0, [r0, #8]
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
 8003c06:	f3c0 5080 	ubfx	r0, r0, #22, #1
}
 8003c0a:	4770      	bx	lr

08003c0c <ADC_DiscModeChannelCountConfig>:
  uint32_t tmpreg2 = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003c0c:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8003c0e:	3901      	subs	r1, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003c10:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003c14:	ea42 3341 	orr.w	r3, r2, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003c18:	6043      	str	r3, [r0, #4]
}
 8003c1a:	4770      	bx	lr

08003c1c <ADC_DiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003c1c:	6843      	ldr	r3, [r0, #4]
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003c1e:	b919      	cbnz	r1, 8003c28 <ADC_DiscModeCmd+0xc>
    ADCx->CR1 |= CR1_DISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003c20:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8003c24:	6041      	str	r1, [r0, #4]
 8003c26:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003c28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c2c:	6043      	str	r3, [r0, #4]
 8003c2e:	4770      	bx	lr

08003c30 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003c30:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003c32:	b470      	push	{r4, r5, r6}
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003c34:	eb01 0441 	add.w	r4, r1, r1, lsl #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003c38:	d91f      	bls.n	8003c7a <ADC_RegularChannelConfig+0x4a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003c3a:	3c1e      	subs	r4, #30
 8003c3c:	2607      	movs	r6, #7
 8003c3e:	fa06 f604 	lsl.w	r6, r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8003c42:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003c46:	68c5      	ldr	r5, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003c48:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003c4a:	ea25 0c06 	bic.w	ip, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003c4e:	ea4c 0304 	orr.w	r3, ip, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003c52:	60c3      	str	r3, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003c54:	d91e      	bls.n	8003c94 <ADC_RegularChannelConfig+0x64>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003c56:	2a0c      	cmp	r2, #12
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003c58:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003c5c:	d929      	bls.n	8003cb2 <ADC_RegularChannelConfig+0x82>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003c5e:	3a41      	subs	r2, #65	; 0x41
 8003c60:	241f      	movs	r4, #31
 8003c62:	fa04 f402 	lsl.w	r4, r4, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8003c66:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003c6a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003c6c:	ea21 0c04 	bic.w	ip, r1, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003c70:	ea4c 0302 	orr.w	r3, ip, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003c74:	62c3      	str	r3, [r0, #44]	; 0x2c
  }
}
 8003c76:	bc70      	pop	{r4, r5, r6}
 8003c78:	4770      	bx	lr
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003c7a:	2507      	movs	r5, #7
 8003c7c:	fa05 f604 	lsl.w	r6, r5, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003c80:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003c84:	6905      	ldr	r5, [r0, #16]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003c86:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003c88:	ea25 0c06 	bic.w	ip, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003c8c:	ea4c 0304 	orr.w	r3, ip, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003c90:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003c92:	d8e0      	bhi.n	8003c56 <ADC_RegularChannelConfig+0x26>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003c94:	3a01      	subs	r2, #1
 8003c96:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8003c9a:	241f      	movs	r4, #31
 8003c9c:	fa04 f403 	lsl.w	r4, r4, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8003ca0:	fa01 f103 	lsl.w	r1, r1, r3
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003ca4:	6b42      	ldr	r2, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003ca6:	ea22 0304 	bic.w	r3, r2, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003caa:	ea43 0201 	orr.w	r2, r3, r1
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003cae:	6342      	str	r2, [r0, #52]	; 0x34
 8003cb0:	e7e1      	b.n	8003c76 <ADC_RegularChannelConfig+0x46>
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003cb2:	3a23      	subs	r2, #35	; 0x23
 8003cb4:	241f      	movs	r4, #31
 8003cb6:	fa04 f402 	lsl.w	r4, r4, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8003cba:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003cbe:	6b01      	ldr	r1, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003cc0:	ea21 0304 	bic.w	r3, r1, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003cc4:	ea43 0102 	orr.w	r1, r3, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003cc8:	6301      	str	r1, [r0, #48]	; 0x30
 8003cca:	e7d4      	b.n	8003c76 <ADC_RegularChannelConfig+0x46>

08003ccc <ADC_ExternalTrigConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003ccc:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003cce:	b919      	cbnz	r1, 8003cd8 <ADC_ExternalTrigConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003cd0:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003cd4:	6081      	str	r1, [r0, #8]
 8003cd6:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003cd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cdc:	6083      	str	r3, [r0, #8]
 8003cde:	4770      	bx	lr

08003ce0 <ADC_GetConversionValue>:
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8003ce0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8003ce2:	b280      	uxth	r0, r0
}
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop

08003ce8 <ADC_GetDualModeConversionValue>:
  * @retval : The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 8003ce8:	f242 434c 	movw	r3, #9292	; 0x244c
 8003cec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003cf0:	6818      	ldr	r0, [r3, #0]
}
 8003cf2:	4770      	bx	lr

08003cf4 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003cf4:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003cf6:	b919      	cbnz	r1, 8003d00 <ADC_AutoInjectedConvCmd+0xc>
    ADCx->CR1 |= CR1_JAUTO_Set;
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003cf8:	f423 6180 	bic.w	r1, r3, #1024	; 0x400
 8003cfc:	6041      	str	r1, [r0, #4]
 8003cfe:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003d00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d04:	6043      	str	r3, [r0, #4]
 8003d06:	4770      	bx	lr

08003d08 <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003d08:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d0a:	b919      	cbnz	r1, 8003d14 <ADC_InjectedDiscModeCmd+0xc>
    ADCx->CR1 |= CR1_JDISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003d0c:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d10:	6041      	str	r1, [r0, #4]
 8003d12:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003d14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d18:	6043      	str	r3, [r0, #4]
 8003d1a:	4770      	bx	lr

08003d1c <ADC_ExternalTrigInjectedConvConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003d1c:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003d1e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003d22:	ea41 0302 	orr.w	r3, r1, r2
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003d26:	6083      	str	r3, [r0, #8]
}
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop

08003d2c <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003d2c:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d2e:	b919      	cbnz	r1, 8003d38 <ADC_ExternalTrigInjectedConvCmd+0xc>
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003d30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d34:	6081      	str	r1, [r0, #8]
 8003d36:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003d38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d3c:	6083      	str	r3, [r0, #8]
 8003d3e:	4770      	bx	lr

08003d40 <ADC_SoftwareStartInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003d40:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d42:	b919      	cbnz	r1, 8003d4c <ADC_SoftwareStartInjectedConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003d44:	f423 1102 	bic.w	r1, r3, #2129920	; 0x208000
 8003d48:	6081      	str	r1, [r0, #8]
 8003d4a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003d4c:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003d50:	6083      	str	r3, [r0, #8]
 8003d52:	4770      	bx	lr

08003d54 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 8003d54:	6880      	ldr	r0, [r0, #8]
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
 8003d56:	f3c0 5040 	ubfx	r0, r0, #21, #1
}
 8003d5a:	4770      	bx	lr

08003d5c <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003d5c:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003d5e:	b470      	push	{r4, r5, r6}
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003d60:	eb01 0441 	add.w	r4, r1, r1, lsl #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003d64:	d820      	bhi.n	8003da8 <ADC_InjectedChannelConfig+0x4c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003d66:	2507      	movs	r5, #7
 8003d68:	fa05 f604 	lsl.w	r6, r5, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003d6c:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003d70:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003d72:	ea25 0c06 	bic.w	ip, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003d76:	ea4c 0304 	orr.w	r3, ip, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003d7a:	6103      	str	r3, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003d7c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8003d7e:	f3c3 5c01 	ubfx	ip, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003d82:	ebcc 0402 	rsb	r4, ip, r2
 8003d86:	1ca2      	adds	r2, r4, #2
 8003d88:	fa5f fc82 	uxtb.w	ip, r2
 8003d8c:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003d90:	241f      	movs	r4, #31
 8003d92:	fa04 f402 	lsl.w	r4, r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003d96:	fa01 fc02 	lsl.w	ip, r1, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003d9a:	ea23 0204 	bic.w	r2, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003d9e:	ea42 010c 	orr.w	r1, r2, ip
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003da2:	6381      	str	r1, [r0, #56]	; 0x38
}
 8003da4:	bc70      	pop	{r4, r5, r6}
 8003da6:	4770      	bx	lr
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003da8:	3c1e      	subs	r4, #30
 8003daa:	2607      	movs	r6, #7
 8003dac:	fa06 f604 	lsl.w	r6, r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8003db0:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003db4:	68c5      	ldr	r5, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003db6:	ea25 0c06 	bic.w	ip, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003dba:	ea4c 0304 	orr.w	r3, ip, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003dbe:	60c3      	str	r3, [r0, #12]
 8003dc0:	e7dc      	b.n	8003d7c <ADC_InjectedChannelConfig+0x20>
 8003dc2:	bf00      	nop

08003dc4 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003dc4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 8003dc6:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8003dc8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003dcc:	ea42 5301 	orr.w	r3, r2, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003dd0:	6383      	str	r3, [r0, #56]	; 0x38
}
 8003dd2:	4770      	bx	lr

08003dd4 <ADC_SetInjectedOffset>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  /* Set the selected injected channel data offset */
  *((__IO uint32_t *)((*(uint32_t*)&ADCx) + ADC_InjectedChannel)) = (uint32_t)Offset;
 8003dd4:	5042      	str	r2, [r0, r1]
}
 8003dd6:	4770      	bx	lr

08003dd8 <ADC_GetInjectedConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*) (((*(uint32_t*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8003dd8:	3028      	adds	r0, #40	; 0x28
 8003dda:	5840      	ldr	r0, [r0, r1]
 8003ddc:	b280      	uxth	r0, r0
}
 8003dde:	4770      	bx	lr

08003de0 <ADC_AnalogWatchdogCmd>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003de0:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8003de2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003de6:	f422 7300 	bic.w	r3, r2, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003dea:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003dec:	6041      	str	r1, [r0, #4]
}
 8003dee:	4770      	bx	lr

08003df0 <ADC_AnalogWatchdogThresholdsConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8003df0:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8003df2:	6282      	str	r2, [r0, #40]	; 0x28
}
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop

08003df8 <ADC_AnalogWatchdogSingleChannelConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003df8:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003dfa:	f023 021f 	bic.w	r2, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8003dfe:	ea41 0302 	orr.w	r3, r1, r2
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003e02:	6043      	str	r3, [r0, #4]
}
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop

08003e08 <ADC_TempSensorVrefintCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003e08:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003e0c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e10:	689a      	ldr	r2, [r3, #8]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003e12:	b918      	cbnz	r0, 8003e1c <ADC_TempSensorVrefintCmd+0x14>
    ADC1->CR2 |= CR2_TSVREFE_Set;
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003e14:	f422 0000 	bic.w	r0, r2, #8388608	; 0x800000
 8003e18:	6098      	str	r0, [r3, #8]
 8003e1a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003e1c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003e20:	609a      	str	r2, [r3, #8]
 8003e22:	4770      	bx	lr

08003e24 <ADC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8003e24:	6803      	ldr	r3, [r0, #0]
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8003e26:	4219      	tst	r1, r3
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8003e28:	bf0c      	ite	eq
 8003e2a:	2000      	moveq	r0, #0
 8003e2c:	2001      	movne	r0, #1
}
 8003e2e:	4770      	bx	lr

08003e30 <ADC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8003e30:	43c9      	mvns	r1, r1
 8003e32:	6001      	str	r1, [r0, #0]
}
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop

08003e38 <ADC_GetITStatus>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8003e38:	6843      	ldr	r3, [r0, #4]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8003e3a:	6800      	ldr	r0, [r0, #0]
 8003e3c:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8003e40:	d004      	beq.n	8003e4c <ADC_GetITStatus+0x14>
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8003e42:	b2c9      	uxtb	r1, r1
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8003e44:	4219      	tst	r1, r3
 8003e46:	bf0c      	ite	eq
 8003e48:	2000      	moveq	r0, #0
 8003e4a:	2001      	movne	r0, #1
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop

08003e50 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8003e50:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8003e54:	6001      	str	r1, [r0, #0]
}
 8003e56:	4770      	bx	lr

08003e58 <BKP_DeInit>:
  * @param  None
  * @retval : None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
 8003e58:	2001      	movs	r0, #1
  *   reset values.
  * @param  None
  * @retval : None
  */
void BKP_DeInit(void)
{
 8003e5a:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8003e5c:	f002 fa70 	bl	8006340 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
 8003e60:	2000      	movs	r0, #0
}
 8003e62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8003e66:	f002 ba6b 	b.w	8006340 <RCC_BackupResetCmd>
 8003e6a:	bf00      	nop

08003e6c <BKP_TamperPinLevelConfig>:
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8003e6c:	f248 6304 	movw	r3, #34308	; 0x8604
 8003e70:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003e74:	6018      	str	r0, [r3, #0]
}
 8003e76:	4770      	bx	lr

08003e78 <BKP_TamperPinCmd>:
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 8003e78:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 8003e7c:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003e80:	6018      	str	r0, [r3, #0]
}
 8003e82:	4770      	bx	lr

08003e84 <BKP_ITConfig>:
  */
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 8003e84:	f248 6388 	movw	r3, #34440	; 0x8688
 8003e88:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003e8c:	6018      	str	r0, [r3, #0]
}
 8003e8e:	4770      	bx	lr

08003e90 <BKP_RTCOutputConfig>:
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 8003e90:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 8003e94:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e98:	f8b3 c02c 	ldrh.w	ip, [r3, #44]	; 0x2c
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 8003e9c:	f42c 7160 	bic.w	r1, ip, #896	; 0x380
 8003ea0:	040a      	lsls	r2, r1, #16
 8003ea2:	0c11      	lsrs	r1, r2, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 8003ea4:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8003ea8:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8003eaa:	4770      	bx	lr

08003eac <BKP_SetRTCCalibrationValue>:
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 8003eac:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 8003eb0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003eb4:	f8b3 c02c 	ldrh.w	ip, [r3, #44]	; 0x2c
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 8003eb8:	f02c 017f 	bic.w	r1, ip, #127	; 0x7f
 8003ebc:	040a      	lsls	r2, r1, #16
 8003ebe:	0c11      	lsrs	r1, r2, #16
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8003ec0:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8003ec4:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8003ec6:	4770      	bx	lr

08003ec8 <BKP_WriteBackupRegister>:
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  *(__IO uint16_t *) (BKP_BASE + BKP_DR) = Data;
 8003ec8:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8003ecc:	f502 40d8 	add.w	r0, r2, #27648	; 0x6c00
 8003ed0:	8001      	strh	r1, [r0, #0]
}
 8003ed2:	4770      	bx	lr

08003ed4 <BKP_ReadBackupRegister>:
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  return (*(__IO uint16_t *) (BKP_BASE + BKP_DR));
 8003ed4:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8003ed8:	f502 41d8 	add.w	r1, r2, #27648	; 0x6c00
 8003edc:	8808      	ldrh	r0, [r1, #0]
 8003ede:	b280      	uxth	r0, r0
}
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop

08003ee4 <BKP_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 8003ee4:	f248 63a0 	movw	r3, #34464	; 0x86a0
 8003ee8:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003eec:	6818      	ldr	r0, [r3, #0]
 8003eee:	b2c0      	uxtb	r0, r0
}
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop

08003ef4 <BKP_ClearFlag>:
  * @retval : None
  */
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8003ef4:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 8003ef8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003efc:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 8003efe:	b288      	uxth	r0, r1
 8003f00:	f040 0201 	orr.w	r2, r0, #1
 8003f04:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8003f06:	4770      	bx	lr

08003f08 <BKP_GetITStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 8003f08:	f248 63a4 	movw	r3, #34468	; 0x86a4
 8003f0c:	f2c4 230d 	movt	r3, #16909	; 0x420d
 8003f10:	6818      	ldr	r0, [r3, #0]
 8003f12:	b2c0      	uxtb	r0, r0
}
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop

08003f18 <BKP_ClearITPendingBit>:
  * @retval : None
  */
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 8003f18:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 8003f1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f20:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 8003f22:	b288      	uxth	r0, r1
 8003f24:	f040 0202 	orr.w	r2, r0, #2
 8003f28:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8003f2a:	4770      	bx	lr

08003f2c <CAN_DeInit>:
  *   reset values.
  * @param CANx: where x can be 1 select the CAN peripheral.
  * @retval : None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8003f2c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  switch (*(uint32_t*)&CANx)
 8003f2e:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8003f32:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f36:	4298      	cmp	r0, r3
 8003f38:	d000      	beq.n	8003f3c <CAN_DeInit+0x10>
 8003f3a:	bd08      	pop	{r3, pc}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003f42:	f002 f9ef 	bl	8006324 <RCC_APB1PeriphResetCmd>
      /* Release CAN1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8003f46:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003f4a:	2100      	movs	r1, #0
      break;        
    default:
      break;
  }
}
 8003f4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
      /* Release CAN1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8003f50:	f002 b9e8 	b.w	8006324 <RCC_APB1PeriphResetCmd>

08003f54 <CAN_Init>:
  *   contains the configuration information for the CAN peripheral.
  * @retval : Constant indicates initialization succeed which will be 
  *   CANINITFAILED or CANINITOK.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 8003f54:	b470      	push	{r4, r5, r6}
  assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
  /* exit from sleep mode */
  CANx->MCR &= ~MCR_SLEEP;
 8003f56:	6802      	ldr	r2, [r0, #0]
 8003f58:	f022 0302 	bic.w	r3, r2, #2
 8003f5c:	6003      	str	r3, [r0, #0]
  /* Request initialisation */
  CANx->MCR |= MCR_INRQ ;
 8003f5e:	6802      	ldr	r2, [r0, #0]
 8003f60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f64:	f042 0201 	orr.w	r2, r2, #1
 8003f68:	6002      	str	r2, [r0, #0]
 8003f6a:	e007      	b.n	8003f7c <CAN_Init+0x28>
  /* Wait the acknowledge */
  while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) != MSR_INAK))
 8003f6c:	6842      	ldr	r2, [r0, #4]
 8003f6e:	07d2      	lsls	r2, r2, #31
 8003f70:	d407      	bmi.n	8003f82 <CAN_Init+0x2e>
 8003f72:	6842      	ldr	r2, [r0, #4]
 8003f74:	07d2      	lsls	r2, r2, #31
 8003f76:	d404      	bmi.n	8003f82 <CAN_Init+0x2e>
 8003f78:	3b03      	subs	r3, #3
 8003f7a:	d002      	beq.n	8003f82 <CAN_Init+0x2e>
 8003f7c:	6842      	ldr	r2, [r0, #4]
 8003f7e:	07d2      	lsls	r2, r2, #31
 8003f80:	d5f4      	bpl.n	8003f6c <CAN_Init+0x18>
  {
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
 8003f82:	6843      	ldr	r3, [r0, #4]
 8003f84:	f013 0301 	ands.w	r3, r3, #1
 8003f88:	d061      	beq.n	800404e <CAN_Init+0xfa>
    InitStatus = CANINITFAILED;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8003f8a:	780d      	ldrb	r5, [r1, #0]
    {
      CANx->MCR |= MCR_TTCM;
 8003f8c:	6804      	ldr	r4, [r0, #0]
    InitStatus = CANINITFAILED;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8003f8e:	2d01      	cmp	r5, #1
    {
      CANx->MCR |= MCR_TTCM;
 8003f90:	bf0c      	ite	eq
 8003f92:	f044 0480 	orreq.w	r4, r4, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~MCR_TTCM;
 8003f96:	f024 0480 	bicne.w	r4, r4, #128	; 0x80
 8003f9a:	6004      	str	r4, [r0, #0]
    }
    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8003f9c:	784a      	ldrb	r2, [r1, #1]
    {
      CANx->MCR |= MCR_ABOM;
 8003f9e:	6803      	ldr	r3, [r0, #0]
    else
    {
      CANx->MCR &= ~MCR_TTCM;
    }
    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8003fa0:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= MCR_ABOM;
 8003fa2:	bf0c      	ite	eq
 8003fa4:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~MCR_ABOM;
 8003fa8:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8003fac:	6003      	str	r3, [r0, #0]
    }
    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8003fae:	f891 c002 	ldrb.w	ip, [r1, #2]
    {
      CANx->MCR |= MCR_AWUM;
 8003fb2:	6806      	ldr	r6, [r0, #0]
    else
    {
      CANx->MCR &= ~MCR_ABOM;
    }
    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8003fb4:	f1bc 0f01 	cmp.w	ip, #1
    {
      CANx->MCR |= MCR_AWUM;
 8003fb8:	bf0c      	ite	eq
 8003fba:	f046 0620 	orreq.w	r6, r6, #32
    }
    else
    {
      CANx->MCR &= ~MCR_AWUM;
 8003fbe:	f026 0620 	bicne.w	r6, r6, #32
 8003fc2:	6006      	str	r6, [r0, #0]
    }
    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8003fc4:	78cd      	ldrb	r5, [r1, #3]
    {
      CANx->MCR |= MCR_NART;
 8003fc6:	6804      	ldr	r4, [r0, #0]
    else
    {
      CANx->MCR &= ~MCR_AWUM;
    }
    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8003fc8:	2d01      	cmp	r5, #1
    {
      CANx->MCR |= MCR_NART;
 8003fca:	bf0c      	ite	eq
 8003fcc:	f044 0410 	orreq.w	r4, r4, #16
    }
    else
    {
      CANx->MCR &= ~MCR_NART;
 8003fd0:	f024 0410 	bicne.w	r4, r4, #16
 8003fd4:	6004      	str	r4, [r0, #0]
    }
    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8003fd6:	790a      	ldrb	r2, [r1, #4]
    {
      CANx->MCR |= MCR_RFLM;
 8003fd8:	6803      	ldr	r3, [r0, #0]
    else
    {
      CANx->MCR &= ~MCR_NART;
    }
    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8003fda:	2a01      	cmp	r2, #1
    {
      CANx->MCR |= MCR_RFLM;
 8003fdc:	bf0c      	ite	eq
 8003fde:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~MCR_RFLM;
 8003fe2:	f023 0308 	bicne.w	r3, r3, #8
 8003fe6:	6003      	str	r3, [r0, #0]
    }
    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8003fe8:	794e      	ldrb	r6, [r1, #5]
    {
      CANx->MCR |= MCR_TXFP;
 8003fea:	6805      	ldr	r5, [r0, #0]
    else
    {
      CANx->MCR &= ~MCR_RFLM;
    }
    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8003fec:	2e01      	cmp	r6, #1
    {
      CANx->MCR |= MCR_TXFP;
 8003fee:	bf0c      	ite	eq
 8003ff0:	f045 0504 	orreq.w	r5, r5, #4
    }
    else
    {
      CANx->MCR &= ~MCR_TXFP;
 8003ff4:	f025 0504 	bicne.w	r5, r5, #4
 8003ff8:	6005      	str	r5, [r0, #0]
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003ffa:	798c      	ldrb	r4, [r1, #6]
 8003ffc:	79ce      	ldrb	r6, [r1, #7]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003ffe:	7a0d      	ldrb	r5, [r1, #8]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8004000:	07a2      	lsls	r2, r4, #30
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8004002:	894b      	ldrh	r3, [r1, #10]
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8004004:	7a4c      	ldrb	r4, [r1, #9]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8004006:	ea42 6106 	orr.w	r1, r2, r6, lsl #24
 800400a:	ea41 4205 	orr.w	r2, r1, r5, lsl #16
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 800400e:	ea42 5c04 	orr.w	ip, r2, r4, lsl #20
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8004012:	1e59      	subs	r1, r3, #1
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8004014:	ea4c 0301 	orr.w	r3, ip, r1
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8004018:	61c3      	str	r3, [r0, #28]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
    /* Request leave initialisation */
    CANx->MCR &= ~MCR_INRQ;
 800401a:	6802      	ldr	r2, [r0, #0]
 800401c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004020:	f022 0101 	bic.w	r1, r2, #1
 8004024:	6001      	str	r1, [r0, #0]
 8004026:	e007      	b.n	8004038 <CAN_Init+0xe4>
   /* Wait the acknowledge */
   wait_ack = 0x00;
   while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) == MSR_INAK))
 8004028:	6841      	ldr	r1, [r0, #4]
 800402a:	07c9      	lsls	r1, r1, #31
 800402c:	d507      	bpl.n	800403e <CAN_Init+0xea>
 800402e:	6841      	ldr	r1, [r0, #4]
 8004030:	07c9      	lsls	r1, r1, #31
 8004032:	d504      	bpl.n	800403e <CAN_Init+0xea>
 8004034:	3b03      	subs	r3, #3
 8004036:	d002      	beq.n	800403e <CAN_Init+0xea>
 8004038:	6842      	ldr	r2, [r0, #4]
 800403a:	07d2      	lsls	r2, r2, #31
 800403c:	d4f4      	bmi.n	8004028 <CAN_Init+0xd4>
   {
     wait_ack++;
   }
    /* ...and check acknowledged */
    if ((CANx->MSR & MSR_INAK) == MSR_INAK)
 800403e:	6840      	ldr	r0, [r0, #4]
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
  {
    InitStatus = CANINITFAILED;
 8004040:	f010 0f01 	tst.w	r0, #1
 8004044:	bf14      	ite	ne
 8004046:	2000      	movne	r0, #0
 8004048:	2001      	moveq	r0, #1
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 800404a:	bc70      	pop	{r4, r5, r6}
 800404c:	4770      	bx	lr
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
  {
    InitStatus = CANINITFAILED;
 800404e:	4618      	mov	r0, r3
 8004050:	e7fb      	b.n	800404a <CAN_Init+0xf6>
 8004052:	bf00      	nop

08004054 <CAN_FilterInit>:
  * @param CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef
  *   structure that contains the configuration information.
  * @retval : None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8004054:	b470      	push	{r4, r5, r6}
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
 8004056:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_CAN_FILTER_NUMBER(CAN_FilterInitStruct->CAN_FilterNumber));
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
 8004058:	2401      	movs	r4, #1
 800405a:	fa04 f403 	lsl.w	r4, r4, r3
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 800405e:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8004062:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004066:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 800406a:	43e2      	mvns	r2, r4
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 800406c:	f041 0101 	orr.w	r1, r1, #1
 8004070:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8004074:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8004078:	4011      	ands	r1, r2
 800407a:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 800407e:	7881      	ldrb	r1, [r0, #2]
 8004080:	b9e9      	cbnz	r1, 80040be <CAN_FilterInit+0x6a>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8004082:	f8d3 620c 	ldr.w	r6, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8004086:	8945      	ldrh	r5, [r0, #10]
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8004088:	ea02 0106 	and.w	r1, r2, r6
 800408c:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8004090:	f8b0 c006 	ldrh.w	ip, [r0, #6]
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8004094:	7801      	ldrb	r1, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8004096:	ea4c 4605 	orr.w	r6, ip, r5, lsl #16
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800409a:	3148      	adds	r1, #72	; 0x48
 800409c:	f843 6031 	str.w	r6, [r3, r1, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80040a0:	7805      	ldrb	r5, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80040a2:	8906      	ldrh	r6, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
 80040a4:	8881      	ldrh	r1, [r0, #4]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80040a6:	f246 6340 	movw	r3, #26176	; 0x6640
 80040aa:	00ed      	lsls	r5, r5, #3
 80040ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80040b0:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80040b4:	eb05 0c03 	add.w	ip, r5, r3
 80040b8:	f8cc 1004 	str.w	r1, [ip, #4]
 80040bc:	7881      	ldrb	r1, [r0, #2]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 80040be:	2901      	cmp	r1, #1
 80040c0:	d047      	beq.n	8004152 <CAN_FilterInit+0xfe>
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }
  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 80040c2:	7843      	ldrb	r3, [r0, #1]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d139      	bne.n	800413c <CAN_FilterInit+0xe8>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 80040c8:	f44f 4cc8 	mov.w	ip, #25600	; 0x6400
 80040cc:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 80040d0:	f8dc 3204 	ldr.w	r3, [ip, #516]	; 0x204
 80040d4:	ea02 0103 	and.w	r1, r2, r3
 80040d8:	f8cc 1204 	str.w	r1, [ip, #516]	; 0x204
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
  }
  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 80040dc:	8983      	ldrh	r3, [r0, #12]
 80040de:	bb03      	cbnz	r3, 8004122 <CAN_FilterInit+0xce>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 80040e0:	f44f 4cc8 	mov.w	ip, #25600	; 0x6400
 80040e4:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 80040e8:	f8dc 1214 	ldr.w	r1, [ip, #532]	; 0x214
 80040ec:	400a      	ands	r2, r1
 80040ee:	f8cc 2214 	str.w	r2, [ip, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 80040f2:	7b80      	ldrb	r0, [r0, #14]
 80040f4:	2801      	cmp	r0, #1
 80040f6:	d108      	bne.n	800410a <CAN_FilterInit+0xb6>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 80040f8:	f44f 4cc8 	mov.w	ip, #25600	; 0x6400
 80040fc:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8004100:	f8dc 221c 	ldr.w	r2, [ip, #540]	; 0x21c
 8004104:	4314      	orrs	r4, r2
 8004106:	f8cc 421c 	str.w	r4, [ip, #540]	; 0x21c
  }
  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 800410a:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 800410e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004112:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 8004116:	f020 0101 	bic.w	r1, r0, #1
 800411a:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
}
 800411e:	bc70      	pop	{r4, r5, r6}
 8004120:	4770      	bx	lr
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
  }
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO1)
 8004122:	2b01      	cmp	r3, #1
 8004124:	d1e5      	bne.n	80040f2 <CAN_FilterInit+0x9e>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8004126:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 800412a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800412e:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8004132:	ea44 0201 	orr.w	r2, r4, r1
 8004136:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800413a:	e7da      	b.n	80040f2 <CAN_FilterInit+0x9e>
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 800413c:	f44f 4cc8 	mov.w	ip, #25600	; 0x6400
 8004140:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8004144:	f8dc 3204 	ldr.w	r3, [ip, #516]	; 0x204
 8004148:	ea44 0103 	orr.w	r1, r4, r3
 800414c:	f8cc 1204 	str.w	r1, [ip, #516]	; 0x204
 8004150:	e7c4      	b.n	80040dc <CAN_FilterInit+0x88>
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8004152:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8004156:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800415a:	f8d3 620c 	ldr.w	r6, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 800415e:	8885      	ldrh	r5, [r0, #4]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8004160:	ea44 0106 	orr.w	r1, r4, r6
 8004164:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8004168:	f8b0 c006 	ldrh.w	ip, [r0, #6]
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800416c:	7801      	ldrb	r1, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 800416e:	ea4c 4605 	orr.w	r6, ip, r5, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8004172:	3148      	adds	r1, #72	; 0x48
 8004174:	f843 6031 	str.w	r6, [r3, r1, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8004178:	7805      	ldrb	r5, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800417a:	8906      	ldrh	r6, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 800417c:	8941      	ldrh	r1, [r0, #10]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800417e:	f246 6c40 	movw	ip, #26176	; 0x6640
 8004182:	00ed      	lsls	r5, r5, #3
 8004184:	f2c4 0c00 	movt	ip, #16384	; 0x4000
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8004188:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800418c:	eb05 030c 	add.w	r3, r5, ip
 8004190:	6059      	str	r1, [r3, #4]
 8004192:	e796      	b.n	80040c2 <CAN_FilterInit+0x6e>

08004194 <CAN_StructInit>:
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8004194:	2300      	movs	r3, #0
 8004196:	7003      	strb	r3, [r0, #0]
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8004198:	7043      	strb	r3, [r0, #1]
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 800419a:	7083      	strb	r3, [r0, #2]
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 800419c:	70c3      	strb	r3, [r0, #3]
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 800419e:	7103      	strb	r3, [r0, #4]
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 80041a0:	7143      	strb	r3, [r0, #5]
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 80041a2:	7183      	strb	r3, [r0, #6]
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 80041a4:	71c3      	strb	r3, [r0, #7]
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 80041a6:	2203      	movs	r2, #3
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 80041a8:	2102      	movs	r1, #2
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 80041aa:	2301      	movs	r3, #1
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 80041ac:	7202      	strb	r2, [r0, #8]
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 80041ae:	7241      	strb	r1, [r0, #9]
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 80041b0:	8143      	strh	r3, [r0, #10]
}
 80041b2:	4770      	bx	lr

080041b4 <CAN_ITConfig>:
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 80041b4:	6943      	ldr	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
 80041b6:	b91a      	cbnz	r2, 80041c0 <CAN_ITConfig+0xc>
    CANx->IER |= CAN_IT;
  }
  else
  {
    /* Disable the selected CAN interrupt */
    CANx->IER &= ~CAN_IT;
 80041b8:	ea23 0201 	bic.w	r2, r3, r1
 80041bc:	6142      	str	r2, [r0, #20]
 80041be:	4770      	bx	lr
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 80041c0:	4319      	orrs	r1, r3
 80041c2:	6141      	str	r1, [r0, #20]
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop

080041c8 <CAN_Transmit>:
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 80041c8:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 80041cc:	6882      	ldr	r2, [r0, #8]
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 80041ce:	4603      	mov	r3, r0
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 80041d0:	0150      	lsls	r0, r2, #5
 80041d2:	d453      	bmi.n	800427c <CAN_Transmit+0xb4>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
 80041d4:	6898      	ldr	r0, [r3, #8]
 80041d6:	0102      	lsls	r2, r0, #4
 80041d8:	d566      	bpl.n	80042a8 <CAN_Transmit+0xe0>
 80041da:	2501      	movs	r5, #1
    transmit_mailbox = CAN_NO_MB;
  }
  if (transmit_mailbox != CAN_NO_MB)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 80041dc:	f105 0418 	add.w	r4, r5, #24
 80041e0:	0122      	lsls	r2, r4, #4
 80041e2:	589f      	ldr	r7, [r3, r2]
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
  {
    transmit_mailbox = 1;
 80041e4:	4628      	mov	r0, r5
    transmit_mailbox = CAN_NO_MB;
  }
  if (transmit_mailbox != CAN_NO_MB)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 80041e6:	f007 0601 	and.w	r6, r7, #1
 80041ea:	509e      	str	r6, [r3, r2]
    if (TxMessage->IDE == CAN_ID_STD)
 80041ec:	7a0e      	ldrb	r6, [r1, #8]
 80041ee:	2e00      	cmp	r6, #0
 80041f0:	d050      	beq.n	8004294 <CAN_Transmit+0xcc>
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
 80041f2:	f8d1 8004 	ldr.w	r8, [r1, #4]
 80041f6:	f853 c002 	ldr.w	ip, [r3, r2]
 80041fa:	7a4f      	ldrb	r7, [r1, #9]
 80041fc:	ea46 06c8 	orr.w	r6, r6, r8, lsl #3
 8004200:	ea46 080c 	orr.w	r8, r6, ip
 8004204:	ea48 0707 	orr.w	r7, r8, r7
 8004208:	509f      	str	r7, [r3, r2]
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 800420a:	7a8e      	ldrb	r6, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 800420c:	0124      	lsls	r4, r4, #4
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 800420e:	f006 020f 	and.w	r2, r6, #15
 8004212:	728a      	strb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8004214:	eb03 0804 	add.w	r8, r3, r4
 8004218:	f8d8 7004 	ldr.w	r7, [r8, #4]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 800421c:	eb03 1505 	add.w	r5, r3, r5, lsl #4
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8004220:	f027 060f 	bic.w	r6, r7, #15
 8004224:	f8c8 6004 	str.w	r6, [r8, #4]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8004228:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800422c:	7a8a      	ldrb	r2, [r1, #10]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 800422e:	f505 76c4 	add.w	r6, r5, #392	; 0x188
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8004232:	433a      	orrs	r2, r7
 8004234:	f8c8 2004 	str.w	r2, [r8, #4]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8004238:	7b4f      	ldrb	r7, [r1, #13]
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 800423a:	f891 800e 	ldrb.w	r8, [r1, #14]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 800423e:	f891 c00b 	ldrb.w	ip, [r1, #11]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8004242:	043a      	lsls	r2, r7, #16
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8004244:	ea42 6208 	orr.w	r2, r2, r8, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8004248:	7b0f      	ldrb	r7, [r1, #12]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 800424a:	ea42 0c0c 	orr.w	ip, r2, ip
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 800424e:	ea4c 2707 	orr.w	r7, ip, r7, lsl #8
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8004252:	f8c5 7188 	str.w	r7, [r5, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8004256:	7c4a      	ldrb	r2, [r1, #17]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8004258:	7c8f      	ldrb	r7, [r1, #18]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 800425a:	7bcd      	ldrb	r5, [r1, #15]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 800425c:	0412      	lsls	r2, r2, #16
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 800425e:	7c09      	ldrb	r1, [r1, #16]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8004260:	ea42 6207 	orr.w	r2, r2, r7, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8004264:	ea42 0c05 	orr.w	ip, r2, r5
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8004268:	ea4c 2101 	orr.w	r1, ip, r1, lsl #8
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 800426c:	6071      	str	r1, [r6, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 800426e:	591a      	ldr	r2, [r3, r4]
 8004270:	f042 0101 	orr.w	r1, r2, #1
 8004274:	5119      	str	r1, [r3, r4]
  }
  return transmit_mailbox;
}
 8004276:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 800427a:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 800427c:	2500      	movs	r5, #0
  {
    transmit_mailbox = 0;
 800427e:	4628      	mov	r0, r5
    transmit_mailbox = CAN_NO_MB;
  }
  if (transmit_mailbox != CAN_NO_MB)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8004280:	f105 0418 	add.w	r4, r5, #24
 8004284:	0122      	lsls	r2, r4, #4
 8004286:	589f      	ldr	r7, [r3, r2]
 8004288:	f007 0601 	and.w	r6, r7, #1
 800428c:	509e      	str	r6, [r3, r2]
    if (TxMessage->IDE == CAN_ID_STD)
 800428e:	7a0e      	ldrb	r6, [r1, #8]
 8004290:	2e00      	cmp	r6, #0
 8004292:	d1ae      	bne.n	80041f2 <CAN_Transmit+0x2a>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
 8004294:	7a4e      	ldrb	r6, [r1, #9]
 8004296:	f8d1 c000 	ldr.w	ip, [r1]
 800429a:	589f      	ldr	r7, [r3, r2]
 800429c:	ea46 584c 	orr.w	r8, r6, ip, lsl #21
 80042a0:	ea48 0607 	orr.w	r6, r8, r7
 80042a4:	509e      	str	r6, [r3, r2]
 80042a6:	e7b0      	b.n	800420a <CAN_Transmit+0x42>
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&TSR_TME2) == TSR_TME2)
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	00d0      	lsls	r0, r2, #3
 80042ac:	d502      	bpl.n	80042b4 <CAN_Transmit+0xec>
 80042ae:	2502      	movs	r5, #2
  {
    transmit_mailbox = 2;
 80042b0:	4628      	mov	r0, r5
 80042b2:	e7e5      	b.n	8004280 <CAN_Transmit+0xb8>
  }
  else
  {
    transmit_mailbox = CAN_NO_MB;
 80042b4:	2004      	movs	r0, #4
 80042b6:	e7de      	b.n	8004276 <CAN_Transmit+0xae>

080042b8 <CAN_TransmitStatus>:
  /* RQCP, TXOK and TME bits */
  uint8_t state = 0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
 80042b8:	2901      	cmp	r1, #1
 80042ba:	d015      	beq.n	80042e8 <CAN_TransmitStatus+0x30>
 80042bc:	d305      	bcc.n	80042ca <CAN_TransmitStatus+0x12>
 80042be:	2902      	cmp	r1, #2
 80042c0:	d023      	beq.n	800430a <CAN_TransmitStatus+0x52>
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
 80042c2:	481a      	ldr	r0, [pc, #104]	; (800432c <CAN_TransmitStatus+0x74>)
    default:
      state = CANTXFAILED;
 80042c4:	2300      	movs	r3, #0
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
 80042c6:	5cc0      	ldrb	r0, [r0, r3]
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 80042c8:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 80042ca:	6882      	ldr	r2, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 80042cc:	6883      	ldr	r3, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 80042ce:	6880      	ldr	r0, [r0, #8]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 80042d0:	f002 0101 	and.w	r1, r2, #1
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 80042d4:	f003 0c02 	and.w	ip, r3, #2
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 80042d8:	f3c0 6280 	ubfx	r2, r0, #26, #1
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 80042dc:	ea4c 0381 	orr.w	r3, ip, r1, lsl #2
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
 80042e0:	4812      	ldr	r0, [pc, #72]	; (800432c <CAN_TransmitStatus+0x74>)
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 80042e2:	4313      	orrs	r3, r2
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
 80042e4:	5cc0      	ldrb	r0, [r0, r3]
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 80042e6:	4770      	bx	lr
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 80042e8:	6882      	ldr	r2, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 80042ea:	6881      	ldr	r1, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 80042ec:	f402 7380 	and.w	r3, r2, #256	; 0x100
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 80042f0:	6882      	ldr	r2, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 80042f2:	099b      	lsrs	r3, r3, #6
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 80042f4:	f401 7000 	and.w	r0, r1, #512	; 0x200
 80042f8:	ea43 2010 	orr.w	r0, r3, r0, lsr #8
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 80042fc:	f3c2 61c0 	ubfx	r1, r2, #27, #1
 8004300:	ea40 0301 	orr.w	r3, r0, r1
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
 8004304:	4809      	ldr	r0, [pc, #36]	; (800432c <CAN_TransmitStatus+0x74>)
 8004306:	5cc0      	ldrb	r0, [r0, r3]
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8004308:	4770      	bx	lr
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 800430a:	6882      	ldr	r2, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 800430c:	6881      	ldr	r1, [r0, #8]
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 800430e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 8004312:	6882      	ldr	r2, [r0, #8]
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 8004314:	f401 3c00 	and.w	ip, r1, #131072	; 0x20000
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8004318:	0b98      	lsrs	r0, r3, #14
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 800431a:	ea40 401c 	orr.w	r0, r0, ip, lsr #16
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 800431e:	f3c2 7300 	ubfx	r3, r2, #28, #1
 8004322:	4303      	orrs	r3, r0
      break;
 8004324:	4801      	ldr	r0, [pc, #4]	; (800432c <CAN_TransmitStatus+0x74>)
 8004326:	5cc0      	ldrb	r0, [r0, r3]
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	0800b380 	.word	0x0800b380

08004330 <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8004330:	2901      	cmp	r1, #1
 8004332:	d00c      	beq.n	800434e <CAN_CancelTransmit+0x1e>
 8004334:	d306      	bcc.n	8004344 <CAN_CancelTransmit+0x14>
 8004336:	2902      	cmp	r1, #2
 8004338:	d103      	bne.n	8004342 <CAN_CancelTransmit+0x12>
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
      break;
    case (1): CANx->TSR |= TSR_ABRQ1;
      break;
    case (2): CANx->TSR |= TSR_ABRQ2;
 800433a:	6882      	ldr	r2, [r0, #8]
 800433c:	f442 0100 	orr.w	r1, r2, #8388608	; 0x800000
 8004340:	6081      	str	r1, [r0, #8]
 8004342:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
 8004344:	6881      	ldr	r1, [r0, #8]
 8004346:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 800434a:	6083      	str	r3, [r0, #8]
      break;
 800434c:	4770      	bx	lr
    case (1): CANx->TSR |= TSR_ABRQ1;
 800434e:	6883      	ldr	r3, [r0, #8]
 8004350:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004354:	6082      	str	r2, [r0, #8]
      break;
 8004356:	4770      	bx	lr

08004358 <CAN_FIFORelease>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8004358:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800435a:	b109      	cbz	r1, 8004360 <CAN_FIFORelease+0x8>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 800435c:	6103      	str	r3, [r0, #16]
 800435e:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8004360:	60c3      	str	r3, [r0, #12]
 8004362:	4770      	bx	lr

08004364 <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8004364:	b131      	cbz	r1, 8004374 <CAN_MessagePending+0x10>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
  }
  else if (FIFONumber == CAN_FIFO1)
 8004366:	2901      	cmp	r1, #1
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8004368:	bf06      	itte	eq
 800436a:	6900      	ldreq	r0, [r0, #16]
 800436c:	f000 0003 	andeq.w	r0, r0, #3
  }
  else
  {
    message_pending = 0;
 8004370:	2000      	movne	r0, #0
  }
  return message_pending;
}
 8004372:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8004374:	68c0      	ldr	r0, [r0, #12]
 8004376:	f000 0003 	and.w	r0, r0, #3
 800437a:	4770      	bx	lr

0800437c <CAN_Receive>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 800437c:	f101 031b 	add.w	r3, r1, #27
  * @param RxMessage: pointer to a structure receive message which 
  *   contains CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval : None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8004380:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8004382:	011c      	lsls	r4, r3, #4
 8004384:	5905      	ldr	r5, [r0, r4]
 8004386:	f005 0c04 	and.w	ip, r5, #4
 800438a:	fa5f f58c 	uxtb.w	r5, ip
 800438e:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_ID_STD)
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8004390:	5904      	ldr	r4, [r0, r4]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
  if (RxMessage->IDE == CAN_ID_STD)
 8004392:	2d00      	cmp	r5, #0
 8004394:	d138      	bne.n	8004408 <CAN_Receive+0x8c>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8004396:	0d64      	lsrs	r4, r4, #21
 8004398:	6014      	str	r4, [r2, #0]
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 800439a:	011b      	lsls	r3, r3, #4
 800439c:	58c5      	ldr	r5, [r0, r3]
 800439e:	eb00 0c03 	add.w	ip, r0, r3
 80043a2:	f005 0402 	and.w	r4, r5, #2
 80043a6:	7254      	strb	r4, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 80043a8:	f8dc 3004 	ldr.w	r3, [ip, #4]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 80043ac:	eb00 1401 	add.w	r4, r0, r1, lsl #4
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 80043b0:	f003 050f 	and.w	r5, r3, #15
 80043b4:	7295      	strb	r5, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 80043b6:	f8dc 3004 	ldr.w	r3, [ip, #4]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 80043ba:	f504 7cdc 	add.w	ip, r4, #440	; 0x1b8
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 80043be:	0a1d      	lsrs	r5, r3, #8
 80043c0:	74d5      	strb	r5, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 80043c2:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80043c6:	72d3      	strb	r3, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 80043c8:	f8d4 51b8 	ldr.w	r5, [r4, #440]	; 0x1b8
 80043cc:	0a2b      	lsrs	r3, r5, #8
 80043ce:	7313      	strb	r3, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80043d0:	f8d4 51b8 	ldr.w	r5, [r4, #440]	; 0x1b8
 80043d4:	0c2d      	lsrs	r5, r5, #16
 80043d6:	7355      	strb	r5, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80043d8:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80043dc:	0e1c      	lsrs	r4, r3, #24
 80043de:	7394      	strb	r4, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 80043e0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80043e4:	73d3      	strb	r3, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80043e6:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80043ea:	0a23      	lsrs	r3, r4, #8
 80043ec:	7413      	strb	r3, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 80043ee:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80043f2:	0c24      	lsrs	r4, r4, #16
 80043f4:	7454      	strb	r4, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 80043f6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80043fa:	0e1b      	lsrs	r3, r3, #24
 80043fc:	7493      	strb	r3, [r2, #18]
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 80043fe:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8004400:	b129      	cbz	r1, 800440e <CAN_Receive+0x92>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 8004402:	6103      	str	r3, [r0, #16]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
  /* Release the FIFO */
  CAN_FIFORelease(CANx, FIFONumber);
}
 8004404:	bc30      	pop	{r4, r5}
 8004406:	4770      	bx	lr
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8004408:	08e5      	lsrs	r5, r4, #3
 800440a:	6055      	str	r5, [r2, #4]
 800440c:	e7c5      	b.n	800439a <CAN_Receive+0x1e>
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 800440e:	60c3      	str	r3, [r0, #12]
 8004410:	e7f8      	b.n	8004404 <CAN_Receive+0x88>
 8004412:	bf00      	nop

08004414 <CAN_DBGFreeze>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8004414:	6803      	ldr	r3, [r0, #0]
void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState Newstate)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
 8004416:	b919      	cbnz	r1, 8004420 <CAN_DBGFreeze+0xc>
    CANx->MCR |= MCR_DBF;
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8004418:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800441c:	6001      	str	r1, [r0, #0]
 800441e:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8004420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004424:	6003      	str	r3, [r0, #0]
 8004426:	4770      	bx	lr

08004428 <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~MCR_INRQ)) | MCR_SLEEP);
 8004428:	6803      	ldr	r3, [r0, #0]
 800442a:	f023 0203 	bic.w	r2, r3, #3
 800442e:	f042 0102 	orr.w	r1, r2, #2
 8004432:	6001      	str	r1, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8004434:	6843      	ldr	r3, [r0, #4]
 8004436:	f003 0203 	and.w	r2, r3, #3
  {
    /* Sleep mode not entered */
    sleepstatus =  CANSLEEPOK;
  }
  /* At this step, sleep mode status */
   return (uint8_t)sleepstatus;
 800443a:	f1a2 0102 	sub.w	r1, r2, #2
 800443e:	4248      	negs	r0, r1
 8004440:	eb40 0001 	adc.w	r0, r0, r1
}
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop

08004448 <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~MCR_SLEEP;
 8004448:	6802      	ldr	r2, [r0, #0]
 800444a:	f022 0102 	bic.w	r1, r2, #2
 800444e:	6001      	str	r1, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8004450:	6843      	ldr	r3, [r0, #4]
 8004452:	0799      	lsls	r1, r3, #30
 8004454:	d50d      	bpl.n	8004472 <CAN_WakeUp+0x2a>
 8004456:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800445a:	e007      	b.n	800446c <CAN_WakeUp+0x24>
 800445c:	6842      	ldr	r2, [r0, #4]
 800445e:	0791      	lsls	r1, r2, #30
 8004460:	d507      	bpl.n	8004472 <CAN_WakeUp+0x2a>
 8004462:	6841      	ldr	r1, [r0, #4]
 8004464:	078a      	lsls	r2, r1, #30
 8004466:	d504      	bpl.n	8004472 <CAN_WakeUp+0x2a>
 8004468:	3b03      	subs	r3, #3
 800446a:	d002      	beq.n	8004472 <CAN_WakeUp+0x2a>
 800446c:	6841      	ldr	r1, [r0, #4]
 800446e:	078a      	lsls	r2, r1, #30
 8004470:	d4f4      	bmi.n	800445c <CAN_WakeUp+0x14>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 8004472:	6840      	ldr	r0, [r0, #4]
  *   case.
  */
uint8_t CAN_WakeUp(CAN_TypeDef* CANx)
{
  uint32_t wait_slak = SLAK_TimeOut	;
  uint8_t wakeupstatus = CANWAKEUPFAILED;
 8004474:	f010 0f02 	tst.w	r0, #2
  {
   /* Sleep mode exited */
    wakeupstatus = CANWAKEUPOK;
  }
  /* At this step, sleep mode status */
  return (uint8_t)wakeupstatus;
 8004478:	bf14      	ite	ne
 800447a:	2000      	movne	r0, #0
 800447c:	2001      	moveq	r0, #1
}
 800447e:	4770      	bx	lr

08004480 <CAN_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Check the status of the specified CAN flag */
  if ((CANx->ESR & CAN_FLAG) != (uint32_t)RESET)
 8004480:	6983      	ldr	r3, [r0, #24]
  {
    /* CAN_FLAG is set */
    bitstatus = SET;
 8004482:	4219      	tst	r1, r3
  {
    /* CAN_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
 8004484:	bf0c      	ite	eq
 8004486:	2000      	moveq	r0, #0
 8004488:	2001      	movne	r0, #1
}
 800448a:	4770      	bx	lr

0800448c <CAN_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Clear the selected CAN flags */
  CANx->ESR &= ~CAN_FLAG;
 800448c:	6982      	ldr	r2, [r0, #24]
 800448e:	ea22 0301 	bic.w	r3, r2, r1
 8004492:	6183      	str	r3, [r0, #24]
}
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop

08004498 <CAN_GetITStatus>:
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8004498:	2920      	cmp	r1, #32
 800449a:	d04b      	beq.n	8004534 <CAN_GetITStatus+0x9c>
 800449c:	d910      	bls.n	80044c0 <CAN_GetITStatus+0x28>
 800449e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80044a2:	d027      	beq.n	80044f4 <CAN_GetITStatus+0x5c>
 80044a4:	d917      	bls.n	80044d6 <CAN_GetITStatus+0x3e>
 80044a6:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80044aa:	d033      	beq.n	8004514 <CAN_GetITStatus+0x7c>
 80044ac:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80044b0:	d02c      	beq.n	800450c <CAN_GetITStatus+0x74>
 80044b2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80044b6:	d113      	bne.n	80044e0 <CAN_GetITStatus+0x48>
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
 80044b8:	6981      	ldr	r1, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80044ba:	f3c1 0080 	ubfx	r0, r1, #2, #1
 80044be:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80044c0:	2906      	cmp	r1, #6
 80044c2:	d033      	beq.n	800452c <CAN_GetITStatus+0x94>
 80044c4:	d90e      	bls.n	80044e4 <CAN_GetITStatus+0x4c>
 80044c6:	2907      	cmp	r1, #7
 80044c8:	d018      	beq.n	80044fc <CAN_GetITStatus+0x64>
 80044ca:	2908      	cmp	r1, #8
 80044cc:	d108      	bne.n	80044e0 <CAN_GetITStatus+0x48>
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
 80044ce:	68c0      	ldr	r0, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80044d0:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80044d4:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80044d6:	2940      	cmp	r1, #64	; 0x40
 80044d8:	d024      	beq.n	8004524 <CAN_GetITStatus+0x8c>
 80044da:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80044de:	d01d      	beq.n	800451c <CAN_GetITStatus+0x84>
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
      break;
    default :
      pendingbitstatus = RESET;
 80044e0:	2000      	movs	r0, #0
      break;
  }
  /* Return the CAN_IT status */
  return  pendingbitstatus;
}
 80044e2:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80044e4:	2904      	cmp	r1, #4
 80044e6:	d00d      	beq.n	8004504 <CAN_GetITStatus+0x6c>
 80044e8:	2905      	cmp	r1, #5
 80044ea:	d1f9      	bne.n	80044e0 <CAN_GetITStatus+0x48>
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
 80044ec:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80044ee:	f000 0001 	and.w	r0, r0, #1
 80044f2:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
 80044f4:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80044f6:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80044fa:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
 80044fc:	6882      	ldr	r2, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80044fe:	f3c2 4000 	ubfx	r0, r2, #16, #1
 8004502:	4770      	bx	lr
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
 8004504:	68c3      	ldr	r3, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004506:	f3c3 00c0 	ubfx	r0, r3, #3, #1
 800450a:	4770      	bx	lr
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
 800450c:	6842      	ldr	r2, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800450e:	f3c2 1000 	ubfx	r0, r2, #4, #1
 8004512:	4770      	bx	lr
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
 8004514:	6843      	ldr	r3, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004516:	f3c3 00c0 	ubfx	r0, r3, #3, #1
 800451a:	4770      	bx	lr
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
 800451c:	6983      	ldr	r3, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800451e:	f003 0001 	and.w	r0, r3, #1
 8004522:	4770      	bx	lr
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
 8004524:	6902      	ldr	r2, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004526:	f3c2 1000 	ubfx	r0, r2, #4, #1
 800452a:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
 800452c:	6881      	ldr	r1, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800452e:	f3c1 2000 	ubfx	r0, r1, #8, #1
 8004532:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
 8004534:	6901      	ldr	r1, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004536:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 800453a:	4770      	bx	lr

0800453c <CAN_ClearITPendingBit>:
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 800453c:	2920      	cmp	r1, #32
 800453e:	d047      	beq.n	80045d0 <CAN_ClearITPendingBit+0x94>
 8004540:	d911      	bls.n	8004566 <CAN_ClearITPendingBit+0x2a>
 8004542:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004546:	d025      	beq.n	8004594 <CAN_ClearITPendingBit+0x58>
 8004548:	d917      	bls.n	800457a <CAN_ClearITPendingBit+0x3e>
 800454a:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800454e:	d030      	beq.n	80045b2 <CAN_ClearITPendingBit+0x76>
 8004550:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8004554:	d02a      	beq.n	80045ac <CAN_ClearITPendingBit+0x70>
 8004556:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800455a:	d113      	bne.n	8004584 <CAN_ClearITPendingBit+0x48>
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
      break;
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
 800455c:	6983      	ldr	r3, [r0, #24]
 800455e:	f023 0204 	bic.w	r2, r3, #4
 8004562:	6182      	str	r2, [r0, #24]
      break;
 8004564:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8004566:	2906      	cmp	r1, #6
 8004568:	d02e      	beq.n	80045c8 <CAN_ClearITPendingBit+0x8c>
 800456a:	d90c      	bls.n	8004586 <CAN_ClearITPendingBit+0x4a>
 800456c:	2907      	cmp	r1, #7
 800456e:	d016      	beq.n	800459e <CAN_ClearITPendingBit+0x62>
 8004570:	2908      	cmp	r1, #8
 8004572:	d107      	bne.n	8004584 <CAN_ClearITPendingBit+0x48>
      break;
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
 8004574:	2110      	movs	r1, #16
 8004576:	60c1      	str	r1, [r0, #12]
      break;
 8004578:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 800457a:	2940      	cmp	r1, #64	; 0x40
 800457c:	d021      	beq.n	80045c2 <CAN_ClearITPendingBit+0x86>
 800457e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004582:	d019      	beq.n	80045b8 <CAN_ClearITPendingBit+0x7c>
 8004584:	4770      	bx	lr
 8004586:	2904      	cmp	r1, #4
 8004588:	d00d      	beq.n	80045a6 <CAN_ClearITPendingBit+0x6a>
 800458a:	2905      	cmp	r1, #5
 800458c:	d1fa      	bne.n	8004584 <CAN_ClearITPendingBit+0x48>
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
 800458e:	2301      	movs	r3, #1
 8004590:	6083      	str	r3, [r0, #8]
      break;
 8004592:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
 8004594:	6981      	ldr	r1, [r0, #24]
 8004596:	f021 0302 	bic.w	r3, r1, #2
 800459a:	6183      	str	r3, [r0, #24]
      break;
 800459c:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
      break;
    case CAN_IT_RQCP2:
      CANx->TSR = TSR_RQCP2; /* rc_w1*/
 800459e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80045a2:	6082      	str	r2, [r0, #8]
      break;
 80045a4:	4770      	bx	lr
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
 80045a6:	2308      	movs	r3, #8
 80045a8:	60c3      	str	r3, [r0, #12]
      break;
 80045aa:	4770      	bx	lr
      break;
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
      break;
    case CAN_IT_SLK:
      CANx->MSR = MSR_SLAKI;  /* rc_w1*/
 80045ac:	2210      	movs	r2, #16
 80045ae:	6042      	str	r2, [r0, #4]
      break;
 80045b0:	e7e8      	b.n	8004584 <CAN_ClearITPendingBit+0x48>
      break;
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
      break;
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
 80045b2:	2108      	movs	r1, #8
 80045b4:	6041      	str	r1, [r0, #4]
      break;
 80045b6:	4770      	bx	lr
      break;
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
 80045b8:	6982      	ldr	r2, [r0, #24]
 80045ba:	f022 0101 	bic.w	r1, r2, #1
 80045be:	6181      	str	r1, [r0, #24]
      break;
 80045c0:	4770      	bx	lr
      break;
    case CAN_IT_FF1:
      CANx->RF1R = RF1R_FULL1; /* rc_w1*/
      break;
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
 80045c2:	2310      	movs	r3, #16
 80045c4:	6103      	str	r3, [r0, #16]
      break;
 80045c6:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
 80045c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045cc:	6081      	str	r1, [r0, #8]
      break;
 80045ce:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
      break;
    case CAN_IT_FF1:
      CANx->RF1R = RF1R_FULL1; /* rc_w1*/
 80045d0:	2208      	movs	r2, #8
 80045d2:	6102      	str	r2, [r0, #16]
      break;
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop

080045d8 <CRC_ResetDR>:
  * @retval : None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CR_RESET_Set;
 80045d8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80045dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045e0:	2201      	movs	r2, #1
 80045e2:	609a      	str	r2, [r3, #8]
}
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop

080045e8 <CRC_CalcCRC>:
  * @param Data: data word(32-bit) to compute its CRC
  * @retval : 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 80045e8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80045ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80045f0:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 80045f2:	6818      	ldr	r0, [r3, #0]
}
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop

080045f8 <CRC_CalcBlockCRC>:
  *   computed
  * @param BufferLength: length of the buffer to be computed					
  * @retval : 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 80045f8:	b430      	push	{r4, r5}
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80045fa:	b1e9      	cbz	r1, 8004638 <CRC_CalcBlockCRC+0x40>
 80045fc:	2201      	movs	r2, #1
  {
    CRC->DR = pBuffer[index];
 80045fe:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8004602:	f850 5b04 	ldr.w	r5, [r0], #4
 8004606:	1e4b      	subs	r3, r1, #1
 8004608:	f2c4 0402 	movt	r4, #16386	; 0x4002
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 800460c:	428a      	cmp	r2, r1
  {
    CRC->DR = pBuffer[index];
 800460e:	6025      	str	r5, [r4, #0]
 8004610:	ea03 0302 	and.w	r3, r3, r2
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8004614:	d010      	beq.n	8004638 <CRC_CalcBlockCRC+0x40>
 8004616:	b12b      	cbz	r3, 8004624 <CRC_CalcBlockCRC+0x2c>
  {
    CRC->DR = pBuffer[index];
 8004618:	f850 3b04 	ldr.w	r3, [r0], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 800461c:	2202      	movs	r2, #2
 800461e:	428a      	cmp	r2, r1
  {
    CRC->DR = pBuffer[index];
 8004620:	6023      	str	r3, [r4, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8004622:	d009      	beq.n	8004638 <CRC_CalcBlockCRC+0x40>
  {
    CRC->DR = pBuffer[index];
 8004624:	4603      	mov	r3, r0
 8004626:	f853 5b04 	ldr.w	r5, [r3], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 800462a:	3202      	adds	r2, #2
  {
    CRC->DR = pBuffer[index];
 800462c:	6025      	str	r5, [r4, #0]
 800462e:	6845      	ldr	r5, [r0, #4]
 8004630:	1d18      	adds	r0, r3, #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8004632:	428a      	cmp	r2, r1
  {
    CRC->DR = pBuffer[index];
 8004634:	6025      	str	r5, [r4, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8004636:	d1f5      	bne.n	8004624 <CRC_CalcBlockCRC+0x2c>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 8004638:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800463c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8004640:	6800      	ldr	r0, [r0, #0]
}
 8004642:	bc30      	pop	{r4, r5}
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop

08004648 <CRC_GetCRC>:
  * @param  None
  * @retval : 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 8004648:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800464c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004650:	6818      	ldr	r0, [r3, #0]
}
 8004652:	4770      	bx	lr

08004654 <CRC_SetIDRegister>:
  * @param IDValue: 8-bit value to be stored in the ID register 					
  * @retval : None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 8004654:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004658:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800465c:	7118      	strb	r0, [r3, #4]
}
 800465e:	4770      	bx	lr

08004660 <CRC_GetIDRegister>:
  * @param  None
  * @retval : 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 8004660:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004664:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004668:	7918      	ldrb	r0, [r3, #4]
}
 800466a:	4770      	bx	lr

0800466c <DAC_DeInit>:
  * @retval : None
  */
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 800466c:	2101      	movs	r1, #1
  *   reset values.
  * @param  None
  * @retval : None
  */
void DAC_DeInit(void)
{
 800466e:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8004670:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8004674:	f001 fe56 	bl	8006324 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8004678:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800467c:	2100      	movs	r1, #0
}
 800467e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8004682:	f001 be4f 	b.w	8006324 <RCC_APB1PeriphResetCmd>
 8004686:	bf00      	nop

08004688 <DAC_Init>:
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8004688:	688a      	ldr	r2, [r1, #8]
 800468a:	68cb      	ldr	r3, [r1, #12]
  *   contains the configuration information for the specified
  *   DAC channel.
  * @retval : None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 800468c:	b430      	push	{r4, r5}
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800468e:	e891 0030 	ldmia.w	r1, {r4, r5}
 8004692:	432c      	orrs	r4, r5
 8004694:	ea44 0102 	orr.w	r1, r4, r2
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 8004698:	f640 75fe 	movw	r5, #4094	; 0xffe
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800469c:	ea41 0403 	orr.w	r4, r1, r3
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 80046a0:	fa05 f500 	lsl.w	r5, r5, r0
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80046a4:	fa04 f100 	lsl.w	r1, r4, r0
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80046a8:	f44f 44e8 	mov.w	r4, #29696	; 0x7400
 80046ac:	f2c4 0400 	movt	r4, #16384	; 0x4000
 80046b0:	6822      	ldr	r2, [r4, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 80046b2:	ea22 0305 	bic.w	r3, r2, r5
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80046b6:	ea43 0001 	orr.w	r0, r3, r1
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 80046ba:	6020      	str	r0, [r4, #0]
}
 80046bc:	bc30      	pop	{r4, r5}
 80046be:	4770      	bx	lr

080046c0 <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 80046c0:	2300      	movs	r3, #0
 80046c2:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 80046c4:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 80046c6:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 80046c8:	60c3      	str	r3, [r0, #12]
}
 80046ca:	4770      	bx	lr

080046cc <DAC_Cmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 80046cc:	2301      	movs	r3, #1
 80046ce:	fa03 f000 	lsl.w	r0, r3, r0
 80046d2:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 80046d6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80046da:	681a      	ldr	r2, [r3, #0]
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80046dc:	b919      	cbnz	r1, 80046e6 <DAC_Cmd+0x1a>
    DAC->CR |= CR_EN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(CR_EN_Set << DAC_Channel);
 80046de:	ea22 0100 	bic.w	r1, r2, r0
 80046e2:	6019      	str	r1, [r3, #0]
 80046e4:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 80046e6:	4310      	orrs	r0, r2
 80046e8:	6018      	str	r0, [r3, #0]
 80046ea:	4770      	bx	lr

080046ec <DAC_DMACmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 80046ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046f0:	fa03 f000 	lsl.w	r0, r3, r0
 80046f4:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 80046f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80046fc:	681a      	ldr	r2, [r3, #0]
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80046fe:	b919      	cbnz	r1, 8004708 <DAC_DMACmd+0x1c>
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(CR_DMAEN_Set << DAC_Channel);
 8004700:	ea22 0100 	bic.w	r1, r2, r0
 8004704:	6019      	str	r1, [r3, #0]
 8004706:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 8004708:	4310      	orrs	r0, r2
 800470a:	6018      	str	r0, [r3, #0]
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop

08004710 <DAC_SoftwareTriggerCmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 8004710:	2301      	movs	r3, #1
 8004712:	0900      	lsrs	r0, r0, #4
 8004714:	fa03 f000 	lsl.w	r0, r3, r0
 8004718:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 800471c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004720:	685a      	ldr	r2, [r3, #4]
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004722:	b919      	cbnz	r1, 800472c <DAC_SoftwareTriggerCmd+0x1c>
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~(SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4));
 8004724:	ea22 0200 	bic.w	r2, r2, r0
 8004728:	605a      	str	r2, [r3, #4]
 800472a:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 800472c:	ea40 0102 	orr.w	r1, r0, r2
 8004730:	6059      	str	r1, [r3, #4]
 8004732:	4770      	bx	lr

08004734 <DAC_DualSoftwareTriggerCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 8004734:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 8004738:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800473c:	685a      	ldr	r2, [r3, #4]
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800473e:	b918      	cbnz	r0, 8004748 <DAC_DualSoftwareTriggerCmd+0x14>
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_Reset;
 8004740:	f022 0003 	bic.w	r0, r2, #3
 8004744:	6058      	str	r0, [r3, #4]
 8004746:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 8004748:	f042 0203 	orr.w	r2, r2, #3
 800474c:	605a      	str	r2, [r3, #4]
 800474e:	4770      	bx	lr

08004750 <DAC_WaveGenerationCmd>:
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8004750:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 8004754:	fa01 f100 	lsl.w	r1, r1, r0
 8004758:	f2c4 0300 	movt	r3, #16384	; 0x4000
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800475c:	b922      	cbnz	r2, 8004768 <DAC_WaveGenerationCmd+0x18>
    DAC->CR |= DAC_Wave << DAC_Channel;
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	ea22 0001 	bic.w	r0, r2, r1
 8004764:	6018      	str	r0, [r3, #0]
 8004766:	4770      	bx	lr
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	4311      	orrs	r1, r2
 800476c:	6019      	str	r1, [r3, #0]
 800476e:	4770      	bx	lr

08004770 <DAC_SetChannel1Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel1 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R1_Offset + DAC_Align)) = (uint32_t)Data;
 8004770:	f247 4308 	movw	r3, #29704	; 0x7408
 8004774:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004778:	50c1      	str	r1, [r0, r3]
}
 800477a:	4770      	bx	lr

0800477c <DAC_SetChannel2Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel2 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R2_Offset + DAC_Align)) = (uint32_t)Data;
 800477c:	f247 4314 	movw	r3, #29716	; 0x7414
 8004780:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004784:	50c1      	str	r1, [r0, r3]
}
 8004786:	4770      	bx	lr

08004788 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 8004788:	2808      	cmp	r0, #8
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 800478a:	f247 4320 	movw	r3, #29728	; 0x7420
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 800478e:	bf0c      	ite	eq
 8004790:	ea42 2101 	orreq.w	r1, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8004794:	ea42 4101 	orrne.w	r1, r2, r1, lsl #16
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 8004798:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800479c:	50c1      	str	r1, [r0, r3]
}
 800479e:	4770      	bx	lr

080047a0 <DAC_GetDataOutputValue>:
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*)(DAC_BASE + DOR_Offset + ((uint32_t)DAC_Channel >> 2)));
 80047a0:	f247 432c 	movw	r3, #29740	; 0x742c
 80047a4:	0881      	lsrs	r1, r0, #2
 80047a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80047aa:	58c8      	ldr	r0, [r1, r3]
 80047ac:	b280      	uxth	r0, r0
}
 80047ae:	4770      	bx	lr

080047b0 <DBGMCU_GetREVID>:
  * @param  None
  * @retval : Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 80047b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
 80047b8:	6818      	ldr	r0, [r3, #0]
 80047ba:	0c00      	lsrs	r0, r0, #16
}
 80047bc:	4770      	bx	lr
 80047be:	bf00      	nop

080047c0 <DBGMCU_GetDEVID>:
  * @param  None
  * @retval : Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_Mask);
 80047c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
 80047c8:	6819      	ldr	r1, [r3, #0]
 80047ca:	0508      	lsls	r0, r1, #20
 80047cc:	0d00      	lsrs	r0, r0, #20
}
 80047ce:	4770      	bx	lr

080047d0 <DBGMCU_Config>:
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 80047d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
 80047d8:	685a      	ldr	r2, [r3, #4]
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80047da:	b919      	cbnz	r1, 80047e4 <DBGMCU_Config+0x14>
  {
    DBGMCU->CR |= DBGMCU_Periph;
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 80047dc:	ea22 0100 	bic.w	r1, r2, r0
 80047e0:	6059      	str	r1, [r3, #4]
 80047e2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 80047e4:	4310      	orrs	r0, r2
 80047e6:	6058      	str	r0, [r3, #4]
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop

080047ec <DMA_DeInit>:
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80047ec:	6801      	ldr	r1, [r0, #0]
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 80047ee:	226c      	movs	r2, #108	; 0x6c
 80047f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 80047f4:	2300      	movs	r3, #0
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80047f6:	f021 0101 	bic.w	r1, r1, #1
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 80047fa:	4290      	cmp	r0, r2
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80047fc:	6001      	str	r1, [r0, #0]
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 80047fe:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8004800:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8004802:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8004804:	60c3      	str	r3, [r0, #12]
  switch (*(uint32_t*)&DMAy_Channelx)
 8004806:	f000 80a3 	beq.w	8004950 <DMA_DeInit+0x164>
 800480a:	d923      	bls.n	8004854 <DMA_DeInit+0x68>
 800480c:	f240 411c 	movw	r1, #1052	; 0x41c
 8004810:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8004814:	4288      	cmp	r0, r1
 8004816:	d053      	beq.n	80048c0 <DMA_DeInit+0xd4>
 8004818:	d934      	bls.n	8004884 <DMA_DeInit+0x98>
 800481a:	f240 4344 	movw	r3, #1092	; 0x444
 800481e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004822:	4298      	cmp	r0, r3
 8004824:	d070      	beq.n	8004908 <DMA_DeInit+0x11c>
 8004826:	f44f 618b 	mov.w	r1, #1112	; 0x458
 800482a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800482e:	4288      	cmp	r0, r1
 8004830:	d05f      	beq.n	80048f2 <DMA_DeInit+0x106>
 8004832:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8004836:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800483a:	4290      	cmp	r0, r2
 800483c:	d12d      	bne.n	800489a <DMA_DeInit+0xae>
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
      break;
    case DMA2_Channel3_BASE:
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 800483e:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 8004842:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8004846:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800484a:	f441 6070 	orr.w	r0, r1, #3840	; 0xf00
 800484e:	f8cc 0004 	str.w	r0, [ip, #4]
      break;
 8004852:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 8004854:	2230      	movs	r2, #48	; 0x30
 8004856:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800485a:	4290      	cmp	r0, r2
 800485c:	d070      	beq.n	8004940 <DMA_DeInit+0x154>
 800485e:	d91d      	bls.n	800489c <DMA_DeInit+0xb0>
 8004860:	2244      	movs	r2, #68	; 0x44
 8004862:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8004866:	4290      	cmp	r0, r2
 8004868:	d033      	beq.n	80048d2 <DMA_DeInit+0xe6>
 800486a:	2358      	movs	r3, #88	; 0x58
 800486c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004870:	4298      	cmp	r0, r3
 8004872:	d112      	bne.n	800489a <DMA_DeInit+0xae>
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
      break;
    case DMA1_Channel5_BASE:
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8004874:	2100      	movs	r1, #0
 8004876:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800487a:	684b      	ldr	r3, [r1, #4]
 800487c:	f443 2270 	orr.w	r2, r3, #983040	; 0xf0000
 8004880:	604a      	str	r2, [r1, #4]
      break;
 8004882:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 8004884:	2280      	movs	r2, #128	; 0x80
 8004886:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800488a:	4290      	cmp	r0, r2
 800488c:	d050      	beq.n	8004930 <DMA_DeInit+0x144>
 800488e:	f44f 6c81 	mov.w	ip, #1032	; 0x408
 8004892:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8004896:	4560      	cmp	r0, ip
 8004898:	d03f      	beq.n	800491a <DMA_DeInit+0x12e>
 800489a:	4770      	bx	lr
 800489c:	2308      	movs	r3, #8
 800489e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80048a2:	4298      	cmp	r0, r3
 80048a4:	d01d      	beq.n	80048e2 <DMA_DeInit+0xf6>
 80048a6:	211c      	movs	r1, #28
 80048a8:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80048ac:	4288      	cmp	r0, r1
 80048ae:	d1f4      	bne.n	800489a <DMA_DeInit+0xae>
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
      break;
    case DMA1_Channel2_BASE:
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 80048b0:	2000      	movs	r0, #0
 80048b2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80048b6:	6843      	ldr	r3, [r0, #4]
 80048b8:	f043 02f0 	orr.w	r2, r3, #240	; 0xf0
 80048bc:	6042      	str	r2, [r0, #4]
      break;
 80048be:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
      break;
    case DMA2_Channel2_BASE:
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 80048c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	f042 01f0 	orr.w	r1, r2, #240	; 0xf0
 80048ce:	6059      	str	r1, [r3, #4]
      break;
 80048d0:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
      break;
    case DMA1_Channel4_BASE:
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 80048d2:	2300      	movs	r3, #0
 80048d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80048d8:	6858      	ldr	r0, [r3, #4]
 80048da:	f440 4170 	orr.w	r1, r0, #61440	; 0xf000
 80048de:	6059      	str	r1, [r3, #4]
      break;
 80048e0:	4770      	bx	lr
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
  {
    case DMA1_Channel1_BASE:
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 80048e2:	2300      	movs	r3, #0
 80048e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80048e8:	6859      	ldr	r1, [r3, #4]
 80048ea:	f041 000f 	orr.w	r0, r1, #15
 80048ee:	6058      	str	r0, [r3, #4]
      break;
 80048f0:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
      break;
    case DMA2_Channel5_BASE:
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80048f2:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 80048f6:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 80048fa:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80048fe:	f442 2170 	orr.w	r1, r2, #983040	; 0xf0000
 8004902:	f8cc 1004 	str.w	r1, [ip, #4]
      break;
 8004906:	e7c8      	b.n	800489a <DMA_DeInit+0xae>
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
      break;
    case DMA2_Channel4_BASE:
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8004908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800490c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004910:	6858      	ldr	r0, [r3, #4]
 8004912:	f440 4270 	orr.w	r2, r0, #61440	; 0xf000
 8004916:	605a      	str	r2, [r3, #4]
      break;
 8004918:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
      break;
    case DMA2_Channel1_BASE:
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800491a:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 800491e:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8004922:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004926:	f040 020f 	orr.w	r2, r0, #15
 800492a:	f8cc 2004 	str.w	r2, [ip, #4]
      break;
 800492e:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel6 */
      DMA1->IFCR |= DMA1_Channel6_IT_Mask;
      break;
    case DMA1_Channel7_BASE:
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8004930:	2300      	movs	r3, #0
 8004932:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004936:	6859      	ldr	r1, [r3, #4]
 8004938:	f041 6070 	orr.w	r0, r1, #251658240	; 0xf000000
 800493c:	6058      	str	r0, [r3, #4]
      break;
 800493e:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
      break;
    case DMA1_Channel3_BASE:
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8004940:	2000      	movs	r0, #0
 8004942:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8004946:	6842      	ldr	r2, [r0, #4]
 8004948:	f442 6170 	orr.w	r1, r2, #3840	; 0xf00
 800494c:	6041      	str	r1, [r0, #4]
      break;
 800494e:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
      break;
    case DMA1_Channel6_BASE:
      /* Reset interrupt pending bits for DMA1 Channel6 */
      DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8004950:	2100      	movs	r1, #0
 8004952:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8004956:	684a      	ldr	r2, [r1, #4]
 8004958:	f442 0070 	orr.w	r0, r2, #15728640	; 0xf00000
 800495c:	6048      	str	r0, [r1, #4]
      break;
 800495e:	4770      	bx	lr

08004960 <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004960:	688b      	ldr	r3, [r1, #8]
  *   contains the configuration information for the specified
  *   DMA Channel.
  * @retval : None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8004962:	b4f0      	push	{r4, r5, r6, r7}
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004964:	6a0e      	ldr	r6, [r1, #32]
 8004966:	690d      	ldr	r5, [r1, #16]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004968:	694f      	ldr	r7, [r1, #20]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800496a:	ea46 0403 	orr.w	r4, r6, r3
 800496e:	432c      	orrs	r4, r5
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004970:	698b      	ldr	r3, [r1, #24]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004972:	69ce      	ldr	r6, [r1, #28]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004974:	ea44 0207 	orr.w	r2, r4, r7
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004978:	6a4d      	ldr	r5, [r1, #36]	; 0x24
  assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 800497a:	6807      	ldr	r7, [r0, #0]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800497c:	ea42 0c03 	orr.w	ip, r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004980:	ea4c 0606 	orr.w	r6, ip, r6
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004984:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004986:	ea46 0305 	orr.w	r3, r6, r5
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 800498a:	f427 47fe 	bic.w	r7, r7, #32512	; 0x7f00
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800498e:	68ce      	ldr	r6, [r1, #12]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8004990:	680d      	ldr	r5, [r1, #0]
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004992:	ea43 0c02 	orr.w	ip, r3, r2
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8004996:	f027 07f0 	bic.w	r7, r7, #240	; 0xf0
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 800499a:	684a      	ldr	r2, [r1, #4]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800499c:	ea4c 0307 	orr.w	r3, ip, r7
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80049a0:	6003      	str	r3, [r0, #0]
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80049a2:	6046      	str	r6, [r0, #4]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80049a4:	6085      	str	r5, [r0, #8]
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80049a6:	60c2      	str	r2, [r0, #12]
}
 80049a8:	bcf0      	pop	{r4, r5, r6, r7}
 80049aa:	4770      	bx	lr

080049ac <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	6003      	str	r3, [r0, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 80049b0:	6043      	str	r3, [r0, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 80049b2:	6083      	str	r3, [r0, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 80049b4:	60c3      	str	r3, [r0, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80049b6:	6103      	str	r3, [r0, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 80049b8:	6143      	str	r3, [r0, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80049ba:	6183      	str	r3, [r0, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80049bc:	61c3      	str	r3, [r0, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 80049be:	6203      	str	r3, [r0, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 80049c0:	6243      	str	r3, [r0, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 80049c2:	6283      	str	r3, [r0, #40]	; 0x28
}
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop

080049c8 <DMA_Cmd>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 80049c8:	6803      	ldr	r3, [r0, #0]
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80049ca:	b919      	cbnz	r1, 80049d4 <DMA_Cmd+0xc>
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80049cc:	f023 0101 	bic.w	r1, r3, #1
 80049d0:	6001      	str	r1, [r0, #0]
 80049d2:	4770      	bx	lr
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 80049d4:	f043 0301 	orr.w	r3, r3, #1
 80049d8:	6003      	str	r3, [r0, #0]
 80049da:	4770      	bx	lr

080049dc <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 80049dc:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80049de:	b91a      	cbnz	r2, 80049e8 <DMA_ITConfig+0xc>
    DMAy_Channelx->CCR |= DMA_IT;
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 80049e0:	ea23 0201 	bic.w	r2, r3, r1
 80049e4:	6002      	str	r2, [r0, #0]
 80049e6:	4770      	bx	lr
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 80049e8:	4319      	orrs	r1, r3
 80049ea:	6001      	str	r1, [r0, #0]
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop

080049f0 <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 80049f0:	6840      	ldr	r0, [r0, #4]
 80049f2:	b280      	uxth	r0, r0
}
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop

080049f8 <DMA_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80049f8:	00c1      	lsls	r1, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 80049fa:	bf4c      	ite	mi
 80049fc:	f44f 6180 	movmi.w	r1, #1024	; 0x400
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 8004a00:	2100      	movpl	r1, #0
 8004a02:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8004a06:	680b      	ldr	r3, [r1, #0]
  }
  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8004a08:	4203      	tst	r3, r0
    /* DMA_FLAG is reset */
    bitstatus = RESET;
  }
  
  /* Return the DMA_FLAG status */
  return  bitstatus;
 8004a0a:	bf0c      	ite	eq
 8004a0c:	2000      	moveq	r0, #0
 8004a0e:	2001      	movne	r0, #1
}
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop

08004a14 <DMA_ClearFlag>:
void DMA_ClearFlag(uint32_t DMA_FLAG)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8004a14:	00c2      	lsls	r2, r0, #3
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
 8004a16:	bf4c      	ite	mi
 8004a18:	f44f 6380 	movmi.w	r3, #1024	; 0x400
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
 8004a1c:	2300      	movpl	r3, #0
 8004a1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004a22:	6058      	str	r0, [r3, #4]
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop

08004a28 <DMA_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 8004a28:	00c1      	lsls	r1, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8004a2a:	bf4c      	ite	mi
 8004a2c:	f44f 6380 	movmi.w	r3, #1024	; 0x400
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 8004a30:	2300      	movpl	r3, #0
 8004a32:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004a36:	681b      	ldr	r3, [r3, #0]
  }
  /* Check the status of the specified DMA interrupt */
  if ((tmpreg & DMA_IT) != (uint32_t)RESET)
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8004a38:	4203      	tst	r3, r0
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 8004a3a:	bf0c      	ite	eq
 8004a3c:	2000      	moveq	r0, #0
 8004a3e:	2001      	movne	r0, #1
}
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop

08004a44 <DMA_ClearITPendingBit>:
void DMA_ClearITPendingBit(uint32_t DMA_IT)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 8004a44:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
 8004a46:	bf4c      	ite	mi
 8004a48:	f44f 6380 	movmi.w	r3, #1024	; 0x400
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
 8004a4c:	2300      	movpl	r3, #0
 8004a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004a52:	6058      	str	r0, [r3, #4]
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop

08004a58 <EXTI_DeInit>:
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8004a58:	f44f 6380 	mov.w	r3, #1024	; 0x400
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000; 
  EXTI->FTSR = 0x00000000; 
  EXTI->PR = 0x0007FFFF;
 8004a5c:	f64f 71ff 	movw	r1, #65535	; 0xffff
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8004a60:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a64:	2200      	movs	r2, #0
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000; 
  EXTI->FTSR = 0x00000000; 
  EXTI->PR = 0x0007FFFF;
 8004a66:	f2c0 0107 	movt	r1, #7
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8004a6a:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8004a6c:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 8004a6e:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 8004a70:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x0007FFFF;
 8004a72:	6159      	str	r1, [r3, #20]
}
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop

08004a78 <EXTI_Init>:
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004a78:	7983      	ldrb	r3, [r0, #6]
  *   that contains the configuration information for the EXTI
  *   peripheral.
  * @retval : None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004a7a:	b430      	push	{r4, r5}
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004a7c:	b353      	cbz	r3, 8004ad4 <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8004a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a82:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a86:	6801      	ldr	r1, [r0, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	43cc      	mvns	r4, r1
 8004a8c:	ea04 0502 	and.w	r5, r4, r2
 8004a90:	601d      	str	r5, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004a92:	685a      	ldr	r2, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004a94:	f890 c004 	ldrb.w	ip, [r0, #4]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004a98:	4014      	ands	r4, r2
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004a9a:	f10c 4580 	add.w	r5, ip, #1073741824	; 0x40000000
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004a9e:	605c      	str	r4, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004aa0:	f505 3282 	add.w	r2, r5, #66560	; 0x10400
 8004aa4:	6815      	ldr	r5, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004aa6:	7944      	ldrb	r4, [r0, #5]
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8004aa8:	4329      	orrs	r1, r5
 8004aaa:	6011      	str	r1, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004aac:	6802      	ldr	r2, [r0, #0]
 8004aae:	6898      	ldr	r0, [r3, #8]
 8004ab0:	43d1      	mvns	r1, r2
 8004ab2:	4008      	ands	r0, r1
 8004ab4:	6098      	str	r0, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004ab6:	68d8      	ldr	r0, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004ab8:	2c10      	cmp	r4, #16
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004aba:	ea01 0100 	and.w	r1, r1, r0
 8004abe:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004ac0:	d014      	beq.n	8004aec <EXTI_Init+0x74>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 8004ac2:	f104 4c80 	add.w	ip, r4, #1073741824	; 0x40000000
 8004ac6:	f50c 3482 	add.w	r4, ip, #66560	; 0x10400
 8004aca:	6820      	ldr	r0, [r4, #0]
 8004acc:	ea40 0302 	orr.w	r3, r0, r2
 8004ad0:	6023      	str	r3, [r4, #0]
 8004ad2:	e009      	b.n	8004ae8 <EXTI_Init+0x70>
    }
  }
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 8004ad4:	7902      	ldrb	r2, [r0, #4]
 8004ad6:	6801      	ldr	r1, [r0, #0]
 8004ad8:	f102 4c80 	add.w	ip, r2, #1073741824	; 0x40000000
 8004adc:	f50c 3382 	add.w	r3, ip, #66560	; 0x10400
 8004ae0:	6818      	ldr	r0, [r3, #0]
 8004ae2:	ea20 0201 	bic.w	r2, r0, r1
 8004ae6:	601a      	str	r2, [r3, #0]
  }
}
 8004ae8:	bc30      	pop	{r4, r5}
 8004aea:	4770      	bx	lr
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004aec:	6899      	ldr	r1, [r3, #8]
 8004aee:	ea41 0002 	orr.w	r0, r1, r2
 8004af2:	6098      	str	r0, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8004af4:	68d9      	ldr	r1, [r3, #12]
 8004af6:	ea41 0002 	orr.w	r0, r1, r2
 8004afa:	60d8      	str	r0, [r3, #12]
 8004afc:	e7f4      	b.n	8004ae8 <EXTI_Init+0x70>
 8004afe:	bf00      	nop

08004b00 <EXTI_StructInit>:
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 8004b00:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8004b02:	220c      	movs	r2, #12
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 8004b04:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8004b06:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8004b08:	7142      	strb	r2, [r0, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8004b0a:	7183      	strb	r3, [r0, #6]
}
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop

08004b10 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8004b10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b14:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b18:	6919      	ldr	r1, [r3, #16]
 8004b1a:	ea40 0201 	orr.w	r2, r0, r1
 8004b1e:	611a      	str	r2, [r3, #16]
}
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop

08004b24 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8004b24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b28:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004b2c:	694b      	ldr	r3, [r1, #20]
  {
    bitstatus = SET;
 8004b2e:	4218      	tst	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8004b30:	bf0c      	ite	eq
 8004b32:	2000      	moveq	r0, #0
 8004b34:	2001      	movne	r0, #1
}
 8004b36:	4770      	bx	lr

08004b38 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004b38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b40:	6158      	str	r0, [r3, #20]
}
 8004b42:	4770      	bx	lr

08004b44 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8004b44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b48:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004b4c:	680a      	ldr	r2, [r1, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8004b4e:	694b      	ldr	r3, [r1, #20]
 8004b50:	4003      	ands	r3, r0
 8004b52:	d004      	beq.n	8004b5e <EXTI_GetITStatus+0x1a>
  {
    bitstatus = SET;
 8004b54:	4210      	tst	r0, r2
 8004b56:	bf0c      	ite	eq
 8004b58:	2000      	moveq	r0, #0
 8004b5a:	2001      	movne	r0, #1
 8004b5c:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 8004b5e:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop

08004b64 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004b64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b68:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b6c:	6158      	str	r0, [r3, #20]
}
 8004b6e:	4770      	bx	lr

08004b70 <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8004b70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b74:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004b78:	681a      	ldr	r2, [r3, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8004b7a:	f002 0138 	and.w	r1, r2, #56	; 0x38
  tmpreg |= FLASH_Latency;
 8004b7e:	ea40 0201 	orr.w	r2, r0, r1
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8004b82:	601a      	str	r2, [r3, #0]
}
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop

08004b88 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8004b88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	f022 0108 	bic.w	r1, r2, #8
 8004b96:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	4310      	orrs	r0, r2
 8004b9c:	6018      	str	r0, [r3, #0]
}
 8004b9e:	4770      	bx	lr

08004ba0 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004ba0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ba4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	f022 0110 	bic.w	r1, r2, #16
 8004bae:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	4310      	orrs	r0, r2
 8004bb4:	6018      	str	r0, [r3, #0]
}
 8004bb6:	4770      	bx	lr

08004bb8 <FLASH_Unlock>:
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004bb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bbc:	f240 1123 	movw	r1, #291	; 0x123
  FLASH->KEYR = FLASH_KEY2;
 8004bc0:	f648 12ab 	movw	r2, #35243	; 0x89ab
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004bc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004bc8:	f2c4 5167 	movt	r1, #17767	; 0x4567
  FLASH->KEYR = FLASH_KEY2;
 8004bcc:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004bd0:	6059      	str	r1, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8004bd2:	605a      	str	r2, [r3, #4]
}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop

08004bd8 <FLASH_Lock>:
  * @retval : None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8004bd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bdc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004be0:	6918      	ldr	r0, [r3, #16]
 8004be2:	f040 0280 	orr.w	r2, r0, #128	; 0x80
 8004be6:	611a      	str	r2, [r3, #16]
}
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop

08004bec <FLASH_GetUserOptionByte>:
  *   and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8004bec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bf0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004bf4:	69d8      	ldr	r0, [r3, #28]
 8004bf6:	0880      	lsrs	r0, r0, #2
}
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop

08004bfc <FLASH_GetWriteProtectionOptionByte>:
  * @retval : The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8004bfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004c04:	6a18      	ldr	r0, [r3, #32]
}
 8004c06:	4770      	bx	lr

08004c08 <FLASH_GetReadOutProtectionStatus>:
  * @retval : FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8004c08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004c10:	69d8      	ldr	r0, [r3, #28]
  }
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
 8004c12:	f3c0 0040 	ubfx	r0, r0, #1, #1
}
 8004c16:	4770      	bx	lr

08004c18 <FLASH_GetPrefetchBufferStatus>:
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 8004c18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004c20:	6818      	ldr	r0, [r3, #0]
  else
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
 8004c22:	f3c0 1040 	ubfx	r0, r0, #5, #1
}
 8004c26:	4770      	bx	lr

08004c28 <FLASH_ITConfig>:
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8004c28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004c30:	691a      	ldr	r2, [r3, #16]
void FLASH_ITConfig(uint16_t FLASH_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
 8004c32:	b919      	cbnz	r1, 8004c3c <FLASH_ITConfig+0x14>
    FLASH->CR |= FLASH_IT;
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 8004c34:	ea22 0100 	bic.w	r1, r2, r0
 8004c38:	6119      	str	r1, [r3, #16]
 8004c3a:	4770      	bx	lr
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8004c3c:	4310      	orrs	r0, r2
 8004c3e:	6118      	str	r0, [r3, #16]
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop

08004c44 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 8004c44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8004c48:	2801      	cmp	r0, #1
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 8004c4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8004c4e:	d005      	beq.n	8004c5c <FLASH_GetFlagStatus+0x18>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 8004c50:	68db      	ldr	r3, [r3, #12]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8004c52:	4218      	tst	r0, r3
 8004c54:	bf0c      	ite	eq
 8004c56:	2000      	moveq	r0, #0
 8004c58:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8004c5a:	4770      	bx	lr
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 8004c5c:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8004c5e:	f000 0001 	and.w	r0, r0, #1
 8004c62:	4770      	bx	lr

08004c64 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8004c64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004c6c:	60d8      	str	r0, [r3, #12]
}
 8004c6e:	4770      	bx	lr

08004c70 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004c70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c74:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	07d1      	lsls	r1, r2, #31
 8004c7c:	d40b      	bmi.n	8004c96 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004c7e:	68d8      	ldr	r0, [r3, #12]
 8004c80:	0742      	lsls	r2, r0, #29
 8004c82:	d501      	bpl.n	8004c88 <FLASH_GetStatus+0x18>
    { 
      flashstatus = FLASH_ERROR_PG;
 8004c84:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8004c86:	4770      	bx	lr
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 8004c8e:	bf0c      	ite	eq
 8004c90:	2004      	moveq	r0, #4
 8004c92:	2003      	movne	r0, #3
 8004c94:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8004c96:	2001      	movs	r0, #1
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop

08004c9c <FLASH_WaitForLastOperation>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004c9c:	b570      	push	{r4, r5, r6, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8004ca2:	f7ff ffe5 	bl	8004c70 <FLASH_GetStatus>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004ca6:	2801      	cmp	r0, #1
 8004ca8:	d116      	bne.n	8004cd8 <FLASH_WaitForLastOperation+0x3c>
 8004caa:	b194      	cbz	r4, 8004cd2 <FLASH_WaitForLastOperation+0x36>
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 8004cac:	2600      	movs	r6, #0
  for(i = 0xFF; i != 0; i--)
 8004cae:	25ff      	movs	r5, #255	; 0xff
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 8004cb0:	9601      	str	r6, [sp, #4]
  for(i = 0xFF; i != 0; i--)
 8004cb2:	9501      	str	r5, [sp, #4]
 8004cb4:	9b01      	ldr	r3, [sp, #4]
 8004cb6:	b12b      	cbz	r3, 8004cc4 <FLASH_WaitForLastOperation+0x28>
 8004cb8:	9a01      	ldr	r2, [sp, #4]
 8004cba:	1e51      	subs	r1, r2, #1
 8004cbc:	9101      	str	r1, [sp, #4]
 8004cbe:	9801      	ldr	r0, [sp, #4]
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	d1f9      	bne.n	8004cb8 <FLASH_WaitForLastOperation+0x1c>
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8004cc4:	f7ff ffd4 	bl	8004c70 <FLASH_GetStatus>
    Timeout--;
 8004cc8:	3c01      	subs	r4, #1
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004cca:	2801      	cmp	r0, #1
 8004ccc:	d104      	bne.n	8004cd8 <FLASH_WaitForLastOperation+0x3c>
 8004cce:	2c00      	cmp	r4, #0
 8004cd0:	d1ee      	bne.n	8004cb0 <FLASH_WaitForLastOperation+0x14>
    status = FLASH_GetStatus();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8004cd2:	2005      	movs	r0, #5
  }
  /* Return the operation status */
  return status;
}
 8004cd4:	b002      	add	sp, #8
 8004cd6:	bd70      	pop	{r4, r5, r6, pc}
    status = FLASH_GetStatus();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8004cd8:	2c00      	cmp	r4, #0
 8004cda:	bf08      	it	eq
 8004cdc:	2005      	moveq	r0, #5
 8004cde:	e7f9      	b.n	8004cd4 <FLASH_WaitForLastOperation+0x38>

08004ce0 <FLASH_UserOptionByteConfig>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004ce2:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004ce6:	f240 1523 	movw	r5, #291	; 0x123
  FLASH->OPTKEYR = FLASH_KEY2;
 8004cea:	f648 13ab 	movw	r3, #35243	; 0x89ab
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004cee:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004cf2:	f2c4 5567 	movt	r5, #17767	; 0x4567
  FLASH->OPTKEYR = FLASH_KEY2;
 8004cf6:	f6cc 53ef 	movt	r3, #52719	; 0xcdef
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004cfa:	60a5      	str	r5, [r4, #8]
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004cfc:	4605      	mov	r5, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004cfe:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d00:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004d02:	460e      	mov	r6, r1
 8004d04:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d06:	f7ff ffc9 	bl	8004c9c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004d0a:	2804      	cmp	r0, #4
 8004d0c:	d000      	beq.n	8004d10 <FLASH_UserOptionByteConfig+0x30>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004d10:	6920      	ldr	r0, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004d12:	f045 05f8 	orr.w	r5, r5, #248	; 0xf8
 8004d16:	432e      	orrs	r6, r5
 8004d18:	f44f 4178 	mov.w	r1, #63488	; 0xf800
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004d1c:	f040 0210 	orr.w	r2, r0, #16
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004d20:	f6c1 71ff 	movt	r1, #8191	; 0x1fff
 8004d24:	4337      	orrs	r7, r6
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004d26:	6122      	str	r2, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d28:	200f      	movs	r0, #15
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004d2a:	804f      	strh	r7, [r1, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d2c:	f7ff ffb6 	bl	8004c9c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004d30:	2801      	cmp	r0, #1
 8004d32:	d0ec      	beq.n	8004d0e <FLASH_UserOptionByteConfig+0x2e>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004d34:	6922      	ldr	r2, [r4, #16]
 8004d36:	f641 71ef 	movw	r1, #8175	; 0x1fef
 8004d3a:	ea02 0301 	and.w	r3, r2, r1
 8004d3e:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d42:	bf00      	nop

08004d44 <FLASH_ReadOutProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004d44:	b538      	push	{r3, r4, r5, lr}
 8004d46:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004d48:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004d4c:	f7ff ffa6 	bl	8004c9c <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004d50:	2804      	cmp	r0, #4
 8004d52:	d000      	beq.n	8004d56 <FLASH_ReadOutProtection+0x12>
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004d54:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004d56:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004d5a:	f240 1123 	movw	r1, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004d5e:	f648 10ab 	movw	r0, #35243	; 0x89ab
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004d62:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004d66:	f2c4 5167 	movt	r1, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004d6a:	f6cc 50ef 	movt	r0, #52719	; 0xcdef
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004d6e:	60a1      	str	r1, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004d70:	60a0      	str	r0, [r4, #8]
    FLASH->CR |= CR_OPTER_Set;
 8004d72:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004d74:	f640 70ff 	movw	r0, #4095	; 0xfff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTER_Set;
 8004d78:	f043 0220 	orr.w	r2, r3, #32
 8004d7c:	6122      	str	r2, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004d7e:	6921      	ldr	r1, [r4, #16]
 8004d80:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8004d84:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004d86:	f7ff ff89 	bl	8004c9c <FLASH_WaitForLastOperation>
    if(status == FLASH_COMPLETE)
 8004d8a:	2804      	cmp	r0, #4
 8004d8c:	d008      	beq.n	8004da0 <FLASH_ReadOutProtection+0x5c>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8004d8e:	2801      	cmp	r0, #1
 8004d90:	d0e0      	beq.n	8004d54 <FLASH_ReadOutProtection+0x10>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8004d92:	6923      	ldr	r3, [r4, #16]
 8004d94:	f641 7edf 	movw	lr, #8159	; 0x1fdf
 8004d98:	ea03 020e 	and.w	r2, r3, lr
 8004d9c:	6122      	str	r2, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004d9e:	bd38      	pop	{r3, r4, r5, pc}
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004da0:	6922      	ldr	r2, [r4, #16]
 8004da2:	f641 71df 	movw	r1, #8159	; 0x1fdf
 8004da6:	ea02 0001 	and.w	r0, r2, r1
 8004daa:	6120      	str	r0, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004dac:	6923      	ldr	r3, [r4, #16]
 8004dae:	f043 0210 	orr.w	r2, r3, #16
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004db2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004db6:	6122      	str	r2, [r4, #16]
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004db8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
 8004dbc:	b9a5      	cbnz	r5, 8004de8 <FLASH_ReadOutProtection+0xa4>
      {
        OB->RDP = 0x00;
      }
      else
      {
        OB->RDP = RDP_Key;  
 8004dbe:	21a5      	movs	r1, #165	; 0xa5
 8004dc0:	8019      	strh	r1, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8004dc2:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004dc6:	f7ff ff69 	bl	8004c9c <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8004dca:	2801      	cmp	r0, #1
 8004dcc:	d0c2      	beq.n	8004d54 <FLASH_ReadOutProtection+0x10>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004dce:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 8004dd2:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8004dd6:	f8dc 1010 	ldr.w	r1, [ip, #16]
 8004dda:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004dde:	ea01 0203 	and.w	r2, r1, r3
 8004de2:	f8cc 2010 	str.w	r2, [ip, #16]
 8004de6:	bd38      	pop	{r3, r4, r5, pc}
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004de8:	2000      	movs	r0, #0
 8004dea:	8018      	strh	r0, [r3, #0]
 8004dec:	e7e9      	b.n	8004dc2 <FLASH_ReadOutProtection+0x7e>
 8004dee:	bf00      	nop

08004df0 <FLASH_EnableWriteProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8004df0:	b538      	push	{r3, r4, r5, lr}
 8004df2:	4605      	mov	r5, r0
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004df4:	200f      	movs	r0, #15
 8004df6:	f7ff ff51 	bl	8004c9c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004dfa:	2804      	cmp	r0, #4
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004dfc:	4604      	mov	r4, r0
  
  if(status == FLASH_COMPLETE)
 8004dfe:	d001      	beq.n	8004e04 <FLASH_EnableWriteProtection+0x14>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004e00:	4620      	mov	r0, r4
 8004e02:	bd38      	pop	{r3, r4, r5, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004e04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e08:	f240 1123 	movw	r1, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004e0c:	f648 12ab 	movw	r2, #35243	; 0x89ab
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004e10:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004e14:	f2c4 5167 	movt	r1, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004e18:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004e1c:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004e1e:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004e20:	6918      	ldr	r0, [r3, #16]
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8004e22:	43ed      	mvns	r5, r5
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8004e24:	b2ea      	uxtb	r2, r5
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004e26:	f040 0110 	orr.w	r1, r0, #16
    if(WRP0_Data != 0xFF)
 8004e2a:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004e2c:	6119      	str	r1, [r3, #16]
    if(WRP0_Data != 0xFF)
 8004e2e:	d019      	beq.n	8004e64 <FLASH_EnableWriteProtection+0x74>
    {
      OB->WRP0 = WRP0_Data;
 8004e30:	f44f 4c78 	mov.w	ip, #63488	; 0xf800
 8004e34:	f6c1 7cff 	movt	ip, #8191	; 0x1fff
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e38:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004e3a:	f8ac 2008 	strh.w	r2, [ip, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e3e:	f7ff ff2d 	bl	8004c9c <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004e42:	2804      	cmp	r0, #4
 8004e44:	d00e      	beq.n	8004e64 <FLASH_EnableWriteProtection+0x74>
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004e46:	4604      	mov	r4, r0
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
          
    if(status != FLASH_BUSY)
 8004e48:	2c01      	cmp	r4, #1
 8004e4a:	d0d9      	beq.n	8004e00 <FLASH_EnableWriteProtection+0x10>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004e4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004e54:	6919      	ldr	r1, [r3, #16]
 8004e56:	f641 70ef 	movw	r0, #8175	; 0x1fef
 8004e5a:	ea01 0200 	and.w	r2, r1, r0
 8004e5e:	611a      	str	r2, [r3, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004e60:	4620      	mov	r0, r4
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8004e64:	f3c5 2307 	ubfx	r3, r5, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004e68:	2bff      	cmp	r3, #255	; 0xff
 8004e6a:	d00a      	beq.n	8004e82 <FLASH_EnableWriteProtection+0x92>
    {
      OB->WRP1 = WRP1_Data;
 8004e6c:	f44f 4e78 	mov.w	lr, #63488	; 0xf800
 8004e70:	f6c1 7eff 	movt	lr, #8191	; 0x1fff
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e74:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004e76:	f8ae 300a 	strh.w	r3, [lr, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e7a:	f7ff ff0f 	bl	8004c9c <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004e7e:	2804      	cmp	r0, #4
 8004e80:	d1e1      	bne.n	8004e46 <FLASH_EnableWriteProtection+0x56>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8004e82:	f3c5 4307 	ubfx	r3, r5, #16, #8
      OB->WRP1 = WRP1_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004e86:	2bff      	cmp	r3, #255	; 0xff
 8004e88:	d009      	beq.n	8004e9e <FLASH_EnableWriteProtection+0xae>
    {
      OB->WRP2 = WRP2_Data;
 8004e8a:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8004e8e:	f6c1 70ff 	movt	r0, #8191	; 0x1fff
 8004e92:	8183      	strh	r3, [r0, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e94:	200f      	movs	r0, #15
 8004e96:	f7ff ff01 	bl	8004c9c <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004e9a:	2804      	cmp	r0, #4
 8004e9c:	d1d3      	bne.n	8004e46 <FLASH_EnableWriteProtection+0x56>
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8004e9e:	0e2d      	lsrs	r5, r5, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004ea0:	2dff      	cmp	r5, #255	; 0xff
 8004ea2:	d0d3      	beq.n	8004e4c <FLASH_EnableWriteProtection+0x5c>
    {
      OB->WRP3 = WRP3_Data;
 8004ea4:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 8004ea8:	f6c1 74ff 	movt	r4, #8191	; 0x1fff
 8004eac:	81e5      	strh	r5, [r4, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004eae:	200f      	movs	r0, #15
 8004eb0:	f7ff fef4 	bl	8004c9c <FLASH_WaitForLastOperation>
 8004eb4:	4604      	mov	r4, r0
 8004eb6:	e7c7      	b.n	8004e48 <FLASH_EnableWriteProtection+0x58>

08004eb8 <FLASH_ProgramOptionByteData>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8004eb8:	b570      	push	{r4, r5, r6, lr}
 8004eba:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ebc:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8004ebe:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ec0:	f7ff feec 	bl	8004c9c <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004ec4:	2804      	cmp	r0, #4
 8004ec6:	d000      	beq.n	8004eca <FLASH_ProgramOptionByteData+0x12>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 8004ec8:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004eca:	f44f 5500 	mov.w	r5, #8192	; 0x2000
 8004ece:	f240 1223 	movw	r2, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004ed2:	f648 10ab 	movw	r0, #35243	; 0x89ab
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004ed6:	f2c4 0502 	movt	r5, #16386	; 0x4002
 8004eda:	f2c4 5267 	movt	r2, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004ede:	f6cc 50ef 	movt	r0, #52719	; 0xcdef
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004ee2:	60aa      	str	r2, [r5, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004ee4:	60a8      	str	r0, [r5, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004ee6:	6929      	ldr	r1, [r5, #16]
    *(__IO uint16_t*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ee8:	200f      	movs	r0, #15
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004eea:	f041 0310 	orr.w	r3, r1, #16
 8004eee:	612b      	str	r3, [r5, #16]
    *(__IO uint16_t*)Address = Data;
 8004ef0:	8026      	strh	r6, [r4, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ef2:	f7ff fed3 	bl	8004c9c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004ef6:	2801      	cmp	r0, #1
 8004ef8:	d0e6      	beq.n	8004ec8 <FLASH_ProgramOptionByteData+0x10>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004efa:	692a      	ldr	r2, [r5, #16]
 8004efc:	f641 71ef 	movw	r1, #8175	; 0x1fef
 8004f00:	ea02 0301 	and.w	r3, r2, r1
 8004f04:	612b      	str	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 8004f06:	bd70      	pop	{r4, r5, r6, pc}

08004f08 <FLASH_ProgramHalfWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004f08:	b570      	push	{r4, r5, r6, lr}
 8004f0a:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f0c:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004f0e:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f10:	f7ff fec4 	bl	8004c9c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004f14:	2804      	cmp	r0, #4
 8004f16:	d000      	beq.n	8004f1a <FLASH_ProgramHalfWord+0x12>
      FLASH->CR &= CR_PG_Reset;
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004f18:	bd70      	pop	{r4, r5, r6, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004f1a:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8004f1e:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8004f22:	6931      	ldr	r1, [r6, #16]
  
    *(__IO uint16_t*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f24:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004f26:	f041 0301 	orr.w	r3, r1, #1
 8004f2a:	6133      	str	r3, [r6, #16]
  
    *(__IO uint16_t*)Address = Data;
 8004f2c:	8025      	strh	r5, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f2e:	f7ff feb5 	bl	8004c9c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004f32:	2801      	cmp	r0, #1
 8004f34:	d0f0      	beq.n	8004f18 <FLASH_ProgramHalfWord+0x10>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004f36:	6933      	ldr	r3, [r6, #16]
 8004f38:	f641 7cfe 	movw	ip, #8190	; 0x1ffe
 8004f3c:	ea03 020c 	and.w	r2, r3, ip
 8004f40:	6132      	str	r2, [r6, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004f42:	bd70      	pop	{r4, r5, r6, pc}

08004f44 <FLASH_ProgramWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004f44:	b570      	push	{r4, r5, r6, lr}
 8004f46:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f48:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004f4a:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f4c:	f7ff fea6 	bl	8004c9c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004f50:	2804      	cmp	r0, #4
 8004f52:	d000      	beq.n	8004f56 <FLASH_ProgramWord+0x12>
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004f54:	bd70      	pop	{r4, r5, r6, pc}
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004f56:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8004f5a:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8004f5e:	6930      	ldr	r0, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004f60:	b2ab      	uxth	r3, r5
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004f62:	f040 0201 	orr.w	r2, r0, #1
 8004f66:	6132      	str	r2, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f68:	200f      	movs	r0, #15
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004f6a:	8023      	strh	r3, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f6c:	f7ff fe96 	bl	8004c9c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004f70:	2804      	cmp	r0, #4
 8004f72:	d008      	beq.n	8004f86 <FLASH_ProgramWord+0x42>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004f74:	2801      	cmp	r0, #1
 8004f76:	d0ed      	beq.n	8004f54 <FLASH_ProgramWord+0x10>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004f78:	6933      	ldr	r3, [r6, #16]
 8004f7a:	f641 71fe 	movw	r1, #8190	; 0x1ffe
 8004f7e:	ea03 0201 	and.w	r2, r3, r1
 8004f82:	6132      	str	r2, [r6, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004f84:	bd70      	pop	{r4, r5, r6, pc}
 
    if(status == FLASH_COMPLETE)
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(__IO uint16_t*)(Address + 2) = Data >> 16;
 8004f86:	0c2d      	lsrs	r5, r5, #16
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f88:	200f      	movs	r0, #15
 
    if(status == FLASH_COMPLETE)
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(__IO uint16_t*)(Address + 2) = Data >> 16;
 8004f8a:	8065      	strh	r5, [r4, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f8c:	f7ff fe86 	bl	8004c9c <FLASH_WaitForLastOperation>
        
      if(status != FLASH_BUSY)
 8004f90:	2801      	cmp	r0, #1
 8004f92:	d0df      	beq.n	8004f54 <FLASH_ProgramWord+0x10>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004f94:	6933      	ldr	r3, [r6, #16]
 8004f96:	f641 7cfe 	movw	ip, #8190	; 0x1ffe
 8004f9a:	ea03 010c 	and.w	r1, r3, ip
 8004f9e:	6131      	str	r1, [r6, #16]
 8004fa0:	bd70      	pop	{r4, r5, r6, pc}
 8004fa2:	bf00      	nop

08004fa4 <FLASH_EraseOptionBytes>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004fa4:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004fa6:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004faa:	f7ff fe77 	bl	8004c9c <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004fae:	2804      	cmp	r0, #4
 8004fb0:	d000      	beq.n	8004fb4 <FLASH_EraseOptionBytes+0x10>
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8004fb2:	bd10      	pop	{r4, pc}
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004fb4:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8004fb8:	f240 1123 	movw	r1, #291	; 0x123
    FLASH->OPTKEYR = FLASH_KEY2;
 8004fbc:	f648 10ab 	movw	r0, #35243	; 0x89ab
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004fc0:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8004fc4:	f2c4 5167 	movt	r1, #17767	; 0x4567
    FLASH->OPTKEYR = FLASH_KEY2;
 8004fc8:	f6cc 50ef 	movt	r0, #52719	; 0xcdef
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004fcc:	60a1      	str	r1, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004fce:	60a0      	str	r0, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004fd0:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004fd2:	f640 70ff 	movw	r0, #4095	; 0xfff
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004fd6:	f043 0220 	orr.w	r2, r3, #32
 8004fda:	6122      	str	r2, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004fdc:	6921      	ldr	r1, [r4, #16]
 8004fde:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8004fe2:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004fe4:	f7ff fe5a 	bl	8004c9c <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8004fe8:	2804      	cmp	r0, #4
 8004fea:	d008      	beq.n	8004ffe <FLASH_EraseOptionBytes+0x5a>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004fec:	2801      	cmp	r0, #1
 8004fee:	d0e0      	beq.n	8004fb2 <FLASH_EraseOptionBytes+0xe>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004ff0:	6922      	ldr	r2, [r4, #16]
 8004ff2:	f641 71ef 	movw	r1, #8175	; 0x1fef
 8004ff6:	ea02 0301 	and.w	r3, r2, r1
 8004ffa:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8004ffc:	bd10      	pop	{r4, pc}
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004ffe:	6922      	ldr	r2, [r4, #16]
 8005000:	f641 7edf 	movw	lr, #8159	; 0x1fdf
 8005004:	ea02 010e 	and.w	r1, r2, lr
 8005008:	6121      	str	r1, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800500a:	6920      	ldr	r0, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 800500c:	f44f 4c78 	mov.w	ip, #63488	; 0xf800
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8005010:	f040 0310 	orr.w	r3, r0, #16
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8005014:	22a5      	movs	r2, #165	; 0xa5
 8005016:	f6c1 7cff 	movt	ip, #8191	; 0x1fff
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800501a:	6123      	str	r3, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800501c:	200f      	movs	r0, #15
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 800501e:	f8ac 2000 	strh.w	r2, [ip]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8005022:	f7ff fe3b 	bl	8004c9c <FLASH_WaitForLastOperation>
 
      if(status != FLASH_BUSY)
 8005026:	2801      	cmp	r0, #1
 8005028:	d0c3      	beq.n	8004fb2 <FLASH_EraseOptionBytes+0xe>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 800502a:	6922      	ldr	r2, [r4, #16]
 800502c:	f641 71ef 	movw	r1, #8175	; 0x1fef
 8005030:	ea02 0301 	and.w	r3, r2, r1
 8005034:	6123      	str	r3, [r4, #16]
 8005036:	bd10      	pop	{r4, pc}

08005038 <FLASH_EraseAllPages>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
 8005038:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800503a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800503e:	f7ff fe2d 	bl	8004c9c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005042:	2804      	cmp	r0, #4
 8005044:	d000      	beq.n	8005048 <FLASH_EraseAllPages+0x10>
      FLASH->CR &= CR_MER_Reset;
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8005046:	bd10      	pop	{r4, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8005048:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800504c:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8005050:	6923      	ldr	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005052:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8005056:	f043 0204 	orr.w	r2, r3, #4
 800505a:	6122      	str	r2, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 800505c:	6921      	ldr	r1, [r4, #16]
 800505e:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8005062:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005064:	f7ff fe1a 	bl	8004c9c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8005068:	2801      	cmp	r0, #1
 800506a:	d0ec      	beq.n	8005046 <FLASH_EraseAllPages+0xe>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 800506c:	6922      	ldr	r2, [r4, #16]
 800506e:	f641 7cfb 	movw	ip, #8187	; 0x1ffb
 8005072:	ea02 010c 	and.w	r1, r2, ip
 8005076:	6121      	str	r1, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8005078:	bd10      	pop	{r4, pc}
 800507a:	bf00      	nop

0800507c <FLASH_ErasePage>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 800507c:	b538      	push	{r3, r4, r5, lr}
 800507e:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8005080:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005084:	f7ff fe0a 	bl	8004c9c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8005088:	2804      	cmp	r0, #4
 800508a:	d000      	beq.n	800508e <FLASH_ErasePage+0x12>
      FLASH->CR &= CR_PER_Reset;
    }
  }
  /* Return the Erase Status */
  return status;
}
 800508c:	bd38      	pop	{r3, r4, r5, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800508e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8005092:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8005096:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8005098:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800509c:	f043 0202 	orr.w	r2, r3, #2
 80050a0:	6122      	str	r2, [r4, #16]
    FLASH->AR = Page_Address; 
 80050a2:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80050a4:	6921      	ldr	r1, [r4, #16]
 80050a6:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 80050aa:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80050ac:	f7ff fdf6 	bl	8004c9c <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 80050b0:	2801      	cmp	r0, #1
 80050b2:	d0eb      	beq.n	800508c <FLASH_ErasePage+0x10>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80050b4:	6922      	ldr	r2, [r4, #16]
 80050b6:	f641 7cfd 	movw	ip, #8189	; 0x1ffd
 80050ba:	ea02 010c 	and.w	r1, r2, ip
 80050be:	6121      	str	r1, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80050c0:	bd38      	pop	{r3, r4, r5, pc}
 80050c2:	bf00      	nop

080050c4 <FSMC_NORSRAMDeInit>:
  * @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  * @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval : None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 80050c4:	b410      	push	{r4}
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 80050c6:	b1a0      	cbz	r0, 80050f2 <FSMC_NORSRAMDeInit+0x2e>
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 80050c8:	f243 01d2 	movw	r1, #12498	; 0x30d2
 80050cc:	f04f 4420 	mov.w	r4, #2684354560	; 0xa0000000
 80050d0:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 80050d4:	f44f 7c82 	mov.w	ip, #260	; 0x104
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 80050d8:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80050dc:	1c44      	adds	r4, r0, #1
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 80050de:	f2ca 0c00 	movt	ip, #40960	; 0xa000
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 80050e2:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80050e6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 80050ea:	f84c 2020 	str.w	r2, [ip, r0, lsl #2]
}
 80050ee:	bc10      	pop	{r4}
 80050f0:	4770      	bx	lr
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 80050f2:	f243 02db 	movw	r2, #12507	; 0x30db
 80050f6:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	e7ea      	b.n	80050d4 <FSMC_NORSRAMDeInit+0x10>
 80050fe:	bf00      	nop

08005100 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8005100:	2810      	cmp	r0, #16
 8005102:	d00b      	beq.n	800511c <FSMC_NANDDeInit+0x1c>
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8005104:	2380      	movs	r3, #128	; 0x80
 8005106:	f2ca 0300 	movt	r3, #40960	; 0xa000
    FSMC_Bank3->SR3 = 0x00000040;
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 800510a:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 800510e:	2018      	movs	r0, #24
    FSMC_Bank3->SR3 = 0x00000040;
 8005110:	2140      	movs	r1, #64	; 0x40
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8005112:	6018      	str	r0, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8005114:	6059      	str	r1, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8005116:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 8005118:	60da      	str	r2, [r3, #12]
 800511a:	4770      	bx	lr
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 800511c:	2360      	movs	r3, #96	; 0x60
 800511e:	e7f2      	b.n	8005106 <FSMC_NANDDeInit+0x6>

08005120 <FSMC_PCCARDDeInit>:
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8005120:	23a0      	movs	r3, #160	; 0xa0
 8005122:	f2ca 0300 	movt	r3, #40960	; 0xa000
  FSMC_Bank4->SR4 = 0x00000000;	
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8005126:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 800512a:	2018      	movs	r0, #24
  FSMC_Bank4->SR4 = 0x00000000;	
 800512c:	2100      	movs	r1, #0
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 800512e:	6018      	str	r0, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8005130:	6059      	str	r1, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8005132:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 8005134:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 8005136:	611a      	str	r2, [r3, #16]
}
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop

0800513c <FSMC_NORSRAMInit>:
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 800513c:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 800513e:	6842      	ldr	r2, [r0, #4]
  *   structure that contains the configuration information for 
  *   the FSMC NOR/SRAM specified Banks.                       
  * @retval : None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8005140:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8005142:	68c7      	ldr	r7, [r0, #12]
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8005144:	6904      	ldr	r4, [r0, #16]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8005146:	ea43 0102 	orr.w	r1, r3, r2
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 800514a:	ea41 0507 	orr.w	r5, r1, r7
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 800514e:	6946      	ldr	r6, [r0, #20]
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8005150:	ea45 0c04 	orr.w	ip, r5, r4
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8005154:	6982      	ldr	r2, [r0, #24]
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8005156:	ea4c 0706 	orr.w	r7, ip, r6
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 800515a:	69c1      	ldr	r1, [r0, #28]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 800515c:	ea47 0402 	orr.w	r4, r7, r2
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8005160:	6a06      	ldr	r6, [r0, #32]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8005162:	ea44 0501 	orr.w	r5, r4, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8005166:	6a42      	ldr	r2, [r0, #36]	; 0x24
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8005168:	ea45 0c06 	orr.w	ip, r5, r6
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800516c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800516e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8005170:	ea4c 0702 	orr.w	r7, ip, r2
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8005174:	ea47 0601 	orr.w	r6, r7, r1
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8005178:	6802      	ldr	r2, [r0, #0]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800517a:	ea46 0504 	orr.w	r5, r6, r4
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 800517e:	2b08      	cmp	r3, #8
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8005180:	f04f 4420 	mov.w	r4, #2684354560	; 0xa0000000
 8005184:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8005188:	d023      	beq.n	80051d2 <FSMC_NORSRAMInit+0x96>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 800518a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 800518c:	1c54      	adds	r4, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 800518e:	699f      	ldr	r7, [r3, #24]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8005190:	e893 1060 	ldmia.w	r3, {r5, r6, ip}
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8005194:	433d      	orrs	r5, r7
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8005196:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 800519a:	68df      	ldr	r7, [r3, #12]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 800519c:	691e      	ldr	r6, [r3, #16]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 800519e:	ea45 250c 	orr.w	r5, r5, ip, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 80051a2:	695b      	ldr	r3, [r3, #20]
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 80051a4:	ea45 4c07 	orr.w	ip, r5, r7, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 80051a8:	ea4c 5506 	orr.w	r5, ip, r6, lsl #20
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 80051ac:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80051b0:	f04f 4c20 	mov.w	ip, #2684354560	; 0xa0000000
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80051b4:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80051b8:	f84c 5024 	str.w	r5, [ip, r4, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80051bc:	d010      	beq.n	80051e0 <FSMC_NORSRAMInit+0xa4>
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 80051be:	f44f 7c82 	mov.w	ip, #260	; 0x104
 80051c2:	f2ca 0c00 	movt	ip, #40960	; 0xa000
 80051c6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80051ca:	f84c 1022 	str.w	r1, [ip, r2, lsl #2]
  }
}
 80051ce:	bcf0      	pop	{r4, r5, r6, r7}
 80051d0:	4770      	bx	lr
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 80051d2:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
 80051d6:	f046 0340 	orr.w	r3, r6, #64	; 0x40
 80051da:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
 80051de:	e7d4      	b.n	800518a <FSMC_NORSRAMInit+0x4e>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80051e0:	6b43      	ldr	r3, [r0, #52]	; 0x34
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80051e2:	f44f 7182 	mov.w	r1, #260	; 0x104
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80051e6:	681c      	ldr	r4, [r3, #0]
 80051e8:	699d      	ldr	r5, [r3, #24]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 80051ea:	6858      	ldr	r0, [r3, #4]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 80051ec:	689e      	ldr	r6, [r3, #8]
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80051ee:	4325      	orrs	r5, r4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 80051f0:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 80051f4:	691c      	ldr	r4, [r3, #16]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 80051f6:	6958      	ldr	r0, [r3, #20]
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 80051f8:	ea45 2306 	orr.w	r3, r5, r6, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 80051fc:	ea43 5c04 	orr.w	ip, r3, r4, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8005200:	ea4c 6000 	orr.w	r0, ip, r0, lsl #24
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8005204:	f2ca 0100 	movt	r1, #40960	; 0xa000
 8005208:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 800520c:	e7df      	b.n	80051ce <FSMC_NORSRAMInit+0x92>
 800520e:	bf00      	nop

08005210 <FSMC_NANDInit>:
  *   structure that contains the configuration information for 
  *   the FSMC NAND specified Banks.                       
  * @retval : None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8005210:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8005214:	69c2      	ldr	r2, [r0, #28]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8005216:	6a03      	ldr	r3, [r0, #32]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 8005218:	6841      	ldr	r1, [r0, #4]
 800521a:	6885      	ldr	r5, [r0, #8]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800521c:	6897      	ldr	r7, [r2, #8]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 800521e:	ea41 0405 	orr.w	r4, r1, r5
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8005222:	6899      	ldr	r1, [r3, #8]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8005224:	f044 0908 	orr.w	r9, r4, #8
            FSMC_NANDInitStruct->FSMC_ECC |
 8005228:	68c6      	ldr	r6, [r0, #12]
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800522a:	6854      	ldr	r4, [r2, #4]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800522c:	f8d3 a004 	ldr.w	sl, [r3, #4]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8005230:	0409      	lsls	r1, r1, #16
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8005232:	6905      	ldr	r5, [r0, #16]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8005234:	ea4f 4c07 	mov.w	ip, r7, lsl #16
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8005238:	ea49 0806 	orr.w	r8, r9, r6
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800523c:	6817      	ldr	r7, [r2, #0]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800523e:	681e      	ldr	r6, [r3, #0]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8005240:	ea4c 2c04 	orr.w	ip, ip, r4, lsl #8
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8005244:	f8d0 9014 	ldr.w	r9, [r0, #20]
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8005248:	68d4      	ldr	r4, [r2, #12]
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 800524a:	ea41 220a 	orr.w	r2, r1, sl, lsl #8
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 800524e:	68d9      	ldr	r1, [r3, #12]
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8005250:	6803      	ldr	r3, [r0, #0]
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8005252:	ea48 0805 	orr.w	r8, r8, r5
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8005256:	6985      	ldr	r5, [r0, #24]
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8005258:	ea48 2849 	orr.w	r8, r8, r9, lsl #9
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800525c:	ea4c 0707 	orr.w	r7, ip, r7
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8005260:	4332      	orrs	r2, r6
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8005262:	2b10      	cmp	r3, #16
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8005264:	ea48 3545 	orr.w	r5, r8, r5, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8005268:	ea47 6704 	orr.w	r7, r7, r4, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 800526c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8005270:	d008      	beq.n	8005284 <FSMC_NANDInit+0x74>
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8005272:	2380      	movs	r3, #128	; 0x80
 8005274:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005278:	601d      	str	r5, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 800527a:	609f      	str	r7, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 800527c:	60da      	str	r2, [r3, #12]
  }
}
 800527e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8005282:	4770      	bx	lr
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8005284:	2060      	movs	r0, #96	; 0x60
 8005286:	f2ca 0000 	movt	r0, #40960	; 0xa000
 800528a:	6005      	str	r5, [r0, #0]
    FSMC_Bank2->PMEM2 = tmppmem;
 800528c:	6087      	str	r7, [r0, #8]
    FSMC_Bank2->PATT2 = tmppatt;
 800528e:	60c2      	str	r2, [r0, #12]
 8005290:	e7f5      	b.n	800527e <FSMC_NANDInit+0x6e>
 8005292:	bf00      	nop

08005294 <FSMC_PCCARDInit>:
  *   structure that contains the configuration information for 
  *   the FSMC PCCARD Bank.                       
  * @retval : None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8005294:	b470      	push	{r4, r5, r6}
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8005296:	e890 001a 	ldmia.w	r0, {r1, r3, r4}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 800529a:	f041 0c10 	orr.w	ip, r1, #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 800529e:	ea4c 2543 	orr.w	r5, ip, r3, lsl #9
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 80052a2:	23a0      	movs	r3, #160	; 0xa0
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80052a4:	68c2      	ldr	r2, [r0, #12]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 80052a6:	f2ca 0300 	movt	r3, #40960	; 0xa000
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 80052aa:	ea45 3644 	orr.w	r6, r5, r4, lsl #13
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 80052ae:	601e      	str	r6, [r3, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052b0:	6894      	ldr	r4, [r2, #8]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80052b2:	e892 0060 	ldmia.w	r2, {r5, r6}
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052b6:	0421      	lsls	r1, r4, #16
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80052b8:	ea41 2c06 	orr.w	ip, r1, r6, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 80052bc:	68d4      	ldr	r4, [r2, #12]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80052be:	ea4c 0505 	orr.w	r5, ip, r5
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80052c2:	6902      	ldr	r2, [r0, #16]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052c4:	ea45 6604 	orr.w	r6, r5, r4, lsl #24
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80052c8:	609e      	str	r6, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052ca:	6894      	ldr	r4, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80052cc:	e892 0060 	ldmia.w	r2, {r5, r6}
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052d0:	0421      	lsls	r1, r4, #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 80052d2:	68d4      	ldr	r4, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80052d4:	ea41 2206 	orr.w	r2, r1, r6, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80052d8:	ea42 0105 	orr.w	r1, r2, r5
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052dc:	ea41 6504 	orr.w	r5, r1, r4, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80052e0:	6942      	ldr	r2, [r0, #20]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80052e2:	60dd      	str	r5, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052e4:	6894      	ldr	r4, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80052e6:	e892 0021 	ldmia.w	r2, {r0, r5}
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052ea:	0424      	lsls	r4, r4, #16
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 80052ec:	68d1      	ldr	r1, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80052ee:	ea44 2c05 	orr.w	ip, r4, r5, lsl #8
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80052f2:	ea4c 0000 	orr.w	r0, ip, r0
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80052f6:	ea40 6201 	orr.w	r2, r0, r1, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80052fa:	611a      	str	r2, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 80052fc:	bc70      	pop	{r4, r5, r6}
 80052fe:	4770      	bx	lr

08005300 <FSMC_NORSRAMStructInit>:
  * @param FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8005300:	b470      	push	{r4, r5, r6}
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8005302:	2602      	movs	r6, #2
 8005304:	6046      	str	r6, [r0, #4]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8005306:	6b04      	ldr	r4, [r0, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8005308:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 800530a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 800530e:	6206      	str	r6, [r0, #32]
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8005310:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8005312:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8005314:	25ff      	movs	r5, #255	; 0xff
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8005316:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 800531a:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 800531c:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 800531e:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8005320:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8005322:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8005324:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8005326:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8005328:	6246      	str	r6, [r0, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 800532a:	6283      	str	r3, [r0, #40]	; 0x28
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 800532c:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 800532e:	6022      	str	r2, [r4, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8005330:	6062      	str	r2, [r4, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8005332:	60a5      	str	r5, [r4, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8005334:	60e2      	str	r2, [r4, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8005336:	6122      	str	r2, [r4, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8005338:	6162      	str	r2, [r4, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 800533a:	61a3      	str	r3, [r4, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 800533c:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 800533e:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8005340:	608d      	str	r5, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8005342:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 8005344:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8005346:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 8005348:	618b      	str	r3, [r1, #24]
}
 800534a:	bc70      	pop	{r4, r5, r6}
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop

08005350 <FSMC_NANDStructInit>:
  * @param FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
 8005350:	b430      	push	{r4, r5}
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005352:	6a01      	ldr	r1, [r0, #32]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005354:	69c4      	ldr	r4, [r0, #28]
 8005356:	23fc      	movs	r3, #252	; 0xfc
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8005358:	2200      	movs	r2, #0
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 800535a:	2510      	movs	r5, #16
 800535c:	6005      	str	r5, [r0, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 800535e:	6042      	str	r2, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8005360:	6082      	str	r2, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8005362:	60c2      	str	r2, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8005364:	6102      	str	r2, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8005366:	6142      	str	r2, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8005368:	6182      	str	r2, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800536a:	6023      	str	r3, [r4, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800536c:	6063      	str	r3, [r4, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800536e:	60a3      	str	r3, [r4, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8005370:	60e3      	str	r3, [r4, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005372:	600b      	str	r3, [r1, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8005374:	604b      	str	r3, [r1, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8005376:	608b      	str	r3, [r1, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8005378:	60cb      	str	r3, [r1, #12]
}
 800537a:	bc30      	pop	{r4, r5}
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop

08005380 <FSMC_PCCARDStructInit>:
  * @param FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8005380:	b430      	push	{r4, r5}
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005382:	6901      	ldr	r1, [r0, #16]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005384:	68c4      	ldr	r4, [r0, #12]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005386:	6942      	ldr	r2, [r0, #20]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005388:	23fc      	movs	r3, #252	; 0xfc
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 800538a:	2500      	movs	r5, #0
 800538c:	6005      	str	r5, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 800538e:	6045      	str	r5, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8005390:	6085      	str	r5, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8005392:	6023      	str	r3, [r4, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8005394:	6063      	str	r3, [r4, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8005396:	60a3      	str	r3, [r4, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8005398:	60e3      	str	r3, [r4, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800539a:	600b      	str	r3, [r1, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800539c:	604b      	str	r3, [r1, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800539e:	608b      	str	r3, [r1, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 80053a0:	60cb      	str	r3, [r1, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80053a2:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 80053a4:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 80053a6:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 80053a8:	60d3      	str	r3, [r2, #12]
}
 80053aa:	bc30      	pop	{r4, r5}
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop

080053b0 <FSMC_NORSRAMCmd>:
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80053b0:	b961      	cbnz	r1, 80053cc <FSMC_NORSRAMCmd+0x1c>
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 80053b2:	f04f 4c20 	mov.w	ip, #2684354560	; 0xa0000000
 80053b6:	f85c 1020 	ldr.w	r1, [ip, r0, lsl #2]
 80053ba:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80053be:	f2c0 030f 	movt	r3, #15
 80053c2:	ea01 0203 	and.w	r2, r1, r3
 80053c6:	f84c 2020 	str.w	r2, [ip, r0, lsl #2]
 80053ca:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 80053cc:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80053d0:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 80053d4:	f041 0201 	orr.w	r2, r1, #1
 80053d8:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop

080053e0 <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80053e0:	b149      	cbz	r1, 80053f6 <FSMC_NANDCmd+0x16>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80053e2:	2810      	cmp	r0, #16
 80053e4:	d015      	beq.n	8005412 <FSMC_NANDCmd+0x32>
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 80053e6:	2380      	movs	r3, #128	; 0x80
 80053e8:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	f042 0104 	orr.w	r1, r2, #4
 80053f2:	6019      	str	r1, [r3, #0]
 80053f4:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80053f6:	2810      	cmp	r0, #16
 80053f8:	d013      	beq.n	8005422 <FSMC_NANDCmd+0x42>
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 80053fa:	2280      	movs	r2, #128	; 0x80
 80053fc:	f2ca 0200 	movt	r2, #40960	; 0xa000
 8005400:	6811      	ldr	r1, [r2, #0]
 8005402:	f64f 7cfb 	movw	ip, #65531	; 0xfffb
 8005406:	f2c0 0c0f 	movt	ip, #15
 800540a:	ea01 000c 	and.w	r0, r1, ip
 800540e:	6010      	str	r0, [r2, #0]
 8005410:	4770      	bx	lr
  if (NewState != DISABLE)
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 8005412:	2360      	movs	r3, #96	; 0x60
 8005414:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005418:	6818      	ldr	r0, [r3, #0]
 800541a:	f040 0204 	orr.w	r2, r0, #4
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	4770      	bx	lr
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 8005422:	2260      	movs	r2, #96	; 0x60
 8005424:	e7ea      	b.n	80053fc <FSMC_NANDCmd+0x1c>
 8005426:	bf00      	nop

08005428 <FSMC_PCCARDCmd>:
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005428:	b958      	cbnz	r0, 8005442 <FSMC_PCCARDCmd+0x1a>
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 800542a:	22a0      	movs	r2, #160	; 0xa0
 800542c:	f2ca 0200 	movt	r2, #40960	; 0xa000
 8005430:	6813      	ldr	r3, [r2, #0]
 8005432:	f64f 7cfb 	movw	ip, #65531	; 0xfffb
 8005436:	f2c0 0c0f 	movt	ip, #15
 800543a:	ea03 010c 	and.w	r1, r3, ip
 800543e:	6011      	str	r1, [r2, #0]
 8005440:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 8005442:	23a0      	movs	r3, #160	; 0xa0
 8005444:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	f040 0204 	orr.w	r2, r0, #4
 800544e:	601a      	str	r2, [r3, #0]
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop

08005454 <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005454:	b149      	cbz	r1, 800546a <FSMC_NANDECCCmd+0x16>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8005456:	2810      	cmp	r0, #16
 8005458:	d015      	beq.n	8005486 <FSMC_NANDECCCmd+0x32>
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 800545a:	2380      	movs	r3, #128	; 0x80
 800545c:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	f042 0140 	orr.w	r1, r2, #64	; 0x40
 8005466:	6019      	str	r1, [r3, #0]
 8005468:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800546a:	2810      	cmp	r0, #16
 800546c:	d013      	beq.n	8005496 <FSMC_NANDECCCmd+0x42>
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 800546e:	2280      	movs	r2, #128	; 0x80
 8005470:	f2ca 0200 	movt	r2, #40960	; 0xa000
 8005474:	6811      	ldr	r1, [r2, #0]
 8005476:	f64f 7cbf 	movw	ip, #65471	; 0xffbf
 800547a:	f2c0 0c0f 	movt	ip, #15
 800547e:	ea01 000c 	and.w	r0, r1, ip
 8005482:	6010      	str	r0, [r2, #0]
 8005484:	4770      	bx	lr
  if (NewState != DISABLE)
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 8005486:	2360      	movs	r3, #96	; 0x60
 8005488:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800548c:	6818      	ldr	r0, [r3, #0]
 800548e:	f040 0240 	orr.w	r2, r0, #64	; 0x40
 8005492:	601a      	str	r2, [r3, #0]
 8005494:	4770      	bx	lr
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 8005496:	2260      	movs	r2, #96	; 0x60
 8005498:	e7ea      	b.n	8005470 <FSMC_NANDECCCmd+0x1c>
 800549a:	bf00      	nop

0800549c <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800549c:	2810      	cmp	r0, #16
 800549e:	d004      	beq.n	80054aa <FSMC_GetECC+0xe>
    eccval = FSMC_Bank2->ECCR2;
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 80054a0:	2080      	movs	r0, #128	; 0x80
 80054a2:	f2ca 0000 	movt	r0, #40960	; 0xa000
 80054a6:	6940      	ldr	r0, [r0, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 80054a8:	4770      	bx	lr
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 80054aa:	2360      	movs	r3, #96	; 0x60
 80054ac:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80054b0:	6958      	ldr	r0, [r3, #20]
 80054b2:	4770      	bx	lr

080054b4 <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80054b4:	b15a      	cbz	r2, 80054ce <FSMC_ITConfig+0x1a>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80054b6:	2810      	cmp	r0, #16
 80054b8:	d01e      	beq.n	80054f8 <FSMC_ITConfig+0x44>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 80054ba:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80054be:	d022      	beq.n	8005506 <FSMC_ITConfig+0x52>
      FSMC_Bank3->SR3 |= FSMC_IT;
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 80054c0:	20a0      	movs	r0, #160	; 0xa0
 80054c2:	f2ca 0000 	movt	r0, #40960	; 0xa000
 80054c6:	6843      	ldr	r3, [r0, #4]
 80054c8:	4319      	orrs	r1, r3
 80054ca:	6041      	str	r1, [r0, #4]
 80054cc:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80054ce:	2810      	cmp	r0, #16
 80054d0:	d00a      	beq.n	80054e8 <FSMC_ITConfig+0x34>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 80054d2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80054d6:	d01e      	beq.n	8005516 <FSMC_ITConfig+0x62>
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 80054d8:	23a0      	movs	r3, #160	; 0xa0
 80054da:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80054de:	6858      	ldr	r0, [r3, #4]
 80054e0:	ea20 0101 	bic.w	r1, r0, r1
 80054e4:	6059      	str	r1, [r3, #4]
 80054e6:	4770      	bx	lr
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 80054e8:	2060      	movs	r0, #96	; 0x60
 80054ea:	f2ca 0000 	movt	r0, #40960	; 0xa000
 80054ee:	6843      	ldr	r3, [r0, #4]
 80054f0:	ea23 0201 	bic.w	r2, r3, r1
 80054f4:	6042      	str	r2, [r0, #4]
 80054f6:	4770      	bx	lr
  if (NewState != DISABLE)
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 80054f8:	2360      	movs	r3, #96	; 0x60
 80054fa:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	4311      	orrs	r1, r2
 8005502:	6059      	str	r1, [r3, #4]
 8005504:	4770      	bx	lr
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8005506:	2380      	movs	r3, #128	; 0x80
 8005508:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	ea41 0002 	orr.w	r0, r1, r2
 8005512:	6058      	str	r0, [r3, #4]
 8005514:	4770      	bx	lr
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8005516:	2080      	movs	r0, #128	; 0x80
 8005518:	f2ca 0000 	movt	r0, #40960	; 0xa000
 800551c:	6842      	ldr	r2, [r0, #4]
 800551e:	ea22 0101 	bic.w	r1, r2, r1
 8005522:	6041      	str	r1, [r0, #4]
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop

08005528 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8005528:	2810      	cmp	r0, #16
 800552a:	d00b      	beq.n	8005544 <FSMC_GetFlagStatus+0x1c>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800552c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8005530:	d011      	beq.n	8005556 <FSMC_GetFlagStatus+0x2e>
    tmpsr = FSMC_Bank3->SR3;
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8005532:	22a0      	movs	r2, #160	; 0xa0
 8005534:	f2ca 0200 	movt	r2, #40960	; 0xa000
 8005538:	6853      	ldr	r3, [r2, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 800553a:	420b      	tst	r3, r1
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 800553c:	bf0c      	ite	eq
 800553e:	2000      	moveq	r0, #0
 8005540:	2001      	movne	r0, #1
}
 8005542:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 8005544:	2360      	movs	r3, #96	; 0x60
 8005546:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800554a:	685b      	ldr	r3, [r3, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 800554c:	420b      	tst	r3, r1
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 800554e:	bf0c      	ite	eq
 8005550:	2000      	moveq	r0, #0
 8005552:	2001      	movne	r0, #1
}
 8005554:	4770      	bx	lr
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
  {
    tmpsr = FSMC_Bank3->SR3;
 8005556:	2080      	movs	r0, #128	; 0x80
 8005558:	f2ca 0000 	movt	r0, #40960	; 0xa000
 800555c:	6843      	ldr	r3, [r0, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 800555e:	420b      	tst	r3, r1
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8005560:	bf0c      	ite	eq
 8005562:	2000      	moveq	r0, #0
 8005564:	2001      	movne	r0, #1
}
 8005566:	4770      	bx	lr

08005568 <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8005568:	2810      	cmp	r0, #16
 800556a:	d00a      	beq.n	8005582 <FSMC_ClearFlag+0x1a>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800556c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8005570:	d00f      	beq.n	8005592 <FSMC_ClearFlag+0x2a>
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8005572:	20a0      	movs	r0, #160	; 0xa0
 8005574:	f2ca 0000 	movt	r0, #40960	; 0xa000
 8005578:	6843      	ldr	r3, [r0, #4]
 800557a:	ea23 0101 	bic.w	r1, r3, r1
 800557e:	6041      	str	r1, [r0, #4]
 8005580:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 8005582:	2360      	movs	r3, #96	; 0x60
 8005584:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	ea22 0101 	bic.w	r1, r2, r1
 800558e:	6059      	str	r1, [r3, #4]
 8005590:	4770      	bx	lr
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8005592:	2380      	movs	r3, #128	; 0x80
 8005594:	f2ca 0300 	movt	r3, #40960	; 0xa000
 8005598:	685a      	ldr	r2, [r3, #4]
 800559a:	ea22 0001 	bic.w	r0, r2, r1
 800559e:	6058      	str	r0, [r3, #4]
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop

080055a4 <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80055a4:	2810      	cmp	r0, #16
 80055a6:	d00f      	beq.n	80055c8 <FSMC_GetITStatus+0x24>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80055a8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80055ac:	d011      	beq.n	80055d2 <FSMC_GetITStatus+0x2e>
    tmpsr = FSMC_Bank3->SR3;
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 80055ae:	22a0      	movs	r2, #160	; 0xa0
 80055b0:	f2ca 0200 	movt	r2, #40960	; 0xa000
 80055b4:	6853      	ldr	r3, [r2, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 80055b6:	ea13 0001 	ands.w	r0, r3, r1
 80055ba:	d004      	beq.n	80055c6 <FSMC_GetITStatus+0x22>
  {
    bitstatus = SET;
 80055bc:	ea13 01d1 	ands.w	r1, r3, r1, lsr #3
 80055c0:	bf0c      	ite	eq
 80055c2:	2000      	moveq	r0, #0
 80055c4:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 80055c6:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 80055c8:	2360      	movs	r3, #96	; 0x60
 80055ca:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	e7f1      	b.n	80055b6 <FSMC_GetITStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
  {
    tmpsr = FSMC_Bank3->SR3;
 80055d2:	2080      	movs	r0, #128	; 0x80
 80055d4:	f2ca 0000 	movt	r0, #40960	; 0xa000
 80055d8:	6843      	ldr	r3, [r0, #4]
 80055da:	e7ec      	b.n	80055b6 <FSMC_GetITStatus+0x12>

080055dc <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80055dc:	2810      	cmp	r0, #16
 80055de:	d00a      	beq.n	80055f6 <FSMC_ClearITPendingBit+0x1a>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80055e0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80055e4:	d00f      	beq.n	8005606 <FSMC_ClearITPendingBit+0x2a>
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 80055e6:	20a0      	movs	r0, #160	; 0xa0
 80055e8:	f2ca 0000 	movt	r0, #40960	; 0xa000
 80055ec:	6843      	ldr	r3, [r0, #4]
 80055ee:	ea23 01d1 	bic.w	r1, r3, r1, lsr #3
 80055f2:	6041      	str	r1, [r0, #4]
 80055f4:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80055f6:	2360      	movs	r3, #96	; 0x60
 80055f8:	f2ca 0300 	movt	r3, #40960	; 0xa000
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 8005602:	6059      	str	r1, [r3, #4]
 8005604:	4770      	bx	lr
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 8005606:	2380      	movs	r3, #128	; 0x80
 8005608:	f2ca 0300 	movt	r3, #40960	; 0xa000
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	ea22 00d1 	bic.w	r0, r2, r1, lsr #3
 8005612:	6058      	str	r0, [r3, #4]
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop

08005618 <GPIO_DeInit>:
  *   reset values.
  * @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval : None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8005618:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(uint32_t*)&GPIOx)
 800561a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800561e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005622:	4298      	cmp	r0, r3
 8005624:	d063      	beq.n	80056ee <GPIO_DeInit+0xd6>
 8005626:	d812      	bhi.n	800564e <GPIO_DeInit+0x36>
 8005628:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800562c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005630:	4288      	cmp	r0, r1
 8005632:	d052      	beq.n	80056da <GPIO_DeInit+0xc2>
 8005634:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005638:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800563c:	4290      	cmp	r0, r2
 800563e:	d042      	beq.n	80056c6 <GPIO_DeInit+0xae>
 8005640:	f44f 6c00 	mov.w	ip, #2048	; 0x800
 8005644:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8005648:	4560      	cmp	r0, ip
 800564a:	d032      	beq.n	80056b2 <GPIO_DeInit+0x9a>
 800564c:	bd08      	pop	{r3, pc}
 800564e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005652:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005656:	4298      	cmp	r0, r3
 8005658:	d021      	beq.n	800569e <GPIO_DeInit+0x86>
 800565a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800565e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005662:	4288      	cmp	r0, r1
 8005664:	d00f      	beq.n	8005686 <GPIO_DeInit+0x6e>
 8005666:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 800566a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800566e:	4290      	cmp	r0, r2
 8005670:	d1ec      	bne.n	800564c <GPIO_DeInit+0x34>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8005672:	2040      	movs	r0, #64	; 0x40
 8005674:	2101      	movs	r1, #1
 8005676:	f000 fe47 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 800567a:	2040      	movs	r0, #64	; 0x40
 800567c:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 800567e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8005682:	f000 be41 	b.w	8006308 <RCC_APB2PeriphResetCmd>
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8005686:	2101      	movs	r1, #1
 8005688:	f44f 7080 	mov.w	r0, #256	; 0x100
 800568c:	f000 fe3c 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8005690:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005694:	2100      	movs	r1, #0
      break;
    default:
      break;
  }
}
 8005696:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 800569a:	f000 be35 	b.w	8006308 <RCC_APB2PeriphResetCmd>
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 800569e:	2080      	movs	r0, #128	; 0x80
 80056a0:	2101      	movs	r1, #1
 80056a2:	f000 fe31 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80056a6:	2080      	movs	r0, #128	; 0x80
 80056a8:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80056aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80056ae:	f000 be2b 	b.w	8006308 <RCC_APB2PeriphResetCmd>
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(uint32_t*)&GPIOx)
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80056b2:	2004      	movs	r0, #4
 80056b4:	2101      	movs	r1, #1
 80056b6:	f000 fe27 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80056ba:	2004      	movs	r0, #4
 80056bc:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80056be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  switch (*(uint32_t*)&GPIOx)
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80056c2:	f000 be21 	b.w	8006308 <RCC_APB2PeriphResetCmd>
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80056c6:	2010      	movs	r0, #16
 80056c8:	2101      	movs	r1, #1
 80056ca:	f000 fe1d 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80056ce:	2010      	movs	r0, #16
 80056d0:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80056d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80056d6:	f000 be17 	b.w	8006308 <RCC_APB2PeriphResetCmd>
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80056da:	2008      	movs	r0, #8
 80056dc:	2101      	movs	r1, #1
 80056de:	f000 fe13 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80056e2:	2008      	movs	r0, #8
 80056e4:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80056e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80056ea:	f000 be0d 	b.w	8006308 <RCC_APB2PeriphResetCmd>
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80056ee:	2020      	movs	r0, #32
 80056f0:	2101      	movs	r1, #1
 80056f2:	f000 fe09 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80056f6:	2020      	movs	r0, #32
 80056f8:	2100      	movs	r1, #0
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80056fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80056fe:	f000 be03 	b.w	8006308 <RCC_APB2PeriphResetCmd>
 8005702:	bf00      	nop

08005704 <GPIO_AFIODeInit>:
  * @param  None
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8005704:	2001      	movs	r0, #1
 8005706:	4601      	mov	r1, r0
  *   values.
  * @param  None
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
 8005708:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 800570a:	f000 fdfd 	bl	8006308 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 800570e:	2001      	movs	r0, #1
 8005710:	2100      	movs	r1, #0
}
 8005712:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8005716:	f000 bdf7 	b.w	8006308 <RCC_APB2PeriphResetCmd>
 800571a:	bf00      	nop

0800571c <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800571c:	78cb      	ldrb	r3, [r1, #3]
  *   contains the configuration information for the specified GPIO
  *   peripheral.
  * @retval : None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800571e:	b430      	push	{r4, r5}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8005720:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8005722:	bf48      	it	mi
 8005724:	788a      	ldrbmi	r2, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8005726:	f003 040f 	and.w	r4, r3, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 800572a:	bf48      	it	mi
 800572c:	4314      	orrmi	r4, r2
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 800572e:	880a      	ldrh	r2, [r1, #0]
 8005730:	f012 0fff 	tst.w	r2, #255	; 0xff
 8005734:	d029      	beq.n	800578a <GPIO_Init+0x6e>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005736:	f002 0501 	and.w	r5, r2, #1
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
 800573a:	6801      	ldr	r1, [r0, #0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
 800573c:	2d00      	cmp	r5, #0
 800573e:	f040 80dd 	bne.w	80058fc <GPIO_Init+0x1e0>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005742:	f002 0502 	and.w	r5, r2, #2
      if (currentpin == pos)
 8005746:	2d00      	cmp	r5, #0
 8005748:	f040 80c2 	bne.w	80058d0 <GPIO_Init+0x1b4>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800574c:	f002 0504 	and.w	r5, r2, #4
      if (currentpin == pos)
 8005750:	2d00      	cmp	r5, #0
 8005752:	f040 80c8 	bne.w	80058e6 <GPIO_Init+0x1ca>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005756:	f002 0508 	and.w	r5, r2, #8
      if (currentpin == pos)
 800575a:	2d00      	cmp	r5, #0
 800575c:	f040 808c 	bne.w	8005878 <GPIO_Init+0x15c>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005760:	f002 0510 	and.w	r5, r2, #16
      if (currentpin == pos)
 8005764:	2d00      	cmp	r5, #0
 8005766:	f040 8092 	bne.w	800588e <GPIO_Init+0x172>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800576a:	f002 0520 	and.w	r5, r2, #32
      if (currentpin == pos)
 800576e:	2d00      	cmp	r5, #0
 8005770:	f040 8098 	bne.w	80058a4 <GPIO_Init+0x188>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005774:	f002 0540 	and.w	r5, r2, #64	; 0x40
      if (currentpin == pos)
 8005778:	2d00      	cmp	r5, #0
 800577a:	f040 809e 	bne.w	80058ba <GPIO_Init+0x19e>
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800577e:	f002 0580 	and.w	r5, r2, #128	; 0x80
      if (currentpin == pos)
 8005782:	2d00      	cmp	r5, #0
 8005784:	f040 80c5 	bne.w	8005912 <GPIO_Init+0x1f6>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8005788:	6001      	str	r1, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800578a:	2aff      	cmp	r2, #255	; 0xff
 800578c:	d920      	bls.n	80057d0 <GPIO_Init+0xb4>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 800578e:	f402 7580 	and.w	r5, r2, #256	; 0x100
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
 8005792:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
 8005794:	2d00      	cmp	r5, #0
 8005796:	d126      	bne.n	80057e6 <GPIO_Init+0xca>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8005798:	f402 7500 	and.w	r5, r2, #512	; 0x200
      if (currentpin == pos)
 800579c:	2d00      	cmp	r5, #0
 800579e:	d12d      	bne.n	80057fc <GPIO_Init+0xe0>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80057a0:	f402 6580 	and.w	r5, r2, #1024	; 0x400
      if (currentpin == pos)
 80057a4:	2d00      	cmp	r5, #0
 80057a6:	d134      	bne.n	8005812 <GPIO_Init+0xf6>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80057a8:	f402 6500 	and.w	r5, r2, #2048	; 0x800
      if (currentpin == pos)
 80057ac:	2d00      	cmp	r5, #0
 80057ae:	d13b      	bne.n	8005828 <GPIO_Init+0x10c>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80057b0:	f402 5580 	and.w	r5, r2, #4096	; 0x1000
      if (currentpin == pos)
 80057b4:	2d00      	cmp	r5, #0
 80057b6:	d141      	bne.n	800583c <GPIO_Init+0x120>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80057b8:	f402 5500 	and.w	r5, r2, #8192	; 0x2000
      if (currentpin == pos)
 80057bc:	2d00      	cmp	r5, #0
 80057be:	d147      	bne.n	8005850 <GPIO_Init+0x134>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80057c0:	f402 4580 	and.w	r5, r2, #16384	; 0x4000
      if (currentpin == pos)
 80057c4:	2d00      	cmp	r5, #0
 80057c6:	d14d      	bne.n	8005864 <GPIO_Init+0x148>
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80057c8:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
      if (currentpin == pos)
 80057cc:	b912      	cbnz	r2, 80057d4 <GPIO_Init+0xb8>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80057ce:	6041      	str	r1, [r0, #4]
  }
}
 80057d0:	bc30      	pop	{r4, r5}
 80057d2:	4770      	bx	lr
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80057d4:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80057d6:	f364 711f 	bfi	r1, r4, #28, #4
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80057da:	f000 80b0 	beq.w	800593e <GPIO_Init+0x222>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80057de:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80057e0:	bf08      	it	eq
 80057e2:	6102      	streq	r2, [r0, #16]
 80057e4:	e7f3      	b.n	80057ce <GPIO_Init+0xb2>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80057e6:	f021 0c0f 	bic.w	ip, r1, #15
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80057ea:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80057ec:	ea44 010c 	orr.w	r1, r4, ip
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80057f0:	f000 80a3 	beq.w	800593a <GPIO_Init+0x21e>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80057f4:	2b48      	cmp	r3, #72	; 0x48
 80057f6:	d1cf      	bne.n	8005798 <GPIO_Init+0x7c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80057f8:	6105      	str	r5, [r0, #16]
 80057fa:	e7cd      	b.n	8005798 <GPIO_Init+0x7c>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80057fc:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005800:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005802:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005806:	f000 8096 	beq.w	8005936 <GPIO_Init+0x21a>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800580a:	2b48      	cmp	r3, #72	; 0x48
 800580c:	d1c8      	bne.n	80057a0 <GPIO_Init+0x84>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800580e:	6105      	str	r5, [r0, #16]
 8005810:	e7c6      	b.n	80057a0 <GPIO_Init+0x84>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005812:	f421 6c70 	bic.w	ip, r1, #3840	; 0xf00
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005816:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005818:	ea4c 2104 	orr.w	r1, ip, r4, lsl #8
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800581c:	f000 8089 	beq.w	8005932 <GPIO_Init+0x216>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005820:	2b48      	cmp	r3, #72	; 0x48
 8005822:	d1c1      	bne.n	80057a8 <GPIO_Init+0x8c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005824:	6105      	str	r5, [r0, #16]
 8005826:	e7bf      	b.n	80057a8 <GPIO_Init+0x8c>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005828:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800582c:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800582e:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005832:	d07c      	beq.n	800592e <GPIO_Init+0x212>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005834:	2b48      	cmp	r3, #72	; 0x48
 8005836:	d1bb      	bne.n	80057b0 <GPIO_Init+0x94>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005838:	6105      	str	r5, [r0, #16]
 800583a:	e7b9      	b.n	80057b0 <GPIO_Init+0x94>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 800583c:	f421 2c70 	bic.w	ip, r1, #983040	; 0xf0000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005840:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005842:	ea4c 4104 	orr.w	r1, ip, r4, lsl #16
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005846:	d070      	beq.n	800592a <GPIO_Init+0x20e>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005848:	2b48      	cmp	r3, #72	; 0x48
 800584a:	d1b5      	bne.n	80057b8 <GPIO_Init+0x9c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800584c:	6105      	str	r5, [r0, #16]
 800584e:	e7b3      	b.n	80057b8 <GPIO_Init+0x9c>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005850:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005854:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005856:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800585a:	d064      	beq.n	8005926 <GPIO_Init+0x20a>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800585c:	2b48      	cmp	r3, #72	; 0x48
 800585e:	d1af      	bne.n	80057c0 <GPIO_Init+0xa4>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005860:	6105      	str	r5, [r0, #16]
 8005862:	e7ad      	b.n	80057c0 <GPIO_Init+0xa4>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005864:	f021 6c70 	bic.w	ip, r1, #251658240	; 0xf000000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005868:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800586a:	ea4c 6104 	orr.w	r1, ip, r4, lsl #24
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800586e:	d058      	beq.n	8005922 <GPIO_Init+0x206>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005870:	2b48      	cmp	r3, #72	; 0x48
 8005872:	d1a9      	bne.n	80057c8 <GPIO_Init+0xac>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005874:	6105      	str	r5, [r0, #16]
 8005876:	e7a7      	b.n	80057c8 <GPIO_Init+0xac>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005878:	f421 4c70 	bic.w	ip, r1, #61440	; 0xf000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800587c:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800587e:	ea4c 3104 	orr.w	r1, ip, r4, lsl #12
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005882:	d068      	beq.n	8005956 <GPIO_Init+0x23a>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005884:	2b48      	cmp	r3, #72	; 0x48
 8005886:	f47f af6b 	bne.w	8005760 <GPIO_Init+0x44>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 800588a:	6105      	str	r5, [r0, #16]
 800588c:	e768      	b.n	8005760 <GPIO_Init+0x44>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 800588e:	f421 2170 	bic.w	r1, r1, #983040	; 0xf0000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005892:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005894:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005898:	d05b      	beq.n	8005952 <GPIO_Init+0x236>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800589a:	2b48      	cmp	r3, #72	; 0x48
 800589c:	f47f af65 	bne.w	800576a <GPIO_Init+0x4e>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80058a0:	6105      	str	r5, [r0, #16]
 80058a2:	e762      	b.n	800576a <GPIO_Init+0x4e>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80058a4:	f421 0c70 	bic.w	ip, r1, #15728640	; 0xf00000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058a8:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80058aa:	ea4c 5104 	orr.w	r1, ip, r4, lsl #20
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058ae:	d056      	beq.n	800595e <GPIO_Init+0x242>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80058b0:	2b48      	cmp	r3, #72	; 0x48
 80058b2:	f47f af5f 	bne.w	8005774 <GPIO_Init+0x58>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80058b6:	6105      	str	r5, [r0, #16]
 80058b8:	e75c      	b.n	8005774 <GPIO_Init+0x58>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80058ba:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058be:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80058c0:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058c4:	d049      	beq.n	800595a <GPIO_Init+0x23e>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80058c6:	2b48      	cmp	r3, #72	; 0x48
 80058c8:	f47f af59 	bne.w	800577e <GPIO_Init+0x62>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80058cc:	6105      	str	r5, [r0, #16]
 80058ce:	e756      	b.n	800577e <GPIO_Init+0x62>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80058d0:	f021 0cf0 	bic.w	ip, r1, #240	; 0xf0
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058d4:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80058d6:	ea4c 1104 	orr.w	r1, ip, r4, lsl #4
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058da:	d038      	beq.n	800594e <GPIO_Init+0x232>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80058dc:	2b48      	cmp	r3, #72	; 0x48
 80058de:	f47f af35 	bne.w	800574c <GPIO_Init+0x30>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80058e2:	6105      	str	r5, [r0, #16]
 80058e4:	e732      	b.n	800574c <GPIO_Init+0x30>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80058e6:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058ea:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80058ec:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80058f0:	d02b      	beq.n	800594a <GPIO_Init+0x22e>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80058f2:	2b48      	cmp	r3, #72	; 0x48
 80058f4:	f47f af2f 	bne.w	8005756 <GPIO_Init+0x3a>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80058f8:	6105      	str	r5, [r0, #16]
 80058fa:	e72c      	b.n	8005756 <GPIO_Init+0x3a>
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80058fc:	f021 010f 	bic.w	r1, r1, #15
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005900:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005902:	ea44 0101 	orr.w	r1, r4, r1
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005906:	d01c      	beq.n	8005942 <GPIO_Init+0x226>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005908:	2b48      	cmp	r3, #72	; 0x48
 800590a:	f47f af1a 	bne.w	8005742 <GPIO_Init+0x26>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 800590e:	6105      	str	r5, [r0, #16]
 8005910:	e717      	b.n	8005742 <GPIO_Init+0x26>
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005912:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005914:	f364 711f 	bfi	r1, r4, #28, #4
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005918:	d015      	beq.n	8005946 <GPIO_Init+0x22a>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800591a:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 800591c:	bf08      	it	eq
 800591e:	6105      	streq	r5, [r0, #16]
 8005920:	e732      	b.n	8005788 <GPIO_Init+0x6c>
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005922:	6145      	str	r5, [r0, #20]
 8005924:	e750      	b.n	80057c8 <GPIO_Init+0xac>
 8005926:	6145      	str	r5, [r0, #20]
 8005928:	e74a      	b.n	80057c0 <GPIO_Init+0xa4>
 800592a:	6145      	str	r5, [r0, #20]
 800592c:	e744      	b.n	80057b8 <GPIO_Init+0x9c>
 800592e:	6145      	str	r5, [r0, #20]
 8005930:	e73e      	b.n	80057b0 <GPIO_Init+0x94>
 8005932:	6145      	str	r5, [r0, #20]
 8005934:	e738      	b.n	80057a8 <GPIO_Init+0x8c>
 8005936:	6145      	str	r5, [r0, #20]
 8005938:	e732      	b.n	80057a0 <GPIO_Init+0x84>
 800593a:	6145      	str	r5, [r0, #20]
 800593c:	e72c      	b.n	8005798 <GPIO_Init+0x7c>
 800593e:	6142      	str	r2, [r0, #20]
 8005940:	e745      	b.n	80057ce <GPIO_Init+0xb2>
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8005942:	6145      	str	r5, [r0, #20]
 8005944:	e6fd      	b.n	8005742 <GPIO_Init+0x26>
 8005946:	6145      	str	r5, [r0, #20]
 8005948:	e71e      	b.n	8005788 <GPIO_Init+0x6c>
 800594a:	6145      	str	r5, [r0, #20]
 800594c:	e703      	b.n	8005756 <GPIO_Init+0x3a>
 800594e:	6145      	str	r5, [r0, #20]
 8005950:	e6fc      	b.n	800574c <GPIO_Init+0x30>
 8005952:	6145      	str	r5, [r0, #20]
 8005954:	e709      	b.n	800576a <GPIO_Init+0x4e>
 8005956:	6145      	str	r5, [r0, #20]
 8005958:	e702      	b.n	8005760 <GPIO_Init+0x44>
 800595a:	6145      	str	r5, [r0, #20]
 800595c:	e70f      	b.n	800577e <GPIO_Init+0x62>
 800595e:	6145      	str	r5, [r0, #20]
 8005960:	e708      	b.n	8005774 <GPIO_Init+0x58>
 8005962:	bf00      	nop

08005964 <GPIO_StructInit>:
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8005964:	f64f 72ff 	movw	r2, #65535	; 0xffff
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8005968:	2102      	movs	r1, #2
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800596a:	2304      	movs	r3, #4
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800596c:	8002      	strh	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800596e:	7081      	strb	r1, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8005970:	70c3      	strb	r3, [r0, #3]
}
 8005972:	4770      	bx	lr

08005974 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8005974:	6883      	ldr	r3, [r0, #8]
  {
    bitstatus = (uint8_t)Bit_SET;
 8005976:	4219      	tst	r1, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8005978:	bf0c      	ite	eq
 800597a:	2000      	moveq	r0, #0
 800597c:	2001      	movne	r0, #1
}
 800597e:	4770      	bx	lr

08005980 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 8005980:	6880      	ldr	r0, [r0, #8]
 8005982:	b280      	uxth	r0, r0
}
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop

08005988 <GPIO_ReadOutputDataBit>:
  uint8_t bitstatus = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8005988:	68c3      	ldr	r3, [r0, #12]
  {
    bitstatus = (uint8_t)Bit_SET;
 800598a:	4219      	tst	r1, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 800598c:	bf0c      	ite	eq
 800598e:	2000      	moveq	r0, #0
 8005990:	2001      	movne	r0, #1
}
 8005992:	4770      	bx	lr

08005994 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 8005994:	68c0      	ldr	r0, [r0, #12]
 8005996:	b280      	uxth	r0, r0
}
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop

0800599c <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800599c:	6101      	str	r1, [r0, #16]
}
 800599e:	4770      	bx	lr

080059a0 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80059a0:	6141      	str	r1, [r0, #20]
}
 80059a2:	4770      	bx	lr

080059a4 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 80059a4:	b90a      	cbnz	r2, 80059aa <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 80059a6:	6141      	str	r1, [r0, #20]
 80059a8:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRR = GPIO_Pin;
 80059aa:	6101      	str	r1, [r0, #16]
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop

080059b0 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 80059b0:	60c1      	str	r1, [r0, #12]
}
 80059b2:	4770      	bx	lr

080059b4 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 80059b4:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80059b8:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80059ba:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80059bc:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80059be:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80059c0:	6983      	ldr	r3, [r0, #24]
}
 80059c2:	4770      	bx	lr

080059c4 <GPIO_EventOutputConfig>:
  * @param GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval : None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 80059c4:	b410      	push	{r4}
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80059c6:	2300      	movs	r3, #0
 80059c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80059cc:	681a      	ldr	r2, [r3, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80059ce:	f64f 7c80 	movw	ip, #65408	; 0xff80
 80059d2:	ea02 040c 	and.w	r4, r2, ip
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 80059d6:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
  tmpreg |= GPIO_PinSource;
 80059da:	4304      	orrs	r4, r0
  AFIO->EVCR = tmpreg;
 80059dc:	601c      	str	r4, [r3, #0]
}
 80059de:	bc10      	pop	{r4}
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop

080059e4 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 80059e4:	231c      	movs	r3, #28
 80059e6:	f2c4 2320 	movt	r3, #16928	; 0x4220
 80059ea:	6018      	str	r0, [r3, #0]
}
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop

080059f0 <GPIO_PinRemapConfig>:
  * @param NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 80059f0:	b430      	push	{r4, r5}
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80059f2:	2300      	movs	r3, #0
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80059f4:	f400 1440 	and.w	r4, r0, #3145728	; 0x300000
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80059f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80059fc:	f5b4 1f40 	cmp.w	r4, #3145728	; 0x300000
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8005a00:	685a      	ldr	r2, [r3, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8005a02:	b285      	uxth	r5, r0
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8005a04:	d01f      	beq.n	8005a46 <GPIO_PinRemapConfig+0x56>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8005a06:	02c3      	lsls	r3, r0, #11
 8005a08:	d514      	bpl.n	8005a34 <GPIO_PinRemapConfig+0x44>
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8005a0a:	f3c0 4c03 	ubfx	ip, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8005a0e:	2403      	movs	r4, #3
 8005a10:	fa04 f30c 	lsl.w	r3, r4, ip
    tmpreg &= ~tmp1;
 8005a14:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8005a18:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  if (NewState != DISABLE)
 8005a1c:	b121      	cbz	r1, 8005a28 <GPIO_PinRemapConfig+0x38>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005a1e:	0d41      	lsrs	r1, r0, #21
 8005a20:	0108      	lsls	r0, r1, #4
 8005a22:	fa05 f500 	lsl.w	r5, r5, r0
 8005a26:	432a      	orrs	r2, r5
  }
  AFIO->MAPR = tmpreg;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005a2e:	605a      	str	r2, [r3, #4]
}
 8005a30:	bc30      	pop	{r4, r5}
 8005a32:	4770      	bx	lr
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005a34:	0d43      	lsrs	r3, r0, #21
 8005a36:	011b      	lsls	r3, r3, #4
 8005a38:	fa05 f303 	lsl.w	r3, r5, r3
 8005a3c:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8005a40:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 8005a44:	e7ea      	b.n	8005a1c <GPIO_PinRemapConfig+0x2c>
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005a46:	685c      	ldr	r4, [r3, #4]
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8005a48:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005a4c:	f024 6470 	bic.w	r4, r4, #251658240	; 0xf000000
 8005a50:	605c      	str	r4, [r3, #4]
 8005a52:	e7e3      	b.n	8005a1c <GPIO_PinRemapConfig+0x2c>

08005a54 <GPIO_EXTILineConfig>:
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8005a54:	f001 0303 	and.w	r3, r1, #3
  * @param GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval : None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8005a58:	b410      	push	{r4}
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8005a5a:	220f      	movs	r2, #15
 8005a5c:	009c      	lsls	r4, r3, #2
 8005a5e:	fa02 f204 	lsl.w	r2, r2, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8005a62:	fa00 fc04 	lsl.w	ip, r0, r4
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8005a66:	0889      	lsrs	r1, r1, #2
 8005a68:	2400      	movs	r4, #0
 8005a6a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8005a6e:	3102      	adds	r1, #2
 8005a70:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8005a74:	ea23 0002 	bic.w	r0, r3, r2
 8005a78:	f844 0021 	str.w	r0, [r4, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8005a7c:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 8005a80:	ea4c 0302 	orr.w	r3, ip, r2
 8005a84:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
}
 8005a88:	bc10      	pop	{r4}
 8005a8a:	4770      	bx	lr

08005a8c <I2C_DeInit>:
  *   reset values.
  * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval : None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8005a8c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  switch (*(uint32_t*)&I2Cx)
 8005a8e:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8005a92:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005a96:	4298      	cmp	r0, r3
 8005a98:	d006      	beq.n	8005aa8 <I2C_DeInit+0x1c>
 8005a9a:	f44f 41b0 	mov.w	r1, #22528	; 0x5800
 8005a9e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8005aa2:	4288      	cmp	r0, r1
 8005aa4:	d00c      	beq.n	8005ac0 <I2C_DeInit+0x34>
 8005aa6:	bd08      	pop	{r3, pc}
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005aae:	f000 fc39 	bl	8006324 <RCC_APB1PeriphResetCmd>
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8005ab2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005ab6:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
      break;
    default:
      break;
  }
}
 8005ab8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8005abc:	f000 bc32 	b.w	8006324 <RCC_APB1PeriphResetCmd>
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8005ac0:	2101      	movs	r1, #1
 8005ac2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8005ac6:	f000 fc2d 	bl	8006324 <RCC_APB1PeriphResetCmd>
      /* Release I2C2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8005aca:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8005ace:	2100      	movs	r1, #0
      break;
    default:
      break;
  }
}
 8005ad0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
      /* Release I2C2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8005ad4:	f000 bc26 	b.w	8006324 <RCC_APB1PeriphResetCmd>

08005ad8 <I2C_Init>:
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8005ad8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8005ada:	8882      	ldrh	r2, [r0, #4]
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8005adc:	b086      	sub	sp, #24
 8005ade:	4604      	mov	r4, r0
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8005ae0:	a801      	add	r0, sp, #4
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8005ae2:	f022 063f 	bic.w	r6, r2, #63	; 0x3f
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8005ae6:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8005ae8:	f000 fb82 	bl	80061f0 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8005aec:	9803      	ldr	r0, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8005aee:	f64d 6383 	movw	r3, #56963	; 0xde83
 8005af2:	f2c4 331b 	movt	r3, #17179	; 0x431b
 8005af6:	fba3 2100 	umull	r2, r1, r3, r0
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8005afa:	0432      	lsls	r2, r6, #16
 8005afc:	0c13      	lsrs	r3, r2, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8005afe:	0c89      	lsrs	r1, r1, #18
  tmpreg |= freqrange;
 8005b00:	ea41 0603 	orr.w	r6, r1, r3
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8005b04:	80a6      	strh	r6, [r4, #4]
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005b06:	f8b4 c000 	ldrh.w	ip, [r4]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005b0a:	f248 66a0 	movw	r6, #34464	; 0x86a0
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005b0e:	f02c 0201 	bic.w	r2, ip, #1
 8005b12:	0413      	lsls	r3, r2, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005b14:	68ea      	ldr	r2, [r5, #12]
 8005b16:	f2c0 0601 	movt	r6, #1
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005b1a:	0c1b      	lsrs	r3, r3, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005b1c:	42b2      	cmp	r2, r6
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005b1e:	8023      	strh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005b20:	d829      	bhi.n	8005b76 <I2C_Init+0x9e>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8005b22:	0056      	lsls	r6, r2, #1
 8005b24:	fbb0 f0f6 	udiv	r0, r0, r6
 8005b28:	b280      	uxth	r0, r0
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8005b2a:	3101      	adds	r1, #1
 8005b2c:	8421      	strh	r1, [r4, #32]
    {
      /* Set minimum allowed value */
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8005b2e:	2803      	cmp	r0, #3
 8005b30:	bf98      	it	ls
 8005b32:	2004      	movls	r0, #4
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8005b34:	83a0      	strh	r0, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8005b36:	f8b4 c000 	ldrh.w	ip, [r4]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005b3a:	88ee      	ldrh	r6, [r5, #6]
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8005b3c:	fa1f fe8c 	uxth.w	lr, ip
 8005b40:	f04e 0001 	orr.w	r0, lr, #1
 8005b44:	8020      	strh	r0, [r4, #0]
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8005b46:	8821      	ldrh	r1, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005b48:	8828      	ldrh	r0, [r5, #0]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005b4a:	f421 6280 	bic.w	r2, r1, #1024	; 0x400
 8005b4e:	f022 030a 	bic.w	r3, r2, #10
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005b52:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 8005b56:	892a      	ldrh	r2, [r5, #8]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005b58:	0419      	lsls	r1, r3, #16
 8005b5a:	0c09      	lsrs	r1, r1, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005b5c:	ea46 0300 	orr.w	r3, r6, r0
 8005b60:	ea41 0e03 	orr.w	lr, r1, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005b64:	ea4c 0002 	orr.w	r0, ip, r2
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005b68:	fa1f f38e 	uxth.w	r3, lr
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005b6c:	b281      	uxth	r1, r0
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8005b6e:	8023      	strh	r3, [r4, #0]
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005b70:	8121      	strh	r1, [r4, #8]
}
 8005b72:	b006      	add	sp, #24
 8005b74:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx->TRISE = freqrange + 1; 
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8005b76:	886b      	ldrh	r3, [r5, #2]
 8005b78:	f64b 7eff 	movw	lr, #49151	; 0xbfff
 8005b7c:	4573      	cmp	r3, lr
 8005b7e:	d022      	beq.n	8005bc6 <I2C_Init+0xee>
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8005b80:	eb02 0e82 	add.w	lr, r2, r2, lsl #2
 8005b84:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
 8005b88:	fbb0 f0f3 	udiv	r0, r0, r3
 8005b8c:	fa1f fc80 	uxth.w	ip, r0
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8005b90:	f44c 4080 	orr.w	r0, ip, #16384	; 0x4000
    }
    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8005b94:	0506      	lsls	r6, r0, #20
 8005b96:	0d32      	lsrs	r2, r6, #20
 8005b98:	b90a      	cbnz	r2, 8005b9e <I2C_Init+0xc6>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8005b9a:	f040 0001 	orr.w	r0, r0, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 8005b9e:	f44f 7c96 	mov.w	ip, #300	; 0x12c
 8005ba2:	fb0c fe01 	mul.w	lr, ip, r1
 8005ba6:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 8005baa:	f2c1 0262 	movt	r2, #4194	; 0x1062
 8005bae:	fb82 260e 	smull	r2, r6, r2, lr
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
 8005bb2:	ea6f 4040 	mvn.w	r0, r0, lsl #17
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 8005bb6:	09b3      	lsrs	r3, r6, #6
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
 8005bb8:	ea6f 4c50 	mvn.w	ip, r0, lsr #17
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 8005bbc:	1c59      	adds	r1, r3, #1
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
 8005bbe:	fa1f f08c 	uxth.w	r0, ip
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 8005bc2:	8421      	strh	r1, [r4, #32]
 8005bc4:	e7b6      	b.n	8005b34 <I2C_Init+0x5c>
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8005bc6:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 8005bca:	fbb0 f2f6 	udiv	r2, r0, r6
 8005bce:	b290      	uxth	r0, r2
 8005bd0:	e7e0      	b.n	8005b94 <I2C_Init+0xbc>
 8005bd2:	bf00      	nop

08005bd4 <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	8003      	strh	r3, [r0, #0]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8005bd8:	f64b 72ff 	movw	r2, #49151	; 0xbfff
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8005bdc:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8005bde:	80c3      	strh	r3, [r0, #6]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8005be0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8005be4:	f241 3388 	movw	r3, #5000	; 0x1388
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8005be8:	8042      	strh	r2, [r0, #2]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8005bea:	8101      	strh	r1, [r0, #8]
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8005bec:	60c3      	str	r3, [r0, #12]
}
 8005bee:	4770      	bx	lr

08005bf0 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005bf0:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005bf2:	b929      	cbnz	r1, 8005c00 <I2C_Cmd+0x10>
    I2Cx->CR1 |= CR1_PE_Set;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8005bf4:	f023 0101 	bic.w	r1, r3, #1
 8005bf8:	040b      	lsls	r3, r1, #16
 8005bfa:	0c1a      	lsrs	r2, r3, #16
 8005bfc:	8002      	strh	r2, [r0, #0]
 8005bfe:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005c00:	b299      	uxth	r1, r3
 8005c02:	f041 0301 	orr.w	r3, r1, #1
 8005c06:	8003      	strh	r3, [r0, #0]
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop

08005c0c <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8005c0c:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005c0e:	b929      	cbnz	r1, 8005c1c <I2C_DMACmd+0x10>
    I2Cx->CR2 |= CR2_DMAEN_Set;
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8005c10:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8005c14:	040b      	lsls	r3, r1, #16
 8005c16:	0c1a      	lsrs	r2, r3, #16
 8005c18:	8082      	strh	r2, [r0, #4]
 8005c1a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8005c1c:	b299      	uxth	r1, r3
 8005c1e:	f441 6300 	orr.w	r3, r1, #2048	; 0x800
 8005c22:	8083      	strh	r3, [r0, #4]
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop

08005c28 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8005c28:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005c2a:	b929      	cbnz	r1, 8005c38 <I2C_DMALastTransferCmd+0x10>
    I2Cx->CR2 |= CR2_LAST_Set;
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 8005c2c:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c30:	040b      	lsls	r3, r1, #16
 8005c32:	0c1a      	lsrs	r2, r3, #16
 8005c34:	8082      	strh	r2, [r0, #4]
 8005c36:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8005c38:	b299      	uxth	r1, r3
 8005c3a:	f441 5380 	orr.w	r3, r1, #4096	; 0x1000
 8005c3e:	8083      	strh	r3, [r0, #4]
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop

08005c44 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8005c44:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005c46:	b929      	cbnz	r1, 8005c54 <I2C_GenerateSTART+0x10>
    I2Cx->CR1 |= CR1_START_Set;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8005c48:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8005c4c:	040b      	lsls	r3, r1, #16
 8005c4e:	0c1a      	lsrs	r2, r3, #16
 8005c50:	8002      	strh	r2, [r0, #0]
 8005c52:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8005c54:	b299      	uxth	r1, r3
 8005c56:	f441 7380 	orr.w	r3, r1, #256	; 0x100
 8005c5a:	8003      	strh	r3, [r0, #0]
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop

08005c60 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8005c60:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005c62:	b929      	cbnz	r1, 8005c70 <I2C_GenerateSTOP+0x10>
    I2Cx->CR1 |= CR1_STOP_Set;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8005c64:	f423 7100 	bic.w	r1, r3, #512	; 0x200
 8005c68:	040b      	lsls	r3, r1, #16
 8005c6a:	0c1a      	lsrs	r2, r3, #16
 8005c6c:	8002      	strh	r2, [r0, #0]
 8005c6e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8005c70:	b299      	uxth	r1, r3
 8005c72:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 8005c76:	8003      	strh	r3, [r0, #0]
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop

08005c7c <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8005c7c:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005c7e:	b929      	cbnz	r1, 8005c8c <I2C_AcknowledgeConfig+0x10>
    I2Cx->CR1 |= CR1_ACK_Set;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 8005c80:	f423 6180 	bic.w	r1, r3, #1024	; 0x400
 8005c84:	040b      	lsls	r3, r1, #16
 8005c86:	0c1a      	lsrs	r2, r3, #16
 8005c88:	8002      	strh	r2, [r0, #0]
 8005c8a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8005c8c:	b299      	uxth	r1, r3
 8005c8e:	f441 6380 	orr.w	r3, r1, #1024	; 0x400
 8005c92:	8003      	strh	r3, [r0, #0]
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop

08005c98 <I2C_OwnAddress2Config>:
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 8005c98:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 8005c9c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
 8005ca0:	f02c 02fe 	bic.w	r2, ip, #254	; 0xfe
 8005ca4:	0413      	lsls	r3, r2, #16
 8005ca6:	0c1a      	lsrs	r2, r3, #16
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 8005ca8:	ea41 0302 	orr.w	r3, r1, r2
  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8005cac:	8183      	strh	r3, [r0, #12]
}
 8005cae:	4770      	bx	lr

08005cb0 <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 8005cb0:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005cb2:	b929      	cbnz	r1, 8005cc0 <I2C_DualAddressCmd+0x10>
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 8005cb4:	f023 0101 	bic.w	r1, r3, #1
 8005cb8:	040b      	lsls	r3, r1, #16
 8005cba:	0c1a      	lsrs	r2, r3, #16
 8005cbc:	8182      	strh	r2, [r0, #12]
 8005cbe:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 8005cc0:	b299      	uxth	r1, r3
 8005cc2:	f041 0301 	orr.w	r3, r1, #1
 8005cc6:	8183      	strh	r3, [r0, #12]
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop

08005ccc <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8005ccc:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005cce:	b929      	cbnz	r1, 8005cdc <I2C_GeneralCallCmd+0x10>
    I2Cx->CR1 |= CR1_ENGC_Set;
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 8005cd0:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8005cd4:	040b      	lsls	r3, r1, #16
 8005cd6:	0c1a      	lsrs	r2, r3, #16
 8005cd8:	8002      	strh	r2, [r0, #0]
 8005cda:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8005cdc:	b299      	uxth	r1, r3
 8005cde:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8005ce2:	8003      	strh	r3, [r0, #0]
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop

08005ce8 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005ce8:	8883      	ldrh	r3, [r0, #4]
 8005cea:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8005cec:	b91a      	cbnz	r2, 8005cf6 <I2C_ITConfig+0xe>
    I2Cx->CR2 |= I2C_IT;
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8005cee:	ea23 0201 	bic.w	r2, r3, r1
 8005cf2:	8082      	strh	r2, [r0, #4]
 8005cf4:	4770      	bx	lr
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005cf6:	4319      	orrs	r1, r3
 8005cf8:	8081      	strh	r1, [r0, #4]
 8005cfa:	4770      	bx	lr

08005cfc <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8005cfc:	8201      	strh	r1, [r0, #16]
}
 8005cfe:	4770      	bx	lr

08005d00 <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8005d00:	8a00      	ldrh	r0, [r0, #16]
 8005d02:	b2c0      	uxtb	r0, r0
}
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop

08005d08 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8005d08:	b91a      	cbnz	r2, 8005d12 <I2C_Send7bitAddress+0xa>
    Address |= OAR1_ADD0_Set;
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8005d0a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 8005d0e:	8201      	strh	r1, [r0, #16]
}
 8005d10:	4770      	bx	lr
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8005d12:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
  }
  /* Send the address */
  I2Cx->DR = Address;
 8005d16:	8201      	strh	r1, [r0, #16]
}
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop

08005d1c <I2C_ReadRegister>:
  * @arg I2C_Register_CCR:   CCR register.
  * @arg I2C_Register_TRISE: TRISE register.
  * @retval : The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8005d1c:	b082      	sub	sp, #8
 8005d1e:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));
  /* Return the selected register value */
  return (*(__IO uint16_t *)(*((__IO uint32_t *)&I2Cx) + I2C_Register));
 8005d20:	9b01      	ldr	r3, [sp, #4]
 8005d22:	5ac8      	ldrh	r0, [r1, r3]
 8005d24:	b280      	uxth	r0, r0
}
 8005d26:	b002      	add	sp, #8
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop

08005d2c <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8005d2c:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005d2e:	b919      	cbnz	r1, 8005d38 <I2C_SoftwareResetCmd+0xc>
    I2Cx->CR1 |= CR1_SWRST_Set;
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 8005d30:	0459      	lsls	r1, r3, #17
 8005d32:	0c4b      	lsrs	r3, r1, #17
 8005d34:	8003      	strh	r3, [r0, #0]
 8005d36:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8005d38:	ea6f 4243 	mvn.w	r2, r3, lsl #17
 8005d3c:	ea6f 4152 	mvn.w	r1, r2, lsr #17
 8005d40:	b28b      	uxth	r3, r1
 8005d42:	8003      	strh	r3, [r0, #0]
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop

08005d48 <I2C_SMBusAlertConfig>:
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8005d48:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8005d4c:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8005d4e:	d005      	beq.n	8005d5c <I2C_SMBusAlertConfig+0x14>
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8005d50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d54:	040b      	lsls	r3, r1, #16
 8005d56:	0c1a      	lsrs	r2, r3, #16
 8005d58:	8002      	strh	r2, [r0, #0]
 8005d5a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8005d5c:	b299      	uxth	r1, r3
 8005d5e:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 8005d62:	8003      	strh	r3, [r0, #0]
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop

08005d68 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 8005d68:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005d6a:	b929      	cbnz	r1, 8005d78 <I2C_TransmitPEC+0x10>
    I2Cx->CR1 |= CR1_PEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 8005d6c:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d70:	040b      	lsls	r3, r1, #16
 8005d72:	0c1a      	lsrs	r2, r3, #16
 8005d74:	8002      	strh	r2, [r0, #0]
 8005d76:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 8005d78:	b299      	uxth	r1, r3
 8005d7a:	f441 5380 	orr.w	r3, r1, #4096	; 0x1000
 8005d7e:	8003      	strh	r3, [r0, #0]
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop

08005d84 <I2C_PECPositionConfig>:
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8005d84:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8005d88:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8005d8a:	d005      	beq.n	8005d98 <I2C_PECPositionConfig+0x14>
    I2Cx->CR1 |= I2C_PECPosition_Next;
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 8005d8c:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8005d90:	040b      	lsls	r3, r1, #16
 8005d92:	0c1a      	lsrs	r2, r3, #16
 8005d94:	8002      	strh	r2, [r0, #0]
 8005d96:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8005d98:	b299      	uxth	r1, r3
 8005d9a:	f441 6300 	orr.w	r3, r1, #2048	; 0x800
 8005d9e:	8003      	strh	r3, [r0, #0]
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop

08005da4 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 8005da4:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005da6:	b929      	cbnz	r1, 8005db4 <I2C_CalculatePEC+0x10>
    I2Cx->CR1 |= CR1_ENPEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 8005da8:	f023 0120 	bic.w	r1, r3, #32
 8005dac:	040b      	lsls	r3, r1, #16
 8005dae:	0c1a      	lsrs	r2, r3, #16
 8005db0:	8002      	strh	r2, [r0, #0]
 8005db2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 8005db4:	b299      	uxth	r1, r3
 8005db6:	f041 0320 	orr.w	r3, r1, #32
 8005dba:	8003      	strh	r3, [r0, #0]
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop

08005dc0 <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 8005dc0:	8b00      	ldrh	r0, [r0, #24]
 8005dc2:	f3c0 2007 	ubfx	r0, r0, #8, #8
}
 8005dc6:	4770      	bx	lr

08005dc8 <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8005dc8:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005dca:	b929      	cbnz	r1, 8005dd8 <I2C_ARPCmd+0x10>
    I2Cx->CR1 |= CR1_ENARP_Set;
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 8005dcc:	f023 0110 	bic.w	r1, r3, #16
 8005dd0:	040b      	lsls	r3, r1, #16
 8005dd2:	0c1a      	lsrs	r2, r3, #16
 8005dd4:	8002      	strh	r2, [r0, #0]
 8005dd6:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8005dd8:	b299      	uxth	r1, r3
 8005dda:	f041 0310 	orr.w	r3, r1, #16
 8005dde:	8003      	strh	r3, [r0, #0]
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop

08005de4 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005de4:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8005de6:	b129      	cbz	r1, 8005df4 <I2C_StretchClockCmd+0x10>
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 8005de8:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8005dec:	040b      	lsls	r3, r1, #16
 8005dee:	0c1a      	lsrs	r2, r3, #16
 8005df0:	8002      	strh	r2, [r0, #0]
 8005df2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005df4:	b299      	uxth	r1, r3
 8005df6:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8005dfa:	8003      	strh	r3, [r0, #0]
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop

08005e00 <I2C_FastModeDutyCycleConfig>:
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8005e00:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005e04:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8005e06:	d005      	beq.n	8005e14 <I2C_FastModeDutyCycleConfig+0x14>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005e08:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e0c:	0411      	lsls	r1, r2, #16
 8005e0e:	0c0b      	lsrs	r3, r1, #16
 8005e10:	8383      	strh	r3, [r0, #28]
 8005e12:	4770      	bx	lr
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	f443 4c80 	orr.w	ip, r3, #16384	; 0x4000
 8005e1a:	f8a0 c01c 	strh.w	ip, [r0, #28]
 8005e1e:	4770      	bx	lr

08005e20 <I2C_GetLastEvent>:
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005e20:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 8005e22:	8b03      	ldrh	r3, [r0, #24]
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005e24:	b291      	uxth	r1, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8005e26:	ea41 4003 	orr.w	r0, r1, r3, lsl #16
 8005e2a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  /* Return status */
  return lastevent;
}
 8005e2e:	4770      	bx	lr

08005e30 <I2C_CheckEvent>:
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005e30:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8005e32:	8b02      	ldrh	r2, [r0, #24]
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005e34:	fa1f fc83 	uxth.w	ip, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8005e38:	ea4c 4002 	orr.w	r0, ip, r2, lsl #16
 8005e3c:	f020 427f 	bic.w	r2, r0, #4278190080	; 0xff000000
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
 8005e40:	1a53      	subs	r3, r2, r1
 8005e42:	4258      	negs	r0, r3
 8005e44:	eb40 0003 	adc.w	r0, r0, r3
}
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop

08005e4c <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)ENDAD
  * @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8005e4c:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8005e4e:	2300      	movs	r3, #0
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8005e50:	0f0a      	lsrs	r2, r1, #28
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
 8005e56:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8005e58:	9200      	str	r2, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 8005e5a:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 8005e5c:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 8005e60:	b153      	cbz	r3, 8005e78 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8005e62:	9801      	ldr	r0, [sp, #4]
 8005e64:	3014      	adds	r0, #20
 8005e66:	9001      	str	r0, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8005e68:	9801      	ldr	r0, [sp, #4]
 8005e6a:	6803      	ldr	r3, [r0, #0]
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 8005e6c:	4219      	tst	r1, r3
    /* I2C_FLAG is reset */
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 8005e6e:	bf0c      	ite	eq
 8005e70:	2000      	moveq	r0, #0
 8005e72:	2001      	movne	r0, #1
}
 8005e74:	b002      	add	sp, #8
 8005e76:	4770      	bx	lr
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8005e78:	9a01      	ldr	r2, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8005e7a:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8005e7c:	3218      	adds	r2, #24
 8005e7e:	9201      	str	r2, [sp, #4]
 8005e80:	e7f2      	b.n	8005e68 <I2C_GetFlagStatus+0x1c>
 8005e82:	bf00      	nop

08005e84 <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8005e84:	43ca      	mvns	r2, r1
 8005e86:	b291      	uxth	r1, r2
 8005e88:	8281      	strh	r1, [r0, #20]
}
 8005e8a:	4770      	bx	lr

08005e8c <I2C_GetITStatus>:
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 8005e8c:	8883      	ldrh	r3, [r0, #4]
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8005e8e:	8a82      	ldrh	r2, [r0, #20]
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 8005e90:	b29b      	uxth	r3, r3
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8005e92:	b290      	uxth	r0, r2
 8005e94:	4008      	ands	r0, r1
 8005e96:	d006      	beq.n	8005ea6 <I2C_GetITStatus+0x1a>
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 8005e98:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  * @arg I2C_IT_ADDR: Address sent flag (Master mode) ADSL
  *   Address matched flag (Slave mode)ENDAD
  * @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval : The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 8005e9c:	ea13 4111 	ands.w	r1, r3, r1, lsr #16
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
  {
    /* I2C_IT is set */
    bitstatus = SET;
 8005ea0:	bf0c      	ite	eq
 8005ea2:	2000      	moveq	r0, #0
 8005ea4:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 8005ea6:	4770      	bx	lr

08005ea8 <I2C_ClearITPendingBit>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8005ea8:	43ca      	mvns	r2, r1
 8005eaa:	b291      	uxth	r1, r2
 8005eac:	8281      	strh	r1, [r0, #20]
}
 8005eae:	4770      	bx	lr

08005eb0 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8005eb0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005eb4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005eb8:	6018      	str	r0, [r3, #0]
}
 8005eba:	4770      	bx	lr

08005ebc <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 8005ebc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ec0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005ec4:	6058      	str	r0, [r3, #4]
}
 8005ec6:	4770      	bx	lr

08005ec8 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8005ec8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ecc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005ed0:	6098      	str	r0, [r3, #8]
}
 8005ed2:	4770      	bx	lr

08005ed4 <IWDG_ReloadCounter>:
  * @param  None
  * @retval : None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 8005ed4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ed8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005edc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005ee0:	601a      	str	r2, [r3, #0]
}
 8005ee2:	4770      	bx	lr

08005ee4 <IWDG_Enable>:
  * @param  None
  * @retval : None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_Enable;
 8005ee4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ee8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005eec:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005ef0:	601a      	str	r2, [r3, #0]
}
 8005ef2:	4770      	bx	lr

08005ef4 <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 8005ef4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005ef8:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8005efc:	68cb      	ldr	r3, [r1, #12]
  {
    bitstatus = SET;
 8005efe:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8005f00:	bf0c      	ite	eq
 8005f02:	2000      	moveq	r0, #0
 8005f04:	2001      	movne	r0, #1
}
 8005f06:	4770      	bx	lr

08005f08 <PWR_DeInit>:
  * @param  None
  * @retval : None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8005f08:	2101      	movs	r1, #1
  *   reset values.
  * @param  None
  * @retval : None
  */
void PWR_DeInit(void)
{
 8005f0a:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8005f0c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005f10:	f000 fa08 	bl	8006324 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8005f14:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005f18:	2100      	movs	r1, #0
}
 8005f1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8005f1e:	f000 ba01 	b.w	8006324 <RCC_APB1PeriphResetCmd>
 8005f22:	bf00      	nop

08005f24 <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8005f24:	2320      	movs	r3, #32
 8005f26:	f2c4 230e 	movt	r3, #16910	; 0x420e
 8005f2a:	6018      	str	r0, [r3, #0]
}
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop

08005f30 <PWR_PVDCmd>:
  */
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 8005f30:	2310      	movs	r3, #16
 8005f32:	f2c4 230e 	movt	r3, #16910	; 0x420e
 8005f36:	6018      	str	r0, [r3, #0]
}
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop

08005f3c <PWR_PVDLevelConfig>:
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 8005f3c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8005f40:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005f44:	681a      	ldr	r2, [r3, #0]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8005f46:	f022 01e0 	bic.w	r1, r2, #224	; 0xe0
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8005f4a:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  PWR->CR = tmpreg;
 8005f4e:	601a      	str	r2, [r3, #0]
}
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop

08005f54 <PWR_WakeUpPinCmd>:
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 8005f54:	23a0      	movs	r3, #160	; 0xa0
 8005f56:	f2c4 230e 	movt	r3, #16910	; 0x420e
 8005f5a:	6018      	str	r0, [r3, #0]
}
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop

08005f60 <PWR_EnterSTOPMode>:
  * @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  * @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval : None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 8005f60:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8005f62:	f44f 4ce0 	mov.w	ip, #28672	; 0x7000
 8005f66:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8005f6a:	f8dc 3000 	ldr.w	r3, [ip]
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8005f6e:	2901      	cmp	r1, #1
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8005f70:	f023 0403 	bic.w	r4, r3, #3
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8005f74:	ea40 0204 	orr.w	r2, r0, r4
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005f78:	f64e 5410 	movw	r4, #60688	; 0xed10
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
 8005f7c:	f8cc 2000 	str.w	r2, [ip]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005f80:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8005f84:	6820      	ldr	r0, [r4, #0]
 8005f86:	f040 0304 	orr.w	r3, r0, #4
 8005f8a:	6023      	str	r3, [r4, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8005f8c:	d002      	beq.n	8005f94 <PWR_EnterSTOPMode+0x34>

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
static __INLINE void __WFE(void)                      { __ASM volatile ("wfe");   }
 8005f8e:	bf20      	wfe
  else
  {
    /* Request Wait For Event */
    __WFE();
  }
}
 8005f90:	bc10      	pop	{r4}
 8005f92:	4770      	bx	lr
static __INLINE void __disable_irq(void)              { __ASM volatile ("cpsid i"); }

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
 8005f94:	bf30      	wfi
 8005f96:	e7fb      	b.n	8005f90 <PWR_EnterSTOPMode+0x30>

08005f98 <PWR_EnterSTANDBYMode>:
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8005f98:	f44f 4ce0 	mov.w	ip, #28672	; 0x7000
 8005f9c:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8005fa0:	f8dc 1000 	ldr.w	r1, [ip]
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005fa4:	f64e 5210 	movw	r2, #60688	; 0xed10
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8005fa8:	f041 0004 	orr.w	r0, r1, #4
 8005fac:	f8cc 0000 	str.w	r0, [ip]
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8005fb0:	f8dc 3000 	ldr.w	r3, [ip]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005fb4:	f2ce 0200 	movt	r2, #57344	; 0xe000
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8005fb8:	f043 0102 	orr.w	r1, r3, #2
 8005fbc:	f8cc 1000 	str.w	r1, [ip]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005fc0:	6810      	ldr	r0, [r2, #0]
 8005fc2:	f040 0304 	orr.w	r3, r0, #4
 8005fc6:	6013      	str	r3, [r2, #0]
 8005fc8:	bf30      	wfi
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8005fca:	4770      	bx	lr

08005fcc <PWR_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8005fcc:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8005fd0:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8005fd4:	684b      	ldr	r3, [r1, #4]
  {
    bitstatus = SET;
 8005fd6:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8005fd8:	bf0c      	ite	eq
 8005fda:	2000      	moveq	r0, #0
 8005fdc:	2001      	movne	r0, #1
}
 8005fde:	4770      	bx	lr

08005fe0 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8005fe0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8005fe4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005fe8:	6819      	ldr	r1, [r3, #0]
 8005fea:	ea41 0280 	orr.w	r2, r1, r0, lsl #2
 8005fee:	601a      	str	r2, [r3, #0]
}
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop

08005ff4 <RCC_DeInit>:
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005ff4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ff8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005ffc:	6819      	ldr	r1, [r3, #0]
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005ffe:	2200      	movs	r2, #0
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006000:	f041 0001 	orr.w	r0, r1, #1
 8006004:	6018      	str	r0, [r3, #0]
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8006006:	6859      	ldr	r1, [r3, #4]
 8006008:	f6cf 02ff 	movt	r2, #63743	; 0xf8ff
 800600c:	ea01 0002 	and.w	r0, r1, r2
 8006010:	6058      	str	r0, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	f022 7c84 	bic.w	ip, r2, #17301504	; 0x1080000
 8006018:	f42c 3180 	bic.w	r1, ip, #65536	; 0x10000
 800601c:	6019      	str	r1, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800601e:	6818      	ldr	r0, [r3, #0]
 8006020:	f420 2280 	bic.w	r2, r0, #262144	; 0x40000
 8006024:	601a      	str	r2, [r3, #0]
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8006026:	6859      	ldr	r1, [r3, #4]
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006028:	2200      	movs	r2, #0
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800602a:	f421 00fe 	bic.w	r0, r1, #8323072	; 0x7f0000
 800602e:	6058      	str	r0, [r3, #4]
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006030:	609a      	str	r2, [r3, #8]
}
 8006032:	4770      	bx	lr

08006034 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8006034:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006038:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800603c:	6819      	ldr	r1, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800603e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8006042:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8006046:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8006048:	6819      	ldr	r1, [r3, #0]
 800604a:	f421 2280 	bic.w	r2, r1, #262144	; 0x40000
 800604e:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8006050:	d007      	beq.n	8006062 <RCC_HSEConfig+0x2e>
 8006052:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8006056:	d103      	bne.n	8006060 <RCC_HSEConfig+0x2c>
      RCC->CR |= CR_HSEON_Set;
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	f440 21a0 	orr.w	r1, r0, #327680	; 0x50000
 800605e:	6019      	str	r1, [r3, #0]
 8006060:	4770      	bx	lr
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	f442 3080 	orr.w	r0, r2, #65536	; 0x10000
 8006068:	6018      	str	r0, [r3, #0]
      break;
 800606a:	4770      	bx	lr

0800606c <RCC_WaitForHSEStartUp>:
  * @retval : An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800606c:	b082      	sub	sp, #8
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800606e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 8006072:	2300      	movs	r3, #0
 8006074:	9301      	str	r3, [sp, #4]
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8006076:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800607a:	6813      	ldr	r3, [r2, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 800607c:	9901      	ldr	r1, [sp, #4]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800607e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8006082:	f101 0001 	add.w	r0, r1, #1
 8006086:	9001      	str	r0, [sp, #4]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8006088:	d009      	beq.n	800609e <RCC_WaitForHSEStartUp+0x32>
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800608a:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 800608e:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8006092:	f8dc 2000 	ldr.w	r2, [ip]
  }
  else
  {
    status = ERROR;
  }  
  return (status);
 8006096:	f3c2 4040 	ubfx	r0, r2, #17, #1
}
 800609a:	b002      	add	sp, #8
 800609c:	4770      	bx	lr
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800609e:	9801      	ldr	r0, [sp, #4]
 80060a0:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 80060a4:	d1e9      	bne.n	800607a <RCC_WaitForHSEStartUp+0xe>
 80060a6:	e7f0      	b.n	800608a <RCC_WaitForHSEStartUp+0x1e>

080060a8 <RCC_AdjustHSICalibrationValue>:
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 80060a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80060b0:	681a      	ldr	r2, [r3, #0]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80060b2:	f022 01f8 	bic.w	r1, r2, #248	; 0xf8
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80060b6:	ea41 02c0 	orr.w	r2, r1, r0, lsl #3
  /* Store the new value */
  RCC->CR = tmpreg;
 80060ba:	601a      	str	r2, [r3, #0]
}
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop

080060c0 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80060c0:	2300      	movs	r3, #0
 80060c2:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80060c6:	6018      	str	r0, [r3, #0]
}
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop

080060cc <RCC_PLLConfig>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
  tmpreg = RCC->CFGR;
 80060cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80060d4:	685a      	ldr	r2, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80060d6:	f422 1c7c 	bic.w	ip, r2, #4128768	; 0x3f0000
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80060da:	ea40 000c 	orr.w	r0, r0, ip
 80060de:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80060e2:	605a      	str	r2, [r3, #4]
}
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop

080060e8 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80060e8:	2360      	movs	r3, #96	; 0x60
 80060ea:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80060ee:	6018      	str	r0, [r3, #0]
}
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop

080060f4 <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80060f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80060fc:	685a      	ldr	r2, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80060fe:	f022 0103 	bic.w	r1, r2, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8006102:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006106:	605a      	str	r2, [r3, #4]
}
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop

0800610c <RCC_GetSYSCLKSource>:
  * - 0x04: HSE used as system clock
  * - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 800610c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006110:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006114:	6858      	ldr	r0, [r3, #4]
 8006116:	f000 000c 	and.w	r0, r0, #12
}
 800611a:	4770      	bx	lr

0800611c <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 800611c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006120:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006124:	685a      	ldr	r2, [r3, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8006126:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800612a:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800612e:	605a      	str	r2, [r3, #4]
}
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop

08006134 <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8006134:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006138:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800613c:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 800613e:	f422 61e0 	bic.w	r1, r2, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8006142:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006146:	605a      	str	r2, [r3, #4]
}
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop

0800614c <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800614c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006150:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006154:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8006156:	f422 5160 	bic.w	r1, r2, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800615a:	ea41 02c0 	orr.w	r2, r1, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800615e:	605a      	str	r2, [r3, #4]
}
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop

08006164 <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8006164:	f241 0309 	movw	r3, #4105	; 0x1009
 8006168:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800616c:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800616e:	b919      	cbnz	r1, 8006178 <RCC_ITConfig+0x14>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8006170:	ea22 0100 	bic.w	r1, r2, r0
 8006174:	7019      	strb	r1, [r3, #0]
 8006176:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8006178:	4310      	orrs	r0, r2
 800617a:	7018      	strb	r0, [r3, #0]
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop

08006180 <RCC_USBCLKConfig>:
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8006180:	23d8      	movs	r3, #216	; 0xd8
 8006182:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8006186:	6018      	str	r0, [r3, #0]
}
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop

0800618c <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 800618c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006190:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006194:	685a      	ldr	r2, [r3, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8006196:	f422 4140 	bic.w	r1, r2, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 800619a:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800619e:	605a      	str	r2, [r3, #4]
}
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop

080061a4 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80061a4:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80061a8:	2200      	movs	r2, #0
 80061aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80061ae:	2801      	cmp	r0, #1
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80061b0:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80061b2:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80061b4:	d004      	beq.n	80061c0 <RCC_LSEConfig+0x1c>
 80061b6:	2804      	cmp	r0, #4
 80061b8:	d101      	bne.n	80061be <RCC_LSEConfig+0x1a>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80061ba:	2005      	movs	r0, #5
 80061bc:	7018      	strb	r0, [r3, #0]
 80061be:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80061c0:	7018      	strb	r0, [r3, #0]
      break;
 80061c2:	4770      	bx	lr

080061c4 <RCC_LSICmd>:
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80061c4:	f44f 6390 	mov.w	r3, #1152	; 0x480
 80061c8:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80061cc:	6018      	str	r0, [r3, #0]
}
 80061ce:	4770      	bx	lr

080061d0 <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80061d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80061d8:	6a19      	ldr	r1, [r3, #32]
 80061da:	ea40 0201 	orr.w	r2, r0, r1
 80061de:	621a      	str	r2, [r3, #32]
}
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop

080061e4 <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80061e4:	f240 433c 	movw	r3, #1084	; 0x43c
 80061e8:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80061ec:	6018      	str	r0, [r3, #0]
}
 80061ee:	4770      	bx	lr

080061f0 <RCC_GetClocksFreq>:
  * @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which
  *   will hold the clocks frequencies.
  * @retval : None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80061f0:	b410      	push	{r4}
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80061f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	f002 020c 	and.w	r2, r2, #12
  switch (tmp)
 8006200:	2a04      	cmp	r2, #4
 8006202:	d030      	beq.n	8006266 <RCC_GetClocksFreq+0x76>
 8006204:	2a08      	cmp	r2, #8
 8006206:	d034      	beq.n	8006272 <RCC_GetClocksFreq+0x82>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8006208:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 800620c:	f2c0 017a 	movt	r1, #122	; 0x7a
 8006210:	6001      	str	r1, [r0, #0]
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8006212:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 8006216:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 800621a:	f8dc 4004 	ldr.w	r4, [ip, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800621e:	4a24      	ldr	r2, [pc, #144]	; (80062b0 <RCC_GetClocksFreq+0xc0>)
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 8006220:	f3c4 1303 	ubfx	r3, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8006224:	5cd4      	ldrb	r4, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8006226:	fa21 f104 	lsr.w	r1, r1, r4
 800622a:	6041      	str	r1, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800622c:	f8dc 3004 	ldr.w	r3, [ip, #4]
  tmp = tmp >> 8;
 8006230:	f3c3 2402 	ubfx	r4, r3, #8, #3
  presc = APBAHBPrescTable[tmp];
 8006234:	5d13      	ldrb	r3, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006236:	fa21 f403 	lsr.w	r4, r1, r3
 800623a:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800623c:	f8dc 3004 	ldr.w	r3, [ip, #4]
  tmp = tmp >> 11;
 8006240:	f3c3 24c2 	ubfx	r4, r3, #11, #3
  presc = APBAHBPrescTable[tmp];
 8006244:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006246:	fa21 f104 	lsr.w	r1, r1, r4
 800624a:	60c1      	str	r1, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800624c:	f8dc 3004 	ldr.w	r3, [ip, #4]
  tmp = tmp >> 14;
 8006250:	f3c3 3c81 	ubfx	ip, r3, #14, #2
  presc = ADCPrescTable[tmp];
 8006254:	eb02 030c 	add.w	r3, r2, ip
 8006258:	f893 c010 	ldrb.w	ip, [r3, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800625c:	fbb1 f1fc 	udiv	r1, r1, ip
 8006260:	6101      	str	r1, [r0, #16]
}
 8006262:	bc10      	pop	{r4}
 8006264:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8006266:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
 800626a:	f2c0 01b7 	movt	r1, #183	; 0xb7
 800626e:	6001      	str	r1, [r0, #0]
      break;
 8006270:	e7cf      	b.n	8006212 <RCC_GetClocksFreq+0x22>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8006272:	685a      	ldr	r2, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8006274:	685c      	ldr	r4, [r3, #4]
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8006276:	f3c2 4183 	ubfx	r1, r2, #18, #4
 800627a:	3102      	adds	r1, #2
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
 800627c:	03e2      	lsls	r2, r4, #15
 800627e:	d50e      	bpl.n	800629e <RCC_GetClocksFreq+0xae>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8006280:	685a      	ldr	r2, [r3, #4]
 8006282:	0394      	lsls	r4, r2, #14
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8006284:	bf4b      	itete	mi
 8006286:	f648 5480 	movwmi	r4, #36224	; 0x8d80
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 800628a:	f44f 54d8 	movpl.w	r4, #6912	; 0x1b00
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 800628e:	f2c0 045b 	movtmi	r4, #91	; 0x5b
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8006292:	f2c0 04b7 	movtpl	r4, #183	; 0xb7
 8006296:	fb04 f101 	mul.w	r1, r4, r1
 800629a:	6001      	str	r1, [r0, #0]
 800629c:	e7b9      	b.n	8006212 <RCC_GetClocksFreq+0x22>
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 800629e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80062a2:	f2c0 033d 	movt	r3, #61	; 0x3d
 80062a6:	fb03 f101 	mul.w	r1, r3, r1
 80062aa:	6001      	str	r1, [r0, #0]
 80062ac:	e7b1      	b.n	8006212 <RCC_GetClocksFreq+0x22>
 80062ae:	bf00      	nop
 80062b0:	200001d0 	.word	0x200001d0

080062b4 <RCC_AHBPeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80062b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80062bc:	695a      	ldr	r2, [r3, #20]
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80062be:	b919      	cbnz	r1, 80062c8 <RCC_AHBPeriphClockCmd+0x14>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80062c0:	ea22 0100 	bic.w	r1, r2, r0
 80062c4:	6159      	str	r1, [r3, #20]
 80062c6:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80062c8:	4310      	orrs	r0, r2
 80062ca:	6158      	str	r0, [r3, #20]
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop

080062d0 <RCC_APB2PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80062d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80062d8:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80062da:	b919      	cbnz	r1, 80062e4 <RCC_APB2PeriphClockCmd+0x14>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80062dc:	ea22 0100 	bic.w	r1, r2, r0
 80062e0:	6199      	str	r1, [r3, #24]
 80062e2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80062e4:	4310      	orrs	r0, r2
 80062e6:	6198      	str	r0, [r3, #24]
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop

080062ec <RCC_APB1PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80062ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80062f4:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80062f6:	b919      	cbnz	r1, 8006300 <RCC_APB1PeriphClockCmd+0x14>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80062f8:	ea22 0100 	bic.w	r1, r2, r0
 80062fc:	61d9      	str	r1, [r3, #28]
 80062fe:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8006300:	4310      	orrs	r0, r2
 8006302:	61d8      	str	r0, [r3, #28]
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop

08006308 <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8006308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800630c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006310:	68da      	ldr	r2, [r3, #12]
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006312:	b919      	cbnz	r1, 800631c <RCC_APB2PeriphResetCmd+0x14>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8006314:	ea22 0100 	bic.w	r1, r2, r0
 8006318:	60d9      	str	r1, [r3, #12]
 800631a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800631c:	4310      	orrs	r0, r2
 800631e:	60d8      	str	r0, [r3, #12]
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop

08006324 <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8006324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006328:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800632c:	691a      	ldr	r2, [r3, #16]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800632e:	b919      	cbnz	r1, 8006338 <RCC_APB1PeriphResetCmd+0x14>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8006330:	ea22 0100 	bic.w	r1, r2, r0
 8006334:	6119      	str	r1, [r3, #16]
 8006336:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8006338:	4310      	orrs	r0, r2
 800633a:	6118      	str	r0, [r3, #16]
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop

08006340 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8006340:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8006344:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8006348:	6018      	str	r0, [r3, #0]
}
 800634a:	4770      	bx	lr

0800634c <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 800634c:	234c      	movs	r3, #76	; 0x4c
 800634e:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8006352:	6018      	str	r0, [r3, #0]
}
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop

08006358 <RCC_MCOConfig>:
void RCC_MCOConfig(uint8_t RCC_MCO)
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));
  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8006358:	f241 0307 	movw	r3, #4103	; 0x1007
 800635c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006360:	7018      	strb	r0, [r3, #0]
}
 8006362:	4770      	bx	lr

08006364 <RCC_GetFlagStatus>:
  uint32_t statusreg = 0;
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8006364:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8006366:	2b01      	cmp	r3, #1
 8006368:	d00e      	beq.n	8006388 <RCC_GetFlagStatus+0x24>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800636a:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 800636c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006370:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006374:	bf0c      	ite	eq
 8006376:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8006378:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 800637a:	f000 011f 	and.w	r1, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800637e:	fa23 f001 	lsr.w	r0, r3, r1
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8006382:	f000 0001 	and.w	r0, r0, #1
}
 8006386:	4770      	bx	lr
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8006388:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800638c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006390:	681b      	ldr	r3, [r3, #0]
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8006392:	f000 011f 	and.w	r1, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8006396:	fa23 f001 	lsr.w	r0, r3, r1
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 800639a:	f000 0001 	and.w	r0, r0, #1
}
 800639e:	4770      	bx	lr

080063a0 <RCC_ClearFlag>:
  * @retval : None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80063a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80063a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80063a8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80063aa:	f040 7280 	orr.w	r2, r0, #16777216	; 0x1000000
 80063ae:	625a      	str	r2, [r3, #36]	; 0x24
}
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop

080063b4 <RCC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80063b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80063b8:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80063bc:	688b      	ldr	r3, [r1, #8]
  {
    bitstatus = SET;
 80063be:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 80063c0:	bf0c      	ite	eq
 80063c2:	2000      	moveq	r0, #0
 80063c4:	2001      	movne	r0, #1
}
 80063c6:	4770      	bx	lr

080063c8 <RCC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80063c8:	f241 030a 	movw	r3, #4106	; 0x100a
 80063cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80063d0:	7018      	strb	r0, [r3, #0]
}
 80063d2:	4770      	bx	lr

080063d4 <RTC_ITConfig>:
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 80063d4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80063d8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80063dc:	881a      	ldrh	r2, [r3, #0]
 80063de:	b292      	uxth	r2, r2
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80063e0:	b919      	cbnz	r1, 80063ea <RTC_ITConfig+0x16>
  {
    RTC->CRH |= RTC_IT;
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
 80063e2:	ea22 0100 	bic.w	r1, r2, r0
 80063e6:	8019      	strh	r1, [r3, #0]
 80063e8:	4770      	bx	lr
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 80063ea:	4310      	orrs	r0, r2
 80063ec:	8018      	strh	r0, [r3, #0]
 80063ee:	4770      	bx	lr

080063f0 <RTC_EnterConfigMode>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 80063f0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80063f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80063f8:	8899      	ldrh	r1, [r3, #4]
 80063fa:	b288      	uxth	r0, r1
 80063fc:	f040 0210 	orr.w	r2, r0, #16
 8006400:	809a      	strh	r2, [r3, #4]
}
 8006402:	4770      	bx	lr

08006404 <RTC_ExitConfigMode>:
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8006404:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8006408:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800640c:	f8b2 c004 	ldrh.w	ip, [r2, #4]
 8006410:	f02c 0110 	bic.w	r1, ip, #16
 8006414:	0408      	lsls	r0, r1, #16
 8006416:	0c03      	lsrs	r3, r0, #16
 8006418:	8093      	strh	r3, [r2, #4]
}
 800641a:	4770      	bx	lr

0800641c <RTC_GetCounter>:
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 800641c:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8006420:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8006424:	8b91      	ldrh	r1, [r2, #28]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 8006426:	8b13      	ldrh	r3, [r2, #24]
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 8006428:	b288      	uxth	r0, r1
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 800642a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
}
 800642e:	4770      	bx	lr

08006430 <RTC_SetCounter>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8006430:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006434:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006438:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 800643c:	fa1f f18c 	uxth.w	r1, ip
 8006440:	f041 0210 	orr.w	r2, r1, #16
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8006444:	0c01      	lsrs	r1, r0, #16
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 8006446:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8006448:	809a      	strh	r2, [r3, #4]
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 800644a:	8319      	strh	r1, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 800644c:	8398      	strh	r0, [r3, #28]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 800644e:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 8006452:	f02c 0110 	bic.w	r1, ip, #16
 8006456:	0408      	lsls	r0, r1, #16
 8006458:	0c02      	lsrs	r2, r0, #16
 800645a:	809a      	strh	r2, [r3, #4]
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
  RTC_ExitConfigMode();
}
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop

08006460 <RTC_SetPrescaler>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8006460:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006464:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006468:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 800646c:	fa1f f18c 	uxth.w	r1, ip
 8006470:	f041 0210 	orr.w	r2, r1, #16
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 8006474:	f3c0 4103 	ubfx	r1, r0, #16, #4
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 8006478:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 800647a:	809a      	strh	r2, [r3, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 800647c:	8119      	strh	r1, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 800647e:	8198      	strh	r0, [r3, #12]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8006480:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 8006484:	f02c 0110 	bic.w	r1, ip, #16
 8006488:	0408      	lsls	r0, r1, #16
 800648a:	0c02      	lsrs	r2, r0, #16
 800648c:	809a      	strh	r2, [r3, #4]
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
  RTC_ExitConfigMode();
}
 800648e:	4770      	bx	lr

08006490 <RTC_SetAlarm>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8006490:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006494:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006498:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 800649c:	fa1f f18c 	uxth.w	r1, ip
 80064a0:	f041 0210 	orr.w	r2, r1, #16
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 80064a4:	0c01      	lsrs	r1, r0, #16
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 80064a6:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 80064a8:	809a      	strh	r2, [r3, #4]
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 80064aa:	8419      	strh	r1, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 80064ac:	8498      	strh	r0, [r3, #36]	; 0x24
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 80064ae:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 80064b2:	f02c 0110 	bic.w	r1, ip, #16
 80064b6:	0408      	lsls	r0, r1, #16
 80064b8:	0c02      	lsrs	r2, r0, #16
 80064ba:	809a      	strh	r2, [r3, #4]
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
  RTC_ExitConfigMode();
}
 80064bc:	4770      	bx	lr
 80064be:	bf00      	nop

080064c0 <RTC_GetDivider>:
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 80064c0:	f44f 5c20 	mov.w	ip, #10240	; 0x2800
 80064c4:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 80064c8:	f8bc 2010 	ldrh.w	r2, [ip, #16]
  tmp |= RTC->DIVL;
 80064cc:	f8bc 1014 	ldrh.w	r1, [ip, #20]
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 80064d0:	f002 000f 	and.w	r0, r2, #15
  tmp |= RTC->DIVL;
 80064d4:	b28b      	uxth	r3, r1
 80064d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  return tmp;
}
 80064da:	4770      	bx	lr

080064dc <RTC_WaitForLastTask>:
  * @retval : None
  */
void RTC_WaitForLastTask(void)
{
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 80064dc:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80064e0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80064e4:	8893      	ldrh	r3, [r2, #4]
 80064e6:	069b      	lsls	r3, r3, #26
 80064e8:	d5fc      	bpl.n	80064e4 <RTC_WaitForLastTask+0x8>
  {
  }
}
 80064ea:	4770      	bx	lr

080064ec <RTC_WaitForSynchro>:
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 80064ec:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 80064f0:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80064f4:	8888      	ldrh	r0, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 80064f6:	460a      	mov	r2, r1
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 80064f8:	f020 0308 	bic.w	r3, r0, #8
 80064fc:	0418      	lsls	r0, r3, #16
 80064fe:	0c03      	lsrs	r3, r0, #16
 8006500:	808b      	strh	r3, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 8006502:	8891      	ldrh	r1, [r2, #4]
 8006504:	0709      	lsls	r1, r1, #28
 8006506:	d5fc      	bpl.n	8006502 <RTC_WaitForSynchro+0x16>
  {
  }
}
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop

0800650c <RTC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
 800650c:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8006510:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8006514:	888b      	ldrh	r3, [r1, #4]
  {
    bitstatus = SET;
 8006516:	4218      	tst	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8006518:	bf0c      	ite	eq
 800651a:	2000      	moveq	r0, #0
 800651c:	2001      	movne	r0, #1
}
 800651e:	4770      	bx	lr

08006520 <RTC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the coressponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
 8006520:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006524:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006528:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 800652c:	fa1f f18c 	uxth.w	r1, ip
 8006530:	ea21 0200 	bic.w	r2, r1, r0
 8006534:	809a      	strh	r2, [r3, #4]
}
 8006536:	4770      	bx	lr

08006538 <RTC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8006538:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 800653c:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8006540:	888a      	ldrh	r2, [r1, #4]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8006542:	880b      	ldrh	r3, [r1, #0]
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8006544:	b292      	uxth	r2, r2
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8006546:	4003      	ands	r3, r0
 8006548:	d006      	beq.n	8006558 <RTC_GetITStatus+0x20>
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 800654a:	4010      	ands	r0, r2
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
  {
    bitstatus = SET;
 800654c:	f010 0fff 	tst.w	r0, #255	; 0xff
 8006550:	bf0c      	ite	eq
 8006552:	2000      	moveq	r0, #0
 8006554:	2001      	movne	r0, #1
 8006556:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 8006558:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 800655a:	4770      	bx	lr

0800655c <RTC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the coressponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
 800655c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006560:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006564:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 8006568:	fa1f f18c 	uxth.w	r1, ip
 800656c:	ea21 0200 	bic.w	r2, r1, r0
 8006570:	809a      	strh	r2, [r3, #4]
}
 8006572:	4770      	bx	lr

08006574 <SDIO_DeInit>:
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8006574:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  SDIO->ARG    = 0x00000000;
  SDIO->CMD    = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN   = 0x00000000;
  SDIO->DCTRL  = 0x00000000;
  SDIO->ICR    = 0x00C007FF;
 8006578:	f240 71ff 	movw	r1, #2047	; 0x7ff
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 800657c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006580:	2200      	movs	r2, #0
  SDIO->ARG    = 0x00000000;
  SDIO->CMD    = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN   = 0x00000000;
  SDIO->DCTRL  = 0x00000000;
  SDIO->ICR    = 0x00C007FF;
 8006582:	f2c0 01c0 	movt	r1, #192	; 0xc0
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8006586:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR  = 0x00000000;
 8006588:	605a      	str	r2, [r3, #4]
  SDIO->ARG    = 0x00000000;
 800658a:	609a      	str	r2, [r3, #8]
  SDIO->CMD    = 0x00000000;
 800658c:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 800658e:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN   = 0x00000000;
 8006590:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL  = 0x00000000;
 8006592:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR    = 0x00C007FF;
 8006594:	6399      	str	r1, [r3, #56]	; 0x38
  SDIO->MASK   = 0x00000000;
 8006596:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop

0800659c <SDIO_Init>:
  *   that contains the configuration information for the SDIO 
  *   peripheral.
  * @retval : None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 800659c:	b470      	push	{r4, r5, r6}
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800659e:	68c2      	ldr	r2, [r0, #12]
 80065a0:	6885      	ldr	r5, [r0, #8]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80065a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80065a6:	6906      	ldr	r6, [r0, #16]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80065a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80065ac:	6841      	ldr	r1, [r0, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80065ae:	ea45 0c02 	orr.w	ip, r5, r2
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80065b2:	685c      	ldr	r4, [r3, #4]
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80065b4:	6945      	ldr	r5, [r0, #20]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80065b6:	ea4c 0206 	orr.w	r2, ip, r6
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80065ba:	ea42 0c01 	orr.w	ip, r2, r1
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80065be:	f424 44fc 	bic.w	r4, r4, #32256	; 0x7e00
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80065c2:	7801      	ldrb	r1, [r0, #0]
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80065c4:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80065c8:	ea4c 0c05 	orr.w	ip, ip, r5
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 80065cc:	ea4c 0002 	orr.w	r0, ip, r2
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80065d0:	ea40 0201 	orr.w	r2, r0, r1
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 80065d4:	605a      	str	r2, [r3, #4]
}
 80065d6:	bc70      	pop	{r4, r5, r6}
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop

080065dc <SDIO_StructInit>:
  * @retval : None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 80065dc:	2300      	movs	r3, #0
 80065de:	7003      	strb	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80065e0:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80065e2:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80065e4:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 80065e6:	6103      	str	r3, [r0, #16]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 80065e8:	6143      	str	r3, [r0, #20]
}
 80065ea:	4770      	bx	lr

080065ec <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 80065ec:	23a0      	movs	r3, #160	; 0xa0
 80065ee:	f2c4 2330 	movt	r3, #16944	; 0x4230
 80065f2:	6018      	str	r0, [r3, #0]
}
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop

080065f8 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
 80065f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	f022 0103 	bic.w	r1, r2, #3
 8006606:	6019      	str	r1, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	4310      	orrs	r0, r2
 800660c:	6018      	str	r0, [r3, #0]
}
 800660e:	4770      	bx	lr

08006610 <SDIO_GetPowerState>:
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8006610:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006614:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006618:	6818      	ldr	r0, [r3, #0]
 800661a:	f000 0003 	and.w	r0, r0, #3
}
 800661e:	4770      	bx	lr

08006620 <SDIO_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8006620:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006624:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006628:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800662a:	b919      	cbnz	r1, 8006634 <SDIO_ITConfig+0x14>
    SDIO->MASK |= SDIO_IT;
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 800662c:	ea22 0100 	bic.w	r1, r2, r0
 8006630:	63d9      	str	r1, [r3, #60]	; 0x3c
 8006632:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8006634:	4310      	orrs	r0, r2
 8006636:	63d8      	str	r0, [r3, #60]	; 0x3c
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop

0800663c <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 800663c:	f240 538c 	movw	r3, #1420	; 0x58c
 8006640:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006644:	6018      	str	r0, [r3, #0]
}
 8006646:	4770      	bx	lr

08006648 <SDIO_SendCommand>:
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8006648:	b430      	push	{r4, r5}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 800664a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800664e:	6804      	ldr	r4, [r0, #0]
 8006650:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006654:	609c      	str	r4, [r3, #8]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006656:	6885      	ldr	r5, [r0, #8]
 8006658:	6842      	ldr	r2, [r0, #4]
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 800665a:	68c4      	ldr	r4, [r0, #12]
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 800665c:	68d9      	ldr	r1, [r3, #12]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 800665e:	6900      	ldr	r0, [r0, #16]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006660:	432a      	orrs	r2, r5
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8006662:	ea42 0c04 	orr.w	ip, r2, r4
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8006666:	f421 61fe 	bic.w	r1, r1, #2032	; 0x7f0
 800666a:	f021 010f 	bic.w	r1, r1, #15
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 800666e:	ea4c 0000 	orr.w	r0, ip, r0
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006672:	ea40 0201 	orr.w	r2, r0, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8006676:	60da      	str	r2, [r3, #12]
}
 8006678:	bc30      	pop	{r4, r5}
 800667a:	4770      	bx	lr

0800667c <SDIO_CmdStructInit>:
  * @retval : None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 800667c:	2300      	movs	r3, #0
 800667e:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8006680:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 8006682:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 8006684:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 8006686:	6103      	str	r3, [r0, #16]
}
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop

0800668c <SDIO_GetCommandResponse>:
  * @param  None
  * @retval : Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 800668c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006690:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006694:	6918      	ldr	r0, [r3, #16]
 8006696:	b2c0      	uxtb	r0, r0
}
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop

0800669c <SDIO_GetResponse>:
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));
  
  return (*(__IO uint32_t *)(SDIO_RESP_ADDR + SDIO_RESP)); 
 800669c:	f248 0314 	movw	r3, #32788	; 0x8014
 80066a0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80066a4:	58c0      	ldr	r0, [r0, r3]
}
 80066a6:	4770      	bx	lr

080066a8 <SDIO_DataConfig>:
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 80066a8:	b430      	push	{r4, r5}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 80066aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066ae:	6805      	ldr	r5, [r0, #0]
 80066b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80066b4:	625d      	str	r5, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 80066b6:	6844      	ldr	r4, [r0, #4]
 80066b8:	629c      	str	r4, [r3, #40]	; 0x28
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 80066ba:	68c5      	ldr	r5, [r0, #12]
 80066bc:	6882      	ldr	r2, [r0, #8]
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 80066be:	6904      	ldr	r4, [r0, #16]
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 80066c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 80066c2:	6940      	ldr	r0, [r0, #20]
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 80066c4:	432a      	orrs	r2, r5
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 80066c6:	ea42 0c04 	orr.w	ip, r2, r4

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 80066ca:	f021 01f7 	bic.w	r1, r1, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 80066ce:	ea4c 0000 	orr.w	r0, ip, r0
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 80066d2:	ea40 0201 	orr.w	r2, r0, r1
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 80066d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80066d8:	bc30      	pop	{r4, r5}
 80066da:	4770      	bx	lr

080066dc <SDIO_DataStructInit>:
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 80066dc:	2300      	movs	r3, #0
  * @retval : None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
 80066de:	f04f 32ff 	mov.w	r2, #4294967295
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 80066e2:	e880 000c 	stmia.w	r0, {r2, r3}
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 80066e6:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 80066e8:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 80066ea:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 80066ec:	6143      	str	r3, [r0, #20]
}
 80066ee:	4770      	bx	lr

080066f0 <SDIO_GetDataCounter>:
  * @param  None
  * @retval : Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 80066f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80066f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 80066fa:	4770      	bx	lr

080066fc <SDIO_ReadData>:
  * @param  None
  * @retval : Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 80066fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006700:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006704:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop

0800670c <SDIO_WriteData>:
  * @param Data: 32-bit data word to write.
  * @retval : None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 800670c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006710:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006714:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
}
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop

0800671c <SDIO_GetFIFOCount>:
  * @param  None
  * @retval : Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 800671c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006720:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006724:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 8006726:	4770      	bx	lr

08006728 <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 8006728:	f44f 63b4 	mov.w	r3, #1440	; 0x5a0
 800672c:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006730:	6018      	str	r0, [r3, #0]
}
 8006732:	4770      	bx	lr

08006734 <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 8006734:	f240 53a4 	movw	r3, #1444	; 0x5a4
 8006738:	f2c4 2330 	movt	r3, #16944	; 0x4230
 800673c:	6018      	str	r0, [r3, #0]
}
 800673e:	4770      	bx	lr

08006740 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 8006740:	f44f 63b5 	mov.w	r3, #1448	; 0x5a8
 8006744:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006748:	6018      	str	r0, [r3, #0]
}
 800674a:	4770      	bx	lr

0800674c <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 800674c:	f240 53ac 	movw	r3, #1452	; 0x5ac
 8006750:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006754:	6018      	str	r0, [r3, #0]
}
 8006756:	4770      	bx	lr

08006758 <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8006758:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
 800675c:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006760:	6018      	str	r0, [r3, #0]
}
 8006762:	4770      	bx	lr

08006764 <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 8006764:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8006768:	f2c4 2330 	movt	r3, #16944	; 0x4230
 800676c:	6018      	str	r0, [r3, #0]
}
 800676e:	4770      	bx	lr

08006770 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8006770:	f000 0101 	and.w	r1, r0, #1
 8006774:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 8006778:	f081 0001 	eor.w	r0, r1, #1
 800677c:	f2c4 2330 	movt	r3, #16944	; 0x4230
 8006780:	6018      	str	r0, [r3, #0]
}
 8006782:	4770      	bx	lr

08006784 <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 8006784:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 8006788:	f2c4 2330 	movt	r3, #16944	; 0x4230
 800678c:	6018      	str	r0, [r3, #0]
}
 800678e:	4770      	bx	lr

08006790 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8006790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006794:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006798:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  {
    bitstatus = SET;
 800679a:	4218      	tst	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 800679c:	bf0c      	ite	eq
 800679e:	2000      	moveq	r0, #0
 80067a0:	2001      	movne	r0, #1
}
 80067a2:	4770      	bx	lr

080067a4 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 80067a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80067ac:	6398      	str	r0, [r3, #56]	; 0x38
}
 80067ae:	4770      	bx	lr

080067b0 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 80067b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80067b4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80067b8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  {
    bitstatus = SET;
 80067ba:	4218      	tst	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 80067bc:	bf0c      	ite	eq
 80067be:	2000      	moveq	r0, #0
 80067c0:	2001      	movne	r0, #1
}
 80067c2:	4770      	bx	lr

080067c4 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 80067c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80067cc:	6398      	str	r0, [r3, #56]	; 0x38
}
 80067ce:	4770      	bx	lr

080067d0 <SPI_I2S_DeInit>:
  *   reset values (Affects also the I2Ss).
  * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval : None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80067d0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(uint32_t*)&SPIx)
 80067d2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80067d6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80067da:	4298      	cmp	r0, r3
 80067dc:	d00c      	beq.n	80067f8 <SPI_I2S_DeInit+0x28>
 80067de:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80067e2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80067e6:	4288      	cmp	r0, r1
 80067e8:	d01e      	beq.n	8006828 <SPI_I2S_DeInit+0x58>
 80067ea:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80067ee:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80067f2:	4290      	cmp	r0, r2
 80067f4:	d00c      	beq.n	8006810 <SPI_I2S_DeInit+0x40>
 80067f6:	bd08      	pop	{r3, pc}
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80067f8:	2101      	movs	r1, #1
 80067fa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80067fe:	f7ff fd91 	bl	8006324 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8006802:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006806:	2100      	movs	r1, #0
      break;
    default:
      break;
  }
}
 8006808:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 800680c:	f7ff bd8a 	b.w	8006324 <RCC_APB1PeriphResetCmd>
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8006810:	2101      	movs	r1, #1
 8006812:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006816:	f7ff fd85 	bl	8006324 <RCC_APB1PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 800681a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800681e:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8006820:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8006824:	f7ff bd7e 	b.w	8006324 <RCC_APB1PeriphResetCmd>
  
  switch (*(uint32_t*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8006828:	2101      	movs	r1, #1
 800682a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800682e:	f7ff fd6b 	bl	8006308 <RCC_APB2PeriphResetCmd>
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8006832:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006836:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8006838:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 800683c:	f7ff bd64 	b.w	8006308 <RCC_APB2PeriphResetCmd>

08006840 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006840:	f8b1 c000 	ldrh.w	ip, [r1]
  *   contains the configuration information for the specified
  *   SPI peripheral.
  * @retval : None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8006844:	b4f0      	push	{r4, r5, r6, r7}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006846:	884e      	ldrh	r6, [r1, #2]
 8006848:	888b      	ldrh	r3, [r1, #4]
 800684a:	88cf      	ldrh	r7, [r1, #6]
 800684c:	ea46 050c 	orr.w	r5, r6, ip
 8006850:	ea45 0403 	orr.w	r4, r5, r3
 8006854:	890e      	ldrh	r6, [r1, #8]
 8006856:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 800685a:	433c      	orrs	r4, r7
 800685c:	ea44 0206 	orr.w	r2, r4, r6
 8006860:	898f      	ldrh	r7, [r1, #12]
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8006862:	8805      	ldrh	r5, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006864:	89ce      	ldrh	r6, [r1, #14]
 8006866:	ea42 030c 	orr.w	r3, r2, ip
 800686a:	ea43 0c07 	orr.w	ip, r3, r7
 800686e:	ea4c 0206 	orr.w	r2, ip, r6
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006872:	f405 5541 	and.w	r5, r5, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006876:	ea45 0302 	orr.w	r3, r5, r2
 800687a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800687c:	8002      	strh	r2, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 800687e:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8006882:	8a0a      	ldrh	r2, [r1, #16]
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8006884:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 8006888:	0419      	lsls	r1, r3, #16
 800688a:	0c0b      	lsrs	r3, r1, #16
 800688c:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800688e:	8202      	strh	r2, [r0, #16]
}
 8006890:	bcf0      	pop	{r4, r5, r6, r7}
 8006892:	4770      	bx	lr

08006894 <I2S_Init>:
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8006894:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8006896:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 800689a:	4604      	mov	r4, r0
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 800689c:	f42c 677a 	bic.w	r7, ip, #4000	; 0xfa0
 80068a0:	f027 051f 	bic.w	r5, r7, #31
 80068a4:	042a      	lsls	r2, r5, #16
 80068a6:	0c10      	lsrs	r0, r2, #16
  SPIx->I2SPR = 0x0002;
 80068a8:	2302      	movs	r3, #2
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80068aa:	83a0      	strh	r0, [r4, #28]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80068ac:	890a      	ldrh	r2, [r1, #8]
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
 80068ae:	8423      	strh	r3, [r4, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80068b0:	8ba6      	ldrh	r6, [r4, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80068b2:	429a      	cmp	r2, r3
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80068b4:	b087      	sub	sp, #28
 80068b6:	460d      	mov	r5, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80068b8:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80068ba:	d03e      	beq.n	800693a <I2S_Init+0xa6>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80068bc:	8889      	ldrh	r1, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 80068be:	a801      	add	r0, sp, #4
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 80068c0:	2900      	cmp	r1, #0
 80068c2:	bf14      	ite	ne
 80068c4:	2702      	movne	r7, #2
 80068c6:	2701      	moveq	r7, #1
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 80068c8:	f7ff fc92 	bl	80061f0 <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80068cc:	88eb      	ldrh	r3, [r5, #6]
 80068ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068d2:	d034      	beq.n	800693e <I2S_Init+0xaa>
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80068d4:	f8b5 c008 	ldrh.w	ip, [r5, #8]
 80068d8:	017a      	lsls	r2, r7, #5
 80068da:	9801      	ldr	r0, [sp, #4]
 80068dc:	fb0c fe02 	mul.w	lr, ip, r2
 80068e0:	eb00 0780 	add.w	r7, r0, r0, lsl #2
 80068e4:	007a      	lsls	r2, r7, #1
 80068e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80068ea:	1d41      	adds	r1, r0, #5
 80068ec:	b28a      	uxth	r2, r1
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 80068ee:	f64c 47cd 	movw	r7, #52429	; 0xcccd
 80068f2:	f6cc 47cc 	movt	r7, #52428	; 0xcccc
 80068f6:	fba7 0102 	umull	r0, r1, r7, r2
 80068fa:	08ca      	lsrs	r2, r1, #3
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80068fc:	0851      	lsrs	r1, r2, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80068fe:	1e88      	subs	r0, r1, #2
 8006900:	b287      	uxth	r7, r0
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8006902:	f002 0201 	and.w	r2, r2, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8006906:	2ffd      	cmp	r7, #253	; 0xfd
 8006908:	bf94      	ite	ls
 800690a:	ea41 2202 	orrls.w	r2, r1, r2, lsl #8
 800690e:	2202      	movhi	r2, #2
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8006910:	882f      	ldrh	r7, [r5, #0]
 8006912:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 8006916:	ea46 0007 	orr.w	r0, r6, r7
 800691a:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
 800691e:	88af      	ldrh	r7, [r5, #4]
 8006920:	8968      	ldrh	r0, [r5, #10]
 8006922:	ea41 010c 	orr.w	r1, r1, ip
 8006926:	ea41 0c07 	orr.w	ip, r1, r7
 800692a:	ea4c 0000 	orr.w	r0, ip, r0
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 800692e:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8006930:	b282      	uxth	r2, r0
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8006932:	8423      	strh	r3, [r4, #32]
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 8006934:	83a2      	strh	r2, [r4, #28]
}
 8006936:	b007      	add	sp, #28
 8006938:	bdf0      	pop	{r4, r5, r6, r7, pc}
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800693a:	88cb      	ldrh	r3, [r1, #6]
 800693c:	e7e8      	b.n	8006910 <I2S_Init+0x7c>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800693e:	9f01      	ldr	r7, [sp, #4]
 8006940:	8928      	ldrh	r0, [r5, #8]
 8006942:	eb07 0287 	add.w	r2, r7, r7, lsl #2
 8006946:	0201      	lsls	r1, r0, #8
 8006948:	0057      	lsls	r7, r2, #1
 800694a:	fbb7 f2f1 	udiv	r2, r7, r1
 800694e:	1d50      	adds	r0, r2, #5
 8006950:	b282      	uxth	r2, r0
 8006952:	e7cc      	b.n	80068ee <I2S_Init+0x5a>

08006954 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8006954:	2100      	movs	r1, #0
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8006956:	2307      	movs	r3, #7
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8006958:	8001      	strh	r1, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 800695a:	8041      	strh	r1, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 800695c:	8081      	strh	r1, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 800695e:	80c1      	strh	r1, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8006960:	8101      	strh	r1, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8006962:	8141      	strh	r1, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8006964:	8181      	strh	r1, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8006966:	81c1      	strh	r1, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8006968:	8203      	strh	r3, [r0, #16]
}
 800696a:	4770      	bx	lr

0800696c <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 800696c:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 800696e:	2202      	movs	r2, #2
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8006970:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8006972:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8006974:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8006976:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8006978:	8102      	strh	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 800697a:	8143      	strh	r3, [r0, #10]
}
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop

08006980 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006980:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006982:	b929      	cbnz	r1, 8006990 <SPI_Cmd+0x10>
    SPIx->CR1 |= CR1_SPE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8006984:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8006988:	040b      	lsls	r3, r1, #16
 800698a:	0c1a      	lsrs	r2, r3, #16
 800698c:	8002      	strh	r2, [r0, #0]
 800698e:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006990:	b299      	uxth	r1, r3
 8006992:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8006996:	8003      	strh	r3, [r0, #0]
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop

0800699c <I2S_Cmd>:
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 800699c:	8b83      	ldrh	r3, [r0, #28]
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800699e:	b929      	cbnz	r1, 80069ac <I2S_Cmd+0x10>
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 80069a0:	f423 6180 	bic.w	r1, r3, #1024	; 0x400
 80069a4:	040b      	lsls	r3, r1, #16
 80069a6:	0c1a      	lsrs	r2, r3, #16
 80069a8:	8382      	strh	r2, [r0, #28]
 80069aa:	4770      	bx	lr
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80069ac:	b299      	uxth	r1, r3
 80069ae:	f441 6380 	orr.w	r3, r1, #1024	; 0x400
 80069b2:	8383      	strh	r3, [r0, #28]
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop

080069b8 <SPI_I2S_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 80069b8:	2301      	movs	r3, #1
 80069ba:	0909      	lsrs	r1, r1, #4
 80069bc:	fa03 f101 	lsl.w	r1, r3, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80069c0:	8883      	ldrh	r3, [r0, #4]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 80069c2:	b289      	uxth	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80069c4:	b29b      	uxth	r3, r3
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
 80069c6:	b922      	cbnz	r2, 80069d2 <SPI_I2S_ITConfig+0x1a>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 80069c8:	ea23 0c01 	bic.w	ip, r3, r1
 80069cc:	f8a0 c004 	strh.w	ip, [r0, #4]
 80069d0:	4770      	bx	lr
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80069d2:	ea41 0203 	orr.w	r2, r1, r3
 80069d6:	8082      	strh	r2, [r0, #4]
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop

080069dc <SPI_I2S_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80069dc:	8883      	ldrh	r3, [r0, #4]
 80069de:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 80069e0:	b91a      	cbnz	r2, 80069ea <SPI_I2S_DMACmd+0xe>
    SPIx->CR2 |= SPI_I2S_DMAReq;
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 80069e2:	ea23 0201 	bic.w	r2, r3, r1
 80069e6:	8082      	strh	r2, [r0, #4]
 80069e8:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80069ea:	4319      	orrs	r1, r3
 80069ec:	8081      	strh	r1, [r0, #4]
 80069ee:	4770      	bx	lr

080069f0 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80069f0:	8181      	strh	r1, [r0, #12]
}
 80069f2:	4770      	bx	lr

080069f4 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80069f4:	8980      	ldrh	r0, [r0, #12]
 80069f6:	b280      	uxth	r0, r0
}
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop

080069fc <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 80069fc:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8006a00:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8006a02:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8006a04:	d004      	beq.n	8006a10 <SPI_NSSInternalSoftwareConfig+0x14>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	f442 7180 	orr.w	r1, r2, #256	; 0x100
 8006a0c:	8001      	strh	r1, [r0, #0]
 8006a0e:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8006a10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a14:	0411      	lsls	r1, r2, #16
 8006a16:	0c0b      	lsrs	r3, r1, #16
 8006a18:	8003      	strh	r3, [r0, #0]
 8006a1a:	4770      	bx	lr

08006a1c <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8006a1c:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006a1e:	b929      	cbnz	r1, 8006a2c <SPI_SSOutputCmd+0x10>
    SPIx->CR2 |= CR2_SSOE_Set;
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8006a20:	f023 0104 	bic.w	r1, r3, #4
 8006a24:	040b      	lsls	r3, r1, #16
 8006a26:	0c1a      	lsrs	r2, r3, #16
 8006a28:	8082      	strh	r2, [r0, #4]
 8006a2a:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8006a2c:	b299      	uxth	r1, r3
 8006a2e:	f041 0304 	orr.w	r3, r1, #4
 8006a32:	8083      	strh	r3, [r0, #4]
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop

08006a38 <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8006a38:	8802      	ldrh	r2, [r0, #0]
 8006a3a:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8006a3e:	041a      	lsls	r2, r3, #16
 8006a40:	0c13      	lsrs	r3, r2, #16
 8006a42:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8006a44:	8802      	ldrh	r2, [r0, #0]
 8006a46:	b293      	uxth	r3, r2
 8006a48:	4319      	orrs	r1, r3
 8006a4a:	8001      	strh	r1, [r0, #0]
}
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop

08006a50 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8006a50:	8802      	ldrh	r2, [r0, #0]
 8006a52:	b291      	uxth	r1, r2
 8006a54:	f441 5380 	orr.w	r3, r1, #4096	; 0x1000
 8006a58:	8003      	strh	r3, [r0, #0]
}
 8006a5a:	4770      	bx	lr

08006a5c <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8006a5c:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006a5e:	b929      	cbnz	r1, 8006a6c <SPI_CalculateCRC+0x10>
    SPIx->CR1 |= CR1_CRCEN_Set;
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8006a60:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006a64:	040b      	lsls	r3, r1, #16
 8006a66:	0c1a      	lsrs	r2, r3, #16
 8006a68:	8002      	strh	r2, [r0, #0]
 8006a6a:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8006a6c:	b299      	uxth	r1, r3
 8006a6e:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 8006a72:	8003      	strh	r3, [r0, #0]
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop

08006a78 <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8006a78:	2901      	cmp	r1, #1
 8006a7a:	d002      	beq.n	8006a82 <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8006a7c:	8b00      	ldrh	r0, [r0, #24]
 8006a7e:	b280      	uxth	r0, r0
 8006a80:	4770      	bx	lr
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8006a82:	8a81      	ldrh	r1, [r0, #20]
 8006a84:	b288      	uxth	r0, r1
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8006a86:	4770      	bx	lr

08006a88 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8006a88:	8a00      	ldrh	r0, [r0, #16]
 8006a8a:	b280      	uxth	r0, r0
}
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop

08006a90 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8006a90:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006a94:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8006a96:	d005      	beq.n	8006aa4 <SPI_BiDirectionalLineConfig+0x14>
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8006a98:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8006a9c:	040b      	lsls	r3, r1, #16
 8006a9e:	0c1a      	lsrs	r2, r3, #16
 8006aa0:	8002      	strh	r2, [r0, #0]
 8006aa2:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006aa4:	b299      	uxth	r1, r3
 8006aa6:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 8006aaa:	8003      	strh	r3, [r0, #0]
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop

08006ab0 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8006ab0:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8006ab2:	4219      	tst	r1, r3
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8006ab4:	bf0c      	ite	eq
 8006ab6:	2000      	moveq	r0, #0
 8006ab8:	2001      	movne	r0, #1
}
 8006aba:	4770      	bx	lr

08006abc <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8006abc:	43ca      	mvns	r2, r1
 8006abe:	b291      	uxth	r1, r2
 8006ac0:	8101      	strh	r1, [r0, #8]
}
 8006ac2:	4770      	bx	lr

08006ac4 <SPI_I2S_GetITStatus>:
  uint16_t itpos = 0, itmask = 0, enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f001 030f 	and.w	r3, r1, #15
 8006aca:	fa02 f303 	lsl.w	r3, r2, r3
  * @arg SPI_IT_CRCERR: CRC Error interrupt.
  * @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval : The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8006ace:	b410      	push	{r4}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8006ad0:	8884      	ldrh	r4, [r0, #4]
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8006ad2:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8006ad6:	b2a4      	uxth	r4, r4
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8006ad8:	fa1f f08c 	uxth.w	r0, ip
 8006adc:	4018      	ands	r0, r3
 8006ade:	d006      	beq.n	8006aee <SPI_I2S_GetITStatus+0x2a>
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
 8006ae0:	0909      	lsrs	r1, r1, #4
 8006ae2:	fa02 f201 	lsl.w	r2, r2, r1
  * @arg SPI_IT_MODF: Mode Fault interrupt.
  * @arg SPI_IT_CRCERR: CRC Error interrupt.
  * @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval : The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
 8006ae6:	4214      	tst	r4, r2
  enablestatus = (SPIx->CR2 & itmask) ;
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8006ae8:	bf0c      	ite	eq
 8006aea:	2000      	moveq	r0, #0
 8006aec:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8006aee:	bc10      	pop	{r4}
 8006af0:	4770      	bx	lr
 8006af2:	bf00      	nop

08006af4 <SPI_I2S_ClearITPendingBit>:
  uint16_t itpos = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
  /* Get the SPI IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 8006af4:	f001 0c0f 	and.w	ip, r1, #15
 8006af8:	2101      	movs	r1, #1
 8006afa:	fa01 f30c 	lsl.w	r3, r1, ip
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8006afe:	43da      	mvns	r2, r3
 8006b00:	b291      	uxth	r1, r2
 8006b02:	8101      	strh	r1, [r0, #8]
}
 8006b04:	4770      	bx	lr
 8006b06:	bf00      	nop

08006b08 <TIM_DeInit>:
  *   reset values.
  * @param TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval : None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8006b08:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 8006b0a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006b0e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006b12:	4298      	cmp	r0, r3
 8006b14:	d073      	beq.n	8006bfe <TIM_DeInit+0xf6>
 8006b16:	d80f      	bhi.n	8006b38 <TIM_DeInit+0x30>
 8006b18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006b1c:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8006b20:	4288      	cmp	r0, r1
 8006b22:	d062      	beq.n	8006bea <TIM_DeInit+0xe2>
 8006b24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b28:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8006b2c:	4290      	cmp	r0, r2
 8006b2e:	d052      	beq.n	8006bd6 <TIM_DeInit+0xce>
 8006b30:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006b34:	d045      	beq.n	8006bc2 <TIM_DeInit+0xba>
 8006b36:	bd08      	pop	{r3, pc}
 8006b38:	f44f 5ca0 	mov.w	ip, #5120	; 0x1400
 8006b3c:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8006b40:	4560      	cmp	r0, ip
 8006b42:	d028      	beq.n	8006b96 <TIM_DeInit+0x8e>
 8006b44:	d917      	bls.n	8006b76 <TIM_DeInit+0x6e>
 8006b46:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 8006b4a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006b4e:	4288      	cmp	r0, r1
 8006b50:	d02b      	beq.n	8006baa <TIM_DeInit+0xa2>
 8006b52:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8006b56:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006b5a:	4290      	cmp	r0, r2
 8006b5c:	d1eb      	bne.n	8006b36 <TIM_DeInit+0x2e>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8006b5e:	2101      	movs	r1, #1
 8006b60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006b64:	f7ff fbd0 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8006b68:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006b6c:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006b6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8006b72:	f7ff bbc9 	b.w	8006308 <RCC_APB2PeriphResetCmd>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 8006b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b7a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006b7e:	4298      	cmp	r0, r3
 8006b80:	d1d9      	bne.n	8006b36 <TIM_DeInit+0x2e>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8006b82:	2010      	movs	r0, #16
 8006b84:	2101      	movs	r1, #1
 8006b86:	f7ff fbcd 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8006b8a:	2010      	movs	r0, #16
 8006b8c:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006b8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8006b92:	f7ff bbc7 	b.w	8006324 <RCC_APB1PeriphResetCmd>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8006b96:	2020      	movs	r0, #32
 8006b98:	2101      	movs	r1, #1
 8006b9a:	f7ff fbc3 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8006b9e:	2020      	movs	r0, #32
 8006ba0:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006ba2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8006ba6:	f7ff bbbd 	b.w	8006324 <RCC_APB1PeriphResetCmd>
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8006baa:	2101      	movs	r1, #1
 8006bac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006bb0:	f7ff fbaa 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8006bb4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006bb8:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006bba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8006bbe:	f7ff bba3 	b.w	8006308 <RCC_APB2PeriphResetCmd>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8006bc2:	2001      	movs	r0, #1
 8006bc4:	4601      	mov	r1, r0
 8006bc6:	f7ff fbad 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8006bca:	2001      	movs	r0, #1
 8006bcc:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006bce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8006bd2:	f7ff bba7 	b.w	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8006bd6:	2004      	movs	r0, #4
 8006bd8:	2101      	movs	r1, #1
 8006bda:	f7ff fba3 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8006bde:	2004      	movs	r0, #4
 8006be0:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006be2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8006be6:	f7ff bb9d 	b.w	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8006bea:	2002      	movs	r0, #2
 8006bec:	2101      	movs	r1, #1
 8006bee:	f7ff fb99 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8006bf2:	2002      	movs	r0, #2
 8006bf4:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006bf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8006bfa:	f7ff bb93 	b.w	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8006bfe:	2008      	movs	r0, #8
 8006c00:	2101      	movs	r1, #1
 8006c02:	f7ff fb8f 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8006c06:	2008      	movs	r0, #8
 8006c08:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8006c0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8006c0e:	f7ff bb89 	b.w	8006324 <RCC_APB1PeriphResetCmd>
 8006c12:	bf00      	nop

08006c14 <TIM_TimeBaseInit>:
  *   structure that contains the configuration information for
  *   the specified TIM peripheral.
  * @retval : None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8006c14:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8006c16:	8804      	ldrh	r4, [r0, #0]
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006c18:	88cb      	ldrh	r3, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8006c1a:	f004 028f 	and.w	r2, r4, #143	; 0x8f
 8006c1e:	8002      	strh	r2, [r0, #0]
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006c20:	8805      	ldrh	r5, [r0, #0]
 8006c22:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8006c26:	b2ac      	uxth	r4, r5
 8006c28:	ea44 0203 	orr.w	r2, r4, r3
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8006c2c:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8006c30:	888c      	ldrh	r4, [r1, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006c32:	ea42 050c 	orr.w	r5, r2, ip
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8006c36:	f2c4 0301 	movt	r3, #16385	; 0x4001
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8006c3a:	880a      	ldrh	r2, [r1, #0]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006c3c:	b2ad      	uxth	r5, r5
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8006c3e:	4298      	cmp	r0, r3
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006c40:	8005      	strh	r5, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8006c42:	8584      	strh	r4, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8006c44:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8006c46:	d009      	beq.n	8006c5c <TIM_TimeBaseInit+0x48>
 8006c48:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8006c4c:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8006c50:	4560      	cmp	r0, ip
 8006c52:	d003      	beq.n	8006c5c <TIM_TimeBaseInit+0x48>
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8006c54:	2301      	movs	r3, #1
 8006c56:	8283      	strh	r3, [r0, #20]
}
 8006c58:	bc30      	pop	{r4, r5}
 8006c5a:	4770      	bx	lr
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8006c5c:	7a09      	ldrb	r1, [r1, #8]
 8006c5e:	8601      	strh	r1, [r0, #48]	; 0x30
 8006c60:	e7f8      	b.n	8006c54 <TIM_TimeBaseInit+0x40>
 8006c62:	bf00      	nop

08006c64 <TIM_OC1Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006c64:	8c02      	ldrh	r2, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006c66:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006c68:	f022 0601 	bic.w	r6, r2, #1
 8006c6c:	0435      	lsls	r5, r6, #16
 8006c6e:	0c2c      	lsrs	r4, r5, #16
 8006c70:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c72:	8c07      	ldrh	r7, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006c74:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c78:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006c7a:	890d      	ldrh	r5, [r1, #8]
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c7c:	8b03      	ldrh	r3, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006c7e:	f027 0602 	bic.w	r6, r7, #2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006c82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006c86:	0433      	lsls	r3, r6, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006c88:	ea4c 0605 	orr.w	r6, ip, r5
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006c8c:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006c90:	880f      	ldrh	r7, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006c92:	0412      	lsls	r2, r2, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8006c94:	f8b1 c006 	ldrh.w	ip, [r1, #6]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006c98:	f2c4 0501 	movt	r5, #16385	; 0x4001
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006c9c:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006c9e:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006ca0:	b2b6      	uxth	r6, r6
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006ca2:	42a8      	cmp	r0, r5
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8006ca4:	f8a0 c034 	strh.w	ip, [r0, #52]	; 0x34
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ca8:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006caa:	ea42 0207 	orr.w	r2, r2, r7
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8006cae:	ea46 0303 	orr.w	r3, r6, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006cb2:	d00a      	beq.n	8006cca <TIM_OC1Init+0x66>
 8006cb4:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8006cb8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006cbc:	42a8      	cmp	r0, r5
 8006cbe:	d004      	beq.n	8006cca <TIM_OC1Init+0x66>
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cc0:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cc2:	8302      	strh	r2, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc4:	8403      	strh	r3, [r0, #32]
}
 8006cc6:	bcf0      	pop	{r4, r5, r6, r7}
 8006cc8:	4770      	bx	lr
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8006cca:	894e      	ldrh	r6, [r1, #10]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8006ccc:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8006cd0:	898f      	ldrh	r7, [r1, #12]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8006cd2:	f64f 75f7 	movw	r5, #65527	; 0xfff7
 8006cd6:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8006cd8:	4335      	orrs	r5, r6
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8006cda:	f64f 73fb 	movw	r3, #65531	; 0xfffb
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8006cde:	888e      	ldrh	r6, [r1, #4]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8006ce0:	ea4c 0707 	orr.w	r7, ip, r7
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8006ce4:	f647 41ff 	movw	r1, #31999	; 0x7cff
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8006ce8:	402b      	ands	r3, r5
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8006cea:	4021      	ands	r1, r4
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8006cec:	fa1f fc87 	uxth.w	ip, r7
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8006cf0:	4333      	orrs	r3, r6
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8006cf2:	ea4c 0401 	orr.w	r4, ip, r1
 8006cf6:	e7e3      	b.n	8006cc0 <TIM_OC1Init+0x5c>

08006cf8 <TIM_OC2Init>:
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006cf8:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006cfa:	8c06      	ldrh	r6, [r0, #32]
 8006cfc:	f026 0210 	bic.w	r2, r6, #16
 8006d00:	0413      	lsls	r3, r2, #16
 8006d02:	0c1c      	lsrs	r4, r3, #16
 8006d04:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8006d06:	8c05      	ldrh	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d08:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d0a:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006d0e:	f025 0720 	bic.w	r7, r5, #32
 8006d12:	043a      	lsls	r2, r7, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8006d14:	890d      	ldrh	r5, [r1, #8]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006d16:	f42c 46e0 	bic.w	r6, ip, #28672	; 0x7000
 8006d1a:	0433      	lsls	r3, r6, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8006d1c:	0c16      	lsrs	r6, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8006d1e:	ea46 1205 	orr.w	r2, r6, r5, lsl #4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006d22:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8006d26:	884f      	ldrh	r7, [r1, #2]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006d28:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006d2c:	0c1b      	lsrs	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8006d2e:	88ce      	ldrh	r6, [r1, #6]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006d30:	f2c4 0501 	movt	r5, #16385	; 0x4001
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006d34:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8006d38:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006d3c:	42a8      	cmp	r0, r5
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8006d3e:	8706      	strh	r6, [r0, #56]	; 0x38
  TIMx->CCER &= CCER_CC2E_Reset;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d40:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006d42:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8006d44:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006d46:	d00a      	beq.n	8006d5e <TIM_OC2Init+0x66>
 8006d48:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8006d4c:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006d50:	42a8      	cmp	r0, r5
 8006d52:	d004      	beq.n	8006d5e <TIM_OC2Init+0x66>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d54:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d56:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d58:	8402      	strh	r2, [r0, #32]
}
 8006d5a:	bcf0      	pop	{r4, r5, r6, r7}
 8006d5c:	4770      	bx	lr
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8006d5e:	894f      	ldrh	r7, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8006d60:	f64f 7c7f 	movw	ip, #65407	; 0xff7f
 8006d64:	ea02 060c 	and.w	r6, r2, ip
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8006d68:	f247 35ff 	movw	r5, #29695	; 0x73ff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8006d6c:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8006d70:	4025      	ands	r5, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8006d72:	ea46 1607 	orr.w	r6, r6, r7, lsl #4
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8006d76:	89cc      	ldrh	r4, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006d78:	888f      	ldrh	r7, [r1, #4]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8006d7a:	f64f 72bf 	movw	r2, #65471	; 0xffbf
 8006d7e:	4032      	ands	r2, r6
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8006d80:	ea45 058c 	orr.w	r5, r5, ip, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8006d84:	ea45 0184 	orr.w	r1, r5, r4, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006d88:	ea42 1c07 	orr.w	ip, r2, r7, lsl #4
 8006d8c:	fa1f f28c 	uxth.w	r2, ip
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8006d90:	b28c      	uxth	r4, r1
 8006d92:	e7df      	b.n	8006d54 <TIM_OC2Init+0x5c>

08006d94 <TIM_OC3Init>:
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006d94:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006d96:	8c07      	ldrh	r7, [r0, #32]
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006d98:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006d9c:	f427 7680 	bic.w	r6, r7, #256	; 0x100
 8006da0:	0433      	lsls	r3, r6, #16
 8006da2:	0c1c      	lsrs	r4, r3, #16
 8006da4:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006da6:	8c05      	ldrh	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006da8:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006daa:	f425 7200 	bic.w	r2, r5, #512	; 0x200
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dae:	8b87      	ldrh	r7, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006db0:	0416      	lsls	r6, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8006db2:	890d      	ldrh	r5, [r1, #8]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006db4:	f027 0370 	bic.w	r3, r7, #112	; 0x70
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006db8:	0c37      	lsrs	r7, r6, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8006dba:	ea47 2205 	orr.w	r2, r7, r5, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006dbe:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006dc2:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006dc4:	041b      	lsls	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8006dc6:	88cf      	ldrh	r7, [r1, #6]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006dc8:	f2c4 0501 	movt	r5, #16385	; 0x4001
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006dcc:	0c1b      	lsrs	r3, r3, #16
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006dce:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006dd2:	42a8      	cmp	r0, r5
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8006dd4:	8787      	strh	r7, [r0, #60]	; 0x3c
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd6:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006dd8:	ea43 0306 	orr.w	r3, r3, r6
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006ddc:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006dde:	d00a      	beq.n	8006df6 <TIM_OC3Init+0x62>
 8006de0:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8006de4:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006de8:	42a8      	cmp	r0, r5
 8006dea:	d004      	beq.n	8006df6 <TIM_OC3Init+0x62>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dec:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dee:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df0:	8402      	strh	r2, [r0, #32]
}
 8006df2:	bcf0      	pop	{r4, r5, r6, r7}
 8006df4:	4770      	bx	lr
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8006df6:	894f      	ldrh	r7, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8006df8:	f24f 7cff 	movw	ip, #63487	; 0xf7ff
 8006dfc:	ea02 060c 	and.w	r6, r2, ip
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8006e00:	f644 75ff 	movw	r5, #20479	; 0x4fff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8006e04:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8006e08:	4025      	ands	r5, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8006e0a:	ea46 2607 	orr.w	r6, r6, r7, lsl #8
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006e0e:	89cc      	ldrh	r4, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8006e10:	888f      	ldrh	r7, [r1, #4]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8006e12:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8006e16:	4032      	ands	r2, r6
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8006e18:	ea45 150c 	orr.w	r5, r5, ip, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006e1c:	ea45 1104 	orr.w	r1, r5, r4, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8006e20:	ea42 2c07 	orr.w	ip, r2, r7, lsl #8
 8006e24:	fa1f f28c 	uxth.w	r2, ip
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8006e28:	b28c      	uxth	r4, r1
 8006e2a:	e7df      	b.n	8006dec <TIM_OC3Init+0x58>

08006e2c <TIM_OC4Init>:
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006e2c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8006e2e:	8c06      	ldrh	r6, [r0, #32]
 8006e30:	f426 5280 	bic.w	r2, r6, #4096	; 0x1000
 8006e34:	0413      	lsls	r3, r2, #16
 8006e36:	0c1c      	lsrs	r4, r3, #16
 8006e38:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3a:	8c05      	ldrh	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e3c:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e3e:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8006e42:	f425 5700 	bic.w	r7, r5, #8192	; 0x2000
 8006e46:	043a      	lsls	r2, r7, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8006e48:	890d      	ldrh	r5, [r1, #8]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006e4a:	f42c 46e0 	bic.w	r6, ip, #28672	; 0x7000
 8006e4e:	0433      	lsls	r3, r6, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8006e50:	0c16      	lsrs	r6, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8006e52:	ea46 3205 	orr.w	r2, r6, r5, lsl #12
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006e56:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006e5a:	884f      	ldrh	r7, [r1, #2]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006e5c:	f44f 5530 	mov.w	r5, #11264	; 0x2c00
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006e60:	0c1b      	lsrs	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8006e62:	88ce      	ldrh	r6, [r1, #6]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006e64:	f2c4 0501 	movt	r5, #16385	; 0x4001
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006e68:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006e6c:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006e70:	42a8      	cmp	r0, r5
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8006e72:	f8a0 6040 	strh.w	r6, [r0, #64]	; 0x40
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e76:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006e78:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006e7a:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006e7c:	d00a      	beq.n	8006e94 <TIM_OC4Init+0x68>
 8006e7e:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8006e82:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006e86:	42a8      	cmp	r0, r5
 8006e88:	d004      	beq.n	8006e94 <TIM_OC4Init+0x68>
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8a:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8006e8c:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e8e:	8402      	strh	r2, [r0, #32]
}
 8006e90:	bcf0      	pop	{r4, r5, r6, r7}
 8006e92:	4770      	bx	lr
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8006e94:	04a4      	lsls	r4, r4, #18
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006e96:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8006e9a:	0ca4      	lsrs	r4, r4, #18
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006e9c:	ea44 118c 	orr.w	r1, r4, ip, lsl #6
 8006ea0:	b28c      	uxth	r4, r1
 8006ea2:	e7f2      	b.n	8006e8a <TIM_OC4Init+0x5e>

08006ea4 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8006ea4:	880b      	ldrh	r3, [r1, #0]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8006ea6:	b4f0      	push	{r4, r5, r6, r7}
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006ea8:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006eaa:	884e      	ldrh	r6, [r1, #2]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d034      	beq.n	8006f1a <TIM_ICInit+0x76>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8006eb0:	2b04      	cmp	r3, #4
 8006eb2:	d05f      	beq.n	8006f74 <TIM_ICInit+0xd0>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8006eb4:	2b08      	cmp	r3, #8
 8006eb6:	f000 808e 	beq.w	8006fd6 <TIM_ICInit+0x132>
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8006eba:	f424 5780 	bic.w	r7, r4, #4096	; 0x1000
 8006ebe:	043d      	lsls	r5, r7, #16
 8006ec0:	0c2c      	lsrs	r4, r5, #16
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006ec2:	888f      	ldrh	r7, [r1, #4]
 8006ec4:	890d      	ldrh	r5, [r1, #8]
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8006ec6:	8404      	strh	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ec8:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 8006eca:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006ece:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8006ed2:	f42c 5300 	bic.w	r3, ip, #8192	; 0x2000
  TIMx->CCER &= CCER_CC4E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006ed6:	0512      	lsls	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8006ed8:	041b      	lsls	r3, r3, #16
  TIMx->CCER &= CCER_CC4E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006eda:	0d12      	lsrs	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8006edc:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 8006ede:	ea42 2c07 	orr.w	ip, r2, r7, lsl #8
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8006ee2:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 8006ee6:	ea4c 3205 	orr.w	r2, ip, r5, lsl #12
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8006eea:	fa1f fc83 	uxth.w	ip, r3
 8006eee:	f44c 5380 	orr.w	r3, ip, #4096	; 0x1000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 8006ef2:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ef4:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 8006ef6:	8403      	strh	r3, [r0, #32]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8006ef8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006efc:	88c9      	ldrh	r1, [r1, #6]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8006efe:	f42c 6240 	bic.w	r2, ip, #3072	; 0xc00
 8006f02:	0413      	lsls	r3, r2, #16
 8006f04:	0c1a      	lsrs	r2, r3, #16
 8006f06:	8382      	strh	r2, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8006f08:	8b83      	ldrh	r3, [r0, #28]
 8006f0a:	fa1f fc83 	uxth.w	ip, r3
 8006f0e:	ea4c 2201 	orr.w	r2, ip, r1, lsl #8
 8006f12:	b291      	uxth	r1, r2
 8006f14:	8381      	strh	r1, [r0, #28]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006f16:	bcf0      	pop	{r4, r5, r6, r7}
 8006f18:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006f1a:	f024 0701 	bic.w	r7, r4, #1
 8006f1e:	043d      	lsls	r5, r7, #16
 8006f20:	0c2a      	lsrs	r2, r5, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006f22:	890f      	ldrh	r7, [r1, #8]
 8006f24:	888d      	ldrh	r5, [r1, #4]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006f26:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f28:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006f2a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006f2e:	f024 03f3 	bic.w	r3, r4, #243	; 0xf3
 8006f32:	041a      	lsls	r2, r3, #16
 8006f34:	0c14      	lsrs	r4, r2, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006f36:	f02c 0302 	bic.w	r3, ip, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006f3a:	ea44 1207 	orr.w	r2, r4, r7, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006f3e:	041c      	lsls	r4, r3, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006f40:	fa1f fc82 	uxth.w	ip, r2
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006f44:	0c23      	lsrs	r3, r4, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006f46:	f046 0401 	orr.w	r4, r6, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006f4a:	ea4c 0205 	orr.w	r2, ip, r5
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006f4e:	4323      	orrs	r3, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f50:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006f52:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006f54:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006f58:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006f5a:	f02c 030c 	bic.w	r3, ip, #12
 8006f5e:	0419      	lsls	r1, r3, #16
 8006f60:	0c0b      	lsrs	r3, r1, #16
 8006f62:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006f64:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 8006f68:	fa1f f18c 	uxth.w	r1, ip
 8006f6c:	ea41 0302 	orr.w	r3, r1, r2
 8006f70:	8303      	strh	r3, [r0, #24]
 8006f72:	e7d0      	b.n	8006f16 <TIM_ICInit+0x72>
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006f74:	f024 0510 	bic.w	r5, r4, #16
 8006f78:	042c      	lsls	r4, r5, #16
 8006f7a:	0c24      	lsrs	r4, r4, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006f7c:	888d      	ldrh	r5, [r1, #4]
 8006f7e:	890f      	ldrh	r7, [r1, #8]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006f80:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f82:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8006f84:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006f88:	f422 7340 	bic.w	r3, r2, #768	; 0x300
 8006f8c:	051a      	lsls	r2, r3, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006f8e:	f02c 0320 	bic.w	r3, ip, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006f92:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006f94:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006f96:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006f9a:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006f9c:	fa1f fc82 	uxth.w	ip, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006fa0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006fa4:	ea4c 2205 	orr.w	r2, ip, r5, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006fa8:	fa1f fc83 	uxth.w	ip, r3
 8006fac:	f04c 0310 	orr.w	r3, ip, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006fb0:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fb2:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006fb4:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006fb6:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006fba:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006fbc:	f42c 6340 	bic.w	r3, ip, #3072	; 0xc00
 8006fc0:	0419      	lsls	r1, r3, #16
 8006fc2:	0c0b      	lsrs	r3, r1, #16
 8006fc4:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006fc6:	8b01      	ldrh	r1, [r0, #24]
 8006fc8:	b28b      	uxth	r3, r1
 8006fca:	ea43 2c02 	orr.w	ip, r3, r2, lsl #8
 8006fce:	fa1f f18c 	uxth.w	r1, ip
 8006fd2:	8301      	strh	r1, [r0, #24]
 8006fd4:	e79f      	b.n	8006f16 <TIM_ICInit+0x72>
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006fd6:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8006fda:	0427      	lsls	r7, r4, #16
 8006fdc:	0c3c      	lsrs	r4, r7, #16
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8006fde:	888d      	ldrh	r5, [r1, #4]
 8006fe0:	890f      	ldrh	r7, [r1, #8]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006fe2:	8404      	strh	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006fe4:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 8006fe6:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006fea:	f023 02f3 	bic.w	r2, r3, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006fee:	f42c 7300 	bic.w	r3, ip, #512	; 0x200
  TIMx->CCER &= CCER_CC3E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006ff2:	0412      	lsls	r2, r2, #16
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006ff4:	041b      	lsls	r3, r3, #16
  TIMx->CCER &= CCER_CC3E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006ff6:	0c12      	lsrs	r2, r2, #16
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006ff8:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006ffa:	ea42 1c07 	orr.w	ip, r2, r7, lsl #4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8006ffe:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8007002:	fa1f f28c 	uxth.w	r2, ip
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8007006:	fa1f fc83 	uxth.w	ip, r3
 800700a:	f44c 7380 	orr.w	r3, ip, #256	; 0x100
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800700e:	432a      	orrs	r2, r5
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007010:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8007012:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8007014:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007018:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 800701a:	f02c 010c 	bic.w	r1, ip, #12
 800701e:	040b      	lsls	r3, r1, #16
 8007020:	0c19      	lsrs	r1, r3, #16
 8007022:	8381      	strh	r1, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8007024:	8b83      	ldrh	r3, [r0, #28]
 8007026:	fa1f fc83 	uxth.w	ip, r3
 800702a:	ea4c 0102 	orr.w	r1, ip, r2
 800702e:	8381      	strh	r1, [r0, #28]
 8007030:	e771      	b.n	8006f16 <TIM_ICInit+0x72>
 8007032:	bf00      	nop

08007034 <TIM_PWMIConfig>:
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007034:	b4f0      	push	{r4, r5, r6, r7}
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8007036:	884a      	ldrh	r2, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8007038:	888b      	ldrh	r3, [r1, #4]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800703a:	880c      	ldrh	r4, [r1, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800703c:	2a00      	cmp	r2, #0
 800703e:	bf0c      	ite	eq
 8007040:	2502      	moveq	r5, #2
 8007042:	2500      	movne	r5, #0
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8007044:	2b01      	cmp	r3, #1
 8007046:	bf14      	ite	ne
 8007048:	2601      	movne	r6, #1
 800704a:	2602      	moveq	r6, #2
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800704c:	2c00      	cmp	r4, #0
 800704e:	d05a      	beq.n	8007106 <TIM_PWMIConfig+0xd2>
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8007050:	f8b0 c020 	ldrh.w	ip, [r0, #32]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8007054:	890f      	ldrh	r7, [r1, #8]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8007056:	f02c 0410 	bic.w	r4, ip, #16
 800705a:	0424      	lsls	r4, r4, #16
 800705c:	0c24      	lsrs	r4, r4, #16
 800705e:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007060:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  tmpccer = TIMx->CCER;
 8007064:	8c04      	ldrh	r4, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8007066:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
 800706a:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800706e:	f024 0420 	bic.w	r4, r4, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8007072:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8007076:	0424      	lsls	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8007078:	ea4c 3c07 	orr.w	ip, ip, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800707c:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800707e:	fa1f fc8c 	uxth.w	ip, ip
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007082:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8007086:	ea4c 2303 	orr.w	r3, ip, r3, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800708a:	b2a2      	uxth	r2, r4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800708c:	fa1f fc83 	uxth.w	ip, r3
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007090:	f042 0410 	orr.w	r4, r2, #16
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007094:	f8a0 c018 	strh.w	ip, [r0, #24]
  TIMx->CCER = tmpccer;
 8007098:	8404      	strh	r4, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800709a:	8b02      	ldrh	r2, [r0, #24]
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800709c:	88cc      	ldrh	r4, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800709e:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
 80070a2:	040b      	lsls	r3, r1, #16
 80070a4:	0c1a      	lsrs	r2, r3, #16
 80070a6:	8302      	strh	r2, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80070a8:	8b01      	ldrh	r1, [r0, #24]
 80070aa:	b28b      	uxth	r3, r1
 80070ac:	ea43 2204 	orr.w	r2, r3, r4, lsl #8
 80070b0:	b291      	uxth	r1, r2
 80070b2:	8301      	strh	r1, [r0, #24]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80070b4:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 80070b8:	f02c 0301 	bic.w	r3, ip, #1
 80070bc:	041a      	lsls	r2, r3, #16
 80070be:	0c11      	lsrs	r1, r2, #16
 80070c0:	8401      	strh	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070c2:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80070c4:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80070c8:	f023 02f3 	bic.w	r2, r3, #243	; 0xf3
 80070cc:	0411      	lsls	r1, r2, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80070ce:	f02c 0302 	bic.w	r3, ip, #2
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80070d2:	0c0a      	lsrs	r2, r1, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80070d4:	0419      	lsls	r1, r3, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80070d6:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80070da:	0c0b      	lsrs	r3, r1, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80070dc:	f043 0101 	orr.w	r1, r3, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80070e0:	fa1f fc82 	uxth.w	ip, r2
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80070e4:	430d      	orrs	r5, r1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80070e6:	ea4c 0606 	orr.w	r6, ip, r6
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ea:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 80070ec:	8405      	strh	r5, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80070ee:	8b02      	ldrh	r2, [r0, #24]
 80070f0:	f022 030c 	bic.w	r3, r2, #12
 80070f4:	0419      	lsls	r1, r3, #16
 80070f6:	0c0a      	lsrs	r2, r1, #16
 80070f8:	8302      	strh	r2, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80070fa:	8b03      	ldrh	r3, [r0, #24]
 80070fc:	b299      	uxth	r1, r3
 80070fe:	430c      	orrs	r4, r1
 8007100:	8304      	strh	r4, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8007102:	bcf0      	pop	{r4, r5, r6, r7}
 8007104:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8007106:	f8b0 c020 	ldrh.w	ip, [r0, #32]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800710a:	890f      	ldrh	r7, [r1, #8]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800710c:	f02c 0401 	bic.w	r4, ip, #1
 8007110:	0424      	lsls	r4, r4, #16
 8007112:	0c24      	lsrs	r4, r4, #16
 8007114:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007116:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  tmpccer = TIMx->CCER;
 800711a:	8c04      	ldrh	r4, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800711c:	f02c 0cf3 	bic.w	ip, ip, #243	; 0xf3
 8007120:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 8007124:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8007128:	f024 0402 	bic.w	r4, r4, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800712c:	ea4c 1c07 	orr.w	ip, ip, r7, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8007130:	0424      	lsls	r4, r4, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007132:	f042 0201 	orr.w	r2, r2, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8007136:	fa1f fc8c 	uxth.w	ip, ip
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800713a:	0c24      	lsrs	r4, r4, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800713c:	ea4c 0c03 	orr.w	ip, ip, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007140:	4314      	orrs	r4, r2
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007142:	f8a0 c018 	strh.w	ip, [r0, #24]
  TIMx->CCER = tmpccer;
 8007146:	8404      	strh	r4, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8007148:	8b02      	ldrh	r2, [r0, #24]
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800714a:	f8b1 c006 	ldrh.w	ip, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800714e:	f022 030c 	bic.w	r3, r2, #12
 8007152:	0419      	lsls	r1, r3, #16
 8007154:	0c0a      	lsrs	r2, r1, #16
 8007156:	8302      	strh	r2, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8007158:	8b03      	ldrh	r3, [r0, #24]
 800715a:	b299      	uxth	r1, r3
 800715c:	ea41 020c 	orr.w	r2, r1, ip
 8007160:	8302      	strh	r2, [r0, #24]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8007162:	8c03      	ldrh	r3, [r0, #32]
 8007164:	f023 0110 	bic.w	r1, r3, #16
 8007168:	040a      	lsls	r2, r1, #16
 800716a:	0c13      	lsrs	r3, r2, #16
 800716c:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800716e:	8b01      	ldrh	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8007170:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8007172:	f421 7240 	bic.w	r2, r1, #768	; 0x300
 8007176:	0511      	lsls	r1, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8007178:	f023 0320 	bic.w	r3, r3, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800717c:	0d0a      	lsrs	r2, r1, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800717e:	0419      	lsls	r1, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8007180:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8007184:	0c0b      	lsrs	r3, r1, #16
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007186:	f043 0310 	orr.w	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800718a:	b291      	uxth	r1, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800718c:	ea41 2606 	orr.w	r6, r1, r6, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007190:	ea43 1505 	orr.w	r5, r3, r5, lsl #4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007194:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 8007196:	8405      	strh	r5, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8007198:	8b02      	ldrh	r2, [r0, #24]
 800719a:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
 800719e:	040b      	lsls	r3, r1, #16
 80071a0:	0c1a      	lsrs	r2, r3, #16
 80071a2:	8302      	strh	r2, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80071a4:	8b01      	ldrh	r1, [r0, #24]
 80071a6:	b28b      	uxth	r3, r1
 80071a8:	ea43 220c 	orr.w	r2, r3, ip, lsl #8
 80071ac:	b291      	uxth	r1, r2
 80071ae:	8301      	strh	r1, [r0, #24]
 80071b0:	e7a7      	b.n	8007102 <TIM_PWMIConfig+0xce>
 80071b2:	bf00      	nop

080071b4 <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80071b4:	880b      	ldrh	r3, [r1, #0]
  *   structure that contains the BDTR Register configuration
  *   information for the TIM peripheral.
  * @retval : None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 80071b6:	b430      	push	{r4, r5}
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80071b8:	884d      	ldrh	r5, [r1, #2]
 80071ba:	888c      	ldrh	r4, [r1, #4]
 80071bc:	88ca      	ldrh	r2, [r1, #6]
 80071be:	ea45 0c03 	orr.w	ip, r5, r3
 80071c2:	ea4c 0304 	orr.w	r3, ip, r4
 80071c6:	890d      	ldrh	r5, [r1, #8]
 80071c8:	894c      	ldrh	r4, [r1, #10]
 80071ca:	ea43 0c02 	orr.w	ip, r3, r2
 80071ce:	ea4c 0305 	orr.w	r3, ip, r5
 80071d2:	898a      	ldrh	r2, [r1, #12]
 80071d4:	ea43 0c04 	orr.w	ip, r3, r4
 80071d8:	ea4c 0102 	orr.w	r1, ip, r2
 80071dc:	b28b      	uxth	r3, r1
 80071de:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 80071e2:	bc30      	pop	{r4, r5}
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop

080071e8 <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80071e8:	2300      	movs	r3, #0
  * @retval : None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 80071ea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80071ee:	8081      	strh	r1, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80071f0:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80071f2:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80071f4:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80071f6:	7203      	strb	r3, [r0, #8]
}
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop

080071fc <TIM_OCStructInit>:
  * @retval : None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80071fc:	2300      	movs	r3, #0
 80071fe:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8007200:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8007202:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8007204:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8007206:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8007208:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 800720a:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800720c:	81c3      	strh	r3, [r0, #14]
}
 800720e:	4770      	bx	lr

08007210 <TIM_ICStructInit>:
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8007210:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8007212:	2201      	movs	r2, #1
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8007214:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8007216:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8007218:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800721a:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800721c:	8103      	strh	r3, [r0, #8]
}
 800721e:	4770      	bx	lr

08007220 <TIM_BDTRStructInit>:
  * @retval : None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8007220:	2300      	movs	r3, #0
 8007222:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8007224:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8007226:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8007228:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 800722a:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 800722c:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800722e:	8183      	strh	r3, [r0, #12]
}
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop

08007234 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8007234:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007236:	b929      	cbnz	r1, 8007244 <TIM_Cmd+0x10>
    TIMx->CR1 |= CR1_CEN_Set;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8007238:	f023 0101 	bic.w	r1, r3, #1
 800723c:	058b      	lsls	r3, r1, #22
 800723e:	0d9a      	lsrs	r2, r3, #22
 8007240:	8002      	strh	r2, [r0, #0]
 8007242:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8007244:	b299      	uxth	r1, r3
 8007246:	f041 0301 	orr.w	r3, r1, #1
 800724a:	8003      	strh	r3, [r0, #0]
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop

08007250 <TIM_CtrlPWMOutputs>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8007250:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007254:	b921      	cbnz	r1, 8007260 <TIM_CtrlPWMOutputs+0x10>
    TIMx->BDTR |= BDTR_MOE_Set;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8007256:	0459      	lsls	r1, r3, #17
 8007258:	0c4b      	lsrs	r3, r1, #17
 800725a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800725e:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8007260:	ea6f 4243 	mvn.w	r2, r3, lsl #17
 8007264:	ea6f 4152 	mvn.w	r1, r2, lsr #17
 8007268:	b28b      	uxth	r3, r1
 800726a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800726e:	4770      	bx	lr

08007270 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8007270:	8983      	ldrh	r3, [r0, #12]
 8007272:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007274:	b91a      	cbnz	r2, 800727e <TIM_ITConfig+0xe>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8007276:	ea23 0201 	bic.w	r2, r3, r1
 800727a:	8182      	strh	r2, [r0, #12]
 800727c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800727e:	4319      	orrs	r1, r3
 8007280:	8181      	strh	r1, [r0, #12]
 8007282:	4770      	bx	lr

08007284 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8007284:	8281      	strh	r1, [r0, #20]
}
 8007286:	4770      	bx	lr

08007288 <TIM_DMAConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8007288:	4311      	orrs	r1, r2
 800728a:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
}
 800728e:	4770      	bx	lr

08007290 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8007290:	8983      	ldrh	r3, [r0, #12]
 8007292:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007294:	b91a      	cbnz	r2, 800729e <TIM_DMACmd+0xe>
    TIMx->DIER |= TIM_DMASource; 
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8007296:	ea23 0201 	bic.w	r2, r3, r1
 800729a:	8182      	strh	r2, [r0, #12]
 800729c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800729e:	4319      	orrs	r1, r3
 80072a0:	8181      	strh	r1, [r0, #12]
 80072a2:	4770      	bx	lr

080072a4 <TIM_InternalClockConfig>:
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 80072a4:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80072a8:	f02c 0207 	bic.w	r2, ip, #7
 80072ac:	0411      	lsls	r1, r2, #16
 80072ae:	0c0b      	lsrs	r3, r1, #16
 80072b0:	8103      	strh	r3, [r0, #8]
}
 80072b2:	4770      	bx	lr

080072b4 <TIM_ITRxExternalClockConfig>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072b4:	8902      	ldrh	r2, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80072b6:	f022 0370 	bic.w	r3, r2, #112	; 0x70
 80072ba:	041a      	lsls	r2, r3, #16
 80072bc:	0c13      	lsrs	r3, r2, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80072be:	ea41 0c03 	orr.w	ip, r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072c2:	f8a0 c008 	strh.w	ip, [r0, #8]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80072c6:	8902      	ldrh	r2, [r0, #8]
 80072c8:	b291      	uxth	r1, r2
 80072ca:	f041 0307 	orr.w	r3, r1, #7
 80072ce:	8103      	strh	r3, [r0, #8]
}
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop

080072d4 <TIM_TIxExternalClockConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80072d4:	2960      	cmp	r1, #96	; 0x60
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval : None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80072d6:	b430      	push	{r4, r5}
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80072d8:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80072da:	d02b      	beq.n	8007334 <TIM_TIxExternalClockConfig+0x60>
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80072dc:	f024 0401 	bic.w	r4, r4, #1
 80072e0:	0425      	lsls	r5, r4, #16
 80072e2:	0c2c      	lsrs	r4, r5, #16
 80072e4:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072e6:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80072e8:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80072ec:	f025 04f3 	bic.w	r4, r5, #243	; 0xf3
 80072f0:	0425      	lsls	r5, r4, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80072f2:	f02c 0402 	bic.w	r4, ip, #2
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80072f6:	0c2d      	lsrs	r5, r5, #16
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80072f8:	0424      	lsls	r4, r4, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80072fa:	f045 0501 	orr.w	r5, r5, #1
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80072fe:	0c24      	lsrs	r4, r4, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8007300:	ea45 1c03 	orr.w	ip, r5, r3, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007304:	f044 0401 	orr.w	r4, r4, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8007308:	fa1f f38c 	uxth.w	r3, ip
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800730c:	4322      	orrs	r2, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800730e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007310:	8402      	strh	r2, [r0, #32]
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007312:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8007316:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 800731a:	0413      	lsls	r3, r2, #16
 800731c:	0c1a      	lsrs	r2, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800731e:	ea41 0c02 	orr.w	ip, r1, r2
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007322:	f8a0 c008 	strh.w	ip, [r0, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8007326:	8903      	ldrh	r3, [r0, #8]
 8007328:	b29a      	uxth	r2, r3
 800732a:	f042 0107 	orr.w	r1, r2, #7
 800732e:	8101      	strh	r1, [r0, #8]
}
 8007330:	bc30      	pop	{r4, r5}
 8007332:	4770      	bx	lr
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8007334:	f024 0510 	bic.w	r5, r4, #16
 8007338:	042c      	lsls	r4, r5, #16
 800733a:	0c25      	lsrs	r5, r4, #16
 800733c:	8405      	strh	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800733e:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8007340:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8007344:	f424 7540 	bic.w	r5, r4, #768	; 0x300
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8007348:	f02c 0420 	bic.w	r4, ip, #32
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800734c:	052d      	lsls	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 800734e:	0424      	lsls	r4, r4, #16
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8007350:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8007352:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8007354:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007358:	f044 0410 	orr.w	r4, r4, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800735c:	ea45 3303 	orr.w	r3, r5, r3, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007360:	ea44 1c02 	orr.w	ip, r4, r2, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8007364:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007366:	fa1f f28c 	uxth.w	r2, ip
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800736a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800736c:	8402      	strh	r2, [r0, #32]
 800736e:	e7d0      	b.n	8007312 <TIM_TIxExternalClockConfig+0x3e>

08007370 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 8007370:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8007372:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8007374:	fa5f fc84 	uxtb.w	ip, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8007378:	ea41 010c 	orr.w	r1, r1, ip
 800737c:	430a      	orrs	r2, r1
 800737e:	ea42 2403 	orr.w	r4, r2, r3, lsl #8
 8007382:	b2a4      	uxth	r4, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007384:	8104      	strh	r4, [r0, #8]
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007386:	8901      	ldrh	r1, [r0, #8]
  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8007388:	f021 0377 	bic.w	r3, r1, #119	; 0x77
 800738c:	041a      	lsls	r2, r3, #16
 800738e:	0c11      	lsrs	r1, r2, #16
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8007390:	f041 0377 	orr.w	r3, r1, #119	; 0x77
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007394:	8103      	strh	r3, [r0, #8]
}
 8007396:	bc10      	pop	{r4}
 8007398:	4770      	bx	lr
 800739a:	bf00      	nop

0800739c <TIM_ETRClockMode2Config>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 800739c:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80073a0:	b410      	push	{r4}
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 80073a2:	fa5f f48c 	uxtb.w	r4, ip
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 80073a6:	ea41 0c04 	orr.w	ip, r1, r4
 80073aa:	ea42 010c 	orr.w	r1, r2, ip
 80073ae:	ea41 2403 	orr.w	r4, r1, r3, lsl #8
 80073b2:	b2a4      	uxth	r4, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073b4:	8104      	strh	r4, [r0, #8]
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 80073b6:	8902      	ldrh	r2, [r0, #8]
 80073b8:	b291      	uxth	r1, r2
 80073ba:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 80073be:	8103      	strh	r3, [r0, #8]
}
 80073c0:	bc10      	pop	{r4}
 80073c2:	4770      	bx	lr

080073c4 <TIM_ETRConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 80073c4:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval : None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 80073c8:	b410      	push	{r4}
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 80073ca:	fa5f f48c 	uxtb.w	r4, ip
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 80073ce:	ea41 0c04 	orr.w	ip, r1, r4
 80073d2:	ea42 010c 	orr.w	r1, r2, ip
 80073d6:	ea41 2403 	orr.w	r4, r1, r3, lsl #8
 80073da:	b2a4      	uxth	r4, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073dc:	8104      	strh	r4, [r0, #8]
}
 80073de:	bc10      	pop	{r4}
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop

080073e4 <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80073e4:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80073e6:	8282      	strh	r2, [r0, #20]
}
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop

080073ec <TIM_CounterModeConfig>:
{
  uint16_t tmpcr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 80073ec:	f8b0 c000 	ldrh.w	ip, [r0]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 80073f0:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 80073f4:	0593      	lsls	r3, r2, #22
 80073f6:	0d9a      	lsrs	r2, r3, #22
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80073f8:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80073fc:	8003      	strh	r3, [r0, #0]
}
 80073fe:	4770      	bx	lr

08007400 <TIM_SelectInputTrigger>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007400:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8007404:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8007408:	0413      	lsls	r3, r2, #16
 800740a:	0c1a      	lsrs	r2, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800740c:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007410:	8103      	strh	r3, [r0, #8]
}
 8007412:	4770      	bx	lr

08007414 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007414:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  * @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval : None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8007418:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800741a:	8b06      	ldrh	r6, [r0, #24]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800741c:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800741e:	f426 7440 	bic.w	r4, r6, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8007422:	f025 0622 	bic.w	r6, r5, #34	; 0x22
 8007426:	0435      	lsls	r5, r6, #16
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8007428:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 800742c:	0c2d      	lsrs	r5, r5, #16
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 800742e:	f02c 0607 	bic.w	r6, ip, #7
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8007432:	0424      	lsls	r4, r4, #16
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8007434:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8007436:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8007438:	432a      	orrs	r2, r5
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 800743a:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 800743c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8007440:	ea42 1503 	orr.w	r5, r2, r3, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8007444:	430e      	orrs	r6, r1
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8007446:	f044 0401 	orr.w	r4, r4, #1
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 800744a:	b2ad      	uxth	r5, r5
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800744c:	8106      	strh	r6, [r0, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800744e:	8304      	strh	r4, [r0, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007450:	8405      	strh	r5, [r0, #32]
}
 8007452:	bc70      	pop	{r4, r5, r6}
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop

08007458 <TIM_ForcedOC1Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8007458:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 800745c:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8007460:	0413      	lsls	r3, r2, #16
 8007462:	0c1a      	lsrs	r2, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8007464:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007468:	8303      	strh	r3, [r0, #24]
}
 800746a:	4770      	bx	lr

0800746c <TIM_ForcedOC2Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800746c:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8007470:	f42c 42e0 	bic.w	r2, ip, #28672	; 0x7000
 8007474:	0413      	lsls	r3, r2, #16
 8007476:	0c1a      	lsrs	r2, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8007478:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 800747c:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800747e:	8303      	strh	r3, [r0, #24]
}
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop

08007484 <TIM_ForcedOC3Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8007484:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8007488:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 800748c:	0413      	lsls	r3, r2, #16
 800748e:	0c1a      	lsrs	r2, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8007490:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007494:	8383      	strh	r3, [r0, #28]
}
 8007496:	4770      	bx	lr

08007498 <TIM_ForcedOC4Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8007498:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 800749c:	f42c 42e0 	bic.w	r2, ip, #28672	; 0x7000
 80074a0:	0413      	lsls	r3, r2, #16
 80074a2:	0c1a      	lsrs	r2, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 80074a4:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 80074a8:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80074aa:	8383      	strh	r3, [r0, #28]
}
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop

080074b0 <TIM_ARRPreloadConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 80074b0:	8803      	ldrh	r3, [r0, #0]
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80074b2:	b929      	cbnz	r1, 80074c0 <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= CR1_ARPE_Set;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 80074b4:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80074b8:	058b      	lsls	r3, r1, #22
 80074ba:	0d9a      	lsrs	r2, r3, #22
 80074bc:	8002      	strh	r2, [r0, #0]
 80074be:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 80074c0:	b299      	uxth	r1, r3
 80074c2:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 80074c6:	8003      	strh	r3, [r0, #0]
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop

080074cc <TIM_SelectCOM>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 80074cc:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80074ce:	b929      	cbnz	r1, 80074dc <TIM_SelectCOM+0x10>
    TIMx->CR2 |= CR2_CCUS_Set;
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 80074d0:	f023 0104 	bic.w	r1, r3, #4
 80074d4:	040b      	lsls	r3, r1, #16
 80074d6:	0c1a      	lsrs	r2, r3, #16
 80074d8:	8082      	strh	r2, [r0, #4]
 80074da:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 80074dc:	b299      	uxth	r1, r3
 80074de:	f041 0304 	orr.w	r3, r1, #4
 80074e2:	8083      	strh	r3, [r0, #4]
 80074e4:	4770      	bx	lr
 80074e6:	bf00      	nop

080074e8 <TIM_SelectCCDMA>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 80074e8:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80074ea:	b929      	cbnz	r1, 80074f8 <TIM_SelectCCDMA+0x10>
    TIMx->CR2 |= CR2_CCDS_Set;
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 80074ec:	f023 0108 	bic.w	r1, r3, #8
 80074f0:	040b      	lsls	r3, r1, #16
 80074f2:	0c1a      	lsrs	r2, r3, #16
 80074f4:	8082      	strh	r2, [r0, #4]
 80074f6:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 80074f8:	b299      	uxth	r1, r3
 80074fa:	f041 0308 	orr.w	r3, r1, #8
 80074fe:	8083      	strh	r3, [r0, #4]
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop

08007504 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8007504:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007506:	b929      	cbnz	r1, 8007514 <TIM_CCPreloadControl+0x10>
    TIMx->CR2 |= CR2_CCPC_Set;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8007508:	f023 0101 	bic.w	r1, r3, #1
 800750c:	040b      	lsls	r3, r1, #16
 800750e:	0c1a      	lsrs	r2, r3, #16
 8007510:	8082      	strh	r2, [r0, #4]
 8007512:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8007514:	b299      	uxth	r1, r3
 8007516:	f041 0301 	orr.w	r3, r1, #1
 800751a:	8083      	strh	r3, [r0, #4]
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop

08007520 <TIM_OC1PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8007520:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8007524:	f02c 0208 	bic.w	r2, ip, #8
 8007528:	0413      	lsls	r3, r2, #16
 800752a:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800752c:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007530:	8303      	strh	r3, [r0, #24]
}
 8007532:	4770      	bx	lr

08007534 <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8007534:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8007538:	f42c 6200 	bic.w	r2, ip, #2048	; 0x800
 800753c:	0413      	lsls	r3, r2, #16
 800753e:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8007540:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 8007544:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007546:	8303      	strh	r3, [r0, #24]
}
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop

0800754c <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 800754c:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8007550:	f02c 0208 	bic.w	r2, ip, #8
 8007554:	0413      	lsls	r3, r2, #16
 8007556:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8007558:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800755c:	8383      	strh	r3, [r0, #28]
}
 800755e:	4770      	bx	lr

08007560 <TIM_OC4PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8007560:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8007564:	f42c 6200 	bic.w	r2, ip, #2048	; 0x800
 8007568:	0413      	lsls	r3, r2, #16
 800756a:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800756c:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 8007570:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007572:	8383      	strh	r3, [r0, #28]
}
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop

08007578 <TIM_OC1FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007578:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 800757c:	f02c 0204 	bic.w	r2, ip, #4
 8007580:	0413      	lsls	r3, r2, #16
 8007582:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8007584:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007588:	8303      	strh	r3, [r0, #24]
}
 800758a:	4770      	bx	lr

0800758c <TIM_OC2FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800758c:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8007590:	f42c 6280 	bic.w	r2, ip, #1024	; 0x400
 8007594:	0413      	lsls	r3, r2, #16
 8007596:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8007598:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 800759c:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800759e:	8303      	strh	r3, [r0, #24]
}
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop

080075a4 <TIM_OC3FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80075a4:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 80075a8:	f02c 0204 	bic.w	r2, ip, #4
 80075ac:	0413      	lsls	r3, r2, #16
 80075ae:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80075b0:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80075b4:	8383      	strh	r3, [r0, #28]
}
 80075b6:	4770      	bx	lr

080075b8 <TIM_OC4FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80075b8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 80075bc:	f42c 6280 	bic.w	r2, ip, #1024	; 0x400
 80075c0:	0413      	lsls	r3, r2, #16
 80075c2:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 80075c4:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 80075c8:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80075ca:	8383      	strh	r3, [r0, #28]
}
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop

080075d0 <TIM_ClearOC1Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 80075d0:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 80075d4:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 80075d8:	0413      	lsls	r3, r2, #16
 80075da:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 80075dc:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80075e0:	8303      	strh	r3, [r0, #24]
}
 80075e2:	4770      	bx	lr

080075e4 <TIM_ClearOC2Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 80075e4:	8b02      	ldrh	r2, [r0, #24]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 80075e6:	0453      	lsls	r3, r2, #17
 80075e8:	0c5a      	lsrs	r2, r3, #17
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 80075ea:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 80075ee:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80075f0:	8303      	strh	r3, [r0, #24]
}
 80075f2:	4770      	bx	lr

080075f4 <TIM_ClearOC3Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 80075f4:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 80075f8:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 80075fc:	0413      	lsls	r3, r2, #16
 80075fe:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8007600:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007604:	8383      	strh	r3, [r0, #28]
}
 8007606:	4770      	bx	lr

08007608 <TIM_ClearOC4Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8007608:	8b82      	ldrh	r2, [r0, #28]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 800760a:	0453      	lsls	r3, r2, #17
 800760c:	0c5a      	lsrs	r2, r3, #17
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 800760e:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 8007612:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007614:	8383      	strh	r3, [r0, #28]
}
 8007616:	4770      	bx	lr

08007618 <TIM_OC1PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8007618:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 800761c:	f02c 0202 	bic.w	r2, ip, #2
 8007620:	0413      	lsls	r3, r2, #16
 8007622:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= TIM_OCPolarity;
 8007624:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007628:	8403      	strh	r3, [r0, #32]
}
 800762a:	4770      	bx	lr

0800762c <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 800762c:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8007630:	f02c 0208 	bic.w	r2, ip, #8
 8007634:	0413      	lsls	r3, r2, #16
 8007636:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8007638:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800763c:	8403      	strh	r3, [r0, #32]
}
 800763e:	4770      	bx	lr

08007640 <TIM_OC2PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8007640:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8007644:	f02c 0220 	bic.w	r2, ip, #32
 8007648:	0413      	lsls	r3, r2, #16
 800764a:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 800764c:	ea42 1101 	orr.w	r1, r2, r1, lsl #4
 8007650:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007652:	8403      	strh	r3, [r0, #32]
}
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop

08007658 <TIM_OC2NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8007658:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 800765c:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 8007660:	0413      	lsls	r3, r2, #16
 8007662:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8007664:	ea42 1101 	orr.w	r1, r2, r1, lsl #4
 8007668:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800766a:	8403      	strh	r3, [r0, #32]
}
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop

08007670 <TIM_OC3PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8007670:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8007674:	f42c 7200 	bic.w	r2, ip, #512	; 0x200
 8007678:	0413      	lsls	r3, r2, #16
 800767a:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 800767c:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 8007680:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007682:	8403      	strh	r3, [r0, #32]
}
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop

08007688 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8007688:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 800768c:	f42c 6200 	bic.w	r2, ip, #2048	; 0x800
 8007690:	0413      	lsls	r3, r2, #16
 8007692:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8007694:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 8007698:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800769a:	8403      	strh	r3, [r0, #32]
}
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop

080076a0 <TIM_OC4PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 80076a0:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 80076a4:	f42c 5200 	bic.w	r2, ip, #8192	; 0x2000
 80076a8:	0413      	lsls	r3, r2, #16
 80076aa:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 80076ac:	ea42 3101 	orr.w	r1, r2, r1, lsl #12
 80076b0:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80076b2:	8403      	strh	r3, [r0, #32]
}
 80076b4:	4770      	bx	lr
 80076b6:	bf00      	nop

080076b8 <TIM_CCxCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 80076b8:	2301      	movs	r3, #1
 80076ba:	fa03 f301 	lsl.w	r3, r3, r1
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80076be:	fa02 fc01 	lsl.w	ip, r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 80076c2:	8c01      	ldrh	r1, [r0, #32]
 80076c4:	b28a      	uxth	r2, r1
 80076c6:	ea22 0103 	bic.w	r1, r2, r3
 80076ca:	8401      	strh	r1, [r0, #32]
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80076cc:	8c03      	ldrh	r3, [r0, #32]
 80076ce:	ea4c 0203 	orr.w	r2, ip, r3
 80076d2:	b291      	uxth	r1, r2
 80076d4:	8401      	strh	r1, [r0, #32]
}
 80076d6:	4770      	bx	lr

080076d8 <TIM_CCxNCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 80076d8:	2304      	movs	r3, #4
 80076da:	fa03 f301 	lsl.w	r3, r3, r1
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 80076de:	fa02 fc01 	lsl.w	ip, r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 80076e2:	8c01      	ldrh	r1, [r0, #32]
 80076e4:	b28a      	uxth	r2, r1
 80076e6:	ea22 0103 	bic.w	r1, r2, r3
 80076ea:	8401      	strh	r1, [r0, #32]
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 80076ec:	8c03      	ldrh	r3, [r0, #32]
 80076ee:	ea4c 0203 	orr.w	r2, ip, r3
 80076f2:	b291      	uxth	r1, r2
 80076f4:	8401      	strh	r1, [r0, #32]
}
 80076f6:	4770      	bx	lr

080076f8 <TIM_SelectOCxM>:
  * @arg TIM_ForcedAction_Active
  * @arg TIM_ForcedAction_InActive
  * @retval : None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 80076f8:	b410      	push	{r4}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 80076fa:	2401      	movs	r4, #1
 80076fc:	fa04 fc01 	lsl.w	ip, r4, r1
 8007700:	8c03      	ldrh	r3, [r0, #32]
 8007702:	b29c      	uxth	r4, r3
 8007704:	ea24 030c 	bic.w	r3, r4, ip
 8007708:	8403      	strh	r3, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800770a:	b199      	cbz	r1, 8007734 <TIM_SelectOCxM+0x3c>
 800770c:	2908      	cmp	r1, #8
 800770e:	d011      	beq.n	8007734 <TIM_SelectOCxM+0x3c>
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8007710:	1f0c      	subs	r4, r1, #4
 8007712:	3018      	adds	r0, #24
 8007714:	f3c4 014e 	ubfx	r1, r4, #1, #15
 8007718:	5844      	ldr	r4, [r0, r1]
 800771a:	f648 7cff 	movw	ip, #36863	; 0x8fff
 800771e:	ea04 030c 	and.w	r3, r4, ip
 8007722:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
 8007724:	5843      	ldr	r3, [r0, r1]
 8007726:	0212      	lsls	r2, r2, #8
 8007728:	fa1f fc82 	uxth.w	ip, r2
 800772c:	ea43 020c 	orr.w	r2, r3, ip
 8007730:	5042      	str	r2, [r0, r1]
 8007732:	e00a      	b.n	800774a <TIM_SelectOCxM+0x52>
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8007734:	3018      	adds	r0, #24
 8007736:	0849      	lsrs	r1, r1, #1
 8007738:	5844      	ldr	r4, [r0, r1]
 800773a:	f64f 7c8f 	movw	ip, #65423	; 0xff8f
 800773e:	ea04 030c 	and.w	r3, r4, ip
 8007742:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8007744:	5843      	ldr	r3, [r0, r1]
 8007746:	431a      	orrs	r2, r3
 8007748:	5042      	str	r2, [r0, r1]
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
  }
}
 800774a:	bc10      	pop	{r4}
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop

08007750 <TIM_UpdateDisableConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8007750:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007752:	b929      	cbnz	r1, 8007760 <TIM_UpdateDisableConfig+0x10>
    TIMx->CR1 |= CR1_UDIS_Set;
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8007754:	f023 0102 	bic.w	r1, r3, #2
 8007758:	058b      	lsls	r3, r1, #22
 800775a:	0d9a      	lsrs	r2, r3, #22
 800775c:	8002      	strh	r2, [r0, #0]
 800775e:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8007760:	b299      	uxth	r1, r3
 8007762:	f041 0302 	orr.w	r3, r1, #2
 8007766:	8003      	strh	r3, [r0, #0]
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop

0800776c <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 800776c:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 800776e:	b929      	cbnz	r1, 800777c <TIM_UpdateRequestConfig+0x10>
    TIMx->CR1 |= CR1_URS_Set;
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8007770:	f023 0104 	bic.w	r1, r3, #4
 8007774:	058b      	lsls	r3, r1, #22
 8007776:	0d9a      	lsrs	r2, r3, #22
 8007778:	8002      	strh	r2, [r0, #0]
 800777a:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 800777c:	b299      	uxth	r1, r3
 800777e:	f041 0304 	orr.w	r3, r1, #4
 8007782:	8003      	strh	r3, [r0, #0]
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop

08007788 <TIM_SelectHallSensor>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8007788:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800778a:	b929      	cbnz	r1, 8007798 <TIM_SelectHallSensor+0x10>
    TIMx->CR2 |= CR2_TI1S_Set;
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 800778c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8007790:	040b      	lsls	r3, r1, #16
 8007792:	0c1a      	lsrs	r2, r3, #16
 8007794:	8082      	strh	r2, [r0, #4]
 8007796:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8007798:	b299      	uxth	r1, r3
 800779a:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 800779e:	8083      	strh	r3, [r0, #4]
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop

080077a4 <TIM_SelectOnePulseMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 80077a4:	8802      	ldrh	r2, [r0, #0]
 80077a6:	f022 0308 	bic.w	r3, r2, #8
 80077aa:	059a      	lsls	r2, r3, #22
 80077ac:	0d93      	lsrs	r3, r2, #22
 80077ae:	8003      	strh	r3, [r0, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80077b0:	8802      	ldrh	r2, [r0, #0]
 80077b2:	b293      	uxth	r3, r2
 80077b4:	4319      	orrs	r1, r3
 80077b6:	8001      	strh	r1, [r0, #0]
}
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop

080077bc <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 80077bc:	8882      	ldrh	r2, [r0, #4]
 80077be:	f022 0370 	bic.w	r3, r2, #112	; 0x70
 80077c2:	041a      	lsls	r2, r3, #16
 80077c4:	0c13      	lsrs	r3, r2, #16
 80077c6:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80077c8:	8882      	ldrh	r2, [r0, #4]
 80077ca:	b293      	uxth	r3, r2
 80077cc:	4319      	orrs	r1, r3
 80077ce:	8081      	strh	r1, [r0, #4]
}
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop

080077d4 <TIM_SelectSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 80077d4:	8902      	ldrh	r2, [r0, #8]
 80077d6:	f022 0307 	bic.w	r3, r2, #7
 80077da:	041a      	lsls	r2, r3, #16
 80077dc:	0c13      	lsrs	r3, r2, #16
 80077de:	8103      	strh	r3, [r0, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80077e0:	8902      	ldrh	r2, [r0, #8]
 80077e2:	b293      	uxth	r3, r2
 80077e4:	4319      	orrs	r1, r3
 80077e6:	8101      	strh	r1, [r0, #8]
}
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop

080077ec <TIM_SelectMasterSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 80077ec:	8902      	ldrh	r2, [r0, #8]
 80077ee:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 80077f2:	041a      	lsls	r2, r3, #16
 80077f4:	0c13      	lsrs	r3, r2, #16
 80077f6:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80077f8:	8902      	ldrh	r2, [r0, #8]
 80077fa:	b293      	uxth	r3, r2
 80077fc:	4319      	orrs	r1, r3
 80077fe:	8101      	strh	r1, [r0, #8]
}
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop

08007804 <TIM_SetCounter>:
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8007804:	8481      	strh	r1, [r0, #36]	; 0x24
}
 8007806:	4770      	bx	lr

08007808 <TIM_SetAutoreload>:
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8007808:	8581      	strh	r1, [r0, #44]	; 0x2c
}
 800780a:	4770      	bx	lr

0800780c <TIM_SetCompare1>:
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800780c:	8681      	strh	r1, [r0, #52]	; 0x34
}
 800780e:	4770      	bx	lr

08007810 <TIM_SetCompare2>:
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8007810:	8701      	strh	r1, [r0, #56]	; 0x38
}
 8007812:	4770      	bx	lr

08007814 <TIM_SetCompare3>:
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8007814:	8781      	strh	r1, [r0, #60]	; 0x3c
}
 8007816:	4770      	bx	lr

08007818 <TIM_SetCompare4>:
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8007818:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
}
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop

08007820 <TIM_SetIC1Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8007820:	8b02      	ldrh	r2, [r0, #24]
 8007822:	f022 030c 	bic.w	r3, r2, #12
 8007826:	041a      	lsls	r2, r3, #16
 8007828:	0c13      	lsrs	r3, r2, #16
 800782a:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800782c:	8b02      	ldrh	r2, [r0, #24]
 800782e:	b293      	uxth	r3, r2
 8007830:	4319      	orrs	r1, r3
 8007832:	8301      	strh	r1, [r0, #24]
}
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop

08007838 <TIM_SetIC2Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8007838:	8b02      	ldrh	r2, [r0, #24]
 800783a:	f422 6340 	bic.w	r3, r2, #3072	; 0xc00
 800783e:	041a      	lsls	r2, r3, #16
 8007840:	0c13      	lsrs	r3, r2, #16
 8007842:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8007844:	8b02      	ldrh	r2, [r0, #24]
 8007846:	b293      	uxth	r3, r2
 8007848:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 800784c:	b291      	uxth	r1, r2
 800784e:	8301      	strh	r1, [r0, #24]
}
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop

08007854 <TIM_SetIC3Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8007854:	8b82      	ldrh	r2, [r0, #28]
 8007856:	f022 030c 	bic.w	r3, r2, #12
 800785a:	041a      	lsls	r2, r3, #16
 800785c:	0c13      	lsrs	r3, r2, #16
 800785e:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8007860:	8b82      	ldrh	r2, [r0, #28]
 8007862:	b293      	uxth	r3, r2
 8007864:	4319      	orrs	r1, r3
 8007866:	8381      	strh	r1, [r0, #28]
}
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop

0800786c <TIM_SetIC4Prescaler>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 800786c:	8b82      	ldrh	r2, [r0, #28]
 800786e:	f422 6340 	bic.w	r3, r2, #3072	; 0xc00
 8007872:	041a      	lsls	r2, r3, #16
 8007874:	0c13      	lsrs	r3, r2, #16
 8007876:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8007878:	8b82      	ldrh	r2, [r0, #28]
 800787a:	b293      	uxth	r3, r2
 800787c:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8007880:	b291      	uxth	r1, r2
 8007882:	8381      	strh	r1, [r0, #28]
}
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop

08007888 <TIM_SetClockDivision>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8007888:	8803      	ldrh	r3, [r0, #0]
 800788a:	fa5f fc83 	uxtb.w	ip, r3
 800788e:	f8a0 c000 	strh.w	ip, [r0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8007892:	8802      	ldrh	r2, [r0, #0]
 8007894:	b293      	uxth	r3, r2
 8007896:	4319      	orrs	r1, r3
 8007898:	8001      	strh	r1, [r0, #0]
}
 800789a:	4770      	bx	lr

0800789c <TIM_GetCapture1>:
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 800789c:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 800789e:	b280      	uxth	r0, r0
}
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop

080078a4 <TIM_GetCapture2>:
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80078a4:	8f00      	ldrh	r0, [r0, #56]	; 0x38
 80078a6:	b280      	uxth	r0, r0
}
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop

080078ac <TIM_GetCapture3>:
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 80078ac:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
 80078ae:	b280      	uxth	r0, r0
}
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop

080078b4 <TIM_GetCapture4>:
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80078b4:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
 80078b8:	b280      	uxth	r0, r0
}
 80078ba:	4770      	bx	lr

080078bc <TIM_GetCounter>:
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 80078bc:	8c80      	ldrh	r0, [r0, #36]	; 0x24
 80078be:	b280      	uxth	r0, r0
}
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop

080078c4 <TIM_GetPrescaler>:
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80078c4:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 80078c6:	b280      	uxth	r0, r0
}
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop

080078cc <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 80078cc:	8a03      	ldrh	r3, [r0, #16]
  {
    bitstatus = SET;
 80078ce:	4219      	tst	r1, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 80078d0:	bf0c      	ite	eq
 80078d2:	2000      	moveq	r0, #0
 80078d4:	2001      	movne	r0, #1
}
 80078d6:	4770      	bx	lr

080078d8 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80078d8:	43ca      	mvns	r2, r1
 80078da:	b291      	uxth	r1, r2
 80078dc:	8201      	strh	r1, [r0, #16]
}
 80078de:	4770      	bx	lr

080078e0 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80078e0:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80078e2:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80078e4:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 80078e8:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80078ea:	d003      	beq.n	80078f4 <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
 80078ec:	4211      	tst	r1, r2
 80078ee:	bf0c      	ite	eq
 80078f0:	2000      	moveq	r0, #0
 80078f2:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop

080078f8 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80078f8:	43ca      	mvns	r2, r1
 80078fa:	b291      	uxth	r1, r2
 80078fc:	8201      	strh	r1, [r0, #16]
}
 80078fe:	4770      	bx	lr

08007900 <USART_DeInit>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval : None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8007900:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
 8007902:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 8007906:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800790a:	4298      	cmp	r0, r3
 800790c:	d049      	beq.n	80079a2 <USART_DeInit+0xa2>
 800790e:	d80c      	bhi.n	800792a <USART_DeInit+0x2a>
 8007910:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8007914:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8007918:	4288      	cmp	r0, r1
 800791a:	d036      	beq.n	800798a <USART_DeInit+0x8a>
 800791c:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 8007920:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8007924:	4290      	cmp	r0, r2
 8007926:	d024      	beq.n	8007972 <USART_DeInit+0x72>
 8007928:	bd08      	pop	{r3, pc}
 800792a:	f44f 4ca0 	mov.w	ip, #20480	; 0x5000
 800792e:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8007932:	4560      	cmp	r0, ip
 8007934:	d011      	beq.n	800795a <USART_DeInit+0x5a>
 8007936:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800793a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800793e:	4298      	cmp	r0, r3
 8007940:	d1f2      	bne.n	8007928 <USART_DeInit+0x28>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8007942:	2101      	movs	r1, #1
 8007944:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007948:	f7fe fcde 	bl	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800794c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007950:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8007952:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8007956:	f7fe bcd7 	b.w	8006308 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800795a:	2101      	movs	r1, #1
 800795c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007960:	f7fe fce0 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8007964:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007968:	2100      	movs	r1, #0
      break;            
    default:
      break;
  }
}
 800796a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800796e:	f7fe bcd9 	b.w	8006324 <RCC_APB1PeriphResetCmd>
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8007972:	2101      	movs	r1, #1
 8007974:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007978:	f7fe fcd4 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800797c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007980:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8007982:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8007986:	f7fe bccd 	b.w	8006324 <RCC_APB1PeriphResetCmd>
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800798a:	2101      	movs	r1, #1
 800798c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007990:	f7fe fcc8 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8007994:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007998:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 800799a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800799e:	f7fe bcc1 	b.w	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80079a2:	2101      	movs	r1, #1
 80079a4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80079a8:	f7fe fcbc 	bl	8006324 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80079ac:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80079b0:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 80079b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80079b6:	f7fe bcb5 	b.w	8006324 <RCC_APB1PeriphResetCmd>
 80079ba:	bf00      	nop

080079bc <USART_Init>:
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80079bc:	b530      	push	{r4, r5, lr}
  /* The hardware flow control is available only for USART1, USART2 and USART3 */
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80079be:	f8b0 c010 	ldrh.w	ip, [r0, #16]
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80079c2:	460d      	mov	r5, r1

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80079c4:	f42c 5140 	bic.w	r1, ip, #12288	; 0x3000
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80079c8:	4604      	mov	r4, r0

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80079ca:	040a      	lsls	r2, r1, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80079cc:	88e8      	ldrh	r0, [r5, #6]

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80079ce:	0c13      	lsrs	r3, r2, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80079d0:	ea43 0100 	orr.w	r1, r3, r0
 80079d4:	8221      	strh	r1, [r4, #16]
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80079d6:	89a2      	ldrh	r2, [r4, #12]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80079d8:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 80079dc:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80079e0:	8969      	ldrh	r1, [r5, #10]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80079e2:	f422 50b0 	bic.w	r0, r2, #5632	; 0x1600
 80079e6:	f020 030c 	bic.w	r3, r0, #12
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80079ea:	ea4e 020c 	orr.w	r2, lr, ip
 80079ee:	ea42 0e01 	orr.w	lr, r2, r1
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80079f2:	0418      	lsls	r0, r3, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80079f4:	fa1f fc8e 	uxth.w	ip, lr
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80079f8:	0c03      	lsrs	r3, r0, #16
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80079fa:	ea4c 0003 	orr.w	r0, ip, r3
 80079fe:	81a0      	strh	r0, [r4, #12]
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8007a00:	8aa1      	ldrh	r1, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8007a02:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8007a06:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 8007a0a:	041a      	lsls	r2, r3, #16
 8007a0c:	0c10      	lsrs	r0, r2, #16
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8007a0e:	b087      	sub	sp, #28
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8007a10:	ea40 010e 	orr.w	r1, r0, lr
 8007a14:	82a1      	strh	r1, [r4, #20]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8007a16:	a801      	add	r0, sp, #4
 8007a18:	f7fe fbea 	bl	80061f0 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8007a1c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8007a20:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007a24:	429c      	cmp	r4, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8007a26:	bf0c      	ite	eq
 8007a28:	9a04      	ldreq	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8007a2a:	9a03      	ldrne	r2, [sp, #12]
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8007a2c:	6828      	ldr	r0, [r5, #0]
 8007a2e:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8007a32:	eb0c 038c 	add.w	r3, ip, ip, lsl #2
 8007a36:	0081      	lsls	r1, r0, #2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8007a38:	f248 5c1f 	movw	ip, #34079	; 0x851f
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8007a3c:	fbb3 f1f1 	udiv	r1, r3, r1
  tmpreg = (integerdivider / 0x64) << 0x04;
 8007a40:	f2c5 1ceb 	movt	ip, #20971	; 0x51eb
 8007a44:	fbac 0201 	umull	r0, r2, ip, r1
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8007a48:	2064      	movs	r0, #100	; 0x64
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8007a4a:	0952      	lsrs	r2, r2, #5
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8007a4c:	fb02 1310 	mls	r3, r2, r0, r1
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((uint8_t)0x0F);
 8007a50:	0118      	lsls	r0, r3, #4
 8007a52:	3032      	adds	r0, #50	; 0x32
 8007a54:	fbac 0100 	umull	r0, r1, ip, r0
 8007a58:	f3c1 1343 	ubfx	r3, r1, #5, #4
 8007a5c:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8007a60:	b282      	uxth	r2, r0
 8007a62:	8122      	strh	r2, [r4, #8]
}
 8007a64:	b007      	add	sp, #28
 8007a66:	bd30      	pop	{r4, r5, pc}

08007a68 <USART_StructInit>:
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8007a68:	2300      	movs	r3, #0
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8007a6a:	f44f 5116 	mov.w	r1, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8007a6e:	220c      	movs	r2, #12
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8007a70:	6001      	str	r1, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8007a72:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8007a74:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8007a76:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8007a78:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8007a7a:	8183      	strh	r3, [r0, #12]
}
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop

08007a80 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007a80:	880a      	ldrh	r2, [r1, #0]
  *   USART peripheral.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval : None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8007a82:	b430      	push	{r4, r5}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007a84:	884d      	ldrh	r5, [r1, #2]
 8007a86:	888c      	ldrh	r4, [r1, #4]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8007a88:	8a03      	ldrh	r3, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007a8a:	88c9      	ldrh	r1, [r1, #6]
 8007a8c:	ea45 0c02 	orr.w	ip, r5, r2
 8007a90:	ea4c 0204 	orr.w	r2, ip, r4
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8007a94:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007a98:	041b      	lsls	r3, r3, #16
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007a9a:	ea42 0c01 	orr.w	ip, r2, r1
 8007a9e:	fa1f f28c 	uxth.w	r2, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8007aa2:	0c19      	lsrs	r1, r3, #16
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8007aa4:	ea42 0301 	orr.w	r3, r2, r1
 8007aa8:	8203      	strh	r3, [r0, #16]
}
 8007aaa:	bc30      	pop	{r4, r5}
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop

08007ab0 <USART_ClockStructInit>:
  * @retval : None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8007ab4:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8007ab6:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8007ab8:	80c3      	strh	r3, [r0, #6]
}
 8007aba:	4770      	bx	lr

08007abc <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8007abc:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007abe:	b929      	cbnz	r1, 8007acc <USART_Cmd+0x10>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8007ac0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007ac4:	040b      	lsls	r3, r1, #16
 8007ac6:	0c1a      	lsrs	r2, r3, #16
 8007ac8:	8182      	strh	r2, [r0, #12]
 8007aca:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8007acc:	b299      	uxth	r1, r3
 8007ace:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 8007ad2:	8183      	strh	r3, [r0, #12]
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop

08007ad8 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8007ad8:	f001 031f 	and.w	r3, r1, #31
  * @param NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8007adc:	b410      	push	{r4}
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8007ade:	f3c1 1142 	ubfx	r1, r1, #5, #3
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8007ae2:	2401      	movs	r4, #1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8007ae4:	42a1      	cmp	r1, r4
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8007ae6:	fa04 f303 	lsl.w	r3, r4, r3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8007aea:	d00e      	beq.n	8007b0a <USART_ITConfig+0x32>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8007aec:	2902      	cmp	r1, #2
 8007aee:	d00e      	beq.n	8007b0e <USART_ITConfig+0x36>
  {
    usartxbase += 0x10;
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8007af0:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8007af2:	b92a      	cbnz	r2, 8007b00 <USART_ITConfig+0x28>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8007af4:	6801      	ldr	r1, [r0, #0]
 8007af6:	ea21 0303 	bic.w	r3, r1, r3
 8007afa:	6003      	str	r3, [r0, #0]
  }
}
 8007afc:	bc10      	pop	{r4}
 8007afe:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8007b00:	6802      	ldr	r2, [r0, #0]
 8007b02:	ea42 0103 	orr.w	r1, r2, r3
 8007b06:	6001      	str	r1, [r0, #0]
 8007b08:	e7f8      	b.n	8007afc <USART_ITConfig+0x24>
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 8007b0a:	300c      	adds	r0, #12
 8007b0c:	e7f1      	b.n	8007af2 <USART_ITConfig+0x1a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
  {
    usartxbase += 0x10;
 8007b0e:	3010      	adds	r0, #16
 8007b10:	e7ef      	b.n	8007af2 <USART_ITConfig+0x1a>
 8007b12:	bf00      	nop

08007b14 <USART_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8007b14:	8a83      	ldrh	r3, [r0, #20]
 8007b16:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8007b18:	b91a      	cbnz	r2, 8007b22 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8007b1a:	ea23 0201 	bic.w	r2, r3, r1
 8007b1e:	8282      	strh	r2, [r0, #20]
 8007b20:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8007b22:	4319      	orrs	r1, r3
 8007b24:	8281      	strh	r1, [r0, #20]
 8007b26:	4770      	bx	lr

08007b28 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8007b28:	8a02      	ldrh	r2, [r0, #16]
 8007b2a:	f022 030f 	bic.w	r3, r2, #15
 8007b2e:	041a      	lsls	r2, r3, #16
 8007b30:	0c13      	lsrs	r3, r2, #16
 8007b32:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8007b34:	8a02      	ldrh	r2, [r0, #16]
 8007b36:	b293      	uxth	r3, r2
 8007b38:	4319      	orrs	r1, r3
 8007b3a:	8201      	strh	r1, [r0, #16]
}
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop

08007b40 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8007b40:	8982      	ldrh	r2, [r0, #12]
 8007b42:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8007b46:	041a      	lsls	r2, r3, #16
 8007b48:	0c13      	lsrs	r3, r2, #16
 8007b4a:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8007b4c:	8982      	ldrh	r2, [r0, #12]
 8007b4e:	b293      	uxth	r3, r2
 8007b50:	4319      	orrs	r1, r3
 8007b52:	8181      	strh	r1, [r0, #12]
}
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop

08007b58 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8007b58:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8007b5a:	b929      	cbnz	r1, 8007b68 <USART_ReceiverWakeUpCmd+0x10>
    USARTx->CR1 |= CR1_RWU_Set;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8007b5c:	f023 0102 	bic.w	r1, r3, #2
 8007b60:	040b      	lsls	r3, r1, #16
 8007b62:	0c1a      	lsrs	r2, r3, #16
 8007b64:	8182      	strh	r2, [r0, #12]
 8007b66:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8007b68:	b299      	uxth	r1, r3
 8007b6a:	f041 0302 	orr.w	r3, r1, #2
 8007b6e:	8183      	strh	r3, [r0, #12]
 8007b70:	4770      	bx	lr
 8007b72:	bf00      	nop

08007b74 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8007b74:	8a02      	ldrh	r2, [r0, #16]
 8007b76:	f022 0320 	bic.w	r3, r2, #32
 8007b7a:	041a      	lsls	r2, r3, #16
 8007b7c:	0c13      	lsrs	r3, r2, #16
 8007b7e:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8007b80:	8a02      	ldrh	r2, [r0, #16]
 8007b82:	b293      	uxth	r3, r2
 8007b84:	4319      	orrs	r1, r3
 8007b86:	8201      	strh	r1, [r0, #16]
}
 8007b88:	4770      	bx	lr
 8007b8a:	bf00      	nop

08007b8c <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8007b8c:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007b8e:	b929      	cbnz	r1, 8007b9c <USART_LINCmd+0x10>
    USARTx->CR2 |= CR2_LINEN_Set;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8007b90:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8007b94:	040b      	lsls	r3, r1, #16
 8007b96:	0c1a      	lsrs	r2, r3, #16
 8007b98:	8202      	strh	r2, [r0, #16]
 8007b9a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8007b9c:	b299      	uxth	r1, r3
 8007b9e:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 8007ba2:	8203      	strh	r3, [r0, #16]
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop

08007ba8 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8007ba8:	05ca      	lsls	r2, r1, #23
 8007baa:	0dd1      	lsrs	r1, r2, #23
 8007bac:	8081      	strh	r1, [r0, #4]
}
 8007bae:	4770      	bx	lr

08007bb0 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8007bb0:	8881      	ldrh	r1, [r0, #4]
 8007bb2:	05c8      	lsls	r0, r1, #23
 8007bb4:	0dc0      	lsrs	r0, r0, #23
}
 8007bb6:	4770      	bx	lr

08007bb8 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8007bb8:	8982      	ldrh	r2, [r0, #12]
 8007bba:	b291      	uxth	r1, r2
 8007bbc:	f041 0301 	orr.w	r3, r1, #1
 8007bc0:	8183      	strh	r3, [r0, #12]
}
 8007bc2:	4770      	bx	lr

08007bc4 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8007bc4:	8b03      	ldrh	r3, [r0, #24]
 8007bc6:	fa5f fc83 	uxtb.w	ip, r3
 8007bca:	f8a0 c018 	strh.w	ip, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8007bce:	8b02      	ldrh	r2, [r0, #24]
 8007bd0:	b293      	uxth	r3, r2
 8007bd2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8007bd6:	8301      	strh	r1, [r0, #24]
}
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop

08007bdc <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8007bdc:	8b03      	ldrh	r3, [r0, #24]
 8007bde:	f403 4c7f 	and.w	ip, r3, #65280	; 0xff00
 8007be2:	f8a0 c018 	strh.w	ip, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8007be6:	8b02      	ldrh	r2, [r0, #24]
 8007be8:	b293      	uxth	r3, r2
 8007bea:	4319      	orrs	r1, r3
 8007bec:	8301      	strh	r1, [r0, #24]
}
 8007bee:	4770      	bx	lr

08007bf0 <USART_SmartCardCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8007bf0:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007bf2:	b929      	cbnz	r1, 8007c00 <USART_SmartCardCmd+0x10>
    USARTx->CR3 |= CR3_SCEN_Set;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8007bf4:	f023 0120 	bic.w	r1, r3, #32
 8007bf8:	040b      	lsls	r3, r1, #16
 8007bfa:	0c1a      	lsrs	r2, r3, #16
 8007bfc:	8282      	strh	r2, [r0, #20]
 8007bfe:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8007c00:	b299      	uxth	r1, r3
 8007c02:	f041 0320 	orr.w	r3, r1, #32
 8007c06:	8283      	strh	r3, [r0, #20]
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop

08007c0c <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8007c0c:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007c0e:	b929      	cbnz	r1, 8007c1c <USART_SmartCardNACKCmd+0x10>
    USARTx->CR3 |= CR3_NACK_Set;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8007c10:	f023 0110 	bic.w	r1, r3, #16
 8007c14:	040b      	lsls	r3, r1, #16
 8007c16:	0c1a      	lsrs	r2, r3, #16
 8007c18:	8282      	strh	r2, [r0, #20]
 8007c1a:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8007c1c:	b299      	uxth	r1, r3
 8007c1e:	f041 0310 	orr.w	r3, r1, #16
 8007c22:	8283      	strh	r3, [r0, #20]
 8007c24:	4770      	bx	lr
 8007c26:	bf00      	nop

08007c28 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8007c28:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007c2a:	b929      	cbnz	r1, 8007c38 <USART_HalfDuplexCmd+0x10>
    USARTx->CR3 |= CR3_HDSEL_Set;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8007c2c:	f023 0108 	bic.w	r1, r3, #8
 8007c30:	040b      	lsls	r3, r1, #16
 8007c32:	0c1a      	lsrs	r2, r3, #16
 8007c34:	8282      	strh	r2, [r0, #20]
 8007c36:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8007c38:	b299      	uxth	r1, r3
 8007c3a:	f041 0308 	orr.w	r3, r1, #8
 8007c3e:	8283      	strh	r3, [r0, #20]
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop

08007c44 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8007c44:	8a82      	ldrh	r2, [r0, #20]
 8007c46:	f022 0304 	bic.w	r3, r2, #4
 8007c4a:	041a      	lsls	r2, r3, #16
 8007c4c:	0c13      	lsrs	r3, r2, #16
 8007c4e:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8007c50:	8a82      	ldrh	r2, [r0, #20]
 8007c52:	b293      	uxth	r3, r2
 8007c54:	4319      	orrs	r1, r3
 8007c56:	8281      	strh	r1, [r0, #20]
}
 8007c58:	4770      	bx	lr
 8007c5a:	bf00      	nop

08007c5c <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8007c5c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8007c5e:	b929      	cbnz	r1, 8007c6c <USART_IrDACmd+0x10>
    USARTx->CR3 |= CR3_IREN_Set;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8007c60:	f023 0102 	bic.w	r1, r3, #2
 8007c64:	040b      	lsls	r3, r1, #16
 8007c66:	0c1a      	lsrs	r2, r3, #16
 8007c68:	8282      	strh	r2, [r0, #20]
 8007c6a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8007c6c:	b299      	uxth	r1, r3
 8007c6e:	f041 0302 	orr.w	r3, r1, #2
 8007c72:	8283      	strh	r3, [r0, #20]
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop

08007c78 <USART_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8007c78:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 8007c7a:	4219      	tst	r1, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8007c7c:	bf0c      	ite	eq
 8007c7e:	2000      	moveq	r0, #0
 8007c80:	2001      	movne	r0, #1
}
 8007c82:	4770      	bx	lr

08007c84 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8007c84:	43ca      	mvns	r2, r1
 8007c86:	b291      	uxth	r1, r2
 8007c88:	8001      	strh	r1, [r0, #0]
}
 8007c8a:	4770      	bx	lr

08007c8c <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8007c8c:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @arg USART_IT_FE:   Framing Error interrupt
  * @arg USART_IT_PE:   Parity Error interrupt
  * @retval : The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8007c90:	b410      	push	{r4}
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8007c92:	f001 021f 	and.w	r2, r1, #31
  itmask = (uint32_t)0x01 << itmask;
 8007c96:	2401      	movs	r4, #1
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8007c98:	2b01      	cmp	r3, #1
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8007c9a:	fa04 f402 	lsl.w	r4, r4, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8007c9e:	d016      	beq.n	8007cce <USART_GetITStatus+0x42>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8007ca0:	2b02      	cmp	r3, #2
  {
    itmask &= USARTx->CR2;
 8007ca2:	bf0c      	ite	eq
 8007ca4:	8a02      	ldrheq	r2, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8007ca6:	8a82      	ldrhne	r2, [r0, #20]
 8007ca8:	fa1f fc82 	uxth.w	ip, r2
 8007cac:	ea04 020c 	and.w	r2, r4, ip
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8007cb0:	8800      	ldrh	r0, [r0, #0]
 8007cb2:	b283      	uxth	r3, r0
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8007cb4:	b14a      	cbz	r2, 8007cca <USART_GetITStatus+0x3e>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 8007cb6:	0a08      	lsrs	r0, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8007cb8:	2201      	movs	r2, #1
 8007cba:	fa02 f100 	lsl.w	r1, r2, r0
  * @arg USART_IT_NE:   Noise Error interrupt
  * @arg USART_IT_FE:   Framing Error interrupt
  * @arg USART_IT_PE:   Parity Error interrupt
  * @retval : The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 8007cbe:	4219      	tst	r1, r3
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 8007cc0:	bf0c      	ite	eq
 8007cc2:	2000      	moveq	r0, #0
 8007cc4:	2001      	movne	r0, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8007cc6:	bc10      	pop	{r4}
 8007cc8:	4770      	bx	lr
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8007cca:	4610      	mov	r0, r2
 8007ccc:	e7fb      	b.n	8007cc6 <USART_GetITStatus+0x3a>
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 8007cce:	8983      	ldrh	r3, [r0, #12]
 8007cd0:	b29a      	uxth	r2, r3
 8007cd2:	4022      	ands	r2, r4
 8007cd4:	e7ec      	b.n	8007cb0 <USART_GetITStatus+0x24>
 8007cd6:	bf00      	nop

08007cd8 <USART_ClearITPendingBit>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;
  itmask = (uint16_t)((uint16_t)0x01 << bitpos);
 8007cd8:	0a09      	lsrs	r1, r1, #8
 8007cda:	2201      	movs	r2, #1
 8007cdc:	fa02 f301 	lsl.w	r3, r2, r1
  USARTx->SR = (uint16_t)~itmask;
 8007ce0:	43da      	mvns	r2, r3
 8007ce2:	b291      	uxth	r1, r2
 8007ce4:	8001      	strh	r1, [r0, #0]
}
 8007ce6:	4770      	bx	lr

08007ce8 <WWDG_DeInit>:
  * @param  None
  * @retval : None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 8007ce8:	2101      	movs	r1, #1
  *   reset values.
  * @param  None
  * @retval : None
  */
void WWDG_DeInit(void)
{
 8007cea:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 8007cec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007cf0:	f7fe fb18 	bl	8006324 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8007cf4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007cf8:	2100      	movs	r1, #0
}
 8007cfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8007cfe:	f7fe bb11 	b.w	8006324 <RCC_APB1PeriphResetCmd>
 8007d02:	bf00      	nop

08007d04 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
 8007d04:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007d08:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007d0c:	685a      	ldr	r2, [r3, #4]
 8007d0e:	f422 71c0 	bic.w	r1, r2, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8007d12:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8007d16:	605a      	str	r2, [r3, #4]
}
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop

08007d1c <WWDG_SetWindowValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 8007d1c:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007d20:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007d24:	685a      	ldr	r2, [r3, #4]
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 8007d26:	f000 007f 	and.w	r0, r0, #127	; 0x7f
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 8007d2a:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 8007d2e:	ea40 0201 	orr.w	r2, r0, r1
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8007d32:	605a      	str	r2, [r3, #4]
}
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop

08007d38 <WWDG_EnableIT>:
  * @param  None
  * @retval : None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 8007d38:	f248 03a4 	movw	r3, #32932	; 0x80a4
 8007d3c:	f2c4 2305 	movt	r3, #16901	; 0x4205
 8007d40:	2201      	movs	r2, #1
 8007d42:	601a      	str	r2, [r3, #0]
}
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop

08007d48 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_Mask;
 8007d48:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007d4c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007d50:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007d54:	6018      	str	r0, [r3, #0]
}
 8007d56:	4770      	bx	lr

08007d58 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = CR_WDGA_Set | Counter;
 8007d58:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007d5c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8007d60:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007d64:	6018      	str	r0, [r3, #0]
}
 8007d66:	4770      	bx	lr

08007d68 <WWDG_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Early Wakeup interrupt flag (SET or RESET)
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  return (FlagStatus)(WWDG->SR);
 8007d68:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007d6c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007d70:	6898      	ldr	r0, [r3, #8]
 8007d72:	b2c0      	uxtb	r0, r0
}
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop

08007d78 <WWDG_ClearFlag>:
  * @param  None
  * @retval : None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8007d78:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8007d7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007d80:	2200      	movs	r2, #0
 8007d82:	609a      	str	r2, [r3, #8]
}
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop

08007d88 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 8007d88:	b508      	push	{r3, lr}
  if (Length == 0)
 8007d8a:	b138      	cbz	r0, 8007d9c <Standard_GetConfiguration+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8007d8c:	4906      	ldr	r1, [pc, #24]	; (8007da8 <Standard_GetConfiguration+0x20>)
 8007d8e:	680b      	ldr	r3, [r1, #0]
 8007d90:	681a      	ldr	r2, [r3, #0]
 8007d92:	4790      	blx	r2
  return (uint8_t *)&pInformation->Current_Configuration;
 8007d94:	4805      	ldr	r0, [pc, #20]	; (8007dac <Standard_GetConfiguration+0x24>)
 8007d96:	6800      	ldr	r0, [r0, #0]
 8007d98:	300a      	adds	r0, #10
}
 8007d9a:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8007d9c:	4903      	ldr	r1, [pc, #12]	; (8007dac <Standard_GetConfiguration+0x24>)
 8007d9e:	2201      	movs	r2, #1
 8007da0:	680b      	ldr	r3, [r1, #0]
 8007da2:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8007da4:	bd08      	pop	{r3, pc}
 8007da6:	bf00      	nop
 8007da8:	2000090c 	.word	0x2000090c
 8007dac:	20000910 	.word	0x20000910

08007db0 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 8007db0:	b508      	push	{r3, lr}
  if (Length == 0)
 8007db2:	b138      	cbz	r0, 8007dc4 <Standard_GetInterface+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
 8007db4:	4906      	ldr	r1, [pc, #24]	; (8007dd0 <Standard_GetInterface+0x20>)
 8007db6:	680b      	ldr	r3, [r1, #0]
 8007db8:	689a      	ldr	r2, [r3, #8]
 8007dba:	4790      	blx	r2
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 8007dbc:	4805      	ldr	r0, [pc, #20]	; (8007dd4 <Standard_GetInterface+0x24>)
 8007dbe:	6800      	ldr	r0, [r0, #0]
 8007dc0:	300c      	adds	r0, #12
}
 8007dc2:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8007dc4:	4903      	ldr	r1, [pc, #12]	; (8007dd4 <Standard_GetInterface+0x24>)
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	680b      	ldr	r3, [r1, #0]
 8007dca:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8007dcc:	bd08      	pop	{r3, pc}
 8007dce:	bf00      	nop
 8007dd0:	2000090c 	.word	0x2000090c
 8007dd4:	20000910 	.word	0x20000910

08007dd8 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 8007dd8:	b508      	push	{r3, lr}
  if (Length == 0)
 8007dda:	2800      	cmp	r0, #0
 8007ddc:	d031      	beq.n	8007e42 <Standard_GetStatus+0x6a>
  }

  StatusInfo.w = 0;
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007dde:	4a1e      	ldr	r2, [pc, #120]	; (8007e58 <Standard_GetStatus+0x80>)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 8007de0:	481e      	ldr	r0, [pc, #120]	; (8007e5c <Standard_GetStatus+0x84>)
 8007de2:	2100      	movs	r1, #0
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007de4:	6812      	ldr	r2, [r2, #0]
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 8007de6:	8001      	strh	r1, [r0, #0]
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007de8:	f892 c000 	ldrb.w	ip, [r2]
 8007dec:	f01c 037f 	ands.w	r3, ip, #127	; 0x7f
 8007df0:	d01b      	beq.n	8007e2a <Standard_GetStatus+0x52>
      SetBit(StatusInfo0, 0);
    }
*/  
	}
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d024      	beq.n	8007e40 <Standard_GetStatus+0x68>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007df6:	2b02      	cmp	r3, #2
 8007df8:	d121      	bne.n	8007e3e <Standard_GetStatus+0x66>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 8007dfa:	f892 c005 	ldrb.w	ip, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8007dfe:	f00c 010f 	and.w	r1, ip, #15
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007e02:	008b      	lsls	r3, r1, #2
 8007e04:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8007e08:	f502 4eb8 	add.w	lr, r2, #23552	; 0x5c00
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8007e0c:	f01c 0f80 	tst.w	ip, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007e10:	f8de 3000 	ldr.w	r3, [lr]
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8007e14:	d11a      	bne.n	8007e4c <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8007e16:	f403 5e40 	and.w	lr, r3, #12288	; 0x3000
 8007e1a:	f5be 5f80 	cmp.w	lr, #4096	; 0x1000
 8007e1e:	d108      	bne.n	8007e32 <Standard_GetStatus+0x5a>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
 8007e20:	7801      	ldrb	r1, [r0, #0]
 8007e22:	f041 0301 	orr.w	r3, r1, #1
 8007e26:	7003      	strb	r3, [r0, #0]
 8007e28:	e003      	b.n	8007e32 <Standard_GetStatus+0x5a>
      SetBit(StatusInfo0, 1);
    }
*/

    /* Bus-powered */
ClrBit(StatusInfo0, 0);		/* always Bus-powered */
 8007e2a:	7801      	ldrb	r1, [r0, #0]
 8007e2c:	f021 0303 	bic.w	r3, r1, #3
 8007e30:	7003      	strb	r3, [r0, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8007e32:	4b0b      	ldr	r3, [pc, #44]	; (8007e60 <Standard_GetStatus+0x88>)
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	6910      	ldr	r0, [r2, #16]
 8007e38:	4780      	blx	r0
  return (uint8_t *)&StatusInfo;
 8007e3a:	4808      	ldr	r0, [pc, #32]	; (8007e5c <Standard_GetStatus+0x84>)
 8007e3c:	bd08      	pop	{r3, pc}
    }

  }
  else
  {
    return NULL;
 8007e3e:	4608      	mov	r0, r1
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 8007e40:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8007e42:	4905      	ldr	r1, [pc, #20]	; (8007e58 <Standard_GetStatus+0x80>)
 8007e44:	2202      	movs	r2, #2
 8007e46:	680b      	ldr	r3, [r1, #0]
 8007e48:	821a      	strh	r2, [r3, #16]
    return 0;
 8007e4a:	bd08      	pop	{r3, pc}

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007e4c:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8007e50:	2a10      	cmp	r2, #16
 8007e52:	d1ee      	bne.n	8007e32 <Standard_GetStatus+0x5a>
 8007e54:	e7e4      	b.n	8007e20 <Standard_GetStatus+0x48>
 8007e56:	bf00      	nop
 8007e58:	20000910 	.word	0x20000910
 8007e5c:	200008f8 	.word	0x200008f8
 8007e60:	2000090c 	.word	0x2000090c

08007e64 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8007e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8007e68:	4e28      	ldr	r6, [pc, #160]	; (8007f0c <DataStageIn+0xa8>)
 8007e6a:	6834      	ldr	r4, [r6, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 8007e6c:	8a23      	ldrh	r3, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;
 8007e6e:	7a27      	ldrb	r7, [r4, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8007e70:	b923      	cbnz	r3, 8007e7c <DataStageIn+0x18>
 8007e72:	2f04      	cmp	r7, #4
 8007e74:	d02a      	beq.n	8007ecc <DataStageIn+0x68>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8007e76:	8aa5      	ldrh	r5, [r4, #20]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8007e78:	2704      	movs	r7, #4
 8007e7a:	e003      	b.n	8007e84 <DataStageIn+0x20>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8007e7c:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8007e7e:	42ab      	cmp	r3, r5
 8007e80:	d9fa      	bls.n	8007e78 <DataStageIn+0x14>
 8007e82:	2702      	movs	r7, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8007e84:	429d      	cmp	r5, r3
 8007e86:	bf28      	it	cs
 8007e88:	461d      	movcs	r5, r3
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	69a3      	ldr	r3, [r4, #24]
 8007e8e:	4798      	blx	r3
 8007e90:	4680      	mov	r8, r0

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8007e92:	2000      	movs	r0, #0
 8007e94:	f001 f818 	bl	8008ec8 <GetEPTxAddr>
 8007e98:	462a      	mov	r2, r5
 8007e9a:	4601      	mov	r1, r0
 8007e9c:	4640      	mov	r0, r8
 8007e9e:	f000 fdcd 	bl	8008a3c <UserToPMABufferCopy>

  SetEPTxCount(ENDP0, Length);
 8007ea2:	4629      	mov	r1, r5
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	f001 f831 	bl	8008f0c <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8007eaa:	8a22      	ldrh	r2, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8007eac:	8a61      	ldrh	r1, [r4, #18]

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8007eae:	1b50      	subs	r0, r2, r5
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8007eb0:	4b17      	ldr	r3, [pc, #92]	; (8007f10 <DataStageIn+0xac>)
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 8007eb2:	186d      	adds	r5, r5, r1
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8007eb4:	4917      	ldr	r1, [pc, #92]	; (8007f14 <DataStageIn+0xb0>)

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8007eb6:	8220      	strh	r0, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8007eb8:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8007eba:	2230      	movs	r2, #48	; 0x30

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8007ebc:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8007ec0:	6834      	ldr	r4, [r6, #0]

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8007ec2:	801a      	strh	r2, [r3, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8007ec4:	8008      	strh	r0, [r1, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8007ec6:	7227      	strb	r7, [r4, #8]
}
 8007ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8007ecc:	4a12      	ldr	r2, [pc, #72]	; (8007f18 <DataStageIn+0xb4>)
 8007ece:	7811      	ldrb	r1, [r2, #0]
 8007ed0:	2901      	cmp	r1, #1
 8007ed2:	d006      	beq.n	8007ee2 <DataStageIn+0x7e>
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 8007ed4:	4b0e      	ldr	r3, [pc, #56]	; (8007f10 <DataStageIn+0xac>)
 8007ed6:	2210      	movs	r2, #16
 8007ed8:	2707      	movs	r7, #7
 8007eda:	801a      	strh	r2, [r3, #0]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8007edc:	7227      	strb	r7, [r4, #8]
}
 8007ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8007ee2:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8007ee6:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8007eea:	f8dc 1000 	ldr.w	r1, [ip]
 8007eee:	f243 0c02 	movw	ip, #12290	; 0x3002
 8007ef2:	b288      	uxth	r0, r1
 8007ef4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8007ef8:	eb00 010c 	add.w	r1, r0, ip
 8007efc:	0048      	lsls	r0, r1, #1
 8007efe:	4904      	ldr	r1, [pc, #16]	; (8007f10 <DataStageIn+0xac>)
 8007f00:	6003      	str	r3, [r0, #0]
 8007f02:	2030      	movs	r0, #48	; 0x30
 8007f04:	8008      	strh	r0, [r1, #0]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8007f06:	7013      	strb	r3, [r2, #0]
 8007f08:	e7dd      	b.n	8007ec6 <DataStageIn+0x62>
 8007f0a:	bf00      	nop
 8007f0c:	20000910 	.word	0x20000910
 8007f10:	20000918 	.word	0x20000918
 8007f14:	20000916 	.word	0x20000916
 8007f18:	20000518 	.word	0x20000518

08007f1c <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8007f1c:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 8007f1e:	4a0c      	ldr	r2, [pc, #48]	; (8007f50 <Standard_SetConfiguration+0x34>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8007f20:	4b0c      	ldr	r3, [pc, #48]	; (8007f54 <Standard_SetConfiguration+0x38>)
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 8007f22:	6810      	ldr	r0, [r2, #0]
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	7841      	ldrb	r1, [r0, #1]
 8007f28:	78da      	ldrb	r2, [r3, #3]
 8007f2a:	4291      	cmp	r1, r2
 8007f2c:	d201      	bcs.n	8007f32 <Standard_SetConfiguration+0x16>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 8007f2e:	2002      	movs	r0, #2
 8007f30:	bd10      	pop	{r4, pc}
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 8007f32:	7899      	ldrb	r1, [r3, #2]
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d1fa      	bne.n	8007f2e <Standard_SetConfiguration+0x12>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8007f38:	889c      	ldrh	r4, [r3, #4]
 8007f3a:	b10c      	cbz	r4, 8007f40 <Standard_SetConfiguration+0x24>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 8007f3c:	2002      	movs	r0, #2
  }
}
 8007f3e:	bd10      	pop	{r4, pc}

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8007f40:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8007f42:	4b05      	ldr	r3, [pc, #20]	; (8007f58 <Standard_SetConfiguration+0x3c>)
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	6850      	ldr	r0, [r2, #4]
 8007f48:	4780      	blx	r0
    return USB_SUCCESS;
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	bd10      	pop	{r4, pc}
 8007f4e:	bf00      	nop
 8007f50:	2000013c 	.word	0x2000013c
 8007f54:	20000910 	.word	0x20000910
 8007f58:	2000090c 	.word	0x2000090c

08007f5c <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8007f5c:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8007f5e:	4810      	ldr	r0, [pc, #64]	; (8007fa0 <Standard_SetInterface+0x44>)
 8007f60:	4c10      	ldr	r4, [pc, #64]	; (8007fa4 <Standard_SetInterface+0x48>)
 8007f62:	6802      	ldr	r2, [r0, #0]
 8007f64:	6821      	ldr	r1, [r4, #0]
 8007f66:	6993      	ldr	r3, [r2, #24]
 8007f68:	7948      	ldrb	r0, [r1, #5]
 8007f6a:	78c9      	ldrb	r1, [r1, #3]
 8007f6c:	4798      	blx	r3

  if (pInformation->Current_Configuration != 0)
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	7a9a      	ldrb	r2, [r3, #10]
 8007f72:	b90a      	cbnz	r2, 8007f78 <Standard_SetInterface+0x1c>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
        || (pInformation->USBwValue1 != 0))
    {
      return  USB_UNSUPPORT;
 8007f74:	2002      	movs	r0, #2
 8007f76:	bd38      	pop	{r3, r4, r5, pc}
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);

  if (pInformation->Current_Configuration != 0)
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	d1fb      	bne.n	8007f74 <Standard_SetInterface+0x18>
 8007f7c:	791a      	ldrb	r2, [r3, #4]
 8007f7e:	2a00      	cmp	r2, #0
 8007f80:	d1f8      	bne.n	8007f74 <Standard_SetInterface+0x18>
        || (pInformation->USBwValue1 != 0))
 8007f82:	789d      	ldrb	r5, [r3, #2]
 8007f84:	b10d      	cbz	r5, 8007f8a <Standard_SetInterface+0x2e>
    {
      return  USB_UNSUPPORT;
 8007f86:	2002      	movs	r0, #2
    }

  }

  return USB_UNSUPPORT;
}
 8007f88:	bd38      	pop	{r3, r4, r5, pc}
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8007f8a:	4b07      	ldr	r3, [pc, #28]	; (8007fa8 <Standard_SetInterface+0x4c>)
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	68d0      	ldr	r0, [r2, #12]
 8007f90:	4780      	blx	r0
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007f92:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
      return USB_SUCCESS;
 8007f94:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007f96:	7959      	ldrb	r1, [r3, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8007f98:	78da      	ldrb	r2, [r3, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8007f9a:	72d9      	strb	r1, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8007f9c:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 8007f9e:	bd38      	pop	{r3, r4, r5, pc}
 8007fa0:	20000900 	.word	0x20000900
 8007fa4:	20000910 	.word	0x20000910
 8007fa8:	2000090c 	.word	0x2000090c

08007fac <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8007fac:	b538      	push	{r3, r4, r5, lr}
  uint32_t     Type_Rec = Type_Recipient;
 8007fae:	4b35      	ldr	r3, [pc, #212]	; (8008084 <Standard_ClearFeature+0xd8>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007fb4:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8007fb8:	d003      	beq.n	8007fc2 <Standard_ClearFeature+0x16>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
    return USB_SUCCESS;
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007fba:	2802      	cmp	r0, #2
 8007fbc:	d006      	beq.n	8007fcc <Standard_ClearFeature+0x20>
    }
    pUser_Standard_Requests->User_ClearFeature();
    return USB_SUCCESS;
  }

  return USB_UNSUPPORT;
 8007fbe:	2002      	movs	r0, #2
}
 8007fc0:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8007fc2:	7a59      	ldrb	r1, [r3, #9]
 8007fc4:	f021 0220 	bic.w	r2, r1, #32
 8007fc8:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8007fca:	bd38      	pop	{r3, r4, r5, pc}
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8007fcc:	885a      	ldrh	r2, [r3, #2]
 8007fce:	2a00      	cmp	r2, #0
 8007fd0:	d1f6      	bne.n	8007fc0 <Standard_ClearFeature+0x14>
        || (pInformation->USBwIndex1 != 0))
 8007fd2:	7919      	ldrb	r1, [r3, #4]
 8007fd4:	2900      	cmp	r1, #0
 8007fd6:	d1f3      	bne.n	8007fc0 <Standard_ClearFeature+0x14>
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8007fd8:	795a      	ldrb	r2, [r3, #5]
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
 8007fda:	482b      	ldr	r0, [pc, #172]	; (8008088 <Standard_ClearFeature+0xdc>)
 8007fdc:	6804      	ldr	r4, [r0, #0]
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8007fde:	f022 0080 	bic.w	r0, r2, #128	; 0x80

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007fe2:	0081      	lsls	r1, r0, #2
 8007fe4:	f101 4c80 	add.w	ip, r1, #1073741824	; 0x40000000
 8007fe8:	f50c 45b8 	add.w	r5, ip, #23552	; 0x5c00
 8007fec:	682d      	ldr	r5, [r5, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007fee:	7824      	ldrb	r4, [r4, #0]
    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8007ff0:	f012 0f80 	tst.w	r2, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007ff4:	bf14      	ite	ne
 8007ff6:	f005 0530 	andne.w	r5, r5, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8007ffa:	f405 5540 	andeq.w	r5, r5, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007ffe:	42a0      	cmp	r0, r4
 8008000:	d301      	bcc.n	8008006 <Standard_ClearFeature+0x5a>
        || (pInformation->Current_Configuration == 0))
    {
      return USB_UNSUPPORT;
 8008002:	2002      	movs	r0, #2
 8008004:	bd38      	pop	{r3, r4, r5, pc}
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8008006:	2d00      	cmp	r5, #0
 8008008:	d0fb      	beq.n	8008002 <Standard_ClearFeature+0x56>
        || (pInformation->Current_Configuration == 0))
 800800a:	7a9b      	ldrb	r3, [r3, #10]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d0f8      	beq.n	8008002 <Standard_ClearFeature+0x56>
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8008010:	0613      	lsls	r3, r2, #24
 8008012:	d50f      	bpl.n	8008034 <Standard_ClearFeature+0x88>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8008014:	f101 4c80 	add.w	ip, r1, #1073741824	; 0x40000000
 8008018:	f50c 4eb8 	add.w	lr, ip, #23552	; 0x5c00
 800801c:	f8de 1000 	ldr.w	r1, [lr]
 8008020:	f001 0230 	and.w	r2, r1, #48	; 0x30
 8008024:	2a10      	cmp	r2, #16
 8008026:	d01f      	beq.n	8008068 <Standard_ClearFeature+0xbc>
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8008028:	4918      	ldr	r1, [pc, #96]	; (800808c <Standard_ClearFeature+0xe0>)
 800802a:	680a      	ldr	r2, [r1, #0]
 800802c:	6950      	ldr	r0, [r2, #20]
 800802e:	4780      	blx	r0
    return USB_SUCCESS;
 8008030:	2000      	movs	r0, #0
 8008032:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8008034:	f101 4480 	add.w	r4, r1, #1073741824	; 0x40000000
 8008038:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
 800803c:	6822      	ldr	r2, [r4, #0]
 800803e:	f402 5340 	and.w	r3, r2, #12288	; 0x3000
 8008042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008046:	d1ef      	bne.n	8008028 <Standard_ClearFeature+0x7c>
      {
        if (Related_Endpoint == ENDP0)
 8008048:	b9b8      	cbnz	r0, 800807a <Standard_ClearFeature+0xce>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
 800804a:	4b11      	ldr	r3, [pc, #68]	; (8008090 <Standard_ClearFeature+0xe4>)
 800804c:	6819      	ldr	r1, [r3, #0]
 800804e:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 8008052:	f000 ff81 	bl	8008f58 <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	f64b 718f 	movw	r1, #49039	; 0xbf8f
 800805c:	ea03 0201 	and.w	r2, r3, r1
 8008060:	f482 5040 	eor.w	r0, r2, #12288	; 0x3000
 8008064:	6020      	str	r0, [r4, #0]
 8008066:	e7df      	b.n	8008028 <Standard_ClearFeature+0x7c>
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
      {
        ClearDTOG_TX(Related_Endpoint);
 8008068:	b2c4      	uxtb	r4, r0
 800806a:	4620      	mov	r0, r4
 800806c:	f000 fed8 	bl	8008e20 <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8008070:	4620      	mov	r0, r4
 8008072:	2130      	movs	r1, #48	; 0x30
 8008074:	f000 fda8 	bl	8008bc8 <SetEPTxStatus>
 8008078:	e7d6      	b.n	8008028 <Standard_ClearFeature+0x7c>
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 800807a:	b2c0      	uxtb	r0, r0
 800807c:	f000 febe 	bl	8008dfc <ClearDTOG_RX>
 8008080:	e7e9      	b.n	8008056 <Standard_ClearFeature+0xaa>
 8008082:	bf00      	nop
 8008084:	20000910 	.word	0x20000910
 8008088:	2000013c 	.word	0x2000013c
 800808c:	2000090c 	.word	0x2000090c
 8008090:	20000134 	.word	0x20000134

08008094 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8008094:	b538      	push	{r3, r4, r5, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t   Status;

  wIndex0 = pInformation->USBwIndex0;
 8008096:	4b1e      	ldr	r3, [pc, #120]	; (8008110 <Standard_SetEndPointFeature+0x7c>)
 8008098:	6819      	ldr	r1, [r3, #0]
 800809a:	794b      	ldrb	r3, [r1, #5]
  rEP = wIndex0 & ~0x80;
 800809c:	f023 0280 	bic.w	r2, r3, #128	; 0x80

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 80080a0:	0090      	lsls	r0, r2, #2
 80080a2:	f100 4580 	add.w	r5, r0, #1073741824	; 0x40000000
 80080a6:	f505 44b8 	add.w	r4, r5, #23552	; 0x5c00

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 80080aa:	061d      	lsls	r5, r3, #24
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 80080ac:	bf56      	itet	pl
 80080ae:	6824      	ldrpl	r4, [r4, #0]

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 80080b0:	6825      	ldrmi	r5, [r4, #0]
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 80080b2:	f404 5540 	andpl.w	r5, r4, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 80080b6:	4c17      	ldr	r4, [pc, #92]	; (8008114 <Standard_SetEndPointFeature+0x80>)

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 80080b8:	bf48      	it	mi
 80080ba:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 80080be:	6824      	ldr	r4, [r4, #0]
 80080c0:	7824      	ldrb	r4, [r4, #0]
 80080c2:	42a2      	cmp	r2, r4
 80080c4:	d301      	bcc.n	80080ca <Standard_SetEndPointFeature+0x36>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 80080c6:	2002      	movs	r0, #2
 80080c8:	bd38      	pop	{r3, r4, r5, pc}
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
 80080ca:	884a      	ldrh	r2, [r1, #2]
 80080cc:	2a00      	cmp	r2, #0
 80080ce:	d1fa      	bne.n	80080c6 <Standard_SetEndPointFeature+0x32>
 80080d0:	2d00      	cmp	r5, #0
 80080d2:	d0f8      	beq.n	80080c6 <Standard_SetEndPointFeature+0x32>
      || pInformation->Current_Configuration == 0)
 80080d4:	7a89      	ldrb	r1, [r1, #10]
 80080d6:	b909      	cbnz	r1, 80080dc <Standard_SetEndPointFeature+0x48>
  {
    return USB_UNSUPPORT;
 80080d8:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 80080da:	bd38      	pop	{r3, r4, r5, pc}
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80080dc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80080e0:	f500 42b8 	add.w	r2, r0, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 80080e4:	061b      	lsls	r3, r3, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80080e6:	6811      	ldr	r1, [r2, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 80080e8:	d50b      	bpl.n	8008102 <Standard_SetEndPointFeature+0x6e>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80080ea:	f648 70bf 	movw	r0, #36799	; 0x8fbf
 80080ee:	4001      	ands	r1, r0
 80080f0:	f081 0310 	eor.w	r3, r1, #16
 80080f4:	6013      	str	r3, [r2, #0]
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 80080f6:	4908      	ldr	r1, [pc, #32]	; (8008118 <Standard_SetEndPointFeature+0x84>)
 80080f8:	680b      	ldr	r3, [r1, #0]
 80080fa:	699a      	ldr	r2, [r3, #24]
 80080fc:	4790      	blx	r2
  return USB_SUCCESS;
 80080fe:	2000      	movs	r0, #0
 8008100:	bd38      	pop	{r3, r4, r5, pc}
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8008102:	f64b 708f 	movw	r0, #49039	; 0xbf8f
 8008106:	4001      	ands	r1, r0
 8008108:	f481 5380 	eor.w	r3, r1, #4096	; 0x1000
 800810c:	6013      	str	r3, [r2, #0]
 800810e:	e7f2      	b.n	80080f6 <Standard_SetEndPointFeature+0x62>
 8008110:	20000910 	.word	0x20000910
 8008114:	2000013c 	.word	0x2000013c
 8008118:	2000090c 	.word	0x2000090c

0800811c <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 800811c:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 800811e:	f640 1e10 	movw	lr, #2320	; 0x910
 8008122:	f2c2 0e00 	movt	lr, #8192	; 0x2000
 8008126:	f8de 2000 	ldr.w	r2, [lr]
  pUser_Standard_Requests->User_SetDeviceFeature();
 800812a:	f640 1c0c 	movw	ip, #2316	; 0x90c
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 800812e:	7a53      	ldrb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8008130:	f2c2 0c00 	movt	ip, #8192	; 0x2000
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8008134:	f043 0120 	orr.w	r1, r3, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 8008138:	f8dc 0000 	ldr.w	r0, [ip]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 800813c:	7251      	strb	r1, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 800813e:	69c3      	ldr	r3, [r0, #28]
 8008140:	4798      	blx	r3
  return USB_SUCCESS;
}
 8008142:	2000      	movs	r0, #0
 8008144:	bd08      	pop	{r3, pc}
 8008146:	bf00      	nop

08008148 <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8008148:	4b05      	ldr	r3, [pc, #20]	; (8008160 <Standard_GetDescriptorData+0x18>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	8a5a      	ldrh	r2, [r3, #18]
  if (Length == 0)
 800814e:	b110      	cbz	r0, 8008156 <Standard_GetDescriptorData+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
    return 0;
  }

  return pDesc->Descriptor + wOffset;
 8008150:	6808      	ldr	r0, [r1, #0]
 8008152:	1880      	adds	r0, r0, r2
}
 8008154:	4770      	bx	lr
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8008156:	8889      	ldrh	r1, [r1, #4]
 8008158:	1a8a      	subs	r2, r1, r2
 800815a:	821a      	strh	r2, [r3, #16]
    return 0;
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	20000910 	.word	0x20000910

08008164 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 8008164:	b508      	push	{r3, lr}
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8008166:	4a0d      	ldr	r2, [pc, #52]	; (800819c <Post0_Process+0x38>)
 8008168:	2000      	movs	r0, #0
 800816a:	6811      	ldr	r1, [r2, #0]
 800816c:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 8008170:	f000 fef2 	bl	8008f58 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8008174:	480a      	ldr	r0, [pc, #40]	; (80081a0 <Post0_Process+0x3c>)
 8008176:	6803      	ldr	r3, [r0, #0]
 8008178:	7a18      	ldrb	r0, [r3, #8]
 800817a:	2808      	cmp	r0, #8
 800817c:	d107      	bne.n	800818e <Post0_Process+0x2a>
  {
    vSetEPRxStatus(EP_RX_STALL);
 800817e:	4a09      	ldr	r2, [pc, #36]	; (80081a4 <Post0_Process+0x40>)
    vSetEPTxStatus(EP_TX_STALL);
 8008180:	4b09      	ldr	r3, [pc, #36]	; (80081a8 <Post0_Process+0x44>)
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 8008182:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
    vSetEPTxStatus(EP_TX_STALL);
 8008186:	2110      	movs	r1, #16
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 8008188:	f8a2 c000 	strh.w	ip, [r2]
    vSetEPTxStatus(EP_TX_STALL);
 800818c:	8019      	strh	r1, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
 800818e:	f1a0 0009 	sub.w	r0, r0, #9
 8008192:	f1d0 0e00 	rsbs	lr, r0, #0
 8008196:	eb4e 0000 	adc.w	r0, lr, r0
}
 800819a:	bd08      	pop	{r3, pc}
 800819c:	20000134 	.word	0x20000134
 80081a0:	20000910 	.word	0x20000910
 80081a4:	20000916 	.word	0x20000916
 80081a8:	20000918 	.word	0x20000918

080081ac <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 80081ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 80081ae:	4d2e      	ldr	r5, [pc, #184]	; (8008268 <Out0_Process+0xbc>)
 80081b0:	682c      	ldr	r4, [r5, #0]
 80081b2:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 80081b4:	2b03      	cmp	r3, #3
 80081b6:	d008      	beq.n	80081ca <Out0_Process+0x1e>
 80081b8:	2b05      	cmp	r3, #5
 80081ba:	d006      	beq.n	80081ca <Out0_Process+0x1e>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
 80081bc:	2b07      	cmp	r3, #7
 80081be:	d049      	beq.n	8008254 <Out0_Process+0xa8>
 80081c0:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80081c2:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 80081c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80081c8:	e7cc      	b.n	8008164 <Post0_Process>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 80081ca:	69a3      	ldr	r3, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 80081cc:	8a22      	ldrh	r2, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 80081ce:	b1b3      	cbz	r3, 80081fe <Out0_Process+0x52>
 80081d0:	b31a      	cbz	r2, 800821a <Out0_Process+0x6e>
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 80081d2:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80081d4:	4296      	cmp	r6, r2
 80081d6:	bf28      	it	cs
 80081d8:	4616      	movcs	r6, r2
 80081da:	4630      	mov	r0, r6
 80081dc:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 80081de:	8a21      	ldrh	r1, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80081e0:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 80081e2:	8a60      	ldrh	r0, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 80081e4:	1b8a      	subs	r2, r1, r6
    pEPinfo->Usb_rOffset += Length;
 80081e6:	1833      	adds	r3, r6, r0
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 80081e8:	8222      	strh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80081ea:	8263      	strh	r3, [r4, #18]

    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80081ec:	2000      	movs	r0, #0
 80081ee:	f000 fe7b 	bl	8008ee8 <GetEPRxAddr>
 80081f2:	4632      	mov	r2, r6
 80081f4:	4601      	mov	r1, r0
 80081f6:	4638      	mov	r0, r7
 80081f8:	f000 fc54 	bl	8008aa4 <PMAToUserBufferCopy>
 80081fc:	8a22      	ldrh	r2, [r4, #16]
  }

  if (pEPinfo->Usb_rLength != 0)
 80081fe:	b162      	cbz	r2, 800821a <Out0_Process+0x6e>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8008200:	4a1a      	ldr	r2, [pc, #104]	; (800826c <Out0_Process+0xc0>)
    SetEPTxCount(ENDP0, 0);
 8008202:	2000      	movs	r0, #0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8008204:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8008208:	4601      	mov	r1, r0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800820a:	f8a2 c000 	strh.w	ip, [r2]
    SetEPTxCount(ENDP0, 0);
 800820e:	f000 fe7d 	bl	8008f0c <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8008212:	4b17      	ldr	r3, [pc, #92]	; (8008270 <Out0_Process+0xc4>)
 8008214:	2030      	movs	r0, #48	; 0x30
 8008216:	8a22      	ldrh	r2, [r4, #16]
 8008218:	8018      	strh	r0, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800821a:	8aa1      	ldrh	r1, [r4, #20]
  {
    pInformation->ControlState = OUT_DATA;
 800821c:	682c      	ldr	r4, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800821e:	4291      	cmp	r1, r2
 8008220:	d915      	bls.n	800824e <Out0_Process+0xa2>
  {
    pInformation->ControlState = OUT_DATA;
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8008222:	b9f2      	cbnz	r2, 8008262 <Out0_Process+0xb6>
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8008224:	2306      	movs	r3, #6
      USB_StatusIn();
 8008226:	f645 4050 	movw	r0, #23632	; 0x5c50
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 800822a:	7223      	strb	r3, [r4, #8]
      USB_StatusIn();
 800822c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8008230:	6801      	ldr	r1, [r0, #0]
 8008232:	f243 0c02 	movw	ip, #12290	; 0x3002
 8008236:	b28b      	uxth	r3, r1
 8008238:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 800823c:	eb03 000c 	add.w	r0, r3, ip
 8008240:	0041      	lsls	r1, r0, #1
 8008242:	4b0b      	ldr	r3, [pc, #44]	; (8008270 <Out0_Process+0xc4>)
 8008244:	600a      	str	r2, [r1, #0]
 8008246:	2030      	movs	r0, #48	; 0x30
 8008248:	8018      	strh	r0, [r3, #0]
 800824a:	7a23      	ldrb	r3, [r4, #8]
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 800824c:	e7b9      	b.n	80081c2 <Out0_Process+0x16>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
  {
    pInformation->ControlState = OUT_DATA;
 800824e:	2303      	movs	r3, #3
 8008250:	7223      	strb	r3, [r4, #8]
 8008252:	e7b6      	b.n	80081c2 <Out0_Process+0x16>
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
  {
    (*pProperty->Process_Status_OUT)();
 8008254:	4907      	ldr	r1, [pc, #28]	; (8008274 <Out0_Process+0xc8>)
 8008256:	680a      	ldr	r2, [r1, #0]
 8008258:	68d4      	ldr	r4, [r2, #12]
 800825a:	47a0      	blx	r4
 800825c:	682c      	ldr	r4, [r5, #0]
 800825e:	2308      	movs	r3, #8
 8008260:	e7af      	b.n	80081c2 <Out0_Process+0x16>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8008262:	2305      	movs	r3, #5
 8008264:	7223      	strb	r3, [r4, #8]
 8008266:	e7ac      	b.n	80081c2 <Out0_Process+0x16>
 8008268:	20000910 	.word	0x20000910
 800826c:	20000916 	.word	0x20000916
 8008270:	20000918 	.word	0x20000918
 8008274:	20000900 	.word	0x20000900

08008278 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8008278:	b570      	push	{r4, r5, r6, lr}
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800827a:	f645 4650 	movw	r6, #23632	; 0x5c50

  if (pInformation->ControlState != PAUSE)
 800827e:	4c99      	ldr	r4, [pc, #612]	; (80084e4 <Setup0_Process+0x26c>)
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8008280:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8008284:	6832      	ldr	r2, [r6, #0]

  if (pInformation->ControlState != PAUSE)
 8008286:	6826      	ldr	r6, [r4, #0]
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8008288:	f243 0104 	movw	r1, #12292	; 0x3004
 800828c:	b295      	uxth	r5, r2
 800828e:	f2c2 0100 	movt	r1, #8192	; 0x2000

  if (pInformation->ControlState != PAUSE)
 8008292:	7a32      	ldrb	r2, [r6, #8]
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8008294:	1868      	adds	r0, r5, r1
 8008296:	0043      	lsls	r3, r0, #1

  if (pInformation->ControlState != PAUSE)
 8008298:	2a09      	cmp	r2, #9
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 800829a:	b082      	sub	sp, #8
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800829c:	681d      	ldr	r5, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 800829e:	d043      	beq.n	8008328 <Setup0_Process+0xb0>
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 80082a0:	fa1f fe85 	uxth.w	lr, r5
 80082a4:	f10e 5c00 	add.w	ip, lr, #536870912	; 0x20000000
 80082a8:	f50c 5140 	add.w	r1, ip, #12288	; 0x3000
 80082ac:	004d      	lsls	r5, r1, #1

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 80082ae:	7828      	ldrb	r0, [r5, #0]
 80082b0:	7030      	strb	r0, [r6, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 80082b2:	786b      	ldrb	r3, [r5, #1]
 80082b4:	7073      	strb	r3, [r6, #1]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 80082b6:	88a8      	ldrh	r0, [r5, #4]
 80082b8:	f001 f858 	bl	800936c <ByteSwap>
 80082bc:	8070      	strh	r0, [r6, #2]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 80082be:	8928      	ldrh	r0, [r5, #8]
 80082c0:	6826      	ldr	r6, [r4, #0]
 80082c2:	f001 f853 	bl	800936c <ByteSwap>
 80082c6:	80b0      	strh	r0, [r6, #4]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 80082c8:	89ab      	ldrh	r3, [r5, #12]
 80082ca:	6826      	ldr	r6, [r4, #0]
  }

  pInformation->ControlState = SETTING_UP;
 80082cc:	2201      	movs	r2, #1
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 80082ce:	80f3      	strh	r3, [r6, #6]
  }

  pInformation->ControlState = SETTING_UP;
 80082d0:	7232      	strb	r2, [r6, #8]
  if (pInformation->USBwLength == 0)
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d02d      	beq.n	8008332 <Setup0_Process+0xba>
*******************************************************************************/
void Data_Setup0(void)
{
  uint8_t *(*CopyRoutine)(uint16_t);
  RESULT Result;
  uint32_t Request_No = pInformation->USBbRequest;
 80082d6:	7871      	ldrb	r1, [r6, #1]


  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
 80082d8:	2906      	cmp	r1, #6
 80082da:	f000 808d 	beq.w	80083f8 <Setup0_Process+0x180>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 80082de:	2900      	cmp	r1, #0
 80082e0:	d161      	bne.n	80083a6 <Setup0_Process+0x12e>
 80082e2:	8875      	ldrh	r5, [r6, #2]
 80082e4:	2d00      	cmp	r5, #0
 80082e6:	f000 809a 	beq.w	800841e <Setup0_Process+0x1a6>
 80082ea:	4d7f      	ldr	r5, [pc, #508]	; (80084e8 <Setup0_Process+0x270>)
    (*CopyRoutine)(0);
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 80082ec:	682b      	ldr	r3, [r5, #0]
 80082ee:	4608      	mov	r0, r1
 80082f0:	691d      	ldr	r5, [r3, #16]
 80082f2:	47a8      	blx	r5
    if (Result == USB_NOT_READY)
 80082f4:	2803      	cmp	r0, #3
    (*CopyRoutine)(0);
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 80082f6:	4605      	mov	r5, r0
    if (Result == USB_NOT_READY)
 80082f8:	f000 80ea 	beq.w	80084d0 <Setup0_Process+0x258>
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80082fc:	6823      	ldr	r3, [r4, #0]
 80082fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8008302:	8a1a      	ldrh	r2, [r3, #16]
 8008304:	4282      	cmp	r2, r0
 8008306:	d061      	beq.n	80083cc <Setup0_Process+0x154>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8008308:	2d02      	cmp	r5, #2
 800830a:	d046      	beq.n	800839a <Setup0_Process+0x122>
 800830c:	2a00      	cmp	r2, #0
 800830e:	d044      	beq.n	800839a <Setup0_Process+0x122>
    pInformation->ControlState = STALLED;
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8008310:	f993 0000 	ldrsb.w	r0, [r3]
 8008314:	2800      	cmp	r0, #0
 8008316:	f2c0 80b9 	blt.w	800848c <Setup0_Process+0x214>
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800831a:	2003      	movs	r0, #3
 800831c:	7218      	strb	r0, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 800831e:	4b73      	ldr	r3, [pc, #460]	; (80084ec <Setup0_Process+0x274>)
 8008320:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8008324:	8019      	strh	r1, [r3, #0]
 8008326:	e03a      	b.n	800839e <Setup0_Process+0x126>
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */

  if (pInformation->ControlState != PAUSE)
 8008328:	88f3      	ldrh	r3, [r6, #6]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 800832a:	2201      	movs	r2, #1
 800832c:	7232      	strb	r2, [r6, #8]
  if (pInformation->USBwLength == 0)
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1d1      	bne.n	80082d6 <Setup0_Process+0x5e>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8008332:	7833      	ldrb	r3, [r6, #0]
* Return         : None.
*******************************************************************************/
void NoData_Setup0(void)
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
 8008334:	7875      	ldrb	r5, [r6, #1]
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8008336:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 800833a:	d14a      	bne.n	80083d2 <Setup0_Process+0x15a>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 800833c:	2d09      	cmp	r5, #9
 800833e:	f000 8111 	beq.w	8008564 <Setup0_Process+0x2ec>
    {
      Result = Standard_SetConfiguration();
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8008342:	2d05      	cmp	r5, #5
 8008344:	f000 80de 	beq.w	8008504 <Setup0_Process+0x28c>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8008348:	2d03      	cmp	r5, #3
 800834a:	f000 80f6 	beq.w	800853a <Setup0_Process+0x2c2>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 800834e:	2d01      	cmp	r5, #1
 8008350:	d144      	bne.n	80083dc <Setup0_Process+0x164>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8008352:	78f1      	ldrb	r1, [r6, #3]
 8008354:	2901      	cmp	r1, #1
 8008356:	d141      	bne.n	80083dc <Setup0_Process+0x164>
          && pInformation->USBwIndex == 0
 8008358:	88b2      	ldrh	r2, [r6, #4]
 800835a:	2a00      	cmp	r2, #0
 800835c:	d13e      	bne.n	80083dc <Setup0_Process+0x164>
          && ValBit(pInformation->Current_Feature, 5))
 800835e:	7a76      	ldrb	r6, [r6, #9]
 8008360:	06b2      	lsls	r2, r6, #26
 8008362:	d53b      	bpl.n	80083dc <Setup0_Process+0x164>
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
    {
      Result = Standard_ClearFeature();
 8008364:	f7ff fe22 	bl	8007fac <Standard_ClearFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8008368:	2800      	cmp	r0, #0
 800836a:	d137      	bne.n	80083dc <Setup0_Process+0x164>
 800836c:	6826      	ldr	r6, [r4, #0]
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 800836e:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008372:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	f243 0102 	movw	r1, #12290	; 0x3002
 800837c:	fa1f fc82 	uxth.w	ip, r2
 8008380:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008384:	eb0c 0001 	add.w	r0, ip, r1
 8008388:	0043      	lsls	r3, r0, #1
 800838a:	2200      	movs	r2, #0
 800838c:	4958      	ldr	r1, [pc, #352]	; (80084f0 <Setup0_Process+0x278>)
 800838e:	601a      	str	r2, [r3, #0]
 8008390:	2030      	movs	r0, #48	; 0x30
 8008392:	2306      	movs	r3, #6
 8008394:	8008      	strh	r0, [r1, #0]

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8008396:	7233      	strb	r3, [r6, #8]
 8008398:	e001      	b.n	800839e <Setup0_Process+0x126>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 800839a:	2108      	movs	r1, #8
 800839c:	7219      	strb	r1, [r3, #8]
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
}
 800839e:	b002      	add	sp, #8
 80083a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80083a4:	e6de      	b.n	8008164 <Post0_Process>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 80083a6:	2908      	cmp	r1, #8
 80083a8:	d14c      	bne.n	8008444 <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80083aa:	f896 e000 	ldrb.w	lr, [r6]
 80083ae:	ea5f 634e 	movs.w	r3, lr, lsl #25
 80083b2:	d19a      	bne.n	80082ea <Setup0_Process+0x72>
    {
      CopyRoutine = Standard_GetConfiguration;
 80083b4:	4b4f      	ldr	r3, [pc, #316]	; (80084f4 <Setup0_Process+0x27c>)

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80083b6:	2500      	movs	r5, #0
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80083b8:	61b3      	str	r3, [r6, #24]

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80083ba:	8275      	strh	r5, [r6, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 80083bc:	4628      	mov	r0, r5
 80083be:	4798      	blx	r3
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80083c0:	6823      	ldr	r3, [r4, #0]
 80083c2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80083c6:	8a1a      	ldrh	r2, [r3, #16]
 80083c8:	4282      	cmp	r2, r0
 80083ca:	d19d      	bne.n	8008308 <Setup0_Process+0x90>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 80083cc:	2209      	movs	r2, #9
 80083ce:	721a      	strb	r2, [r3, #8]
 80083d0:	e7e5      	b.n	800839e <Setup0_Process+0x126>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d070      	beq.n	80084b8 <Setup0_Process+0x240>
      Result = Standard_SetInterface();
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	f000 80a6 	beq.w	8008528 <Setup0_Process+0x2b0>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 80083dc:	4a42      	ldr	r2, [pc, #264]	; (80084e8 <Setup0_Process+0x270>)
 80083de:	4628      	mov	r0, r5
 80083e0:	6811      	ldr	r1, [r2, #0]
 80083e2:	694b      	ldr	r3, [r1, #20]
 80083e4:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80083e6:	2803      	cmp	r0, #3
 80083e8:	6826      	ldr	r6, [r4, #0]
 80083ea:	f000 80c4 	beq.w	8008576 <Setup0_Process+0x2fe>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 80083ee:	2800      	cmp	r0, #0
 80083f0:	d0bd      	beq.n	800836e <Setup0_Process+0xf6>
    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
 80083f2:	2308      	movs	r3, #8
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 80083f4:	7233      	strb	r3, [r6, #8]
 80083f6:	e7d2      	b.n	800839e <Setup0_Process+0x126>
  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80083f8:	7835      	ldrb	r5, [r6, #0]
 80083fa:	066b      	lsls	r3, r5, #25
 80083fc:	f47f af75 	bne.w	80082ea <Setup0_Process+0x72>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 8008400:	78b3      	ldrb	r3, [r6, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8008402:	4d39      	ldr	r5, [pc, #228]	; (80084e8 <Setup0_Process+0x270>)
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
 8008404:	2b01      	cmp	r3, #1
 8008406:	f000 80b0 	beq.w	800856a <Setup0_Process+0x2f2>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 800840a:	2b02      	cmp	r3, #2
 800840c:	d064      	beq.n	80084d8 <Setup0_Process+0x260>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 800840e:	2b03      	cmp	r3, #3
 8008410:	f47f af6c 	bne.w	80082ec <Setup0_Process+0x74>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8008414:	682b      	ldr	r3, [r5, #0]
 8008416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1cc      	bne.n	80083b6 <Setup0_Process+0x13e>
 800841c:	e766      	b.n	80082ec <Setup0_Process+0x74>
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 800841e:	6872      	ldr	r2, [r6, #4]
 8008420:	f422 407f 	bic.w	r0, r2, #65280	; 0xff00
 8008424:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
 8008428:	f47f af5f 	bne.w	80082ea <Setup0_Process+0x72>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800842c:	f896 e000 	ldrb.w	lr, [r6]
 8008430:	f01e 037f 	ands.w	r3, lr, #127	; 0x7f
 8008434:	f040 80a2 	bne.w	800857c <Setup0_Process+0x304>
        && (pInformation->USBwIndex == 0))
 8008438:	88b3      	ldrh	r3, [r6, #4]
 800843a:	2b00      	cmp	r3, #0
 800843c:	f47f af55 	bne.w	80082ea <Setup0_Process+0x72>
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
          && (Status != 0))
      {
        CopyRoutine = Standard_GetStatus;
 8008440:	4b2d      	ldr	r3, [pc, #180]	; (80084f8 <Setup0_Process+0x280>)
 8008442:	e7b8      	b.n	80083b6 <Setup0_Process+0x13e>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8008444:	290a      	cmp	r1, #10
 8008446:	f47f af50 	bne.w	80082ea <Setup0_Process+0x72>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800844a:	7832      	ldrb	r2, [r6, #0]
 800844c:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8008450:	2b01      	cmp	r3, #1
 8008452:	f47f af4a 	bne.w	80082ea <Setup0_Process+0x72>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8008456:	7ab5      	ldrb	r5, [r6, #10]
 8008458:	2d00      	cmp	r5, #0
 800845a:	f43f af46 	beq.w	80082ea <Setup0_Process+0x72>
 800845e:	8872      	ldrh	r2, [r6, #2]
 8008460:	2a00      	cmp	r2, #0
 8008462:	f47f af42 	bne.w	80082ea <Setup0_Process+0x72>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8008466:	6873      	ldr	r3, [r6, #4]
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8008468:	4d1f      	ldr	r5, [pc, #124]	; (80084e8 <Setup0_Process+0x270>)
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 800846a:	f423 407f 	bic.w	r0, r3, #65280	; 0xff00
 800846e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8008472:	f47f af3b 	bne.w	80082ec <Setup0_Process+0x74>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8008476:	6829      	ldr	r1, [r5, #0]
 8008478:	7970      	ldrb	r0, [r6, #5]
 800847a:	698b      	ldr	r3, [r1, #24]
 800847c:	4611      	mov	r1, r2
 800847e:	4798      	blx	r3
 8008480:	2800      	cmp	r0, #0
 8008482:	f040 80be 	bne.w	8008602 <Setup0_Process+0x38a>
 8008486:	6826      	ldr	r6, [r4, #0]
    {
      CopyRoutine = Standard_GetInterface;
 8008488:	4b1c      	ldr	r3, [pc, #112]	; (80084fc <Setup0_Process+0x284>)
 800848a:	e794      	b.n	80083b6 <Setup0_Process+0x13e>


  if (ValBit(pInformation->USBbmRequestType, 7))
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 800848c:	88d9      	ldrh	r1, [r3, #6]
 800848e:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8008490:	9801      	ldr	r0, [sp, #4]
 8008492:	4282      	cmp	r2, r0
 8008494:	d815      	bhi.n	80084c2 <Setup0_Process+0x24a>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8008496:	428a      	cmp	r2, r1
 8008498:	f080 8096 	bcs.w	80085c8 <Setup0_Process+0x350>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 800849c:	4912      	ldr	r1, [pc, #72]	; (80084e8 <Setup0_Process+0x270>)
 800849e:	6808      	ldr	r0, [r1, #0]
 80084a0:	f890 102c 	ldrb.w	r1, [r0, #44]	; 0x2c
 80084a4:	428a      	cmp	r2, r1
 80084a6:	f080 8094 	bcs.w	80085d2 <Setup0_Process+0x35a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 80084aa:	4a15      	ldr	r2, [pc, #84]	; (8008500 <Setup0_Process+0x288>)
 80084ac:	2000      	movs	r0, #0
 80084ae:	7010      	strb	r0, [r2, #0]
      {
        Data_Mul_MaxPacketSize = TRUE;
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 80084b0:	8299      	strh	r1, [r3, #20]
    DataStageIn();
 80084b2:	f7ff fcd7 	bl	8007e64 <DataStageIn>
 80084b6:	e772      	b.n	800839e <Setup0_Process+0x126>

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 80084b8:	2d0b      	cmp	r5, #11
 80084ba:	d18f      	bne.n	80083dc <Setup0_Process+0x164>
    {
      Result = Standard_SetInterface();
 80084bc:	f7ff fd4e 	bl	8007f5c <Standard_SetInterface>
 80084c0:	e752      	b.n	8008368 <Setup0_Process+0xf0>
    __IO uint32_t wLength = pInformation->USBwLength;
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 80084c2:	4809      	ldr	r0, [pc, #36]	; (80084e8 <Setup0_Process+0x270>)
 80084c4:	9901      	ldr	r1, [sp, #4]
 80084c6:	6802      	ldr	r2, [r0, #0]
 80084c8:	8219      	strh	r1, [r3, #16]
 80084ca:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 80084ce:	e7ef      	b.n	80084b0 <Setup0_Process+0x238>
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
    if (Result == USB_NOT_READY)
    {
      pInformation->ControlState = PAUSE;
 80084d0:	6821      	ldr	r1, [r4, #0]
 80084d2:	2009      	movs	r0, #9
 80084d4:	7208      	strb	r0, [r1, #8]
 80084d6:	e762      	b.n	800839e <Setup0_Process+0x126>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 80084d8:	682a      	ldr	r2, [r5, #0]
 80084da:	6a13      	ldr	r3, [r2, #32]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f47f af6a 	bne.w	80083b6 <Setup0_Process+0x13e>
 80084e2:	e703      	b.n	80082ec <Setup0_Process+0x74>
 80084e4:	20000910 	.word	0x20000910
 80084e8:	20000900 	.word	0x20000900
 80084ec:	20000916 	.word	0x20000916
 80084f0:	20000918 	.word	0x20000918
 80084f4:	08007d89 	.word	0x08007d89
 80084f8:	08007dd9 	.word	0x08007dd9
 80084fc:	08007db1 	.word	0x08007db1
 8008500:	20000518 	.word	0x20000518
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8008504:	f996 0003 	ldrsb.w	r0, [r6, #3]
 8008508:	2800      	cmp	r0, #0
 800850a:	f6ff af72 	blt.w	80083f2 <Setup0_Process+0x17a>
 800850e:	78b1      	ldrb	r1, [r6, #2]
 8008510:	2900      	cmp	r1, #0
 8008512:	f47f af6e 	bne.w	80083f2 <Setup0_Process+0x17a>
          || (pInformation->USBwIndex != 0)
 8008516:	88b2      	ldrh	r2, [r6, #4]
 8008518:	2a00      	cmp	r2, #0
 800851a:	f47f af6a 	bne.w	80083f2 <Setup0_Process+0x17a>
          || (pInformation->Current_Configuration != 0))
 800851e:	7ab3      	ldrb	r3, [r6, #10]
 8008520:	2b00      	cmp	r3, #0
 8008522:	f43f af24 	beq.w	800836e <Setup0_Process+0xf6>
 8008526:	e764      	b.n	80083f2 <Setup0_Process+0x17a>

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8008528:	2d01      	cmp	r5, #1
 800852a:	f43f af1b 	beq.w	8008364 <Setup0_Process+0xec>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 800852e:	2d03      	cmp	r5, #3
 8008530:	f47f af54 	bne.w	80083dc <Setup0_Process+0x164>
    {
      Result = Standard_SetEndPointFeature();
 8008534:	f7ff fdae 	bl	8008094 <Standard_SetEndPointFeature>
 8008538:	e716      	b.n	8008368 <Setup0_Process+0xf0>
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 800853a:	78f0      	ldrb	r0, [r6, #3]
 800853c:	2801      	cmp	r0, #1
 800853e:	f47f af4d 	bne.w	80083dc <Setup0_Process+0x164>
          && (pInformation->USBwIndex == 0)
 8008542:	88b1      	ldrh	r1, [r6, #4]
 8008544:	2900      	cmp	r1, #0
 8008546:	f47f af49 	bne.w	80083dc <Setup0_Process+0x164>
          && (ValBit(pInformation->Current_Feature, 5)))
 800854a:	7a73      	ldrb	r3, [r6, #9]
 800854c:	0699      	lsls	r1, r3, #26
 800854e:	f57f af45 	bpl.w	80083dc <Setup0_Process+0x164>
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
  pUser_Standard_Requests->User_SetDeviceFeature();
 8008552:	482d      	ldr	r0, [pc, #180]	; (8008608 <Setup0_Process+0x390>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8008554:	f043 0320 	orr.w	r3, r3, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 8008558:	6802      	ldr	r2, [r0, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 800855a:	7273      	strb	r3, [r6, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 800855c:	69d6      	ldr	r6, [r2, #28]
 800855e:	47b0      	blx	r6
 8008560:	6826      	ldr	r6, [r4, #0]
 8008562:	e704      	b.n	800836e <Setup0_Process+0xf6>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
    {
      Result = Standard_SetConfiguration();
 8008564:	f7ff fcda 	bl	8007f1c <Standard_SetConfiguration>
 8008568:	e6fe      	b.n	8008368 <Setup0_Process+0xf0>
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 800856a:	6828      	ldr	r0, [r5, #0]
 800856c:	69c3      	ldr	r3, [r0, #28]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 800856e:	2b00      	cmp	r3, #0
 8008570:	f47f af21 	bne.w	80083b6 <Setup0_Process+0x13e>
 8008574:	e6ba      	b.n	80082ec <Setup0_Process+0x74>


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
 8008576:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8008578:	7233      	strb	r3, [r6, #8]
 800857a:	e710      	b.n	800839e <Setup0_Process+0x126>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800857c:	2b01      	cmp	r3, #1
 800857e:	d033      	beq.n	80085e8 <Setup0_Process+0x370>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8008580:	2b02      	cmp	r3, #2
 8008582:	f47f aeb2 	bne.w	80082ea <Setup0_Process+0x72>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8008586:	7973      	ldrb	r3, [r6, #5]
 8008588:	f003 020f 	and.w	r2, r3, #15

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800858c:	0090      	lsls	r0, r2, #2
 800858e:	f100 4580 	add.w	r5, r0, #1073741824	; 0x40000000
 8008592:	f505 40b8 	add.w	r0, r5, #23552	; 0x5c00
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8008596:	061d      	lsls	r5, r3, #24
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8008598:	bf56      	itet	pl
 800859a:	6800      	ldrpl	r0, [r0, #0]

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800859c:	6805      	ldrmi	r5, [r0, #0]
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 800859e:	f400 5540 	andpl.w	r5, r0, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 80085a2:	481a      	ldr	r0, [pc, #104]	; (800860c <Setup0_Process+0x394>)

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 80085a4:	bf48      	it	mi
 80085a6:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 80085aa:	6800      	ldr	r0, [r0, #0]
 80085ac:	f890 c000 	ldrb.w	ip, [r0]
 80085b0:	4562      	cmp	r2, ip
 80085b2:	f4bf ae9a 	bcs.w	80082ea <Setup0_Process+0x72>
 80085b6:	f013 0f70 	tst.w	r3, #112	; 0x70
 80085ba:	f47f ae96 	bne.w	80082ea <Setup0_Process+0x72>
          && (Status != 0))
 80085be:	2d00      	cmp	r5, #0
 80085c0:	f43f ae93 	beq.w	80082ea <Setup0_Process+0x72>
      {
        CopyRoutine = Standard_GetStatus;
 80085c4:	4b12      	ldr	r3, [pc, #72]	; (8008610 <Setup0_Process+0x398>)
 80085c6:	e6f6      	b.n	80083b6 <Setup0_Process+0x13e>
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 80085c8:	4912      	ldr	r1, [pc, #72]	; (8008614 <Setup0_Process+0x39c>)
 80085ca:	680a      	ldr	r2, [r1, #0]
 80085cc:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 80085d0:	e76e      	b.n	80084b0 <Setup0_Process+0x238>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
      {
        Data_Mul_MaxPacketSize = FALSE;
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 80085d2:	fb92 fcf1 	sdiv	ip, r2, r1
 80085d6:	fb01 201c 	mls	r0, r1, ip, r2
 80085da:	2800      	cmp	r0, #0
 80085dc:	f47f af68 	bne.w	80084b0 <Setup0_Process+0x238>
      {
        Data_Mul_MaxPacketSize = TRUE;
 80085e0:	4a0d      	ldr	r2, [pc, #52]	; (8008618 <Setup0_Process+0x3a0>)
 80085e2:	2001      	movs	r0, #1
 80085e4:	7010      	strb	r0, [r2, #0]
 80085e6:	e763      	b.n	80084b0 <Setup0_Process+0x238>
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 80085e8:	4d0a      	ldr	r5, [pc, #40]	; (8008614 <Setup0_Process+0x39c>)
 80085ea:	7970      	ldrb	r0, [r6, #5]
 80085ec:	682b      	ldr	r3, [r5, #0]
 80085ee:	699a      	ldr	r2, [r3, #24]
 80085f0:	4790      	blx	r2
 80085f2:	b930      	cbnz	r0, 8008602 <Setup0_Process+0x38a>
          && (pInformation->Current_Configuration != 0))
 80085f4:	6826      	ldr	r6, [r4, #0]
 80085f6:	7ab1      	ldrb	r1, [r6, #10]
 80085f8:	2900      	cmp	r1, #0
 80085fa:	f47f af21 	bne.w	8008440 <Setup0_Process+0x1c8>
 80085fe:	7871      	ldrb	r1, [r6, #1]
 8008600:	e674      	b.n	80082ec <Setup0_Process+0x74>
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8008602:	6822      	ldr	r2, [r4, #0]
 8008604:	7851      	ldrb	r1, [r2, #1]
 8008606:	e671      	b.n	80082ec <Setup0_Process+0x74>
 8008608:	2000090c 	.word	0x2000090c
 800860c:	2000013c 	.word	0x2000013c
 8008610:	08007dd9 	.word	0x08007dd9
 8008614:	20000900 	.word	0x20000900
 8008618:	20000518 	.word	0x20000518

0800861c <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 800861c:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;
 800861e:	4929      	ldr	r1, [pc, #164]	; (80086c4 <SetDeviceAddress+0xa8>)
 8008620:	680b      	ldr	r3, [r1, #0]
 8008622:	781e      	ldrb	r6, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8008624:	2e00      	cmp	r6, #0
 8008626:	d044      	beq.n	80086b2 <SetDeviceAddress+0x96>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8008628:	f44f 4cb8 	mov.w	ip, #23552	; 0x5c00
 800862c:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8008630:	f8dc 4000 	ldr.w	r4, [ip]
 8008634:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008638:	ea04 0203 	and.w	r2, r4, r3
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800863c:	2301      	movs	r3, #1
 800863e:	1e71      	subs	r1, r6, #1
 8008640:	429e      	cmp	r6, r3
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8008642:	f8cc 2000 	str.w	r2, [ip]
 8008646:	f001 0101 	and.w	r1, r1, #1
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800864a:	d932      	bls.n	80086b2 <SetDeviceAddress+0x96>
 800864c:	b181      	cbz	r1, 8008670 <SetDeviceAddress+0x54>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 800864e:	f645 4c04 	movw	ip, #23556	; 0x5c04
 8008652:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8008656:	f8dc 4000 	ldr.w	r4, [ip]
 800865a:	f648 718f 	movw	r1, #36751	; 0x8f8f
 800865e:	ea04 0201 	and.w	r2, r4, r1
 8008662:	ea42 0103 	orr.w	r1, r2, r3
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8008666:	2302      	movs	r3, #2
 8008668:	429e      	cmp	r6, r3
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 800866a:	f8cc 1000 	str.w	r1, [ip]
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800866e:	d920      	bls.n	80086b2 <SetDeviceAddress+0x96>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8008670:	b2dd      	uxtb	r5, r3
 8008672:	00aa      	lsls	r2, r5, #2
 8008674:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
 8008678:	f504 4cb8 	add.w	ip, r4, #23552	; 0x5c00
 800867c:	f8dc 7000 	ldr.w	r7, [ip]
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8008680:	3301      	adds	r3, #1
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8008682:	b2dc      	uxtb	r4, r3
 8008684:	f648 718f 	movw	r1, #36751	; 0x8f8f
 8008688:	ea07 0201 	and.w	r2, r7, r1
 800868c:	00a7      	lsls	r7, r4, #2
 800868e:	4315      	orrs	r5, r2
 8008690:	f107 4180 	add.w	r1, r7, #1073741824	; 0x40000000
 8008694:	f8cc 5000 	str.w	r5, [ip]
 8008698:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
 800869c:	680d      	ldr	r5, [r1, #0]
 800869e:	f648 728f 	movw	r2, #36751	; 0x8f8f
 80086a2:	ea05 0c02 	and.w	ip, r5, r2
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80086a6:	3301      	adds	r3, #1
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 80086a8:	ea4c 0204 	orr.w	r2, ip, r4
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80086ac:	429e      	cmp	r6, r3
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 80086ae:	600a      	str	r2, [r1, #0]
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80086b0:	d8de      	bhi.n	8008670 <SetDeviceAddress+0x54>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80086b2:	f645 434c 	movw	r3, #23628	; 0x5c4c
 80086b6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80086ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80086be:	6018      	str	r0, [r3, #0]
}
 80086c0:	bcf0      	pop	{r4, r5, r6, r7}
 80086c2:	4770      	bx	lr
 80086c4:	2000013c 	.word	0x2000013c

080086c8 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 80086c8:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 80086ca:	4c14      	ldr	r4, [pc, #80]	; (800871c <In0_Process+0x54>)
 80086cc:	6823      	ldr	r3, [r4, #0]
 80086ce:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80086d0:	2a02      	cmp	r2, #2
 80086d2:	d012      	beq.n	80086fa <In0_Process+0x32>
 80086d4:	2a04      	cmp	r2, #4
 80086d6:	d010      	beq.n	80086fa <In0_Process+0x32>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
 80086d8:	2a06      	cmp	r2, #6
 80086da:	d004      	beq.n	80086e6 <In0_Process+0x1e>
 80086dc:	2208      	movs	r2, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80086de:	721a      	strb	r2, [r3, #8]

  return Post0_Process();
}
 80086e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80086e4:	e53e      	b.n	8008164 <Post0_Process>
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80086e6:	785a      	ldrb	r2, [r3, #1]
 80086e8:	2a05      	cmp	r2, #5
 80086ea:	d00b      	beq.n	8008704 <In0_Process+0x3c>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
      pUser_Standard_Requests->User_SetDeviceAddress();
    }
    (*pProperty->Process_Status_IN)();
 80086ec:	490c      	ldr	r1, [pc, #48]	; (8008720 <In0_Process+0x58>)
 80086ee:	680b      	ldr	r3, [r1, #0]
 80086f0:	6898      	ldr	r0, [r3, #8]
 80086f2:	4780      	blx	r0
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	2208      	movs	r2, #8
 80086f8:	e7f1      	b.n	80086de <In0_Process+0x16>
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    DataStageIn();
 80086fa:	f7ff fbb3 	bl	8007e64 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	7a1a      	ldrb	r2, [r3, #8]
 8008702:	e7ec      	b.n	80086de <In0_Process+0x16>
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8008704:	7818      	ldrb	r0, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8008706:	0640      	lsls	r0, r0, #25
 8008708:	d1f0      	bne.n	80086ec <In0_Process+0x24>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 800870a:	78d8      	ldrb	r0, [r3, #3]
 800870c:	f7ff ff86 	bl	800861c <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8008710:	4a04      	ldr	r2, [pc, #16]	; (8008724 <In0_Process+0x5c>)
 8008712:	6811      	ldr	r1, [r2, #0]
 8008714:	6a0b      	ldr	r3, [r1, #32]
 8008716:	4798      	blx	r3
 8008718:	e7e8      	b.n	80086ec <In0_Process+0x24>
 800871a:	bf00      	nop
 800871c:	20000910 	.word	0x20000910
 8008720:	20000900 	.word	0x20000900
 8008724:	2000090c 	.word	0x2000090c

08008728 <NOP_Process>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8008728:	4770      	bx	lr
 800872a:	bf00      	nop

0800872c <USB_SetDeviceConfiguration>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 800872c:	f240 0c04 	movw	ip, #4
 8008730:	f2c2 0c00 	movt	ip, #8192	; 0x2000
* Input          : device configuration.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
 8008734:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  nGlobalStickState = nGDC;
 8008738:	f8cc 0000 	str.w	r0, [ip]


																  Device_Info               = &CCID_Device_Info;
 800873c:	f640 1708 	movw	r7, #2312	; 0x908
 8008740:	f640 0000 	movw	r0, #2048	; 0x800
 8008744:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008748:	f2c2 0700 	movt	r7, #8192	; 0x2000
																  Device_Property           = &CCID_Device_Property;
 800874c:	f240 1634 	movw	r6, #308	; 0x134
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;


																  Device_Info               = &CCID_Device_Info;
 8008750:	6038      	str	r0, [r7, #0]
																  Device_Property           = &CCID_Device_Property;
 8008752:	f240 007c 	movw	r0, #124	; 0x7c
 8008756:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800875a:	f2c2 0600 	movt	r6, #8192	; 0x2000
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 800875e:	f240 1538 	movw	r5, #312	; 0x138
{
  nGlobalStickState = nGDC;


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
 8008762:	6030      	str	r0, [r6, #0]
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 8008764:	f240 0058 	movw	r0, #88	; 0x58
 8008768:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800876c:	f2c2 0500 	movt	r5, #8192	; 0x2000
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8008770:	f240 1430 	movw	r4, #304	; 0x130
  nGlobalStickState = nGDC;


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 8008774:	6028      	str	r0, [r5, #0]
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8008776:	f240 0050 	movw	r0, #80	; 0x50
 800877a:	f2c2 0000 	movt	r0, #8192	; 0x2000
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 800877e:	f240 0220 	movw	r2, #32


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8008782:	f2c2 0400 	movt	r4, #8192	; 0x2000
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 8008786:	f2c2 0200 	movt	r2, #8192	; 0x2000

																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 800878a:	f240 112c 	movw	r1, #300	; 0x12c
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 800878e:	f240 1318 	movw	r3, #280	; 0x118


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8008792:	6020      	str	r0, [r4, #0]
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8008794:	f240 0048 	movw	r0, #72	; 0x48
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 8008798:	f2c2 0300 	movt	r3, #8192	; 0x2000

																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 800879c:	f2c2 0100 	movt	r1, #8192	; 0x2000
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
 80087a0:	f102 0a08 	add.w	sl, r2, #8
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 80087a4:	f102 0910 	add.w	r9, r2, #16
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 80087a8:	f102 0818 	add.w	r8, r2, #24
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 80087ac:	f102 0b20 	add.w	fp, r2, #32

																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 80087b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80087b4:	6008      	str	r0, [r1, #0]
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
 80087b6:	e883 0404 	stmia.w	r3, {r2, sl}
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 80087ba:	f8c3 9008 	str.w	r9, [r3, #8]
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 80087be:	f8c3 800c 	str.w	r8, [r3, #12]
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 80087c2:	f8c3 b010 	str.w	fp, [r3, #16]


}
 80087c6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80087ca:	4770      	bx	lr

080087cc <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 80087cc:	b570      	push	{r4, r5, r6, lr}
  pInformation               = Device_Info;
 80087ce:	f640 1508 	movw	r5, #2312	; 0x908
 80087d2:	f2c2 0500 	movt	r5, #8192	; 0x2000
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80087d6:	f240 1434 	movw	r4, #308	; 0x134
  pUser_Standard_Requests    = User_Standard_Requests;
 80087da:	f240 1638 	movw	r6, #312	; 0x138
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80087de:	682d      	ldr	r5, [r5, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
  pUser_Standard_Requests    = User_Standard_Requests;
 80087e0:	f2c2 0600 	movt	r6, #8192	; 0x2000
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 80087e4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80087e8:	6824      	ldr	r4, [r4, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 80087ea:	6830      	ldr	r0, [r6, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80087ec:	f640 1110 	movw	r1, #2320	; 0x910
  pInformation->ControlState = 2;
 80087f0:	2602      	movs	r6, #2
  pProperty                  = Device_Property;
 80087f2:	f640 1200 	movw	r2, #2304	; 0x900
  pUser_Standard_Requests    = User_Standard_Requests;
 80087f6:	f640 1c0c 	movw	ip, #2316	; 0x90c
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 80087fa:	f2c2 0100 	movt	r1, #8192	; 0x2000
  pInformation->ControlState = 2;
 80087fe:	722e      	strb	r6, [r5, #8]
  pProperty                  = Device_Property;
 8008800:	f2c2 0200 	movt	r2, #8192	; 0x2000
  pUser_Standard_Requests    = User_Standard_Requests;
 8008804:	f2c2 0c00 	movt	ip, #8192	; 0x2000
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 8008808:	600d      	str	r5, [r1, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 800880a:	6014      	str	r4, [r2, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 800880c:	f8cc 0000 	str.w	r0, [ip]

  /* Initialize devices one by one */
  pProperty->Init();
 8008810:	6823      	ldr	r3, [r4, #0]
 8008812:	4798      	blx	r3
}
 8008814:	bd70      	pop	{r4, r5, r6, pc}
 8008816:	bf00      	nop

08008818 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8008818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800881c:	f8df a18c 	ldr.w	sl, [pc, #396]	; 80089ac <CTR_LP+0x194>
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008820:	f645 4744 	movw	r7, #23620	; 0x5c44
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8008824:	f8df 9188 	ldr.w	r9, [pc, #392]	; 80089b0 <CTR_LP+0x198>
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008828:	f2c4 0700 	movt	r7, #16384	; 0x4000
 800882c:	46d0      	mov	r8, sl
 800882e:	6838      	ldr	r0, [r7, #0]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008830:	f44f 44b8 	mov.w	r4, #23552	; 0x5c00
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008834:	b283      	uxth	r3, r0
 8008836:	f8aa 3000 	strh.w	r3, [sl]
 800883a:	041b      	lsls	r3, r3, #16
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 800883c:	f2c4 0400 	movt	r4, #16384	; 0x4000
      SaveTState = _GetEPTxStatus(ENDP0);
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8008840:	f64b 718f 	movw	r1, #49039	; 0xbf8f
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008844:	4e55      	ldr	r6, [pc, #340]	; (800899c <CTR_LP+0x184>)
      SaveTState = _GetEPTxStatus(ENDP0);
 8008846:	4d56      	ldr	r5, [pc, #344]	; (80089a0 <CTR_LP+0x188>)
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 8008848:	f648 72bf 	movw	r2, #36799	; 0x8fbf
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800884c:	d560      	bpl.n	8008910 <CTR_LP+0xf8>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 800884e:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8008852:	6038      	str	r0, [r7, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8008854:	f8b8 3000 	ldrh.w	r3, [r8]
 8008858:	f003 030f 	and.w	r3, r3, #15
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 800885c:	0098      	lsls	r0, r3, #2
 800885e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008862:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8008866:	f889 3000 	strb.w	r3, [r9]
    if (EPindex == 0)
 800886a:	bb53      	cbnz	r3, 80088c2 <CTR_LP+0xaa>
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 800886c:	6820      	ldr	r0, [r4, #0]
      SaveTState = _GetEPTxStatus(ENDP0);
 800886e:	6823      	ldr	r3, [r4, #0]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8008870:	f8d4 c000 	ldr.w	ip, [r4]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008874:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
      SaveTState = _GetEPTxStatus(ENDP0);
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8008878:	ea0c 0101 	and.w	r1, ip, r1
 800887c:	f481 5100 	eor.w	r1, r1, #8192	; 0x2000
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
      SaveTState = _GetEPTxStatus(ENDP0);
 8008880:	f003 0c30 	and.w	ip, r3, #48	; 0x30
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8008884:	8030      	strh	r0, [r6, #0]
      SaveTState = _GetEPTxStatus(ENDP0);
 8008886:	f8a5 c000 	strh.w	ip, [r5]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 800888a:	6021      	str	r1, [r4, #0]
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 800888c:	6820      	ldr	r0, [r4, #0]
 800888e:	ea00 0302 	and.w	r3, r0, r2
 8008892:	f083 0220 	eor.w	r2, r3, #32
 8008896:	6022      	str	r2, [r4, #0]


      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8008898:	f8b8 1000 	ldrh.w	r1, [r8]
 800889c:	06c8      	lsls	r0, r1, #27
 800889e:	d539      	bpl.n	8008914 <CTR_LP+0xfc>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 80088a0:	6822      	ldr	r2, [r4, #0]
 80088a2:	b293      	uxth	r3, r2
        if ((wEPVal & EP_CTR_TX) != 0)
 80088a4:	0619      	lsls	r1, r3, #24
 80088a6:	d435      	bmi.n	8008914 <CTR_LP+0xfc>
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
 80088a8:	051a      	lsls	r2, r3, #20
 80088aa:	d46e      	bmi.n	800898a <CTR_LP+0x172>
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80088ac:	0418      	lsls	r0, r3, #16
 80088ae:	d5be      	bpl.n	800882e <CTR_LP+0x16>
        {
          _ClearEP_CTR_RX(ENDP0);
 80088b0:	6821      	ldr	r1, [r4, #0]
 80088b2:	f640 708f 	movw	r0, #3983	; 0xf8f
 80088b6:	ea01 0300 	and.w	r3, r1, r0
 80088ba:	6023      	str	r3, [r4, #0]
          Out0_Process();
 80088bc:	f7ff fc76 	bl	80081ac <Out0_Process>
 80088c0:	e030      	b.n	8008924 <CTR_LP+0x10c>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 80088c2:	6804      	ldr	r4, [r0, #0]
 80088c4:	b2a4      	uxth	r4, r4
      if ((wEPVal & EP_CTR_RX) != 0)
 80088c6:	0421      	lsls	r1, r4, #16
 80088c8:	d416      	bmi.n	80088f8 <CTR_LP+0xe0>
        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 80088ca:	0622      	lsls	r2, r4, #24
 80088cc:	d5af      	bpl.n	800882e <CTR_LP+0x16>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80088ce:	f899 1000 	ldrb.w	r1, [r9]
 80088d2:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80088d6:	0088      	lsls	r0, r1, #2
 80088d8:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 80088dc:	f50c 4eb8 	add.w	lr, ip, #23552	; 0x5c00
 80088e0:	f8de 2000 	ldr.w	r2, [lr]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80088e4:	4c2f      	ldr	r4, [pc, #188]	; (80089a4 <CTR_LP+0x18c>)
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80088e6:	ea02 0603 	and.w	r6, r2, r3

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80088ea:	1e4d      	subs	r5, r1, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80088ec:	f8ce 6000 	str.w	r6, [lr]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80088f0:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80088f4:	4780      	blx	r0
 80088f6:	e79a      	b.n	800882e <CTR_LP+0x16>
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80088f8:	6802      	ldr	r2, [r0, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80088fa:	1e5e      	subs	r6, r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80088fc:	f640 7c8f 	movw	ip, #3983	; 0xf8f

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8008900:	4b29      	ldr	r3, [pc, #164]	; (80089a8 <CTR_LP+0x190>)
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8008902:	ea02 010c 	and.w	r1, r2, ip
 8008906:	6001      	str	r1, [r0, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8008908:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800890c:	47a8      	blx	r5
 800890e:	e7dc      	b.n	80088ca <CTR_LP+0xb2>
 8008910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
        if ((wEPVal & EP_CTR_TX) != 0)
        {
          _ClearEP_CTR_TX(ENDP0);
 8008914:	6823      	ldr	r3, [r4, #0]
 8008916:	f648 7e0f 	movw	lr, #36623	; 0x8f0f
 800891a:	ea03 010e 	and.w	r1, r3, lr
 800891e:	6021      	str	r1, [r4, #0]
          In0_Process();
 8008920:	f7ff fed2 	bl	80086c8 <In0_Process>
        else if ((wEPVal & EP_CTR_RX) != 0)
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
 8008924:	8832      	ldrh	r2, [r6, #0]
 8008926:	6823      	ldr	r3, [r4, #0]
 8008928:	f402 5080 	and.w	r0, r2, #4096	; 0x1000
 800892c:	f64b 7c8f 	movw	ip, #49039	; 0xbf8f
 8008930:	b281      	uxth	r1, r0
 8008932:	ea03 030c 	and.w	r3, r3, ip
 8008936:	b109      	cbz	r1, 800893c <CTR_LP+0x124>
 8008938:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800893c:	f402 5100 	and.w	r1, r2, #8192	; 0x2000
 8008940:	b28a      	uxth	r2, r1
 8008942:	b10a      	cbz	r2, 8008948 <CTR_LP+0x130>
 8008944:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008948:	f44f 4cb8 	mov.w	ip, #23552	; 0x5c00
 800894c:	f2c4 0c00 	movt	ip, #16384	; 0x4000
          _SetEPTxStatus(ENDP0, SaveTState);
 8008950:	8829      	ldrh	r1, [r5, #0]
        else if ((wEPVal & EP_CTR_RX) != 0)
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
 8008952:	f8cc 3000 	str.w	r3, [ip]
          _SetEPTxStatus(ENDP0, SaveTState);
 8008956:	f8dc 3000 	ldr.w	r3, [ip]
 800895a:	f001 0010 	and.w	r0, r1, #16
 800895e:	f648 7ebf 	movw	lr, #36799	; 0x8fbf
 8008962:	b282      	uxth	r2, r0
 8008964:	ea03 030e 	and.w	r3, r3, lr
 8008968:	b10a      	cbz	r2, 800896e <CTR_LP+0x156>
 800896a:	f083 0310 	eor.w	r3, r3, #16
 800896e:	f001 0220 	and.w	r2, r1, #32
 8008972:	b291      	uxth	r1, r2
 8008974:	b109      	cbz	r1, 800897a <CTR_LP+0x162>
 8008976:	f083 0320 	eor.w	r3, r3, #32
 800897a:	f44f 4eb8 	mov.w	lr, #23552	; 0x5c00
 800897e:	f2c4 0e00 	movt	lr, #16384	; 0x4000
 8008982:	f8ce 3000 	str.w	r3, [lr]
          return;
 8008986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 800898a:	6822      	ldr	r2, [r4, #0]
 800898c:	f640 718f 	movw	r1, #3983	; 0xf8f
 8008990:	ea02 0001 	and.w	r0, r2, r1
 8008994:	6020      	str	r0, [r4, #0]
          Setup0_Process();
 8008996:	f7ff fc6f 	bl	8008278 <Setup0_Process>
 800899a:	e7c3      	b.n	8008924 <CTR_LP+0x10c>
 800899c:	20000916 	.word	0x20000916
 80089a0:	20000918 	.word	0x20000918
 80089a4:	20000244 	.word	0x20000244
 80089a8:	20000228 	.word	0x20000228
 80089ac:	20000d9e 	.word	0x20000d9e
 80089b0:	20000904 	.word	0x20000904

080089b4 <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
 80089b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b6:	4d1d      	ldr	r5, [pc, #116]	; (8008a2c <CTR_HP+0x78>)
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80089b8:	f645 4444 	movw	r4, #23620	; 0x5c44
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80089bc:	4e1c      	ldr	r6, [pc, #112]	; (8008a30 <CTR_HP+0x7c>)
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80089be:	f2c4 0400 	movt	r4, #16384	; 0x4000
 80089c2:	462f      	mov	r7, r5
 80089c4:	6823      	ldr	r3, [r4, #0]
 80089c6:	b29a      	uxth	r2, r3
 80089c8:	0413      	lsls	r3, r2, #16
 80089ca:	802a      	strh	r2, [r5, #0]
 80089cc:	d521      	bpl.n	8008a12 <CTR_HP+0x5e>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 80089ce:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80089d2:	6021      	str	r1, [r4, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80089d4:	883b      	ldrh	r3, [r7, #0]
 80089d6:	f003 030f 	and.w	r3, r3, #15
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 80089da:	0098      	lsls	r0, r3, #2
 80089dc:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80089e0:	7033      	strb	r3, [r6, #0]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 80089e2:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80089e6:	6811      	ldr	r1, [r2, #0]
 80089e8:	b289      	uxth	r1, r1
    if ((wEPVal & EP_CTR_RX) != 0)
 80089ea:	0408      	lsls	r0, r1, #16
 80089ec:	d412      	bmi.n	8008a14 <CTR_HP+0x60>

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
 80089ee:	0609      	lsls	r1, r1, #24
 80089f0:	d5e8      	bpl.n	80089c4 <CTR_HP+0x10>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 80089f2:	6811      	ldr	r1, [r2, #0]
 80089f4:	f648 7e0f 	movw	lr, #36623	; 0x8f0f
 80089f8:	ea01 000e 	and.w	r0, r1, lr

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 80089fc:	490d      	ldr	r1, [pc, #52]	; (8008a34 <CTR_HP+0x80>)
 80089fe:	3b01      	subs	r3, #1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8008a00:	6010      	str	r0, [r2, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8008a02:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8008a06:	4790      	blx	r2
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8008a08:	6823      	ldr	r3, [r4, #0]
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	0413      	lsls	r3, r2, #16
 8008a0e:	802a      	strh	r2, [r5, #0]
 8008a10:	d4dd      	bmi.n	80089ce <CTR_HP+0x1a>


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
 8008a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8008a14:	6810      	ldr	r0, [r2, #0]
 8008a16:	f640 7c8f 	movw	ip, #3983	; 0xf8f
 8008a1a:	ea00 010c 	and.w	r1, r0, ip

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8008a1e:	1e58      	subs	r0, r3, #1
 8008a20:	4b05      	ldr	r3, [pc, #20]	; (8008a38 <CTR_HP+0x84>)
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8008a22:	6011      	str	r1, [r2, #0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8008a24:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8008a28:	4790      	blx	r2
 8008a2a:	e7cb      	b.n	80089c4 <CTR_HP+0x10>
 8008a2c:	20000d9e 	.word	0x20000d9e
 8008a30:	20000904 	.word	0x20000904
 8008a34:	20000244 	.word	0x20000244
 8008a38:	20000228 	.word	0x20000228

08008a3c <UserToPMABufferCopy>:
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8008a3c:	3201      	adds	r2, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a3e:	1052      	asrs	r2, r2, #1
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008a40:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a42:	d02d      	beq.n	8008aa0 <UserToPMABufferCopy+0x64>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8008a44:	4603      	mov	r3, r0
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a46:	7844      	ldrb	r4, [r0, #1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8008a48:	f813 cb02 	ldrb.w	ip, [r3], #2
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8008a4c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8008a50:	3a01      	subs	r2, #1
 8008a52:	f501 5540 	add.w	r5, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a56:	ea4c 2004 	orr.w	r0, ip, r4, lsl #8
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8008a5a:	006d      	lsls	r5, r5, #1
  for (i = n; i != 0; i--)
 8008a5c:	4611      	mov	r1, r2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 8008a5e:	8028      	strh	r0, [r5, #0]
 8008a60:	f002 0201 	and.w	r2, r2, #1
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a64:	2004      	movs	r0, #4
 8008a66:	b1d9      	cbz	r1, 8008aa0 <UserToPMABufferCopy+0x64>
 8008a68:	b142      	cbz	r2, 8008a7c <UserToPMABufferCopy+0x40>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a6a:	785c      	ldrb	r4, [r3, #1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8008a6c:	f813 cb02 	ldrb.w	ip, [r3], #2
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a70:	2008      	movs	r0, #8
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a72:	ea4c 2204 	orr.w	r2, ip, r4, lsl #8
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a76:	3901      	subs	r1, #1
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 8008a78:	80aa      	strh	r2, [r5, #4]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a7a:	d011      	beq.n	8008aa0 <UserToPMABufferCopy+0x64>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	f812 cb02 	ldrb.w	ip, [r2], #2
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a82:	785f      	ldrb	r7, [r3, #1]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a84:	1d04      	adds	r4, r0, #4
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a86:	ea4c 2607 	orr.w	r6, ip, r7, lsl #8
    *pdwVal++ = temp2;
 8008a8a:	5346      	strh	r6, [r0, r5]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8008a8c:	f893 c002 	ldrb.w	ip, [r3, #2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a90:	7856      	ldrb	r6, [r2, #1]
*                  - wPMABufAddr: address into PMA.
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
 8008a92:	1c93      	adds	r3, r2, #2
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8008a94:	ea4c 2006 	orr.w	r0, ip, r6, lsl #8
    *pdwVal++ = temp2;
 8008a98:	5360      	strh	r0, [r4, r5]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008a9a:	1d20      	adds	r0, r4, #4
 8008a9c:	3902      	subs	r1, #2
 8008a9e:	d1ed      	bne.n	8008a7c <UserToPMABufferCopy+0x40>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8008aa0:	bcf0      	pop	{r4, r5, r6, r7}
 8008aa2:	4770      	bx	lr

08008aa4 <PMAToUserBufferCopy>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8008aa4:	3201      	adds	r2, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008aa6:	1052      	asrs	r2, r2, #1
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008aa8:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008aaa:	d01f      	beq.n	8008aec <PMAToUserBufferCopy+0x48>
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8008aac:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8008ab0:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008ab4:	005b      	lsls	r3, r3, #1
 8008ab6:	3a01      	subs	r2, #1
 8008ab8:	f853 4b04 	ldr.w	r4, [r3], #4
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008abc:	4611      	mov	r1, r2
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008abe:	8004      	strh	r4, [r0, #0]
 8008ac0:	f002 0201 	and.w	r2, r2, #1
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008ac4:	2402      	movs	r4, #2
 8008ac6:	b189      	cbz	r1, 8008aec <PMAToUserBufferCopy+0x48>
 8008ac8:	b12a      	cbz	r2, 8008ad6 <PMAToUserBufferCopy+0x32>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008aca:	f853 2b04 	ldr.w	r2, [r3], #4
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008ace:	2404      	movs	r4, #4
 8008ad0:	3901      	subs	r1, #1
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008ad2:	8042      	strh	r2, [r0, #2]
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008ad4:	d00a      	beq.n	8008aec <PMAToUserBufferCopy+0x48>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	f852 7b04 	ldr.w	r7, [r2], #4
 8008adc:	685e      	ldr	r6, [r3, #4]
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008ade:	1ca5      	adds	r5, r4, #2
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008ae0:	5307      	strh	r7, [r0, r4]
 8008ae2:	1d13      	adds	r3, r2, #4
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008ae4:	3404      	adds	r4, #4
 8008ae6:	3902      	subs	r1, #2
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8008ae8:	5346      	strh	r6, [r0, r5]
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008aea:	d1f4      	bne.n	8008ad6 <PMAToUserBufferCopy+0x32>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 8008aec:	bcf0      	pop	{r4, r5, r6, r7}
 8008aee:	4770      	bx	lr

08008af0 <SetCNTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetCNTR(uint16_t wRegValue)
{
  _SetCNTR(wRegValue);
 8008af0:	f645 4340 	movw	r3, #23616	; 0x5c40
 8008af4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008af8:	6018      	str	r0, [r3, #0]
}
 8008afa:	4770      	bx	lr

08008afc <GetCNTR>:
* Output         : None.
* Return         : CNTR register Value.
*******************************************************************************/
uint16_t GetCNTR(void)
{
  return(_GetCNTR());
 8008afc:	f645 4340 	movw	r3, #23616	; 0x5c40
 8008b00:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b04:	6818      	ldr	r0, [r3, #0]
 8008b06:	b280      	uxth	r0, r0
}
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop

08008b0c <SetISTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetISTR(uint16_t wRegValue)
{
  _SetISTR(wRegValue);
 8008b0c:	f645 4344 	movw	r3, #23620	; 0x5c44
 8008b10:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b14:	6018      	str	r0, [r3, #0]
}
 8008b16:	4770      	bx	lr

08008b18 <GetISTR>:
* Output         : None.
* Return         : ISTR register Value
*******************************************************************************/
uint16_t GetISTR(void)
{
  return(_GetISTR());
 8008b18:	f645 4344 	movw	r3, #23620	; 0x5c44
 8008b1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b20:	6818      	ldr	r0, [r3, #0]
 8008b22:	b280      	uxth	r0, r0
}
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop

08008b28 <GetFNR>:
* Output         : None.
* Return         : FNR register Value
*******************************************************************************/
uint16_t GetFNR(void)
{
  return(_GetFNR());
 8008b28:	f645 4348 	movw	r3, #23624	; 0x5c48
 8008b2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b30:	6818      	ldr	r0, [r3, #0]
 8008b32:	b280      	uxth	r0, r0
}
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop

08008b38 <SetDADDR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDADDR(uint16_t wRegValue)
{
  _SetDADDR(wRegValue);
 8008b38:	f645 434c 	movw	r3, #23628	; 0x5c4c
 8008b3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b40:	6018      	str	r0, [r3, #0]
}
 8008b42:	4770      	bx	lr

08008b44 <GetDADDR>:
* Output         : None.
* Return         : DADDR register Value
*******************************************************************************/
uint16_t GetDADDR(void)
{
  return(_GetDADDR());
 8008b44:	f645 434c 	movw	r3, #23628	; 0x5c4c
 8008b48:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b4c:	6818      	ldr	r0, [r3, #0]
 8008b4e:	b280      	uxth	r0, r0
}
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop

08008b54 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 8008b54:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8008b58:	f645 4250 	movw	r2, #23632	; 0x5c50
 8008b5c:	ea00 0301 	and.w	r3, r0, r1
 8008b60:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8008b64:	6013      	str	r3, [r2, #0]
}
 8008b66:	4770      	bx	lr

08008b68 <GetBTABLE>:
* Output         : None.
* Return         : BTABLE address.
*******************************************************************************/
uint16_t GetBTABLE(void)
{
  return(_GetBTABLE());
 8008b68:	f645 4350 	movw	r3, #23632	; 0x5c50
 8008b6c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b70:	6818      	ldr	r0, [r3, #0]
 8008b72:	b280      	uxth	r0, r0
}
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop

08008b78 <SetENDPOINT>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetENDPOINT(uint8_t bEpNum, uint16_t wRegValue)
{
  _SetENDPOINT(bEpNum, wRegValue);
 8008b78:	0083      	lsls	r3, r0, #2
 8008b7a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008b7e:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8008b82:	6001      	str	r1, [r0, #0]
}
 8008b84:	4770      	bx	lr
 8008b86:	bf00      	nop

08008b88 <GetENDPOINT>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008b88:	0083      	lsls	r3, r0, #2
 8008b8a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008b8e:	f502 41b8 	add.w	r1, r2, #23552	; 0x5c00
 8008b92:	6808      	ldr	r0, [r1, #0]
 8008b94:	b280      	uxth	r0, r0
}
 8008b96:	4770      	bx	lr

08008b98 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 8008b98:	0082      	lsls	r2, r0, #2
 8008b9a:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
 8008b9e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008ba2:	6803      	ldr	r3, [r0, #0]
 8008ba4:	f648 1c8f 	movw	ip, #35215	; 0x898f
 8008ba8:	ea03 020c 	and.w	r2, r3, ip
 8008bac:	ea42 0301 	orr.w	r3, r2, r1
 8008bb0:	6003      	str	r3, [r0, #0]
}
 8008bb2:	4770      	bx	lr

08008bb4 <GetEPType>:
* Output         : None.
* Return         : Endpoint Type
*******************************************************************************/
uint16_t GetEPType(uint8_t bEpNum)
{
  return(_GetEPType(bEpNum));
 8008bb4:	0083      	lsls	r3, r0, #2
 8008bb6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008bba:	f502 41b8 	add.w	r1, r2, #23552	; 0x5c00
 8008bbe:	6808      	ldr	r0, [r1, #0]
 8008bc0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
}
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop

08008bc8 <SetEPTxStatus>:
*                  wState: new state.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
 8008bc8:	b410      	push	{r4}
  _SetEPTxStatus(bEpNum, wState);
 8008bca:	0084      	lsls	r4, r0, #2
 8008bcc:	f104 4080 	add.w	r0, r4, #1073741824	; 0x40000000
 8008bd0:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008bd4:	6804      	ldr	r4, [r0, #0]
 8008bd6:	f001 0c10 	and.w	ip, r1, #16
 8008bda:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8008bde:	fa1f f28c 	uxth.w	r2, ip
 8008be2:	4023      	ands	r3, r4
 8008be4:	b10a      	cbz	r2, 8008bea <SetEPTxStatus+0x22>
 8008be6:	f083 0310 	eor.w	r3, r3, #16
 8008bea:	f001 0220 	and.w	r2, r1, #32
 8008bee:	b291      	uxth	r1, r2
 8008bf0:	b109      	cbz	r1, 8008bf6 <SetEPTxStatus+0x2e>
 8008bf2:	f083 0320 	eor.w	r3, r3, #32
 8008bf6:	6003      	str	r3, [r0, #0]
}
 8008bf8:	bc10      	pop	{r4}
 8008bfa:	4770      	bx	lr

08008bfc <SetEPRxStatus>:
*                  wState: new state.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
 8008bfc:	b410      	push	{r4}
  _SetEPRxStatus(bEpNum, wState);
 8008bfe:	0084      	lsls	r4, r0, #2
 8008c00:	f104 4080 	add.w	r0, r4, #1073741824	; 0x40000000
 8008c04:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008c08:	6804      	ldr	r4, [r0, #0]
 8008c0a:	f401 5c80 	and.w	ip, r1, #4096	; 0x1000
 8008c0e:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8008c12:	fa1f f28c 	uxth.w	r2, ip
 8008c16:	4023      	ands	r3, r4
 8008c18:	b10a      	cbz	r2, 8008c1e <SetEPRxStatus+0x22>
 8008c1a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008c1e:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
 8008c22:	b291      	uxth	r1, r2
 8008c24:	b109      	cbz	r1, 8008c2a <SetEPRxStatus+0x2e>
 8008c26:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008c2a:	6003      	str	r3, [r0, #0]
}
 8008c2c:	bc10      	pop	{r4}
 8008c2e:	4770      	bx	lr

08008c30 <SetDouBleBuffEPStall>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008c30:	0082      	lsls	r2, r0, #2
 8008c32:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
 8008c36:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008c3a:	6803      	ldr	r3, [r0, #0]
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 8008c3c:	2901      	cmp	r1, #1
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008c3e:	b29b      	uxth	r3, r3
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 8008c40:	d005      	beq.n	8008c4e <SetDouBleBuffEPStall+0x1e>
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
  }
  else if (bDir == EP_DBUF_IN)
 8008c42:	2902      	cmp	r1, #2
  { /* IN double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPTX_DTOG1);
 8008c44:	bf04      	itt	eq
 8008c46:	f023 0310 	biceq.w	r3, r3, #16
 8008c4a:	6003      	streq	r3, [r0, #0]
 8008c4c:	4770      	bx	lr
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
 8008c4e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008c52:	6001      	str	r1, [r0, #0]
 8008c54:	4770      	bx	lr
 8008c56:	bf00      	nop

08008c58 <GetEPTxStatus>:
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
uint16_t GetEPTxStatus(uint8_t bEpNum)
{
  return(_GetEPTxStatus(bEpNum));
 8008c58:	0083      	lsls	r3, r0, #2
 8008c5a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008c5e:	f502 41b8 	add.w	r1, r2, #23552	; 0x5c00
 8008c62:	6808      	ldr	r0, [r1, #0]
 8008c64:	f000 0030 	and.w	r0, r0, #48	; 0x30
}
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop

08008c6c <GetEPRxStatus>:
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
uint16_t GetEPRxStatus(uint8_t bEpNum)
{
  return(_GetEPRxStatus(bEpNum));
 8008c6c:	0083      	lsls	r3, r0, #2
 8008c6e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008c72:	f502 41b8 	add.w	r1, r2, #23552	; 0x5c00
 8008c76:	6808      	ldr	r0, [r1, #0]
 8008c78:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
}
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop

08008c80 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8008c80:	0083      	lsls	r3, r0, #2
 8008c82:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 8008c86:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008c8a:	6802      	ldr	r2, [r0, #0]
 8008c8c:	f648 7cbf 	movw	ip, #36799	; 0x8fbf
 8008c90:	ea02 010c 	and.w	r1, r2, ip
 8008c94:	f081 0330 	eor.w	r3, r1, #48	; 0x30
 8008c98:	6003      	str	r3, [r0, #0]
}
 8008c9a:	4770      	bx	lr

08008c9c <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8008c9c:	0083      	lsls	r3, r0, #2
 8008c9e:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 8008ca2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008ca6:	6802      	ldr	r2, [r0, #0]
 8008ca8:	f64b 7c8f 	movw	ip, #49039	; 0xbf8f
 8008cac:	ea02 010c 	and.w	r1, r2, ip
 8008cb0:	f481 5340 	eor.w	r3, r1, #12288	; 0x3000
 8008cb4:	6003      	str	r3, [r0, #0]
}
 8008cb6:	4770      	bx	lr

08008cb8 <SetEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEP_KIND(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8008cb8:	0080      	lsls	r0, r0, #2
 8008cba:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008cbe:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008cc2:	6803      	ldr	r3, [r0, #0]
 8008cc4:	f648 718f 	movw	r1, #36751	; 0x8f8f
 8008cc8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008ccc:	ea02 0301 	and.w	r3, r2, r1
 8008cd0:	6003      	str	r3, [r0, #0]
}
 8008cd2:	4770      	bx	lr

08008cd4 <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8008cd4:	0080      	lsls	r0, r0, #2
 8008cd6:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008cda:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008cde:	6802      	ldr	r2, [r0, #0]
 8008ce0:	f648 618f 	movw	r1, #36495	; 0x8e8f
 8008ce4:	ea02 0301 	and.w	r3, r2, r1
 8008ce8:	6003      	str	r3, [r0, #0]
}
 8008cea:	4770      	bx	lr

08008cec <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8008cec:	0080      	lsls	r0, r0, #2
 8008cee:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008cf2:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008cf6:	6802      	ldr	r2, [r0, #0]
 8008cf8:	f648 618f 	movw	r1, #36495	; 0x8e8f
 8008cfc:	ea02 0301 	and.w	r3, r2, r1
 8008d00:	6003      	str	r3, [r0, #0]
}
 8008d02:	4770      	bx	lr

08008d04 <Set_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Status_Out(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8008d04:	0080      	lsls	r0, r0, #2
 8008d06:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008d0a:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008d0e:	6803      	ldr	r3, [r0, #0]
 8008d10:	f648 718f 	movw	r1, #36751	; 0x8f8f
 8008d14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008d18:	ea02 0301 	and.w	r3, r2, r1
 8008d1c:	6003      	str	r3, [r0, #0]
}
 8008d1e:	4770      	bx	lr

08008d20 <SetEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8008d20:	0080      	lsls	r0, r0, #2
 8008d22:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008d26:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008d2a:	6803      	ldr	r3, [r0, #0]
 8008d2c:	f648 718f 	movw	r1, #36751	; 0x8f8f
 8008d30:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008d34:	ea02 0301 	and.w	r3, r2, r1
 8008d38:	6003      	str	r3, [r0, #0]
}
 8008d3a:	4770      	bx	lr

08008d3c <ClearEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEPDoubleBuff(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8008d3c:	0080      	lsls	r0, r0, #2
 8008d3e:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008d42:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008d46:	6802      	ldr	r2, [r0, #0]
 8008d48:	f648 618f 	movw	r1, #36495	; 0x8e8f
 8008d4c:	ea02 0301 	and.w	r3, r2, r1
 8008d50:	6003      	str	r3, [r0, #0]
}
 8008d52:	4770      	bx	lr

08008d54 <GetTxStallStatus>:
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
uint16_t GetTxStallStatus(uint8_t bEpNum)
{
  return(_GetTxStallStatus(bEpNum));
 8008d54:	0083      	lsls	r3, r0, #2
 8008d56:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 8008d5a:	f500 4cb8 	add.w	ip, r0, #23552	; 0x5c00
 8008d5e:	f8dc 2000 	ldr.w	r2, [ip]
 8008d62:	f002 0130 	and.w	r1, r2, #48	; 0x30
 8008d66:	f1a1 0310 	sub.w	r3, r1, #16
 8008d6a:	4258      	negs	r0, r3
 8008d6c:	eb40 0003 	adc.w	r0, r0, r3
}
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop

08008d74 <GetRxStallStatus>:
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
uint16_t GetRxStallStatus(uint8_t bEpNum)
{
  return(_GetRxStallStatus(bEpNum));
 8008d74:	0082      	lsls	r2, r0, #2
 8008d76:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
 8008d7a:	f500 4cb8 	add.w	ip, r0, #23552	; 0x5c00
 8008d7e:	f8dc 3000 	ldr.w	r3, [ip]
 8008d82:	f403 5140 	and.w	r1, r3, #12288	; 0x3000
 8008d86:	f5a1 5280 	sub.w	r2, r1, #4096	; 0x1000
 8008d8a:	4250      	negs	r0, r2
 8008d8c:	eb40 0002 	adc.w	r0, r0, r2
}
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop

08008d94 <ClearEP_CTR_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_RX(uint8_t bEpNum)
{
  _ClearEP_CTR_RX(bEpNum);
 8008d94:	0080      	lsls	r0, r0, #2
 8008d96:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008d9a:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008d9e:	6802      	ldr	r2, [r0, #0]
 8008da0:	f640 718f 	movw	r1, #3983	; 0xf8f
 8008da4:	ea02 0301 	and.w	r3, r2, r1
 8008da8:	6003      	str	r3, [r0, #0]
}
 8008daa:	4770      	bx	lr

08008dac <ClearEP_CTR_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_TX(uint8_t bEpNum)
{
  _ClearEP_CTR_TX(bEpNum);
 8008dac:	0080      	lsls	r0, r0, #2
 8008dae:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8008db2:	f50c 40b8 	add.w	r0, ip, #23552	; 0x5c00
 8008db6:	6802      	ldr	r2, [r0, #0]
 8008db8:	f648 710f 	movw	r1, #36623	; 0x8f0f
 8008dbc:	ea02 0301 	and.w	r3, r2, r1
 8008dc0:	6003      	str	r3, [r0, #0]
}
 8008dc2:	4770      	bx	lr

08008dc4 <ToggleDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_RX(uint8_t bEpNum)
{
  _ToggleDTOG_RX(bEpNum);
 8008dc4:	0083      	lsls	r3, r0, #2
 8008dc6:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 8008dca:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008dce:	6802      	ldr	r2, [r0, #0]
 8008dd0:	f648 7c8f 	movw	ip, #36751	; 0x8f8f
 8008dd4:	ea02 010c 	and.w	r1, r2, ip
 8008dd8:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 8008ddc:	6003      	str	r3, [r0, #0]
}
 8008dde:	4770      	bx	lr

08008de0 <ToggleDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(uint8_t bEpNum)
{
  _ToggleDTOG_TX(bEpNum);
 8008de0:	0083      	lsls	r3, r0, #2
 8008de2:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 8008de6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008dea:	6802      	ldr	r2, [r0, #0]
 8008dec:	f648 7c8f 	movw	ip, #36751	; 0x8f8f
 8008df0:	ea02 010c 	and.w	r1, r2, ip
 8008df4:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8008df8:	6003      	str	r3, [r0, #0]
}
 8008dfa:	4770      	bx	lr

08008dfc <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 8008dfc:	0081      	lsls	r1, r0, #2
 8008dfe:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 8008e02:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008e06:	6803      	ldr	r3, [r0, #0]
 8008e08:	0459      	lsls	r1, r3, #17
 8008e0a:	d507      	bpl.n	8008e1c <ClearDTOG_RX+0x20>
 8008e0c:	6801      	ldr	r1, [r0, #0]
 8008e0e:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008e12:	ea01 0c03 	and.w	ip, r1, r3
 8008e16:	f44c 4280 	orr.w	r2, ip, #16384	; 0x4000
 8008e1a:	6002      	str	r2, [r0, #0]
 8008e1c:	4770      	bx	lr
 8008e1e:	bf00      	nop

08008e20 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 8008e20:	0081      	lsls	r1, r0, #2
 8008e22:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 8008e26:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008e2a:	6803      	ldr	r3, [r0, #0]
 8008e2c:	065b      	lsls	r3, r3, #25
 8008e2e:	d507      	bpl.n	8008e40 <ClearDTOG_TX+0x20>
 8008e30:	6801      	ldr	r1, [r0, #0]
 8008e32:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008e36:	ea01 0c03 	and.w	ip, r1, r3
 8008e3a:	f04c 0240 	orr.w	r2, ip, #64	; 0x40
 8008e3e:	6002      	str	r2, [r0, #0]
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop

08008e44 <SetEPAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPAddress(uint8_t bEpNum, uint8_t bAddr)
{
  _SetEPAddress(bEpNum, bAddr);
 8008e44:	0082      	lsls	r2, r0, #2
 8008e46:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
 8008e4a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008e4e:	6803      	ldr	r3, [r0, #0]
 8008e50:	f648 7c8f 	movw	ip, #36751	; 0x8f8f
 8008e54:	ea03 020c 	and.w	r2, r3, ip
 8008e58:	ea42 0301 	orr.w	r3, r2, r1
 8008e5c:	6003      	str	r3, [r0, #0]
}
 8008e5e:	4770      	bx	lr

08008e60 <GetEPAddress>:
* Output         : None.
* Return         : Endpoint address.
*******************************************************************************/
uint8_t GetEPAddress(uint8_t bEpNum)
{
  return(_GetEPAddress(bEpNum));
 8008e60:	0083      	lsls	r3, r0, #2
 8008e62:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008e66:	f502 41b8 	add.w	r1, r2, #23552	; 0x5c00
 8008e6a:	6808      	ldr	r0, [r1, #0]
 8008e6c:	f000 000f 	and.w	r0, r0, #15
}
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop

08008e74 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8008e74:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8008e78:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8008e7c:	f8dc 3000 	ldr.w	r3, [ip]
 8008e80:	b29a      	uxth	r2, r3
 8008e82:	eb02 03c0 	add.w	r3, r2, r0, lsl #3
 8008e86:	f103 5c00 	add.w	ip, r3, #536870912	; 0x20000000
 8008e8a:	f50c 5240 	add.w	r2, ip, #12288	; 0x3000
 8008e8e:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8008e92:	0053      	lsls	r3, r2, #1
 8008e94:	ea01 0200 	and.w	r2, r1, r0
 8008e98:	601a      	str	r2, [r3, #0]
}
 8008e9a:	4770      	bx	lr

08008e9c <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8008e9c:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8008ea0:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8008ea4:	f8dc 3000 	ldr.w	r3, [ip]
 8008ea8:	f243 0c04 	movw	ip, #12292	; 0x3004
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	eb02 03c0 	add.w	r3, r2, r0, lsl #3
 8008eb2:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8008eb6:	eb03 020c 	add.w	r2, r3, ip
 8008eba:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8008ebe:	0052      	lsls	r2, r2, #1
 8008ec0:	ea01 0300 	and.w	r3, r1, r0
 8008ec4:	6013      	str	r3, [r2, #0]
}
 8008ec6:	4770      	bx	lr

08008ec8 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8008ec8:	f645 4150 	movw	r1, #23632	; 0x5c50
 8008ecc:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8008ed0:	680b      	ldr	r3, [r1, #0]
 8008ed2:	fa1f fc83 	uxth.w	ip, r3
 8008ed6:	eb0c 02c0 	add.w	r2, ip, r0, lsl #3
 8008eda:	f102 5100 	add.w	r1, r2, #536870912	; 0x20000000
 8008ede:	f501 5040 	add.w	r0, r1, #12288	; 0x3000
 8008ee2:	0043      	lsls	r3, r0, #1
 8008ee4:	8818      	ldrh	r0, [r3, #0]
}
 8008ee6:	4770      	bx	lr

08008ee8 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8008ee8:	f645 4150 	movw	r1, #23632	; 0x5c50
 8008eec:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8008ef0:	680a      	ldr	r2, [r1, #0]
 8008ef2:	f243 0104 	movw	r1, #12292	; 0x3004
 8008ef6:	fa1f fc82 	uxth.w	ip, r2
 8008efa:	eb0c 03c0 	add.w	r3, ip, r0, lsl #3
 8008efe:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008f02:	1858      	adds	r0, r3, r1
 8008f04:	0042      	lsls	r2, r0, #1
 8008f06:	8810      	ldrh	r0, [r2, #0]
}
 8008f08:	4770      	bx	lr
 8008f0a:	bf00      	nop

08008f0c <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8008f0c:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8008f10:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8008f14:	f8dc 3000 	ldr.w	r3, [ip]
 8008f18:	f243 0c02 	movw	ip, #12290	; 0x3002
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	eb02 03c0 	add.w	r3, r2, r0, lsl #3
 8008f22:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8008f26:	eb03 000c 	add.w	r0, r3, ip
 8008f2a:	0042      	lsls	r2, r0, #1
 8008f2c:	6011      	str	r1, [r2, #0]
}
 8008f2e:	4770      	bx	lr

08008f30 <SetEPCountRxReg>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPCountRxReg(uint32_t *pdwReg, uint16_t wCount)
{
  _SetEPCountRxReg(dwReg, wCount);
 8008f30:	293e      	cmp	r1, #62	; 0x3e
 8008f32:	d909      	bls.n	8008f48 <SetEPCountRxReg+0x18>
 8008f34:	094b      	lsrs	r3, r1, #5
 8008f36:	06c9      	lsls	r1, r1, #27
 8008f38:	d101      	bne.n	8008f3e <SetEPCountRxReg+0xe>
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	029a      	lsls	r2, r3, #10
 8008f40:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8008f44:	6001      	str	r1, [r0, #0]
 8008f46:	4770      	bx	lr
 8008f48:	084b      	lsrs	r3, r1, #1
 8008f4a:	07ca      	lsls	r2, r1, #31
 8008f4c:	bf48      	it	mi
 8008f4e:	3301      	addmi	r3, #1
 8008f50:	029b      	lsls	r3, r3, #10
 8008f52:	6003      	str	r3, [r0, #0]
 8008f54:	4770      	bx	lr
 8008f56:	bf00      	nop

08008f58 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8008f58:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8008f5c:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8008f60:	f8dc 3000 	ldr.w	r3, [ip]
 8008f64:	f243 0c06 	movw	ip, #12294	; 0x3006
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	eb02 03c0 	add.w	r3, r2, r0, lsl #3
 8008f6e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8008f72:	eb03 020c 	add.w	r2, r3, ip
 8008f76:	0052      	lsls	r2, r2, #1
 8008f78:	293e      	cmp	r1, #62	; 0x3e
 8008f7a:	d909      	bls.n	8008f90 <SetEPRxCount+0x38>
 8008f7c:	094b      	lsrs	r3, r1, #5
 8008f7e:	06c9      	lsls	r1, r1, #27
 8008f80:	d101      	bne.n	8008f86 <SetEPRxCount+0x2e>
 8008f82:	1e58      	subs	r0, r3, #1
 8008f84:	b283      	uxth	r3, r0
 8008f86:	029b      	lsls	r3, r3, #10
 8008f88:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8008f8c:	6011      	str	r1, [r2, #0]
 8008f8e:	4770      	bx	lr
 8008f90:	084b      	lsrs	r3, r1, #1
 8008f92:	07c8      	lsls	r0, r1, #31
 8008f94:	bf48      	it	mi
 8008f96:	3301      	addmi	r3, #1
 8008f98:	0298      	lsls	r0, r3, #10
 8008f9a:	6010      	str	r0, [r2, #0]
 8008f9c:	4770      	bx	lr
 8008f9e:	bf00      	nop

08008fa0 <GetEPTxCount>:
* Output         : None
* Return         : Tx count value.
*******************************************************************************/
uint16_t GetEPTxCount(uint8_t bEpNum)
{
  return(_GetEPTxCount(bEpNum));
 8008fa0:	f645 4150 	movw	r1, #23632	; 0x5c50
 8008fa4:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8008fa8:	680b      	ldr	r3, [r1, #0]
 8008faa:	f243 0102 	movw	r1, #12290	; 0x3002
 8008fae:	b29a      	uxth	r2, r3
 8008fb0:	eb02 0cc0 	add.w	ip, r2, r0, lsl #3
 8008fb4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008fb8:	eb0c 0301 	add.w	r3, ip, r1
 8008fbc:	005a      	lsls	r2, r3, #1
 8008fbe:	6811      	ldr	r1, [r2, #0]
 8008fc0:	0588      	lsls	r0, r1, #22
 8008fc2:	0d80      	lsrs	r0, r0, #22
}
 8008fc4:	4770      	bx	lr
 8008fc6:	bf00      	nop

08008fc8 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8008fc8:	f645 4150 	movw	r1, #23632	; 0x5c50
 8008fcc:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8008fd0:	680b      	ldr	r3, [r1, #0]
 8008fd2:	f243 0106 	movw	r1, #12294	; 0x3006
 8008fd6:	b29a      	uxth	r2, r3
 8008fd8:	eb02 0cc0 	add.w	ip, r2, r0, lsl #3
 8008fdc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008fe0:	eb0c 0301 	add.w	r3, ip, r1
 8008fe4:	005a      	lsls	r2, r3, #1
 8008fe6:	6811      	ldr	r1, [r2, #0]
 8008fe8:	0588      	lsls	r0, r1, #22
 8008fea:	0d80      	lsrs	r0, r0, #22
}
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop

08008ff0 <SetEPDblBuffAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8008ff0:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8008ff4:	f2c4 0c00 	movt	ip, #16384	; 0x4000
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
 8008ff8:	b430      	push	{r4, r5}
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8008ffa:	f8dc 5000 	ldr.w	r5, [ip]
 8008ffe:	f8dc 3000 	ldr.w	r3, [ip]
 8009002:	00c0      	lsls	r0, r0, #3
 8009004:	b2ac      	uxth	r4, r5
 8009006:	eb00 0c04 	add.w	ip, r0, r4
 800900a:	b29d      	uxth	r5, r3
 800900c:	f243 0304 	movw	r3, #12292	; 0x3004
 8009010:	f10c 5400 	add.w	r4, ip, #536870912	; 0x20000000
 8009014:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009018:	eb00 0c05 	add.w	ip, r0, r5
 800901c:	f64f 75fe 	movw	r5, #65534	; 0xfffe
 8009020:	eb0c 0003 	add.w	r0, ip, r3
 8009024:	f504 5440 	add.w	r4, r4, #12288	; 0x3000
 8009028:	46ac      	mov	ip, r5
 800902a:	0043      	lsls	r3, r0, #1
 800902c:	0064      	lsls	r4, r4, #1
 800902e:	400d      	ands	r5, r1
 8009030:	ea02 000c 	and.w	r0, r2, ip
 8009034:	6025      	str	r5, [r4, #0]
 8009036:	6018      	str	r0, [r3, #0]
}
 8009038:	bc30      	pop	{r4, r5}
 800903a:	4770      	bx	lr

0800903c <SetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Addr(uint8_t bEpNum, uint16_t wBuf0Addr)
{
  _SetEPDblBuf0Addr(bEpNum, wBuf0Addr);
 800903c:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8009040:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8009044:	f8dc 3000 	ldr.w	r3, [ip]
 8009048:	b29a      	uxth	r2, r3
 800904a:	eb02 03c0 	add.w	r3, r2, r0, lsl #3
 800904e:	f103 5c00 	add.w	ip, r3, #536870912	; 0x20000000
 8009052:	f50c 5240 	add.w	r2, ip, #12288	; 0x3000
 8009056:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 800905a:	0053      	lsls	r3, r2, #1
 800905c:	ea01 0200 	and.w	r2, r1, r0
 8009060:	601a      	str	r2, [r3, #0]
}
 8009062:	4770      	bx	lr

08009064 <SetEPDblBuf1Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Addr(uint8_t bEpNum, uint16_t wBuf1Addr)
{
  _SetEPDblBuf1Addr(bEpNum, wBuf1Addr);
 8009064:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8009068:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 800906c:	f8dc 3000 	ldr.w	r3, [ip]
 8009070:	f243 0c04 	movw	ip, #12292	; 0x3004
 8009074:	b29a      	uxth	r2, r3
 8009076:	eb02 03c0 	add.w	r3, r2, r0, lsl #3
 800907a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 800907e:	eb03 020c 	add.w	r2, r3, ip
 8009082:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8009086:	0052      	lsls	r2, r2, #1
 8009088:	ea01 0300 	and.w	r3, r1, r0
 800908c:	6013      	str	r3, [r2, #0]
}
 800908e:	4770      	bx	lr

08009090 <GetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint16_t GetEPDblBuf0Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Addr(bEpNum));
 8009090:	f645 4150 	movw	r1, #23632	; 0x5c50
 8009094:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009098:	680b      	ldr	r3, [r1, #0]
 800909a:	fa1f fc83 	uxth.w	ip, r3
 800909e:	eb0c 02c0 	add.w	r2, ip, r0, lsl #3
 80090a2:	f102 5100 	add.w	r1, r2, #536870912	; 0x20000000
 80090a6:	f501 5040 	add.w	r0, r1, #12288	; 0x3000
 80090aa:	0043      	lsls	r3, r0, #1
 80090ac:	8818      	ldrh	r0, [r3, #0]
}
 80090ae:	4770      	bx	lr

080090b0 <GetEPDblBuf1Addr>:
* Output         : None.
* Return         : Address of the Buffer 1.
*******************************************************************************/
uint16_t GetEPDblBuf1Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Addr(bEpNum));
 80090b0:	f645 4150 	movw	r1, #23632	; 0x5c50
 80090b4:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80090b8:	680a      	ldr	r2, [r1, #0]
 80090ba:	f243 0104 	movw	r1, #12292	; 0x3004
 80090be:	fa1f fc82 	uxth.w	ip, r2
 80090c2:	eb0c 03c0 	add.w	r3, ip, r0, lsl #3
 80090c6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80090ca:	1858      	adds	r0, r3, r1
 80090cc:	0042      	lsls	r2, r0, #1
 80090ce:	8810      	ldrh	r0, [r2, #0]
}
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop

080090d4 <SetEPDblBuffCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80090d4:	2901      	cmp	r1, #1
* Input          : bEpNum,bDir, wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
 80090d6:	b430      	push	{r4, r5}
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80090d8:	d003      	beq.n	80090e2 <SetEPDblBuffCount+0xe>
 80090da:	2902      	cmp	r1, #2
 80090dc:	d029      	beq.n	8009132 <SetEPDblBuffCount+0x5e>
}
 80090de:	bc30      	pop	{r4, r5}
 80090e0:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80090e2:	f645 4150 	movw	r1, #23632	; 0x5c50
 80090e6:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80090ea:	680c      	ldr	r4, [r1, #0]
 80090ec:	00c0      	lsls	r0, r0, #3
 80090ee:	b2a3      	uxth	r3, r4
 80090f0:	f243 0c02 	movw	ip, #12290	; 0x3002
 80090f4:	181c      	adds	r4, r3, r0
 80090f6:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 80090fa:	eb04 030c 	add.w	r3, r4, ip
 80090fe:	005b      	lsls	r3, r3, #1
 8009100:	2a3e      	cmp	r2, #62	; 0x3e
 8009102:	d933      	bls.n	800916c <SetEPDblBuffCount+0x98>
 8009104:	0954      	lsrs	r4, r2, #5
 8009106:	06d2      	lsls	r2, r2, #27
 8009108:	680d      	ldr	r5, [r1, #0]
 800910a:	d143      	bne.n	8009194 <SetEPDblBuffCount+0xc0>
 800910c:	1e61      	subs	r1, r4, #1
 800910e:	b28c      	uxth	r4, r1
 8009110:	b2ad      	uxth	r5, r5
 8009112:	f243 0206 	movw	r2, #12294	; 0x3006
 8009116:	02a1      	lsls	r1, r4, #10
 8009118:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800911c:	1940      	adds	r0, r0, r5
 800911e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8009122:	6019      	str	r1, [r3, #0]
 8009124:	1882      	adds	r2, r0, r2
 8009126:	02a1      	lsls	r1, r4, #10
 8009128:	0052      	lsls	r2, r2, #1
 800912a:	f441 4400 	orr.w	r4, r1, #32768	; 0x8000
 800912e:	6014      	str	r4, [r2, #0]
 8009130:	e7d5      	b.n	80090de <SetEPDblBuffCount+0xa>
 8009132:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8009136:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 800913a:	f8dc 4000 	ldr.w	r4, [ip]
 800913e:	f8dc 5000 	ldr.w	r5, [ip]
 8009142:	00c0      	lsls	r0, r0, #3
 8009144:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
 8009148:	b2a4      	uxth	r4, r4
 800914a:	b2ad      	uxth	r5, r5
 800914c:	f243 0c06 	movw	ip, #12294	; 0x3006
 8009150:	1904      	adds	r4, r0, r4
 8009152:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009156:	1940      	adds	r0, r0, r5
 8009158:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 800915c:	18e1      	adds	r1, r4, r3
 800915e:	eb00 030c 	add.w	r3, r0, ip
 8009162:	005b      	lsls	r3, r3, #1
 8009164:	0048      	lsls	r0, r1, #1
 8009166:	6002      	str	r2, [r0, #0]
 8009168:	601a      	str	r2, [r3, #0]
 800916a:	e7b8      	b.n	80090de <SetEPDblBuffCount+0xa>
 800916c:	6809      	ldr	r1, [r1, #0]
 800916e:	0854      	lsrs	r4, r2, #1
 8009170:	f243 0c06 	movw	ip, #12294	; 0x3006
 8009174:	f012 0f01 	tst.w	r2, #1
 8009178:	b28a      	uxth	r2, r1
 800917a:	4410      	add	r0, r2
 800917c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8009180:	bf18      	it	ne
 8009182:	3401      	addne	r4, #1
 8009184:	eb00 020c 	add.w	r2, r0, ip
 8009188:	02a1      	lsls	r1, r4, #10
 800918a:	0052      	lsls	r2, r2, #1
 800918c:	02a4      	lsls	r4, r4, #10
 800918e:	6019      	str	r1, [r3, #0]
 8009190:	6014      	str	r4, [r2, #0]
 8009192:	e7a4      	b.n	80090de <SetEPDblBuffCount+0xa>
 8009194:	f243 0206 	movw	r2, #12294	; 0x3006
 8009198:	b2ad      	uxth	r5, r5
 800919a:	e7bc      	b.n	8009116 <SetEPDblBuffCount+0x42>

0800919c <SetEPDblBuf0Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf0Count(bEpNum, bDir, wCount);
 800919c:	2901      	cmp	r1, #1
 800919e:	d014      	beq.n	80091ca <SetEPDblBuf0Count+0x2e>
 80091a0:	2902      	cmp	r1, #2
 80091a2:	d000      	beq.n	80091a6 <SetEPDblBuf0Count+0xa>
 80091a4:	4770      	bx	lr
 80091a6:	f645 4c50 	movw	ip, #23632	; 0x5c50
 80091aa:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 80091ae:	f8dc 1000 	ldr.w	r1, [ip]
 80091b2:	f243 0c02 	movw	ip, #12290	; 0x3002
 80091b6:	b28b      	uxth	r3, r1
 80091b8:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
 80091bc:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 80091c0:	eb01 000c 	add.w	r0, r1, ip
 80091c4:	0043      	lsls	r3, r0, #1
 80091c6:	601a      	str	r2, [r3, #0]
 80091c8:	4770      	bx	lr
 80091ca:	f645 4c50 	movw	ip, #23632	; 0x5c50
 80091ce:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 80091d2:	f8dc 3000 	ldr.w	r3, [ip]
 80091d6:	f243 0c02 	movw	ip, #12290	; 0x3002
 80091da:	b299      	uxth	r1, r3
 80091dc:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80091e0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 80091e4:	eb00 030c 	add.w	r3, r0, ip
 80091e8:	005b      	lsls	r3, r3, #1
 80091ea:	2a3e      	cmp	r2, #62	; 0x3e
 80091ec:	d909      	bls.n	8009202 <SetEPDblBuf0Count+0x66>
 80091ee:	0951      	lsrs	r1, r2, #5
 80091f0:	06d2      	lsls	r2, r2, #27
 80091f2:	d101      	bne.n	80091f8 <SetEPDblBuf0Count+0x5c>
 80091f4:	1e4a      	subs	r2, r1, #1
 80091f6:	b291      	uxth	r1, r2
 80091f8:	0289      	lsls	r1, r1, #10
 80091fa:	f441 4000 	orr.w	r0, r1, #32768	; 0x8000
 80091fe:	6018      	str	r0, [r3, #0]
 8009200:	4770      	bx	lr
 8009202:	0851      	lsrs	r1, r2, #1
 8009204:	07d0      	lsls	r0, r2, #31
 8009206:	bf48      	it	mi
 8009208:	3101      	addmi	r1, #1
 800920a:	028a      	lsls	r2, r1, #10
 800920c:	601a      	str	r2, [r3, #0]
 800920e:	4770      	bx	lr

08009210 <SetEPDblBuf1Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf1Count(bEpNum, bDir, wCount);
 8009210:	2901      	cmp	r1, #1
 8009212:	d014      	beq.n	800923e <SetEPDblBuf1Count+0x2e>
 8009214:	2902      	cmp	r1, #2
 8009216:	d000      	beq.n	800921a <SetEPDblBuf1Count+0xa>
 8009218:	4770      	bx	lr
 800921a:	f645 4c50 	movw	ip, #23632	; 0x5c50
 800921e:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8009222:	f8dc 1000 	ldr.w	r1, [ip]
 8009226:	f243 0c06 	movw	ip, #12294	; 0x3006
 800922a:	b28b      	uxth	r3, r1
 800922c:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
 8009230:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8009234:	eb01 000c 	add.w	r0, r1, ip
 8009238:	0043      	lsls	r3, r0, #1
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	4770      	bx	lr
 800923e:	f645 4c50 	movw	ip, #23632	; 0x5c50
 8009242:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8009246:	f8dc 3000 	ldr.w	r3, [ip]
 800924a:	f243 0c06 	movw	ip, #12294	; 0x3006
 800924e:	b299      	uxth	r1, r3
 8009250:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8009254:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8009258:	eb00 030c 	add.w	r3, r0, ip
 800925c:	005b      	lsls	r3, r3, #1
 800925e:	2a3e      	cmp	r2, #62	; 0x3e
 8009260:	d909      	bls.n	8009276 <SetEPDblBuf1Count+0x66>
 8009262:	0951      	lsrs	r1, r2, #5
 8009264:	06d2      	lsls	r2, r2, #27
 8009266:	d101      	bne.n	800926c <SetEPDblBuf1Count+0x5c>
 8009268:	1e4a      	subs	r2, r1, #1
 800926a:	b291      	uxth	r1, r2
 800926c:	0289      	lsls	r1, r1, #10
 800926e:	f441 4000 	orr.w	r0, r1, #32768	; 0x8000
 8009272:	6018      	str	r0, [r3, #0]
 8009274:	4770      	bx	lr
 8009276:	0851      	lsrs	r1, r2, #1
 8009278:	07d0      	lsls	r0, r2, #31
 800927a:	bf48      	it	mi
 800927c:	3101      	addmi	r1, #1
 800927e:	028a      	lsls	r2, r1, #10
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	4770      	bx	lr

08009284 <GetEPDblBuf0Count>:
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 8009284:	f645 4150 	movw	r1, #23632	; 0x5c50
 8009288:	f2c4 0100 	movt	r1, #16384	; 0x4000
 800928c:	680b      	ldr	r3, [r1, #0]
 800928e:	f243 0102 	movw	r1, #12290	; 0x3002
 8009292:	b29a      	uxth	r2, r3
 8009294:	eb02 0cc0 	add.w	ip, r2, r0, lsl #3
 8009298:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800929c:	eb0c 0301 	add.w	r3, ip, r1
 80092a0:	005a      	lsls	r2, r3, #1
 80092a2:	6811      	ldr	r1, [r2, #0]
 80092a4:	0588      	lsls	r0, r1, #22
 80092a6:	0d80      	lsrs	r0, r0, #22
}
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop

080092ac <GetEPDblBuf1Count>:
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 80092ac:	f645 4150 	movw	r1, #23632	; 0x5c50
 80092b0:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80092b4:	680b      	ldr	r3, [r1, #0]
 80092b6:	f243 0106 	movw	r1, #12294	; 0x3006
 80092ba:	b29a      	uxth	r2, r3
 80092bc:	eb02 0cc0 	add.w	ip, r2, r0, lsl #3
 80092c0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80092c4:	eb0c 0301 	add.w	r3, ip, r1
 80092c8:	005a      	lsls	r2, r3, #1
 80092ca:	6811      	ldr	r1, [r2, #0]
 80092cc:	0588      	lsls	r0, r1, #22
 80092ce:	0d80      	lsrs	r0, r0, #22
}
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop

080092d4 <GetEPDblBufDir>:
* Return         : EP_DBUF_OUT, EP_DBUF_IN,
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
 80092d4:	f645 4350 	movw	r3, #23632	; 0x5c50
 80092d8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80092dc:	6819      	ldr	r1, [r3, #0]
 80092de:	00c0      	lsls	r0, r0, #3
 80092e0:	b28a      	uxth	r2, r1
 80092e2:	f243 0c06 	movw	ip, #12294	; 0x3006
 80092e6:	1881      	adds	r1, r0, r2
 80092e8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 80092ec:	eb01 020c 	add.w	r2, r1, ip
 80092f0:	0051      	lsls	r1, r2, #1
 80092f2:	880a      	ldrh	r2, [r1, #0]
 80092f4:	f412 4f7c 	tst.w	r2, #64512	; 0xfc00
 80092f8:	d110      	bne.n	800931c <GetEPDblBufDir+0x48>
    return(EP_DBUF_OUT);
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	f243 0c02 	movw	ip, #12290	; 0x3002
 8009300:	b293      	uxth	r3, r2
 8009302:	18c0      	adds	r0, r0, r3
 8009304:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8009308:	eb00 010c 	add.w	r1, r0, ip
 800930c:	004a      	lsls	r2, r1, #1
 800930e:	8813      	ldrh	r3, [r2, #0]
 8009310:	0598      	lsls	r0, r3, #22
 8009312:	0d80      	lsrs	r0, r0, #22
 8009314:	2800      	cmp	r0, #0
    return(EP_DBUF_IN);
 8009316:	bf18      	it	ne
 8009318:	2002      	movne	r0, #2
 800931a:	4770      	bx	lr
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
    return(EP_DBUF_OUT);
 800931c:	2001      	movs	r0, #1
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
    return(EP_DBUF_IN);
  else
    return(EP_DBUF_ERR);
}
 800931e:	4770      	bx	lr

08009320 <FreeUserBuffer>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
 8009320:	2901      	cmp	r1, #1
 8009322:	d010      	beq.n	8009346 <FreeUserBuffer+0x26>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
  }
  else if (bDir == EP_DBUF_IN)
 8009324:	2902      	cmp	r1, #2
 8009326:	d000      	beq.n	800932a <FreeUserBuffer+0xa>
 8009328:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
 800932a:	0082      	lsls	r2, r0, #2
 800932c:	f102 4180 	add.w	r1, r2, #1073741824	; 0x40000000
 8009330:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
 8009334:	680b      	ldr	r3, [r1, #0]
 8009336:	f648 7c8f 	movw	ip, #36751	; 0x8f8f
 800933a:	ea03 000c 	and.w	r0, r3, ip
 800933e:	f440 4280 	orr.w	r2, r0, #16384	; 0x4000
 8009342:	600a      	str	r2, [r1, #0]
 8009344:	4770      	bx	lr
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
 8009346:	0083      	lsls	r3, r0, #2
 8009348:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 800934c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8009350:	6802      	ldr	r2, [r0, #0]
 8009352:	f648 7c8f 	movw	ip, #36751	; 0x8f8f
 8009356:	ea02 010c 	and.w	r1, r2, ip
 800935a:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 800935e:	6003      	str	r3, [r0, #0]
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop

08009364 <ToWord>:
*******************************************************************************/
uint16_t ToWord(uint8_t bh, uint8_t bl)
{
  uint16_t wRet;
  wRet = (uint16_t)bl | ((uint16_t)bh << 8);
  return(wRet);
 8009364:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
}
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop

0800936c <ByteSwap>:
uint16_t ByteSwap(uint16_t wSwW)
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 800936c:	b2c3      	uxtb	r3, r0
 800936e:	0a00      	lsrs	r0, r0, #8
  return(wRet);
 8009370:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
}
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop

08009378 <ch>:


/* three SHA-1 inner functions */
const
uint32_t ch(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^((~x)&z));
 8009378:	ea22 0200 	bic.w	r2, r2, r0
 800937c:	4001      	ands	r1, r0
 800937e:	ea82 0001 	eor.w	r0, r2, r1
}
 8009382:	4770      	bx	lr

08009384 <maj>:

const
uint32_t maj(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^(x&z)^(y&z));
 8009384:	ea81 0300 	eor.w	r3, r1, r0
 8009388:	401a      	ands	r2, r3
 800938a:	4001      	ands	r1, r0
 800938c:	ea82 0001 	eor.w	r0, r2, r1
}
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop

08009394 <parity>:

const
uint32_t parity(uint32_t x, uint32_t y, uint32_t z){
	return ((x^y)^z);
 8009394:	4048      	eors	r0, r1
 8009396:	4050      	eors	r0, r2
}
 8009398:	4770      	bx	lr
 800939a:	bf00      	nop

0800939c <sha1_init>:

/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
 800939c:	b4f0      	push	{r4, r5, r6, r7}
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
 800939e:	f24e 11f0 	movw	r1, #57840	; 0xe1f0
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 80093a2:	f242 3701 	movw	r7, #8961	; 0x2301
	state->h[1] = 0xefcdab89;
 80093a6:	f64a 3689 	movw	r6, #43913	; 0xab89
	state->h[2] = 0x98badcfe;
 80093aa:	f64d 45fe 	movw	r5, #56574	; 0xdcfe
	state->h[3] = 0x10325476;
 80093ae:	f245 4476 	movw	r4, #21622	; 0x5476
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 80093b2:	2200      	movs	r2, #0
 80093b4:	2300      	movs	r3, #0
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 80093b6:	f2c6 7745 	movt	r7, #26437	; 0x6745
	state->h[1] = 0xefcdab89;
 80093ba:	f6ce 76cd 	movt	r6, #61389	; 0xefcd
	state->h[2] = 0x98badcfe;
 80093be:	f6c9 05ba 	movt	r5, #39098	; 0x98ba
	state->h[3] = 0x10325476;
 80093c2:	f2c1 0432 	movt	r4, #4146	; 0x1032
	state->h[4] = 0xc3d2e1f0;
 80093c6:	f2cc 31d2 	movt	r1, #50130	; 0xc3d2
	state->length = 0;
 80093ca:	e9c0 2306 	strd	r2, r3, [r0, #24]
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 80093ce:	6007      	str	r7, [r0, #0]
	state->h[1] = 0xefcdab89;
 80093d0:	6046      	str	r6, [r0, #4]
	state->h[2] = 0x98badcfe;
 80093d2:	6085      	str	r5, [r0, #8]
	state->h[3] = 0x10325476;
 80093d4:	60c4      	str	r4, [r0, #12]
	state->h[4] = 0xc3d2e1f0;
 80093d6:	6101      	str	r1, [r0, #16]
	state->length = 0;
}
 80093d8:	bcf0      	pop	{r4, r5, r6, r7}
 80093da:	4770      	bx	lr

080093dc <sha1_nextBlock>:

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 80093dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 80093e0:	e891 0620 	ldmia.w	r1, {r5, r9, sl}
 80093e4:	68cf      	ldr	r7, [r1, #12]

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 80093e6:	460c      	mov	r4, r1
 80093e8:	b09f      	sub	sp, #124	; 0x7c
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 80093ea:	6962      	ldr	r2, [r4, #20]

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 80093ec:	4683      	mov	fp, r0
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 80093ee:	ba38      	rev	r0, r7
 80093f0:	6909      	ldr	r1, [r1, #16]
 80093f2:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 80093f6:	9004      	str	r0, [sp, #16]
 80093f8:	69a0      	ldr	r0, [r4, #24]
 80093fa:	ba17      	rev	r7, r2
void sha1_nextBlock (sha1_ctx_t *state, const void* block){
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 80093fc:	4b67      	ldr	r3, [pc, #412]	; (800959c <sha1_nextBlock+0x1c0>)
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 80093fe:	6a22      	ldr	r2, [r4, #32]
 8009400:	ba0e      	rev	r6, r1
void sha1_nextBlock (sha1_ctx_t *state, const void* block){
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8009402:	f10d 0c58 	add.w	ip, sp, #88	; 0x58
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8009406:	ba01      	rev	r1, r0
 8009408:	fa9e fe8e 	rev.w	lr, lr
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
	uint32_t k[4]={	0x5a827999,
 800940c:	ba2d      	rev	r5, r5
 800940e:	f103 0810 	add.w	r8, r3, #16
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8009412:	fa99 f989 	rev.w	r9, r9
 8009416:	fa9a fa8a 	rev.w	sl, sl
 800941a:	9605      	str	r6, [sp, #20]
 800941c:	9706      	str	r7, [sp, #24]
 800941e:	9107      	str	r1, [sp, #28]
 8009420:	f8cd e020 	str.w	lr, [sp, #32]
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8009424:	af11      	add	r7, sp, #68	; 0x44
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8009426:	fa92 fe82 	rev.w	lr, r2
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 800942a:	465e      	mov	r6, fp
void sha1_nextBlock (sha1_ctx_t *state, const void* block){
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 800942c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800942e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t k[4]={	0x5a827999,
 8009432:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8009436:	f10d 0c78 	add.w	ip, sp, #120	; 0x78
 800943a:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 800943e:	9501      	str	r5, [sp, #4]
 8009440:	f8cd 9008 	str.w	r9, [sp, #8]
 8009444:	f8cd a00c 	str.w	sl, [sp, #12]
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8009448:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800944a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 800944c:	f8d4 9024 	ldr.w	r9, [r4, #36]	; 0x24
 8009450:	f104 0a30 	add.w	sl, r4, #48	; 0x30
 8009454:	f8d4 8028 	ldr.w	r8, [r4, #40]	; 0x28
 8009458:	f8d4 c02c 	ldr.w	ip, [r4, #44]	; 0x2c
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 800945c:	6834      	ldr	r4, [r6, #0]
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 800945e:	e89a 000f 	ldmia.w	sl, {r0, r1, r2, r3}
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8009462:	603c      	str	r4, [r7, #0]
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8009464:	fa98 f788 	rev.w	r7, r8
 8009468:	fa9c f48c 	rev.w	r4, ip
 800946c:	970b      	str	r7, [sp, #44]	; 0x2c
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 800946e:	9f13      	ldr	r7, [sp, #76]	; 0x4c


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009470:	2600      	movs	r6, #0
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8009472:	ba09      	rev	r1, r1
 8009474:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 8009478:	ba00      	rev	r0, r0
 800947a:	fa99 fe89 	rev.w	lr, r9
 800947e:	ba12      	rev	r2, r2
 8009480:	ba1b      	rev	r3, r3
 8009482:	940c      	str	r4, [sp, #48]	; 0x30
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8009484:	9c11      	ldr	r4, [sp, #68]	; 0x44
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 8009486:	910e      	str	r1, [sp, #56]	; 0x38
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8009488:	46a9      	mov	r9, r5
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 800948a:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 800948e:	900d      	str	r0, [sp, #52]	; 0x34
 8009490:	920f      	str	r2, [sp, #60]	; 0x3c
 8009492:	9310      	str	r3, [sp, #64]	; 0x40
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009494:	46b2      	mov	sl, r6
 8009496:	4635      	mov	r5, r6
 8009498:	4639      	mov	r1, r7
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 800949a:	f10d 0e78 	add.w	lr, sp, #120	; 0x78
 800949e:	eb0e 088a 	add.w	r8, lr, sl, lsl #2
 80094a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80094a4:	f858 3c20 	ldr.w	r3, [r8, #-32]
 80094a8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80094aa:	4798      	blx	r3
 80094ac:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80094ae:	4481      	add	r9, r0
 80094b0:	f858 3c10 	ldr.w	r3, [r8, #-16]
 80094b4:	eb09 0c07 	add.w	ip, r9, r7
 80094b8:	eb0c 64f4 	add.w	r4, ip, r4, ror #27
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 80094bc:	a911      	add	r1, sp, #68	; 0x44
 80094be:	2210      	movs	r2, #16
 80094c0:	a812      	add	r0, sp, #72	; 0x48
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 80094c2:	18e4      	adds	r4, r4, r3
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 80094c4:	3601      	adds	r6, #1
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 80094c6:	f001 fc5d 	bl	800ad84 <memmove>

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 80094ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 80094cc:	3501      	adds	r5, #1
		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 80094ce:	b2f6      	uxtb	r6, r6

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 80094d0:	ea4f 01b1 	mov.w	r1, r1, ror #2
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 80094d4:	b2ed      	uxtb	r5, r5
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
 80094d6:	2e14      	cmp	r6, #20
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
 80094d8:	9411      	str	r4, [sp, #68]	; 0x44
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
 80094da:	9113      	str	r1, [sp, #76]	; 0x4c
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
 80094dc:	f005 030f 	and.w	r3, r5, #15
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
 80094e0:	d032      	beq.n	8009548 <sha1_nextBlock+0x16c>
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 80094e2:	2d50      	cmp	r5, #80	; 0x50
 80094e4:	d037      	beq.n	8009556 <sha1_nextBlock+0x17a>
		s = t & MASK;
		if(t>=16){
 80094e6:	2d0f      	cmp	r5, #15
 80094e8:	d806      	bhi.n	80094f8 <sha1_nextBlock+0x11c>
 80094ea:	f10d 0878 	add.w	r8, sp, #120	; 0x78
 80094ee:	eb08 0983 	add.w	r9, r8, r3, lsl #2
 80094f2:	f859 9c74 	ldr.w	r9, [r9, #-116]
 80094f6:	e7d0      	b.n	800949a <sha1_nextBlock+0xbe>
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 80094f8:	f103 000d 	add.w	r0, r3, #13
 80094fc:	f103 0208 	add.w	r2, r3, #8
 8009500:	f000 070f 	and.w	r7, r0, #15
 8009504:	f002 0c0f 	and.w	ip, r2, #15
 8009508:	f10d 0978 	add.w	r9, sp, #120	; 0x78
 800950c:	eb09 008c 	add.w	r0, r9, ip, lsl #2
 8009510:	eb09 0e87 	add.w	lr, r9, r7, lsl #2
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 8009514:	1c9a      	adds	r2, r3, #2
 8009516:	f10d 0878 	add.w	r8, sp, #120	; 0x78

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 800951a:	f850 7c74 	ldr.w	r7, [r0, #-116]
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 800951e:	f002 090f 	and.w	r9, r2, #15

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8009522:	f85e ec74 	ldr.w	lr, [lr, #-116]
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 8009526:	eb08 0383 	add.w	r3, r8, r3, lsl #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 800952a:	f853 0c74 	ldr.w	r0, [r3, #-116]
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 800952e:	eb08 0c89 	add.w	ip, r8, r9, lsl #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8009532:	f85c 2c74 	ldr.w	r2, [ip, #-116]
 8009536:	ea8e 0707 	eor.w	r7, lr, r7
 800953a:	4078      	eors	r0, r7
 800953c:	4042      	eors	r2, r0

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 800953e:	ea4f 79f2 	mov.w	r9, r2, ror #31

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8009542:	f843 9c74 	str.w	r9, [r3, #-116]
 8009546:	e7a8      	b.n	800949a <sha1_nextBlock+0xbe>
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
			fi = (fi+1)%4;
 8009548:	f10a 0201 	add.w	r2, sl, #1
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
 800954c:	2600      	movs	r6, #0
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 800954e:	2d50      	cmp	r5, #80	; 0x50
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
			fi = (fi+1)%4;
 8009550:	f002 0a03 	and.w	sl, r2, #3
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009554:	d1c7      	bne.n	80094e6 <sha1_nextBlock+0x10a>

	/* update the state */
	for(t=0; t<5; ++t){
		state->h[t] += a[t];
	}
	state->length += 512;
 8009556:	f44f 7000 	mov.w	r0, #512	; 0x200
 800955a:	e9db 2306 	ldrd	r2, r3, [fp, #24]
 800955e:	460f      	mov	r7, r1
 8009560:	2100      	movs	r1, #0
 8009562:	1812      	adds	r2, r2, r0
 8009564:	eb43 0301 	adc.w	r3, r3, r1
 8009568:	e9cb 2306 	strd	r2, r3, [fp, #24]
		}
	}

	/* update the state */
	for(t=0; t<5; ++t){
		state->h[t] += a[t];
 800956c:	e89b 1060 	ldmia.w	fp, {r5, r6, ip}
 8009570:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009572:	f8db 800c 	ldr.w	r8, [fp, #12]
 8009576:	f8db 9010 	ldr.w	r9, [fp, #16]
 800957a:	18f6      	adds	r6, r6, r3
 800957c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800957e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009580:	192c      	adds	r4, r5, r4
 8009582:	4467      	add	r7, ip
 8009584:	4442      	add	r2, r8
 8009586:	444b      	add	r3, r9
 8009588:	e88b 00d0 	stmia.w	fp, {r4, r6, r7}
 800958c:	f8cb 200c 	str.w	r2, [fp, #12]
 8009590:	f8cb 3010 	str.w	r3, [fp, #16]
	}
	state->length += 512;
}
 8009594:	b01f      	add	sp, #124	; 0x7c
 8009596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800959a:	bf00      	nop
 800959c:	0800b388 	.word	0x0800b388

080095a0 <sha1_lastBlock>:

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80095a4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
	state->length += 512;
}

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 80095a8:	b090      	sub	sp, #64	; 0x40
 80095aa:	4617      	mov	r7, r2
 80095ac:	4606      	mov	r6, r0
 80095ae:	4688      	mov	r8, r1
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80095b0:	d32c      	bcc.n	800960c <sha1_lastBlock+0x6c>
	state->length += 512;
}

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 80095b2:	f5a2 7000 	sub.w	r0, r2, #512	; 0x200
 80095b6:	f101 0440 	add.w	r4, r1, #64	; 0x40
 80095ba:	f3c0 2a46 	ubfx	sl, r0, #9, #7
 80095be:	eb04 198a 	add.w	r9, r4, sl, lsl #6
 80095c2:	ebc1 0509 	rsb	r5, r1, r9
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 80095c6:	4630      	mov	r0, r6
 80095c8:	3d40      	subs	r5, #64	; 0x40
 80095ca:	f7ff ff07 	bl	80093dc <sha1_nextBlock>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80095ce:	454c      	cmp	r4, r9
 80095d0:	f3c5 1580 	ubfx	r5, r5, #6, #1
 80095d4:	d014      	beq.n	8009600 <sha1_lastBlock+0x60>
 80095d6:	b135      	cbz	r5, 80095e6 <sha1_lastBlock+0x46>
		sha1_nextBlock(state, block);
 80095d8:	4621      	mov	r1, r4
 80095da:	4630      	mov	r0, r6
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 80095dc:	3440      	adds	r4, #64	; 0x40
/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 80095de:	f7ff fefd 	bl	80093dc <sha1_nextBlock>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80095e2:	454c      	cmp	r4, r9
 80095e4:	d00c      	beq.n	8009600 <sha1_lastBlock+0x60>
		sha1_nextBlock(state, block);
 80095e6:	4621      	mov	r1, r4
 80095e8:	4630      	mov	r0, r6
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 80095ea:	f104 0540 	add.w	r5, r4, #64	; 0x40
/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 80095ee:	f7ff fef5 	bl	80093dc <sha1_nextBlock>
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 80095f2:	3480      	adds	r4, #128	; 0x80
/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 80095f4:	4630      	mov	r0, r6
 80095f6:	4629      	mov	r1, r5
 80095f8:	f7ff fef0 	bl	80093dc <sha1_nextBlock>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 80095fc:	454c      	cmp	r4, r9
 80095fe:	d1f2      	bne.n	80095e6 <sha1_lastBlock+0x46>
 8009600:	05ff      	lsls	r7, r7, #23
	state->length += 512;
}

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 8009602:	f10a 0a01 	add.w	sl, sl, #1
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8009606:	0dff      	lsrs	r7, r7, #23
 8009608:	eb08 188a 	add.w	r8, r8, sl, lsl #6
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 800960c:	b2ba      	uxth	r2, r7
 800960e:	2300      	movs	r3, #0
 8009610:	e9d6 4506 	ldrd	r4, r5, [r6, #24]
 8009614:	18a4      	adds	r4, r4, r2
 8009616:	eb45 0503 	adc.w	r5, r5, r3
	memset(lb, 0, SHA1_BLOCK_BYTES);
 800961a:	4619      	mov	r1, r3
 800961c:	2240      	movs	r2, #64	; 0x40
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 800961e:	e9c6 4506 	strd	r4, r5, [r6, #24]
	memset(lb, 0, SHA1_BLOCK_BYTES);
 8009622:	4668      	mov	r0, sp
 8009624:	f001 fc06 	bl	800ae34 <memset>
	memcpy (lb, block, (length+7)>>3);
 8009628:	1dfa      	adds	r2, r7, #7
 800962a:	10d2      	asrs	r2, r2, #3
 800962c:	4641      	mov	r1, r8
 800962e:	4668      	mov	r0, sp
 8009630:	f001 fb66 	bl	800ad00 <memcpy>

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 8009634:	f007 0307 	and.w	r3, r7, #7
 8009638:	2280      	movs	r2, #128	; 0x80
 800963a:	fa42 f203 	asr.w	r2, r2, r3
 800963e:	a910      	add	r1, sp, #64	; 0x40
 8009640:	eb01 03d7 	add.w	r3, r1, r7, lsr #3
 8009644:	f813 1c40 	ldrb.w	r1, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 8009648:	f5b7 7fe0 	cmp.w	r7, #448	; 0x1c0
	state->length += length;
	memset(lb, 0, SHA1_BLOCK_BYTES);
	memcpy (lb, block, (length+7)>>3);

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 800964c:	ea42 0201 	orr.w	r2, r2, r1
 8009650:	f803 2c40 	strb.w	r2, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 8009654:	d21f      	bcs.n	8009696 <sha1_lastBlock+0xf6>
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
 8009656:	7ff0      	ldrb	r0, [r6, #31]
 8009658:	7eb1      	ldrb	r1, [r6, #26]
 800965a:	7fb7      	ldrb	r7, [r6, #30]
 800965c:	7f75      	ldrb	r5, [r6, #29]
 800965e:	7f34      	ldrb	r4, [r6, #28]
 8009660:	f896 c01b 	ldrb.w	ip, [r6, #27]
 8009664:	7e72      	ldrb	r2, [r6, #25]
 8009666:	7e33      	ldrb	r3, [r6, #24]
 8009668:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
 800966c:	f88d 103d 	strb.w	r1, [sp, #61]	; 0x3d
	}
#elif defined BIG_ENDIAN
	*((uint64_t)&(lb[56])) = state->length;
#endif
	sha1_nextBlock(state, lb);
 8009670:	4630      	mov	r0, r6
 8009672:	4669      	mov	r1, sp
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
 8009674:	f88d 7039 	strb.w	r7, [sp, #57]	; 0x39
 8009678:	f88d 503a 	strb.w	r5, [sp, #58]	; 0x3a
 800967c:	f88d 403b 	strb.w	r4, [sp, #59]	; 0x3b
 8009680:	f88d c03c 	strb.w	ip, [sp, #60]	; 0x3c
 8009684:	f88d 203e 	strb.w	r2, [sp, #62]	; 0x3e
 8009688:	f88d 303f 	strb.w	r3, [sp, #63]	; 0x3f
	}
#elif defined BIG_ENDIAN
	*((uint64_t)&(lb[56])) = state->length;
#endif
	sha1_nextBlock(state, lb);
 800968c:	f7ff fea6 	bl	80093dc <sha1_nextBlock>
}
 8009690:	b010      	add	sp, #64	; 0x40
 8009692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);

	if (length>512-64-1){ /* not enouth space for 64bit length value */
		sha1_nextBlock(state, lb);
 8009696:	4669      	mov	r1, sp
 8009698:	4630      	mov	r0, r6
 800969a:	f7ff fe9f 	bl	80093dc <sha1_nextBlock>
		state->length -= 512;
 800969e:	e9d6 2306 	ldrd	r2, r3, [r6, #24]
 80096a2:	f44f 407e 	mov.w	r0, #65024	; 0xfe00
 80096a6:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 80096aa:	1812      	adds	r2, r2, r0
 80096ac:	f04f 31ff 	mov.w	r1, #4294967295
 80096b0:	eb43 0301 	adc.w	r3, r3, r1
 80096b4:	e9c6 2306 	strd	r2, r3, [r6, #24]
		memset(lb, 0, SHA1_BLOCK_BYTES);
 80096b8:	4668      	mov	r0, sp
 80096ba:	2100      	movs	r1, #0
 80096bc:	2240      	movs	r2, #64	; 0x40
 80096be:	f001 fbb9 	bl	800ae34 <memset>
 80096c2:	e7c8      	b.n	8009656 <sha1_lastBlock+0xb6>

080096c4 <sha1_ctx2hash>:
	sha1_nextBlock(state, lb);
}

/********************************************************************************************************/

void sha1_ctx2hash (void *dest, sha1_ctx_t *state){
 80096c4:	680b      	ldr	r3, [r1, #0]
 80096c6:	ba1a      	rev	r2, r3
#if defined LITTLE_ENDIAN
	uint8_t i;
	for(i=0; i<5; ++i){
		((uint32_t*)dest)[i] = change_endian32(state->h[i]);
 80096c8:	6002      	str	r2, [r0, #0]
 80096ca:	684b      	ldr	r3, [r1, #4]
 80096cc:	ba1a      	rev	r2, r3
 80096ce:	6042      	str	r2, [r0, #4]
 80096d0:	688b      	ldr	r3, [r1, #8]
 80096d2:	ba1a      	rev	r2, r3
 80096d4:	6082      	str	r2, [r0, #8]
 80096d6:	68cb      	ldr	r3, [r1, #12]
 80096d8:	ba1a      	rev	r2, r3
 80096da:	60c2      	str	r2, [r0, #12]
 80096dc:	6909      	ldr	r1, [r1, #16]
 80096de:	ba0b      	rev	r3, r1
 80096e0:	6103      	str	r3, [r0, #16]
	if (dest != state->h)
		memcpy(dest, state->h, SHA1_HASH_BITS/8);
#else
# error unsupported endian type!
#endif
}
 80096e2:	4770      	bx	lr

080096e4 <sha1>:
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 80096e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096e8:	4617      	mov	r7, r2
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
 80096ea:	f64a 3589 	movw	r5, #43913	; 0xab89
	state->h[2] = 0x98badcfe;
 80096ee:	f64d 44fe 	movw	r4, #56574	; 0xdcfe
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 80096f2:	b088      	sub	sp, #32
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
 80096f4:	f6ce 75cd 	movt	r5, #61389	; 0xefcd
	state->h[2] = 0x98badcfe;
 80096f8:	f6c9 04ba 	movt	r4, #39098	; 0x98ba
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 80096fc:	f242 3c01 	movw	ip, #8961	; 0x2301
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
 8009700:	f245 4276 	movw	r2, #21622	; 0x5476
	state->h[4] = 0xc3d2e1f0;
 8009704:	f24e 13f0 	movw	r3, #57840	; 0xe1f0
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009708:	f427 7efe 	bic.w	lr, r7, #508	; 0x1fc
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 800970c:	f2c6 7c45 	movt	ip, #26437	; 0x6745
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
 8009710:	f2c1 0232 	movt	r2, #4146	; 0x1032
	state->h[4] = 0xc3d2e1f0;
 8009714:	f2cc 33d2 	movt	r3, #50130	; 0xc3d2
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
 8009718:	9501      	str	r5, [sp, #4]
	state->h[2] = 0x98badcfe;
 800971a:	9402      	str	r4, [sp, #8]
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 800971c:	2500      	movs	r5, #0
 800971e:	2400      	movs	r4, #0
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009720:	f02e 0e03 	bic.w	lr, lr, #3
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 8009724:	e9cd 4506 	strd	r4, r5, [sp, #24]
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8009728:	4606      	mov	r6, r0
 800972a:	4688      	mov	r8, r1
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 800972c:	f8cd c000 	str.w	ip, [sp]
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
 8009730:	9203      	str	r2, [sp, #12]
	state->h[4] = 0xc3d2e1f0;
 8009732:	9304      	str	r3, [sp, #16]
 8009734:	466c      	mov	r4, sp
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009736:	f1be 0f00 	cmp.w	lr, #0
 800973a:	d00d      	beq.n	8009758 <sha1+0x74>
		sha1_nextBlock(&s, msg);
 800973c:	4641      	mov	r1, r8
 800973e:	4668      	mov	r0, sp
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
 8009740:	f5a7 7700 	sub.w	r7, r7, #512	; 0x200
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
		sha1_nextBlock(&s, msg);
 8009744:	f7ff fe4a 	bl	80093dc <sha1_nextBlock>
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009748:	f427 70fe 	bic.w	r0, r7, #508	; 0x1fc
 800974c:	f020 0303 	bic.w	r3, r0, #3
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
 8009750:	f108 0840 	add.w	r8, r8, #64	; 0x40
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009754:	2b00      	cmp	r3, #0
 8009756:	d1f1      	bne.n	800973c <sha1+0x58>
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, length);
 8009758:	4668      	mov	r0, sp
 800975a:	4641      	mov	r1, r8
 800975c:	b2ba      	uxth	r2, r7
 800975e:	f7ff ff1f 	bl	80095a0 <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 8009762:	4630      	mov	r0, r6
 8009764:	4669      	mov	r1, sp
 8009766:	f7ff ffad 	bl	80096c4 <sha1_ctx2hash>
}
 800976a:	b008      	add	sp, #32
 800976c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009770 <hmac_sha1_init>:
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 8009770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009772:	b091      	sub	sp, #68	; 0x44
 8009774:	4616      	mov	r6, r2
 8009776:	460f      	mov	r7, r1
	uint8_t buffer[SHA1_BLOCK_BYTES];
	uint8_t i;
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8009778:	2240      	movs	r2, #64	; 0x40
 800977a:	2100      	movs	r1, #0
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 800977c:	4605      	mov	r5, r0
	uint8_t buffer[SHA1_BLOCK_BYTES];
	uint8_t i;
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 800977e:	4668      	mov	r0, sp
 8009780:	f001 fb58 	bl	800ae34 <memset>
	if (keylength_b > SHA1_BLOCK_BITS){
 8009784:	f5b6 7f00 	cmp.w	r6, #512	; 0x200

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
	uint8_t buffer[SHA1_BLOCK_BYTES];
	uint8_t i;
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8009788:	466c      	mov	r4, sp
	if (keylength_b > SHA1_BLOCK_BITS){
 800978a:	d95b      	bls.n	8009844 <hmac_sha1_init+0xd4>
		sha1((void*)buffer, key, keylength_b);
 800978c:	4668      	mov	r0, sp
 800978e:	4639      	mov	r1, r7
 8009790:	4632      	mov	r2, r6
 8009792:	f7ff ffa7 	bl	80096e4 <sha1>
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 8009796:	7826      	ldrb	r6, [r4, #0]
 8009798:	4623      	mov	r3, r4
 800979a:	f086 0136 	eor.w	r1, r6, #54	; 0x36
 800979e:	f803 1b01 	strb.w	r1, [r3], #1
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 80097a2:	ae10      	add	r6, sp, #64	; 0x40
 80097a4:	43e0      	mvns	r0, r4
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 80097a6:	42b3      	cmp	r3, r6
 80097a8:	f000 0201 	and.w	r2, r0, #1
 80097ac:	d016      	beq.n	80097dc <hmac_sha1_init+0x6c>
 80097ae:	b13a      	cbz	r2, 80097c0 <hmac_sha1_init+0x50>
		buffer[i] ^= IPAD;
 80097b0:	7818      	ldrb	r0, [r3, #0]
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 80097b2:	aa10      	add	r2, sp, #64	; 0x40
		buffer[i] ^= IPAD;
 80097b4:	f080 0136 	eor.w	r1, r0, #54	; 0x36
 80097b8:	f803 1b01 	strb.w	r1, [r3], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 80097bc:	4293      	cmp	r3, r2
 80097be:	d00d      	beq.n	80097dc <hmac_sha1_init+0x6c>
		buffer[i] ^= IPAD;
 80097c0:	7819      	ldrb	r1, [r3, #0]
 80097c2:	469e      	mov	lr, r3
 80097c4:	f081 0236 	eor.w	r2, r1, #54	; 0x36
 80097c8:	f80e 2b01 	strb.w	r2, [lr], #1
 80097cc:	7858      	ldrb	r0, [r3, #1]
 80097ce:	4673      	mov	r3, lr
 80097d0:	f080 0c36 	eor.w	ip, r0, #54	; 0x36
 80097d4:	f803 cb01 	strb.w	ip, [r3], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 80097d8:	42b3      	cmp	r3, r6
 80097da:	d1f1      	bne.n	80097c0 <hmac_sha1_init+0x50>
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
 80097dc:	4628      	mov	r0, r5
 80097de:	f7ff fddd 	bl	800939c <sha1_init>
	sha1_nextBlock(&(s->a), buffer);
 80097e2:	4628      	mov	r0, r5
 80097e4:	4669      	mov	r1, sp
 80097e6:	f7ff fdf9 	bl	80093dc <sha1_nextBlock>
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD^OPAD;
 80097ea:	f894 c000 	ldrb.w	ip, [r4]
 80097ee:	4623      	mov	r3, r4
 80097f0:	f08c 026a 	eor.w	r2, ip, #106	; 0x6a
 80097f4:	f803 2b01 	strb.w	r2, [r3], #1
 80097f8:	43e0      	mvns	r0, r4
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
	sha1_nextBlock(&(s->a), buffer);
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 80097fa:	42b3      	cmp	r3, r6
 80097fc:	f000 0201 	and.w	r2, r0, #1
 8009800:	d016      	beq.n	8009830 <hmac_sha1_init+0xc0>
 8009802:	b132      	cbz	r2, 8009812 <hmac_sha1_init+0xa2>
		buffer[i] ^= IPAD^OPAD;
 8009804:	7818      	ldrb	r0, [r3, #0]
 8009806:	f080 016a 	eor.w	r1, r0, #106	; 0x6a
 800980a:	f803 1b01 	strb.w	r1, [r3], #1
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
	sha1_nextBlock(&(s->a), buffer);
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 800980e:	42b3      	cmp	r3, r6
 8009810:	d00e      	beq.n	8009830 <hmac_sha1_init+0xc0>
		buffer[i] ^= IPAD^OPAD;
 8009812:	f893 c000 	ldrb.w	ip, [r3]
 8009816:	469e      	mov	lr, r3
 8009818:	f08c 026a 	eor.w	r2, ip, #106	; 0x6a
 800981c:	f80e 2b01 	strb.w	r2, [lr], #1
 8009820:	7858      	ldrb	r0, [r3, #1]
 8009822:	4673      	mov	r3, lr
 8009824:	f080 016a 	eor.w	r1, r0, #106	; 0x6a
 8009828:	f803 1b01 	strb.w	r1, [r3], #1
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
	sha1_nextBlock(&(s->a), buffer);
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 800982c:	42b3      	cmp	r3, r6
 800982e:	d1f0      	bne.n	8009812 <hmac_sha1_init+0xa2>
		buffer[i] ^= IPAD^OPAD;
	}
	sha1_init(&(s->b));
 8009830:	3520      	adds	r5, #32
 8009832:	4628      	mov	r0, r5
 8009834:	f7ff fdb2 	bl	800939c <sha1_init>
	sha1_nextBlock(&(s->b), buffer);
 8009838:	4628      	mov	r0, r5
 800983a:	4669      	mov	r1, sp
 800983c:	f7ff fdce 	bl	80093dc <sha1_nextBlock>
	
	
#if defined SECURE_WIPE_BUFFER
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}
 8009840:	b011      	add	sp, #68	; 0x44
 8009842:	bdf0      	pop	{r4, r5, r6, r7, pc}
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 8009844:	1df2      	adds	r2, r6, #7
 8009846:	10d2      	asrs	r2, r2, #3
 8009848:	4668      	mov	r0, sp
 800984a:	4639      	mov	r1, r7
 800984c:	f001 fa58 	bl	800ad00 <memcpy>
 8009850:	e7a1      	b.n	8009796 <hmac_sha1_init+0x26>
 8009852:	bf00      	nop

08009854 <hmac_sha1_nextBlock>:
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
 8009854:	f7ff bdc2 	b.w	80093dc <sha1_nextBlock>

08009858 <hmac_sha1_lastBlock>:
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8009858:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
 800985c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009860:	4690      	mov	r8, r2
 8009862:	4606      	mov	r6, r0
 8009864:	4689      	mov	r9, r1
	while(length_b>=SHA1_BLOCK_BITS){
 8009866:	d32e      	bcc.n	80098c6 <hmac_sha1_lastBlock+0x6e>
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
 8009868:	f5a2 7000 	sub.w	r0, r2, #512	; 0x200
 800986c:	f101 0440 	add.w	r4, r1, #64	; 0x40
 8009870:	f3c0 2a46 	ubfx	sl, r0, #9, #7
 8009874:	eb04 178a 	add.w	r7, r4, sl, lsl #6
 8009878:	1a7d      	subs	r5, r7, r1
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 800987a:	4630      	mov	r0, r6
 800987c:	3d40      	subs	r5, #64	; 0x40
 800987e:	f7ff fdad 	bl	80093dc <sha1_nextBlock>

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8009882:	42bc      	cmp	r4, r7
 8009884:	f3c5 1580 	ubfx	r5, r5, #6, #1
 8009888:	d015      	beq.n	80098b6 <hmac_sha1_lastBlock+0x5e>
 800988a:	b135      	cbz	r5, 800989a <hmac_sha1_lastBlock+0x42>
		sha1_nextBlock(&(s->a), block);
 800988c:	4621      	mov	r1, r4
 800988e:	4630      	mov	r0, r6
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 8009890:	3440      	adds	r4, #64	; 0x40
void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 8009892:	f7ff fda3 	bl	80093dc <sha1_nextBlock>

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8009896:	42bc      	cmp	r4, r7
 8009898:	d00d      	beq.n	80098b6 <hmac_sha1_lastBlock+0x5e>
		sha1_nextBlock(&(s->a), block);
 800989a:	4621      	mov	r1, r4
 800989c:	4630      	mov	r0, r6
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 800989e:	f104 0540 	add.w	r5, r4, #64	; 0x40
void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 80098a2:	f7ff fd9b 	bl	80093dc <sha1_nextBlock>
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 80098a6:	f105 0440 	add.w	r4, r5, #64	; 0x40
void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 80098aa:	4630      	mov	r0, r6
 80098ac:	4629      	mov	r1, r5
 80098ae:	f7ff fd95 	bl	80093dc <sha1_nextBlock>

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 80098b2:	42bc      	cmp	r4, r7
 80098b4:	d1f1      	bne.n	800989a <hmac_sha1_lastBlock+0x42>
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
 80098b6:	f10a 0a01 	add.w	sl, sl, #1
	while(length_b>=SHA1_BLOCK_BITS){
 80098ba:	ea4f 51c8 	mov.w	r1, r8, lsl #23
 80098be:	eb09 198a 	add.w	r9, r9, sl, lsl #6
 80098c2:	ea4f 58d1 	mov.w	r8, r1, lsr #23
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 80098c6:	4630      	mov	r0, r6
 80098c8:	4649      	mov	r1, r9
 80098ca:	4642      	mov	r2, r8
}
 80098cc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 80098d0:	f7ff be66 	b.w	80095a0 <sha1_lastBlock>

080098d4 <hmac_sha1_final>:
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
 80098d4:	b538      	push	{r3, r4, r5, lr}
 80098d6:	460d      	mov	r5, r1
 80098d8:	4604      	mov	r4, r0
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 80098da:	3520      	adds	r5, #32
	}
	sha1_lastBlock(&(s->a), block, length_b);
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
 80098dc:	f7ff fef2 	bl	80096c4 <sha1_ctx2hash>
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 80098e0:	4628      	mov	r0, r5
 80098e2:	4621      	mov	r1, r4
 80098e4:	22a0      	movs	r2, #160	; 0xa0
 80098e6:	f7ff fe5b 	bl	80095a0 <sha1_lastBlock>
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 80098ea:	4620      	mov	r0, r4
 80098ec:	4629      	mov	r1, r5
}
 80098ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 80098f2:	f7ff bee7 	b.w	80096c4 <sha1_ctx2hash>
 80098f6:	bf00      	nop

080098f8 <hmac_sha1>:

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 80098f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098fc:	b09b      	sub	sp, #108	; 0x6c
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 80098fe:	ac02      	add	r4, sp, #8

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8009900:	4615      	mov	r5, r2
 8009902:	4689      	mov	r9, r1
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8009904:	2240      	movs	r2, #64	; 0x40
 8009906:	2100      	movs	r1, #0

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8009908:	4680      	mov	r8, r0
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 800990a:	4620      	mov	r0, r4

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 800990c:	461f      	mov	r7, r3
 800990e:	9e24      	ldr	r6, [sp, #144]	; 0x90
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8009910:	f001 fa90 	bl	800ae34 <memset>
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
 8009914:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8009918:	f240 8091 	bls.w	8009a3e <hmac_sha1+0x146>
		sha1((void*)buffer, key, keylength_b);
 800991c:	4620      	mov	r0, r4
 800991e:	4649      	mov	r1, r9
 8009920:	462a      	mov	r2, r5
 8009922:	f7ff fedf 	bl	80096e4 <sha1>

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8009926:	ad12      	add	r5, sp, #72	; 0x48
 8009928:	4623      	mov	r3, r4
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 800992a:	7818      	ldrb	r0, [r3, #0]
 800992c:	469c      	mov	ip, r3
 800992e:	f080 0236 	eor.w	r2, r0, #54	; 0x36
 8009932:	f80c 2b01 	strb.w	r2, [ip], #1
 8009936:	7859      	ldrb	r1, [r3, #1]
 8009938:	4663      	mov	r3, ip
 800993a:	f081 0036 	eor.w	r0, r1, #54	; 0x36
 800993e:	f803 0b01 	strb.w	r0, [r3], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8009942:	42ab      	cmp	r3, r5
 8009944:	d1f1      	bne.n	800992a <hmac_sha1+0x32>
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
 8009946:	4628      	mov	r0, r5
 8009948:	f7ff fd28 	bl	800939c <sha1_init>
	sha1_nextBlock(&s, buffer);
 800994c:	4628      	mov	r0, r5
 800994e:	4621      	mov	r1, r4
 8009950:	f7ff fd44 	bl	80093dc <sha1_nextBlock>
	while (msglength_b >= SHA1_BLOCK_BITS){
 8009954:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8009958:	d332      	bcc.n	80099c0 <hmac_sha1+0xc8>

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 800995a:	f5a6 7200 	sub.w	r2, r6, #512	; 0x200
 800995e:	0a51      	lsrs	r1, r2, #9
 8009960:	f107 0940 	add.w	r9, r7, #64	; 0x40
 8009964:	eb09 1b81 	add.w	fp, r9, r1, lsl #6
 8009968:	ebc7 0a0b 	rsb	sl, r7, fp
 800996c:	9101      	str	r1, [sp, #4]
 800996e:	f1aa 0340 	sub.w	r3, sl, #64	; 0x40
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
		sha1_nextBlock(&s, msg);
 8009972:	4628      	mov	r0, r5
 8009974:	4639      	mov	r1, r7
 8009976:	f3c3 1a80 	ubfx	sl, r3, #6, #1
 800997a:	f7ff fd2f 	bl	80093dc <sha1_nextBlock>
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 800997e:	45d9      	cmp	r9, fp
 8009980:	d018      	beq.n	80099b4 <hmac_sha1+0xbc>
 8009982:	f1ba 0f00 	cmp.w	sl, #0
 8009986:	d007      	beq.n	8009998 <hmac_sha1+0xa0>
		sha1_nextBlock(&s, msg);
 8009988:	4649      	mov	r1, r9
 800998a:	4628      	mov	r0, r5
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
 800998c:	f109 0940 	add.w	r9, r9, #64	; 0x40
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
		sha1_nextBlock(&s, msg);
 8009990:	f7ff fd24 	bl	80093dc <sha1_nextBlock>
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 8009994:	45d9      	cmp	r9, fp
 8009996:	d00d      	beq.n	80099b4 <hmac_sha1+0xbc>
		sha1_nextBlock(&s, msg);
 8009998:	4649      	mov	r1, r9
 800999a:	4628      	mov	r0, r5
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
 800999c:	f109 0a40 	add.w	sl, r9, #64	; 0x40
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
		sha1_nextBlock(&s, msg);
 80099a0:	f7ff fd1c 	bl	80093dc <sha1_nextBlock>
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
 80099a4:	f109 0980 	add.w	r9, r9, #128	; 0x80
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
		sha1_nextBlock(&s, msg);
 80099a8:	4628      	mov	r0, r5
 80099aa:	4651      	mov	r1, sl
 80099ac:	f7ff fd16 	bl	80093dc <sha1_nextBlock>
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 80099b0:	45d9      	cmp	r9, fp
 80099b2:	d1f1      	bne.n	8009998 <hmac_sha1+0xa0>

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 80099b4:	9b01      	ldr	r3, [sp, #4]
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 80099b6:	05f6      	lsls	r6, r6, #23

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 80099b8:	1c58      	adds	r0, r3, #1
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 80099ba:	eb07 1780 	add.w	r7, r7, r0, lsl #6
 80099be:	0df6      	lsrs	r6, r6, #23
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
 80099c0:	b2b2      	uxth	r2, r6
 80099c2:	4639      	mov	r1, r7
 80099c4:	4628      	mov	r0, r5
 80099c6:	f7ff fdeb 	bl	80095a0 <sha1_lastBlock>
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD ^ OPAD;
 80099ca:	7821      	ldrb	r1, [r4, #0]
 80099cc:	4623      	mov	r3, r4
 80099ce:	f081 0c6a 	eor.w	ip, r1, #106	; 0x6a
 80099d2:	f803 cb01 	strb.w	ip, [r3], #1
 80099d6:	43e2      	mvns	r2, r4
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 80099d8:	42ab      	cmp	r3, r5
 80099da:	f002 0201 	and.w	r2, r2, #1
 80099de:	d017      	beq.n	8009a10 <hmac_sha1+0x118>
 80099e0:	b13a      	cbz	r2, 80099f2 <hmac_sha1+0xfa>
		buffer[i] ^= IPAD ^ OPAD;
 80099e2:	f893 e000 	ldrb.w	lr, [r3]
 80099e6:	f08e 006a 	eor.w	r0, lr, #106	; 0x6a
 80099ea:	f803 0b01 	strb.w	r0, [r3], #1
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 80099ee:	42ab      	cmp	r3, r5
 80099f0:	d00e      	beq.n	8009a10 <hmac_sha1+0x118>
		buffer[i] ^= IPAD ^ OPAD;
 80099f2:	7819      	ldrb	r1, [r3, #0]
 80099f4:	461a      	mov	r2, r3
 80099f6:	f081 0c6a 	eor.w	ip, r1, #106	; 0x6a
 80099fa:	f802 cb01 	strb.w	ip, [r2], #1
 80099fe:	f893 e001 	ldrb.w	lr, [r3, #1]
 8009a02:	4613      	mov	r3, r2
 8009a04:	f08e 006a 	eor.w	r0, lr, #106	; 0x6a
 8009a08:	f803 0b01 	strb.w	r0, [r3], #1
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8009a0c:	42ab      	cmp	r3, r5
 8009a0e:	d1f0      	bne.n	80099f2 <hmac_sha1+0xfa>
		buffer[i] ^= IPAD ^ OPAD;
	}
	sha1_ctx2hash(dest, &s); /* save inner hash temporary to dest */
 8009a10:	4629      	mov	r1, r5
 8009a12:	4640      	mov	r0, r8
 8009a14:	f7ff fe56 	bl	80096c4 <sha1_ctx2hash>
	sha1_init(&s);
 8009a18:	4628      	mov	r0, r5
 8009a1a:	f7ff fcbf 	bl	800939c <sha1_init>
	sha1_nextBlock(&s, buffer);
 8009a1e:	4628      	mov	r0, r5
 8009a20:	4621      	mov	r1, r4
 8009a22:	f7ff fcdb 	bl	80093dc <sha1_nextBlock>
	sha1_lastBlock(&s, dest, SHA1_HASH_BITS);
 8009a26:	4628      	mov	r0, r5
 8009a28:	4641      	mov	r1, r8
 8009a2a:	22a0      	movs	r2, #160	; 0xa0
 8009a2c:	f7ff fdb8 	bl	80095a0 <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 8009a30:	4640      	mov	r0, r8
 8009a32:	4629      	mov	r1, r5
 8009a34:	f7ff fe46 	bl	80096c4 <sha1_ctx2hash>
}
 8009a38:	b01b      	add	sp, #108	; 0x6c
 8009a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 8009a3e:	1dea      	adds	r2, r5, #7
 8009a40:	10d2      	asrs	r2, r2, #3
 8009a42:	4620      	mov	r0, r4
 8009a44:	4649      	mov	r1, r9
 8009a46:	f001 f95b 	bl	800ad00 <memcpy>
 8009a4a:	e76c      	b.n	8009926 <hmac_sha1+0x2e>

08009a4c <endian_swap>:
__I uint32_t totp_slot_offsets[NUMBER_OF_TOTP_SLOTS]={TOTP_SLOT1_OFFSET,TOTP_SLOT2_OFFSET,TOTP_SLOT3_OFFSET,TOTP_SLOT4_OFFSET};

uint8_t page_buffer[SLOT_PAGE_SIZE];

uint64_t endian_swap (uint64_t x)
{
 8009a4c:	ba03      	rev	r3, r0
 8009a4e:	ba08      	rev	r0, r1
	((x << 8) & 0x000000FF00000000) |
	((x >> 8) & 0x00000000FF000000) |
	((x >> 24) & 0x0000000000FF0000) |
	((x >> 40) & 0x000000000000FF00) | (x << 56);
	return x;
}
 8009a50:	4619      	mov	r1, r3
 8009a52:	4770      	bx	lr

08009a54 <dynamic_truncate>:

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
 8009a54:	7cc1      	ldrb	r1, [r0, #19]
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009a56:	f001 030f 	and.w	r3, r1, #15
	| (hmac_result[offset + 1] & 0xff) << 16
 8009a5a:	eb00 0c03 	add.w	ip, r0, r3

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009a5e:	5cc2      	ldrb	r2, [r0, r3]
	| (hmac_result[offset + 1] & 0xff) << 16
 8009a60:	f89c 1001 	ldrb.w	r1, [ip, #1]

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009a64:	f002 007f 	and.w	r0, r2, #127	; 0x7f
	| (hmac_result[offset + 1] & 0xff) << 16
 8009a68:	040b      	lsls	r3, r1, #16
	| (hmac_result[offset + 2] & 0xff) << 8
	| (hmac_result[offset + 3] & 0xff);
 8009a6a:	f89c 2003 	ldrb.w	r2, [ip, #3]
uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
	| (hmac_result[offset + 1] & 0xff) << 16
 8009a6e:	ea43 6100 	orr.w	r1, r3, r0, lsl #24
	| (hmac_result[offset + 2] & 0xff) << 8
 8009a72:	f89c 3002 	ldrb.w	r3, [ip, #2]
 8009a76:	ea41 0002 	orr.w	r0, r1, r2
	| (hmac_result[offset + 3] & 0xff);
 8009a7a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8

	return bin_code;
}
 8009a7e:	4770      	bx	lr

08009a80 <write_data_to_flash>:

extern uint8_t HID_GetReport_Value[32+1];


void write_data_to_flash(uint8_t *data,uint16_t len,uint32_t addr){
 8009a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a84:	460d      	mov	r5, r1
 8009a86:	4604      	mov	r4, r0
 8009a88:	4617      	mov	r7, r2
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009a8a:	2900      	cmp	r1, #0
 8009a8c:	d037      	beq.n	8009afe <write_data_to_flash+0x7e>
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009a8e:	7840      	ldrb	r0, [r0, #1]
 8009a90:	7823      	ldrb	r3, [r4, #0]
 8009a92:	f101 32ff 	add.w	r2, r1, #4294967295
 8009a96:	eb03 2100 	add.w	r1, r3, r0, lsl #8
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009a9a:	b289      	uxth	r1, r1
 8009a9c:	4638      	mov	r0, r7
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009a9e:	2602      	movs	r6, #2
 8009aa0:	f3c2 0840 	ubfx	r8, r2, #1, #1
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009aa4:	f7fb fa30 	bl	8004f08 <FLASH_ProgramHalfWord>
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009aa8:	42b5      	cmp	r5, r6
 8009aaa:	d92a      	bls.n	8009b02 <write_data_to_flash+0x82>
 8009aac:	f1b8 0f00 	cmp.w	r8, #0
 8009ab0:	d00a      	beq.n	8009ac8 <write_data_to_flash+0x48>
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009ab2:	78e2      	ldrb	r2, [r4, #3]
 8009ab4:	78a3      	ldrb	r3, [r4, #2]
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009ab6:	1cb8      	adds	r0, r7, #2
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009ab8:	eb03 2602 	add.w	r6, r3, r2, lsl #8
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009abc:	b2b1      	uxth	r1, r6
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009abe:	2604      	movs	r6, #4
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009ac0:	f7fb fa22 	bl	8004f08 <FLASH_ProgramHalfWord>
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009ac4:	42b5      	cmp	r5, r6
 8009ac6:	d91e      	bls.n	8009b06 <write_data_to_flash+0x86>
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009ac8:	19a1      	adds	r1, r4, r6
 8009aca:	f814 c006 	ldrb.w	ip, [r4, r6]
 8009ace:	f891 e001 	ldrb.w	lr, [r1, #1]
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009ad2:	19f0      	adds	r0, r6, r7
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009ad4:	eb0c 220e 	add.w	r2, ip, lr, lsl #8
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009ad8:	b291      	uxth	r1, r2
 8009ada:	f7fb fa15 	bl	8004f08 <FLASH_ProgramHalfWord>
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009ade:	1cb3      	adds	r3, r6, #2
 8009ae0:	b29e      	uxth	r6, r3
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009ae2:	19a0      	adds	r0, r4, r6
 8009ae4:	5da1      	ldrb	r1, [r4, r6]
 8009ae6:	f890 c001 	ldrb.w	ip, [r0, #1]
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009aea:	19f0      	adds	r0, r6, r7
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009aec:	eb01 220c 	add.w	r2, r1, ip, lsl #8
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009af0:	3602      	adds	r6, #2
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009af2:	b291      	uxth	r1, r2
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009af4:	b2b6      	uxth	r6, r6
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009af6:	f7fb fa07 	bl	8004f08 <FLASH_ProgramHalfWord>
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009afa:	42b5      	cmp	r5, r6
 8009afc:	d8e4      	bhi.n	8009ac8 <write_data_to_flash+0x48>
 8009afe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b0a:	bf00      	nop

08009b0c <get_hotp_value>:
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 8009b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b0e:	b08b      	sub	sp, #44	; 0x2c
 8009b10:	461c      	mov	r4, r3
 8009b12:	4615      	mov	r5, r2
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 8009b14:	f7ff ff9a 	bl	8009a4c <endian_swap>
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8009b18:	00e2      	lsls	r2, r4, #3
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 8009b1a:	4606      	mov	r6, r0
 8009b1c:	460f      	mov	r7, r1
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8009b1e:	ab08      	add	r3, sp, #32
 8009b20:	4629      	mov	r1, r5
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 8009b22:	f89d 4040 	ldrb.w	r4, [sp, #64]	; 0x40
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8009b26:	a803      	add	r0, sp, #12
 8009b28:	2540      	movs	r5, #64	; 0x40
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 8009b2a:	e9cd 6708 	strd	r6, r7, [sp, #32]
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8009b2e:	9500      	str	r5, [sp, #0]
 8009b30:	f7ff fee2 	bl	80098f8 <hmac_sha1>
	uint32_t hotp_result = dynamic_truncate (hmac_result);
 8009b34:	a803      	add	r0, sp, #12
 8009b36:	f7ff ff8d 	bl	8009a54 <dynamic_truncate>
	if (len==6)
 8009b3a:	2c06      	cmp	r4, #6
 8009b3c:	d016      	beq.n	8009b6c <get_hotp_value+0x60>
	hotp_result = hotp_result % 1000000;
	else if (len==8)
 8009b3e:	2c08      	cmp	r4, #8
 8009b40:	d003      	beq.n	8009b4a <get_hotp_value+0x3e>
	hotp_result = hotp_result % 100000000;
	else return 0;
 8009b42:	2400      	movs	r4, #0
	StartBlinkingOATHLED(2);
	return hotp_result;
}
 8009b44:	4620      	mov	r0, r4
 8009b46:	b00b      	add	sp, #44	; 0x2c
 8009b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
	else if (len==8)
	hotp_result = hotp_result % 100000000;
 8009b4a:	f643 3389 	movw	r3, #15241	; 0x3b89
 8009b4e:	f2c5 53e6 	movt	r3, #21990	; 0x55e6
 8009b52:	fba3 3200 	umull	r3, r2, r3, r0
 8009b56:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8009b5a:	0e54      	lsrs	r4, r2, #25
 8009b5c:	f2c0 51f5 	movt	r1, #1525	; 0x5f5
 8009b60:	fb01 0414 	mls	r4, r1, r4, r0
	else return 0;
	StartBlinkingOATHLED(2);
 8009b64:	2002      	movs	r0, #2
 8009b66:	f7f6 fc1b 	bl	80003a0 <StartBlinkingOATHLED>
	return hotp_result;
 8009b6a:	e7eb      	b.n	8009b44 <get_hotp_value+0x38>
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
 8009b6c:	f64d 6c83 	movw	ip, #56963	; 0xde83
 8009b70:	f2c4 3c1b 	movt	ip, #17179	; 0x431b
 8009b74:	fbac 3200 	umull	r3, r2, ip, r0
 8009b78:	f244 2340 	movw	r3, #16960	; 0x4240
 8009b7c:	0c91      	lsrs	r1, r2, #18
 8009b7e:	f2c0 030f 	movt	r3, #15
 8009b82:	fb03 0411 	mls	r4, r3, r1, r0
 8009b86:	e7ed      	b.n	8009b64 <get_hotp_value+0x58>

08009b88 <get_counter_value>:
}

/*Get the HOTP counter stored in flash
addr - counter page address
*/
uint64_t get_counter_value(uint32_t addr){
 8009b88:	b4f0      	push	{r4, r5, r6, r7}
 8009b8a:	f500 757e 	add.w	r5, r0, #1016	; 0x3f8
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009b8e:	1dc4      	adds	r4, r0, #7
}

/*Get the HOTP counter stored in flash
addr - counter page address
*/
uint64_t get_counter_value(uint32_t addr){
 8009b90:	3507      	adds	r5, #7
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8009b92:	2601      	movs	r6, #1
 8009b94:	2700      	movs	r7, #0
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009b96:	c803      	ldmia	r0, {r0, r1}
 8009b98:	e00c      	b.n	8009bb4 <get_counter_value+0x2c>
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009b9a:	785b      	ldrb	r3, [r3, #1]
		break;
		ptr++;
		counter++;
 8009b9c:	1980      	adds	r0, r0, r6
 8009b9e:	eb41 0107 	adc.w	r1, r1, r7
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009ba2:	2bff      	cmp	r3, #255	; 0xff
 8009ba4:	d00c      	beq.n	8009bc0 <get_counter_value+0x38>
		break;
		ptr++;
		counter++;
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	2300      	movs	r3, #0
 8009baa:	1880      	adds	r0, r0, r2
 8009bac:	eb41 0103 	adc.w	r1, r1, r3

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 8009bb0:	42ac      	cmp	r4, r5
 8009bb2:	d005      	beq.n	8009bc0 <get_counter_value+0x38>
		if (*ptr==0xff)
 8009bb4:	7862      	ldrb	r2, [r4, #1]
}

/*Get the HOTP counter stored in flash
addr - counter page address
*/
uint64_t get_counter_value(uint32_t addr){
 8009bb6:	1c63      	adds	r3, r4, #1
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009bb8:	2aff      	cmp	r2, #255	; 0xff
}

/*Get the HOTP counter stored in flash
addr - counter page address
*/
uint64_t get_counter_value(uint32_t addr){
 8009bba:	f104 0402 	add.w	r4, r4, #2
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009bbe:	d1ec      	bne.n	8009b9a <get_counter_value+0x12>
		counter++;
		i++;
	}

	return counter;
}
 8009bc0:	bcf0      	pop	{r4, r5, r6, r7}
 8009bc2:	4770      	bx	lr

08009bc4 <set_counter_value>:


uint8_t set_counter_value(uint32_t addr, uint64_t counter){
 8009bc4:	b570      	push	{r4, r5, r6, lr}
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	4615      	mov	r5, r2
 8009bca:	461e      	mov	r6, r3
	FLASH_Status err=FLASH_COMPLETE;

	FLASH_Unlock();
 8009bcc:	f7fa fff4 	bl	8004bb8 <FLASH_Unlock>

	err=FLASH_ErasePage(addr);
 8009bd0:	4620      	mov	r0, r4
 8009bd2:	f7fb fa53 	bl	800507c <FLASH_ErasePage>
	if (err!=FLASH_COMPLETE) return err;
 8009bd6:	2804      	cmp	r0, #4
 8009bd8:	d000      	beq.n	8009bdc <set_counter_value+0x18>
	if (err!=FLASH_COMPLETE) return err;

	FLASH_Lock();

	return 0;
}
 8009bda:	bd70      	pop	{r4, r5, r6, pc}
	FLASH_Unlock();

	err=FLASH_ErasePage(addr);
	if (err!=FLASH_COMPLETE) return err;

	err=FLASH_ProgramWord(addr, counter&0xffffffff);
 8009bdc:	4620      	mov	r0, r4
 8009bde:	4629      	mov	r1, r5
 8009be0:	f7fb f9b0 	bl	8004f44 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 8009be4:	2804      	cmp	r0, #4
 8009be6:	d1f8      	bne.n	8009bda <set_counter_value+0x16>
	err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 8009be8:	1d20      	adds	r0, r4, #4
 8009bea:	4631      	mov	r1, r6
 8009bec:	f7fb f9aa 	bl	8004f44 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 8009bf0:	2804      	cmp	r0, #4
 8009bf2:	d1f2      	bne.n	8009bda <set_counter_value+0x16>

	FLASH_Lock();
 8009bf4:	f7fa fff0 	bl	8004bd8 <FLASH_Lock>

	return 0;
 8009bf8:	2000      	movs	r0, #0
 8009bfa:	e7ee      	b.n	8009bda <set_counter_value+0x16>

08009bfc <increment_counter_page>:


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009bfc:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 8009c00:	f890 33ff 	ldrb.w	r3, [r0, #1023]	; 0x3ff


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c04:	4606      	mov	r6, r0
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 8009c06:	bb63      	cbnz	r3, 8009c62 <increment_counter_page+0x66>


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c08:	f500 707e 	add.w	r0, r0, #1016	; 0x3f8
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009c0c:	1df1      	adds	r1, r6, #7


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c0e:	3007      	adds	r0, #7
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8009c10:	f04f 0801 	mov.w	r8, #1
 8009c14:	f04f 0900 	mov.w	r9, #0
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009c18:	e9d6 4500 	ldrd	r4, r5, [r6]
 8009c1c:	e00f      	b.n	8009c3e <increment_counter_page+0x42>
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009c1e:	f893 c001 	ldrb.w	ip, [r3, #1]
		break;
		ptr++;
		counter++;
 8009c22:	eb14 0408 	adds.w	r4, r4, r8
 8009c26:	eb45 0509 	adc.w	r5, r5, r9
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009c2a:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 8009c2e:	d00c      	beq.n	8009c4a <increment_counter_page+0x4e>
		break;
		ptr++;
		counter++;
 8009c30:	2201      	movs	r2, #1
 8009c32:	2300      	movs	r3, #0
 8009c34:	18a4      	adds	r4, r4, r2
 8009c36:	eb45 0503 	adc.w	r5, r5, r3

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 8009c3a:	4281      	cmp	r1, r0
 8009c3c:	d005      	beq.n	8009c4a <increment_counter_page+0x4e>
		if (*ptr==0xff)
 8009c3e:	784a      	ldrb	r2, [r1, #1]


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c40:	1c4b      	adds	r3, r1, #1
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009c42:	2aff      	cmp	r2, #255	; 0xff


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c44:	f101 0102 	add.w	r1, r1, #2
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009c48:	d1e9      	bne.n	8009c1e <increment_counter_page+0x22>
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, counter&0xffffffff);
if (err!=FLASH_COMPLETE) return err;
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+8, (counter>>32)&0xffffffff);
if (err!=FLASH_COMPLETE) return err; */

		FLASH_Unlock();
 8009c4a:	f7fa ffb5 	bl	8004bb8 <FLASH_Unlock>
		err=FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8009c4e:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 8009c52:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009c56:	f7fb fa11 	bl	800507c <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 8009c5a:	2804      	cmp	r0, #4
 8009c5c:	d02f      	beq.n	8009cbe <increment_counter_page+0xc2>
		FLASH_Lock();

	}

	return err; //no error
}
 8009c5e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
		if (err!=FLASH_COMPLETE) return err;

		FLASH_Lock();
 8009c62:	f100 0308 	add.w	r3, r0, #8


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c66:	f500 6680 	add.w	r6, r0, #1024	; 0x400
 8009c6a:	e009      	b.n	8009c80 <increment_counter_page+0x84>
	else{

		ptr+=8;
		i=0;
		while(i<1016){
			if (*ptr==0xff)
 8009c6c:	f893 e001 	ldrb.w	lr, [r3, #1]
 8009c70:	1c53      	adds	r3, r2, #1
 8009c72:	f1be 0fff 	cmp.w	lr, #255	; 0xff


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c76:	4614      	mov	r4, r2
	else{

		ptr+=8;
		i=0;
		while(i<1016){
			if (*ptr==0xff)
 8009c78:	d008      	beq.n	8009c8c <increment_counter_page+0x90>
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 8009c7a:	42b3      	cmp	r3, r6
			if (*ptr==0xff)
			break;
			ptr++;
 8009c7c:	461c      	mov	r4, r3
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 8009c7e:	d005      	beq.n	8009c8c <increment_counter_page+0x90>
			if (*ptr==0xff)
 8009c80:	461a      	mov	r2, r3
 8009c82:	f812 0b01 	ldrb.w	r0, [r2], #1


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009c86:	461c      	mov	r4, r3
	else{

		ptr+=8;
		i=0;
		while(i<1016){
			if (*ptr==0xff)
 8009c88:	28ff      	cmp	r0, #255	; 0xff
 8009c8a:	d1ef      	bne.n	8009c6c <increment_counter_page+0x70>
			break;
			ptr++;
			i++;
		}

		FLASH_Unlock();
 8009c8c:	f7fa ff94 	bl	8004bb8 <FLASH_Unlock>

		if ((uint32_t)ptr%2){ //odd byte
 8009c90:	07e3      	lsls	r3, r4, #31
 8009c92:	d40a      	bmi.n	8009caa <increment_counter_page+0xae>


		}
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);
 8009c94:	4620      	mov	r0, r4
 8009c96:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8009c9a:	f7fb f935 	bl	8004f08 <FLASH_ProgramHalfWord>
 8009c9e:	4604      	mov	r4, r0

		}
		FLASH_Lock();
 8009ca0:	f7fa ff9a 	bl	8004bd8 <FLASH_Lock>
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

		FLASH_Unlock();

		if ((uint32_t)ptr%2){ //odd byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr-1, 0x0000);
 8009caa:	1e60      	subs	r0, r4, #1
 8009cac:	2100      	movs	r1, #0
 8009cae:	f7fb f92b 	bl	8004f08 <FLASH_ProgramHalfWord>
 8009cb2:	4604      	mov	r4, r0
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);

		}
		FLASH_Lock();
 8009cb4:	f7fa ff90 	bl	8004bd8 <FLASH_Lock>
 8009cb8:	4620      	mov	r0, r4
 8009cba:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 8009cbe:	f04f 0301 	mov.w	r3, #1
 8009cc2:	eb13 0804 	adds.w	r8, r3, r4
 8009cc6:	f04f 0100 	mov.w	r1, #0
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 8009cca:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 8009cce:	eb41 0905 	adc.w	r9, r1, r5
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 8009cd2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009cd6:	4641      	mov	r1, r8
 8009cd8:	f7fb f934 	bl	8004f44 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009cdc:	2804      	cmp	r0, #4
 8009cde:	d1be      	bne.n	8009c5e <increment_counter_page+0x62>
		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, (counter>>32)&0xffffffff);
 8009ce0:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 8009ce4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009ce8:	4649      	mov	r1, r9
 8009cea:	f7fb f92b 	bl	8004f44 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err; 
 8009cee:	2804      	cmp	r0, #4
 8009cf0:	d1b5      	bne.n	8009c5e <increment_counter_page+0x62>


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 8009cf2:	f64f 70e8 	movw	r0, #65512	; 0xffe8
 8009cf6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009cfa:	4631      	mov	r1, r6
 8009cfc:	f7fb f922 	bl	8004f44 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009d00:	2804      	cmp	r0, #4
 8009d02:	d1ac      	bne.n	8009c5e <increment_counter_page+0x62>

		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, 8);
 8009d04:	f64f 70ec 	movw	r0, #65516	; 0xffec
 8009d08:	2108      	movs	r1, #8
 8009d0a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009d0e:	f7fb f919 	bl	8004f44 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009d12:	2804      	cmp	r0, #4
 8009d14:	d1a3      	bne.n	8009c5e <increment_counter_page+0x62>



		err=FLASH_ErasePage(addr);
 8009d16:	4630      	mov	r0, r6
 8009d18:	f7fb f9b0 	bl	800507c <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 8009d1c:	2804      	cmp	r0, #4
 8009d1e:	d19e      	bne.n	8009c5e <increment_counter_page+0x62>

		err=FLASH_ProgramWord(addr, counter&0xffffffff);
 8009d20:	4630      	mov	r0, r6
 8009d22:	4641      	mov	r1, r8
 8009d24:	f7fb f90e 	bl	8004f44 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009d28:	2804      	cmp	r0, #4
 8009d2a:	d198      	bne.n	8009c5e <increment_counter_page+0x62>
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 8009d2c:	1d30      	adds	r0, r6, #4
 8009d2e:	4649      	mov	r1, r9
 8009d30:	f7fb f908 	bl	8004f44 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009d34:	2804      	cmp	r0, #4
 8009d36:	d192      	bne.n	8009c5e <increment_counter_page+0x62>


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 8009d38:	f64f 70ee 	movw	r0, #65518	; 0xffee
 8009d3c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009d40:	f644 714b 	movw	r1, #20299	; 0x4f4b
 8009d44:	f7fb f8e0 	bl	8004f08 <FLASH_ProgramHalfWord>
		if (err!=FLASH_COMPLETE) return err;
 8009d48:	2804      	cmp	r0, #4
		if (err!=FLASH_COMPLETE) return err;
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
		if (err!=FLASH_COMPLETE) return err;


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 8009d4a:	4604      	mov	r4, r0
		if (err!=FLASH_COMPLETE) return err;
 8009d4c:	d187      	bne.n	8009c5e <increment_counter_page+0x62>
 8009d4e:	e7a7      	b.n	8009ca0 <increment_counter_page+0xa4>

08009d50 <get_code_from_hotp_slot>:

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 8009d54:	2801      	cmp	r0, #1

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009d56:	b082      	sub	sp, #8
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 8009d58:	d903      	bls.n	8009d62 <get_code_from_hotp_slot+0x12>
	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;
 8009d5a:	2000      	movs	r0, #0
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
	err=increment_counter_page(hotp_slot_counters[slot]);
	if (err!=FLASH_COMPLETE) return 0;

	return result;
}
 8009d5c:	b002      	add	sp, #8
 8009d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 8009d62:	4f25      	ldr	r7, [pc, #148]	; (8009df8 <get_code_from_hotp_slot+0xa8>)
 8009d64:	f857 3020 	ldr.w	r3, [r7, r0, lsl #2]
	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
 8009d68:	f857 1020 	ldr.w	r1, [r7, r0, lsl #2]

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;

	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 8009d6c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 8009d70:	780b      	ldrb	r3, [r1, #0]
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
	uint32_t result;
	uint8_t len=6;
 8009d72:	f012 0f01 	tst.w	r2, #1
 8009d76:	bf14      	ite	ne
 8009d78:	f04f 0c08 	movne.w	ip, #8
 8009d7c:	f04f 0c06 	moveq.w	ip, #6

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 8009d80:	2bff      	cmp	r3, #255	; 0xff
 8009d82:	d0ea      	beq.n	8009d5a <get_code_from_hotp_slot+0xa>
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
 8009d84:	ea4f 0a80 	mov.w	sl, r0, lsl #2
 8009d88:	eb07 050a 	add.w	r5, r7, sl
 8009d8c:	68ac      	ldr	r4, [r5, #8]
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8009d8e:	f04f 0801 	mov.w	r8, #1

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009d92:	f504 767e 	add.w	r6, r4, #1016	; 0x3f8
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009d96:	1de1      	adds	r1, r4, #7
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8009d98:	f04f 0900 	mov.w	r9, #0

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009d9c:	3607      	adds	r6, #7
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009d9e:	cc30      	ldmia	r4, {r4, r5}
 8009da0:	e00d      	b.n	8009dbe <get_code_from_hotp_slot+0x6e>
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009da2:	785a      	ldrb	r2, [r3, #1]
		break;
		ptr++;
		counter++;
 8009da4:	eb14 0408 	adds.w	r4, r4, r8
 8009da8:	eb45 0509 	adc.w	r5, r5, r9
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009dac:	2aff      	cmp	r2, #255	; 0xff
 8009dae:	d00e      	beq.n	8009dce <get_code_from_hotp_slot+0x7e>
		break;
		ptr++;
		counter++;
 8009db0:	2201      	movs	r2, #1
 8009db2:	2300      	movs	r3, #0
 8009db4:	18a4      	adds	r4, r4, r2
 8009db6:	eb45 0503 	adc.w	r5, r5, r3

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 8009dba:	42b1      	cmp	r1, r6
 8009dbc:	d007      	beq.n	8009dce <get_code_from_hotp_slot+0x7e>
		if (*ptr==0xff)
 8009dbe:	f891 e001 	ldrb.w	lr, [r1, #1]

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009dc2:	1c4b      	adds	r3, r1, #1
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009dc4:	f1be 0fff 	cmp.w	lr, #255	; 0xff

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009dc8:	f101 0102 	add.w	r1, r1, #2
	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
		if (*ptr==0xff)
 8009dcc:	d1e9      	bne.n	8009da2 <get_code_from_hotp_slot+0x52>
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 8009dce:	f857 2020 	ldr.w	r2, [r7, r0, lsl #2]
 8009dd2:	4629      	mov	r1, r5
 8009dd4:	4620      	mov	r0, r4
 8009dd6:	3210      	adds	r2, #16
 8009dd8:	2314      	movs	r3, #20
 8009dda:	f8cd c000 	str.w	ip, [sp]
 8009dde:	f7ff fe95 	bl	8009b0c <get_hotp_value>
	err=increment_counter_page(hotp_slot_counters[slot]);
 8009de2:	4457      	add	r7, sl
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 8009de4:	4604      	mov	r4, r0
	err=increment_counter_page(hotp_slot_counters[slot]);
 8009de6:	68b8      	ldr	r0, [r7, #8]
 8009de8:	f7ff ff08 	bl	8009bfc <increment_counter_page>
	if (err!=FLASH_COMPLETE) return 0;
 8009dec:	2804      	cmp	r0, #4
 8009dee:	bf0c      	ite	eq
 8009df0:	4620      	moveq	r0, r4
 8009df2:	2000      	movne	r0, #0
 8009df4:	e7b2      	b.n	8009d5c <get_code_from_hotp_slot+0xc>
 8009df6:	bf00      	nop
 8009df8:	200001e4 	.word	0x200001e4

08009dfc <backup_data>:

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 8009dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	FLASH_Unlock();
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8009dfe:	f44f 447c 	mov.w	r4, #64512	; 0xfc00
 8009e02:	f6c0 0401 	movt	r4, #2049	; 0x801

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 8009e06:	460d      	mov	r5, r1
 8009e08:	4616      	mov	r6, r2
 8009e0a:	4607      	mov	r7, r0

	FLASH_Unlock();
 8009e0c:	f7fa fed4 	bl	8004bb8 <FLASH_Unlock>
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8009e10:	4620      	mov	r0, r4
 8009e12:	f7fb f933 	bl	800507c <FLASH_ErasePage>
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
 8009e16:	4622      	mov	r2, r4
 8009e18:	4638      	mov	r0, r7
 8009e1a:	4629      	mov	r1, r5
 8009e1c:	f7ff fe30 	bl	8009a80 <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
 8009e20:	f64f 70ec 	movw	r0, #65516	; 0xffec
 8009e24:	4629      	mov	r1, r5
 8009e26:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009e2a:	f7fb f86d 	bl	8004f08 <FLASH_ProgramHalfWord>
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 8009e2e:	f64f 70e8 	movw	r0, #65512	; 0xffe8
 8009e32:	4631      	mov	r1, r6
 8009e34:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009e38:	f7fb f884 	bl	8004f44 <FLASH_ProgramWord>

	FLASH_Lock();


}
 8009e3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);

	FLASH_Lock();
 8009e40:	f7fa beca 	b.w	8004bd8 <FLASH_Lock>

08009e44 <write_to_slot>:


}

void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 8009e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	//copy entire page to ram
	uint8_t *page=(uint8_t *)SLOTS_ADDRESS;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 8009e48:	f640 141c 	movw	r4, #2332	; 0x91c
 8009e4c:	f44f 456c 	mov.w	r5, #60416	; 0xec00
 8009e50:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8009e54:	f6c0 0501 	movt	r5, #2049	; 0x801
 8009e58:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	FLASH_Lock();


}

void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 8009e5c:	4680      	mov	r8, r0
 8009e5e:	4689      	mov	r9, r1
 8009e60:	4617      	mov	r7, r2

	//copy entire page to ram
	uint8_t *page=(uint8_t *)SLOTS_ADDRESS;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 8009e62:	4629      	mov	r1, r5
 8009e64:	4632      	mov	r2, r6
 8009e66:	4620      	mov	r0, r4
 8009e68:	f000 ff4a 	bl	800ad00 <memcpy>

	//make changes to page
	memcpy(page_buffer+offset,data,len);
 8009e6c:	4641      	mov	r1, r8
 8009e6e:	463a      	mov	r2, r7
 8009e70:	eb09 0004 	add.w	r0, r9, r4
 8009e74:	f000 ff44 	bl	800ad00 <memcpy>


	//write page to backup location
	backup_data(page_buffer,SLOT_PAGE_SIZE,SLOTS_ADDRESS);
 8009e78:	4631      	mov	r1, r6
 8009e7a:	462a      	mov	r2, r5
 8009e7c:	4620      	mov	r0, r4
 8009e7e:	f7ff ffbd 	bl	8009dfc <backup_data>

	//write page to regular location

	FLASH_Unlock();
 8009e82:	f7fa fe99 	bl	8004bb8 <FLASH_Unlock>
	FLASH_ErasePage(SLOTS_ADDRESS);
 8009e86:	4628      	mov	r0, r5
 8009e88:	f7fb f8f8 	bl	800507c <FLASH_ErasePage>
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,SLOTS_ADDRESS);
 8009e8c:	462a      	mov	r2, r5
 8009e8e:	4620      	mov	r0, r4
 8009e90:	4631      	mov	r1, r6
 8009e92:	f7ff fdf5 	bl	8009a80 <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 8009e96:	f64f 70ee 	movw	r0, #65518	; 0xffee
 8009e9a:	f644 714b 	movw	r1, #20299	; 0x4f4b
 8009e9e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009ea2:	f7fb f831 	bl	8004f08 <FLASH_ProgramHalfWord>
	FLASH_Lock();
 8009ea6:	f7fa fe97 	bl	8004bd8 <FLASH_Lock>

	StartBlinkingOATHLED(2);
 8009eaa:	2002      	movs	r0, #2
}
 8009eac:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FLASH_ErasePage(SLOTS_ADDRESS);
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,SLOTS_ADDRESS);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
	FLASH_Lock();

	StartBlinkingOATHLED(2);
 8009eb0:	f7f6 ba76 	b.w	80003a0 <StartBlinkingOATHLED>

08009eb4 <check_backups>:


//check for any data on the backup page
uint8_t check_backups(){

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
 8009eb4:	f64f 70e8 	movw	r0, #65512	; 0xffe8
	StartBlinkingOATHLED(2);
}


//check for any data on the backup page
uint8_t check_backups(){
 8009eb8:	b570      	push	{r4, r5, r6, lr}

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
 8009eba:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009ebe:	f7f6 fbad 	bl	800061c <getu32>
 8009ec2:	4604      	mov	r4, r0
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
 8009ec4:	f64f 70ee 	movw	r0, #65518	; 0xffee
 8009ec8:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009ecc:	f7f6 fba0 	bl	8000610 <getu16>
 8009ed0:	4605      	mov	r5, r0
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 8009ed2:	f64f 70ec 	movw	r0, #65516	; 0xffec
 8009ed6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009eda:	f7f6 fb99 	bl	8000610 <getu16>

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 8009ede:	f644 734b 	movw	r3, #20299	; 0x4f4b
 8009ee2:	429d      	cmp	r5, r3
//check for any data on the backup page
uint8_t check_backups(){

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 8009ee4:	4606      	mov	r6, r0

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 8009ee6:	d008      	beq.n	8009efa <check_backups+0x46>
	return 0;
	else{

		if (address!=0xffffffff&&length<=1000){
 8009ee8:	1c62      	adds	r2, r4, #1
 8009eea:	d004      	beq.n	8009ef6 <check_backups+0x42>
 8009eec:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009ef0:	d905      	bls.n	8009efe <check_backups+0x4a>


			return 1; //backed up page restored
		}
		else 
		return 2; //something bad happened, but before the original page was earsed, so we're safe (or there is nothing on the backup page)
 8009ef2:	2002      	movs	r0, #2

	}



}
 8009ef4:	bd70      	pop	{r4, r5, r6, pc}


			return 1; //backed up page restored
		}
		else 
		return 2; //something bad happened, but before the original page was earsed, so we're safe (or there is nothing on the backup page)
 8009ef6:	2002      	movs	r0, #2
 8009ef8:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);

	if (ok==0x4F4B)//backed up data was correctly written to its destination
	return 0;
 8009efa:	2000      	movs	r0, #0
 8009efc:	bd70      	pop	{r4, r5, r6, pc}
	else{

		if (address!=0xffffffff&&length<=1000){
			FLASH_Unlock();
 8009efe:	f7fa fe5b 	bl	8004bb8 <FLASH_Unlock>

			FLASH_ErasePage(address);
 8009f02:	4620      	mov	r0, r4
 8009f04:	f7fb f8ba 	bl	800507c <FLASH_ErasePage>
			write_data_to_flash((uint8_t *)BACKUP_PAGE_ADDRESS,length,address);
 8009f08:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 8009f0c:	4631      	mov	r1, r6
 8009f0e:	4622      	mov	r2, r4
 8009f10:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009f14:	f7ff fdb4 	bl	8009a80 <write_data_to_flash>
			FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8009f18:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 8009f1c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009f20:	f7fb f8ac 	bl	800507c <FLASH_ErasePage>
			FLASH_Lock();
 8009f24:	f7fa fe58 	bl	8004bd8 <FLASH_Lock>


			return 1; //backed up page restored
 8009f28:	2001      	movs	r0, #1
 8009f2a:	bd70      	pop	{r4, r5, r6, pc}

08009f2c <get_hotp_slot_config>:

}

uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
 8009f2c:	2801      	cmp	r0, #1
 8009f2e:	d901      	bls.n	8009f34 <get_hotp_slot_config+0x8>
	return 0;
 8009f30:	2000      	movs	r0, #0
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 8009f32:	4770      	bx	lr
uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 8009f34:	4902      	ldr	r1, [pc, #8]	; (8009f40 <get_hotp_slot_config+0x14>)
 8009f36:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
 8009f3a:	f893 0024 	ldrb.w	r0, [r3, #36]	; 0x24
	}

	return result;
 8009f3e:	4770      	bx	lr
 8009f40:	200001e4 	.word	0x200001e4

08009f44 <get_totp_slot_config>:
}

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
 8009f44:	2803      	cmp	r0, #3
 8009f46:	d806      	bhi.n	8009f56 <get_totp_slot_config+0x12>
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 8009f48:	4904      	ldr	r1, [pc, #16]	; (8009f5c <get_totp_slot_config+0x18>)
 8009f4a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8009f4e:	6903      	ldr	r3, [r0, #16]
 8009f50:	f893 0024 	ldrb.w	r0, [r3, #36]	; 0x24
	}

	return result;
 8009f54:	4770      	bx	lr
}

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
 8009f56:	2000      	movs	r0, #0
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 8009f58:	4770      	bx	lr
 8009f5a:	bf00      	nop
 8009f5c:	200001e4 	.word	0x200001e4

08009f60 <get_code_from_totp_slot>:


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 8009f60:	b530      	push	{r4, r5, lr}

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 8009f62:	2803      	cmp	r0, #3

	return result;
}


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 8009f64:	b083      	sub	sp, #12

	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 8009f66:	d818      	bhi.n	8009f9a <get_code_from_totp_slot+0x3a>


	result=*((uint8_t *)totp_slots[slot]);
 8009f68:	490d      	ldr	r1, [pc, #52]	; (8009fa0 <get_code_from_totp_slot+0x40>)
 8009f6a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8009f6e:	6901      	ldr	r1, [r0, #16]
	if (result==0xFF)//unprogrammed slot
 8009f70:	7809      	ldrb	r1, [r1, #0]
 8009f72:	29ff      	cmp	r1, #255	; 0xff
 8009f74:	d011      	beq.n	8009f9a <get_code_from_totp_slot+0x3a>
uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 8009f76:	6904      	ldr	r4, [r0, #16]
	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 8009f78:	6905      	ldr	r5, [r0, #16]
	return 0;


	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 8009f7a:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 8009f7e:	3510      	adds	r5, #16
	return 0;


	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 8009f80:	f010 0f01 	tst.w	r0, #1
uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){


	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;
 8009f84:	bf14      	ite	ne
 8009f86:	2408      	movne	r4, #8
 8009f88:	2406      	moveq	r4, #6
	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 8009f8a:	4619      	mov	r1, r3
 8009f8c:	4610      	mov	r0, r2
 8009f8e:	2314      	movs	r3, #20
 8009f90:	462a      	mov	r2, r5
 8009f92:	9400      	str	r4, [sp, #0]
 8009f94:	f7ff fdba 	bl	8009b0c <get_hotp_value>


	return result;
 8009f98:	e000      	b.n	8009f9c <get_code_from_totp_slot+0x3c>
	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;


	result=*((uint8_t *)totp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;
 8009f9a:	2000      	movs	r0, #0
	result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);


	return result;

}
 8009f9c:	b003      	add	sp, #12
 8009f9e:	bd30      	pop	{r4, r5, pc}
 8009fa0:	200001e4 	.word	0x200001e4

08009fa4 <sendKeys>:
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 8009fa4:	490d      	ldr	r1, [pc, #52]	; (8009fdc <sendKeys+0x38>)
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
 8009fa6:	b508      	push	{r3, lr}
  if (bDeviceState == CONFIGURED)
 8009fa8:	680b      	ldr	r3, [r1, #0]
 8009faa:	2b05      	cmp	r3, #5
 8009fac:	d000      	beq.n	8009fb0 <sendKeys+0xc>
 8009fae:	bd08      	pop	{r3, pc}
 8009fb0:	4a0b      	ldr	r2, [pc, #44]	; (8009fe0 <sendKeys+0x3c>)
    {
      while(!PrevXferComplete);
 8009fb2:	7813      	ldrb	r3, [r2, #0]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d0fc      	beq.n	8009fb2 <sendKeys+0xe>
      
        PrevXferComplete = 0;
 8009fb8:	4909      	ldr	r1, [pc, #36]	; (8009fe0 <sendKeys+0x3c>)
 8009fba:	2200      	movs	r2, #0
 8009fbc:	700a      	strb	r2, [r1, #0]
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
 8009fbe:	2208      	movs	r2, #8
 8009fc0:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8009fc4:	f7fe fd3a 	bl	8008a3c <UserToPMABufferCopy>
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
 8009fc8:	2004      	movs	r0, #4
 8009fca:	2108      	movs	r1, #8
 8009fcc:	f7fe ff9e 	bl	8008f0c <SetEPTxCount>
  SetEPTxStatus (ENDP4, EP_TX_VALID);
 8009fd0:	2004      	movs	r0, #4
 8009fd2:	2130      	movs	r1, #48	; 0x30
      
    }

}
 8009fd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
  SetEPTxStatus (ENDP4, EP_TX_VALID);
 8009fd8:	f7fe bdf6 	b.w	8008bc8 <SetEPTxStatus>
 8009fdc:	20000528 	.word	0x20000528
 8009fe0:	2000021c 	.word	0x2000021c

08009fe4 <sendEnter>:
	
  sendKeys(keyboardBuffer);

}

void sendEnter(){
 8009fe4:	b510      	push	{r4, lr}
keyboardBuffer[3]=KEY_RETURN;
 8009fe6:	f240 541c 	movw	r4, #1308	; 0x51c
 8009fea:	f2c2 0400 	movt	r4, #8192	; 0x2000
sendKeys(keyboardBuffer);
 8009fee:	4620      	mov	r0, r4
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 8009ff0:	2128      	movs	r1, #40	; 0x28
 8009ff2:	70e1      	strb	r1, [r4, #3]
sendKeys(keyboardBuffer);
 8009ff4:	f7ff ffd6 	bl	8009fa4 <sendKeys>
keyboardBuffer[0]=0;
 8009ff8:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
 8009ffa:	4620      	mov	r0, r4
}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
 8009ffc:	7023      	strb	r3, [r4, #0]
keyboardBuffer[3]=0;
 8009ffe:	70e3      	strb	r3, [r4, #3]
sendKeys(keyboardBuffer);
}
 800a000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
 800a004:	e7ce      	b.n	8009fa4 <sendKeys>
 800a006:	bf00      	nop

0800a008 <sendChar>:
void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 800a008:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41


uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){
 800a00c:	b510      	push	{r4, lr}

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 800a00e:	b2ca      	uxtb	r2, r1
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
 800a010:	4c15      	ldr	r4, [pc, #84]	; (800a068 <sendChar+0x60>)
 800a012:	2300      	movs	r3, #0
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 800a014:	2a19      	cmp	r2, #25
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

		keyboardBuffer[0]=0;
 800a016:	7023      	strb	r3, [r4, #0]
		keyboardBuffer[3]=0;
 800a018:	70e3      	strb	r3, [r4, #3]
		
		if (chr>='A'&&chr<='Z'){	
 800a01a:	d91c      	bls.n	800a056 <sendChar+0x4e>
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
 800a01c:	f1a0 0e61 	sub.w	lr, r0, #97	; 0x61
 800a020:	fa5f fc8e 	uxtb.w	ip, lr
 800a024:	f1bc 0f19 	cmp.w	ip, #25
 800a028:	d909      	bls.n	800a03e <sendChar+0x36>
		keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
 800a02a:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 800a02e:	b2cb      	uxtb	r3, r1
 800a030:	2b09      	cmp	r3, #9
 800a032:	d806      	bhi.n	800a042 <sendChar+0x3a>
		if (chr=='0')
 800a034:	2830      	cmp	r0, #48	; 0x30
 800a036:	d013      	beq.n	800a060 <sendChar+0x58>
		keyboardBuffer[3]=39;
		else
		keyboardBuffer[3]=chr-19;
 800a038:	3813      	subs	r0, #19
 800a03a:	70e0      	strb	r0, [r4, #3]
 800a03c:	e001      	b.n	800a042 <sendChar+0x3a>
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
 800a03e:	385d      	subs	r0, #93	; 0x5d
 800a040:	70e0      	strb	r0, [r4, #3]
		keyboardBuffer[3]=39;
		else
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);
 800a042:	4809      	ldr	r0, [pc, #36]	; (800a068 <sendChar+0x60>)
 800a044:	f7ff ffae 	bl	8009fa4 <sendKeys>

  keyboardBuffer[0]=0;
  keyboardBuffer[3]=0;
	
  sendKeys(keyboardBuffer);
 800a048:	4807      	ldr	r0, [pc, #28]	; (800a068 <sendChar+0x60>)
		keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 800a04a:	2200      	movs	r2, #0
 800a04c:	7022      	strb	r2, [r4, #0]
  keyboardBuffer[3]=0;
 800a04e:	70e2      	strb	r2, [r4, #3]
	
  sendKeys(keyboardBuffer);

}
 800a050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
  keyboardBuffer[3]=0;
	
  sendKeys(keyboardBuffer);
 800a054:	e7a6      	b.n	8009fa4 <sendKeys>
		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
		keyboardBuffer[3]=chr-61;
 800a056:	383d      	subs	r0, #61	; 0x3d

		keyboardBuffer[0]=0;
		keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
		keyboardBuffer[0]=MOD_SHIFT_LEFT;
 800a058:	2202      	movs	r2, #2
 800a05a:	7022      	strb	r2, [r4, #0]
		keyboardBuffer[3]=chr-61;
 800a05c:	70e0      	strb	r0, [r4, #3]
 800a05e:	e7f0      	b.n	800a042 <sendChar+0x3a>
		else if (chr>='a'&&chr<='z'){	
		keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
		if (chr=='0')
		keyboardBuffer[3]=39;
 800a060:	2027      	movs	r0, #39	; 0x27
 800a062:	70e0      	strb	r0, [r4, #3]
 800a064:	e7ed      	b.n	800a042 <sendChar+0x3a>
 800a066:	bf00      	nop
 800a068:	2000051c 	.word	0x2000051c

0800a06c <sendNumber>:

}



void sendNumber(uint32_t number){
 800a06c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a070:	2300      	movs	r3, #0

}



void sendNumber(uint32_t number){
 800a072:	b085      	sub	sp, #20
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 800a074:	f64c 41cd 	movw	r1, #52429	; 0xcccd
}



void sendNumber(uint32_t number){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a078:	f88d 3004 	strb.w	r3, [sp, #4]
 800a07c:	f88d 3005 	strb.w	r3, [sp, #5]
 800a080:	f88d 3006 	strb.w	r3, [sp, #6]
 800a084:	f88d 3007 	strb.w	r3, [sp, #7]
 800a088:	f88d 3008 	strb.w	r3, [sp, #8]
 800a08c:	f88d 3009 	strb.w	r3, [sp, #9]
 800a090:	f88d 300a 	strb.w	r3, [sp, #10]
 800a094:	f88d 300b 	strb.w	r3, [sp, #11]
 800a098:	f88d 300c 	strb.w	r3, [sp, #12]
 800a09c:	f88d 300d 	strb.w	r3, [sp, #13]
uint32_t tmp_number=number;
 800a0a0:	4602      	mov	r2, r0
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 800a0a2:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 800a0a6:	fba1 4202 	umull	r4, r2, r1, r2
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 800a0aa:	3301      	adds	r3, #1
tmp_number/=10;

}while(tmp_number>0);
 800a0ac:	08d2      	lsrs	r2, r2, #3
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 800a0ae:	b2db      	uxtb	r3, r3
tmp_number/=10;

}while(tmp_number>0);
 800a0b0:	d1f9      	bne.n	800a0a6 <sendNumber+0x3a>


for (i=len;i>0;i--){
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d06b      	beq.n	800a18e <sendNumber+0x122>
result[i-1]=number%10;
 800a0b6:	f64c 46cd 	movw	r6, #52429	; 0xcccd
 800a0ba:	f6cc 46cc 	movt	r6, #52428	; 0xcccc
 800a0be:	fba6 5400 	umull	r5, r4, r6, r0
 800a0c2:	08e4      	lsrs	r4, r4, #3
 800a0c4:	1e59      	subs	r1, r3, #1
 800a0c6:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800a0ca:	af04      	add	r7, sp, #16
 800a0cc:	18fd      	adds	r5, r7, r3
 800a0ce:	eba0 004c 	sub.w	r0, r0, ip, lsl #1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a0d2:	b2ca      	uxtb	r2, r1
result[i-1]=number%10;
 800a0d4:	f805 0c0d 	strb.w	r0, [r5, #-13]
 800a0d8:	f001 0101 	and.w	r1, r1, #1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a0dc:	b38a      	cbz	r2, 800a142 <sendNumber+0xd6>
 800a0de:	b181      	cbz	r1, 800a102 <sendNumber+0x96>
result[i-1]=number%10;
 800a0e0:	fba6 0704 	umull	r0, r7, r6, r4
 800a0e4:	08f9      	lsrs	r1, r7, #3
 800a0e6:	eb01 0781 	add.w	r7, r1, r1, lsl #2
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a0ea:	1e50      	subs	r0, r2, #1
result[i-1]=number%10;
 800a0ec:	f10d 0910 	add.w	r9, sp, #16
 800a0f0:	eb09 0e02 	add.w	lr, r9, r2
 800a0f4:	eba4 0447 	sub.w	r4, r4, r7, lsl #1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a0f8:	b2c2      	uxtb	r2, r0
result[i-1]=number%10;
 800a0fa:	f80e 4c0d 	strb.w	r4, [lr, #-13]
number/=10;
 800a0fe:	460c      	mov	r4, r1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a100:	b1fa      	cbz	r2, 800a142 <sendNumber+0xd6>
result[i-1]=number%10;
 800a102:	fba6 9104 	umull	r9, r1, r6, r4
 800a106:	08c9      	lsrs	r1, r1, #3
 800a108:	fba6 e701 	umull	lr, r7, r6, r1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a10c:	1e50      	subs	r0, r2, #1
 800a10e:	b2c5      	uxtb	r5, r0
result[i-1]=number%10;
 800a110:	08f8      	lsrs	r0, r7, #3
 800a112:	eb01 0881 	add.w	r8, r1, r1, lsl #2
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a116:	f105 3eff 	add.w	lr, r5, #4294967295
result[i-1]=number%10;
 800a11a:	f10d 0910 	add.w	r9, sp, #16
 800a11e:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
 800a122:	eb09 0702 	add.w	r7, r9, r2
 800a126:	eba4 0448 	sub.w	r4, r4, r8, lsl #1
 800a12a:	444d      	add	r5, r9
 800a12c:	eba1 014c 	sub.w	r1, r1, ip, lsl #1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a130:	fa5f f28e 	uxtb.w	r2, lr
result[i-1]=number%10;
 800a134:	f807 4c0d 	strb.w	r4, [r7, #-13]
number/=10;
 800a138:	4604      	mov	r4, r0

}while(tmp_number>0);


for (i=len;i>0;i--){
result[i-1]=number%10;
 800a13a:	f805 1c0d 	strb.w	r1, [r5, #-13]
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a13e:	2a00      	cmp	r2, #0
 800a140:	d1df      	bne.n	800a102 <sendNumber+0x96>

}



void sendNumber(uint32_t number){
 800a142:	ac04      	add	r4, sp, #16
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a144:	f814 2d0c 	ldrb.w	r2, [r4, #-12]!

}



void sendNumber(uint32_t number){
 800a148:	1e59      	subs	r1, r3, #1
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a14a:	3230      	adds	r2, #48	; 0x30

}



void sendNumber(uint32_t number){
 800a14c:	fa5f fc81 	uxtb.w	ip, r1
 800a150:	f10d 0003 	add.w	r0, sp, #3
 800a154:	ad01      	add	r5, sp, #4
 800a156:	43c3      	mvns	r3, r0
 800a158:	4465      	add	r5, ip
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a15a:	b2d0      	uxtb	r0, r2
 800a15c:	195e      	adds	r6, r3, r5
 800a15e:	f7ff ff53 	bl	800a008 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 800a162:	42ac      	cmp	r4, r5
 800a164:	f006 0601 	and.w	r6, r6, #1
 800a168:	d011      	beq.n	800a18e <sendNumber+0x122>
 800a16a:	b11e      	cbz	r6, 800a174 <sendNumber+0x108>

}



void sendNumber(uint32_t number){
 800a16c:	ac04      	add	r4, sp, #16
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a16e:	f814 0d0b 	ldrb.w	r0, [r4, #-11]!
 800a172:	e006      	b.n	800a182 <sendNumber+0x116>
 800a174:	7862      	ldrb	r2, [r4, #1]
 800a176:	3230      	adds	r2, #48	; 0x30
 800a178:	b2d0      	uxtb	r0, r2
 800a17a:	f7ff ff45 	bl	800a008 <sendChar>
 800a17e:	78a0      	ldrb	r0, [r4, #2]

}



void sendNumber(uint32_t number){
 800a180:	3402      	adds	r4, #2
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a182:	3030      	adds	r0, #48	; 0x30
 800a184:	b2c0      	uxtb	r0, r0
 800a186:	f7ff ff3f 	bl	800a008 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 800a18a:	42ac      	cmp	r4, r5
 800a18c:	d1f2      	bne.n	800a174 <sendNumber+0x108>
sendChar(result[i]+'0');

}
 800a18e:	b005      	add	sp, #20
 800a190:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800a194 <sendNumberN>:


void sendNumberN(uint32_t number,uint8_t len){
 800a194:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a198:	2300      	movs	r3, #0
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 800a19a:	b085      	sub	sp, #20
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){
 800a19c:	290a      	cmp	r1, #10

}


void sendNumberN(uint32_t number,uint8_t len){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a19e:	f88d 3004 	strb.w	r3, [sp, #4]
 800a1a2:	f88d 3005 	strb.w	r3, [sp, #5]
 800a1a6:	f88d 3006 	strb.w	r3, [sp, #6]
 800a1aa:	f88d 3007 	strb.w	r3, [sp, #7]
 800a1ae:	f88d 3008 	strb.w	r3, [sp, #8]
 800a1b2:	f88d 3009 	strb.w	r3, [sp, #9]
 800a1b6:	f88d 300a 	strb.w	r3, [sp, #10]
 800a1ba:	f88d 300b 	strb.w	r3, [sp, #11]
 800a1be:	f88d 300c 	strb.w	r3, [sp, #12]
 800a1c2:	f88d 300d 	strb.w	r3, [sp, #13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){
 800a1c6:	d86d      	bhi.n	800a2a4 <sendNumberN+0x110>

for (i=len;i>0;i--){
 800a1c8:	2900      	cmp	r1, #0
 800a1ca:	d06b      	beq.n	800a2a4 <sendNumberN+0x110>
result[i-1]=number%10;
 800a1cc:	f64c 46cd 	movw	r6, #52429	; 0xcccd
 800a1d0:	f6cc 46cc 	movt	r6, #52428	; 0xcccc
 800a1d4:	fba6 3400 	umull	r3, r4, r6, r0
 800a1d8:	08e4      	lsrs	r4, r4, #3
 800a1da:	1e4a      	subs	r2, r1, #1
 800a1dc:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800a1e0:	af04      	add	r7, sp, #16
 800a1e2:	187d      	adds	r5, r7, r1
 800a1e4:	eba0 004c 	sub.w	r0, r0, ip, lsl #1
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a1e8:	b2d3      	uxtb	r3, r2
result[i-1]=number%10;
 800a1ea:	f805 0c0d 	strb.w	r0, [r5, #-13]
 800a1ee:	f002 0201 	and.w	r2, r2, #1
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a1f2:	b38b      	cbz	r3, 800a258 <sendNumberN+0xc4>
 800a1f4:	b182      	cbz	r2, 800a218 <sendNumberN+0x84>
result[i-1]=number%10;
 800a1f6:	fba6 0704 	umull	r0, r7, r6, r4
 800a1fa:	08fa      	lsrs	r2, r7, #3
 800a1fc:	eb02 0782 	add.w	r7, r2, r2, lsl #2
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a200:	1e58      	subs	r0, r3, #1
result[i-1]=number%10;
 800a202:	f10d 0910 	add.w	r9, sp, #16
 800a206:	eb09 0e03 	add.w	lr, r9, r3
 800a20a:	eba4 0447 	sub.w	r4, r4, r7, lsl #1
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a20e:	b2c3      	uxtb	r3, r0
result[i-1]=number%10;
 800a210:	f80e 4c0d 	strb.w	r4, [lr, #-13]
number/=10;
 800a214:	4614      	mov	r4, r2
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a216:	b1fb      	cbz	r3, 800a258 <sendNumberN+0xc4>
result[i-1]=number%10;
 800a218:	fba6 9204 	umull	r9, r2, r6, r4
 800a21c:	08d2      	lsrs	r2, r2, #3
 800a21e:	fba6 e702 	umull	lr, r7, r6, r2
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a222:	1e58      	subs	r0, r3, #1
 800a224:	b2c5      	uxtb	r5, r0
result[i-1]=number%10;
 800a226:	08f8      	lsrs	r0, r7, #3
 800a228:	eb02 0882 	add.w	r8, r2, r2, lsl #2
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a22c:	f105 3eff 	add.w	lr, r5, #4294967295
result[i-1]=number%10;
 800a230:	f10d 0910 	add.w	r9, sp, #16
 800a234:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
 800a238:	eb09 0703 	add.w	r7, r9, r3
 800a23c:	eba4 0448 	sub.w	r4, r4, r8, lsl #1
 800a240:	444d      	add	r5, r9
 800a242:	eba2 024c 	sub.w	r2, r2, ip, lsl #1
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a246:	fa5f f38e 	uxtb.w	r3, lr
result[i-1]=number%10;
 800a24a:	f807 4c0d 	strb.w	r4, [r7, #-13]
number/=10;
 800a24e:	4604      	mov	r4, r0
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
result[i-1]=number%10;
 800a250:	f805 2c0d 	strb.w	r2, [r5, #-13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a254:	2b00      	cmp	r3, #0
 800a256:	d1df      	bne.n	800a218 <sendNumberN+0x84>
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 800a258:	ac04      	add	r4, sp, #16
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a25a:	f814 3d0c 	ldrb.w	r3, [r4, #-12]!
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 800a25e:	1e4a      	subs	r2, r1, #1
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a260:	3330      	adds	r3, #48	; 0x30
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 800a262:	fa5f fc82 	uxtb.w	ip, r2
 800a266:	f10d 0003 	add.w	r0, sp, #3
 800a26a:	ad01      	add	r5, sp, #4
 800a26c:	43c1      	mvns	r1, r0
 800a26e:	4465      	add	r5, ip
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a270:	b2d8      	uxtb	r0, r3
 800a272:	194e      	adds	r6, r1, r5
 800a274:	f7ff fec8 	bl	800a008 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 800a278:	42ac      	cmp	r4, r5
 800a27a:	f006 0601 	and.w	r6, r6, #1
 800a27e:	d011      	beq.n	800a2a4 <sendNumberN+0x110>
 800a280:	b11e      	cbz	r6, 800a28a <sendNumberN+0xf6>
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 800a282:	ac04      	add	r4, sp, #16
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a284:	f814 0d0b 	ldrb.w	r0, [r4, #-11]!
 800a288:	e006      	b.n	800a298 <sendNumberN+0x104>
 800a28a:	7863      	ldrb	r3, [r4, #1]
 800a28c:	3330      	adds	r3, #48	; 0x30
 800a28e:	b2d8      	uxtb	r0, r3
 800a290:	f7ff feba 	bl	800a008 <sendChar>
 800a294:	78a0      	ldrb	r0, [r4, #2]
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 800a296:	3402      	adds	r4, #2
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a298:	3030      	adds	r0, #48	; 0x30
 800a29a:	b2c0      	uxtb	r0, r0
 800a29c:	f7ff feb4 	bl	800a008 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 800a2a0:	42ac      	cmp	r4, r5
 800a2a2:	d1f2      	bne.n	800a28a <sendNumberN+0xf6>
sendChar(result[i]+'0');

}

}
 800a2a4:	b005      	add	sp, #20
 800a2a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2aa:	bf00      	nop

0800a2ac <sendString>:

void sendString(char* string, uint8_t len){
 800a2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ae:	460e      	mov	r6, r1
 800a2b0:	4605      	mov	r5, r0
uint8_t i;
for (i=0;i<len;i++)
 800a2b2:	b1d1      	cbz	r1, 800a2ea <sendString+0x3e>
sendChar(string[i]);
 800a2b4:	7800      	ldrb	r0, [r0, #0]
 800a2b6:	2401      	movs	r4, #1
 800a2b8:	1e4f      	subs	r7, r1, #1
 800a2ba:	f7ff fea5 	bl	800a008 <sendChar>

}

void sendString(char* string, uint8_t len){
uint8_t i;
for (i=0;i<len;i++)
 800a2be:	42a6      	cmp	r6, r4
 800a2c0:	f007 0701 	and.w	r7, r7, #1
 800a2c4:	d912      	bls.n	800a2ec <sendString+0x40>
 800a2c6:	b12f      	cbz	r7, 800a2d4 <sendString+0x28>
sendChar(string[i]);
 800a2c8:	7868      	ldrb	r0, [r5, #1]
 800a2ca:	2402      	movs	r4, #2
 800a2cc:	f7ff fe9c 	bl	800a008 <sendChar>

}

void sendString(char* string, uint8_t len){
uint8_t i;
for (i=0;i<len;i++)
 800a2d0:	42a6      	cmp	r6, r4
 800a2d2:	d90c      	bls.n	800a2ee <sendString+0x42>
sendChar(string[i]);
 800a2d4:	5d28      	ldrb	r0, [r5, r4]
 800a2d6:	3401      	adds	r4, #1
 800a2d8:	f7ff fe96 	bl	800a008 <sendChar>
 800a2dc:	5d28      	ldrb	r0, [r5, r4]
 800a2de:	3401      	adds	r4, #1
 800a2e0:	f7ff fe92 	bl	800a008 <sendChar>

}

void sendString(char* string, uint8_t len){
uint8_t i;
for (i=0;i<len;i++)
 800a2e4:	b2e3      	uxtb	r3, r4
 800a2e6:	429e      	cmp	r6, r3
 800a2e8:	d8f4      	bhi.n	800a2d4 <sendString+0x28>
 800a2ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a2f0 <cmd_get_status>:
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){
 800a2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 800a2f2:	f240 2474 	movw	r4, #628	; 0x274
 800a2f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a2fa:	6822      	ldr	r2, [r4, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 800a2fc:	6826      	ldr	r6, [r4, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800a2fe:	6825      	ldr	r5, [r4, #0]
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 800a300:	6820      	ldr	r0, [r4, #0]
	memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 800a302:	f44f 436c 	mov.w	r3, #60416	; 0xec00
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 800a306:	2400      	movs	r4, #0
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 800a308:	0e07      	lsrs	r7, r0, #24
	memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 800a30a:	f6c0 0301 	movt	r3, #2049	; 0x801
	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 800a30e:	f04f 0e01 	mov.w	lr, #1
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 800a312:	0a36      	lsrs	r6, r6, #8
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800a314:	0c2d      	lsrs	r5, r5, #16
	return 0;
}

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 800a316:	f881 e007 	strb.w	lr, [r1, #7]
	output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 800a31a:	720c      	strb	r4, [r1, #8]
	output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 800a31c:	724a      	strb	r2, [r1, #9]
	output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 800a31e:	728e      	strb	r6, [r1, #10]
	output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800a320:	72cd      	strb	r5, [r1, #11]
	output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 800a322:	730f      	strb	r7, [r1, #12]
	memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 800a324:	f101 000d 	add.w	r0, r1, #13
 800a328:	2203      	movs	r2, #3
 800a32a:	4619      	mov	r1, r3
 800a32c:	f000 fce8 	bl	800ad00 <memcpy>

	return 0;
}
 800a330:	4620      	mov	r0, r4
 800a332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a334 <cmd_get_password_retry_count>:


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){
 800a334:	b510      	push	{r4, lr}
 800a336:	460c      	mov	r4, r1

	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 800a338:	f7f7 fcf6 	bl	8001d28 <getPasswordRetryCount>
 800a33c:	71e0      	strb	r0, [r4, #7]

	return 0;
}
 800a33e:	2000      	movs	r0, #0
 800a340:	bd10      	pop	{r4, pc}
 800a342:	bf00      	nop

0800a344 <cmd_write_to_slot>:

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 800a344:	b570      	push	{r4, r5, r6, lr}
 800a346:	4605      	mov	r5, r0
 800a348:	b090      	sub	sp, #64	; 0x40

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 800a34a:	2240      	movs	r2, #64	; 0x40
	return 0;
}

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 800a34c:	786c      	ldrb	r4, [r5, #1]
	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();

	return 0;
}

uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 800a34e:	460e      	mov	r6, r1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
 800a350:	4668      	mov	r0, sp
 800a352:	2100      	movs	r1, #0
 800a354:	f000 fd6e 	bl	800ae34 <memset>
	slot_tmp[0]=0x01; //marks slot as programmed
 800a358:	2301      	movs	r3, #1
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);
 800a35a:	1ca9      	adds	r1, r5, #2
 800a35c:	2231      	movs	r2, #49	; 0x31
 800a35e:	f10d 0001 	add.w	r0, sp, #1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];//this is will be the new slot contents

	memset(slot_tmp,0,64);
	slot_tmp[0]=0x01; //marks slot as programmed
 800a362:	f88d 3000 	strb.w	r3, [sp]
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);
 800a366:	f000 fccb 	bl	800ad00 <memcpy>

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 800a36a:	f1a4 0010 	sub.w	r0, r4, #16
 800a36e:	b2c3      	uxtb	r3, r0
 800a370:	2b01      	cmp	r3, #1
 800a372:	d914      	bls.n	800a39e <cmd_write_to_slot+0x5a>
		set_counter_value(hotp_slot_counters[slot_no], counter);
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 800a374:	f1a4 0020 	sub.w	r0, r4, #32
 800a378:	b2c2      	uxtb	r2, r0
 800a37a:	2a03      	cmp	r2, #3
 800a37c:	d904      	bls.n	800a388 <cmd_write_to_slot+0x44>
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a37e:	2102      	movs	r1, #2
 800a380:	71b1      	strb	r1, [r6, #6]

	}


	return 0;
}
 800a382:	2000      	movs	r0, #0
 800a384:	b010      	add	sp, #64	; 0x40
 800a386:	bd70      	pop	{r4, r5, r6, pc}

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 800a388:	4b0c      	ldr	r3, [pc, #48]	; (800a3bc <cmd_write_to_slot+0x78>)
 800a38a:	f004 040f 	and.w	r4, r4, #15
 800a38e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a392:	4668      	mov	r0, sp
 800a394:	b299      	uxth	r1, r3
 800a396:	2240      	movs	r2, #64	; 0x40
 800a398:	f7ff fd54 	bl	8009e44 <write_to_slot>
 800a39c:	e7f1      	b.n	800a382 <cmd_write_to_slot+0x3e>
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		
		uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 800a39e:	f105 0033 	add.w	r0, r5, #51	; 0x33
 800a3a2:	f7f6 f947 	bl	8000634 <getu64>
 800a3a6:	460b      	mov	r3, r1
		set_counter_value(hotp_slot_counters[slot_no], counter);
 800a3a8:	4905      	ldr	r1, [pc, #20]	; (800a3c0 <cmd_write_to_slot+0x7c>)
 800a3aa:	f004 040f 	and.w	r4, r4, #15
	memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,49);

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		
		uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 800a3ae:	4602      	mov	r2, r0
		set_counter_value(hotp_slot_counters[slot_no], counter);
 800a3b0:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
 800a3b4:	f7ff fc06 	bl	8009bc4 <set_counter_value>
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 800a3b8:	4b02      	ldr	r3, [pc, #8]	; (800a3c4 <cmd_write_to_slot+0x80>)
 800a3ba:	e7e8      	b.n	800a38e <cmd_write_to_slot+0x4a>
 800a3bc:	20000204 	.word	0x20000204
 800a3c0:	200001ec 	.word	0x200001ec
 800a3c4:	20000214 	.word	0x20000214

0800a3c8 <cmd_read_slot_name>:

	return 0;
}


uint8_t cmd_read_slot_name(uint8_t *report,uint8_t *output){
 800a3c8:	b508      	push	{r3, lr}

	uint8_t slot_no=report[1];
 800a3ca:	7843      	ldrb	r3, [r0, #1]


	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 800a3cc:	f1a3 0010 	sub.w	r0, r3, #16
 800a3d0:	b2c2      	uxtb	r2, r0
 800a3d2:	2a01      	cmp	r2, #1
 800a3d4:	d916      	bls.n	800a404 <cmd_read_slot_name+0x3c>
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 800a3d6:	f1a3 0220 	sub.w	r2, r3, #32
 800a3da:	fa5f fc82 	uxtb.w	ip, r2
 800a3de:	f1bc 0f03 	cmp.w	ip, #3
 800a3e2:	d80b      	bhi.n	800a3fc <cmd_read_slot_name+0x34>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a3e4:	4a0c      	ldr	r2, [pc, #48]	; (800a418 <cmd_read_slot_name+0x50>)
 800a3e6:	f003 030f 	and.w	r3, r3, #15
 800a3ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
		if (is_programmed==0x01)
 800a3ee:	7800      	ldrb	r0, [r0, #0]
 800a3f0:	2801      	cmp	r0, #1
 800a3f2:	d009      	beq.n	800a408 <cmd_read_slot_name+0x40>
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 800a3f4:	2203      	movs	r2, #3
 800a3f6:	718a      	strb	r2, [r1, #6]

	}


	return 0;
}
 800a3f8:	2000      	movs	r0, #0
 800a3fa:	bd08      	pop	{r3, pc}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a3fc:	2002      	movs	r0, #2
 800a3fe:	7188      	strb	r0, [r1, #6]

	}


	return 0;
}
 800a400:	2000      	movs	r0, #0
 800a402:	bd08      	pop	{r3, pc}
	uint8_t slot_no=report[1];


	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800a404:	4a05      	ldr	r2, [pc, #20]	; (800a41c <cmd_read_slot_name+0x54>)
 800a406:	e7ee      	b.n	800a3e6 <cmd_read_slot_name+0x1e>
	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01)
		memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 800a408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a40c:	1dc8      	adds	r0, r1, #7
 800a40e:	220f      	movs	r2, #15
 800a410:	1c59      	adds	r1, r3, #1
 800a412:	f000 fc75 	bl	800ad00 <memcpy>
 800a416:	e7f3      	b.n	800a400 <cmd_read_slot_name+0x38>
 800a418:	200001f4 	.word	0x200001f4
 800a41c:	200001e4 	.word	0x200001e4

0800a420 <cmd_read_slot>:
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}
*/
	return 0;
}
 800a420:	2000      	movs	r0, #0
 800a422:	4770      	bx	lr

0800a424 <cmd_get_code>:


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 800a424:	b570      	push	{r4, r5, r6, lr}
 800a426:	4605      	mov	r5, r0
 800a428:	b082      	sub	sp, #8
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 800a42a:	3002      	adds	r0, #2
*/
	return 0;
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 800a42c:	460c      	mov	r4, r1
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 800a42e:	f7f6 f901 	bl	8000634 <getu64>
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
 800a432:	786d      	ldrb	r5, [r5, #1]
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 800a434:	460b      	mov	r3, r1
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 800a436:	f1a5 0c10 	sub.w	ip, r5, #16
 800a43a:	fa5f f18c 	uxtb.w	r1, ip
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 800a43e:	4602      	mov	r2, r0
	uint32_t result=0;
 800a440:	2000      	movs	r0, #0
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 800a442:	2901      	cmp	r1, #1


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
	uint32_t result=0;
 800a444:	9001      	str	r0, [sp, #4]
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 800a446:	d916      	bls.n	800a476 <cmd_get_code+0x52>
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 800a448:	f1a5 0120 	sub.w	r1, r5, #32
 800a44c:	fa5f fe81 	uxtb.w	lr, r1
 800a450:	f1be 0f03 	cmp.w	lr, #3
 800a454:	d904      	bls.n	800a460 <cmd_get_code+0x3c>
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a456:	2202      	movs	r2, #2
 800a458:	71a2      	strb	r2, [r4, #6]
	}


	return 0;
}
 800a45a:	2000      	movs	r0, #0
 800a45c:	b002      	add	sp, #8
 800a45e:	bd70      	pop	{r4, r5, r6, pc}
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a460:	4e14      	ldr	r6, [pc, #80]	; (800a4b4 <cmd_get_code+0x90>)
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
 800a462:	f005 050f 	and.w	r5, r5, #15
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a466:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
		if (is_programmed==0x01){
 800a46a:	7808      	ldrb	r0, [r1, #0]
 800a46c:	2801      	cmp	r0, #1
 800a46e:	d00e      	beq.n	800a48e <cmd_get_code+0x6a>
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
			
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 800a470:	2303      	movs	r3, #3
 800a472:	71a3      	strb	r3, [r4, #6]
 800a474:	e7f1      	b.n	800a45a <cmd_get_code+0x36>

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800a476:	4e10      	ldr	r6, [pc, #64]	; (800a4b8 <cmd_get_code+0x94>)
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
 800a478:	f005 050f 	and.w	r5, r5, #15
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800a47c:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
		if (is_programmed==0x01){
 800a480:	7813      	ldrb	r3, [r2, #0]
 800a482:	2b01      	cmp	r3, #1
 800a484:	d1f4      	bne.n	800a470 <cmd_get_code+0x4c>
			
			result=get_code_from_hotp_slot(slot_no);
 800a486:	4628      	mov	r0, r5
 800a488:	f7ff fc62 	bl	8009d50 <get_code_from_hotp_slot>
 800a48c:	e002      	b.n	800a494 <cmd_get_code+0x70>
	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
 800a48e:	4628      	mov	r0, r5
 800a490:	f7ff fd66 	bl	8009f60 <get_code_from_totp_slot>
 800a494:	a902      	add	r1, sp, #8
 800a496:	f841 0d04 	str.w	r0, [r1, #-4]!
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
 800a49a:	2204      	movs	r2, #4
 800a49c:	1de0      	adds	r0, r4, #7
 800a49e:	f000 fc2f 	bl	800ad00 <memcpy>
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 800a4a2:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
 800a4a6:	f104 000b 	add.w	r0, r4, #11
 800a4aa:	3124      	adds	r1, #36	; 0x24
 800a4ac:	220e      	movs	r2, #14
 800a4ae:	f000 fc27 	bl	800ad00 <memcpy>
 800a4b2:	e7d2      	b.n	800a45a <cmd_get_code+0x36>
 800a4b4:	200001f4 	.word	0x200001f4
 800a4b8:	200001e4 	.word	0x200001e4

0800a4bc <cmd_write_config>:

	return 0;
}


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
 800a4bc:	b530      	push	{r4, r5, lr}
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);

	memcpy(slot_tmp,report+1,3);
 800a4be:	2503      	movs	r5, #3

	return 0;
}


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
 800a4c0:	b083      	sub	sp, #12
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);
 800a4c2:	2400      	movs	r4, #0

	memcpy(slot_tmp,report+1,3);
 800a4c4:	1c41      	adds	r1, r0, #1
 800a4c6:	462a      	mov	r2, r5
 800a4c8:	a801      	add	r0, sp, #4


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
	
	uint8_t slot_tmp[3];//this is will be the new slot contents
	memset(slot_tmp,0,3);
 800a4ca:	f8ad 4004 	strh.w	r4, [sp, #4]
 800a4ce:	f88d 4006 	strb.w	r4, [sp, #6]

	memcpy(slot_tmp,report+1,3);
 800a4d2:	f000 fc15 	bl	800ad00 <memcpy>

	write_to_slot(slot_tmp,GLOBAL_CONFIG_OFFSET, 3);
 800a4d6:	a801      	add	r0, sp, #4
 800a4d8:	4621      	mov	r1, r4
 800a4da:	462a      	mov	r2, r5
 800a4dc:	f7ff fcb2 	bl	8009e44 <write_to_slot>
	
	return 0;
	
}
 800a4e0:	4620      	mov	r0, r4
 800a4e2:	b003      	add	sp, #12
 800a4e4:	bd30      	pop	{r4, r5, pc}
 800a4e6:	bf00      	nop

0800a4e8 <cmd_erase_slot>:


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 800a4e8:	b530      	push	{r4, r5, lr}

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 800a4ea:	7844      	ldrb	r4, [r0, #1]
	return 0;
	
}


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 800a4ec:	b091      	sub	sp, #68	; 0x44

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];

	memset(slot_tmp,0xFF,64);
 800a4ee:	2240      	movs	r2, #64	; 0x40
	return 0;
	
}


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 800a4f0:	460d      	mov	r5, r1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];

	memset(slot_tmp,0xFF,64);
 800a4f2:	4668      	mov	r0, sp
 800a4f4:	21ff      	movs	r1, #255	; 0xff
 800a4f6:	f000 fc9d 	bl	800ae34 <memset>
	

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
 800a4fa:	f1a4 0010 	sub.w	r0, r4, #16
 800a4fe:	b2c3      	uxtb	r3, r0
 800a500:	2b01      	cmp	r3, #1
 800a502:	d914      	bls.n	800a52e <cmd_erase_slot+0x46>
		slot_no=slot_no&0x0F;
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
		

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
 800a504:	f1a4 0220 	sub.w	r2, r4, #32
 800a508:	b2d1      	uxtb	r1, r2
 800a50a:	2903      	cmp	r1, #3
 800a50c:	d904      	bls.n	800a518 <cmd_erase_slot+0x30>
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a50e:	2002      	movs	r0, #2
 800a510:	71a8      	strb	r0, [r5, #6]

	}


	return 0;
}
 800a512:	2000      	movs	r0, #0
 800a514:	b011      	add	sp, #68	; 0x44
 800a516:	bd30      	pop	{r4, r5, pc}
		

	}
	else if (slot_no>=0x20&&slot_no<=0x23){//TOTP slot
		slot_no=slot_no&0x0F;	
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 800a518:	4b07      	ldr	r3, [pc, #28]	; (800a538 <cmd_erase_slot+0x50>)
 800a51a:	f004 040f 	and.w	r4, r4, #15
 800a51e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a522:	4668      	mov	r0, sp
 800a524:	b299      	uxth	r1, r3
 800a526:	2240      	movs	r2, #64	; 0x40
 800a528:	f7ff fc8c 	bl	8009e44 <write_to_slot>
 800a52c:	e7f1      	b.n	800a512 <cmd_erase_slot+0x2a>
	memset(slot_tmp,0xFF,64);
	

	if (slot_no>=0x10&&slot_no<=0x11){//HOTP slot
		slot_no=slot_no&0x0F;
		write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 800a52e:	f004 040f 	and.w	r4, r4, #15
 800a532:	4b02      	ldr	r3, [pc, #8]	; (800a53c <cmd_erase_slot+0x54>)
 800a534:	e7f3      	b.n	800a51e <cmd_erase_slot+0x36>
 800a536:	bf00      	nop
 800a538:	20000204 	.word	0x20000204
 800a53c:	20000214 	.word	0x20000214

0800a540 <cmd_first_authenticate>:


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 800a540:	b570      	push	{r4, r5, r6, lr}
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 800a542:	1c44      	adds	r4, r0, #1


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 800a544:	b088      	sub	sp, #32
	uint8_t res=1;	
	uint8_t card_password[26];
	

		
		memset(card_password,0,26);
 800a546:	2300      	movs	r3, #0
		
		memcpy(card_password,report+1,25);
 800a548:	2219      	movs	r2, #25


	return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 800a54a:	4605      	mov	r5, r0
 800a54c:	460e      	mov	r6, r1
	

		
		memset(card_password,0,26);
		
		memcpy(card_password,report+1,25);
 800a54e:	a801      	add	r0, sp, #4
 800a550:	4621      	mov	r1, r4
	uint8_t res=1;	
	uint8_t card_password[26];
	

		
		memset(card_password,0,26);
 800a552:	9301      	str	r3, [sp, #4]
 800a554:	9302      	str	r3, [sp, #8]
 800a556:	9303      	str	r3, [sp, #12]
 800a558:	9304      	str	r3, [sp, #16]
 800a55a:	9305      	str	r3, [sp, #20]
 800a55c:	9306      	str	r3, [sp, #24]
 800a55e:	f8ad 301c 	strh.w	r3, [sp, #28]
		
		memcpy(card_password,report+1,25);
 800a562:	f000 fbcd 	bl	800ad00 <memcpy>
		
		
		res=cardAuthenticate(card_password);
 800a566:	a801      	add	r0, sp, #4
 800a568:	f7f7 fbc8 	bl	8001cfc <cardAuthenticate>
 800a56c:	4604      	mov	r4, r0
		
		if (res==0){
 800a56e:	b120      	cbz	r0, 800a57a <cmd_first_authenticate+0x3a>
			tmp_password_set=1;
			getAID();
			return 0;
		}
		else{
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800a570:	2104      	movs	r1, #4
 800a572:	71b1      	strb	r1, [r6, #6]
			return 1; //wrong card password
 800a574:	2001      	movs	r0, #1
		}
	

}
 800a576:	b008      	add	sp, #32
 800a578:	bd70      	pop	{r4, r5, r6, pc}
		
		
		res=cardAuthenticate(card_password);
		
		if (res==0){
			memcpy(temp_password,report+26,25);
 800a57a:	f105 011a 	add.w	r1, r5, #26
 800a57e:	2219      	movs	r2, #25
 800a580:	4804      	ldr	r0, [pc, #16]	; (800a594 <cmd_first_authenticate+0x54>)
 800a582:	f000 fbbd 	bl	800ad00 <memcpy>
			tmp_password_set=1;
 800a586:	4804      	ldr	r0, [pc, #16]	; (800a598 <cmd_first_authenticate+0x58>)
 800a588:	2201      	movs	r2, #1
 800a58a:	7002      	strb	r2, [r0, #0]
			getAID();
 800a58c:	f7f7 fb80 	bl	8001c90 <getAID>
			return 0;
 800a590:	4620      	mov	r0, r4
 800a592:	e7f0      	b.n	800a576 <cmd_first_authenticate+0x36>
 800a594:	20000d04 	.word	0x20000d04
 800a598:	20000524 	.word	0x20000524

0800a59c <cmd_authorize>:
	

}


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 800a59c:	b538      	push	{r3, r4, r5, lr}
 800a59e:	4604      	mov	r4, r0
	
	if (tmp_password_set==1){
 800a5a0:	480a      	ldr	r0, [pc, #40]	; (800a5cc <cmd_authorize+0x30>)
	

}


uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 800a5a2:	460d      	mov	r5, r1
	
	if (tmp_password_set==1){
 800a5a4:	7803      	ldrb	r3, [r0, #0]
 800a5a6:	2b01      	cmp	r3, #1
 800a5a8:	d000      	beq.n	800a5ac <cmd_authorize+0x10>
	else	
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;

	}
	
}
 800a5aa:	bd38      	pop	{r3, r4, r5, pc}

uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
	
	if (memcmp(report+5,temp_password,25)==0)	
 800a5ac:	1d60      	adds	r0, r4, #5
 800a5ae:	4908      	ldr	r1, [pc, #32]	; (800a5d0 <cmd_authorize+0x34>)
 800a5b0:	2219      	movs	r2, #25
 800a5b2:	f000 fb75 	bl	800aca0 <memcmp>
 800a5b6:	b110      	cbz	r0, 800a5be <cmd_authorize+0x22>
	authorized_crc=getu32(report+1);
	else	
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800a5b8:	2204      	movs	r2, #4
 800a5ba:	71aa      	strb	r2, [r5, #6]

	}
	
}
 800a5bc:	bd38      	pop	{r3, r4, r5, pc}
uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
	
	if (memcmp(report+5,temp_password,25)==0)	
	authorized_crc=getu32(report+1);
 800a5be:	1c60      	adds	r0, r4, #1
 800a5c0:	f7f6 f82c 	bl	800061c <getu32>
 800a5c4:	4903      	ldr	r1, [pc, #12]	; (800a5d4 <cmd_authorize+0x38>)
 800a5c6:	6008      	str	r0, [r1, #0]
 800a5c8:	bd38      	pop	{r3, r4, r5, pc}
 800a5ca:	bf00      	nop
 800a5cc:	20000524 	.word	0x20000524
 800a5d0:	20000d04 	.word	0x20000d04
 800a5d4:	20000220 	.word	0x20000220

0800a5d8 <parse_report>:
__IO uint8_t temp_password[25];
__IO uint8_t tmp_password_set=0;
__IO uint32_t authorized_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 800a5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5dc:	4606      	mov	r6, r0
	uint8_t cmd_type=report[CMD_TYPE_OFFSET];
 800a5de:	f810 7b3c 	ldrb.w	r7, [r0], #60
__IO uint8_t temp_password[25];
__IO uint8_t tmp_password_set=0;
__IO uint32_t authorized_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 800a5e2:	460c      	mov	r4, r1



	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
 800a5e4:	f7f6 f81a 	bl	800061c <getu32>
 800a5e8:	4680      	mov	r8, r0
	CRC_ResetDR();
 800a5ea:	f7f9 fff5 	bl	80045d8 <CRC_ResetDR>
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 800a5ee:	210f      	movs	r1, #15
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	f7fa f801 	bl	80045f8 <CRC_CalcBlockCRC>

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 800a5f6:	2100      	movs	r1, #0

	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 800a5f8:	4605      	mov	r5, r0

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 800a5fa:	2240      	movs	r2, #64	; 0x40
 800a5fc:	4620      	mov	r0, r4
 800a5fe:	f000 fc19 	bl	800ae34 <memset>
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800a602:	0a29      	lsrs	r1, r5, #8
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800a604:	0c2a      	lsrs	r2, r5, #16
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800a606:	0e2b      	lsrs	r3, r5, #24

	if (calculated_crc32==received_crc32){
 800a608:	4545      	cmp	r5, r8
	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);

	memset(output,0,KEYBOARD_FEATURE_COUNT);
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;
 800a60a:	7067      	strb	r7, [r4, #1]

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
 800a60c:	70a5      	strb	r5, [r4, #2]
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800a60e:	70e1      	strb	r1, [r4, #3]
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800a610:	7122      	strb	r2, [r4, #4]
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800a612:	7163      	strb	r3, [r4, #5]

	if (calculated_crc32==received_crc32){
 800a614:	d015      	beq.n	800a642 <parse_report+0x6a>
		if (calculated_crc32==authorized_crc)
		authorized_crc=0xFFFFFFFF;

	}
	else
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;
 800a616:	2201      	movs	r2, #1
 800a618:	71a2      	strb	r2, [r4, #6]

	CRC_ResetDR();
 800a61a:	f7f9 ffdd 	bl	80045d8 <CRC_ResetDR>
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);
 800a61e:	210f      	movs	r1, #15
 800a620:	4620      	mov	r0, r4
 800a622:	f7f9 ffe9 	bl	80045f8 <CRC_CalcBlockCRC>

	output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800a626:	0a01      	lsrs	r1, r0, #8
	output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800a628:	0c02      	lsrs	r2, r0, #16
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800a62a:	0e03      	lsrs	r3, r0, #24
	output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;

	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);

	output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
 800a62c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
	output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800a630:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
	output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800a634:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
	output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800a638:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f

	return 0;
}
 800a63c:	2000      	movs	r0, #0
 800a63e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	if (calculated_crc32==received_crc32){


		switch (cmd_type){
 800a642:	2f09      	cmp	r7, #9
 800a644:	d80a      	bhi.n	800a65c <parse_report+0x84>
 800a646:	e8df f007 	tbb	[pc, r7]
 800a64a:	3f39      	.short	0x3f39
 800a64c:	1e180912 	.word	0x1e180912
 800a650:	34052e25 	.word	0x34052e25
		case CMD_FIRST_AUTHENTICATE:
			cmd_first_authenticate(report,output);
			break;
			
		case CMD_AUTHORIZE:
			cmd_authorize(report,output);
 800a654:	4630      	mov	r0, r6
 800a656:	4621      	mov	r1, r4
 800a658:	f7ff ffa0 	bl	800a59c <cmd_authorize>
 800a65c:	4f21      	ldr	r7, [pc, #132]	; (800a6e4 <parse_report+0x10c>)
		}
		
		if (not_authorized)
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
		
		if (calculated_crc32==authorized_crc)
 800a65e:	6839      	ldr	r1, [r7, #0]
 800a660:	428d      	cmp	r5, r1
 800a662:	d1da      	bne.n	800a61a <parse_report+0x42>
		authorized_crc=0xFFFFFFFF;
 800a664:	4b1f      	ldr	r3, [pc, #124]	; (800a6e4 <parse_report+0x10c>)
 800a666:	f04f 30ff 	mov.w	r0, #4294967295
 800a66a:	6018      	str	r0, [r3, #0]
 800a66c:	e7d5      	b.n	800a61a <parse_report+0x42>
			else
			not_authorized=1;
			break;

		case CMD_READ_SLOT_NAME:
			cmd_read_slot_name(report,output);
 800a66e:	4630      	mov	r0, r6
 800a670:	4621      	mov	r1, r4
 800a672:	f7ff fea9 	bl	800a3c8 <cmd_read_slot_name>
 800a676:	4f1b      	ldr	r7, [pc, #108]	; (800a6e4 <parse_report+0x10c>)
			break;
 800a678:	e7f1      	b.n	800a65e <parse_report+0x86>
			//else
			//not_authorized=1;
			break;
			
		case CMD_GET_CODE:
			cmd_get_code(report,output);
 800a67a:	4630      	mov	r0, r6
 800a67c:	4621      	mov	r1, r4
 800a67e:	f7ff fed1 	bl	800a424 <cmd_get_code>
 800a682:	4f18      	ldr	r7, [pc, #96]	; (800a6e4 <parse_report+0x10c>)
			break;
 800a684:	e7eb      	b.n	800a65e <parse_report+0x86>
			
		case CMD_WRITE_CONFIG:
			if (calculated_crc32==authorized_crc)
 800a686:	4f17      	ldr	r7, [pc, #92]	; (800a6e4 <parse_report+0x10c>)
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	429d      	cmp	r5, r3
 800a68c:	d025      	beq.n	800a6da <parse_report+0x102>
			break;

		}
		
		if (not_authorized)
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
 800a68e:	2005      	movs	r0, #5
 800a690:	71a0      	strb	r0, [r4, #6]
 800a692:	e7e4      	b.n	800a65e <parse_report+0x86>
			else
			not_authorized=1;
			break;
			
		case CMD_ERASE_SLOT:
			if (calculated_crc32==authorized_crc)
 800a694:	4f13      	ldr	r7, [pc, #76]	; (800a6e4 <parse_report+0x10c>)
 800a696:	683a      	ldr	r2, [r7, #0]
 800a698:	4295      	cmp	r5, r2
 800a69a:	d1f8      	bne.n	800a68e <parse_report+0xb6>
			cmd_erase_slot(report,output);
 800a69c:	4630      	mov	r0, r6
 800a69e:	4621      	mov	r1, r4
 800a6a0:	f7ff ff22 	bl	800a4e8 <cmd_erase_slot>
 800a6a4:	e7db      	b.n	800a65e <parse_report+0x86>
			else
			not_authorized=1;
			break;
			
		case CMD_FIRST_AUTHENTICATE:
			cmd_first_authenticate(report,output);
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	4621      	mov	r1, r4
 800a6aa:	f7ff ff49 	bl	800a540 <cmd_first_authenticate>
 800a6ae:	4f0d      	ldr	r7, [pc, #52]	; (800a6e4 <parse_report+0x10c>)
			break;
 800a6b0:	e7d5      	b.n	800a65e <parse_report+0x86>
}


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){

	output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 800a6b2:	f7f7 fb39 	bl	8001d28 <getPasswordRetryCount>
 800a6b6:	4f0b      	ldr	r7, [pc, #44]	; (800a6e4 <parse_report+0x10c>)
 800a6b8:	71e0      	strb	r0, [r4, #7]
 800a6ba:	e7d0      	b.n	800a65e <parse_report+0x86>


		switch (cmd_type){

		case CMD_GET_STATUS:
			cmd_get_status(report,output);
 800a6bc:	4630      	mov	r0, r6
 800a6be:	4621      	mov	r1, r4
 800a6c0:	f7ff fe16 	bl	800a2f0 <cmd_get_status>
 800a6c4:	4f07      	ldr	r7, [pc, #28]	; (800a6e4 <parse_report+0x10c>)
			break;
 800a6c6:	e7ca      	b.n	800a65e <parse_report+0x86>

		case CMD_WRITE_TO_SLOT:
			if (calculated_crc32==authorized_crc)
 800a6c8:	4f06      	ldr	r7, [pc, #24]	; (800a6e4 <parse_report+0x10c>)
 800a6ca:	6838      	ldr	r0, [r7, #0]
 800a6cc:	4285      	cmp	r5, r0
 800a6ce:	d1de      	bne.n	800a68e <parse_report+0xb6>
			cmd_write_to_slot(report,output);
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	4621      	mov	r1, r4
 800a6d4:	f7ff fe36 	bl	800a344 <cmd_write_to_slot>
 800a6d8:	e7c1      	b.n	800a65e <parse_report+0x86>
			cmd_get_code(report,output);
			break;
			
		case CMD_WRITE_CONFIG:
			if (calculated_crc32==authorized_crc)
			cmd_write_config(report,output);
 800a6da:	4630      	mov	r0, r6
 800a6dc:	4621      	mov	r1, r4
 800a6de:	f7ff feed 	bl	800a4bc <cmd_write_config>
 800a6e2:	e7bc      	b.n	800a65e <parse_report+0x86>
 800a6e4:	20000220 	.word	0x20000220

0800a6e8 <EP1_IN_Callback>:
{

//PrevXferComplete = 1; 


}
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop

0800a6ec <EP2_OUT_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_OUT_Callback(void)
{

																  CCID_BulkOutMessage ();																	
 800a6ec:	f7f6 b87a 	b.w	80007e4 <CCID_BulkOutMessage>

0800a6f0 <EP2_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_IN_Callback(void)
{

																	CCID_BulkInMessage();
 800a6f0:	f7f6 b930 	b.w	8000954 <CCID_BulkInMessage>

0800a6f4 <XEP3_IN_Callback>:
*******************************************************************************/
void XEP3_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 800a6f4:	f240 231c 	movw	r3, #540	; 0x21c
 800a6f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	701a      	strb	r2, [r3, #0]
//  SwitchSmartcardLED(DISABLE);
}
 800a700:	4770      	bx	lr
 800a702:	bf00      	nop

0800a704 <EP4_IN_Callback>:

void EP4_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 800a704:	f240 231c 	movw	r3, #540	; 0x21c
 800a708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a70c:	2201      	movs	r2, #1
 800a70e:	701a      	strb	r2, [r3, #0]
  //SwitchSmartcardLED(DISABLE);
}
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop

0800a714 <Mass_Storage_In>:
* Return         : None.
*******************************************************************************/
void Mass_Storage_In (void)
{
 
}
 800a714:	4770      	bx	lr
 800a716:	bf00      	nop

0800a718 <Mass_Storage_Out>:
* Return         : None.
*******************************************************************************/
void Mass_Storage_Out (void)
{
 
}
 800a718:	4770      	bx	lr
 800a71a:	bf00      	nop

0800a71c <CBW_Decode>:
* Return         : None.
*******************************************************************************/
void CBW_Decode(void)
{
 
}
 800a71c:	4770      	bx	lr
 800a71e:	bf00      	nop

0800a720 <Transfer_Data_Request>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 800a720:	460a      	mov	r2, r1
*                  uint16_t Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
 800a722:	b510      	push	{r4, lr}
 800a724:	460c      	mov	r4, r1
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 800a726:	2198      	movs	r1, #152	; 0x98
 800a728:	f7fe f988 	bl	8008a3c <UserToPMABufferCopy>

  SetEPTxCount (ENDP1, Data_Len_1);
 800a72c:	4621      	mov	r1, r4
 800a72e:	2001      	movs	r0, #1
 800a730:	f7fe fbec 	bl	8008f0c <SetEPTxCount>
  SetEPTxStatus(ENDP1, EP_TX_VALID);
 800a734:	2001      	movs	r0, #1
 800a736:	2130      	movs	r1, #48	; 0x30
 800a738:	f7fe fa46 	bl	8008bc8 <SetEPTxStatus>
  Bot_State = BOT_DATA_IN_LAST;
  CSW.dDataResidue -= Data_Len_1;
 800a73c:	f640 5348 	movw	r3, #3400	; 0xd48
 800a740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a744:	689a      	ldr	r2, [r3, #8]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 800a746:	f640 5042 	movw	r0, #3394	; 0xd42
  CSW.dDataResidue -= Data_Len_1;
 800a74a:	1b14      	subs	r4, r2, r4
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 800a74c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a750:	2103      	movs	r1, #3
  CSW.dDataResidue -= Data_Len_1;
  CSW.bStatus = CSW_CMD_PASSED;
 800a752:	2200      	movs	r2, #0
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 800a754:	7001      	strb	r1, [r0, #0]
  CSW.dDataResidue -= Data_Len_1;
 800a756:	609c      	str	r4, [r3, #8]
  CSW.bStatus = CSW_CMD_PASSED;
 800a758:	731a      	strb	r2, [r3, #12]
}
 800a75a:	bd10      	pop	{r4, pc}

0800a75c <Set_CSW>:
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 800a75c:	b570      	push	{r4, r5, r6, lr}
  CSW.dSignature = BOT_CSW_SIGNATURE;
 800a75e:	4b0f      	ldr	r3, [pc, #60]	; (800a79c <Set_CSW+0x40>)
 800a760:	f245 3555 	movw	r5, #21333	; 0x5355
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 800a764:	4606      	mov	r6, r0
  CSW.dSignature = BOT_CSW_SIGNATURE;
 800a766:	f2c5 3542 	movt	r5, #21314	; 0x5342
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 800a76a:	4618      	mov	r0, r3
 800a76c:	220d      	movs	r2, #13
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
  CSW.dSignature = BOT_CSW_SIGNATURE;
 800a76e:	601d      	str	r5, [r3, #0]
  CSW.bStatus = CSW_Status;
 800a770:	731e      	strb	r6, [r3, #12]
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 800a772:	460c      	mov	r4, r1
  CSW.dSignature = BOT_CSW_SIGNATURE;
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 800a774:	2198      	movs	r1, #152	; 0x98
 800a776:	f7fe f961 	bl	8008a3c <UserToPMABufferCopy>

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
 800a77a:	2001      	movs	r0, #1
 800a77c:	210d      	movs	r1, #13
 800a77e:	f7fe fbc5 	bl	8008f0c <SetEPTxCount>
  Bot_State = BOT_ERROR;
 800a782:	4b07      	ldr	r3, [pc, #28]	; (800a7a0 <Set_CSW+0x44>)
 800a784:	2205      	movs	r2, #5
 800a786:	701a      	strb	r2, [r3, #0]
  if (Send_Permission)
 800a788:	b904      	cbnz	r4, 800a78c <Set_CSW+0x30>
 800a78a:	bd70      	pop	{r4, r5, r6, pc}
  {
    Bot_State = BOT_CSW_Send;
 800a78c:	2004      	movs	r0, #4
 800a78e:	7018      	strb	r0, [r3, #0]
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 800a790:	2130      	movs	r1, #48	; 0x30
 800a792:	2001      	movs	r0, #1
  }

}
 800a794:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 800a798:	f7fe ba16 	b.w	8008bc8 <SetEPTxStatus>
 800a79c:	20000d48 	.word	0x20000d48
 800a7a0:	20000d42 	.word	0x20000d42

0800a7a4 <Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 800a7a4:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
 800a7a6:	b510      	push	{r4, lr}
 800a7a8:	4604      	mov	r4, r0
  switch (Direction)
 800a7aa:	d009      	beq.n	800a7c0 <Bot_Abort+0x1c>
 800a7ac:	d302      	bcc.n	800a7b4 <Bot_Abort+0x10>
 800a7ae:	2802      	cmp	r0, #2
 800a7b0:	d00d      	beq.n	800a7ce <Bot_Abort+0x2a>
 800a7b2:	bd10      	pop	{r4, pc}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800a7b4:	2001      	movs	r0, #1
 800a7b6:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800a7b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800a7bc:	f7fe ba04 	b.w	8008bc8 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800a7c0:	2002      	movs	r0, #2
 800a7c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800a7c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800a7ca:	f7fe ba17 	b.w	8008bfc <SetEPRxStatus>
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800a7ce:	2001      	movs	r0, #1
 800a7d0:	2110      	movs	r1, #16
 800a7d2:	f7fe f9f9 	bl	8008bc8 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 800a7dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800a7e0:	f7fe ba0c 	b.w	8008bfc <SetEPRxStatus>

0800a7e4 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 800a7e4:	b538      	push	{r3, r4, r5, lr}
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);
 800a7e6:	2001      	movs	r0, #1
 800a7e8:	f7f5 fe34 	bl	8000454 <USB_Cable_Config>

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800a7ec:	f645 4444 	movw	r4, #23620	; 0x5c44
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800a7f0:	f645 4340 	movw	r3, #23616	; 0x5c40
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800a7f4:	f640 1214 	movw	r2, #2324	; 0x914
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800a7f8:	f2c4 0300 	movt	r3, #16384	; 0x4000

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800a7fc:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800a7fe:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800a802:	f2c4 0400 	movt	r4, #16384	; 0x4000
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800a806:	f2c2 0200 	movt	r2, #8192	; 0x2000
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800a80a:	2501      	movs	r5, #1
 800a80c:	601d      	str	r5, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800a80e:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800a810:	6020      	str	r0, [r4, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800a812:	8011      	strh	r1, [r2, #0]
  _SetCNTR(wInterrupt_Mask);
 800a814:	6019      	str	r1, [r3, #0]

  return USB_SUCCESS;
}
 800a816:	bd38      	pop	{r3, r4, r5, pc}

0800a818 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 800a818:	b538      	push	{r3, r4, r5, lr}
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 800a81a:	f645 4144 	movw	r1, #23620	; 0x5c44
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800a81e:	f645 4540 	movw	r5, #23616	; 0x5c40
  /* clear interrupt status register */
  _SetISTR(0);
 800a822:	2400      	movs	r4, #0
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800a824:	f2c4 0500 	movt	r5, #16384	; 0x4000
  /* clear interrupt status register */
  _SetISTR(0);
 800a828:	f2c4 0100 	movt	r1, #16384	; 0x4000
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800a82c:	2201      	movs	r2, #1
 800a82e:	602a      	str	r2, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 800a830:	4620      	mov	r0, r4
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 800a832:	600c      	str	r4, [r1, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 800a834:	f7f5 fe0e 	bl	8000454 <USB_Cable_Config>
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 800a838:	2303      	movs	r3, #3
 800a83a:	602b      	str	r3, [r5, #0]
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 800a83c:	4620      	mov	r0, r4
 800a83e:	bd38      	pop	{r3, r4, r5, pc}

0800a840 <Suspend>:
  uint16_t wCNTR;
  /* suspend preparation */
  /* ... */

  /* macrocell enters suspend mode */
  wCNTR = _GetCNTR();
 800a840:	f645 4340 	movw	r3, #23616	; 0x5c40
 800a844:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a848:	6819      	ldr	r1, [r3, #0]
 800a84a:	b288      	uxth	r0, r1
  wCNTR |= CNTR_FSUSP;
  _SetCNTR(wCNTR);
 800a84c:	f040 0208 	orr.w	r2, r0, #8
 800a850:	601a      	str	r2, [r3, #0]
  /* power reduction */
  /* ... on connected devices */


  /* force low-power mode in the macrocell */
  wCNTR = _GetCNTR();
 800a852:	6819      	ldr	r1, [r3, #0]
 800a854:	b288      	uxth	r0, r1
  wCNTR |= CNTR_LPMODE;
  _SetCNTR(wCNTR);
 800a856:	f040 0204 	orr.w	r2, r0, #4
 800a85a:	601a      	str	r2, [r3, #0]

  /* switch-off the clocks */
  /* ... */
  Enter_LowPowerMode();
 800a85c:	f7f5 bdb4 	b.w	80003c8 <Enter_LowPowerMode>

0800a860 <Resume_Init>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Resume_Init(void)
{
 800a860:	b510      	push	{r4, lr}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800a862:	f645 4440 	movw	r4, #23616	; 0x5c40
 800a866:	f2c4 0400 	movt	r4, #16384	; 0x4000
 800a86a:	6822      	ldr	r2, [r4, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800a86c:	f64f 71fb 	movw	r1, #65531	; 0xfffb
 800a870:	ea02 0001 	and.w	r0, r2, r1
 800a874:	6020      	str	r0, [r4, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 800a876:	f7f5 fdaf 	bl	80003d8 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 800a87a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a87e:	6023      	str	r3, [r4, #0]

  /* reverse suspend preparation */
  /* ... */

}
 800a880:	bd10      	pop	{r4, pc}
 800a882:	bf00      	nop

0800a884 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 800a884:	b510      	push	{r4, lr}
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
 800a886:	4c27      	ldr	r4, [pc, #156]	; (800a924 <Resume+0xa0>)
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 800a888:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 800a88a:	bf18      	it	ne
 800a88c:	7020      	strbne	r0, [r4, #0]

  switch (ResumeS.eState)
 800a88e:	7823      	ldrb	r3, [r4, #0]
 800a890:	2b05      	cmp	r3, #5
 800a892:	d81a      	bhi.n	800a8ca <Resume+0x46>
 800a894:	e8df f003 	tbb	[pc, r3]
 800a898:	2b26211c 	.word	0x2b26211c
 800a89c:	0336      	.short	0x0336
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
 800a89e:	7862      	ldrb	r2, [r4, #1]
 800a8a0:	1e51      	subs	r1, r2, #1
 800a8a2:	b2c8      	uxtb	r0, r1
 800a8a4:	7060      	strb	r0, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800a8a6:	7863      	ldrb	r3, [r4, #1]
 800a8a8:	b98b      	cbnz	r3, 800a8ce <Resume+0x4a>
      {
        wCNTR = _GetCNTR();
 800a8aa:	f645 4c40 	movw	ip, #23616	; 0x5c40
 800a8ae:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 800a8b2:	f8dc 0000 	ldr.w	r0, [ip]
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 800a8b6:	f64f 72ef 	movw	r2, #65519	; 0xffef
        ResumeS.eState = RESUME_OFF;
 800a8ba:	4b1a      	ldr	r3, [pc, #104]	; (800a924 <Resume+0xa0>)
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 800a8bc:	ea00 0102 	and.w	r1, r0, r2
        ResumeS.eState = RESUME_OFF;
 800a8c0:	2006      	movs	r0, #6
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 800a8c2:	f8cc 1000 	str.w	r1, [ip]
        ResumeS.eState = RESUME_OFF;
 800a8c6:	7018      	strb	r0, [r3, #0]
 800a8c8:	bd10      	pop	{r4, pc}
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 800a8ca:	2306      	movs	r3, #6
 800a8cc:	7023      	strb	r3, [r4, #0]
 800a8ce:	bd10      	pop	{r4, pc}
    ResumeS.eState = eResumeSetVal;

  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      Resume_Init();
 800a8d0:	f7ff ffc6 	bl	800a860 <Resume_Init>
      ResumeS.eState = RESUME_OFF;
 800a8d4:	2006      	movs	r0, #6
 800a8d6:	7020      	strb	r0, [r4, #0]
      break;
 800a8d8:	bd10      	pop	{r4, pc}
    case RESUME_INTERNAL:
      Resume_Init();
 800a8da:	f7ff ffc1 	bl	800a860 <Resume_Init>
      ResumeS.eState = RESUME_START;
 800a8de:	2104      	movs	r1, #4
 800a8e0:	7021      	strb	r1, [r4, #0]
      break;
 800a8e2:	bd10      	pop	{r4, pc}
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 800a8e4:	2302      	movs	r3, #2
      ResumeS.eState = RESUME_WAIT;
 800a8e6:	2203      	movs	r2, #3
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 800a8e8:	7063      	strb	r3, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 800a8ea:	7022      	strb	r2, [r4, #0]
      break;
 800a8ec:	bd10      	pop	{r4, pc}
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 800a8ee:	7863      	ldrb	r3, [r4, #1]
 800a8f0:	1e5a      	subs	r2, r3, #1
 800a8f2:	b2d1      	uxtb	r1, r2
 800a8f4:	7061      	strb	r1, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800a8f6:	7860      	ldrb	r0, [r4, #1]
 800a8f8:	2800      	cmp	r0, #0
 800a8fa:	d1e8      	bne.n	800a8ce <Resume+0x4a>
        ResumeS.eState = RESUME_START;
 800a8fc:	4909      	ldr	r1, [pc, #36]	; (800a924 <Resume+0xa0>)
 800a8fe:	2004      	movs	r0, #4
 800a900:	7008      	strb	r0, [r1, #0]
 800a902:	bd10      	pop	{r4, pc}
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 800a904:	f645 4c40 	movw	ip, #23616	; 0x5c40
 800a908:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 800a90c:	f8dc 2000 	ldr.w	r2, [ip]
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
 800a910:	2305      	movs	r3, #5
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 800a912:	b291      	uxth	r1, r2
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 800a914:	f041 0010 	orr.w	r0, r1, #16
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
 800a918:	220a      	movs	r2, #10
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 800a91a:	f8cc 0000 	str.w	r0, [ip]
      ResumeS.eState = RESUME_ON;
 800a91e:	7023      	strb	r3, [r4, #0]
      ResumeS.bESOFcnt = 10;
 800a920:	7062      	strb	r2, [r4, #1]
      break;
 800a922:	bd10      	pop	{r4, pc}
 800a924:	20000d9c 	.word	0x20000d9c

0800a928 <USB_Start>:
 USB_Start

*******************************************************************************/

void USB_Start (void) 
{
 800a928:	b508      	push	{r3, lr}
	Set_USBClock();
 800a92a:	f7f5 fd41 	bl	80003b0 <Set_USBClock>

  USB_Interrupts_Config();
 800a92e:	f7f5 fd63 	bl	80003f8 <USB_Interrupts_Config>

  USB_Init();
 800a932:	f7fd ff4b 	bl	80087cc <USB_Init>
 800a936:	4a02      	ldr	r2, [pc, #8]	; (800a940 <USB_Start+0x18>)

  while (bDeviceState != CONFIGURED)
 800a938:	6813      	ldr	r3, [r2, #0]
 800a93a:	2b05      	cmp	r3, #5
 800a93c:	d1fc      	bne.n	800a938 <USB_Start+0x10>
	{
	}


}
 800a93e:	bd08      	pop	{r3, pc}
 800a940:	20000528 	.word	0x20000528

0800a944 <USB_Istr>:
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 800a944:	f645 4244 	movw	r2, #23620	; 0x5c44
 800a948:	f2c4 0200 	movt	r2, #16384	; 0x4000
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{
 800a94c:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 800a94e:	6815      	ldr	r5, [r2, #0]
 800a950:	4c3c      	ldr	r4, [pc, #240]	; (800aa44 <USB_Istr+0x100>)
 800a952:	b2ab      	uxth	r3, r5

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 800a954:	4d3c      	ldr	r5, [pc, #240]	; (800aa48 <USB_Istr+0x104>)
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 800a956:	8023      	strh	r3, [r4, #0]

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 800a958:	8820      	ldrh	r0, [r4, #0]
 800a95a:	882b      	ldrh	r3, [r5, #0]
 800a95c:	ea03 0100 	and.w	r1, r3, r0
 800a960:	0549      	lsls	r1, r1, #21
 800a962:	d466      	bmi.n	800aa32 <USB_Istr+0xee>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ERR)
  if (wIstr & ISTR_ERR & wInterrupt_Mask)
 800a964:	8822      	ldrh	r2, [r4, #0]
 800a966:	f402 5c00 	and.w	ip, r2, #8192	; 0x2000
 800a96a:	ea1c 0f03 	tst.w	ip, r3
 800a96e:	d006      	beq.n	800a97e <USB_Istr+0x3a>
  {
    _SetISTR((uint16_t)CLR_ERR);
 800a970:	f645 4144 	movw	r1, #23620	; 0x5c44
 800a974:	f2c4 0100 	movt	r1, #16384	; 0x4000
 800a978:	f64d 70ff 	movw	r0, #57343	; 0xdfff
 800a97c:	6008      	str	r0, [r1, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
 800a97e:	8822      	ldrh	r2, [r4, #0]
 800a980:	f402 5c80 	and.w	ip, r2, #4096	; 0x1000
 800a984:	ea1c 0f03 	tst.w	ip, r3
 800a988:	d146      	bne.n	800aa18 <USB_Istr+0xd4>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SUSP)
  if (wIstr & ISTR_SUSP & wInterrupt_Mask)
 800a98a:	f8b4 c000 	ldrh.w	ip, [r4]
 800a98e:	f40c 6100 	and.w	r1, ip, #2048	; 0x800
 800a992:	4219      	tst	r1, r3
 800a994:	d00e      	beq.n	800a9b4 <USB_Istr+0x70>
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
 800a996:	4a2d      	ldr	r2, [pc, #180]	; (800aa4c <USB_Istr+0x108>)
 800a998:	7813      	ldrb	r3, [r2, #0]
 800a99a:	bb53      	cbnz	r3, 800a9f2 <USB_Istr+0xae>
      Suspend();
    }
    else
    {
      /* if not possible then resume after xx ms */
      Resume(RESUME_LATER);
 800a99c:	2002      	movs	r0, #2
 800a99e:	f7ff ff71 	bl	800a884 <Resume>
    }
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    _SetISTR((uint16_t)CLR_SUSP);
 800a9a2:	f645 4e44 	movw	lr, #23620	; 0x5c44
 800a9a6:	f2c4 0e00 	movt	lr, #16384	; 0x4000
 800a9aa:	f24f 70ff 	movw	r0, #63487	; 0xf7ff
 800a9ae:	882b      	ldrh	r3, [r5, #0]
 800a9b0:	f8ce 0000 	str.w	r0, [lr]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 800a9b4:	f8b4 c000 	ldrh.w	ip, [r4]
 800a9b8:	f40c 7100 	and.w	r1, ip, #512	; 0x200
 800a9bc:	4219      	tst	r1, r3
 800a9be:	d00c      	beq.n	800a9da <USB_Istr+0x96>
  {
    _SetISTR((uint16_t)CLR_SOF);
 800a9c0:	f645 4c44 	movw	ip, #23620	; 0x5c44
    bIntPackSOF++;
 800a9c4:	4a22      	ldr	r2, [pc, #136]	; (800aa50 <USB_Istr+0x10c>)
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_SOF);
 800a9c6:	f64f 50ff 	movw	r0, #65023	; 0xfdff
 800a9ca:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 800a9ce:	f8cc 0000 	str.w	r0, [ip]
    bIntPackSOF++;
 800a9d2:	7810      	ldrb	r0, [r2, #0]
 800a9d4:	1c41      	adds	r1, r0, #1
 800a9d6:	b2c8      	uxtb	r0, r1
 800a9d8:	7010      	strb	r0, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
 800a9da:	8821      	ldrh	r1, [r4, #0]
 800a9dc:	f401 7280 	and.w	r2, r1, #256	; 0x100
 800a9e0:	421a      	tst	r2, r3
 800a9e2:	d10d      	bne.n	800aa00 <USB_Istr+0xbc>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 800a9e4:	8822      	ldrh	r2, [r4, #0]
 800a9e6:	f402 4c00 	and.w	ip, r2, #32768	; 0x8000
 800a9ea:	ea1c 0f03 	tst.w	ip, r3
 800a9ee:	d103      	bne.n	800a9f8 <USB_Istr+0xb4>
 800a9f0:	bd38      	pop	{r3, r4, r5, pc}
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
    {
      Suspend();
 800a9f2:	f7ff ff25 	bl	800a840 <Suspend>
 800a9f6:	e7d4      	b.n	800a9a2 <USB_Istr+0x5e>
#ifdef CTR_CALLBACK
    CTR_Callback();
#endif
  }
#endif
} /* USB_Istr */
 800a9f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 800a9fc:	f7fd bf0c 	b.w	8008818 <CTR_LP>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_ESOF);
 800aa00:	f645 4344 	movw	r3, #23620	; 0x5c44
 800aa04:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800aa08:	f64f 60ff 	movw	r0, #65279	; 0xfeff
 800aa0c:	6018      	str	r0, [r3, #0]
    /* resume handling timing is made with ESOFs */
    Resume(RESUME_ESOF); /* request without change of the machine state */
 800aa0e:	2007      	movs	r0, #7
 800aa10:	f7ff ff38 	bl	800a884 <Resume>
 800aa14:	882b      	ldrh	r3, [r5, #0]
 800aa16:	e7e5      	b.n	800a9e4 <USB_Istr+0xa0>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_WKUP);
 800aa18:	f645 4e44 	movw	lr, #23620	; 0x5c44
 800aa1c:	f2c4 0e00 	movt	lr, #16384	; 0x4000
 800aa20:	f64e 70ff 	movw	r0, #61439	; 0xefff
 800aa24:	f8ce 0000 	str.w	r0, [lr]
    Resume(RESUME_EXTERNAL);
 800aa28:	2000      	movs	r0, #0
 800aa2a:	f7ff ff2b 	bl	800a884 <Resume>
 800aa2e:	882b      	ldrh	r3, [r5, #0]
 800aa30:	e7ab      	b.n	800a98a <USB_Istr+0x46>

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
    Device_Property->Reset();
 800aa32:	4b08      	ldr	r3, [pc, #32]	; (800aa54 <USB_Istr+0x110>)
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 800aa34:	f64f 31ff 	movw	r1, #64511	; 0xfbff
    Device_Property->Reset();
 800aa38:	6818      	ldr	r0, [r3, #0]
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 800aa3a:	6011      	str	r1, [r2, #0]
    Device_Property->Reset();
 800aa3c:	6842      	ldr	r2, [r0, #4]
 800aa3e:	4790      	blx	r2
 800aa40:	882b      	ldrh	r3, [r5, #0]
 800aa42:	e78f      	b.n	800a964 <USB_Istr+0x20>
 800aa44:	20000d9e 	.word	0x20000d9e
 800aa48:	20000914 	.word	0x20000914
 800aa4c:	20000224 	.word	0x20000224
 800aa50:	2000052c 	.word	0x2000052c
 800aa54:	20000134 	.word	0x20000134

0800aa58 <setjmp>:
 800aa58:	46ec      	mov	ip, sp
 800aa5a:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800aa5e:	f04f 0000 	mov.w	r0, #0
 800aa62:	4770      	bx	lr

0800aa64 <longjmp>:
 800aa64:	e8b0 5ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800aa68:	46e5      	mov	sp, ip
 800aa6a:	0008      	movs	r0, r1
 800aa6c:	bf08      	it	eq
 800aa6e:	2001      	moveq	r0, #1
 800aa70:	4770      	bx	lr
 800aa72:	bf00      	nop

0800aa74 <main>:

*******************************************************************************/


int main(void)
{
 800aa74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

USB_SetDeviceConfiguration(STICK_STATE_SMARTCARD);
 800aa78:	2002      	movs	r0, #2

*******************************************************************************/


int main(void)
{
 800aa7a:	b083      	sub	sp, #12

USB_SetDeviceConfiguration(STICK_STATE_SMARTCARD);
 800aa7c:	f7fd fe56 	bl	800872c <USB_SetDeviceConfiguration>
 
  setjmp(jmpRestartUSB);										// entrypoint for the changed USB device
 800aa80:	4881      	ldr	r0, [pc, #516]	; (800ac88 <main+0x214>)
 800aa82:	f7ff ffe9 	bl	800aa58 <setjmp>

  Set_System();
 800aa86:	f7f5 fdab 	bl	80005e0 <Set_System>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800aa8a:	f64f 457f 	movw	r5, #64639	; 0xfc7f
 800aa8e:	f24e 0310 	movw	r3, #57360	; 0xe010
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800aa92:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800aa96:	f2ce 0300 	movt	r3, #57344	; 0xe000
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800aa9a:	21f0      	movs	r1, #240	; 0xf0
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 800aa9c:	2207      	movs	r2, #7
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800aa9e:	f2c0 050a 	movt	r5, #10
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800aaa2:	f2ce 0400 	movt	r4, #57344	; 0xe000
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 800aaa6:	2000      	movs	r0, #0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800aaa8:	605d      	str	r5, [r3, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800aaaa:	f884 1023 	strb.w	r1, [r4, #35]	; 0x23
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 800aaae:	6098      	str	r0, [r3, #8]
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 800aab0:	601a      	str	r2, [r3, #0]
	SysTick_Config (720000);									// set systemtick to 10 ms - for delay ()	


/* Setup before USB startup */

check_backups();
 800aab2:	f7ff f9ff 	bl	8009eb4 <check_backups>
USB_Start ();
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
 800aab6:	4f75      	ldr	r7, [pc, #468]	; (800ac8c <main+0x218>)


/* Setup before USB startup */

check_backups();
SmartCardInitInterface ();
 800aab8:	f7f8 f96e 	bl	8002d98 <SmartCardInitInterface>
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800aabc:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 800ac9c <main+0x228>
/* Setup before USB startup */

check_backups();
SmartCardInitInterface ();

USB_Start ();
 800aac0:	f7ff ff32 	bl	800a928 <USB_Start>
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
 800aac4:	4e72      	ldr	r6, [pc, #456]	; (800ac90 <main+0x21c>)
   sendEnter();
	   }
   }

  }
    if (capsLockClicked){
 800aac6:	4d73      	ldr	r5, [pc, #460]	; (800ac94 <main+0x220>)
   sendEnter();
	   }
   }
  
  }
    if (scrollLockClicked){
 800aac8:	4c73      	ldr	r4, [pc, #460]	; (800ac98 <main+0x224>)
 800aaca:	e031      	b.n	800ab30 <main+0xbc>
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
 800aacc:	7830      	ldrb	r0, [r6, #0]
 800aace:	b158      	cbz	r0, 800aae8 <main+0x74>
  numLockClicked=0; 
 800aad0:	2100      	movs	r1, #0
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 800aad2:	f44f 496c 	mov.w	r9, #60416	; 0xec00
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
  numLockClicked=0; 
 800aad6:	7031      	strb	r1, [r6, #0]
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 800aad8:	f6c0 0901 	movt	r9, #2049	; 0x801
 800aadc:	f899 b000 	ldrb.w	fp, [r9]
  if (slot_number<=1){
 800aae0:	f1bb 0f01 	cmp.w	fp, #1
 800aae4:	f240 8088 	bls.w	800abf8 <main+0x184>
   sendEnter();
	   }
   }

  }
    if (capsLockClicked){
 800aae8:	782b      	ldrb	r3, [r5, #0]
 800aaea:	b153      	cbz	r3, 800ab02 <main+0x8e>
  capsLockClicked=0;
 800aaec:	2000      	movs	r0, #0
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 800aaee:	f64e 4b01 	movw	fp, #60417	; 0xec01
	   }
   }

  }
    if (capsLockClicked){
  capsLockClicked=0;
 800aaf2:	7028      	strb	r0, [r5, #0]
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 800aaf4:	f6c0 0b01 	movt	fp, #2049	; 0x801
 800aaf8:	f89b b000 	ldrb.w	fp, [fp]
   if (slot_number<=1){
 800aafc:	f1bb 0f01 	cmp.w	fp, #1
 800ab00:	d925      	bls.n	800ab4e <main+0xda>
   sendEnter();
	   }
   }
  
  }
    if (scrollLockClicked){
 800ab02:	7823      	ldrb	r3, [r4, #0]
 800ab04:	b153      	cbz	r3, 800ab1c <main+0xa8>
  scrollLockClicked=0;
 800ab06:	2000      	movs	r0, #0
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 800ab08:	f64e 4c02 	movw	ip, #60418	; 0xec02
	   }
   }
  
  }
    if (scrollLockClicked){
  scrollLockClicked=0;
 800ab0c:	7020      	strb	r0, [r4, #0]
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 800ab0e:	f6c0 0c01 	movt	ip, #2049	; 0x801
 800ab12:	f89c b000 	ldrb.w	fp, [ip]
   if (slot_number<=1){
 800ab16:	f1bb 0f01 	cmp.w	fp, #1
 800ab1a:	d93b      	bls.n	800ab94 <main+0x120>

  
  }

																		  CCID_CheckUsbCommunication();
																		  if (TRUE == nFlagSendSMCardInserted)
 800ab1c:	f240 0900 	movw	r9, #0
 800ab20:	f2c2 0900 	movt	r9, #8192	; 0x2000
  //sendEnter();

  
  }

																		  CCID_CheckUsbCommunication();
 800ab24:	f7f6 f886 	bl	8000c34 <CCID_CheckUsbCommunication>
																		  if (TRUE == nFlagSendSMCardInserted)
 800ab28:	f8d9 3000 	ldr.w	r3, [r9]
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d05d      	beq.n	800abec <main+0x178>
USB_Start ();
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
 800ab30:	793a      	ldrb	r2, [r7, #4]
 800ab32:	2a03      	cmp	r2, #3
 800ab34:	d1ca      	bne.n	800aacc <main+0x58>
  device_status=STATUS_BUSY;
 800ab36:	2201      	movs	r2, #1
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800ab38:	f640 015c 	movw	r1, #2140	; 0x85c
 800ab3c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800ab40:	4640      	mov	r0, r8
		
/* Endless loop after USB startup  */
  while (1)
  {
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
 800ab42:	713a      	strb	r2, [r7, #4]
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800ab44:	f7ff fd48 	bl	800a5d8 <parse_report>
  device_status=STATUS_READY;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	713b      	strb	r3, [r7, #4]
 800ab4c:	e7be      	b.n	800aacc <main+0x58>
  capsLockClicked=0;
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800ab4e:	f240 13e4 	movw	r3, #484	; 0x1e4
 800ab52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab56:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
	   
	   if (programmed==0x01){
 800ab5a:	7811      	ldrb	r1, [r2, #0]
 800ab5c:	2901      	cmp	r1, #1
 800ab5e:	d1d0      	bne.n	800ab02 <main+0x8e>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800ab60:	4658      	mov	r0, fp
 800ab62:	9301      	str	r3, [sp, #4]
 800ab64:	f7ff f8f4 	bl	8009d50 <get_code_from_hotp_slot>
 800ab68:	4682      	mov	sl, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 800ab6a:	4658      	mov	r0, fp
 800ab6c:	f7ff f9de 	bl	8009f2c <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800ab70:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800ab74:	4681      	mov	r9, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800ab76:	9b01      	ldr	r3, [sp, #4]
 800ab78:	d171      	bne.n	800ac5e <main+0x1ea>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800ab7a:	f019 0f01 	tst.w	r9, #1
   sendNumberN(code,8);
 800ab7e:	4650      	mov	r0, sl
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800ab80:	d069      	beq.n	800ac56 <main+0x1e2>
   sendNumberN(code,8);
 800ab82:	2108      	movs	r1, #8
 800ab84:	f7ff fb06 	bl	800a194 <sendNumberN>
	else
    sendNumberN(code,6);	
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800ab88:	f019 0f02 	tst.w	r9, #2
 800ab8c:	d0b9      	beq.n	800ab02 <main+0x8e>
   sendEnter();
 800ab8e:	f7ff fa29 	bl	8009fe4 <sendEnter>
 800ab92:	e7b6      	b.n	800ab02 <main+0x8e>
  scrollLockClicked=0;
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800ab94:	f240 13e4 	movw	r3, #484	; 0x1e4
 800ab98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab9c:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
	   
	   if (programmed==0x01){
 800aba0:	7811      	ldrb	r1, [r2, #0]
 800aba2:	2901      	cmp	r1, #1
 800aba4:	d1ba      	bne.n	800ab1c <main+0xa8>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800aba6:	4658      	mov	r0, fp
 800aba8:	9301      	str	r3, [sp, #4]
 800abaa:	f7ff f8d1 	bl	8009d50 <get_code_from_hotp_slot>
 800abae:	4682      	mov	sl, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 800abb0:	4658      	mov	r0, fp
 800abb2:	f7ff f9bb 	bl	8009f2c <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800abb6:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800abba:	4681      	mov	r9, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800abbc:	9b01      	ldr	r3, [sp, #4]
 800abbe:	d15c      	bne.n	800ac7a <main+0x206>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800abc0:	f019 0f01 	tst.w	r9, #1
   sendNumberN(code,8);
 800abc4:	4650      	mov	r0, sl
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800abc6:	d042      	beq.n	800ac4e <main+0x1da>
   sendNumberN(code,8);
 800abc8:	2108      	movs	r1, #8
 800abca:	f7ff fae3 	bl	800a194 <sendNumberN>
	else
    sendNumberN(code,6);	
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800abce:	f019 0f02 	tst.w	r9, #2
 800abd2:	d0a3      	beq.n	800ab1c <main+0xa8>

  
  }

																		  CCID_CheckUsbCommunication();
																		  if (TRUE == nFlagSendSMCardInserted)
 800abd4:	f240 0900 	movw	r9, #0
 800abd8:	f2c2 0900 	movt	r9, #8192	; 0x2000
   sendNumberN(code,8);
	else
    sendNumberN(code,6);	
	
   if (config&(1<<SLOT_CONFIG_ENTER))
   sendEnter();
 800abdc:	f7ff fa02 	bl	8009fe4 <sendEnter>
  //sendEnter();

  
  }

																		  CCID_CheckUsbCommunication();
 800abe0:	f7f6 f828 	bl	8000c34 <CCID_CheckUsbCommunication>
																		  if (TRUE == nFlagSendSMCardInserted)
 800abe4:	f8d9 3000 	ldr.w	r3, [r9]
 800abe8:	2b01      	cmp	r3, #1
 800abea:	d1a1      	bne.n	800ab30 <main+0xbc>
																		  {
																			  CCID_SendCardDetect ();						 			// Send card detect to host
 800abec:	f7f6 f814 	bl	8000c18 <CCID_SendCardDetect>
																			  nFlagSendSMCardInserted = FALSE;
 800abf0:	2000      	movs	r0, #0
 800abf2:	f8c9 0000 	str.w	r0, [r9]
 800abf6:	e79b      	b.n	800ab30 <main+0xbc>
  numLockClicked=0; 
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800abf8:	f240 13e4 	movw	r3, #484	; 0x1e4
 800abfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ac00:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
	   
	   if (programmed==0x01){
 800ac04:	f892 a000 	ldrb.w	sl, [r2]
 800ac08:	f1ba 0f01 	cmp.w	sl, #1
 800ac0c:	f47f af6c 	bne.w	800aae8 <main+0x74>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800ac10:	4658      	mov	r0, fp
 800ac12:	9301      	str	r3, [sp, #4]
 800ac14:	f7ff f89c 	bl	8009d50 <get_code_from_hotp_slot>
 800ac18:	4682      	mov	sl, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 800ac1a:	4658      	mov	r0, fp
 800ac1c:	f7ff f986 	bl	8009f2c <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800ac20:	f010 0f04 	tst.w	r0, #4
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800ac24:	4681      	mov	r9, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800ac26:	9b01      	ldr	r3, [sp, #4]
 800ac28:	d120      	bne.n	800ac6c <main+0x1f8>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800ac2a:	f019 0f01 	tst.w	r9, #1
   sendNumberN(code,8);
 800ac2e:	4650      	mov	r0, sl
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800ac30:	d009      	beq.n	800ac46 <main+0x1d2>
   sendNumberN(code,8);
 800ac32:	2108      	movs	r1, #8
 800ac34:	f7ff faae 	bl	800a194 <sendNumberN>
	else
    sendNumberN(code,6);	
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800ac38:	f019 0f02 	tst.w	r9, #2
 800ac3c:	f43f af54 	beq.w	800aae8 <main+0x74>
   sendEnter();
 800ac40:	f7ff f9d0 	bl	8009fe4 <sendEnter>
 800ac44:	e750      	b.n	800aae8 <main+0x74>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
	else
    sendNumberN(code,6);	
 800ac46:	2106      	movs	r1, #6
 800ac48:	f7ff faa4 	bl	800a194 <sendNumberN>
 800ac4c:	e7f4      	b.n	800ac38 <main+0x1c4>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
	else
    sendNumberN(code,6);	
 800ac4e:	2106      	movs	r1, #6
 800ac50:	f7ff faa0 	bl	800a194 <sendNumberN>
 800ac54:	e7bb      	b.n	800abce <main+0x15a>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
	else
    sendNumberN(code,6);	
 800ac56:	2106      	movs	r1, #6
 800ac58:	f7ff fa9c 	bl	800a194 <sendNumberN>
 800ac5c:	e794      	b.n	800ab88 <main+0x114>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800ac5e:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ac62:	210c      	movs	r1, #12
 800ac64:	3025      	adds	r0, #37	; 0x25
 800ac66:	f7ff fb21 	bl	800a2ac <sendString>
 800ac6a:	e786      	b.n	800ab7a <main+0x106>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800ac6c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ac70:	210c      	movs	r1, #12
 800ac72:	3025      	adds	r0, #37	; 0x25
 800ac74:	f7ff fb1a 	bl	800a2ac <sendString>
 800ac78:	e7d7      	b.n	800ac2a <main+0x1b6>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800ac7a:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ac7e:	210c      	movs	r1, #12
 800ac80:	3025      	adds	r0, #37	; 0x25
 800ac82:	f7ff fb13 	bl	800a2ac <sendString>
 800ac86:	e79b      	b.n	800abc0 <main+0x14c>
 800ac88:	20000530 	.word	0x20000530
 800ac8c:	20000260 	.word	0x20000260
 800ac90:	200004e8 	.word	0x200004e8
 800ac94:	200004f8 	.word	0x200004f8
 800ac98:	20000508 	.word	0x20000508
 800ac9c:	2000089c 	.word	0x2000089c

0800aca0 <memcmp>:
 800aca0:	2a03      	cmp	r2, #3
 800aca2:	b470      	push	{r4, r5, r6}
 800aca4:	d926      	bls.n	800acf4 <memcmp+0x54>
 800aca6:	ea41 0500 	orr.w	r5, r1, r0
 800acaa:	07ad      	lsls	r5, r5, #30
 800acac:	4603      	mov	r3, r0
 800acae:	460c      	mov	r4, r1
 800acb0:	d013      	beq.n	800acda <memcmp+0x3a>
 800acb2:	7805      	ldrb	r5, [r0, #0]
 800acb4:	780c      	ldrb	r4, [r1, #0]
 800acb6:	42a5      	cmp	r5, r4
 800acb8:	d120      	bne.n	800acfc <memcmp+0x5c>
 800acba:	3a01      	subs	r2, #1
 800acbc:	2300      	movs	r3, #0
 800acbe:	e003      	b.n	800acc8 <memcmp+0x28>
 800acc0:	7865      	ldrb	r5, [r4, #1]
 800acc2:	5ccc      	ldrb	r4, [r1, r3]
 800acc4:	42a5      	cmp	r5, r4
 800acc6:	d119      	bne.n	800acfc <memcmp+0x5c>
 800acc8:	429a      	cmp	r2, r3
 800acca:	eb00 0403 	add.w	r4, r0, r3
 800acce:	f103 0301 	add.w	r3, r3, #1
 800acd2:	d1f5      	bne.n	800acc0 <memcmp+0x20>
 800acd4:	2000      	movs	r0, #0
 800acd6:	bc70      	pop	{r4, r5, r6}
 800acd8:	4770      	bx	lr
 800acda:	681e      	ldr	r6, [r3, #0]
 800acdc:	6825      	ldr	r5, [r4, #0]
 800acde:	4621      	mov	r1, r4
 800ace0:	4618      	mov	r0, r3
 800ace2:	3404      	adds	r4, #4
 800ace4:	3304      	adds	r3, #4
 800ace6:	42ae      	cmp	r6, r5
 800ace8:	d104      	bne.n	800acf4 <memcmp+0x54>
 800acea:	3a04      	subs	r2, #4
 800acec:	2a03      	cmp	r2, #3
 800acee:	d8f4      	bhi.n	800acda <memcmp+0x3a>
 800acf0:	4621      	mov	r1, r4
 800acf2:	4618      	mov	r0, r3
 800acf4:	2a00      	cmp	r2, #0
 800acf6:	d1dc      	bne.n	800acb2 <memcmp+0x12>
 800acf8:	4610      	mov	r0, r2
 800acfa:	e7ec      	b.n	800acd6 <memcmp+0x36>
 800acfc:	1b28      	subs	r0, r5, r4
 800acfe:	e7ea      	b.n	800acd6 <memcmp+0x36>

0800ad00 <memcpy>:
 800ad00:	2a0f      	cmp	r2, #15
 800ad02:	b4f0      	push	{r4, r5, r6, r7}
 800ad04:	d93a      	bls.n	800ad7c <memcpy+0x7c>
 800ad06:	ea41 0300 	orr.w	r3, r1, r0
 800ad0a:	079b      	lsls	r3, r3, #30
 800ad0c:	d138      	bne.n	800ad80 <memcpy+0x80>
 800ad0e:	460c      	mov	r4, r1
 800ad10:	4603      	mov	r3, r0
 800ad12:	4615      	mov	r5, r2
 800ad14:	6826      	ldr	r6, [r4, #0]
 800ad16:	3d10      	subs	r5, #16
 800ad18:	601e      	str	r6, [r3, #0]
 800ad1a:	6866      	ldr	r6, [r4, #4]
 800ad1c:	605e      	str	r6, [r3, #4]
 800ad1e:	68a6      	ldr	r6, [r4, #8]
 800ad20:	609e      	str	r6, [r3, #8]
 800ad22:	68e6      	ldr	r6, [r4, #12]
 800ad24:	3410      	adds	r4, #16
 800ad26:	60de      	str	r6, [r3, #12]
 800ad28:	3310      	adds	r3, #16
 800ad2a:	2d0f      	cmp	r5, #15
 800ad2c:	d8f2      	bhi.n	800ad14 <memcpy+0x14>
 800ad2e:	f1a2 0410 	sub.w	r4, r2, #16
 800ad32:	f024 040f 	bic.w	r4, r4, #15
 800ad36:	f002 020f 	and.w	r2, r2, #15
 800ad3a:	3410      	adds	r4, #16
 800ad3c:	2a03      	cmp	r2, #3
 800ad3e:	eb00 0304 	add.w	r3, r0, r4
 800ad42:	4421      	add	r1, r4
 800ad44:	d911      	bls.n	800ad6a <memcpy+0x6a>
 800ad46:	460e      	mov	r6, r1
 800ad48:	461d      	mov	r5, r3
 800ad4a:	4614      	mov	r4, r2
 800ad4c:	f856 7b04 	ldr.w	r7, [r6], #4
 800ad50:	3c04      	subs	r4, #4
 800ad52:	2c03      	cmp	r4, #3
 800ad54:	f845 7b04 	str.w	r7, [r5], #4
 800ad58:	d8f8      	bhi.n	800ad4c <memcpy+0x4c>
 800ad5a:	1f14      	subs	r4, r2, #4
 800ad5c:	f024 0403 	bic.w	r4, r4, #3
 800ad60:	3404      	adds	r4, #4
 800ad62:	f002 0203 	and.w	r2, r2, #3
 800ad66:	1909      	adds	r1, r1, r4
 800ad68:	191b      	adds	r3, r3, r4
 800ad6a:	b12a      	cbz	r2, 800ad78 <memcpy+0x78>
 800ad6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad70:	3a01      	subs	r2, #1
 800ad72:	f803 4b01 	strb.w	r4, [r3], #1
 800ad76:	d1f9      	bne.n	800ad6c <memcpy+0x6c>
 800ad78:	bcf0      	pop	{r4, r5, r6, r7}
 800ad7a:	4770      	bx	lr
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	e7f4      	b.n	800ad6a <memcpy+0x6a>
 800ad80:	4603      	mov	r3, r0
 800ad82:	e7f3      	b.n	800ad6c <memcpy+0x6c>

0800ad84 <memmove>:
 800ad84:	4288      	cmp	r0, r1
 800ad86:	b4f0      	push	{r4, r5, r6, r7}
 800ad88:	d912      	bls.n	800adb0 <memmove+0x2c>
 800ad8a:	188d      	adds	r5, r1, r2
 800ad8c:	42a8      	cmp	r0, r5
 800ad8e:	d20f      	bcs.n	800adb0 <memmove+0x2c>
 800ad90:	b162      	cbz	r2, 800adac <memmove+0x28>
 800ad92:	4251      	negs	r1, r2
 800ad94:	4613      	mov	r3, r2
 800ad96:	1882      	adds	r2, r0, r2
 800ad98:	186d      	adds	r5, r5, r1
 800ad9a:	1852      	adds	r2, r2, r1
 800ad9c:	18e9      	adds	r1, r5, r3
 800ad9e:	f811 4c01 	ldrb.w	r4, [r1, #-1]
 800ada2:	18d1      	adds	r1, r2, r3
 800ada4:	3b01      	subs	r3, #1
 800ada6:	f801 4c01 	strb.w	r4, [r1, #-1]
 800adaa:	d1f7      	bne.n	800ad9c <memmove+0x18>
 800adac:	bcf0      	pop	{r4, r5, r6, r7}
 800adae:	4770      	bx	lr
 800adb0:	2a0f      	cmp	r2, #15
 800adb2:	d93a      	bls.n	800ae2a <memmove+0xa6>
 800adb4:	ea41 0300 	orr.w	r3, r1, r0
 800adb8:	079b      	lsls	r3, r3, #30
 800adba:	d138      	bne.n	800ae2e <memmove+0xaa>
 800adbc:	460c      	mov	r4, r1
 800adbe:	4603      	mov	r3, r0
 800adc0:	4615      	mov	r5, r2
 800adc2:	6826      	ldr	r6, [r4, #0]
 800adc4:	3d10      	subs	r5, #16
 800adc6:	601e      	str	r6, [r3, #0]
 800adc8:	6866      	ldr	r6, [r4, #4]
 800adca:	605e      	str	r6, [r3, #4]
 800adcc:	68a6      	ldr	r6, [r4, #8]
 800adce:	609e      	str	r6, [r3, #8]
 800add0:	68e6      	ldr	r6, [r4, #12]
 800add2:	3410      	adds	r4, #16
 800add4:	60de      	str	r6, [r3, #12]
 800add6:	3310      	adds	r3, #16
 800add8:	2d0f      	cmp	r5, #15
 800adda:	d8f2      	bhi.n	800adc2 <memmove+0x3e>
 800addc:	f1a2 0410 	sub.w	r4, r2, #16
 800ade0:	f024 040f 	bic.w	r4, r4, #15
 800ade4:	f002 020f 	and.w	r2, r2, #15
 800ade8:	3410      	adds	r4, #16
 800adea:	2a03      	cmp	r2, #3
 800adec:	eb00 0304 	add.w	r3, r0, r4
 800adf0:	4421      	add	r1, r4
 800adf2:	d911      	bls.n	800ae18 <memmove+0x94>
 800adf4:	460e      	mov	r6, r1
 800adf6:	461d      	mov	r5, r3
 800adf8:	4614      	mov	r4, r2
 800adfa:	f856 7b04 	ldr.w	r7, [r6], #4
 800adfe:	3c04      	subs	r4, #4
 800ae00:	2c03      	cmp	r4, #3
 800ae02:	f845 7b04 	str.w	r7, [r5], #4
 800ae06:	d8f8      	bhi.n	800adfa <memmove+0x76>
 800ae08:	1f14      	subs	r4, r2, #4
 800ae0a:	f024 0403 	bic.w	r4, r4, #3
 800ae0e:	3404      	adds	r4, #4
 800ae10:	f002 0203 	and.w	r2, r2, #3
 800ae14:	1909      	adds	r1, r1, r4
 800ae16:	191b      	adds	r3, r3, r4
 800ae18:	2a00      	cmp	r2, #0
 800ae1a:	d0c7      	beq.n	800adac <memmove+0x28>
 800ae1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae20:	3a01      	subs	r2, #1
 800ae22:	f803 4b01 	strb.w	r4, [r3], #1
 800ae26:	d1f9      	bne.n	800ae1c <memmove+0x98>
 800ae28:	e7c0      	b.n	800adac <memmove+0x28>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	e7f4      	b.n	800ae18 <memmove+0x94>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	e7f4      	b.n	800ae1c <memmove+0x98>
 800ae32:	bf00      	nop

0800ae34 <memset>:
 800ae34:	f010 0f03 	tst.w	r0, #3
 800ae38:	b470      	push	{r4, r5, r6}
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	d03f      	beq.n	800aebe <memset+0x8a>
 800ae3e:	2a00      	cmp	r2, #0
 800ae40:	d03b      	beq.n	800aeba <memset+0x86>
 800ae42:	b2cd      	uxtb	r5, r1
 800ae44:	e001      	b.n	800ae4a <memset+0x16>
 800ae46:	2a00      	cmp	r2, #0
 800ae48:	d037      	beq.n	800aeba <memset+0x86>
 800ae4a:	f803 5b01 	strb.w	r5, [r3], #1
 800ae4e:	3a01      	subs	r2, #1
 800ae50:	f013 0f03 	tst.w	r3, #3
 800ae54:	461c      	mov	r4, r3
 800ae56:	d1f6      	bne.n	800ae46 <memset+0x12>
 800ae58:	2a03      	cmp	r2, #3
 800ae5a:	d928      	bls.n	800aeae <memset+0x7a>
 800ae5c:	b2cd      	uxtb	r5, r1
 800ae5e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800ae62:	2a0f      	cmp	r2, #15
 800ae64:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800ae68:	d913      	bls.n	800ae92 <memset+0x5e>
 800ae6a:	4623      	mov	r3, r4
 800ae6c:	4616      	mov	r6, r2
 800ae6e:	3e10      	subs	r6, #16
 800ae70:	601d      	str	r5, [r3, #0]
 800ae72:	605d      	str	r5, [r3, #4]
 800ae74:	609d      	str	r5, [r3, #8]
 800ae76:	60dd      	str	r5, [r3, #12]
 800ae78:	3310      	adds	r3, #16
 800ae7a:	2e0f      	cmp	r6, #15
 800ae7c:	d8f7      	bhi.n	800ae6e <memset+0x3a>
 800ae7e:	f1a2 0310 	sub.w	r3, r2, #16
 800ae82:	f023 030f 	bic.w	r3, r3, #15
 800ae86:	f002 020f 	and.w	r2, r2, #15
 800ae8a:	3310      	adds	r3, #16
 800ae8c:	2a03      	cmp	r2, #3
 800ae8e:	441c      	add	r4, r3
 800ae90:	d90d      	bls.n	800aeae <memset+0x7a>
 800ae92:	4626      	mov	r6, r4
 800ae94:	4613      	mov	r3, r2
 800ae96:	3b04      	subs	r3, #4
 800ae98:	2b03      	cmp	r3, #3
 800ae9a:	f846 5b04 	str.w	r5, [r6], #4
 800ae9e:	d8fa      	bhi.n	800ae96 <memset+0x62>
 800aea0:	1f13      	subs	r3, r2, #4
 800aea2:	f023 0303 	bic.w	r3, r3, #3
 800aea6:	3304      	adds	r3, #4
 800aea8:	f002 0203 	and.w	r2, r2, #3
 800aeac:	18e4      	adds	r4, r4, r3
 800aeae:	b122      	cbz	r2, 800aeba <memset+0x86>
 800aeb0:	b2c9      	uxtb	r1, r1
 800aeb2:	3a01      	subs	r2, #1
 800aeb4:	f804 1b01 	strb.w	r1, [r4], #1
 800aeb8:	d1fb      	bne.n	800aeb2 <memset+0x7e>
 800aeba:	bc70      	pop	{r4, r5, r6}
 800aebc:	4770      	bx	lr
 800aebe:	4604      	mov	r4, r0
 800aec0:	e7ca      	b.n	800ae58 <memset+0x24>
 800aec2:	bf00      	nop

0800aec4 <strcpy>:
 800aec4:	ea80 0201 	eor.w	r2, r0, r1
 800aec8:	4684      	mov	ip, r0
 800aeca:	f012 0f03 	tst.w	r2, #3
 800aece:	d14f      	bne.n	800af70 <strcpy+0xac>
 800aed0:	f011 0f03 	tst.w	r1, #3
 800aed4:	d132      	bne.n	800af3c <strcpy+0x78>
 800aed6:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800aeda:	f011 0f04 	tst.w	r1, #4
 800aede:	f851 3b04 	ldr.w	r3, [r1], #4
 800aee2:	d00b      	beq.n	800aefc <strcpy+0x38>
 800aee4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800aee8:	439a      	bics	r2, r3
 800aeea:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800aeee:	bf04      	itt	eq
 800aef0:	f84c 3b04 	streq.w	r3, [ip], #4
 800aef4:	f851 3b04 	ldreq.w	r3, [r1], #4
 800aef8:	d116      	bne.n	800af28 <strcpy+0x64>
 800aefa:	bf00      	nop
 800aefc:	f851 4b04 	ldr.w	r4, [r1], #4
 800af00:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800af04:	439a      	bics	r2, r3
 800af06:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800af0a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 800af0e:	d10b      	bne.n	800af28 <strcpy+0x64>
 800af10:	f84c 3b04 	str.w	r3, [ip], #4
 800af14:	43a2      	bics	r2, r4
 800af16:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800af1a:	bf04      	itt	eq
 800af1c:	f851 3b04 	ldreq.w	r3, [r1], #4
 800af20:	f84c 4b04 	streq.w	r4, [ip], #4
 800af24:	d0ea      	beq.n	800aefc <strcpy+0x38>
 800af26:	4623      	mov	r3, r4
 800af28:	f80c 3b01 	strb.w	r3, [ip], #1
 800af2c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800af30:	ea4f 2333 	mov.w	r3, r3, ror #8
 800af34:	d1f8      	bne.n	800af28 <strcpy+0x64>
 800af36:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	f011 0f01 	tst.w	r1, #1
 800af40:	d006      	beq.n	800af50 <strcpy+0x8c>
 800af42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af46:	f80c 2b01 	strb.w	r2, [ip], #1
 800af4a:	2a00      	cmp	r2, #0
 800af4c:	bf08      	it	eq
 800af4e:	4770      	bxeq	lr
 800af50:	f011 0f02 	tst.w	r1, #2
 800af54:	d0bf      	beq.n	800aed6 <strcpy+0x12>
 800af56:	f831 2b02 	ldrh.w	r2, [r1], #2
 800af5a:	f012 0fff 	tst.w	r2, #255	; 0xff
 800af5e:	bf16      	itet	ne
 800af60:	f82c 2b02 	strhne.w	r2, [ip], #2
 800af64:	f88c 2000 	strbeq.w	r2, [ip]
 800af68:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 800af6c:	d1b3      	bne.n	800aed6 <strcpy+0x12>
 800af6e:	4770      	bx	lr
 800af70:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af74:	f80c 2b01 	strb.w	r2, [ip], #1
 800af78:	2a00      	cmp	r2, #0
 800af7a:	d1f9      	bne.n	800af70 <strcpy+0xac>
 800af7c:	4770      	bx	lr
 800af7e:	bf00      	nop

0800af80 <strlen>:
 800af80:	f020 0103 	bic.w	r1, r0, #3
 800af84:	f010 0003 	ands.w	r0, r0, #3
 800af88:	f1c0 0000 	rsb	r0, r0, #0
 800af8c:	f851 3b04 	ldr.w	r3, [r1], #4
 800af90:	f100 0c04 	add.w	ip, r0, #4
 800af94:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800af98:	f06f 0200 	mvn.w	r2, #0
 800af9c:	bf1c      	itt	ne
 800af9e:	fa22 f20c 	lsrne.w	r2, r2, ip
 800afa2:	4313      	orrne	r3, r2
 800afa4:	f04f 0c01 	mov.w	ip, #1
 800afa8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800afac:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800afb0:	eba3 020c 	sub.w	r2, r3, ip
 800afb4:	ea22 0203 	bic.w	r2, r2, r3
 800afb8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800afbc:	bf04      	itt	eq
 800afbe:	f851 3b04 	ldreq.w	r3, [r1], #4
 800afc2:	3004      	addeq	r0, #4
 800afc4:	d0f4      	beq.n	800afb0 <strlen+0x30>
 800afc6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800afca:	bf1f      	itttt	ne
 800afcc:	3001      	addne	r0, #1
 800afce:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800afd2:	3001      	addne	r0, #1
 800afd4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800afd8:	bf18      	it	ne
 800afda:	3001      	addne	r0, #1
 800afdc:	4770      	bx	lr
 800afde:	bf00      	nop

0800afe0 <Dmul64vsDI>:
 800afe0:	0000 0000 0040 0000 0080 0000 0100 0000     ....@...........
 800aff0:	0200 0000 0400 0000 0800 0000 0000 0000     ................
 800b000:	0300 0000 0500 0000 0020 0000 0010 0000     ........ .......
 800b010:	0008 0000 0004 0000 0002 0000 0001 0000     ................

0800b020 <FvsFI>:
 800b020:	0000 0000 0174 0000 022e 0000 02e8 0000     ....t...........
 800b030:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 800b040:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 800b050:	0600 0000 0800 0000 0000 0000 0000 0000     ................
 800b060:	a400 0004 d206 0076 2401 0001 a340 75be     ......v..$..@..u
 800b070:	f4fa ab3e 8cbb b3d8 9631 cf81 093a 8d85     ..>.....1...:...
 800b080:	4a2a 6f18 4d13 113d 7222 66fa 2d6d f344     *J.o.M=."r.fm-D.
 800b090:	230d 3adf 4d77 893f 8720 ac37 3a97 1f9b     .#.:wM?. .7..:..
 800b0a0:	c524 05fe 8bde 212c 25ce a667 b710 f3c8     $.....,!.%g.....
 800b0b0:	46e8 4f62 5b31 cd0c af3d 4164 173b 3945     .FbO1[..=.dA;.E9
 800b0c0:	56fe 6a4d da68 438c a7a5 597c 57fb 9f6a     .VMjh..C..|Y.Wj.
 800b0d0:	9396 dc04 e877 c83f 54c0 99b8 e88d 432f     ....w.?..T..../C
 800b0e0:	55e4 0eba e694 10a3 f059 56cf               .U......Y..V

0800b0ec <D_Table>:
 800b0ec:	0000 0000 0001 0000 0002 0000 0004 0000     ................
 800b0fc:	0008 0000 0010 0000 0020 0000 0000 0000     ........ .......
 800b10c:	000c 0000 0014 0000 0000 0000 0000 0000     ................
	...

0800b12c <F_Table>:
 800b12c:	0174 0000 0174 0000 022e 0000 02e8 0000     t...t...........
 800b13c:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 800b14c:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 800b15c:	0600 0000 0800 0000 0000 0000 0000 0000     ................

0800b16c <CHV1>:
 800b16c:	3030 3030 3030 3030                         00000000

0800b174 <IMSI>:
 800b174:	076f 0000                                   o...

0800b178 <ICCID>:
 800b178:	e22f 0000                                   /...

0800b17c <GSMDir>:
 800b17c:	207f 0000                                   . ..

0800b180 <MasterRoot>:
 800b180:	003f 0000                                   ?...

0800b184 <CCID_StringInterface>:
 800b184:	0310 0043 0053 0020 0053 006d 0043 0064     ..C.S. .S.m.C.d.

0800b194 <CCID_StringProduct>:
 800b194:	0324 0043 0072 0079 0070 0074 006f 0020     $.C.r.y.p.t.o. .
 800b1a4:	0053 0074 0069 0063 006b 0020 0076 0031     S.t.i.c.k. .v.1.
 800b1b4:	002e 0034                                   ..4.

0800b1b8 <CCID_StringVendor>:
 800b1b8:	0334 0043 0072 0079 0070 0074 006f 0020     4.C.r.y.p.t.o. .
 800b1c8:	0053 0074 0069 0063 006b 0000 0000 0000     S.t.i.c.k.......
	...

0800b1ec <CCID_StringLangID>:
 800b1ec:	0304 0409                                   ....

0800b1f0 <Keyboard_ReportDescriptor>:
 800b1f0:	0105 0609 01a1 0705 e019 e729 0015 0125     ..........)...%.
 800b200:	0175 0895 0281 0195 0875 0381 0595 0175     u.......u.....u.
 800b210:	0805 0119 0529 0291 0195 0375 0391 0695     ....).....u.....
 800b220:	0875 0015 6525 0705 0019 6529 0081 0309     u...%e....)e....
 800b230:	0875 4095 02b1 00c0                         u..@....

0800b238 <CCID_ConfigDescriptor>:
 800b238:	0209 0076 0102 8000 0932 0004 0100 0103     ..v.....2.......
 800b248:	0001 2109 0110 0100 4722 0700 8405 0803     ...!...."G......
 800b258:	0a00 0409 0001 0b03 0000 3600 1021 0001     ...........6!...
 800b268:	0202 0000 1000 000e 1000 000e 0000 25cd     ...............%
 800b278:	0000 c5a1 0001 fe00 0000 0000 0000 0000     ................
 800b288:	0000 ba00 0104 0f00 0001 0000 0000 0000     ................
 800b298:	0701 8105 4003 1800 0507 0202 0040 0700     .....@......@...
 800b2a8:	8205 4002 0000 0000                         ...@....

0800b2b0 <CCID_DeviceDescriptor>:
 800b2b0:	0112 0110 0000 4000 20a0 4108 0100 0201     .......@. .A....
 800b2c0:	0103 0000                                   ....

0800b2c4 <MASS_StringInterface>:
 800b2c4:	031e 0043 0072 0079 0070 0074 006f 0053     ..C.r.y.p.t.o.S.
 800b2d4:	0074 0069 0063 006b 0020 0053 0044 0000     t.i.c.k. .S.D...

0800b2e4 <MASS_StringProduct>:
 800b2e4:	0336 0043 0072 0079 0070 0074 006f 0053     6.C.r.y.p.t.o.S.
 800b2f4:	0074 0069 0063 006b 0020 0032 002e 0030     t.i.c.k. .2...0.
 800b304:	0020 0020 0053 0044 0020 0064 0065 0076      . .S.D. .d.e.v.
 800b314:	0069 0063 0065 0000                         i.c.e...

0800b31c <MASS_StringVendor>:
 800b31c:	0318 0043 0072 0079 0070 0074 006f 0053     ..C.r.y.p.t.o.S.
 800b32c:	0074 0069 0063 006b                         t.i.c.k.

0800b334 <MASS_StringLangID>:
 800b334:	0304 0409                                   ....

0800b338 <MASS_ConfigDescriptor>:
 800b338:	0209 0020 0101 8000 0932 0004 0200 0608     .. .....2.......
 800b348:	0450 0507 0281 0040 0700 0205 4002 0000     P.....@......@..

0800b358 <MASS_DeviceDescriptor>:
 800b358:	0112 0200 0000 4000 0483 5722 0200 0201     .......@.."W....
 800b368:	0103 0000                                   ....

0800b36c <SystemFrequency_APB2Clk>:
 800b36c:	a200 044a                                   ..J.

0800b370 <SystemFrequency_APB1Clk>:
 800b370:	5100 0225                                   .Q%.

0800b374 <SystemFrequency_AHBClk>:
 800b374:	a200 044a                                   ..J.

0800b378 <SystemFrequency_SysClk>:
 800b378:	a200 044a                                   ..J.

0800b37c <SystemFrequency>:
 800b37c:	a200 044a                                   ..J.

0800b380 <CSWTCH.3>:
 800b380:	0002 0000 0000 0100 9379 0800 9395 0800     ........y.......
 800b390:	9385 0800 9395 0800 7999 5a82 eba1 6ed9     .........y.Z...n
 800b3a0:	bcdc 8f1b c1d6 ca62 6547 546d 6977 2d6e     ......b.GemTwin-
 800b3b0:	3256 302e 2d30 5447 3030 0000 3231 3433     V2.00-GT00..1234
 800b3c0:	3635 0000                                   56..
