
*** Running vivado
    with args -log c64_zx3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c64_zx3.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source c64_zx3.tcl -notrace
Command: synth_design -top c64_zx3 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 391.793 ; gain = 100.430
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port address is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd:324]
WARNING: [Synth 8-1565] actual for formal port res_n is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cpu_6510.vhd:60]
WARNING: [Synth 8-1565] actual for formal port res_n is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_logic.vhd:241]
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd:153]
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd:198]
WARNING: [Synth 8-1565] actual for formal port mode6569 is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:526]
WARNING: [Synth 8-1565] actual for formal port addr is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:610]
WARNING: [Synth 8-1565] actual for formal port wren is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:611]
WARNING: [Synth 8-1565] actual for formal port joya is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:746]
WARNING: [Synth 8-1565] actual for formal port joyb is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:747]
WARNING: [Synth 8-1565] actual for formal port sb_data_in is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:161]
WARNING: [Synth 8-1565] actual for formal port sb_clk_in is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:162]
WARNING: [Synth 8-1565] actual for formal port sb_atn_in is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:163]
WARNING: [Synth 8-1565] actual for formal port wps_n is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:175]
WARNING: [Synth 8-1565] actual for formal port ram_ready is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:200]
WARNING: [Synth 8-1565] actual for formal port ps2_clk is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:314]
WARNING: [Synth 8-1565] actual for formal port c1 is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:328]
WARNING: [Synth 8-1565] actual for formal port iec_data_i is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:407]
WARNING: [Synth 8-1565] actual for formal port iec_clk_i is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:408]
WARNING: [Synth 8-1565] actual for formal port iec_atn_i is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:409]
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:447]
WARNING: [Synth 8-1565] actual for formal port disk_num is neither a static name nor a globally static expression [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:449]
INFO: [Synth 8-638] synthesizing module 'c64_zx3' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'relojes' [F:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.runs/synth_1/.Xil/Vivado-2064-W7-PC/realtime/relojes_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'relojes' (1#1) [F:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.runs/synth_1/.Xil/Vivado-2064-W7-PC/realtime/relojes_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ps2_intf' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/ps2_intf.vhd:62]
	Parameter filter_length bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ps2_intf' (2#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/ps2_intf.vhd:62]
	Parameter DDR_ALIGNMENT bound to: NONE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_clk' to cell 'ODDR2' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:324]
INFO: [Synth 8-638] synthesizing module 'fpga64_sid_iec' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:122]
	Parameter resetCycles bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpga64_scandoubler' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_scandoubler.vhd:45]
	Parameter videoWidth bound to: 4 - type: integer 
	Parameter aWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gen_rwram' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/gen_rwram.vhd:41]
	Parameter dWidth bound to: 4 - type: integer 
	Parameter aWidth bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_rwram' (3#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/gen_rwram.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'fpga64_scandoubler' (4#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_scandoubler.vhd:45]
INFO: [Synth 8-638] synthesizing module 'fpga64_rgbcolor' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_rgbcolor.vhd:34]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_rgbcolor.vhd:39]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_rgbcolor.vhd:59]
WARNING: [Synth 8-614] signal 'color_c64' is read in the process but is not in the sensitivity list [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_rgbcolor.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fpga64_rgbcolor' (5#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_rgbcolor.vhd:34]
INFO: [Synth 8-638] synthesizing module 'gen_ram' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/gen_ram.vhd:40]
	Parameter dWidth bound to: 4 - type: integer 
	Parameter aWidth bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_ram' (6#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/gen_ram.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fpga64_buslogic' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_buslogic_roms_mmu.vhd:81]
INFO: [Synth 8-638] synthesizing module 'rom_c64_chargen' [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/rom_c64_chargen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_c64_chargen' (7#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/rom_c64_chargen.vhd:13]
INFO: [Synth 8-638] synthesizing module 'rom_c64_basic' [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/rom_c64_basic.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_c64_basic' (8#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/rom_c64_basic.vhd:13]
INFO: [Synth 8-638] synthesizing module 'rom_c64_kernal' [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/rom_c64_kernal.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_c64_kernal' (9#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/rom_c64_kernal.vhd:13]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_buslogic_roms_mmu.vhd:259]
WARNING: [Synth 8-3848] Net max_ram in module/entity fpga64_buslogic does not have driver. [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_buslogic_roms_mmu.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'fpga64_buslogic' (10#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_buslogic_roms_mmu.vhd:81]
INFO: [Synth 8-638] synthesizing module 'video_vicii_656x' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:74]
	Parameter registeredAddress bound to: 0 - type: bool 
	Parameter emulateRefresh bound to: 0 - type: bool 
	Parameter emulateLightpen bound to: 1 - type: bool 
	Parameter emulateGraphics bound to: 1 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element rasterLines_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element vicAddrReg_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:425]
WARNING: [Synth 8-6014] Unused sequential element refreshCounter_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:485]
WARNING: [Synth 8-6014] Unused sequential element newTBBorder_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:842]
WARNING: [Synth 8-6014] Unused sequential element multiColor_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:893]
WARNING: [Synth 8-6014] Unused sequential element muxColor_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:1140]
WARNING: [Synth 8-6014] Unused sequential element muxSprite_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:1141]
WARNING: [Synth 8-6014] Unused sequential element myColor_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:1156]
WARNING: [Synth 8-6014] Unused sequential element collision_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:1217]
INFO: [Synth 8-256] done synthesizing module 'video_vicii_656x' (11#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/video_vicII_656x.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'sid8580' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid8580.v:2]
	Parameter DC_offset bound to: 14'b00111111111111 
INFO: [Synth 8-6157] synthesizing module 'sid_voice' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_voice.v:3]
INFO: [Synth 8-6157] synthesizing module 'sid_envelope' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_envelope.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_envelope.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_envelope.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_envelope.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_envelope.v:136]
INFO: [Synth 8-6155] done synthesizing module 'sid_envelope' (12#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_envelope.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sid_voice' (13#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_voice.v:3]
WARNING: [Synth 8-350] instance 'v1' of module 'sid_voice' requires 15 connections, but only 13 given [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid8580.v:74]
WARNING: [Synth 8-350] instance 'v2' of module 'sid_voice' requires 15 connections, but only 13 given [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid8580.v:92]
INFO: [Synth 8-6157] synthesizing module 'sid_filters' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:66]
INFO: [Synth 8-6155] done synthesizing module 'sid_filters' (14#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid8580.v:195]
INFO: [Synth 8-6155] done synthesizing module 'sid8580' (15#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid8580.v:2]
INFO: [Synth 8-638] synthesizing module 'sid_top' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_top.vhd:47]
	Parameter g_filter_div bound to: 667 - type: integer 
	Parameter g_num_voices bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sid_regs' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_regs.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'sid_regs' (16#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_regs.vhd:87]
INFO: [Synth 8-638] synthesizing module 'sid_ctrl' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_ctrl.vhd:31]
	Parameter g_num_voices bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sid_ctrl' (17#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_ctrl.vhd:31]
INFO: [Synth 8-638] synthesizing module 'oscillator' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/oscillator.vhd:40]
	Parameter g_num_voices bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cur_accu_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/oscillator.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element cur_20_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/oscillator.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element new_accu_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/oscillator.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'oscillator' (18#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/oscillator.vhd:40]
INFO: [Synth 8-638] synthesizing module 'wave_map' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:45]
	Parameter g_num_voices bound to: 3 - type: integer 
	Parameter g_sample_bits bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element voice_tmp_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element noise_tmp_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element new_bit_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element triangle_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element sawtooth_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element square_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element out_tmp_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'wave_map' (19#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/wave_map.vhd:45]
INFO: [Synth 8-638] synthesizing module 'adsr_multi' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:50]
	Parameter g_num_voices bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cur_state_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element cur_env_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element cur_pre15_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element cur_pre5_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element next_env_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element next_pre15_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element next_pre5_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element presc_select_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element presc_val_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element do_count_15_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element log_div_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element do_count_5_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'adsr_multi' (20#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/adsr_multi.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mult_acc' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/mult_acc.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element env_signed_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/mult_acc.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element wave_signed_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/mult_acc.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element mult_ext_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/mult_acc.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element mult_trunc_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/mult_acc.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'mult_acc' (21#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/mult_acc.vhd:120]
INFO: [Synth 8-638] synthesizing module 'sid_filter' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_filter.vhd:41]
	Parameter g_divider bound to: 667 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Q_table' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/Q_table.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Q_table' (22#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/Q_table.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element x_result_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_filter.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element sum_result_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_filter.vhd:267]
WARNING: [Synth 8-6014] Unused sequential element sub_result_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_filter.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'sid_filter' (23#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_filter.vhd:41]
INFO: [Synth 8-638] synthesizing module 'sid_mixer' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_mixer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sid_mixer' (24#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_mixer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sid_top' (25#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_top.vhd:47]
INFO: [Synth 8-638] synthesizing module 'cia6526' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:56]
	Parameter todEnabled bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:760]
WARNING: [Synth 8-6014] Unused sequential element new_10ths_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element new_secsL_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element new_secsH_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:262]
WARNING: [Synth 8-6014] Unused sequential element new_minsL_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:263]
WARNING: [Synth 8-6014] Unused sequential element new_minsH_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element new_hrs_byte_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:267]
WARNING: [Synth 8-6014] Unused sequential element WR_delay_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element new_cra_runmode_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:499]
WARNING: [Synth 8-6014] Unused sequential element new_crb_runmode_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:500]
WARNING: [Synth 8-6014] Unused sequential element newTimerA_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:555]
WARNING: [Synth 8-6014] Unused sequential element nextClkTimerA_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:558]
WARNING: [Synth 8-6014] Unused sequential element newTimerB_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:582]
WARNING: [Synth 8-6014] Unused sequential element timerBInput_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:586]
WARNING: [Synth 8-6014] Unused sequential element nextClkTimerB_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:594]
WARNING: [Synth 8-6014] Unused sequential element mask_serial_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:643]
INFO: [Synth 8-256] done synthesizing module 'cia6526' (26#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cia6526.vhd:56]
INFO: [Synth 8-638] synthesizing module 'cpu_6510' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cpu_6510.vhd:44]
INFO: [Synth 8-638] synthesizing module 'T65' [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:158]
INFO: [Synth 8-638] synthesizing module 'T65_MCode' [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65_MCode.vhd:92]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65_MCode.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'T65_MCode' (27#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65_MCode.vhd:92]
INFO: [Synth 8-638] synthesizing module 'T65_ALU' [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65_ALU.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'T65_ALU' (28#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65_ALU.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element tmpP_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'T65' (29#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'cpu_6510' (30#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/cpu_6510.vhd:44]
INFO: [Synth 8-638] synthesizing module 'fpga64_keyboard' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_keyboard.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element diskChgKeyFw_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_keyboard.vhd:326]
WARNING: [Synth 8-6014] Unused sequential element diskChgKeyBw_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_keyboard.vhd:327]
INFO: [Synth 8-256] done synthesizing module 'fpga64_keyboard' (31#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_keyboard.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element debuggerOn_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:882]
INFO: [Synth 8-4471] merging register 'pulseWrIo_reg' into 'pulseWrRam_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:489]
WARNING: [Synth 8-6014] Unused sequential element pulseWrIo_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:489]
WARNING: [Synth 8-3848] Net hardreset_key in module/entity fpga64_sid_iec does not have driver. [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:49]
WARNING: [Synth 8-3848] Net cart_detach_key in module/entity fpga64_sid_iec does not have driver. [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'fpga64_sid_iec' (32#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/fpga64_sid_iec.vhd:122]
INFO: [Synth 8-638] synthesizing module 'c1541_sd' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:63]
INFO: [Synth 8-638] synthesizing module 'c1541_logic' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_logic.vhd:47]
	Parameter DEVICE_SELECT bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'sprom_c1541' [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/sprom_c1541.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sprom_c1541' (33#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/roms/sprom_c1541.vhd:12]
INFO: [Synth 8-638] synthesizing module 'C1541_M6522' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:96]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:355]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:463]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:490]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:762]
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:616]
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:675]
WARNING: [Synth 8-6014] Unused sequential element ena_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element dir_out_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:752]
WARNING: [Synth 8-6014] Unused sequential element cb1_op_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element cb1_ip_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:754]
WARNING: [Synth 8-6014] Unused sequential element use_t2_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:755]
WARNING: [Synth 8-6014] Unused sequential element free_run_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element ena_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:764]
WARNING: [Synth 8-6014] Unused sequential element sr_count_ena_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:820]
INFO: [Synth 8-256] done synthesizing module 'C1541_M6522' (34#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'c1541_logic' (35#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_logic.vhd:47]
INFO: [Synth 8-638] synthesizing module 'gcr_floppy' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/gcr_floppy.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'gcr_floppy' (36#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/gcr_floppy.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element act_r_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element save_track_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element track_modified_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'c1541_sd' (37#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_sd.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'sdram' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/sdram.v:23]
	Parameter RASCAS_DELAY bound to: 3'b010 
	Parameter BURST_LENGTH bound to: 3'b000 
	Parameter ACCESS_TYPE bound to: 1'b0 
	Parameter CAS_LATENCY bound to: 3'b010 
	Parameter OP_MODE bound to: 2'b00 
	Parameter NO_WRITE_BURST bound to: 1'b1 
	Parameter MODE bound to: 13'b0001000100000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_CMD_START bound to: 3'b001 
	Parameter STATE_CMD_CONT bound to: 3'b010 
	Parameter STATE_LAST bound to: 3'b111 
	Parameter CMD_INHIBIT bound to: 4'b1111 
	Parameter CMD_NOP bound to: 4'b0111 
	Parameter CMD_ACTIVE bound to: 4'b0011 
	Parameter CMD_READ bound to: 4'b0101 
	Parameter CMD_WRITE bound to: 4'b0100 
	Parameter CMD_BURST_TERMINATE bound to: 4'b0110 
	Parameter CMD_PRECHARGE bound to: 4'b0010 
	Parameter CMD_AUTO_REFRESH bound to: 4'b0001 
	Parameter CMD_LOAD_MODE bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'sdram' (38#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/sdram.v:23]
INFO: [Synth 8-638] synthesizing module 'composite_sync' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/composite_sync.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'composite_sync' (39#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/composite_sync.vhd:24]
INFO: [Synth 8-6157] synthesizing module 'sigma_delta_dac' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/sigma_delta_dac.v:8]
	Parameter DW bound to: 15 - type: integer 
	Parameter CW bound to: 2 - type: integer 
	Parameter RW bound to: 4 - type: integer 
	Parameter A1W bound to: 2 - type: integer 
	Parameter A2W bound to: 5 - type: integer 
	Parameter ID bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_out_reg' and it is trimmed from '24' to '4' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/sigma_delta_dac.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_prev_reg' and it is trimmed from '24' to '4' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/sigma_delta_dac.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_sum_reg' and it is trimmed from '24' to '4' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/sigma_delta_dac.v:50]
INFO: [Synth 8-6155] done synthesizing module 'sigma_delta_dac' (40#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/sigma_delta_dac.v:8]
INFO: [Synth 8-638] synthesizing module 'CtrlModule' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd:55]
	Parameter sysclk_frequency bound to: 640 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CtrlROM_ROM' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd:57]
	Parameter maxAddrBitBRAM bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CtrlROM_ROM' (41#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd:57]
	Parameter IMPL_MULTIPLY bound to: 1 - type: bool 
	Parameter IMPL_COMPARISON_SUB bound to: 1 - type: bool 
	Parameter IMPL_EQBRANCH bound to: 1 - type: bool 
	Parameter IMPL_STOREBH bound to: 1 - type: bool 
	Parameter IMPL_LOADBH bound to: 1 - type: bool 
	Parameter IMPL_CALL bound to: 1 - type: bool 
	Parameter IMPL_SHIFT bound to: 1 - type: bool 
	Parameter IMPL_XOR bound to: 1 - type: bool 
	Parameter REMAP_STACK bound to: 0 - type: bool 
	Parameter EXECUTE_RAM bound to: 0 - type: bool 
	Parameter CACHE bound to: 1 - type: bool 
	Parameter stackbit bound to: 30 - type: integer 
	Parameter maxAddrBit bound to: 20 - type: integer 
	Parameter maxAddrBitExternalRAM bound to: 30 - type: integer 
	Parameter maxAddrBitBRAM bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'zpu_core_flex' declared at 'F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:57' bound to instance 'zpu' of component 'zpu_core_flex' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd:134]
INFO: [Synth 8-638] synthesizing module 'zpu_core_flex' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:104]
	Parameter IMPL_MULTIPLY bound to: 1 - type: bool 
	Parameter IMPL_COMPARISON_SUB bound to: 1 - type: bool 
	Parameter IMPL_EQBRANCH bound to: 1 - type: bool 
	Parameter IMPL_STOREBH bound to: 1 - type: bool 
	Parameter IMPL_LOADBH bound to: 1 - type: bool 
	Parameter IMPL_CALL bound to: 1 - type: bool 
	Parameter IMPL_SHIFT bound to: 1 - type: bool 
	Parameter IMPL_XOR bound to: 1 - type: bool 
	Parameter EXECUTE_RAM bound to: 0 - type: bool 
	Parameter REMAP_STACK bound to: 0 - type: bool 
	Parameter CACHE bound to: 1 - type: bool 
	Parameter stackbit bound to: 30 - type: integer 
	Parameter maxAddrBit bound to: 20 - type: integer 
	Parameter maxAddrBitExternalRAM bound to: 30 - type: integer 
	Parameter maxAddrBitBRAM bound to: 13 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:308]
WARNING: [Synth 8-614] signal 'cachedprogramword' is read in the process but is not in the sensitivity list [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:303]
WARNING: [Synth 8-614] signal 'comparison_sub_result' is read in the process but is not in the sensitivity list [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:423]
WARNING: [Synth 8-614] signal 'shift_count' is read in the process but is not in the sensitivity list [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:423]
WARNING: [Synth 8-614] signal 'memBRead' is read in the process but is not in the sensitivity list [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:423]
WARNING: [Synth 8-6014] Unused sequential element spOffset_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:482]
WARNING: [Synth 8-6014] Unused sequential element begin_inst_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:458]
WARNING: [Synth 8-6014] Unused sequential element tMultResult_reg was removed.  [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'zpu_core_flex' (42#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:104]
INFO: [Synth 8-638] synthesizing module 'OnScreenDisplay' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd:45]
INFO: [Synth 8-6157] synthesizing module 'DualPortRAM_Block' [F:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.runs/synth_1/.Xil/Vivado-2064-W7-PC/realtime/DualPortRAM_Block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DualPortRAM_Block' (43#1) [F:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.runs/synth_1/.Xil/Vivado-2064-W7-PC/realtime/DualPortRAM_Block_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'CharROM_ROM' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd:17]
	Parameter addrbits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CharROM_ROM' (44#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'OnScreenDisplay' (45#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd:45]
INFO: [Synth 8-638] synthesizing module 'io_ps2_com' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd:80]
	Parameter clockFilter bound to: 15 - type: integer 
	Parameter ticksPerUsec bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'io_ps2_com' (46#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd:80]
INFO: [Synth 8-638] synthesizing module 'spi_interface' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/spi.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'spi_interface' (47#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/spi.vhd:31]
INFO: [Synth 8-638] synthesizing module 'interrupt_controller' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd:25]
	Parameter max_int bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_controller' (48#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CtrlModule' (49#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd:55]
INFO: [Synth 8-638] synthesizing module 'OSD_Overlay' [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'OSD_Overlay' (50#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'c64_zx3' (51#1) [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:104]
WARNING: [Synth 8-3917] design c64_zx3 has port SDRAM_DQML driven by constant 0
WARNING: [Synth 8-3917] design c64_zx3 has port SDRAM_DQMH driven by constant 0
WARNING: [Synth 8-3917] design c64_zx3 has port SDRAM_CKE driven by constant 1
WARNING: [Synth 8-3331] design interrupt_controller has unconnected port reset_n
WARNING: [Synth 8-3331] design zpu_core_flex has unconnected port to_rom[memAAddr][15]
WARNING: [Synth 8-3331] design zpu_core_flex has unconnected port to_rom[memAAddr][14]
WARNING: [Synth 8-3331] design zpu_core_flex has unconnected port to_rom[memBAddr][15]
WARNING: [Synth 8-3331] design zpu_core_flex has unconnected port to_rom[memBAddr][14]
WARNING: [Synth 8-3331] design zpu_core_flex has unconnected port enable
WARNING: [Synth 8-3331] design CtrlROM_ROM has unconnected port areset
WARNING: [Synth 8-3331] design CtrlROM_ROM has unconnected port from_zpu[memAAddr][15]
WARNING: [Synth 8-3331] design CtrlROM_ROM has unconnected port from_zpu[memAAddr][14]
WARNING: [Synth 8-3331] design CtrlROM_ROM has unconnected port from_zpu[memBAddr][15]
WARNING: [Synth 8-3331] design CtrlROM_ROM has unconnected port from_zpu[memBAddr][14]
WARNING: [Synth 8-3331] design sdram has unconnected port addr[24]
WARNING: [Synth 8-3331] design T65_ALU has unconnected port Mode[1]
WARNING: [Synth 8-3331] design T65_ALU has unconnected port Mode[0]
WARNING: [Synth 8-3331] design T65_MCode has unconnected port P[5]
WARNING: [Synth 8-3331] design T65_MCode has unconnected port P[4]
WARNING: [Synth 8-3331] design T65_MCode has unconnected port P[3]
WARNING: [Synth 8-3331] design T65_MCode has unconnected port P[2]
WARNING: [Synth 8-3331] design T65 has unconnected port Abort_n
WARNING: [Synth 8-3331] design c1541_logic has unconnected port rom_c1541
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[9]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[8]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[7]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[6]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[5]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[4]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[3]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[2]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[1]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port disk_num[0]
WARNING: [Synth 8-3331] design c1541_sd has unconnected port bus_available
WARNING: [Synth 8-3331] design sid_filter has unconnected port filt_co[0]
WARNING: [Synth 8-3331] design sid_filter has unconnected port valid_in
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[10]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[9]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[8]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[7]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[6]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[5]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[4]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[3]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[2]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[1]
WARNING: [Synth 8-3331] design wave_map has unconnected port osc_val[0]
WARNING: [Synth 8-3331] design sid_filters has unconnected port Fc_lo[7]
WARNING: [Synth 8-3331] design sid_filters has unconnected port Fc_lo[6]
WARNING: [Synth 8-3331] design sid_filters has unconnected port Fc_lo[5]
WARNING: [Synth 8-3331] design sid_filters has unconnected port Fc_lo[4]
WARNING: [Synth 8-3331] design sid_filters has unconnected port Fc_lo[3]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port reset
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port rom_c64
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[13]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[12]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[11]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[10]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[9]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[8]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[7]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[6]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[5]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[4]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[3]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[2]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[1]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_addr[0]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[7]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[6]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[5]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[4]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[3]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[2]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[1]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_data[0]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port c64rom_wr
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[7]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[6]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[5]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[4]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[3]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[2]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[1]
WARNING: [Synth 8-3331] design fpga64_buslogic has unconnected port cpuData[0]
WARNING: [Synth 8-3331] design fpga64_sid_iec has unconnected port hardreset_key
WARNING: [Synth 8-3331] design fpga64_sid_iec has unconnected port cart_detach_key
WARNING: [Synth 8-3331] design fpga64_sid_iec has unconnected port iec_atn_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 663.059 ; gain = 371.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 663.059 ; gain = 371.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 663.059 ; gain = 371.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ddr_clk' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [f:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc] for cell 'pll'
Parsing XDC File [f:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.srcs/sources_1/ip/DualPortRAM_Block/DualPortRAM_Block/DualPortRAM_Block_in_context.xdc] for cell 'MyCtrlModule/myosd/charram'
Finished Parsing XDC File [f:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.srcs/sources_1/ip/DualPortRAM_Block/DualPortRAM_Block/DualPortRAM_Block_in_context.xdc] for cell 'MyCtrlModule/myosd/charram'
Parsing XDC File [F:/repos/a35/NUEVO/comodore64_beta_7/pines_zxuno_a35t.xdc]
Finished Parsing XDC File [F:/repos/a35/NUEVO/comodore64_beta_7/pines_zxuno_a35t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/repos/a35/NUEVO/comodore64_beta_7/pines_zxuno_a35t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/c64_zx3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/c64_zx3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 962.574 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 962.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  ODDR2 => ODDR: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 962.574 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 962.574 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MyCtrlModule/myosd/charram' at clock pin 'clka' is different from the actual clock period '15.625', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 962.902 ; gain = 671.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 962.902 ; gain = 671.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_50. (constraint file  f:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_50. (constraint file  f:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyCtrlModule/myosd/charram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 962.902 ; gain = 671.539
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ps2_clk_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "readIndex" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cs_vicReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_sidReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_colorReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_cia1Reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_cia2Reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_ioEReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_ioFReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_vicReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_sidReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_colorReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_cia1Reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_cia2Reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_ioEReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_ioFReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vicCycle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vicCycle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vicRefresh" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rasterEnable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "baSprite26" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "baSprite37" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RowCounter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ColRestart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rasterX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hBlack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MYE_ff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hold_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exponential_counter_period" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:66]
INFO: [Synth 8-5544] ROM "freq_lo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "freq_lo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "osc3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'p_mul_s_reg' and it is trimmed from '35' to '34' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_mixer.vhd:90]
INFO: [Synth 8-5544] ROM "pra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ddra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ddrb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_running" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_10ths_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_secs_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_mins_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_hrs_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_latched" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "talo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tahi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tblo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tbhi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cra_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crb_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask_timerA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cra_pbon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crb_pbon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "do0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ddra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ddrb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_running" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_10ths_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_secs_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_mins_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_hrs_alarm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_latched" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "talo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tahi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tblo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tbhi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cra_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crb_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask_timerA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cra_pbon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crb_pbon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "do0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_clkcnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tod_clkcnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_Op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_Op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_Op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_Op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusA_To" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusA_To" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCAdd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Dec_S" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LDA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LDP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65_ALU.vhd:193]
INFO: [Synth 8-5546] ROM "P_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'DBR_reg[7:0]' into 'PBR_reg[7:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:326]
INFO: [Synth 8-4471] merging register 'MF_i_reg' into 'EF_i_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:244]
INFO: [Synth 8-4471] merging register 'XF_i_reg' into 'EF_i_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:245]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:395]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:517]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:535]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/comodore64_beta_7/src/t65/T65.vhd:534]
INFO: [Synth 8-5546] ROM "accessIO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_f5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_f3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_f1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_f7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "joySelKey" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restore_key" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_pound" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_plus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_arrowleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_commodore" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_shiftl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_W" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_X" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_D" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_E" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_space" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_V" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_F" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_N" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_H" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_G" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_U" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_comma" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_K" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_dot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_slash" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_L" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_colon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_P" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_minus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_semicolon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_at" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_equal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_shiftr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_return" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_star" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_arrowup" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_home" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_del" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_runstop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SIDclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SIDclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phi0_cpu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phi0_vic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableVic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableCia" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulseWrRam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulseRd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SIDclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SIDclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phi0_cpu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phi0_vic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableVic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableCia" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulseWrRam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulseRd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 't2_w_reset_int_reg' into 't2_load_counter_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:304]
INFO: [Synth 8-5546] ROM "final_irq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_1M_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_1M_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "nibble_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "nibble_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reset_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync1" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'opcode_saved_reg' and it is trimmed from '8' to '5' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:530]
WARNING: [Synth 8-3936] Found unconnected internal register 'opcode_reg' and it is trimmed from '8' to '7' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:497]
INFO: [Synth 8-5545] ROM "comparison_eq" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "eqbranch_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'xpos_reg' and it is trimmed from '16' to '12' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd:181]
WARNING: [Synth 8-3936] Found unconnected internal register 'ypos_reg' and it is trimmed from '16' to '12' bits. [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd:183]
INFO: [Synth 8-802] inferred FSM for state register 'comState_reg' in module 'io_ps2_com'
INFO: [Synth 8-4471] merging register 'cart_wr_reg' into 'boot_state_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c64/c64_zx3.vhd:619]
INFO: [Synth 8-5545] ROM "reset_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_n" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "host_bootdata_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-6430] The Block RAM ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               stateidle |                              000 |                              000
            staterecvbit |                              001 |                              110
       statewaithighrecv |                              010 |                              111
            statewait100 |                              011 |                              001
    stateclockanddatalow |                              100 |                              100
      statewaitclockhigh |                              101 |                              011
       statewaitclocklow |                              110 |                              010
            statewaitack |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'comState_reg' using encoding 'sequential' in module 'io_ps2_com'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 962.902 ; gain = 671.539
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |fpga64_sid_iec__GB0 |           1|     18650|
|2     |fpga64_sid_iec__GB1 |           1|     22264|
|3     |c64_zx3__GC0        |           1|     19823|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   5 Input     22 Bit       Adders := 2     
	   4 Input     19 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 6     
	   2 Input     18 Bit       Adders := 17    
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 26    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 21    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 24    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 6     
	   2 Input      8 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 27    
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 3     
	               24 Bit    Registers := 13    
	               23 Bit    Registers := 6     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 5     
	               18 Bit    Registers := 34    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 77    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 259   
	                7 Bit    Registers := 18    
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 79    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 487   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  29 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 56    
	   2 Input     23 Bit        Muxes := 2     
	  29 Input     21 Bit        Muxes := 1     
	  22 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  13 Input     18 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 31    
	   4 Input     18 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 27    
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	  18 Input     15 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 5     
	  22 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 21    
	   5 Input     12 Bit        Muxes := 2     
	  22 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   6 Input     11 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 16    
	   4 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 3     
	  45 Input      9 Bit        Muxes := 9     
	  32 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 162   
	   8 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 11    
	   6 Input      8 Bit        Muxes := 29    
	 256 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 5     
	  25 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 56    
	   2 Input      5 Bit        Muxes := 36    
	   6 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 3     
	  17 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 113   
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 10    
	  10 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 20    
	   6 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 7     
	   7 Input      4 Bit        Muxes := 5     
	  14 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 66    
	   6 Input      3 Bit        Muxes := 2     
	  77 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 7     
	  14 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 8     
	  19 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 19    
	  13 Input      2 Bit        Muxes := 3     
	 256 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 88    
	   4 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 14    
	  17 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 8     
	  16 Input      2 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 775   
	   8 Input      1 Bit        Muxes := 190   
	   3 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 84    
	  13 Input      1 Bit        Muxes := 13    
	  26 Input      1 Bit        Muxes := 25    
	   6 Input      1 Bit        Muxes := 48    
	  77 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 42    
	   7 Input      1 Bit        Muxes := 73    
	  14 Input      1 Bit        Muxes := 24    
	  17 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 1     
	  44 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 10    
	  22 Input      1 Bit        Muxes := 12    
	  29 Input      1 Bit        Muxes := 5     
	  50 Input      1 Bit        Muxes := 3     
	  30 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module c64_zx3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gen_rwram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga64_scandoubler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module fpga64_rgbcolor 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      8 Bit        Muxes := 3     
Module gen_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sid_envelope__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  18 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module sid_voice__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sid_envelope__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  18 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module sid_voice__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sid_envelope 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  18 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module sid_voice 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sid_filters 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input     18 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 12    
Module sid8580 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 22    
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 25    
Module sid_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 98    
	                4 Bit    Registers := 20    
	                1 Bit    Registers := 11    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   6 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 112   
	   6 Input      1 Bit        Muxes := 2     
Module sid_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module oscillator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module wave_map 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	 256 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	 256 Input      2 Bit        Muxes := 1     
Module adsr_multi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
Module mult_acc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   3 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module sid_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   3 Input     18 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sid_mixer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module sid_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   3 Input     18 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sid_mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module fpga64_keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 75    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	  77 Input      3 Bit        Muxes := 1     
	  77 Input      1 Bit        Muxes := 74    
	   2 Input      1 Bit        Muxes := 2     
Module T65_MCode__1 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 20    
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	  14 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 17    
	   7 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	  17 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 21    
	  14 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 26    
	  17 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module T65_ALU__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module T65__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 28    
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module cpu_6510 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module cia6526__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	  25 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module cia6526 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	  25 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module video_vicii_656x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 8     
	               12 Bit    Registers := 43    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 27    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 56    
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	  45 Input      9 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 56    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	   2 Input      2 Bit        Muxes := 42    
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  44 Input      1 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 201   
	   3 Input      1 Bit        Muxes := 7     
Module rom_c64_chargen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rom_c64_basic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rom_c64_kernal 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fpga64_buslogic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
Module fpga64_sid_iec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module ps2_intf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module T65_MCode 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 20    
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	  14 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 17    
	   7 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	  17 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 21    
	  14 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 26    
	  17 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module T65_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module T65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 28    
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sprom_c1541 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module C1541_M6522__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 38    
	  16 Input      1 Bit        Muxes := 5     
Module C1541_M6522 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 38    
	  16 Input      1 Bit        Muxes := 5     
Module c1541_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module gcr_floppy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 1     
Module c1541_sd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module composite_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
Module sigma_delta_dac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 2     
	   5 Input     22 Bit       Adders := 2     
	   4 Input     19 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CtrlROM_ROM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module zpu_core_flex 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  29 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	  29 Input     21 Bit        Muxes := 1     
	  22 Input     21 Bit        Muxes := 1     
	  22 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	  22 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	  16 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  22 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 3     
	  29 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	  50 Input      1 Bit        Muxes := 3     
	  30 Input      1 Bit        Muxes := 1     
Module CharROM_ROM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module OnScreenDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 4     
Module io_ps2_com 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module spi_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module CtrlModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
Module OSD_Overlay 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP dca_out_reg, operation Mode is: (A*B2)'.
DSP Report: register adsr/envelope_reg is absorbed into DSP dca_out_reg.
DSP Report: register dca_out_reg is absorbed into DSP dca_out_reg.
DSP Report: operator dca_out0 is absorbed into DSP dca_out_reg.
DSP Report: Generating DSP dca_out_reg, operation Mode is: (A*B2)'.
DSP Report: register adsr/envelope_reg is absorbed into DSP dca_out_reg.
DSP Report: register dca_out_reg is absorbed into DSP dca_out_reg.
DSP Report: operator dca_out0 is absorbed into DSP dca_out_reg.
DSP Report: Generating DSP dca_out_reg, operation Mode is: (A*B2)'.
DSP Report: register adsr/envelope_reg is absorbed into DSP dca_out_reg.
DSP Report: register dca_out_reg is absorbed into DSP dca_out_reg.
DSP Report: operator dca_out0 is absorbed into DSP dca_out_reg.
INFO: [Synth 8-4471] merging register 'Vbp_reg[17:0]' into 'Vbp_reg[17:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:44]
INFO: [Synth 8-4471] merging register 'Vhp_reg[17:0]' into 'Vhp_reg[17:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:43]
INFO: [Synth 8-4471] merging register 'Vbp_reg[17:0]' into 'Vbp_reg[17:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:44]
INFO: [Synth 8-4471] merging register 'Vf_reg[17:0]' into 'Vf_reg[17:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:102]
INFO: [Synth 8-4471] merging register 'w0_reg[17:0]' into 'w0_reg[17:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid8580/sid_filters.v:43]
DSP Report: Generating DSP mul4, operation Mode is: (D+(A:0x1))*(B:0x141b3).
DSP Report: operator mul4 is absorbed into DSP mul4.
DSP Report: operator mul40 is absorbed into DSP mul4.
DSP Report: Generating DSP mul2, operation Mode is: A2*B2.
DSP Report: register Vbp_reg is absorbed into DSP mul2.
DSP Report: register A is absorbed into DSP mul2.
DSP Report: operator mul2 is absorbed into DSP mul2.
DSP Report: Generating DSP mul3, operation Mode is: A2*B2.
DSP Report: register Vbp_reg is absorbed into DSP mul3.
DSP Report: register A is absorbed into DSP mul3.
DSP Report: operator mul3 is absorbed into DSP mul3.
DSP Report: Generating DSP mul1, operation Mode is: A2*B2.
DSP Report: register Vhp_reg is absorbed into DSP mul1.
DSP Report: register A is absorbed into DSP mul1.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: Generating DSP mult_m_reg, operation Mode is: (A*B)'.
DSP Report: register mult_m_reg is absorbed into DSP mult_m_reg.
DSP Report: operator mult_m0 is absorbed into DSP mult_m_reg.
DSP Report: Generating DSP x_reg0, operation Mode is: A*B.
DSP Report: operator x_reg0 is absorbed into DSP x_reg0.
INFO: [Synth 8-4471] merging register 'mix_i_reg[17:0]' into 'mix_i_reg[17:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_mixer.vhd:68]
DSP Report: Generating DSP p_mul_s_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP p_mul_s_reg.
DSP Report: register mix_i_reg is absorbed into DSP p_mul_s_reg.
DSP Report: register p_mul_s_reg is absorbed into DSP p_mul_s_reg.
DSP Report: operator p_mul_s0 is absorbed into DSP p_mul_s_reg.
DSP Report: Generating DSP x_reg0, operation Mode is: A*B.
DSP Report: operator x_reg0 is absorbed into DSP x_reg0.
INFO: [Synth 8-4471] merging register 'mix_i_reg[17:0]' into 'mix_i_reg[17:0]' [F:/repos/a35/NUEVO/comodore64_beta_7/src/sid/sid_mixer.vhd:68]
DSP Report: Generating DSP p_mul_s_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP p_mul_s_reg.
DSP Report: register mix_i_reg is absorbed into DSP p_mul_s_reg.
DSP Report: register p_mul_s_reg is absorbed into DSP p_mul_s_reg.
DSP Report: operator p_mul_s0 is absorbed into DSP p_mul_s_reg.
INFO: [Synth 8-4471] merging register 'uc1_via6522_inst/cb2_ip_reg_reg' into 'uc1_via6522_inst/ca2_ip_reg_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:558]
INFO: [Synth 8-4471] merging register 'uc3_via6522_inst/p2_h_t1_reg' into 'uc1_via6522_inst/p2_h_t1_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:199]
INFO: [Synth 8-4471] merging register 'uc3_via6522_inst/ca2_ip_reg_reg' into 'uc1_via6522_inst/ca2_ip_reg_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:557]
INFO: [Synth 8-4471] merging register 'uc3_via6522_inst/cb2_ip_reg_reg' into 'uc1_via6522_inst/ca2_ip_reg_reg' [F:/repos/a35/NUEVO/comodore64_beta_7/src/c1541/c1541_m6522.vhd:558]
INFO: [Synth 8-5587] ROM size for "nibble_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "eqbranch_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "comparison_eq" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/repos/a35/NUEVO/comodore64_beta_7/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd:519]
DSP Report: Generating DSP memAWrite0, operation Mode is: A*B.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
DSP Report: Generating DSP memAWrite0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
DSP Report: Generating DSP memAWrite0, operation Mode is: A*B.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
DSP Report: Generating DSP memAWrite0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
DSP Report: operator memAWrite0 is absorbed into DSP memAWrite0.
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "host_bootdata_ack" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_n" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design c64_zx3 has port SDRAM_DQML driven by constant 0
WARNING: [Synth 8-3917] design c64_zx3 has port SDRAM_DQMH driven by constant 0
WARNING: [Synth 8-3917] design c64_zx3 has port SDRAM_CKE driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM myScanConverter/lineRam/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM myScanConverter/lineRam/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM myScanConverter/lineRam/ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM myScanConverter/lineRam/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM colorram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM colorram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3971] The signal myrom/ram_reg was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM myScanConverter/lineRam/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM colorram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/noise_reg[0]' (FDRE) to 'fpga64i_1/sid_8580/v3/noise_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[0]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_1/\sid_8580/v3/triangle_reg[0] )
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/noise_reg[1]' (FDRE) to 'fpga64i_1/sid_8580/v3/noise_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[1]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/noise_reg[2]' (FDRE) to 'fpga64i_1/sid_8580/v3/noise_reg[3]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[2]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_1/\sid_8580/v3/noise_reg[3] )
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[3]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/noise_reg[0]' (FDRE) to 'fpga64i_1/sid_8580/v2/noise_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[0]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_1/\sid_8580/v2/triangle_reg[0] )
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/noise_reg[1]' (FDRE) to 'fpga64i_1/sid_8580/v2/noise_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[1]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/noise_reg[2]' (FDRE) to 'fpga64i_1/sid_8580/v2/noise_reg[3]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[2]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_1/\sid_8580/v2/noise_reg[3] )
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[3]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[4]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[5]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[6]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[7]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[8]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[9]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v2/pulse_reg[10]' (FDRE) to 'fpga64i_1/sid_8580/v2/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/noise_reg[0]' (FDRE) to 'fpga64i_1/sid_8580/v1/noise_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[0]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_1/\sid_8580/v1/triangle_reg[0] )
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/noise_reg[1]' (FDRE) to 'fpga64i_1/sid_8580/v1/noise_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[1]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/noise_reg[2]' (FDRE) to 'fpga64i_1/sid_8580/v1/noise_reg[3]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[2]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_1/\sid_8580/v1/noise_reg[3] )
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[3]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[4]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[5]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[6]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[7]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[8]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[9]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v1/pulse_reg[10]' (FDRE) to 'fpga64i_1/sid_8580/v1/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid/i_filt_left/filter_f_reg[16]' (FDR) to 'fpga64i_1/sid/i_filt_left/filter_f_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_1/sid/i_filt_left/\filter_f_reg[17] )
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/filters/dVlp_reg[16]' (FDE) to 'fpga64i_1/sid_8580/filters/dVlp_reg[17]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/filters/dVbp_reg[16]' (FDE) to 'fpga64i_1/sid_8580/filters/dVbp_reg[17]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid/i_filt_left/instruction_reg[2]' (FDR) to 'fpga64i_1/sid/i_filt_left/instruction_reg[6]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid/i_filt_left/instruction_reg[3]' (FDR) to 'fpga64i_1/sid/i_filt_left/instruction_reg[6]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[4]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[5]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[6]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[7]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[8]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[9]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga64i_1/sid_8580/v3/pulse_reg[10]' (FDRE) to 'fpga64i_1/sid_8580/v3/pulse_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpga64i_2/cia2/prevFlag_n_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpga64i_2/cia1/prevFlag_n_reg)
INFO: [Synth 8-3886] merging instance 'fpga64i_2/cia2/tod_hrs_alarm_reg[6]' (FDRE) to 'fpga64i_2/cia2/tod_hrs_alarm_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_2/cia2/\tod_hrs_alarm_reg[5] )
INFO: [Synth 8-3886] merging instance 'fpga64i_2/cia1/tod_hrs_alarm_reg[6]' (FDRE) to 'fpga64i_2/cia1/tod_hrs_alarm_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_2/cia1/\tod_hrs_alarm_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_2/cia2/intr_flagn_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_2/cia1/intr_flagn_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpga64i_2/cpu/\cpu/SO_n_o_reg )
INFO: [Synth 8-3886] merging instance 'fpga64i_2/cpu/cpu/Mode_r_reg[1]' (FDCE) to 'fpga64i_2/cpu/cpu/Mode_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_2/cpu/\cpu/Mode_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'fpga64i_2/cpu/cpu/P_reg[4]' (FDCE) to 'fpga64i_2/cpu/cpu/P_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MyCtrlModule/\mykeyboard/sendTriggerLoc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MyCtrlModule/\intcontroller/pending_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[27]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[28]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[29]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[30]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[31]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[26]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[18]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[19]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[20]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[21]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[22]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[23]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[24]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[25]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/MyCtrlModule/mem_read_reg[17]' (FDE) to 'i_0/MyCtrlModule/mem_read_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MyCtrlModule/\mem_read_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/sd_busy_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/c1541_sd/c1541/\cpu/NMI_n_o_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/c1541/\uc1_via6522_inst/ca2_ip_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/c1541_sd/c1541/\uc3_via6522_inst/t2_pb6_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/c1541/\uc1_via6522_inst/t2_pb6_reg )
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/cpu/P_reg[5]' (FDCE) to 'i_0/c1541_sd/c1541/cpu/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[5]' (FDCE) to 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[5]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[5]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[7]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[6]' (FDCE) to 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[6]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[6]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/c1541/\cpu/NMIAct_reg )
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[3]' (FDCE) to 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[3]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[3]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[2]' (FDCE) to 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[2]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[1]' (FDCE) to 'i_0/c1541_sd/c1541/uc3_via6522_inst/r_irb_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[1]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_ira_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[1]' (FDCE) to 'i_0/c1541_sd/c1541/uc1_via6522_inst/r_irb_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/c1541/\uc1_via6522_inst/r_ira_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/c1541/\uc1_via6522_inst/r_irb_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/c1541_sd/c1541/cpu/Mode_r_reg[1]' (FDCE) to 'i_0/c1541_sd/c1541/cpu/Mode_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/c1541/\cpu/Mode_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[1]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[2]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[3]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[4]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[5]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[6]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[7]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[8]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[9]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[10]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[11]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[12]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[13]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[14]' (FD) to 'i_0/dac/sd_r_er0_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[15]' (FD) to 'i_0/dac/sd_l_er0_prev_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/sd_r_er0_prev_reg[16]' (FD) to 'i_0/dac/sd_l_er0_prev_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac/rdata_cur_reg[0]' (FDE) to 'i_0/dac/ldata_cur_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/dac/\sd_l_er0_prev_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MyCtrlModule/\intcontroller/status_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/c1541_sd/c1541/\uc3_via6522_inst/t2_pb6_t1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/c1541_sd/c1541/\uc1_via6522_inst/t2_pb6_t1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_2/buslogic/cs_UMAXromHReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga64i_2/buslogic/cs_romLReg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:51 ; elapsed = 00:08:20 . Memory (MB): peak = 1223.043 ; gain = 931.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-------------------------+---------------+----------------+
|Module Name     | RTL Object              | Depth x Width | Implemented As | 
+----------------+-------------------------+---------------+----------------+
|sid_voice       | p_0_out                 | 2048x8        | LUT            | 
|sid_filter      | coef[1023]              | 1024x16       | LUT            | 
|c1541_sd        | p_0_out                 | 64x10         | LUT            | 
|zpu_core_flex   | memAWriteEnable         | 32x1          | LUT            | 
|zpu_core_flex   | sp                      | 32x1          | LUT            | 
|zpu_core_flex   | memBAddr                | 32x1          | LUT            | 
|sid_voice       | p_0_out                 | 2048x8        | LUT            | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | p_0_out                 | 2048x8        | LUT            | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | p_0_out                 | 2048x8        | LUT            | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_voice       | sawtooth_reg_rep        | 4096x8        | Block RAM      | 
|sid_regs        | address_reg             | 256x8         | Block RAM      | 
|sid_filter      | coef[1023]              | 1024x16       | LUT            | 
|sid_filter      | coef[1023]              | 1024x16       | LUT            | 
|fpga64_buslogic | charrom/romData[0]      | 2048x8        | Block RAM      | 
|fpga64_buslogic | kernelrom/do_reg        | 8192x8        | Block RAM      | 
|fpga64_buslogic | basicrom/do_reg         | 8192x8        | Block RAM      | 
|c1541_logic     | rom_c1541_inst/data_reg | 16384x8       | Block RAM      | 
|c1541_sd        | p_0_out                 | 64x10         | LUT            | 
|zpu_core_flex   | memAWriteEnable         | 32x1          | LUT            | 
|zpu_core_flex   | sp                      | 32x1          | LUT            | 
|zpu_core_flex   | memBAddr                | 32x1          | LUT            | 
|OnScreenDisplay | charrom/q_reg           | 8192x1        | Block RAM      | 
+----------------+-------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gen_rwram:   | ram_reg    | 4 K x 4(READ_FIRST)    | W |   | 4 K x 4(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|gen_ram:     | ram_reg    | 1 K x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|c1541_logic: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|CtrlROM_ROM: | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sid_voice     | (A*B2)'                 | 12     | 8      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|sid_voice     | (A*B2)'                 | 12     | 8      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|sid_voice     | (A*B2)'                 | 12     | 8      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|sid_filters   | (D+(A:0x1))*(B:0x141b3) | 1      | 17     | -      | 11     | 29     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sid_filters   | A2*B2                   | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sid_filters   | A2*B2                   | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sid_filters   | A2*B2                   | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult_acc      | (A*B)'                  | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sid_filter    | A*B                     | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sid_mixer     | (A2*B2)'                | 18     | 17     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|sid_filter    | A*B                     | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sid_mixer     | (A2*B2)'                | 18     | 17     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|zpu_core_flex | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zpu_core_flex | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zpu_core_flex | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zpu_core_flex | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_14/sid_8580/v1/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_15/sid_8580/v1/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_19/sid_8580/v1/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_33/sid_8580/v2/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_34/sid_8580/v2/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_38/sid_8580/v2/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_52/sid_8580/v3/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_53/sid_8580/v3/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/i_57/sid_8580/v3/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_1/sid/i_regs/i_0/address_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_2/buslogic/i_0/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_2/buslogic/i_2/kernelrom/do_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_2/buslogic/i_2/kernelrom/do_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_2/buslogic/i_3/basicrom/do_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64i_2/buslogic/i_3/basicrom/do_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/c1541_sd/c1541/i_7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/c1541_sd/c1541/i_28/rom_c1541_inst/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/c1541_sd/c1541/i_28/rom_c1541_inst/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/c1541_sd/c1541/i_28/rom_c1541_inst/data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/c1541_sd/c1541/i_28/rom_c1541_inst/data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_0/myrom/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/MyCtrlModule/i_63/myosd/charrom/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |fpga64_sid_iec__GB0 |           1|     11132|
|2     |fpga64_sid_iec__GB1 |           1|      9523|
|3     |c64_zx3__GC0        |           1|     11450|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk32' to pin 'pll/bbstub_clk32/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk32n' to pin 'pll/bbstub_clk32n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk64' to pin 'pll/bbstub_clk64/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk64ps' to pin 'pll/bbstub_clk64ps/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_ctrl' to pin 'pll/bbstub_clk_ctrl/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:25 ; elapsed = 00:08:55 . Memory (MB): peak = 1223.043 ; gain = 931.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:51 ; elapsed = 00:09:21 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gen_rwram:   | ram_reg    | 4 K x 4(READ_FIRST)    | W |   | 4 K x 4(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|gen_ram:     | ram_reg    | 1 K x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|c1541_logic: | ram_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|CtrlROM_ROM: | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |fpga64_sid_iec__GB0 |           1|     11063|
|2     |fpga64_sid_iec__GB1 |           1|      9517|
|3     |c64_zx3__GC0        |           1|     11450|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpga64/sid_8580/filters/Vi_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpga64/sid_8580/filters/Vi_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpga64/sid_8580/filters/Vnf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpga64/sid_8580/filters/Vnf_reg[1] )
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v1/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v1/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v1/sawtooth_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v1/sawtooth_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v1/sawtooth_reg_rep__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v1/sawtooth_reg_rep__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v3/sawtooth_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v3/sawtooth_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid_8580/v3/sawtooth_reg_rep__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/sid/i_regs/address_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/buslogic/kernelrom/do_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/buslogic/kernelrom/do_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/buslogic/basicrom/do_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fpga64/buslogic/basicrom/do_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance c1541_sd/c1541/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance c1541_sd/c1541/rom_c1541_inst/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance c1541_sd/c1541/rom_c1541_inst/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance c1541_sd/c1541/rom_c1541_inst/data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance c1541_sd/c1541/rom_c1541_inst/data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myrom/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MyCtrlModule/myosd/charrom/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:13 ; elapsed = 00:09:45 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:18 ; elapsed = 00:09:50 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:18 ; elapsed = 00:09:50 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:22 ; elapsed = 00:09:54 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:22 ; elapsed = 00:09:54 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:23 ; elapsed = 00:09:55 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:23 ; elapsed = 00:09:55 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|c64_zx3     | fpga64/sid/osc/accu_reg_reg[0][20]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|c64_zx3     | fpga64/sid/wmap/voice_reg_reg[0][11]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|c64_zx3     | fpga64/sid/wmap/noise_reg_reg[0][22]  | 3      | 23    | NO           | NO                 | YES               | 23     | 0       | 
|c64_zx3     | fpga64/sid/adsr/state_array_reg[0][9] | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|c64_zx3     | fpga64/vic/charStore_reg[38][11]      | 39     | 12    | NO           | NO                 | YES               | 0      | 24      | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |relojes           |         1|
|2     |DualPortRAM_Block |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DualPortRAM_Block |     1|
|2     |relojes           |     1|
|3     |CARRY4            |   405|
|4     |DSP48E1_1         |     1|
|5     |DSP48E1_2         |     1|
|6     |DSP48E1_4         |     1|
|7     |DSP48E1_5         |     2|
|8     |DSP48E1_6         |     1|
|9     |DSP48E1_7         |     3|
|10    |DSP48E1_8         |     4|
|11    |LUT1              |   263|
|12    |LUT2              |  1047|
|13    |LUT3              |   848|
|14    |LUT4              |  1069|
|15    |LUT5              |  1404|
|16    |LUT6              |  3630|
|17    |MUXF7             |   306|
|18    |MUXF8             |    75|
|19    |ODDR2             |     1|
|20    |RAMB18E1_2        |     1|
|21    |RAMB18E1_4        |     1|
|22    |RAMB18E1_5        |     1|
|23    |RAMB18E1_6        |     1|
|24    |RAMB18E1_7        |     1|
|25    |RAMB18E1_8        |     1|
|26    |RAMB36E1          |     2|
|27    |RAMB36E1_1        |     2|
|28    |RAMB36E1_10       |     1|
|29    |RAMB36E1_11       |     1|
|30    |RAMB36E1_12       |     1|
|31    |RAMB36E1_13       |     1|
|32    |RAMB36E1_14       |     1|
|33    |RAMB36E1_2        |     2|
|34    |RAMB36E1_3        |     1|
|35    |RAMB36E1_4        |     1|
|36    |RAMB36E1_5        |     1|
|37    |RAMB36E1_6        |     1|
|38    |RAMB36E1_7        |     1|
|39    |RAMB36E1_8        |     1|
|40    |RAMB36E1_9        |     1|
|41    |SRL16E            |    42|
|42    |SRLC32E           |    24|
|43    |FDCE              |   484|
|44    |FDPE              |    29|
|45    |FDRE              |  4758|
|46    |FDSE              |   182|
|47    |IBUF              |     5|
|48    |IOBUF             |    16|
|49    |OBUF              |    65|
|50    |OBUFT             |     8|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 14720|
|2     |  MyCtrlModule         |CtrlModule           |  1696|
|3     |    intcontroller      |interrupt_controller |    12|
|4     |    mykeyboard         |io_ps2_com           |    95|
|5     |    myosd              |OnScreenDisplay      |   218|
|6     |      charrom          |CharROM_ROM          |     7|
|7     |    myrom              |CtrlROM_ROM          |   123|
|8     |    spi                |spi_interface        |    38|
|9     |    zpu                |zpu_core_flex        |  1063|
|10    |  c1541_sd             |c1541_sd             |  2147|
|11    |    c1541              |c1541_logic          |  1745|
|12    |      cpu              |T65_5                |   948|
|13    |        alu            |T65_ALU_7            |    67|
|14    |      rom_c1541_inst   |sprom_c1541          |     4|
|15    |      uc1_via6522_inst |C1541_M6522          |   357|
|16    |      uc3_via6522_inst |C1541_M6522_6        |   422|
|17    |    floppy             |gcr_floppy           |   233|
|18    |  comp_sync            |composite_sync       |    78|
|19    |  dac                  |sigma_delta_dac      |   648|
|20    |  fpga64               |fpga64_sid_iec       |  9618|
|21    |    buslogic           |fpga64_buslogic      |   177|
|22    |      basicrom         |rom_c64_basic        |    18|
|23    |      kernelrom        |rom_c64_kernal       |     2|
|24    |    cia1               |cia6526              |   534|
|25    |    cia2               |cia6526_0            |   470|
|26    |    colorram           |gen_ram              |     1|
|27    |    cpu                |cpu_6510             |  1197|
|28    |      cpu              |T65                  |  1178|
|29    |        alu            |T65_ALU              |    10|
|30    |    myKeyboardMatrix   |fpga64_keyboard      |   181|
|31    |    myScanConverter    |fpga64_scandoubler   |   138|
|32    |      lineRam          |gen_rwram            |     1|
|33    |    sid                |sid_top              |  2951|
|34    |      adsr             |adsr_multi           |   150|
|35    |      i_ctrl           |sid_ctrl             |    52|
|36    |      i_filt_left      |sid_filter           |   585|
|37    |      i_regs           |sid_regs             |  1474|
|38    |      mix              |sid_mixer            |   164|
|39    |      osc              |oscillator           |   238|
|40    |      sum              |mult_acc             |   187|
|41    |      wmap             |wave_map             |   101|
|42    |    sid_8580           |sid8580              |  2053|
|43    |      filters          |sid_filters          |   462|
|44    |      v1               |sid_voice            |   471|
|45    |        adsr           |sid_envelope_4       |   190|
|46    |      v2               |sid_voice_1          |   447|
|47    |        adsr           |sid_envelope_3       |   187|
|48    |      v3               |sid_voice_2          |   490|
|49    |        adsr           |sid_envelope         |   188|
|50    |    vic                |video_vicii_656x     |  1798|
|51    |  overlay              |OSD_Overlay          |    17|
|52    |  ps2_in               |ps2_intf             |   102|
|53    |  sdram                |sdram                |    47|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:23 ; elapsed = 00:09:55 . Memory (MB): peak = 1259.840 ; gain = 968.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:07 ; elapsed = 00:09:32 . Memory (MB): peak = 1259.840 ; gain = 668.633
Synthesis Optimization Complete : Time (s): cpu = 00:09:24 ; elapsed = 00:09:56 . Memory (MB): peak = 1259.840 ; gain = 968.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 840 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ddr_clk' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1259.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  ODDR2 => ODDR: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
588 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:33 ; elapsed = 00:10:07 . Memory (MB): peak = 1259.840 ; gain = 980.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1259.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/repos/a35/NUEVO/comodore64_beta_7/A35/A35.runs/synth_1/c64_zx3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file c64_zx3_utilization_synth.rpt -pb c64_zx3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 13:07:46 2019...
