#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Mon Nov 21 18:44:06 2016
# Process ID: 1288
# Log file: D:/workspace/RS_422/planAhead_run_1/planAhead.log
# Journal file: D:/workspace/RS_422/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -173 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source D:/workspace/RS_422/pa.fromNetlist.tcl
# create_project -name RS_422 -dir "D:/workspace/RS_422/planAhead_run_1" -part xc3s2000fg676-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/workspace/RS_422/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/workspace/RS_422} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/workspace/RS_422/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s2000fg676-5
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus div_1_8m1/Mcount_clk_cnt_lut<11 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus uart_send1/data_reg<5 : 0> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus uart_send1/data_reg_mux0000<7 : 2> on
   block top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 85960 kilobytes

Parsing EDIF File [./planAhead_run_1/RS_422.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/RS_422.data/cache/top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/ClockBuffers.xml
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/fg676/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s2000/fg676/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [D:/workspace/RS_422/top.ucf]
Finished Parsing UCF File [D:/workspace/RS_422/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4bcd4a98
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 566.090 ; gain = 111.625
startgroup
set_property package_pin M7 [get_ports {dout[7]}]
endgroup
startgroup
set_property package_pin N7 [get_ports {dout[6]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {dout[5]}]
endgroup
startgroup
set_property package_pin AD6 [get_ports {dout[4]}]
endgroup
startgroup
set_property package_pin C14 [get_ports clk59m]
endgroup
startgroup
set_property package_pin AC6 [get_ports rst]
endgroup
set_property package_pin "" [get_ports [list  rxd]]
startgroup
set_property package_pin AE5 [get_ports rxd]
endgroup
startgroup
set_property package_pin AF4 [get_ports txd]
endgroup
set_property package_pin "" [get_ports [list  send_over]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/workspace/RS_422\planAhead_pid1288.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 21 18:50:02 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
