INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/verilog_macro_bus.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_clk_wiz_0_en_clk, assumed default net type wire [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:215]
INFO: [VRFC 10-2458] undeclared symbol clk_out2_clk_wiz_0_en_clk, assumed default net type wire [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:234]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/Car_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Car_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/Controller_status_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_status_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Klawiatura_ps2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/MouseCtlVeri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MouseCtlVeri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/MouseDisplayVeri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MouseDisplayVeri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/Screen_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/State_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/Title_Screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Title_Screen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/cardata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cardata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/char_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module char_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/drawNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_background.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_background
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_rect_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/game_bg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_bg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/imports/Desktop/gremlin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gremlin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/imports/Desktop/gremlin_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gremlin_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/imports/Desktop/gremlins_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gremlins_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/image_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/psx_controller_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psx_controller_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/psx_controller_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psx_controller_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/start_screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_screen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sim_1/new/psx_controller_module_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psx_controller_module_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sim_1/imports/project_1/psx_clk_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psx_clk_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sim_1/new/psx_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psx_module
