// Seed: 1735852824
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output tri0 id_7,
    input supply0 id_8
);
  wire id_10, id_11;
  assign id_7 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    input tri id_5,
    input wor id_6,
    output tri id_7,
    output wand id_8,
    output logic id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    output wand id_13,
    input tri0 id_14,
    input tri0 id_15,
    input logic id_16,
    output supply1 id_17,
    output uwire id_18,
    input tri1 id_19
);
  assign id_18 = (1'd0);
  assign id_3  = 1'h0;
  always id_9 <= id_16;
  assign id_8 = 1'b0;
  wire id_21, id_22;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_19,
      id_10,
      id_11,
      id_0,
      id_14,
      id_17,
      id_19
  );
  assign modCall_1.id_1 = 0;
  assign id_18 = 1;
  assign id_21 = id_5;
endmodule
