#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b184cf0eb20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b184cf9b270 .scope module, "rv32i_core" "rv32i_core" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 32 "pc_out";
    .port_info 3 /OUTPUT 32 "instr_out";
P_0x5b184cfd7c40 .param/l "DMEM_SIZE" 0 3 9, +C4<00000000000000000001000000000000>;
P_0x5b184cfd7c80 .param/l "IMEM_SIZE" 0 3 8, +C4<00000000000000000001000000000000>;
P_0x5b184cfd7cc0 .param/str "MEM_FILE" 0 3 10, "\000";
P_0x5b184cfd7d00 .param/l "RESET_VECTOR" 0 3 7, C4<00000000000000000000000000000000>;
L_0x5b184cf5ac70 .functor BUFZ 32, v0x5b184ce2ef30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184cfb76c0 .functor BUFZ 32, L_0x5b184d033600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x75935689fd50 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5b184d03bda0 .functor AND 32, L_0x5b184d03bfe0, L_0x75935689fd50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5b184cdaad80_0 .net *"_ivl_10", 0 0, L_0x5b184d03a2d0;  1 drivers
v0x5b184cdaae60_0 .net *"_ivl_100", 31 0, L_0x5b184d041510;  1 drivers
L_0x75935689fa80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b184cdaaf40_0 .net/2u *"_ivl_12", 2 0, L_0x75935689fa80;  1 drivers
v0x5b184ce44ce0_0 .net *"_ivl_14", 0 0, L_0x5b184d03a410;  1 drivers
L_0x75935689fac8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b184ce44d80_0 .net/2u *"_ivl_16", 2 0, L_0x75935689fac8;  1 drivers
v0x5b184ce44e60_0 .net *"_ivl_18", 0 0, L_0x5b184d03a500;  1 drivers
L_0x75935689fb10 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b184ce44f20_0 .net/2u *"_ivl_20", 2 0, L_0x75935689fb10;  1 drivers
v0x5b184ce45000_0 .net *"_ivl_22", 0 0, L_0x5b184d03a630;  1 drivers
L_0x75935689fb58 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b184ce450c0_0 .net/2u *"_ivl_24", 2 0, L_0x75935689fb58;  1 drivers
v0x5b184cdb01a0_0 .net *"_ivl_26", 0 0, L_0x5b184d03a720;  1 drivers
L_0x75935689fba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cdb0260_0 .net/2u *"_ivl_28", 31 0, L_0x75935689fba0;  1 drivers
v0x5b184cdb0340_0 .net *"_ivl_30", 31 0, L_0x5b184d03a850;  1 drivers
v0x5b184cdb0420_0 .net *"_ivl_32", 31 0, L_0x5b184d03a990;  1 drivers
v0x5b184cdb0500_0 .net *"_ivl_34", 31 0, L_0x5b184d03ab20;  1 drivers
v0x5b184cdb92c0_0 .net *"_ivl_36", 31 0, L_0x5b184d03ac60;  1 drivers
L_0x75935689fbe8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5b184cdb93a0_0 .net/2u *"_ivl_40", 6 0, L_0x75935689fbe8;  1 drivers
v0x5b184cdb9480_0 .net *"_ivl_42", 0 0, L_0x5b184d03aef0;  1 drivers
L_0x75935689fc30 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5b184cdb9540_0 .net/2u *"_ivl_44", 6 0, L_0x75935689fc30;  1 drivers
v0x5b184cdb9620_0 .net *"_ivl_46", 0 0, L_0x5b184d03b050;  1 drivers
L_0x75935689fc78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cdb96e0_0 .net/2u *"_ivl_48", 31 0, L_0x75935689fc78;  1 drivers
v0x5b184cdc1b70_0 .net *"_ivl_50", 31 0, L_0x5b184d03b140;  1 drivers
L_0x75935689fd08 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5b184cdc1c30_0 .net/2u *"_ivl_58", 6 0, L_0x75935689fd08;  1 drivers
v0x5b184cdc1d10_0 .net *"_ivl_60", 0 0, L_0x5b184d03bea0;  1 drivers
v0x5b184cdc1dd0_0 .net *"_ivl_62", 31 0, L_0x5b184d03bfe0;  1 drivers
v0x5b184cdc1eb0_0 .net/2u *"_ivl_64", 31 0, L_0x75935689fd50;  1 drivers
v0x5b184cdc1f90_0 .net *"_ivl_66", 31 0, L_0x5b184d03bda0;  1 drivers
v0x5b184cdd9360_0 .net *"_ivl_68", 31 0, L_0x5b184d03c080;  1 drivers
v0x5b184cdd9420_0 .net *"_ivl_72", 31 0, L_0x5b184d03c370;  1 drivers
L_0x75935689fd98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b184cdd9500_0 .net/2u *"_ivl_74", 31 0, L_0x75935689fd98;  1 drivers
v0x5b184cdd95e0_0 .net *"_ivl_76", 31 0, L_0x5b184d03c570;  1 drivers
L_0x75935689fa38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cdd96c0_0 .net/2u *"_ivl_8", 2 0, L_0x75935689fa38;  1 drivers
L_0x7593568a04e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cddc210_0 .net/2u *"_ivl_80", 1 0, L_0x7593568a04e8;  1 drivers
v0x5b184cddc2f0_0 .net *"_ivl_82", 0 0, L_0x5b184d040df0;  1 drivers
L_0x7593568a0530 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b184cddc5c0_0 .net/2u *"_ivl_84", 1 0, L_0x7593568a0530;  1 drivers
v0x5b184cde31b0_0 .net *"_ivl_86", 0 0, L_0x5b184d040f30;  1 drivers
L_0x7593568a0578 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b184cde3270_0 .net/2u *"_ivl_88", 1 0, L_0x7593568a0578;  1 drivers
v0x5b184cde3350_0 .net *"_ivl_90", 0 0, L_0x5b184d041100;  1 drivers
L_0x7593568a05c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b184cde3410_0 .net/2u *"_ivl_92", 31 0, L_0x7593568a05c0;  1 drivers
v0x5b184cde34f0_0 .net *"_ivl_94", 31 0, L_0x5b184d0411a0;  1 drivers
L_0x7593568a0608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cde35d0_0 .net/2u *"_ivl_96", 31 0, L_0x7593568a0608;  1 drivers
v0x5b184cdf3100_0 .net *"_ivl_98", 31 0, L_0x5b184d041380;  1 drivers
v0x5b184cdf31e0_0 .net "alu_control", 3 0, v0x5b184cf99f50_0;  1 drivers
v0x5b184cdf32a0_0 .net "alu_lt", 0 0, L_0x5b184d03b910;  1 drivers
v0x5b184cdf3340_0 .net "alu_ltu", 0 0, L_0x5b184d03baa0;  1 drivers
v0x5b184cdf33e0_0 .net "alu_operand_a", 31 0, L_0x5b184d03b340;  1 drivers
v0x5b184cdf34b0_0 .net "alu_operand_b", 31 0, L_0x5b184d03b4d0;  1 drivers
v0x5b184ccaecf0_0 .net "alu_result", 31 0, v0x5b184cd69fd0_0;  1 drivers
v0x5b184ccaede0_0 .net "alu_src", 0 0, v0x5b184cf954a0_0;  1 drivers
v0x5b184ccaee80_0 .net "alu_zero", 0 0, L_0x5b184d03b820;  1 drivers
v0x5b184ccaef50_0 .net "branch", 0 0, v0x5b184cf95540_0;  1 drivers
v0x5b184ccaf040_0 .net "branch_target", 31 0, L_0x5b184d03bd00;  1 drivers
o0x7593568eae98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184ccaf0e0_0 .net "clk", 0 0, o0x7593568eae98;  0 drivers
v0x5b184ccf6630_0 .net "funct3", 2 0, L_0x5b184d033960;  1 drivers
v0x5b184ccf66d0_0 .net "funct7", 6 0, L_0x5b184d033b70;  1 drivers
v0x5b184ccf6790_0 .net "imm_b", 31 0, L_0x5b184d035360;  1 drivers
v0x5b184ccf6850_0 .net "imm_i", 31 0, L_0x5b184d033fe0;  1 drivers
v0x5b184ccf68f0_0 .net "imm_j", 31 0, L_0x5b184d036120;  1 drivers
v0x5b184ccf6990_0 .net "imm_s", 31 0, L_0x5b184d0347b0;  1 drivers
v0x5b184cfdf870_0 .net "imm_sel", 2 0, v0x5b184cf8c800_0;  1 drivers
v0x5b184cfdf910_0 .net "imm_u", 31 0, L_0x5b184d0358b0;  1 drivers
v0x5b184cfdf9b0_0 .net "immediate", 31 0, L_0x5b184d03adb0;  1 drivers
v0x5b184cfdfa50_0 .net "instr_out", 31 0, L_0x5b184cfb76c0;  1 drivers
v0x5b184cfdfaf0_0 .net "instruction", 31 0, L_0x5b184d033600;  1 drivers
v0x5b184cfdfb90_0 .net "jump", 0 0, v0x5b184cead6d0_0;  1 drivers
v0x5b184cfdfc30_0 .net "jump_target", 31 0, L_0x5b184d03bf40;  1 drivers
v0x5b184cfe00e0_0 .net "mem_read", 0 0, v0x5b184cee9340_0;  1 drivers
v0x5b184cfe01d0_0 .net "mem_read_data", 31 0, v0x5b184cfb0010_0;  1 drivers
v0x5b184cfe0270_0 .net "mem_write", 0 0, v0x5b184cee93e0_0;  1 drivers
v0x5b184cfe0360_0 .net "opcode", 6 0, L_0x5b184d033820;  1 drivers
v0x5b184cfe0450_0 .net "pc_current", 31 0, v0x5b184ce2ef30_0;  1 drivers
v0x5b184cfe0540_0 .net "pc_next", 31 0, L_0x5b184d03c660;  1 drivers
v0x5b184cfe0600_0 .net "pc_out", 31 0, L_0x5b184cf5ac70;  1 drivers
L_0x75935689f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe06c0_0 .net "pc_stall", 0 0, L_0x75935689f018;  1 drivers
v0x5b184cfe0760_0 .net "rd", 4 0, L_0x5b184d0338c0;  1 drivers
v0x5b184cfe0850_0 .net "rd_data", 31 0, L_0x5b184d0417a0;  1 drivers
v0x5b184cfe0910_0 .net "reg_write", 0 0, v0x5b184cebe1b0_0;  1 drivers
o0x7593568eb678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184cfe0a00_0 .net "reset_n", 0 0, o0x7593568eb678;  0 drivers
v0x5b184cfe0af0_0 .net "rs1", 4 0, L_0x5b184d033a00;  1 drivers
v0x5b184cfe0be0_0 .net "rs1_data", 31 0, L_0x5b184d039690;  1 drivers
v0x5b184cfe0cf0_0 .net "rs2", 4 0, L_0x5b184d033ad0;  1 drivers
v0x5b184cfe0e00_0 .net "rs2_data", 31 0, L_0x5b184d03a080;  1 drivers
v0x5b184cfe0ec0_0 .net "take_branch", 0 0, v0x5b184cf2b6c0_0;  1 drivers
v0x5b184cfe0f60_0 .net "wb_sel", 1 0, L_0x5b184d038e90;  1 drivers
L_0x5b184d038e90 .part v0x5b184cebe270_0, 0, 2;
L_0x5b184d03a2d0 .cmp/eq 3, v0x5b184cf8c800_0, L_0x75935689fa38;
L_0x5b184d03a410 .cmp/eq 3, v0x5b184cf8c800_0, L_0x75935689fa80;
L_0x5b184d03a500 .cmp/eq 3, v0x5b184cf8c800_0, L_0x75935689fac8;
L_0x5b184d03a630 .cmp/eq 3, v0x5b184cf8c800_0, L_0x75935689fb10;
L_0x5b184d03a720 .cmp/eq 3, v0x5b184cf8c800_0, L_0x75935689fb58;
L_0x5b184d03a850 .functor MUXZ 32, L_0x75935689fba0, L_0x5b184d036120, L_0x5b184d03a720, C4<>;
L_0x5b184d03a990 .functor MUXZ 32, L_0x5b184d03a850, L_0x5b184d0358b0, L_0x5b184d03a630, C4<>;
L_0x5b184d03ab20 .functor MUXZ 32, L_0x5b184d03a990, L_0x5b184d035360, L_0x5b184d03a500, C4<>;
L_0x5b184d03ac60 .functor MUXZ 32, L_0x5b184d03ab20, L_0x5b184d0347b0, L_0x5b184d03a410, C4<>;
L_0x5b184d03adb0 .functor MUXZ 32, L_0x5b184d03ac60, L_0x5b184d033fe0, L_0x5b184d03a2d0, C4<>;
L_0x5b184d03aef0 .cmp/eq 7, L_0x5b184d033820, L_0x75935689fbe8;
L_0x5b184d03b050 .cmp/eq 7, L_0x5b184d033820, L_0x75935689fc30;
L_0x5b184d03b140 .functor MUXZ 32, L_0x5b184d039690, L_0x75935689fc78, L_0x5b184d03b050, C4<>;
L_0x5b184d03b340 .functor MUXZ 32, L_0x5b184d03b140, v0x5b184ce2ef30_0, L_0x5b184d03aef0, C4<>;
L_0x5b184d03b4d0 .functor MUXZ 32, L_0x5b184d03a080, L_0x5b184d03adb0, v0x5b184cf954a0_0, C4<>;
L_0x5b184d03bd00 .arith/sum 32, v0x5b184ce2ef30_0, L_0x5b184d035360;
L_0x5b184d03bea0 .cmp/eq 7, L_0x5b184d033820, L_0x75935689fd08;
L_0x5b184d03bfe0 .arith/sum 32, L_0x5b184d039690, L_0x5b184d033fe0;
L_0x5b184d03c080 .arith/sum 32, v0x5b184ce2ef30_0, L_0x5b184d036120;
L_0x5b184d03bf40 .functor MUXZ 32, L_0x5b184d03c080, L_0x5b184d03bda0, L_0x5b184d03bea0, C4<>;
L_0x5b184d03c370 .functor MUXZ 32, L_0x5b184d03bd00, L_0x5b184d03bf40, v0x5b184cead6d0_0, C4<>;
L_0x5b184d03c570 .arith/sum 32, v0x5b184ce2ef30_0, L_0x75935689fd98;
L_0x5b184d03c660 .functor MUXZ 32, L_0x5b184d03c570, L_0x5b184d03c370, v0x5b184cf2b6c0_0, C4<>;
L_0x5b184d040df0 .cmp/eq 2, L_0x5b184d038e90, L_0x7593568a04e8;
L_0x5b184d040f30 .cmp/eq 2, L_0x5b184d038e90, L_0x7593568a0530;
L_0x5b184d041100 .cmp/eq 2, L_0x5b184d038e90, L_0x7593568a0578;
L_0x5b184d0411a0 .arith/sum 32, v0x5b184ce2ef30_0, L_0x7593568a05c0;
L_0x5b184d041380 .functor MUXZ 32, L_0x7593568a0608, L_0x5b184d0411a0, L_0x5b184d041100, C4<>;
L_0x5b184d041510 .functor MUXZ 32, L_0x5b184d041380, v0x5b184cfb0010_0, L_0x5b184d040f30, C4<>;
L_0x5b184d0417a0 .functor MUXZ 32, L_0x5b184d041510, v0x5b184cd69fd0_0, L_0x5b184d040df0, C4<>;
S_0x5b184cfbc200 .scope module, "alu_inst" "alu" 3 172, 4 9 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_unsigned";
P_0x5b184cd22e40 .param/l "SHAMT_WIDTH" 1 4 26, +C4<00000000000000000000000000000101>;
P_0x5b184cd22e80 .param/l "XLEN" 0 4 10, +C4<00000000000000000000000000100000>;
L_0x5b184d03afe0 .functor BUFZ 32, L_0x5b184d03b340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d039e80 .functor BUFZ 32, L_0x5b184d03b4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x75935689fcc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cf5ad90_0 .net/2u *"_ivl_6", 31 0, L_0x75935689fcc0;  1 drivers
v0x5b184cf5ae30_0 .net "alu_control", 3 0, v0x5b184cf99f50_0;  alias, 1 drivers
v0x5b184cfa36c0_0 .net "less_than", 0 0, L_0x5b184d03b910;  alias, 1 drivers
v0x5b184cfb77e0_0 .net "less_than_unsigned", 0 0, L_0x5b184d03baa0;  alias, 1 drivers
v0x5b184ced8b30_0 .net "operand_a", 31 0, L_0x5b184d03b340;  alias, 1 drivers
v0x5b184ced8bd0_0 .net "operand_b", 31 0, L_0x5b184d03b4d0;  alias, 1 drivers
v0x5b184cd69fd0_0 .var "result", 31 0;
v0x5b184cf6aed0_0 .net "shamt", 4 0, L_0x5b184d03b6f0;  1 drivers
v0x5b184cf6bb30_0 .net/s "signed_a", 31 0, L_0x5b184d03afe0;  1 drivers
v0x5b184cf6b5f0_0 .net/s "signed_b", 31 0, L_0x5b184d039e80;  1 drivers
v0x5b184cf7a510_0 .net "zero", 0 0, L_0x5b184d03b820;  alias, 1 drivers
E_0x5b184ccf8b40/0 .event edge, v0x5b184cf5ae30_0, v0x5b184ced8b30_0, v0x5b184ced8bd0_0, v0x5b184cf6aed0_0;
E_0x5b184ccf8b40/1 .event edge, v0x5b184cf6bb30_0, v0x5b184cf6b5f0_0;
E_0x5b184ccf8b40 .event/or E_0x5b184ccf8b40/0, E_0x5b184ccf8b40/1;
L_0x5b184d03b6f0 .part L_0x5b184d03b4d0, 0, 5;
L_0x5b184d03b820 .cmp/eq 32, v0x5b184cd69fd0_0, L_0x75935689fcc0;
L_0x5b184d03b910 .cmp/gt.s 32, L_0x5b184d039e80, L_0x5b184d03afe0;
L_0x5b184d03baa0 .cmp/gt 32, L_0x5b184d03b4d0, L_0x5b184d03b340;
S_0x5b184cf53760 .scope module, "branch_inst" "branch_unit" 3 185, 5 9 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "take_branch";
P_0x5b184cd8c3f0 .param/l "XLEN" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x5b184d03bc20 .functor BUFZ 32, L_0x5b184d039690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d03bc90 .functor BUFZ 32, L_0x5b184d03a080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b184cf136c0_0 .net "branch", 0 0, v0x5b184cf95540_0;  alias, 1 drivers
v0x5b184cf129f0_0 .net "funct3", 2 0, L_0x5b184d033960;  alias, 1 drivers
v0x5b184cfbaad0_0 .net "jump", 0 0, v0x5b184cead6d0_0;  alias, 1 drivers
v0x5b184cfbab70_0 .net "rs1_data", 31 0, L_0x5b184d039690;  alias, 1 drivers
v0x5b184cfb9e00_0 .net "rs2_data", 31 0, L_0x5b184d03a080;  alias, 1 drivers
v0x5b184cfbb670_0 .net/s "signed_rs1", 31 0, L_0x5b184d03bc20;  1 drivers
v0x5b184cf224a0_0 .net/s "signed_rs2", 31 0, L_0x5b184d03bc90;  1 drivers
v0x5b184cf2b6c0_0 .var "take_branch", 0 0;
E_0x5b184cf5b5d0/0 .event edge, v0x5b184cfbaad0_0, v0x5b184cf136c0_0, v0x5b184cf129f0_0, v0x5b184cfbab70_0;
E_0x5b184cf5b5d0/1 .event edge, v0x5b184cfb9e00_0, v0x5b184cfbb670_0, v0x5b184cf224a0_0;
E_0x5b184cf5b5d0 .event/or E_0x5b184cf5b5d0/0, E_0x5b184cf5b5d0/1;
S_0x5b184cf0d7d0 .scope module, "control_inst" "control" 3 119, 6 10 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "is_csr";
    .port_info 4 /INPUT 1 "is_ecall";
    .port_info 5 /INPUT 1 "is_ebreak";
    .port_info 6 /INPUT 1 "is_mret";
    .port_info 7 /INPUT 1 "is_mul_div";
    .port_info 8 /INPUT 4 "mul_div_op";
    .port_info 9 /INPUT 1 "is_word_op";
    .port_info 10 /OUTPUT 1 "reg_write";
    .port_info 11 /OUTPUT 1 "mem_read";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 1 "branch";
    .port_info 14 /OUTPUT 1 "jump";
    .port_info 15 /OUTPUT 4 "alu_control";
    .port_info 16 /OUTPUT 1 "alu_src";
    .port_info 17 /OUTPUT 3 "wb_sel";
    .port_info 18 /OUTPUT 3 "imm_sel";
    .port_info 19 /OUTPUT 1 "csr_we";
    .port_info 20 /OUTPUT 1 "csr_src";
    .port_info 21 /OUTPUT 1 "mul_div_en";
    .port_info 22 /OUTPUT 4 "mul_div_op_out";
    .port_info 23 /OUTPUT 1 "is_word_op_out";
    .port_info 24 /OUTPUT 1 "illegal_inst";
P_0x5b184cfdf3a0 .param/l "IMM_B" 1 6 70, C4<010>;
P_0x5b184cfdf3e0 .param/l "IMM_I" 1 6 68, C4<000>;
P_0x5b184cfdf420 .param/l "IMM_J" 1 6 72, C4<100>;
P_0x5b184cfdf460 .param/l "IMM_S" 1 6 69, C4<001>;
P_0x5b184cfdf4a0 .param/l "IMM_U" 1 6 71, C4<011>;
P_0x5b184cfdf4e0 .param/l "OP_AUIPC" 1 6 52, C4<0010111>;
P_0x5b184cfdf520 .param/l "OP_BRANCH" 1 6 55, C4<1100011>;
P_0x5b184cfdf560 .param/l "OP_FENCE" 1 6 60, C4<0001111>;
P_0x5b184cfdf5a0 .param/l "OP_IMM" 1 6 58, C4<0010011>;
P_0x5b184cfdf5e0 .param/l "OP_IMM_32" 1 6 64, C4<0011011>;
P_0x5b184cfdf620 .param/l "OP_JAL" 1 6 53, C4<1101111>;
P_0x5b184cfdf660 .param/l "OP_JALR" 1 6 54, C4<1100111>;
P_0x5b184cfdf6a0 .param/l "OP_LOAD" 1 6 56, C4<0000011>;
P_0x5b184cfdf6e0 .param/l "OP_LUI" 1 6 51, C4<0110111>;
P_0x5b184cfdf720 .param/l "OP_OP" 1 6 59, C4<0110011>;
P_0x5b184cfdf760 .param/l "OP_OP_32" 1 6 65, C4<0111011>;
P_0x5b184cfdf7a0 .param/l "OP_STORE" 1 6 57, C4<0100011>;
P_0x5b184cfdf7e0 .param/l "OP_SYSTEM" 1 6 61, C4<1110011>;
P_0x5b184cfdf820 .param/l "XLEN" 0 6 11, +C4<00000000000000000000000000100000>;
v0x5b184cf99f50_0 .var "alu_control", 3 0;
v0x5b184cf954a0_0 .var "alu_src", 0 0;
v0x5b184cf95540_0 .var "branch", 0 0;
v0x5b184cf95020_0 .var "csr_src", 0 0;
v0x5b184cf950c0_0 .var "csr_we", 0 0;
v0x5b184cf94ba0_0 .net "funct3", 2 0, L_0x5b184d033960;  alias, 1 drivers
v0x5b184cf94c40_0 .net "funct7", 6 0, L_0x5b184d033b70;  alias, 1 drivers
v0x5b184cf8c760_0 .var "illegal_inst", 0 0;
v0x5b184cf8c800_0 .var "imm_sel", 2 0;
o0x7593568e87f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184cedea40_0 .net "is_csr", 0 0, o0x7593568e87f8;  0 drivers
o0x7593568e8828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184cedeb00_0 .net "is_ebreak", 0 0, o0x7593568e8828;  0 drivers
o0x7593568e8858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184ceac330_0 .net "is_ecall", 0 0, o0x7593568e8858;  0 drivers
o0x7593568e8888 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184ceac3f0_0 .net "is_mret", 0 0, o0x7593568e8888;  0 drivers
o0x7593568e88b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184ceae2e0_0 .net "is_mul_div", 0 0, o0x7593568e88b8;  0 drivers
o0x7593568e88e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b184ceae380_0 .net "is_word_op", 0 0, o0x7593568e88e8;  0 drivers
v0x5b184cead610_0 .var "is_word_op_out", 0 0;
v0x5b184cead6d0_0 .var "jump", 0 0;
v0x5b184cee9340_0 .var "mem_read", 0 0;
v0x5b184cee93e0_0 .var "mem_write", 0 0;
v0x5b184cee86e0_0 .var "mul_div_en", 0 0;
o0x7593568e89d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5b184cee8780_0 .net "mul_div_op", 3 0, o0x7593568e89d8;  0 drivers
v0x5b184cee9f00_0 .var "mul_div_op_out", 3 0;
v0x5b184ceb4c40_0 .net "opcode", 6 0, L_0x5b184d033820;  alias, 1 drivers
v0x5b184cebe1b0_0 .var "reg_write", 0 0;
v0x5b184cebe270_0 .var "wb_sel", 2 0;
E_0x5b184ccf8f70/0 .event edge, v0x5b184ceb4c40_0, v0x5b184cf129f0_0, v0x5b184cf94c40_0, v0x5b184ceae2e0_0;
E_0x5b184ccf8f70/1 .event edge, v0x5b184cee8780_0, v0x5b184ceae380_0, v0x5b184cedea40_0, v0x5b184ceac330_0;
E_0x5b184ccf8f70/2 .event edge, v0x5b184cedeb00_0, v0x5b184ceac3f0_0;
E_0x5b184ccf8f70 .event/or E_0x5b184ccf8f70/0, E_0x5b184ccf8f70/1, E_0x5b184ccf8f70/2;
S_0x5b184cf0db80 .scope function.vec4.s4, "get_alu_control" "get_alu_control" 6 75, 6 75 0, S_0x5b184cf0d7d0;
 .timescale -9 -12;
v0x5b184cf35550_0 .var "f3", 2 0;
v0x5b184cf228e0_0 .var "f7", 6 0;
; Variable get_alu_control is vec4 return value of scope S_0x5b184cf0db80
v0x5b184cf959e0_0 .var "is_reg_op", 0 0;
TD_rv32i_core.control_inst.get_alu_control ;
    %load/vec4 v0x5b184cf35550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x5b184cf959e0_0;
    %load/vec4 v0x5b184cf228e0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
T_0.11 ;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 4, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 5, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x5b184cf228e0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 7, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 6, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
T_0.13 ;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 9, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x5b184cf0e6c0 .scope module, "decoder_inst" "decoder" 3 101, 7 10 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i";
    .port_info 8 /OUTPUT 32 "imm_s";
    .port_info 9 /OUTPUT 32 "imm_b";
    .port_info 10 /OUTPUT 32 "imm_u";
    .port_info 11 /OUTPUT 32 "imm_j";
    .port_info 12 /OUTPUT 12 "csr_addr";
    .port_info 13 /OUTPUT 5 "csr_uimm";
    .port_info 14 /OUTPUT 1 "is_csr";
    .port_info 15 /OUTPUT 1 "is_ecall";
    .port_info 16 /OUTPUT 1 "is_ebreak";
    .port_info 17 /OUTPUT 1 "is_mret";
    .port_info 18 /OUTPUT 1 "is_mul_div";
    .port_info 19 /OUTPUT 4 "mul_div_op";
    .port_info 20 /OUTPUT 1 "is_word_op";
P_0x5b184ceb43c0 .param/l "OPCODE_OP" 1 7 120, C4<0110011>;
P_0x5b184ceb4400 .param/l "OPCODE_OP_32" 1 7 121, C4<0111011>;
P_0x5b184ceb4440 .param/l "OPCODE_SYSTEM" 1 7 77, C4<1110011>;
P_0x5b184ceb4480 .param/l "XLEN" 0 7 11, +C4<00000000000000000000000000100000>;
L_0x5b184cfde0c0 .functor AND 1, L_0x5b184d036710, L_0x5b184d0367b0, C4<1>, C4<1>;
L_0x5b184cfde130 .functor AND 1, L_0x5b184d0369d0, L_0x5b184d036a70, C4<1>, C4<1>;
L_0x5b184d037070 .functor AND 1, L_0x5b184cfde130, L_0x5b184d036de0, C4<1>, C4<1>;
L_0x5b184d0374c0 .functor AND 1, L_0x5b184d037180, L_0x5b184d037270, C4<1>, C4<1>;
L_0x5b184d037920 .functor AND 1, L_0x5b184d0374c0, L_0x5b184d037670, C4<1>, C4<1>;
L_0x5b184d037d90 .functor AND 1, L_0x5b184d037a30, L_0x5b184d037b20, C4<1>, C4<1>;
L_0x5b184d038250 .functor AND 1, L_0x5b184d037d90, L_0x5b184d037f80, C4<1>, C4<1>;
L_0x5b184d0387f0 .functor OR 1, L_0x5b184d038360, L_0x5b184d038560, C4<0>, C4<0>;
L_0x5b184d0389f0 .functor AND 1, L_0x5b184d0387f0, L_0x5b184d038950, C4<1>, C4<1>;
L_0x75935689f4e0 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184ccfe270_0 .net/2u *"_ivl_102", 6 0, L_0x75935689f4e0;  1 drivers
v0x5b184ccfe370_0 .net *"_ivl_104", 0 0, L_0x5b184d037180;  1 drivers
L_0x75935689f528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184ccfe430_0 .net/2u *"_ivl_106", 2 0, L_0x75935689f528;  1 drivers
v0x5b184cec80e0_0 .net *"_ivl_108", 0 0, L_0x5b184d037270;  1 drivers
v0x5b184ceb5080_0 .net *"_ivl_111", 0 0, L_0x5b184d0374c0;  1 drivers
v0x5b184ceb5140_0 .net *"_ivl_113", 11 0, L_0x5b184d0375d0;  1 drivers
L_0x75935689f570 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cfd2a60_0 .net/2u *"_ivl_114", 11 0, L_0x75935689f570;  1 drivers
v0x5b184cfb9300_0 .net *"_ivl_116", 0 0, L_0x5b184d037670;  1 drivers
L_0x75935689f5b8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfb93c0_0 .net/2u *"_ivl_120", 6 0, L_0x75935689f5b8;  1 drivers
v0x5b184cfb43f0_0 .net *"_ivl_122", 0 0, L_0x5b184d037a30;  1 drivers
L_0x75935689f600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfb44b0_0 .net/2u *"_ivl_124", 2 0, L_0x75935689f600;  1 drivers
v0x5b184cfb4180_0 .net *"_ivl_126", 0 0, L_0x5b184d037b20;  1 drivers
v0x5b184cfb4240_0 .net *"_ivl_129", 0 0, L_0x5b184d037d90;  1 drivers
v0x5b184cfb3f30_0 .net *"_ivl_13", 0 0, L_0x5b184d033c50;  1 drivers
v0x5b184cf8bdd0_0 .net *"_ivl_131", 11 0, L_0x5b184d037ee0;  1 drivers
L_0x75935689f648 .functor BUFT 1, C4<001100000010>, C4<0>, C4<0>, C4<0>;
v0x5b184cfd72a0_0 .net/2u *"_ivl_132", 11 0, L_0x75935689f648;  1 drivers
v0x5b184cf0c1d0_0 .net *"_ivl_134", 0 0, L_0x5b184d037f80;  1 drivers
L_0x75935689f690 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cf0c270_0 .net/2u *"_ivl_138", 6 0, L_0x75935689f690;  1 drivers
v0x5b184cf6a900_0 .net *"_ivl_14", 19 0, L_0x5b184d033cf0;  1 drivers
v0x5b184cf6a9c0_0 .net *"_ivl_140", 0 0, L_0x5b184d038360;  1 drivers
L_0x75935689f6d8 .functor BUFT 1, C4<0111011>, C4<0>, C4<0>, C4<0>;
v0x5b184cf6ee80_0 .net/2u *"_ivl_142", 6 0, L_0x75935689f6d8;  1 drivers
v0x5b184cf6ea80_0 .net *"_ivl_144", 0 0, L_0x5b184d038560;  1 drivers
v0x5b184cf6eb40_0 .net *"_ivl_147", 0 0, L_0x5b184d0387f0;  1 drivers
L_0x75935689f720 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cf7cff0_0 .net/2u *"_ivl_148", 6 0, L_0x75935689f720;  1 drivers
v0x5b184cf7d0b0_0 .net *"_ivl_150", 0 0, L_0x5b184d038950;  1 drivers
L_0x75935689f768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf7cbf0_0 .net/2u *"_ivl_154", 0 0, L_0x75935689f768;  1 drivers
L_0x75935689f7b0 .functor BUFT 1, C4<0111011>, C4<0>, C4<0>, C4<0>;
v0x5b184cf533c0_0 .net/2u *"_ivl_158", 6 0, L_0x75935689f7b0;  1 drivers
v0x5b184cf52fc0_0 .net *"_ivl_17", 11 0, L_0x5b184d033f40;  1 drivers
v0x5b184cf52b60_0 .net *"_ivl_21", 0 0, L_0x5b184d034180;  1 drivers
v0x5b184cfa46e0_0 .net *"_ivl_22", 19 0, L_0x5b184d034220;  1 drivers
v0x5b184cfa4f70_0 .net *"_ivl_25", 6 0, L_0x5b184d0345f0;  1 drivers
v0x5b184cfa4b40_0 .net *"_ivl_27", 4 0, L_0x5b184d034690;  1 drivers
v0x5b184cf69830_0 .net *"_ivl_31", 0 0, L_0x5b184d034940;  1 drivers
v0x5b184cf69910_0 .net *"_ivl_32", 18 0, L_0x5b184d034c80;  1 drivers
v0x5b184cf6a370_0 .net *"_ivl_35", 0 0, L_0x5b184d035030;  1 drivers
v0x5b184cf6a430_0 .net *"_ivl_37", 0 0, L_0x5b184d035170;  1 drivers
v0x5b184cf7f8a0_0 .net *"_ivl_39", 5 0, L_0x5b184d035210;  1 drivers
v0x5b184cf7f980_0 .net *"_ivl_41", 3 0, L_0x5b184d0350d0;  1 drivers
L_0x75935689f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf799a0_0 .net/2u *"_ivl_42", 0 0, L_0x75935689f2a0;  1 drivers
v0x5b184cf79a80_0 .net *"_ivl_47", 0 0, L_0x5b184d0356a0;  1 drivers
v0x5b184cf99b70_0 .net *"_ivl_49", 19 0, L_0x5b184d035740;  1 drivers
L_0x75935689f2e8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cf99c50_0 .net/2u *"_ivl_50", 11 0, L_0x75935689f2e8;  1 drivers
v0x5b184cf66290_0 .net *"_ivl_55", 0 0, L_0x5b184d035a40;  1 drivers
v0x5b184cf66370_0 .net *"_ivl_56", 10 0, L_0x5b184d035bc0;  1 drivers
v0x5b184cf9ae90_0 .net *"_ivl_59", 0 0, L_0x5b184d035cb0;  1 drivers
v0x5b184cf9af70_0 .net *"_ivl_61", 7 0, L_0x5b184d035e40;  1 drivers
v0x5b184cf65460_0 .net *"_ivl_63", 0 0, L_0x5b184d035ee0;  1 drivers
v0x5b184cf65540_0 .net *"_ivl_65", 9 0, L_0x5b184d036080;  1 drivers
L_0x75935689f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf650b0_0 .net/2u *"_ivl_66", 0 0, L_0x75935689f330;  1 drivers
L_0x75935689f378 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cf65190_0 .net/2u *"_ivl_74", 6 0, L_0x75935689f378;  1 drivers
v0x5b184ceac100_0 .net *"_ivl_76", 0 0, L_0x5b184d036710;  1 drivers
L_0x75935689f3c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184ceac1c0_0 .net/2u *"_ivl_78", 2 0, L_0x75935689f3c0;  1 drivers
v0x5b184ceabde0_0 .net *"_ivl_80", 0 0, L_0x5b184d0367b0;  1 drivers
L_0x75935689f408 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184ceabea0_0 .net/2u *"_ivl_84", 6 0, L_0x75935689f408;  1 drivers
v0x5b184ceeaa70_0 .net *"_ivl_86", 0 0, L_0x5b184d0369d0;  1 drivers
L_0x75935689f450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184ceeab30_0 .net/2u *"_ivl_88", 2 0, L_0x75935689f450;  1 drivers
v0x5b184cfb8c10_0 .net *"_ivl_90", 0 0, L_0x5b184d036a70;  1 drivers
v0x5b184cfb8cd0_0 .net *"_ivl_93", 0 0, L_0x5b184cfde130;  1 drivers
v0x5b184cfb8170_0 .net *"_ivl_95", 11 0, L_0x5b184d036d40;  1 drivers
L_0x75935689f498 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfb8250_0 .net/2u *"_ivl_96", 11 0, L_0x75935689f498;  1 drivers
v0x5b184cf11460_0 .net *"_ivl_98", 0 0, L_0x5b184d036de0;  1 drivers
v0x5b184cf11520_0 .net "csr_addr", 11 0, L_0x5b184d0364b0;  1 drivers
v0x5b184cf0ff90_0 .net "csr_uimm", 4 0, L_0x5b184d036550;  1 drivers
v0x5b184cf10070_0 .net "funct3", 2 0, L_0x5b184d033960;  alias, 1 drivers
v0x5b184cf92ac0_0 .net "funct7", 6 0, L_0x5b184d033b70;  alias, 1 drivers
v0x5b184cd03af0_0 .net "imm_b", 31 0, L_0x5b184d035360;  alias, 1 drivers
v0x5b184cf92b60_0 .net "imm_i", 31 0, L_0x5b184d033fe0;  alias, 1 drivers
v0x5b184cf8fcf0_0 .net "imm_j", 31 0, L_0x5b184d036120;  alias, 1 drivers
v0x5b184cf8fdb0_0 .net "imm_s", 31 0, L_0x5b184d0347b0;  alias, 1 drivers
v0x5b184cf645d0_0 .net "imm_u", 31 0, L_0x5b184d0358b0;  alias, 1 drivers
v0x5b184cf646b0_0 .net "instruction", 31 0, L_0x5b184d033600;  alias, 1 drivers
v0x5b184cf62d80_0 .net "is_csr", 0 0, L_0x5b184cfde0c0;  1 drivers
v0x5b184cf62e40_0 .net "is_ebreak", 0 0, L_0x5b184d037920;  1 drivers
v0x5b184cf5fd30_0 .net "is_ecall", 0 0, L_0x5b184d037070;  1 drivers
v0x5b184cf5fdf0_0 .net "is_mret", 0 0, L_0x5b184d038250;  1 drivers
v0x5b184cf4d480_0 .net "is_mul_div", 0 0, L_0x5b184d0389f0;  1 drivers
v0x5b184cf4d520_0 .net "is_word_op", 0 0, L_0x5b184d038da0;  1 drivers
v0x5b184cf45110_0 .net "mul_div_op", 3 0, L_0x5b184d038b00;  1 drivers
v0x5b184cf451f0_0 .net "opcode", 6 0, L_0x5b184d033820;  alias, 1 drivers
v0x5b184cf41d70_0 .net "rd", 4 0, L_0x5b184d0338c0;  alias, 1 drivers
v0x5b184cf41e30_0 .net "rs1", 4 0, L_0x5b184d033a00;  alias, 1 drivers
v0x5b184cf70e20_0 .net "rs2", 4 0, L_0x5b184d033ad0;  alias, 1 drivers
L_0x5b184d033820 .part L_0x5b184d033600, 0, 7;
L_0x5b184d0338c0 .part L_0x5b184d033600, 7, 5;
L_0x5b184d033960 .part L_0x5b184d033600, 12, 3;
L_0x5b184d033a00 .part L_0x5b184d033600, 15, 5;
L_0x5b184d033ad0 .part L_0x5b184d033600, 20, 5;
L_0x5b184d033b70 .part L_0x5b184d033600, 25, 7;
L_0x5b184d033c50 .part L_0x5b184d033600, 31, 1;
LS_0x5b184d033cf0_0_0 .concat [ 1 1 1 1], L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50;
LS_0x5b184d033cf0_0_4 .concat [ 1 1 1 1], L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50;
LS_0x5b184d033cf0_0_8 .concat [ 1 1 1 1], L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50;
LS_0x5b184d033cf0_0_12 .concat [ 1 1 1 1], L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50;
LS_0x5b184d033cf0_0_16 .concat [ 1 1 1 1], L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50, L_0x5b184d033c50;
LS_0x5b184d033cf0_1_0 .concat [ 4 4 4 4], LS_0x5b184d033cf0_0_0, LS_0x5b184d033cf0_0_4, LS_0x5b184d033cf0_0_8, LS_0x5b184d033cf0_0_12;
LS_0x5b184d033cf0_1_4 .concat [ 4 0 0 0], LS_0x5b184d033cf0_0_16;
L_0x5b184d033cf0 .concat [ 16 4 0 0], LS_0x5b184d033cf0_1_0, LS_0x5b184d033cf0_1_4;
L_0x5b184d033f40 .part L_0x5b184d033600, 20, 12;
L_0x5b184d033fe0 .concat [ 12 20 0 0], L_0x5b184d033f40, L_0x5b184d033cf0;
L_0x5b184d034180 .part L_0x5b184d033600, 31, 1;
LS_0x5b184d034220_0_0 .concat [ 1 1 1 1], L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180;
LS_0x5b184d034220_0_4 .concat [ 1 1 1 1], L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180;
LS_0x5b184d034220_0_8 .concat [ 1 1 1 1], L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180;
LS_0x5b184d034220_0_12 .concat [ 1 1 1 1], L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180;
LS_0x5b184d034220_0_16 .concat [ 1 1 1 1], L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180, L_0x5b184d034180;
LS_0x5b184d034220_1_0 .concat [ 4 4 4 4], LS_0x5b184d034220_0_0, LS_0x5b184d034220_0_4, LS_0x5b184d034220_0_8, LS_0x5b184d034220_0_12;
LS_0x5b184d034220_1_4 .concat [ 4 0 0 0], LS_0x5b184d034220_0_16;
L_0x5b184d034220 .concat [ 16 4 0 0], LS_0x5b184d034220_1_0, LS_0x5b184d034220_1_4;
L_0x5b184d0345f0 .part L_0x5b184d033600, 25, 7;
L_0x5b184d034690 .part L_0x5b184d033600, 7, 5;
L_0x5b184d0347b0 .concat [ 5 7 20 0], L_0x5b184d034690, L_0x5b184d0345f0, L_0x5b184d034220;
L_0x5b184d034940 .part L_0x5b184d033600, 31, 1;
LS_0x5b184d034c80_0_0 .concat [ 1 1 1 1], L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940;
LS_0x5b184d034c80_0_4 .concat [ 1 1 1 1], L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940;
LS_0x5b184d034c80_0_8 .concat [ 1 1 1 1], L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940;
LS_0x5b184d034c80_0_12 .concat [ 1 1 1 1], L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940;
LS_0x5b184d034c80_0_16 .concat [ 1 1 1 0], L_0x5b184d034940, L_0x5b184d034940, L_0x5b184d034940;
LS_0x5b184d034c80_1_0 .concat [ 4 4 4 4], LS_0x5b184d034c80_0_0, LS_0x5b184d034c80_0_4, LS_0x5b184d034c80_0_8, LS_0x5b184d034c80_0_12;
LS_0x5b184d034c80_1_4 .concat [ 3 0 0 0], LS_0x5b184d034c80_0_16;
L_0x5b184d034c80 .concat [ 16 3 0 0], LS_0x5b184d034c80_1_0, LS_0x5b184d034c80_1_4;
L_0x5b184d035030 .part L_0x5b184d033600, 31, 1;
L_0x5b184d035170 .part L_0x5b184d033600, 7, 1;
L_0x5b184d035210 .part L_0x5b184d033600, 25, 6;
L_0x5b184d0350d0 .part L_0x5b184d033600, 8, 4;
LS_0x5b184d035360_0_0 .concat [ 1 4 6 1], L_0x75935689f2a0, L_0x5b184d0350d0, L_0x5b184d035210, L_0x5b184d035170;
LS_0x5b184d035360_0_4 .concat [ 1 19 0 0], L_0x5b184d035030, L_0x5b184d034c80;
L_0x5b184d035360 .concat [ 12 20 0 0], LS_0x5b184d035360_0_0, LS_0x5b184d035360_0_4;
L_0x5b184d0356a0 .part L_0x5b184d033600, 31, 1;
L_0x5b184d035740 .part L_0x5b184d033600, 12, 20;
L_0x5b184d0358b0 .concat [ 12 20 0 0], L_0x75935689f2e8, L_0x5b184d035740;
L_0x5b184d035a40 .part L_0x5b184d033600, 31, 1;
LS_0x5b184d035bc0_0_0 .concat [ 1 1 1 1], L_0x5b184d035a40, L_0x5b184d035a40, L_0x5b184d035a40, L_0x5b184d035a40;
LS_0x5b184d035bc0_0_4 .concat [ 1 1 1 1], L_0x5b184d035a40, L_0x5b184d035a40, L_0x5b184d035a40, L_0x5b184d035a40;
LS_0x5b184d035bc0_0_8 .concat [ 1 1 1 0], L_0x5b184d035a40, L_0x5b184d035a40, L_0x5b184d035a40;
L_0x5b184d035bc0 .concat [ 4 4 3 0], LS_0x5b184d035bc0_0_0, LS_0x5b184d035bc0_0_4, LS_0x5b184d035bc0_0_8;
L_0x5b184d035cb0 .part L_0x5b184d033600, 31, 1;
L_0x5b184d035e40 .part L_0x5b184d033600, 12, 8;
L_0x5b184d035ee0 .part L_0x5b184d033600, 20, 1;
L_0x5b184d036080 .part L_0x5b184d033600, 21, 10;
LS_0x5b184d036120_0_0 .concat [ 1 10 1 8], L_0x75935689f330, L_0x5b184d036080, L_0x5b184d035ee0, L_0x5b184d035e40;
LS_0x5b184d036120_0_4 .concat [ 1 11 0 0], L_0x5b184d035cb0, L_0x5b184d035bc0;
L_0x5b184d036120 .concat [ 20 12 0 0], LS_0x5b184d036120_0_0, LS_0x5b184d036120_0_4;
L_0x5b184d0364b0 .part L_0x5b184d033600, 20, 12;
L_0x5b184d036550 .part L_0x5b184d033600, 15, 5;
L_0x5b184d036710 .cmp/eq 7, L_0x5b184d033820, L_0x75935689f378;
L_0x5b184d0367b0 .cmp/ne 3, L_0x5b184d033960, L_0x75935689f3c0;
L_0x5b184d0369d0 .cmp/eq 7, L_0x5b184d033820, L_0x75935689f408;
L_0x5b184d036a70 .cmp/eq 3, L_0x5b184d033960, L_0x75935689f450;
L_0x5b184d036d40 .part L_0x5b184d033600, 20, 12;
L_0x5b184d036de0 .cmp/eq 12, L_0x5b184d036d40, L_0x75935689f498;
L_0x5b184d037180 .cmp/eq 7, L_0x5b184d033820, L_0x75935689f4e0;
L_0x5b184d037270 .cmp/eq 3, L_0x5b184d033960, L_0x75935689f528;
L_0x5b184d0375d0 .part L_0x5b184d033600, 20, 12;
L_0x5b184d037670 .cmp/eq 12, L_0x5b184d0375d0, L_0x75935689f570;
L_0x5b184d037a30 .cmp/eq 7, L_0x5b184d033820, L_0x75935689f5b8;
L_0x5b184d037b20 .cmp/eq 3, L_0x5b184d033960, L_0x75935689f600;
L_0x5b184d037ee0 .part L_0x5b184d033600, 20, 12;
L_0x5b184d037f80 .cmp/eq 12, L_0x5b184d037ee0, L_0x75935689f648;
L_0x5b184d038360 .cmp/eq 7, L_0x5b184d033820, L_0x75935689f690;
L_0x5b184d038560 .cmp/eq 7, L_0x5b184d033820, L_0x75935689f6d8;
L_0x5b184d038950 .cmp/eq 7, L_0x5b184d033b70, L_0x75935689f720;
L_0x5b184d038b00 .concat [ 3 1 0 0], L_0x5b184d033960, L_0x75935689f768;
L_0x5b184d038da0 .cmp/eq 7, L_0x5b184d033820, L_0x75935689f7b0;
S_0x5b184cf6fd10 .scope module, "dmem" "data_memory" 3 214, 8 9 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "read_data";
P_0x5b184ccb0620 .param/str "MEM_FILE" 0 8 12, "\000";
P_0x5b184ccb0660 .param/l "MEM_SIZE" 0 8 11, +C4<00000000000000000001000000000000>;
P_0x5b184ccb06a0 .param/l "XLEN" 0 8 10, +C4<00000000000000000000000000100000>;
L_0x75935689fde0 .functor BUFT 1, C4<00000000000000000000111111111111>, C4<0>, C4<0>, C4<0>;
L_0x5b184d03c120 .functor AND 32, v0x5b184cd69fd0_0, L_0x75935689fde0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5b184d03cf30 .functor BUFZ 8, L_0x5b184d03ce50, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b184cf7efc0_0 .net/2u *"_ivl_0", 31 0, L_0x75935689fde0;  1 drivers
v0x5b184cf7ddf0_0 .net *"_ivl_100", 7 0, L_0x5b184d03f590;  1 drivers
v0x5b184cf7deb0_0 .net *"_ivl_102", 32 0, L_0x5b184d03f740;  1 drivers
L_0x7593568a02a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf7b590_0 .net *"_ivl_105", 0 0, L_0x7593568a02a8;  1 drivers
L_0x7593568a02f0 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b184cf7b670_0 .net/2u *"_ivl_106", 32 0, L_0x7593568a02f0;  1 drivers
v0x5b184cf17600_0 .net *"_ivl_108", 32 0, L_0x5b184d03f830;  1 drivers
v0x5b184cfc1ba0_0 .net *"_ivl_11", 28 0, L_0x5b184d03cb40;  1 drivers
v0x5b184cfc1c80_0 .net *"_ivl_110", 7 0, L_0x5b184d03fae0;  1 drivers
v0x5b184cfbd930_0 .net *"_ivl_112", 32 0, L_0x5b184d03fb80;  1 drivers
L_0x7593568a0338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cfbda10_0 .net *"_ivl_115", 0 0, L_0x7593568a0338;  1 drivers
L_0x7593568a0380 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfbbc10_0 .net/2u *"_ivl_116", 32 0, L_0x7593568a0380;  1 drivers
v0x5b184cfbbcf0_0 .net *"_ivl_118", 32 0, L_0x5b184d03fa10;  1 drivers
L_0x75935689fe70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfcad00_0 .net/2u *"_ivl_12", 2 0, L_0x75935689fe70;  1 drivers
v0x5b184cf2ab40_0 .net *"_ivl_120", 7 0, L_0x5b184d03fe40;  1 drivers
v0x5b184cf2ac20_0 .net *"_ivl_122", 32 0, L_0x5b184d040020;  1 drivers
L_0x7593568a03c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf28980_0 .net *"_ivl_125", 0 0, L_0x7593568a03c8;  1 drivers
L_0x7593568a0410 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b184cf28a60_0 .net/2u *"_ivl_126", 32 0, L_0x7593568a0410;  1 drivers
v0x5b184cf27540_0 .net *"_ivl_128", 32 0, L_0x5b184d040110;  1 drivers
v0x5b184cf27620_0 .net *"_ivl_130", 7 0, L_0x5b184d0403f0;  1 drivers
v0x5b184cf94530_0 .net *"_ivl_132", 32 0, L_0x5b184d040490;  1 drivers
L_0x7593568a0458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf945f0_0 .net *"_ivl_135", 0 0, L_0x7593568a0458;  1 drivers
L_0x7593568a04a0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cee7aa0_0 .net/2u *"_ivl_136", 32 0, L_0x7593568a04a0;  1 drivers
v0x5b184cee7b80_0 .net *"_ivl_138", 32 0, L_0x5b184d0406e0;  1 drivers
v0x5b184cee68c0_0 .net *"_ivl_140", 7 0, L_0x5b184d040870;  1 drivers
v0x5b184cee69a0_0 .net *"_ivl_18", 7 0, L_0x5b184d03ce50;  1 drivers
v0x5b184cede500_0 .net *"_ivl_22", 7 0, L_0x5b184d03cfa0;  1 drivers
v0x5b184cedc800_0 .net *"_ivl_24", 32 0, L_0x5b184d03d040;  1 drivers
L_0x75935689feb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cedc8e0_0 .net *"_ivl_27", 0 0, L_0x75935689feb8;  1 drivers
L_0x75935689ff00 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cf00eb0_0 .net/2u *"_ivl_28", 32 0, L_0x75935689ff00;  1 drivers
v0x5b184cf00f90_0 .net *"_ivl_30", 32 0, L_0x5b184d03d180;  1 drivers
v0x5b184ced75b0_0 .net *"_ivl_32", 7 0, L_0x5b184d03d380;  1 drivers
v0x5b184ced7690_0 .net *"_ivl_36", 7 0, L_0x5b184d03d570;  1 drivers
v0x5b184ced4210_0 .net *"_ivl_38", 32 0, L_0x5b184d03d680;  1 drivers
L_0x75935689ff48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184ced42d0_0 .net *"_ivl_41", 0 0, L_0x75935689ff48;  1 drivers
L_0x75935689ff90 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5b184ceb2190_0 .net/2u *"_ivl_42", 32 0, L_0x75935689ff90;  1 drivers
v0x5b184ceb2270_0 .net *"_ivl_44", 32 0, L_0x5b184d03d7c0;  1 drivers
v0x5b184cef0430_0 .net *"_ivl_46", 7 0, L_0x5b184d03d9d0;  1 drivers
v0x5b184cef0510_0 .net *"_ivl_48", 32 0, L_0x5b184d03da70;  1 drivers
v0x5b184ceec1e0_0 .net *"_ivl_5", 29 0, L_0x5b184d03c910;  1 drivers
L_0x75935689ffd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184ceea460_0 .net *"_ivl_51", 0 0, L_0x75935689ffd8;  1 drivers
L_0x7593568a0020 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b184ceea540_0 .net/2u *"_ivl_52", 32 0, L_0x7593568a0020;  1 drivers
v0x5b184cef9530_0 .net *"_ivl_54", 32 0, L_0x5b184d03dbf0;  1 drivers
v0x5b184cef9610_0 .net *"_ivl_56", 7 0, L_0x5b184d03dd80;  1 drivers
v0x5b184cebd630_0 .net *"_ivl_58", 32 0, L_0x5b184d03dec0;  1 drivers
L_0x75935689fe28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cebd710_0 .net/2u *"_ivl_6", 1 0, L_0x75935689fe28;  1 drivers
L_0x7593568a0068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cebb2e0_0 .net *"_ivl_61", 0 0, L_0x7593568a0068;  1 drivers
L_0x7593568a00b0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cebb3a0_0 .net/2u *"_ivl_62", 32 0, L_0x7593568a00b0;  1 drivers
v0x5b184cf90c60_0 .net *"_ivl_64", 32 0, L_0x5b184d03df60;  1 drivers
v0x5b184cf90d40_0 .net *"_ivl_66", 7 0, L_0x5b184d03de20;  1 drivers
v0x5b184cf61200_0 .net *"_ivl_70", 7 0, L_0x5b184d03e440;  1 drivers
v0x5b184cf612e0_0 .net *"_ivl_72", 32 0, L_0x5b184d03e4e0;  1 drivers
L_0x7593568a00f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf0d3c0_0 .net *"_ivl_75", 0 0, L_0x7593568a00f8;  1 drivers
L_0x7593568a0140 .functor BUFT 1, C4<000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5b184cf4fed0_0 .net/2u *"_ivl_76", 32 0, L_0x7593568a0140;  1 drivers
v0x5b184cf4ffb0_0 .net *"_ivl_78", 32 0, L_0x5b184d03e6f0;  1 drivers
v0x5b184cf4f830_0 .net *"_ivl_80", 7 0, L_0x5b184d03e880;  1 drivers
v0x5b184cf4f910_0 .net *"_ivl_82", 32 0, L_0x5b184d03ea00;  1 drivers
L_0x7593568a0188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf6dea0_0 .net *"_ivl_85", 0 0, L_0x7593568a0188;  1 drivers
L_0x7593568a01d0 .functor BUFT 1, C4<000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5b184cf6df80_0 .net/2u *"_ivl_86", 32 0, L_0x7593568a01d0;  1 drivers
v0x5b184cf81410_0 .net *"_ivl_88", 32 0, L_0x5b184d03eaf0;  1 drivers
v0x5b184cf814f0_0 .net *"_ivl_90", 7 0, L_0x5b184d03ed70;  1 drivers
v0x5b184cf7c770_0 .net *"_ivl_92", 32 0, L_0x5b184d03ee10;  1 drivers
L_0x7593568a0218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cf7c850_0 .net *"_ivl_95", 0 0, L_0x7593568a0218;  1 drivers
L_0x7593568a0260 .functor BUFT 1, C4<000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5b184cf50f20_0 .net/2u *"_ivl_96", 32 0, L_0x7593568a0260;  1 drivers
v0x5b184cf51000_0 .net *"_ivl_98", 32 0, L_0x5b184d03f450;  1 drivers
v0x5b184cf526f0_0 .net "addr", 31 0, v0x5b184cd69fd0_0;  alias, 1 drivers
v0x5b184cf52790_0 .net "byte_data", 7 0, L_0x5b184d03cf30;  1 drivers
v0x5b184cf51f00_0 .net "byte_offset", 2 0, L_0x5b184d03cd20;  1 drivers
v0x5b184cf51fe0_0 .net "clk", 0 0, o0x7593568eae98;  alias, 0 drivers
v0x5b184cfa4230_0 .net "dword_addr", 31 0, L_0x5b184d03cbe0;  1 drivers
v0x5b184cfa4310_0 .net "dword_data", 63 0, L_0x5b184d040a80;  1 drivers
v0x5b184cfab160_0 .net "funct3", 2 0, L_0x5b184d033960;  alias, 1 drivers
v0x5b184cfab220_0 .net "halfword_data", 15 0, L_0x5b184d03d480;  1 drivers
v0x5b184cfa7390_0 .var/i "i", 31 0;
v0x5b184cfa7470_0 .net "masked_addr", 31 0, L_0x5b184d03c120;  1 drivers
v0x5b184cfa6170 .array "mem", 4095 0, 7 0;
v0x5b184cfa6210_0 .net "mem_read", 0 0, v0x5b184cee9340_0;  alias, 1 drivers
v0x5b184cfaff40_0 .net "mem_write", 0 0, v0x5b184cee93e0_0;  alias, 1 drivers
v0x5b184cfb0010_0 .var "read_data", 31 0;
v0x5b184cf2c6d0_0 .net "word_addr", 31 0, L_0x5b184d03ca00;  1 drivers
v0x5b184cf2c7b0_0 .net "word_data", 31 0, L_0x5b184d03e1a0;  1 drivers
v0x5b184cf34d60_0 .net "write_data", 31 0, L_0x5b184d03a080;  alias, 1 drivers
E_0x5b184ccf82b0/0 .event edge, v0x5b184cee9340_0, v0x5b184cf129f0_0, v0x5b184cf52790_0, v0x5b184cfab220_0;
E_0x5b184ccf82b0/1 .event edge, v0x5b184cf2c7b0_0;
E_0x5b184ccf82b0 .event/or E_0x5b184ccf82b0/0, E_0x5b184ccf82b0/1;
E_0x5b184ccf8760 .event posedge, v0x5b184cf51fe0_0;
L_0x5b184d03c910 .part L_0x5b184d03c120, 2, 30;
L_0x5b184d03ca00 .concat [ 2 30 0 0], L_0x75935689fe28, L_0x5b184d03c910;
L_0x5b184d03cb40 .part L_0x5b184d03c120, 3, 29;
L_0x5b184d03cbe0 .concat [ 3 29 0 0], L_0x75935689fe70, L_0x5b184d03cb40;
L_0x5b184d03cd20 .part L_0x5b184d03c120, 0, 3;
L_0x5b184d03ce50 .array/port v0x5b184cfa6170, L_0x5b184d03c120;
L_0x5b184d03cfa0 .array/port v0x5b184cfa6170, L_0x5b184d03d180;
L_0x5b184d03d040 .concat [ 32 1 0 0], L_0x5b184d03c120, L_0x75935689feb8;
L_0x5b184d03d180 .arith/sum 33, L_0x5b184d03d040, L_0x75935689ff00;
L_0x5b184d03d380 .array/port v0x5b184cfa6170, L_0x5b184d03c120;
L_0x5b184d03d480 .concat [ 8 8 0 0], L_0x5b184d03d380, L_0x5b184d03cfa0;
L_0x5b184d03d570 .array/port v0x5b184cfa6170, L_0x5b184d03d7c0;
L_0x5b184d03d680 .concat [ 32 1 0 0], L_0x5b184d03ca00, L_0x75935689ff48;
L_0x5b184d03d7c0 .arith/sum 33, L_0x5b184d03d680, L_0x75935689ff90;
L_0x5b184d03d9d0 .array/port v0x5b184cfa6170, L_0x5b184d03dbf0;
L_0x5b184d03da70 .concat [ 32 1 0 0], L_0x5b184d03ca00, L_0x75935689ffd8;
L_0x5b184d03dbf0 .arith/sum 33, L_0x5b184d03da70, L_0x7593568a0020;
L_0x5b184d03dd80 .array/port v0x5b184cfa6170, L_0x5b184d03df60;
L_0x5b184d03dec0 .concat [ 32 1 0 0], L_0x5b184d03ca00, L_0x7593568a0068;
L_0x5b184d03df60 .arith/sum 33, L_0x5b184d03dec0, L_0x7593568a00b0;
L_0x5b184d03de20 .array/port v0x5b184cfa6170, L_0x5b184d03ca00;
L_0x5b184d03e1a0 .concat [ 8 8 8 8], L_0x5b184d03de20, L_0x5b184d03dd80, L_0x5b184d03d9d0, L_0x5b184d03d570;
L_0x5b184d03e440 .array/port v0x5b184cfa6170, L_0x5b184d03e6f0;
L_0x5b184d03e4e0 .concat [ 32 1 0 0], L_0x5b184d03cbe0, L_0x7593568a00f8;
L_0x5b184d03e6f0 .arith/sum 33, L_0x5b184d03e4e0, L_0x7593568a0140;
L_0x5b184d03e880 .array/port v0x5b184cfa6170, L_0x5b184d03eaf0;
L_0x5b184d03ea00 .concat [ 32 1 0 0], L_0x5b184d03cbe0, L_0x7593568a0188;
L_0x5b184d03eaf0 .arith/sum 33, L_0x5b184d03ea00, L_0x7593568a01d0;
L_0x5b184d03ed70 .array/port v0x5b184cfa6170, L_0x5b184d03f450;
L_0x5b184d03ee10 .concat [ 32 1 0 0], L_0x5b184d03cbe0, L_0x7593568a0218;
L_0x5b184d03f450 .arith/sum 33, L_0x5b184d03ee10, L_0x7593568a0260;
L_0x5b184d03f590 .array/port v0x5b184cfa6170, L_0x5b184d03f830;
L_0x5b184d03f740 .concat [ 32 1 0 0], L_0x5b184d03cbe0, L_0x7593568a02a8;
L_0x5b184d03f830 .arith/sum 33, L_0x5b184d03f740, L_0x7593568a02f0;
L_0x5b184d03fae0 .array/port v0x5b184cfa6170, L_0x5b184d03fa10;
L_0x5b184d03fb80 .concat [ 32 1 0 0], L_0x5b184d03cbe0, L_0x7593568a0338;
L_0x5b184d03fa10 .arith/sum 33, L_0x5b184d03fb80, L_0x7593568a0380;
L_0x5b184d03fe40 .array/port v0x5b184cfa6170, L_0x5b184d040110;
L_0x5b184d040020 .concat [ 32 1 0 0], L_0x5b184d03cbe0, L_0x7593568a03c8;
L_0x5b184d040110 .arith/sum 33, L_0x5b184d040020, L_0x7593568a0410;
L_0x5b184d0403f0 .array/port v0x5b184cfa6170, L_0x5b184d0406e0;
L_0x5b184d040490 .concat [ 32 1 0 0], L_0x5b184d03cbe0, L_0x7593568a0458;
L_0x5b184d0406e0 .arith/sum 33, L_0x5b184d040490, L_0x7593568a04a0;
L_0x5b184d040870 .array/port v0x5b184cfa6170, L_0x5b184d03cbe0;
LS_0x5b184d040a80_0_0 .concat [ 8 8 8 8], L_0x5b184d040870, L_0x5b184d0403f0, L_0x5b184d03fe40, L_0x5b184d03fae0;
LS_0x5b184d040a80_0_4 .concat [ 8 8 8 8], L_0x5b184d03f590, L_0x5b184d03ed70, L_0x5b184d03e880, L_0x5b184d03e440;
L_0x5b184d040a80 .concat [ 32 32 0 0], LS_0x5b184d040a80_0_0, LS_0x5b184d040a80_0_4;
S_0x5b184cf32e80 .scope module, "imem" "instruction_memory" 3 93, 9 9 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5b184cfd04e0 .param/str "MEM_FILE" 0 9 12, "\000";
P_0x5b184cfd0520 .param/l "MEM_SIZE" 0 9 11, +C4<00000000000000000001000000000000>;
P_0x5b184cfd0560 .param/l "XLEN" 0 9 10, +C4<00000000000000000000000000100000>;
L_0x75935689f060 .functor BUFT 1, C4<00000000000000000000111111111111>, C4<0>, C4<0>, C4<0>;
L_0x5b184ced8a10 .functor AND 32, v0x5b184ce2ef30_0, L_0x75935689f060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5b184cf9ab70_0 .net/2u *"_ivl_0", 31 0, L_0x75935689f060;  1 drivers
v0x5b184cf98fb0_0 .net *"_ivl_10", 7 0, L_0x5b184d032970;  1 drivers
v0x5b184cf99090_0 .net *"_ivl_12", 32 0, L_0x5b184d032a10;  1 drivers
L_0x75935689f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cebf320_0 .net *"_ivl_15", 0 0, L_0x75935689f0f0;  1 drivers
L_0x75935689f138 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5b184cec7960_0 .net/2u *"_ivl_16", 32 0, L_0x75935689f138;  1 drivers
v0x5b184cec5a80_0 .net *"_ivl_18", 32 0, L_0x5b184d032c00;  1 drivers
v0x5b184cec5b60_0 .net *"_ivl_20", 7 0, L_0x5b184d032d90;  1 drivers
v0x5b184cec37c0_0 .net *"_ivl_22", 32 0, L_0x5b184d032e70;  1 drivers
L_0x75935689f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cec38a0_0 .net *"_ivl_25", 0 0, L_0x75935689f180;  1 drivers
L_0x75935689f1c8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b184cec1500_0 .net/2u *"_ivl_26", 32 0, L_0x75935689f1c8;  1 drivers
v0x5b184cec15e0_0 .net *"_ivl_28", 32 0, L_0x5b184d032f60;  1 drivers
v0x5b184cfd83d0_0 .net *"_ivl_30", 7 0, L_0x5b184d033140;  1 drivers
v0x5b184cfd8490_0 .net *"_ivl_32", 32 0, L_0x5b184d0331e0;  1 drivers
L_0x75935689f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184ceabae0_0 .net *"_ivl_35", 0 0, L_0x75935689f210;  1 drivers
L_0x75935689f258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184ceabbc0_0 .net/2u *"_ivl_36", 32 0, L_0x75935689f258;  1 drivers
v0x5b184cf11f90_0 .net *"_ivl_38", 32 0, L_0x5b184d033400;  1 drivers
v0x5b184cf12070_0 .net *"_ivl_40", 7 0, L_0x5b184d0334f0;  1 drivers
v0x5b184cf25040_0 .net *"_ivl_5", 29 0, L_0x5b184d032710;  1 drivers
L_0x75935689f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cf25120_0 .net/2u *"_ivl_6", 1 0, L_0x75935689f0a8;  1 drivers
v0x5b184cf23890_0 .net "addr", 31 0, v0x5b184ce2ef30_0;  alias, 1 drivers
v0x5b184cf23970_0 .net "instruction", 31 0, L_0x5b184d033600;  alias, 1 drivers
v0x5b184ceb9f90_0 .net "masked_addr", 31 0, L_0x5b184ced8a10;  1 drivers
v0x5b184ceba050 .array "mem", 4095 0, 7 0;
v0x5b184ceb7a90_0 .net "word_addr", 31 0, L_0x5b184d032800;  1 drivers
L_0x5b184d032710 .part L_0x5b184ced8a10, 2, 30;
L_0x5b184d032800 .concat [ 2 30 0 0], L_0x75935689f0a8, L_0x5b184d032710;
L_0x5b184d032970 .array/port v0x5b184ceba050, L_0x5b184d032c00;
L_0x5b184d032a10 .concat [ 32 1 0 0], L_0x5b184d032800, L_0x75935689f0f0;
L_0x5b184d032c00 .arith/sum 33, L_0x5b184d032a10, L_0x75935689f138;
L_0x5b184d032d90 .array/port v0x5b184ceba050, L_0x5b184d032f60;
L_0x5b184d032e70 .concat [ 32 1 0 0], L_0x5b184d032800, L_0x75935689f180;
L_0x5b184d032f60 .arith/sum 33, L_0x5b184d032e70, L_0x75935689f1c8;
L_0x5b184d033140 .array/port v0x5b184ceba050, L_0x5b184d033400;
L_0x5b184d0331e0 .concat [ 32 1 0 0], L_0x5b184d032800, L_0x75935689f210;
L_0x5b184d033400 .arith/sum 33, L_0x5b184d0331e0, L_0x75935689f258;
L_0x5b184d0334f0 .array/port v0x5b184ceba050, L_0x5b184d032800;
L_0x5b184d033600 .concat [ 8 8 8 8], L_0x5b184d0334f0, L_0x5b184d033140, L_0x5b184d032d90, L_0x5b184d032970;
S_0x5b184cf2e900 .scope begin, "$unm_blk_161" "$unm_blk_161" 9 22, 9 22 0, S_0x5b184cf32e80;
 .timescale -9 -12;
v0x5b184cf9aa70_0 .var/i "i", 31 0;
S_0x5b184ceb62e0 .scope module, "pc_inst" "pc" 3 79, 10 9 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "pc_next";
    .port_info 4 /OUTPUT 32 "pc_current";
P_0x5b184cfd7a10 .param/l "RESET_VECTOR" 0 10 11, C4<00000000000000000000000000000000>;
P_0x5b184cfd7a50 .param/l "XLEN" 0 10 10, +C4<00000000000000000000000000100000>;
v0x5b184ce2ee40_0 .net "clk", 0 0, o0x7593568eae98;  alias, 0 drivers
v0x5b184ce2ef30_0 .var "pc_current", 31 0;
v0x5b184ce2eff0_0 .net "pc_next", 31 0, L_0x5b184d03c660;  alias, 1 drivers
v0x5b184ce2f0c0_0 .net "reset_n", 0 0, o0x7593568eb678;  alias, 0 drivers
v0x5b184ce2f180_0 .net "stall", 0 0, L_0x75935689f018;  alias, 1 drivers
E_0x5b184ccd30b0/0 .event negedge, v0x5b184ce2f0c0_0;
E_0x5b184ccd30b0/1 .event posedge, v0x5b184cf51fe0_0;
E_0x5b184ccd30b0 .event/or E_0x5b184ccd30b0/0, E_0x5b184ccd30b0/1;
S_0x5b184cd3a780 .scope module, "regfile" "register_file" 3 137, 11 9 0, S_0x5b184cf9b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "rd_wen";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
P_0x5b184cd3a960 .param/l "XLEN" 0 11 10, +C4<00000000000000000000000000100000>;
L_0x5b184d039070 .functor AND 1, v0x5b184cebe1b0_0, L_0x5b184d038fd0, C4<1>, C4<1>;
L_0x5b184d0391d0 .functor AND 1, L_0x5b184d039070, L_0x5b184d0390e0, C4<1>, C4<1>;
L_0x5b184d0399b0 .functor AND 1, v0x5b184cebe1b0_0, L_0x5b184d039910, C4<1>, C4<1>;
L_0x5b184d039c00 .functor AND 1, L_0x5b184d0399b0, L_0x5b184d039ab0, C4<1>, C4<1>;
L_0x75935689f7f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184cd3aa50_0 .net/2u *"_ivl_0", 4 0, L_0x75935689f7f8;  1 drivers
L_0x75935689f888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184cd3ab50_0 .net/2u *"_ivl_10", 4 0, L_0x75935689f888;  1 drivers
v0x5b184cd47fa0_0 .net *"_ivl_12", 0 0, L_0x5b184d0390e0;  1 drivers
v0x5b184cd48070_0 .net *"_ivl_15", 0 0, L_0x5b184d0391d0;  1 drivers
v0x5b184cd48130_0 .net *"_ivl_16", 31 0, L_0x5b184d0392e0;  1 drivers
v0x5b184cd48260_0 .net *"_ivl_18", 6 0, L_0x5b184d039380;  1 drivers
v0x5b184cd48340_0 .net *"_ivl_2", 0 0, L_0x5b184d038f30;  1 drivers
L_0x75935689f8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cd651b0_0 .net *"_ivl_21", 1 0, L_0x75935689f8d0;  1 drivers
v0x5b184cd65290_0 .net *"_ivl_22", 31 0, L_0x5b184d0394c0;  1 drivers
L_0x75935689f918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184cd65370_0 .net/2u *"_ivl_26", 4 0, L_0x75935689f918;  1 drivers
v0x5b184cd65450_0 .net *"_ivl_28", 0 0, L_0x5b184d039820;  1 drivers
L_0x75935689f960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cd65510_0 .net/2u *"_ivl_30", 31 0, L_0x75935689f960;  1 drivers
v0x5b184cd76970_0 .net *"_ivl_32", 0 0, L_0x5b184d039910;  1 drivers
v0x5b184cd76a30_0 .net *"_ivl_35", 0 0, L_0x5b184d0399b0;  1 drivers
L_0x75935689f9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184cd76af0_0 .net/2u *"_ivl_36", 4 0, L_0x75935689f9a8;  1 drivers
v0x5b184cd76bd0_0 .net *"_ivl_38", 0 0, L_0x5b184d039ab0;  1 drivers
L_0x75935689f840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cd76c90_0 .net/2u *"_ivl_4", 31 0, L_0x75935689f840;  1 drivers
v0x5b184cd85840_0 .net *"_ivl_41", 0 0, L_0x5b184d039c00;  1 drivers
v0x5b184cd85900_0 .net *"_ivl_42", 31 0, L_0x5b184d039cf0;  1 drivers
v0x5b184cd859e0_0 .net *"_ivl_44", 6 0, L_0x5b184d039d90;  1 drivers
L_0x75935689f9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cd85ac0_0 .net *"_ivl_47", 1 0, L_0x75935689f9f0;  1 drivers
v0x5b184cd76d30_0 .net *"_ivl_48", 31 0, L_0x5b184d039f40;  1 drivers
v0x5b184cd8ad20_0 .net *"_ivl_6", 0 0, L_0x5b184d038fd0;  1 drivers
v0x5b184cd8adc0_0 .net *"_ivl_9", 0 0, L_0x5b184d039070;  1 drivers
v0x5b184cd8ae80_0 .net "clk", 0 0, o0x7593568eae98;  alias, 0 drivers
v0x5b184cd8af20_0 .var/i "i", 31 0;
v0x5b184cd8b000_0 .net "rd_addr", 4 0, L_0x5b184d0338c0;  alias, 1 drivers
v0x5b184cd8b0c0_0 .net "rd_data", 31 0, L_0x5b184d0417a0;  alias, 1 drivers
v0x5b184cd8ef30_0 .net "rd_wen", 0 0, v0x5b184cebe1b0_0;  alias, 1 drivers
v0x5b184cd8efd0 .array "registers", 31 0, 31 0;
v0x5b184cd8f070_0 .net "reset_n", 0 0, o0x7593568eb678;  alias, 0 drivers
v0x5b184cd8f140_0 .net "rs1_addr", 4 0, L_0x5b184d033a00;  alias, 1 drivers
v0x5b184cd8f210_0 .net "rs1_data", 31 0, L_0x5b184d039690;  alias, 1 drivers
v0x5b184cd8f2e0_0 .net "rs2_addr", 4 0, L_0x5b184d033ad0;  alias, 1 drivers
v0x5b184cdaab20_0 .net "rs2_data", 31 0, L_0x5b184d03a080;  alias, 1 drivers
L_0x5b184d038f30 .cmp/eq 5, L_0x5b184d033a00, L_0x75935689f7f8;
L_0x5b184d038fd0 .cmp/eq 5, L_0x5b184d0338c0, L_0x5b184d033a00;
L_0x5b184d0390e0 .cmp/ne 5, L_0x5b184d0338c0, L_0x75935689f888;
L_0x5b184d0392e0 .array/port v0x5b184cd8efd0, L_0x5b184d039380;
L_0x5b184d039380 .concat [ 5 2 0 0], L_0x5b184d033a00, L_0x75935689f8d0;
L_0x5b184d0394c0 .functor MUXZ 32, L_0x5b184d0392e0, L_0x5b184d0417a0, L_0x5b184d0391d0, C4<>;
L_0x5b184d039690 .functor MUXZ 32, L_0x5b184d0394c0, L_0x75935689f840, L_0x5b184d038f30, C4<>;
L_0x5b184d039820 .cmp/eq 5, L_0x5b184d033ad0, L_0x75935689f918;
L_0x5b184d039910 .cmp/eq 5, L_0x5b184d0338c0, L_0x5b184d033ad0;
L_0x5b184d039ab0 .cmp/ne 5, L_0x5b184d0338c0, L_0x75935689f9a8;
L_0x5b184d039cf0 .array/port v0x5b184cd8efd0, L_0x5b184d039d90;
L_0x5b184d039d90 .concat [ 5 2 0 0], L_0x5b184d033ad0, L_0x75935689f9f0;
L_0x5b184d039f40 .functor MUXZ 32, L_0x5b184d039cf0, L_0x5b184d0417a0, L_0x5b184d039c00, C4<>;
L_0x5b184d03a080 .functor MUXZ 32, L_0x5b184d039f40, L_0x75935689f960, L_0x5b184d039820, C4<>;
S_0x5b184cf9b5f0 .scope module, "tb_core_pipelined" "tb_core_pipelined" 12 8;
 .timescale -9 -12;
P_0x5b184cfd7b30 .param/l "CLK_PERIOD" 0 12 11, +C4<00000000000000000000000000001010>;
P_0x5b184cfd7b70 .param/str "MEM_INIT_FILE" 0 12 16, "tests/asm/test_m_basic.hex";
P_0x5b184cfd7bb0 .param/l "RESET_VEC" 0 12 34, C4<00000000000000000000000000000000>;
P_0x5b184cfd7bf0 .param/l "TIMEOUT" 0 12 12, +C4<00000000000000000010011100010000>;
v0x5b184d01af00_0 .var "clk", 0 0;
v0x5b184d01afa0_0 .var/i "cycle_count", 31 0;
v0x5b184d01b080_0 .net "instruction", 31 0, L_0x5b184d042010;  1 drivers
v0x5b184d01b150_0 .net "pc", 31 0, L_0x5b184d041f50;  1 drivers
v0x5b184d01b220_0 .var "reset_n", 0 0;
S_0x5b184cfe10a0 .scope module, "DUT" "rv_core_pipelined" 12 43, 13 10 0, S_0x5b184cf9b5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 32 "pc_out";
    .port_info 3 /OUTPUT 32 "instr_out";
P_0x5b184cfe12a0 .param/l "DMEM_SIZE" 0 13 14, +C4<00000000000000000100000000000000>;
P_0x5b184cfe12e0 .param/l "IMEM_SIZE" 0 13 13, +C4<00000000000000000100000000000000>;
P_0x5b184cfe1320 .param/str "MEM_FILE" 0 13 15, "tests/asm/test_m_basic.hex";
P_0x5b184cfe1360 .param/l "RESET_VECTOR" 0 13 12, C4<00000000000000000000000000000000>;
P_0x5b184cfe13a0 .param/l "XLEN" 0 13 11, +C4<00000000000000000000000000100000>;
L_0x5b184d03d610 .functor AND 1, v0x5b184d001360_0, v0x5b184d002a80_0, C4<1>, C4<1>;
L_0x5b184d03d220 .functor AND 1, L_0x5b184d03d610, L_0x5b184d041920, C4<1>, C4<1>;
L_0x5b184d041ab0 .functor AND 1, v0x5b184d001360_0, v0x5b184d002a80_0, C4<1>, C4<1>;
L_0x5b184d041ce0 .functor AND 1, L_0x5b184d041ab0, L_0x5b184d041c40, C4<1>, C4<1>;
L_0x5b184d041df0 .functor AND 1, L_0x5b184d041ce0, L_0x5b184d041d50, C4<1>, C4<1>;
L_0x5b184d041f50 .functor BUFZ 32, v0x5b184d011190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d042010 .functor BUFZ 32, L_0x5b184d043d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d042170 .functor BUFZ 1, v0x5b184cff8520_0, C4<0>, C4<0>, C4<0>;
L_0x5b184d042280 .functor AND 1, v0x5b184cffb590_0, v0x5b184cffc4b0_0, C4<1>, C4<1>;
L_0x5b184d042930 .functor OR 1, L_0x5b184d042170, L_0x5b184d042280, C4<0>, C4<0>;
L_0x5b184d042a00 .functor OR 1, L_0x5b184d042930, v0x5b184cfe2de0_0, C4<0>, C4<0>;
L_0x5b184d042ac0 .functor OR 1, L_0x5b184d042170, L_0x5b184d042280, C4<0>, C4<0>;
L_0x5b184d042cc0 .functor OR 1, L_0x5b184d042ac0, L_0x5b184d04dd60, C4<0>, C4<0>;
L_0x5b184d042d30 .functor OR 1, L_0x5b184d042cc0, v0x5b184cfe2de0_0, C4<0>, C4<0>;
L_0x5b184d049490 .functor BUFZ 1, L_0x5b184d047860, C4<0>, C4<0>, C4<0>;
L_0x5b184d049550 .functor BUFZ 1, L_0x5b184d048110, C4<0>, C4<0>, C4<0>;
L_0x5b184d0496e0 .functor BUFZ 1, L_0x5b184d048a00, C4<0>, C4<0>, C4<0>;
L_0x5b184d04a9b0 .functor AND 1, v0x5b184d010500_0, L_0x5b184d04ae10, C4<1>, C4<1>;
L_0x5b184d04b1a0 .functor AND 1, L_0x5b184d04a9b0, L_0x5b184d04b100, C4<1>, C4<1>;
L_0x5b184d04b4b0 .functor AND 1, v0x5b184d010500_0, L_0x5b184d04b3a0, C4<1>, C4<1>;
L_0x5b184d04b620 .functor AND 1, L_0x5b184d04b4b0, L_0x5b184d04b060, C4<1>, C4<1>;
L_0x5b184d04b440 .functor AND 1, L_0x5b184d04ce20, L_0x5b184d04cfb0, C4<1>, C4<1>;
L_0x5b184d04d3f0 .functor AND 1, v0x5b184cfe4b20_0, L_0x5b184d04d200, C4<1>, C4<1>;
L_0x5b184d04df50 .functor OR 1, L_0x5b184d04ef90, L_0x5b184d04ec40, C4<0>, C4<0>;
L_0x7593568a1d60 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5b184d054110 .functor AND 32, L_0x5b184d054450, L_0x7593568a1d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5b184d054810 .functor AND 1, L_0x5b184d054c10, L_0x5b184d054d00, C4<1>, C4<1>;
L_0x5b184d055260 .functor AND 1, L_0x5b184d054810, L_0x5b184d055130, C4<1>, C4<1>;
L_0x5b184d055630 .functor AND 1, L_0x5b184d054810, L_0x5b184d055370, C4<1>, C4<1>;
L_0x5b184d056ee0 .functor AND 1, v0x5b184d000060_0, v0x5b184d002a80_0, C4<1>, C4<1>;
L_0x5b184d056fa0 .functor AND 1, v0x5b184d000fc0_0, v0x5b184d002a80_0, C4<1>, C4<1>;
L_0x5b184d059e10 .functor AND 1, L_0x5b184d056b90, v0x5b184d000060_0, C4<1>, C4<1>;
L_0x5b184d059e80 .functor OR 1, v0x5b184d0007e0_0, L_0x5b184d059e10, C4<0>, C4<0>;
L_0x5b184d05a050 .functor AND 1, L_0x5b184d059e80, v0x5b184d002a80_0, C4<1>, C4<1>;
L_0x5b184d05a160 .functor AND 1, v0x5b184d000e40_0, v0x5b184d002a80_0, C4<1>, C4<1>;
L_0x5b184d05a390 .functor AND 1, v0x5b184d000cc0_0, v0x5b184d002a80_0, C4<1>, C4<1>;
L_0x5b184d05a4a0 .functor AND 1, v0x5b184cffb710_0, v0x5b184cffc4b0_0, C4<1>, C4<1>;
L_0x5b184d05a270 .functor AND 1, v0x5b184cffba20_0, v0x5b184cffc4b0_0, C4<1>, C4<1>;
L_0x5b184d05a880 .functor AND 1, v0x5b184d002a80_0, L_0x5b184d059360, C4<1>, C4<1>;
L_0x5b184d05ab20 .functor AND 1, v0x5b184cffba20_0, L_0x5b184d05aa80, C4<1>, C4<1>;
L_0x5b184d05ae80 .functor AND 1, v0x5b184cffc280_0, L_0x5b184d05abe0, C4<1>, C4<1>;
L_0x5b184d05bd70 .functor AND 1, v0x5b184cffc4b0_0, L_0x5b184d05efe0, C4<1>, C4<1>;
v0x5b184d013cd0_0 .net *"_ivl_1", 0 0, L_0x5b184d03d610;  1 drivers
v0x5b184d013db0_0 .net *"_ivl_100", 31 0, L_0x5b184d04bd40;  1 drivers
v0x5b184d013e90_0 .net *"_ivl_102", 31 0, L_0x5b184d04c160;  1 drivers
v0x5b184d013f50_0 .net *"_ivl_104", 31 0, L_0x5b184d04c360;  1 drivers
v0x5b184d014030_0 .net *"_ivl_11", 0 0, L_0x5b184d041ce0;  1 drivers
L_0x7593568a12b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d0140f0_0 .net/2u *"_ivl_110", 26 0, L_0x7593568a12b0;  1 drivers
v0x5b184d0141d0_0 .net *"_ivl_112", 31 0, L_0x5b184d04cc00;  1 drivers
v0x5b184d0142b0_0 .net *"_ivl_117", 0 0, L_0x5b184d04ce20;  1 drivers
L_0x7593568a12f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184d014390_0 .net/2u *"_ivl_118", 4 0, L_0x7593568a12f8;  1 drivers
v0x5b184d014470_0 .net *"_ivl_120", 0 0, L_0x5b184d04cfb0;  1 drivers
v0x5b184d014530_0 .net *"_ivl_125", 0 0, L_0x5b184d04d200;  1 drivers
L_0x7593568a13d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b184d0145f0_0 .net/2u *"_ivl_128", 31 0, L_0x7593568a13d0;  1 drivers
v0x5b184d0146d0_0 .net *"_ivl_13", 0 0, L_0x5b184d041d50;  1 drivers
L_0x7593568a1418 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5b184d014790_0 .net/2u *"_ivl_132", 6 0, L_0x7593568a1418;  1 drivers
v0x5b184d014870_0 .net *"_ivl_134", 0 0, L_0x5b184d04e860;  1 drivers
L_0x7593568a1460 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5b184d014930_0 .net/2u *"_ivl_136", 6 0, L_0x7593568a1460;  1 drivers
v0x5b184d014a10_0 .net *"_ivl_138", 0 0, L_0x5b184d04eab0;  1 drivers
L_0x7593568a14a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d014ad0_0 .net/2u *"_ivl_140", 31 0, L_0x7593568a14a8;  1 drivers
v0x5b184d014bb0_0 .net *"_ivl_142", 31 0, L_0x5b184d04eba0;  1 drivers
L_0x7593568a14f0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5b184d014c90_0 .net/2u *"_ivl_146", 6 0, L_0x7593568a14f0;  1 drivers
v0x5b184d014d70_0 .net *"_ivl_148", 0 0, L_0x5b184d04ef90;  1 drivers
L_0x7593568a1538 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5b184d014e30_0 .net/2u *"_ivl_150", 6 0, L_0x7593568a1538;  1 drivers
v0x5b184d014f10_0 .net *"_ivl_152", 0 0, L_0x5b184d04ec40;  1 drivers
L_0x7593568a1580 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b184d014fd0_0 .net/2u *"_ivl_156", 1 0, L_0x7593568a1580;  1 drivers
v0x5b184d0150b0_0 .net *"_ivl_158", 0 0, L_0x5b184d04d140;  1 drivers
L_0x7593568a15c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b184d015170_0 .net/2u *"_ivl_160", 1 0, L_0x7593568a15c8;  1 drivers
v0x5b184d015250_0 .net *"_ivl_162", 0 0, L_0x5b184d04f540;  1 drivers
v0x5b184d015310_0 .net *"_ivl_164", 31 0, L_0x5b184d04f630;  1 drivers
v0x5b184d0153f0_0 .net *"_ivl_166", 31 0, L_0x5b184d04f8c0;  1 drivers
L_0x7593568a1610 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b184d0154d0_0 .net/2u *"_ivl_170", 1 0, L_0x7593568a1610;  1 drivers
v0x5b184d0155b0_0 .net *"_ivl_172", 0 0, L_0x5b184d04fca0;  1 drivers
L_0x7593568a1658 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b184d015670_0 .net/2u *"_ivl_174", 1 0, L_0x7593568a1658;  1 drivers
v0x5b184d015750_0 .net *"_ivl_176", 0 0, L_0x5b184d04fde0;  1 drivers
v0x5b184d015a20_0 .net *"_ivl_178", 31 0, L_0x5b184d050040;  1 drivers
L_0x7593568a1d18 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5b184d015b00_0 .net/2u *"_ivl_186", 6 0, L_0x7593568a1d18;  1 drivers
v0x5b184d015be0_0 .net *"_ivl_188", 0 0, L_0x5b184d054360;  1 drivers
v0x5b184d015ca0_0 .net *"_ivl_190", 31 0, L_0x5b184d054450;  1 drivers
v0x5b184d015d80_0 .net/2u *"_ivl_192", 31 0, L_0x7593568a1d60;  1 drivers
v0x5b184d015e60_0 .net *"_ivl_194", 31 0, L_0x5b184d054110;  1 drivers
v0x5b184d015f40_0 .net *"_ivl_196", 31 0, L_0x5b184d054770;  1 drivers
L_0x7593568a0650 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b184d016020_0 .net/2u *"_ivl_20", 31 0, L_0x7593568a0650;  1 drivers
L_0x7593568a1da8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b184d016100_0 .net/2u *"_ivl_200", 2 0, L_0x7593568a1da8;  1 drivers
v0x5b184d0161e0_0 .net *"_ivl_202", 0 0, L_0x5b184d054c10;  1 drivers
v0x5b184d0162a0_0 .net *"_ivl_205", 0 0, L_0x5b184d054d00;  1 drivers
L_0x7593568a1df0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b184d016360_0 .net/2u *"_ivl_208", 1 0, L_0x7593568a1df0;  1 drivers
v0x5b184d016440_0 .net *"_ivl_210", 0 0, L_0x5b184d055130;  1 drivers
v0x5b184d016500_0 .net *"_ivl_213", 0 0, L_0x5b184d055260;  1 drivers
L_0x7593568a1e38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b184d0165c0_0 .net/2u *"_ivl_214", 1 0, L_0x7593568a1e38;  1 drivers
v0x5b184d0166a0_0 .net *"_ivl_216", 0 0, L_0x5b184d055370;  1 drivers
v0x5b184d016760_0 .net *"_ivl_219", 0 0, L_0x5b184d055630;  1 drivers
v0x5b184d016820_0 .net *"_ivl_220", 31 0, L_0x5b184d0557e0;  1 drivers
v0x5b184d016900_0 .net *"_ivl_231", 0 0, L_0x5b184d059e10;  1 drivers
v0x5b184d0169c0_0 .net *"_ivl_232", 0 0, L_0x5b184d059e80;  1 drivers
v0x5b184d016aa0_0 .net *"_ivl_245", 0 0, L_0x5b184d059360;  1 drivers
v0x5b184d016b60_0 .net *"_ivl_249", 0 0, L_0x5b184d05aa80;  1 drivers
v0x5b184d016c20_0 .net *"_ivl_253", 0 0, L_0x5b184d05abe0;  1 drivers
v0x5b184d016ce0_0 .net *"_ivl_257", 0 0, L_0x5b184d05efe0;  1 drivers
L_0x7593568a2db0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184d016da0_0 .net/2u *"_ivl_260", 2 0, L_0x7593568a2db0;  1 drivers
v0x5b184d016e80_0 .net *"_ivl_262", 0 0, L_0x5b184d05f0d0;  1 drivers
L_0x7593568a2df8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b184d016f40_0 .net/2u *"_ivl_264", 2 0, L_0x7593568a2df8;  1 drivers
v0x5b184d017020_0 .net *"_ivl_266", 0 0, L_0x5b184d05f420;  1 drivers
L_0x7593568a2e40 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b184d0170e0_0 .net/2u *"_ivl_268", 2 0, L_0x7593568a2e40;  1 drivers
v0x5b184d0171c0_0 .net *"_ivl_270", 0 0, L_0x5b184d05f510;  1 drivers
L_0x7593568a2e88 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b184d017280_0 .net/2u *"_ivl_272", 2 0, L_0x7593568a2e88;  1 drivers
v0x5b184d017360_0 .net *"_ivl_274", 0 0, L_0x5b184d05f7d0;  1 drivers
L_0x7593568a2ed0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b184d017830_0 .net/2u *"_ivl_276", 2 0, L_0x7593568a2ed0;  1 drivers
v0x5b184d017910_0 .net *"_ivl_278", 0 0, L_0x5b184d05f8c0;  1 drivers
v0x5b184d0179d0_0 .net *"_ivl_28", 31 0, L_0x5b184d042340;  1 drivers
L_0x7593568a2f18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d017ab0_0 .net/2u *"_ivl_280", 31 0, L_0x7593568a2f18;  1 drivers
v0x5b184d017b90_0 .net *"_ivl_282", 31 0, L_0x5b184d05fbe0;  1 drivers
v0x5b184d017c70_0 .net *"_ivl_284", 31 0, L_0x5b184d05fd70;  1 drivers
v0x5b184d017d50_0 .net *"_ivl_286", 31 0, L_0x5b184d060140;  1 drivers
v0x5b184d017e30_0 .net *"_ivl_288", 31 0, L_0x5b184d0602d0;  1 drivers
v0x5b184d017f10_0 .net *"_ivl_3", 0 0, L_0x5b184d041920;  1 drivers
v0x5b184d017fd0_0 .net *"_ivl_30", 31 0, L_0x5b184d0423e0;  1 drivers
v0x5b184d0180b0_0 .net *"_ivl_32", 31 0, L_0x5b184d042570;  1 drivers
v0x5b184d018190_0 .net *"_ivl_36", 0 0, L_0x5b184d042930;  1 drivers
v0x5b184d018270_0 .net *"_ivl_40", 0 0, L_0x5b184d042ac0;  1 drivers
v0x5b184d018350_0 .net *"_ivl_42", 0 0, L_0x5b184d042cc0;  1 drivers
L_0x7593568a1070 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184d018430_0 .net/2u *"_ivl_52", 4 0, L_0x7593568a1070;  1 drivers
v0x5b184d018510_0 .net *"_ivl_54", 0 0, L_0x5b184d04ae10;  1 drivers
v0x5b184d0185d0_0 .net *"_ivl_57", 0 0, L_0x5b184d04a9b0;  1 drivers
v0x5b184d018690_0 .net *"_ivl_58", 0 0, L_0x5b184d04b100;  1 drivers
v0x5b184d018750_0 .net *"_ivl_61", 0 0, L_0x5b184d04b1a0;  1 drivers
L_0x7593568a10b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184d018810_0 .net/2u *"_ivl_64", 4 0, L_0x7593568a10b8;  1 drivers
v0x5b184d0188f0_0 .net *"_ivl_66", 0 0, L_0x5b184d04b3a0;  1 drivers
v0x5b184d0189b0_0 .net *"_ivl_69", 0 0, L_0x5b184d04b4b0;  1 drivers
v0x5b184d018a70_0 .net *"_ivl_7", 0 0, L_0x5b184d041ab0;  1 drivers
v0x5b184d018b30_0 .net *"_ivl_70", 0 0, L_0x5b184d04b060;  1 drivers
v0x5b184d018bf0_0 .net *"_ivl_73", 0 0, L_0x5b184d04b620;  1 drivers
L_0x7593568a1100 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184d018cb0_0 .net/2u *"_ivl_76", 2 0, L_0x7593568a1100;  1 drivers
v0x5b184d018d90_0 .net *"_ivl_78", 0 0, L_0x5b184d04b8f0;  1 drivers
L_0x7593568a1148 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b184d018e50_0 .net/2u *"_ivl_80", 2 0, L_0x7593568a1148;  1 drivers
v0x5b184d018f30_0 .net *"_ivl_82", 0 0, L_0x5b184d04ba30;  1 drivers
L_0x7593568a1190 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b184d018ff0_0 .net/2u *"_ivl_84", 2 0, L_0x7593568a1190;  1 drivers
v0x5b184d0190d0_0 .net *"_ivl_86", 0 0, L_0x5b184d04bbb0;  1 drivers
L_0x7593568a11d8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b184d019190_0 .net/2u *"_ivl_88", 2 0, L_0x7593568a11d8;  1 drivers
v0x5b184d019270_0 .net *"_ivl_9", 0 0, L_0x5b184d041c40;  1 drivers
v0x5b184d019330_0 .net *"_ivl_90", 0 0, L_0x5b184d04bc50;  1 drivers
L_0x7593568a1220 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b184d0193f0_0 .net/2u *"_ivl_92", 2 0, L_0x7593568a1220;  1 drivers
v0x5b184d0194d0_0 .net *"_ivl_94", 0 0, L_0x5b184d04bde0;  1 drivers
L_0x7593568a1268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d019590_0 .net/2u *"_ivl_96", 31 0, L_0x7593568a1268;  1 drivers
v0x5b184d019670_0 .net *"_ivl_98", 31 0, L_0x5b184d04bed0;  1 drivers
v0x5b184d019750_0 .net "clk", 0 0, v0x5b184d01af00_0;  1 drivers
v0x5b184d0197f0_0 .net "disable_forward_a", 0 0, L_0x5b184d04df50;  1 drivers
v0x5b184d0198b0_0 .net "ex_alu_lt", 0 0, L_0x5b184d0508d0;  1 drivers
v0x5b184d019950_0 .net "ex_alu_ltu", 0 0, L_0x5b184d050a60;  1 drivers
v0x5b184d0199f0_0 .net "ex_alu_operand_a", 31 0, L_0x5b184d04ee50;  1 drivers
v0x5b184d019a90_0 .net "ex_alu_operand_a_forwarded", 31 0, L_0x5b184d04fa00;  1 drivers
v0x5b184d019b50_0 .net "ex_alu_operand_b", 31 0, L_0x5b184d050440;  1 drivers
v0x5b184d019c10_0 .net "ex_alu_result", 31 0, v0x5b184cfe1e30_0;  1 drivers
v0x5b184d019cb0_0 .net "ex_alu_zero", 0 0, L_0x5b184d0507e0;  1 drivers
v0x5b184d019d50_0 .net "ex_branch_target", 31 0, L_0x5b184d054070;  1 drivers
v0x5b184d019e10_0 .net "ex_csr_rdata", 31 0, v0x5b184cfe8ee0_0;  1 drivers
v0x5b184d019f20_0 .net "ex_csr_uses_rs1", 0 0, L_0x5b184d054810;  1 drivers
v0x5b184d019fe0_0 .net "ex_csr_wdata_forwarded", 31 0, L_0x5b184d055920;  1 drivers
v0x5b184d01a0a0_0 .net "ex_illegal_csr", 0 0, L_0x5b184d056b90;  1 drivers
v0x5b184d01a170_0 .net "ex_jump_target", 31 0, L_0x5b184d054880;  1 drivers
v0x5b184d01a210_0 .net "ex_mul_div_busy", 0 0, L_0x5b184d053bc0;  1 drivers
v0x5b184d01a300_0 .net "ex_mul_div_ready", 0 0, L_0x5b184d053c30;  1 drivers
v0x5b184d01a3a0_0 .net "ex_mul_div_result", 31 0, L_0x5b184d053a80;  1 drivers
v0x5b184d01a490_0 .net "ex_pc_plus_4", 31 0, L_0x5b184d04deb0;  1 drivers
v0x5b184d01a550_0 .net "ex_rs2_data_forwarded", 31 0, L_0x5b184d050180;  1 drivers
v0x5b184d01a5f0_0 .net "ex_take_branch", 0 0, v0x5b184cfe2de0_0;  1 drivers
v0x5b184d01a6c0_0 .net "exception", 0 0, v0x5b184cff8520_0;  1 drivers
v0x5b184d01a7b0_0 .net "exception_code", 4 0, v0x5b184cff85c0_0;  1 drivers
v0x5b184d01a8a0_0 .net "exception_pc", 31 0, v0x5b184cff8690_0;  1 drivers
v0x5b184d01a9b0_0 .var "exception_taken_r", 0 0;
v0x5b184d01aa70_0 .net "exception_val", 31 0, v0x5b184cff8760_0;  1 drivers
v0x5b184d01b390_0 .net "exmem_alu_result", 31 0, v0x5b184cffaa70_0;  1 drivers
v0x5b184d01b450_0 .net "exmem_csr_addr", 11 0, v0x5b184cffacf0_0;  1 drivers
v0x5b184d01b510_0 .net "exmem_csr_rdata", 31 0, v0x5b184cffaec0_0;  1 drivers
v0x5b184d01b5b0_0 .net "exmem_csr_we", 0 0, v0x5b184cffb040_0;  1 drivers
v0x5b184d01b650_0 .net "exmem_funct3", 2 0, v0x5b184cffb1c0_0;  1 drivers
v0x5b184d01b6f0_0 .net "exmem_instruction", 31 0, v0x5b184cffb450_0;  1 drivers
v0x5b184d01b800_0 .net "exmem_is_mret", 0 0, v0x5b184cffb590_0;  1 drivers
v0x5b184d01b8a0_0 .net "exmem_mem_read", 0 0, v0x5b184cffb710_0;  1 drivers
v0x5b184d01b990_0 .net "exmem_mem_write", 0 0, v0x5b184cffba20_0;  1 drivers
v0x5b184d01ba30_0 .net "exmem_mem_write_data", 31 0, v0x5b184cffb8b0_0;  1 drivers
v0x5b184d01bb20_0 .net "exmem_mul_div_result", 31 0, v0x5b184cffbbc0_0;  1 drivers
v0x5b184d01bc10_0 .net "exmem_pc", 31 0, v0x5b184cffbd90_0;  1 drivers
v0x5b184d01bd20_0 .net "exmem_pc_plus_4", 31 0, v0x5b184cffbf20_0;  1 drivers
v0x5b184d01be30_0 .net "exmem_rd_addr", 4 0, v0x5b184cffc0e0_0;  1 drivers
v0x5b184d01bef0_0 .net "exmem_reg_write", 0 0, v0x5b184cffc280_0;  1 drivers
v0x5b184d01bfe0_0 .net "exmem_valid", 0 0, v0x5b184cffc4b0_0;  1 drivers
v0x5b184d01c0d0_0 .net "exmem_wb_sel", 2 0, v0x5b184cffc640_0;  1 drivers
v0x5b184d01c1e0_0 .net "flush_idex", 0 0, L_0x5b184d042d30;  1 drivers
v0x5b184d01c280_0 .net "flush_idex_hazard", 0 0, L_0x5b184d04dd60;  1 drivers
v0x5b184d01c320_0 .net "flush_ifid", 0 0, L_0x5b184d042a00;  1 drivers
v0x5b184d01c3c0_0 .net "forward_a", 1 0, v0x5b184cffd280_0;  1 drivers
v0x5b184d01c460_0 .net "forward_b", 1 0, v0x5b184cffd350_0;  1 drivers
v0x5b184d01c500_0 .net "hold_exmem", 0 0, L_0x5b184d03d220;  1 drivers
v0x5b184d01c5f0_0 .net "id_alu_control", 3 0, v0x5b184cfe47d0_0;  1 drivers
v0x5b184d01c6e0_0 .net "id_alu_src", 0 0, v0x5b184cfe48d0_0;  1 drivers
v0x5b184d01c7d0_0 .net "id_branch", 0 0, v0x5b184cfe4990_0;  1 drivers
v0x5b184d01c8c0_0 .net "id_csr_addr", 11 0, L_0x5b184d04c700;  1 drivers
v0x5b184d01c960_0 .net "id_csr_src", 0 0, v0x5b184cfe4a60_0;  1 drivers
v0x5b184d01ca50_0 .net "id_csr_wdata", 31 0, L_0x5b184d04cd80;  1 drivers
v0x5b184d01caf0_0 .net "id_csr_we", 0 0, v0x5b184cfe4b20_0;  1 drivers
v0x5b184d01cb90_0 .net "id_csr_we_actual", 0 0, L_0x5b184d04d3f0;  1 drivers
v0x5b184d01cc30_0 .net "id_csr_write_suppress", 0 0, L_0x5b184d04b440;  1 drivers
v0x5b184d01ccd0_0 .net "id_funct3", 2 0, L_0x5b184d0441d0;  1 drivers
v0x5b184d01cd70_0 .net "id_funct7", 6 0, L_0x5b184d044550;  1 drivers
v0x5b184d01ce10_0 .net "id_illegal_inst", 0 0, v0x5b184cfe4df0_0;  1 drivers
v0x5b184d01cf00_0 .net "id_imm_b", 31 0, L_0x5b184d045a90;  1 drivers
v0x5b184d01cfa0_0 .net "id_imm_i", 31 0, L_0x5b184d0449c0;  1 drivers
v0x5b184d01d040_0 .net "id_imm_j", 31 0, L_0x5b184d046850;  1 drivers
v0x5b184d01d0e0_0 .net "id_imm_s", 31 0, L_0x5b184d044fe0;  1 drivers
v0x5b184d01d180_0 .net "id_imm_sel", 2 0, v0x5b184cfe4eb0_0;  1 drivers
v0x5b184d01d220_0 .net "id_imm_u", 31 0, L_0x5b184d045fe0;  1 drivers
v0x5b184d01d2c0_0 .net "id_immediate", 31 0, L_0x5b184d04c4a0;  1 drivers
v0x5b184d01d360_0 .net "id_is_csr_dec", 0 0, L_0x5b184d043400;  1 drivers
v0x5b184d01d450_0 .net "id_is_ebreak", 0 0, L_0x5b184d049550;  1 drivers
v0x5b184d01d4f0_0 .net "id_is_ebreak_dec", 0 0, L_0x5b184d048110;  1 drivers
v0x5b184d01d5e0_0 .net "id_is_ecall", 0 0, L_0x5b184d049490;  1 drivers
v0x5b184d01d680_0 .net "id_is_ecall_dec", 0 0, L_0x5b184d047860;  1 drivers
v0x5b184d01d770_0 .net "id_is_mret", 0 0, L_0x5b184d0496e0;  1 drivers
v0x5b184d01d810_0 .net "id_is_mret_dec", 0 0, L_0x5b184d048a00;  1 drivers
v0x5b184d01d900_0 .net "id_is_mul_div_dec", 0 0, L_0x5b184d0490e0;  1 drivers
v0x5b184d01d9a0_0 .net "id_is_word_op_ctrl", 0 0, v0x5b184cfe5410_0;  1 drivers
v0x5b184d01da40_0 .net "id_is_word_op_dec", 0 0, L_0x5b184d0493f0;  1 drivers
v0x5b184d01dae0_0 .net "id_jump", 0 0, v0x5b184cfe54d0_0;  1 drivers
v0x5b184d01dbd0_0 .net "id_mem_read", 0 0, v0x5b184cfe5590_0;  1 drivers
v0x5b184d01dcc0_0 .net "id_mem_write", 0 0, v0x5b184cfe5650_0;  1 drivers
v0x5b184d01ddb0_0 .net "id_mul_div_en", 0 0, v0x5b184cfe5710_0;  1 drivers
v0x5b184d01de50_0 .net "id_mul_div_op_ctrl", 3 0, v0x5b184cfe58b0_0;  1 drivers
v0x5b184d01def0_0 .net "id_mul_div_op_dec", 3 0, L_0x5b184d0491a0;  1 drivers
v0x5b184d01df90_0 .net "id_opcode", 6 0, L_0x5b184d043f70;  1 drivers
v0x5b184d01e030_0 .net "id_rd", 4 0, L_0x5b184d044130;  1 drivers
v0x5b184d01e120_0 .net "id_reg_write", 0 0, v0x5b184cfe5a70_0;  1 drivers
v0x5b184d01e210_0 .net "id_rs1", 4 0, L_0x5b184d044300;  1 drivers
v0x5b184d01e2b0_0 .net "id_rs1_data", 31 0, L_0x5b184d04b260;  1 drivers
v0x5b184d01e350_0 .net "id_rs1_data_raw", 31 0, L_0x5b184d04a0e0;  1 drivers
v0x5b184d01e3f0_0 .net "id_rs2", 4 0, L_0x5b184d0443a0;  1 drivers
v0x5b184d01e490_0 .net "id_rs2_data", 31 0, L_0x5b184d04b730;  1 drivers
v0x5b184d01e530_0 .net "id_rs2_data_raw", 31 0, L_0x5b184d04abb0;  1 drivers
v0x5b184d01e600_0 .net "id_wb_sel", 2 0, v0x5b184cfe5b30_0;  1 drivers
v0x5b184d01e6a0_0 .net "idex_alu_control", 3 0, v0x5b184cfff6b0_0;  1 drivers
v0x5b184d01e760_0 .net "idex_alu_src", 0 0, v0x5b184cfff880_0;  1 drivers
v0x5b184d01e800_0 .net "idex_branch", 0 0, v0x5b184cfffa10_0;  1 drivers
v0x5b184d01e8f0_0 .net "idex_csr_addr", 11 0, v0x5b184cfffc20_0;  1 drivers
v0x5b184d01e990_0 .net "idex_csr_src", 0 0, v0x5b184cfffd60_0;  1 drivers
v0x5b184d01ea30_0 .net "idex_csr_wdata", 31 0, v0x5b184cfffec0_0;  1 drivers
v0x5b184d01ead0_0 .net "idex_csr_we", 0 0, v0x5b184d000060_0;  1 drivers
v0x5b184d01ebc0_0 .net "idex_funct3", 2 0, v0x5b184d0003f0_0;  1 drivers
v0x5b184d01ecf0_0 .net "idex_funct7", 6 0, v0x5b184d0005c0_0;  1 drivers
v0x5b184d01edb0_0 .net "idex_illegal_inst", 0 0, v0x5b184d0007e0_0;  1 drivers
v0x5b184d01ee80_0 .net "idex_imm", 31 0, v0x5b184d000940_0;  1 drivers
v0x5b184d01ef50_0 .net "idex_instruction", 31 0, v0x5b184d000b10_0;  1 drivers
v0x5b184d01eff0_0 .net "idex_is_ebreak", 0 0, v0x5b184d000cc0_0;  1 drivers
v0x5b184d01f0c0_0 .net "idex_is_ecall", 0 0, v0x5b184d000e40_0;  1 drivers
v0x5b184d01f190_0 .net "idex_is_mret", 0 0, v0x5b184d000fc0_0;  1 drivers
v0x5b184d01f230_0 .net "idex_is_mul_div", 0 0, v0x5b184d001360_0;  1 drivers
v0x5b184d01f320_0 .net "idex_is_word_op", 0 0, v0x5b184d0014f0_0;  1 drivers
v0x5b184d01f450_0 .net "idex_jump", 0 0, v0x5b184d001630_0;  1 drivers
v0x5b184d01f4f0_0 .net "idex_mem_read", 0 0, v0x5b184d0017d0_0;  1 drivers
v0x5b184d01f590_0 .net "idex_mem_write", 0 0, v0x5b184d001960_0;  1 drivers
v0x5b184d01f680_0 .net "idex_mul_div_op", 3 0, v0x5b184d001b20_0;  1 drivers
v0x5b184d01f770_0 .net "idex_opcode", 6 0, v0x5b184d001cb0_0;  1 drivers
v0x5b184d01f810_0 .net "idex_pc", 31 0, v0x5b184d001e30_0;  1 drivers
v0x5b184d01f8b0_0 .net "idex_rd_addr", 4 0, v0x5b184d002000_0;  1 drivers
v0x5b184d01f950_0 .net "idex_reg_write", 0 0, v0x5b184d002190_0;  1 drivers
v0x5b184d01fa40_0 .net "idex_rs1_addr", 4 0, v0x5b184d002410_0;  1 drivers
v0x5b184d01fb50_0 .net "idex_rs1_data", 31 0, v0x5b184d002570_0;  1 drivers
v0x5b184d01fc10_0 .net "idex_rs2_addr", 4 0, v0x5b184d002760_0;  1 drivers
v0x5b184d01fd00_0 .net "idex_rs2_data", 31 0, v0x5b184d0028e0_0;  1 drivers
v0x5b184d01fdc0_0 .net "idex_valid", 0 0, v0x5b184d002a80_0;  1 drivers
v0x5b184d01feb0_0 .net "idex_wb_sel", 2 0, v0x5b184d002fd0_0;  1 drivers
v0x5b184d01ffa0_0 .net "if_instruction", 31 0, L_0x5b184d043d50;  1 drivers
v0x5b184d0200b0_0 .net "ifid_instruction", 31 0, v0x5b184d003fd0_0;  1 drivers
v0x5b184d020170_0 .net "ifid_pc", 31 0, v0x5b184d0041a0_0;  1 drivers
v0x5b184d020280_0 .net "ifid_valid", 0 0, v0x5b184d0043b0_0;  1 drivers
v0x5b184d020370_0 .net "instr_out", 31 0, L_0x5b184d042010;  alias, 1 drivers
v0x5b184d020450_0 .net "m_unit_start", 0 0, L_0x5b184d041df0;  1 drivers
v0x5b184d0204f0_0 .net "mem_read_data", 31 0, v0x5b184cff4a50_0;  1 drivers
v0x5b184d0205e0_0 .net "mem_write_gated", 0 0, L_0x5b184d05ab20;  1 drivers
v0x5b184d020680_0 .net "memwb_alu_result", 31 0, v0x5b184d00f9b0_0;  1 drivers
v0x5b184d020720_0 .net "memwb_csr_rdata", 31 0, v0x5b184d00fd40_0;  1 drivers
v0x5b184d0207c0_0 .net "memwb_mem_read_data", 31 0, v0x5b184d00fec0_0;  1 drivers
v0x5b184d020860_0 .net "memwb_mul_div_result", 31 0, v0x5b184d010070_0;  1 drivers
v0x5b184d020900_0 .net "memwb_pc_plus_4", 31 0, v0x5b184d010220_0;  1 drivers
v0x5b184d0209a0_0 .net "memwb_rd_addr", 4 0, v0x5b184d0103a0_0;  1 drivers
v0x5b184d020a40_0 .net "memwb_reg_write", 0 0, v0x5b184d010500_0;  1 drivers
v0x5b184d020ae0_0 .net "memwb_valid", 0 0, v0x5b184d010820_0;  1 drivers
v0x5b184d020b80_0 .net "memwb_wb_sel", 2 0, v0x5b184d0109d0_0;  1 drivers
v0x5b184d020c20_0 .net "mepc", 31 0, v0x5b184cfe9700_0;  1 drivers
v0x5b184d020cc0_0 .net "mret_flush", 0 0, L_0x5b184d042280;  1 drivers
v0x5b184d020d60_0 .net "mstatus_mie", 0 0, L_0x5b184d056dd0;  1 drivers
v0x5b184d020e00_0 .net "pc_current", 31 0, v0x5b184d011190_0;  1 drivers
v0x5b184d020f30_0 .net "pc_next", 31 0, L_0x5b184d042700;  1 drivers
v0x5b184d021020_0 .net "pc_out", 31 0, L_0x5b184d041f50;  alias, 1 drivers
v0x5b184d0210e0_0 .net "pc_plus_4", 31 0, L_0x5b184d0420d0;  1 drivers
v0x5b184d0211c0_0 .net "reg_write_gated", 0 0, L_0x5b184d05ae80;  1 drivers
v0x5b184d021290_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  1 drivers
v0x5b184d021330_0 .net "stall_ifid", 0 0, L_0x5b184d04dcf0;  1 drivers
v0x5b184d0213d0_0 .net "stall_pc", 0 0, L_0x5b184d04dc30;  1 drivers
v0x5b184d0214c0_0 .net "trap_flush", 0 0, L_0x5b184d042170;  1 drivers
v0x5b184d01ab10_0 .net "trap_vector", 31 0, v0x5b184cfea100_0;  1 drivers
v0x5b184d01abd0_0 .net "wb_data", 31 0, L_0x5b184d0606b0;  1 drivers
L_0x5b184d041920 .reduce/nor L_0x5b184d053c30;
L_0x5b184d041c40 .reduce/nor L_0x5b184d053bc0;
L_0x5b184d041d50 .reduce/nor L_0x5b184d053c30;
L_0x5b184d0420d0 .arith/sum 32, v0x5b184d011190_0, L_0x7593568a0650;
L_0x5b184d042340 .functor MUXZ 32, L_0x5b184d054070, L_0x5b184d054880, v0x5b184d001630_0, C4<>;
L_0x5b184d0423e0 .functor MUXZ 32, L_0x5b184d0420d0, L_0x5b184d042340, v0x5b184cfe2de0_0, C4<>;
L_0x5b184d042570 .functor MUXZ 32, L_0x5b184d0423e0, v0x5b184cfe9700_0, L_0x5b184d042280, C4<>;
L_0x5b184d042700 .functor MUXZ 32, L_0x5b184d042570, v0x5b184cfea100_0, L_0x5b184d042170, C4<>;
L_0x5b184d04ae10 .cmp/ne 5, v0x5b184d0103a0_0, L_0x7593568a1070;
L_0x5b184d04b100 .cmp/eq 5, v0x5b184d0103a0_0, L_0x5b184d044300;
L_0x5b184d04b260 .functor MUXZ 32, L_0x5b184d04a0e0, L_0x5b184d0606b0, L_0x5b184d04b1a0, C4<>;
L_0x5b184d04b3a0 .cmp/ne 5, v0x5b184d0103a0_0, L_0x7593568a10b8;
L_0x5b184d04b060 .cmp/eq 5, v0x5b184d0103a0_0, L_0x5b184d0443a0;
L_0x5b184d04b730 .functor MUXZ 32, L_0x5b184d04abb0, L_0x5b184d0606b0, L_0x5b184d04b620, C4<>;
L_0x5b184d04b8f0 .cmp/eq 3, v0x5b184cfe4eb0_0, L_0x7593568a1100;
L_0x5b184d04ba30 .cmp/eq 3, v0x5b184cfe4eb0_0, L_0x7593568a1148;
L_0x5b184d04bbb0 .cmp/eq 3, v0x5b184cfe4eb0_0, L_0x7593568a1190;
L_0x5b184d04bc50 .cmp/eq 3, v0x5b184cfe4eb0_0, L_0x7593568a11d8;
L_0x5b184d04bde0 .cmp/eq 3, v0x5b184cfe4eb0_0, L_0x7593568a1220;
L_0x5b184d04bed0 .functor MUXZ 32, L_0x7593568a1268, L_0x5b184d046850, L_0x5b184d04bde0, C4<>;
L_0x5b184d04bd40 .functor MUXZ 32, L_0x5b184d04bed0, L_0x5b184d045fe0, L_0x5b184d04bc50, C4<>;
L_0x5b184d04c160 .functor MUXZ 32, L_0x5b184d04bd40, L_0x5b184d045a90, L_0x5b184d04bbb0, C4<>;
L_0x5b184d04c360 .functor MUXZ 32, L_0x5b184d04c160, L_0x5b184d044fe0, L_0x5b184d04ba30, C4<>;
L_0x5b184d04c4a0 .functor MUXZ 32, L_0x5b184d04c360, L_0x5b184d0449c0, L_0x5b184d04b8f0, C4<>;
L_0x5b184d04c700 .part v0x5b184d003fd0_0, 20, 12;
L_0x5b184d04cc00 .concat [ 5 27 0 0], L_0x5b184d044300, L_0x7593568a12b0;
L_0x5b184d04cd80 .functor MUXZ 32, L_0x5b184d04b260, L_0x5b184d04cc00, v0x5b184cfe4a60_0, C4<>;
L_0x5b184d04ce20 .part L_0x5b184d0441d0, 1, 1;
L_0x5b184d04cfb0 .cmp/eq 5, L_0x5b184d044300, L_0x7593568a12f8;
L_0x5b184d04d200 .reduce/nor L_0x5b184d04b440;
L_0x5b184d04deb0 .arith/sum 32, v0x5b184d001e30_0, L_0x7593568a13d0;
L_0x5b184d04e860 .cmp/eq 7, v0x5b184d001cb0_0, L_0x7593568a1418;
L_0x5b184d04eab0 .cmp/eq 7, v0x5b184d001cb0_0, L_0x7593568a1460;
L_0x5b184d04eba0 .functor MUXZ 32, v0x5b184d002570_0, L_0x7593568a14a8, L_0x5b184d04eab0, C4<>;
L_0x5b184d04ee50 .functor MUXZ 32, L_0x5b184d04eba0, v0x5b184d001e30_0, L_0x5b184d04e860, C4<>;
L_0x5b184d04ef90 .cmp/eq 7, v0x5b184d001cb0_0, L_0x7593568a14f0;
L_0x5b184d04ec40 .cmp/eq 7, v0x5b184d001cb0_0, L_0x7593568a1538;
L_0x5b184d04d140 .cmp/eq 2, v0x5b184cffd280_0, L_0x7593568a1580;
L_0x5b184d04f540 .cmp/eq 2, v0x5b184cffd280_0, L_0x7593568a15c8;
L_0x5b184d04f630 .functor MUXZ 32, L_0x5b184d04ee50, L_0x5b184d0606b0, L_0x5b184d04f540, C4<>;
L_0x5b184d04f8c0 .functor MUXZ 32, L_0x5b184d04f630, v0x5b184cffaa70_0, L_0x5b184d04d140, C4<>;
L_0x5b184d04fa00 .functor MUXZ 32, L_0x5b184d04f8c0, L_0x5b184d04ee50, L_0x5b184d04df50, C4<>;
L_0x5b184d04fca0 .cmp/eq 2, v0x5b184cffd350_0, L_0x7593568a1610;
L_0x5b184d04fde0 .cmp/eq 2, v0x5b184cffd350_0, L_0x7593568a1658;
L_0x5b184d050040 .functor MUXZ 32, v0x5b184d0028e0_0, L_0x5b184d0606b0, L_0x5b184d04fde0, C4<>;
L_0x5b184d050180 .functor MUXZ 32, L_0x5b184d050040, v0x5b184cffaa70_0, L_0x5b184d04fca0, C4<>;
L_0x5b184d050440 .functor MUXZ 32, L_0x5b184d050180, v0x5b184d000940_0, v0x5b184cfff880_0, C4<>;
L_0x5b184d054070 .arith/sum 32, v0x5b184d001e30_0, v0x5b184d000940_0;
L_0x5b184d054360 .cmp/eq 7, v0x5b184d001cb0_0, L_0x7593568a1d18;
L_0x5b184d054450 .arith/sum 32, L_0x5b184d04fa00, v0x5b184d000940_0;
L_0x5b184d054770 .arith/sum 32, v0x5b184d001e30_0, v0x5b184d000940_0;
L_0x5b184d054880 .functor MUXZ 32, L_0x5b184d054770, L_0x5b184d054110, L_0x5b184d054360, C4<>;
L_0x5b184d054c10 .cmp/eq 3, v0x5b184d002fd0_0, L_0x7593568a1da8;
L_0x5b184d054d00 .reduce/nor v0x5b184cfffd60_0;
L_0x5b184d055130 .cmp/eq 2, v0x5b184cffd280_0, L_0x7593568a1df0;
L_0x5b184d055370 .cmp/eq 2, v0x5b184cffd280_0, L_0x7593568a1e38;
L_0x5b184d0557e0 .functor MUXZ 32, v0x5b184cfffec0_0, L_0x5b184d0606b0, L_0x5b184d055630, C4<>;
L_0x5b184d055920 .functor MUXZ 32, L_0x5b184d0557e0, v0x5b184cffaa70_0, L_0x5b184d055260, C4<>;
L_0x5b184d059a50 .reduce/nor L_0x5b184d042a00;
L_0x5b184d059360 .reduce/nor v0x5b184d01a9b0_0;
L_0x5b184d05aa80 .reduce/nor v0x5b184cff8520_0;
L_0x5b184d05abe0 .reduce/nor v0x5b184cff8520_0;
L_0x5b184d05efe0 .reduce/nor v0x5b184cff8520_0;
L_0x5b184d05f0d0 .cmp/eq 3, v0x5b184d0109d0_0, L_0x7593568a2db0;
L_0x5b184d05f420 .cmp/eq 3, v0x5b184d0109d0_0, L_0x7593568a2df8;
L_0x5b184d05f510 .cmp/eq 3, v0x5b184d0109d0_0, L_0x7593568a2e40;
L_0x5b184d05f7d0 .cmp/eq 3, v0x5b184d0109d0_0, L_0x7593568a2e88;
L_0x5b184d05f8c0 .cmp/eq 3, v0x5b184d0109d0_0, L_0x7593568a2ed0;
L_0x5b184d05fbe0 .functor MUXZ 32, L_0x7593568a2f18, v0x5b184d010070_0, L_0x5b184d05f8c0, C4<>;
L_0x5b184d05fd70 .functor MUXZ 32, L_0x5b184d05fbe0, v0x5b184d00fd40_0, L_0x5b184d05f7d0, C4<>;
L_0x5b184d060140 .functor MUXZ 32, L_0x5b184d05fd70, v0x5b184d010220_0, L_0x5b184d05f510, C4<>;
L_0x5b184d0602d0 .functor MUXZ 32, L_0x5b184d060140, v0x5b184d00fec0_0, L_0x5b184d05f420, C4<>;
L_0x5b184d0606b0 .functor MUXZ 32, L_0x5b184d0602d0, v0x5b184d00f9b0_0, L_0x5b184d05f0d0, C4<>;
S_0x5b184cfe15a0 .scope module, "alu_inst" "alu" 13 554, 4 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_unsigned";
P_0x5b184cfdcfa0 .param/l "SHAMT_WIDTH" 1 4 26, +C4<00000000000000000000000000000101>;
P_0x5b184cfdcfe0 .param/l "XLEN" 0 4 10, +C4<00000000000000000000000000100000>;
L_0x5b184d0505d0 .functor BUFZ 32, L_0x5b184d04fa00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d050640 .functor BUFZ 32, L_0x5b184d050440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7593568a16a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe18b0_0 .net/2u *"_ivl_6", 31 0, L_0x7593568a16a0;  1 drivers
v0x5b184cfe19b0_0 .net "alu_control", 3 0, v0x5b184cfff6b0_0;  alias, 1 drivers
v0x5b184cfe1a90_0 .net "less_than", 0 0, L_0x5b184d0508d0;  alias, 1 drivers
v0x5b184cfe1b60_0 .net "less_than_unsigned", 0 0, L_0x5b184d050a60;  alias, 1 drivers
v0x5b184cfe1c20_0 .net "operand_a", 31 0, L_0x5b184d04fa00;  alias, 1 drivers
v0x5b184cfe1d50_0 .net "operand_b", 31 0, L_0x5b184d050440;  alias, 1 drivers
v0x5b184cfe1e30_0 .var "result", 31 0;
v0x5b184cfe1f10_0 .net "shamt", 4 0, L_0x5b184d0506b0;  1 drivers
v0x5b184cfe1ff0_0 .net/s "signed_a", 31 0, L_0x5b184d0505d0;  1 drivers
v0x5b184cfe20d0_0 .net/s "signed_b", 31 0, L_0x5b184d050640;  1 drivers
v0x5b184cfe21b0_0 .net "zero", 0 0, L_0x5b184d0507e0;  alias, 1 drivers
E_0x5b184ceb6470/0 .event edge, v0x5b184cfe19b0_0, v0x5b184cfe1c20_0, v0x5b184cfe1d50_0, v0x5b184cfe1f10_0;
E_0x5b184ceb6470/1 .event edge, v0x5b184cfe1ff0_0, v0x5b184cfe20d0_0;
E_0x5b184ceb6470 .event/or E_0x5b184ceb6470/0, E_0x5b184ceb6470/1;
L_0x5b184d0506b0 .part L_0x5b184d050440, 0, 5;
L_0x5b184d0507e0 .cmp/eq 32, v0x5b184cfe1e30_0, L_0x7593568a16a0;
L_0x5b184d0508d0 .cmp/gt.s 32, L_0x5b184d050640, L_0x5b184d0505d0;
L_0x5b184d050a60 .cmp/gt 32, L_0x5b184d050440, L_0x5b184d04fa00;
S_0x5b184cfe2390 .scope module, "branch_inst" "branch_unit" 13 583, 5 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "take_branch";
P_0x5b184cfe2540 .param/l "XLEN" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x5b184d053d80 .functor BUFZ 32, L_0x5b184d04fa00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d053df0 .functor BUFZ 32, L_0x5b184d050180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b184cfe2790_0 .net "branch", 0 0, v0x5b184cfffa10_0;  alias, 1 drivers
v0x5b184cfe2870_0 .net "funct3", 2 0, v0x5b184d0003f0_0;  alias, 1 drivers
v0x5b184cfe2950_0 .net "jump", 0 0, v0x5b184d001630_0;  alias, 1 drivers
v0x5b184cfe2a20_0 .net "rs1_data", 31 0, L_0x5b184d04fa00;  alias, 1 drivers
v0x5b184cfe2b10_0 .net "rs2_data", 31 0, L_0x5b184d050180;  alias, 1 drivers
v0x5b184cfe2c20_0 .net/s "signed_rs1", 31 0, L_0x5b184d053d80;  1 drivers
v0x5b184cfe2d00_0 .net/s "signed_rs2", 31 0, L_0x5b184d053df0;  1 drivers
v0x5b184cfe2de0_0 .var "take_branch", 0 0;
E_0x5b184cfe2710/0 .event edge, v0x5b184cfe2950_0, v0x5b184cfe2790_0, v0x5b184cfe2870_0, v0x5b184cfe1c20_0;
E_0x5b184cfe2710/1 .event edge, v0x5b184cfe2b10_0, v0x5b184cfe2c20_0, v0x5b184cfe2d00_0;
E_0x5b184cfe2710 .event/or E_0x5b184cfe2710/0, E_0x5b184cfe2710/1;
S_0x5b184cfe2fa0 .scope module, "control_inst" "control" 13 332, 6 10 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "is_csr";
    .port_info 4 /INPUT 1 "is_ecall";
    .port_info 5 /INPUT 1 "is_ebreak";
    .port_info 6 /INPUT 1 "is_mret";
    .port_info 7 /INPUT 1 "is_mul_div";
    .port_info 8 /INPUT 4 "mul_div_op";
    .port_info 9 /INPUT 1 "is_word_op";
    .port_info 10 /OUTPUT 1 "reg_write";
    .port_info 11 /OUTPUT 1 "mem_read";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 1 "branch";
    .port_info 14 /OUTPUT 1 "jump";
    .port_info 15 /OUTPUT 4 "alu_control";
    .port_info 16 /OUTPUT 1 "alu_src";
    .port_info 17 /OUTPUT 3 "wb_sel";
    .port_info 18 /OUTPUT 3 "imm_sel";
    .port_info 19 /OUTPUT 1 "csr_we";
    .port_info 20 /OUTPUT 1 "csr_src";
    .port_info 21 /OUTPUT 1 "mul_div_en";
    .port_info 22 /OUTPUT 4 "mul_div_op_out";
    .port_info 23 /OUTPUT 1 "is_word_op_out";
    .port_info 24 /OUTPUT 1 "illegal_inst";
P_0x5b184cfe3180 .param/l "IMM_B" 1 6 70, C4<010>;
P_0x5b184cfe31c0 .param/l "IMM_I" 1 6 68, C4<000>;
P_0x5b184cfe3200 .param/l "IMM_J" 1 6 72, C4<100>;
P_0x5b184cfe3240 .param/l "IMM_S" 1 6 69, C4<001>;
P_0x5b184cfe3280 .param/l "IMM_U" 1 6 71, C4<011>;
P_0x5b184cfe32c0 .param/l "OP_AUIPC" 1 6 52, C4<0010111>;
P_0x5b184cfe3300 .param/l "OP_BRANCH" 1 6 55, C4<1100011>;
P_0x5b184cfe3340 .param/l "OP_FENCE" 1 6 60, C4<0001111>;
P_0x5b184cfe3380 .param/l "OP_IMM" 1 6 58, C4<0010011>;
P_0x5b184cfe33c0 .param/l "OP_IMM_32" 1 6 64, C4<0011011>;
P_0x5b184cfe3400 .param/l "OP_JAL" 1 6 53, C4<1101111>;
P_0x5b184cfe3440 .param/l "OP_JALR" 1 6 54, C4<1100111>;
P_0x5b184cfe3480 .param/l "OP_LOAD" 1 6 56, C4<0000011>;
P_0x5b184cfe34c0 .param/l "OP_LUI" 1 6 51, C4<0110111>;
P_0x5b184cfe3500 .param/l "OP_OP" 1 6 59, C4<0110011>;
P_0x5b184cfe3540 .param/l "OP_OP_32" 1 6 65, C4<0111011>;
P_0x5b184cfe3580 .param/l "OP_STORE" 1 6 57, C4<0100011>;
P_0x5b184cfe35c0 .param/l "OP_SYSTEM" 1 6 61, C4<1110011>;
P_0x5b184cfe3600 .param/l "XLEN" 0 6 11, +C4<00000000000000000000000000100000>;
v0x5b184cfe47d0_0 .var "alu_control", 3 0;
v0x5b184cfe48d0_0 .var "alu_src", 0 0;
v0x5b184cfe4990_0 .var "branch", 0 0;
v0x5b184cfe4a60_0 .var "csr_src", 0 0;
v0x5b184cfe4b20_0 .var "csr_we", 0 0;
v0x5b184cfe4c30_0 .net "funct3", 2 0, L_0x5b184d0441d0;  alias, 1 drivers
v0x5b184cfe4d10_0 .net "funct7", 6 0, L_0x5b184d044550;  alias, 1 drivers
v0x5b184cfe4df0_0 .var "illegal_inst", 0 0;
v0x5b184cfe4eb0_0 .var "imm_sel", 2 0;
v0x5b184cfe4f90_0 .net "is_csr", 0 0, L_0x5b184d043400;  alias, 1 drivers
v0x5b184cfe5050_0 .net "is_ebreak", 0 0, L_0x5b184d048110;  alias, 1 drivers
v0x5b184cfe5110_0 .net "is_ecall", 0 0, L_0x5b184d047860;  alias, 1 drivers
v0x5b184cfe51d0_0 .net "is_mret", 0 0, L_0x5b184d048a00;  alias, 1 drivers
v0x5b184cfe5290_0 .net "is_mul_div", 0 0, L_0x5b184d0490e0;  alias, 1 drivers
v0x5b184cfe5350_0 .net "is_word_op", 0 0, L_0x5b184d0493f0;  alias, 1 drivers
v0x5b184cfe5410_0 .var "is_word_op_out", 0 0;
v0x5b184cfe54d0_0 .var "jump", 0 0;
v0x5b184cfe5590_0 .var "mem_read", 0 0;
v0x5b184cfe5650_0 .var "mem_write", 0 0;
v0x5b184cfe5710_0 .var "mul_div_en", 0 0;
v0x5b184cfe57d0_0 .net "mul_div_op", 3 0, L_0x5b184d0491a0;  alias, 1 drivers
v0x5b184cfe58b0_0 .var "mul_div_op_out", 3 0;
v0x5b184cfe5990_0 .net "opcode", 6 0, L_0x5b184d043f70;  alias, 1 drivers
v0x5b184cfe5a70_0 .var "reg_write", 0 0;
v0x5b184cfe5b30_0 .var "wb_sel", 2 0;
E_0x5b184cfddf20/0 .event edge, v0x5b184cfe5990_0, v0x5b184cfe4c30_0, v0x5b184cfe4d10_0, v0x5b184cfe5290_0;
E_0x5b184cfddf20/1 .event edge, v0x5b184cfe57d0_0, v0x5b184cfe5350_0, v0x5b184cfe4f90_0, v0x5b184cfe5110_0;
E_0x5b184cfddf20/2 .event edge, v0x5b184cfe5050_0, v0x5b184cfe51d0_0;
E_0x5b184cfddf20 .event/or E_0x5b184cfddf20/0, E_0x5b184cfddf20/1, E_0x5b184cfddf20/2;
S_0x5b184cfe4240 .scope function.vec4.s4, "get_alu_control" "get_alu_control" 6 75, 6 75 0, S_0x5b184cfe2fa0;
 .timescale -9 -12;
v0x5b184cfe4440_0 .var "f3", 2 0;
v0x5b184cfe4540_0 .var "f7", 6 0;
; Variable get_alu_control is vec4 return value of scope S_0x5b184cfe4240
v0x5b184cfe4710_0 .var "is_reg_op", 0 0;
TD_tb_core_pipelined.DUT.control_inst.get_alu_control ;
    %load/vec4 v0x5b184cfe4440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.23;
T_1.14 ;
    %load/vec4 v0x5b184cfe4710_0;
    %load/vec4 v0x5b184cfe4540_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
T_1.25 ;
    %jmp T_1.23;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.23;
T_1.16 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.23;
T_1.17 ;
    %pushi/vec4 4, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.23;
T_1.18 ;
    %pushi/vec4 5, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.23;
T_1.19 ;
    %load/vec4 v0x5b184cfe4540_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 7, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 6, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
T_1.27 ;
    %jmp T_1.23;
T_1.20 ;
    %pushi/vec4 8, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 9, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %end;
S_0x5b184cfe6000 .scope module, "csr_file_inst" "csr_file" 13 619, 14 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /INPUT 3 "csr_op";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /OUTPUT 32 "csr_rdata";
    .port_info 7 /INPUT 1 "trap_entry";
    .port_info 8 /INPUT 32 "trap_pc";
    .port_info 9 /INPUT 5 "trap_cause";
    .port_info 10 /INPUT 32 "trap_val";
    .port_info 11 /OUTPUT 32 "trap_vector";
    .port_info 12 /INPUT 1 "mret";
    .port_info 13 /OUTPUT 32 "mepc_out";
    .port_info 14 /OUTPUT 1 "mstatus_mie";
    .port_info 15 /OUTPUT 1 "illegal_csr";
P_0x5b184cfe6190 .param/l "CSR_MARCHID" 1 14 44, C4<111100010010>;
P_0x5b184cfe61d0 .param/l "CSR_MCAUSE" 1 14 57, C4<001101000010>;
P_0x5b184cfe6210 .param/l "CSR_MEPC" 1 14 56, C4<001101000001>;
P_0x5b184cfe6250 .param/l "CSR_MHARTID" 1 14 46, C4<111100010100>;
P_0x5b184cfe6290 .param/l "CSR_MIE" 1 14 51, C4<001100000100>;
P_0x5b184cfe62d0 .param/l "CSR_MIMPID" 1 14 45, C4<111100010011>;
P_0x5b184cfe6310 .param/l "CSR_MIP" 1 14 59, C4<001101000100>;
P_0x5b184cfe6350 .param/l "CSR_MISA" 1 14 50, C4<001100000001>;
P_0x5b184cfe6390 .param/l "CSR_MSCRATCH" 1 14 55, C4<001101000000>;
P_0x5b184cfe63d0 .param/l "CSR_MSTATUS" 1 14 49, C4<001100000000>;
P_0x5b184cfe6410 .param/l "CSR_MTVAL" 1 14 58, C4<001101000011>;
P_0x5b184cfe6450 .param/l "CSR_MTVEC" 1 14 52, C4<001100000101>;
P_0x5b184cfe6490 .param/l "CSR_MVENDORID" 1 14 43, C4<111100010001>;
P_0x5b184cfe64d0 .param/l "CSR_RC" 1 14 64, C4<011>;
P_0x5b184cfe6510 .param/l "CSR_RCI" 1 14 67, C4<111>;
P_0x5b184cfe6550 .param/l "CSR_RS" 1 14 63, C4<010>;
P_0x5b184cfe6590 .param/l "CSR_RSI" 1 14 66, C4<110>;
P_0x5b184cfe65d0 .param/l "CSR_RW" 1 14 62, C4<001>;
P_0x5b184cfe6610 .param/l "CSR_RWI" 1 14 65, C4<101>;
P_0x5b184cfe6650 .param/l "XLEN" 0 14 10, +C4<00000000000000000000000000100000>;
L_0x5b184d056050 .functor OR 1, L_0x5b184d055ec0, L_0x5b184d055f60, C4<0>, C4<0>;
L_0x5b184d056250 .functor OR 1, L_0x5b184d056050, L_0x5b184d056160, C4<0>, C4<0>;
L_0x5b184d056450 .functor OR 1, L_0x5b184d056250, L_0x5b184d056360, C4<0>, C4<0>;
L_0x5b184d056650 .functor OR 1, L_0x5b184d056450, L_0x5b184d056560, C4<0>, C4<0>;
L_0x5b184d056a80 .functor OR 1, L_0x5b184d056940, L_0x5b184d056650, C4<0>, C4<0>;
L_0x5b184d056b90 .functor AND 1, L_0x5b184d056ee0, L_0x5b184d056a80, C4<1>, C4<1>;
L_0x5b184d056dd0 .functor BUFZ 1, v0x5b184cfe9dc0_0, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7c30_0 .net *"_ivl_10", 0 0, L_0x5b184d055ec0;  1 drivers
L_0x7593568a2150 .functor BUFT 1, C4<111100010001>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7d10_0 .net/2u *"_ivl_12", 11 0, L_0x7593568a2150;  1 drivers
v0x5b184cfe7df0_0 .net *"_ivl_14", 0 0, L_0x5b184d055f60;  1 drivers
v0x5b184cfe7e90_0 .net *"_ivl_17", 0 0, L_0x5b184d056050;  1 drivers
L_0x7593568a2198 .functor BUFT 1, C4<111100010010>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7f50_0 .net/2u *"_ivl_18", 11 0, L_0x7593568a2198;  1 drivers
v0x5b184cfe8080_0 .net *"_ivl_20", 0 0, L_0x5b184d056160;  1 drivers
v0x5b184cfe8140_0 .net *"_ivl_23", 0 0, L_0x5b184d056250;  1 drivers
L_0x7593568a21e0 .functor BUFT 1, C4<111100010011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe8200_0 .net/2u *"_ivl_24", 11 0, L_0x7593568a21e0;  1 drivers
v0x5b184cfe82e0_0 .net *"_ivl_26", 0 0, L_0x5b184d056360;  1 drivers
v0x5b184cfe8430_0 .net *"_ivl_29", 0 0, L_0x5b184d056450;  1 drivers
L_0x7593568a2228 .functor BUFT 1, C4<111100010100>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe84f0_0 .net/2u *"_ivl_30", 11 0, L_0x7593568a2228;  1 drivers
v0x5b184cfe85d0_0 .net *"_ivl_32", 0 0, L_0x5b184d056560;  1 drivers
v0x5b184cfe8690_0 .net *"_ivl_37", 3 0, L_0x5b184d056760;  1 drivers
L_0x7593568a2270 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe8770_0 .net/2u *"_ivl_38", 3 0, L_0x7593568a2270;  1 drivers
v0x5b184cfe8850_0 .net *"_ivl_45", 0 0, L_0x5b184d056940;  1 drivers
v0x5b184cfe8910_0 .net *"_ivl_47", 0 0, L_0x5b184d056a80;  1 drivers
L_0x7593568a2108 .functor BUFT 1, C4<001100000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe89d0_0 .net/2u *"_ivl_8", 11 0, L_0x7593568a2108;  1 drivers
v0x5b184cfe8bc0_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184cfe8c80_0 .net "csr_addr", 11 0, v0x5b184cfffc20_0;  alias, 1 drivers
v0x5b184cfe8d60_0 .net "csr_is_test", 0 0, L_0x5b184d056800;  1 drivers
v0x5b184cfe8e20_0 .net "csr_op", 2 0, v0x5b184d0003f0_0;  alias, 1 drivers
v0x5b184cfe8ee0_0 .var "csr_rdata", 31 0;
v0x5b184cfe8fa0_0 .net "csr_read_only", 0 0, L_0x5b184d056650;  1 drivers
L_0x7593568a22b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe9060_0 .net "csr_valid", 0 0, L_0x7593568a22b8;  1 drivers
v0x5b184cfe9120_0 .net "csr_wdata", 31 0, L_0x5b184d055920;  alias, 1 drivers
v0x5b184cfe9200_0 .net "csr_we", 0 0, L_0x5b184d056ee0;  1 drivers
v0x5b184cfe92c0_0 .var "csr_write_value", 31 0;
v0x5b184cfe93a0_0 .net "illegal_csr", 0 0, L_0x5b184d056b90;  alias, 1 drivers
L_0x7593568a2030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe9460_0 .net "marchid", 31 0, L_0x7593568a2030;  1 drivers
v0x5b184cfe9540_0 .var "mcause_r", 31 0;
v0x5b184cfe9620_0 .net "mepc_out", 31 0, v0x5b184cfe9700_0;  alias, 1 drivers
v0x5b184cfe9700_0 .var "mepc_r", 31 0;
L_0x7593568a20c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe97e0_0 .net "mhartid", 31 0, L_0x7593568a20c0;  1 drivers
v0x5b184cfe98c0_0 .var "mie_r", 31 0;
L_0x7593568a2078 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe99a0_0 .net "mimpid", 31 0, L_0x7593568a2078;  1 drivers
v0x5b184cfe9a80_0 .var "mip_r", 31 0;
v0x5b184cfe9b60_0 .net "mret", 0 0, L_0x5b184d056fa0;  1 drivers
v0x5b184cfe9c20_0 .var "mscratch_r", 31 0;
v0x5b184cfe9d00_0 .net "mstatus_mie", 0 0, L_0x5b184d056dd0;  alias, 1 drivers
v0x5b184cfe9dc0_0 .var "mstatus_mie_r", 0 0;
v0x5b184cfe9e80_0 .var "mstatus_mpie_r", 0 0;
v0x5b184cfe9f40_0 .var "mstatus_mpp_r", 1 0;
v0x5b184cfea020_0 .var "mtval_r", 31 0;
v0x5b184cfea100_0 .var "mtvec_r", 31 0;
L_0x7593568a1fe8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfea1e0_0 .net "mvendorid", 31 0, L_0x7593568a1fe8;  1 drivers
v0x5b184cfea2c0_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184cfea380_0 .net "trap_cause", 4 0, v0x5b184cff85c0_0;  alias, 1 drivers
v0x5b184cfea460_0 .net "trap_entry", 0 0, v0x5b184cff8520_0;  alias, 1 drivers
v0x5b184cfea520_0 .net "trap_pc", 31 0, v0x5b184cff8690_0;  alias, 1 drivers
v0x5b184cfea600_0 .net "trap_val", 31 0, v0x5b184cff8760_0;  alias, 1 drivers
v0x5b184cfea6e0_0 .net "trap_vector", 31 0, v0x5b184cfea100_0;  alias, 1 drivers
E_0x5b184cfe66f0/0 .event negedge, v0x5b184cfea2c0_0;
E_0x5b184cfe66f0/1 .event posedge, v0x5b184cfe8bc0_0;
E_0x5b184cfe66f0 .event/or E_0x5b184cfe66f0/0, E_0x5b184cfe66f0/1;
E_0x5b184cfe7150 .event edge, v0x5b184cfe2870_0, v0x5b184cfe9120_0, v0x5b184cfe8ee0_0;
E_0x5b184cfe71b0/0 .event edge, v0x5b184cfe8c80_0, v0x5b184cfe7b00_0, v0x5b184cfe7470_0, v0x5b184cfe98c0_0;
E_0x5b184cfe71b0/1 .event edge, v0x5b184cfea100_0, v0x5b184cfe9c20_0, v0x5b184cfe9700_0, v0x5b184cfe9540_0;
E_0x5b184cfe71b0/2 .event edge, v0x5b184cfea020_0, v0x5b184cfe9a80_0, v0x5b184cfea1e0_0, v0x5b184cfe9460_0;
E_0x5b184cfe71b0/3 .event edge, v0x5b184cfe99a0_0, v0x5b184cfe97e0_0;
E_0x5b184cfe71b0 .event/or E_0x5b184cfe71b0/0, E_0x5b184cfe71b0/1, E_0x5b184cfe71b0/2, E_0x5b184cfe71b0/3;
L_0x5b184d055ec0 .cmp/eq 12, v0x5b184cfffc20_0, L_0x7593568a2108;
L_0x5b184d055f60 .cmp/eq 12, v0x5b184cfffc20_0, L_0x7593568a2150;
L_0x5b184d056160 .cmp/eq 12, v0x5b184cfffc20_0, L_0x7593568a2198;
L_0x5b184d056360 .cmp/eq 12, v0x5b184cfffc20_0, L_0x7593568a21e0;
L_0x5b184d056560 .cmp/eq 12, v0x5b184cfffc20_0, L_0x7593568a2228;
L_0x5b184d056760 .part v0x5b184cfffc20_0, 8, 4;
L_0x5b184d056800 .cmp/eq 4, L_0x5b184d056760, L_0x7593568a2270;
L_0x5b184d056940 .reduce/nor L_0x7593568a22b8;
S_0x5b184cfe7270 .scope generate, "gen_misa_rv32" "gen_misa_rv32" 14 83, 14 83 0, S_0x5b184cfe6000;
 .timescale -9 -12;
L_0x7593568a1e80 .functor BUFT 1, C4<01000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7470_0 .net "misa", 31 0, L_0x7593568a1e80;  1 drivers
S_0x5b184cfe7570 .scope generate, "gen_mstatus_rv32" "gen_mstatus_rv32" 14 136, 14 136 0, S_0x5b184cfe6000;
 .timescale -9 -12;
L_0x7593568a1ec8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7770_0 .net/2u *"_ivl_0", 18 0, L_0x7593568a1ec8;  1 drivers
L_0x7593568a1f10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7850_0 .net/2u *"_ivl_2", 2 0, L_0x7593568a1f10;  1 drivers
L_0x7593568a1f58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7930_0 .net/2u *"_ivl_4", 2 0, L_0x7593568a1f58;  1 drivers
L_0x7593568a1fa0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfe7a20_0 .net/2u *"_ivl_6", 2 0, L_0x7593568a1fa0;  1 drivers
v0x5b184cfe7b00_0 .net "mstatus_value", 31 0, L_0x5b184d055c90;  1 drivers
LS_0x5b184d055c90_0_0 .concat [ 3 1 3 1], L_0x7593568a1fa0, v0x5b184cfe9dc0_0, L_0x7593568a1f58, v0x5b184cfe9e80_0;
LS_0x5b184d055c90_0_4 .concat [ 3 2 19 0], L_0x7593568a1f10, v0x5b184cfe9f40_0, L_0x7593568a1ec8;
L_0x5b184d055c90 .concat [ 8 24 0 0], LS_0x5b184d055c90_0_0, LS_0x5b184d055c90_0_4;
S_0x5b184cfea9c0 .scope module, "decoder_inst" "decoder" 13 302, 7 10 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i";
    .port_info 8 /OUTPUT 32 "imm_s";
    .port_info 9 /OUTPUT 32 "imm_b";
    .port_info 10 /OUTPUT 32 "imm_u";
    .port_info 11 /OUTPUT 32 "imm_j";
    .port_info 12 /OUTPUT 12 "csr_addr";
    .port_info 13 /OUTPUT 5 "csr_uimm";
    .port_info 14 /OUTPUT 1 "is_csr";
    .port_info 15 /OUTPUT 1 "is_ecall";
    .port_info 16 /OUTPUT 1 "is_ebreak";
    .port_info 17 /OUTPUT 1 "is_mret";
    .port_info 18 /OUTPUT 1 "is_mul_div";
    .port_info 19 /OUTPUT 4 "mul_div_op";
    .port_info 20 /OUTPUT 1 "is_word_op";
P_0x5b184cfe8a70 .param/l "OPCODE_OP" 1 7 120, C4<0110011>;
P_0x5b184cfe8ab0 .param/l "OPCODE_OP_32" 1 7 121, C4<0111011>;
P_0x5b184cfe8af0 .param/l "OPCODE_SYSTEM" 1 7 77, C4<1110011>;
P_0x5b184cfe8b30 .param/l "XLEN" 0 7 11, +C4<00000000000000000000000000100000>;
L_0x5b184d043400 .functor AND 1, L_0x5b184d046e40, L_0x5b184d046f30, C4<1>, C4<1>;
L_0x5b184d047420 .functor AND 1, L_0x5b184d047150, L_0x5b184d0471f0, C4<1>, C4<1>;
L_0x5b184d047860 .functor AND 1, L_0x5b184d047420, L_0x5b184d0475d0, C4<1>, C4<1>;
L_0x5b184d047cb0 .functor AND 1, L_0x5b184d047970, L_0x5b184d047a60, C4<1>, C4<1>;
L_0x5b184d048110 .functor AND 1, L_0x5b184d047cb0, L_0x5b184d047e60, C4<1>, C4<1>;
L_0x5b184d048580 .functor AND 1, L_0x5b184d048220, L_0x5b184d048310, C4<1>, C4<1>;
L_0x5b184d048a00 .functor AND 1, L_0x5b184d048580, L_0x5b184d048730, C4<1>, C4<1>;
L_0x5b184d048e90 .functor OR 1, L_0x5b184d048b10, L_0x5b184d048c00, C4<0>, C4<0>;
L_0x5b184d0490e0 .functor AND 1, L_0x5b184d048e90, L_0x5b184d048ff0, C4<1>, C4<1>;
L_0x7593568a0b18 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfeaff0_0 .net/2u *"_ivl_102", 6 0, L_0x7593568a0b18;  1 drivers
v0x5b184cfeb0f0_0 .net *"_ivl_104", 0 0, L_0x5b184d047970;  1 drivers
L_0x7593568a0b60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfeb1b0_0 .net/2u *"_ivl_106", 2 0, L_0x7593568a0b60;  1 drivers
v0x5b184cfeb2a0_0 .net *"_ivl_108", 0 0, L_0x5b184d047a60;  1 drivers
v0x5b184cfeb360_0 .net *"_ivl_111", 0 0, L_0x5b184d047cb0;  1 drivers
v0x5b184cfeb470_0 .net *"_ivl_113", 11 0, L_0x5b184d047dc0;  1 drivers
L_0x7593568a0ba8 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cfeb550_0 .net/2u *"_ivl_114", 11 0, L_0x7593568a0ba8;  1 drivers
v0x5b184cfeb630_0 .net *"_ivl_116", 0 0, L_0x5b184d047e60;  1 drivers
L_0x7593568a0bf0 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfeb6f0_0 .net/2u *"_ivl_120", 6 0, L_0x7593568a0bf0;  1 drivers
v0x5b184cfeb7d0_0 .net *"_ivl_122", 0 0, L_0x5b184d048220;  1 drivers
L_0x7593568a0c38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfeb890_0 .net/2u *"_ivl_124", 2 0, L_0x7593568a0c38;  1 drivers
v0x5b184cfeb970_0 .net *"_ivl_126", 0 0, L_0x5b184d048310;  1 drivers
v0x5b184cfeba30_0 .net *"_ivl_129", 0 0, L_0x5b184d048580;  1 drivers
v0x5b184cfebaf0_0 .net *"_ivl_13", 0 0, L_0x5b184d0445f0;  1 drivers
v0x5b184cfebbd0_0 .net *"_ivl_131", 11 0, L_0x5b184d048690;  1 drivers
L_0x7593568a0c80 .functor BUFT 1, C4<001100000010>, C4<0>, C4<0>, C4<0>;
v0x5b184cfebcb0_0 .net/2u *"_ivl_132", 11 0, L_0x7593568a0c80;  1 drivers
v0x5b184cfebd90_0 .net *"_ivl_134", 0 0, L_0x5b184d048730;  1 drivers
L_0x7593568a0cc8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfebf60_0 .net/2u *"_ivl_138", 6 0, L_0x7593568a0cc8;  1 drivers
v0x5b184cfec040_0 .net *"_ivl_14", 19 0, L_0x5b184d044690;  1 drivers
v0x5b184cfec120_0 .net *"_ivl_140", 0 0, L_0x5b184d048b10;  1 drivers
L_0x7593568a0d10 .functor BUFT 1, C4<0111011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfec1e0_0 .net/2u *"_ivl_142", 6 0, L_0x7593568a0d10;  1 drivers
v0x5b184cfec2c0_0 .net *"_ivl_144", 0 0, L_0x5b184d048c00;  1 drivers
v0x5b184cfec380_0 .net *"_ivl_147", 0 0, L_0x5b184d048e90;  1 drivers
L_0x7593568a0d58 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cfec440_0 .net/2u *"_ivl_148", 6 0, L_0x7593568a0d58;  1 drivers
v0x5b184cfec520_0 .net *"_ivl_150", 0 0, L_0x5b184d048ff0;  1 drivers
L_0x7593568a0da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cfec5e0_0 .net/2u *"_ivl_154", 0 0, L_0x7593568a0da0;  1 drivers
L_0x7593568a0de8 .functor BUFT 1, C4<0111011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfec6c0_0 .net/2u *"_ivl_158", 6 0, L_0x7593568a0de8;  1 drivers
v0x5b184cfec7a0_0 .net *"_ivl_17", 11 0, L_0x5b184d044920;  1 drivers
v0x5b184cfec880_0 .net *"_ivl_21", 0 0, L_0x5b184d044a60;  1 drivers
v0x5b184cfec960_0 .net *"_ivl_22", 19 0, L_0x5b184d044b00;  1 drivers
v0x5b184cfeca40_0 .net *"_ivl_25", 6 0, L_0x5b184d044e20;  1 drivers
v0x5b184cfecb20_0 .net *"_ivl_27", 4 0, L_0x5b184d044ec0;  1 drivers
v0x5b184cfecc00_0 .net *"_ivl_31", 0 0, L_0x5b184d045120;  1 drivers
v0x5b184cfecef0_0 .net *"_ivl_32", 18 0, L_0x5b184d045250;  1 drivers
v0x5b184cfecfd0_0 .net *"_ivl_35", 0 0, L_0x5b184d045550;  1 drivers
v0x5b184cfed0b0_0 .net *"_ivl_37", 0 0, L_0x5b184d0458a0;  1 drivers
v0x5b184cfed190_0 .net *"_ivl_39", 5 0, L_0x5b184d045940;  1 drivers
v0x5b184cfed270_0 .net *"_ivl_41", 3 0, L_0x5b184d045800;  1 drivers
L_0x7593568a08d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cfed350_0 .net/2u *"_ivl_42", 0 0, L_0x7593568a08d8;  1 drivers
v0x5b184cfed430_0 .net *"_ivl_47", 0 0, L_0x5b184d045dd0;  1 drivers
v0x5b184cfed510_0 .net *"_ivl_49", 19 0, L_0x5b184d045e70;  1 drivers
L_0x7593568a0920 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfed5f0_0 .net/2u *"_ivl_50", 11 0, L_0x7593568a0920;  1 drivers
v0x5b184cfed6d0_0 .net *"_ivl_55", 0 0, L_0x5b184d046170;  1 drivers
v0x5b184cfed7b0_0 .net *"_ivl_56", 10 0, L_0x5b184d0462f0;  1 drivers
v0x5b184cfed890_0 .net *"_ivl_59", 0 0, L_0x5b184d0463e0;  1 drivers
v0x5b184cfed970_0 .net *"_ivl_61", 7 0, L_0x5b184d046570;  1 drivers
v0x5b184cfeda50_0 .net *"_ivl_63", 0 0, L_0x5b184d046610;  1 drivers
v0x5b184cfedb30_0 .net *"_ivl_65", 9 0, L_0x5b184d0467b0;  1 drivers
L_0x7593568a0968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cfedc10_0 .net/2u *"_ivl_66", 0 0, L_0x7593568a0968;  1 drivers
L_0x7593568a09b0 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfedcf0_0 .net/2u *"_ivl_74", 6 0, L_0x7593568a09b0;  1 drivers
v0x5b184cfeddd0_0 .net *"_ivl_76", 0 0, L_0x5b184d046e40;  1 drivers
L_0x7593568a09f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfede90_0 .net/2u *"_ivl_78", 2 0, L_0x7593568a09f8;  1 drivers
v0x5b184cfedf70_0 .net *"_ivl_80", 0 0, L_0x5b184d046f30;  1 drivers
L_0x7593568a0a40 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5b184cfee030_0 .net/2u *"_ivl_84", 6 0, L_0x7593568a0a40;  1 drivers
v0x5b184cfee110_0 .net *"_ivl_86", 0 0, L_0x5b184d047150;  1 drivers
L_0x7593568a0a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfee1d0_0 .net/2u *"_ivl_88", 2 0, L_0x7593568a0a88;  1 drivers
v0x5b184cfee2b0_0 .net *"_ivl_90", 0 0, L_0x5b184d0471f0;  1 drivers
v0x5b184cfee370_0 .net *"_ivl_93", 0 0, L_0x5b184d047420;  1 drivers
v0x5b184cfee430_0 .net *"_ivl_95", 11 0, L_0x5b184d047530;  1 drivers
L_0x7593568a0ad0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184cfee510_0 .net/2u *"_ivl_96", 11 0, L_0x7593568a0ad0;  1 drivers
v0x5b184cfee5f0_0 .net *"_ivl_98", 0 0, L_0x5b184d0475d0;  1 drivers
v0x5b184cfee6b0_0 .net "csr_addr", 11 0, L_0x5b184d046be0;  1 drivers
v0x5b184cfee790_0 .net "csr_uimm", 4 0, L_0x5b184d046c80;  1 drivers
v0x5b184cfee870_0 .net "funct3", 2 0, L_0x5b184d0441d0;  alias, 1 drivers
v0x5b184cfee930_0 .net "funct7", 6 0, L_0x5b184d044550;  alias, 1 drivers
v0x5b184cfeee10_0 .net "imm_b", 31 0, L_0x5b184d045a90;  alias, 1 drivers
v0x5b184cfeeed0_0 .net "imm_i", 31 0, L_0x5b184d0449c0;  alias, 1 drivers
v0x5b184cfeefb0_0 .net "imm_j", 31 0, L_0x5b184d046850;  alias, 1 drivers
v0x5b184cfef090_0 .net "imm_s", 31 0, L_0x5b184d044fe0;  alias, 1 drivers
v0x5b184cfef170_0 .net "imm_u", 31 0, L_0x5b184d045fe0;  alias, 1 drivers
v0x5b184cfef250_0 .net "instruction", 31 0, v0x5b184d003fd0_0;  alias, 1 drivers
v0x5b184cfef330_0 .net "is_csr", 0 0, L_0x5b184d043400;  alias, 1 drivers
v0x5b184cfef400_0 .net "is_ebreak", 0 0, L_0x5b184d048110;  alias, 1 drivers
v0x5b184cfef4d0_0 .net "is_ecall", 0 0, L_0x5b184d047860;  alias, 1 drivers
v0x5b184cfef5a0_0 .net "is_mret", 0 0, L_0x5b184d048a00;  alias, 1 drivers
v0x5b184cfef670_0 .net "is_mul_div", 0 0, L_0x5b184d0490e0;  alias, 1 drivers
v0x5b184cfef740_0 .net "is_word_op", 0 0, L_0x5b184d0493f0;  alias, 1 drivers
v0x5b184cfef810_0 .net "mul_div_op", 3 0, L_0x5b184d0491a0;  alias, 1 drivers
v0x5b184cfef8e0_0 .net "opcode", 6 0, L_0x5b184d043f70;  alias, 1 drivers
v0x5b184cfef9b0_0 .net "rd", 4 0, L_0x5b184d044130;  alias, 1 drivers
v0x5b184cfefa50_0 .net "rs1", 4 0, L_0x5b184d044300;  alias, 1 drivers
v0x5b184cfefaf0_0 .net "rs2", 4 0, L_0x5b184d0443a0;  alias, 1 drivers
L_0x5b184d043f70 .part v0x5b184d003fd0_0, 0, 7;
L_0x5b184d044130 .part v0x5b184d003fd0_0, 7, 5;
L_0x5b184d0441d0 .part v0x5b184d003fd0_0, 12, 3;
L_0x5b184d044300 .part v0x5b184d003fd0_0, 15, 5;
L_0x5b184d0443a0 .part v0x5b184d003fd0_0, 20, 5;
L_0x5b184d044550 .part v0x5b184d003fd0_0, 25, 7;
L_0x5b184d0445f0 .part v0x5b184d003fd0_0, 31, 1;
LS_0x5b184d044690_0_0 .concat [ 1 1 1 1], L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0;
LS_0x5b184d044690_0_4 .concat [ 1 1 1 1], L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0;
LS_0x5b184d044690_0_8 .concat [ 1 1 1 1], L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0;
LS_0x5b184d044690_0_12 .concat [ 1 1 1 1], L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0;
LS_0x5b184d044690_0_16 .concat [ 1 1 1 1], L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0, L_0x5b184d0445f0;
LS_0x5b184d044690_1_0 .concat [ 4 4 4 4], LS_0x5b184d044690_0_0, LS_0x5b184d044690_0_4, LS_0x5b184d044690_0_8, LS_0x5b184d044690_0_12;
LS_0x5b184d044690_1_4 .concat [ 4 0 0 0], LS_0x5b184d044690_0_16;
L_0x5b184d044690 .concat [ 16 4 0 0], LS_0x5b184d044690_1_0, LS_0x5b184d044690_1_4;
L_0x5b184d044920 .part v0x5b184d003fd0_0, 20, 12;
L_0x5b184d0449c0 .concat [ 12 20 0 0], L_0x5b184d044920, L_0x5b184d044690;
L_0x5b184d044a60 .part v0x5b184d003fd0_0, 31, 1;
LS_0x5b184d044b00_0_0 .concat [ 1 1 1 1], L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60;
LS_0x5b184d044b00_0_4 .concat [ 1 1 1 1], L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60;
LS_0x5b184d044b00_0_8 .concat [ 1 1 1 1], L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60;
LS_0x5b184d044b00_0_12 .concat [ 1 1 1 1], L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60;
LS_0x5b184d044b00_0_16 .concat [ 1 1 1 1], L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60, L_0x5b184d044a60;
LS_0x5b184d044b00_1_0 .concat [ 4 4 4 4], LS_0x5b184d044b00_0_0, LS_0x5b184d044b00_0_4, LS_0x5b184d044b00_0_8, LS_0x5b184d044b00_0_12;
LS_0x5b184d044b00_1_4 .concat [ 4 0 0 0], LS_0x5b184d044b00_0_16;
L_0x5b184d044b00 .concat [ 16 4 0 0], LS_0x5b184d044b00_1_0, LS_0x5b184d044b00_1_4;
L_0x5b184d044e20 .part v0x5b184d003fd0_0, 25, 7;
L_0x5b184d044ec0 .part v0x5b184d003fd0_0, 7, 5;
L_0x5b184d044fe0 .concat [ 5 7 20 0], L_0x5b184d044ec0, L_0x5b184d044e20, L_0x5b184d044b00;
L_0x5b184d045120 .part v0x5b184d003fd0_0, 31, 1;
LS_0x5b184d045250_0_0 .concat [ 1 1 1 1], L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120;
LS_0x5b184d045250_0_4 .concat [ 1 1 1 1], L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120;
LS_0x5b184d045250_0_8 .concat [ 1 1 1 1], L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120;
LS_0x5b184d045250_0_12 .concat [ 1 1 1 1], L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120;
LS_0x5b184d045250_0_16 .concat [ 1 1 1 0], L_0x5b184d045120, L_0x5b184d045120, L_0x5b184d045120;
LS_0x5b184d045250_1_0 .concat [ 4 4 4 4], LS_0x5b184d045250_0_0, LS_0x5b184d045250_0_4, LS_0x5b184d045250_0_8, LS_0x5b184d045250_0_12;
LS_0x5b184d045250_1_4 .concat [ 3 0 0 0], LS_0x5b184d045250_0_16;
L_0x5b184d045250 .concat [ 16 3 0 0], LS_0x5b184d045250_1_0, LS_0x5b184d045250_1_4;
L_0x5b184d045550 .part v0x5b184d003fd0_0, 31, 1;
L_0x5b184d0458a0 .part v0x5b184d003fd0_0, 7, 1;
L_0x5b184d045940 .part v0x5b184d003fd0_0, 25, 6;
L_0x5b184d045800 .part v0x5b184d003fd0_0, 8, 4;
LS_0x5b184d045a90_0_0 .concat [ 1 4 6 1], L_0x7593568a08d8, L_0x5b184d045800, L_0x5b184d045940, L_0x5b184d0458a0;
LS_0x5b184d045a90_0_4 .concat [ 1 19 0 0], L_0x5b184d045550, L_0x5b184d045250;
L_0x5b184d045a90 .concat [ 12 20 0 0], LS_0x5b184d045a90_0_0, LS_0x5b184d045a90_0_4;
L_0x5b184d045dd0 .part v0x5b184d003fd0_0, 31, 1;
L_0x5b184d045e70 .part v0x5b184d003fd0_0, 12, 20;
L_0x5b184d045fe0 .concat [ 12 20 0 0], L_0x7593568a0920, L_0x5b184d045e70;
L_0x5b184d046170 .part v0x5b184d003fd0_0, 31, 1;
LS_0x5b184d0462f0_0_0 .concat [ 1 1 1 1], L_0x5b184d046170, L_0x5b184d046170, L_0x5b184d046170, L_0x5b184d046170;
LS_0x5b184d0462f0_0_4 .concat [ 1 1 1 1], L_0x5b184d046170, L_0x5b184d046170, L_0x5b184d046170, L_0x5b184d046170;
LS_0x5b184d0462f0_0_8 .concat [ 1 1 1 0], L_0x5b184d046170, L_0x5b184d046170, L_0x5b184d046170;
L_0x5b184d0462f0 .concat [ 4 4 3 0], LS_0x5b184d0462f0_0_0, LS_0x5b184d0462f0_0_4, LS_0x5b184d0462f0_0_8;
L_0x5b184d0463e0 .part v0x5b184d003fd0_0, 31, 1;
L_0x5b184d046570 .part v0x5b184d003fd0_0, 12, 8;
L_0x5b184d046610 .part v0x5b184d003fd0_0, 20, 1;
L_0x5b184d0467b0 .part v0x5b184d003fd0_0, 21, 10;
LS_0x5b184d046850_0_0 .concat [ 1 10 1 8], L_0x7593568a0968, L_0x5b184d0467b0, L_0x5b184d046610, L_0x5b184d046570;
LS_0x5b184d046850_0_4 .concat [ 1 11 0 0], L_0x5b184d0463e0, L_0x5b184d0462f0;
L_0x5b184d046850 .concat [ 20 12 0 0], LS_0x5b184d046850_0_0, LS_0x5b184d046850_0_4;
L_0x5b184d046be0 .part v0x5b184d003fd0_0, 20, 12;
L_0x5b184d046c80 .part v0x5b184d003fd0_0, 15, 5;
L_0x5b184d046e40 .cmp/eq 7, L_0x5b184d043f70, L_0x7593568a09b0;
L_0x5b184d046f30 .cmp/ne 3, L_0x5b184d0441d0, L_0x7593568a09f8;
L_0x5b184d047150 .cmp/eq 7, L_0x5b184d043f70, L_0x7593568a0a40;
L_0x5b184d0471f0 .cmp/eq 3, L_0x5b184d0441d0, L_0x7593568a0a88;
L_0x5b184d047530 .part v0x5b184d003fd0_0, 20, 12;
L_0x5b184d0475d0 .cmp/eq 12, L_0x5b184d047530, L_0x7593568a0ad0;
L_0x5b184d047970 .cmp/eq 7, L_0x5b184d043f70, L_0x7593568a0b18;
L_0x5b184d047a60 .cmp/eq 3, L_0x5b184d0441d0, L_0x7593568a0b60;
L_0x5b184d047dc0 .part v0x5b184d003fd0_0, 20, 12;
L_0x5b184d047e60 .cmp/eq 12, L_0x5b184d047dc0, L_0x7593568a0ba8;
L_0x5b184d048220 .cmp/eq 7, L_0x5b184d043f70, L_0x7593568a0bf0;
L_0x5b184d048310 .cmp/eq 3, L_0x5b184d0441d0, L_0x7593568a0c38;
L_0x5b184d048690 .part v0x5b184d003fd0_0, 20, 12;
L_0x5b184d048730 .cmp/eq 12, L_0x5b184d048690, L_0x7593568a0c80;
L_0x5b184d048b10 .cmp/eq 7, L_0x5b184d043f70, L_0x7593568a0cc8;
L_0x5b184d048c00 .cmp/eq 7, L_0x5b184d043f70, L_0x7593568a0d10;
L_0x5b184d048ff0 .cmp/eq 7, L_0x5b184d044550, L_0x7593568a0d58;
L_0x5b184d0491a0 .concat [ 3 1 0 0], L_0x5b184d0441d0, L_0x7593568a0da0;
L_0x5b184d0493f0 .cmp/eq 7, L_0x5b184d043f70, L_0x7593568a0de8;
S_0x5b184cfefee0 .scope module, "dmem" "data_memory" 13 733, 8 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "read_data";
P_0x5b184cfe3e90 .param/str "MEM_FILE" 0 8 12, "tests/asm/test_m_basic.hex";
P_0x5b184cfe3ed0 .param/l "MEM_SIZE" 0 8 11, +C4<00000000000000000100000000000000>;
P_0x5b184cfe3f10 .param/l "XLEN" 0 8 10, +C4<00000000000000000000000000100000>;
L_0x7593568a26a8 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
L_0x5b184d05b0e0 .functor AND 32, v0x5b184cffaa70_0, L_0x7593568a26a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5b184d05b6f0 .functor BUFZ 8, L_0x5b184d05b650, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b184cff0320_0 .net/2u *"_ivl_0", 31 0, L_0x7593568a26a8;  1 drivers
v0x5b184cff0420_0 .net *"_ivl_100", 7 0, L_0x5b184d05d780;  1 drivers
v0x5b184cff0500_0 .net *"_ivl_102", 32 0, L_0x5b184d05d930;  1 drivers
L_0x7593568a2b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff05f0_0 .net *"_ivl_105", 0 0, L_0x7593568a2b70;  1 drivers
L_0x7593568a2bb8 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b184cff06d0_0 .net/2u *"_ivl_106", 32 0, L_0x7593568a2bb8;  1 drivers
v0x5b184cff0800_0 .net *"_ivl_108", 32 0, L_0x5b184d05da20;  1 drivers
v0x5b184cff08e0_0 .net *"_ivl_11", 28 0, L_0x5b184d05b3d0;  1 drivers
v0x5b184cff09c0_0 .net *"_ivl_110", 7 0, L_0x5b184d05dcd0;  1 drivers
v0x5b184cff0aa0_0 .net *"_ivl_112", 32 0, L_0x5b184d05dd70;  1 drivers
L_0x7593568a2c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff0b80_0 .net *"_ivl_115", 0 0, L_0x7593568a2c00;  1 drivers
L_0x7593568a2c48 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5b184cff0c60_0 .net/2u *"_ivl_116", 32 0, L_0x7593568a2c48;  1 drivers
v0x5b184cff0d40_0 .net *"_ivl_118", 32 0, L_0x5b184d05dc00;  1 drivers
L_0x7593568a2738 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cff0e20_0 .net/2u *"_ivl_12", 2 0, L_0x7593568a2738;  1 drivers
v0x5b184cff0f00_0 .net *"_ivl_120", 7 0, L_0x5b184d05e030;  1 drivers
v0x5b184cff0fe0_0 .net *"_ivl_122", 32 0, L_0x5b184d05e210;  1 drivers
L_0x7593568a2c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff10c0_0 .net *"_ivl_125", 0 0, L_0x7593568a2c90;  1 drivers
L_0x7593568a2cd8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b184cff11a0_0 .net/2u *"_ivl_126", 32 0, L_0x7593568a2cd8;  1 drivers
v0x5b184cff1280_0 .net *"_ivl_128", 32 0, L_0x5b184d05e300;  1 drivers
v0x5b184cff1360_0 .net *"_ivl_130", 7 0, L_0x5b184d05e5e0;  1 drivers
v0x5b184cff1440_0 .net *"_ivl_132", 32 0, L_0x5b184d05e680;  1 drivers
L_0x7593568a2d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff1520_0 .net *"_ivl_135", 0 0, L_0x7593568a2d20;  1 drivers
L_0x7593568a2d68 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cff1600_0 .net/2u *"_ivl_136", 32 0, L_0x7593568a2d68;  1 drivers
v0x5b184cff16e0_0 .net *"_ivl_138", 32 0, L_0x5b184d05e8d0;  1 drivers
v0x5b184cff17c0_0 .net *"_ivl_140", 7 0, L_0x5b184d05ea60;  1 drivers
v0x5b184cff18a0_0 .net *"_ivl_18", 7 0, L_0x5b184d05b650;  1 drivers
v0x5b184cff1980_0 .net *"_ivl_22", 7 0, L_0x5b184d05b760;  1 drivers
v0x5b184cff1a60_0 .net *"_ivl_24", 32 0, L_0x5b184d05b800;  1 drivers
L_0x7593568a2780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff1b40_0 .net *"_ivl_27", 0 0, L_0x7593568a2780;  1 drivers
L_0x7593568a27c8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cff1c20_0 .net/2u *"_ivl_28", 32 0, L_0x7593568a27c8;  1 drivers
v0x5b184cff1d00_0 .net *"_ivl_30", 32 0, L_0x5b184d05b940;  1 drivers
v0x5b184cff1de0_0 .net *"_ivl_32", 7 0, L_0x5b184d05bb40;  1 drivers
v0x5b184cff1ec0_0 .net *"_ivl_36", 7 0, L_0x5b184d05bcd0;  1 drivers
v0x5b184cff1fa0_0 .net *"_ivl_38", 32 0, L_0x5b184d05bde0;  1 drivers
L_0x7593568a2810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff2080_0 .net *"_ivl_41", 0 0, L_0x7593568a2810;  1 drivers
L_0x7593568a2858 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5b184cff2160_0 .net/2u *"_ivl_42", 32 0, L_0x7593568a2858;  1 drivers
v0x5b184cff2240_0 .net *"_ivl_44", 32 0, L_0x5b184d05bf20;  1 drivers
v0x5b184cff2320_0 .net *"_ivl_46", 7 0, L_0x5b184d05c0b0;  1 drivers
v0x5b184cff2400_0 .net *"_ivl_48", 32 0, L_0x5b184d05c150;  1 drivers
v0x5b184cff24e0_0 .net *"_ivl_5", 29 0, L_0x5b184d05b1a0;  1 drivers
L_0x7593568a28a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff25c0_0 .net *"_ivl_51", 0 0, L_0x7593568a28a0;  1 drivers
L_0x7593568a28e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b184cff26a0_0 .net/2u *"_ivl_52", 32 0, L_0x7593568a28e8;  1 drivers
v0x5b184cff2780_0 .net *"_ivl_54", 32 0, L_0x5b184d05c2d0;  1 drivers
v0x5b184cff2860_0 .net *"_ivl_56", 7 0, L_0x5b184d05c460;  1 drivers
v0x5b184cff2940_0 .net *"_ivl_58", 32 0, L_0x5b184d05c5a0;  1 drivers
L_0x7593568a26f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cff2a20_0 .net/2u *"_ivl_6", 1 0, L_0x7593568a26f0;  1 drivers
L_0x7593568a2930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff2b00_0 .net *"_ivl_61", 0 0, L_0x7593568a2930;  1 drivers
L_0x7593568a2978 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184cff2be0_0 .net/2u *"_ivl_62", 32 0, L_0x7593568a2978;  1 drivers
v0x5b184cff2cc0_0 .net *"_ivl_64", 32 0, L_0x5b184d05c640;  1 drivers
v0x5b184cff2da0_0 .net *"_ivl_66", 7 0, L_0x5b184d05c500;  1 drivers
v0x5b184cff2e80_0 .net *"_ivl_70", 7 0, L_0x5b184d05cb20;  1 drivers
v0x5b184cff2f60_0 .net *"_ivl_72", 32 0, L_0x5b184d05cbc0;  1 drivers
L_0x7593568a29c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff3040_0 .net *"_ivl_75", 0 0, L_0x7593568a29c0;  1 drivers
L_0x7593568a2a08 .functor BUFT 1, C4<000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5b184cff3120_0 .net/2u *"_ivl_76", 32 0, L_0x7593568a2a08;  1 drivers
v0x5b184cff3200_0 .net *"_ivl_78", 32 0, L_0x5b184d05cd80;  1 drivers
v0x5b184cff32e0_0 .net *"_ivl_80", 7 0, L_0x5b184d05cec0;  1 drivers
v0x5b184cff33c0_0 .net *"_ivl_82", 32 0, L_0x5b184d05d040;  1 drivers
L_0x7593568a2a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff34a0_0 .net *"_ivl_85", 0 0, L_0x7593568a2a50;  1 drivers
L_0x7593568a2a98 .functor BUFT 1, C4<000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5b184cff3580_0 .net/2u *"_ivl_86", 32 0, L_0x7593568a2a98;  1 drivers
v0x5b184cff3660_0 .net *"_ivl_88", 32 0, L_0x5b184d05d130;  1 drivers
v0x5b184cff3740_0 .net *"_ivl_90", 7 0, L_0x5b184d05d3b0;  1 drivers
v0x5b184cff3820_0 .net *"_ivl_92", 32 0, L_0x5b184d05d450;  1 drivers
L_0x7593568a2ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184cff3900_0 .net *"_ivl_95", 0 0, L_0x7593568a2ae0;  1 drivers
L_0x7593568a2b28 .functor BUFT 1, C4<000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5b184cff39e0_0 .net/2u *"_ivl_96", 32 0, L_0x7593568a2b28;  1 drivers
v0x5b184cff3ac0_0 .net *"_ivl_98", 32 0, L_0x5b184d05d5f0;  1 drivers
v0x5b184cff3ba0_0 .net "addr", 31 0, v0x5b184cffaa70_0;  alias, 1 drivers
v0x5b184cff4090_0 .net "byte_data", 7 0, L_0x5b184d05b6f0;  1 drivers
v0x5b184cff4170_0 .net "byte_offset", 2 0, L_0x5b184d05b5b0;  1 drivers
v0x5b184cff4250_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184cff42f0_0 .net "dword_addr", 31 0, L_0x5b184d05b470;  1 drivers
v0x5b184cff43b0_0 .net "dword_data", 63 0, L_0x5b184d05ec70;  1 drivers
v0x5b184cff4490_0 .net "funct3", 2 0, v0x5b184cffb1c0_0;  alias, 1 drivers
v0x5b184cff4570_0 .net "halfword_data", 15 0, L_0x5b184d05bbe0;  1 drivers
v0x5b184cff4650_0 .var/i "i", 31 0;
v0x5b184cff4730_0 .net "masked_addr", 31 0, L_0x5b184d05b0e0;  1 drivers
v0x5b184cff4810 .array "mem", 16383 0, 7 0;
v0x5b184cff48d0_0 .net "mem_read", 0 0, v0x5b184cffb710_0;  alias, 1 drivers
v0x5b184cff4990_0 .net "mem_write", 0 0, L_0x5b184d05ab20;  alias, 1 drivers
v0x5b184cff4a50_0 .var "read_data", 31 0;
v0x5b184cff4b30_0 .net "word_addr", 31 0, L_0x5b184d05b290;  1 drivers
v0x5b184cff4c10_0 .net "word_data", 31 0, L_0x5b184d05c880;  1 drivers
v0x5b184cff4cf0_0 .net "write_data", 31 0, v0x5b184cffb8b0_0;  alias, 1 drivers
E_0x5b184cff0140/0 .event edge, v0x5b184cff48d0_0, v0x5b184cff4490_0, v0x5b184cff4090_0, v0x5b184cff4570_0;
E_0x5b184cff0140/1 .event edge, v0x5b184cff4c10_0;
E_0x5b184cff0140 .event/or E_0x5b184cff0140/0, E_0x5b184cff0140/1;
E_0x5b184cff02c0 .event posedge, v0x5b184cfe8bc0_0;
L_0x5b184d05b1a0 .part L_0x5b184d05b0e0, 2, 30;
L_0x5b184d05b290 .concat [ 2 30 0 0], L_0x7593568a26f0, L_0x5b184d05b1a0;
L_0x5b184d05b3d0 .part L_0x5b184d05b0e0, 3, 29;
L_0x5b184d05b470 .concat [ 3 29 0 0], L_0x7593568a2738, L_0x5b184d05b3d0;
L_0x5b184d05b5b0 .part L_0x5b184d05b0e0, 0, 3;
L_0x5b184d05b650 .array/port v0x5b184cff4810, L_0x5b184d05b0e0;
L_0x5b184d05b760 .array/port v0x5b184cff4810, L_0x5b184d05b940;
L_0x5b184d05b800 .concat [ 32 1 0 0], L_0x5b184d05b0e0, L_0x7593568a2780;
L_0x5b184d05b940 .arith/sum 33, L_0x5b184d05b800, L_0x7593568a27c8;
L_0x5b184d05bb40 .array/port v0x5b184cff4810, L_0x5b184d05b0e0;
L_0x5b184d05bbe0 .concat [ 8 8 0 0], L_0x5b184d05bb40, L_0x5b184d05b760;
L_0x5b184d05bcd0 .array/port v0x5b184cff4810, L_0x5b184d05bf20;
L_0x5b184d05bde0 .concat [ 32 1 0 0], L_0x5b184d05b290, L_0x7593568a2810;
L_0x5b184d05bf20 .arith/sum 33, L_0x5b184d05bde0, L_0x7593568a2858;
L_0x5b184d05c0b0 .array/port v0x5b184cff4810, L_0x5b184d05c2d0;
L_0x5b184d05c150 .concat [ 32 1 0 0], L_0x5b184d05b290, L_0x7593568a28a0;
L_0x5b184d05c2d0 .arith/sum 33, L_0x5b184d05c150, L_0x7593568a28e8;
L_0x5b184d05c460 .array/port v0x5b184cff4810, L_0x5b184d05c640;
L_0x5b184d05c5a0 .concat [ 32 1 0 0], L_0x5b184d05b290, L_0x7593568a2930;
L_0x5b184d05c640 .arith/sum 33, L_0x5b184d05c5a0, L_0x7593568a2978;
L_0x5b184d05c500 .array/port v0x5b184cff4810, L_0x5b184d05b290;
L_0x5b184d05c880 .concat [ 8 8 8 8], L_0x5b184d05c500, L_0x5b184d05c460, L_0x5b184d05c0b0, L_0x5b184d05bcd0;
L_0x5b184d05cb20 .array/port v0x5b184cff4810, L_0x5b184d05cd80;
L_0x5b184d05cbc0 .concat [ 32 1 0 0], L_0x5b184d05b470, L_0x7593568a29c0;
L_0x5b184d05cd80 .arith/sum 33, L_0x5b184d05cbc0, L_0x7593568a2a08;
L_0x5b184d05cec0 .array/port v0x5b184cff4810, L_0x5b184d05d130;
L_0x5b184d05d040 .concat [ 32 1 0 0], L_0x5b184d05b470, L_0x7593568a2a50;
L_0x5b184d05d130 .arith/sum 33, L_0x5b184d05d040, L_0x7593568a2a98;
L_0x5b184d05d3b0 .array/port v0x5b184cff4810, L_0x5b184d05d5f0;
L_0x5b184d05d450 .concat [ 32 1 0 0], L_0x5b184d05b470, L_0x7593568a2ae0;
L_0x5b184d05d5f0 .arith/sum 33, L_0x5b184d05d450, L_0x7593568a2b28;
L_0x5b184d05d780 .array/port v0x5b184cff4810, L_0x5b184d05da20;
L_0x5b184d05d930 .concat [ 32 1 0 0], L_0x5b184d05b470, L_0x7593568a2b70;
L_0x5b184d05da20 .arith/sum 33, L_0x5b184d05d930, L_0x7593568a2bb8;
L_0x5b184d05dcd0 .array/port v0x5b184cff4810, L_0x5b184d05dc00;
L_0x5b184d05dd70 .concat [ 32 1 0 0], L_0x5b184d05b470, L_0x7593568a2c00;
L_0x5b184d05dc00 .arith/sum 33, L_0x5b184d05dd70, L_0x7593568a2c48;
L_0x5b184d05e030 .array/port v0x5b184cff4810, L_0x5b184d05e300;
L_0x5b184d05e210 .concat [ 32 1 0 0], L_0x5b184d05b470, L_0x7593568a2c90;
L_0x5b184d05e300 .arith/sum 33, L_0x5b184d05e210, L_0x7593568a2cd8;
L_0x5b184d05e5e0 .array/port v0x5b184cff4810, L_0x5b184d05e8d0;
L_0x5b184d05e680 .concat [ 32 1 0 0], L_0x5b184d05b470, L_0x7593568a2d20;
L_0x5b184d05e8d0 .arith/sum 33, L_0x5b184d05e680, L_0x7593568a2d68;
L_0x5b184d05ea60 .array/port v0x5b184cff4810, L_0x5b184d05b470;
LS_0x5b184d05ec70_0_0 .concat [ 8 8 8 8], L_0x5b184d05ea60, L_0x5b184d05e5e0, L_0x5b184d05e030, L_0x5b184d05dcd0;
LS_0x5b184d05ec70_0_4 .concat [ 8 8 8 8], L_0x5b184d05d780, L_0x5b184d05d3b0, L_0x5b184d05cec0, L_0x5b184d05cb20;
L_0x5b184d05ec70 .concat [ 32 32 0 0], LS_0x5b184d05ec70_0_0, LS_0x5b184d05ec70_0_4;
S_0x5b184cff4ef0 .scope module, "exception_unit_inst" "exception_unit" 13 645, 15 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "if_pc";
    .port_info 1 /INPUT 1 "if_valid";
    .port_info 2 /INPUT 1 "id_illegal_inst";
    .port_info 3 /INPUT 1 "id_ecall";
    .port_info 4 /INPUT 1 "id_ebreak";
    .port_info 5 /INPUT 32 "id_pc";
    .port_info 6 /INPUT 32 "id_instruction";
    .port_info 7 /INPUT 1 "id_valid";
    .port_info 8 /INPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_read";
    .port_info 10 /INPUT 1 "mem_write";
    .port_info 11 /INPUT 3 "mem_funct3";
    .port_info 12 /INPUT 32 "mem_pc";
    .port_info 13 /INPUT 32 "mem_instruction";
    .port_info 14 /INPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 1 "exception";
    .port_info 16 /OUTPUT 5 "exception_code";
    .port_info 17 /OUTPUT 32 "exception_pc";
    .port_info 18 /OUTPUT 32 "exception_val";
P_0x5b184cff5080 .param/l "CAUSE_BREAKPOINT" 1 15 47, C4<00011>;
P_0x5b184cff50c0 .param/l "CAUSE_ECALL_FROM_M_MODE" 1 15 54, C4<01011>;
P_0x5b184cff5100 .param/l "CAUSE_ECALL_FROM_S_MODE" 1 15 53, C4<01001>;
P_0x5b184cff5140 .param/l "CAUSE_ECALL_FROM_U_MODE" 1 15 52, C4<01000>;
P_0x5b184cff5180 .param/l "CAUSE_ILLEGAL_INST" 1 15 46, C4<00010>;
P_0x5b184cff51c0 .param/l "CAUSE_INST_ACCESS_FAULT" 1 15 45, C4<00001>;
P_0x5b184cff5200 .param/l "CAUSE_INST_ADDR_MISALIGNED" 1 15 44, C4<00000>;
P_0x5b184cff5240 .param/l "CAUSE_LOAD_ACCESS_FAULT" 1 15 49, C4<00101>;
P_0x5b184cff5280 .param/l "CAUSE_LOAD_ADDR_MISALIGNED" 1 15 48, C4<00100>;
P_0x5b184cff52c0 .param/l "CAUSE_STORE_ACCESS_FAULT" 1 15 51, C4<00111>;
P_0x5b184cff5300 .param/l "CAUSE_STORE_ADDR_MISALIGNED" 1 15 50, C4<00110>;
P_0x5b184cff5340 .param/l "FUNCT3_LB" 1 15 57, C4<000>;
P_0x5b184cff5380 .param/l "FUNCT3_LBU" 1 15 61, C4<100>;
P_0x5b184cff53c0 .param/l "FUNCT3_LD" 1 15 60, C4<011>;
P_0x5b184cff5400 .param/l "FUNCT3_LH" 1 15 58, C4<001>;
P_0x5b184cff5440 .param/l "FUNCT3_LHU" 1 15 62, C4<101>;
P_0x5b184cff5480 .param/l "FUNCT3_LW" 1 15 59, C4<010>;
P_0x5b184cff54c0 .param/l "FUNCT3_LWU" 1 15 63, C4<110>;
P_0x5b184cff5500 .param/l "FUNCT3_SB" 1 15 64, C4<000>;
P_0x5b184cff5540 .param/l "FUNCT3_SD" 1 15 67, C4<011>;
P_0x5b184cff5580 .param/l "FUNCT3_SH" 1 15 65, C4<001>;
P_0x5b184cff55c0 .param/l "FUNCT3_SW" 1 15 66, C4<010>;
P_0x5b184cff5600 .param/l "XLEN" 0 15 10, +C4<00000000000000000000000000100000>;
L_0x5b184d057400 .functor AND 1, L_0x5b184d059a50, L_0x5b184d0572c0, C4<1>, C4<1>;
L_0x5b184d0574c0 .functor AND 1, v0x5b184d002a80_0, L_0x5b184d05a050, C4<1>, C4<1>;
L_0x5b184d057530 .functor AND 1, v0x5b184d002a80_0, L_0x5b184d05a160, C4<1>, C4<1>;
L_0x5b184d0576b0 .functor AND 1, v0x5b184d002a80_0, L_0x5b184d05a390, C4<1>, C4<1>;
L_0x5b184d0578b0 .functor OR 1, L_0x5b184d057720, L_0x5b184d0577c0, C4<0>, C4<0>;
L_0x5b184d057ba0 .functor OR 1, L_0x5b184d0579c0, L_0x5b184d057ab0, C4<0>, C4<0>;
L_0x5b184d057eb0 .functor AND 1, v0x5b184cffc4b0_0, L_0x5b184d05a4a0, C4<1>, C4<1>;
L_0x5b184d058120 .functor AND 1, L_0x5b184d0578b0, L_0x5b184d057f20, C4<1>, C4<1>;
L_0x5b184d058410 .functor AND 1, L_0x5b184d057ba0, L_0x5b184d0582d0, C4<1>, C4<1>;
L_0x5b184d0584d0 .functor OR 1, L_0x5b184d058120, L_0x5b184d058410, C4<0>, C4<0>;
L_0x5b184d058840 .functor AND 1, L_0x5b184d057cb0, L_0x5b184d0586e0, C4<1>, C4<1>;
L_0x5b184d058950 .functor OR 1, L_0x5b184d0584d0, L_0x5b184d058840, C4<0>, C4<0>;
L_0x5b184d058ad0 .functor AND 1, L_0x5b184d057eb0, L_0x5b184d058950, C4<1>, C4<1>;
L_0x5b184d0587d0 .functor AND 1, v0x5b184cffc4b0_0, L_0x5b184d05a270, C4<1>, C4<1>;
L_0x5b184d058a60 .functor AND 1, L_0x5b184d058be0, L_0x5b184d058fb0, C4<1>, C4<1>;
L_0x5b184d059400 .functor AND 1, L_0x5b184d058cd0, L_0x5b184d059220, C4<1>, C4<1>;
L_0x5b184d0595a0 .functor OR 1, L_0x5b184d058a60, L_0x5b184d059400, C4<0>, C4<0>;
L_0x5b184d059940 .functor AND 1, L_0x5b184d058e40, L_0x5b184d059750, C4<1>, C4<1>;
L_0x5b184d059af0 .functor OR 1, L_0x5b184d0595a0, L_0x5b184d059940, C4<0>, C4<0>;
L_0x5b184d059c00 .functor AND 1, L_0x5b184d0587d0, L_0x5b184d059af0, C4<1>, C4<1>;
v0x5b184cff6360_0 .net *"_ivl_1", 1 0, L_0x5b184d057110;  1 drivers
v0x5b184cff6460_0 .net *"_ivl_101", 0 0, L_0x5b184d059940;  1 drivers
v0x5b184cff6520_0 .net *"_ivl_103", 0 0, L_0x5b184d059af0;  1 drivers
L_0x7593568a2348 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b184cff65f0_0 .net/2u *"_ivl_14", 2 0, L_0x7593568a2348;  1 drivers
v0x5b184cff66d0_0 .net *"_ivl_16", 0 0, L_0x5b184d057720;  1 drivers
L_0x7593568a2390 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5b184cff67e0_0 .net/2u *"_ivl_18", 2 0, L_0x7593568a2390;  1 drivers
L_0x7593568a2300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cff68c0_0 .net/2u *"_ivl_2", 1 0, L_0x7593568a2300;  1 drivers
v0x5b184cff69a0_0 .net *"_ivl_20", 0 0, L_0x5b184d0577c0;  1 drivers
L_0x7593568a23d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b184cff6a60_0 .net/2u *"_ivl_24", 2 0, L_0x7593568a23d8;  1 drivers
v0x5b184cff6b40_0 .net *"_ivl_26", 0 0, L_0x5b184d0579c0;  1 drivers
L_0x7593568a2420 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5b184cff6c00_0 .net/2u *"_ivl_28", 2 0, L_0x7593568a2420;  1 drivers
v0x5b184cff6ce0_0 .net *"_ivl_30", 0 0, L_0x5b184d057ab0;  1 drivers
L_0x7593568a2468 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b184cff6da0_0 .net/2u *"_ivl_34", 2 0, L_0x7593568a2468;  1 drivers
v0x5b184cff6e80_0 .net *"_ivl_39", 0 0, L_0x5b184d057eb0;  1 drivers
v0x5b184cff6f40_0 .net *"_ivl_4", 0 0, L_0x5b184d0572c0;  1 drivers
v0x5b184cff7000_0 .net *"_ivl_41", 0 0, L_0x5b184d057f20;  1 drivers
v0x5b184cff70e0_0 .net *"_ivl_43", 0 0, L_0x5b184d058120;  1 drivers
v0x5b184cff71a0_0 .net *"_ivl_45", 1 0, L_0x5b184d058230;  1 drivers
L_0x7593568a24b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cff7280_0 .net/2u *"_ivl_46", 1 0, L_0x7593568a24b0;  1 drivers
v0x5b184cff7360_0 .net *"_ivl_48", 0 0, L_0x5b184d0582d0;  1 drivers
v0x5b184cff7420_0 .net *"_ivl_51", 0 0, L_0x5b184d058410;  1 drivers
v0x5b184cff74e0_0 .net *"_ivl_53", 0 0, L_0x5b184d0584d0;  1 drivers
v0x5b184cff75a0_0 .net *"_ivl_55", 2 0, L_0x5b184d058640;  1 drivers
L_0x7593568a24f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cff7680_0 .net/2u *"_ivl_56", 2 0, L_0x7593568a24f8;  1 drivers
v0x5b184cff7760_0 .net *"_ivl_58", 0 0, L_0x5b184d0586e0;  1 drivers
v0x5b184cff7820_0 .net *"_ivl_61", 0 0, L_0x5b184d058840;  1 drivers
v0x5b184cff78e0_0 .net *"_ivl_63", 0 0, L_0x5b184d058950;  1 drivers
L_0x7593568a2540 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b184cff79a0_0 .net/2u *"_ivl_66", 2 0, L_0x7593568a2540;  1 drivers
L_0x7593568a2588 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b184cff7a80_0 .net/2u *"_ivl_70", 2 0, L_0x7593568a2588;  1 drivers
L_0x7593568a25d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b184cff7b60_0 .net/2u *"_ivl_74", 2 0, L_0x7593568a25d0;  1 drivers
v0x5b184cff7c40_0 .net *"_ivl_79", 0 0, L_0x5b184d0587d0;  1 drivers
v0x5b184cff7d00_0 .net *"_ivl_81", 0 0, L_0x5b184d058fb0;  1 drivers
v0x5b184cff7de0_0 .net *"_ivl_83", 0 0, L_0x5b184d058a60;  1 drivers
v0x5b184cff7ea0_0 .net *"_ivl_85", 1 0, L_0x5b184d059180;  1 drivers
L_0x7593568a2618 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184cff7f80_0 .net/2u *"_ivl_86", 1 0, L_0x7593568a2618;  1 drivers
v0x5b184cff8060_0 .net *"_ivl_88", 0 0, L_0x5b184d059220;  1 drivers
v0x5b184cff8120_0 .net *"_ivl_91", 0 0, L_0x5b184d059400;  1 drivers
v0x5b184cff81e0_0 .net *"_ivl_93", 0 0, L_0x5b184d0595a0;  1 drivers
v0x5b184cff82a0_0 .net *"_ivl_95", 2 0, L_0x5b184d0596b0;  1 drivers
L_0x7593568a2660 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b184cff8380_0 .net/2u *"_ivl_96", 2 0, L_0x7593568a2660;  1 drivers
v0x5b184cff8460_0 .net *"_ivl_98", 0 0, L_0x5b184d059750;  1 drivers
v0x5b184cff8520_0 .var "exception", 0 0;
v0x5b184cff85c0_0 .var "exception_code", 4 0;
v0x5b184cff8690_0 .var "exception_pc", 31 0;
v0x5b184cff8760_0 .var "exception_val", 31 0;
v0x5b184cff8830_0 .net "id_ebreak", 0 0, L_0x5b184d05a390;  1 drivers
v0x5b184cff88d0_0 .net "id_ebreak_exc", 0 0, L_0x5b184d0576b0;  1 drivers
v0x5b184cff8990_0 .net "id_ecall", 0 0, L_0x5b184d05a160;  1 drivers
v0x5b184cff8a50_0 .net "id_ecall_exc", 0 0, L_0x5b184d057530;  1 drivers
v0x5b184cff8b10_0 .net "id_illegal", 0 0, L_0x5b184d0574c0;  1 drivers
v0x5b184cff8bd0_0 .net "id_illegal_inst", 0 0, L_0x5b184d05a050;  1 drivers
v0x5b184cff8c90_0 .net "id_instruction", 31 0, v0x5b184d000b10_0;  alias, 1 drivers
v0x5b184cff8d70_0 .net "id_pc", 31 0, v0x5b184d001e30_0;  alias, 1 drivers
v0x5b184cff8e50_0 .net "id_valid", 0 0, v0x5b184d002a80_0;  alias, 1 drivers
v0x5b184cff8f10_0 .net "if_inst_misaligned", 0 0, L_0x5b184d057400;  1 drivers
v0x5b184cff8fd0_0 .net "if_pc", 31 0, v0x5b184d011190_0;  alias, 1 drivers
v0x5b184cff90b0_0 .net "if_valid", 0 0, L_0x5b184d059a50;  1 drivers
v0x5b184cff9170_0 .net "mem_addr", 31 0, v0x5b184cffaa70_0;  alias, 1 drivers
v0x5b184cff9260_0 .net "mem_funct3", 2 0, v0x5b184cffb1c0_0;  alias, 1 drivers
v0x5b184cff9330_0 .net "mem_instruction", 31 0, v0x5b184cffb450_0;  alias, 1 drivers
v0x5b184cff93f0_0 .net "mem_load_doubleword", 0 0, L_0x5b184d057cb0;  1 drivers
v0x5b184cff94b0_0 .net "mem_load_halfword", 0 0, L_0x5b184d0578b0;  1 drivers
v0x5b184cff9570_0 .net "mem_load_misaligned", 0 0, L_0x5b184d058ad0;  1 drivers
v0x5b184cff9630_0 .net "mem_load_word", 0 0, L_0x5b184d057ba0;  1 drivers
v0x5b184cff96f0_0 .net "mem_pc", 31 0, v0x5b184cffbd90_0;  alias, 1 drivers
v0x5b184cff9be0_0 .net "mem_read", 0 0, L_0x5b184d05a4a0;  1 drivers
v0x5b184cff9ca0_0 .net "mem_store_doubleword", 0 0, L_0x5b184d058e40;  1 drivers
v0x5b184cff9d60_0 .net "mem_store_halfword", 0 0, L_0x5b184d058be0;  1 drivers
v0x5b184cff9e20_0 .net "mem_store_misaligned", 0 0, L_0x5b184d059c00;  1 drivers
v0x5b184cff9ee0_0 .net "mem_store_word", 0 0, L_0x5b184d058cd0;  1 drivers
v0x5b184cff9fa0_0 .net "mem_valid", 0 0, v0x5b184cffc4b0_0;  alias, 1 drivers
v0x5b184cffa060_0 .net "mem_write", 0 0, L_0x5b184d05a270;  1 drivers
E_0x5b184cff0180/0 .event edge, v0x5b184cff8f10_0, v0x5b184cff8fd0_0, v0x5b184cff88d0_0, v0x5b184cff8d70_0;
E_0x5b184cff0180/1 .event edge, v0x5b184cff8a50_0, v0x5b184cff8b10_0, v0x5b184cff8c90_0, v0x5b184cff9570_0;
E_0x5b184cff0180/2 .event edge, v0x5b184cff96f0_0, v0x5b184cff3ba0_0, v0x5b184cff9e20_0;
E_0x5b184cff0180 .event/or E_0x5b184cff0180/0, E_0x5b184cff0180/1, E_0x5b184cff0180/2;
L_0x5b184d057110 .part v0x5b184d011190_0, 0, 2;
L_0x5b184d0572c0 .cmp/ne 2, L_0x5b184d057110, L_0x7593568a2300;
L_0x5b184d057720 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a2348;
L_0x5b184d0577c0 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a2390;
L_0x5b184d0579c0 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a23d8;
L_0x5b184d057ab0 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a2420;
L_0x5b184d057cb0 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a2468;
L_0x5b184d057f20 .part v0x5b184cffaa70_0, 0, 1;
L_0x5b184d058230 .part v0x5b184cffaa70_0, 0, 2;
L_0x5b184d0582d0 .cmp/ne 2, L_0x5b184d058230, L_0x7593568a24b0;
L_0x5b184d058640 .part v0x5b184cffaa70_0, 0, 3;
L_0x5b184d0586e0 .cmp/ne 3, L_0x5b184d058640, L_0x7593568a24f8;
L_0x5b184d058be0 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a2540;
L_0x5b184d058cd0 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a2588;
L_0x5b184d058e40 .cmp/eq 3, v0x5b184cffb1c0_0, L_0x7593568a25d0;
L_0x5b184d058fb0 .part v0x5b184cffaa70_0, 0, 1;
L_0x5b184d059180 .part v0x5b184cffaa70_0, 0, 2;
L_0x5b184d059220 .cmp/ne 2, L_0x5b184d059180, L_0x7593568a2618;
L_0x5b184d0596b0 .part v0x5b184cffaa70_0, 0, 3;
L_0x5b184d059750 .cmp/ne 3, L_0x5b184d0596b0, L_0x7593568a2660;
S_0x5b184cffa420 .scope module, "exmem_reg" "exmem_register" 13 675, 16 8 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "alu_result_in";
    .port_info 4 /INPUT 32 "mem_write_data_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 32 "pc_plus_4_in";
    .port_info 7 /INPUT 3 "funct3_in";
    .port_info 8 /INPUT 1 "mem_read_in";
    .port_info 9 /INPUT 1 "mem_write_in";
    .port_info 10 /INPUT 1 "reg_write_in";
    .port_info 11 /INPUT 3 "wb_sel_in";
    .port_info 12 /INPUT 1 "valid_in";
    .port_info 13 /INPUT 32 "mul_div_result_in";
    .port_info 14 /INPUT 12 "csr_addr_in";
    .port_info 15 /INPUT 1 "csr_we_in";
    .port_info 16 /INPUT 32 "csr_rdata_in";
    .port_info 17 /INPUT 1 "is_mret_in";
    .port_info 18 /INPUT 32 "instruction_in";
    .port_info 19 /INPUT 32 "pc_in";
    .port_info 20 /OUTPUT 32 "alu_result_out";
    .port_info 21 /OUTPUT 32 "mem_write_data_out";
    .port_info 22 /OUTPUT 5 "rd_addr_out";
    .port_info 23 /OUTPUT 32 "pc_plus_4_out";
    .port_info 24 /OUTPUT 3 "funct3_out";
    .port_info 25 /OUTPUT 1 "mem_read_out";
    .port_info 26 /OUTPUT 1 "mem_write_out";
    .port_info 27 /OUTPUT 1 "reg_write_out";
    .port_info 28 /OUTPUT 3 "wb_sel_out";
    .port_info 29 /OUTPUT 1 "valid_out";
    .port_info 30 /OUTPUT 32 "mul_div_result_out";
    .port_info 31 /OUTPUT 12 "csr_addr_out";
    .port_info 32 /OUTPUT 1 "csr_we_out";
    .port_info 33 /OUTPUT 32 "csr_rdata_out";
    .port_info 34 /OUTPUT 1 "is_mret_out";
    .port_info 35 /OUTPUT 32 "instruction_out";
    .port_info 36 /OUTPUT 32 "pc_out";
P_0x5b184cffa5b0 .param/l "XLEN" 0 16 9, +C4<00000000000000000000000000100000>;
v0x5b184cff6090_0 .net "alu_result_in", 31 0, v0x5b184cfe1e30_0;  alias, 1 drivers
v0x5b184cffaa70_0 .var "alu_result_out", 31 0;
v0x5b184cffab60_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184cffac50_0 .net "csr_addr_in", 11 0, v0x5b184cfffc20_0;  alias, 1 drivers
v0x5b184cffacf0_0 .var "csr_addr_out", 11 0;
v0x5b184cffae00_0 .net "csr_rdata_in", 31 0, v0x5b184cfe8ee0_0;  alias, 1 drivers
v0x5b184cffaec0_0 .var "csr_rdata_out", 31 0;
v0x5b184cffaf80_0 .net "csr_we_in", 0 0, v0x5b184d000060_0;  alias, 1 drivers
v0x5b184cffb040_0 .var "csr_we_out", 0 0;
v0x5b184cffb100_0 .net "funct3_in", 2 0, v0x5b184d0003f0_0;  alias, 1 drivers
v0x5b184cffb1c0_0 .var "funct3_out", 2 0;
v0x5b184cffb2d0_0 .net "hold", 0 0, L_0x5b184d03d220;  alias, 1 drivers
v0x5b184cffb390_0 .net "instruction_in", 31 0, v0x5b184d000b10_0;  alias, 1 drivers
v0x5b184cffb450_0 .var "instruction_out", 31 0;
v0x5b184cffb4f0_0 .net "is_mret_in", 0 0, v0x5b184d000fc0_0;  alias, 1 drivers
v0x5b184cffb590_0 .var "is_mret_out", 0 0;
v0x5b184cffb650_0 .net "mem_read_in", 0 0, v0x5b184d0017d0_0;  alias, 1 drivers
v0x5b184cffb710_0 .var "mem_read_out", 0 0;
v0x5b184cffb7e0_0 .net "mem_write_data_in", 31 0, L_0x5b184d050180;  alias, 1 drivers
v0x5b184cffb8b0_0 .var "mem_write_data_out", 31 0;
v0x5b184cffb980_0 .net "mem_write_in", 0 0, v0x5b184d001960_0;  alias, 1 drivers
v0x5b184cffba20_0 .var "mem_write_out", 0 0;
v0x5b184cffbae0_0 .net "mul_div_result_in", 31 0, L_0x5b184d053a80;  alias, 1 drivers
v0x5b184cffbbc0_0 .var "mul_div_result_out", 31 0;
v0x5b184cffbca0_0 .net "pc_in", 31 0, v0x5b184d001e30_0;  alias, 1 drivers
v0x5b184cffbd90_0 .var "pc_out", 31 0;
v0x5b184cffbe60_0 .net "pc_plus_4_in", 31 0, L_0x5b184d04deb0;  alias, 1 drivers
v0x5b184cffbf20_0 .var "pc_plus_4_out", 31 0;
v0x5b184cffc000_0 .net "rd_addr_in", 4 0, v0x5b184d002000_0;  alias, 1 drivers
v0x5b184cffc0e0_0 .var "rd_addr_out", 4 0;
v0x5b184cffc1c0_0 .net "reg_write_in", 0 0, v0x5b184d002190_0;  alias, 1 drivers
v0x5b184cffc280_0 .var "reg_write_out", 0 0;
v0x5b184cffc340_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184cffc410_0 .net "valid_in", 0 0, L_0x5b184d05a880;  1 drivers
v0x5b184cffc4b0_0 .var "valid_out", 0 0;
v0x5b184cffc580_0 .net "wb_sel_in", 2 0, v0x5b184d002fd0_0;  alias, 1 drivers
v0x5b184cffc640_0 .var "wb_sel_out", 2 0;
S_0x5b184cffccf0 .scope module, "forward_unit" "forwarding_unit" 13 518, 17 5 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "idex_rs1";
    .port_info 1 /INPUT 5 "idex_rs2";
    .port_info 2 /INPUT 5 "exmem_rd";
    .port_info 3 /INPUT 1 "exmem_reg_write";
    .port_info 4 /INPUT 5 "memwb_rd";
    .port_info 5 /INPUT 1 "memwb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0x5b184cffd0a0_0 .net "exmem_rd", 4 0, v0x5b184cffc0e0_0;  alias, 1 drivers
v0x5b184cffd1b0_0 .net "exmem_reg_write", 0 0, v0x5b184cffc280_0;  alias, 1 drivers
v0x5b184cffd280_0 .var "forward_a", 1 0;
v0x5b184cffd350_0 .var "forward_b", 1 0;
v0x5b184cffd410_0 .net "idex_rs1", 4 0, v0x5b184d002410_0;  alias, 1 drivers
v0x5b184cffd540_0 .net "idex_rs2", 4 0, v0x5b184d002760_0;  alias, 1 drivers
v0x5b184cffd620_0 .net "memwb_rd", 4 0, v0x5b184d0103a0_0;  alias, 1 drivers
v0x5b184cffd700_0 .net "memwb_reg_write", 0 0, v0x5b184d010500_0;  alias, 1 drivers
E_0x5b184cffcfa0/0 .event edge, v0x5b184cffc280_0, v0x5b184cffc0e0_0, v0x5b184cffd540_0, v0x5b184cffd700_0;
E_0x5b184cffcfa0/1 .event edge, v0x5b184cffd620_0;
E_0x5b184cffcfa0 .event/or E_0x5b184cffcfa0/0, E_0x5b184cffcfa0/1;
E_0x5b184cffd030/0 .event edge, v0x5b184cffc280_0, v0x5b184cffc0e0_0, v0x5b184cffd410_0, v0x5b184cffd700_0;
E_0x5b184cffd030/1 .event edge, v0x5b184cffd620_0;
E_0x5b184cffd030 .event/or E_0x5b184cffd030/0, E_0x5b184cffd030/1;
S_0x5b184cffd910 .scope module, "hazard_unit" "hazard_detection_unit" 13 417, 18 6 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idex_mem_read";
    .port_info 1 /INPUT 5 "idex_rd";
    .port_info 2 /INPUT 5 "ifid_rs1";
    .port_info 3 /INPUT 5 "ifid_rs2";
    .port_info 4 /INPUT 1 "mul_div_busy";
    .port_info 5 /INPUT 1 "idex_is_mul_div";
    .port_info 6 /OUTPUT 1 "stall_pc";
    .port_info 7 /OUTPUT 1 "stall_ifid";
    .port_info 8 /OUTPUT 1 "bubble_idex";
L_0x5b184d04d690 .functor AND 1, L_0x5b184d04d550, L_0x5b184d04d5f0, C4<1>, C4<1>;
L_0x5b184d04d930 .functor AND 1, L_0x5b184d04d7a0, L_0x5b184d04d840, C4<1>, C4<1>;
L_0x5b184d04da40 .functor OR 1, L_0x5b184d04d690, L_0x5b184d04d930, C4<0>, C4<0>;
L_0x5b184d04db50 .functor AND 1, v0x5b184d0017d0_0, L_0x5b184d04da40, C4<1>, C4<1>;
L_0x5b184d04dbc0 .functor OR 1, L_0x5b184d053bc0, v0x5b184d001360_0, C4<0>, C4<0>;
L_0x5b184d04dc30 .functor OR 1, L_0x5b184d04db50, L_0x5b184d04dbc0, C4<0>, C4<0>;
L_0x5b184d04dcf0 .functor OR 1, L_0x5b184d04db50, L_0x5b184d04dbc0, C4<0>, C4<0>;
L_0x5b184d04dd60 .functor BUFZ 1, L_0x5b184d04db50, C4<0>, C4<0>, C4<0>;
v0x5b184cffdbd0_0 .net *"_ivl_0", 0 0, L_0x5b184d04d550;  1 drivers
L_0x7593568a1388 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184cffdcb0_0 .net/2u *"_ivl_10", 4 0, L_0x7593568a1388;  1 drivers
v0x5b184cffdd90_0 .net *"_ivl_12", 0 0, L_0x5b184d04d840;  1 drivers
v0x5b184cffde30_0 .net *"_ivl_17", 0 0, L_0x5b184d04da40;  1 drivers
L_0x7593568a1340 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184cffdef0_0 .net/2u *"_ivl_2", 4 0, L_0x7593568a1340;  1 drivers
v0x5b184cffe020_0 .net *"_ivl_4", 0 0, L_0x5b184d04d5f0;  1 drivers
v0x5b184cffe0e0_0 .net *"_ivl_8", 0 0, L_0x5b184d04d7a0;  1 drivers
v0x5b184cffe1a0_0 .net "bubble_idex", 0 0, L_0x5b184d04dd60;  alias, 1 drivers
v0x5b184cffe260_0 .net "idex_is_mul_div", 0 0, v0x5b184d001360_0;  alias, 1 drivers
v0x5b184cffe3b0_0 .net "idex_mem_read", 0 0, v0x5b184d0017d0_0;  alias, 1 drivers
v0x5b184cffe450_0 .net "idex_rd", 4 0, v0x5b184d002000_0;  alias, 1 drivers
v0x5b184cffe520_0 .net "ifid_rs1", 4 0, L_0x5b184d044300;  alias, 1 drivers
v0x5b184cffe5f0_0 .net "ifid_rs2", 4 0, L_0x5b184d0443a0;  alias, 1 drivers
v0x5b184cffe6c0_0 .net "load_use_hazard", 0 0, L_0x5b184d04db50;  1 drivers
v0x5b184cffe760_0 .net "m_extension_stall", 0 0, L_0x5b184d04dbc0;  1 drivers
v0x5b184cffe820_0 .net "mul_div_busy", 0 0, L_0x5b184d053bc0;  alias, 1 drivers
v0x5b184cffe8e0_0 .net "rs1_hazard", 0 0, L_0x5b184d04d690;  1 drivers
v0x5b184cffe9a0_0 .net "rs2_hazard", 0 0, L_0x5b184d04d930;  1 drivers
v0x5b184cffea60_0 .net "stall_ifid", 0 0, L_0x5b184d04dcf0;  alias, 1 drivers
v0x5b184cffeb20_0 .net "stall_pc", 0 0, L_0x5b184d04dc30;  alias, 1 drivers
L_0x5b184d04d550 .cmp/eq 5, v0x5b184d002000_0, L_0x5b184d044300;
L_0x5b184d04d5f0 .cmp/ne 5, v0x5b184d002000_0, L_0x7593568a1340;
L_0x5b184d04d7a0 .cmp/eq 5, v0x5b184d002000_0, L_0x5b184d0443a0;
L_0x5b184d04d840 .cmp/ne 5, v0x5b184d002000_0, L_0x7593568a1388;
S_0x5b184cffed00 .scope module, "idex_reg" "idex_register" 13 432, 19 8 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "rs1_data_in";
    .port_info 6 /INPUT 32 "rs2_data_in";
    .port_info 7 /INPUT 5 "rs1_addr_in";
    .port_info 8 /INPUT 5 "rs2_addr_in";
    .port_info 9 /INPUT 5 "rd_addr_in";
    .port_info 10 /INPUT 32 "imm_in";
    .port_info 11 /INPUT 7 "opcode_in";
    .port_info 12 /INPUT 3 "funct3_in";
    .port_info 13 /INPUT 7 "funct7_in";
    .port_info 14 /INPUT 4 "alu_control_in";
    .port_info 15 /INPUT 1 "alu_src_in";
    .port_info 16 /INPUT 1 "branch_in";
    .port_info 17 /INPUT 1 "jump_in";
    .port_info 18 /INPUT 1 "mem_read_in";
    .port_info 19 /INPUT 1 "mem_write_in";
    .port_info 20 /INPUT 1 "reg_write_in";
    .port_info 21 /INPUT 3 "wb_sel_in";
    .port_info 22 /INPUT 1 "valid_in";
    .port_info 23 /INPUT 1 "is_mul_div_in";
    .port_info 24 /INPUT 4 "mul_div_op_in";
    .port_info 25 /INPUT 1 "is_word_op_in";
    .port_info 26 /INPUT 12 "csr_addr_in";
    .port_info 27 /INPUT 1 "csr_we_in";
    .port_info 28 /INPUT 1 "csr_src_in";
    .port_info 29 /INPUT 32 "csr_wdata_in";
    .port_info 30 /INPUT 1 "is_ecall_in";
    .port_info 31 /INPUT 1 "is_ebreak_in";
    .port_info 32 /INPUT 1 "is_mret_in";
    .port_info 33 /INPUT 1 "illegal_inst_in";
    .port_info 34 /INPUT 32 "instruction_in";
    .port_info 35 /OUTPUT 32 "pc_out";
    .port_info 36 /OUTPUT 32 "rs1_data_out";
    .port_info 37 /OUTPUT 32 "rs2_data_out";
    .port_info 38 /OUTPUT 5 "rs1_addr_out";
    .port_info 39 /OUTPUT 5 "rs2_addr_out";
    .port_info 40 /OUTPUT 5 "rd_addr_out";
    .port_info 41 /OUTPUT 32 "imm_out";
    .port_info 42 /OUTPUT 7 "opcode_out";
    .port_info 43 /OUTPUT 3 "funct3_out";
    .port_info 44 /OUTPUT 7 "funct7_out";
    .port_info 45 /OUTPUT 4 "alu_control_out";
    .port_info 46 /OUTPUT 1 "alu_src_out";
    .port_info 47 /OUTPUT 1 "branch_out";
    .port_info 48 /OUTPUT 1 "jump_out";
    .port_info 49 /OUTPUT 1 "mem_read_out";
    .port_info 50 /OUTPUT 1 "mem_write_out";
    .port_info 51 /OUTPUT 1 "reg_write_out";
    .port_info 52 /OUTPUT 3 "wb_sel_out";
    .port_info 53 /OUTPUT 1 "valid_out";
    .port_info 54 /OUTPUT 1 "is_mul_div_out";
    .port_info 55 /OUTPUT 4 "mul_div_op_out";
    .port_info 56 /OUTPUT 1 "is_word_op_out";
    .port_info 57 /OUTPUT 12 "csr_addr_out";
    .port_info 58 /OUTPUT 1 "csr_we_out";
    .port_info 59 /OUTPUT 1 "csr_src_out";
    .port_info 60 /OUTPUT 32 "csr_wdata_out";
    .port_info 61 /OUTPUT 1 "is_ecall_out";
    .port_info 62 /OUTPUT 1 "is_ebreak_out";
    .port_info 63 /OUTPUT 1 "is_mret_out";
    .port_info 64 /OUTPUT 1 "illegal_inst_out";
    .port_info 65 /OUTPUT 32 "instruction_out";
P_0x5b184cffee90 .param/l "XLEN" 0 19 9, +C4<00000000000000000000000000100000>;
v0x5b184cfff5a0_0 .net "alu_control_in", 3 0, v0x5b184cfe47d0_0;  alias, 1 drivers
v0x5b184cfff6b0_0 .var "alu_control_out", 3 0;
v0x5b184cfff780_0 .net "alu_src_in", 0 0, v0x5b184cfe48d0_0;  alias, 1 drivers
v0x5b184cfff880_0 .var "alu_src_out", 0 0;
v0x5b184cfff920_0 .net "branch_in", 0 0, v0x5b184cfe4990_0;  alias, 1 drivers
v0x5b184cfffa10_0 .var "branch_out", 0 0;
v0x5b184cfffae0_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184cfffb80_0 .net "csr_addr_in", 11 0, L_0x5b184d04c700;  alias, 1 drivers
v0x5b184cfffc20_0 .var "csr_addr_out", 11 0;
v0x5b184cfffcc0_0 .net "csr_src_in", 0 0, v0x5b184cfe4a60_0;  alias, 1 drivers
v0x5b184cfffd60_0 .var "csr_src_out", 0 0;
v0x5b184cfffe00_0 .net "csr_wdata_in", 31 0, L_0x5b184d04cd80;  alias, 1 drivers
v0x5b184cfffec0_0 .var "csr_wdata_out", 31 0;
v0x5b184cffffa0_0 .net "csr_we_in", 0 0, L_0x5b184d04d3f0;  alias, 1 drivers
v0x5b184d000060_0 .var "csr_we_out", 0 0;
v0x5b184d000130_0 .net "flush", 0 0, L_0x5b184d042d30;  alias, 1 drivers
v0x5b184d0001d0_0 .net "funct3_in", 2 0, L_0x5b184d0441d0;  alias, 1 drivers
v0x5b184d0003f0_0 .var "funct3_out", 2 0;
v0x5b184d0004b0_0 .net "funct7_in", 6 0, L_0x5b184d044550;  alias, 1 drivers
v0x5b184d0005c0_0 .var "funct7_out", 6 0;
v0x5b184d0006a0_0 .net "hold", 0 0, L_0x5b184d03d220;  alias, 1 drivers
v0x5b184d000740_0 .net "illegal_inst_in", 0 0, v0x5b184cfe4df0_0;  alias, 1 drivers
v0x5b184d0007e0_0 .var "illegal_inst_out", 0 0;
v0x5b184d000880_0 .net "imm_in", 31 0, L_0x5b184d04c4a0;  alias, 1 drivers
v0x5b184d000940_0 .var "imm_out", 31 0;
v0x5b184d000a20_0 .net "instruction_in", 31 0, v0x5b184d003fd0_0;  alias, 1 drivers
v0x5b184d000b10_0 .var "instruction_out", 31 0;
v0x5b184d000c00_0 .net "is_ebreak_in", 0 0, L_0x5b184d049550;  alias, 1 drivers
v0x5b184d000cc0_0 .var "is_ebreak_out", 0 0;
v0x5b184d000d80_0 .net "is_ecall_in", 0 0, L_0x5b184d049490;  alias, 1 drivers
v0x5b184d000e40_0 .var "is_ecall_out", 0 0;
v0x5b184d000f00_0 .net "is_mret_in", 0 0, L_0x5b184d0496e0;  alias, 1 drivers
v0x5b184d000fc0_0 .var "is_mret_out", 0 0;
v0x5b184d001270_0 .net "is_mul_div_in", 0 0, L_0x5b184d0490e0;  alias, 1 drivers
v0x5b184d001360_0 .var "is_mul_div_out", 0 0;
v0x5b184d001400_0 .net "is_word_op_in", 0 0, L_0x5b184d0493f0;  alias, 1 drivers
v0x5b184d0014f0_0 .var "is_word_op_out", 0 0;
v0x5b184d001590_0 .net "jump_in", 0 0, v0x5b184cfe54d0_0;  alias, 1 drivers
v0x5b184d001630_0 .var "jump_out", 0 0;
v0x5b184d001700_0 .net "mem_read_in", 0 0, v0x5b184cfe5590_0;  alias, 1 drivers
v0x5b184d0017d0_0 .var "mem_read_out", 0 0;
v0x5b184d0018c0_0 .net "mem_write_in", 0 0, v0x5b184cfe5650_0;  alias, 1 drivers
v0x5b184d001960_0 .var "mem_write_out", 0 0;
v0x5b184d001a30_0 .net "mul_div_op_in", 3 0, L_0x5b184d0491a0;  alias, 1 drivers
v0x5b184d001b20_0 .var "mul_div_op_out", 3 0;
v0x5b184d001bc0_0 .net "opcode_in", 6 0, L_0x5b184d043f70;  alias, 1 drivers
v0x5b184d001cb0_0 .var "opcode_out", 6 0;
v0x5b184d001d50_0 .net "pc_in", 31 0, v0x5b184d0041a0_0;  alias, 1 drivers
v0x5b184d001e30_0 .var "pc_out", 31 0;
v0x5b184d001f40_0 .net "rd_addr_in", 4 0, L_0x5b184d044130;  alias, 1 drivers
v0x5b184d002000_0 .var "rd_addr_out", 4 0;
v0x5b184d0020f0_0 .net "reg_write_in", 0 0, v0x5b184cfe5a70_0;  alias, 1 drivers
v0x5b184d002190_0 .var "reg_write_out", 0 0;
v0x5b184d002230_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d002320_0 .net "rs1_addr_in", 4 0, L_0x5b184d044300;  alias, 1 drivers
v0x5b184d002410_0 .var "rs1_addr_out", 4 0;
v0x5b184d0024b0_0 .net "rs1_data_in", 31 0, L_0x5b184d04b260;  alias, 1 drivers
v0x5b184d002570_0 .var "rs1_data_out", 31 0;
v0x5b184d002650_0 .net "rs2_addr_in", 4 0, L_0x5b184d0443a0;  alias, 1 drivers
v0x5b184d002760_0 .var "rs2_addr_out", 4 0;
v0x5b184d002820_0 .net "rs2_data_in", 31 0, L_0x5b184d04b730;  alias, 1 drivers
v0x5b184d0028e0_0 .var "rs2_data_out", 31 0;
v0x5b184d0029c0_0 .net "valid_in", 0 0, v0x5b184d0043b0_0;  alias, 1 drivers
v0x5b184d002a80_0 .var "valid_out", 0 0;
v0x5b184d002b20_0 .net "wb_sel_in", 2 0, v0x5b184cfe5b30_0;  alias, 1 drivers
v0x5b184d002fd0_0 .var "wb_sel_out", 2 0;
S_0x5b184d0038c0 .scope module, "ifid_reg" "ifid_register" 13 283, 20 8 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "instruction_in";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x5b184cffe300 .param/l "NOP" 1 20 27, C4<00000000000000000000000000010011>;
P_0x5b184cffe340 .param/l "XLEN" 0 20 9, +C4<00000000000000000000000000100000>;
v0x5b184d003d60_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184d003e20_0 .net "flush", 0 0, L_0x5b184d042a00;  alias, 1 drivers
v0x5b184d003ee0_0 .net "instruction_in", 31 0, L_0x5b184d043d50;  alias, 1 drivers
v0x5b184d003fd0_0 .var "instruction_out", 31 0;
v0x5b184d004090_0 .net "pc_in", 31 0, v0x5b184d011190_0;  alias, 1 drivers
v0x5b184d0041a0_0 .var "pc_out", 31 0;
v0x5b184d004240_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d0042e0_0 .net "stall", 0 0, L_0x5b184d04dcf0;  alias, 1 drivers
v0x5b184d0043b0_0 .var "valid_out", 0 0;
S_0x5b184d0045d0 .scope module, "imem" "instruction_memory" 13 275, 9 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5b184d004760 .param/str "MEM_FILE" 0 9 12, "tests/asm/test_m_basic.hex";
P_0x5b184d0047a0 .param/l "MEM_SIZE" 0 9 11, +C4<00000000000000000100000000000000>;
P_0x5b184d0047e0 .param/l "XLEN" 0 9 10, +C4<00000000000000000000000000100000>;
L_0x7593568a0698 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
L_0x5b184d042c50 .functor AND 32, v0x5b184d011190_0, L_0x7593568a0698, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5b184d004ea0_0 .net/2u *"_ivl_0", 31 0, L_0x7593568a0698;  1 drivers
v0x5b184d004fa0_0 .net *"_ivl_10", 7 0, L_0x5b184d043180;  1 drivers
v0x5b184d005080_0 .net *"_ivl_12", 32 0, L_0x5b184d043220;  1 drivers
L_0x7593568a0728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184d005170_0 .net *"_ivl_15", 0 0, L_0x7593568a0728;  1 drivers
L_0x7593568a0770 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5b184d005250_0 .net/2u *"_ivl_16", 32 0, L_0x7593568a0770;  1 drivers
v0x5b184d005380_0 .net *"_ivl_18", 32 0, L_0x5b184d043360;  1 drivers
v0x5b184d005460_0 .net *"_ivl_20", 7 0, L_0x5b184d043560;  1 drivers
v0x5b184d005540_0 .net *"_ivl_22", 32 0, L_0x5b184d043600;  1 drivers
L_0x7593568a07b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184d005620_0 .net *"_ivl_25", 0 0, L_0x7593568a07b8;  1 drivers
L_0x7593568a0800 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b184d005700_0 .net/2u *"_ivl_26", 32 0, L_0x7593568a0800;  1 drivers
v0x5b184d0057e0_0 .net *"_ivl_28", 32 0, L_0x5b184d0436f0;  1 drivers
v0x5b184d0058c0_0 .net *"_ivl_30", 7 0, L_0x5b184d0438d0;  1 drivers
v0x5b184d0059a0_0 .net *"_ivl_32", 32 0, L_0x5b184d043970;  1 drivers
L_0x7593568a0848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b184d005a80_0 .net *"_ivl_35", 0 0, L_0x7593568a0848;  1 drivers
L_0x7593568a0890 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184d005b60_0 .net/2u *"_ivl_36", 32 0, L_0x7593568a0890;  1 drivers
v0x5b184d005c40_0 .net *"_ivl_38", 32 0, L_0x5b184d043b00;  1 drivers
v0x5b184d005d20_0 .net *"_ivl_40", 7 0, L_0x5b184d043c40;  1 drivers
v0x5b184d005e00_0 .net *"_ivl_5", 29 0, L_0x5b184d042f50;  1 drivers
L_0x7593568a06e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184d005ee0_0 .net/2u *"_ivl_6", 1 0, L_0x7593568a06e0;  1 drivers
v0x5b184d005fc0_0 .net "addr", 31 0, v0x5b184d011190_0;  alias, 1 drivers
v0x5b184d006080_0 .net "instruction", 31 0, L_0x5b184d043d50;  alias, 1 drivers
v0x5b184d006140_0 .net "masked_addr", 31 0, L_0x5b184d042c50;  1 drivers
v0x5b184d006200 .array "mem", 16383 0, 7 0;
v0x5b184d0062c0_0 .net "word_addr", 31 0, L_0x5b184d043040;  1 drivers
L_0x5b184d042f50 .part L_0x5b184d042c50, 2, 30;
L_0x5b184d043040 .concat [ 2 30 0 0], L_0x7593568a06e0, L_0x5b184d042f50;
L_0x5b184d043180 .array/port v0x5b184d006200, L_0x5b184d043360;
L_0x5b184d043220 .concat [ 32 1 0 0], L_0x5b184d043040, L_0x7593568a0728;
L_0x5b184d043360 .arith/sum 33, L_0x5b184d043220, L_0x7593568a0770;
L_0x5b184d043560 .array/port v0x5b184d006200, L_0x5b184d0436f0;
L_0x5b184d043600 .concat [ 32 1 0 0], L_0x5b184d043040, L_0x7593568a07b8;
L_0x5b184d0436f0 .arith/sum 33, L_0x5b184d043600, L_0x7593568a0800;
L_0x5b184d0438d0 .array/port v0x5b184d006200, L_0x5b184d043b00;
L_0x5b184d043970 .concat [ 32 1 0 0], L_0x5b184d043040, L_0x7593568a0848;
L_0x5b184d043b00 .arith/sum 33, L_0x5b184d043970, L_0x7593568a0890;
L_0x5b184d043c40 .array/port v0x5b184d006200, L_0x5b184d043040;
L_0x5b184d043d50 .concat [ 8 8 8 8], L_0x5b184d043c40, L_0x5b184d0438d0, L_0x5b184d043560, L_0x5b184d043180;
S_0x5b184d004ae0 .scope begin, "$unm_blk_161" "$unm_blk_161" 9 22, 9 22 0, S_0x5b184d0045d0;
 .timescale -9 -12;
v0x5b184d004ce0_0 .var/i "i", 31 0;
v0x5b184d004de0 .array "temp_mem", 4095 0, 31 0;
S_0x5b184d006400 .scope module, "m_unit" "mul_div_unit" 13 567, 21 8 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "operation";
    .port_info 4 /INPUT 1 "is_word_op";
    .port_info 5 /INPUT 32 "operand_a";
    .port_info 6 /INPUT 32 "operand_b";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "ready";
P_0x5b184d0065e0 .param/l "OP_DIV" 1 21 34, C4<0100>;
P_0x5b184d006620 .param/l "OP_DIVU" 1 21 35, C4<0101>;
P_0x5b184d006660 .param/l "OP_MUL" 1 21 30, C4<0000>;
P_0x5b184d0066a0 .param/l "OP_MULH" 1 21 31, C4<0001>;
P_0x5b184d0066e0 .param/l "OP_MULHSU" 1 21 32, C4<0010>;
P_0x5b184d006720 .param/l "OP_MULHU" 1 21 33, C4<0011>;
P_0x5b184d006760 .param/l "OP_REM" 1 21 36, C4<0110>;
P_0x5b184d0067a0 .param/l "OP_REMU" 1 21 37, C4<0111>;
P_0x5b184d0067e0 .param/l "XLEN" 0 21 9, +C4<00000000000000000000000000100000>;
L_0x5b184d050ec0 .functor AND 1, L_0x5b184d041df0, L_0x5b184d050bf0, C4<1>, C4<1>;
L_0x5b184d051f60 .functor AND 1, L_0x5b184d041df0, L_0x5b184d050dd0, C4<1>, C4<1>;
L_0x5b184d053bc0 .functor OR 1, L_0x5b184d0521c0, L_0x5b184d053940, C4<0>, C4<0>;
L_0x5b184d053c30 .functor OR 1, v0x5b184d00d4e0_0, v0x5b184d009ea0_0, C4<0>, C4<0>;
v0x5b184d00de40_0 .net *"_ivl_1", 1 0, L_0x5b184d050b50;  1 drivers
L_0x7593568a16e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184d00df40_0 .net/2u *"_ivl_2", 1 0, L_0x7593568a16e8;  1 drivers
v0x5b184d00e020_0 .net *"_ivl_7", 1 0, L_0x5b184d050d30;  1 drivers
L_0x7593568a1730 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b184d00e0e0_0 .net/2u *"_ivl_8", 1 0, L_0x7593568a1730;  1 drivers
v0x5b184d00e1c0_0 .net "busy", 0 0, L_0x5b184d053bc0;  alias, 1 drivers
v0x5b184d00e2b0_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184d00e350_0 .net "div_busy", 0 0, L_0x5b184d053940;  1 drivers
v0x5b184d00e3f0_0 .net "div_op", 1 0, L_0x5b184d0523e0;  1 drivers
v0x5b184d00e4c0_0 .net "div_ready", 0 0, v0x5b184d009ea0_0;  1 drivers
v0x5b184d00e590_0 .net "div_result", 31 0, v0x5b184d00a1a0_0;  1 drivers
v0x5b184d00e660_0 .net "div_start", 0 0, L_0x5b184d051f60;  1 drivers
v0x5b184d00e730_0 .net "is_div", 0 0, L_0x5b184d050dd0;  1 drivers
v0x5b184d00e7d0_0 .net "is_mul", 0 0, L_0x5b184d050bf0;  1 drivers
v0x5b184d00e870_0 .net "is_word_op", 0 0, v0x5b184d0014f0_0;  alias, 1 drivers
v0x5b184d00e910_0 .net "mul_busy", 0 0, L_0x5b184d0521c0;  1 drivers
v0x5b184d00e9e0_0 .net "mul_op", 1 0, L_0x5b184d050fd0;  1 drivers
v0x5b184d00eab0_0 .net "mul_ready", 0 0, v0x5b184d00d4e0_0;  1 drivers
v0x5b184d00eb80_0 .net "mul_result", 31 0, v0x5b184d00d640_0;  1 drivers
v0x5b184d00ec50_0 .net "mul_start", 0 0, L_0x5b184d050ec0;  1 drivers
v0x5b184d00ed20_0 .net "operand_a", 31 0, L_0x5b184d04fa00;  alias, 1 drivers
v0x5b184d00edc0_0 .net "operand_b", 31 0, L_0x5b184d050180;  alias, 1 drivers
v0x5b184d00eef0_0 .net "operation", 3 0, v0x5b184d001b20_0;  alias, 1 drivers
v0x5b184d00efc0_0 .net "ready", 0 0, L_0x5b184d053c30;  alias, 1 drivers
v0x5b184d00f060_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d00f100_0 .net "result", 31 0, L_0x5b184d053a80;  alias, 1 drivers
v0x5b184d00f1d0_0 .net "start", 0 0, L_0x5b184d041df0;  alias, 1 drivers
L_0x5b184d050b50 .part v0x5b184d001b20_0, 2, 2;
L_0x5b184d050bf0 .cmp/eq 2, L_0x5b184d050b50, L_0x7593568a16e8;
L_0x5b184d050d30 .part v0x5b184d001b20_0, 2, 2;
L_0x5b184d050dd0 .cmp/eq 2, L_0x5b184d050d30, L_0x7593568a1730;
L_0x5b184d050fd0 .part v0x5b184d001b20_0, 0, 2;
L_0x5b184d0523e0 .part v0x5b184d001b20_0, 0, 2;
L_0x5b184d053a80 .functor MUXZ 32, v0x5b184d00a1a0_0, v0x5b184d00d640_0, L_0x5b184d050bf0, C4<>;
S_0x5b184d006d00 .scope module, "div_inst" "div_unit" 21 80, 22 8 0, S_0x5b184d006400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "div_op";
    .port_info 4 /INPUT 1 "is_word_op";
    .port_info 5 /INPUT 32 "dividend";
    .port_info 6 /INPUT 32 "divisor";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "ready";
P_0x5b184d001060 .param/l "COMPUTE" 1 22 37, C4<01>;
P_0x5b184d0010a0 .param/l "DIV" 1 22 30, C4<00>;
P_0x5b184d0010e0 .param/l "DIVU" 1 22 31, C4<01>;
P_0x5b184d001120 .param/l "DONE" 1 22 38, C4<10>;
P_0x5b184d001160 .param/l "IDLE" 1 22 36, C4<00>;
P_0x5b184d0011a0 .param/l "REM" 1 22 32, C4<10>;
P_0x5b184d0011e0 .param/l "REMU" 1 22 33, C4<11>;
P_0x5b184d001220 .param/l "XLEN" 0 22 9, +C4<00000000000000000000000000100000>;
L_0x7593568a1a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5b184d052610 .functor AND 1, L_0x7593568a1a00, v0x5b184d0014f0_0, C4<1>, C4<1>;
L_0x5b184d052a80 .functor OR 1, L_0x5b184d052860, L_0x5b184d052950, C4<0>, C4<0>;
L_0x5b184d052b90 .functor AND 1, L_0x5b184d052a80, L_0x5b184d0524d0, C4<1>, C4<1>;
L_0x5b184d052ca0 .functor AND 1, L_0x5b184d052a80, L_0x5b184d052570, C4<1>, C4<1>;
L_0x5b184d052d60 .functor NOT 32, L_0x5b184d04fa00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d052e70 .functor NOT 32, L_0x5b184d050180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d053160 .functor AND 1, L_0x5b184d052a80, L_0x5b184d053550, C4<1>, C4<1>;
L_0x5b184d0537e0 .functor AND 1, L_0x5b184d053160, L_0x5b184d053680, C4<1>, C4<1>;
L_0x7593568a1ad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184d0078d0_0 .net/2u *"_ivl_12", 1 0, L_0x7593568a1ad8;  1 drivers
v0x5b184d0079b0_0 .net *"_ivl_14", 0 0, L_0x5b184d052860;  1 drivers
L_0x7593568a1b20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b184d007a70_0 .net/2u *"_ivl_16", 1 0, L_0x7593568a1b20;  1 drivers
v0x5b184d007b60_0 .net *"_ivl_18", 0 0, L_0x5b184d052950;  1 drivers
v0x5b184d007c20_0 .net/2u *"_ivl_2", 0 0, L_0x7593568a1a00;  1 drivers
v0x5b184d007d50_0 .net *"_ivl_26", 31 0, L_0x5b184d052d60;  1 drivers
L_0x7593568a1b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184d007e30_0 .net/2u *"_ivl_28", 31 0, L_0x7593568a1b68;  1 drivers
v0x5b184d007f10_0 .net *"_ivl_30", 31 0, L_0x5b184d052dd0;  1 drivers
v0x5b184d007ff0_0 .net *"_ivl_34", 31 0, L_0x5b184d052e70;  1 drivers
L_0x7593568a1bb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184d0080d0_0 .net/2u *"_ivl_36", 31 0, L_0x7593568a1bb0;  1 drivers
v0x5b184d0081b0_0 .net *"_ivl_38", 31 0, L_0x5b184d0530c0;  1 drivers
L_0x7593568a1bf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d008290_0 .net/2u *"_ivl_42", 31 0, L_0x7593568a1bf8;  1 drivers
L_0x7593568a1c40 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d008370_0 .net/2u *"_ivl_46", 31 0, L_0x7593568a1c40;  1 drivers
v0x5b184d008450_0 .net *"_ivl_48", 0 0, L_0x5b184d053550;  1 drivers
v0x5b184d008510_0 .net *"_ivl_5", 0 0, L_0x5b184d052610;  1 drivers
v0x5b184d0085d0_0 .net *"_ivl_51", 0 0, L_0x5b184d053160;  1 drivers
L_0x7593568a1c88 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5b184d008690_0 .net/2u *"_ivl_52", 31 0, L_0x7593568a1c88;  1 drivers
v0x5b184d008880_0 .net *"_ivl_54", 0 0, L_0x5b184d053680;  1 drivers
L_0x7593568a1cd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184d008940_0 .net/2u *"_ivl_58", 1 0, L_0x7593568a1cd0;  1 drivers
L_0x7593568a1a48 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5b184d008a20_0 .net/2u *"_ivl_6", 5 0, L_0x7593568a1a48;  1 drivers
L_0x7593568a1a90 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5b184d008b00_0 .net/2u *"_ivl_8", 5 0, L_0x7593568a1a90;  1 drivers
v0x5b184d008be0_0 .net "abs_dividend", 31 0, L_0x5b184d052f80;  1 drivers
v0x5b184d008cc0_0 .net "abs_divisor", 31 0, L_0x5b184d0532c0;  1 drivers
v0x5b184d008da0_0 .net "busy", 0 0, L_0x5b184d053940;  alias, 1 drivers
v0x5b184d008e60_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184d008f00_0 .var "cycle_count", 6 0;
v0x5b184d008fe0_0 .var "div_by_zero", 0 0;
v0x5b184d0090a0_0 .net "div_op", 1 0, L_0x5b184d0523e0;  alias, 1 drivers
v0x5b184d009180_0 .net "dividend", 31 0, L_0x5b184d04fa00;  alias, 1 drivers
v0x5b184d009240_0 .net "divisor", 31 0, L_0x5b184d050180;  alias, 1 drivers
v0x5b184d009350_0 .var "divisor_reg", 31 0;
v0x5b184d009430_0 .net "is_div_by_zero", 0 0, L_0x5b184d053400;  1 drivers
v0x5b184d0094f0_0 .net "is_overflow", 0 0, L_0x5b184d0537e0;  1 drivers
v0x5b184d0097c0_0 .net "is_signed_op", 0 0, L_0x5b184d052a80;  1 drivers
v0x5b184d009880_0 .net "is_word_op", 0 0, v0x5b184d0014f0_0;  alias, 1 drivers
v0x5b184d009920_0 .net "negate_dividend", 0 0, L_0x5b184d052b90;  1 drivers
v0x5b184d0099c0_0 .net "negate_divisor", 0 0, L_0x5b184d052ca0;  1 drivers
v0x5b184d009a80_0 .var "op_reg", 1 0;
v0x5b184d009b60_0 .net "op_width", 5 0, L_0x5b184d0526d0;  1 drivers
v0x5b184d009c40_0 .var "overflow", 0 0;
v0x5b184d009d00_0 .var "quotient", 31 0;
v0x5b184d009de0_0 .var "quotient_negative", 0 0;
v0x5b184d009ea0_0 .var "ready", 0 0;
v0x5b184d009f60_0 .var "remainder", 32 0;
v0x5b184d00a040_0 .var "remainder_negative", 0 0;
v0x5b184d00a100_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d00a1a0_0 .var "result", 31 0;
v0x5b184d00a280_0 .net "sign_dividend", 0 0, L_0x5b184d0524d0;  1 drivers
v0x5b184d00a340_0 .net "sign_divisor", 0 0, L_0x5b184d052570;  1 drivers
v0x5b184d00a400_0 .net "start", 0 0, L_0x5b184d051f60;  alias, 1 drivers
v0x5b184d00a4c0_0 .var "state", 1 0;
v0x5b184d00a5a0_0 .var "state_next", 1 0;
v0x5b184d00a680_0 .var "word_op_reg", 0 0;
E_0x5b184d004900/0 .event edge, v0x5b184d00a4c0_0, v0x5b184d00a400_0, v0x5b184d008f00_0, v0x5b184d009b60_0;
E_0x5b184d004900/1 .event edge, v0x5b184d008fe0_0, v0x5b184d009c40_0;
E_0x5b184d004900 .event/or E_0x5b184d004900/0, E_0x5b184d004900/1;
L_0x5b184d0524d0 .part L_0x5b184d04fa00, 31, 1;
L_0x5b184d052570 .part L_0x5b184d050180, 31, 1;
L_0x5b184d0526d0 .functor MUXZ 6, L_0x7593568a1a90, L_0x7593568a1a48, L_0x5b184d052610, C4<>;
L_0x5b184d052860 .cmp/eq 2, L_0x5b184d0523e0, L_0x7593568a1ad8;
L_0x5b184d052950 .cmp/eq 2, L_0x5b184d0523e0, L_0x7593568a1b20;
L_0x5b184d052dd0 .arith/sum 32, L_0x5b184d052d60, L_0x7593568a1b68;
L_0x5b184d052f80 .functor MUXZ 32, L_0x5b184d04fa00, L_0x5b184d052dd0, L_0x5b184d052b90, C4<>;
L_0x5b184d0530c0 .arith/sum 32, L_0x5b184d052e70, L_0x7593568a1bb0;
L_0x5b184d0532c0 .functor MUXZ 32, L_0x5b184d050180, L_0x5b184d0530c0, L_0x5b184d052ca0, C4<>;
L_0x5b184d053400 .cmp/eq 32, L_0x5b184d050180, L_0x7593568a1bf8;
L_0x5b184d053550 .cmp/eq 32, L_0x5b184d04fa00, L_0x7593568a1c40;
L_0x5b184d053680 .cmp/eq 32, L_0x5b184d050180, L_0x7593568a1c88;
L_0x5b184d053940 .cmp/ne 2, v0x5b184d00a4c0_0, L_0x7593568a1cd0;
S_0x5b184d0073d0 .scope begin, "$unm_blk_70" "$unm_blk_70" 22 190, 22 190 0, S_0x5b184d006d00;
 .timescale -9 -12;
v0x5b184d0075d0_0 .var "final_remainder", 32 0;
S_0x5b184d0076d0 .scope generate, "gen_sign_32" "gen_sign_32" 22 54, 22 54 0, S_0x5b184d006d00;
 .timescale -9 -12;
S_0x5b184d00a880 .scope module, "mul_inst" "mul_unit" 21 55, 23 8 0, S_0x5b184d006400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "mul_op";
    .port_info 4 /INPUT 1 "is_word_op";
    .port_info 5 /INPUT 32 "operand_a";
    .port_info 6 /INPUT 32 "operand_b";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "ready";
P_0x5b184d00aa30 .param/l "COMPUTE" 1 23 37, C4<01>;
P_0x5b184d00aa70 .param/l "DONE" 1 23 38, C4<10>;
P_0x5b184d00aab0 .param/l "IDLE" 1 23 36, C4<00>;
P_0x5b184d00aaf0 .param/l "MUL" 1 23 30, C4<00>;
P_0x5b184d00ab30 .param/l "MULH" 1 23 31, C4<01>;
P_0x5b184d00ab70 .param/l "MULHSU" 1 23 32, C4<10>;
P_0x5b184d00abb0 .param/l "MULHU" 1 23 33, C4<11>;
P_0x5b184d00abf0 .param/l "XLEN" 0 23 9, +C4<00000000000000000000000000100000>;
L_0x7593568a1778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5b184d051310 .functor AND 1, L_0x7593568a1778, v0x5b184d0014f0_0, C4<1>, C4<1>;
L_0x5b184d0516f0 .functor OR 1, L_0x5b184d051560, L_0x5b184d051650, C4<0>, C4<0>;
L_0x5b184d0518f0 .functor AND 1, L_0x5b184d0516f0, L_0x5b184d0510c0, C4<1>, C4<1>;
L_0x5b184d051a00 .functor AND 1, L_0x5b184d051800, L_0x5b184d051160, C4<1>, C4<1>;
L_0x5b184d051b10 .functor NOT 32, L_0x5b184d04fa00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b184d051c20 .functor NOT 32, L_0x5b184d050180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7593568a1850 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b184d00b6a0_0 .net/2u *"_ivl_12", 1 0, L_0x7593568a1850;  1 drivers
v0x5b184d00b780_0 .net *"_ivl_14", 0 0, L_0x5b184d051560;  1 drivers
L_0x7593568a1898 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b184d00b840_0 .net/2u *"_ivl_16", 1 0, L_0x7593568a1898;  1 drivers
v0x5b184d00b900_0 .net *"_ivl_18", 0 0, L_0x5b184d051650;  1 drivers
v0x5b184d00b9c0_0 .net/2u *"_ivl_2", 0 0, L_0x7593568a1778;  1 drivers
L_0x7593568a18e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b184d00baf0_0 .net/2u *"_ivl_22", 1 0, L_0x7593568a18e0;  1 drivers
v0x5b184d00bbd0_0 .net *"_ivl_30", 31 0, L_0x5b184d051b10;  1 drivers
L_0x7593568a1928 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184d00bcb0_0 .net/2u *"_ivl_32", 31 0, L_0x7593568a1928;  1 drivers
v0x5b184d00bd90_0 .net *"_ivl_34", 31 0, L_0x5b184d051b80;  1 drivers
v0x5b184d00be70_0 .net *"_ivl_38", 31 0, L_0x5b184d051c20;  1 drivers
L_0x7593568a1970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b184d00bf50_0 .net/2u *"_ivl_40", 31 0, L_0x7593568a1970;  1 drivers
v0x5b184d00c030_0 .net *"_ivl_42", 31 0, L_0x5b184d051ec0;  1 drivers
L_0x7593568a19b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184d00c110_0 .net/2u *"_ivl_46", 1 0, L_0x7593568a19b8;  1 drivers
v0x5b184d00c1f0_0 .net *"_ivl_5", 0 0, L_0x5b184d051310;  1 drivers
L_0x7593568a17c0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5b184d00c2b0_0 .net/2u *"_ivl_6", 5 0, L_0x7593568a17c0;  1 drivers
L_0x7593568a1808 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5b184d00c390_0 .net/2u *"_ivl_8", 5 0, L_0x7593568a1808;  1 drivers
v0x5b184d00c470_0 .net "abs_a", 31 0, L_0x5b184d051d30;  1 drivers
v0x5b184d00c550_0 .net "abs_b", 31 0, L_0x5b184d052070;  1 drivers
v0x5b184d00c630_0 .net "busy", 0 0, L_0x5b184d0521c0;  alias, 1 drivers
v0x5b184d00c6f0_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184d00c790_0 .var "cycle_count", 6 0;
v0x5b184d00c870_0 .net "is_word_op", 0 0, v0x5b184d0014f0_0;  alias, 1 drivers
v0x5b184d00c910_0 .net "mul_op", 1 0, L_0x5b184d050fd0;  alias, 1 drivers
v0x5b184d00c9f0_0 .var "multiplicand", 63 0;
v0x5b184d00cad0_0 .var "multiplier", 31 0;
v0x5b184d00cbb0_0 .net "negate_a", 0 0, L_0x5b184d0518f0;  1 drivers
v0x5b184d00cc70_0 .net "negate_b", 0 0, L_0x5b184d051a00;  1 drivers
v0x5b184d00cd30_0 .net "op_a_signed", 0 0, L_0x5b184d0516f0;  1 drivers
v0x5b184d00cdf0_0 .net "op_b_signed", 0 0, L_0x5b184d051800;  1 drivers
v0x5b184d00ceb0_0 .var "op_reg", 1 0;
v0x5b184d00cf90_0 .net "op_width", 5 0, L_0x5b184d0513d0;  1 drivers
v0x5b184d00d070_0 .net "operand_a", 31 0, L_0x5b184d04fa00;  alias, 1 drivers
v0x5b184d00d130_0 .net "operand_b", 31 0, L_0x5b184d050180;  alias, 1 drivers
v0x5b184d00d400_0 .var "product", 63 0;
v0x5b184d00d4e0_0 .var "ready", 0 0;
v0x5b184d00d5a0_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d00d640_0 .var "result", 31 0;
v0x5b184d00d720_0 .var "result_negative", 0 0;
v0x5b184d00d7e0_0 .net "sign_a", 0 0, L_0x5b184d0510c0;  1 drivers
v0x5b184d00d8a0_0 .net "sign_b", 0 0, L_0x5b184d051160;  1 drivers
v0x5b184d00d960_0 .net "start", 0 0, L_0x5b184d050ec0;  alias, 1 drivers
v0x5b184d00da20_0 .var "state", 1 0;
v0x5b184d00db00_0 .var "state_next", 1 0;
v0x5b184d00dbe0_0 .var "word_op_reg", 0 0;
E_0x5b184d00b130 .event edge, v0x5b184d00da20_0, v0x5b184d00d960_0, v0x5b184d00c790_0, v0x5b184d00cf90_0;
L_0x5b184d0510c0 .part L_0x5b184d04fa00, 31, 1;
L_0x5b184d051160 .part L_0x5b184d050180, 31, 1;
L_0x5b184d0513d0 .functor MUXZ 6, L_0x7593568a1808, L_0x7593568a17c0, L_0x5b184d051310, C4<>;
L_0x5b184d051560 .cmp/eq 2, L_0x5b184d050fd0, L_0x7593568a1850;
L_0x5b184d051650 .cmp/eq 2, L_0x5b184d050fd0, L_0x7593568a1898;
L_0x5b184d051800 .cmp/eq 2, L_0x5b184d050fd0, L_0x7593568a18e0;
L_0x5b184d051b80 .arith/sum 32, L_0x5b184d051b10, L_0x7593568a1928;
L_0x5b184d051d30 .functor MUXZ 32, L_0x5b184d04fa00, L_0x5b184d051b80, L_0x5b184d0518f0, C4<>;
L_0x5b184d051ec0 .arith/sum 32, L_0x5b184d051c20, L_0x7593568a1970;
L_0x5b184d052070 .functor MUXZ 32, L_0x5b184d050180, L_0x5b184d051ec0, L_0x5b184d051a00, C4<>;
L_0x5b184d0521c0 .cmp/ne 2, v0x5b184d00da20_0, L_0x7593568a19b8;
S_0x5b184d00b1a0 .scope begin, "$unm_blk_127" "$unm_blk_127" 23 171, 23 171 0, S_0x5b184d00a880;
 .timescale -9 -12;
v0x5b184d00b3a0_0 .var "neg_product", 63 0;
S_0x5b184d00b4a0 .scope generate, "gen_sign_32" "gen_sign_32" 23 56, 23 56 0, S_0x5b184d00a880;
 .timescale -9 -12;
S_0x5b184d00f390 .scope module, "memwb_reg" "memwb_register" 13 746, 24 8 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 3 "wb_sel_in";
    .port_info 8 /INPUT 1 "valid_in";
    .port_info 9 /INPUT 32 "mul_div_result_in";
    .port_info 10 /INPUT 32 "csr_rdata_in";
    .port_info 11 /OUTPUT 32 "alu_result_out";
    .port_info 12 /OUTPUT 32 "mem_read_data_out";
    .port_info 13 /OUTPUT 5 "rd_addr_out";
    .port_info 14 /OUTPUT 32 "pc_plus_4_out";
    .port_info 15 /OUTPUT 1 "reg_write_out";
    .port_info 16 /OUTPUT 3 "wb_sel_out";
    .port_info 17 /OUTPUT 1 "valid_out";
    .port_info 18 /OUTPUT 32 "mul_div_result_out";
    .port_info 19 /OUTPUT 32 "csr_rdata_out";
P_0x5b184d007cc0 .param/l "XLEN" 0 24 9, +C4<00000000000000000000000000100000>;
v0x5b184d00f8d0_0 .net "alu_result_in", 31 0, v0x5b184cffaa70_0;  alias, 1 drivers
v0x5b184d00f9b0_0 .var "alu_result_out", 31 0;
v0x5b184d00fa90_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184d00fc70_0 .net "csr_rdata_in", 31 0, v0x5b184cffaec0_0;  alias, 1 drivers
v0x5b184d00fd40_0 .var "csr_rdata_out", 31 0;
v0x5b184d00fe00_0 .net "mem_read_data_in", 31 0, v0x5b184cff4a50_0;  alias, 1 drivers
v0x5b184d00fec0_0 .var "mem_read_data_out", 31 0;
v0x5b184d00ff80_0 .net "mul_div_result_in", 31 0, v0x5b184cffbbc0_0;  alias, 1 drivers
v0x5b184d010070_0 .var "mul_div_result_out", 31 0;
v0x5b184d010130_0 .net "pc_plus_4_in", 31 0, v0x5b184cffbf20_0;  alias, 1 drivers
v0x5b184d010220_0 .var "pc_plus_4_out", 31 0;
v0x5b184d0102e0_0 .net "rd_addr_in", 4 0, v0x5b184cffc0e0_0;  alias, 1 drivers
v0x5b184d0103a0_0 .var "rd_addr_out", 4 0;
v0x5b184d010460_0 .net "reg_write_in", 0 0, L_0x5b184d05ae80;  alias, 1 drivers
v0x5b184d010500_0 .var "reg_write_out", 0 0;
v0x5b184d0105d0_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d010670_0 .net "valid_in", 0 0, L_0x5b184d05bd70;  1 drivers
v0x5b184d010820_0 .var "valid_out", 0 0;
v0x5b184d0108e0_0 .net "wb_sel_in", 2 0, v0x5b184cffc640_0;  alias, 1 drivers
v0x5b184d0109d0_0 .var "wb_sel_out", 2 0;
S_0x5b184d010dc0 .scope module, "pc_inst" "pc" 13 262, 10 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "pc_next";
    .port_info 4 /OUTPUT 32 "pc_current";
P_0x5b184d003af0 .param/l "RESET_VECTOR" 0 10 11, C4<00000000000000000000000000000000>;
P_0x5b184d003b30 .param/l "XLEN" 0 10 10, +C4<00000000000000000000000000100000>;
v0x5b184d0110d0_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184d011190_0 .var "pc_current", 31 0;
v0x5b184d011250_0 .net "pc_next", 31 0, L_0x5b184d042700;  alias, 1 drivers
v0x5b184d011340_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d0114f0_0 .net "stall", 0 0, L_0x5b184d04dc30;  alias, 1 drivers
S_0x5b184d011690 .scope module, "regfile" "register_file" 13 374, 11 9 0, S_0x5b184cfe10a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "rd_wen";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
P_0x5b184d011980 .param/l "XLEN" 0 11 10, +C4<00000000000000000000000000100000>;
L_0x5b184d0499b0 .functor AND 1, v0x5b184d010500_0, L_0x5b184d049880, C4<1>, C4<1>;
L_0x5b184d049b50 .functor AND 1, L_0x5b184d0499b0, L_0x5b184d049ab0, C4<1>, C4<1>;
L_0x5b184d04a4a0 .functor AND 1, v0x5b184d010500_0, L_0x5b184d04a400, C4<1>, C4<1>;
L_0x5b184d04a650 .functor AND 1, L_0x5b184d04a4a0, L_0x5b184d04a560, C4<1>, C4<1>;
L_0x7593568a0e30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184d011b50_0 .net/2u *"_ivl_0", 4 0, L_0x7593568a0e30;  1 drivers
L_0x7593568a0ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184d011c50_0 .net/2u *"_ivl_10", 4 0, L_0x7593568a0ec0;  1 drivers
v0x5b184d011d30_0 .net *"_ivl_12", 0 0, L_0x5b184d049ab0;  1 drivers
v0x5b184d011e00_0 .net *"_ivl_15", 0 0, L_0x5b184d049b50;  1 drivers
v0x5b184d011ec0_0 .net *"_ivl_16", 31 0, L_0x5b184d049c60;  1 drivers
v0x5b184d011ff0_0 .net *"_ivl_18", 6 0, L_0x5b184d049d00;  1 drivers
v0x5b184d0120d0_0 .net *"_ivl_2", 0 0, L_0x5b184d0497e0;  1 drivers
L_0x7593568a0f08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184d012190_0 .net *"_ivl_21", 1 0, L_0x7593568a0f08;  1 drivers
v0x5b184d012270_0 .net *"_ivl_22", 31 0, L_0x5b184d049f50;  1 drivers
L_0x7593568a0f50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184d012350_0 .net/2u *"_ivl_26", 4 0, L_0x7593568a0f50;  1 drivers
v0x5b184d012430_0 .net *"_ivl_28", 0 0, L_0x5b184d04a2c0;  1 drivers
L_0x7593568a0f98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d0124f0_0 .net/2u *"_ivl_30", 31 0, L_0x7593568a0f98;  1 drivers
v0x5b184d0125d0_0 .net *"_ivl_32", 0 0, L_0x5b184d04a400;  1 drivers
v0x5b184d012690_0 .net *"_ivl_35", 0 0, L_0x5b184d04a4a0;  1 drivers
L_0x7593568a0fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b184d012750_0 .net/2u *"_ivl_36", 4 0, L_0x7593568a0fe0;  1 drivers
v0x5b184d012830_0 .net *"_ivl_38", 0 0, L_0x5b184d04a560;  1 drivers
L_0x7593568a0e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b184d0128f0_0 .net/2u *"_ivl_4", 31 0, L_0x7593568a0e78;  1 drivers
v0x5b184d012ae0_0 .net *"_ivl_41", 0 0, L_0x5b184d04a650;  1 drivers
v0x5b184d012ba0_0 .net *"_ivl_42", 31 0, L_0x5b184d04a710;  1 drivers
v0x5b184d012c80_0 .net *"_ivl_44", 6 0, L_0x5b184d04a7b0;  1 drivers
L_0x7593568a1028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b184d012d60_0 .net *"_ivl_47", 1 0, L_0x7593568a1028;  1 drivers
v0x5b184d012e40_0 .net *"_ivl_48", 31 0, L_0x5b184d04aa70;  1 drivers
v0x5b184d012f20_0 .net *"_ivl_6", 0 0, L_0x5b184d049880;  1 drivers
v0x5b184d012fe0_0 .net *"_ivl_9", 0 0, L_0x5b184d0499b0;  1 drivers
v0x5b184d0130a0_0 .net "clk", 0 0, v0x5b184d01af00_0;  alias, 1 drivers
v0x5b184d013140_0 .var/i "i", 31 0;
v0x5b184d013220_0 .net "rd_addr", 4 0, v0x5b184d0103a0_0;  alias, 1 drivers
v0x5b184d0132e0_0 .net "rd_data", 31 0, L_0x5b184d0606b0;  alias, 1 drivers
v0x5b184d0133c0_0 .net "rd_wen", 0 0, v0x5b184d010500_0;  alias, 1 drivers
v0x5b184d0134b0 .array "registers", 31 0, 31 0;
v0x5b184d013570_0 .net "reset_n", 0 0, v0x5b184d01b220_0;  alias, 1 drivers
v0x5b184d013610_0 .net "rs1_addr", 4 0, L_0x5b184d044300;  alias, 1 drivers
v0x5b184d0136d0_0 .net "rs1_data", 31 0, L_0x5b184d04a0e0;  alias, 1 drivers
v0x5b184d0139c0_0 .net "rs2_addr", 4 0, L_0x5b184d0443a0;  alias, 1 drivers
v0x5b184d013a80_0 .net "rs2_data", 31 0, L_0x5b184d04abb0;  alias, 1 drivers
L_0x5b184d0497e0 .cmp/eq 5, L_0x5b184d044300, L_0x7593568a0e30;
L_0x5b184d049880 .cmp/eq 5, v0x5b184d0103a0_0, L_0x5b184d044300;
L_0x5b184d049ab0 .cmp/ne 5, v0x5b184d0103a0_0, L_0x7593568a0ec0;
L_0x5b184d049c60 .array/port v0x5b184d0134b0, L_0x5b184d049d00;
L_0x5b184d049d00 .concat [ 5 2 0 0], L_0x5b184d044300, L_0x7593568a0f08;
L_0x5b184d049f50 .functor MUXZ 32, L_0x5b184d049c60, L_0x5b184d0606b0, L_0x5b184d049b50, C4<>;
L_0x5b184d04a0e0 .functor MUXZ 32, L_0x5b184d049f50, L_0x7593568a0e78, L_0x5b184d0497e0, C4<>;
L_0x5b184d04a2c0 .cmp/eq 5, L_0x5b184d0443a0, L_0x7593568a0f50;
L_0x5b184d04a400 .cmp/eq 5, v0x5b184d0103a0_0, L_0x5b184d0443a0;
L_0x5b184d04a560 .cmp/ne 5, v0x5b184d0103a0_0, L_0x7593568a0fe0;
L_0x5b184d04a710 .array/port v0x5b184d0134b0, L_0x5b184d04a7b0;
L_0x5b184d04a7b0 .concat [ 5 2 0 0], L_0x5b184d0443a0, L_0x7593568a1028;
L_0x5b184d04aa70 .functor MUXZ 32, L_0x5b184d04a710, L_0x5b184d0606b0, L_0x5b184d04a650, C4<>;
L_0x5b184d04abb0 .functor MUXZ 32, L_0x5b184d04aa70, L_0x7593568a0f98, L_0x5b184d04a2c0, C4<>;
S_0x5b184d01ad00 .scope task, "print_results" "print_results" 12 153, 12 153 0, S_0x5b184cf9b5f0;
 .timescale -9 -12;
TD_tb_core_pipelined.print_results ;
    %vpi_call/w 12 156 "$display", "=== Final Register File Contents ===" {0 0 0};
    %vpi_call/w 12 157 "$display", "x0  (zero) = 0x%08h", &A<v0x5b184d0134b0, 0> {0 0 0};
    %vpi_call/w 12 158 "$display", "x1  (ra)   = 0x%08h", &A<v0x5b184d0134b0, 1> {0 0 0};
    %vpi_call/w 12 159 "$display", "x2  (sp)   = 0x%08h", &A<v0x5b184d0134b0, 2> {0 0 0};
    %vpi_call/w 12 160 "$display", "x3  (gp)   = 0x%08h", &A<v0x5b184d0134b0, 3> {0 0 0};
    %vpi_call/w 12 161 "$display", "x4  (tp)   = 0x%08h", &A<v0x5b184d0134b0, 4> {0 0 0};
    %vpi_call/w 12 162 "$display", "x5  (t0)   = 0x%08h", &A<v0x5b184d0134b0, 5> {0 0 0};
    %vpi_call/w 12 163 "$display", "x6  (t1)   = 0x%08h", &A<v0x5b184d0134b0, 6> {0 0 0};
    %vpi_call/w 12 164 "$display", "x7  (t2)   = 0x%08h", &A<v0x5b184d0134b0, 7> {0 0 0};
    %vpi_call/w 12 165 "$display", "x8  (s0)   = 0x%08h", &A<v0x5b184d0134b0, 8> {0 0 0};
    %vpi_call/w 12 166 "$display", "x9  (s1)   = 0x%08h", &A<v0x5b184d0134b0, 9> {0 0 0};
    %vpi_call/w 12 167 "$display", "x10 (a0)   = 0x%08h (return value)", &A<v0x5b184d0134b0, 10> {0 0 0};
    %vpi_call/w 12 168 "$display", "x11 (a1)   = 0x%08h", &A<v0x5b184d0134b0, 11> {0 0 0};
    %vpi_call/w 12 169 "$display", "x12 (a2)   = 0x%08h", &A<v0x5b184d0134b0, 12> {0 0 0};
    %vpi_call/w 12 170 "$display", "x13 (a3)   = 0x%08h", &A<v0x5b184d0134b0, 13> {0 0 0};
    %vpi_call/w 12 171 "$display", "x14 (a4)   = 0x%08h", &A<v0x5b184d0134b0, 14> {0 0 0};
    %vpi_call/w 12 172 "$display", "x15 (a5)   = 0x%08h", &A<v0x5b184d0134b0, 15> {0 0 0};
    %vpi_call/w 12 173 "$display", "x16 (a6)   = 0x%08h", &A<v0x5b184d0134b0, 16> {0 0 0};
    %vpi_call/w 12 174 "$display", "x17 (a7)   = 0x%08h", &A<v0x5b184d0134b0, 17> {0 0 0};
    %vpi_call/w 12 175 "$display", "x18 (s2)   = 0x%08h", &A<v0x5b184d0134b0, 18> {0 0 0};
    %vpi_call/w 12 176 "$display", "x19 (s3)   = 0x%08h", &A<v0x5b184d0134b0, 19> {0 0 0};
    %vpi_call/w 12 177 "$display", "x20 (s4)   = 0x%08h", &A<v0x5b184d0134b0, 20> {0 0 0};
    %vpi_call/w 12 178 "$display", "x21 (s5)   = 0x%08h", &A<v0x5b184d0134b0, 21> {0 0 0};
    %vpi_call/w 12 179 "$display", "x22 (s6)   = 0x%08h", &A<v0x5b184d0134b0, 22> {0 0 0};
    %vpi_call/w 12 180 "$display", "x23 (s7)   = 0x%08h", &A<v0x5b184d0134b0, 23> {0 0 0};
    %vpi_call/w 12 181 "$display", "x24 (s8)   = 0x%08h", &A<v0x5b184d0134b0, 24> {0 0 0};
    %vpi_call/w 12 182 "$display", "x25 (s9)   = 0x%08h", &A<v0x5b184d0134b0, 25> {0 0 0};
    %vpi_call/w 12 183 "$display", "x26 (s10)  = 0x%08h", &A<v0x5b184d0134b0, 26> {0 0 0};
    %vpi_call/w 12 184 "$display", "x27 (s11)  = 0x%08h", &A<v0x5b184d0134b0, 27> {0 0 0};
    %vpi_call/w 12 185 "$display", "x28 (t3)   = 0x%08h", &A<v0x5b184d0134b0, 28> {0 0 0};
    %vpi_call/w 12 186 "$display", "x29 (t4)   = 0x%08h", &A<v0x5b184d0134b0, 29> {0 0 0};
    %vpi_call/w 12 187 "$display", "x30 (t5)   = 0x%08h", &A<v0x5b184d0134b0, 30> {0 0 0};
    %vpi_call/w 12 188 "$display", "x31 (t6)   = 0x%08h", &A<v0x5b184d0134b0, 31> {0 0 0};
    %vpi_call/w 12 189 "$display", "\000" {0 0 0};
    %vpi_call/w 12 190 "$display", "Total cycles: %0d", v0x5b184d01afa0_0 {0 0 0};
    %end;
    .scope S_0x5b184ceb62e0;
T_3 ;
    %wait E_0x5b184ccd30b0;
    %load/vec4 v0x5b184ce2f0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184ce2ef30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b184ce2f180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5b184ce2eff0_0;
    %assign/vec4 v0x5b184ce2ef30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b184cf32e80;
T_4 ;
    %fork t_1, S_0x5b184cf2e900;
    %jmp t_0;
    .scope S_0x5b184cf2e900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cf9aa70_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5b184cf9aa70_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 19, 0, 8;
    %ix/getv/s 4, v0x5b184cf9aa70_0;
    %store/vec4a v0x5b184ceba050, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5b184cf9aa70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184ceba050, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5b184cf9aa70_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184ceba050, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5b184cf9aa70_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184ceba050, 4, 0;
    %load/vec4 v0x5b184cf9aa70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5b184cf9aa70_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x5b184cf32e80;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0x5b184cf0d7d0;
T_5 ;
    %wait E_0x5b184ccf8f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cee9340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cee93e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf95540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cead6d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf950c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf95020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cee86e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cee9f00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cead610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf8c760_0, 0, 1;
    %load/vec4 v0x5b184ceb4c40_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 7;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf8c760_0, 0, 1;
    %jmp T_5.14;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cead6d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cead6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf95540_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cee9340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cee93e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %load/vec4 v0x5b184cf94ba0_0;
    %load/vec4 v0x5b184cf94c40_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf959e0_0, 0, 1;
    %store/vec4 v0x5b184cf228e0_0, 0, 7;
    %store/vec4 v0x5b184cf35550_0, 0, 3;
    %callf/vec4 TD_rv32i_core.control_inst.get_alu_control, S_0x5b184cf0db80;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cf8c800_0, 0, 3;
    %jmp T_5.14;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf954a0_0, 0, 1;
    %load/vec4 v0x5b184ceae2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cee86e0_0, 0, 1;
    %load/vec4 v0x5b184cee8780_0;
    %store/vec4 v0x5b184cee9f00_0, 0, 4;
    %load/vec4 v0x5b184ceae380_0;
    %store/vec4 v0x5b184cead610_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x5b184cf94ba0_0;
    %load/vec4 v0x5b184cf94c40_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf959e0_0, 0, 1;
    %store/vec4 v0x5b184cf228e0_0, 0, 7;
    %store/vec4 v0x5b184cf35550_0, 0, 3;
    %callf/vec4 TD_rv32i_core.control_inst.get_alu_control, S_0x5b184cf0db80;
    %store/vec4 v0x5b184cf99f50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
T_5.16 ;
    %jmp T_5.14;
T_5.9 ;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf8c760_0, 0, 1;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf8c760_0, 0, 1;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x5b184cedea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cebe1b0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b184cebe270_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf950c0_0, 0, 1;
    %load/vec4 v0x5b184cf94ba0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5b184cf95020_0, 0, 1;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x5b184ceac330_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5b184cedeb00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.19, 9;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x5b184ceac3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cead6d0_0, 0, 1;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf8c760_0, 0, 1;
T_5.22 ;
T_5.20 ;
T_5.18 ;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5b184cd3a780;
T_6 ;
    %wait E_0x5b184ccd30b0;
    %load/vec4 v0x5b184cd8f070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cd8af20_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5b184cd8af20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b184cd8af20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cd8efd0, 0, 4;
    %load/vec4 v0x5b184cd8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b184cd8af20_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5b184cd8ef30_0;
    %load/vec4 v0x5b184cd8b000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5b184cd8b0c0_0;
    %load/vec4 v0x5b184cd8b000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cd8efd0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b184cfbc200;
T_7 ;
    %wait E_0x5b184ccf8b40;
    %load/vec4 v0x5b184cf5ae30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x5b184ced8b30_0;
    %load/vec4 v0x5b184ced8bd0_0;
    %add;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x5b184ced8b30_0;
    %load/vec4 v0x5b184ced8bd0_0;
    %sub;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x5b184ced8b30_0;
    %ix/getv 4, v0x5b184cf6aed0_0;
    %shiftl 4;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x5b184cf6bb30_0;
    %load/vec4 v0x5b184cf6b5f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x5b184ced8b30_0;
    %load/vec4 v0x5b184ced8bd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x5b184ced8b30_0;
    %load/vec4 v0x5b184ced8bd0_0;
    %xor;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x5b184ced8b30_0;
    %ix/getv 4, v0x5b184cf6aed0_0;
    %shiftr 4;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x5b184cf6bb30_0;
    %ix/getv 4, v0x5b184cf6aed0_0;
    %shiftr/s 4;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x5b184ced8b30_0;
    %load/vec4 v0x5b184ced8bd0_0;
    %or;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x5b184ced8b30_0;
    %load/vec4 v0x5b184ced8bd0_0;
    %and;
    %store/vec4 v0x5b184cd69fd0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b184cf53760;
T_8 ;
    %wait E_0x5b184cf5b5d0;
    %load/vec4 v0x5b184cfbaad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5b184cf136c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5b184cf129f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x5b184cfbab70_0;
    %load/vec4 v0x5b184cfb9e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x5b184cfbab70_0;
    %load/vec4 v0x5b184cfb9e00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x5b184cfbb670_0;
    %load/vec4 v0x5b184cf224a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x5b184cf224a0_0;
    %load/vec4 v0x5b184cfbb670_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x5b184cfbab70_0;
    %load/vec4 v0x5b184cfb9e00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x5b184cfb9e00_0;
    %load/vec4 v0x5b184cfbab70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cf2b6c0_0, 0, 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b184cf6fd10;
T_9 ;
    %wait E_0x5b184ccf8760;
    %load/vec4 v0x5b184cfaff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5b184cfab160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5b184cf34d60_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5b184cfa7470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cfa6170, 0, 4;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5b184cf34d60_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5b184cfa7470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cfa6170, 0, 4;
    %load/vec4 v0x5b184cf34d60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b184cfa7470_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cfa6170, 0, 4;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5b184cf34d60_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5b184cf2c6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cfa6170, 0, 4;
    %load/vec4 v0x5b184cf34d60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b184cf2c6d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cfa6170, 0, 4;
    %load/vec4 v0x5b184cf34d60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5b184cf2c6d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cfa6170, 0, 4;
    %load/vec4 v0x5b184cf34d60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b184cf2c6d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cfa6170, 0, 4;
    %jmp T_9.6;
T_9.5 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5b184cf6fd10;
T_10 ;
    %wait E_0x5b184ccf82b0;
    %load/vec4 v0x5b184cfa6210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5b184cfab160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x5b184cf52790_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5b184cf52790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x5b184cfab220_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5b184cfab220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x5b184cf2c7b0_0;
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5b184cf52790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5b184cfab220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cfb0010_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b184cf6fd10;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cfa7390_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5b184cfa7390_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5b184cfa7390_0;
    %store/vec4a v0x5b184cfa6170, 4, 0;
    %load/vec4 v0x5b184cfa7390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b184cfa7390_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x5b184d010dc0;
T_12 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d011340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d011190_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5b184d0114f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5b184d011250_0;
    %assign/vec4 v0x5b184d011190_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b184d0045d0;
T_13 ;
    %fork t_3, S_0x5b184d004ae0;
    %jmp t_2;
    .scope S_0x5b184d004ae0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184d004ce0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5b184d004ce0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 19, 0, 8;
    %ix/getv/s 4, v0x5b184d004ce0_0;
    %store/vec4a v0x5b184d006200, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5b184d004ce0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184d006200, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5b184d004ce0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184d006200, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5b184d004ce0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184d006200, 4, 0;
    %load/vec4 v0x5b184d004ce0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5b184d004ce0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call/w 9 37 "$readmemh", P_0x5b184d004760, v0x5b184d004de0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184d004ce0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5b184d004ce0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_13.3, 5;
    %ix/getv/s 4, v0x5b184d004ce0_0;
    %load/vec4a v0x5b184d004de0, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5b184d004ce0_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184d006200, 4, 0;
    %ix/getv/s 4, v0x5b184d004ce0_0;
    %load/vec4a v0x5b184d004de0, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b184d004ce0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184d006200, 4, 0;
    %ix/getv/s 4, v0x5b184d004ce0_0;
    %load/vec4a v0x5b184d004de0, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5b184d004ce0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184d006200, 4, 0;
    %ix/getv/s 4, v0x5b184d004ce0_0;
    %load/vec4a v0x5b184d004de0, 4;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b184d004ce0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5b184d006200, 4, 0;
    %load/vec4 v0x5b184d004ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b184d004ce0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call/w 9 48 "$display", "=== Instruction Memory Loaded ===" {0 0 0};
    %vpi_call/w 9 49 "$display", "MEM_FILE: %s", P_0x5b184d004760 {0 0 0};
    %vpi_call/w 9 50 "$display", "First 4 instructions:" {0 0 0};
    %vpi_call/w 9 51 "$display", "  [0x00] = 0x%02h%02h%02h%02h", &A<v0x5b184d006200, 3>, &A<v0x5b184d006200, 2>, &A<v0x5b184d006200, 1>, &A<v0x5b184d006200, 0> {0 0 0};
    %vpi_call/w 9 52 "$display", "  [0x04] = 0x%02h%02h%02h%02h", &A<v0x5b184d006200, 7>, &A<v0x5b184d006200, 6>, &A<v0x5b184d006200, 5>, &A<v0x5b184d006200, 4> {0 0 0};
    %vpi_call/w 9 53 "$display", "  [0x08] = 0x%02h%02h%02h%02h", &A<v0x5b184d006200, 11>, &A<v0x5b184d006200, 10>, &A<v0x5b184d006200, 9>, &A<v0x5b184d006200, 8> {0 0 0};
    %vpi_call/w 9 54 "$display", "  [0x0C] = 0x%02h%02h%02h%02h", &A<v0x5b184d006200, 15>, &A<v0x5b184d006200, 14>, &A<v0x5b184d006200, 13>, &A<v0x5b184d006200, 12> {0 0 0};
    %vpi_call/w 9 55 "$display", "=================================" {0 0 0};
    %end;
    .scope S_0x5b184d0045d0;
t_2 %join;
    %end;
    .thread T_13;
    .scope S_0x5b184d0038c0;
T_14 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d004240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d0041a0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5b184d003fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0043b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5b184d003e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d0041a0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5b184d003fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0043b0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5b184d0042e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5b184d0041a0_0;
    %assign/vec4 v0x5b184d0041a0_0, 0;
    %load/vec4 v0x5b184d003fd0_0;
    %assign/vec4 v0x5b184d003fd0_0, 0;
    %load/vec4 v0x5b184d0043b0_0;
    %assign/vec4 v0x5b184d0043b0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5b184d004090_0;
    %assign/vec4 v0x5b184d0041a0_0, 0;
    %load/vec4 v0x5b184d003ee0_0;
    %assign/vec4 v0x5b184d003fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b184d0043b0_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5b184cfe2fa0;
T_15 ;
    %wait E_0x5b184cfddf20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe5590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe5650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe54d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe4b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe4a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe5710_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe58b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe5410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe4df0_0, 0, 1;
    %load/vec4 v0x5b184cfe5990_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 7;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe4df0_0, 0, 1;
    %jmp T_15.14;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe54d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe54d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe4990_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %load/vec4 v0x5b184cfe4c30_0;
    %load/vec4 v0x5b184cfe4d10_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe4710_0, 0, 1;
    %store/vec4 v0x5b184cfe4540_0, 0, 7;
    %store/vec4 v0x5b184cfe4440_0, 0, 3;
    %callf/vec4 TD_tb_core_pipelined.DUT.control_inst.get_alu_control, S_0x5b184cfe4240;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe4eb0_0, 0, 3;
    %jmp T_15.14;
T_15.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe48d0_0, 0, 1;
    %load/vec4 v0x5b184cfe5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5710_0, 0, 1;
    %load/vec4 v0x5b184cfe57d0_0;
    %store/vec4 v0x5b184cfe58b0_0, 0, 4;
    %load/vec4 v0x5b184cfe5350_0;
    %store/vec4 v0x5b184cfe5410_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x5b184cfe4c30_0;
    %load/vec4 v0x5b184cfe4d10_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe4710_0, 0, 1;
    %store/vec4 v0x5b184cfe4540_0, 0, 7;
    %store/vec4 v0x5b184cfe4440_0, 0, 3;
    %callf/vec4 TD_tb_core_pipelined.DUT.control_inst.get_alu_control, S_0x5b184cfe4240;
    %store/vec4 v0x5b184cfe47d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
T_15.16 ;
    %jmp T_15.14;
T_15.9 ;
    %jmp T_15.14;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe4df0_0, 0, 1;
    %jmp T_15.14;
T_15.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe4df0_0, 0, 1;
    %jmp T_15.14;
T_15.12 ;
    %load/vec4 v0x5b184cfe4f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe5a70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b184cfe5b30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe4b20_0, 0, 1;
    %load/vec4 v0x5b184cfe4c30_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5b184cfe4a60_0, 0, 1;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v0x5b184cfe5110_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5b184cfe5050_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.19, 9;
    %jmp T_15.20;
T_15.19 ;
    %load/vec4 v0x5b184cfe51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe54d0_0, 0, 1;
    %jmp T_15.22;
T_15.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe4df0_0, 0, 1;
T_15.22 ;
T_15.20 ;
T_15.18 ;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5b184d011690;
T_16 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d013570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184d013140_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5b184d013140_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b184d013140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184d0134b0, 0, 4;
    %load/vec4 v0x5b184d013140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b184d013140_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5b184d0133c0_0;
    %load/vec4 v0x5b184d013220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5b184d0132e0_0;
    %load/vec4 v0x5b184d013220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184d0134b0, 0, 4;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5b184cffed00;
T_17 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d002230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d001e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d002570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d0028e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184d002410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184d002760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184d002000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d000940_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d001cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b184d0003f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d0005c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b184cfff6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfff880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfffa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d001630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0017d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d001960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d002190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b184d002fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d002a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d001360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b184d001b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0014f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5b184cfffc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfffd60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfffec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0007e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d000b10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5b184d000130_0;
    %load/vec4 v0x5b184d0006a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5b184d001d50_0;
    %assign/vec4 v0x5b184d001e30_0, 0;
    %load/vec4 v0x5b184d0024b0_0;
    %assign/vec4 v0x5b184d002570_0, 0;
    %load/vec4 v0x5b184d002820_0;
    %assign/vec4 v0x5b184d0028e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184d002410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184d002760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184d002000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d000940_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d001cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b184d0003f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d0005c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b184cfff6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfff880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfffa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d001630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0017d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d001960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d002190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b184d002fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d002a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d001360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b184d001b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0014f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5b184cfffc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfffd60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfffec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d000fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d0007e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d000b10_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5b184d0006a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5b184d001d50_0;
    %assign/vec4 v0x5b184d001e30_0, 0;
    %load/vec4 v0x5b184d0024b0_0;
    %assign/vec4 v0x5b184d002570_0, 0;
    %load/vec4 v0x5b184d002820_0;
    %assign/vec4 v0x5b184d0028e0_0, 0;
    %load/vec4 v0x5b184d002320_0;
    %assign/vec4 v0x5b184d002410_0, 0;
    %load/vec4 v0x5b184d002650_0;
    %assign/vec4 v0x5b184d002760_0, 0;
    %load/vec4 v0x5b184d001f40_0;
    %assign/vec4 v0x5b184d002000_0, 0;
    %load/vec4 v0x5b184d000880_0;
    %assign/vec4 v0x5b184d000940_0, 0;
    %load/vec4 v0x5b184d001bc0_0;
    %assign/vec4 v0x5b184d001cb0_0, 0;
    %load/vec4 v0x5b184d0001d0_0;
    %assign/vec4 v0x5b184d0003f0_0, 0;
    %load/vec4 v0x5b184d0004b0_0;
    %assign/vec4 v0x5b184d0005c0_0, 0;
    %load/vec4 v0x5b184cfff5a0_0;
    %assign/vec4 v0x5b184cfff6b0_0, 0;
    %load/vec4 v0x5b184cfff780_0;
    %assign/vec4 v0x5b184cfff880_0, 0;
    %load/vec4 v0x5b184cfff920_0;
    %assign/vec4 v0x5b184cfffa10_0, 0;
    %load/vec4 v0x5b184d001590_0;
    %assign/vec4 v0x5b184d001630_0, 0;
    %load/vec4 v0x5b184d001700_0;
    %assign/vec4 v0x5b184d0017d0_0, 0;
    %load/vec4 v0x5b184d0018c0_0;
    %assign/vec4 v0x5b184d001960_0, 0;
    %load/vec4 v0x5b184d0020f0_0;
    %assign/vec4 v0x5b184d002190_0, 0;
    %load/vec4 v0x5b184d002b20_0;
    %assign/vec4 v0x5b184d002fd0_0, 0;
    %load/vec4 v0x5b184d0029c0_0;
    %assign/vec4 v0x5b184d002a80_0, 0;
    %load/vec4 v0x5b184d001270_0;
    %assign/vec4 v0x5b184d001360_0, 0;
    %load/vec4 v0x5b184d001a30_0;
    %assign/vec4 v0x5b184d001b20_0, 0;
    %load/vec4 v0x5b184d001400_0;
    %assign/vec4 v0x5b184d0014f0_0, 0;
    %load/vec4 v0x5b184cfffb80_0;
    %assign/vec4 v0x5b184cfffc20_0, 0;
    %load/vec4 v0x5b184cffffa0_0;
    %assign/vec4 v0x5b184d000060_0, 0;
    %load/vec4 v0x5b184cfffcc0_0;
    %assign/vec4 v0x5b184cfffd60_0, 0;
    %load/vec4 v0x5b184cfffe00_0;
    %assign/vec4 v0x5b184cfffec0_0, 0;
    %load/vec4 v0x5b184d000d80_0;
    %assign/vec4 v0x5b184d000e40_0, 0;
    %load/vec4 v0x5b184d000c00_0;
    %assign/vec4 v0x5b184d000cc0_0, 0;
    %load/vec4 v0x5b184d000f00_0;
    %assign/vec4 v0x5b184d000fc0_0, 0;
    %load/vec4 v0x5b184d000740_0;
    %assign/vec4 v0x5b184d0007e0_0, 0;
    %load/vec4 v0x5b184d000a20_0;
    %assign/vec4 v0x5b184d000b10_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5b184cffccf0;
T_18 ;
    %wait E_0x5b184cffd030;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b184cffd280_0, 0, 2;
    %load/vec4 v0x5b184cffd1b0_0;
    %load/vec4 v0x5b184cffd0a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5b184cffd0a0_0;
    %load/vec4 v0x5b184cffd410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b184cffd280_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5b184cffd700_0;
    %load/vec4 v0x5b184cffd620_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5b184cffd620_0;
    %load/vec4 v0x5b184cffd410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b184cffd280_0, 0, 2;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5b184cffccf0;
T_19 ;
    %wait E_0x5b184cffcfa0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b184cffd350_0, 0, 2;
    %load/vec4 v0x5b184cffd1b0_0;
    %load/vec4 v0x5b184cffd0a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5b184cffd0a0_0;
    %load/vec4 v0x5b184cffd540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b184cffd350_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5b184cffd700_0;
    %load/vec4 v0x5b184cffd620_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5b184cffd620_0;
    %load/vec4 v0x5b184cffd540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b184cffd350_0, 0, 2;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5b184cfe15a0;
T_20 ;
    %wait E_0x5b184ceb6470;
    %load/vec4 v0x5b184cfe19b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.0 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %load/vec4 v0x5b184cfe1d50_0;
    %add;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.1 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %load/vec4 v0x5b184cfe1d50_0;
    %sub;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.2 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %ix/getv 4, v0x5b184cfe1f10_0;
    %shiftl 4;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.3 ;
    %load/vec4 v0x5b184cfe1ff0_0;
    %load/vec4 v0x5b184cfe20d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_20.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.13, 8;
T_20.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.13, 8;
 ; End of false expr.
    %blend;
T_20.13;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.4 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %load/vec4 v0x5b184cfe1d50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.15, 8;
T_20.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.15, 8;
 ; End of false expr.
    %blend;
T_20.15;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.5 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %load/vec4 v0x5b184cfe1d50_0;
    %xor;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.6 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %ix/getv 4, v0x5b184cfe1f10_0;
    %shiftr 4;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.7 ;
    %load/vec4 v0x5b184cfe1ff0_0;
    %ix/getv 4, v0x5b184cfe1f10_0;
    %shiftr/s 4;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.8 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %load/vec4 v0x5b184cfe1d50_0;
    %or;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.9 ;
    %load/vec4 v0x5b184cfe1c20_0;
    %load/vec4 v0x5b184cfe1d50_0;
    %and;
    %store/vec4 v0x5b184cfe1e30_0, 0, 32;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5b184d00a880;
T_21 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d00d5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b184d00da20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5b184d00db00_0;
    %assign/vec4 v0x5b184d00da20_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5b184d00a880;
T_22 ;
    %wait E_0x5b184d00b130;
    %load/vec4 v0x5b184d00da20_0;
    %store/vec4 v0x5b184d00db00_0, 0, 2;
    %load/vec4 v0x5b184d00da20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b184d00db00_0, 0, 2;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x5b184d00d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b184d00db00_0, 0, 2;
T_22.5 ;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x5b184d00cf90_0;
    %pad/u 7;
    %load/vec4 v0x5b184d00c790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.7, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b184d00db00_0, 0, 2;
T_22.7 ;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b184d00db00_0, 0, 2;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5b184d00a880;
T_23 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d00d5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b184d00d400_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b184d00c9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00cad0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d00c790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d00d4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d00d720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b184d00ceb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d00dbe0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5b184d00da20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d00d4e0_0, 0;
    %jmp T_23.6;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d00d4e0_0, 0;
    %load/vec4 v0x5b184d00d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b184d00d400_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b184d00c470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b184d00c9f0_0, 0;
    %load/vec4 v0x5b184d00c550_0;
    %assign/vec4 v0x5b184d00cad0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d00c790_0, 0;
    %load/vec4 v0x5b184d00cbb0_0;
    %load/vec4 v0x5b184d00cc70_0;
    %xor;
    %assign/vec4 v0x5b184d00d720_0, 0;
    %load/vec4 v0x5b184d00c910_0;
    %assign/vec4 v0x5b184d00ceb0_0, 0;
    %load/vec4 v0x5b184d00c870_0;
    %assign/vec4 v0x5b184d00dbe0_0, 0;
T_23.7 ;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0x5b184d00cad0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %load/vec4 v0x5b184d00d400_0;
    %load/vec4 v0x5b184d00c9f0_0;
    %add;
    %assign/vec4 v0x5b184d00d400_0, 0;
T_23.9 ;
    %load/vec4 v0x5b184d00c9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5b184d00c9f0_0, 0;
    %load/vec4 v0x5b184d00cad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5b184d00cad0_0, 0;
    %load/vec4 v0x5b184d00c790_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5b184d00c790_0, 0;
    %jmp T_23.6;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b184d00d4e0_0, 0;
    %load/vec4 v0x5b184d00ceb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %load/vec4 v0x5b184d00d400_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5b184d00d640_0, 0;
    %jmp T_23.16;
T_23.11 ;
    %load/vec4 v0x5b184d00d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v0x5b184d00d400_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b184d00d640_0, 0;
    %jmp T_23.18;
T_23.17 ;
    %load/vec4 v0x5b184d00d400_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5b184d00d640_0, 0;
T_23.18 ;
    %jmp T_23.16;
T_23.12 ;
    %load/vec4 v0x5b184d00d720_0;
    %load/vec4 v0x5b184d00ceb0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %fork t_5, S_0x5b184d00b1a0;
    %jmp t_4;
    .scope S_0x5b184d00b1a0;
t_5 ;
    %load/vec4 v0x5b184d00d400_0;
    %inv;
    %addi 1, 0, 64;
    %store/vec4 v0x5b184d00b3a0_0, 0, 64;
    %load/vec4 v0x5b184d00b3a0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5b184d00d640_0, 0;
    %end;
    .scope S_0x5b184d00a880;
t_4 %join;
    %jmp T_23.20;
T_23.19 ;
    %load/vec4 v0x5b184d00d400_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5b184d00d640_0, 0;
T_23.20 ;
    %jmp T_23.16;
T_23.13 ;
    %load/vec4 v0x5b184d00d720_0;
    %load/vec4 v0x5b184d00ceb0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.21, 8;
    %fork t_7, S_0x5b184d00b1a0;
    %jmp t_6;
    .scope S_0x5b184d00b1a0;
t_7 ;
    %load/vec4 v0x5b184d00d400_0;
    %inv;
    %addi 1, 0, 64;
    %store/vec4 v0x5b184d00b3a0_0, 0, 64;
    %load/vec4 v0x5b184d00b3a0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5b184d00d640_0, 0;
    %end;
    .scope S_0x5b184d00a880;
t_6 %join;
    %jmp T_23.22;
T_23.21 ;
    %load/vec4 v0x5b184d00d400_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5b184d00d640_0, 0;
T_23.22 ;
    %jmp T_23.16;
T_23.14 ;
    %load/vec4 v0x5b184d00d720_0;
    %load/vec4 v0x5b184d00ceb0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.23, 8;
    %fork t_9, S_0x5b184d00b1a0;
    %jmp t_8;
    .scope S_0x5b184d00b1a0;
t_9 ;
    %load/vec4 v0x5b184d00d400_0;
    %inv;
    %addi 1, 0, 64;
    %store/vec4 v0x5b184d00b3a0_0, 0, 64;
    %load/vec4 v0x5b184d00b3a0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5b184d00d640_0, 0;
    %end;
    .scope S_0x5b184d00a880;
t_8 %join;
    %jmp T_23.24;
T_23.23 ;
    %load/vec4 v0x5b184d00d400_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5b184d00d640_0, 0;
T_23.24 ;
    %jmp T_23.16;
T_23.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b184d00dbe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.25, 8;
    %load/vec4 v0x5b184d00d640_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0x5b184d00d640_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x5b184d00d640_0, 0;
T_23.25 ;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5b184d006d00;
T_24 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d00a100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b184d00a4c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5b184d00a5a0_0;
    %assign/vec4 v0x5b184d00a4c0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5b184d006d00;
T_25 ;
    %wait E_0x5b184d004900;
    %load/vec4 v0x5b184d00a4c0_0;
    %store/vec4 v0x5b184d00a5a0_0, 0, 2;
    %load/vec4 v0x5b184d00a4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b184d00a5a0_0, 0, 2;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x5b184d00a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b184d00a5a0_0, 0, 2;
T_25.5 ;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x5b184d009b60_0;
    %pad/u 7;
    %load/vec4 v0x5b184d008f00_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %load/vec4 v0x5b184d008fe0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5b184d009c40_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b184d00a5a0_0, 0, 2;
T_25.7 ;
    %jmp T_25.4;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b184d00a5a0_0, 0, 2;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5b184d006d00;
T_26 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d00a100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d009d00_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x5b184d009f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d009350_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d008f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d009ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b184d009a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d00a680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d009de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d00a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d008fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d009c40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5b184d00a4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d009ea0_0, 0;
    %jmp T_26.6;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d009ea0_0, 0;
    %load/vec4 v0x5b184d00a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d009d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b184d008be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b184d009f60_0, 0;
    %load/vec4 v0x5b184d008cc0_0;
    %assign/vec4 v0x5b184d009350_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5b184d008f00_0, 0;
    %load/vec4 v0x5b184d0090a0_0;
    %assign/vec4 v0x5b184d009a80_0, 0;
    %load/vec4 v0x5b184d009880_0;
    %assign/vec4 v0x5b184d00a680_0, 0;
    %load/vec4 v0x5b184d009430_0;
    %assign/vec4 v0x5b184d008fe0_0, 0;
    %load/vec4 v0x5b184d0094f0_0;
    %assign/vec4 v0x5b184d009c40_0, 0;
    %load/vec4 v0x5b184d009920_0;
    %load/vec4 v0x5b184d0099c0_0;
    %xor;
    %assign/vec4 v0x5b184d009de0_0, 0;
    %load/vec4 v0x5b184d009920_0;
    %assign/vec4 v0x5b184d00a040_0, 0;
T_26.7 ;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0x5b184d008fe0_0;
    %nor/r;
    %load/vec4 v0x5b184d009c40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.9, 8;
    %load/vec4 v0x5b184d009f60_0;
    %parti/s 32, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d009f60_0, 0;
    %load/vec4 v0x5b184d009f60_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v0x5b184d009f60_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b184d009350_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5b184d009f60_0, 0;
    %load/vec4 v0x5b184d009d00_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d009d00_0, 0;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v0x5b184d009f60_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b184d009350_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x5b184d009f60_0, 0;
    %load/vec4 v0x5b184d009d00_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x5b184d009d00_0, 0;
T_26.12 ;
    %load/vec4 v0x5b184d008f00_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5b184d008f00_0, 0;
T_26.9 ;
    %jmp T_26.6;
T_26.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b184d009ea0_0, 0;
    %load/vec4 v0x5b184d008fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v0x5b184d009a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %jmp T_26.19;
T_26.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.19;
T_26.16 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.19;
T_26.17 ;
    %load/vec4 v0x5b184d009180_0;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.19;
T_26.18 ;
    %load/vec4 v0x5b184d009180_0;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.19;
T_26.19 ;
    %pop/vec4 1;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v0x5b184d009c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %load/vec4 v0x5b184d009a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.23, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.25;
T_26.22 ;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.25;
T_26.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.25;
T_26.25 ;
    %pop/vec4 1;
    %jmp T_26.21;
T_26.20 ;
    %fork t_11, S_0x5b184d0073d0;
    %jmp t_10;
    .scope S_0x5b184d0073d0;
t_11 ;
    %load/vec4 v0x5b184d009f60_0;
    %store/vec4 v0x5b184d0075d0_0, 0, 33;
    %load/vec4 v0x5b184d0075d0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.26, 8;
    %load/vec4 v0x5b184d0075d0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b184d009350_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5b184d0075d0_0, 0, 33;
T_26.26 ;
    %load/vec4 v0x5b184d009a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.31, 6;
    %load/vec4 v0x5b184d009d00_0;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.33;
T_26.28 ;
    %load/vec4 v0x5b184d009de0_0;
    %load/vec4 v0x5b184d009a80_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.34, 8;
    %load/vec4 v0x5b184d009d00_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.35;
T_26.34 ;
    %load/vec4 v0x5b184d009d00_0;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
T_26.35 ;
    %jmp T_26.33;
T_26.29 ;
    %load/vec4 v0x5b184d009de0_0;
    %load/vec4 v0x5b184d009a80_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.36, 8;
    %load/vec4 v0x5b184d009d00_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.37;
T_26.36 ;
    %load/vec4 v0x5b184d009d00_0;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
T_26.37 ;
    %jmp T_26.33;
T_26.30 ;
    %load/vec4 v0x5b184d00a040_0;
    %load/vec4 v0x5b184d009a80_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.38, 8;
    %load/vec4 v0x5b184d0075d0_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.39;
T_26.38 ;
    %load/vec4 v0x5b184d0075d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
T_26.39 ;
    %jmp T_26.33;
T_26.31 ;
    %load/vec4 v0x5b184d00a040_0;
    %load/vec4 v0x5b184d009a80_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.40, 8;
    %load/vec4 v0x5b184d0075d0_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
    %jmp T_26.41;
T_26.40 ;
    %load/vec4 v0x5b184d0075d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
T_26.41 ;
    %jmp T_26.33;
T_26.33 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5b184d006d00;
t_10 %join;
T_26.21 ;
T_26.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b184d00a680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.42, 8;
    %load/vec4 v0x5b184d00a1a0_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0x5b184d00a1a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x5b184d00a1a0_0, 0;
T_26.42 ;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5b184cfe2390;
T_27 ;
    %wait E_0x5b184cfe2710;
    %load/vec4 v0x5b184cfe2950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5b184cfe2790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5b184cfe2870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.11;
T_27.4 ;
    %load/vec4 v0x5b184cfe2a20_0;
    %load/vec4 v0x5b184cfe2b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.11;
T_27.5 ;
    %load/vec4 v0x5b184cfe2a20_0;
    %load/vec4 v0x5b184cfe2b10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.11;
T_27.6 ;
    %load/vec4 v0x5b184cfe2c20_0;
    %load/vec4 v0x5b184cfe2d00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.11;
T_27.7 ;
    %load/vec4 v0x5b184cfe2d00_0;
    %load/vec4 v0x5b184cfe2c20_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.11;
T_27.8 ;
    %load/vec4 v0x5b184cfe2a20_0;
    %load/vec4 v0x5b184cfe2b10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.11;
T_27.9 ;
    %load/vec4 v0x5b184cfe2b10_0;
    %load/vec4 v0x5b184cfe2a20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cfe2de0_0, 0, 1;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5b184cfe6000;
T_28 ;
    %wait E_0x5b184cfe71b0;
    %load/vec4 v0x5b184cfe8c80_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.0 ;
    %load/vec4 v0x5b184cfe7b00_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.1 ;
    %load/vec4 v0x5b184cfe7470_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.2 ;
    %load/vec4 v0x5b184cfe98c0_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.3 ;
    %load/vec4 v0x5b184cfea100_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.4 ;
    %load/vec4 v0x5b184cfe9c20_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.5 ;
    %load/vec4 v0x5b184cfe9700_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.6 ;
    %load/vec4 v0x5b184cfe9540_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.7 ;
    %load/vec4 v0x5b184cfea020_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.8 ;
    %load/vec4 v0x5b184cfe9a80_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.9 ;
    %load/vec4 v0x5b184cfea1e0_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.10 ;
    %load/vec4 v0x5b184cfe9460_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.11 ;
    %load/vec4 v0x5b184cfe99a0_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.12 ;
    %load/vec4 v0x5b184cfe97e0_0;
    %store/vec4 v0x5b184cfe8ee0_0, 0, 32;
    %jmp T_28.14;
T_28.14 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5b184cfe6000;
T_29 ;
    %wait E_0x5b184cfe7150;
    %load/vec4 v0x5b184cfe8e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %load/vec4 v0x5b184cfe8ee0_0;
    %store/vec4 v0x5b184cfe92c0_0, 0, 32;
    %jmp T_29.7;
T_29.0 ;
    %load/vec4 v0x5b184cfe9120_0;
    %store/vec4 v0x5b184cfe92c0_0, 0, 32;
    %jmp T_29.7;
T_29.1 ;
    %load/vec4 v0x5b184cfe9120_0;
    %store/vec4 v0x5b184cfe92c0_0, 0, 32;
    %jmp T_29.7;
T_29.2 ;
    %load/vec4 v0x5b184cfe8ee0_0;
    %load/vec4 v0x5b184cfe9120_0;
    %or;
    %store/vec4 v0x5b184cfe92c0_0, 0, 32;
    %jmp T_29.7;
T_29.3 ;
    %load/vec4 v0x5b184cfe8ee0_0;
    %load/vec4 v0x5b184cfe9120_0;
    %or;
    %store/vec4 v0x5b184cfe92c0_0, 0, 32;
    %jmp T_29.7;
T_29.4 ;
    %load/vec4 v0x5b184cfe8ee0_0;
    %load/vec4 v0x5b184cfe9120_0;
    %inv;
    %and;
    %store/vec4 v0x5b184cfe92c0_0, 0, 32;
    %jmp T_29.7;
T_29.5 ;
    %load/vec4 v0x5b184cfe8ee0_0;
    %load/vec4 v0x5b184cfe9120_0;
    %inv;
    %and;
    %store/vec4 v0x5b184cfe92c0_0, 0, 32;
    %jmp T_29.7;
T_29.7 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5b184cfe6000;
T_30 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184cfea2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfe9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfe9e80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5b184cfe9f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfe98c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfea100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfe9c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfe9700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfe9540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfea020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cfe9a80_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5b184cfea460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5b184cfea520_0;
    %assign/vec4 v0x5b184cfe9700_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5b184cfea380_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b184cfe9540_0, 0;
    %load/vec4 v0x5b184cfea600_0;
    %assign/vec4 v0x5b184cfea020_0, 0;
    %load/vec4 v0x5b184cfe9dc0_0;
    %assign/vec4 v0x5b184cfe9e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cfe9dc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5b184cfe9f40_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x5b184cfe9b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x5b184cfe9e80_0;
    %assign/vec4 v0x5b184cfe9dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b184cfe9e80_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x5b184cfe9200_0;
    %load/vec4 v0x5b184cfe8fa0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x5b184cfe8c80_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %jmp T_30.17;
T_30.8 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x5b184cfe9dc0_0, 0;
    %load/vec4 v0x5b184cfe92c0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5b184cfe9e80_0, 0;
    %load/vec4 v0x5b184cfe92c0_0;
    %parti/s 2, 11, 5;
    %assign/vec4 v0x5b184cfe9f40_0, 0;
    %jmp T_30.17;
T_30.9 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %assign/vec4 v0x5b184cfe98c0_0, 0;
    %jmp T_30.17;
T_30.10 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5b184cfea100_0, 0;
    %jmp T_30.17;
T_30.11 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %assign/vec4 v0x5b184cfe9c20_0, 0;
    %jmp T_30.17;
T_30.12 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5b184cfe9700_0, 0;
    %jmp T_30.17;
T_30.13 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %assign/vec4 v0x5b184cfe9540_0, 0;
    %jmp T_30.17;
T_30.14 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %assign/vec4 v0x5b184cfea020_0, 0;
    %jmp T_30.17;
T_30.15 ;
    %load/vec4 v0x5b184cfe92c0_0;
    %assign/vec4 v0x5b184cfe9a80_0, 0;
    %jmp T_30.17;
T_30.17 ;
    %pop/vec4 1;
T_30.6 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5b184cff4ef0;
T_31 ;
    %wait E_0x5b184cff0180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184cff8520_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b184cff85c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff8690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff8760_0, 0, 32;
    %load/vec4 v0x5b184cff8f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cff8520_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b184cff85c0_0, 0, 5;
    %load/vec4 v0x5b184cff8fd0_0;
    %store/vec4 v0x5b184cff8690_0, 0, 32;
    %load/vec4 v0x5b184cff8fd0_0;
    %store/vec4 v0x5b184cff8760_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5b184cff88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cff8520_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5b184cff85c0_0, 0, 5;
    %load/vec4 v0x5b184cff8d70_0;
    %store/vec4 v0x5b184cff8690_0, 0, 32;
    %load/vec4 v0x5b184cff8d70_0;
    %store/vec4 v0x5b184cff8760_0, 0, 32;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x5b184cff8a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cff8520_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5b184cff85c0_0, 0, 5;
    %load/vec4 v0x5b184cff8d70_0;
    %store/vec4 v0x5b184cff8690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff8760_0, 0, 32;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x5b184cff8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cff8520_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5b184cff85c0_0, 0, 5;
    %load/vec4 v0x5b184cff8d70_0;
    %store/vec4 v0x5b184cff8690_0, 0, 32;
    %load/vec4 v0x5b184cff8c90_0;
    %store/vec4 v0x5b184cff8760_0, 0, 32;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x5b184cff9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cff8520_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5b184cff85c0_0, 0, 5;
    %load/vec4 v0x5b184cff96f0_0;
    %store/vec4 v0x5b184cff8690_0, 0, 32;
    %load/vec4 v0x5b184cff9170_0;
    %store/vec4 v0x5b184cff8760_0, 0, 32;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x5b184cff9e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184cff8520_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5b184cff85c0_0, 0, 5;
    %load/vec4 v0x5b184cff96f0_0;
    %store/vec4 v0x5b184cff8690_0, 0, 32;
    %load/vec4 v0x5b184cff9170_0;
    %store/vec4 v0x5b184cff8760_0, 0, 32;
T_31.10 ;
T_31.9 ;
T_31.7 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5b184cffa420;
T_32 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184cffc340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cffaa70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cffb8b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184cffc0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cffbf20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b184cffb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cffb710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cffba20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cffc280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b184cffc640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cffc4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cffbbc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5b184cffacf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cffb040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cffaec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184cffb590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cffb450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184cffbd90_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5b184cffb2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5b184cff6090_0;
    %assign/vec4 v0x5b184cffaa70_0, 0;
    %load/vec4 v0x5b184cffb7e0_0;
    %assign/vec4 v0x5b184cffb8b0_0, 0;
    %load/vec4 v0x5b184cffc000_0;
    %assign/vec4 v0x5b184cffc0e0_0, 0;
    %load/vec4 v0x5b184cffbe60_0;
    %assign/vec4 v0x5b184cffbf20_0, 0;
    %load/vec4 v0x5b184cffb100_0;
    %assign/vec4 v0x5b184cffb1c0_0, 0;
    %load/vec4 v0x5b184cffb650_0;
    %assign/vec4 v0x5b184cffb710_0, 0;
    %load/vec4 v0x5b184cffb980_0;
    %assign/vec4 v0x5b184cffba20_0, 0;
    %load/vec4 v0x5b184cffc1c0_0;
    %assign/vec4 v0x5b184cffc280_0, 0;
    %load/vec4 v0x5b184cffc580_0;
    %assign/vec4 v0x5b184cffc640_0, 0;
    %load/vec4 v0x5b184cffc410_0;
    %assign/vec4 v0x5b184cffc4b0_0, 0;
    %load/vec4 v0x5b184cffbae0_0;
    %assign/vec4 v0x5b184cffbbc0_0, 0;
    %load/vec4 v0x5b184cffac50_0;
    %assign/vec4 v0x5b184cffacf0_0, 0;
    %load/vec4 v0x5b184cffaf80_0;
    %assign/vec4 v0x5b184cffb040_0, 0;
    %load/vec4 v0x5b184cffae00_0;
    %assign/vec4 v0x5b184cffaec0_0, 0;
    %load/vec4 v0x5b184cffb4f0_0;
    %assign/vec4 v0x5b184cffb590_0, 0;
    %load/vec4 v0x5b184cffb390_0;
    %assign/vec4 v0x5b184cffb450_0, 0;
    %load/vec4 v0x5b184cffbca0_0;
    %assign/vec4 v0x5b184cffbd90_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5b184cfefee0;
T_33 ;
    %wait E_0x5b184cff02c0;
    %load/vec4 v0x5b184cff4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5b184cff4490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %jmp T_33.6;
T_33.2 ;
    %load/vec4 v0x5b184cff4cf0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5b184cff4730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cff4810, 0, 4;
    %jmp T_33.6;
T_33.3 ;
    %load/vec4 v0x5b184cff4cf0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5b184cff4730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cff4810, 0, 4;
    %load/vec4 v0x5b184cff4cf0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b184cff4730_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cff4810, 0, 4;
    %jmp T_33.6;
T_33.4 ;
    %load/vec4 v0x5b184cff4cf0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5b184cff4b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cff4810, 0, 4;
    %load/vec4 v0x5b184cff4cf0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b184cff4b30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cff4810, 0, 4;
    %load/vec4 v0x5b184cff4cf0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5b184cff4b30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cff4810, 0, 4;
    %load/vec4 v0x5b184cff4cf0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b184cff4b30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b184cff4810, 0, 4;
    %jmp T_33.6;
T_33.5 ;
    %jmp T_33.6;
T_33.6 ;
    %pop/vec4 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5b184cfefee0;
T_34 ;
    %wait E_0x5b184cff0140;
    %load/vec4 v0x5b184cff48d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5b184cff4490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.2 ;
    %load/vec4 v0x5b184cff4090_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5b184cff4090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.3 ;
    %load/vec4 v0x5b184cff4570_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5b184cff4570_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.4 ;
    %load/vec4 v0x5b184cff4c10_0;
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.6 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5b184cff4090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5b184cff4570_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
    %jmp T_34.10;
T_34.10 ;
    %pop/vec4 1;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff4a50_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5b184cfefee0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184cff4650_0, 0, 32;
T_35.0 ;
    %load/vec4 v0x5b184cff4650_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_35.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5b184cff4650_0;
    %store/vec4a v0x5b184cff4810, 4, 0;
    %load/vec4 v0x5b184cff4650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b184cff4650_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %vpi_call/w 8 140 "$readmemh", P_0x5b184cfe3e90, v0x5b184cff4810 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x5b184d00f390;
T_36 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d0105d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00f9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00fec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b184d0103a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d010220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d010500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b184d0109d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d010820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d010070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b184d00fd40_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5b184d00f8d0_0;
    %assign/vec4 v0x5b184d00f9b0_0, 0;
    %load/vec4 v0x5b184d00fe00_0;
    %assign/vec4 v0x5b184d00fec0_0, 0;
    %load/vec4 v0x5b184d0102e0_0;
    %assign/vec4 v0x5b184d0103a0_0, 0;
    %load/vec4 v0x5b184d010130_0;
    %assign/vec4 v0x5b184d010220_0, 0;
    %load/vec4 v0x5b184d010460_0;
    %assign/vec4 v0x5b184d010500_0, 0;
    %load/vec4 v0x5b184d0108e0_0;
    %assign/vec4 v0x5b184d0109d0_0, 0;
    %load/vec4 v0x5b184d010670_0;
    %assign/vec4 v0x5b184d010820_0, 0;
    %load/vec4 v0x5b184d00ff80_0;
    %assign/vec4 v0x5b184d010070_0, 0;
    %load/vec4 v0x5b184d00fc70_0;
    %assign/vec4 v0x5b184d00fd40_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5b184cfe10a0;
T_37 ;
    %wait E_0x5b184cfe66f0;
    %load/vec4 v0x5b184d021290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b184d01a9b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5b184d01a6c0_0;
    %assign/vec4 v0x5b184d01a9b0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5b184cf9b5f0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184d01af00_0, 0, 1;
T_38.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5b184d01af00_0;
    %inv;
    %store/vec4 v0x5b184d01af00_0, 0, 1;
    %jmp T_38.0;
    %end;
    .thread T_38;
    .scope S_0x5b184cf9b5f0;
T_39 ;
    %vpi_call/w 12 58 "$display", "========================================" {0 0 0};
    %vpi_call/w 12 59 "$display", "RV32I Pipelined Core Integration Test" {0 0 0};
    %vpi_call/w 12 60 "$display", "========================================" {0 0 0};
    %vpi_call/w 12 62 "$display", "Loading program from: %s", P_0x5b184cfd7b70 {0 0 0};
    %vpi_call/w 12 66 "$display", "\000" {0 0 0};
    %vpi_call/w 12 69 "$dumpfile", "sim/waves/core_pipelined.vcd" {0 0 0};
    %vpi_call/w 12 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b184cf9b5f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b184d01b220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b184d01afa0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_39.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.1, 5;
    %jmp/1 T_39.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b184cff02c0;
    %jmp T_39.0;
T_39.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b184d01b220_0, 0, 1;
    %vpi_call/w 12 79 "$display", "Reset released at time %0t", $time {0 0 0};
    %vpi_call/w 12 80 "$display", "\000" {0 0 0};
    %pushi/vec4 10000, 0, 32;
T_39.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.3, 5;
    %jmp/1 T_39.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b184cff02c0;
    %load/vec4 v0x5b184d01afa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b184d01afa0_0, 0, 32;
    %load/vec4 v0x5b184d01b080_0;
    %cmpi/e 1048691, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 5, 0, 32;
T_39.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.7, 5;
    %jmp/1 T_39.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b184cff02c0;
    %jmp T_39.6;
T_39.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5b184d01afa0_0;
    %addi 5, 0, 32;
    %store/vec4 v0x5b184d01afa0_0, 0, 32;
    %vpi_call/w 12 98 "$display", "EBREAK encountered at cycle %0d", v0x5b184d01afa0_0 {0 0 0};
    %vpi_call/w 12 99 "$display", "Final PC: 0x%08h", v0x5b184d01b150_0 {0 0 0};
    %vpi_call/w 12 100 "$display", "\000" {0 0 0};
    %fork TD_tb_core_pipelined.print_results, S_0x5b184d01ad00;
    %join;
    %vpi_call/w 12 102 "$display", "\000" {0 0 0};
    %vpi_call/w 12 103 "$display", "Test PASSED" {0 0 0};
    %vpi_call/w 12 104 "$finish" {0 0 0};
T_39.4 ;
    %load/vec4 v0x5b184d01afa0_0;
    %cmpi/s 9999, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_39.8, 5;
    %vpi_call/w 12 141 "$display", "WARNING: Timeout reached (%0d cycles)", P_0x5b184cfd7bf0 {0 0 0};
    %vpi_call/w 12 142 "$display", "Final PC: 0x%08h", v0x5b184d01b150_0 {0 0 0};
    %vpi_call/w 12 143 "$display", "Last instruction: 0x%08h", v0x5b184d01b080_0 {0 0 0};
    %fork TD_tb_core_pipelined.print_results, S_0x5b184d01ad00;
    %join;
    %vpi_call/w 12 145 "$display", "\000" {0 0 0};
    %vpi_call/w 12 146 "$display", "Test TIMEOUT (may need more cycles or infinite loop)" {0 0 0};
    %vpi_call/w 12 147 "$finish" {0 0 0};
T_39.8 ;
    %jmp T_39.2;
T_39.3 ;
    %pop/vec4 1;
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "-";
    "rtl/core/rv32i_core.v";
    "rtl/core/alu.v";
    "rtl/core/branch_unit.v";
    "rtl/core/control.v";
    "rtl/core/decoder.v";
    "rtl/memory/data_memory.v";
    "rtl/memory/instruction_memory.v";
    "rtl/core/pc.v";
    "rtl/core/register_file.v";
    "tb/integration/tb_core_pipelined.v";
    "rtl/core/rv32i_core_pipelined.v";
    "rtl/core/csr_file.v";
    "rtl/core/exception_unit.v";
    "rtl/core/exmem_register.v";
    "rtl/core/forwarding_unit.v";
    "rtl/core/hazard_detection_unit.v";
    "rtl/core/idex_register.v";
    "rtl/core/ifid_register.v";
    "rtl/core/mul_div_unit.v";
    "rtl/core/div_unit.v";
    "rtl/core/mul_unit.v";
    "rtl/core/memwb_register.v";
