Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Fri May  3 18:21:39 2019
| Host         : LAPTOP-8ABQCAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_fpga_timing_summary_routed.rpt -pb system_fpga_timing_summary_routed.pb -rpx system_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : system_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: SOC/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SOC/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SOC/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SOC/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: SOC/mips/dp/pc_reg/q_reg[6]/Q (HIGH)

 There are 316 register/latch pins with no clock driven by root clock pin: bd_clk/debounced_button_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1520 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.335        0.000                      0                  100        0.104        0.000                      0                  100        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.335        0.000                      0                  100        0.104        0.000                      0                  100        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.342%)  route 3.242ns (79.658%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.827     9.158    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_gen/count2next_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.342%)  route 3.242ns (79.658%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.827     9.158    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_gen/count2next_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.342%)  route 3.242ns (79.658%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.827     9.158    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk_gen/count2next_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.781%)  route 3.156ns (79.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.741     9.072    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[25]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.601    clk_gen/count2next_reg[25]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.781%)  route 3.156ns (79.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.741     9.072    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[26]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.601    clk_gen/count2next_reg[26]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.781%)  route 3.156ns (79.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.741     9.072    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[27]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.601    clk_gen/count2next_reg[27]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.781%)  route 3.156ns (79.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.741     9.072    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2next_reg[28]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.601    clk_gen/count2next_reg[28]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.085%)  route 3.099ns (78.915%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.684     9.014    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  clk_gen/count2next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    clk_gen/CLK
    SLICE_X37Y48         FDRE                                         r  clk_gen/count2next_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_gen/count2next_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.085%)  route 3.099ns (78.915%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.684     9.014    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  clk_gen/count2next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    clk_gen/CLK
    SLICE_X37Y48         FDRE                                         r  clk_gen/count2next_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_gen/count2next_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.085%)  route 3.099ns (78.915%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           1.092     6.635    clk_gen/count2[27]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  clk_gen/count2next[31]_i_8/O
                         net (fo=1, routed)           0.444     7.203    clk_gen/count2next[31]_i_8_n_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.327 f  clk_gen/count2next[31]_i_4/O
                         net (fo=3, routed)           0.880     8.207    clk_gen/count2next[31]_i_4_n_1
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.331 r  clk_gen/count2next[31]_i_1/O
                         net (fo=31, routed)          0.684     9.014    clk_gen/count2next[31]_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  clk_gen/count2next_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    clk_gen/CLK
    SLICE_X37Y48         FDRE                                         r  clk_gen/count2next_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_gen/count2next_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.622%)  route 0.121ns (25.378%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    clk_gen/count2[28]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_gen/count2next_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_gen/count2next_reg[28]_i_1_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk_gen/count2next_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.923    clk_gen/p_1_in[29]
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2next_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.196%)  route 0.121ns (24.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    clk_gen/count2[28]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_gen/count2next_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_gen/count2next_reg[28]_i_1_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk_gen/count2next_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.934    clk_gen/p_1_in[31]
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2next_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.407%)  route 0.121ns (23.593%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X36Y49         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    clk_gen/count2[28]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_gen/count2next_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_gen/count2next_reg[28]_i_1_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk_gen/count2next_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.959    clk_gen/p_1_in[30]
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2next_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2next_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clk_gen/count2next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X37Y45         FDRE                                         r  clk_gen/count2next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2next_reg[11]/Q
                         net (fo=1, routed)           0.101     1.688    clk_gen/count2next[11]
    SLICE_X38Y45         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X38Y45         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.059     1.521    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk_gen/count2next_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X37Y44         FDRE                                         r  clk_gen/count2next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2next_reg[8]/Q
                         net (fo=1, routed)           0.112     1.699    clk_gen/count2next[8]
    SLICE_X36Y44         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X36Y44         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.071     1.530    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.256ns (79.736%)  route 0.065ns (20.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X36Y44         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.065     1.652    clk_gen/count2[5]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.767 r  clk_gen/count2next_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.767    clk_gen/p_1_in[5]
    SLICE_X37Y44         FDRE                                         r  clk_gen/count2next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X37Y44         FDRE                                         r  clk_gen/count2next_reg[5]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.564    clk_gen/count2next_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clk_gen/count2next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X37Y45         FDRE                                         r  clk_gen/count2next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2next_reg[9]/Q
                         net (fo=1, routed)           0.176     1.764    clk_gen/count2next[9]
    SLICE_X36Y44         FDRE                                         r  clk_gen/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X36Y44         FDRE                                         r  clk_gen/count2_reg[9]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.076     1.538    clk_gen/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clk_gen/count2next_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X37Y47         FDRE                                         r  clk_gen/count2next_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2next_reg[19]/Q
                         net (fo=1, routed)           0.170     1.758    clk_gen/count2next[19]
    SLICE_X36Y47         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X36Y47         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.070     1.530    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clk_gen/count2next_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X37Y45         FDRE                                         r  clk_gen/count2next_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2next_reg[12]/Q
                         net (fo=1, routed)           0.161     1.748    clk_gen/count2next[12]
    SLICE_X38Y45         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X38Y45         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.052     1.514    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.292ns (81.779%)  route 0.065ns (18.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X36Y44         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.065     1.652    clk_gen/count2[5]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.803 r  clk_gen/count2next_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    clk_gen/p_1_in[6]
    SLICE_X37Y44         FDRE                                         r  clk_gen/count2next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X37Y44         FDRE                                         r  clk_gen/count2next_reg[6]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.564    clk_gen/count2next_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hs_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  hs_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_gen/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_gen/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_gen/count2_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_gen/count2_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   clk_gen/count2next_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   clk_gen/count2next_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   clk_gen/count2next_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_gen/count2_reg[11]/C



