

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c31c93721e023652a20c610afeebf46a  /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG > _cuobjdump_complete_output_6lqNRn"
Parsing file _cuobjdump_complete_output_6lqNRn
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x406eac, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43293_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43423_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43956_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44098_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cedbeg"
Running: cat _ptx_cedbeg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1etLF8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1etLF8 --output-file  /dev/null 2> _ptx_cedbeginfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cedbeg _ptx2_1etLF8 _ptx_cedbeginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x406e1c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x406d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x406cfc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x406c6c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x406bdc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x406b3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x406a4e, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x637e60; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638160; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638164; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638168; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63816c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638170; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638174; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638178; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638180; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x406c6c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 76800 (ipc=153.6) sim_rate=76800 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:45:34 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 222016 (ipc=111.0) sim_rate=111008 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:45:35 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(12,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 360672 (ipc=80.1) sim_rate=120224 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:45:36 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(10,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 645568 (ipc=107.6) sim_rate=161392 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:45:37 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(9,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(10,4,0) tid=(7,3,1)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(12,2,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1021696 (ipc=146.0) sim_rate=204339 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:45:38 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(8,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1398688 (ipc=174.8) sim_rate=233114 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:45:39 2019
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,3,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8806,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8807,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,7,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8873,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8884,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8902,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8903,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8914,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8915,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8927,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8928,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8938,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8938,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8938,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8939,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8939,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8939,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8944,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8944,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8945,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8945,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8951,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8956,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8957,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8969,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8970,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8980,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8992,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8993,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8998,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8999,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1648384 (ipc=183.2) sim_rate=235483 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:45:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9016,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9016,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9017,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9017,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9024,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9025,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9030,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9031,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9034,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9034,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9035,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9035,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9040,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9041,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9046,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9047,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9064,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9065,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9082,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9083,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9088,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9089,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9094,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9094,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9095,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9095,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9106,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9107,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9112,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9113,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9118,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9119,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,9,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9124,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9124,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9125,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9125,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9130,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9131,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9136,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9137,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9142,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9143,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9149,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9150,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9160,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9161,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (9166,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9166,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9167,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(9167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9172,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9172,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9173,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9173,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9173,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9174,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (9179,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(9180,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9184,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9185,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9190,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9190,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9191,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9191,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (9196,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (9196,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(9197,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(9197,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9208,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9209,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9216,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9217,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9217,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9218,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9224,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9225,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9235,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9236,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9252,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9252,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9253,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9253,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9258,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9259,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9264,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9265,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9270,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (9270,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9271,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(9271,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9276,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9276,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9277,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9277,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9288,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9289,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9294,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9294,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9295,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9295,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9295,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9296,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9300,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9300,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (9300,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9301,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(9301,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9301,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (9312,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(9313,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (9313,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(9314,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (9328,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(9329,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (9332,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(9333,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9333,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9334,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (9366,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(9367,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,4,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (9374,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(9375,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9382,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9383,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9384,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9385,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9400,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9401,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9406,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9407,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9413,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9414,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9430,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9431,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9451,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9452,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9474,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9475,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9475,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9476,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9478,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9479,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9490,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9491,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1831776 (ipc=192.8) sim_rate=228972 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:45:41 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9510,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9511,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (9533,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(9534,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9537,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9538,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (9547,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(9548,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (9549,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(9550,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (9591,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(9592,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9596,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9597,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(10,1,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9826,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9827,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9832,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9833,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9934,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9935,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9982,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9983,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1920192 (ipc=192.0) sim_rate=213354 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:45:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10007,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(10008,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10024,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(10025,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (10069,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(10070,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10361,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10362,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10399,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10400,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10467,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10468,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10470,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10471,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10673,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10674,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10676,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(10677,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10863,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10864,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10905,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10906,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10966,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10967,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (10988,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(10989,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10989,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(10990,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11007,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11008,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2056736 (ipc=178.8) sim_rate=205673 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:45:43 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,8,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (11934,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(11935,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(8,10,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12392,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12393,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2259392 (ipc=180.8) sim_rate=205399 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:45:44 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (12636,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(12637,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(9,7,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (12894,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(12895,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(13,7,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13182,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13183,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13241,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13242,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13278,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13279,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,9,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13299,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13300,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13302,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13303,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13327,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13328,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13373,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13374,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13397,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13398,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13399,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13400,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13473,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13474,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13480,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13481,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13490,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13491,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2690368 (ipc=199.3) sim_rate=224197 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:45:45 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,12,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13545,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13546,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13589,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13590,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13608,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13609,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13639,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13640,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13645,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13646,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13647,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13648,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13705,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13706,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13721,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13722,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(7,9,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13764,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13765,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13778,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13779,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13806,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13807,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13812,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13840,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13841,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13844,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13845,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13852,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13853,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13982,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13983,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (13992,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(13993,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 2879072 (ipc=205.6) sim_rate=221467 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:45:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14010,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14011,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14018,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14019,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(9,11,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14077,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14078,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14103,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14104,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14118,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14119,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14189,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14190,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (14215,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(14216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14277,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14278,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14335,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(14336,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14349,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14350,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(6,14,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14430,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14431,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14462,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14463,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14472,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14473,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3036992 (ipc=209.4) sim_rate=216928 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:45:47 2019
GPGPU-Sim uArch: Shader 10 finished CTA #6 (14683,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(14684,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,12,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14727,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14728,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14737,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14738,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14749,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14750,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14770,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14771,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14821,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14822,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (14872,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(14873,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3191680 (ipc=212.8) sim_rate=212778 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:45:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15003,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15004,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(11,9,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15085,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15086,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15110,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15111,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (15290,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(15291,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15322,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15323,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (15342,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(15343,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,8,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15392,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15393,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (15406,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(15407,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15468,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15469,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3336352 (ipc=215.2) sim_rate=208522 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:45:49 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15527,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15528,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15622,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15623,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15644,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15645,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(9,16,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (15732,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(15733,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (15765,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(15766,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (15818,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(15819,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15892,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15893,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15916,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15917,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15921,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15922,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15935,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15936,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15977,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15978,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15983,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15984,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15997,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15998,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(8,9,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16038,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16039,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16098,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16099,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16133,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16134,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (16151,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(16152,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16188,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16189,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16195,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16196,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16248,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16249,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16277,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16278,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16287,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16288,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (16311,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(16312,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(14,14,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (16319,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(16320,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16325,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(16326,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16374,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16375,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16422,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16423,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16423,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16424,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16467,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(16468,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16487,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(16488,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3643136 (ipc=220.8) sim_rate=214302 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:45:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #6 (16561,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(16562,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16648,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16649,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16664,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16665,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16763,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16764,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16766,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16767,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(10,20,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (16792,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(16793,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (16873,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(16874,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16884,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16885,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3732800 (ipc=219.6) sim_rate=207377 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:45:51 2019
GPGPU-Sim uArch: Shader 9 finished CTA #6 (17184,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(17185,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(10,15,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17335,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17336,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (17338,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(17339,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17378,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17379,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17576,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17577,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17625,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17626,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(11,19,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (17957,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(17958,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17999,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(18000,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3961440 (ipc=220.1) sim_rate=208496 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:45:52 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(13,17,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18278,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18279,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (18291,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(18292,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18292,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(18293,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18386,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18387,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18410,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18411,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (18424,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(18425,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18483,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18484,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,16,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (18489,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(18490,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4098464 (ipc=221.5) sim_rate=204923 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:45:53 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18564,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18565,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18609,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18610,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18642,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18675,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18676,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18717,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18717,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(18718,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18718,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (18751,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(18752,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(8,18,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (18922,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(18923,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4252704 (ipc=223.8) sim_rate=202509 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:45:54 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19052,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19053,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19053,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19054,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19103,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(19104,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(15,19,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19166,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(19167,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19188,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19189,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19216,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19217,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19237,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19238,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19256,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19257,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19348,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19349,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,17,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19382,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19383,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19401,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19402,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19442,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19443,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19449,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(19450,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19499,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19500,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 4436160 (ipc=227.5) sim_rate=201643 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:45:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19517,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19518,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19545,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19546,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,18,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19697,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(19698,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19768,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(19769,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19771,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(19772,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19819,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(19820,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (19822,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(19823,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19841,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(19842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19850,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(19851,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19958,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19959,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(12,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19968,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(19969,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4606720 (ipc=230.3) sim_rate=200292 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:45:56 2019
GPGPU-Sim uArch: Shader 4 finished CTA #6 (20024,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(20025,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20144,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20145,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20232,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20233,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20277,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20293,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(20294,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20310,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20311,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20415,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20416,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20421,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20422,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 4758272 (ipc=232.1) sim_rate=198261 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:45:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20523,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20524,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(11,18,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20698,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(20699,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (20713,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(20714,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20723,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20724,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20728,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20729,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20729,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20730,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (20855,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(20856,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20964,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20965,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21157,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(21158,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (21188,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(21189,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (21202,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(21203,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21235,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21236,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21289,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21290,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21301,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21302,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21305,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(21306,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21322,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21323,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21339,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21340,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(7,20,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21425,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21426,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21433,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21434,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21455,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21456,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 5028288 (ipc=233.9) sim_rate=201131 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:45:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21505,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21506,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21518,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21519,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21576,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21577,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21588,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21589,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21658,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21659,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21718,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(21719,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21780,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21781,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21878,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21879,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21921,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(21922,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (22006,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(22007,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22142,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(22143,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (22200,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(22201,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22216,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(22217,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22228,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(22229,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (22231,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(22232,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (22361,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(22362,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22441,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22442,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22447,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22448,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22490,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22491,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 5244320 (ipc=233.1) sim_rate=201704 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:45:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22641,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(22642,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22748,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22749,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22986,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22987,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23027,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23028,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23074,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23075,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(9,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (23163,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(23164,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23265,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23266,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23268,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23269,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23335,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23336,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23378,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23379,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23384,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23385,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23389,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23390,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(11,23,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 5496320 (ipc=233.9) sim_rate=203567 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:46:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #7 (23516,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(23517,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23556,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23557,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (23596,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(23597,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (23650,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(23651,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (23709,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(23710,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23732,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23733,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23752,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23753,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23786,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23787,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(10,23,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23950,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(23951,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24095,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(24096,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (24165,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(24166,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24259,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24260,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24267,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24268,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,22,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24432,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(24433,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 5752832 (ipc=234.8) sim_rate=205458 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:46:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24507,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(24508,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24510,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24511,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24558,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24559,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24588,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(24589,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24657,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24658,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24670,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24671,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24722,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24723,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24956,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24957,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24984,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(24985,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25043,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25044,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (25141,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(25142,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (25149,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(25150,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (25160,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(25161,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25175,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25176,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (25180,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(25181,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25222,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25223,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25276,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(25277,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25305,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25306,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(10,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25317,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(25318,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (25334,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(25335,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (25366,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(25367,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (25374,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(25375,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25437,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(25438,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25446,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(25447,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 6063680 (ipc=237.8) sim_rate=209092 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:46:02 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25503,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25504,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25510,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25511,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25572,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25573,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25576,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25577,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25599,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25600,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25601,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(25602,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25616,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25617,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25794,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25795,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25818,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25819,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26017,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26018,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26030,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26031,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26043,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26044,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (26045,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(26046,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26048,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(26049,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (26182,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(26183,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26279,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26280,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26283,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26284,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26289,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26290,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,27,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 6329888 (ipc=238.9) sim_rate=210996 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:46:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26611,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26612,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (26625,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(26626,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26666,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26667,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (26813,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(26814,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26855,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26856,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26862,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26863,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (26889,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(26890,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26937,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26938,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27020,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27021,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27090,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27091,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (27202,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(27203,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27209,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27210,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27280,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27281,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27282,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (27288,0), 7 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27462,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27483,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27491,0), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 6535360 (ipc=237.6) sim_rate=210818 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:46:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27503,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27506,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27614,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27658,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (27679,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27686,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27718,0), 7 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(9,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27987,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28074,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28078,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (28147,0), 7 CTAs running
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (28309,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28314,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (28341,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28367,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28399,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28417,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (28469,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 6764160 (ipc=237.3) sim_rate=211380 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:46:05 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28542,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28572,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28572,0), 6 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28629,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (28636,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (28729,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (28819,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28889,0), 4 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28967,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (28989,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29022,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29133,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29136,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29195,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29247,0), 4 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(9,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29348,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29374,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29471,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29475,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29499,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 7062592 (ipc=239.4) sim_rate=214017 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:46:06 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (29622,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (29628,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (29642,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (29680,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (29692,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (29701,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29714,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29720,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29749,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29766,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29776,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (29876,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29877,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29895,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29907,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (29919,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (29929,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (29936,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29941,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29962,0), 5 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30034,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30190,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (30196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30250,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (30328,0), 4 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30334,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30363,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (30417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30423,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30426,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (30432,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (30440,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (30472,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (30479,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (30488,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 7338368 (ipc=240.6) sim_rate=215834 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:46:07 2019
GPGPU-Sim uArch: Shader 13 finished CTA #6 (30602,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 1 finished CTA #6 (30619,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30653,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30715,0), 3 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,31,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30799,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30942,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31046,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31074,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31078,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31119,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31138,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (31198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31223,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31276,0), 1 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(13,31,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31354,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (31356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31416,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31423,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31432,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31438,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31444,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31485,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (31574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31608,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31633,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (31744,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31945,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31960,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32088,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #7 (32155,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (32157,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32216,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32247,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (32258,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (32426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32540,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33103,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 3.
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 33104
gpu_sim_insn = 7569408
gpu_ipc =     228.6554
gpu_tot_sim_cycle = 33104
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     228.6554
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 450
gpu_stall_icnt2sh    = 3274
gpu_total_sim_rate=222629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 121563
	L1I_total_cache_misses = 2779
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1056, Miss = 943, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 15038
	L1D_cache_core[1]: Access = 992, Miss = 903, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 18487
	L1D_cache_core[2]: Access = 1024, Miss = 921, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 13377
	L1D_cache_core[3]: Access = 1184, Miss = 1069, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 15481
	L1D_cache_core[4]: Access = 1024, Miss = 944, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 19077
	L1D_cache_core[5]: Access = 992, Miss = 914, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 19452
	L1D_cache_core[6]: Access = 1056, Miss = 955, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[7]: Access = 1120, Miss = 1013, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 15939
	L1D_cache_core[8]: Access = 1088, Miss = 973, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 16918
	L1D_cache_core[9]: Access = 1216, Miss = 1088, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 13194
	L1D_cache_core[10]: Access = 1184, Miss = 1066, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 12592
	L1D_cache_core[11]: Access = 1248, Miss = 1136, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 14653
	L1D_cache_core[12]: Access = 1024, Miss = 933, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 16910
	L1D_cache_core[13]: Access = 1024, Miss = 923, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 16443
	L1D_cache_core[14]: Access = 1152, Miss = 1027, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 12765
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 14808
	L1D_total_cache_miss_rate = 0.9038
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 233293
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 506
	L1C_total_cache_miss_rate = 0.0549
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 143140
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8710
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90153
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 118784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2779
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
924, 924, 1155, 1155, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 233293
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 233293
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:393678	W0_Idle:62755	W0_Scoreboard:257585	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 390 
averagemflatency = 223 
max_icnt2mem_latency = 196 
max_icnt2sh_latency = 33103 
mrq_lat_table:8260 	440 	211 	256 	769 	289 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7992 	8422 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10509 	3188 	995 	1752 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4217 	2997 	966 	42 	0 	0 	0 	0 	0 	102 	3329 	4753 	8 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      8179      7844     10578      9596     10113     10322     10961     11469     11343     11130     12081     12447     12932     13206     13205     14259 
dram[1]:      7366      9410      9859      9807     10138     10404     11016     11629      9997      9853     12228     12255     12777     13071     13976     14400 
dram[2]:      7453      9424      9646      9674     10326     10425     11094     10993     11148     11028     11925     12466     13208     13476     13874     13528 
dram[3]:      7506      9441      9488      9625     10404     10535     11136     11450     10194     10059     12264     12587     13016     13100     14148     14382 
dram[4]:      7540      9582      9722      9644     10147     10618     11182     11262     11503     11159     12310     12639     13147     13178     13869     13998 
dram[5]:      7471      9181      9510      9859     10258     10597     11207     11152     10025     10025     12343     12325     12758     13539     14238     14459 
average row accesses per activate:
dram[0]: 13.400000 22.000000 23.000000 24.666666  4.421052  4.666667  2.909091  3.046512  5.333333  3.047619  3.657143  2.723404  6.400000  3.200000  4.730769  3.593750 
dram[1]: 16.750000 32.000000 22.666666 32.000000 10.500000  8.400000  5.818182  3.368421  2.976744  3.657143  3.282051  3.459460  3.657143  3.121951  4.428571  3.459460 
dram[2]: 22.000000 32.000000 24.666666 23.333334  4.200000  3.384615  2.911111  2.560000  3.555556  5.818182  2.844445  3.878788  4.740741  8.000000  3.593750  4.357143 
dram[3]: 22.000000 32.000000 32.000000 22.666666  5.250000 11.000000  3.200000  5.333333  3.121951  3.459460  3.657143  3.282051  3.047619  4.129032  3.047619  4.428571 
dram[4]: 22.000000 32.000000 23.000000 25.333334  3.652174  4.400000  2.782609  3.095238  5.333333  3.282051  3.282051  2.415094  5.818182  3.459460  4.730769  3.562500 
dram[5]: 22.000000 21.666666 22.666666 32.000000 10.500000  6.285714  6.400000  3.200000  2.976744  3.282051  3.282051  3.459460  3.657143  3.200000  4.769231  3.368421 
average row locality = 10257/2376 = 4.316919
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         5        10        10        10        32        35        32        32        32        32        32        32        27        19 
dram[1]:         0         0         4         0        10        10        32        32        32        32        32        32        32        32        28        32 
dram[2]:         0         0        10         6        10        12        35        32        32        32        32        32        32        32        19        26 
dram[3]:         0         0         0         4        10        12        32        32        32        32        32        32        32        32        32        28 
dram[4]:         0         0         5        12        10        12        32        34        32        32        32        32        32        32        27        18 
dram[5]:         0         0         4         0        10        12        32        32        32        32        32        32        32        32        28        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        464       415       394       363       384       390       343       340       336       342       343       344       347       341       347       364
dram[1]:        451       428       398       428       385       385       332       339       337       343       345       339       347       337       345       335
dram[2]:        420       419       364       394       390       379       335       344       339       337       343       343       340       345       362       348
dram[3]:        420       426       428       400       384       374       342       334       343       339       340       342       339       345       336       345
dram[4]:        411       426       397       355       388       378       344       334       337       340       340       344       347       340       345       362
dram[5]:        421       423       399       430       381       378       332       340       344       344       343       338       345       339       343       335
maximum mf latency per bank:
dram[0]:        361       360       325       337       334       318       335       341       324       341       336       337       348       372       354       349
dram[1]:        342       317       315       301       390       315       343       341       332       360       335       345       340       326       332       341
dram[2]:        362       297       321       312       323       313       342       334       329       340       369       366       331       352       334       361
dram[3]:        319       306       326       315       315       315       318       335       362       340       334       369       356       339       329       316
dram[4]:        358       305       308       333       334       317       332       325       353       327       324       345       348       355       360       333
dram[5]:        357       311       319       339       341       341       332       334       339       344       348       376       354       326       332       355

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43696 n_nop=39486 n_act=404 n_pre=388 n_req=1709 n_rd=2738 n_write=680 bw_util=0.1564
n_activity=21218 dram_eff=0.3222
bk0: 134a 43186i bk1: 132a 43267i bk2: 128a 43260i bk3: 128a 43186i bk4: 148a 42855i bk5: 148a 42708i bk6: 192a 41585i bk7: 192a 41579i bk8: 192a 41889i bk9: 192a 41711i bk10: 192a 41629i bk11: 192a 41320i bk12: 192a 42065i bk13: 192a 41533i bk14: 192a 42024i bk15: 192a 41940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.178209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43696 n_nop=39530 n_act=384 n_pre=368 n_req=1707 n_rd=2734 n_write=680 bw_util=0.1563
n_activity=21186 dram_eff=0.3223
bk0: 134a 43181i bk1: 128a 43306i bk2: 128a 43248i bk3: 128a 43283i bk4: 148a 42986i bk5: 148a 42893i bk6: 192a 42275i bk7: 192a 41920i bk8: 192a 41697i bk9: 192a 41834i bk10: 192a 41589i bk11: 192a 41520i bk12: 192a 41425i bk13: 192a 41611i bk14: 192a 41757i bk15: 192a 41676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.178804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43696 n_nop=39510 n_act=391 n_pre=375 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1565
n_activity=20859 dram_eff=0.3279
bk0: 132a 43227i bk1: 128a 43293i bk2: 128a 43197i bk3: 128a 43258i bk4: 148a 42717i bk5: 152a 42568i bk6: 192a 41613i bk7: 192a 41283i bk8: 192a 41680i bk9: 192a 41887i bk10: 192a 41369i bk11: 192a 41521i bk12: 192a 41720i bk13: 192a 41919i bk14: 192a 42046i bk15: 192a 41925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.186882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43696 n_nop=39506 n_act=393 n_pre=377 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1565
n_activity=21003 dram_eff=0.3257
bk0: 132a 43220i bk1: 128a 43315i bk2: 128a 43356i bk3: 128a 43326i bk4: 148a 42839i bk5: 152a 42998i bk6: 192a 41764i bk7: 192a 41933i bk8: 192a 41766i bk9: 192a 41725i bk10: 192a 41762i bk11: 192a 41591i bk12: 192a 41507i bk13: 192a 41736i bk14: 192a 41569i bk15: 192a 41867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.19194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43696 n_nop=39464 n_act=414 n_pre=398 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1565
n_activity=21074 dram_eff=0.3246
bk0: 132a 43207i bk1: 128a 43291i bk2: 128a 43258i bk3: 128a 43168i bk4: 148a 42722i bk5: 152a 42587i bk6: 192a 41598i bk7: 192a 41682i bk8: 192a 41926i bk9: 192a 41608i bk10: 192a 41544i bk11: 192a 41079i bk12: 192a 41839i bk13: 192a 41568i bk14: 192a 42032i bk15: 192a 42017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.174478
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43696 n_nop=39510 n_act=390 n_pre=374 n_req=1711 n_rd=2738 n_write=684 bw_util=0.1566
n_activity=21194 dram_eff=0.3229
bk0: 132a 43193i bk1: 130a 43281i bk2: 128a 43247i bk3: 128a 43359i bk4: 148a 43041i bk5: 152a 42851i bk6: 192a 42305i bk7: 192a 41779i bk8: 192a 41592i bk9: 192a 41466i bk10: 192a 41578i bk11: 192a 41590i bk12: 192a 41810i bk13: 192a 41590i bk14: 192a 41982i bk15: 192a 41639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.176263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 132
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 198
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 166
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 44
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 853
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8998
	minimum = 6
	maximum = 111
Network latency average = 11.5459
	minimum = 6
	maximum = 98
Slowest packet = 4559
Flit latency average = 10.3741
	minimum = 6
	maximum = 94
Slowest flit = 13911
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0372317
	minimum = 0.0304797 (at node 1)
	maximum = 0.0425628 (at node 15)
Accepted packet rate average = 0.0372317
	minimum = 0.0304797 (at node 1)
	maximum = 0.0425628 (at node 15)
Injected flit rate average = 0.111628
	minimum = 0.090412 (at node 1)
	maximum = 0.129501 (at node 15)
Accepted flit rate average= 0.111628
	minimum = 0.0923453 (at node 1)
	maximum = 0.12497 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8998 (1 samples)
	minimum = 6 (1 samples)
	maximum = 111 (1 samples)
Network latency average = 11.5459 (1 samples)
	minimum = 6 (1 samples)
	maximum = 98 (1 samples)
Flit latency average = 10.3741 (1 samples)
	minimum = 6 (1 samples)
	maximum = 94 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0372317 (1 samples)
	minimum = 0.0304797 (1 samples)
	maximum = 0.0425628 (1 samples)
Accepted packet rate average = 0.0372317 (1 samples)
	minimum = 0.0304797 (1 samples)
	maximum = 0.0425628 (1 samples)
Injected flit rate average = 0.111628 (1 samples)
	minimum = 0.090412 (1 samples)
	maximum = 0.129501 (1 samples)
Accepted flit rate average = 0.111628 (1 samples)
	minimum = 0.0923453 (1 samples)
	maximum = 0.12497 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 222629 (inst/sec)
gpgpu_simulation_rate = 973 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
33784.449219
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
