# Round-Robin Arbiter (4-Input) â€“ Verilog Implementation

This repository contains the Verilog source code, testbench, and waveform analysis for a 4-input **Round-Robin Arbiter (Fixed Time Slices)**. The design ensures fair arbitration among competing requests by granting access in a rotating priority order.

## ğŸ”§ Features

* **4 request inputs** (`REQ[3:0]`)
* **4 grant outputs** (`GNT[3:0]`)
* Clock and reset based FSM
* Implements fair round-robin arbitration logic
* Supports multiple simultaneous requests

## ğŸ§  How It Works

The arbiter maintains a pointer to the last granted request. On every clock edge (when reset is low), it checks the request lines starting from the next request cyclically. The grant is given to the first asserted request in this order.

Example behavior with all requests active:

```
Cycle:      0   1   2   3   4
REQ:       1111 1111 1111 1111 1111
GNT:       0001 0010 0100 1000 0001
```

## ğŸ“ Repository Structure

```
.
â”œâ”€â”€ src/
â”‚   â””â”€â”€ arbiter.v         # RTL Verilog code
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ arbiter_tb.v      # Testbench code
â”œâ”€â”€ output/
â”‚   â””â”€â”€ waveform.png      # Sample waveform screenshot
â”œâ”€â”€ yosys/
â”‚   â””â”€â”€ synth.ys          # Yosys synthesis script
â””â”€â”€ edaplayground_link.txt # Link to public simulation
â””â”€â”€ README.md             # This file
```

## ğŸ›  Tools Used

* [EDA Playground](https://www.edaplayground.com) â€“ Functional simulation (Icarus Verilog)
* [Yosys](https://yosyshq.net/yosys/) â€“ Synthesis and RTL analysis

## ğŸš€ Getting Started

### Simulation (EDA Playground)

> You can view and simulate the design here:
> ğŸ”— [EDA Playground Link](https://www.edaplayground.com/x/9Jdd)


## ğŸ“Œ License

This project is licensed under the MIT License â€” feel free to use, modify, and distribute.

## ğŸ¤ Contributing

Pull requests are welcome. For major changes, please open an issue first to discuss what you would like to change.

---

*Created with â¤ï¸ by Krishna Chaithanya Therala*
