# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/FA.v" \
"../../../../project_1.srcs/sources_1/new/sum_16A.v" \
"../../../../project_1.srcs/sources_1/new/sum_16B.v" \
"../../../../project_1.srcs/sources_1/new/sum_4B.v" \
"../../../../project_1.srcs/sim_1/new/simulare_16.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
