Running: C:\Xilinx_ISE_14.7\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/012877915/Desktop/Lab2.3/Lab2.3/ALU_TestPlus_isim_beh.exe -prj C:/Users/012877915/Desktop/Lab2.3/Lab2.3/ALU_TestPlus_beh.prj work.ALU_TestPlus work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/012877915/Desktop/Lab2.3/Lab2.3/../../Lab2/ALU.v" into library work
Analyzing Verilog file "C:/Users/012877915/Desktop/Lab2.3/Lab2.3/ALU_Control.v" into library work
Analyzing Verilog file "C:/Users/012877915/Desktop/Lab2.3/Lab2.3/ALU_TestPlus.v" into library work
Analyzing Verilog file "C:/Xilinx_ISE_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104996 KB
Fuse CPU Usage: 295 ms
Compiling module ALU
Compiling module ALU_Control
Compiling module ALU_TestPlus
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/012877915/Desktop/Lab2.3/Lab2.3/ALU_TestPlus_isim_beh.exe
Fuse Memory Usage: 109588 KB
Fuse CPU Usage: 343 ms
