Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Apr 17 13:57:10 2025
| Host         : DESKTOP-RAAJ13S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           15 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             134 |           39 |
| Yes          | No                    | No                     |              37 |           13 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG |                                            | debounce_reset/signal_o                  |                3 |              4 |         1.33 |
|  clk_100MHz_IBUF_BUFG | pixel_gen_inst/slow_cnt[22]_i_1_n_0        |                                          |                1 |              6 |         6.00 |
|  clk_100MHz_IBUF_BUFG | vga_controller_inst/rgb_reg                |                                          |                2 |              6 |         3.00 |
|  clk_100MHz_IBUF_BUFG | vga_controller_inst/rgb_reg                | vga_controller_inst/v_count_reg_reg[6]_0 |                2 |              6 |         3.00 |
|  clk_100MHz_IBUF_BUFG | debounce_up/signal_o_reg_0[0]              |                                          |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG | debounce_up/E[0]                           |                                          |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG | vga_controller_inst/w_video_on             |                                          |                4 |              9 |         2.25 |
|  clk_100MHz_IBUF_BUFG | vga_controller_inst/h_count_reg[9]_i_1_n_0 | debounce_reset/signal_o                  |                4 |             10 |         2.50 |
|  clk_100MHz_IBUF_BUFG | vga_controller_inst/v_count_reg[9]_i_1_n_0 | debounce_reset/signal_o                  |                3 |             10 |         3.33 |
|  clk_100MHz_IBUF_BUFG |                                            | debounce_up/timer[0]_i_1__0_n_0          |                5 |             17 |         3.40 |
|  clk_100MHz_IBUF_BUFG |                                            | debounce_down/timer[0]_i_1__1_n_0        |                5 |             17 |         3.40 |
|  clk_100MHz_IBUF_BUFG |                                            | debounce_left/timer[0]_i_1__3_n_0        |                5 |             17 |         3.40 |
|  clk_100MHz_IBUF_BUFG |                                            | debounce_reset/timer[0]_i_1_n_0          |                5 |             17 |         3.40 |
|  clk_100MHz_IBUF_BUFG |                                            | debounce_right/timer[0]_i_1__2_n_0       |                5 |             17 |         3.40 |
|  clk_100MHz_IBUF_BUFG |                                            | pixel_gen_inst/slow_cnt[22]_i_1_n_0      |                6 |             22 |         3.67 |
|  clk_100MHz_IBUF_BUFG |                                            | led_state                                |                8 |             27 |         3.38 |
|  clk_100MHz_IBUF_BUFG |                                            |                                          |               15 |             45 |         3.00 |
+-----------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+


