Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 19 13:24:39 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.264        0.000                      0                   92        0.065        0.000                      0                   92        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.264        0.000                      0                   10        0.243        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0        9.590        0.000                      0                   82        0.065        0.000                      0                   82       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.897ns (33.135%)  route 1.810ns (66.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  count_reg[2]/Q
                         net (fo=5, routed)           0.831     6.483    count_reg_n_0_[2]
    SLICE_X1Y60          LUT6 (Prop_lut6_I4_O)        0.295     6.778 r  count[9]_i_2/O
                         net (fo=4, routed)           0.979     7.757    count[9]_i_2_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     7.881 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.881    plusOp__1[8]
    SLICE_X1Y59          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.031    15.144    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.923ns (33.771%)  route 1.810ns (66.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  count_reg[2]/Q
                         net (fo=5, routed)           0.831     6.483    count_reg_n_0_[2]
    SLICE_X1Y60          LUT6 (Prop_lut6_I4_O)        0.295     6.778 r  count[9]_i_2/O
                         net (fo=4, routed)           0.979     7.757    count[9]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I1_O)        0.150     7.907 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.907    plusOp__1[9]
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.075    15.188    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.897ns (38.208%)  route 1.451ns (61.792%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  count_reg[2]/Q
                         net (fo=5, routed)           0.831     6.483    count_reg_n_0_[2]
    SLICE_X1Y60          LUT6 (Prop_lut6_I4_O)        0.295     6.778 r  count[9]_i_2/O
                         net (fo=4, routed)           0.619     7.397    count[9]_i_2_n_0
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.521 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.521    plusOp__1[6]
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.029    15.142    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.673ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.891ns (38.050%)  route 1.451ns (61.950%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  count_reg[2]/Q
                         net (fo=5, routed)           0.831     6.483    count_reg_n_0_[2]
    SLICE_X1Y60          LUT6 (Prop_lut6_I4_O)        0.295     6.778 r  count[9]_i_2/O
                         net (fo=4, routed)           0.619     7.397    count[9]_i_2_n_0
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.118     7.515 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.515    plusOp__1[7]
    SLICE_X1Y59          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.075    15.188    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.673    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.642ns (31.482%)  route 1.397ns (68.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  count_reg[1]/Q
                         net (fo=6, routed)           1.397     7.089    count_reg_n_0_[1]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.213 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.213    plusOp__1[1]
    SLICE_X2Y60          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.298    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)        0.077    15.215    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.668ns (32.344%)  route 1.397ns (67.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  count_reg[1]/Q
                         net (fo=6, routed)           1.397     7.089    count_reg_n_0_[1]
    SLICE_X2Y60          LUT3 (Prop_lut3_I1_O)        0.150     7.239 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.239    plusOp__1[2]
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.298    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)        0.118    15.256    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.773ns (48.185%)  route 0.831ns (51.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  count_reg[2]/Q
                         net (fo=5, routed)           0.831     6.483    count_reg_n_0_[2]
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.295     6.778 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.778    plusOp__1[3]
    SLICE_X1Y60          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.029    15.142    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.773ns (48.126%)  route 0.833ns (51.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  count_reg[2]/Q
                         net (fo=5, routed)           0.833     6.485    count_reg_n_0_[2]
    SLICE_X1Y60          LUT6 (Prop_lut6_I3_O)        0.295     6.780 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.780    plusOp__1[5]
    SLICE_X1Y60          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.031    15.144    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.801ns (49.074%)  route 0.831ns (50.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  count_reg[2]/Q
                         net (fo=5, routed)           0.831     6.483    count_reg_n_0_[2]
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.323     6.806 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.806    plusOp__1[4]
    SLICE_X1Y60          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.075    15.188    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.698%)  route 0.676ns (51.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     5.691 f  count_reg[0]/Q
                         net (fo=7, routed)           0.676     6.368    count_reg_n_0_[0]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     6.492 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.492    plusOp__1[0]
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.298    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)        0.081    15.219    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  8.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[6]/Q
                         net (fo=4, routed)           0.167     1.812    count_reg_n_0_[6]
    SLICE_X1Y59          LUT3 (Prop_lut3_I1_O)        0.042     1.854 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    plusOp__1[7]
    SLICE_X1Y59          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.019    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.107     1.610    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.814    count_reg_n_0_[6]
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.043     1.857 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.857    plusOp__1[9]
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.019    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.107     1.610    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.017%)  route 0.166ns (43.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  count_reg[0]/Q
                         net (fo=7, routed)           0.166     1.833    count_reg_n_0_[0]
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.048     1.881 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.881    plusOp__1[4]
    SLICE_X1Y60          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.107     1.625    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[6]/Q
                         net (fo=4, routed)           0.167     1.812    count_reg_n_0_[6]
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    plusOp__1[6]
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.019    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.091     1.594    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.814    count_reg_n_0_[6]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.859 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.859    plusOp__1[8]
    SLICE_X1Y59          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.019    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.092     1.595    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[3]/Q
                         net (fo=4, routed)           0.170     1.814    count_reg_n_0_[3]
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    plusOp__1[5]
    SLICE_X1Y60          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.092     1.594    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.666%)  route 0.166ns (44.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  count_reg[0]/Q
                         net (fo=7, routed)           0.166     1.833    count_reg_n_0_[0]
    SLICE_X1Y60          LUT4 (Prop_lut4_I1_O)        0.045     1.878 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    plusOp__1[3]
    SLICE_X1Y60          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.091     1.609    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.822%)  route 0.182ns (42.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.148     1.650 r  count_reg[2]/Q
                         net (fo=5, routed)           0.182     1.832    count_reg_n_0_[2]
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.101     1.933 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.933    plusOp__1[2]
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.131     1.633    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 f  count_reg[0]/Q
                         net (fo=7, routed)           0.244     1.911    count_reg_n_0_[0]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.045     1.956 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    plusOp__1[0]
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121     1.623    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.899%)  route 0.246ns (54.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  count_reg[0]/Q
                         net (fo=7, routed)           0.246     1.913    count_reg_n_0_[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    plusOp__1[1]
    SLICE_X2Y60          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120     1.622    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y60      count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y60      count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y60      count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y60      count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y60      count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y60      count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y59      count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y59      count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y60      count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y60      count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y60      count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y60      count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y60      count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.110ns  (logic 9.031ns (59.770%)  route 6.079ns (40.230%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.624     5.177    vga_driver/CLK
    SLICE_X4Y50          FDRE                                         r  vga_driver/pixel_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  vga_driver/pixel_col_reg[5]/Q
                         net (fo=8, routed)           1.349     6.982    add_bb/leqOp_inferred__5/i__carry__0_2[4]
    SLICE_X7Y52          LUT4 (Prop_lut4_I1_O)        0.124     7.106 r  add_bb/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     7.106    add_bb/i__carry_i_6__3_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.504 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.504    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.661 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.134     8.795    vga_driver/multOp_0[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.355     9.150 r  vga_driver/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     9.150    add_bb/multOp_0[0]
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.621 r  add_bb/_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.621    add_bb/_inferred__10/i__carry_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.738 r  add_bb/_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.738    add_bb/_inferred__10/i__carry__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.061 r  add_bb/_inferred__10/i__carry__1/O[1]
                         net (fo=2, routed)           0.732    10.793    add_bb/_inferred__10/i__carry__1_n_6
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.011 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.013    add_bb/multOp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.531 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    17.667    add_bb/plusOp_n_99
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.791 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    17.791    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.323 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.323    add_bb/ltOp_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.437 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.895    19.332    add_bb/ltOp
    SLICE_X12Y52         LUT3 (Prop_lut3_I1_O)        0.124    19.456 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.831    20.287    vga_driver/green_out_reg[3]_0
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.436    29.748    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.006    
                         clock uncertainty           -0.084    29.922    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.045    29.877    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.877    
                         arrival time                         -20.287    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.604ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.110ns  (logic 9.031ns (59.770%)  route 6.079ns (40.230%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.748 - 24.938 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.624     5.177    vga_driver/CLK
    SLICE_X4Y50          FDRE                                         r  vga_driver/pixel_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  vga_driver/pixel_col_reg[5]/Q
                         net (fo=8, routed)           1.349     6.982    add_bb/leqOp_inferred__5/i__carry__0_2[4]
    SLICE_X7Y52          LUT4 (Prop_lut4_I1_O)        0.124     7.106 r  add_bb/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     7.106    add_bb/i__carry_i_6__3_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.504 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.504    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.661 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.134     8.795    vga_driver/multOp_0[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.355     9.150 r  vga_driver/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     9.150    add_bb/multOp_0[0]
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.621 r  add_bb/_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.621    add_bb/_inferred__10/i__carry_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.738 r  add_bb/_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.738    add_bb/_inferred__10/i__carry__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.061 r  add_bb/_inferred__10/i__carry__1/O[1]
                         net (fo=2, routed)           0.732    10.793    add_bb/_inferred__10/i__carry__1_n_6
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.011 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.013    add_bb/multOp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.531 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    17.667    add_bb/plusOp_n_99
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.791 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    17.791    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.323 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.323    add_bb/ltOp_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.437 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.895    19.332    add_bb/ltOp
    SLICE_X12Y52         LUT3 (Prop_lut3_I1_O)        0.124    19.456 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.831    20.287    vga_driver/green_out_reg[3]_0
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.436    29.748    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.257    30.006    
                         clock uncertainty           -0.084    29.922    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.031    29.891    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.891    
                         arrival time                         -20.287    
  -------------------------------------------------------------------
                         slack                                  9.604    

Slack (MET) :             19.454ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524    29.415    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.454    

Slack (MET) :             19.454ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524    29.415    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.454    

Slack (MET) :             19.454ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524    29.415    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.454    

Slack (MET) :             19.454ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524    29.415    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.454    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X9Y49          FDRE (Setup_fdre_C_R)       -0.429    29.510    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X9Y49          FDRE (Setup_fdre_C_R)       -0.429    29.510    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X9Y49          FDRE (Setup_fdre_C_R)       -0.429    29.510    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.828ns (17.354%)  route 3.943ns (82.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.636     5.190    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.740     7.386    vga_driver/h_cnt_reg[9]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     7.510 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.804     8.313    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.919     9.356    vga_driver/eqOp
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.481     9.961    vga_driver/v_cnt0
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X9Y49          FDRE (Setup_fdre_C_R)       -0.429    29.510    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.013%)  route 0.262ns (64.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.262     1.885    vga_driver/v_cnt_reg[2]
    SLICE_X9Y50          FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.834     1.995    vga_driver/CLK
    SLICE_X9Y50          FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     1.820    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.338%)  route 0.233ns (52.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.565     1.480    vga_driver/CLK
    SLICE_X8Y50          FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.233     1.877    vga_driver/v_cnt_reg[0]
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.922 r  vga_driver/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    vga_driver/plusOp__0[1]
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.844    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.206%)  route 0.282ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.610 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.282     1.893    vga_driver/v_cnt_reg[3]
    SLICE_X9Y50          FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.834     1.995    vga_driver/CLK
    SLICE_X9Y50          FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.018     1.768    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.254ns (48.633%)  route 0.268ns (51.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.646 f  vga_driver/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.201     1.848    vga_driver/v_cnt_reg[4]
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.067     1.960    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.005    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.834     1.995    vga_driver/CLK
    SLICE_X8Y50          FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.120     1.870    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.086     1.710    vga_driver/v_cnt_reg[5]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.755 r  vga_driver/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vga_driver/plusOp__0[6]
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.616    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.638%)  route 0.309ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.309     1.956    vga_driver/v_cnt_reg[10]
    SLICE_X10Y52         FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.834     1.995    vga_driver/CLK
    SLICE_X10Y52         FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.059     1.809    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.099     1.723    vga_driver/v_cnt_reg[7]
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.768    vga_driver/plusOp__0[9]
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.616    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.007%)  route 0.362ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.594     1.509    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=9, routed)           0.362     2.013    vga_driver/h_cnt_reg[7]
    SLICE_X4Y50          FDRE                                         r  vga_driver/pixel_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.863     2.023    vga_driver/CLK
    SLICE_X4Y50          FDRE                                         r  vga_driver/pixel_col_reg[7]/C
                         clock pessimism             -0.245     1.778    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.072     1.850    vga_driver/pixel_col_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X9Y49          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.122     1.745    vga_driver/v_cnt_reg[2]
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.048     1.793 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X8Y49          FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.133     1.628    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.153%)  route 0.398ns (73.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.594     1.509    vga_driver/CLK
    SLICE_X4Y49          FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.398     2.049    vga_driver/h_cnt_reg[10]
    SLICE_X5Y52          FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.863     2.023    vga_driver/CLK
    SLICE_X5Y52          FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.245     1.778    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.070     1.848    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y62     vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y62     vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y48      vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y49      vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y48      vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y49      vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y48      vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y48      vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y49      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y49      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y62     vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y49      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y49      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y48      vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 3.325ns (38.159%)  route 5.389ns (61.841%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.759     1.387    adc/R[5]
    SLICE_X1Y55          LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  adc/geqOp_carry_i_19/O
                         net (fo=1, routed)           0.000     1.511    adc/geqOp_carry_i_19_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.061 r  adc/geqOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.061    adc/geqOp_carry_i_11_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.395 r  adc/geqOp_carry_i_10/O[1]
                         net (fo=15, routed)          1.504     3.899    add_bb/O[1]
    SLICE_X4Y51          LUT4 (Prop_lut4_I0_O)        0.329     4.228 f  add_bb/i__carry_i_10/O
                         net (fo=2, routed)           1.105     5.333    add_bb/i__carry_i_10_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.326     5.659 r  add_bb/i__carry_i_2__2/O
                         net (fo=1, routed)           0.495     6.153    add_bb/i__carry_i_2__2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.551 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.708 f  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           1.074     7.783    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.329     8.112 f  add_bb/ball_y_motion[10]_i_4/O
                         net (fo=2, routed)           0.452     8.564    add_bb/ball_y_motion[10]_i_4_n_0
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.714 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     8.714    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.688ns  (logic 3.299ns (37.974%)  route 5.389ns (62.026%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.759     1.387    adc/R[5]
    SLICE_X1Y55          LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  adc/geqOp_carry_i_19/O
                         net (fo=1, routed)           0.000     1.511    adc/geqOp_carry_i_19_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.061 r  adc/geqOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.061    adc/geqOp_carry_i_11_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.395 r  adc/geqOp_carry_i_10/O[1]
                         net (fo=15, routed)          1.504     3.899    add_bb/O[1]
    SLICE_X4Y51          LUT4 (Prop_lut4_I0_O)        0.329     4.228 f  add_bb/i__carry_i_10/O
                         net (fo=2, routed)           1.105     5.333    add_bb/i__carry_i_10_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.326     5.659 r  add_bb/i__carry_i_2__2/O
                         net (fo=1, routed)           0.495     6.153    add_bb/i__carry_i_2__2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.551 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.708 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           1.074     7.783    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.329     8.112 r  add_bb/ball_y_motion[10]_i_4/O
                         net (fo=2, routed)           0.452     8.564    add_bb/ball_y_motion[10]_i_4_n_0
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.688 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     8.688    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 1.791ns (36.550%)  route 3.109ns (63.450%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[4]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  add_bb/ball_y_reg[4]/Q
                         net (fo=10, routed)          1.309     1.827    add_bb/Q[3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.951 r  add_bb/ball_y[2]_i_3/O
                         net (fo=1, routed)           0.000     1.951    add_bb/ball_y[2]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.349 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.349    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.463 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.797 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.839     3.636    add_bb/p_0_in0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.303     3.939 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.961     4.900    add_bb/ball_y[10]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  add_bb/ball_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 1.791ns (36.550%)  route 3.109ns (63.450%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[4]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  add_bb/ball_y_reg[4]/Q
                         net (fo=10, routed)          1.309     1.827    add_bb/Q[3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.951 r  add_bb/ball_y[2]_i_3/O
                         net (fo=1, routed)           0.000     1.951    add_bb/ball_y[2]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.349 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.349    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.463 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.797 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.839     3.636    add_bb/p_0_in0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.303     3.939 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.961     4.900    add_bb/ball_y[10]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  add_bb/ball_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.596ns  (logic 1.791ns (38.967%)  route 2.805ns (61.033%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[4]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  add_bb/ball_y_reg[4]/Q
                         net (fo=10, routed)          1.309     1.827    add_bb/Q[3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.951 r  add_bb/ball_y[2]_i_3/O
                         net (fo=1, routed)           0.000     1.951    add_bb/ball_y[2]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.349 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.349    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.463 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.797 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.839     3.636    add_bb/p_0_in0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.303     3.939 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.657     4.596    add_bb/ball_y[10]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  add_bb/ball_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.596ns  (logic 1.791ns (38.967%)  route 2.805ns (61.033%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[4]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  add_bb/ball_y_reg[4]/Q
                         net (fo=10, routed)          1.309     1.827    add_bb/Q[3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.951 r  add_bb/ball_y[2]_i_3/O
                         net (fo=1, routed)           0.000     1.951    add_bb/ball_y[2]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.349 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.349    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.463 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.797 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.839     3.636    add_bb/p_0_in0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.303     3.939 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.657     4.596    add_bb/ball_y[10]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  add_bb/ball_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/game_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.497ns  (logic 1.286ns (28.599%)  route 3.211ns (71.401%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[8]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.478     0.478 f  add_bb/ball_y_reg[8]/Q
                         net (fo=10, routed)          1.503     1.981    add_bb/Q[7]
    SLICE_X12Y52         LUT5 (Prop_lut5_I3_O)        0.327     2.308 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.469     2.777    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.328     3.105 f  add_bb/ball_y_motion[10]_i_3/O
                         net (fo=3, routed)           0.856     3.961    add_bb/game_on1_out
    SLICE_X12Y52         LUT3 (Prop_lut3_I0_O)        0.153     4.114 r  add_bb/game_on_i_1/O
                         net (fo=1, routed)           0.382     4.497    add_bb/game_on_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  add_bb/game_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.449ns  (logic 1.791ns (40.258%)  route 2.658ns (59.742%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[4]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  add_bb/ball_y_reg[4]/Q
                         net (fo=10, routed)          1.309     1.827    add_bb/Q[3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.951 r  add_bb/ball_y[2]_i_3/O
                         net (fo=1, routed)           0.000     1.951    add_bb/ball_y[2]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.349 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.349    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.463 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.797 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.839     3.636    add_bb/p_0_in0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.303     3.939 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.509     4.449    add_bb/ball_y[10]_i_1_n_0
    SLICE_X11Y52         FDRE                                         r  add_bb/ball_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.139ns  (logic 1.817ns (43.905%)  route 2.322ns (56.095%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[4]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  add_bb/ball_y_reg[4]/Q
                         net (fo=10, routed)          1.309     1.827    add_bb/Q[3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.951 r  add_bb/ball_y[2]_i_3/O
                         net (fo=1, routed)           0.000     1.951    add_bb/ball_y[2]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.349 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.349    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.463 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.797 f  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           1.012     3.810    add_bb/p_0_in0
    SLICE_X12Y51         LUT2 (Prop_lut2_I1_O)        0.329     4.139 r  add_bb/ball_y[5]_i_1/O
                         net (fo=1, routed)           0.000     4.139    add_bb/ball_y[5]_i_1_n_0
    SLICE_X12Y51         FDSE                                         r  add_bb/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.131ns  (logic 1.819ns (44.038%)  route 2.312ns (55.962%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[4]/C
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  add_bb/ball_y_reg[4]/Q
                         net (fo=10, routed)          1.309     1.827    add_bb/Q[3]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.951 r  add_bb/ball_y[2]_i_3/O
                         net (fo=1, routed)           0.000     1.951    add_bb/ball_y[2]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.349 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.349    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.463 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.463    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.797 f  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           1.002     3.800    add_bb/p_0_in0
    SLICE_X12Y51         LUT2 (Prop_lut2_I1_O)        0.331     4.131 r  add_bb/ball_y[8]_i_2/O
                         net (fo=1, routed)           0.000     4.131    add_bb/ball_y[8]_i_2_n_0
    SLICE_X12Y51         FDSE                                         r  add_bb/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/pdata2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.195ns (66.595%)  route 0.098ns (33.405%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  adc/pdata2_reg[10]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[10]/Q
                         net (fo=2, routed)           0.098     0.293    adc/pdata2[10]
    SLICE_X1Y57          FDRE                                         r  adc/data_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.218ns (66.487%)  route 0.110ns (33.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  adc/pdata2_reg[8]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  adc/pdata2_reg[8]/Q
                         net (fo=2, routed)           0.110     0.328    adc/pdata2[8]
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.195ns (58.747%)  route 0.137ns (41.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  adc/pdata2_reg[11]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[11]/Q
                         net (fo=1, routed)           0.137     0.332    adc/pdata2[11]
    SLICE_X1Y57          FDRE                                         r  adc/data_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.195ns (55.443%)  route 0.157ns (44.557%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  adc/pdata2_reg[0]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[0]/Q
                         net (fo=1, routed)           0.157     0.352    adc/pdata2_reg_n_0_[0]
    SLICE_X2Y58          SRL16E                                       r  adc/pdata2_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[1]/C
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/ball_x_reg[1]/Q
                         net (fo=11, routed)          0.168     0.309    add_bb/ball_x_reg[10]_1[0]
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  add_bb/ball_x[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    add_bb/ball_x[1]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  add_bb/ball_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[8]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/ball_x_reg[8]/Q
                         net (fo=13, routed)          0.079     0.243    add_bb/ball_x_reg[10]_1[7]
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.372 r  add_bb/ball_x_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.372    add_bb/ball_x_reg[9]_i_1_n_4
    SLICE_X6Y55          FDRE                                         r  add_bb/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.195ns (51.322%)  route 0.185ns (48.678%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  adc/pdata2_reg[10]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[10]/Q
                         net (fo=2, routed)           0.185     0.380    adc/pdata2[10]
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/ball_x_reg[4]/Q
                         net (fo=15, routed)          0.090     0.254    add_bb/ball_x_reg[10]_1[3]
    SLICE_X6Y54          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.383 r  add_bb/ball_x_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.383    add_bb/ball_x_reg[5]_i_1_n_4
    SLICE_X6Y54          FDRE                                         r  add_bb/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[6]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/ball_x_reg[6]/Q
                         net (fo=16, routed)          0.091     0.255    add_bb/ball_x_reg[10]_1[5]
    SLICE_X6Y55          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.384 r  add_bb/ball_x_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.384    add_bb/ball_x_reg[9]_i_1_n_6
    SLICE_X6Y55          FDRE                                         r  add_bb/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_motion_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE                         0.000     0.000 r  add_bb/ball_x_motion_reg[10]/C
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_motion_reg[10]/Q
                         net (fo=11, routed)          0.202     0.343    add_bb/ball_x_motion_reg_n_0_[10]
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.045     0.388 r  add_bb/ball_x_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     0.388    add_bb/ball_x_motion[10]_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  add_bb/ball_x_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 4.017ns (47.905%)  route 4.368ns (52.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.624     5.177    vga_driver/CLK
    SLICE_X7Y51          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           4.368    10.002    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.561    13.563 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.563    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 4.078ns (50.867%)  route 3.939ns (49.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.553     5.106    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           3.939     9.564    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.560    13.124 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.124    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.076ns (51.835%)  route 3.787ns (48.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.553     5.106    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.787     9.412    lopt
    D8                   OBUF (Prop_obuf_I_O)         3.558    12.970 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.970    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 4.019ns (60.442%)  route 2.630ns (39.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.621     5.174    vga_driver/CLK
    SLICE_X5Y59          FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           2.630     8.261    lopt_2
    B12                  OBUF (Prop_obuf_I_O)         3.563    11.824 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.824    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 4.025ns (60.551%)  route 2.622ns (39.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.621     5.174    vga_driver/CLK
    SLICE_X4Y59          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           2.622     8.253    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569    11.821 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.821    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.405ns (66.160%)  route 0.718ns (33.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.590     1.505    vga_driver/CLK
    SLICE_X5Y59          FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.718     2.365    lopt_2
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.629 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.629    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.410ns (66.384%)  route 0.714ns (33.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.590     1.505    vga_driver/CLK
    SLICE_X4Y59          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.714     2.361    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.630 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.630    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.423ns (51.282%)  route 1.351ns (48.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.561     1.476    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.351     2.992    lopt
    D8                   OBUF (Prop_obuf_I_O)         1.259     4.251 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.251    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.833ns  (logic 1.425ns (50.293%)  route 1.408ns (49.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.561     1.476    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.408     3.049    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.261     4.309 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.309    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.031ns  (logic 1.402ns (46.275%)  route 1.628ns (53.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.592     1.507    vga_driver/CLK
    SLICE_X7Y51          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.628     3.277    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     4.538 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.538    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    10.129    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.796 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.457    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.553 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.575    10.129    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.549     1.464    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 4.247ns (64.527%)  route 2.335ns (35.473%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[4]/Q
                         net (fo=15, routed)          0.806     6.399    count_reg[4]
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.299     6.698 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     8.226    ADC_SCLK_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.755 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.755    ADC_SCLK
    G17                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 4.158ns (70.866%)  route 1.709ns (29.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  count_reg[9]/Q
                         net (fo=12, routed)          1.709     7.302    ADC_CS_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.739    11.041 r  ADC_CS_OBUF_inst/O
                         net (fo=0)                   0.000    11.041    ADC_CS
    C17                                                               r  ADC_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.259ns  (logic 0.715ns (31.658%)  route 1.544ns (68.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.609     7.432    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y58          SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.259ns  (logic 0.715ns (31.658%)  route 1.544ns (68.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.609     7.432    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  adc/pdata2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.250ns  (logic 0.715ns (31.773%)  route 1.535ns (68.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.601     7.424    adc/pdata2[11]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.243ns  (logic 0.715ns (31.872%)  route 1.528ns (68.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.594     7.417    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.715ns (33.878%)  route 1.395ns (66.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.461     7.284    adc/pdata2[11]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.715ns (33.878%)  route 1.395ns (66.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.461     7.284    adc/pdata2[11]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.715ns (33.878%)  route 1.395ns (66.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.461     7.284    adc/pdata2[11]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.973ns  (logic 0.715ns (36.241%)  route 1.258ns (63.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.622     5.173    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.592 f  count_reg[9]/Q
                         net (fo=12, routed)          0.935     6.527    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.296     6.823 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.323     7.146    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.226ns (32.061%)  route 0.479ns (67.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.101     2.208    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.226ns (32.061%)  route 0.479ns (67.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.101     2.208    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.226ns (32.061%)  route 0.479ns (67.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.101     2.208    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  adc/pdata2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.226ns (32.061%)  route 0.479ns (67.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.101     2.208    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  adc/pdata2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.226ns (28.518%)  route 0.566ns (71.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.189     2.296    adc/pdata2[11]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.226ns (28.518%)  route 0.566ns (71.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.189     2.296    adc/pdata2[11]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.226ns (28.518%)  route 0.566ns (71.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.189     2.296    adc/pdata2[11]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  adc/pdata2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.226ns (27.048%)  route 0.610ns (72.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.232     2.339    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y58          SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.226ns (27.048%)  route 0.610ns (72.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.232     2.339    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  adc/pdata2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.226ns (27.022%)  route 0.610ns (72.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.503    clk_in_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  count_reg[9]/Q
                         net (fo=12, routed)          0.378     2.009    adc/Q[1]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.233     2.340    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.659ns  (logic 9.245ns (59.040%)  route 6.414ns (40.960%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[2]/Q
                         net (fo=18, routed)          1.684     2.202    add_bb/ball_x_reg[10]_1[1]
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.124     2.326 r  add_bb/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     2.326    add_bb/i__carry_i_7__2_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.876 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.876    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.033 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.134     4.167    vga_driver/multOp_0[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.355     4.522 r  vga_driver/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     4.522    add_bb/multOp_0[0]
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.993 r  add_bb/_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.993    add_bb/_inferred__10/i__carry_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.110 r  add_bb/_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.110    add_bb/_inferred__10/i__carry__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.433 r  add_bb/_inferred__10/i__carry__1/O[1]
                         net (fo=2, routed)           0.732     6.165    add_bb/_inferred__10/i__carry__1_n_6
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    10.383 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.385    add_bb/multOp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.903 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    13.039    add_bb/plusOp_n_99
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.163 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    13.163    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.695 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.695    add_bb/ltOp_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.809 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.895    14.704    add_bb/ltOp
    SLICE_X12Y52         LUT3 (Prop_lut3_I1_O)        0.124    14.828 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.831    15.659    vga_driver/green_out_reg[3]_0
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.436     4.810    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.659ns  (logic 9.245ns (59.040%)  route 6.414ns (40.960%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[2]/Q
                         net (fo=18, routed)          1.684     2.202    add_bb/ball_x_reg[10]_1[1]
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.124     2.326 r  add_bb/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     2.326    add_bb/i__carry_i_7__2_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.876 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.876    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.033 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.134     4.167    vga_driver/multOp_0[0]
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.355     4.522 r  vga_driver/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     4.522    add_bb/multOp_0[0]
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.993 r  add_bb/_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.993    add_bb/_inferred__10/i__carry_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.110 r  add_bb/_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.110    add_bb/_inferred__10/i__carry__0_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.433 r  add_bb/_inferred__10/i__carry__1/O[1]
                         net (fo=2, routed)           0.732     6.165    add_bb/_inferred__10/i__carry__1_n_6
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    10.383 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.385    add_bb/multOp_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.903 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.135    13.039    add_bb/plusOp_n_99
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.163 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    13.163    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.695 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.695    add_bb/ltOp_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.809 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.895    14.704    add_bb/ltOp
    SLICE_X12Y52         LUT3 (Prop_lut3_I1_O)        0.124    14.828 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.831    15.659    vga_driver/green_out_reg[3]_0
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.436     4.810    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 2.936ns (35.807%)  route 5.263ns (64.193%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.759     1.387    adc/R[5]
    SLICE_X1Y55          LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  adc/geqOp_carry_i_19/O
                         net (fo=1, routed)           0.000     1.511    adc/geqOp_carry_i_19_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.061 r  adc/geqOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.061    adc/geqOp_carry_i_11_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.283 r  adc/geqOp_carry_i_10/O[0]
                         net (fo=16, routed)          1.465     3.748    add_bb/O[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.299     4.047 r  add_bb/i__carry_i_9__0/O
                         net (fo=4, routed)           0.842     4.889    vga_driver/leqOp_inferred__0/i__carry
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.124     5.013 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.013    add_bb/leqOp_inferred__0/i__carry__0_1[3]
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.389 r  add_bb/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.389    add_bb/leqOp_inferred__0/i__carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.546 f  add_bb/leqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.305     6.851    vga_driver/red_out_reg[3]_2[0]
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.332     7.183 r  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.892     8.075    vga_driver/red_out[3]_i_3_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.124     8.199 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.199    vga_driver/red_out[3]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.508     4.882    vga_driver/CLK
    SLICE_X7Y51          FDRE                                         r  vga_driver/red_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.209ns (27.638%)  route 0.547ns (72.362%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=5, routed)           0.239     0.403    add_bb/game_on
    SLICE_X12Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.448 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.308     0.756    vga_driver/green_out_reg[3]_0
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.829     1.990    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.209ns (27.638%)  route 0.547ns (72.362%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=5, routed)           0.239     0.403    add_bb/game_on
    SLICE_X12Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.448 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.308     0.756    vga_driver/green_out_reg[3]_0
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.829     1.990    vga_driver/CLK
    SLICE_X14Y62         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 adc/data_2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.493ns (44.113%)  route 0.625ns (55.887%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  adc/data_2_reg[7]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/data_2_reg[7]/Q
                         net (fo=3, routed)           0.079     0.273    adc/R[7]
    SLICE_X1Y56          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.419 r  adc/geqOp_carry_i_10/O[2]
                         net (fo=9, routed)           0.332     0.751    adc/O[2]
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.108     0.859 r  adc/red_out[3]_i_5/O
                         net (fo=1, routed)           0.214     1.073    vga_driver/red_out_reg[3]_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.118 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.118    vga_driver/red_out[3]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.863     2.023    vga_driver/CLK
    SLICE_X7Y51          FDRE                                         r  vga_driver/red_out_reg[3]/C





