/*
 * Generated by Bluespec Compiler, version 2023.07-33-g1c27a41e (build 1c27a41e)
 * 
 * On Sat May 11 09:54:47 EDT 2024
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Wire<tUInt32> INST_bypass_val_0_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_0_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_0_register;
  MOD_Wire<tUInt32> INST_bypass_val_10_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_10_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_10_register;
  MOD_Wire<tUInt32> INST_bypass_val_11_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_11_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_11_register;
  MOD_Wire<tUInt32> INST_bypass_val_12_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_12_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_12_register;
  MOD_Wire<tUInt32> INST_bypass_val_13_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_13_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_13_register;
  MOD_Wire<tUInt32> INST_bypass_val_14_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_14_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_14_register;
  MOD_Wire<tUInt32> INST_bypass_val_15_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_15_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_15_register;
  MOD_Wire<tUInt32> INST_bypass_val_16_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_16_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_16_register;
  MOD_Wire<tUInt32> INST_bypass_val_17_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_17_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_17_register;
  MOD_Wire<tUInt32> INST_bypass_val_18_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_18_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_18_register;
  MOD_Wire<tUInt32> INST_bypass_val_19_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_19_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_19_register;
  MOD_Wire<tUInt32> INST_bypass_val_1_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_1_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_1_register;
  MOD_Wire<tUInt32> INST_bypass_val_20_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_20_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_20_register;
  MOD_Wire<tUInt32> INST_bypass_val_21_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_21_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_21_register;
  MOD_Wire<tUInt32> INST_bypass_val_22_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_22_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_22_register;
  MOD_Wire<tUInt32> INST_bypass_val_23_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_23_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_23_register;
  MOD_Wire<tUInt32> INST_bypass_val_24_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_24_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_24_register;
  MOD_Wire<tUInt32> INST_bypass_val_25_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_25_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_25_register;
  MOD_Wire<tUInt32> INST_bypass_val_26_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_26_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_26_register;
  MOD_Wire<tUInt32> INST_bypass_val_27_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_27_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_27_register;
  MOD_Wire<tUInt32> INST_bypass_val_28_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_28_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_28_register;
  MOD_Wire<tUInt32> INST_bypass_val_29_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_29_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_29_register;
  MOD_Wire<tUInt32> INST_bypass_val_2_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_2_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_2_register;
  MOD_Wire<tUInt32> INST_bypass_val_30_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_30_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_30_register;
  MOD_Wire<tUInt32> INST_bypass_val_31_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_31_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_31_register;
  MOD_Wire<tUInt32> INST_bypass_val_3_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_3_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_3_register;
  MOD_Wire<tUInt32> INST_bypass_val_4_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_4_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_4_register;
  MOD_Wire<tUInt32> INST_bypass_val_5_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_5_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_5_register;
  MOD_Wire<tUInt32> INST_bypass_val_6_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_6_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_6_register;
  MOD_Wire<tUInt32> INST_bypass_val_7_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_7_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_7_register;
  MOD_Wire<tUInt32> INST_bypass_val_8_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_8_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_8_register;
  MOD_Wire<tUInt32> INST_bypass_val_9_port_0;
  MOD_Wire<tUInt32> INST_bypass_val_9_port_1;
  MOD_Reg<tUInt8> INST_bypass_val_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_bypass_val_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_bypass_val_9_register;
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Reg<tUInt8> INST_decode_flag;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Wire<tUInt8> INST_epoch_port_0;
  MOD_Wire<tUInt8> INST_epoch_port_1;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_epoch_register;
  MOD_Reg<tUInt8> INST_execute_flag;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt8> INST_fetch_flag;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt32> INST_pc_port_0;
  MOD_Wire<tUInt32> INST_pc_port_1;
  MOD_Wire<tUInt32> INST_pc_port_2;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_pc_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt32> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_0_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_0_register;
  MOD_Wire<tUInt32> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_10_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_10_register;
  MOD_Wire<tUInt32> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_11_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_11_register;
  MOD_Wire<tUInt32> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_12_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_12_register;
  MOD_Wire<tUInt32> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_13_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_13_register;
  MOD_Wire<tUInt32> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_14_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_14_register;
  MOD_Wire<tUInt32> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_15_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_15_register;
  MOD_Wire<tUInt32> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_16_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_16_register;
  MOD_Wire<tUInt32> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_17_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_17_register;
  MOD_Wire<tUInt32> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_18_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_18_register;
  MOD_Wire<tUInt32> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_19_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_19_register;
  MOD_Wire<tUInt32> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_1_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_1_register;
  MOD_Wire<tUInt32> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_20_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_20_register;
  MOD_Wire<tUInt32> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_21_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_21_register;
  MOD_Wire<tUInt32> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_22_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_22_register;
  MOD_Wire<tUInt32> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_23_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_23_register;
  MOD_Wire<tUInt32> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_24_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_24_register;
  MOD_Wire<tUInt32> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_25_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_25_register;
  MOD_Wire<tUInt32> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_26_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_26_register;
  MOD_Wire<tUInt32> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_27_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_27_register;
  MOD_Wire<tUInt32> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_28_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_28_register;
  MOD_Wire<tUInt32> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_29_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_29_register;
  MOD_Wire<tUInt32> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_2_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_2_register;
  MOD_Wire<tUInt32> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_30_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_30_register;
  MOD_Wire<tUInt32> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_31_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_31_register;
  MOD_Wire<tUInt32> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_3_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_3_register;
  MOD_Wire<tUInt32> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_4_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_4_register;
  MOD_Wire<tUInt32> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_5_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_5_register;
  MOD_Wire<tUInt32> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_6_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_6_register;
  MOD_Wire<tUInt32> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_7_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_7_register;
  MOD_Wire<tUInt32> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_8_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_8_register;
  MOD_Wire<tUInt32> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_9_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_Reg<tUInt8> INST_state;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
  MOD_Reg<tUInt8> INST_writeback_flag;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1852;
  tUWide DEF_toDmem_rv_port1__read____d1848;
  tUWide DEF_toImem_rv_port1__read____d1844;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d1640;
  tUInt8 DEF_rd_idx__h90425;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d1637;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d1634;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d1631;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d1628;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d1625;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d1622;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d1619;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d1616;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d1613;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d1610;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d1607;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d1604;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d1601;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d1598;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d1595;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d1592;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d1589;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d1586;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d1583;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d1580;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d1577;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d1574;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d1571;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d1568;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d1565;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d1562;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d1559;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d1556;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d1550;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d1553;
  tUInt8 DEF_d2e_first__192_BITS_188_TO_184___d1216;
  tUInt8 DEF_d2e_first__192_BIT_112_193_EQ_IF_epoch_readBef_ETC___d1198;
  tUInt8 DEF_rs2_idx__h61849;
  tUInt8 DEF_rs1_idx__h61848;
  tUInt32 DEF_x__h61855;
  tUInt32 DEF_x__h70714;
  tUWide DEF_d2e_first____d1192;
  tUWide DEF_e2w_first____d1515;
  tUWide DEF_fromMMIO_rv_port1__read____d1523;
  tUWide DEF_fromMMIO_rv_port0__read____d1854;
  tUWide DEF_toMMIO_rv_port0__read____d1252;
  tUWide DEF_fromDmem_rv_port1__read____d1525;
  tUWide DEF_fromDmem_rv_port0__read____d1850;
  tUWide DEF_toDmem_rv_port0__read____d1255;
  tUWide DEF_fromImem_rv_port1__read____d808;
  tUWide DEF_fromImem_rv_port0__read____d1846;
  tUWide DEF_toImem_rv_port0__read____d790;
  tUInt32 DEF_currentVal__h90803;
  tUInt32 DEF_x_wget__h58865;
  tUInt32 DEF_x_wget__h58819;
  tUInt32 DEF_currentVal__h90797;
  tUInt32 DEF_x_wget__h58194;
  tUInt32 DEF_x_wget__h58148;
  tUInt32 DEF_currentVal__h90791;
  tUInt32 DEF_x_wget__h57523;
  tUInt32 DEF_x_wget__h57477;
  tUInt32 DEF_currentVal__h90785;
  tUInt32 DEF_x_wget__h56852;
  tUInt32 DEF_x_wget__h56806;
  tUInt32 DEF_currentVal__h90779;
  tUInt32 DEF_x_wget__h56181;
  tUInt32 DEF_x_wget__h56135;
  tUInt32 DEF_currentVal__h90773;
  tUInt32 DEF_x_wget__h55510;
  tUInt32 DEF_x_wget__h55464;
  tUInt32 DEF_currentVal__h90767;
  tUInt32 DEF_x_wget__h54839;
  tUInt32 DEF_x_wget__h54793;
  tUInt32 DEF_currentVal__h90761;
  tUInt32 DEF_x_wget__h54168;
  tUInt32 DEF_x_wget__h54122;
  tUInt32 DEF_currentVal__h90755;
  tUInt32 DEF_x_wget__h53497;
  tUInt32 DEF_x_wget__h53451;
  tUInt32 DEF_currentVal__h90749;
  tUInt32 DEF_x_wget__h52826;
  tUInt32 DEF_x_wget__h52780;
  tUInt32 DEF_currentVal__h90743;
  tUInt32 DEF_x_wget__h52155;
  tUInt32 DEF_x_wget__h52109;
  tUInt32 DEF_currentVal__h90737;
  tUInt32 DEF_x_wget__h51484;
  tUInt32 DEF_x_wget__h51438;
  tUInt32 DEF_currentVal__h90731;
  tUInt32 DEF_x_wget__h50813;
  tUInt32 DEF_x_wget__h50767;
  tUInt32 DEF_currentVal__h90725;
  tUInt32 DEF_x_wget__h50142;
  tUInt32 DEF_x_wget__h50096;
  tUInt32 DEF_currentVal__h90719;
  tUInt32 DEF_x_wget__h49471;
  tUInt32 DEF_x_wget__h49425;
  tUInt32 DEF_currentVal__h90713;
  tUInt32 DEF_x_wget__h48800;
  tUInt32 DEF_x_wget__h48754;
  tUInt32 DEF_currentVal__h90707;
  tUInt32 DEF_x_wget__h48129;
  tUInt32 DEF_x_wget__h48083;
  tUInt32 DEF_currentVal__h90701;
  tUInt32 DEF_x_wget__h47458;
  tUInt32 DEF_x_wget__h47412;
  tUInt32 DEF_currentVal__h90695;
  tUInt32 DEF_x_wget__h46787;
  tUInt32 DEF_x_wget__h46741;
  tUInt32 DEF_currentVal__h90689;
  tUInt32 DEF_x_wget__h46116;
  tUInt32 DEF_x_wget__h46070;
  tUInt32 DEF_currentVal__h90683;
  tUInt32 DEF_x_wget__h45445;
  tUInt32 DEF_x_wget__h45399;
  tUInt32 DEF_currentVal__h90677;
  tUInt32 DEF_x_wget__h44774;
  tUInt32 DEF_x_wget__h44728;
  tUInt32 DEF_currentVal__h90671;
  tUInt32 DEF_x_wget__h44103;
  tUInt32 DEF_x_wget__h44057;
  tUInt32 DEF_currentVal__h90665;
  tUInt32 DEF_x_wget__h43432;
  tUInt32 DEF_x_wget__h43386;
  tUInt32 DEF_currentVal__h90659;
  tUInt32 DEF_x_wget__h42761;
  tUInt32 DEF_x_wget__h42715;
  tUInt32 DEF_currentVal__h90653;
  tUInt32 DEF_x_wget__h42090;
  tUInt32 DEF_x_wget__h42044;
  tUInt32 DEF_currentVal__h90647;
  tUInt32 DEF_x_wget__h41419;
  tUInt32 DEF_x_wget__h41373;
  tUInt32 DEF_currentVal__h90641;
  tUInt32 DEF_x_wget__h40748;
  tUInt32 DEF_x_wget__h40702;
  tUInt32 DEF_currentVal__h90635;
  tUInt32 DEF_x_wget__h40077;
  tUInt32 DEF_x_wget__h40031;
  tUInt32 DEF_currentVal__h90629;
  tUInt32 DEF_x_wget__h39406;
  tUInt32 DEF_x_wget__h39360;
  tUInt32 DEF_currentVal__h90623;
  tUInt32 DEF_x_wget__h38735;
  tUInt32 DEF_x_wget__h38689;
  tUInt32 DEF_currentVal__h90617;
  tUInt32 DEF_x_wget__h38061;
  tUInt32 DEF_x_wget__h38012;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d1533;
  tUInt8 DEF_currentVal__h85743;
  tUInt8 DEF_starting__h60056;
  tUInt32 DEF_d2e_first__192_BITS_111_TO_80___d1205;
  tUInt32 DEF_d2e_first__192_BITS_111_TO_80_205_PLUS_IF_d2e__ETC___d1245;
  tUInt32 DEF_d2e_first__192_BITS_111_TO_80_205_PLUS_IF_d2e__ETC___d1246;
  tUInt32 DEF_x__h83731;
  tUInt8 DEF_e2w_first__515_BITS_125_TO_123___d1536;
  tUInt8 DEF_d2e_first__192_BIT_212___d1206;
  tUInt8 DEF_d2e_first__192_BIT_208___d1221;
  tUInt8 DEF_d2e_first__192_BIT_183___d1200;
  tUInt8 DEF_e2w_first__515_BIT_120___d1521;
  tUInt8 DEF_e2w_first__515_BIT_84___d1529;
  tUInt8 DEF_e2w_first__515_BIT_54___d1516;
  tUInt32 DEF_n__read__h64343;
  tUInt32 DEF_n__read__h64345;
  tUInt32 DEF_n__read__h64347;
  tUInt32 DEF_n__read__h64349;
  tUInt32 DEF_n__read__h64351;
  tUInt32 DEF_n__read__h64353;
  tUInt32 DEF_n__read__h64355;
  tUInt32 DEF_n__read__h64357;
  tUInt32 DEF_n__read__h64359;
  tUInt32 DEF_n__read__h64361;
  tUInt32 DEF_n__read__h64363;
  tUInt32 DEF_n__read__h64365;
  tUInt32 DEF_n__read__h64367;
  tUInt32 DEF_n__read__h64369;
  tUInt32 DEF_n__read__h64371;
  tUInt32 DEF_n__read__h64373;
  tUInt32 DEF_n__read__h64375;
  tUInt32 DEF_n__read__h64377;
  tUInt32 DEF_n__read__h64379;
  tUInt32 DEF_n__read__h64381;
  tUInt32 DEF_n__read__h64383;
  tUInt32 DEF_n__read__h64385;
  tUInt32 DEF_n__read__h64387;
  tUInt32 DEF_n__read__h64389;
  tUInt32 DEF_n__read__h64391;
  tUInt32 DEF_n__read__h64393;
  tUInt32 DEF_n__read__h64395;
  tUInt32 DEF_n__read__h64397;
  tUInt32 DEF_n__read__h64399;
  tUInt32 DEF_n__read__h64401;
  tUInt32 DEF_n__read__h64403;
  tUInt32 DEF_n__read__h64405;
  tUInt32 DEF_def__h59355;
  tUInt32 DEF_def__h58684;
  tUInt32 DEF_def__h58013;
  tUInt32 DEF_def__h57342;
  tUInt32 DEF_def__h56671;
  tUInt32 DEF_def__h56000;
  tUInt32 DEF_def__h55329;
  tUInt32 DEF_def__h54658;
  tUInt32 DEF_def__h53987;
  tUInt32 DEF_def__h53316;
  tUInt32 DEF_def__h52645;
  tUInt32 DEF_def__h51974;
  tUInt32 DEF_def__h51303;
  tUInt32 DEF_def__h50632;
  tUInt32 DEF_def__h49961;
  tUInt32 DEF_def__h49290;
  tUInt32 DEF_def__h48619;
  tUInt32 DEF_def__h47948;
  tUInt32 DEF_def__h47277;
  tUInt32 DEF_def__h46606;
  tUInt32 DEF_def__h45935;
  tUInt32 DEF_def__h45264;
  tUInt32 DEF_def__h44593;
  tUInt32 DEF_def__h43922;
  tUInt32 DEF_def__h43251;
  tUInt32 DEF_def__h42580;
  tUInt32 DEF_def__h41909;
  tUInt32 DEF_def__h41238;
  tUInt32 DEF_def__h40567;
  tUInt32 DEF_def__h39896;
  tUInt32 DEF_def__h39225;
  tUInt32 DEF_def__h38554;
  tUInt32 DEF_imm__h83530;
  tUInt32 DEF_def__h59237;
  tUInt32 DEF_def__h58566;
  tUInt32 DEF_def__h57895;
  tUInt32 DEF_def__h57224;
  tUInt32 DEF_def__h56553;
  tUInt32 DEF_def__h55882;
  tUInt32 DEF_def__h55211;
  tUInt32 DEF_def__h54540;
  tUInt32 DEF_def__h53869;
  tUInt32 DEF_def__h53198;
  tUInt32 DEF_def__h52527;
  tUInt32 DEF_def__h51856;
  tUInt32 DEF_def__h51185;
  tUInt32 DEF_def__h50514;
  tUInt32 DEF_def__h49843;
  tUInt32 DEF_def__h49172;
  tUInt32 DEF_def__h48501;
  tUInt32 DEF_def__h47830;
  tUInt32 DEF_def__h47159;
  tUInt32 DEF_def__h46488;
  tUInt32 DEF_def__h45817;
  tUInt32 DEF_def__h45146;
  tUInt32 DEF_def__h44475;
  tUInt32 DEF_def__h43804;
  tUInt32 DEF_def__h43133;
  tUInt32 DEF_def__h42462;
  tUInt32 DEF_def__h41791;
  tUInt32 DEF_def__h41120;
  tUInt32 DEF_def__h40449;
  tUInt32 DEF_def__h39778;
  tUInt32 DEF_def__h39107;
  tUInt32 DEF_def__h38436;
  tUInt8 DEF_IF_d2e_first__192_BIT_212_206_THEN_d2e_first___ETC___d1208;
  tUInt8 DEF_n__read__h83335;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d882;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d878;
  tUInt8 DEF_e2w_first__515_BITS_59_TO_55_531_EQ_0___d1532;
  tUInt8 DEF_e2w_first__515_BITS_52_TO_51_517_EQ_0b0___d1518;
  tUInt8 DEF_d2e_first__192_BITS_181_TO_180_201_EQ_0b0___d1202;
  tUInt8 DEF_d2e_first__192_BIT_183_200_OR_NOT_d2e_first__1_ETC___d1204;
  tUInt32 DEF_x__h84012;
  tUInt32 DEF_x__h83849;
  tUInt32 DEF_x__h83779;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d787;
  tUInt32 DEF_signed_0___d804;
  tUWide DEF_f2d_first____d890;
  tUInt32 DEF_currentVal__h93450;
  tUInt32 DEF_x_wget__h36412;
  tUInt32 DEF_currentVal__h93445;
  tUInt32 DEF_x_wget__h35915;
  tUInt32 DEF_currentVal__h93440;
  tUInt32 DEF_x_wget__h35418;
  tUInt32 DEF_currentVal__h93435;
  tUInt32 DEF_x_wget__h34921;
  tUInt32 DEF_currentVal__h93430;
  tUInt32 DEF_x_wget__h34424;
  tUInt32 DEF_currentVal__h93425;
  tUInt32 DEF_x_wget__h33927;
  tUInt32 DEF_currentVal__h93420;
  tUInt32 DEF_x_wget__h33430;
  tUInt32 DEF_currentVal__h93415;
  tUInt32 DEF_x_wget__h32933;
  tUInt32 DEF_currentVal__h93410;
  tUInt32 DEF_x_wget__h32436;
  tUInt32 DEF_currentVal__h93405;
  tUInt32 DEF_x_wget__h31939;
  tUInt32 DEF_currentVal__h93400;
  tUInt32 DEF_x_wget__h31442;
  tUInt32 DEF_currentVal__h93395;
  tUInt32 DEF_x_wget__h30945;
  tUInt32 DEF_currentVal__h93390;
  tUInt32 DEF_x_wget__h30448;
  tUInt32 DEF_currentVal__h93385;
  tUInt32 DEF_x_wget__h29951;
  tUInt32 DEF_currentVal__h93380;
  tUInt32 DEF_x_wget__h29454;
  tUInt32 DEF_currentVal__h93375;
  tUInt32 DEF_x_wget__h28957;
  tUInt32 DEF_currentVal__h93370;
  tUInt32 DEF_x_wget__h28460;
  tUInt32 DEF_currentVal__h93365;
  tUInt32 DEF_x_wget__h27963;
  tUInt32 DEF_currentVal__h93360;
  tUInt32 DEF_x_wget__h27466;
  tUInt32 DEF_currentVal__h93355;
  tUInt32 DEF_x_wget__h26969;
  tUInt32 DEF_currentVal__h93350;
  tUInt32 DEF_x_wget__h26472;
  tUInt32 DEF_currentVal__h93345;
  tUInt32 DEF_x_wget__h25975;
  tUInt32 DEF_currentVal__h93340;
  tUInt32 DEF_x_wget__h25478;
  tUInt32 DEF_currentVal__h93335;
  tUInt32 DEF_x_wget__h24981;
  tUInt32 DEF_currentVal__h93330;
  tUInt32 DEF_x_wget__h24484;
  tUInt32 DEF_currentVal__h93325;
  tUInt32 DEF_x_wget__h23987;
  tUInt32 DEF_currentVal__h93320;
  tUInt32 DEF_x_wget__h23490;
  tUInt32 DEF_currentVal__h93315;
  tUInt32 DEF_x_wget__h22993;
  tUInt32 DEF_currentVal__h93310;
  tUInt32 DEF_x_wget__h22496;
  tUInt32 DEF_currentVal__h93305;
  tUInt32 DEF_x_wget__h21999;
  tUInt32 DEF_currentVal__h93300;
  tUInt32 DEF_x_wget__h21502;
  tUInt32 DEF_currentVal__h93295;
  tUInt32 DEF_currentVal__h85850;
  tUInt32 DEF_x_wget__h1755;
  tUInt32 DEF_lfh___d788;
  tUInt8 DEF_x_wget__h19525;
  tUWide DEF_f2d_first__90_BITS_112_TO_48___d1117;
  tUInt32 DEF_def__h36717;
  tUInt32 DEF_def__h36220;
  tUInt32 DEF_def__h35723;
  tUInt32 DEF_def__h35226;
  tUInt32 DEF_def__h34729;
  tUInt32 DEF_def__h34232;
  tUInt32 DEF_def__h33735;
  tUInt32 DEF_def__h33238;
  tUInt32 DEF_def__h32741;
  tUInt32 DEF_def__h32244;
  tUInt32 DEF_def__h31747;
  tUInt32 DEF_def__h31250;
  tUInt32 DEF_def__h30753;
  tUInt32 DEF_def__h30256;
  tUInt32 DEF_def__h29759;
  tUInt32 DEF_def__h29262;
  tUInt32 DEF_def__h28765;
  tUInt32 DEF_def__h28268;
  tUInt32 DEF_def__h27771;
  tUInt32 DEF_def__h27274;
  tUInt32 DEF_def__h26777;
  tUInt32 DEF_def__h26280;
  tUInt32 DEF_def__h25783;
  tUInt32 DEF_def__h25286;
  tUInt32 DEF_def__h24789;
  tUInt32 DEF_def__h24292;
  tUInt32 DEF_def__h23795;
  tUInt32 DEF_def__h23298;
  tUInt32 DEF_def__h22801;
  tUInt32 DEF_def__h22304;
  tUInt32 DEF_def__h21807;
  tUInt32 DEF_def__h2301;
  tUInt8 DEF_def__h19837;
  tUWide DEF_IF_fromImem_rv_port1__read__08_BITS_6_TO_0_009_ETC___d1189;
  tUWide DEF_IF_fromImem_rv_port1__read__08_BITS_19_TO_15_7_ETC___d1188;
  tUWide DEF_NOT_d2e_first__192_BIT_183_200_266_AND_d2e_fir_ETC___d1383;
  tUWide DEF_d2e_first__192_BITS_216_TO_177_381_CONCAT_d2e__ETC___d1382;
  tUWide DEF_IF_pc_port_0_whas_THEN_pc_port_0_wget_ELSE_pc__ETC___d806;
  tUWide DEF__16_CONCAT_IF_pc_port_0_whas_THEN_pc_port_0_wge_ETC___d807;
  tUWide DEF__1_CONCAT_IF_d2e_first__192_BIT_182_270_THEN_IF_ETC___d1288;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1853;
  tUWide DEF__1_CONCAT_getDResp_a___d1849;
  tUWide DEF__1_CONCAT_getIResp_a___d1845;
  tUWide DEF__0_CONCAT_DONTCARE___d1190;
 
 /* Rules */
 public:
  void RL_pc_canonicalize();
  void RL_bypass_val_0_canonicalize();
  void RL_bypass_val_1_canonicalize();
  void RL_bypass_val_2_canonicalize();
  void RL_bypass_val_3_canonicalize();
  void RL_bypass_val_4_canonicalize();
  void RL_bypass_val_5_canonicalize();
  void RL_bypass_val_6_canonicalize();
  void RL_bypass_val_7_canonicalize();
  void RL_bypass_val_8_canonicalize();
  void RL_bypass_val_9_canonicalize();
  void RL_bypass_val_10_canonicalize();
  void RL_bypass_val_11_canonicalize();
  void RL_bypass_val_12_canonicalize();
  void RL_bypass_val_13_canonicalize();
  void RL_bypass_val_14_canonicalize();
  void RL_bypass_val_15_canonicalize();
  void RL_bypass_val_16_canonicalize();
  void RL_bypass_val_17_canonicalize();
  void RL_bypass_val_18_canonicalize();
  void RL_bypass_val_19_canonicalize();
  void RL_bypass_val_20_canonicalize();
  void RL_bypass_val_21_canonicalize();
  void RL_bypass_val_22_canonicalize();
  void RL_bypass_val_23_canonicalize();
  void RL_bypass_val_24_canonicalize();
  void RL_bypass_val_25_canonicalize();
  void RL_bypass_val_26_canonicalize();
  void RL_bypass_val_27_canonicalize();
  void RL_bypass_val_28_canonicalize();
  void RL_bypass_val_29_canonicalize();
  void RL_bypass_val_30_canonicalize();
  void RL_bypass_val_31_canonicalize();
  void RL_epoch_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
