Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 20:50:53 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_41_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.891ns (26.510%)  route 2.470ns (73.490%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 6.829 - 4.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.465ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.082ns (routing 1.325ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=13611, routed)       2.365     3.406    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y232       FDCE                                         r  Delay1No13_instance/Y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y232       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.484 r  Delay1No13_instance/Y_reg[28]/Q
                         net (fo=8, routed)           0.692     4.176    Delay1No12_instance/Y_reg[33]_0[28]
    SLICE_X130Y194       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.325 r  Delay1No12_instance/geqOp_carry__0_i_10/O
                         net (fo=1, routed)           0.008     4.333    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X130Y194       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.448 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.474    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.526 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.349     4.875    Delay1No12_instance/CO[0]
    SLICE_X128Y197       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     4.943 r  Delay1No12_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.193     5.136    Delay1No12_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X127Y196       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.226 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.134     5.360    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X128Y195       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     5.411 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.339     5.750    Delay1No13_instance/shiftVal__5[0]
    SLICE_X130Y191       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.900 r  Delay1No13_instance/shiftedFracY_d1[35]_i_2/O
                         net (fo=4, routed)           0.388     6.288    Delay1No13_instance/Sum10_0_impl_instance/level2[12]
    SLICE_X126Y192       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.327 r  Delay1No13_instance/shiftedFracY_d1[27]_i_4/O
                         net (fo=2, routed)           0.292     6.619    Delay1No12_instance/Y_reg[26]_0[4]
    SLICE_X127Y189       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.718 r  Delay1No12_instance/shiftedFracY_d1[11]_i_1/O
                         net (fo=1, routed)           0.049     6.767    Sum10_0_impl_instance/FPAddSubOp_instance/D[0]
    SLICE_X127Y189       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=13611, routed)       2.082     6.829    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y189       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.474     7.303    
                         clock uncertainty           -0.035     7.267    
    SLICE_X127Y189       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.292    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.525    




