

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_1lrww1
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dCsDMB"
Running: cat _ptx_dCsDMB | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Pxnsuc
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Pxnsuc --output-file  /dev/null 2> _ptx_dCsDMBinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dCsDMB _ptx2_Pxnsuc _ptx_dCsDMBinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92032 (ipc=184.1) sim_rate=92032 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:13:24 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(19,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1261,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1261,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1262,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1263,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1269,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1269,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1269,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1270,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1270,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1271,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1271,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1274,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1274,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1274,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1274,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1275,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1276,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1277,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1278,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1280,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1283,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1283,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1283,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1284,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1285,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1286,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1287,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1287,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1292,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1298,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1298,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1299,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1299,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1299,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1300,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1300,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1301,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1301,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1302,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1302,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1302,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1303,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1304,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1304,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1304,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1305,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1306,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1306,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1307,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1307,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1308,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1309,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1310,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1310,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1312,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1313,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1318,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1318,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1318,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1319,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1319,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1319,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1319,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1320,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1320,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1321,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1322,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1322,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1323,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1323,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1324,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1325,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1325,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1326,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1332,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1332,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1334,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1334,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1336,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1336,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1336,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1338,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1338,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1339,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1339,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1339,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1340,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1340,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1340,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1341,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1344,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1345,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1346,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1347,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1347,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1348,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1348,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1349,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1354,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1354,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1355,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1356,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1356,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1356,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1357,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1358,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1358,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1359,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1360,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1374,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1375,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1378,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1379,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(99,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1380,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1380,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1381,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1382,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(149,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 464936 (ipc=310.0) sim_rate=232468 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:13:25 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(168,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1779,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1780,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1782,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1782,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1782,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1783,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1783,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1784,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1804,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1805,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1814,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1815,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1819,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1819,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1820,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1820,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1832,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1833,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1835,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1838,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1838,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1838,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1838,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1839,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1839,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1840,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1840,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1841,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1842,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1847,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1848,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1850,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1851,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1856,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1857,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1861,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1862,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1875,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1878,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1880,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1880,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1881,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1882,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1890,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1891,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1902,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1903,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1904,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1904,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1905,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1905,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1905,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1906,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1907,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1907,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1907,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1908,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1908,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1910,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1916,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1917,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1919,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1933,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1934,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1938,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1938,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1939,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1940,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1942,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1950,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1958,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1959,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1963,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1963,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1964,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1965,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1965,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1979,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1980,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1981,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1997,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1997,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1998,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1998,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 705649 (ipc=352.8) sim_rate=235216 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:13:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2001,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2002,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2009,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2010,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2011,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2014,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2015,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2021,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2022,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2025,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2026,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2028,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2029,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2030,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2031,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2034,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2035,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2035,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2035,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2036,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2036,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2037,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2038,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2040,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2041,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(138,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2043,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2043,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2044,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2044,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2044,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2045,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2048,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2048,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2049,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2050,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2052,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2053,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2053,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2054,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2058,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2058,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2058,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2059,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2064,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2071,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2079,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2082,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2083,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2083,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2101,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2106,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2109,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2109,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2175,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(237,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2246,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2261,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2266,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2270,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2278,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2296,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2304,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2311,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2355,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2363,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2363,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2376,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2384,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2388,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2396,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2397,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2399,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2415,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2420,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2425,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2426,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2433,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2436,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2442,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2446,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2448,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2457,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2470,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2475,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2491,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2493,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2494,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2499,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2510,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2511,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2516,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2516,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2527,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2527,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2548,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2555,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2558,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2559,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2564,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2574,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2579,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2586,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2589,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5989,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5990
gpu_sim_insn = 917736
gpu_ipc =     153.2113
gpu_tot_sim_cycle = 5990
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     153.2113
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 289
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[14]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7105	W0_Idle:15943	W0_Scoreboard:28143	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 454 
averagemflatency = 298 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5989 
mrq_lat_table:167 	20 	69 	61 	63 	45 	105 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	471 	67 	0 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1595         0      5971         0         0         0         0         0         0         0       934       899      1763      1775         0         0 
dram[1]:      1182         0         0         0         0         0         0         0         0         0       938       906      1747      1797         0      4010 
dram[2]:         0         0         0      3125         0      1622         0         0         0      4349       941       910      1751      1543         0         0 
dram[3]:         0         0         0      5154         0      4752         0         0         0         0       947       919      1774      1766         0         0 
dram[4]:         0      3937         0         0         0      5557         0         0         0         0      1290      2621      1785      1785      3194         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       918       922      1754      1738      5631         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         126    none      none      none      none      none      none      none         276       334       297       302    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         281       333       274       317    none         266
dram[2]:     none      none      none         126    none         272    none      none      none         126       275       344       294       314    none      none  
dram[3]:     none      none      none         125    none         126    none      none      none      none         290       364       300       314    none      none  
dram[4]:     none         126    none      none      none         125    none      none      none      none         307       329       274       314       267    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         273       356       293       313       273    none  
maximum mf latency per bank:
dram[0]:        283         0       252         0         0         0         0         0         0         0       302       397       334       372         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       388       318       405         0       272
dram[2]:          0         0         0       252         0       272         0         0         0       252       293       387       355       454         0         0
dram[3]:          0         0         0       251         0       252         0         0         0         0       307       426       334       399         0         0
dram[4]:          0       252         0         0         0       251         0         0         0         0       288       422       319       386       272         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       281       396       354       422       273         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7ef907cbab10 :  mf: uid= 33579, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5989), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7530 n_act=9 n_pre=3 n_req=92 n_rd=363 n_write=1 bw_util=0.04604
n_activity=1329 dram_eff=0.2739
bk0: 16a 7781i bk1: 0a 7902i bk2: 3a 7879i bk3: 0a 7903i bk4: 0a 7904i bk5: 0a 7904i bk6: 0a 7906i bk7: 0a 7908i bk8: 0a 7908i bk9: 0a 7908i bk10: 80a 7656i bk11: 88a 7443i bk12: 88a 7572i bk13: 88a 7357i bk14: 0a 7904i bk15: 0a 7905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.421326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7528 n_act=6 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.04705
n_activity=1260 dram_eff=0.2952
bk0: 8a 7866i bk1: 0a 7902i bk2: 0a 7903i bk3: 0a 7905i bk4: 0a 7905i bk5: 0a 7905i bk6: 0a 7906i bk7: 0a 7909i bk8: 0a 7909i bk9: 0a 7910i bk10: 80a 7654i bk11: 88a 7435i bk12: 96a 7546i bk13: 88a 7431i bk14: 0a 7904i bk15: 12a 7862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.441943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7544 n_act=7 n_pre=0 n_req=91 n_rd=352 n_write=3 bw_util=0.0449
n_activity=1264 dram_eff=0.2809
bk0: 0a 7906i bk1: 0a 7907i bk2: 0a 7907i bk3: 4a 7879i bk4: 0a 7905i bk5: 4a 7882i bk6: 0a 7906i bk7: 0a 7908i bk8: 0a 7908i bk9: 4a 7880i bk10: 80a 7662i bk11: 88a 7403i bk12: 88a 7517i bk13: 84a 7348i bk14: 0a 7904i bk15: 0a 7905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.567291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7554 n_act=6 n_pre=0 n_req=88 n_rd=344 n_write=2 bw_util=0.04376
n_activity=1172 dram_eff=0.2952
bk0: 0a 7906i bk1: 0a 7907i bk2: 0a 7908i bk3: 4a 7880i bk4: 0a 7906i bk5: 4a 7878i bk6: 0a 7904i bk7: 0a 7906i bk8: 0a 7907i bk9: 0a 7907i bk10: 80a 7643i bk11: 88a 7396i bk12: 88a 7571i bk13: 80a 7421i bk14: 0a 7902i bk15: 0a 7904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.539843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7517 n_act=10 n_pre=3 n_req=97 n_rd=372 n_write=4 bw_util=0.04756
n_activity=1396 dram_eff=0.2693
bk0: 0a 7902i bk1: 4a 7876i bk2: 0a 7902i bk3: 0a 7907i bk4: 0a 7907i bk5: 4a 7880i bk6: 0a 7907i bk7: 0a 7910i bk8: 0a 7911i bk9: 0a 7912i bk10: 96a 7553i bk11: 92a 7329i bk12: 88a 7582i bk13: 80a 7427i bk14: 8a 7869i bk15: 0a 7901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.44384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7553 n_act=5 n_pre=0 n_req=87 n_rd=348 n_write=0 bw_util=0.04402
n_activity=1140 dram_eff=0.3053
bk0: 0a 7905i bk1: 0a 7906i bk2: 0a 7906i bk3: 0a 7906i bk4: 0a 7906i bk5: 0a 7907i bk6: 0a 7907i bk7: 0a 7907i bk8: 0a 7907i bk9: 0a 7907i bk10: 88a 7620i bk11: 88a 7374i bk12: 88a 7513i bk13: 80a 7359i bk14: 4a 7882i bk15: 0a 7903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.534025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92114
	minimum = 6
	maximum = 34
Network latency average = 8.73238
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.0271
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00737031
	minimum = 0.00550918 (at node 13)
	maximum = 0.0128548 (at node 15)
Accepted packet rate average = 0.00737031
	minimum = 0.00550918 (at node 13)
	maximum = 0.0128548 (at node 15)
Injected flit rate average = 0.0214431
	minimum = 0.00550918 (at node 13)
	maximum = 0.0572621 (at node 15)
Accepted flit rate average= 0.0214431
	minimum = 0.00701169 (at node 19)
	maximum = 0.0440735 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.92114 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.73238 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.0271 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00737031 (1 samples)
	minimum = 0.00550918 (1 samples)
	maximum = 0.0128548 (1 samples)
Accepted packet rate average = 0.00737031 (1 samples)
	minimum = 0.00550918 (1 samples)
	maximum = 0.0128548 (1 samples)
Injected flit rate average = 0.0214431 (1 samples)
	minimum = 0.00550918 (1 samples)
	maximum = 0.0572621 (1 samples)
Accepted flit rate average = 0.0214431 (1 samples)
	minimum = 0.00701169 (1 samples)
	maximum = 0.0440735 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 1996 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5990)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(38,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(20,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(59,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,5990)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,5990)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (376,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(377,5990)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (387,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(388,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (388,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(389,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,5990)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (393,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(394,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (394,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5990)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(395,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (397,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (401,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (401,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(402,5990)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(402,5990)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(25,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (407,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(408,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (408,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(409,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (411,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(412,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (417,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(418,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (418,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (418,5990), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(419,5990)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(420,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,5990)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5990)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (434,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(435,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (436,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(437,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (437,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(438,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (448,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(449,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (450,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (450,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (450,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(451,5990)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(451,5990)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(452,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (454,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (454,5990), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(455,5990)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(456,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (456,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(457,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (457,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,5990)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(458,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (460,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (460,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (460,5990), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(461,5990)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(461,5990)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(462,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (465,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(466,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (466,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (466,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (466,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(467,5990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(467,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (467,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(468,5990)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(468,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (468,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(469,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (472,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(473,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (473,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(474,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (481,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(482,5990)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(482,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (486,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(487,5990)
GPGPU-Sim uArch: cycles simulated: 6490  inst.: 1280073 (ipc=724.7) sim_rate=320018 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:13:27 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(69,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (548,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(549,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (551,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(552,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (553,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(554,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (559,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (559,5990), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(560,5990)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(561,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (564,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (564,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (564,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(565,5990)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(565,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (565,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(566,5990)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(566,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (566,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(567,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (568,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(569,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (573,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (573,5990), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(574,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (574,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (574,5990), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(575,5990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(575,5990)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(576,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (576,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(577,5990)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (578,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (578,5990), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(579,5990)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(580,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (589,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (589,5990), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(590,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (590,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (590,5990), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(591,5990)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(591,5990)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(592,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (594,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(595,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (597,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(598,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (602,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(603,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (608,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(609,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (609,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(610,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (612,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(613,5990)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(127,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (735,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(736,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (741,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(742,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (755,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(756,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (757,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(758,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (762,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(763,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (766,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(767,5990)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(160,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (774,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(775,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (778,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(779,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (784,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(785,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (792,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(793,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (793,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(794,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (795,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (795,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(796,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (796,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(797,5990)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(797,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (799,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(800,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (801,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(802,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (802,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(803,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (804,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (804,5990), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,5990)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(806,5990)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(807,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (824,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(825,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (825,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(826,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (826,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(827,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (827,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (827,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(828,5990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(828,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (828,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(829,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (830,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(831,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (833,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(834,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (834,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(835,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (846,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(847,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (847,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(848,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (854,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(855,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (856,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(857,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (861,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(862,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (874,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(875,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (880,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(881,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (883,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(884,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (893,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (893,5990), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(894,5990)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(895,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (899,5990), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (900,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(901,5990)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(901,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (901,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (901,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(902,5990)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(902,5990)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(208,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (911,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(912,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (915,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(916,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (919,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (919,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(920,5990)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5990)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(921,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (927,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(928,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (930,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(931,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (932,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(933,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (933,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(934,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (936,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(937,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (938,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5990)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(939,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (939,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(940,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (941,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(942,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (944,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(945,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (959,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(960,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (977,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(978,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (995,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(996,5990)
GPGPU-Sim uArch: cycles simulated: 6990  inst.: 1649980 (ipc=732.2) sim_rate=329996 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:13:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1003,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1004,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1016,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1017,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1017,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1018,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1021,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1022,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1024,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1025,5990)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(233,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1027,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1028,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1035,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1036,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1036,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1037,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1038,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1039,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1039,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1039,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1040,5990)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1041,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1047,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1047,5990), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1048,5990)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1049,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1050,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1050,5990), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1051,5990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1052,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1057,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1058,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1058,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1061,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1063,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1067,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1068,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1070,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1074,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1077,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1077,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1081,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1120,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1125,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1140,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1152,5990), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(243,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1168,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1173,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1176,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1176,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1180,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1184,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1184,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1186,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1188,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1189,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1196,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1198,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1201,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1202,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1203,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1203,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1203,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1207,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1212,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1213,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1215,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1221,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1228,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1228,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1228,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1236,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1240,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1242,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1246,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1249,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1258,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1259,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1263,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1269,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1270,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1277,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1280,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1286,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1288,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1293,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1296,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1299,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1303,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1303,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1306,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1306,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1308,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1310,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1313,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1326,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1330,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1342,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1351,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1360,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1362,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1363,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1365,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1369,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1387,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1397,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1407,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1410,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1413,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1414,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1419,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1420,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1431,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7990  inst.: 1835214 (ipc=458.7) sim_rate=305869 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:13:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2803,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3833,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4363,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4437,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4665,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4990,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5606,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6069,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6070
gpu_sim_insn = 919016
gpu_ipc =     151.4030
gpu_tot_sim_cycle = 12060
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     152.3012
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 289
gpu_stall_icnt2sh    = 379
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 971
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 160, Miss_rate = 0.357, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 318, Miss = 90, Miss_rate = 0.283, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[4]: Access = 358, Miss = 111, Miss_rate = 0.310, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 410, Miss = 140, Miss_rate = 0.341, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[9]: Access = 318, Miss = 94, Miss_rate = 0.296, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[13]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1263
	L1D_total_cache_miss_rate = 0.2748
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 971
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7932	W0_Idle:31607	W0_Scoreboard:56622	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 454 
averagemflatency = 222 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12059 
mrq_lat_table:291 	20 	91 	68 	65 	45 	105 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1323 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	879 	228 	1 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1595      3646      5971      4068         0         0         0      4490      2515      3609      2142      2944      1763      1775      1743      3090 
dram[1]:      1182         0         0         0      4238      3004         0      2743       910         0      1666       906      1747      1797      2250      4010 
dram[2]:         0      4647      4016      3125         0      2385         0      4972         0      4349       941       910      1751      1845      2122      3899 
dram[3]:      1212      3015      2322      5154         0      4752      2331      3243      4244      4063       947       919      1774      1903      2391      2450 
dram[4]:      3407      3937         0         0         0      5557      2794         0      4666      2840      1290      2621      1785      1785      3194      2501 
dram[5]:      1349      2376      2226      1401      2731      1447      3438      1399      3479      3543       918       922      1754      1738      5631      1846 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       126       160       126    none      none      none         126       177       124       407       480       464       472       267       272
dram[1]:          0    none      none      none         125       125    none         204       273    none         415       490       414       467       273       377
dram[2]:     none         126       126       160    none         179    none         126    none         152       411       517       444       467       415       273
dram[3]:        273       126       124       160    none         197       133       124       126       272       447       543       454       430       265       265
dram[4]:        125       197    none      none      none         160       125    none         178       126       692       448       392       451       300       313
dram[5]:        278       147       125       281       124       272       126       273       125       126       433       506       463       454       309       267
maximum mf latency per bank:
dram[0]:        283       252       252       252         0         0         0       252       272       252       302       397       334       372       273       281
dram[1]:          0         0         0         0       251       251         0       282       273         0       290       388       318       405       273       272
dram[2]:          0       252       252       252         0       272         0       252         0       282       293       387       355       454       272       273
dram[3]:        273       252       252       251         0       252       266       252       252       272       307       426       334       399       272       273
dram[4]:        251       252         0         0         0       251       253         0       274       252       288       422       319       386       272       272
dram[5]:        278       251       251       281       252       272       252       273       251       252       281       396       354       422       282       274

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15455 n_act=19 n_pre=6 n_req=117 n_rd=428 n_write=10 bw_util=0.02752
n_activity=1874 dram_eff=0.2337
bk0: 16a 15790i bk1: 4a 15885i bk2: 8a 15867i bk3: 4a 15886i bk4: 0a 15917i bk5: 0a 15919i bk6: 0a 15922i bk7: 4a 15896i bk8: 8a 15860i bk9: 8a 15871i bk10: 84a 15627i bk11: 92a 15412i bk12: 92a 15572i bk13: 88a 15368i bk14: 12a 15874i bk15: 8a 15872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.214537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15477 n_act=14 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.02664
n_activity=1696 dram_eff=0.25
bk0: 8a 15878i bk1: 0a 15915i bk2: 0a 15916i bk3: 0a 15919i bk4: 4a 15892i bk5: 4a 15890i bk6: 0a 15920i bk7: 12a 15826i bk8: 4a 15896i bk9: 0a 15919i bk10: 84a 15626i bk11: 88a 15445i bk12: 100a 15546i bk13: 92a 15431i bk14: 4a 15893i bk15: 20a 15853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.222578
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15470 n_act=18 n_pre=6 n_req=115 n_rd=412 n_write=12 bw_util=0.02664
n_activity=1833 dram_eff=0.2313
bk0: 0a 15918i bk1: 4a 15892i bk2: 4a 15884i bk3: 8a 15871i bk4: 0a 15919i bk5: 8a 15838i bk6: 0a 15917i bk7: 4a 15892i bk8: 0a 15918i bk9: 24a 15758i bk10: 80a 15670i bk11: 88a 15415i bk12: 92a 15496i bk13: 92a 15293i bk14: 4a 15893i bk15: 4a 15894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.285714
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15451 n_act=18 n_pre=3 n_req=119 n_rd=436 n_write=10 bw_util=0.02802
n_activity=1925 dram_eff=0.2317
bk0: 4a 15896i bk1: 4a 15890i bk2: 8a 15870i bk3: 8a 15868i bk4: 0a 15916i bk5: 4a 15891i bk6: 4a 15873i bk7: 8a 15874i bk8: 4a 15893i bk9: 4a 15898i bk10: 84a 15620i bk11: 88a 15406i bk12: 92a 15575i bk13: 88a 15365i bk14: 16a 15859i bk15: 20a 15852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.271454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7ef8fc259bc0 :  mf: uid= 59587, sid04:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12059), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15430 n_act=17 n_pre=5 n_req=125 n_rd=455 n_write=11 bw_util=0.02928
n_activity=1981 dram_eff=0.2352
bk0: 4a 15886i bk1: 4a 15887i bk2: 0a 15913i bk3: 0a 15919i bk4: 0a 15920i bk5: 7a 15874i bk6: 8a 15867i bk7: 0a 15921i bk8: 8a 15861i bk9: 4a 15895i bk10: 100a 15530i bk11: 96a 15320i bk12: 88a 15593i bk13: 92a 15410i bk14: 32a 15815i bk15: 12a 15872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.22283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15451 n_act=19 n_pre=3 n_req=118 n_rd=436 n_write=9 bw_util=0.02796
n_activity=1844 dram_eff=0.2413
bk0: 4a 15895i bk1: 12a 15850i bk2: 4a 15892i bk3: 4a 15885i bk4: 8a 15864i bk5: 4a 15896i bk6: 4a 15891i bk7: 4a 15898i bk8: 4a 15891i bk9: 4a 15892i bk10: 92a 15596i bk11: 88a 15384i bk12: 88a 15525i bk13: 84a 15361i bk14: 16a 15815i bk15: 16a 15853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.267684

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 51, Miss_rate = 0.440, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 105, Miss = 54, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 60, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1334
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4850
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5896
icnt_total_pkts_simt_to_mem=1520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.8313
	minimum = 6
	maximum = 32
Network latency average = 8.39634
	minimum = 6
	maximum = 24
Slowest packet = 1403
Flit latency average = 7.17528
	minimum = 6
	maximum = 20
Slowest flit = 3988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00900604
	minimum = 0.00461285 (at node 8)
	maximum = 0.0182867 (at node 6)
Accepted packet rate average = 0.00900604
	minimum = 0.00461285 (at node 8)
	maximum = 0.0182867 (at node 6)
Injected flit rate average = 0.0240893
	minimum = 0.00461285 (at node 8)
	maximum = 0.047117 (at node 23)
Accepted flit rate average= 0.0240893
	minimum = 0.00807249 (at node 19)
	maximum = 0.0578254 (at node 6)
Injected packet length average = 2.6748
Accepted packet length average = 2.6748
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87622 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Network latency average = 8.56436 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.10119 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00818817 (2 samples)
	minimum = 0.00506102 (2 samples)
	maximum = 0.0155707 (2 samples)
Accepted packet rate average = 0.00818817 (2 samples)
	minimum = 0.00506102 (2 samples)
	maximum = 0.0155707 (2 samples)
Injected flit rate average = 0.0227662 (2 samples)
	minimum = 0.00506102 (2 samples)
	maximum = 0.0521895 (2 samples)
Accepted flit rate average = 0.0227662 (2 samples)
	minimum = 0.00754209 (2 samples)
	maximum = 0.0509494 (2 samples)
Injected packet size average = 2.78038 (2 samples)
Accepted packet size average = 2.78038 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 2010 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12060)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(65,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(80,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (371,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (371,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(372,12060)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(372,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,12060)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (389,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (389,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(390,12060)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(390,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (391,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (391,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(392,12060)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(392,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (392,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(393,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (393,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (393,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(394,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(394,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (401,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(402,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (409,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (409,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(410,12060)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(410,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (413,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(414,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (415,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(416,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (421,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(422,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (423,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,12060)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(424,12060)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(41,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (429,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(430,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (433,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (433,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,12060), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(434,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (434,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(435,12060)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(435,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(436,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (437,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(438,12060)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (441,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(442,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (446,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(447,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (454,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (454,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(455,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (455,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(456,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(456,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (461,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,12060), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(462,12060)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,12060)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (467,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(468,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (478,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (478,12060), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(479,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(480,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (485,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(486,12060)
GPGPU-Sim uArch: cycles simulated: 12560  inst.: 2196602 (ipc=719.7) sim_rate=313800 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:13:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (537,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (537,12060), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(538,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(539,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (546,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(547,12060)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(96,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (558,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (558,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (558,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (558,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(559,12060)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(559,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(559,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(560,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (560,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (560,12060), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(561,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(562,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (563,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (563,12060), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(564,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(565,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (571,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(572,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (572,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (572,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(573,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,12060), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(574,12060)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (581,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(582,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (582,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(583,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (589,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (589,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (589,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(590,12060)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(590,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(591,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (595,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (595,12060), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(596,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (601,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(602,12060)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(143,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (688,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(689,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (700,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(701,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (708,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(709,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (715,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(716,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (729,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(730,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (739,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(740,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (742,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(743,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (743,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(744,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (753,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(754,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (759,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(760,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (763,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(764,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (767,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(768,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (782,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(783,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (784,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(785,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (786,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(787,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (797,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (797,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(798,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(798,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (800,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(801,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (804,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(805,12060)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(171,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (811,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(812,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (816,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(817,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (822,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(823,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (823,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(824,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (828,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(829,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (829,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(830,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (830,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (830,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(831,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(831,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (832,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(833,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (837,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (837,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(838,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(838,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (840,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(841,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (842,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(843,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (848,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(849,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (861,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(862,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (862,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(863,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (868,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(869,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (872,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(873,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (877,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(878,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (883,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(884,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (885,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(886,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (886,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(887,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (893,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(894,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (896,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(897,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (903,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (903,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(904,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(904,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (904,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (904,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(905,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(905,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (909,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(910,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (913,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(914,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (919,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(920,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (921,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(922,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (927,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(928,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (928,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(929,12060)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(182,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (937,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(938,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (945,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(946,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (947,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(948,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (955,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (955,12060), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(956,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(957,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (964,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(965,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (974,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(975,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (975,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(976,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (998,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(999,12060)
GPGPU-Sim uArch: cycles simulated: 13060  inst.: 2555555 (ipc=718.8) sim_rate=319444 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:13:31 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1010,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1011,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1015,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1030,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1030,12060), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1031,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1032,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1034,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1035,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1048,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1049,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1050,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1051,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1055,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1056,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1058,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1059,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1060,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1061,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1061,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1062,12060)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(235,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1071,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1072,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1078,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1079,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1079,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1080,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1086,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1087,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1093,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1094,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1099,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1100,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1104,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1105,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1114,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1115,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1132,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1133,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1146,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1147,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1148,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1149,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1152,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1153,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1154,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1155,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1159,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1160,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1167,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1167,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1168,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1168,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1178,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1179,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1180,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1193,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1195,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1199,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1208,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1209,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1209,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1209,12060), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(242,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1217,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1223,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1228,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1230,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1230,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1233,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1240,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1249,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1254,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1258,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1264,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1267,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1268,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1273,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1280,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1297,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1303,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1307,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1314,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1314,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1318,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1320,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1338,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1355,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1369,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1378,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1382,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1388,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1390,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1399,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1402,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1403,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1412,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1418,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1437,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1468,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2641,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2809,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2898,12060), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15060  inst.: 2757527 (ipc=306.9) sim_rate=306391 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:13:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3254,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3299,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3331,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3383,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3495,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3521,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3659,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3761,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3767,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3869,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3915,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4035,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4167,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4298,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4331,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4385,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4429,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4559,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4575,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4582,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4712,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4800,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4838,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4967,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5009,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5034,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5042,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5300,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5343,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5517,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5555,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5572,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5662,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5810,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5845,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5981,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6059,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6066,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6750,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6766,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6767
gpu_sim_insn = 926846
gpu_ipc =     136.9656
gpu_tot_sim_cycle = 18827
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     146.7891
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 289
gpu_stall_icnt2sh    = 645
gpu_total_sim_rate=307066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 750, Miss = 280, Miss_rate = 0.373, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 854, Miss = 332, Miss_rate = 0.389, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[2]: Access = 642, Miss = 215, Miss_rate = 0.335, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[3]: Access = 710, Miss = 253, Miss_rate = 0.356, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[4]: Access = 672, Miss = 239, Miss_rate = 0.356, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 568, Miss = 187, Miss_rate = 0.329, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[6]: Access = 684, Miss = 241, Miss_rate = 0.352, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[7]: Access = 572, Miss = 175, Miss_rate = 0.306, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[8]: Access = 616, Miss = 202, Miss_rate = 0.328, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[9]: Access = 626, Miss = 207, Miss_rate = 0.331, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 632, Miss = 210, Miss_rate = 0.332, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[11]: Access = 572, Miss = 166, Miss_rate = 0.290, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[12]: Access = 492, Miss = 140, Miss_rate = 0.285, Pending_hits = 285, Reservation_fails = 0
	L1D_cache_core[13]: Access = 446, Miss = 118, Miss_rate = 0.265, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[14]: Access = 460, Miss = 133, Miss_rate = 0.289, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3098
	L1D_total_cache_miss_rate = 0.3333
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1061
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60303
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 376, 150, 150, 150, 120, 120, 346, 120, 120, 120, 120, 120, 150, 150, 150, 337, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 105, 105, 105, 105, 275, 105, 105, 105, 219, 105, 105, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2037
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8837	W0_Idle:67984	W0_Scoreboard:143883	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16296 {8:2037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277032 {136:2037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 454 
averagemflatency = 196 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18826 
mrq_lat_table:974 	34 	108 	140 	98 	53 	105 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2210 	1009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3255 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1640 	409 	3 	0 	0 	0 	0 	2 	9 	35 	889 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1595      3646      5971      4068      2319      3085      1549      4490      2515      3609      2142      2944      1763      1775      1743      3090 
dram[1]:      2198      2968      1391      3541      4238      3004      2199      2743       944      3503      1666      2816      1747      1797      2250      4010 
dram[2]:      1200      4647      4016      3125      2980      2385      2665      4972      2344      4349      2887       910      2091      1845      2122      3899 
dram[3]:      1831      3015      2322      5154      2218      4752      2331      3243      4244      4063      2145       919      1774      1903      2391      2450 
dram[4]:      3407      3937      3090      1571      1014      5557      2794      1463      4666      2840      1290      4178      1785      1785      3194      2501 
dram[5]:      1349      2376      2226      1401      2731      1447      3438      1539      3479      3543      1211       922      1754      1771      5631      1846 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  4.285714 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1530/264 = 5.795455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 324
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        410       150       170       185       124       143       158       184       157       174       534       601       677       673       374       324
dram[1]:        115       126       159       130       159       138       129       190       189       124       513       637       592       615       332       502
dram[2]:        150       160       150       177       182       182       128       174       135       192       530       759       616       657       326       346
dram[3]:        189       145       177       175       185       187       143       192       173       133       567       708       606       559       368       337
dram[4]:        144       187       125       156       156       167       152       138       193       152      2428       562       523       651       461       358
dram[5]:        155       198       176       190       179       142       167       146       134       177       573       721       604       638       429       320
maximum mf latency per bank:
dram[0]:        283       283       282       286       256       276       273       289       272       282       302       397       334       372       279       282
dram[1]:        285       261       274       260       270       251       271       286       281       252       290       388       318       405       276       281
dram[2]:        273       253       286       289       274       286       275       285       274       282       293       387       355       454       272       274
dram[3]:        281       261       284       287       276       282       266       281       290       272       307       426       334       399       272       283
dram[4]:        251       282       252       282       282       284       253       277       282       252       288       422       319       386       288       287
dram[5]:        278       282       300       285       287       272       257       281       251       288       281       396       354       422       283       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24850 n_nop=23919 n_act=41 n_pre=25 n_req=259 n_rd=808 n_write=57 bw_util=0.03481
n_activity=4507 dram_eff=0.1919
bk0: 36a 24606i bk1: 28a 24640i bk2: 32a 24591i bk3: 20a 24647i bk4: 24a 24707i bk5: 20a 24686i bk6: 20a 24710i bk7: 20a 24718i bk8: 28a 24671i bk9: 24a 24669i bk10: 92a 24515i bk11: 112a 24183i bk12: 108a 24458i bk13: 96a 24275i bk14: 68a 24663i bk15: 80a 24545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.156298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24850 n_nop=23925 n_act=41 n_pre=25 n_req=256 n_rd=804 n_write=55 bw_util=0.03457
n_activity=4311 dram_eff=0.1993
bk0: 20a 24697i bk1: 12a 24757i bk2: 20a 24703i bk3: 4a 24811i bk4: 28a 24659i bk5: 20a 24739i bk6: 20a 24659i bk7: 64a 24356i bk8: 40a 24579i bk9: 28a 24677i bk10: 100a 24409i bk11: 100a 24230i bk12: 128a 24343i bk13: 112a 24250i bk14: 52a 24683i bk15: 56a 24621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.164588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7ef8fc7f8670 :  mf: uid= 92847, sid03:w25, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18826), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24850 n_nop=23958 n_act=42 n_pre=26 n_req=246 n_rd=771 n_write=53 bw_util=0.03316
n_activity=4197 dram_eff=0.1963
bk0: 16a 24710i bk1: 16a 24754i bk2: 28a 24624i bk3: 32a 24630i bk4: 8a 24788i bk5: 28a 24581i bk6: 12a 24749i bk7: 31a 24602i bk8: 24a 24655i bk9: 64a 24309i bk10: 88a 24516i bk11: 92a 24307i bk12: 112a 24315i bk13: 100a 24200i bk14: 56a 24675i bk15: 64a 24659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.202133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24850 n_nop=23959 n_act=47 n_pre=31 n_req=237 n_rd=768 n_write=45 bw_util=0.03272
n_activity=4330 dram_eff=0.1878
bk0: 32a 24606i bk1: 16a 24731i bk2: 20a 24673i bk3: 20a 24703i bk4: 12a 24755i bk5: 12a 24742i bk6: 16a 24746i bk7: 24a 24671i bk8: 40a 24583i bk9: 40a 24579i bk10: 100a 24454i bk11: 100a 24232i bk12: 108a 24440i bk13: 120a 24118i bk14: 60a 24675i bk15: 48a 24695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.187082
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24850 n_nop=23862 n_act=50 n_pre=34 n_req=268 n_rd=848 n_write=56 bw_util=0.03638
n_activity=4603 dram_eff=0.1964
bk0: 28a 24679i bk1: 24a 24615i bk2: 8a 24798i bk3: 32a 24657i bk4: 36a 24582i bk5: 40a 24561i bk6: 20a 24732i bk7: 28a 24618i bk8: 24a 24673i bk9: 20a 24725i bk10: 104a 24421i bk11: 104a 24181i bk12: 116a 24302i bk13: 108a 24249i bk14: 80a 24565i bk15: 76a 24553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.15497
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24850 n_nop=23898 n_act=43 n_pre=27 n_req=264 n_rd=824 n_write=58 bw_util=0.03549
n_activity=4389 dram_eff=0.201
bk0: 24a 24709i bk1: 40a 24575i bk2: 40a 24516i bk3: 28a 24621i bk4: 32a 24575i bk5: 20a 24706i bk6: 20a 24723i bk7: 36a 24567i bk8: 28a 24672i bk9: 20a 24659i bk10: 100a 24443i bk11: 88a 24314i bk12: 104a 24387i bk13: 100a 24203i bk14: 68a 24577i bk15: 76a 24549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.196378

========= L2 cache stats =========
L2_cache_bank[0]: Access = 290, Miss = 102, Miss_rate = 0.352, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 247, Miss = 100, Miss_rate = 0.405, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 269, Miss = 102, Miss_rate = 0.379, Pending_hits = 6, Reservation_fails = 107
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 203, Miss = 86, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 257, Miss = 107, Miss_rate = 0.416, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 95, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 597, Miss = 104, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 249, Miss = 104, Miss_rate = 0.418, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 230, Miss = 102, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3279
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3678
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=11697
icnt_total_pkts_simt_to_mem=4446
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97558
	minimum = 6
	maximum = 32
Network latency average = 7.74781
	minimum = 6
	maximum = 25
Slowest packet = 2879
Flit latency average = 6.72545
	minimum = 6
	maximum = 25
Slowest flit = 13294
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0212907
	minimum = 0.00857101 (at node 13)
	maximum = 0.0648737 (at node 23)
Accepted packet rate average = 0.0212907
	minimum = 0.00857101 (at node 13)
	maximum = 0.0648737 (at node 23)
Injected flit rate average = 0.0477645
	minimum = 0.0110832 (at node 13)
	maximum = 0.116891 (at node 23)
Accepted flit rate average= 0.0477645
	minimum = 0.0245308 (at node 19)
	maximum = 0.116743 (at node 23)
Injected packet length average = 2.24344
Accepted packet length average = 2.24344
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57601 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.6667 (3 samples)
Network latency average = 8.29218 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.6667 (3 samples)
Flit latency average = 6.97594 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0125557 (3 samples)
	minimum = 0.00623101 (3 samples)
	maximum = 0.032005 (3 samples)
Accepted packet rate average = 0.0125557 (3 samples)
	minimum = 0.00623101 (3 samples)
	maximum = 0.032005 (3 samples)
Injected flit rate average = 0.031099 (3 samples)
	minimum = 0.00706841 (3 samples)
	maximum = 0.0737566 (3 samples)
Accepted flit rate average = 0.031099 (3 samples)
	minimum = 0.013205 (3 samples)
	maximum = 0.0728806 (3 samples)
Injected packet size average = 2.47689 (3 samples)
Accepted packet size average = 2.47689 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 307066 (inst/sec)
gpgpu_simulation_rate = 2091 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18827)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18827)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18827)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18827)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18827)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18827)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18827)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(37,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(70,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (374,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(375,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (398,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(399,18827)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (404,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(405,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (413,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(414,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (420,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(421,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (422,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(423,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (424,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(425,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (429,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(430,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (436,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(437,18827)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (443,18827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(444,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (447,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (447,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(448,18827)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(448,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (452,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(453,18827)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(102,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (464,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(465,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (486,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(487,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (487,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(488,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (493,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(494,18827)
GPGPU-Sim uArch: cycles simulated: 19327  inst.: 3103557 (ipc=679.9) sim_rate=310355 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:13:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (518,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(519,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (519,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(520,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (527,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (527,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (527,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(528,18827)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(528,18827)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(528,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (530,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(531,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (535,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (535,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(536,18827)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(536,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (540,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(541,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (543,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(544,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (551,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(552,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (590,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(591,18827)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (667,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(668,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (692,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(693,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (706,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(707,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (749,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(750,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (768,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(769,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (779,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(780,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (786,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(787,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (809,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(810,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (812,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(813,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (813,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(814,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (828,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(829,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (840,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(841,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (993,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(994,18827)
GPGPU-Sim uArch: cycles simulated: 19827  inst.: 3238877 (ipc=475.3) sim_rate=294443 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:13:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1027,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1028,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1055,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1056,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1068,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1069,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2097,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2098,18827)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(82,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2434,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2435,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2481,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2482,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2781,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2782,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2847,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2848,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2896,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2897,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3026,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3027,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3044,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(3045,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3070,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3071,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3074,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(3075,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3136,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3137,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3262,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3263,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3290,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3290,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3291,18827)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3291,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3360,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3361,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3425,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3426,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3430,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3431,18827)
GPGPU-Sim uArch: cycles simulated: 22327  inst.: 3330691 (ipc=162.0) sim_rate=277557 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:13:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3507,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3508,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3577,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3578,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3652,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3653,18827)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3747,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3747,18827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3748,18827)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3748,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3793,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3794,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3803,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3804,18827)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3977,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3978,18827)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4030,18827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4031,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4036,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4037,18827)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4038,18827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4039,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4042,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4043,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4052,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4053,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4129,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4130,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4180,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4181,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4220,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4221,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4233,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4234,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4348,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4349,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4350,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4351,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4356,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4357,18827)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4427,18827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4428,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4477,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4478,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4498,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4499,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4521,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4522,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4598,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4599,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4661,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4662,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4683,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4684,18827)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4731,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4732,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4753,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4754,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4792,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4793,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4859,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4860,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4903,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4904,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4906,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4907,18827)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4908,18827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4909,18827)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(188,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4918,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4919,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4921,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4922,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4962,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4963,18827)
GPGPU-Sim uArch: cycles simulated: 23827  inst.: 3466968 (ipc=140.7) sim_rate=266689 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:13:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5003,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5004,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5006,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5007,18827)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5166,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5167,18827)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5193,18827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5194,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5195,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5196,18827)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5219,18827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5220,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5324,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5325,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5354,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5355,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5371,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5372,18827)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5423,18827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5424,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5467,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5468,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5469,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5470,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5638,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5639,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5650,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5651,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5716,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5717,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5725,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5726,18827)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5939,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5940,18827)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5986,18827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5987,18827)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(210,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6049,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6050,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6054,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6055,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6085,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6086,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6119,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6120,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6149,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6150,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6255,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6256,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6389,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6390,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6398,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6399,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6463,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6464,18827)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6522,18827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6523,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6663,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6664,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6957,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6958,18827)
GPGPU-Sim uArch: cycles simulated: 25827  inst.: 3597605 (ipc=119.1) sim_rate=256971 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:13:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7004,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7005,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7012,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7013,18827)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7123,18827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7124,18827)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7213,18827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7214,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7252,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7253,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7829,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7830,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7901,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7902,18827)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8380,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8381,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8491,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8492,18827)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(175,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8715,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8716,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8852,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8853,18827)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8928,18827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(8929,18827)
GPGPU-Sim uArch: cycles simulated: 27827  inst.: 3650514 (ipc=98.5) sim_rate=243367 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:13:38 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9085,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9086,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9231,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9232,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9668,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9669,18827)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9705,18827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9706,18827)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9879,18827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9880,18827)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10133,18827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10134,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10218,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10219,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10454,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10455,18827)
GPGPU-Sim uArch: cycles simulated: 29327  inst.: 3690675 (ipc=88.3) sim_rate=230667 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:13:39 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10649,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10650,18827)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11134,18827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11135,18827)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11198,18827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11199,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11292,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11293,18827)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11497,18827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11498,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11502,18827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11503,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12308,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12309,18827)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12321,18827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12322,18827)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(203,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 31327  inst.: 3734990 (ipc=77.7) sim_rate=219705 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:13:40 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12796,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12797,18827)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12978,18827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12979,18827)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13099,18827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13100,18827)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13184,18827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13185,18827)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13210,18827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13211,18827)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13367,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13459,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13751,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13939,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13948,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14435,18827), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33327  inst.: 3774075 (ipc=69.7) sim_rate=209670 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:13:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14621,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14802,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14995,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15095,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15214,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15284,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15286,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15396,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15412,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15451,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15509,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15604,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15652,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15654,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15720,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15909,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15952,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15996,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16132,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16192,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16312,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16332,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 35327  inst.: 3789452 (ipc=62.2) sim_rate=199444 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:13:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16592,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16615,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16895,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17093,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17174,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17192,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17597,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17694,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17698,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17787,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17795,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17912,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18116,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18148,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18153,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18419,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18507,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18618,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18922,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19022,18827), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19052,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19149,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19189,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19348,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19351,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19433,18827), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 38327  inst.: 3813363 (ipc=53.8) sim_rate=190668 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:13:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19504,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19530,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19533,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19839,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20077,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20621,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20705,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20798,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20822,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20905,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21029,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21055,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21326,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21393,18827), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21468,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21471,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21531,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21809,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21893,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(247,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22034,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22153,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22224,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22400,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22470,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22474,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22838,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23239,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23421,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23424,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42327  inst.: 3835515 (ipc=45.6) sim_rate=182643 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:13:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23844,18827), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24402,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24540,18827), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25120,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25508,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25589,18827), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26477,18827), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 26478
gpu_sim_insn = 1075073
gpu_ipc =      40.6025
gpu_tot_sim_cycle = 45305
gpu_tot_sim_insn = 3838671
gpu_tot_ipc =      84.7295
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6292
gpu_stall_icnt2sh    = 20709
gpu_total_sim_rate=182793

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147857
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 3043, Miss = 1503, Miss_rate = 0.494, Pending_hits = 435, Reservation_fails = 7524
	L1D_cache_core[1]: Access = 3934, Miss = 2148, Miss_rate = 0.546, Pending_hits = 460, Reservation_fails = 9118
	L1D_cache_core[2]: Access = 3288, Miss = 1650, Miss_rate = 0.502, Pending_hits = 416, Reservation_fails = 7062
	L1D_cache_core[3]: Access = 3530, Miss = 1813, Miss_rate = 0.514, Pending_hits = 410, Reservation_fails = 9007
	L1D_cache_core[4]: Access = 4720, Miss = 2720, Miss_rate = 0.576, Pending_hits = 495, Reservation_fails = 11360
	L1D_cache_core[5]: Access = 3549, Miss = 1875, Miss_rate = 0.528, Pending_hits = 459, Reservation_fails = 9631
	L1D_cache_core[6]: Access = 2726, Miss = 1361, Miss_rate = 0.499, Pending_hits = 399, Reservation_fails = 5187
	L1D_cache_core[7]: Access = 3177, Miss = 1628, Miss_rate = 0.512, Pending_hits = 426, Reservation_fails = 7940
	L1D_cache_core[8]: Access = 3400, Miss = 1713, Miss_rate = 0.504, Pending_hits = 424, Reservation_fails = 8073
	L1D_cache_core[9]: Access = 3497, Miss = 1830, Miss_rate = 0.523, Pending_hits = 445, Reservation_fails = 8569
	L1D_cache_core[10]: Access = 3398, Miss = 1722, Miss_rate = 0.507, Pending_hits = 456, Reservation_fails = 7950
	L1D_cache_core[11]: Access = 3403, Miss = 1768, Miss_rate = 0.520, Pending_hits = 407, Reservation_fails = 10183
	L1D_cache_core[12]: Access = 4538, Miss = 2614, Miss_rate = 0.576, Pending_hits = 502, Reservation_fails = 11151
	L1D_cache_core[13]: Access = 2728, Miss = 1352, Miss_rate = 0.496, Pending_hits = 424, Reservation_fails = 4853
	L1D_cache_core[14]: Access = 3529, Miss = 1844, Miss_rate = 0.523, Pending_hits = 458, Reservation_fails = 8061
	L1D_total_cache_accesses = 52460
	L1D_total_cache_misses = 27541
	L1D_total_cache_miss_rate = 0.5250
	L1D_total_cache_pending_hits = 6616
	L1D_total_cache_reservation_fails = 125669
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27070
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80861
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26590
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146863
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
479, 438, 477, 195, 421, 479, 195, 195, 490, 322, 604, 479, 180, 180, 451, 406, 406, 180, 417, 705, 490, 180, 576, 180, 180, 180, 350, 350, 576, 350, 350, 322, 165, 165, 447, 503, 307, 165, 587, 165, 421, 645, 165, 165, 363, 393, 165, 335, 
gpgpu_n_tot_thrd_icount = 8440032
gpgpu_n_tot_w_icount = 263751
gpgpu_n_stall_shd_mem = 134427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11721
gpgpu_n_mem_write_global = 16365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292494
gpgpu_n_store_insn = 17812
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537631
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 131255
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:204999	W0_Idle:87817	W0_Scoreboard:422871	W1:112168	W2:22793	W3:4843	W4:970	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93768 {8:11721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 654696 {40:16364,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1594056 {136:11721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130920 {8:16365,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 203 
maxdqlatency = 0 
maxmflatency = 856 
averagemflatency = 310 
max_icnt2mem_latency = 632 
max_icnt2sh_latency = 45304 
mrq_lat_table:4497 	124 	269 	637 	623 	252 	146 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9762 	16271 	2068 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7448 	1128 	1596 	4451 	8439 	5064 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5431 	4485 	1718 	102 	0 	0 	0 	2 	9 	35 	889 	9422 	6008 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        14        18        24        18        20        24        28        27        20        22        27        24        17        17 
dram[1]:        16        16        24        14        23        20        22        18        16        21        20        22        25        23        16        13 
dram[2]:        16        18        18        16        22        18        22        14        23        18        20        22        22        22        14        16 
dram[3]:        24        15        16        16        16        20        25        19        27        18        20        22        27        20        15        12 
dram[4]:        21        16        14        22        22        16        12        21        23        25        22        22        22        23        11        14 
dram[5]:         8        10        14        24        23        22        19        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2611      3646      5971      4068      4350      3525      3868      4490      6047      4188      7185      7099      4884      4875      9094      5850 
dram[1]:      3117      4758      2365      3541      4238      4864      3561      3842      3878      4120      6177      6469      5009      5329      5305      4010 
dram[2]:      2763      4647      4857      5656      3724      4622      3859      4972      4061      4349      6430      6282      5068      3248      2578      6181 
dram[3]:      2292      4229      3138      5154      2920      4752      3915      5272      4244      4063      5794      7081      2565      4777      2391      3005 
dram[4]:      7519      9184      3090      7087      4878      5557      3572      4486      4666      3869      3798      4178      2535      2608      3194      2721 
dram[5]:      2024      2376      2561      3544      5109      4274      3919      5137      4158      3543      4297      6558      2950      1847      5941      2734 
average row accesses per activate:
dram[0]:  6.090909  5.500000  4.866667  3.727273  4.500000  3.652174  4.315790  3.346154  4.444445  3.952381  5.222222  3.470588  6.285714  4.888889  3.333333  5.750000 
dram[1]:  4.625000  4.571429  4.687500  4.157895  5.352941  3.952381  4.555555  3.066667  3.068965  3.952381  4.615385  3.866667  6.166667  5.285714  4.555555  3.833333 
dram[2]:  5.846154  7.000000  3.590909  3.818182  4.933333  3.280000  4.666667  3.148148  4.550000  3.214286  5.800000  4.230769  3.461539  4.363636  5.375000  6.000000 
dram[3]:  5.000000  4.176471  3.148148  3.904762  8.250000  4.631579  6.750000  3.695652  3.538461  3.607143  5.454545  4.909091  5.285714  3.666667  4.500000  4.555555 
dram[4]:  3.947368  3.681818  5.538462  4.500000  4.555555  4.294117  3.222222  4.866667  3.093750  3.346154  4.125000  4.909091  3.461539  3.384615  3.727273  4.500000 
dram[5]:  4.166667  3.947368  5.000000  4.157895  3.800000  4.882353  3.555556  3.954545  3.708333  3.230769  4.200000  5.000000  4.333333  4.100000  5.375000  3.142857 
average row locality = 6572/1582 = 4.154235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        45        53        51        54        52        57        52        53        38        51        44        44        40        46 
dram[1]:        42        37        45        48        58        53        50        61        57        55        48        48        37        37        41        46 
dram[2]:        43        34        50        54        45        53        52        56        57        58        46        47        45        47        43        42 
dram[3]:        47        40        53        52        37        56        50        54        61        71        49        45        37        44        45        41 
dram[4]:        43        51        41        51        54        45        57        44        65        56        55        44        45        44        41        36 
dram[5]:        46        48        53        50        46        51        64        55        59        56        52        42        39        41        43        44 
total reads: 4635
bank skew: 71/34 = 2.09
chip skew: 789/757 = 1.04
number of total write accesses:
dram[0]:        28        28        28        29        30        30        30        30        28        30         9         8         0         0         0         0 
dram[1]:        32        27        30        31        33        30        32        31        32        28        12        10         0         0         0         0 
dram[2]:        33        29        29        30        29        29        32        29        34        32        12         8         0         1         0         0 
dram[3]:        33        31        32        30        29        32        31        31        31        30        11         9         0         0         0         0 
dram[4]:        32        30        31        30        28        28        30        29        34        31        11        10         0         0         0         0 
dram[5]:        29        27        32        29        30        32        32        32        30        28        11         8         0         0         0         0 
total reads: 1937
min_bank_accesses = 0!
chip skew: 330/308 = 1.07
average mf latency per bank:
dram[0]:        521       450       496       492       574       595       590       565       705       672      1791      1846      2781      3053      3302      2667
dram[1]:        468       463       483       473       569       498       554       524       665       706      1611      1749      3763      3531      2678      2722
dram[2]:        511       541       493       517       473       477       689       628       627       717      1776      1764      2931      3185      2584      2985
dram[3]:        466       407       546       517       431       541       615       577       763       614      1446      1979      3442      2661      2803      2818
dram[4]:        611       452       629       516       712       495       723       632       881       676     26299      1753      3731      3093      3852      3466
dram[5]:        430       479       522       460       530       492       721       623       687       616      1617      2037      3123      3276      2938      2718
maximum mf latency per bank:
dram[0]:        620       641       591       680       677       641       698       717       643       639       702       751       618       643       654       646
dram[1]:        685       678       575       614       625       646       692       647       641       626       603       646       659       646       599       698
dram[2]:        680       650       605       587       619       645       690       742       648       680       603       761       613       607       642       747
dram[3]:        636       568       596       650       639       602       788       700       687       680       622       678       695       570       673       650
dram[4]:        856       641       706       662       781       598       749       711       782       700       785       662       780       717       741       625
dram[5]:        689       606       693       720       660       695       738       684       638       684       659       607       655       653       664       637

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59800 n_nop=55986 n_act=247 n_pre=231 n_req=1065 n_rd=3028 n_write=308 bw_util=0.05579
n_activity=17476 dram_eff=0.1909
bk0: 156a 58456i bk1: 152a 58536i bk2: 180a 58325i bk3: 212a 57942i bk4: 204a 57968i bk5: 216a 57930i bk6: 208a 58047i bk7: 228a 57723i bk8: 208a 58236i bk9: 212a 58033i bk10: 152a 58819i bk11: 204a 58353i bk12: 176a 58920i bk13: 176a 58590i bk14: 160a 59000i bk15: 184a 58880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.173712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59800 n_nop=55907 n_act=263 n_pre=247 n_req=1091 n_rd=3052 n_write=331 bw_util=0.05657
n_activity=17505 dram_eff=0.1933
bk0: 168a 58467i bk1: 148a 58495i bk2: 180a 58393i bk3: 192a 58104i bk4: 232a 58090i bk5: 212a 57830i bk6: 200a 57939i bk7: 244a 57621i bk8: 228a 57682i bk9: 220a 58224i bk10: 192a 58626i bk11: 192a 58371i bk12: 148a 59070i bk13: 148a 58986i bk14: 164a 59042i bk15: 184a 58834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.193679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59800 n_nop=55879 n_act=261 n_pre=245 n_req=1099 n_rd=3088 n_write=327 bw_util=0.05711
n_activity=18164 dram_eff=0.188
bk0: 172a 58316i bk1: 136a 58580i bk2: 200a 58009i bk3: 216a 58028i bk4: 180a 58357i bk5: 212a 57826i bk6: 208a 57955i bk7: 224a 57821i bk8: 228a 57889i bk9: 232a 57824i bk10: 184a 58705i bk11: 188a 58602i bk12: 180a 58759i bk13: 188a 58598i bk14: 172a 58997i bk15: 168a 59090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.19709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59800 n_nop=55841 n_act=257 n_pre=241 n_req=1112 n_rd=3128 n_write=333 bw_util=0.05788
n_activity=18058 dram_eff=0.1917
bk0: 188a 58361i bk1: 160a 58278i bk2: 212a 57874i bk3: 208a 57822i bk4: 148a 58346i bk5: 224a 57939i bk6: 200a 58205i bk7: 216a 57606i bk8: 244a 57932i bk9: 284a 57635i bk10: 196a 58702i bk11: 180a 58452i bk12: 148a 59084i bk13: 176a 58691i bk14: 180a 58961i bk15: 164a 59040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.210134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59800 n_nop=55846 n_act=279 n_pre=263 n_req=1096 n_rd=3088 n_write=324 bw_util=0.05706
n_activity=18467 dram_eff=0.1848
bk0: 172a 58414i bk1: 204a 57981i bk2: 164a 58475i bk3: 204a 58164i bk4: 216a 58284i bk5: 180a 58420i bk6: 228a 58093i bk7: 176a 58354i bk8: 260a 57692i bk9: 224a 57879i bk10: 220a 58524i bk11: 176a 58575i bk12: 180a 58840i bk13: 176a 58704i bk14: 164a 59015i bk15: 144a 59164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.162977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59800 n_nop=55790 n_act=275 n_pre=259 n_req=1109 n_rd=3156 n_write=320 bw_util=0.05813
n_activity=18200 dram_eff=0.191
bk0: 184a 58222i bk1: 192a 58339i bk2: 212a 58141i bk3: 200a 57998i bk4: 184a 58245i bk5: 204a 58180i bk6: 256a 57697i bk7: 220a 57735i bk8: 236a 57903i bk9: 224a 57954i bk10: 208a 58594i bk11: 168a 58589i bk12: 156a 58944i bk13: 164a 58739i bk14: 172a 59070i bk15: 176a 58879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.189264

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1974, Miss = 361, Miss_rate = 0.183, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[1]: Access = 2044, Miss = 396, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1987, Miss = 378, Miss_rate = 0.190, Pending_hits = 14, Reservation_fails = 107
L2_cache_bank[3]: Access = 1930, Miss = 385, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1947, Miss = 381, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2035, Miss = 391, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1935, Miss = 379, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1915, Miss = 403, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6411, Miss = 401, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1991, Miss = 371, Miss_rate = 0.186, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 2047, Miss = 402, Miss_rate = 0.196, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 1945, Miss = 387, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28161
L2_total_cache_misses = 4635
L2_total_cache_miss_rate = 0.1646
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2737
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1893
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=75315
icnt_total_pkts_simt_to_mem=44529
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.0201
	minimum = 6
	maximum = 470
Network latency average = 34.342
	minimum = 6
	maximum = 373
Slowest packet = 9590
Flit latency average = 27.8357
	minimum = 6
	maximum = 372
Slowest flit = 46066
Fragmentation average = 0.0357688
	minimum = 0
	maximum = 166
Injected packet rate average = 0.0696092
	minimum = 0.0429791 (at node 6)
	maximum = 0.219579 (at node 23)
Accepted packet rate average = 0.0696092
	minimum = 0.0429791 (at node 6)
	maximum = 0.219579 (at node 23)
Injected flit rate average = 0.145055
	minimum = 0.0701715 (at node 6)
	maximum = 0.341642 (at node 23)
Accepted flit rate average= 0.145055
	minimum = 0.0969106 (at node 15)
	maximum = 0.408641 (at node 23)
Injected packet length average = 2.08386
Accepted packet length average = 2.08386
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.187 (4 samples)
	minimum = 6 (4 samples)
	maximum = 142 (4 samples)
Network latency average = 14.8046 (4 samples)
	minimum = 6 (4 samples)
	maximum = 114 (4 samples)
Flit latency average = 12.1909 (4 samples)
	minimum = 6 (4 samples)
	maximum = 112.75 (4 samples)
Fragmentation average = 0.00894221 (4 samples)
	minimum = 0 (4 samples)
	maximum = 41.5 (4 samples)
Injected packet rate average = 0.026819 (4 samples)
	minimum = 0.015418 (4 samples)
	maximum = 0.0788984 (4 samples)
Accepted packet rate average = 0.026819 (4 samples)
	minimum = 0.015418 (4 samples)
	maximum = 0.0788984 (4 samples)
Injected flit rate average = 0.0595881 (4 samples)
	minimum = 0.0228442 (4 samples)
	maximum = 0.140728 (4 samples)
Accepted flit rate average = 0.0595881 (4 samples)
	minimum = 0.0341314 (4 samples)
	maximum = 0.156821 (4 samples)
Injected packet size average = 2.22186 (4 samples)
Accepted packet size average = 2.22186 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182793 (inst/sec)
gpgpu_simulation_rate = 2157 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45305)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45305)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45305)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45305)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,45305)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,45305)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,45305)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(35,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(54,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(41,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 45805  inst.: 4142419 (ipc=607.5) sim_rate=188291 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:13:45 2016
GPGPU-Sim uArch: cycles simulated: 47305  inst.: 4160587 (ipc=161.0) sim_rate=180895 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:13:46 2016
GPGPU-Sim uArch: cycles simulated: 48805  inst.: 4172625 (ipc=95.4) sim_rate=173859 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:13:47 2016
GPGPU-Sim uArch: cycles simulated: 50805  inst.: 4184889 (ipc=62.9) sim_rate=167395 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:13:48 2016
GPGPU-Sim uArch: cycles simulated: 52305  inst.: 4195915 (ipc=51.0) sim_rate=161381 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:13:49 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(19,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 54305  inst.: 4210958 (ipc=41.4) sim_rate=155961 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:13:50 2016
GPGPU-Sim uArch: cycles simulated: 56305  inst.: 4226676 (ipc=35.3) sim_rate=150952 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:13:51 2016
GPGPU-Sim uArch: cycles simulated: 57805  inst.: 4237764 (ipc=31.9) sim_rate=146129 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:13:52 2016
GPGPU-Sim uArch: cycles simulated: 59805  inst.: 4252423 (ipc=28.5) sim_rate=141747 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:13:53 2016
GPGPU-Sim uArch: cycles simulated: 61305  inst.: 4263703 (ipc=26.6) sim_rate=137538 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:13:54 2016
GPGPU-Sim uArch: cycles simulated: 63305  inst.: 4277813 (ipc=24.4) sim_rate=133681 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:13:55 2016
GPGPU-Sim uArch: cycles simulated: 65305  inst.: 4292877 (ipc=22.7) sim_rate=130087 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:13:56 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 66805  inst.: 4304942 (ipc=21.7) sim_rate=126615 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:13:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21793,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21794,45305)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22526,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22527,45305)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22784,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22785,45305)
GPGPU-Sim uArch: cycles simulated: 68805  inst.: 4324903 (ipc=20.7) sim_rate=123568 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:13:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23930,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23931,45305)
GPGPU-Sim uArch: cycles simulated: 70805  inst.: 4345868 (ipc=19.9) sim_rate=120718 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:13:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25528,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25529,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25884,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25885,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26142,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26143,45305)
GPGPU-Sim uArch: cycles simulated: 72305  inst.: 4367765 (ipc=19.6) sim_rate=118047 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:14:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28024,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28025,45305)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28757,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28758,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28923,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28924,45305)
GPGPU-Sim uArch: cycles simulated: 74305  inst.: 4389636 (ipc=19.0) sim_rate=115516 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:14:01 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(99,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30147,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30148,45305)
GPGPU-Sim uArch: cycles simulated: 76305  inst.: 4413484 (ipc=18.5) sim_rate=113166 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:14:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31191,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31192,45305)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31581,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31582,45305)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31891,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31892,45305)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32270,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32271,45305)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32507,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32508,45305)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32640,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32641,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32799,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(32800,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32843,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32844,45305)
GPGPU-Sim uArch: cycles simulated: 78305  inst.: 4451387 (ipc=18.6) sim_rate=111284 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:14:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33537,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33538,45305)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33821,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33822,45305)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33991,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33992,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34189,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34190,45305)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (34283,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(34284,45305)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34651,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34652,45305)
GPGPU-Sim uArch: cycles simulated: 80305  inst.: 4485527 (ipc=18.5) sim_rate=109403 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:14:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35067,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35068,45305)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(115,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35164,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35165,45305)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35309,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35310,45305)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35742,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35743,45305)
GPGPU-Sim uArch: cycles simulated: 81805  inst.: 4510437 (ipc=18.4) sim_rate=107391 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:14:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37045,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37046,45305)
GPGPU-Sim uArch: cycles simulated: 83805  inst.: 4534009 (ipc=18.1) sim_rate=105442 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:14:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38997,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38998,45305)
GPGPU-Sim uArch: cycles simulated: 85805  inst.: 4554379 (ipc=17.7) sim_rate=103508 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:14:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40620,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40621,45305)
GPGPU-Sim uArch: cycles simulated: 87305  inst.: 4569575 (ipc=17.4) sim_rate=101546 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:14:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42011,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42012,45305)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42395,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42396,45305)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42878,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42879,45305)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(120,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43630,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43631,45305)
GPGPU-Sim uArch: cycles simulated: 89305  inst.: 4594037 (ipc=17.2) sim_rate=99870 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:14:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45979,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45980,45305)
GPGPU-Sim uArch: cycles simulated: 91305  inst.: 4616160 (ipc=16.9) sim_rate=98216 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:14:10 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46139,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46140,45305)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46190,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46191,45305)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46418,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46419,45305)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (46743,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(46744,45305)
GPGPU-Sim uArch: cycles simulated: 93305  inst.: 4646134 (ipc=16.8) sim_rate=96794 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:14:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49102,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49103,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (49814,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(49815,45305)
GPGPU-Sim uArch: cycles simulated: 95305  inst.: 4675787 (ipc=16.7) sim_rate=95424 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:14:12 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(131,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50506,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50507,45305)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50536,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50537,45305)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50542,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(50543,45305)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (51327,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(51328,45305)
GPGPU-Sim uArch: cycles simulated: 96805  inst.: 4700398 (ipc=16.7) sim_rate=94007 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:14:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (53113,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(53114,45305)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (53198,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(53199,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53263,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53264,45305)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53488,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53489,45305)
GPGPU-Sim uArch: cycles simulated: 98805  inst.: 4729610 (ipc=16.7) sim_rate=92737 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:14:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (53525,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(53526,45305)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54178,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54179,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55032,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55033,45305)
GPGPU-Sim uArch: cycles simulated: 100805  inst.: 4767064 (ipc=16.7) sim_rate=91674 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:14:15 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(123,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (55910,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(55911,45305)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57391,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57392,45305)
GPGPU-Sim uArch: cycles simulated: 102805  inst.: 4790479 (ipc=16.6) sim_rate=90386 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:14:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (57900,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(57901,45305)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (58046,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(58047,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58971,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(58972,45305)
GPGPU-Sim uArch: cycles simulated: 104305  inst.: 4812650 (ipc=16.5) sim_rate=89123 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:14:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (59462,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(59463,45305)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (60328,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(60329,45305)
GPGPU-Sim uArch: cycles simulated: 106305  inst.: 4841498 (ipc=16.4) sim_rate=88027 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:14:18 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (61230,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(61231,45305)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (61628,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(61629,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62094,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(62095,45305)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(121,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 108305  inst.: 4870153 (ipc=16.4) sim_rate=86967 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:14:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (63055,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(63056,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (64309,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(64310,45305)
GPGPU-Sim uArch: cycles simulated: 109805  inst.: 4890468 (ipc=16.3) sim_rate=85797 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:14:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (64990,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(64991,45305)
GPGPU-Sim uArch: cycles simulated: 111805  inst.: 4916328 (ipc=16.2) sim_rate=84764 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:14:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (67175,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(67176,45305)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67551,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67552,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (67954,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(67955,45305)
GPGPU-Sim uArch: cycles simulated: 113805  inst.: 4941828 (ipc=16.1) sim_rate=83759 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:14:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (69435,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(69436,45305)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (69450,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(69451,45305)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(90,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 115305  inst.: 4964951 (ipc=16.1) sim_rate=82749 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:14:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (70594,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(70595,45305)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (71557,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(71558,45305)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (71933,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(71934,45305)
GPGPU-Sim uArch: cycles simulated: 117305  inst.: 4995048 (ipc=16.1) sim_rate=81886 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:14:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (72444,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(72445,45305)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (72890,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(72891,45305)
GPGPU-Sim uArch: cycles simulated: 119305  inst.: 5020182 (ipc=16.0) sim_rate=80970 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:14:25 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (74605,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(74606,45305)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (75315,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(75316,45305)
GPGPU-Sim uArch: cycles simulated: 120805  inst.: 5042404 (ipc=15.9) sim_rate=80038 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:14:26 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(110,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (76435,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(76436,45305)
GPGPU-Sim uArch: cycles simulated: 122805  inst.: 5068428 (ipc=15.9) sim_rate=79194 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:14:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (78513,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(78514,45305)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (79340,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(79341,45305)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (79446,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(79447,45305)
GPGPU-Sim uArch: cycles simulated: 124805  inst.: 5102177 (ipc=15.9) sim_rate=78495 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:14:28 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (79537,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(79538,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (81187,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(81188,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (81425,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(81426,45305)
GPGPU-Sim uArch: cycles simulated: 126805  inst.: 5135144 (ipc=15.9) sim_rate=77805 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:14:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (82084,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(82085,45305)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(171,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 128805  inst.: 5162413 (ipc=15.9) sim_rate=77050 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:14:30 2016
GPGPU-Sim uArch: cycles simulated: 130305  inst.: 5182988 (ipc=15.8) sim_rate=76220 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:14:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (85222,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(85223,45305)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (85598,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(85599,45305)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (86309,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(86310,45305)
GPGPU-Sim uArch: cycles simulated: 132305  inst.: 5210574 (ipc=15.8) sim_rate=75515 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:14:32 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (88203,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(88204,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (88427,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(88428,45305)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (88713,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(88714,45305)
GPGPU-Sim uArch: cycles simulated: 134305  inst.: 5237156 (ipc=15.7) sim_rate=74816 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:14:33 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(146,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 136305  inst.: 5262727 (ipc=15.6) sim_rate=74122 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:14:34 2016
GPGPU-Sim uArch: cycles simulated: 138305  inst.: 5282474 (ipc=15.5) sim_rate=73367 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:14:35 2016
GPGPU-Sim uArch: cycles simulated: 140305  inst.: 5305307 (ipc=15.4) sim_rate=72675 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:14:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (95331,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(95332,45305)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (95658,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(95659,45305)
GPGPU-Sim uArch: cycles simulated: 142305  inst.: 5333665 (ipc=15.4) sim_rate=72076 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:14:37 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (97342,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(97343,45305)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(163,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98660,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(98661,45305)
GPGPU-Sim uArch: cycles simulated: 144305  inst.: 5361155 (ipc=15.4) sim_rate=71482 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:14:38 2016
GPGPU-Sim uArch: cycles simulated: 146305  inst.: 5383750 (ipc=15.3) sim_rate=70838 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:14:39 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (101035,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(101036,45305)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (102098,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(102099,45305)
GPGPU-Sim uArch: cycles simulated: 148305  inst.: 5412677 (ipc=15.3) sim_rate=70294 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:14:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (103531,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(103532,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (104478,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(104479,45305)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(175,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 150305  inst.: 5438197 (ipc=15.2) sim_rate=69720 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:14:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (105292,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(105293,45305)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105818,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(105819,45305)
GPGPU-Sim uArch: cycles simulated: 152305  inst.: 5467658 (ipc=15.2) sim_rate=69210 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:14:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (107699,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(107700,45305)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (108315,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(108316,45305)
GPGPU-Sim uArch: cycles simulated: 154305  inst.: 5493548 (ipc=15.2) sim_rate=68669 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:14:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (109779,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(109780,45305)
GPGPU-Sim uArch: cycles simulated: 155805  inst.: 5513542 (ipc=15.2) sim_rate=68068 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:14:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (112070,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(112071,45305)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(195,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 157805  inst.: 5538004 (ipc=15.1) sim_rate=67536 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:14:45 2016
GPGPU-Sim uArch: cycles simulated: 159805  inst.: 5563598 (ipc=15.1) sim_rate=67031 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:14:46 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115530,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(115531,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116095,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(116096,45305)
GPGPU-Sim uArch: cycles simulated: 161805  inst.: 5589904 (ipc=15.0) sim_rate=66546 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:14:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (117042,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(117043,45305)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117075,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(117076,45305)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (118057,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(118058,45305)
GPGPU-Sim uArch: cycles simulated: 163805  inst.: 5618837 (ipc=15.0) sim_rate=66103 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:14:48 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(174,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 165805  inst.: 5645056 (ipc=15.0) sim_rate=65640 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:14:49 2016
GPGPU-Sim uArch: cycles simulated: 167805  inst.: 5670842 (ipc=15.0) sim_rate=65182 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:14:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124320,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(124321,45305)
GPGPU-Sim uArch: cycles simulated: 169805  inst.: 5694206 (ipc=14.9) sim_rate=64706 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:14:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (125126,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(125127,45305)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(152,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 172305  inst.: 5729566 (ipc=14.9) sim_rate=64377 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:14:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (127299,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(127300,45305)
GPGPU-Sim uArch: cycles simulated: 174305  inst.: 5754395 (ipc=14.9) sim_rate=63937 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:14:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129478,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(129479,45305)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (130634,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(130635,45305)
GPGPU-Sim uArch: cycles simulated: 176305  inst.: 5781335 (ipc=14.8) sim_rate=63531 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:14:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (132173,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(132174,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (132387,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(132388,45305)
GPGPU-Sim uArch: cycles simulated: 178305  inst.: 5808869 (ipc=14.8) sim_rate=63139 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:14:55 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(155,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (134808,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(134809,45305)
GPGPU-Sim uArch: cycles simulated: 180305  inst.: 5836923 (ipc=14.8) sim_rate=62762 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:14:56 2016
GPGPU-Sim uArch: cycles simulated: 182305  inst.: 5861521 (ipc=14.8) sim_rate=62356 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:14:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (138704,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(138705,45305)
GPGPU-Sim uArch: cycles simulated: 184305  inst.: 5886886 (ipc=14.7) sim_rate=61967 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:14:58 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (139242,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(139243,45305)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(171,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 186305  inst.: 5912416 (ipc=14.7) sim_rate=61587 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:14:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (142173,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(142174,45305)
GPGPU-Sim uArch: cycles simulated: 188305  inst.: 5942084 (ipc=14.7) sim_rate=61258 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:15:00 2016
GPGPU-Sim uArch: cycles simulated: 190305  inst.: 5969172 (ipc=14.7) sim_rate=60909 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:15:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (145151,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(145152,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (146520,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(146521,45305)
GPGPU-Sim uArch: cycles simulated: 192305  inst.: 5998583 (ipc=14.7) sim_rate=60591 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:15:02 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(209,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (148110,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(148111,45305)
GPGPU-Sim uArch: cycles simulated: 194305  inst.: 6024895 (ipc=14.7) sim_rate=60248 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:15:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (149400,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(149401,45305)
GPGPU-Sim uArch: cycles simulated: 196305  inst.: 6053897 (ipc=14.7) sim_rate=59939 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:15:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (151565,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(151566,45305)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (151689,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(151690,45305)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (152465,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(152466,45305)
GPGPU-Sim uArch: cycles simulated: 198305  inst.: 6086322 (ipc=14.7) sim_rate=59669 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:15:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (153469,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(153470,45305)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(160,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 200305  inst.: 6111967 (ipc=14.7) sim_rate=59339 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:15:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (155872,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(155873,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (155947,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(155948,45305)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (155991,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(155992,45305)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (156058,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(156059,45305)
GPGPU-Sim uArch: cycles simulated: 202305  inst.: 6145756 (ipc=14.7) sim_rate=59093 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:15:07 2016
GPGPU-Sim uArch: cycles simulated: 204305  inst.: 6177765 (ipc=14.7) sim_rate=58835 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:15:08 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(156,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 206305  inst.: 6204223 (ipc=14.7) sim_rate=58530 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:15:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (162706,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(162707,45305)
GPGPU-Sim uArch: cycles simulated: 208305  inst.: 6231499 (ipc=14.7) sim_rate=58238 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:15:10 2016
GPGPU-Sim uArch: cycles simulated: 210305  inst.: 6255406 (ipc=14.6) sim_rate=57920 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:15:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (165485,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(165486,45305)
GPGPU-Sim uArch: cycles simulated: 212305  inst.: 6284959 (ipc=14.6) sim_rate=57660 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:15:12 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(187,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 214305  inst.: 6314320 (ipc=14.6) sim_rate=57402 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:15:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (170048,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(170049,45305)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (170583,45305), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(170584,45305)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (170781,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(170782,45305)
GPGPU-Sim uArch: cycles simulated: 216305  inst.: 6350062 (ipc=14.7) sim_rate=57207 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:15:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (171568,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(171569,45305)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (171782,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(171783,45305)
GPGPU-Sim uArch: cycles simulated: 217805  inst.: 6381353 (ipc=14.7) sim_rate=56976 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:15:15 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(198,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (173605,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(173606,45305)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (173739,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(173740,45305)
GPGPU-Sim uArch: cycles simulated: 219805  inst.: 6416824 (ipc=14.8) sim_rate=56786 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:15:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (174556,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(174557,45305)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (175323,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(175324,45305)
GPGPU-Sim uArch: cycles simulated: 221805  inst.: 6447585 (ipc=14.8) sim_rate=56557 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:15:17 2016
GPGPU-Sim uArch: cycles simulated: 223805  inst.: 6476580 (ipc=14.8) sim_rate=56318 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:15:18 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(175,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 225805  inst.: 6500918 (ipc=14.7) sim_rate=56042 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:15:19 2016
GPGPU-Sim uArch: cycles simulated: 227805  inst.: 6524895 (ipc=14.7) sim_rate=55768 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:15:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (182946,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(182947,45305)
GPGPU-Sim uArch: cycles simulated: 229805  inst.: 6552115 (ipc=14.7) sim_rate=55526 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:15:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (185902,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(185903,45305)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(212,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (186171,45305), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(186172,45305)
GPGPU-Sim uArch: cycles simulated: 231805  inst.: 6582427 (ipc=14.7) sim_rate=55314 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:15:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (187859,45305), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(187860,45305)
GPGPU-Sim uArch: cycles simulated: 233805  inst.: 6614223 (ipc=14.7) sim_rate=55118 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:15:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (188793,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(188794,45305)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (188936,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(188937,45305)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (189207,45305), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(189208,45305)
GPGPU-Sim uArch: cycles simulated: 235805  inst.: 6646951 (ipc=14.7) sim_rate=54933 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:15:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (190812,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(190813,45305)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(201,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 237805  inst.: 6682022 (ipc=14.8) sim_rate=54770 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:15:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (193300,45305), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(193301,45305)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (193344,45305), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(193345,45305)
GPGPU-Sim uArch: cycles simulated: 239805  inst.: 6713200 (ipc=14.8) sim_rate=54578 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:15:26 2016
GPGPU-Sim uArch: cycles simulated: 241305  inst.: 6735712 (ipc=14.8) sim_rate=54320 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:15:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (196209,45305), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(196210,45305)
GPGPU-Sim uArch: cycles simulated: 243305  inst.: 6763647 (ipc=14.8) sim_rate=54109 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:15:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (198049,45305), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(198050,45305)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(246,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (199123,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(199124,45305)
GPGPU-Sim uArch: cycles simulated: 245305  inst.: 6800555 (ipc=14.8) sim_rate=53972 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:15:29 2016
GPGPU-Sim uArch: cycles simulated: 247305  inst.: 6828885 (ipc=14.8) sim_rate=53770 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:15:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (203652,45305), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(203653,45305)
GPGPU-Sim uArch: cycles simulated: 249305  inst.: 6860403 (ipc=14.8) sim_rate=53596 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:15:31 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(249,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 251305  inst.: 6887801 (ipc=14.8) sim_rate=53393 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:15:32 2016
GPGPU-Sim uArch: cycles simulated: 253305  inst.: 6915974 (ipc=14.8) sim_rate=53199 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:15:33 2016
GPGPU-Sim uArch: cycles simulated: 255305  inst.: 6942399 (ipc=14.8) sim_rate=52995 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:15:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (210638,45305), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(210639,45305)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(195,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (211269,45305), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(211270,45305)
GPGPU-Sim uArch: cycles simulated: 257305  inst.: 6971625 (ipc=14.8) sim_rate=52815 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:15:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (212266,45305), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(212267,45305)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (212320,45305), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(212321,45305)
GPGPU-Sim uArch: cycles simulated: 259305  inst.: 7007357 (ipc=14.8) sim_rate=52686 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:15:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (214276,45305), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(214277,45305)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (215151,45305), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(215152,45305)
GPGPU-Sim uArch: cycles simulated: 261305  inst.: 7041925 (ipc=14.8) sim_rate=52551 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:15:37 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(185,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (217807,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263305  inst.: 7069567 (ipc=14.8) sim_rate=52367 (inst/sec) elapsed = 0:0:02:15 / Wed Mar  2 01:15:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (219339,45305), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (219581,45305), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (219904,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 265305  inst.: 7095108 (ipc=14.8) sim_rate=52169 (inst/sec) elapsed = 0:0:02:16 / Wed Mar  2 01:15:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (221631,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267305  inst.: 7120586 (ipc=14.8) sim_rate=51975 (inst/sec) elapsed = 0:0:02:17 / Wed Mar  2 01:15:40 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(241,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 269305  inst.: 7155767 (ipc=14.8) sim_rate=51853 (inst/sec) elapsed = 0:0:02:18 / Wed Mar  2 01:15:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (225541,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (225541,45305), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (225828,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 271305  inst.: 7183707 (ipc=14.8) sim_rate=51681 (inst/sec) elapsed = 0:0:02:19 / Wed Mar  2 01:15:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (226532,45305), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (227307,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 273305  inst.: 7214352 (ipc=14.8) sim_rate=51531 (inst/sec) elapsed = 0:0:02:20 / Wed Mar  2 01:15:43 2016
GPGPU-Sim uArch: cycles simulated: 275305  inst.: 7240783 (ipc=14.8) sim_rate=51353 (inst/sec) elapsed = 0:0:02:21 / Wed Mar  2 01:15:44 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(216,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 277305  inst.: 7266675 (ipc=14.8) sim_rate=51173 (inst/sec) elapsed = 0:0:02:22 / Wed Mar  2 01:15:45 2016
GPGPU-Sim uArch: cycles simulated: 279805  inst.: 7302567 (ipc=14.8) sim_rate=51066 (inst/sec) elapsed = 0:0:02:23 / Wed Mar  2 01:15:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (235811,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 281805  inst.: 7335264 (ipc=14.8) sim_rate=50939 (inst/sec) elapsed = 0:0:02:24 / Wed Mar  2 01:15:47 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(167,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (237625,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 283805  inst.: 7361453 (ipc=14.8) sim_rate=50768 (inst/sec) elapsed = 0:0:02:25 / Wed Mar  2 01:15:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (239442,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (239687,45305), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285805  inst.: 7388323 (ipc=14.8) sim_rate=50604 (inst/sec) elapsed = 0:0:02:26 / Wed Mar  2 01:15:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (241962,45305), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 287805  inst.: 7418869 (ipc=14.8) sim_rate=50468 (inst/sec) elapsed = 0:0:02:27 / Wed Mar  2 01:15:50 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (242692,45305), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(217,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (243972,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (244590,45305), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 290305  inst.: 7451048 (ipc=14.7) sim_rate=50344 (inst/sec) elapsed = 0:0:02:28 / Wed Mar  2 01:15:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (246628,45305), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 292305  inst.: 7478631 (ipc=14.7) sim_rate=50192 (inst/sec) elapsed = 0:0:02:29 / Wed Mar  2 01:15:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (247098,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (247295,45305), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (247626,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (247669,45305), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (248356,45305), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 294305  inst.: 7510707 (ipc=14.7) sim_rate=50071 (inst/sec) elapsed = 0:0:02:30 / Wed Mar  2 01:15:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (249268,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (249806,45305), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(250,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (250446,45305), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 296805  inst.: 7544699 (ipc=14.7) sim_rate=49964 (inst/sec) elapsed = 0:0:02:31 / Wed Mar  2 01:15:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (253266,45305), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 298805  inst.: 7570848 (ipc=14.7) sim_rate=49808 (inst/sec) elapsed = 0:0:02:32 / Wed Mar  2 01:15:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (254560,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (254663,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (255746,45305), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 301305  inst.: 7603226 (ipc=14.7) sim_rate=49694 (inst/sec) elapsed = 0:0:02:33 / Wed Mar  2 01:15:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (257216,45305), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(216,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 303305  inst.: 7625761 (ipc=14.7) sim_rate=49517 (inst/sec) elapsed = 0:0:02:34 / Wed Mar  2 01:15:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (258291,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (258598,45305), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 305805  inst.: 7657437 (ipc=14.7) sim_rate=49402 (inst/sec) elapsed = 0:0:02:35 / Wed Mar  2 01:15:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (262537,45305), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 308305  inst.: 7688370 (ipc=14.6) sim_rate=49284 (inst/sec) elapsed = 0:0:02:36 / Wed Mar  2 01:15:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (263214,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (263485,45305), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 310305  inst.: 7711579 (ipc=14.6) sim_rate=49118 (inst/sec) elapsed = 0:0:02:37 / Wed Mar  2 01:16:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (265557,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (265611,45305), 1 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(234,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (265958,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (266544,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (267486,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 312805  inst.: 7742412 (ipc=14.6) sim_rate=49002 (inst/sec) elapsed = 0:0:02:38 / Wed Mar  2 01:16:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (270078,45305), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 315805  inst.: 7776317 (ipc=14.6) sim_rate=48907 (inst/sec) elapsed = 0:0:02:39 / Wed Mar  2 01:16:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (271031,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (271080,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (272764,45305), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 318305  inst.: 7805911 (ipc=14.5) sim_rate=48786 (inst/sec) elapsed = 0:0:02:40 / Wed Mar  2 01:16:03 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (273785,45305), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(241,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (274880,45305), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 320805  inst.: 7835536 (ipc=14.5) sim_rate=48667 (inst/sec) elapsed = 0:0:02:41 / Wed Mar  2 01:16:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (275879,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (276336,45305), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (277643,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (277715,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (278406,45305), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 323805  inst.: 7870721 (ipc=14.5) sim_rate=48584 (inst/sec) elapsed = 0:0:02:42 / Wed Mar  2 01:16:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (278915,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (279156,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (280054,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (280856,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (281444,45305), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 326805  inst.: 7904009 (ipc=14.4) sim_rate=48490 (inst/sec) elapsed = 0:0:02:43 / Wed Mar  2 01:16:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (281577,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (282093,45305), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(239,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (283681,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (283688,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (284473,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (284617,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (284629,45305), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 330305  inst.: 7938825 (ipc=14.4) sim_rate=48407 (inst/sec) elapsed = 0:0:02:44 / Wed Mar  2 01:16:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (285121,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (285879,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (285887,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (285889,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (286095,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (286513,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (286697,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (286975,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (287125,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (287549,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (287647,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (287947,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (288297,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 334805  inst.: 7970277 (ipc=14.3) sim_rate=48304 (inst/sec) elapsed = 0:0:02:45 / Wed Mar  2 01:16:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (290044,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (290676,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (290755,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (291456,45305), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (292574,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (294519,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (294821,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (295838,45305), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (296737,45305), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 342805  inst.: 8000821 (ipc=14.0) sim_rate=48197 (inst/sec) elapsed = 0:0:02:46 / Wed Mar  2 01:16:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (298723,45305), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (299099,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (299397,45305), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 299398
gpu_sim_insn = 4163028
gpu_ipc =      13.9047
gpu_tot_sim_cycle = 344703
gpu_tot_sim_insn = 8001699
gpu_tot_ipc =      23.2133
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 593893
gpu_stall_icnt2sh    = 1673174
gpu_total_sim_rate=48203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 476732
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 36575, Miss = 29812, Miss_rate = 0.815, Pending_hits = 2223, Reservation_fails = 252041
	L1D_cache_core[1]: Access = 37042, Miss = 30139, Miss_rate = 0.814, Pending_hits = 2165, Reservation_fails = 254816
	L1D_cache_core[2]: Access = 39361, Miss = 32251, Miss_rate = 0.819, Pending_hits = 2337, Reservation_fails = 261058
	L1D_cache_core[3]: Access = 37779, Miss = 30662, Miss_rate = 0.812, Pending_hits = 2276, Reservation_fails = 255514
	L1D_cache_core[4]: Access = 38363, Miss = 31041, Miss_rate = 0.809, Pending_hits = 2242, Reservation_fails = 255114
	L1D_cache_core[5]: Access = 35759, Miss = 28956, Miss_rate = 0.810, Pending_hits = 2190, Reservation_fails = 247204
	L1D_cache_core[6]: Access = 36709, Miss = 29882, Miss_rate = 0.814, Pending_hits = 2205, Reservation_fails = 246701
	L1D_cache_core[7]: Access = 36624, Miss = 29760, Miss_rate = 0.813, Pending_hits = 2218, Reservation_fails = 253058
	L1D_cache_core[8]: Access = 33761, Miss = 27035, Miss_rate = 0.801, Pending_hits = 2044, Reservation_fails = 231746
	L1D_cache_core[9]: Access = 39982, Miss = 32648, Miss_rate = 0.817, Pending_hits = 2429, Reservation_fails = 261360
	L1D_cache_core[10]: Access = 37848, Miss = 30719, Miss_rate = 0.812, Pending_hits = 2333, Reservation_fails = 253174
	L1D_cache_core[11]: Access = 36976, Miss = 29762, Miss_rate = 0.805, Pending_hits = 2246, Reservation_fails = 252187
	L1D_cache_core[12]: Access = 35711, Miss = 28648, Miss_rate = 0.802, Pending_hits = 2157, Reservation_fails = 235976
	L1D_cache_core[13]: Access = 37614, Miss = 30812, Miss_rate = 0.819, Pending_hits = 2290, Reservation_fails = 255429
	L1D_cache_core[14]: Access = 35542, Miss = 28794, Miss_rate = 0.810, Pending_hits = 2162, Reservation_fails = 246273
	L1D_total_cache_accesses = 555646
	L1D_total_cache_misses = 450921
	L1D_total_cache_miss_rate = 0.8115
	L1D_total_cache_pending_hits = 33517
	L1D_total_cache_reservation_fails = 3761651
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75617
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2369794
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75137
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1391857
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 475738
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1286, 1391, 1419, 1176, 1346, 1449, 1114, 1299, 1353, 903, 1456, 1510, 1077, 1200, 1477, 1482, 1286, 1015, 1202, 1501, 1527, 1060, 1370, 1312, 1122, 1133, 1342, 1398, 1490, 1174, 1325, 1151, 967, 1062, 1360, 1450, 1159, 1191, 1568, 1157, 1116, 1217, 466, 675, 946, 1060, 578, 1002, 
gpgpu_n_tot_thrd_icount = 28267488
gpgpu_n_tot_w_icount = 883359
gpgpu_n_stall_shd_mem = 4107369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224881
gpgpu_n_mem_write_global = 227739
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 938934
gpgpu_n_store_insn = 339652
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 915823
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4104197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6595655	W0_Idle:702823	W0_Scoreboard:1379473	W1:250928	W2:113004	W3:66967	W4:43835	W5:31988	W6:28484	W7:25264	W8:22598	W9:20267	W10:18402	W11:16328	W12:14588	W13:12249	W14:11537	W15:9853	W16:7133	W17:7592	W18:5706	W19:4669	W20:4332	W21:3636	W22:3406	W23:2413	W24:1895	W25:1196	W26:586	W27:438	W28:249	W29:186	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1799048 {8:224881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9119320 {40:227614,72:35,136:90,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30583816 {136:224881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1821912 {8:227739,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 679 
maxdqlatency = 0 
maxmflatency = 1502 
averagemflatency = 386 
max_icnt2mem_latency = 885 
max_icnt2sh_latency = 344702 
mrq_lat_table:17624 	608 	1713 	1891 	2330 	678 	351 	297 	150 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64028 	316441 	72037 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22363 	9747 	33162 	153485 	103436 	128656 	1846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20868 	96862 	98913 	8128 	125 	0 	0 	2 	9 	35 	889 	9422 	17497 	44398 	99176 	56311 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	613 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        30        21        19        28        29        21        24        28        27        27        22        32        31        32        31 
dram[1]:        25        28        24        22        23        20        22        22        28        21        20        23        25        35        16        21 
dram[2]:        28        25        22        32        22        20        25        22        23        21        25        23        28        25        19        19 
dram[3]:        24        23        27        18        34        21        25        25        27        22        28        23        27        33        18        13 
dram[4]:        32        31        22        22        26        20        21        21        23        25        30        22        33        23        28        30 
dram[5]:        30        16        21        26        24        25        19        30        16        24        30        22        25        38        16        16 
maximum service time to same row:
dram[0]:     48537     44518     31880     52848     42656     44375     14710     31184     59060     44753     53314     45393     87918     66531     76172     69176 
dram[1]:     61307     58813     26236     20836     26693     22325     31484     26902     86881     82691     43450     58003     44156     92128     43438     68967 
dram[2]:     41928     48125     49646     38068     31597     32021     25925     31552     29400     44387     43569     41982     65454     63153     64509     37794 
dram[3]:     54619     51027     23695     35894     42266     32907     28506     42175     24823     29250     41393     85207     92946    135465     65375     45826 
dram[4]:     47567     42508     29729     15916     24052     49869     30225     29613     28974     35097     44057     44291     61007     50088     74531     74477 
dram[5]:     31252     25392     44041     35540     32538     47214     66158     45813     33151     22216     59388     26313     51834    119338     26475     81787 
average row accesses per activate:
dram[0]:  4.166667  3.712329  3.574713  3.333333  4.564516  3.974359  3.247706  3.505618  4.078948  3.928571  4.538462  3.571429  4.571429  5.857143  7.428571  6.071429 
dram[1]:  4.120000  4.820896  3.210526  3.597701  3.007936  3.188679  2.950000  2.858156  3.407767  3.380952  3.616438  3.323529  4.368421  4.567567  4.707317  4.571429 
dram[2]:  4.368421  4.344828  3.333333  3.631579  4.072464  3.746667  4.402778  3.891566  3.611111  3.163636  4.178571  4.134615  5.031250  4.861111  6.370370  6.875000 
dram[3]:  3.635135  3.684932  3.916667  3.493671  4.274194  4.724138  4.633803  4.109589  3.376238  3.670213  4.264151  4.000000  6.192307  6.440000  5.057143  4.421052 
dram[4]:  3.912500  4.158730  3.790123  3.406977  4.102564  4.306452  3.273585  3.779221  4.164557  3.729412  4.258621  3.813559  4.648649  4.289474  5.470588  6.115385 
dram[5]:  3.260417  3.353658  3.056075  2.829268  4.202532  3.709302  3.648936  3.718446  3.342342  3.424242  3.839286  2.906977  4.736842  5.451613  4.685714  3.787234 
average row locality = 25651/6688 = 3.835377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       171       194       228       235       220       232       265       243       236       247       192       190       155       162       156       167 
dram[1]:       214       219       249       222       270       259       265       288       262       263       215       195       165       167       191       190 
dram[2]:       186       193       215       204       214       214       240       248       246       257       201       191       161       174       171       163 
dram[3]:       193       195       213       210       199       203       242       234       258       267       202       189       159       157       175       168 
dram[4]:       224       199       219       214       237       210       264       228       251       244       210       189       169       160       185       159 
dram[5]:       222       207       246       255       238       239       254       282       279       262       196       199       168       165       164       177 
total reads: 20384
bank skew: 288/155 = 1.86
chip skew: 3634/3264 = 1.11
number of total write accesses:
dram[0]:        54        77        83        85        63        78        89        69        74        83        44        35         5         2         0         3 
dram[1]:        95       104       117        91       109        79        89       115        89        92        49        31         1         2         2         2 
dram[2]:        63        59        65        72        67        67        77        75        79        91        33        24         0         1         1         2 
dram[3]:        76        74        69        66        66        71        87        66        83        78        24        23         2         4         2         0 
dram[4]:        89        63        88        79        83        57        83        63        78        73        37        36         3         3         1         0 
dram[5]:        91        68        81        93        94        80        89       101        92        77        19        51        12         4         0         1 
total reads: 5267
min_bank_accesses = 0!
chip skew: 1067/776 = 1.38
average mf latency per bank:
dram[0]:       4222      3706      3679      3371      3766      3426      3023      3251      3382      3229      9018      9732     15601     15545     19046     17676
dram[1]:       3256      3268      2968      3669      2899      3511      3224      2845      3156      3172      8281     10348     15279     15991     15701     16270
dram[2]:       4141      4190      3787      3904      3663      3785      3338      3321      3504      3196      9326     10727     16079     15006     17407     18081
dram[3]:       3952      3831      3980      3935      3955      3743      3290      3458      3342      3115      9887     10614     16268     16334     17500     18039
dram[4]:       4356      3967      4676      3634      4555      4011      4203      3510      4360      3364     58292      9971     20022     15891     22121     18827
dram[5]:       3428      3851      3435      3231      3318      3497      3091      2854      2890      3234     10790      9125     14491     16007     18464     17097
maximum mf latency per bank:
dram[0]:        798       915       844      1394       819       826       885       868       886       877       821       952       860      1377       856      1212
dram[1]:        924       912       898       847       927       976       870       844       847       829       853       868       778       861       856       874
dram[2]:        799      1420       924      1215      1199      1502      1293      1487       983      1491       897      1207      1083      1363       934      1209
dram[3]:        885       865       898      1012       911       817       805       870       917       846       919       951       880       956       957       927
dram[4]:       1125       896      1058       915       985      1183      1169      1418       956       942      1044      1098      1205       970      1209      1245
dram[5]:        819       810       971       957       807       853       872       978       856       818       864       879       881       880       849       824

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455005 n_nop=438212 n_act=1035 n_pre=1019 n_req=4137 n_rd=13172 n_write=1567 bw_util=0.03239
n_activity=77433 dram_eff=0.1903
bk0: 684a 450670i bk1: 776a 449296i bk2: 912a 448352i bk3: 940a 446553i bk4: 880a 449265i bk5: 928a 448341i bk6: 1060a 447397i bk7: 972a 447927i bk8: 944a 448216i bk9: 988a 447994i bk10: 768a 449982i bk11: 760a 449320i bk12: 620a 451033i bk13: 648a 450755i bk14: 624a 452070i bk15: 668a 451217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455005 n_nop=435688 n_act=1343 n_pre=1327 n_req=4701 n_rd=14536 n_write=2111 bw_util=0.03659
n_activity=89427 dram_eff=0.1862
bk0: 856a 449012i bk1: 876a 448862i bk2: 996a 446810i bk3: 888a 448279i bk4: 1080a 446607i bk5: 1036a 447095i bk6: 1060a 446727i bk7: 1152a 444857i bk8: 1048a 447459i bk9: 1052a 447397i bk10: 860a 449454i bk11: 780a 449718i bk12: 660a 451351i bk13: 668a 451128i bk14: 764a 451195i bk15: 760a 450930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.108726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455005 n_nop=438525 n_act=1001 n_pre=985 n_req=4054 n_rd=13112 n_write=1382 bw_util=0.03185
n_activity=74658 dram_eff=0.1941
bk0: 744a 450191i bk1: 772a 449181i bk2: 860a 449170i bk3: 816a 448951i bk4: 856a 448708i bk5: 856a 447606i bk6: 960a 446913i bk7: 992a 447111i bk8: 984a 447768i bk9: 1028a 445992i bk10: 804a 449871i bk11: 764a 449592i bk12: 644a 450882i bk13: 696a 450508i bk14: 684a 451574i bk15: 652a 451993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.178029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455005 n_nop=438554 n_act=987 n_pre=971 n_req=4055 n_rd=13056 n_write=1437 bw_util=0.03185
n_activity=76589 dram_eff=0.1892
bk0: 772a 449739i bk1: 780a 449543i bk2: 852a 449205i bk3: 840a 449083i bk4: 796a 449841i bk5: 812a 449802i bk6: 968a 448577i bk7: 936a 448351i bk8: 1032a 448089i bk9: 1068a 447946i bk10: 808a 450662i bk11: 756a 450523i bk12: 636a 452055i bk13: 628a 451643i bk14: 700a 451554i bk15: 672a 451654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0769684
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455005 n_nop=437931 n_act=1049 n_pre=1033 n_req=4198 n_rd=13448 n_write=1544 bw_util=0.03295
n_activity=80019 dram_eff=0.1874
bk0: 896a 448505i bk1: 796a 449781i bk2: 876a 448381i bk3: 856a 448837i bk4: 948a 448708i bk5: 840a 449181i bk6: 1056a 445780i bk7: 912a 448087i bk8: 1004a 448475i bk9: 976a 447911i bk10: 840a 449705i bk11: 756a 449264i bk12: 676a 450883i bk13: 640a 451011i bk14: 740a 451260i bk15: 636a 451649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.139502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455005 n_nop=436416 n_act=1273 n_pre=1257 n_req=4506 n_rd=14212 n_write=1847 bw_util=0.03529
n_activity=86917 dram_eff=0.1848
bk0: 888a 448330i bk1: 828a 449222i bk2: 984a 448103i bk3: 1020a 446890i bk4: 952a 448636i bk5: 956a 447744i bk6: 1016a 447646i bk7: 1128a 445687i bk8: 1116a 447163i bk9: 1048a 447924i bk10: 784a 450403i bk11: 796a 448897i bk12: 672a 451255i bk13: 660a 451382i bk14: 656a 451566i bk15: 708a 451281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35207, Miss = 1623, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 231
L2_cache_bank[1]: Access = 35517, Miss = 1670, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 602
L2_cache_bank[2]: Access = 35575, Miss = 1831, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 108
L2_cache_bank[3]: Access = 36314, Miss = 1803, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[4]: Access = 35191, Miss = 1634, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 183
L2_cache_bank[5]: Access = 35668, Miss = 1644, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 552
L2_cache_bank[6]: Access = 35913, Miss = 1641, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 35693, Miss = 1623, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 59376, Miss = 1759, Miss_rate = 0.030, Pending_hits = 7, Reservation_fails = 314
L2_cache_bank[9]: Access = 35718, Miss = 1603, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 561
L2_cache_bank[10]: Access = 36442, Miss = 1767, Miss_rate = 0.048, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[11]: Access = 36081, Miss = 1786, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 452695
L2_total_cache_misses = 20384
L2_total_cache_miss_rate = 0.0450
L2_total_cache_pending_hits = 110
L2_total_cache_reservation_fails = 2552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2211
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1352489
icnt_total_pkts_simt_to_mem=680739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.2865
	minimum = 6
	maximum = 742
Network latency average = 39.1393
	minimum = 6
	maximum = 598
Slowest packet = 63240
Flit latency average = 29.6253
	minimum = 6
	maximum = 597
Slowest flit = 982735
Fragmentation average = 0.0923377
	minimum = 0
	maximum = 326
Injected packet rate average = 0.105034
	minimum = 0.0848068 (at node 8)
	maximum = 0.176905 (at node 23)
Accepted packet rate average = 0.105034
	minimum = 0.0848068 (at node 8)
	maximum = 0.176905 (at node 23)
Injected flit rate average = 0.236695
	minimum = 0.127022 (at node 8)
	maximum = 0.413727 (at node 23)
Accepted flit rate average= 0.236695
	minimum = 0.164029 (at node 15)
	maximum = 0.311872 (at node 9)
Injected packet length average = 2.25351
Accepted packet length average = 2.25351
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8069 (5 samples)
	minimum = 6 (5 samples)
	maximum = 262 (5 samples)
Network latency average = 19.6716 (5 samples)
	minimum = 6 (5 samples)
	maximum = 210.8 (5 samples)
Flit latency average = 15.6778 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.6 (5 samples)
Fragmentation average = 0.0256213 (5 samples)
	minimum = 0 (5 samples)
	maximum = 98.4 (5 samples)
Injected packet rate average = 0.042462 (5 samples)
	minimum = 0.0292958 (5 samples)
	maximum = 0.0984997 (5 samples)
Accepted packet rate average = 0.042462 (5 samples)
	minimum = 0.0292958 (5 samples)
	maximum = 0.0984997 (5 samples)
Injected flit rate average = 0.0950095 (5 samples)
	minimum = 0.0436796 (5 samples)
	maximum = 0.195328 (5 samples)
Accepted flit rate average = 0.0950095 (5 samples)
	minimum = 0.060111 (5 samples)
	maximum = 0.187831 (5 samples)
Injected packet size average = 2.23752 (5 samples)
Accepted packet size average = 2.23752 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 48203 (inst/sec)
gpgpu_simulation_rate = 2076 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,344703)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,344703)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,344703)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,344703)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,344703)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,344703)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,344703)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(7,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(9,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(75,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(38,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 345203  inst.: 8338633 (ipc=673.9) sim_rate=49931 (inst/sec) elapsed = 0:0:02:47 / Wed Mar  2 01:16:10 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(43,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 346203  inst.: 8414857 (ipc=275.4) sim_rate=50088 (inst/sec) elapsed = 0:0:02:48 / Wed Mar  2 01:16:11 2016
GPGPU-Sim uArch: cycles simulated: 347703  inst.: 8449564 (ipc=149.3) sim_rate=49997 (inst/sec) elapsed = 0:0:02:49 / Wed Mar  2 01:16:12 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(54,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 349703  inst.: 8470297 (ipc=93.7) sim_rate=49825 (inst/sec) elapsed = 0:0:02:50 / Wed Mar  2 01:16:13 2016
GPGPU-Sim uArch: cycles simulated: 351703  inst.: 8499928 (ipc=71.2) sim_rate=49707 (inst/sec) elapsed = 0:0:02:51 / Wed Mar  2 01:16:14 2016
GPGPU-Sim uArch: cycles simulated: 353203  inst.: 8519608 (ipc=60.9) sim_rate=49532 (inst/sec) elapsed = 0:0:02:52 / Wed Mar  2 01:16:15 2016
GPGPU-Sim uArch: cycles simulated: 355203  inst.: 8543590 (ipc=51.6) sim_rate=49384 (inst/sec) elapsed = 0:0:02:53 / Wed Mar  2 01:16:16 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(17,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 356703  inst.: 8564264 (ipc=46.9) sim_rate=49219 (inst/sec) elapsed = 0:0:02:54 / Wed Mar  2 01:16:17 2016
GPGPU-Sim uArch: cycles simulated: 358703  inst.: 8589132 (ipc=42.0) sim_rate=49080 (inst/sec) elapsed = 0:0:02:55 / Wed Mar  2 01:16:18 2016
GPGPU-Sim uArch: cycles simulated: 360203  inst.: 8608240 (ipc=39.1) sim_rate=48910 (inst/sec) elapsed = 0:0:02:56 / Wed Mar  2 01:16:19 2016
GPGPU-Sim uArch: cycles simulated: 362203  inst.: 8634094 (ipc=36.1) sim_rate=48780 (inst/sec) elapsed = 0:0:02:57 / Wed Mar  2 01:16:20 2016
GPGPU-Sim uArch: cycles simulated: 363703  inst.: 8652698 (ipc=34.3) sim_rate=48610 (inst/sec) elapsed = 0:0:02:58 / Wed Mar  2 01:16:21 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 365703  inst.: 8677281 (ipc=32.2) sim_rate=48476 (inst/sec) elapsed = 0:0:02:59 / Wed Mar  2 01:16:22 2016
GPGPU-Sim uArch: cycles simulated: 367203  inst.: 8696713 (ipc=30.9) sim_rate=48315 (inst/sec) elapsed = 0:0:03:00 / Wed Mar  2 01:16:23 2016
GPGPU-Sim uArch: cycles simulated: 369203  inst.: 8720605 (ipc=29.3) sim_rate=48180 (inst/sec) elapsed = 0:0:03:01 / Wed Mar  2 01:16:24 2016
GPGPU-Sim uArch: cycles simulated: 370703  inst.: 8740159 (ipc=28.4) sim_rate=48022 (inst/sec) elapsed = 0:0:03:02 / Wed Mar  2 01:16:25 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(25,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 372703  inst.: 8766166 (ipc=27.3) sim_rate=47902 (inst/sec) elapsed = 0:0:03:03 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: cycles simulated: 374703  inst.: 8788966 (ipc=26.2) sim_rate=47766 (inst/sec) elapsed = 0:0:03:04 / Wed Mar  2 01:16:27 2016
GPGPU-Sim uArch: cycles simulated: 376203  inst.: 8805003 (ipc=25.5) sim_rate=47594 (inst/sec) elapsed = 0:0:03:05 / Wed Mar  2 01:16:28 2016
GPGPU-Sim uArch: cycles simulated: 378203  inst.: 8829426 (ipc=24.7) sim_rate=47470 (inst/sec) elapsed = 0:0:03:06 / Wed Mar  2 01:16:29 2016
GPGPU-Sim uArch: cycles simulated: 379703  inst.: 8846843 (ipc=24.1) sim_rate=47309 (inst/sec) elapsed = 0:0:03:07 / Wed Mar  2 01:16:30 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(25,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 381703  inst.: 8871303 (ipc=23.5) sim_rate=47187 (inst/sec) elapsed = 0:0:03:08 / Wed Mar  2 01:16:31 2016
GPGPU-Sim uArch: cycles simulated: 383203  inst.: 8889071 (ipc=23.0) sim_rate=47032 (inst/sec) elapsed = 0:0:03:09 / Wed Mar  2 01:16:32 2016
GPGPU-Sim uArch: cycles simulated: 385203  inst.: 8914384 (ipc=22.5) sim_rate=46917 (inst/sec) elapsed = 0:0:03:10 / Wed Mar  2 01:16:33 2016
GPGPU-Sim uArch: cycles simulated: 386703  inst.: 8932162 (ipc=22.2) sim_rate=46765 (inst/sec) elapsed = 0:0:03:11 / Wed Mar  2 01:16:34 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 388203  inst.: 8950502 (ipc=21.8) sim_rate=46617 (inst/sec) elapsed = 0:0:03:12 / Wed Mar  2 01:16:35 2016
GPGPU-Sim uArch: cycles simulated: 390203  inst.: 8974041 (ipc=21.4) sim_rate=46497 (inst/sec) elapsed = 0:0:03:13 / Wed Mar  2 01:16:36 2016
GPGPU-Sim uArch: cycles simulated: 391703  inst.: 8990003 (ipc=21.0) sim_rate=46340 (inst/sec) elapsed = 0:0:03:14 / Wed Mar  2 01:16:37 2016
GPGPU-Sim uArch: cycles simulated: 393203  inst.: 9008856 (ipc=20.8) sim_rate=46199 (inst/sec) elapsed = 0:0:03:15 / Wed Mar  2 01:16:38 2016
GPGPU-Sim uArch: cycles simulated: 395203  inst.: 9032799 (ipc=20.4) sim_rate=46085 (inst/sec) elapsed = 0:0:03:16 / Wed Mar  2 01:16:39 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(42,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 396703  inst.: 9054630 (ipc=20.2) sim_rate=45962 (inst/sec) elapsed = 0:0:03:17 / Wed Mar  2 01:16:40 2016
GPGPU-Sim uArch: cycles simulated: 398203  inst.: 9075301 (ipc=20.1) sim_rate=45834 (inst/sec) elapsed = 0:0:03:18 / Wed Mar  2 01:16:41 2016
GPGPU-Sim uArch: cycles simulated: 400203  inst.: 9099469 (ipc=19.8) sim_rate=45725 (inst/sec) elapsed = 0:0:03:19 / Wed Mar  2 01:16:42 2016
GPGPU-Sim uArch: cycles simulated: 401703  inst.: 9121689 (ipc=19.6) sim_rate=45608 (inst/sec) elapsed = 0:0:03:20 / Wed Mar  2 01:16:43 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(63,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 403703  inst.: 9148984 (ipc=19.4) sim_rate=45517 (inst/sec) elapsed = 0:0:03:21 / Wed Mar  2 01:16:44 2016
GPGPU-Sim uArch: cycles simulated: 405203  inst.: 9170158 (ipc=19.3) sim_rate=45396 (inst/sec) elapsed = 0:0:03:22 / Wed Mar  2 01:16:45 2016
GPGPU-Sim uArch: cycles simulated: 407203  inst.: 9196015 (ipc=19.1) sim_rate=45300 (inst/sec) elapsed = 0:0:03:23 / Wed Mar  2 01:16:46 2016
GPGPU-Sim uArch: cycles simulated: 408703  inst.: 9217246 (ipc=19.0) sim_rate=45182 (inst/sec) elapsed = 0:0:03:24 / Wed Mar  2 01:16:47 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(57,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 410703  inst.: 9243656 (ipc=18.8) sim_rate=45091 (inst/sec) elapsed = 0:0:03:25 / Wed Mar  2 01:16:48 2016
GPGPU-Sim uArch: cycles simulated: 412203  inst.: 9264271 (ipc=18.7) sim_rate=44972 (inst/sec) elapsed = 0:0:03:26 / Wed Mar  2 01:16:49 2016
GPGPU-Sim uArch: cycles simulated: 414203  inst.: 9293557 (ipc=18.6) sim_rate=44896 (inst/sec) elapsed = 0:0:03:27 / Wed Mar  2 01:16:50 2016
GPGPU-Sim uArch: cycles simulated: 415703  inst.: 9312391 (ipc=18.5) sim_rate=44771 (inst/sec) elapsed = 0:0:03:28 / Wed Mar  2 01:16:51 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(57,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 417703  inst.: 9337781 (ipc=18.3) sim_rate=44678 (inst/sec) elapsed = 0:0:03:29 / Wed Mar  2 01:16:52 2016
GPGPU-Sim uArch: cycles simulated: 419703  inst.: 9364669 (ipc=18.2) sim_rate=44593 (inst/sec) elapsed = 0:0:03:30 / Wed Mar  2 01:16:53 2016
GPGPU-Sim uArch: cycles simulated: 421203  inst.: 9382489 (ipc=18.0) sim_rate=44466 (inst/sec) elapsed = 0:0:03:31 / Wed Mar  2 01:16:54 2016
GPGPU-Sim uArch: cycles simulated: 423203  inst.: 9406497 (ipc=17.9) sim_rate=44370 (inst/sec) elapsed = 0:0:03:32 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: cycles simulated: 424703  inst.: 9424141 (ipc=17.8) sim_rate=44244 (inst/sec) elapsed = 0:0:03:33 / Wed Mar  2 01:16:56 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(20,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 426703  inst.: 9446160 (ipc=17.6) sim_rate=44140 (inst/sec) elapsed = 0:0:03:34 / Wed Mar  2 01:16:57 2016
GPGPU-Sim uArch: cycles simulated: 428703  inst.: 9471002 (ipc=17.5) sim_rate=44051 (inst/sec) elapsed = 0:0:03:35 / Wed Mar  2 01:16:58 2016
GPGPU-Sim uArch: cycles simulated: 430203  inst.: 9488612 (ipc=17.4) sim_rate=43928 (inst/sec) elapsed = 0:0:03:36 / Wed Mar  2 01:16:59 2016
GPGPU-Sim uArch: cycles simulated: 432203  inst.: 9511566 (ipc=17.3) sim_rate=43832 (inst/sec) elapsed = 0:0:03:37 / Wed Mar  2 01:17:00 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(78,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 433703  inst.: 9529129 (ipc=17.2) sim_rate=43711 (inst/sec) elapsed = 0:0:03:38 / Wed Mar  2 01:17:01 2016
GPGPU-Sim uArch: cycles simulated: 435703  inst.: 9554291 (ipc=17.1) sim_rate=43626 (inst/sec) elapsed = 0:0:03:39 / Wed Mar  2 01:17:02 2016
GPGPU-Sim uArch: cycles simulated: 437203  inst.: 9573989 (ipc=17.0) sim_rate=43518 (inst/sec) elapsed = 0:0:03:40 / Wed Mar  2 01:17:03 2016
GPGPU-Sim uArch: cycles simulated: 439203  inst.: 9599222 (ipc=16.9) sim_rate=43435 (inst/sec) elapsed = 0:0:03:41 / Wed Mar  2 01:17:04 2016
GPGPU-Sim uArch: cycles simulated: 440703  inst.: 9616877 (ipc=16.8) sim_rate=43319 (inst/sec) elapsed = 0:0:03:42 / Wed Mar  2 01:17:05 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(80,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 442703  inst.: 9641145 (ipc=16.7) sim_rate=43233 (inst/sec) elapsed = 0:0:03:43 / Wed Mar  2 01:17:06 2016
GPGPU-Sim uArch: cycles simulated: 444703  inst.: 9666512 (ipc=16.6) sim_rate=43154 (inst/sec) elapsed = 0:0:03:44 / Wed Mar  2 01:17:07 2016
GPGPU-Sim uArch: cycles simulated: 446203  inst.: 9685322 (ipc=16.6) sim_rate=43045 (inst/sec) elapsed = 0:0:03:45 / Wed Mar  2 01:17:08 2016
GPGPU-Sim uArch: cycles simulated: 448203  inst.: 9709658 (ipc=16.5) sim_rate=42963 (inst/sec) elapsed = 0:0:03:46 / Wed Mar  2 01:17:09 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(87,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 450203  inst.: 9736885 (ipc=16.4) sim_rate=42893 (inst/sec) elapsed = 0:0:03:47 / Wed Mar  2 01:17:10 2016
GPGPU-Sim uArch: cycles simulated: 451703  inst.: 9755039 (ipc=16.4) sim_rate=42785 (inst/sec) elapsed = 0:0:03:48 / Wed Mar  2 01:17:11 2016
GPGPU-Sim uArch: cycles simulated: 453703  inst.: 9778745 (ipc=16.3) sim_rate=42701 (inst/sec) elapsed = 0:0:03:49 / Wed Mar  2 01:17:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110028,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(110029,344703)
GPGPU-Sim uArch: cycles simulated: 455703  inst.: 9807745 (ipc=16.3) sim_rate=42642 (inst/sec) elapsed = 0:0:03:50 / Wed Mar  2 01:17:13 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(15,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (112616,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(112617,344703)
GPGPU-Sim uArch: cycles simulated: 457703  inst.: 9841143 (ipc=16.3) sim_rate=42602 (inst/sec) elapsed = 0:0:03:51 / Wed Mar  2 01:17:14 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113373,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(113374,344703)
GPGPU-Sim uArch: cycles simulated: 459203  inst.: 9863748 (ipc=16.3) sim_rate=42516 (inst/sec) elapsed = 0:0:03:52 / Wed Mar  2 01:17:15 2016
GPGPU-Sim uArch: cycles simulated: 461203  inst.: 9893247 (ipc=16.2) sim_rate=42460 (inst/sec) elapsed = 0:0:03:53 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (116606,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(116607,344703)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (116904,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(116905,344703)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(93,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 462703  inst.: 9918267 (ipc=16.2) sim_rate=42385 (inst/sec) elapsed = 0:0:03:54 / Wed Mar  2 01:17:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (118028,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(118029,344703)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119496,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119497,344703)
GPGPU-Sim uArch: cycles simulated: 464703  inst.: 9949248 (ipc=16.2) sim_rate=42337 (inst/sec) elapsed = 0:0:03:55 / Wed Mar  2 01:17:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121457,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121458,344703)
GPGPU-Sim uArch: cycles simulated: 466203  inst.: 9972804 (ipc=16.2) sim_rate=42257 (inst/sec) elapsed = 0:0:03:56 / Wed Mar  2 01:17:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (122572,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(122573,344703)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (122677,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(122678,344703)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(93,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 468203  inst.: 10003534 (ipc=16.2) sim_rate=42209 (inst/sec) elapsed = 0:0:03:57 / Wed Mar  2 01:17:20 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (123662,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(123663,344703)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (124767,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(124768,344703)
GPGPU-Sim uArch: cycles simulated: 469703  inst.: 10032928 (ipc=16.2) sim_rate=42155 (inst/sec) elapsed = 0:0:03:58 / Wed Mar  2 01:17:21 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (125363,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(125364,344703)
GPGPU-Sim uArch: cycles simulated: 471203  inst.: 10058805 (ipc=16.3) sim_rate=42087 (inst/sec) elapsed = 0:0:03:59 / Wed Mar  2 01:17:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (127777,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(127778,344703)
GPGPU-Sim uArch: cycles simulated: 473203  inst.: 10088908 (ipc=16.2) sim_rate=42037 (inst/sec) elapsed = 0:0:04:00 / Wed Mar  2 01:17:23 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(25,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 474703  inst.: 10110061 (ipc=16.2) sim_rate=41950 (inst/sec) elapsed = 0:0:04:01 / Wed Mar  2 01:17:24 2016
GPGPU-Sim uArch: cycles simulated: 476703  inst.: 10140622 (ipc=16.2) sim_rate=41903 (inst/sec) elapsed = 0:0:04:02 / Wed Mar  2 01:17:25 2016
GPGPU-Sim uArch: cycles simulated: 478703  inst.: 10166515 (ipc=16.2) sim_rate=41837 (inst/sec) elapsed = 0:0:04:03 / Wed Mar  2 01:17:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135204,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135205,344703)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(58,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 480703  inst.: 10195573 (ipc=16.1) sim_rate=41785 (inst/sec) elapsed = 0:0:04:04 / Wed Mar  2 01:17:27 2016
GPGPU-Sim uArch: cycles simulated: 482203  inst.: 10214683 (ipc=16.1) sim_rate=41692 (inst/sec) elapsed = 0:0:04:05 / Wed Mar  2 01:17:28 2016
GPGPU-Sim uArch: cycles simulated: 484203  inst.: 10237437 (ipc=16.0) sim_rate=41615 (inst/sec) elapsed = 0:0:04:06 / Wed Mar  2 01:17:29 2016
GPGPU-Sim uArch: cycles simulated: 486203  inst.: 10260105 (ipc=16.0) sim_rate=41538 (inst/sec) elapsed = 0:0:04:07 / Wed Mar  2 01:17:30 2016
GPGPU-Sim uArch: cycles simulated: 488203  inst.: 10285779 (ipc=15.9) sim_rate=41474 (inst/sec) elapsed = 0:0:04:08 / Wed Mar  2 01:17:31 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(40,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 490203  inst.: 10308989 (ipc=15.9) sim_rate=41401 (inst/sec) elapsed = 0:0:04:09 / Wed Mar  2 01:17:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (145608,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(145609,344703)
GPGPU-Sim uArch: cycles simulated: 491703  inst.: 10331619 (ipc=15.8) sim_rate=41326 (inst/sec) elapsed = 0:0:04:10 / Wed Mar  2 01:17:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (147712,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(147713,344703)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (148664,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(148665,344703)
GPGPU-Sim uArch: cycles simulated: 493703  inst.: 10360029 (ipc=15.8) sim_rate=41275 (inst/sec) elapsed = 0:0:04:11 / Wed Mar  2 01:17:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (149963,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(149964,344703)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(106,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 495703  inst.: 10392047 (ipc=15.8) sim_rate=41238 (inst/sec) elapsed = 0:0:04:12 / Wed Mar  2 01:17:35 2016
GPGPU-Sim uArch: cycles simulated: 497203  inst.: 10413935 (ipc=15.8) sim_rate=41161 (inst/sec) elapsed = 0:0:04:13 / Wed Mar  2 01:17:36 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (154233,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(154234,344703)
GPGPU-Sim uArch: cycles simulated: 499203  inst.: 10438971 (ipc=15.8) sim_rate=41098 (inst/sec) elapsed = 0:0:04:14 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (154886,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(154887,344703)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (155628,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(155629,344703)
GPGPU-Sim uArch: cycles simulated: 501203  inst.: 10467804 (ipc=15.8) sim_rate=41050 (inst/sec) elapsed = 0:0:04:15 / Wed Mar  2 01:17:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (157291,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(157292,344703)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(112,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (157500,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(157501,344703)
GPGPU-Sim uArch: cycles simulated: 502703  inst.: 10494061 (ipc=15.8) sim_rate=40992 (inst/sec) elapsed = 0:0:04:16 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (159043,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(159044,344703)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159348,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(159349,344703)
GPGPU-Sim uArch: cycles simulated: 504703  inst.: 10524803 (ipc=15.8) sim_rate=40952 (inst/sec) elapsed = 0:0:04:17 / Wed Mar  2 01:17:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (161596,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(161597,344703)
GPGPU-Sim uArch: cycles simulated: 506703  inst.: 10553044 (ipc=15.7) sim_rate=40903 (inst/sec) elapsed = 0:0:04:18 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (162736,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(162737,344703)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (163154,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(163155,344703)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (163259,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(163260,344703)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(115,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 508203  inst.: 10578361 (ipc=15.8) sim_rate=40843 (inst/sec) elapsed = 0:0:04:19 / Wed Mar  2 01:17:42 2016
GPGPU-Sim uArch: cycles simulated: 509703  inst.: 10604419 (ipc=15.8) sim_rate=40786 (inst/sec) elapsed = 0:0:04:20 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (165573,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(165574,344703)
GPGPU-Sim uArch: cycles simulated: 511703  inst.: 10631887 (ipc=15.7) sim_rate=40735 (inst/sec) elapsed = 0:0:04:21 / Wed Mar  2 01:17:44 2016
GPGPU-Sim uArch: cycles simulated: 513703  inst.: 10657522 (ipc=15.7) sim_rate=40677 (inst/sec) elapsed = 0:0:04:22 / Wed Mar  2 01:17:45 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(105,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (170448,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(170449,344703)
GPGPU-Sim uArch: cycles simulated: 515703  inst.: 10683515 (ipc=15.7) sim_rate=40621 (inst/sec) elapsed = 0:0:04:23 / Wed Mar  2 01:17:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (171937,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(171938,344703)
GPGPU-Sim uArch: cycles simulated: 517203  inst.: 10703405 (ipc=15.7) sim_rate=40543 (inst/sec) elapsed = 0:0:04:24 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (173069,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(173070,344703)
GPGPU-Sim uArch: cycles simulated: 519203  inst.: 10728742 (ipc=15.6) sim_rate=40485 (inst/sec) elapsed = 0:0:04:25 / Wed Mar  2 01:17:48 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (174876,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(174877,344703)
GPGPU-Sim uArch: cycles simulated: 520703  inst.: 10753472 (ipc=15.6) sim_rate=40426 (inst/sec) elapsed = 0:0:04:26 / Wed Mar  2 01:17:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (176073,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(176074,344703)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(89,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (177105,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(177106,344703)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (177414,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(177415,344703)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (177496,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(177497,344703)
GPGPU-Sim uArch: cycles simulated: 522703  inst.: 10790126 (ipc=15.7) sim_rate=40412 (inst/sec) elapsed = 0:0:04:27 / Wed Mar  2 01:17:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (179170,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(179171,344703)
GPGPU-Sim uArch: cycles simulated: 524203  inst.: 10814511 (ipc=15.7) sim_rate=40352 (inst/sec) elapsed = 0:0:04:28 / Wed Mar  2 01:17:51 2016
GPGPU-Sim uArch: cycles simulated: 525703  inst.: 10836113 (ipc=15.7) sim_rate=40282 (inst/sec) elapsed = 0:0:04:29 / Wed Mar  2 01:17:52 2016
GPGPU-Sim uArch: cycles simulated: 527703  inst.: 10860351 (ipc=15.6) sim_rate=40223 (inst/sec) elapsed = 0:0:04:30 / Wed Mar  2 01:17:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (183413,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(183414,344703)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(123,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (183678,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(183679,344703)
GPGPU-Sim uArch: cycles simulated: 529703  inst.: 10888438 (ipc=15.6) sim_rate=40178 (inst/sec) elapsed = 0:0:04:31 / Wed Mar  2 01:17:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (185557,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(185558,344703)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (185779,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(185780,344703)
GPGPU-Sim uArch: cycles simulated: 531203  inst.: 10913697 (ipc=15.6) sim_rate=40123 (inst/sec) elapsed = 0:0:04:32 / Wed Mar  2 01:17:55 2016
GPGPU-Sim uArch: cycles simulated: 532703  inst.: 10936796 (ipc=15.6) sim_rate=40061 (inst/sec) elapsed = 0:0:04:33 / Wed Mar  2 01:17:56 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(70,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 534703  inst.: 10963065 (ipc=15.6) sim_rate=40011 (inst/sec) elapsed = 0:0:04:34 / Wed Mar  2 01:17:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (191509,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(191510,344703)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (191785,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(191786,344703)
GPGPU-Sim uArch: cycles simulated: 536703  inst.: 10989421 (ipc=15.6) sim_rate=39961 (inst/sec) elapsed = 0:0:04:35 / Wed Mar  2 01:17:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (192281,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(192282,344703)
GPGPU-Sim uArch: cycles simulated: 538203  inst.: 11011804 (ipc=15.6) sim_rate=39897 (inst/sec) elapsed = 0:0:04:36 / Wed Mar  2 01:17:59 2016
GPGPU-Sim uArch: cycles simulated: 539703  inst.: 11035333 (ipc=15.6) sim_rate=39838 (inst/sec) elapsed = 0:0:04:37 / Wed Mar  2 01:18:00 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(61,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 541703  inst.: 11063424 (ipc=15.5) sim_rate=39796 (inst/sec) elapsed = 0:0:04:38 / Wed Mar  2 01:18:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (197014,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(197015,344703)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (198310,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(198311,344703)
GPGPU-Sim uArch: cycles simulated: 543203  inst.: 11087517 (ipc=15.5) sim_rate=39740 (inst/sec) elapsed = 0:0:04:39 / Wed Mar  2 01:18:02 2016
GPGPU-Sim uArch: cycles simulated: 544703  inst.: 11115550 (ipc=15.6) sim_rate=39698 (inst/sec) elapsed = 0:0:04:40 / Wed Mar  2 01:18:03 2016
GPGPU-Sim uArch: cycles simulated: 546703  inst.: 11143761 (ipc=15.6) sim_rate=39657 (inst/sec) elapsed = 0:0:04:41 / Wed Mar  2 01:18:04 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(59,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (202461,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(202462,344703)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (203409,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(203410,344703)
GPGPU-Sim uArch: cycles simulated: 548703  inst.: 11176192 (ipc=15.6) sim_rate=39631 (inst/sec) elapsed = 0:0:04:42 / Wed Mar  2 01:18:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (204401,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(204402,344703)
GPGPU-Sim uArch: cycles simulated: 550203  inst.: 11200646 (ipc=15.6) sim_rate=39578 (inst/sec) elapsed = 0:0:04:43 / Wed Mar  2 01:18:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (205814,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(205815,344703)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (206325,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(206326,344703)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (206729,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(206730,344703)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (206796,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(206797,344703)
GPGPU-Sim uArch: cycles simulated: 551703  inst.: 11235482 (ipc=15.6) sim_rate=39561 (inst/sec) elapsed = 0:0:04:44 / Wed Mar  2 01:18:07 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(144,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (208113,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(208114,344703)
GPGPU-Sim uArch: cycles simulated: 553203  inst.: 11261643 (ipc=15.6) sim_rate=39514 (inst/sec) elapsed = 0:0:04:45 / Wed Mar  2 01:18:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (210106,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(210107,344703)
GPGPU-Sim uArch: cycles simulated: 555203  inst.: 11293443 (ipc=15.6) sim_rate=39487 (inst/sec) elapsed = 0:0:04:46 / Wed Mar  2 01:18:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (211764,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(211765,344703)
GPGPU-Sim uArch: cycles simulated: 556703  inst.: 11319979 (ipc=15.7) sim_rate=39442 (inst/sec) elapsed = 0:0:04:47 / Wed Mar  2 01:18:10 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(145,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 558703  inst.: 11348911 (ipc=15.6) sim_rate=39405 (inst/sec) elapsed = 0:0:04:48 / Wed Mar  2 01:18:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (214034,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(214035,344703)
GPGPU-Sim uArch: cycles simulated: 560203  inst.: 11371230 (ipc=15.6) sim_rate=39346 (inst/sec) elapsed = 0:0:04:49 / Wed Mar  2 01:18:12 2016
GPGPU-Sim uArch: cycles simulated: 562203  inst.: 11401316 (ipc=15.6) sim_rate=39314 (inst/sec) elapsed = 0:0:04:50 / Wed Mar  2 01:18:13 2016
GPGPU-Sim uArch: cycles simulated: 564203  inst.: 11424407 (ipc=15.6) sim_rate=39259 (inst/sec) elapsed = 0:0:04:51 / Wed Mar  2 01:18:14 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(96,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (221314,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(221315,344703)
GPGPU-Sim uArch: cycles simulated: 566203  inst.: 11454677 (ipc=15.6) sim_rate=39228 (inst/sec) elapsed = 0:0:04:52 / Wed Mar  2 01:18:15 2016
GPGPU-Sim uArch: cycles simulated: 567703  inst.: 11476595 (ipc=15.6) sim_rate=39169 (inst/sec) elapsed = 0:0:04:53 / Wed Mar  2 01:18:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (223089,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(223090,344703)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (223495,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(223496,344703)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (224770,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(224771,344703)
GPGPU-Sim uArch: cycles simulated: 569703  inst.: 11508736 (ipc=15.6) sim_rate=39145 (inst/sec) elapsed = 0:0:04:54 / Wed Mar  2 01:18:17 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (226000,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(226001,344703)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(93,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 571203  inst.: 11534500 (ipc=15.6) sim_rate=39100 (inst/sec) elapsed = 0:0:04:55 / Wed Mar  2 01:18:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (226946,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(226947,344703)
GPGPU-Sim uArch: cycles simulated: 572703  inst.: 11559491 (ipc=15.6) sim_rate=39052 (inst/sec) elapsed = 0:0:04:56 / Wed Mar  2 01:18:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (228698,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(228699,344703)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (228758,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(228759,344703)
GPGPU-Sim uArch: cycles simulated: 574703  inst.: 11590768 (ipc=15.6) sim_rate=39026 (inst/sec) elapsed = 0:0:04:57 / Wed Mar  2 01:18:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (230908,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(230909,344703)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (230940,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(230941,344703)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (231113,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(231114,344703)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (231394,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(231395,344703)
GPGPU-Sim uArch: cycles simulated: 576203  inst.: 11616428 (ipc=15.6) sim_rate=38981 (inst/sec) elapsed = 0:0:04:58 / Wed Mar  2 01:18:21 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(160,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 577703  inst.: 11641529 (ipc=15.6) sim_rate=38934 (inst/sec) elapsed = 0:0:04:59 / Wed Mar  2 01:18:22 2016
GPGPU-Sim uArch: cycles simulated: 579703  inst.: 11670131 (ipc=15.6) sim_rate=38900 (inst/sec) elapsed = 0:0:05:00 / Wed Mar  2 01:18:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (235200,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(235201,344703)
GPGPU-Sim uArch: cycles simulated: 581203  inst.: 11693058 (ipc=15.6) sim_rate=38847 (inst/sec) elapsed = 0:0:05:01 / Wed Mar  2 01:18:24 2016
GPGPU-Sim uArch: cycles simulated: 583203  inst.: 11721751 (ipc=15.6) sim_rate=38813 (inst/sec) elapsed = 0:0:05:02 / Wed Mar  2 01:18:25 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(156,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (238701,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(238702,344703)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (239156,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(239157,344703)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (239311,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(239312,344703)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (239577,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(239578,344703)
GPGPU-Sim uArch: cycles simulated: 584703  inst.: 11747197 (ipc=15.6) sim_rate=38769 (inst/sec) elapsed = 0:0:05:03 / Wed Mar  2 01:18:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (241262,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(241263,344703)
GPGPU-Sim uArch: cycles simulated: 586703  inst.: 11783133 (ipc=15.6) sim_rate=38760 (inst/sec) elapsed = 0:0:05:04 / Wed Mar  2 01:18:27 2016
GPGPU-Sim uArch: cycles simulated: 588203  inst.: 11803985 (ipc=15.6) sim_rate=38701 (inst/sec) elapsed = 0:0:05:05 / Wed Mar  2 01:18:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (244124,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(244125,344703)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(163,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (244805,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(244806,344703)
GPGPU-Sim uArch: cycles simulated: 590203  inst.: 11834012 (ipc=15.6) sim_rate=38673 (inst/sec) elapsed = 0:0:05:06 / Wed Mar  2 01:18:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (245657,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(245658,344703)
GPGPU-Sim uArch: cycles simulated: 591703  inst.: 11858548 (ipc=15.6) sim_rate=38627 (inst/sec) elapsed = 0:0:05:07 / Wed Mar  2 01:18:30 2016
GPGPU-Sim uArch: cycles simulated: 593703  inst.: 11883727 (ipc=15.6) sim_rate=38583 (inst/sec) elapsed = 0:0:05:08 / Wed Mar  2 01:18:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (250528,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(250529,344703)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (250689,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(250690,344703)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (250866,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(250867,344703)
GPGPU-Sim uArch: cycles simulated: 595703  inst.: 11913429 (ipc=15.6) sim_rate=38554 (inst/sec) elapsed = 0:0:05:09 / Wed Mar  2 01:18:32 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(94,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (251468,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(251469,344703)
GPGPU-Sim uArch: cycles simulated: 597203  inst.: 11933660 (ipc=15.6) sim_rate=38495 (inst/sec) elapsed = 0:0:05:10 / Wed Mar  2 01:18:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (253342,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(253343,344703)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (253785,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(253786,344703)
GPGPU-Sim uArch: cycles simulated: 598703  inst.: 11962288 (ipc=15.6) sim_rate=38463 (inst/sec) elapsed = 0:0:05:11 / Wed Mar  2 01:18:34 2016
GPGPU-Sim uArch: cycles simulated: 600703  inst.: 11989257 (ipc=15.6) sim_rate=38427 (inst/sec) elapsed = 0:0:05:12 / Wed Mar  2 01:18:35 2016
GPGPU-Sim uArch: cycles simulated: 602203  inst.: 12008655 (ipc=15.6) sim_rate=38366 (inst/sec) elapsed = 0:0:05:13 / Wed Mar  2 01:18:36 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(174,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (257711,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(257712,344703)
GPGPU-Sim uArch: cycles simulated: 604203  inst.: 12039365 (ipc=15.6) sim_rate=38341 (inst/sec) elapsed = 0:0:05:14 / Wed Mar  2 01:18:37 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (259854,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(259855,344703)
GPGPU-Sim uArch: cycles simulated: 605703  inst.: 12060713 (ipc=15.6) sim_rate=38287 (inst/sec) elapsed = 0:0:05:15 / Wed Mar  2 01:18:38 2016
GPGPU-Sim uArch: cycles simulated: 607703  inst.: 12087214 (ipc=15.5) sim_rate=38250 (inst/sec) elapsed = 0:0:05:16 / Wed Mar  2 01:18:39 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(169,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 609703  inst.: 12109346 (ipc=15.5) sim_rate=38199 (inst/sec) elapsed = 0:0:05:17 / Wed Mar  2 01:18:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (265705,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(265706,344703)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (265731,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(265732,344703)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (265857,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(265858,344703)
GPGPU-Sim uArch: cycles simulated: 611203  inst.: 12132463 (ipc=15.5) sim_rate=38152 (inst/sec) elapsed = 0:0:05:18 / Wed Mar  2 01:18:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (266794,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(266795,344703)
GPGPU-Sim uArch: cycles simulated: 613203  inst.: 12161048 (ipc=15.5) sim_rate=38122 (inst/sec) elapsed = 0:0:05:19 / Wed Mar  2 01:18:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (268507,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(268508,344703)
GPGPU-Sim uArch: cycles simulated: 614703  inst.: 12182299 (ipc=15.5) sim_rate=38069 (inst/sec) elapsed = 0:0:05:20 / Wed Mar  2 01:18:43 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(166,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 616703  inst.: 12207531 (ipc=15.5) sim_rate=38029 (inst/sec) elapsed = 0:0:05:21 / Wed Mar  2 01:18:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (272321,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(272322,344703)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (272325,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(272326,344703)
GPGPU-Sim uArch: cycles simulated: 618203  inst.: 12232581 (ipc=15.5) sim_rate=37989 (inst/sec) elapsed = 0:0:05:22 / Wed Mar  2 01:18:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (274033,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(274034,344703)
GPGPU-Sim uArch: cycles simulated: 620203  inst.: 12257595 (ipc=15.4) sim_rate=37949 (inst/sec) elapsed = 0:0:05:23 / Wed Mar  2 01:18:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (275558,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(275559,344703)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (276845,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(276846,344703)
GPGPU-Sim uArch: cycles simulated: 621703  inst.: 12282882 (ipc=15.5) sim_rate=37910 (inst/sec) elapsed = 0:0:05:24 / Wed Mar  2 01:18:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (277272,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(277273,344703)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(179,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 623203  inst.: 12307428 (ipc=15.5) sim_rate=37869 (inst/sec) elapsed = 0:0:05:25 / Wed Mar  2 01:18:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (280435,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(280436,344703)
GPGPU-Sim uArch: cycles simulated: 625203  inst.: 12333409 (ipc=15.4) sim_rate=37832 (inst/sec) elapsed = 0:0:05:26 / Wed Mar  2 01:18:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (281145,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(281146,344703)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (281287,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(281288,344703)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (281994,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(281995,344703)
GPGPU-Sim uArch: cycles simulated: 626703  inst.: 12355234 (ipc=15.4) sim_rate=37783 (inst/sec) elapsed = 0:0:05:27 / Wed Mar  2 01:18:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (283711,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(283712,344703)
GPGPU-Sim uArch: cycles simulated: 628703  inst.: 12382094 (ipc=15.4) sim_rate=37750 (inst/sec) elapsed = 0:0:05:28 / Wed Mar  2 01:18:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (284931,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(284932,344703)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(195,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (285214,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(285215,344703)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (285370,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(285371,344703)
GPGPU-Sim uArch: cycles simulated: 630203  inst.: 12403572 (ipc=15.4) sim_rate=37700 (inst/sec) elapsed = 0:0:05:29 / Wed Mar  2 01:18:52 2016
GPGPU-Sim uArch: cycles simulated: 632203  inst.: 12431863 (ipc=15.4) sim_rate=37672 (inst/sec) elapsed = 0:0:05:30 / Wed Mar  2 01:18:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (287583,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(287584,344703)
GPGPU-Sim uArch: cycles simulated: 633703  inst.: 12450282 (ipc=15.4) sim_rate=37614 (inst/sec) elapsed = 0:0:05:31 / Wed Mar  2 01:18:54 2016
GPGPU-Sim uArch: cycles simulated: 635203  inst.: 12473308 (ipc=15.4) sim_rate=37570 (inst/sec) elapsed = 0:0:05:32 / Wed Mar  2 01:18:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (291702,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(291703,344703)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(199,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 637203  inst.: 12497708 (ipc=15.4) sim_rate=37530 (inst/sec) elapsed = 0:0:05:33 / Wed Mar  2 01:18:56 2016
GPGPU-Sim uArch: cycles simulated: 639203  inst.: 12520936 (ipc=15.3) sim_rate=37487 (inst/sec) elapsed = 0:0:05:34 / Wed Mar  2 01:18:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (294887,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(294888,344703)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (294889,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(294890,344703)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (295559,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(295560,344703)
GPGPU-Sim uArch: cycles simulated: 640703  inst.: 12542515 (ipc=15.3) sim_rate=37440 (inst/sec) elapsed = 0:0:05:35 / Wed Mar  2 01:18:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (296922,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(296923,344703)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (297381,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(297382,344703)
GPGPU-Sim uArch: cycles simulated: 642703  inst.: 12567415 (ipc=15.3) sim_rate=37403 (inst/sec) elapsed = 0:0:05:36 / Wed Mar  2 01:18:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (298573,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(298574,344703)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(191,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (299723,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(299724,344703)
GPGPU-Sim uArch: cycles simulated: 644703  inst.: 12593080 (ipc=15.3) sim_rate=37368 (inst/sec) elapsed = 0:0:05:37 / Wed Mar  2 01:19:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (300711,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(300712,344703)
GPGPU-Sim uArch: cycles simulated: 646203  inst.: 12611341 (ipc=15.3) sim_rate=37311 (inst/sec) elapsed = 0:0:05:38 / Wed Mar  2 01:19:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (302267,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(302268,344703)
GPGPU-Sim uArch: cycles simulated: 648203  inst.: 12633865 (ipc=15.3) sim_rate=37268 (inst/sec) elapsed = 0:0:05:39 / Wed Mar  2 01:19:02 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (303657,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(303658,344703)
GPGPU-Sim uArch: cycles simulated: 649703  inst.: 12653252 (ipc=15.3) sim_rate=37215 (inst/sec) elapsed = 0:0:05:40 / Wed Mar  2 01:19:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (305569,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(305570,344703)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (305847,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(305848,344703)
GPGPU-Sim uArch: cycles simulated: 651203  inst.: 12673027 (ipc=15.2) sim_rate=37164 (inst/sec) elapsed = 0:0:05:41 / Wed Mar  2 01:19:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (306863,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(306864,344703)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(204,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (306989,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(306990,344703)
GPGPU-Sim uArch: cycles simulated: 653203  inst.: 12700489 (ipc=15.2) sim_rate=37135 (inst/sec) elapsed = 0:0:05:42 / Wed Mar  2 01:19:05 2016
GPGPU-Sim uArch: cycles simulated: 654703  inst.: 12719055 (ipc=15.2) sim_rate=37081 (inst/sec) elapsed = 0:0:05:43 / Wed Mar  2 01:19:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (310101,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(310102,344703)
GPGPU-Sim uArch: cycles simulated: 656203  inst.: 12739778 (ipc=15.2) sim_rate=37034 (inst/sec) elapsed = 0:0:05:44 / Wed Mar  2 01:19:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (312053,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(312054,344703)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (312490,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(312491,344703)
GPGPU-Sim uArch: cycles simulated: 657703  inst.: 12760553 (ipc=15.2) sim_rate=36987 (inst/sec) elapsed = 0:0:05:45 / Wed Mar  2 01:19:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (313522,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(313523,344703)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(215,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (314268,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(314269,344703)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (314611,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(314612,344703)
GPGPU-Sim uArch: cycles simulated: 659703  inst.: 12790728 (ipc=15.2) sim_rate=36967 (inst/sec) elapsed = 0:0:05:46 / Wed Mar  2 01:19:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (316078,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(316079,344703)
GPGPU-Sim uArch: cycles simulated: 661203  inst.: 12811859 (ipc=15.2) sim_rate=36921 (inst/sec) elapsed = 0:0:05:47 / Wed Mar  2 01:19:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (316612,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(316613,344703)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (316705,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(316706,344703)
GPGPU-Sim uArch: cycles simulated: 662703  inst.: 12836189 (ipc=15.2) sim_rate=36885 (inst/sec) elapsed = 0:0:05:48 / Wed Mar  2 01:19:11 2016
GPGPU-Sim uArch: cycles simulated: 664203  inst.: 12852149 (ipc=15.2) sim_rate=36825 (inst/sec) elapsed = 0:0:05:49 / Wed Mar  2 01:19:12 2016
GPGPU-Sim uArch: cycles simulated: 665703  inst.: 12869379 (ipc=15.2) sim_rate=36769 (inst/sec) elapsed = 0:0:05:50 / Wed Mar  2 01:19:13 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(202,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (321690,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(321691,344703)
GPGPU-Sim uArch: cycles simulated: 667203  inst.: 12887032 (ipc=15.1) sim_rate=36715 (inst/sec) elapsed = 0:0:05:51 / Wed Mar  2 01:19:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (323603,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(323604,344703)
GPGPU-Sim uArch: cycles simulated: 668703  inst.: 12906932 (ipc=15.1) sim_rate=36667 (inst/sec) elapsed = 0:0:05:52 / Wed Mar  2 01:19:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (324819,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(324820,344703)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (325914,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(325915,344703)
GPGPU-Sim uArch: cycles simulated: 670703  inst.: 12935656 (ipc=15.1) sim_rate=36644 (inst/sec) elapsed = 0:0:05:53 / Wed Mar  2 01:19:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (326736,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(326737,344703)
GPGPU-Sim uArch: cycles simulated: 672203  inst.: 12959454 (ipc=15.1) sim_rate=36608 (inst/sec) elapsed = 0:0:05:54 / Wed Mar  2 01:19:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (327557,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(327558,344703)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (327721,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(327722,344703)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(229,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (328900,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(328901,344703)
GPGPU-Sim uArch: cycles simulated: 673703  inst.: 12981291 (ipc=15.1) sim_rate=36567 (inst/sec) elapsed = 0:0:05:55 / Wed Mar  2 01:19:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (329185,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(329186,344703)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (330222,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(330223,344703)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (330463,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(330464,344703)
GPGPU-Sim uArch: cycles simulated: 675703  inst.: 13020995 (ipc=15.2) sim_rate=36575 (inst/sec) elapsed = 0:0:05:56 / Wed Mar  2 01:19:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (331994,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(331995,344703)
GPGPU-Sim uArch: cycles simulated: 677203  inst.: 13043433 (ipc=15.2) sim_rate=36536 (inst/sec) elapsed = 0:0:05:57 / Wed Mar  2 01:19:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (332992,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(332993,344703)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(183,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (333285,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(333286,344703)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (333535,344703), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(333536,344703)
GPGPU-Sim uArch: cycles simulated: 678703  inst.: 13073648 (ipc=15.2) sim_rate=36518 (inst/sec) elapsed = 0:0:05:58 / Wed Mar  2 01:19:21 2016
GPGPU-Sim uArch: cycles simulated: 680203  inst.: 13097373 (ipc=15.2) sim_rate=36482 (inst/sec) elapsed = 0:0:05:59 / Wed Mar  2 01:19:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (335515,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(335516,344703)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (335787,344703), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(335788,344703)
GPGPU-Sim uArch: cycles simulated: 681703  inst.: 13122924 (ipc=15.2) sim_rate=36452 (inst/sec) elapsed = 0:0:06:00 / Wed Mar  2 01:19:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (338163,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(338164,344703)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (338848,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(338849,344703)
GPGPU-Sim uArch: cycles simulated: 683703  inst.: 13153186 (ipc=15.2) sim_rate=36435 (inst/sec) elapsed = 0:0:06:01 / Wed Mar  2 01:19:24 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(182,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (340338,344703), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(340339,344703)
GPGPU-Sim uArch: cycles simulated: 685203  inst.: 13174368 (ipc=15.2) sim_rate=36393 (inst/sec) elapsed = 0:0:06:02 / Wed Mar  2 01:19:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (340855,344703), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(340856,344703)
GPGPU-Sim uArch: cycles simulated: 686703  inst.: 13199449 (ipc=15.2) sim_rate=36362 (inst/sec) elapsed = 0:0:06:03 / Wed Mar  2 01:19:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (342026,344703), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(342027,344703)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (342451,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(342452,344703)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (343620,344703), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(343621,344703)
GPGPU-Sim uArch: cycles simulated: 688703  inst.: 13231798 (ipc=15.2) sim_rate=36351 (inst/sec) elapsed = 0:0:06:04 / Wed Mar  2 01:19:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (344238,344703), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(344239,344703)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (344379,344703), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(344380,344703)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(248,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 690203  inst.: 13257188 (ipc=15.2) sim_rate=36321 (inst/sec) elapsed = 0:0:06:05 / Wed Mar  2 01:19:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (345779,344703), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(345780,344703)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (346759,344703), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(346760,344703)
GPGPU-Sim uArch: cycles simulated: 691703  inst.: 13278443 (ipc=15.2) sim_rate=36279 (inst/sec) elapsed = 0:0:06:06 / Wed Mar  2 01:19:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (347090,344703), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(347091,344703)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (347959,344703), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(347960,344703)
GPGPU-Sim uArch: cycles simulated: 693703  inst.: 13307243 (ipc=15.2) sim_rate=36259 (inst/sec) elapsed = 0:0:06:07 / Wed Mar  2 01:19:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (349402,344703), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(349403,344703)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (349910,344703), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(349911,344703)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (350255,344703), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(350256,344703)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (350315,344703), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695203  inst.: 13331528 (ipc=15.2) sim_rate=36226 (inst/sec) elapsed = 0:0:06:08 / Wed Mar  2 01:19:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (350788,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (351070,344703), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(186,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 696703  inst.: 13351384 (ipc=15.2) sim_rate=36182 (inst/sec) elapsed = 0:0:06:09 / Wed Mar  2 01:19:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (352213,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (352225,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (352389,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (352575,344703), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 698703  inst.: 13378338 (ipc=15.2) sim_rate=36157 (inst/sec) elapsed = 0:0:06:10 / Wed Mar  2 01:19:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (354395,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (354618,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (354971,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (355686,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (355909,344703), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 700703  inst.: 13402090 (ipc=15.2) sim_rate=36124 (inst/sec) elapsed = 0:0:06:11 / Wed Mar  2 01:19:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (357306,344703), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 702203  inst.: 13421892 (ipc=15.2) sim_rate=36080 (inst/sec) elapsed = 0:0:06:12 / Wed Mar  2 01:19:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (358174,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (358217,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (358572,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (358575,344703), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(219,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359491,344703), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 704203  inst.: 13451821 (ipc=15.2) sim_rate=36063 (inst/sec) elapsed = 0:0:06:13 / Wed Mar  2 01:19:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (359727,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (359729,344703), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (360946,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (360960,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360966,344703), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 706203  inst.: 13474586 (ipc=15.1) sim_rate=36028 (inst/sec) elapsed = 0:0:06:14 / Wed Mar  2 01:19:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (362261,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (362392,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (362591,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (362959,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (363263,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (363337,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (363435,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (363583,344703), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 708703  inst.: 13500153 (ipc=15.1) sim_rate=36000 (inst/sec) elapsed = 0:0:06:15 / Wed Mar  2 01:19:38 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (364381,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (364611,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (364913,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (365296,344703), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 710703  inst.: 13520478 (ipc=15.1) sim_rate=35958 (inst/sec) elapsed = 0:0:06:16 / Wed Mar  2 01:19:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (366009,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366203,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (366347,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (366939,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (366971,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (367092,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (367097,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (367135,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (367213,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367580,344703), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (367983,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (368145,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (368178,344703), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(254,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (368423,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (368605,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 713703  inst.: 13546924 (ipc=15.0) sim_rate=35933 (inst/sec) elapsed = 0:0:06:17 / Wed Mar  2 01:19:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (369120,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (369125,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (369191,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (369252,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (369452,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (369580,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (369732,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (369736,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (369770,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (369936,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (370000,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (370150,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (370157,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (370251,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (370258,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (370403,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (370521,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (370693,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (370712,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (370759,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (370837,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (370884,344703), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (370931,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (370959,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (370987,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (370995,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (371067,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (371076,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (371397,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (371444,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (371499,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (371520,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (371552,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (371653,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (371694,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (371899,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (372028,344703), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (372279,344703), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (372317,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (372778,344703), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 372779
gpu_sim_insn = 5563004
gpu_ipc =      14.9231
gpu_tot_sim_cycle = 717482
gpu_tot_sim_insn = 13564703
gpu_tot_ipc =      18.9060
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1794996
gpu_stall_icnt2sh    = 4414737
gpu_total_sim_rate=35980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789320
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 76437, Miss = 64464, Miss_rate = 0.843, Pending_hits = 4422, Reservation_fails = 571127
	L1D_cache_core[1]: Access = 77619, Miss = 65417, Miss_rate = 0.843, Pending_hits = 4383, Reservation_fails = 579112
	L1D_cache_core[2]: Access = 79677, Miss = 67345, Miss_rate = 0.845, Pending_hits = 4505, Reservation_fails = 586482
	L1D_cache_core[3]: Access = 78864, Miss = 66430, Miss_rate = 0.842, Pending_hits = 4487, Reservation_fails = 579663
	L1D_cache_core[4]: Access = 78487, Miss = 65962, Miss_rate = 0.840, Pending_hits = 4419, Reservation_fails = 578925
	L1D_cache_core[5]: Access = 75869, Miss = 63833, Miss_rate = 0.841, Pending_hits = 4368, Reservation_fails = 569382
	L1D_cache_core[6]: Access = 77779, Miss = 65527, Miss_rate = 0.842, Pending_hits = 4451, Reservation_fails = 571461
	L1D_cache_core[7]: Access = 76801, Miss = 64620, Miss_rate = 0.841, Pending_hits = 4460, Reservation_fails = 574802
	L1D_cache_core[8]: Access = 74039, Miss = 62094, Miss_rate = 0.839, Pending_hits = 4247, Reservation_fails = 556975
	L1D_cache_core[9]: Access = 80849, Miss = 68174, Miss_rate = 0.843, Pending_hits = 4690, Reservation_fails = 583484
	L1D_cache_core[10]: Access = 77949, Miss = 65566, Miss_rate = 0.841, Pending_hits = 4530, Reservation_fails = 575286
	L1D_cache_core[11]: Access = 77552, Miss = 65042, Miss_rate = 0.839, Pending_hits = 4487, Reservation_fails = 574211
	L1D_cache_core[12]: Access = 75292, Miss = 63161, Miss_rate = 0.839, Pending_hits = 4307, Reservation_fails = 553372
	L1D_cache_core[13]: Access = 77010, Miss = 65159, Miss_rate = 0.846, Pending_hits = 4434, Reservation_fails = 572786
	L1D_cache_core[14]: Access = 75652, Miss = 63748, Miss_rate = 0.843, Pending_hits = 4368, Reservation_fails = 568351
	L1D_total_cache_accesses = 1159876
	L1D_total_cache_misses = 976542
	L1D_total_cache_miss_rate = 0.8419
	L1D_total_cache_pending_hits = 66558
	L1D_total_cache_reservation_fails = 8595419
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117591
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6169727
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117111
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2425692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788326
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2261, 2369, 2288, 1942, 2248, 2384, 1926, 2088, 2272, 1810, 2463, 2432, 2162, 2056, 2317, 2277, 2143, 1836, 2108, 2318, 2479, 1787, 2215, 2219, 1984, 1966, 2216, 2286, 2223, 1946, 2232, 1984, 1829, 1728, 2193, 2250, 2003, 1913, 2497, 1935, 1827, 1765, 1015, 1151, 1730, 1653, 1183, 1500, 
gpgpu_n_tot_thrd_icount = 46806592
gpgpu_n_tot_w_icount = 1462706
gpgpu_n_stall_shd_mem = 9396293
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571014
gpgpu_n_mem_write_global = 408134
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1818571
gpgpu_n_store_insn = 664145
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332607
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9393121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15650464	W0_Idle:788935	W0_Scoreboard:2775349	W1:350445	W2:169610	W3:107106	W4:75461	W5:60901	W6:52770	W7:48155	W8:43868	W9:40941	W10:38204	W11:34401	W12:30059	W13:25679	W14:23430	W15:19947	W16:16379	W17:15739	W18:12918	W19:11849	W20:12337	W21:12655	W22:14232	W23:13479	W24:13233	W25:11022	W26:9523	W27:7292	W28:3929	W29:2226	W30:440	W31:104	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4568112 {8:571014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16345392 {40:407870,72:83,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77657904 {136:571014,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265072 {8:408134,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1216 
maxdqlatency = 0 
maxmflatency = 1985 
averagemflatency = 398 
max_icnt2mem_latency = 949 
max_icnt2sh_latency = 716502 
mrq_lat_table:36596 	1224 	3712 	3858 	5173 	1638 	643 	625 	388 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122090 	676719 	179904 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66807 	27089 	76848 	311507 	233208 	259707 	4057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35621 	265254 	252924 	17073 	157 	0 	0 	2 	9 	35 	889 	9422 	17497 	44398 	99176 	167881 	68825 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	1343 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        30        21        24        28        29        32        32        32        45        27        31        32        37        34        34 
dram[1]:        26        28        24        24        38        20        30        24        46        22        20        29        34        35        42        33 
dram[2]:        28        25        41        34        25        25        32        32        28        32        25        23        34        43        43        49 
dram[3]:        24        23        56        57        34        24        27        29        29        29        28        23        27        34        33        31 
dram[4]:        32        33        38        32        26        30        33        32        33        32        30        22        33        32        36        32 
dram[5]:        30        30        39        26        24        25        28        30        19        24        30        24        32        38        32        32 
maximum service time to same row:
dram[0]:     73468     52975     58981     52848     57253     58372     46439     46531     59060     44753     57938     49076     87918     68282     95849     95227 
dram[1]:     67227     58813     62896     77319    115510     55068     46495     47156     86881     82691     43450     58003     54092     92128     69465     89428 
dram[2]:     41928     48125     54207     50327     57028     56370     51620     55763     39553     62469     48588     47238     65454     84297    136129    144619 
dram[3]:     54619     51027    100328     62881     42266     44875     59699     45543     35772     31429     53222     85207     92946    135465     65375     68945 
dram[4]:     60794     42508     48562     70860     61123     73549     68911    137445     56673     46681     44057     45731    110620     72027     74531     93776 
dram[5]:     56500     64309    116423    112048     76234     63006     66158     66450     65465     33438     59388     48756     96400    119338    141574    131247 
average row accesses per activate:
dram[0]:  3.851351  3.657459  3.231156  3.422680  4.014815  3.694268  3.227723  3.362245  4.820312  4.510067  3.452229  3.384106  5.323077  6.666667  8.195122  6.206897 
dram[1]:  3.941176  4.538462  3.387097  3.994048  3.172414  3.441989  2.978992  2.882576  3.379310  3.505050  3.511765  3.049180  4.610390  4.934210  5.735294  5.811594 
dram[2]:  3.854545  3.460674  3.814371  3.952096  3.612903  4.028369  4.550725  4.169811  3.725146  3.473684  3.313609  3.273292  5.188406  5.714286  7.760870  6.716981 
dram[3]:  3.417476  3.276699  4.125000  3.828571  3.943662  4.049645  4.213837  3.790698  3.362319  3.783784  3.525974  3.276074  5.385714  5.544117  6.305085  4.947369 
dram[4]:  3.800000  4.197183  4.288590  3.709091  3.825806  3.958333  3.459460  3.929577  4.565517  3.947368  3.631579  3.408163  5.388060  5.130435  7.098039  9.171429 
dram[5]:  3.712707  3.411765  3.380711  2.931624  3.738853  3.494186  3.944444  4.047059  3.432161  3.572192  3.676056  3.085106  5.656716  5.304348  5.963636  6.196429 
average row locality = 53886/13898 = 3.877249
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       413       453       458       473       417       438       497       498       471       496       429       421       330       345       336       357 
dram[1]:       453       467       490       460       470       475       541       569       512       507       451       431       346       358       387       399 
dram[2]:       442       438       452       455       424       427       479       498       486       496       447       435       351       352       356       353 
dram[3]:       471       457       458       462       413       425       502       499       511       520       442       424       351       354       370       376 
dram[4]:       441       425       451       434       439       430       504       442       498       505       438       402       343       338       361       321 
dram[5]:       457       450       482       491       438       448       488       515       510       501       429       448       349       342       328       346 
total reads: 41868
bank skew: 569/321 = 1.77
chip skew: 7316/6772 = 1.08
number of total write accesses:
dram[0]:       157       209       185       191       125       142       155       161       146       176       113        90        16        15         0         3 
dram[1]:       217       241       245       211       174       148       168       192       174       187       146       127         9        17         3         2 
dram[2]:       194       178       185       205       136       141       149       165       151       164       113        92         7         8         1         3 
dram[3]:       233       218       202       208       147       146       168       153       185       180       101       110        26        23         2         0 
dram[4]:       186       171       188       178       154       140       136       116       164       170       114        99        18        16         1         0 
dram[5]:       215       188       184       195       149       153       151       173       173       167        93       132        30        24         0         1 
total reads: 12018
min_bank_accesses = 0!
chip skew: 2261/1851 = 1.22
average mf latency per bank:
dram[0]:       3341      2946      3440      3365      4110      3792      3629      3492      3484      3198      7332      8053     17756     17335     24813     23635
dram[1]:       2914      2856      3037      3519      3617      3858      3491      3366      3279      3315      6739      7721     17644     17387     22127     22338
dram[2]:       3133      3200      3439      3370      4006      4106      3776      3594      3586      3451      7197      8281     17250     18169     23427     24129
dram[3]:       2878      2889      3311      3264      3967      3970      3520      3649      3166      3089      7510      7848     16294     16983     22653     22775
dram[4]:       4096      3325      4451      3546      5086      4129      4896      4194      4447      3248     45602      8511     22747     18351     31181     26644
dram[5]:       2870      3125      3201      3258      3743      3836      3514      3447      3097      3329      7875      7461     16029     17686     24959     24682
maximum mf latency per bank:
dram[0]:        886      1810       844      1394       882       937       885       958       896      1019       953      1180      1127      1377      1074      1471
dram[1]:        931       937      1075      1066       994      1187      1025      1145       910      1159       928      1154       884      1035       929       997
dram[2]:        838      1420       962      1215      1199      1502      1293      1487       983      1491       897      1226      1083      1363       934      1209
dram[3]:       1039      1036      1048      1012       911       872       892       927       931      1060      1053       951       902       956       957       978
dram[4]:       1682      1565      1207      1178      1038      1401      1169      1418      1956      1985      1229      1298      1374      1418      1476      1662
dram[5]:        855       912       971       957       884       910       889       978       861       871       882       897       881       986       911      1022

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947072 n_nop=911046 n_act=2215 n_pre=2199 n_req=8716 n_rd=27328 n_write=4284 bw_util=0.03338
n_activity=166551 dram_eff=0.1898
bk0: 1652a 935682i bk1: 1812a 932530i bk2: 1832a 933176i bk3: 1892a 931249i bk4: 1668a 935911i bk5: 1752a 933783i bk6: 1988a 932867i bk7: 1992a 931586i bk8: 1884a 934669i bk9: 1984a 932836i bk10: 1716a 934712i bk11: 1684a 934721i bk12: 1320a 938926i bk13: 1380a 938403i bk14: 1344a 940181i bk15: 1428a 939055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947072 n_nop=907341 n_act=2641 n_pre=2625 n_req=9577 n_rd=29264 n_write=5201 bw_util=0.03639
n_activity=184397 dram_eff=0.1869
bk0: 1812a 934160i bk1: 1868a 933434i bk2: 1960a 931272i bk3: 1840a 933375i bk4: 1880a 933018i bk5: 1900a 933044i bk6: 2164a 930732i bk7: 2276a 928340i bk8: 2048a 932429i bk9: 2028a 932417i bk10: 1804a 934379i bk11: 1724a 933563i bk12: 1384a 939501i bk13: 1432a 939202i bk14: 1548a 939843i bk15: 1596a 939564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0996081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947072 n_nop=910890 n_act=2192 n_pre=2176 n_req=8783 n_rd=27564 n_write=4250 bw_util=0.03359
n_activity=166364 dram_eff=0.1912
bk0: 1768a 934869i bk1: 1752a 933468i bk2: 1808a 934305i bk3: 1820a 933065i bk4: 1696a 934744i bk5: 1708a 933744i bk6: 1916a 931121i bk7: 1992a 931721i bk8: 1944a 933250i bk9: 1984a 931112i bk10: 1788a 933924i bk11: 1740a 933877i bk12: 1404a 938465i bk13: 1408a 938589i bk14: 1424a 940656i bk15: 1412a 940936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947072 n_nop=909486 n_act=2343 n_pre=2327 n_req=9137 n_rd=28140 n_write=4776 bw_util=0.03476
n_activity=173040 dram_eff=0.1902
bk0: 1884a 932152i bk1: 1828a 931925i bk2: 1832a 933363i bk3: 1848a 932804i bk4: 1652a 935618i bk5: 1700a 934746i bk6: 2008a 932373i bk7: 1996a 931335i bk8: 2044a 931268i bk9: 2080a 931450i bk10: 1768a 935491i bk11: 1696a 935032i bk12: 1404a 939627i bk13: 1416a 938968i bk14: 1480a 939686i bk15: 1504a 939466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104483
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947072 n_nop=911614 n_act=2084 n_pre=2068 n_req=8623 n_rd=27088 n_write=4218 bw_util=0.03306
n_activity=165249 dram_eff=0.1894
bk0: 1764a 933764i bk1: 1700a 934749i bk2: 1804a 933426i bk3: 1736a 934551i bk4: 1756a 933930i bk5: 1720a 934044i bk6: 2016a 930272i bk7: 1768a 932982i bk8: 1992a 932198i bk9: 2020a 930564i bk10: 1752a 934466i bk11: 1608a 934374i bk12: 1372a 938462i bk13: 1352a 938607i bk14: 1444a 939760i bk15: 1284a 940583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947072 n_nop=909498 n_act=2423 n_pre=2407 n_req=9050 n_rd=28088 n_write=4656 bw_util=0.03457
n_activity=173559 dram_eff=0.1887
bk0: 1828a 933231i bk1: 1800a 932805i bk2: 1928a 933299i bk3: 1964a 931107i bk4: 1752a 934451i bk5: 1792a 933416i bk6: 1952a 932143i bk7: 2060a 930588i bk8: 2040a 931393i bk9: 2004a 930309i bk10: 1716a 936064i bk11: 1792a 933455i bk12: 1396a 939372i bk13: 1368a 938741i bk14: 1312a 939843i bk15: 1384a 939572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77621, Miss = 3351, Miss_rate = 0.043, Pending_hits = 19, Reservation_fails = 661
L2_cache_bank[1]: Access = 78088, Miss = 3481, Miss_rate = 0.045, Pending_hits = 14, Reservation_fails = 1807
L2_cache_bank[2]: Access = 77807, Miss = 3650, Miss_rate = 0.047, Pending_hits = 21, Reservation_fails = 111
L2_cache_bank[3]: Access = 79016, Miss = 3666, Miss_rate = 0.046, Pending_hits = 16, Reservation_fails = 3
L2_cache_bank[4]: Access = 77369, Miss = 3437, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[5]: Access = 78608, Miss = 3454, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 1811
L2_cache_bank[6]: Access = 78176, Miss = 3518, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[7]: Access = 78826, Miss = 3517, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 2
L2_cache_bank[8]: Access = 117295, Miss = 3475, Miss_rate = 0.030, Pending_hits = 10, Reservation_fails = 1349
L2_cache_bank[9]: Access = 79021, Miss = 3297, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 1940
L2_cache_bank[10]: Access = 78326, Miss = 3481, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 79070, Miss = 3541, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 979223
L2_total_cache_misses = 41868
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 7980
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 535902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7631
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3263549
icnt_total_pkts_simt_to_mem=1387983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.0205
	minimum = 6
	maximum = 712
Network latency average = 40.2438
	minimum = 6
	maximum = 499
Slowest packet = 909915
Flit latency average = 27.5946
	minimum = 6
	maximum = 499
Slowest flit = 3943056
Fragmentation average = 0.0996291
	minimum = 0
	maximum = 422
Injected packet rate average = 0.104625
	minimum = 0.092296 (at node 13)
	maximum = 0.155371 (at node 23)
Accepted packet rate average = 0.104625
	minimum = 0.092296 (at node 13)
	maximum = 0.155371 (at node 23)
Injected flit rate average = 0.260139
	minimum = 0.124446 (at node 13)
	maximum = 0.458306 (at node 23)
Accepted flit rate average= 0.260139
	minimum = 0.148828 (at node 25)
	maximum = 0.351817 (at node 3)
Injected packet length average = 2.48639
Accepted packet length average = 2.48639
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0092 (6 samples)
	minimum = 6 (6 samples)
	maximum = 337 (6 samples)
Network latency average = 23.1003 (6 samples)
	minimum = 6 (6 samples)
	maximum = 258.833 (6 samples)
Flit latency average = 17.6639 (6 samples)
	minimum = 6 (6 samples)
	maximum = 257.833 (6 samples)
Fragmentation average = 0.0379559 (6 samples)
	minimum = 0 (6 samples)
	maximum = 152.333 (6 samples)
Injected packet rate average = 0.0528226 (6 samples)
	minimum = 0.0397958 (6 samples)
	maximum = 0.107978 (6 samples)
Accepted packet rate average = 0.0528226 (6 samples)
	minimum = 0.0397958 (6 samples)
	maximum = 0.107978 (6 samples)
Injected flit rate average = 0.122531 (6 samples)
	minimum = 0.0571408 (6 samples)
	maximum = 0.239158 (6 samples)
Accepted flit rate average = 0.122531 (6 samples)
	minimum = 0.0748972 (6 samples)
	maximum = 0.215162 (6 samples)
Injected packet size average = 2.31967 (6 samples)
Accepted packet size average = 2.31967 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 17 sec (377 sec)
gpgpu_simulation_rate = 35980 (inst/sec)
gpgpu_simulation_rate = 1903 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,717482)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,717482)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,717482)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,717482)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,717482)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,717482)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,717482)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(19,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 717982  inst.: 13870323 (ipc=611.2) sim_rate=36597 (inst/sec) elapsed = 0:0:06:19 / Wed Mar  2 01:19:42 2016
GPGPU-Sim uArch: cycles simulated: 719982  inst.: 13899255 (ipc=133.8) sim_rate=36576 (inst/sec) elapsed = 0:0:06:20 / Wed Mar  2 01:19:43 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(26,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 721482  inst.: 13911426 (ipc=86.7) sim_rate=36512 (inst/sec) elapsed = 0:0:06:21 / Wed Mar  2 01:19:44 2016
GPGPU-Sim uArch: cycles simulated: 723482  inst.: 13932037 (ipc=61.2) sim_rate=36471 (inst/sec) elapsed = 0:0:06:22 / Wed Mar  2 01:19:45 2016
GPGPU-Sim uArch: cycles simulated: 724982  inst.: 13948418 (ipc=51.2) sim_rate=36418 (inst/sec) elapsed = 0:0:06:23 / Wed Mar  2 01:19:46 2016
GPGPU-Sim uArch: cycles simulated: 726482  inst.: 13963662 (ipc=44.3) sim_rate=36363 (inst/sec) elapsed = 0:0:06:24 / Wed Mar  2 01:19:47 2016
GPGPU-Sim uArch: cycles simulated: 728482  inst.: 13986470 (ipc=38.3) sim_rate=36328 (inst/sec) elapsed = 0:0:06:25 / Wed Mar  2 01:19:48 2016
GPGPU-Sim uArch: cycles simulated: 729982  inst.: 14003203 (ipc=35.1) sim_rate=36277 (inst/sec) elapsed = 0:0:06:26 / Wed Mar  2 01:19:49 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(87,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 731482  inst.: 14021456 (ipc=32.6) sim_rate=36231 (inst/sec) elapsed = 0:0:06:27 / Wed Mar  2 01:19:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15033,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15034,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15311,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15312,717482)
GPGPU-Sim uArch: cycles simulated: 732982  inst.: 14045830 (ipc=31.0) sim_rate=36200 (inst/sec) elapsed = 0:0:06:28 / Wed Mar  2 01:19:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15932,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15933,717482)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16439,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16440,717482)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16483,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16484,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17009,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17010,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17327,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17328,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17467,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17468,717482)
GPGPU-Sim uArch: cycles simulated: 734982  inst.: 14082209 (ipc=29.6) sim_rate=36201 (inst/sec) elapsed = 0:0:06:29 / Wed Mar  2 01:19:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17616,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17617,717482)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18221,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18222,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18580,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18581,717482)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(99,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18651,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18652,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18940,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18941,717482)
GPGPU-Sim uArch: cycles simulated: 736482  inst.: 14112487 (ipc=28.8) sim_rate=36185 (inst/sec) elapsed = 0:0:06:30 / Wed Mar  2 01:19:53 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19917,717482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19918,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19952,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19953,717482)
GPGPU-Sim uArch: cycles simulated: 737982  inst.: 14139547 (ipc=28.0) sim_rate=36162 (inst/sec) elapsed = 0:0:06:31 / Wed Mar  2 01:19:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20601,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20602,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20701,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20702,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21230,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21231,717482)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21239,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21240,717482)
GPGPU-Sim uArch: cycles simulated: 739482  inst.: 14165018 (ipc=27.3) sim_rate=36135 (inst/sec) elapsed = 0:0:06:32 / Wed Mar  2 01:19:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22066,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22067,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22972,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22973,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23503,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23504,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23663,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23664,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23673,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23674,717482)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(112,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23906,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23907,717482)
GPGPU-Sim uArch: cycles simulated: 741482  inst.: 14207627 (ipc=26.8) sim_rate=36151 (inst/sec) elapsed = 0:0:06:33 / Wed Mar  2 01:19:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24235,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24236,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24689,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24690,717482)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25478,717482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25479,717482)
GPGPU-Sim uArch: cycles simulated: 742982  inst.: 14240261 (ipc=26.5) sim_rate=36142 (inst/sec) elapsed = 0:0:06:34 / Wed Mar  2 01:19:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25581,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25582,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26594,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26595,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26857,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26858,717482)
GPGPU-Sim uArch: cycles simulated: 744482  inst.: 14273125 (ipc=26.2) sim_rate=36134 (inst/sec) elapsed = 0:0:06:35 / Wed Mar  2 01:19:58 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(77,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28239,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(28240,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28562,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28563,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28592,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28593,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28824,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(28825,717482)
GPGPU-Sim uArch: cycles simulated: 746482  inst.: 14323263 (ipc=26.2) sim_rate=36169 (inst/sec) elapsed = 0:0:06:36 / Wed Mar  2 01:19:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29332,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29333,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29932,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(29933,717482)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30007,717482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30008,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30031,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30032,717482)
GPGPU-Sim uArch: cycles simulated: 747982  inst.: 14362526 (ipc=26.2) sim_rate=36177 (inst/sec) elapsed = 0:0:06:37 / Wed Mar  2 01:20:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30621,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30622,717482)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31019,717482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31020,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31062,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31063,717482)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31163,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31164,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31188,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31189,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31231,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31232,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31282,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31283,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31291,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31292,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31306,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31307,717482)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(136,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (31470,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(31471,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31608,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31609,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31655,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31656,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31749,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31750,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31865,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(31866,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31873,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31874,717482)
GPGPU-Sim uArch: cycles simulated: 749482  inst.: 14426802 (ipc=26.9) sim_rate=36248 (inst/sec) elapsed = 0:0:06:38 / Wed Mar  2 01:20:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32102,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32103,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32265,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32266,717482)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (32276,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(32277,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (32288,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(32289,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32528,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32529,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32660,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32661,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32808,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32809,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32861,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32862,717482)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32972,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32973,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33074,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33075,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33079,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33080,717482)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(152,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33317,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33318,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33393,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33394,717482)
GPGPU-Sim uArch: cycles simulated: 750982  inst.: 14494308 (ipc=27.7) sim_rate=36326 (inst/sec) elapsed = 0:0:06:39 / Wed Mar  2 01:20:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33933,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33934,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34027,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34028,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34083,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34084,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34120,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34121,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34132,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34133,717482)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34147,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34148,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34258,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34259,717482)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34371,717482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(34372,717482)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34401,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34402,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34556,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34557,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34639,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34640,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34674,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34675,717482)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34711,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34712,717482)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34808,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34809,717482)
GPGPU-Sim uArch: cycles simulated: 752482  inst.: 14560583 (ipc=28.5) sim_rate=36401 (inst/sec) elapsed = 0:0:06:40 / Wed Mar  2 01:20:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35394,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35395,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35411,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35412,717482)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(85,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35566,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35567,717482)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35574,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35575,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35644,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35645,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35835,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35836,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35973,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(35974,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36086,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(36087,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36111,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36112,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36147,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36148,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36171,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36172,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36269,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36270,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36294,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36295,717482)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36412,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36413,717482)
GPGPU-Sim uArch: cycles simulated: 753982  inst.: 14628719 (ipc=29.2) sim_rate=36480 (inst/sec) elapsed = 0:0:06:41 / Wed Mar  2 01:20:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36640,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36641,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36724,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36725,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36802,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36803,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36830,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36831,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36884,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(36885,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36901,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36902,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36905,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36906,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36978,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36979,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (37101,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(37102,717482)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(193,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37308,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37309,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37318,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37319,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37366,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37367,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37416,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37417,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37452,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37453,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37459,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37460,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37515,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37516,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37625,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37626,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37678,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37679,717482)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37743,717482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37744,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37760,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37761,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37802,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37803,717482)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37824,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37825,717482)
GPGPU-Sim uArch: cycles simulated: 755482  inst.: 14726518 (ipc=30.6) sim_rate=36633 (inst/sec) elapsed = 0:0:06:42 / Wed Mar  2 01:20:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38015,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38016,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38059,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38060,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38068,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38069,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38165,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38166,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38237,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38238,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (38297,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(38298,717482)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38364,717482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38365,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38470,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38471,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38516,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38517,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38534,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38535,717482)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(216,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38598,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38599,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38662,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38663,717482)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38668,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38669,717482)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38705,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38706,717482)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38714,717482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38715,717482)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38731,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38732,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38753,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38754,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38776,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38777,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38786,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38787,717482)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38801,717482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38802,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38822,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38823,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38901,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38902,717482)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38957,717482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38958,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39076,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39077,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39364,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39365,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39382,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39383,717482)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39409,717482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39410,717482)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39410,717482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39411,717482)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39432,717482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39433,717482)
GPGPU-Sim uArch: cycles simulated: 756982  inst.: 14850405 (ipc=32.5) sim_rate=36849 (inst/sec) elapsed = 0:0:06:43 / Wed Mar  2 01:20:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39570,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39571,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39611,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39612,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39615,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39616,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39633,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39634,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39649,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39650,717482)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(205,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39675,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39676,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39728,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(39729,717482)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39751,717482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39752,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39841,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39842,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39950,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39951,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39978,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39979,717482)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40008,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(40009,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40014,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(40015,717482)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40031,717482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(40032,717482)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40033,717482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40034,717482)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40078,717482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(40079,717482)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40082,717482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40083,717482)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40097,717482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40098,717482)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40137,717482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40138,717482)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40139,717482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(40140,717482)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40144,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40169,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40199,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40212,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40226,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40317,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40330,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40380,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40387,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40404,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40411,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40465,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40495,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40520,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40529,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40530,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40535,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40544,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40564,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40575,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40576,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40590,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40612,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40652,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40672,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40697,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40720,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40823,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40861,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40868,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40939,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40940,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40993,717482), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 758482  inst.: 14947010 (ipc=33.7) sim_rate=36997 (inst/sec) elapsed = 0:0:06:44 / Wed Mar  2 01:20:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41055,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41056,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41101,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41115,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41136,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41175,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41227,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41246,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41270,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41305,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41310,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41314,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41316,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41384,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41391,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41398,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41411,717482), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41413,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41440,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41466,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41471,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41512,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41563,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41571,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41597,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41638,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41640,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41650,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41679,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41763,717482), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41774,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41792,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41803,717482), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41809,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41812,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41815,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41877,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41883,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (41885,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41959,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41972,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42132,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42149,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42202,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (42214,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (42224,717482), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42244,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42335,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42356,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (42406,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42520,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (42581,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42585,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42614,717482), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43042,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43452,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43493,717482), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 43494
gpu_sim_insn = 1390003
gpu_ipc =      31.9585
gpu_tot_sim_cycle = 760976
gpu_tot_sim_insn = 14954706
gpu_tot_ipc =      19.6520
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1922405
gpu_stall_icnt2sh    = 4725803
gpu_total_sim_rate=37016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 897926
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 81268, Miss = 67770, Miss_rate = 0.834, Pending_hits = 4660, Reservation_fails = 598455
	L1D_cache_core[1]: Access = 82206, Miss = 68812, Miss_rate = 0.837, Pending_hits = 4578, Reservation_fails = 610452
	L1D_cache_core[2]: Access = 84471, Miss = 70652, Miss_rate = 0.836, Pending_hits = 4717, Reservation_fails = 614540
	L1D_cache_core[3]: Access = 83218, Miss = 69559, Miss_rate = 0.836, Pending_hits = 4669, Reservation_fails = 610600
	L1D_cache_core[4]: Access = 83276, Miss = 69308, Miss_rate = 0.832, Pending_hits = 4633, Reservation_fails = 607062
	L1D_cache_core[5]: Access = 80452, Miss = 67069, Miss_rate = 0.834, Pending_hits = 4559, Reservation_fails = 596772
	L1D_cache_core[6]: Access = 82402, Miss = 68903, Miss_rate = 0.836, Pending_hits = 4638, Reservation_fails = 603903
	L1D_cache_core[7]: Access = 81705, Miss = 68007, Miss_rate = 0.832, Pending_hits = 4687, Reservation_fails = 603484
	L1D_cache_core[8]: Access = 78644, Miss = 65370, Miss_rate = 0.831, Pending_hits = 4472, Reservation_fails = 584399
	L1D_cache_core[9]: Access = 85483, Miss = 71320, Miss_rate = 0.834, Pending_hits = 4913, Reservation_fails = 607492
	L1D_cache_core[10]: Access = 82522, Miss = 68871, Miss_rate = 0.835, Pending_hits = 4745, Reservation_fails = 606423
	L1D_cache_core[11]: Access = 82020, Miss = 68335, Miss_rate = 0.833, Pending_hits = 4688, Reservation_fails = 604899
	L1D_cache_core[12]: Access = 80050, Miss = 66603, Miss_rate = 0.832, Pending_hits = 4500, Reservation_fails = 583206
	L1D_cache_core[13]: Access = 81864, Miss = 68590, Miss_rate = 0.838, Pending_hits = 4628, Reservation_fails = 601772
	L1D_cache_core[14]: Access = 80329, Miss = 67188, Miss_rate = 0.836, Pending_hits = 4544, Reservation_fails = 598897
	L1D_total_cache_accesses = 1229910
	L1D_total_cache_misses = 1026357
	L1D_total_cache_miss_rate = 0.8345
	L1D_total_cache_pending_hits = 69631
	L1D_total_cache_reservation_fails = 9032356
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127284
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 616823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6602198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126804
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2430158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 896932
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2616, 2697, 2437, 2330, 2549, 2668, 2293, 2332, 2582, 2431, 2823, 2898, 2623, 2438, 2514, 2524, 2487, 2120, 2290, 2629, 2702, 2102, 2502, 2536, 2453, 2273, 2504, 2544, 2486, 2198, 2687, 2214, 2013, 2013, 2418, 2406, 2291, 2206, 2892, 2231, 1981, 1946, 1147, 1318, 1974, 1985, 1309, 1777, 
gpgpu_n_tot_thrd_icount = 52716800
gpgpu_n_tot_w_icount = 1647400
gpgpu_n_stall_shd_mem = 9870910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 616823
gpgpu_n_mem_write_global = 412782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1964248
gpgpu_n_store_insn = 678572
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483962
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9867738
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16391615	W0_Idle:809809	W0_Scoreboard:3098048	W1:415855	W2:195727	W3:122708	W4:87818	W5:70436	W6:59165	W7:53987	W8:46670	W9:43395	W10:39926	W11:35658	W12:30591	W13:26279	W14:23907	W15:20339	W16:16648	W17:16235	W18:13263	W19:12079	W20:12671	W21:12814	W22:14440	W23:13575	W24:13315	W25:11107	W26:9668	W27:7292	W28:3929	W29:2237	W30:470	W31:104	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4934584 {8:616823,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16531312 {40:412518,72:83,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83887928 {136:616823,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3302256 {8:412782,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1216 
maxdqlatency = 0 
maxmflatency = 1985 
averagemflatency = 397 
max_icnt2mem_latency = 949 
max_icnt2sh_latency = 758180 
mrq_lat_table:42276 	1335 	4091 	4353 	6043 	2147 	1020 	1035 	583 	45 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133995 	706317 	188419 	889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84131 	30355 	81190 	320711 	243912 	265094 	4287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38806 	291215 	269020 	17640 	157 	0 	0 	2 	9 	35 	889 	9422 	17497 	44398 	99176 	167881 	73473 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	1414 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        30        21        24        28        29        32        32        32        45        27        31        32        37        34        34 
dram[1]:        26        28        32        34        38        20        30        24        46        22        20        29        34        35        42        38 
dram[2]:        28        25        41        34        25        25        32        32        28        32        25        23        34        43        43        49 
dram[3]:        24        23        56        57        34        24        27        29        29        29        28        23        27        34        34        31 
dram[4]:        32        33        38        32        26        30        33        32        33        32        30        22        33        32        36        32 
dram[5]:        30        30        39        26        24        25        28        30        19        24        30        24        32        38        32        35 
maximum service time to same row:
dram[0]:     73468     52975     58981     52848     57253     58372     46439     46531     59060     44753     57938     49076     87918     68282     95849     95227 
dram[1]:     67227     58813     62896     77319    115510     55068     46495     47156     86881     82691     43450     58003     54092     92128     69465     89428 
dram[2]:     41928     48125     54207     50327     57028     56370     51620     55763     39553     62469     48588     47238     65454     84297    136129    144619 
dram[3]:     54619     51027    100328     62881     42266     44875     59699     45543     35772     31429     53222     85207     92946    135465     65375     68945 
dram[4]:     60794     42508     48562     70860     61123     73549     68911    137445     56673     46681     44057     45731    110620     72027     74531     93776 
dram[5]:     56500     64309    116423    112048     76234     63006     66158     66450     65465     33438     59388     48756     96400    119338    141574    131247 
average row accesses per activate:
dram[0]:  3.677966  3.528302  3.088235  3.321739  4.012658  3.642857  3.488372  3.556604  4.490683  4.357955  3.182692  3.135678  4.271028  5.583333  7.016949  6.173913 
dram[1]:  3.556075  4.096447  3.313008  3.836735  3.265766  3.535353  3.092664  2.982639  3.224490  3.371795  3.350467  2.995475  3.671875  4.226087  5.435294  6.012821 
dram[2]:  3.675127  3.411765  3.678571  3.835897  3.654762  3.863905  4.371951  4.212290  3.640394  3.454545  3.000000  3.000000  4.376147  4.724490  6.796875  6.191176 
dram[3]:  3.301653  3.223629  3.888325  3.500000  3.725146  3.903615  4.069892  3.925926  3.261411  3.553571  3.164251  3.080952  4.468469  4.563636  5.421687  4.978022 
dram[4]:  3.721649  4.179012  3.832461  3.430622  3.794286  3.702247  3.623762  4.037736  4.622755  3.923077  3.207547  3.195876  4.735294  4.345794  7.300000  8.644444 
dram[5]:  3.633333  3.240175  3.216102  2.894928  3.685083  3.484375  4.107955  3.960396  3.264706  3.377778  3.319372  2.917355  5.104167  4.485981  6.533333  6.734375 
average row locality = 62932/16853 = 3.734172
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       478       516       531       545       494       513       581       582       552       569       523       507       427       437       414       423 
dram[1]:       526       547       549       522       539       548       620       654       592       581       550       517       442       453       459       467 
dram[2]:       513       500       515       518       471       500       551       574       560       571       538       525       454       440       434       418 
dram[3]:       548       529       535       526       480       494       575       581       578       592       526       509       457       462       448       453 
dram[4]:       514       489       520       511       502       503       582       515       579       572       537       501       451       434       437       389 
dram[5]:       535       535       550       569       511       509       561       606       585       572       522       548       446       442       392       430 
total reads: 49382
bank skew: 654/389 = 1.68
chip skew: 8566/8036 = 1.07
number of total write accesses:
dram[0]:       173       232       204       219       140       150       169       172       171       198       139       117        30        32         0         3 
dram[1]:       235       260       266       230       186       152       181       205       198       208       167       145        28        33         3         2 
dram[2]:       211       196       206       230       143       153       166       180       179       189       131       114        23        23         1         3 
dram[3]:       251       235       231       223       157       154       182       161       208       204       129       138        39        40         2         0 
dram[4]:       208       188       212       206       162       156       150       127       193       193       143       119        32        31         1         0 
dram[5]:       228       207       209       230       156       160       162       194       192       188       112       158        44        38         0         1 
total reads: 13550
min_bank_accesses = 0!
chip skew: 2499/2121 = 1.18
average mf latency per bank:
dram[0]:       3038      2718      3116      3020      3636      3423      3256      3149      3098      2898      6269      6828     14189     13944     21786     21330
dram[1]:       2665      2600      2813      3213      3289      3515      3163      3059      2934      2991      5802      6691     13986     13970     20066     20322
dram[2]:       2855      2929      3132      3070      3715      3687      3383      3250      3193      3095      6214      7063     13615     14888     20574     21876
dram[3]:       2636      2674      2962      3045      3591      3635      3209      3317      2884      2808      6423      6731     13052     13685     20235     20824
dram[4]:       3724      3074      4015      3142      4662      3698      4431      3760      3947      2966     37726      7146     17973     14849     27691     23739
dram[5]:       2620      2828      2912      2938      3388      3540      3200      3078      2817      3023      6681      6348     13044     14405     22488     21673
maximum mf latency per bank:
dram[0]:       1038      1810      1220      1561      1410      1440      1163      1301      1672      1177      1597      1610      1219      1547      1375      1471
dram[1]:        931       937      1075      1066       994      1187      1025      1145       910      1159       928      1154       884      1035       929       997
dram[2]:        910      1420      1132      1236      1199      1502      1293      1487      1255      1491       999      1226      1121      1496       953      1209
dram[3]:       1039      1036      1048      1012       911       872       892       927       931      1060      1053       955       902       956      1009       978
dram[4]:       1792      1565      1553      1352      1469      1555      1169      1418      1956      1985      1686      1491      1797      1677      1634      1671
dram[5]:        855       933       971      1014       884       910       889       978       877       944       893       990       881      1041       911      1022

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004483 n_nop=961560 n_act=2687 n_pre=2671 n_req=10241 n_rd=32368 n_write=5197 bw_util=0.0374
n_activity=193608 dram_eff=0.194
bk0: 1912a 990142i bk1: 2064a 986547i bk2: 2124a 986938i bk3: 2180a 985047i bk4: 1976a 990146i bk5: 2052a 987880i bk6: 2324a 986592i bk7: 2328a 985966i bk8: 2208a 987073i bk9: 2276a 985977i bk10: 2092a 986449i bk11: 2028a 987132i bk12: 1708a 991582i bk13: 1748a 991876i bk14: 1656a 995211i bk15: 1692a 994643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.21929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004483 n_nop=957928 n_act=3140 n_pre=3124 n_req=11065 n_rd=34264 n_write=6027 bw_util=0.04011
n_activity=211474 dram_eff=0.1905
bk0: 2104a 988772i bk1: 2188a 988124i bk2: 2196a 985608i bk3: 2088a 988424i bk4: 2156a 988473i bk5: 2192a 988436i bk6: 2480a 985149i bk7: 2616a 982806i bk8: 2368a 986515i bk9: 2324a 986640i bk10: 2200a 988487i bk11: 2068a 988056i bk12: 1768a 992892i bk13: 1812a 992945i bk14: 1836a 995280i bk15: 1868a 995526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004483 n_nop=961671 n_act=2670 n_pre=2654 n_req=10230 n_rd=32328 n_write=5160 bw_util=0.03732
n_activity=191600 dram_eff=0.1957
bk0: 2052a 989906i bk1: 2000a 987107i bk2: 2060a 987606i bk3: 2072a 985514i bk4: 1884a 990518i bk5: 2000a 988667i bk6: 2204a 985330i bk7: 2296a 985452i bk8: 2240a 986057i bk9: 2284a 984775i bk10: 2152a 987068i bk11: 2100a 986987i bk12: 1816a 991805i bk13: 1760a 991335i bk14: 1736a 995943i bk15: 1672a 996460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.212094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004483 n_nop=959926 n_act=2879 n_pre=2863 n_req=10647 n_rd=33172 n_write=5643 bw_util=0.03864
n_activity=199774 dram_eff=0.1943
bk0: 2192a 986605i bk1: 2116a 986285i bk2: 2140a 986881i bk3: 2104a 987463i bk4: 1920a 991196i bk5: 1976a 990292i bk6: 2300a 986953i bk7: 2324a 986315i bk8: 2312a 984855i bk9: 2368a 985473i bk10: 2104a 989425i bk11: 2036a 988491i bk12: 1828a 993536i bk13: 1848a 992542i bk14: 1792a 994877i bk15: 1812a 995028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.127871
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004483 n_nop=962097 n_act=2552 n_pre=2536 n_req=10157 n_rd=32144 n_write=5154 bw_util=0.03713
n_activity=191676 dram_eff=0.1946
bk0: 2056a 987615i bk1: 1956a 988807i bk2: 2080a 986417i bk3: 2044a 987560i bk4: 2008a 989314i bk5: 2012a 987596i bk6: 2328a 983713i bk7: 2060a 986955i bk8: 2316a 984892i bk9: 2288a 983955i bk10: 2148a 986740i bk11: 2004a 987028i bk12: 1804a 991484i bk13: 1736a 990687i bk14: 1748a 995204i bk15: 1556a 995543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.226342
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004483 n_nop=959866 n_act=2925 n_pre=2909 n_req=10592 n_rd=33252 n_write=5531 bw_util=0.03861
n_activity=200606 dram_eff=0.1933
bk0: 2140a 987439i bk1: 2140a 986629i bk2: 2200a 986689i bk3: 2276a 983305i bk4: 2044a 989207i bk5: 2036a 988725i bk6: 2244a 986638i bk7: 2424a 984210i bk8: 2340a 985288i bk9: 2288a 983535i bk10: 2088a 990341i bk11: 2192a 987197i bk12: 1784a 994020i bk13: 1768a 992531i bk14: 1568a 995620i bk15: 1720a 994551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.162271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81868, Miss = 4000, Miss_rate = 0.049, Pending_hits = 19, Reservation_fails = 1015
L2_cache_bank[1]: Access = 82122, Miss = 4092, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 2228
L2_cache_bank[2]: Access = 81917, Miss = 4277, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 111
L2_cache_bank[3]: Access = 83028, Miss = 4289, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 3
L2_cache_bank[4]: Access = 81397, Miss = 4036, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 515
L2_cache_bank[5]: Access = 82691, Miss = 4046, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 2337
L2_cache_bank[6]: Access = 82367, Miss = 4147, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[7]: Access = 83185, Miss = 4146, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 2
L2_cache_bank[8]: Access = 122052, Miss = 4122, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 1728
L2_cache_bank[9]: Access = 83268, Miss = 3914, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 2837
L2_cache_bank[10]: Access = 82400, Miss = 4102, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 83385, Miss = 4211, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 1029680
L2_total_cache_misses = 49382
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 161
L2_total_cache_reservation_fails = 10776
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 574461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10426
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3497242
icnt_total_pkts_simt_to_mem=1443088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.5368
	minimum = 6
	maximum = 839
Network latency average = 33.2339
	minimum = 6
	maximum = 549
Slowest packet = 1963410
Flit latency average = 20.9857
	minimum = 6
	maximum = 549
Slowest flit = 4662837
Fragmentation average = 0.0316111
	minimum = 0
	maximum = 398
Injected packet rate average = 0.0859327
	minimum = 0.0728146 (at node 3)
	maximum = 0.109371 (at node 23)
Accepted packet rate average = 0.0859327
	minimum = 0.0728146 (at node 3)
	maximum = 0.109371 (at node 23)
Injected flit rate average = 0.245924
	minimum = 0.0798501 (at node 3)
	maximum = 0.468961 (at node 23)
Accepted flit rate average= 0.245924
	minimum = 0.0996689 (at node 18)
	maximum = 0.377155 (at node 14)
Injected packet length average = 2.86182
Accepted packet length average = 2.86182
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.656 (7 samples)
	minimum = 6 (7 samples)
	maximum = 408.714 (7 samples)
Network latency average = 24.5479 (7 samples)
	minimum = 6 (7 samples)
	maximum = 300.286 (7 samples)
Flit latency average = 18.1384 (7 samples)
	minimum = 6 (7 samples)
	maximum = 299.429 (7 samples)
Fragmentation average = 0.0370495 (7 samples)
	minimum = 0 (7 samples)
	maximum = 187.429 (7 samples)
Injected packet rate average = 0.0575526 (7 samples)
	minimum = 0.0445128 (7 samples)
	maximum = 0.108177 (7 samples)
Accepted packet rate average = 0.0575526 (7 samples)
	minimum = 0.0445128 (7 samples)
	maximum = 0.108177 (7 samples)
Injected flit rate average = 0.140159 (7 samples)
	minimum = 0.060385 (7 samples)
	maximum = 0.271987 (7 samples)
Accepted flit rate average = 0.140159 (7 samples)
	minimum = 0.078436 (7 samples)
	maximum = 0.238304 (7 samples)
Injected packet size average = 2.43531 (7 samples)
Accepted packet size average = 2.43531 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 44 sec (404 sec)
gpgpu_simulation_rate = 37016 (inst/sec)
gpgpu_simulation_rate = 1883 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,760976)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,760976)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,760976)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,760976)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,760976)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,0,0) tid=(99,0,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,760976)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,760976)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,760976)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(49,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(68,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (403,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(404,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (404,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(405,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (406,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(407,760976)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (478,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(479,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (483,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(484,760976)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (497,760976), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(498,760976)
GPGPU-Sim uArch: cycles simulated: 761476  inst.: 15233753 (ipc=558.1) sim_rate=37614 (inst/sec) elapsed = 0:0:06:45 / Wed Mar  2 01:20:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (506,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(507,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (507,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(508,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (519,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(520,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (522,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(523,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (524,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(525,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (527,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(528,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (528,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (528,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(529,760976)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(529,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (529,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(530,760976)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (541,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(542,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (544,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(545,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (552,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(553,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (559,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(560,760976)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (565,760976), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(566,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (577,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(578,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (580,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(581,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (581,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(582,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (582,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(583,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (587,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(588,760976)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (589,760976), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(590,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (590,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(591,760976)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (602,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (602,760976), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(603,760976)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(603,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (606,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(607,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (614,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(615,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (620,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(621,760976)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (632,760976), 5 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(114,0,0) tid=(44,0,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(633,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (647,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(648,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (652,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(653,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (669,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(670,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (674,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(675,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (675,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(676,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (683,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(684,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (706,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(707,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (748,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(749,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (792,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(793,760976)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (798,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(799,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (801,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(802,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (816,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(817,760976)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (836,760976), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(837,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (845,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(846,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (848,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(849,760976)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(129,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (866,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(867,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (870,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(871,760976)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (872,760976), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(873,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (875,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(876,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (888,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(889,760976)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (893,760976), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(894,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (896,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(897,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (914,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(915,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (915,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (915,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(916,760976)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(916,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (934,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(935,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (950,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(951,760976)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (957,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(958,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (959,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(960,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (963,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(964,760976)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (968,760976), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(969,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (976,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(977,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (995,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(996,760976)
GPGPU-Sim uArch: cycles simulated: 761976  inst.: 15472526 (ipc=517.8) sim_rate=38109 (inst/sec) elapsed = 0:0:06:46 / Wed Mar  2 01:20:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1006,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1007,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1034,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1035,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1040,760976)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1041,760976), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1042,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1044,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1045,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1053,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1054,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1060,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1061,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1071,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1072,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1075,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1076,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1091,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1092,760976)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1092,760976), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(157,0,0) tid=(174,0,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1093,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1101,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1102,760976)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1105,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1106,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1106,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1107,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1139,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1140,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1143,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1144,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1145,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1146,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1148,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1149,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1153,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1154,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1161,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1162,760976)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1165,760976), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1166,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1187,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1188,760976)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1194,760976), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1195,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1199,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1200,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1205,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1206,760976)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1206,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1207,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1207,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1208,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1212,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1213,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1216,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1216,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1217,760976)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1217,760976)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1217,760976), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1218,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1218,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1219,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1272,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1273,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1285,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1286,760976)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1286,760976), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1289,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1290,760976)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(185,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1294,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1295,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1295,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1295,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1296,760976)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1296,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1303,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1304,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1311,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1312,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1317,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1318,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1339,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1340,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1350,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1351,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1359,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1359,760976), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1360,760976)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1360,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1367,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1368,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1399,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1400,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1400,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1401,760976)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1407,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1408,760976)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1411,760976), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1412,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1412,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1413,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1419,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1420,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1421,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1422,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1424,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1425,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1441,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1442,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1443,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1444,760976)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1446,760976), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1447,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1456,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1457,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1457,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1457,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1458,760976)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1458,760976)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1463,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1464,760976)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1468,760976), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1469,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1472,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1473,760976)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(208,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1494,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1495,760976)
GPGPU-Sim uArch: cycles simulated: 762476  inst.: 15696406 (ipc=494.5) sim_rate=38566 (inst/sec) elapsed = 0:0:06:47 / Wed Mar  2 01:20:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1504,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1505,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1512,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1513,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1536,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1537,760976)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1544,760976), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1545,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1545,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1546,760976)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1554,760976), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1555,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1555,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1556,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1565,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1566,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1583,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1584,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1588,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1589,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1594,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1595,760976)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1600,760976), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1601,760976)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1609,760976), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1610,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1614,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1615,760976)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1617,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1618,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1650,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1650,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1651,760976)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1651,760976)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1655,760976), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1656,760976)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1665,760976), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1666,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1669,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1670,760976)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1670,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1670,760976), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1671,760976)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1671,760976)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1676,760976), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1677,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1677,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1678,760976)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(244,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1699,760976), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1700,760976)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1704,760976), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1705,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1708,760976), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1709,760976)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1712,760976), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1713,760976)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1720,760976), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1721,760976)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1722,760976), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1723,760976)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1724,760976), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1725,760976)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1728,760976), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1729,760976)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1729,760976), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1730,760976)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1734,760976), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1735,760976)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1737,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1741,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1741,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1751,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1779,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1780,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1782,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1787,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1794,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1799,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1802,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1807,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1807,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1809,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1810,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1823,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1838,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1844,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1851,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1851,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1857,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1858,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1863,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1865,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1874,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1877,760976), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1877,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1881,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1892,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1914,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1917,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1924,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1930,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1931,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1932,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1940,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1947,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1948,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1950,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1952,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1956,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1960,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1975,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1982,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1982,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1985,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1985,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2003,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2010,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2016,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2019,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2035,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2039,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2072,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2117,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2123,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2180,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2191,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2204,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2229,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2241,760976), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2286,760976), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2295,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2303,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2306,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2312,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2318,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2322,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2348,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2435,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2457,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2468,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2474,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2479,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2495,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 763476  inst.: 15879006 (ipc=369.7) sim_rate=38919 (inst/sec) elapsed = 0:0:06:48 / Wed Mar  2 01:20:11 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2520,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2575,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2619,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2631,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2713,760976), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2762,760976), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2809,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2844,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2888,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2889,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2898,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2903,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3246,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3393,760976), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3394
gpu_sim_insn = 925074
gpu_ipc =     272.5616
gpu_tot_sim_cycle = 764370
gpu_tot_sim_insn = 15879780
gpu_tot_ipc =      20.7750
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1922405
gpu_stall_icnt2sh    = 4725997
gpu_total_sim_rate=38921

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 920193
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 81470, Miss = 67843, Miss_rate = 0.833, Pending_hits = 4750, Reservation_fails = 598455
	L1D_cache_core[1]: Access = 82402, Miss = 68877, Miss_rate = 0.836, Pending_hits = 4680, Reservation_fails = 610452
	L1D_cache_core[2]: Access = 84685, Miss = 70738, Miss_rate = 0.835, Pending_hits = 4807, Reservation_fails = 614540
	L1D_cache_core[3]: Access = 83469, Miss = 69674, Miss_rate = 0.835, Pending_hits = 4750, Reservation_fails = 610600
	L1D_cache_core[4]: Access = 83576, Miss = 69438, Miss_rate = 0.831, Pending_hits = 4730, Reservation_fails = 607062
	L1D_cache_core[5]: Access = 80674, Miss = 67142, Miss_rate = 0.832, Pending_hits = 4686, Reservation_fails = 596772
	L1D_cache_core[6]: Access = 82592, Miss = 68973, Miss_rate = 0.835, Pending_hits = 4716, Reservation_fails = 603903
	L1D_cache_core[7]: Access = 81895, Miss = 68080, Miss_rate = 0.831, Pending_hits = 4765, Reservation_fails = 603484
	L1D_cache_core[8]: Access = 78844, Miss = 65437, Miss_rate = 0.830, Pending_hits = 4580, Reservation_fails = 584399
	L1D_cache_core[9]: Access = 85773, Miss = 71442, Miss_rate = 0.833, Pending_hits = 5003, Reservation_fails = 607492
	L1D_cache_core[10]: Access = 82802, Miss = 68971, Miss_rate = 0.833, Pending_hits = 4883, Reservation_fails = 606423
	L1D_cache_core[11]: Access = 82240, Miss = 68420, Miss_rate = 0.832, Pending_hits = 4778, Reservation_fails = 604899
	L1D_cache_core[12]: Access = 80270, Miss = 66668, Miss_rate = 0.831, Pending_hits = 4638, Reservation_fails = 583206
	L1D_cache_core[13]: Access = 82138, Miss = 68700, Miss_rate = 0.836, Pending_hits = 4737, Reservation_fails = 601772
	L1D_cache_core[14]: Access = 80554, Miss = 67257, Miss_rate = 0.835, Pending_hits = 4670, Reservation_fails = 598897
	L1D_total_cache_accesses = 1233384
	L1D_total_cache_misses = 1027660
	L1D_total_cache_miss_rate = 0.8332
	L1D_total_cache_pending_hits = 71173
	L1D_total_cache_reservation_fails = 9032356
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131673
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6602198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131193
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2430158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919199
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2676, 2757, 2560, 2390, 2609, 2728, 2353, 2392, 2672, 2521, 2913, 2988, 2713, 2528, 2604, 2614, 2517, 2150, 2394, 2659, 2732, 2132, 2532, 2566, 2468, 2288, 2519, 2622, 2501, 2213, 2702, 2229, 2058, 2028, 2433, 2462, 2306, 2221, 2981, 2246, 1996, 1961, 1162, 1333, 1989, 2000, 1324, 1855, 
gpgpu_n_tot_thrd_icount = 53912832
gpgpu_n_tot_w_icount = 1684776
gpgpu_n_stall_shd_mem = 9871070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618018
gpgpu_n_mem_write_global = 412979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2031055
gpgpu_n_store_insn = 678807
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9867898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16392419	W0_Idle:817900	W0_Scoreboard:3133751	W1:421500	W2:196549	W3:122834	W4:87881	W5:70436	W6:59165	W7:53987	W8:46670	W9:43395	W10:39926	W11:35658	W12:30591	W13:26279	W14:23907	W15:20339	W16:16648	W17:16235	W18:13263	W19:12079	W20:12671	W21:12814	W22:14440	W23:13575	W24:13315	W25:11107	W26:9668	W27:7292	W28:3929	W29:2237	W30:470	W31:104	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4944144 {8:618018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16539192 {40:412715,72:83,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84050448 {136:618018,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303832 {8:412979,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1216 
maxdqlatency = 0 
maxmflatency = 1985 
averagemflatency = 396 
max_icnt2mem_latency = 949 
max_icnt2sh_latency = 763029 
mrq_lat_table:42361 	1335 	4099 	4363 	6068 	2159 	1058 	1041 	583 	45 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135217 	706487 	188419 	889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85506 	30372 	81190 	320711 	243912 	265094 	4287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39581 	291613 	269042 	17640 	157 	0 	0 	2 	9 	35 	889 	9422 	17497 	44398 	99176 	167881 	73670 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	103 	1414 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        30        21        24        28        29        32        32        32        45        27        31        32        37        34        34 
dram[1]:        26        28        32        34        38        20        30        24        46        22        20        29        34        35        42        38 
dram[2]:        28        25        41        34        25        25        32        32        28        32        25        23        34        43        43        49 
dram[3]:        24        23        56        57        34        24        27        29        29        29        28        23        27        34        34        31 
dram[4]:        32        33        38        32        26        30        33        32        33        32        30        22        33        32        36        32 
dram[5]:        30        30        39        26        24        25        28        30        19        24        30        24        32        38        32        35 
maximum service time to same row:
dram[0]:     73468     52975     58981     52848     57253     58372     46439     46531     59060     44753     57938     49076     87918     68282     95849     95227 
dram[1]:     67227     58813     62896     77319    115510     55068     46495     47156     86881     82691     43450     58003     54092     92128     69465     89428 
dram[2]:     41928     48125     54207     50327     57028     56370     51620     55763     39553     62469     48588     47238     65454     84297    136129    144619 
dram[3]:     54619     51027    100328     62881     42266     44875     59699     45543     35772     31429     53222     85207     92946    135465     65375     68945 
dram[4]:     60794     42508     48562     70860     61123     73549     68911    137445     56673     46681     44057     45731    110620     72027     74531     93776 
dram[5]:     56500     64309    116423    112048     76234     63006     66158     66450     65465     33438     59388     48756     96400    119338    141574    131247 
average row accesses per activate:
dram[0]:  3.677966  3.528302  3.088235  3.321739  4.012658  3.628415  3.488372  3.532710  4.490683  4.344633  3.204762  3.174129  4.271028  5.583333  7.016949  6.173913 
dram[1]:  3.556075  4.096447  3.313008  3.836735  3.265766  3.535353  3.092664  2.982639  3.219512  3.370213  3.383178  3.000000  3.671875  4.170940  5.435294  6.012821 
dram[2]:  3.661616  3.388350  3.670051  3.835897  3.654762  3.869823  4.351515  4.212290  3.627451  3.443439  3.022321  3.018692  4.376147  4.724490  6.796875  6.115942 
dram[3]:  3.301653  3.223629  3.888325  3.490741  3.709302  3.903615  4.069892  3.895288  3.252066  3.542222  3.205742  3.132076  4.468469  4.563636  5.421687  4.945652 
dram[4]:  3.726804  4.179012  3.817708  3.430622  3.794286  3.702247  3.610837  4.018750  4.601191  3.923077  3.228972  3.192894  4.735294  4.345794  7.196721  8.644444 
dram[5]:  3.633333  3.230435  3.216102  2.888087  3.685083  3.484375  4.090395  3.931373  3.259414  3.371681  3.366492  2.938776  5.061856  4.485981  6.533333  6.661539 
average row locality = 63116/16912 = 3.732025
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       478       516       531       545       494       514       581       584       552       570       534       520       427       437       414       423 
dram[1]:       526       547       549       522       539       548       620       654       594       584       557       527       442       455       459       467 
dram[2]:       513       501       515       518       471       500       552       574       561       572       546       532       454       440       434       419 
dram[3]:       548       529       535       527       481       494       575       583       579       593       541       526       457       462       448       455 
dram[4]:       514       489       520       511       502       503       583       516       580       572       548       510       451       434       438       389 
dram[5]:       535       535       550       570       511       509       562       608       587       574       531       562       447       442       392       432 
total reads: 49552
bank skew: 654/389 = 1.68
chip skew: 8590/8060 = 1.07
number of total write accesses:
dram[0]:       173       232       204       219       140       150       169       172       171       199       139       118        30        32         0         3 
dram[1]:       235       260       266       230       186       152       181       205       198       208       167       145        28        33         3         2 
dram[2]:       212       197       208       230       143       154       166       180       179       189       131       114        23        23         1         3 
dram[3]:       251       235       231       227       157       154       182       161       208       204       129       138        39        40         2         0 
dram[4]:       209       188       213       206       162       156       150       127       193       193       143       119        32        31         1         0 
dram[5]:       228       208       209       230       156       160       162       194       192       188       112       158        44        38         0         1 
total reads: 13564
min_bank_accesses = 0!
chip skew: 2499/2123 = 1.18
average mf latency per bank:
dram[0]:       3038      2718      3116      3020      3636      3419      3256      3141      3098      2892      6176      6690     14201     13958     21798     21336
dram[1]:       2665      2600      2813      3213      3289      3515      3163      3059      2928      2981      5753      6602     13999     13927     20081     20330
dram[2]:       2851      2921      3123      3070      3715      3681      3379      3250      3189      3091      6148      6996     13630     14903     20582     21835
dram[3]:       2636      2674      2962      3026      3586      3635      3209      3309      2882      2805      6292      6573     13067     13698     20245     20741
dram[4]:       3719      3075      4011      3142      4662      3698      4426      3754      3942      2966     37135      7054     17987     14862     27638     23750
dram[5]:       2620      2825      2913      2935      3388      3540      3197      3071      2811      3016      6596      6235     13034     14418     22501     21579
maximum mf latency per bank:
dram[0]:       1038      1810      1220      1561      1410      1440      1163      1301      1672      1177      1597      1610      1219      1547      1375      1471
dram[1]:        931       937      1075      1066       994      1187      1025      1145       910      1159       928      1154       884      1035       929       997
dram[2]:        910      1420      1132      1236      1199      1502      1293      1487      1255      1491       999      1226      1121      1496       953      1209
dram[3]:       1039      1036      1048      1012       911       872       892       927       931      1060      1053       955       902       956      1009       978
dram[4]:       1792      1565      1553      1352      1469      1555      1169      1418      1956      1985      1686      1491      1797      1677      1634      1671
dram[5]:        855       933       971      1014       884       910       889       978       877       944       893       990       881      1041       911      1022

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008962 n_nop=965906 n_act=2695 n_pre=2679 n_req=10271 n_rd=32480 n_write=5202 bw_util=0.03735
n_activity=194232 dram_eff=0.194
bk0: 1912a 994622i bk1: 2064a 991027i bk2: 2124a 991419i bk3: 2180a 989528i bk4: 1976a 994628i bk5: 2056a 992321i bk6: 2324a 991071i bk7: 2336a 990376i bk8: 2208a 991549i bk9: 2280a 990418i bk10: 2136a 990750i bk11: 2080a 991312i bk12: 1708a 996056i bk13: 1748a 996352i bk14: 1656a 999687i bk15: 1692a 999122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.219074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008962 n_nop=962297 n_act=3147 n_pre=3131 n_req=11089 n_rd=34360 n_write=6027 bw_util=0.04003
n_activity=211930 dram_eff=0.1906
bk0: 2104a 993251i bk1: 2188a 992603i bk2: 2196a 990087i bk3: 2088a 992903i bk4: 2156a 992952i bk5: 2192a 992915i bk6: 2480a 989629i bk7: 2616a 987286i bk8: 2376a 990949i bk9: 2336a 991062i bk10: 2228a 992884i bk11: 2108a 992274i bk12: 1768a 997368i bk13: 1820a 997347i bk14: 1836a 999756i bk15: 1868a 1000004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122992
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008962 n_nop=966030 n_act=2680 n_pre=2664 n_req=10255 n_rd=32408 n_write=5180 bw_util=0.03725
n_activity=192138 dram_eff=0.1956
bk0: 2052a 994333i bk1: 2004a 991497i bk2: 2060a 991941i bk3: 2072a 989990i bk4: 1884a 994996i bk5: 2000a 993135i bk6: 2208a 989774i bk7: 2296a 989929i bk8: 2244a 990503i bk9: 2288a 989220i bk10: 2184a 991428i bk11: 2128a 991299i bk12: 1816a 996283i bk13: 1760a 995815i bk14: 1736a 1000423i bk15: 1676a 1000906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008962 n_nop=964205 n_act=2891 n_pre=2875 n_req=10691 n_rd=33332 n_write=5659 bw_util=0.03864
n_activity=200624 dram_eff=0.1943
bk0: 2192a 991083i bk1: 2116a 990765i bk2: 2140a 991361i bk3: 2108a 991563i bk4: 1924a 995641i bk5: 1976a 994773i bk6: 2300a 991435i bk7: 2332a 990713i bk8: 2316a 989296i bk9: 2372a 989915i bk10: 2164a 993675i bk11: 2104a 992580i bk12: 1828a 998011i bk13: 1848a 997018i bk14: 1792a 999356i bk15: 1820a 999461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.1298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008962 n_nop=966452 n_act=2562 n_pre=2546 n_req=10183 n_rd=32240 n_write=5162 bw_util=0.03707
n_activity=192193 dram_eff=0.1946
bk0: 2056a 992085i bk1: 1956a 993287i bk2: 2080a 990725i bk3: 2044a 992039i bk4: 2008a 993795i bk5: 2012a 992077i bk6: 2332a 988160i bk7: 2064a 991399i bk8: 2320a 989336i bk9: 2288a 988433i bk10: 2192a 991037i bk11: 2040a 991245i bk12: 1804a 995955i bk13: 1736a 995161i bk14: 1752a 999648i bk15: 1556a 1000020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.226258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008962 n_nop=964181 n_act=2937 n_pre=2921 n_req=10627 n_rd=33388 n_write=5535 bw_util=0.03858
n_activity=201206 dram_eff=0.1934
bk0: 2140a 991918i bk1: 2140a 991080i bk2: 2200a 991168i bk3: 2280a 987752i bk4: 2044a 993688i bk5: 2036a 993207i bk6: 2248a 991078i bk7: 2432a 988614i bk8: 2348a 989708i bk9: 2296a 987962i bk10: 2124a 994710i bk11: 2248a 991323i bk12: 1788a 998444i bk13: 1768a 997007i bk14: 1568a 1000098i bk15: 1728a 998985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.163046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81975, Miss = 4011, Miss_rate = 0.049, Pending_hits = 19, Reservation_fails = 1015
L2_cache_bank[1]: Access = 82236, Miss = 4109, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 2228
L2_cache_bank[2]: Access = 82043, Miss = 4286, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 111
L2_cache_bank[3]: Access = 83142, Miss = 4304, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 3
L2_cache_bank[4]: Access = 81502, Miss = 4046, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 515
L2_cache_bank[5]: Access = 82811, Miss = 4056, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 2337
L2_cache_bank[6]: Access = 82494, Miss = 4164, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[7]: Access = 83303, Miss = 4169, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 2
L2_cache_bank[8]: Access = 122170, Miss = 4136, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 1728
L2_cache_bank[9]: Access = 83384, Miss = 3924, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 2837
L2_cache_bank[10]: Access = 82526, Miss = 4115, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 83486, Miss = 4232, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 1031072
L2_total_cache_misses = 49552
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 161
L2_total_cache_reservation_fails = 10776
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10426
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3503414
icnt_total_pkts_simt_to_mem=1444677
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.78736
	minimum = 6
	maximum = 46
Network latency average = 9.35022
	minimum = 6
	maximum = 46
Slowest packet = 2060816
Flit latency average = 8.11274
	minimum = 6
	maximum = 42
Slowest flit = 4943940
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0303804
	minimum = 0.0197407 (at node 12)
	maximum = 0.04066 (at node 4)
Accepted packet rate average = 0.0303804
	minimum = 0.0197407 (at node 12)
	maximum = 0.04066 (at node 4)
Injected flit rate average = 0.0846919
	minimum = 0.0215085 (at node 12)
	maximum = 0.171479 (at node 25)
Accepted flit rate average= 0.0846919
	minimum = 0.0338833 (at node 26)
	maximum = 0.179729 (at node 4)
Injected packet length average = 2.78772
Accepted packet length average = 2.78772
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0474 (8 samples)
	minimum = 6 (8 samples)
	maximum = 363.375 (8 samples)
Network latency average = 22.6482 (8 samples)
	minimum = 6 (8 samples)
	maximum = 268.5 (8 samples)
Flit latency average = 16.8852 (8 samples)
	minimum = 6 (8 samples)
	maximum = 267.25 (8 samples)
Fragmentation average = 0.0324183 (8 samples)
	minimum = 0 (8 samples)
	maximum = 164 (8 samples)
Injected packet rate average = 0.0541561 (8 samples)
	minimum = 0.0414163 (8 samples)
	maximum = 0.0997376 (8 samples)
Accepted packet rate average = 0.0541561 (8 samples)
	minimum = 0.0414163 (8 samples)
	maximum = 0.0997376 (8 samples)
Injected flit rate average = 0.133225 (8 samples)
	minimum = 0.0555254 (8 samples)
	maximum = 0.259423 (8 samples)
Accepted flit rate average = 0.133225 (8 samples)
	minimum = 0.0728669 (8 samples)
	maximum = 0.230982 (8 samples)
Injected packet size average = 2.46003 (8 samples)
Accepted packet size average = 2.46003 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 48 sec (408 sec)
gpgpu_simulation_rate = 38921 (inst/sec)
gpgpu_simulation_rate = 1873 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,764370)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,764370)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,764370)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,764370)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,764370)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,764370)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,764370)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(27,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(14,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(73,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,764370)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (373,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,764370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(374,764370)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,764370)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (374,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (374,764370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(375,764370)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(375,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,764370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,764370)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,764370)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (377,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(378,764370)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,764370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,764370)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (380,764370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(381,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (386,764370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(387,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,764370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,764370)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,764370)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,764370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,764370)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(42,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (395,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (395,764370), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(396,764370)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(397,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (397,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(398,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (400,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(401,764370)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,764370)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (404,764370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(405,764370)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (411,764370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(412,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (417,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(418,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (418,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (418,764370), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(419,764370)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(420,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (424,764370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(425,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (430,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (430,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (430,764370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(431,764370)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(431,764370)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(431,764370)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (431,764370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(432,764370)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (436,764370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(437,764370)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (437,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (437,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(438,764370)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(438,764370)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(439,764370)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (439,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (439,764370), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(440,764370)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(441,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (443,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(444,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (444,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(445,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (445,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (445,764370), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(446,764370)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(447,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,764370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,764370)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (451,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (451,764370), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(452,764370)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(453,764370)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (455,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (455,764370), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(456,764370)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(457,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (457,764370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(458,764370)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (460,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (460,764370), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(461,764370)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(462,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (462,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (462,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(463,764370)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(463,764370)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (465,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (465,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (465,764370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(466,764370)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(466,764370)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(466,764370)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (469,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(470,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (471,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (471,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(472,764370)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(472,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (472,764370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(473,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (474,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(475,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (479,764370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(480,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,764370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,764370)
GPGPU-Sim uArch: cycles simulated: 764870  inst.: 16242116 (ipc=724.7) sim_rate=39711 (inst/sec) elapsed = 0:0:06:49 / Wed Mar  2 01:20:12 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(99,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (544,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(545,764370)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (554,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(555,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (557,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(558,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (560,764370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(561,764370)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (561,764370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(562,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (567,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (567,764370), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(568,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (568,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (568,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (568,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(569,764370)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(569,764370)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(569,764370)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (572,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (572,764370), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(573,764370)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(574,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (576,764370), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,764370)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(578,764370)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (583,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (583,764370), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(584,764370)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (584,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (584,764370), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(585,764370)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,764370)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(586,764370)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (587,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (587,764370), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(588,764370)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,764370)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (589,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (589,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (589,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (589,764370), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(590,764370)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(590,764370)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(591,764370)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(591,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (592,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(593,764370)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (602,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(603,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (604,764370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(605,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (605,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (605,764370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(606,764370)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(606,764370)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (606,764370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(607,764370)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(144,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (757,764370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(758,764370)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(173,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (767,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (767,764370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(768,764370)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(768,764370)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (776,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(777,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (778,764370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(779,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (779,764370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(780,764370)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (780,764370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(781,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (783,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(784,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (787,764370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(788,764370)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (788,764370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(789,764370)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (792,764370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(793,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (794,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (794,764370), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(795,764370)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(796,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (796,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (796,764370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(797,764370)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(797,764370)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,764370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (807,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(808,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (820,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (820,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(821,764370)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(821,764370)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (824,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (824,764370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(825,764370)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(825,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (830,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(831,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (831,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(832,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (850,764370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(851,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (855,764370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(856,764370)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (857,764370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(858,764370)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (864,764370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(865,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (868,764370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(869,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (872,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(873,764370)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (873,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (873,764370), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(874,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (874,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (874,764370), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(875,764370)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(875,764370)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(876,764370)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (876,764370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(877,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (879,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(880,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (880,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(881,764370)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (883,764370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(884,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (886,764370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(887,764370)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,764370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,764370)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (892,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (892,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (892,764370), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(893,764370)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(894,764370)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (894,764370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(895,764370)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(895,764370)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(187,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (895,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (895,764370), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(896,764370)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(897,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (901,764370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(902,764370)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (902,764370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(903,764370)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,764370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(909,764370)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (914,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (914,764370), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(915,764370)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(916,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (924,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (924,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(925,764370)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(925,764370)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (926,764370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(927,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (929,764370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(930,764370)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,764370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (932,764370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(933,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (933,764370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(934,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (937,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(938,764370)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (939,764370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(940,764370)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (943,764370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(944,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (946,764370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(947,764370)
GPGPU-Sim uArch: cycles simulated: 765370  inst.: 16614852 (ipc=735.1) sim_rate=40524 (inst/sec) elapsed = 0:0:06:50 / Wed Mar  2 01:20:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1002,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1003,764370)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1006,764370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1007,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1008,764370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1009,764370)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(220,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,764370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,764370)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1017,764370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1018,764370)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1021,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1021,764370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1022,764370)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1022,764370)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1022,764370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1023,764370)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1026,764370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1027,764370)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1027,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1027,764370), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1028,764370)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1029,764370)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1039,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1039,764370), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1040,764370)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1041,764370)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1042,764370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1043,764370)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1046,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1046,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1046,764370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1047,764370)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1048,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1052,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1052,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1053,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1056,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1057,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1057,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1061,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1061,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1066,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1124,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1125,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1130,764370), 3 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(247,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1146,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1146,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1149,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1149,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1157,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1157,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1160,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1161,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1163,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1163,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1163,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1168,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1169,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1180,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1180,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1185,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1189,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1192,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1195,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1204,764370), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1204,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1204,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1204,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1206,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1217,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1240,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1241,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1242,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1250,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1260,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1260,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1260,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1261,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1262,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1263,764370), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1265,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1274,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1275,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1279,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1279,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1281,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1283,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1290,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1291,764370), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1297,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1298,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1299,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1302,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1303,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1305,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1306,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1312,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1312,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1317,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1321,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1326,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1327,764370), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1327,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1349,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1354,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1359,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1359,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1363,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1367,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1368,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1378,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1380,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1386,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1388,764370), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1399,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1406,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1411,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1422,764370), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1423
gpu_sim_insn = 917504
gpu_ipc =     644.7674
gpu_tot_sim_cycle = 765793
gpu_tot_sim_insn = 16797284
gpu_tot_ipc =      21.9345
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1922405
gpu_stall_icnt2sh    = 4726256
gpu_total_sim_rate=40869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 938625
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 81606, Miss = 67876, Miss_rate = 0.832, Pending_hits = 4849, Reservation_fails = 598455
	L1D_cache_core[1]: Access = 82538, Miss = 68909, Miss_rate = 0.835, Pending_hits = 4776, Reservation_fails = 610452
	L1D_cache_core[2]: Access = 84829, Miss = 70773, Miss_rate = 0.834, Pending_hits = 4912, Reservation_fails = 614540
	L1D_cache_core[3]: Access = 83605, Miss = 69707, Miss_rate = 0.834, Pending_hits = 4849, Reservation_fails = 610600
	L1D_cache_core[4]: Access = 83704, Miss = 69466, Miss_rate = 0.830, Pending_hits = 4814, Reservation_fails = 607062
	L1D_cache_core[5]: Access = 80802, Miss = 67174, Miss_rate = 0.831, Pending_hits = 4782, Reservation_fails = 596772
	L1D_cache_core[6]: Access = 82728, Miss = 69005, Miss_rate = 0.834, Pending_hits = 4812, Reservation_fails = 603903
	L1D_cache_core[7]: Access = 82039, Miss = 68116, Miss_rate = 0.830, Pending_hits = 4873, Reservation_fails = 603484
	L1D_cache_core[8]: Access = 78980, Miss = 65471, Miss_rate = 0.829, Pending_hits = 4682, Reservation_fails = 584399
	L1D_cache_core[9]: Access = 85917, Miss = 71478, Miss_rate = 0.832, Pending_hits = 5111, Reservation_fails = 607492
	L1D_cache_core[10]: Access = 82938, Miss = 69005, Miss_rate = 0.832, Pending_hits = 4985, Reservation_fails = 606423
	L1D_cache_core[11]: Access = 82368, Miss = 68452, Miss_rate = 0.831, Pending_hits = 4874, Reservation_fails = 604899
	L1D_cache_core[12]: Access = 80414, Miss = 66704, Miss_rate = 0.830, Pending_hits = 4746, Reservation_fails = 583206
	L1D_cache_core[13]: Access = 82274, Miss = 68734, Miss_rate = 0.835, Pending_hits = 4839, Reservation_fails = 601772
	L1D_cache_core[14]: Access = 80690, Miss = 67289, Miss_rate = 0.834, Pending_hits = 4766, Reservation_fails = 598897
	L1D_total_cache_accesses = 1235432
	L1D_total_cache_misses = 1028159
	L1D_total_cache_miss_rate = 0.8322
	L1D_total_cache_pending_hits = 72670
	L1D_total_cache_reservation_fails = 9032356
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135769
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6602198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135289
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2430158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 937631
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2721, 2802, 2605, 2435, 2654, 2773, 2398, 2437, 2717, 2566, 2958, 3033, 2758, 2573, 2649, 2659, 2562, 2195, 2439, 2704, 2777, 2177, 2577, 2611, 2513, 2333, 2564, 2667, 2546, 2258, 2747, 2274, 2103, 2073, 2478, 2507, 2351, 2266, 3026, 2291, 2026, 1991, 1192, 1363, 2019, 2030, 1354, 1885, 
gpgpu_n_tot_thrd_icount = 54895872
gpgpu_n_tot_w_icount = 1715496
gpgpu_n_stall_shd_mem = 9871070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618517
gpgpu_n_mem_write_global = 412979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2096591
gpgpu_n_store_insn = 678807
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9867898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16393267	W0_Idle:818372	W0_Scoreboard:3142389	W1:421500	W2:196549	W3:122834	W4:87881	W5:70436	W6:59165	W7:53987	W8:46670	W9:43395	W10:39926	W11:35658	W12:30591	W13:26279	W14:23907	W15:20339	W16:16648	W17:16235	W18:13263	W19:12079	W20:12671	W21:12814	W22:14440	W23:13575	W24:13315	W25:11107	W26:9668	W27:7292	W28:3929	W29:2237	W30:470	W31:104	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4948136 {8:618517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16539192 {40:412715,72:83,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84118312 {136:618517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303832 {8:412979,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1216 
maxdqlatency = 0 
maxmflatency = 1985 
averagemflatency = 396 
max_icnt2mem_latency = 949 
max_icnt2sh_latency = 763029 
mrq_lat_table:42361 	1335 	4099 	4363 	6068 	2159 	1058 	1041 	583 	45 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135716 	706487 	188419 	889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	86005 	30372 	81190 	320711 	243912 	265094 	4287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39925 	291768 	269042 	17640 	157 	0 	0 	2 	9 	35 	889 	9422 	17497 	44398 	99176 	167881 	73670 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	1414 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        30        21        24        28        29        32        32        32        45        27        31        32        37        34        34 
dram[1]:        26        28        32        34        38        20        30        24        46        22        20        29        34        35        42        38 
dram[2]:        28        25        41        34        25        25        32        32        28        32        25        23        34        43        43        49 
dram[3]:        24        23        56        57        34        24        27        29        29        29        28        23        27        34        34        31 
dram[4]:        32        33        38        32        26        30        33        32        33        32        30        22        33        32        36        32 
dram[5]:        30        30        39        26        24        25        28        30        19        24        30        24        32        38        32        35 
maximum service time to same row:
dram[0]:     73468     52975     58981     52848     57253     58372     46439     46531     59060     44753     57938     49076     87918     68282     95849     95227 
dram[1]:     67227     58813     62896     77319    115510     55068     46495     47156     86881     82691     43450     58003     54092     92128     69465     89428 
dram[2]:     41928     48125     54207     50327     57028     56370     51620     55763     39553     62469     48588     47238     65454     84297    136129    144619 
dram[3]:     54619     51027    100328     62881     42266     44875     59699     45543     35772     31429     53222     85207     92946    135465     65375     68945 
dram[4]:     60794     42508     48562     70860     61123     73549     68911    137445     56673     46681     44057     45731    110620     72027     74531     93776 
dram[5]:     56500     64309    116423    112048     76234     63006     66158     66450     65465     33438     59388     48756     96400    119338    141574    131247 
average row accesses per activate:
dram[0]:  3.677966  3.528302  3.088235  3.321739  4.012658  3.628415  3.488372  3.532710  4.490683  4.344633  3.204762  3.174129  4.271028  5.583333  7.016949  6.173913 
dram[1]:  3.556075  4.096447  3.313008  3.836735  3.265766  3.535353  3.092664  2.982639  3.219512  3.370213  3.383178  3.000000  3.671875  4.170940  5.435294  6.012821 
dram[2]:  3.661616  3.388350  3.670051  3.835897  3.654762  3.869823  4.351515  4.212290  3.627451  3.443439  3.022321  3.018692  4.376147  4.724490  6.796875  6.115942 
dram[3]:  3.301653  3.223629  3.888325  3.490741  3.709302  3.903615  4.069892  3.895288  3.252066  3.542222  3.205742  3.132076  4.468469  4.563636  5.421687  4.945652 
dram[4]:  3.726804  4.179012  3.817708  3.430622  3.794286  3.702247  3.610837  4.018750  4.601191  3.923077  3.228972  3.192894  4.735294  4.345794  7.196721  8.644444 
dram[5]:  3.633333  3.230435  3.216102  2.888087  3.685083  3.484375  4.090395  3.931373  3.259414  3.371681  3.366492  2.938776  5.061856  4.485981  6.533333  6.661539 
average row locality = 63116/16912 = 3.732025
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       478       516       531       545       494       514       581       584       552       570       534       520       427       437       414       423 
dram[1]:       526       547       549       522       539       548       620       654       594       584       557       527       442       455       459       467 
dram[2]:       513       501       515       518       471       500       552       574       561       572       546       532       454       440       434       419 
dram[3]:       548       529       535       527       481       494       575       583       579       593       541       526       457       462       448       455 
dram[4]:       514       489       520       511       502       503       583       516       580       572       548       510       451       434       438       389 
dram[5]:       535       535       550       570       511       509       562       608       587       574       531       562       447       442       392       432 
total reads: 49552
bank skew: 654/389 = 1.68
chip skew: 8590/8060 = 1.07
number of total write accesses:
dram[0]:       173       232       204       219       140       150       169       172       171       199       139       118        30        32         0         3 
dram[1]:       235       260       266       230       186       152       181       205       198       208       167       145        28        33         3         2 
dram[2]:       212       197       208       230       143       154       166       180       179       189       131       114        23        23         1         3 
dram[3]:       251       235       231       227       157       154       182       161       208       204       129       138        39        40         2         0 
dram[4]:       209       188       213       206       162       156       150       127       193       193       143       119        32        31         1         0 
dram[5]:       228       208       209       230       156       160       162       194       192       188       112       158        44        38         0         1 
total reads: 13564
min_bank_accesses = 0!
chip skew: 2499/2123 = 1.18
average mf latency per bank:
dram[0]:       3038      2718      3116      3020      3636      3419      3256      3141      3098      2892      6180      6695     14208     13965     21798     21336
dram[1]:       2665      2600      2813      3213      3289      3515      3163      3059      2928      2981      5757      6607     14005     13933     20081     20330
dram[2]:       2851      2921      3123      3070      3715      3681      3379      3250      3189      3091      6152      7002     13636     14910     20582     21835
dram[3]:       2636      2674      2962      3026      3586      3635      3209      3309      2882      2805      6296      6578     13073     13704     20245     20741
dram[4]:       3719      3075      4011      3142      4662      3698      4426      3754      3942      2966     37140      7059     17992     14868     27638     23750
dram[5]:       2620      2825      2913      2935      3388      3540      3197      3071      2811      3016      6601      6239     13040     14424     22501     21579
maximum mf latency per bank:
dram[0]:       1038      1810      1220      1561      1410      1440      1163      1301      1672      1177      1597      1610      1219      1547      1375      1471
dram[1]:        931       937      1075      1066       994      1187      1025      1145       910      1159       928      1154       884      1035       929       997
dram[2]:        910      1420      1132      1236      1199      1502      1293      1487      1255      1491       999      1226      1121      1496       953      1209
dram[3]:       1039      1036      1048      1012       911       872       892       927       931      1060      1053       955       902       956      1009       978
dram[4]:       1792      1565      1553      1352      1469      1555      1169      1418      1956      1985      1686      1491      1797      1677      1634      1671
dram[5]:        855       933       971      1014       884       910       889       978       877       944       893       990       881      1041       911      1022

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010840 n_nop=967784 n_act=2695 n_pre=2679 n_req=10271 n_rd=32480 n_write=5202 bw_util=0.03728
n_activity=194232 dram_eff=0.194
bk0: 1912a 996500i bk1: 2064a 992905i bk2: 2124a 993297i bk3: 2180a 991406i bk4: 1976a 996506i bk5: 2056a 994199i bk6: 2324a 992949i bk7: 2336a 992254i bk8: 2208a 993427i bk9: 2280a 992296i bk10: 2136a 992628i bk11: 2080a 993190i bk12: 1708a 997934i bk13: 1748a 998230i bk14: 1656a 1001565i bk15: 1692a 1001000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.218667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010840 n_nop=964175 n_act=3147 n_pre=3131 n_req=11089 n_rd=34360 n_write=6027 bw_util=0.03995
n_activity=211930 dram_eff=0.1906
bk0: 2104a 995129i bk1: 2188a 994481i bk2: 2196a 991965i bk3: 2088a 994781i bk4: 2156a 994830i bk5: 2192a 994793i bk6: 2480a 991507i bk7: 2616a 989164i bk8: 2376a 992827i bk9: 2336a 992940i bk10: 2228a 994762i bk11: 2108a 994152i bk12: 1768a 999246i bk13: 1820a 999225i bk14: 1836a 1001634i bk15: 1868a 1001882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010840 n_nop=967908 n_act=2680 n_pre=2664 n_req=10255 n_rd=32408 n_write=5180 bw_util=0.03718
n_activity=192138 dram_eff=0.1956
bk0: 2052a 996211i bk1: 2004a 993375i bk2: 2060a 993819i bk3: 2072a 991868i bk4: 1884a 996874i bk5: 2000a 995013i bk6: 2208a 991652i bk7: 2296a 991807i bk8: 2244a 992381i bk9: 2288a 991098i bk10: 2184a 993306i bk11: 2128a 993177i bk12: 1816a 998161i bk13: 1760a 997693i bk14: 1736a 1002301i bk15: 1676a 1002784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010840 n_nop=966083 n_act=2891 n_pre=2875 n_req=10691 n_rd=33332 n_write=5659 bw_util=0.03857
n_activity=200624 dram_eff=0.1943
bk0: 2192a 992961i bk1: 2116a 992643i bk2: 2140a 993239i bk3: 2108a 993441i bk4: 1924a 997519i bk5: 1976a 996651i bk6: 2300a 993313i bk7: 2332a 992591i bk8: 2316a 991174i bk9: 2372a 991793i bk10: 2164a 995553i bk11: 2104a 994458i bk12: 1828a 999889i bk13: 1848a 998896i bk14: 1792a 1001234i bk15: 1820a 1001339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010840 n_nop=968330 n_act=2562 n_pre=2546 n_req=10183 n_rd=32240 n_write=5162 bw_util=0.037
n_activity=192193 dram_eff=0.1946
bk0: 2056a 993963i bk1: 1956a 995165i bk2: 2080a 992603i bk3: 2044a 993917i bk4: 2008a 995673i bk5: 2012a 993955i bk6: 2332a 990038i bk7: 2064a 993277i bk8: 2320a 991214i bk9: 2288a 990311i bk10: 2192a 992915i bk11: 2040a 993123i bk12: 1804a 997833i bk13: 1736a 997039i bk14: 1752a 1001526i bk15: 1556a 1001898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010840 n_nop=966059 n_act=2937 n_pre=2921 n_req=10627 n_rd=33388 n_write=5535 bw_util=0.03851
n_activity=201206 dram_eff=0.1934
bk0: 2140a 993796i bk1: 2140a 992958i bk2: 2200a 993046i bk3: 2280a 989630i bk4: 2044a 995566i bk5: 2036a 995085i bk6: 2248a 992956i bk7: 2432a 990492i bk8: 2348a 991586i bk9: 2296a 989840i bk10: 2124a 996588i bk11: 2248a 993201i bk12: 1788a 1000322i bk13: 1768a 998885i bk14: 1568a 1001976i bk15: 1728a 1000863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.162743

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82017, Miss = 4011, Miss_rate = 0.049, Pending_hits = 19, Reservation_fails = 1015
L2_cache_bank[1]: Access = 82278, Miss = 4109, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 2228
L2_cache_bank[2]: Access = 82085, Miss = 4286, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 111
L2_cache_bank[3]: Access = 83184, Miss = 4304, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 3
L2_cache_bank[4]: Access = 81543, Miss = 4046, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 515
L2_cache_bank[5]: Access = 82853, Miss = 4056, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 2337
L2_cache_bank[6]: Access = 82534, Miss = 4164, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[7]: Access = 83344, Miss = 4169, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 2
L2_cache_bank[8]: Access = 122210, Miss = 4136, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 1728
L2_cache_bank[9]: Access = 83425, Miss = 3924, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 2837
L2_cache_bank[10]: Access = 82570, Miss = 4115, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 83528, Miss = 4232, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 1031571
L2_total_cache_misses = 49552
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 161
L2_total_cache_reservation_fails = 10776
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10426
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3505909
icnt_total_pkts_simt_to_mem=1445176
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.61723
	minimum = 6
	maximum = 27
Network latency average = 8.95291
	minimum = 6
	maximum = 21
Slowest packet = 2062355
Flit latency average = 7.42585
	minimum = 6
	maximum = 17
Slowest flit = 4948586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259754
	minimum = 0.0196767 (at node 4)
	maximum = 0.0309206 (at node 25)
Accepted packet rate average = 0.0259754
	minimum = 0.0196767 (at node 4)
	maximum = 0.0309206 (at node 25)
Injected flit rate average = 0.0779261
	minimum = 0.0196767 (at node 4)
	maximum = 0.154603 (at node 25)
Accepted flit rate average= 0.0779261
	minimum = 0.0281096 (at node 21)
	maximum = 0.126493 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2218 (9 samples)
	minimum = 6 (9 samples)
	maximum = 326 (9 samples)
Network latency average = 21.1265 (9 samples)
	minimum = 6 (9 samples)
	maximum = 241 (9 samples)
Flit latency average = 15.8342 (9 samples)
	minimum = 6 (9 samples)
	maximum = 239.444 (9 samples)
Fragmentation average = 0.0288163 (9 samples)
	minimum = 0 (9 samples)
	maximum = 145.778 (9 samples)
Injected packet rate average = 0.0510249 (9 samples)
	minimum = 0.0390008 (9 samples)
	maximum = 0.0920913 (9 samples)
Accepted packet rate average = 0.0510249 (9 samples)
	minimum = 0.0390008 (9 samples)
	maximum = 0.0920913 (9 samples)
Injected flit rate average = 0.127081 (9 samples)
	minimum = 0.0515422 (9 samples)
	maximum = 0.247777 (9 samples)
Accepted flit rate average = 0.127081 (9 samples)
	minimum = 0.0678939 (9 samples)
	maximum = 0.219372 (9 samples)
Injected packet size average = 2.49057 (9 samples)
Accepted packet size average = 2.49057 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 51 sec (411 sec)
gpgpu_simulation_rate = 40869 (inst/sec)
gpgpu_simulation_rate = 1863 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 409929.843750 (ms)
Result stored in result.txt
