C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
8,32,8,512,32,2,CM,256,1.0,0.998721881390593,0.998721881390593,80.0
8,32,4,256,32,2,CM,128,1.0,0.998721881390593,0.998721881390593,80.0
8,32,2,128,32,2,CM,64,1.0,0.998721881390593,0.998721881390593,80.0
8,16,8,256,32,2,CM,256,1.0,0.998721881390593,0.998721881390593,80.0
8,16,4,128,32,2,CM,128,1.0,0.998721881390593,0.998721881390593,80.0
8,16,2,64,32,2,CM,64,1.0,0.998721881390593,0.998721881390593,80.0
8,8,8,128,32,2,CM,256,1.0,0.998721881390593,0.998721881390593,80.0
8,8,4,64,32,2,CM,128,1.0,0.998721881390593,0.998721881390593,80.0
8,4,8,64,32,2,CM,256,1.0,0.998721881390593,0.998721881390593,80.0
8,2,16,64,32,2,CM,256,1.0,0.998721881390593,0.998721881390593,40.0
