============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  10:49:48 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5415 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei/EI_instr_reg[27]/clk
          Clock: (R) clock
       Endpoint: (R) U2_ei/RC_CG_HIER_INST3/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    4585                  
             Slack:=    5415                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U2_ei/EI_instr_reg[27]/clk       -       -       R     (arrival)             33    -     0     -       0 
  U2_ei/EI_instr_reg[27]/q         (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U3_di/g51/z                      (u)     in_3->z R     unmapped_nor4          1  5.3     0   145     409 
  U3_di/g4769/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46     455 
  U3_di/g4772/z                    (u)     in_0->z R     unmapped_nor2          6 31.8     0   106     561 
  U3_di/g4773/z                    (u)     in_0->z F     unmapped_not           8 42.4     0    97     658 
  U3_di/g4774/z                    (u)     in_0->z R     unmapped_nor2          7 37.1     0   113     771 
  U3_di/g4775/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36     807 
  U3_di/g4776/z                    (u)     in_1->z R     unmapped_nand2         7 37.1     0   113     921 
  U3_di/g15/z                      (u)     in_1->z F     unmapped_nor2          1  5.3     0    60     981 
  U3_di/mux_g1/z                   (u)     sel2->z F     unmapped_mux6         10 53.0     0   206    1187 
  U3_di/g4759/z                    (u)     in_0->z R     unmapped_not           3 15.9     0    56    1243 
  U3_di/g4824/z                    (u)     in_0->z F     unmapped_nor2          1  5.3     0    60    1304 
  U3_di/g4825/z                    (u)     in_0->z R     unmapped_not           6 31.8     0    81    1385 
  U3_di/g4826/z                    (u)     in_1->z F     unmapped_nor2          1  5.3     0    60    1446 
  U3_di/g4827/z                    (u)     in_0->z R     unmapped_not           2 10.6     0    46    1492 
  U3_di/g4828/z                    (u)     in_1->z F     unmapped_nor2          1  5.3     0    60    1552 
  U3_di/g4829/z                    (u)     in_0->z R     unmapped_not           3 15.9     0    56    1608 
  U3_di/g4901/z                    (u)     in_1->z F     unmapped_nor2          1  5.3     0    60    1669 
  U3_di/g4902/z                    (u)     in_0->z R     unmapped_not           1  5.3     0    36    1705 
  U3_di/g4903/z                    (u)     in_1->z F     unmapped_nand2         1  5.3     0    60    1765 
  U3_di/g4904/z                    (u)     in_0->z R     unmapped_not           2 10.6     0    46    1811 
  U3_di/g4948/z                    (u)     in_2->z F     unmapped_nand3         1  5.3     0    89    1900 
  U3_di/g4949/z                    (u)     in_0->z R     unmapped_not           2 10.6     0    46    1946 
  U3_di/g4950/z                    (u)     in_1->z F     unmapped_nand2         1  5.3     0    60    2007 
  U3_di/g4951/z                    (u)     in_0->z R     unmapped_not           1  5.3     0    36    2043 
  U3_di/g4952/z                    (u)     in_3->z F     unmapped_nand4         6 31.8     0   190    2233 
  U3_di/g4953/z                    (u)     in_0->z R     unmapped_not           7 37.1     0    89    2322 
  U3_di/g5116/z                    (u)     in_1->z F     unmapped_nor2          1  5.3     0    60    2383 
  U3_di/g5117/z                    (u)     in_0->z R     unmapped_not           9 47.7     0   103    2486 
  U3_di/g5152/z                    (u)     in_1->z F     unmapped_nor2          1  5.3     0    60    2546 
  U3_di/g5153/z                    (u)     in_0->z R     unmapped_not          10 53.0     0   109    2655 
  U3_di/g5154/z                    (u)     in_2->z F     unmapped_nor3          1  5.3     0    89    2744 
  U3_di/g5155/z                    (u)     in_0->z R     unmapped_not           1  5.3     0    36    2781 
  U3_di/g5156/z                    (u)     in_1->z F     unmapped_nand2         1  5.3     0    60    2841 
  U3_di/g5157/z                    (u)     in_0->z R     unmapped_not           1  5.3     0    36    2878 
  U3_di/g5158/z                    (u)     in_2->z F     unmapped_nand3         1  5.3     0    89    2966 
  U3_di/g5159/z                    (u)     in_0->z R     unmapped_not           1  5.3     0    36    3003 
  U3_di/g5174/z                    (u)     in_2->z F     unmapped_nand4         3 15.9     0   164    3167 
  U3_di/g5493/z                    (u)     in_1->z R     unmapped_complex2      1  5.3     0    60    3228 
  U6_renvoi/g1129/z                (u)     in_1->z F     unmapped_nand2         3 15.9     0    80    3308 
  U6_renvoi/g282/z                 (u)     in_2->z R     unmapped_nor3          1  5.3     0    89    3397 
  U6_renvoi/g1130/z                (u)     in_0->z F     unmapped_not           1  5.3     0    36    3433 
  U6_renvoi/g1160/z                (u)     in_0->z R     unmapped_nor2          1  5.3     0    60    3494 
  U6_renvoi/g1161/z                (u)     in_0->z F     unmapped_not           1  5.3     0    36    3530 
  U6_renvoi/g1162/z                (u)     in_1->z R     unmapped_nand2         3 15.9     0    80    3610 
  U6_renvoi/g1044/z                (u)     in_0->z F     unmapped_not           2 10.6     0    46    3656 
  U6_renvoi/g1184/z                (u)     in_1->z R     unmapped_nor2         33 31.8     0   146    3802 
  U6_renvoi/g1185/z                (u)     in_0->z F     unmapped_not           1  5.3     0    36    3839 
  U6_renvoi/g1186/z                (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    3899 
  U6_renvoi/g1187/z                (u)     in_0->z F     unmapped_not           1  5.3     0    36    3936 
  U6_renvoi/g1188/z                (u)     in_2->z R     unmapped_nand3         1  5.3     0    89    4024 
  U6_renvoi/g496/z                 (u)     in_0->z F     unmapped_not           1  5.3     0    36    4061 
  U6_renvoi/g550/z                 (u)     in_1->z R     unmapped_nand2         4 21.2     0    90    4150 
  U2_ei/g494/z                     (u)     in_0->z F     unmapped_nor2          2 10.6     0    70    4221 
  U2_ei/g466/z                     (u)     in_0->z R     unmapped_nor2         33 31.8     0   146    4367 
  U2_ei/g402/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36    4403 
  U2_ei/g500/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    4464 
  U2_ei/RC_CG_OR599/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    4524 
  U2_ei/RC_CG_HIER_INST3/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    4585 
  U2_ei/RC_CG_HIER_INST3/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    4585 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (5477 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei/EI_instr_reg[27]/clk
          Clock: (R) clock
       Endpoint: (R) U2_ei/RC_CG_HIER_INST2/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    4523                  
             Slack:=    5477                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U2_ei/EI_instr_reg[27]/clk       -       -       R     (arrival)             33    -     0     -       0 
  U2_ei/EI_instr_reg[27]/q         (u)     clk->q  R     unmapped_d_flop        2 10.6     0   264     264 
  U3_di/g51/z                      (u)     in_3->z F     unmapped_nor4          1  5.3     0   145     409 
  U3_di/g4769/z                    (u)     in_0->z R     unmapped_not           2 10.6     0    46     455 
  U3_di/g4772/z                    (u)     in_0->z F     unmapped_nor2          6 31.8     0   106     561 
  U3_di/g4773/z                    (u)     in_0->z R     unmapped_not           8 42.4     0    97     658 
  U3_di/g4774/z                    (u)     in_0->z F     unmapped_nor2          7 37.1     0   113     771 
  U3_di/g4775/z                    (u)     in_0->z R     unmapped_not           1  5.3     0    36     807 
  U3_di/g4776/z                    (u)     in_1->z F     unmapped_nand2         7 37.1     0   113     921 
  U3_di/g15/z                      (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     981 
  U3_di/mux_g1/z                   (u)     sel2->z R     unmapped_mux6         10 53.0     0   206    1187 
  U3_di/g4759/z                    (u)     in_0->z F     unmapped_not           3 15.9     0    56    1243 
  U3_di/g4824/z                    (u)     in_0->z R     unmapped_nor2          1  5.3     0    60    1304 
  U3_di/g4825/z                    (u)     in_0->z F     unmapped_not           6 31.8     0    81    1385 
  U3_di/g4826/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    1446 
  U3_di/g4827/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46    1492 
  U3_di/g4828/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    1552 
  U3_di/g4829/z                    (u)     in_0->z F     unmapped_not           3 15.9     0    56    1608 
  U3_di/g4901/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    1669 
  U3_di/g4902/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    1705 
  U3_di/g4903/z                    (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1765 
  U3_di/g4904/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46    1811 
  U3_di/g4948/z                    (u)     in_2->z R     unmapped_nand3         1  5.3     0    89    1900 
  U3_di/g4949/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46    1946 
  U3_di/g4950/z                    (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    2007 
  U3_di/g4951/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    2043 
  U3_di/g4952/z                    (u)     in_3->z R     unmapped_nand4         6 31.8     0   190    2233 
  U3_di/g4953/z                    (u)     in_0->z F     unmapped_not           7 37.1     0    89    2322 
  U3_di/g5116/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    2383 
  U3_di/g5117/z                    (u)     in_0->z F     unmapped_not           9 47.7     0   103    2486 
  U3_di/g5152/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    2546 
  U3_di/g5153/z                    (u)     in_0->z F     unmapped_not          10 53.0     0   109    2655 
  U3_di/g5154/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89    2744 
  U3_di/g5155/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    2781 
  U3_di/g5156/z                    (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    2841 
  U3_di/g5157/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    2878 
  U3_di/g5158/z                    (u)     in_2->z R     unmapped_nand3         1  5.3     0    89    2966 
  U3_di/g5159/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    3003 
  U3_di/g5174/z                    (u)     in_2->z R     unmapped_nand4         3 15.9     0   164    3167 
  U3_di/g5493/z                    (u)     in_1->z F     unmapped_complex2      1  5.3     0    60    3228 
  U6_renvoi/g1129/z                (u)     in_1->z R     unmapped_nand2         3 15.9     0    80    3308 
  U6_renvoi/g282/z                 (u)     in_2->z F     unmapped_nor3          1  5.3     0    89    3397 
  U6_renvoi/g1130/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3433 
  U6_renvoi/g1160/z                (u)     in_0->z F     unmapped_nor2          1  5.3     0    60    3494 
  U6_renvoi/g1161/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3530 
  U6_renvoi/g1162/z                (u)     in_1->z F     unmapped_nand2         3 15.9     0    80    3610 
  U6_renvoi/g1044/z                (u)     in_0->z R     unmapped_not           2 10.6     0    46    3656 
  U6_renvoi/g1184/z                (u)     in_1->z F     unmapped_nor2         33 31.8     0   146    3802 
  U6_renvoi/g1185/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3839 
  U6_renvoi/g1186/z                (u)     in_1->z F     unmapped_nor2          1  5.3     0    60    3899 
  U6_renvoi/g1187/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3936 
  U6_renvoi/g1188/z                (u)     in_2->z F     unmapped_nand3         1  5.3     0    89    4024 
  U6_renvoi/g496/z                 (u)     in_0->z R     unmapped_not           1  5.3     0    36    4061 
  U6_renvoi/g550/z                 (u)     in_1->z F     unmapped_nand2         4 21.2     0    90    4150 
  U2_ei/g494/z                     (u)     in_0->z R     unmapped_nor2          2 10.6     0    70    4221 
  U2_ei/g495/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36    4257 
  U2_ei/g498/z                     (u)     in_0->z R     unmapped_nor2          1  5.3     0    60    4318 
  U2_ei/g600/z                     (u)     in_3->z R     unmapped_or4           1  5.3     0   145    4462 
  U2_ei/RC_CG_HIER_INST2/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    4523 
  U2_ei/RC_CG_HIER_INST2/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    4523 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (5523 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei/EI_instr_reg[27]/clk
          Clock: (R) clock
       Endpoint: (R) U1_pf/RC_CG_HIER_INST1/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    4477                  
             Slack:=    5523                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U2_ei/EI_instr_reg[27]/clk       -       -       R     (arrival)             33    -     0     -       0 
  U2_ei/EI_instr_reg[27]/q         (u)     clk->q  R     unmapped_d_flop        2 10.6     0   264     264 
  U3_di/g51/z                      (u)     in_3->z F     unmapped_nor4          1  5.3     0   145     409 
  U3_di/g4769/z                    (u)     in_0->z R     unmapped_not           2 10.6     0    46     455 
  U3_di/g4772/z                    (u)     in_0->z F     unmapped_nor2          6 31.8     0   106     561 
  U3_di/g4773/z                    (u)     in_0->z R     unmapped_not           8 42.4     0    97     658 
  U3_di/g4774/z                    (u)     in_0->z F     unmapped_nor2          7 37.1     0   113     771 
  U3_di/g4775/z                    (u)     in_0->z R     unmapped_not           1  5.3     0    36     807 
  U3_di/g4776/z                    (u)     in_1->z F     unmapped_nand2         7 37.1     0   113     921 
  U3_di/g15/z                      (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     981 
  U3_di/mux_g1/z                   (u)     sel2->z R     unmapped_mux6         10 53.0     0   206    1187 
  U3_di/g4759/z                    (u)     in_0->z F     unmapped_not           3 15.9     0    56    1243 
  U3_di/g4824/z                    (u)     in_0->z R     unmapped_nor2          1  5.3     0    60    1304 
  U3_di/g4825/z                    (u)     in_0->z F     unmapped_not           6 31.8     0    81    1385 
  U3_di/g4826/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    1446 
  U3_di/g4827/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46    1492 
  U3_di/g4828/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    1552 
  U3_di/g4829/z                    (u)     in_0->z F     unmapped_not           3 15.9     0    56    1608 
  U3_di/g4901/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    1669 
  U3_di/g4902/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    1705 
  U3_di/g4903/z                    (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1765 
  U3_di/g4904/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46    1811 
  U3_di/g4948/z                    (u)     in_2->z R     unmapped_nand3         1  5.3     0    89    1900 
  U3_di/g4949/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46    1946 
  U3_di/g4950/z                    (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    2007 
  U3_di/g4951/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    2043 
  U3_di/g4952/z                    (u)     in_3->z R     unmapped_nand4         6 31.8     0   190    2233 
  U3_di/g4953/z                    (u)     in_0->z F     unmapped_not           7 37.1     0    89    2322 
  U3_di/g5116/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    2383 
  U3_di/g5117/z                    (u)     in_0->z F     unmapped_not           9 47.7     0   103    2486 
  U3_di/g5152/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    2546 
  U3_di/g5153/z                    (u)     in_0->z F     unmapped_not          10 53.0     0   109    2655 
  U3_di/g5154/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89    2744 
  U3_di/g5155/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    2781 
  U3_di/g5156/z                    (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    2841 
  U3_di/g5157/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    2878 
  U3_di/g5158/z                    (u)     in_2->z R     unmapped_nand3         1  5.3     0    89    2966 
  U3_di/g5159/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    3003 
  U3_di/g5174/z                    (u)     in_2->z R     unmapped_nand4         3 15.9     0   164    3167 
  U3_di/g5493/z                    (u)     in_1->z F     unmapped_complex2      1  5.3     0    60    3228 
  U6_renvoi/g1129/z                (u)     in_1->z R     unmapped_nand2         3 15.9     0    80    3308 
  U6_renvoi/g282/z                 (u)     in_2->z F     unmapped_nor3          1  5.3     0    89    3397 
  U6_renvoi/g1130/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3433 
  U6_renvoi/g1160/z                (u)     in_0->z F     unmapped_nor2          1  5.3     0    60    3494 
  U6_renvoi/g1161/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3530 
  U6_renvoi/g1162/z                (u)     in_1->z F     unmapped_nand2         3 15.9     0    80    3610 
  U6_renvoi/g1044/z                (u)     in_0->z R     unmapped_not           2 10.6     0    46    3656 
  U6_renvoi/g1184/z                (u)     in_1->z F     unmapped_nor2         33 31.8     0   146    3802 
  U6_renvoi/g1185/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3839 
  U6_renvoi/g1186/z                (u)     in_1->z F     unmapped_nor2          1  5.3     0    60    3899 
  U6_renvoi/g1187/z                (u)     in_0->z R     unmapped_not           1  5.3     0    36    3936 
  U6_renvoi/g1188/z                (u)     in_2->z F     unmapped_nand3         1  5.3     0    89    4024 
  U6_renvoi/g496/z                 (u)     in_0->z R     unmapped_not           1  5.3     0    36    4061 
  U6_renvoi/g550/z                 (u)     in_1->z F     unmapped_nand2         4 21.2     0    90    4150 
  g2/z                             (u)     in_1->z F     unmapped_or2           1  5.3     0    60    4211 
  U1_pf/g85/z                      (u)     in_1->z R     unmapped_nor2          1  5.3     0    60    4272 
  U1_pf/g379/z                     (u)     in_1->z R     unmapped_or4           1  5.3     0   145    4416 
  U1_pf/RC_CG_HIER_INST1/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    4477 
  U1_pf/RC_CG_HIER_INST1/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    4477 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (7967 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U3_di/DI_code_ual_reg[26]/clk
          Clock: (R) clock
       Endpoint: (R) U4_ex/U1_alu/RC_CG_HIER_INST7/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    2033                  
             Slack:=    7967                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  U3_di/DI_code_ual_reg[26]/clk           -       -       R     (arrival)          174    -     0     -       0 
  U3_di/DI_code_ual_reg[26]/q             (u)     clk->q  R     unmapped_d_flop      3 15.9     0   274     274 
  U4_ex/U1_alu/g1240/z                    (u)     in_1->z F     unmapped_nor2        2 10.6     0    70     345 
  U4_ex/U1_alu/g3098/z                    (u)     in_0->z R     unmapped_not         1  5.3     0    36     381 
  U4_ex/U1_alu/g3099/z                    (u)     in_0->z F     unmapped_nor2        2 10.6     0    70     451 
  U4_ex/U1_alu/g3100/z                    (u)     in_0->z R     unmapped_not         1  5.3     0    36     487 
  U4_ex/U1_alu/g3101/z                    (u)     in_0->z F     unmapped_nor2        2 10.6     0    70     558 
  U4_ex/U1_alu/g970/z                     (u)     in_0->z R     unmapped_nand2       3 15.9     0    80     638 
  U4_ex/U1_alu/g3104/z                    (u)     in_0->z F     unmapped_not         4 21.2     0    66     703 
  U4_ex/U1_alu/g3122/z                    (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     764 
  U4_ex/U1_alu/g3123/z                    (u)     in_0->z F     unmapped_not         4 21.2     0    66     829 
  U4_ex/U1_alu/g3124/z                    (u)     in_1->z R     unmapped_nand2       3 15.9     0    80     910 
  U4_ex/U1_alu/g3125/z                    (u)     in_0->z F     unmapped_not        11 58.3     0   115    1025 
  U4_ex/U1_alu/g3178/z                    (u)     in_3->z R     unmapped_nand4       4 21.2     0   174    1198 
  U4_ex/U1_alu/g42/z                      (u)     in_0->z F     unmapped_not        65 47.7     0   155    1353 
  U4_ex/U1_alu/g3319/z                    (u)     in_1->z R     unmapped_nor4        1  5.3     0   145    1498 
  U4_ex/U1_alu/g3320/z                    (u)     in_0->z F     unmapped_not         2 10.6     0    46    1544 
  U4_ex/U1_alu/g3332/z                    (u)     in_1->z R     unmapped_nand2      33 31.8     0   146    1690 
  U4_ex/U1_alu/g3333/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36    1726 
  U4_ex/U1_alu/g3345/z                    (u)     in_2->z R     unmapped_nand3       1  5.3     0    89    1816 
  U4_ex/U1_alu/g3346/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36    1852 
  U4_ex/U1_alu/g3350/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60    1912 
  U4_ex/U1_alu/RC_CG_OR3419/z             (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1973 
  U4_ex/U1_alu/RC_CG_HIER_INST7/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    2033 
  U4_ex/U1_alu/RC_CG_HIER_INST7/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    2033 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (7967 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U3_di/DI_code_ual_reg[26]/clk
          Clock: (R) clock
       Endpoint: (R) U4_ex/U1_alu/RC_CG_HIER_INST6/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    2033                  
             Slack:=    7967                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  U3_di/DI_code_ual_reg[26]/clk           -       -       R     (arrival)          174    -     0     -       0 
  U3_di/DI_code_ual_reg[26]/q             (u)     clk->q  R     unmapped_d_flop      3 15.9     0   274     274 
  U4_ex/U1_alu/g1240/z                    (u)     in_1->z F     unmapped_nor2        2 10.6     0    70     345 
  U4_ex/U1_alu/g3098/z                    (u)     in_0->z R     unmapped_not         1  5.3     0    36     381 
  U4_ex/U1_alu/g3099/z                    (u)     in_0->z F     unmapped_nor2        2 10.6     0    70     451 
  U4_ex/U1_alu/g3100/z                    (u)     in_0->z R     unmapped_not         1  5.3     0    36     487 
  U4_ex/U1_alu/g3101/z                    (u)     in_0->z F     unmapped_nor2        2 10.6     0    70     558 
  U4_ex/U1_alu/g970/z                     (u)     in_0->z R     unmapped_nand2       3 15.9     0    80     638 
  U4_ex/U1_alu/g3104/z                    (u)     in_0->z F     unmapped_not         4 21.2     0    66     703 
  U4_ex/U1_alu/g3122/z                    (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     764 
  U4_ex/U1_alu/g3123/z                    (u)     in_0->z F     unmapped_not         4 21.2     0    66     829 
  U4_ex/U1_alu/g3124/z                    (u)     in_1->z R     unmapped_nand2       3 15.9     0    80     910 
  U4_ex/U1_alu/g3125/z                    (u)     in_0->z F     unmapped_not        11 58.3     0   115    1025 
  U4_ex/U1_alu/g3178/z                    (u)     in_3->z R     unmapped_nand4       4 21.2     0   174    1198 
  U4_ex/U1_alu/g42/z                      (u)     in_0->z F     unmapped_not        65 47.7     0   155    1353 
  U4_ex/U1_alu/g3319/z                    (u)     in_1->z R     unmapped_nor4        1  5.3     0   145    1498 
  U4_ex/U1_alu/g3320/z                    (u)     in_0->z F     unmapped_not         2 10.6     0    46    1544 
  U4_ex/U1_alu/g3330/z                    (u)     in_1->z R     unmapped_nand2      33 31.8     0   146    1690 
  U4_ex/U1_alu/g3331/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36    1726 
  U4_ex/U1_alu/g3343/z                    (u)     in_2->z R     unmapped_nand3       1  5.3     0    89    1816 
  U4_ex/U1_alu/g3344/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36    1852 
  U4_ex/U1_alu/g3349/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60    1912 
  U4_ex/U1_alu/RC_CG_OR/z                 (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1973 
  U4_ex/U1_alu/RC_CG_HIER_INST6/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    2033 
  U4_ex/U1_alu/RC_CG_HIER_INST6/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    2033 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (8604 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST29/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1396                  
             Slack:=    8604                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4859/z                     (u)     in_1->z R     unmapped_nor4          1  5.3     0   145    1275 
  U7_banc/RC_CG_OR5871/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1335 
  U7_banc/RC_CG_HIER_INST29/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1396 
  U7_banc/RC_CG_HIER_INST29/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1396 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST39/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4834/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4857/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5881/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST39/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST39/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST37/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4834/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4856/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5879/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST37/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST37/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST36/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4833/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4855/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5878/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST36/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST36/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST34/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4822/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4849/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5876/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST34/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST34/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST33/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4833/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4854/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5875/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST33/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST33/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST32/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4832/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4853/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5874/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST32/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST32/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST30/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4832/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4852/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5872/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST30/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST30/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST27/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4822/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4848/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5869/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST27/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST27/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST26/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4820/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4845/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5868/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST26/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST26/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST24/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4823/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4851/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5866/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST24/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST24/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST23/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4823/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4850/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5865/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST23/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST23/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST19/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4821/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4847/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5861/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST19/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST19/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST12/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4821/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4846/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5854/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST12/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST12/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST11/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4820/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4844/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5853/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST11/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST11/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST10/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#-----------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q    (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                     (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                     (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                     (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4819/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4858/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR5852/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST10/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST10/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (8621 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST9/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1379                  
             Slack:=    8621                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[0]/clk -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[0]/q   (u)     clk->q  R     unmapped_d_flop     23 26.5     0   329     329 
  U7_banc/g4773/z                    (u)     in_0->z F     unmapped_not        18 26.5     0   110     439 
  U7_banc/g4799/z                    (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  U7_banc/g4800/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     546 
  U7_banc/g4805/z                    (u)     in_0->z R     unmapped_nand2       2 10.6     0    70     616 
  U7_banc/g4806/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     652 
  U7_banc/g4809/z                    (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     712 
  U7_banc/g2220/z                    (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     911 
  U7_banc/g4777/z                    (u)     in_0->z R     unmapped_not         9 47.7     0   103    1014 
  U7_banc/g4819/z                    (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1169 
  U7_banc/g4843/z                    (u)     in_1->z R     unmapped_nor3        1  5.3     0    89    1258 
  U7_banc/RC_CG_OR/z                 (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1318 
  U7_banc/RC_CG_HIER_INST9/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1379 
  U7_banc/RC_CG_HIER_INST9/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1379 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST38/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4841/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5880/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST38/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST38/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST35/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4840/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5877/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST35/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST35/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST31/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4839/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5873/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST31/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST31/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST28/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4838/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5870/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST28/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST28/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST25/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4829/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5867/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST25/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST25/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST22/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4828/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5864/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST22/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST22/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST21/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4827/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5863/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST21/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST21/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST20/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4837/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5862/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST20/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST20/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST18/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4826/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5860/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST18/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST18/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST17/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4825/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5859/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST17/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST17/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST16/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4836/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5858/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST16/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST16/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST15/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4824/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5857/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST15/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST15/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST14/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4842/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5856/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST14/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST14/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (8660 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST13/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=    8660                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk     -       -       R     (arrival)             78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q       (u)     clk->q  F     unmapped_d_flop        2 10.6     0   264     264 
  U8_syscop/g288/z                    (u)     in_2->z R     unmapped_nor3          1  5.3     0    89     353 
  U8_syscop/g2384/z                   (u)     in_1->z F     unmapped_nand2        37 37.1     0   158     511 
  U8_syscop/g2258/z                   (u)     in_0->z R     unmapped_not           2 10.6     0    46     557 
  U8_syscop/g2367/z                   (u)     in_0->z F     unmapped_nand2       173 31.8     0   187     744 
  U6_renvoi/g1195/z                   (u)     in_0->z R     unmapped_complex2      1  5.3     0    60     805 
  U7_banc/g4774/z                     (u)     in_0->z F     unmapped_not           2 10.6     0    46     851 
  U7_banc/g4803/z                     (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     911 
  U7_banc/g4804/z                     (u)     in_0->z F     unmapped_not           1  5.3     0    36     948 
  U7_banc/g4807/z                     (u)     in_1->z R     unmapped_nand2         1  5.3     0    60    1008 
  U7_banc/g4808/z                     (u)     in_0->z F     unmapped_not          31 31.8     0   122    1130 
  U7_banc/g4835/z                     (u)     in_0->z R     unmapped_nor3          1  5.3     0    89    1219 
  U7_banc/RC_CG_OR5855/z              (u)     in_1->z R     unmapped_or2           1  5.3     0    60    1280 
  U7_banc/RC_CG_HIER_INST13/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1340 
  U7_banc/RC_CG_HIER_INST13/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (8663 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U5_mem/RC_CG_HIER_INST8/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1337                  
             Slack:=    8663                  

#---------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk   -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q     (u)     clk->q  R     unmapped_d_flop      2 10.6     0   264     264 
  U8_syscop/g288/z                  (u)     in_2->z F     unmapped_nor3        1  5.3     0    89     353 
  U8_syscop/g2384/z                 (u)     in_1->z R     unmapped_nand2      37 37.1     0   158     511 
  U8_syscop/g2258/z                 (u)     in_0->z F     unmapped_not         2 10.6     0    46     557 
  U8_syscop/g2367/z                 (u)     in_0->z R     unmapped_nand2     173 31.8     0   187     744 
  U5_mem/g472/z                     (u)     in_0->z F     unmapped_nor2       34 31.8     0   146     891 
  U9_bus_ctrl/g500/z                (u)     in_0->z R     unmapped_not         1  5.3     0    36     927 
  U9_bus_ctrl/g508/z                (u)     in_2->z F     unmapped_nor3        1  5.3     0    89    1016 
  U9_bus_ctrl/g509/z                (u)     in_0->z R     unmapped_not         1  5.3     0    36    1052 
  U9_bus_ctrl/g510/z                (u)     in_1->z F     unmapped_nand2       9 47.7     0   127    1180 
  U5_mem/g225/z                     (u)     in_0->z R     unmapped_not         1  5.3     0    36    1216 
  U5_mem/RC_CG_OR/z                 (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1276 
  U5_mem/RC_CG_HIER_INST8/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1337 
  U5_mem/RC_CG_HIER_INST8/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1337 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (8663 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U4_ex/RC_CG_HIER_INST5/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1337                  
             Slack:=    8663                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q    (u)     clk->q  R     unmapped_d_flop      2 10.6     0   264     264 
  U8_syscop/g288/z                 (u)     in_2->z F     unmapped_nor3        1  5.3     0    89     353 
  U8_syscop/g2384/z                (u)     in_1->z R     unmapped_nand2      37 37.1     0   158     511 
  U8_syscop/g2258/z                (u)     in_0->z F     unmapped_not         2 10.6     0    46     557 
  U8_syscop/g2367/z                (u)     in_0->z R     unmapped_nand2     173 31.8     0   187     744 
  U5_mem/g472/z                    (u)     in_0->z F     unmapped_nor2       34 31.8     0   146     891 
  U9_bus_ctrl/g500/z               (u)     in_0->z R     unmapped_not         1  5.3     0    36     927 
  U9_bus_ctrl/g508/z               (u)     in_2->z F     unmapped_nor3        1  5.3     0    89    1016 
  U9_bus_ctrl/g509/z               (u)     in_0->z R     unmapped_not         1  5.3     0    36    1052 
  U9_bus_ctrl/g510/z               (u)     in_1->z F     unmapped_nand2       9 47.7     0   127    1180 
  U4_ex/g299/z                     (u)     in_0->z R     unmapped_not         1  5.3     0    36    1216 
  U4_ex/RC_CG_OR/z                 (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1276 
  U4_ex/RC_CG_HIER_INST5/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1337 
  U4_ex/RC_CG_HIER_INST5/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1337 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (8663 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_exc_cause_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) U3_di/RC_CG_HIER_INST4/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1337                  
             Slack:=    8663                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U5_mem/MEM_exc_cause_reg[1]/clk  -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_exc_cause_reg[1]/q    (u)     clk->q  R     unmapped_d_flop      2 10.6     0   264     264 
  U8_syscop/g288/z                 (u)     in_2->z F     unmapped_nor3        1  5.3     0    89     353 
  U8_syscop/g2384/z                (u)     in_1->z R     unmapped_nand2      37 37.1     0   158     511 
  U8_syscop/g2258/z                (u)     in_0->z F     unmapped_not         2 10.6     0    46     557 
  U8_syscop/g2367/z                (u)     in_0->z R     unmapped_nand2     173 31.8     0   187     744 
  U5_mem/g472/z                    (u)     in_0->z F     unmapped_nor2       34 31.8     0   146     891 
  U9_bus_ctrl/g500/z               (u)     in_0->z R     unmapped_not         1  5.3     0    36     927 
  U9_bus_ctrl/g508/z               (u)     in_2->z F     unmapped_nor3        1  5.3     0    89    1016 
  U9_bus_ctrl/g509/z               (u)     in_0->z R     unmapped_not         1  5.3     0    36    1052 
  U9_bus_ctrl/g510/z               (u)     in_1->z F     unmapped_nand2       9 47.7     0   127    1180 
  U3_di/g529/z                     (u)     in_0->z R     unmapped_not         1  5.3     0    36    1216 
  U3_di/RC_CG_OR/z                 (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1276 
  U3_di/RC_CG_HIER_INST4/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1337 
  U3_di/RC_CG_HIER_INST4/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1337 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (8920 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[2]/clk
          Clock: (R) clock
       Endpoint: (R) U8_syscop/RC_CG_HIER_INST41/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    1080                  
             Slack:=    8920                  

#-------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[2]/clk    -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[2]/q      (u)     clk->q  R     unmapped_d_flop     10 53.0     0   328     328 
  U8_syscop/g50/z                       (u)     in_0->z F     unmapped_not         2 10.6     0    46     374 
  U8_syscop/g2355/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     434 
  U8_syscop/g366/z                      (u)     in_0->z F     unmapped_xnor2       1  5.3     0   138     572 
  U8_syscop/g2283/z                     (u)     in_0->z R     unmapped_not         2 10.6     0    46     618 
  U8_syscop/g2289/z                     (u)     in_1->z F     unmapped_nand4       3 15.9     0   164     782 
  U8_syscop/g186/z                      (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     843 
  U8_syscop/g2291/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     879 
  U8_syscop/g2346/z                     (u)     in_0->z R     unmapped_nor2        3 15.9     0    80     959 
  U8_syscop/RC_CG_OR2527/z              (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1020 
  U8_syscop/RC_CG_HIER_INST41/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1080 
  U8_syscop/RC_CG_HIER_INST41/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1080 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (9008 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem/MEM_adr_reg_dest_reg[2]/clk
          Clock: (R) clock
       Endpoint: (R) U8_syscop/RC_CG_HIER_INST40/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-     992                  
             Slack:=    9008                  

#-------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U5_mem/MEM_adr_reg_dest_reg[2]/clk    -       -       R     (arrival)           78    -     0     -       0 
  U5_mem/MEM_adr_reg_dest_reg[2]/q      (u)     clk->q  R     unmapped_d_flop     10 53.0     0   328     328 
  U8_syscop/g50/z                       (u)     in_0->z F     unmapped_not         2 10.6     0    46     374 
  U8_syscop/g2355/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     434 
  U8_syscop/g366/z                      (u)     in_0->z F     unmapped_xnor2       1  5.3     0   138     572 
  U8_syscop/g2283/z                     (u)     in_0->z R     unmapped_not         2 10.6     0    46     618 
  U8_syscop/g2358/z                     (u)     in_1->z F     unmapped_nand4       3 15.9     0   164     782 
  U8_syscop/g2366/z                     (u)     in_1->z R     unmapped_nor3        1  5.3     0    89     871 
  U8_syscop/RC_CG_OR/z                  (u)     in_1->z R     unmapped_or2         1  5.3     0    60     932 
  U8_syscop/RC_CG_HIER_INST40/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     992 
  U8_syscop/RC_CG_HIER_INST40/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     992 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (9492 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U9_bus_ctrl/cs_reg/clk
          Clock: (R) clock
       Endpoint: (R) U9_bus_ctrl/RC_CG_HIER_INST42/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-     508                  
             Slack:=    9492                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  U9_bus_ctrl/cs_reg/clk                  -       -       R     (arrival)          153    -     0     -       0 
  U9_bus_ctrl/cs_reg/q                    (u)     clk->q  F     unmapped_d_flop     35 31.8     0   340     340 
  U9_bus_ctrl/g119/z                      (u)     in_0->z R     unmapped_not         2 10.6     0    46     386 
  U9_bus_ctrl/RC_CG_OR/z                  (u)     in_1->z R     unmapped_or2         1  5.3     0    60     447 
  U9_bus_ctrl/RC_CG_HIER_INST42/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     508 
  U9_bus_ctrl/RC_CG_HIER_INST42/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     508 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (9721 ps) Late External Delay Assertion at pin U9_bus_ctrl/RC_CG_HIER_INST42/g4/in_1
          Group: clock
     Startpoint: (R) U9_bus_ctrl/RC_CG_HIER_INST42/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U9_bus_ctrl/RC_CG_HIER_INST42/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#---------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  U9_bus_ctrl/RC_CG_HIER_INST42/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U9_bus_ctrl/RC_CG_HIER_INST42/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U9_bus_ctrl/RC_CG_HIER_INST42/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 44: MET (9721 ps) Late External Delay Assertion at pin U8_syscop/RC_CG_HIER_INST41/g4/in_1
          Group: clock
     Startpoint: (R) U8_syscop/RC_CG_HIER_INST41/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U8_syscop/RC_CG_HIER_INST41/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#-------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U8_syscop/RC_CG_HIER_INST41/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U8_syscop/RC_CG_HIER_INST41/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U8_syscop/RC_CG_HIER_INST41/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 45: MET (9721 ps) Late External Delay Assertion at pin U8_syscop/RC_CG_HIER_INST40/g4/in_1
          Group: clock
     Startpoint: (R) U8_syscop/RC_CG_HIER_INST40/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U8_syscop/RC_CG_HIER_INST40/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#-------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U8_syscop/RC_CG_HIER_INST40/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U8_syscop/RC_CG_HIER_INST40/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U8_syscop/RC_CG_HIER_INST40/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 46: MET (9721 ps) Late External Delay Assertion at pin U7_banc/RC_CG_HIER_INST39/g4/in_1
          Group: clock
     Startpoint: (R) U7_banc/RC_CG_HIER_INST39/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST39/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#-----------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U7_banc/RC_CG_HIER_INST39/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U7_banc/RC_CG_HIER_INST39/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U7_banc/RC_CG_HIER_INST39/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 47: MET (9721 ps) Late External Delay Assertion at pin U7_banc/RC_CG_HIER_INST38/g4/in_1
          Group: clock
     Startpoint: (R) U7_banc/RC_CG_HIER_INST38/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST38/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#-----------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U7_banc/RC_CG_HIER_INST38/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U7_banc/RC_CG_HIER_INST38/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U7_banc/RC_CG_HIER_INST38/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 48: MET (9721 ps) Late External Delay Assertion at pin U7_banc/RC_CG_HIER_INST37/g4/in_1
          Group: clock
     Startpoint: (R) U7_banc/RC_CG_HIER_INST37/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST37/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#-----------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U7_banc/RC_CG_HIER_INST37/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U7_banc/RC_CG_HIER_INST37/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U7_banc/RC_CG_HIER_INST37/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 49: MET (9721 ps) Late External Delay Assertion at pin U7_banc/RC_CG_HIER_INST36/g4/in_1
          Group: clock
     Startpoint: (R) U7_banc/RC_CG_HIER_INST36/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST36/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#-----------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U7_banc/RC_CG_HIER_INST36/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U7_banc/RC_CG_HIER_INST36/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U7_banc/RC_CG_HIER_INST36/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 50: MET (9721 ps) Late External Delay Assertion at pin U7_banc/RC_CG_HIER_INST35/g4/in_1
          Group: clock
     Startpoint: (R) U7_banc/RC_CG_HIER_INST35/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) U7_banc/RC_CG_HIER_INST35/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     279                  
             Slack:=    9721                  

#-----------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U7_banc/RC_CG_HIER_INST35/enl_reg/ena -       -      R     (arrival)           1    -     0     -   10000 
  U7_banc/RC_CG_HIER_INST35/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279   10279 
  U7_banc/RC_CG_HIER_INST35/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0   10279 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

