// Seed: 1434100890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd36,
    parameter id_4 = 32'd11,
    parameter id_7 = 32'd68
) (
    input tri _id_0,
    output tri _id_1
    , id_9,
    output supply1 id_2,
    input supply0 id_3,
    output uwire _id_4,
    input uwire id_5,
    input uwire id_6,
    output wor _id_7
);
  wor [1 : id_0] id_10 = -1;
  xor primCall (id_2, id_5, id_10, id_12, id_6);
  always @(1 or 1) $signed(42);
  ;
  struct packed {
    logic [1 'b0 : id_7  -  id_1] id_11;
    logic [id_4 : id_4] id_12;
  } id_13;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_11,
      id_10,
      id_13,
      id_13
  );
endmodule
