# **RTL Source**

Contains the main RTL code, typically written in Verilog/SystemVerilog or VHDL. This includes all modules, sub-modules, and any hierarchical design elements.
