#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011A18A0 .scope module, "tb_risc_cpu" "tb_risc_cpu" 2 6;
 .timescale -9 -12;
v011F47D8_0 .var "clk", 0 0;
v011F4E08_0 .net "data_out", 7 0, L_011AA140; 1 drivers
v011F48E0_0 .var "rst", 0 0;
S_011A2560 .scope module, "uut" "risc_cpu" 2 16, 3 14, S_011A18A0;
 .timescale -9 -12;
L_011AA140 .functor BUFZ 8, v011A91B0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_011AA338 .functor BUFZ 8, L_011F4830, C4<00000000>, C4<00000000>, C4<00000000>;
v011F3880_0 .net *"_s8", 7 0, C4<00000000>; 1 drivers
v011F38D8_0 .net "addr", 4 0, L_011F4AF0; 1 drivers
v011F3988_0 .net "alu_inB", 7 0, v011F43D8_0; 1 drivers
v011F3B40_0 .net "alu_out", 7 0, v011F3DA8_0; 1 drivers
v011F3CA0_0 .net "clk", 0 0, v011F47D8_0; 1 drivers
v011F3CF8_0 .net "data_e", 0 0, v011A94C8_0; 1 drivers
v011F3E00_0 .net "data_in", 7 0, L_011F4830; 1 drivers
v011F3778_0 .net "data_in_out", 7 0, L_011AA338; 1 drivers
v011F44E0_0 .alias "data_out", 7 0, v011F4E08_0;
v011F43D8_0 .var "data_reg", 7 0;
v011F42D0_0 .net "halt", 0 0, v011A95D0_0; 1 drivers
v011F4118_0 .net "inc_pc", 1 0, v011A96D8_0; 1 drivers
v011F4170_0 .var "ir", 7 0;
v011F41C8_0 .net "ld_ac", 0 0, v011A9730_0; 1 drivers
v011F4068_0 .net "ld_ir", 0 0, v011A9788_0; 1 drivers
v011F4380_0 .net "ld_pc", 0 0, v011A97E0_0; 1 drivers
v011F4328_0 .net "mem_out", 7 0, v011A93C0_0; 1 drivers
v011F4430_0 .net "opcode", 2 0, L_011F4DB0; 1 drivers
v011F4220_0 .net "pc", 4 0, v011F3A90_0; 1 drivers
v011F40C0_0 .var "prev_state", 2 0;
v011F4488_0 .net "rd", 0 0, v011F3E58_0; 1 drivers
v011F4278_0 .net "reg_out", 7 0, v011A91B0_0; 1 drivers
v011F4A98_0 .net "rst", 0 0, v011F48E0_0; 1 drivers
v011F4E60_0 .net "sel", 0 0, v011F3B98_0; 1 drivers
v011F4728_0 .net "state", 2 0, v011F37D0_0; 1 drivers
v011F4888_0 .net "wr", 0 0, v011F3568_0; 1 drivers
v011F4780_0 .net "zero", 0 0, L_011F4CA8; 1 drivers
E_011A3EB0 .event edge, v011F3618_0;
L_011F4990 .part v011F4170_0, 0, 5;
L_011F46D0 .part v011F4170_0, 0, 5;
L_011F4DB0 .part v011F4170_0, 5, 3;
L_011F4830 .functor MUXZ 8, C4<00000000>, v011A91B0_0, v011A94C8_0, C4<>;
S_011A2670 .scope module, "pc0" "program_counter" 3 37, 4 5, S_011A2560;
 .timescale -9 -12;
v011F3720_0 .alias "clk", 0 0, v011F3CA0_0;
v011F4010_0 .alias "inc_pc", 1 0, v011F4118_0;
v011F3930_0 .alias "load", 0 0, v011F4380_0;
v011F3670_0 .net "load_val", 4 0, L_011F4990; 1 drivers
v011F3A90_0 .var "pc", 4 0;
v011F3828_0 .alias "rst", 0 0, v011F4A98_0;
S_011A1F88 .scope module, "mux0" "address_mux" 3 54, 5 5, S_011A2560;
 .timescale -9 -12;
P_011A3AB4 .param/l "WIDTH" 5 6, +C4<0101>;
v011F36C8_0 .alias "addr", 4 0, v011F38D8_0;
v011F3EB0_0 .alias "inst_addr", 4 0, v011F4220_0;
v011F3F60_0 .net "op_addr", 4 0, L_011F46D0; 1 drivers
v011F39E0_0 .alias "sel", 0 0, v011F4E60_0;
L_011F4AF0 .functor MUXZ 5, L_011F46D0, v011F3A90_0, v011F3B98_0, C4<>;
S_011A2450 .scope module, "alu0" "alu" 3 61, 6 7, S_011A2560;
 .timescale -9 -12;
v011F3F08_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v011F3BF0_0 .alias "inA", 7 0, v011F4278_0;
v011F3C48_0 .alias "inB", 7 0, v011F3988_0;
v011F3AE8_0 .alias "is_zero", 0 0, v011F4780_0;
v011F35C0_0 .alias "opcode", 2 0, v011F4430_0;
v011F3DA8_0 .var "out", 7 0;
E_011A42D0 .event edge, v011F3A38_0, v011A91B0_0, v011F3C48_0;
L_011F4CA8 .cmp/eq 8, v011F3DA8_0, C4<00000000>;
S_011A19B0 .scope module, "ctrl0" "controller" 3 70, 7 8, S_011A2560;
 .timescale -9 -12;
v011A9368_0 .alias "clk", 0 0, v011F3CA0_0;
v011A94C8_0 .var "data_e", 0 0;
v011A95D0_0 .var "halt", 0 0;
v011A96D8_0 .var "inc_pc", 1 0;
v011A9730_0 .var "ld_ac", 0 0;
v011A9788_0 .var "ld_ir", 0 0;
v011A97E0_0 .var "ld_pc", 0 0;
v011F3A38_0 .alias "opcode", 2 0, v011F4430_0;
v011F3E58_0 .var "rd", 0 0;
v011F3FB8_0 .alias "rst", 0 0, v011F4A98_0;
v011F3B98_0 .var "sel", 0 0;
v011F3D50_0 .var "skip_next", 0 0;
v011F37D0_0 .var "state", 2 0;
v011F3568_0 .var "wr", 0 0;
v011F3618_0 .alias "zero", 0 0, v011F4780_0;
E_011A3EF0 .event edge, v011F3A38_0, v011F37D0_0, v011F3D50_0, v011A95D0_0;
S_011A1BD0 .scope module, "reg0" "register" 3 87, 8 5, S_011A2560;
 .timescale -9 -12;
v011A9208_0 .alias "clk", 0 0, v011F3CA0_0;
v011A90A8_0 .alias "in", 7 0, v011F3B40_0;
v011A9628_0 .alias "load", 0 0, v011F41C8_0;
v011A91B0_0 .var "out", 7 0;
v011A9578_0 .alias "rst", 0 0, v011F4A98_0;
E_011A4070 .event posedge, v011A9578_0, v011A9158_0;
S_011A1928 .scope module, "mem0" "memory" 3 101, 9 5, S_011A2560;
 .timescale -9 -12;
v011A9260_0 .alias "addr", 4 0, v011F38D8_0;
v011A9158_0 .alias "clk", 0 0, v011F3CA0_0;
v011A92B8_0 .alias "data_in", 7 0, v011F3E00_0;
v011A93C0_0 .var "data_out", 7 0;
v011A9310 .array "mem", 31 0, 7 0;
v011A9418_0 .alias "rd", 0 0, v011F4488_0;
v011A9470_0 .alias "wr", 0 0, v011F4888_0;
E_011A3D70 .event posedge, v011A9158_0;
v011A9310_0 .array/port v011A9310, 0;
v011A9310_1 .array/port v011A9310, 1;
E_011A3FD0/0 .event edge, v011A9418_0, v011A9260_0, v011A9310_0, v011A9310_1;
v011A9310_2 .array/port v011A9310, 2;
v011A9310_3 .array/port v011A9310, 3;
v011A9310_4 .array/port v011A9310, 4;
v011A9310_5 .array/port v011A9310, 5;
E_011A3FD0/1 .event edge, v011A9310_2, v011A9310_3, v011A9310_4, v011A9310_5;
v011A9310_6 .array/port v011A9310, 6;
v011A9310_7 .array/port v011A9310, 7;
v011A9310_8 .array/port v011A9310, 8;
v011A9310_9 .array/port v011A9310, 9;
E_011A3FD0/2 .event edge, v011A9310_6, v011A9310_7, v011A9310_8, v011A9310_9;
v011A9310_10 .array/port v011A9310, 10;
v011A9310_11 .array/port v011A9310, 11;
v011A9310_12 .array/port v011A9310, 12;
v011A9310_13 .array/port v011A9310, 13;
E_011A3FD0/3 .event edge, v011A9310_10, v011A9310_11, v011A9310_12, v011A9310_13;
v011A9310_14 .array/port v011A9310, 14;
v011A9310_15 .array/port v011A9310, 15;
v011A9310_16 .array/port v011A9310, 16;
v011A9310_17 .array/port v011A9310, 17;
E_011A3FD0/4 .event edge, v011A9310_14, v011A9310_15, v011A9310_16, v011A9310_17;
v011A9310_18 .array/port v011A9310, 18;
v011A9310_19 .array/port v011A9310, 19;
v011A9310_20 .array/port v011A9310, 20;
v011A9310_21 .array/port v011A9310, 21;
E_011A3FD0/5 .event edge, v011A9310_18, v011A9310_19, v011A9310_20, v011A9310_21;
v011A9310_22 .array/port v011A9310, 22;
v011A9310_23 .array/port v011A9310, 23;
v011A9310_24 .array/port v011A9310, 24;
v011A9310_25 .array/port v011A9310, 25;
E_011A3FD0/6 .event edge, v011A9310_22, v011A9310_23, v011A9310_24, v011A9310_25;
v011A9310_26 .array/port v011A9310, 26;
v011A9310_27 .array/port v011A9310, 27;
v011A9310_28 .array/port v011A9310, 28;
v011A9310_29 .array/port v011A9310, 29;
E_011A3FD0/7 .event edge, v011A9310_26, v011A9310_27, v011A9310_28, v011A9310_29;
v011A9310_30 .array/port v011A9310, 30;
v011A9310_31 .array/port v011A9310, 31;
E_011A3FD0/8 .event edge, v011A9310_30, v011A9310_31;
E_011A3FD0 .event/or E_011A3FD0/0, E_011A3FD0/1, E_011A3FD0/2, E_011A3FD0/3, E_011A3FD0/4, E_011A3FD0/5, E_011A3FD0/6, E_011A3FD0/7, E_011A3FD0/8;
    .scope S_011A2670;
T_0 ;
    %wait E_011A4070;
    %load/v 8, v011F3828_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011F3A90_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v011F3930_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v011F3670_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011F3A90_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v011F4010_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_0.4, 4;
    %load/v 8, v011F3A90_0, 5;
    %mov 13, 0, 27;
    %addi 8, 2, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v011F3A90_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v011F4010_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.6, 4;
    %load/v 8, v011F3A90_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v011F3A90_0, 0, 8;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_011A2450;
T_1 ;
    %wait E_011A42D0;
    %load/v 8, v011F35C0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.7, 6;
    %set/v v011F3DA8_0, 0, 8;
    %jmp T_1.9;
T_1.0 ;
    %load/v 8, v011F3BF0_0, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.1 ;
    %load/v 8, v011F3BF0_0, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.2 ;
    %load/v 8, v011F3BF0_0, 8;
    %load/v 16, v011F3C48_0, 8;
    %add 8, 16, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.3 ;
    %load/v 8, v011F3BF0_0, 8;
    %load/v 16, v011F3C48_0, 8;
    %and 8, 16, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.4 ;
    %load/v 8, v011F3BF0_0, 8;
    %load/v 16, v011F3C48_0, 8;
    %xor 8, 16, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.5 ;
    %load/v 8, v011F3C48_0, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.6 ;
    %load/v 8, v011F3BF0_0, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.7 ;
    %load/v 8, v011F3BF0_0, 8;
    %set/v v011F3DA8_0, 8, 8;
    %jmp T_1.9;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_011A19B0;
T_2 ;
    %wait E_011A4070;
    %load/v 8, v011F3FB8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v011F37D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011F3D50_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v011A95D0_0, 1;
    %load/v 9, v011F37D0_0, 3;
    %cmpi/u 9, 7, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011F37D0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v011F37D0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v011F37D0_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %jmp/0  T_2.4, 8;
    %movi 9, 7, 32;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %load/v 41, v011F37D0_0, 3;
    %cmpi/u 41, 7, 3;
    %mov 41, 4, 1;
    %jmp/0  T_2.7, 41;
    %mov 42, 0, 32;
    %jmp/1  T_2.9, 41;
T_2.7 ; End of true expr.
    %load/v 74, v011F37D0_0, 3;
    %mov 77, 0, 29;
    %addi 74, 1, 32;
    %jmp/0  T_2.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_2.9;
T_2.8 ;
    %mov 42, 74, 32; Return false value
T_2.9 ;
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 42, 32; Return false value
T_2.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v011F37D0_0, 0, 9;
T_2.3 ;
    %load/v 8, v011F37D0_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.11, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011F3D50_0, 0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v011F3A38_0, 3;
    %cmpi/u 9, 3, 3;
    %or 8, 4, 1;
    %load/v 9, v011F3A38_0, 3;
    %cmpi/u 9, 4, 3;
    %or 8, 4, 1;
    %load/v 9, v011F3A38_0, 3;
    %cmpi/u 9, 5, 3;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9730_0, 0, 8;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v011F3618_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011F3D50_0, 0, 8;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.14, 4;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v011F3618_0, 1;
    %and 8, 9, 1;
    %vpi_call 7 47 "$display", "SKZ: zero=%b, skip_next=%b at time %t", v011F3618_0, T<8,1,u>, $time;
T_2.14 ;
    %jmp T_2.13;
T_2.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9730_0, 0, 0;
    %jmp T_2.13;
T_2.13 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_011A19B0;
T_3 ;
    %wait E_011A3EF0;
    %set/v v011F3B98_0, 0, 1;
    %set/v v011F3E58_0, 0, 1;
    %set/v v011A9788_0, 0, 1;
    %set/v v011A95D0_0, 0, 1;
    %set/v v011A96D8_0, 0, 2;
    %set/v v011A97E0_0, 0, 1;
    %set/v v011F3568_0, 0, 1;
    %set/v v011A94C8_0, 0, 1;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %set/v v011A95D0_0, 8, 1;
    %load/v 8, v011F37D0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %set/v v011F3B98_0, 1, 1;
    %jmp T_3.8;
T_3.1 ;
    %set/v v011F3B98_0, 1, 1;
    %set/v v011F3E58_0, 1, 1;
    %jmp T_3.8;
T_3.2 ;
    %set/v v011F3B98_0, 1, 1;
    %set/v v011F3E58_0, 1, 1;
    %set/v v011A9788_0, 1, 1;
    %jmp T_3.8;
T_3.3 ;
    %set/v v011F3B98_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %set/v v011F3B98_0, 0, 1;
    %set/v v011F3E58_0, 1, 1;
    %jmp T_3.8;
T_3.5 ;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 7, 3;
    %mov 8, 4, 1;
    %set/v v011A97E0_0, 8, 1;
    %jmp T_3.8;
T_3.6 ;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v011F3568_0, 8, 1;
    %load/v 8, v011F3A38_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v011A94C8_0, 8, 1;
    %set/v v011F3B98_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %load/v 8, v011F3D50_0, 1;
    %jmp/0xz  T_3.9, 8;
    %movi 8, 2, 2;
    %set/v v011A96D8_0, 8, 2;
    %vpi_call 7 98 "$display", "SKZ: Skipping next instruction, inc_pc set to 2 at time %t", $time;
    %jmp T_3.10;
T_3.9 ;
    %load/v 8, v011A95D0_0, 1;
    %inv 8, 1;
    %jmp/0  T_3.11, 8;
    %movi 9, 1, 2;
    %jmp/1  T_3.13, 8;
T_3.11 ; End of true expr.
    %jmp/0  T_3.12, 8;
 ; End of false expr.
    %blend  9, 0, 2; Condition unknown.
    %jmp  T_3.13;
T_3.12 ;
    %mov 9, 0, 2; Return false value
T_3.13 ;
    %set/v v011A96D8_0, 9, 2;
T_3.10 ;
    %jmp T_3.8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_011A1BD0;
T_4 ;
    %wait E_011A4070;
    %load/v 8, v011A9578_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011A91B0_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011A9628_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v011A90A8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011A91B0_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_011A1928;
T_5 ;
    %wait E_011A3FD0;
    %load/v 8, v011A9418_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 3, v011A9260_0;
    %load/av 8, v011A9310, 8;
    %set/v v011A93C0_0, 8, 8;
    %jmp T_5.1;
T_5.0 ;
    %set/v v011A93C0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_011A1928;
T_6 ;
    %wait E_011A3D70;
    %load/v 8, v011A9470_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v011A92B8_0, 8;
    %ix/getv 3, v011A9260_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011A9310, 0, 8;
t_0 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_011A2560;
T_7 ;
    %wait E_011A4070;
    %load/v 8, v011F4A98_0, 1;
    %jmp/0xz  T_7.0, 8;
    %movi 8, 160, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011F4170_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v011F4068_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v011F4328_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011F4170_0, 0, 8;
    %vpi_call 3 50 "$display", "IR updated to %h (ir[4:0]=%b) at time %t", v011F4328_0, &PV<v011F4328_0, 0, 5>, $time;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_011A2560;
T_8 ;
    %wait E_011A3EB0;
    %vpi_call 3 68 "$display", "Zero signal updated to %b at time %t", v011F4780_0, $time;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_011A2560;
T_9 ;
    %wait E_011A3D70;
    %load/v 8, v011F41C8_0, 1;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 3 97 "$display", "Accumulator updated to %h at time %t", v011F3B40_0, $time;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_011A2560;
T_10 ;
    %wait E_011A4070;
    %load/v 8, v011F4A98_0, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 160, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011F4170_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v011F4068_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v011F4328_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011F4170_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_011A2560;
T_11 ;
    %wait E_011A4070;
    %load/v 8, v011F4A98_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011F43D8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v011F40C0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v011F4728_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v011F40C0_0, 0, 8;
    %load/v 8, v011F4728_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v011F4328_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011F43D8_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_011A2560;
T_12 ;
    %wait E_011A3D70;
    %load/v 8, v011F4728_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 3 143 "$display", "STATE_OP_FETCH: mem_out=%h, Data_reg=%h at time %t", v011F4328_0, v011F43D8_0, $time;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_011A18A0;
T_13 ;
    %set/v v011F47D8_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/v 8, v011F47D8_0, 1;
    %inv 8, 1;
    %set/v v011F47D8_0, 8, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_011A18A0;
T_14 ;
    %set/v v011F48E0_0, 1, 1;
    %delay 20000, 0;
    %set/v v011F48E0_0, 0, 1;
    %vpi_call 2 37 "$readmemh", "tb/test_programs/test2.mem", v011A9310;
    %delay 1000000, 0;
    %vpi_call 2 51 "$display", "Final Accumulator value: %h", v011F4E08_0;
    %vpi_call 2 52 "$display", "Memory at address 7: %h", &A<v011A9310, 7>;
    %vpi_call 2 53 "$finish";
    %end;
    .thread T_14;
    .scope S_011A18A0;
T_15 ;
    %vpi_call 2 58 "$monitor", "Time=%0t rst=%b clk=%b PC=%d State=%d IR=%h Opcode=%b Wr=%b Data_e=%b Sel=%b Addr=%h Data_in=%h Data_reg=%h Accumulator=%h Mem[7]=%h Ld_ac=%b Alu_out=%h", $time, v011F48E0_0, v011F47D8_0, v011F4220_0, v011F37D0_0, v011F4170_0, v011F4430_0, v011F4888_0, v011F3CF8_0, v011F4E60_0, v011F38D8_0, v011F3778_0, v011F43D8_0, v011F4E08_0, &A<v011A9310, 7>, v011A9730_0, v011F3DA8_0;
    %end;
    .thread T_15;
    .scope S_011A18A0;
T_16 ;
    %vpi_call 2 66 "$dumpfile", "sim/waveform.vcd";
    %vpi_call 2 67 "$dumpvars", 1'sb0, S_011A18A0;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/risc_cpu_tb.v";
    "./src/risc_cpu.v";
    "./src/program_counter.v";
    "./src/address_mux.v";
    "./src/alu.v";
    "./src/controller.v";
    "./src/register.v";
    "./src/memory.v";
