#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Feb 26 19:19:46 2023
# Process ID: 140156
# Current directory: c:/Projects/FAU-Modem/OFDM
# Command line: vivado.exe ../radio_top_pynq/radio_top_pynq.xpr
# Log file: c:/Projects/FAU-Modem/OFDM/vivado.log
# Journal file: c:/Projects/FAU-Modem/OFDM\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.293 ; gain = 163.336
open_bd_design {C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd}
Reading block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd>...
Adding Block Design Container - Transmit_Chain_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Successfully read diagram <Radio_Top_Pynq> from block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1636.680 ; gain = 105.895
update_compile_order -fileset sources_1
regenerate_bd_layout
set_property name system_ila_DMA [get_bd_cells system_ila_0]
open_bd_design {C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd}
Reading block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:module_ref:conj:1.0 - conj_0
Adding component instance block -- xilinx.com:module_ref:fft_config:1.0 - fft_config_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - ifft
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:playback_ctrl:1.0 - playback_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - playback_mem
Adding component instance block -- xilinx.com:module_ref:tlast_gen:1.0 - tlast_gen_0
Adding component instance block -- xilinx.com:module_ref:real_time_sampler:1.0 - real_time_sampler_0
Successfully read diagram <Transmit_Chain> from block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd>
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
MATLAB
README.md
Testing
vivado.jou
vivado.log
vivado_pid140156.str
Xilinx
pwd
C:/Projects/FAU-Modem/OFDM
cd ./Xilinx/Vivado/bd
startgroup
delete_bd_objs [get_bd_intf_nets mux_0_m_axis] [get_bd_intf_nets axis_data_fifo_1_M_AXIS] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets conj_0_m_axis] [get_bd_intf_nets ifft_M_AXIS_DATA] [get_bd_intf_nets playback_ctrl_0_M_AXIS] [get_bd_intf_nets playback_ctrl_0_BRAM_PORT] [get_bd_intf_nets S_AXIS_1] [get_bd_intf_nets tlast_gen_0_m_axis] [get_bd_intf_nets real_time_sampler_0_m_axis] [get_bd_intf_nets fft_config_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets S_BRAM_AXI_1]
delete_bd_objs [get_bd_nets s_axi_aresetn_0_1] [get_bd_nets symbols_0_1] [get_bd_nets nfft_scaled_0_1] [get_bd_nets nfft_0_1] [get_bd_nets continuous_0_1] [get_bd_nets dl_en_0_1] [get_bd_nets s_axi_aclk_0_1] [get_bd_nets i_select_0_1] [get_bd_nets i_negative_freq_0_1] [get_bd_nets fs_cycles_0_1] [get_bd_nets cp_len_0_1] [get_bd_nets config_start_0_1] [get_bd_nets inv_0_1]
delete_bd_objs [get_bd_ports aclk] [get_bd_ports playback_en] [get_bd_ports config_start_0] [get_bd_ports dl_en_0] [get_bd_ports continuous_0] [get_bd_ports aresetn] [get_bd_ports inv_0] [get_bd_ports i_negative_freq_0] [get_bd_ports symbols_0] [get_bd_ports cp_len_0] [get_bd_ports nfft_scaled_0] [get_bd_ports fs_cycles_0] [get_bd_ports nfft_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0] [get_bd_cells tlast_gen_0] [get_bd_cells axis_data_fifo_0] [get_bd_cells axis_data_fifo_1] [get_bd_cells mux_0] [get_bd_cells playback_mem] [get_bd_cells fft_config_0] [get_bd_cells ifft] [get_bd_cells conj_0] [get_bd_cells playback_ctrl_0] [get_bd_cells real_time_sampler_0]
delete_bd_objs [get_bd_intf_ports M_AXIS] [get_bd_intf_ports S_BRAM_AXI] [get_bd_intf_ports S_AXIS]
endgroup
pwd
C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/bd
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
DAC_Chain_bd.tcl
radio_top_bd.tcl
Radio_Top_Pynq_bd.tcl
Transmit_Chain_bd.tcl
source ./Transmit_Chain_bd.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    common::send_gid_msg -ssname BD::TCL -id 2040 -severity "WARNING" "This script was generated using Vivado <$scripts_vivado_version> without IP versions in the create_bd_cell commands, but is now being run in <$current_vivado_version> of Vivado. There may have been major IP version changes between Vivado <$scripts_vivado_version> and <$current_vivado_version>, which could impact the parameter settings of the IPs."
# 
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z010clg400-1
# }
# variable design_name
# set design_name Transmit_Chain
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2002] Constructing design in IPI design <Transmit_Chain>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "Transmit_Chain".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:ip:axi_bram_ctrl:*\
# xilinx.com:ip:axis_data_fifo:*\
# xilinx.com:ip:xfft:*\
# xilinx.com:ip:blk_mem_gen:*\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_bram_ctrl:* xilinx.com:ip:axis_data_fifo:* xilinx.com:ip:xfft:* xilinx.com:ip:blk_mem_gen:*  .
# set bCheckModules 1
# if { $bCheckModules == 1 } {
#    set list_check_mods "\ 
# conj\
# fft_config\
# mux\
# playback_ctrl\
# real_time_sampler\
# tlast_gen\
# "
# 
#    set list_mods_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
conj fft_config mux playback_ctrl real_time_sampler tlast_gen  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set M_AXIS [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS ]
# 
#   set S_AXIS [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS ]
#   set_property -dict [ list \
#    CONFIG.HAS_TKEEP {0} \
#    CONFIG.HAS_TLAST {1} \
#    CONFIG.HAS_TREADY {1} \
#    CONFIG.HAS_TSTRB {0} \
#    CONFIG.LAYERED_METADATA {undef} \
#    CONFIG.TDATA_NUM_BYTES {4} \
#    CONFIG.TDEST_WIDTH {0} \
#    CONFIG.TID_WIDTH {0} \
#    CONFIG.TUSER_WIDTH {0} \
#    ] $S_AXIS
# 
#   set S_BRAM_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_BRAM_AXI ]
#   set_property -dict [ list \
#    CONFIG.ADDR_WIDTH {12} \
#    CONFIG.ARUSER_WIDTH {0} \
#    CONFIG.AWUSER_WIDTH {0} \
#    CONFIG.BUSER_WIDTH {0} \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.HAS_BRESP {1} \
#    CONFIG.HAS_BURST {1} \
#    CONFIG.HAS_CACHE {1} \
#    CONFIG.HAS_LOCK {1} \
#    CONFIG.HAS_PROT {1} \
#    CONFIG.HAS_QOS {0} \
#    CONFIG.HAS_REGION {0} \
#    CONFIG.HAS_RRESP {1} \
#    CONFIG.HAS_WSTRB {1} \
#    CONFIG.ID_WIDTH {0} \
#    CONFIG.MAX_BURST_LENGTH {1} \
#    CONFIG.NUM_READ_OUTSTANDING {2} \
#    CONFIG.NUM_READ_THREADS {1} \
#    CONFIG.NUM_WRITE_OUTSTANDING {2} \
#    CONFIG.NUM_WRITE_THREADS {1} \
#    CONFIG.PROTOCOL {AXI4} \
#    CONFIG.READ_WRITE_MODE {READ_WRITE} \
#    CONFIG.RUSER_BITS_PER_BYTE {0} \
#    CONFIG.RUSER_WIDTH {0} \
#    CONFIG.SUPPORTS_NARROW_BURST {0} \
#    CONFIG.WUSER_BITS_PER_BYTE {0} \
#    CONFIG.WUSER_WIDTH {0} \
#    ] $S_BRAM_AXI
# 
# 
#   # Create ports
#   set aclk [ create_bd_port -dir I -type clk aclk ]
#   set_property -dict [ list \
#    CONFIG.ASSOCIATED_BUSIF {S_AXIS:M_AXIS:S_BRAM_AXI} \
#  ] $aclk
#   set aresetn [ create_bd_port -dir I -type rst aresetn ]
#   set config_start_0 [ create_bd_port -dir I config_start_0 ]
#   set continuous_0 [ create_bd_port -dir I continuous_0 ]
#   set cp_len_0 [ create_bd_port -dir I -from 15 -to 0 cp_len_0 ]
#   set dl_en_0 [ create_bd_port -dir I dl_en_0 ]
#   set fs_cycles_0 [ create_bd_port -dir I -from 26 -to 0 fs_cycles_0 ]
#   set i_negative_freq_0 [ create_bd_port -dir I i_negative_freq_0 ]
#   set inv_0 [ create_bd_port -dir I inv_0 ]
#   set nfft_0 [ create_bd_port -dir I -from 4 -to 0 nfft_0 ]
#   set nfft_scaled_0 [ create_bd_port -dir I -from 11 -to 0 nfft_scaled_0 ]
#   set playback_en [ create_bd_port -dir I playback_en ]
#   set symbols_0 [ create_bd_port -dir I -from 3 -to 0 symbols_0 ]
# 
#   # Create instance: axi_bram_ctrl_0, and set properties
#   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl axi_bram_ctrl_0 ]
#   set_property -dict [ list \
#    CONFIG.SINGLE_PORT_BRAM {1} \
#  ] $axi_bram_ctrl_0
# 
#   # Create instance: axis_data_fifo_0, and set properties
#   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_0 ]
#   set_property -dict [ list \
#    CONFIG.FIFO_DEPTH {16384} \
#    CONFIG.HAS_TLAST {1} \
#    CONFIG.TDATA_NUM_BYTES {4} \
#  ] $axis_data_fifo_0
# 
#   # Create instance: axis_data_fifo_1, and set properties
#   set axis_data_fifo_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_1 ]
#   set_property -dict [ list \
#    CONFIG.FIFO_DEPTH {512} \
#    CONFIG.FIFO_MODE {1} \
#    CONFIG.HAS_TLAST {1} \
#    CONFIG.TDATA_NUM_BYTES {4} \
#    CONFIG.TID_WIDTH {0} \
#    CONFIG.TUSER_WIDTH {0} \
#  ] $axis_data_fifo_1
# 
#   # Create instance: conj_0, and set properties
#   set block_name conj
#   set block_cell_name conj_0
#   if { [catch {set conj_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $conj_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   set_property -dict [ list \
#    CONFIG.LAYERED_METADATA {} \
#  ] [get_bd_intf_pins /conj_0/s_axis]
# 
#   # Create instance: fft_config_0, and set properties
#   set block_name fft_config
#   set block_cell_name fft_config_0
#   if { [catch {set fft_config_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $fft_config_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: ifft, and set properties
#   set ifft [ create_bd_cell -type ip -vlnv xilinx.com:ip:xfft ifft ]
#   set_property -dict [ list \
#    CONFIG.aresetn {true} \
#    CONFIG.cyclic_prefix_insertion {true} \
#    CONFIG.data_format {fixed_point} \
#    CONFIG.implementation_options {automatically_select} \
#    CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {5} \
#    CONFIG.output_ordering {natural_order} \
#    CONFIG.run_time_configurable_transform_length {true} \
#    CONFIG.scaling_options {scaled} \
#    CONFIG.target_clock_frequency {100} \
#    CONFIG.throttle_scheme {nonrealtime} \
#    CONFIG.transform_length {4096} \
#  ] $ifft
# 
#   # Create instance: mux_0, and set properties
#   set block_name mux
#   set block_cell_name mux_0
#   if { [catch {set mux_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $mux_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: playback_ctrl_0, and set properties
#   set block_name playback_ctrl
#   set block_cell_name playback_ctrl_0
#   if { [catch {set playback_ctrl_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $playback_ctrl_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: playback_mem, and set properties
#   set playback_mem [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen playback_mem ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {false} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.Coe_File {c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/coe_samples.coe} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Fill_Remaining_Memory_Locations {true} \
#    CONFIG.Load_Init_File {true} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Depth_A {4096} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $playback_mem
# 
#   # Create instance: real_time_sampler_0, and set properties
#   set block_name real_time_sampler
#   set block_cell_name real_time_sampler_0
#   if { [catch {set real_time_sampler_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $real_time_sampler_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: tlast_gen_0, and set properties
#   set block_name tlast_gen
#   set block_cell_name tlast_gen_0
#   if { [catch {set tlast_gen_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $tlast_gen_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create interface connections
#   connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_ports S_AXIS] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
#   connect_bd_intf_net -intf_net S_BRAM_AXI_1 [get_bd_intf_ports S_BRAM_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
#   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins playback_mem/BRAM_PORTA]
#   connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins real_time_sampler_0/s_axis]
#   connect_bd_intf_net -intf_net axis_data_fifo_1_M_AXIS [get_bd_intf_pins axis_data_fifo_1/M_AXIS] [get_bd_intf_pins tlast_gen_0/s_axis]
#   connect_bd_intf_net -intf_net conj_0_m_axis [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins conj_0/m_axis]
#   connect_bd_intf_net -intf_net fft_config_0_m_axis [get_bd_intf_pins fft_config_0/m_axis] [get_bd_intf_pins ifft/S_AXIS_CONFIG]
#   connect_bd_intf_net -intf_net ifft_M_AXIS_DATA [get_bd_intf_pins conj_0/s_axis] [get_bd_intf_pins ifft/M_AXIS_DATA]
#   connect_bd_intf_net -intf_net mux_0_m_axis [get_bd_intf_pins ifft/S_AXIS_DATA] [get_bd_intf_pins mux_0/m_axis]
#   connect_bd_intf_net -intf_net playback_ctrl_0_BRAM_PORT [get_bd_intf_pins playback_ctrl_0/BRAM_PORT] [get_bd_intf_pins playback_mem/BRAM_PORTB]
#   connect_bd_intf_net -intf_net playback_ctrl_0_M_AXIS [get_bd_intf_pins mux_0/s_axis1] [get_bd_intf_pins playback_ctrl_0/M_AXIS]
#   connect_bd_intf_net -intf_net real_time_sampler_0_m_axis [get_bd_intf_ports M_AXIS] [get_bd_intf_pins real_time_sampler_0/m_axis]
#   connect_bd_intf_net -intf_net tlast_gen_0_m_axis [get_bd_intf_pins mux_0/s_axis0] [get_bd_intf_pins tlast_gen_0/m_axis]
# 
#   # Create port connections
#   connect_bd_net -net config_start_0_1 [get_bd_ports config_start_0] [get_bd_pins fft_config_0/config_start]
#   connect_bd_net -net continuous_0_1 [get_bd_ports continuous_0] [get_bd_pins playback_ctrl_0/continuous]
#   connect_bd_net -net cp_len_0_1 [get_bd_ports cp_len_0] [get_bd_pins fft_config_0/cp_len]
#   connect_bd_net -net dl_en_0_1 [get_bd_ports dl_en_0] [get_bd_pins real_time_sampler_0/dl_en] [get_bd_pins tlast_gen_0/dl_en] [get_bd_pins tlast_gen_0/i_start]
#   connect_bd_net -net fs_cycles_0_1 [get_bd_ports fs_cycles_0] [get_bd_pins playback_ctrl_0/fs_cycles] [get_bd_pins real_time_sampler_0/fs_cycles]
#   connect_bd_net -net i_negative_freq_0_1 [get_bd_ports i_negative_freq_0] [get_bd_pins conj_0/i_negative_freq]
#   connect_bd_net -net i_select_0_1 [get_bd_ports playback_en] [get_bd_pins mux_0/i_select] [get_bd_pins playback_ctrl_0/playback_en]
#   connect_bd_net -net inv_0_1 [get_bd_ports inv_0] [get_bd_pins fft_config_0/inv]
#   connect_bd_net -net nfft_0_1 [get_bd_ports nfft_0] [get_bd_pins fft_config_0/nfft]
#   connect_bd_net -net nfft_scaled_0_1 [get_bd_ports nfft_scaled_0] [get_bd_pins playback_ctrl_0/nfft_scaled] [get_bd_pins tlast_gen_0/nfft_scaled]
#   connect_bd_net -net s_axi_aclk_0_1 [get_bd_ports aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins conj_0/axis_aclk] [get_bd_pins fft_config_0/axis_aclk] [get_bd_pins ifft/aclk] [get_bd_pins mux_0/axis_aclk] [get_bd_pins playback_ctrl_0/axis_aclk] [get_bd_pins real_time_sampler_0/axis_aclk] [get_bd_pins tlast_gen_0/axis_aclk]
#   connect_bd_net -net s_axi_aresetn_0_1 [get_bd_ports aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins conj_0/axis_aresetn] [get_bd_pins fft_config_0/axis_aresetn] [get_bd_pins ifft/aresetn] [get_bd_pins mux_0/axis_aresetn] [get_bd_pins playback_ctrl_0/axis_aresetn] [get_bd_pins real_time_sampler_0/axis_aresetn] [get_bd_pins tlast_gen_0/axis_aresetn]
#   connect_bd_net -net symbols_0_1 [get_bd_ports symbols_0] [get_bd_pins playback_ctrl_0/symbols] [get_bd_pins tlast_gen_0/symbols]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces S_BRAM_AXI] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Transmit_Chain_axi_bram_ctrl_0_3: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Transmit_Chain_axi_bram_ctrl_0_3: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-3571] IP 'Transmit_Chain_conj_0_2' is restricted:
* Detected changes to module reference file(s).
WARNING: [IP_Flow 19-3571] IP 'Transmit_Chain_fft_config_0_2' is restricted:
* Detected changes to module reference file(s).
create_bd_cell: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1865.871 ; gain = 4.438
WARNING: [IP_Flow 19-3571] IP 'Transmit_Chain_mux_0_3' is restricted:
* Detected changes to module reference file(s).
WARNING: [IP_Flow 19-3571] IP 'Transmit_Chain_playback_ctrl_0_3' is restricted:
* Detected changes to module reference file(s).
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/coe_samples.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/coe_samples.coe'
WARNING: [IP_Flow 19-3571] IP 'Transmit_Chain_real_time_sampler_0_1' is restricted:
* Detected changes to module reference file(s).
WARNING: [IP_Flow 19-3571] IP 'Transmit_Chain_tlast_gen_0_2' is restricted:
* Detected changes to module reference file(s).
WARNING: [BD 5-235] No pins matched 'get_bd_pins tlast_gen_0/dl_en'
WARNING: [BD 5-235] No pins matched 'get_bd_pins tlast_gen_0/symbols'
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_BRAM_AXI' at <0x0000_0000 [ 4K ]>.
WARNING: [BD 41-2180] Resetting the memory initialization file of </playback_mem> to default.
INFO: [xilinx.com:ip:xfft:9.1-913] /ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /playback_mem/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /playback_mem/BRAM_PORTB(OTHER) and /playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1892.098 ; gain = 0.000
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
regenerate_bd_layout
upgrade_bd_cells [get_bd_cells Transmit_Chain_0]
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Transmit_Chain_inst_0_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Transmit_Chain_inst_0_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ui/bd_45f22364.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'Transmit_Chain.bd' of Block Design Container </Transmit_Chain_0>
upgrade_bd_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1970.180 ; gain = 68.566
update_module_reference Transmit_Chain_conj_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd'
INFO: [IP_Flow 19-3420] Updated Transmit_Chain_conj_0_2 to use current project options
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
update_module_reference Transmit_Chain_fft_config_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd'
INFO: [IP_Flow 19-3420] Updated Transmit_Chain_fft_config_0_2 to use current project options
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
update_module_reference Transmit_Chain_mux_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd'
INFO: [IP_Flow 19-3420] Updated Transmit_Chain_mux_0_3 to use current project options
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
update_module_reference Transmit_Chain_playback_ctrl_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd'
INFO: [IP_Flow 19-3420] Updated Transmit_Chain_playback_ctrl_0_3 to use current project options
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
update_module_reference Transmit_Chain_real_time_sampler_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd'
INFO: [IP_Flow 19-3420] Updated Transmit_Chain_real_time_sampler_0_1 to use current project options
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
update_module_reference Transmit_Chain_tlast_gen_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd'
INFO: [IP_Flow 19-3420] Updated Transmit_Chain_tlast_gen_0_2 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dl_en'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'symbols'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Transmit_Chain_tlast_gen_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Transmit_Chain_tlast_gen_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
upgrade_bd_cells [get_bd_cells Transmit_Chain_0]
INFO: [BD 41-1794] Referenced block design(Transmit_Chain.bd) is not validated, the design will be opening in background if not open and then validating...
INFO: [xilinx.com:ip:xfft:9.1-913] /ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /playback_mem/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /playback_mem/BRAM_PORTB(OTHER) and /playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/tlast_gen_0/symbols
/tlast_gen_0/dl_en

Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Transmit_Chain_inst_0_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Transmit_Chain_inst_0_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ui/bd_45f22364.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'Transmit_Chain.bd' of Block Design Container </Transmit_Chain_0>
upgrade_bd_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2002.238 ; gain = 16.609
create_bd_design "PS_Zynq"
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
current_bd_design [get_bd_designs Radio_Top_Pynq]
update_compile_order -fileset sources_1
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
current_bd_design [get_bd_designs PS_Zynq]
current_bd_design Radio_Top_Pynq
set tmpCopyObjs [concat  [get_bd_cells {processing_system7_0}]]
current_bd_design PS_Zynq
copy_bd_objs -from_design Radio_Top_Pynq / $tmpCopyObjs
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
current_bd_design [get_bd_designs Radio_Top_Pynq]
current_bd_design [get_bd_designs PS_Zynq]
current_bd_design Radio_Top_Pynq
set tmpCopyObjs [concat  [get_bd_cells {proc_sys_reset_0}]]
current_bd_design PS_Zynq
copy_bd_objs -from_design Radio_Top_Pynq / $tmpCopyObjs
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {5}] [get_bd_cells smartconnect_0]
set_property location {1 152 37} [get_bd_cells smartconnect_0]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {5} CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins smartconnect_0/S00_AXI]
current_bd_design [get_bd_designs Radio_Top_Pynq]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
startgroup
current_bd_design [get_bd_designs PS_Zynq]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
set_property location {1 171 84} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_RESET0_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
set_property name clk_100M [get_bd_ports FCLK_CLK0_0]
set_property CONFIG.ASSOCIATED_RESET {FCLK_RESET0_N_0} [get_bd_ports /clk_100M]
set_property name aclk_100M [get_bd_ports clk_100M]
set_property name aresetn_100M [get_bd_ports FCLK_RESET0_N_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins smartconnect_0/M00_AXI]
endgroup
set_property name M_AXI_DMA [get_bd_intf_ports M00_AXI_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_interconnect_0/S01_AXI]
endgroup
set_property name S00_AXI_DMA [get_bd_intf_ports S00_AXI_0]
set_property name S01_AXI_DMA [get_bd_intf_ports S01_AXI_0]
current_bd_design [get_bd_designs Radio_Top_Pynq]
delete_bd_objs [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets S01_AXI_1] [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_cells axi_gpio_0]
current_bd_design [get_bd_designs PS_Zynq]
save_bd_design
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {10} CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {40} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_EN_CLK2_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
set_property name proc_sys_reset_100 [get_bd_cells proc_sys_reset_0]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_100}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
copy_bd_objs /  [get_bd_cells {proc_sys_reset_100}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property name proc_sys_reset_10 [get_bd_cells proc_sys_reset_101]
set_property name proc_sys_reset_40 [get_bd_cells proc_sys_reset_102]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins proc_sys_reset_10/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_10/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
set_property name aclk_40M [get_bd_ports FCLK_CLK1_0]
set_property name aclk_10M [get_bd_ports aclk_40M]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK2]
endgroup
set_property name aclk_40M [get_bd_ports FCLK_CLK2_0]
set_property name aresetn [get_bd_ports aresetn_100M]
delete_bd_objs [get_bd_ports aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins proc_sys_reset_10/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins proc_sys_reset_40/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK2]
connect_bd_net [get_bd_pins proc_sys_reset_40/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_40/peripheral_aresetn]
endgroup
set_property name aresetn_40M [get_bd_ports peripheral_aresetn_0]
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_10/peripheral_aresetn]
endgroup
set_property name aresetn_10M [get_bd_ports peripheral_aresetn_0]
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
endgroup
set_property name aresetn_100M [get_bd_ports peripheral_aresetn_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins smartconnect_0/M01_AXI]
endgroup
set_property name M_AXI_BRAM [get_bd_intf_ports M01_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
save_bd_design
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
assign_bd_address
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/S00_AXI_DMA' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/S01_AXI_DMA' at <0x0000_0000 [ 512M ]>.
Slave segment '/M_AXI_BRAM/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/M_AXI_DMA/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/smartconnect_0/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/smartconnect_0/M03_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_gpio_0/s_axi_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/smartconnect_0/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/smartconnect_0/M03_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-2559] AXI interface port /M_AXI_DMA is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /processing_system7_0/FCLK_CLK0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /S00_AXI_DMA is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /processing_system7_0/FCLK_CLK0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /S01_AXI_DMA is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /processing_system7_0/FCLK_CLK0 external and associate the interface port to it.
CRITICAL WARNING: [BD 41-2559] AXI interface port /M_AXI_BRAM is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /processing_system7_0/FCLK_CLK0 external and associate the interface port to it.
WARNING: [BD 41-2121] Port aclk_100M associated reset port FCLK_RESET0_N_0 does not exist
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: The device(s) attached to /M00_AXI do not share a common clock domain with this smartconnect instance. Modify the clock domain values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /M00_AXI to prevent further clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: The device(s) attached to /M01_AXI do not share a common clock domain with this smartconnect instance. Modify the clock domain values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /M01_AXI to prevent further clock DRC violations.
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: SmartConnect PS_Zynq_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA:M_AXI_BRAM} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_RESET {aresetn_10M} [get_bd_ports /aclk_10M]
set_property CONFIG.ASSOCIATED_RESET {aresetn_40M} [get_bd_ports /aclk_40M]
set_property CONFIG.ASSOCIATED_RESET {aresetn_100M} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA:M_AXI_BRAM:S00_AXI_DMA} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA:M_AXI_BRAM:S00_AXI_DMA:S01_AXI_DMA} [get_bd_ports /aclk_100M]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/smartconnect_0/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/smartconnect_0/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: SmartConnect PS_Zynq_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
current_bd_design [get_bd_designs Radio_Top_Pynq]
create_bd_cell -type container -reference PS_Zynq PS_Zynq_0
INFO: [BD 41-2259] Block design 'PS_Zynq.bd' contains one or more Processing Systems. It is not recommended that you have more than one instance of such blocks in your design.
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/S00_AXI_DMA' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/S01_AXI_DMA' at <0x0000_0000 [ 512M ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/M_AXI_BRAM/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/M_AXI_DMA/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_inst_0_smartconnect_0_0: SmartConnect PS_Zynq_inst_0_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.055 ; gain = 93.734
set_property location {2 829 565} [get_bd_cells PS_Zynq_0]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/S00_AXI_DMA] [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/S01_AXI_DMA] [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/M_AXI_DMA] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_net [get_bd_pins PS_Zynq_0/aclk_100M] [get_bd_pins Transmit_Chain_0/aclk] -boundary_type upper
connect_bd_net [get_bd_pins PS_Zynq_0/aresetn_100M] [get_bd_pins Transmit_Chain_0/aresetn] -boundary_type upper
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/M_AXI_BRAM] [get_bd_intf_pins Transmit_Chain_0/S_BRAM_AXI]
assign_bd_address
Slave segment '/PS_Zynq_0/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
Slave segment '/PS_Zynq_0/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/PS_Zynq_0/processing_system7_0/Data' to master interface '/PS_Zynq_0/smartconnect_0/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/PS_Zynq_0/processing_system7_0/Data' to master interface '/PS_Zynq_0/smartconnect_0/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_inst_0_smartconnect_0_0: SmartConnect PS_Zynq_inst_0_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTA(OTHER) and /Transmit_Chain_0/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTB(OTHER) and /Transmit_Chain_0/playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_1/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}) and /Transmit_Chain_0/M_AXIS(undef)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2651.211 ; gain = 86.156
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS_Zynq_0/DDR] [get_bd_intf_pins PS_Zynq_0/FIXED_IO]
endgroup
regenerate_bd_layout
current_bd_design [get_bd_designs PS_Zynq]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M03_AXI] [get_bd_intf_pins axi_gpio_1/S_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M04_AXI] [get_bd_intf_pins axi_gpio_2/S_AXI]
connect_bd_net [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_gpio_2/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_2/s_axi_aresetn] [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
assign_bd_address
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4122_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: SmartConnect PS_Zynq_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
INFO: [BD 41-2259] Block design 'PS_Zynq.bd' contains one or more Processing Systems. It is not recommended that you have more than one instance of such blocks in your design.
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'PS_Zynq.bd' of Block Design Container </PS_Zynq_0>
upgrade_bd_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.371 ; gain = 6.633
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property range 4K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property range 16K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property offset 0x40000000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property offset 0x40000100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property offset 0x40000200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010300 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x40020000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40010000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
current_bd_design [get_bd_designs PS_Zynq]
ipx::open_ipxact_file {C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\ip_repo\delimiter_1.0\component.xml}
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo/delimiter_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo/delimiter_1.0'.
ipx::unload_core c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo/delimiter_1.0/component.xml
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:delimiter:1.0 delimiter_0
endgroup
set_property -dict [list CONFIG.IN0_WIDTH {32} CONFIG.OUT0_WIDTH {27} CONFIG.OUT1_WIDTH {5}] [get_bd_cells delimiter_0]
set_property location {5.5 1839 297} [get_bd_cells delimiter_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins delimiter_0/IN0]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_o> is being overridden by the user with net <axi_gpio_0_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
make_bd_pins_external  [get_bd_pins delimiter_0/OUT0]
endgroup
set_property name fs_cycles [get_bd_ports OUT0_0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_0/OUT1]
endgroup
set_property name nfft [get_bd_ports OUT1_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:delimiter:1.0 delimiter_1
endgroup
set_property location {6 1904 538} [get_bd_cells delimiter_1]
set_property -dict [list CONFIG.IN0_WIDTH {32} CONFIG.NUM_OUTPUTS {3} CONFIG.OUT0_WIDTH {16} CONFIG.OUT1_WIDTH {12} CONFIG.OUT2_WIDTH {4}] [get_bd_cells delimiter_1]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins delimiter_1/IN0]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio2_io_o> is being overridden by the user with net <axi_gpio_0_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
startgroup
make_bd_pins_external  [get_bd_pins delimiter_1/OUT0]
endgroup
set_property name cp_len [get_bd_ports OUT0_0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_1/OUT1]
endgroup
set_property name nfft_scaled [get_bd_ports OUT1_0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_1/OUT2]
endgroup
set_property name symbols [get_bd_ports OUT2_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:delimiter:1.0 delimiter_2
endgroup
group_bd_cells gpio_regs [get_bd_cells axi_gpio_0] [get_bd_cells axi_gpio_1] [get_bd_cells delimiter_1] [get_bd_cells axi_gpio_2] [get_bd_cells delimiter_2] [get_bd_cells delimiter_0]
set_property -dict [list CONFIG.IN0_WIDTH {18} CONFIG.NUM_OUTPUTS {8} CONFIG.OUT0_WIDTH {1} CONFIG.OUT2_WIDTH {1} CONFIG.OUT3_WIDTH {5} CONFIG.OUT4_WIDTH {1} CONFIG.OUT5_WIDTH {1} CONFIG.OUT6_WIDTH {7} CONFIG.OUT7_WIDTH {1}] [get_bd_cells gpio_regs/delimiter_2]
set_property location {2.5 690 222} [get_bd_cells gpio_regs/delimiter_2]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {18}] [get_bd_cells gpio_regs/axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins gpio_regs/axi_gpio_1/gpio_io_o] [get_bd_pins gpio_regs/delimiter_2/IN0]
WARNING: [BD 41-1306] The connection to interface pin </gpio_regs/axi_gpio_1/gpio_io_o> is being overridden by the user with net <axi_gpio_1_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT0]
endgroup
set_property name fft_inv [get_bd_pins gpio_regs/OUT0_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT1]
endgroup
set_property name negative_freq [get_bd_pins gpio_regs/OUT1_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT2]
endgroup
set_property name continuous [get_bd_pins gpio_regs/OUT2_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT3]
endgroup
delete_bd_objs [get_bd_nets gpio_regs_OUT3_0] [get_bd_nets gpio_regs/delimiter_2_OUT3] [get_bd_pins gpio_regs/OUT3_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT4]
endgroup
set_property name dl_en [get_bd_pins gpio_regs/OUT4_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT5]
endgroup
set_property name playback_en [get_bd_pins gpio_regs/OUT5_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT7]
endgroup
set_property name fft_config_en [get_bd_pins gpio_regs/OUT7_0]
regenerate_bd_layout -hierarchy [get_bd_cells gpio_regs]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: SmartConnect PS_Zynq_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_3eb0c51.ui> 
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_3eb0c51.ui> 
INFO: [BD 41-2259] Block design 'PS_Zynq.bd' contains one or more Processing Systems. It is not recommended that you have more than one instance of such blocks in your design.
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_6081837.ui> 
WARNING: [BD 41-2407] Upgrade has caused the mapping of Slave Segment </PS_Zynq_0/axi_gpio_0/S_AXI/Reg> into Address Space </PS_Zynq_0/processing_system7_0/Data> to be deleted. They were previously mapped at <0x4001_0000 [ 128 ]>.
WARNING: [BD 41-2407] Upgrade has caused the mapping of Slave Segment </PS_Zynq_0/axi_gpio_1/S_AXI/Reg> into Address Space </PS_Zynq_0/processing_system7_0/Data> to be deleted. They were previously mapped at <0x4001_0100 [ 128 ]>.
WARNING: [BD 41-2407] Upgrade has caused the mapping of Slave Segment </PS_Zynq_0/axi_gpio_2/S_AXI/Reg> into Address Space </PS_Zynq_0/processing_system7_0/Data> to be deleted. They were previously mapped at <0x4001_0200 [ 128 ]>.
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
INFO: [BD 41-2537] Upgraded Block Design source 'PS_Zynq.bd' of Block Design Container </PS_Zynq_0>
upgrade_bd_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.363 ; gain = 93.844
current_bd_design [get_bd_designs PS_Zynq]
set_property location {4.5 1788 228} [get_bd_cells gpio_regs]
set_property name fft_inv [get_bd_ports OUT0_0]
set_property name negative_freq [get_bd_ports OUT1_0]
set_property name dl_en [get_bd_ports OUT4_0]
set_property name fft_config_en [get_bd_ports OUT7_0]
set_property name playback_en [get_bd_ports OUT5_0]
set_property name continuous [get_bd_ports OUT2_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports OUT3_0]
save_bd_design
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_3eb0c51.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: SmartConnect PS_Zynq_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_3eb0c51.ui> 
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_3eb0c51.ui> 
INFO: [BD 41-2259] Block design 'PS_Zynq.bd' contains one or more Processing Systems. It is not recommended that you have more than one instance of such blocks in your design.
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_6081837.ui> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
INFO: [BD 41-2537] Upgraded Block Design source 'PS_Zynq.bd' of Block Design Container </PS_Zynq_0>
upgrade_bd_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.703 ; gain = 24.172
set_property location {4.5 1556 119} [get_bd_cells Transmit_Chain_0]
connect_bd_net [get_bd_pins Transmit_Chain_0/config_start_0] [get_bd_pins PS_Zynq_0/fft_config_en] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/continuous_0] [get_bd_pins PS_Zynq_0/continuous] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/cp_len_0] [get_bd_pins PS_Zynq_0/cp_len] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/dl_en_0] [get_bd_pins PS_Zynq_0/dl_en] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/fs_cycles_0] [get_bd_pins PS_Zynq_0/fs_cycles] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/i_negative_freq_0] [get_bd_pins PS_Zynq_0/negative_freq] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/inv_0] [get_bd_pins PS_Zynq_0/fft_inv] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/nfft_0] [get_bd_pins PS_Zynq_0/nfft] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/nfft_scaled_0] [get_bd_pins PS_Zynq_0/nfft_scaled] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/playback_en] [get_bd_pins PS_Zynq_0/playback_en] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/symbols_0] [get_bd_pins PS_Zynq_0/symbols] -boundary_type upper
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_inst_0_smartconnect_0_0: SmartConnect PS_Zynq_inst_0_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTA(OTHER) and /Transmit_Chain_0/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTB(OTHER) and /Transmit_Chain_0/playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_1/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}) and /Transmit_Chain_0/M_AXIS(undef)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.703 ; gain = 0.000
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
save_bd_design
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
export_ip_user_files -of_objects  [get_files C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
file delete -force C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd] -top
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_inst_0_smartconnect_0_0: SmartConnect PS_Zynq_inst_0_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTA(OTHER) and /Transmit_Chain_0/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTB(OTHER) and /Transmit_Chain_0/playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_1/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}) and /Transmit_Chain_0/M_AXIS(undef)
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/sim/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3161.148 ; gain = 215.648
add_files -norecurse c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
update_compile_order -fileset sources_1
set_property top Radio_Top_Pynq_wrapper [current_fileset]
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
~$ps_regs.xlsx
DAC_Chain_bd.tcl
NA
ps_regs.xlsx
radio_top_bd.tcl
Radio_Top_Pynq_bd.tcl
Transmit_Chain_bd.tcl
write_bd_tcl -force -no_ip_version ./Radio_Top_Pynq_bd.tcl
INFO: [BD 5-148] Tcl file written out <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/bd/Radio_Top_Pynq_bd.tcl>.

current_bd_design [get_bd_designs PS_Zynq]
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
~$ps_regs.xlsx
DAC_Chain_bd.tcl
NA
ps_regs.xlsx
radio_top_bd.tcl
Radio_Top_Pynq_bd.tcl
Transmit_Chain_bd.tcl
write_bd_tcl -force -no_ip_version ./PS_Zynq_Pynq_bd.tcl
INFO: [BD 5-148] Tcl file written out <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/bd/PS_Zynq_Pynq_bd.tcl>.

update_compile_order -fileset sources_1
current_bd_design [get_bd_designs Radio_Top_Pynq]
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'Radio_Top_Pynq.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/sim/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0_ooc.xdc'
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/hw_handoff/Radio_Top_Pynq_system_ila_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/synth/Radio_Top_Pynq_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_DMA .
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
INFO: [BD 41-1662] The design 'Transmit_Chain_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/tlast_gen_0/symbols
/tlast_gen_0/dl_en

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/sim/Transmit_Chain_inst_0.v
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hdl/Transmit_Chain_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ifft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block playback_mem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conj_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_config_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block playback_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block real_time_sampler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_gen_0 .
Exporting to file C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hw_handoff/Transmit_Chain_inst_0.hwh
Generated Hardware Definition File C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.hwdef
INFO: [BD 41-1662] The design 'PS_Zynq_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/sim/PS_Zynq_inst_0.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hdl/PS_Zynq_inst_0_wrapper.v
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_100 .
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/hw_handoff/PS_Zynq_inst_0_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/synth/PS_Zynq_inst_0_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_40 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/delimiter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/delimiter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/delimiter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hw_handoff/PS_Zynq_inst_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.hwdef
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hw_handoff/Radio_Top_Pynq.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.hwdef
[Sun Feb 26 20:53:08 2023] Launched Radio_Top_Pynq_axis_data_fifo_1_0_synth_1, Radio_Top_Pynq_system_ila_0_0_synth_1, Radio_Top_Pynq_axi_dma_0_0_synth_1, PS_Zynq_inst_0_proc_sys_reset_100_0_synth_1, PS_Zynq_inst_0_smartconnect_0_0_synth_1, PS_Zynq_inst_0_proc_sys_reset_40_0_synth_1, PS_Zynq_inst_0_processing_system7_0_0_synth_1, PS_Zynq_inst_0_xbar_0_synth_1, PS_Zynq_inst_0_proc_sys_reset_10_0_synth_1, Transmit_Chain_inst_0_fft_config_0_0_synth_1, Transmit_Chain_inst_0_mux_0_0_synth_1, Transmit_Chain_inst_0_playback_ctrl_0_0_synth_1, Transmit_Chain_inst_0_real_time_sampler_0_0_synth_1, Transmit_Chain_inst_0_tlast_gen_0_0_synth_1, Transmit_Chain_inst_0_playback_mem_0_synth_1, Transmit_Chain_inst_0_conj_0_0_synth_1, Transmit_Chain_inst_0_axis_data_fifo_1_0_synth_1, Transmit_Chain_inst_0_ifft_0_synth_1, Transmit_Chain_inst_0_axi_bram_ctrl_0_0_synth_1, Transmit_Chain_inst_0_axis_data_fifo_0_0_synth_1, PS_Zynq_inst_0_auto_us_1_synth_1, PS_Zynq_inst_0_auto_pc_0_synth_1, PS_Zynq_inst_0_auto_us_0_synth_1, PS_Zynq_inst_0_delimiter_2_0_synth_1, PS_Zynq_inst_0_delimiter_0_0_synth_1, PS_Zynq_inst_0_axi_gpio_2_0_synth_1, PS_Zynq_inst_0_axi_gpio_0_0_synth_1, PS_Zynq_inst_0_delimiter_1_0_synth_1, PS_Zynq_inst_0_axi_gpio_1_0_synth_1, synth_1...
Run output will be captured here:
Radio_Top_Pynq_axis_data_fifo_1_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Radio_Top_Pynq_axis_data_fifo_1_0_synth_1/runme.log
Radio_Top_Pynq_system_ila_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Radio_Top_Pynq_system_ila_0_0_synth_1/runme.log
Radio_Top_Pynq_axi_dma_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Radio_Top_Pynq_axi_dma_0_0_synth_1/runme.log
PS_Zynq_inst_0_proc_sys_reset_100_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_proc_sys_reset_100_0_synth_1/runme.log
PS_Zynq_inst_0_smartconnect_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_smartconnect_0_0_synth_1/runme.log
PS_Zynq_inst_0_proc_sys_reset_40_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_proc_sys_reset_40_0_synth_1/runme.log
PS_Zynq_inst_0_processing_system7_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_processing_system7_0_0_synth_1/runme.log
PS_Zynq_inst_0_xbar_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_xbar_0_synth_1/runme.log
PS_Zynq_inst_0_proc_sys_reset_10_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_proc_sys_reset_10_0_synth_1/runme.log
Transmit_Chain_inst_0_fft_config_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_fft_config_0_0_synth_1/runme.log
Transmit_Chain_inst_0_mux_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_mux_0_0_synth_1/runme.log
Transmit_Chain_inst_0_playback_ctrl_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_playback_ctrl_0_0_synth_1/runme.log
Transmit_Chain_inst_0_real_time_sampler_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_real_time_sampler_0_0_synth_1/runme.log
Transmit_Chain_inst_0_tlast_gen_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_tlast_gen_0_0_synth_1/runme.log
Transmit_Chain_inst_0_playback_mem_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_playback_mem_0_synth_1/runme.log
Transmit_Chain_inst_0_conj_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_conj_0_0_synth_1/runme.log
Transmit_Chain_inst_0_axis_data_fifo_1_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_axis_data_fifo_1_0_synth_1/runme.log
Transmit_Chain_inst_0_ifft_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_ifft_0_synth_1/runme.log
Transmit_Chain_inst_0_axi_bram_ctrl_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_axi_bram_ctrl_0_0_synth_1/runme.log
Transmit_Chain_inst_0_axis_data_fifo_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_axis_data_fifo_0_0_synth_1/runme.log
PS_Zynq_inst_0_auto_us_1_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_auto_us_1_synth_1/runme.log
PS_Zynq_inst_0_auto_pc_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_auto_pc_0_synth_1/runme.log
PS_Zynq_inst_0_auto_us_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_auto_us_0_synth_1/runme.log
PS_Zynq_inst_0_delimiter_2_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_delimiter_2_0_synth_1/runme.log
PS_Zynq_inst_0_delimiter_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_delimiter_0_0_synth_1/runme.log
PS_Zynq_inst_0_axi_gpio_2_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_axi_gpio_2_0_synth_1/runme.log
PS_Zynq_inst_0_axi_gpio_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_axi_gpio_0_0_synth_1/runme.log
PS_Zynq_inst_0_delimiter_1_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_delimiter_1_0_synth_1/runme.log
PS_Zynq_inst_0_axi_gpio_1_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_axi_gpio_1_0_synth_1/runme.log
synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/runme.log
[Sun Feb 26 20:53:08 2023] Launched impl_1...
Run output will be captured here: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3292.859 ; gain = 106.922
current_bd_design [get_bd_designs Transmit_Chain]
reset_run synth_1
reset_run PS_Zynq_inst_0_smartconnect_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_smartconnect_0_0_synth_1

reset_run Transmit_Chain_inst_0_ifft_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_ifft_0_synth_1

startgroup
delete_bd_objs [get_bd_intf_nets mux_0_m_axis] [get_bd_intf_nets axis_data_fifo_1_M_AXIS] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets conj_0_m_axis] [get_bd_intf_nets ifft_M_AXIS_DATA] [get_bd_intf_nets playback_ctrl_0_M_AXIS] [get_bd_intf_nets playback_ctrl_0_BRAM_PORT] [get_bd_intf_nets S_AXIS_1] [get_bd_intf_nets tlast_gen_0_m_axis] [get_bd_intf_nets real_time_sampler_0_m_axis] [get_bd_intf_nets fft_config_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets S_BRAM_AXI_1]
delete_bd_objs [get_bd_nets s_axi_aresetn_0_1] [get_bd_nets symbols_0_1] [get_bd_nets nfft_scaled_0_1] [get_bd_nets nfft_0_1] [get_bd_nets continuous_0_1] [get_bd_nets dl_en_0_1] [get_bd_nets s_axi_aclk_0_1] [get_bd_nets i_select_0_1] [get_bd_nets i_negative_freq_0_1] [get_bd_nets fs_cycles_0_1] [get_bd_nets cp_len_0_1] [get_bd_nets config_start_0_1] [get_bd_nets inv_0_1]
delete_bd_objs [get_bd_ports aclk] [get_bd_ports playback_en] [get_bd_ports config_start_0] [get_bd_ports dl_en_0] [get_bd_ports continuous_0] [get_bd_ports aresetn] [get_bd_ports inv_0] [get_bd_ports i_negative_freq_0] [get_bd_ports symbols_0] [get_bd_ports cp_len_0] [get_bd_ports nfft_scaled_0] [get_bd_ports fs_cycles_0] [get_bd_ports nfft_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0] [get_bd_cells tlast_gen_0] [get_bd_cells axis_data_fifo_0] [get_bd_cells axis_data_fifo_1] [get_bd_cells mux_0] [get_bd_cells playback_mem] [get_bd_cells fft_config_0] [get_bd_cells ifft] [get_bd_cells conj_0] [get_bd_cells playback_ctrl_0] [get_bd_cells real_time_sampler_0]
delete_bd_objs [get_bd_intf_ports M_AXIS] [get_bd_intf_ports S_BRAM_AXI] [get_bd_intf_ports S_AXIS]
endgroup
source ./Transmit_Chain_bd.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2022.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    common::send_gid_msg -ssname BD::TCL -id 2040 -severity "WARNING" "This script was generated using Vivado <$scripts_vivado_version> without IP versions in the create_bd_cell commands, but is now being run in <$current_vivado_version> of Vivado. There may have been major IP version changes between Vivado <$scripts_vivado_version> and <$current_vivado_version>, which could impact the parameter settings of the IPs."
# 
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z010clg400-1
# }
# variable design_name
# set design_name Transmit_Chain
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2002] Constructing design in IPI design <Transmit_Chain>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "Transmit_Chain".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:ip:axi_bram_ctrl:*\
# xilinx.com:ip:axis_data_fifo:*\
# xilinx.com:ip:xfft:*\
# xilinx.com:ip:blk_mem_gen:*\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_bram_ctrl:* xilinx.com:ip:axis_data_fifo:* xilinx.com:ip:xfft:* xilinx.com:ip:blk_mem_gen:*  .
# set bCheckModules 1
# if { $bCheckModules == 1 } {
#    set list_check_mods "\ 
# conj\
# fft_config\
# mux\
# playback_ctrl\
# real_time_sampler\
# tlast_gen\
# "
# 
#    set list_mods_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
conj fft_config mux playback_ctrl real_time_sampler tlast_gen  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set M_AXIS [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS ]
# 
#   set S_AXIS [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS ]
#   set_property -dict [ list \
#    CONFIG.HAS_TKEEP {0} \
#    CONFIG.HAS_TLAST {1} \
#    CONFIG.HAS_TREADY {1} \
#    CONFIG.HAS_TSTRB {0} \
#    CONFIG.LAYERED_METADATA {undef} \
#    CONFIG.TDATA_NUM_BYTES {4} \
#    CONFIG.TDEST_WIDTH {0} \
#    CONFIG.TID_WIDTH {0} \
#    CONFIG.TUSER_WIDTH {0} \
#    ] $S_AXIS
# 
#   set S_BRAM_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_BRAM_AXI ]
#   set_property -dict [ list \
#    CONFIG.ADDR_WIDTH {12} \
#    CONFIG.ARUSER_WIDTH {0} \
#    CONFIG.AWUSER_WIDTH {0} \
#    CONFIG.BUSER_WIDTH {0} \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.HAS_BRESP {1} \
#    CONFIG.HAS_BURST {1} \
#    CONFIG.HAS_CACHE {1} \
#    CONFIG.HAS_LOCK {1} \
#    CONFIG.HAS_PROT {1} \
#    CONFIG.HAS_QOS {0} \
#    CONFIG.HAS_REGION {0} \
#    CONFIG.HAS_RRESP {1} \
#    CONFIG.HAS_WSTRB {1} \
#    CONFIG.ID_WIDTH {0} \
#    CONFIG.MAX_BURST_LENGTH {1} \
#    CONFIG.NUM_READ_OUTSTANDING {2} \
#    CONFIG.NUM_READ_THREADS {1} \
#    CONFIG.NUM_WRITE_OUTSTANDING {2} \
#    CONFIG.NUM_WRITE_THREADS {1} \
#    CONFIG.PROTOCOL {AXI4} \
#    CONFIG.READ_WRITE_MODE {READ_WRITE} \
#    CONFIG.RUSER_BITS_PER_BYTE {0} \
#    CONFIG.RUSER_WIDTH {0} \
#    CONFIG.SUPPORTS_NARROW_BURST {0} \
#    CONFIG.WUSER_BITS_PER_BYTE {0} \
#    CONFIG.WUSER_WIDTH {0} \
#    ] $S_BRAM_AXI
# 
# 
#   # Create ports
#   set aclk [ create_bd_port -dir I -type clk aclk ]
#   set_property -dict [ list \
#    CONFIG.ASSOCIATED_BUSIF {S_AXIS:M_AXIS:S_BRAM_AXI} \
#  ] $aclk
#   set aresetn [ create_bd_port -dir I -type rst aresetn ]
#   set config_start_0 [ create_bd_port -dir I config_start_0 ]
#   set continuous_0 [ create_bd_port -dir I continuous_0 ]
#   set cp_len_0 [ create_bd_port -dir I -from 15 -to 0 cp_len_0 ]
#   set dl_en_0 [ create_bd_port -dir I dl_en_0 ]
#   set fs_cycles_0 [ create_bd_port -dir I -from 26 -to 0 fs_cycles_0 ]
#   set i_negative_freq_0 [ create_bd_port -dir I i_negative_freq_0 ]
#   set inv_0 [ create_bd_port -dir I inv_0 ]
#   set nfft_0 [ create_bd_port -dir I -from 4 -to 0 nfft_0 ]
#   set nfft_scaled_0 [ create_bd_port -dir I -from 11 -to 0 nfft_scaled_0 ]
#   set playback_en [ create_bd_port -dir I playback_en ]
#   set symbols_0 [ create_bd_port -dir I -from 3 -to 0 symbols_0 ]
# 
#   # Create instance: axi_bram_ctrl_0, and set properties
#   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl axi_bram_ctrl_0 ]
#   set_property -dict [ list \
#    CONFIG.SINGLE_PORT_BRAM {1} \
#  ] $axi_bram_ctrl_0
# 
#   # Create instance: axis_data_fifo_0, and set properties
#   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_0 ]
#   set_property -dict [ list \
#    CONFIG.FIFO_DEPTH {16384} \
#    CONFIG.HAS_TLAST {1} \
#    CONFIG.TDATA_NUM_BYTES {4} \
#  ] $axis_data_fifo_0
# 
#   # Create instance: axis_data_fifo_1, and set properties
#   set axis_data_fifo_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_1 ]
#   set_property -dict [ list \
#    CONFIG.FIFO_DEPTH {512} \
#    CONFIG.FIFO_MODE {1} \
#    CONFIG.HAS_TLAST {1} \
#    CONFIG.TDATA_NUM_BYTES {4} \
#    CONFIG.TID_WIDTH {0} \
#    CONFIG.TUSER_WIDTH {0} \
#  ] $axis_data_fifo_1
# 
#   # Create instance: conj_0, and set properties
#   set block_name conj
#   set block_cell_name conj_0
#   if { [catch {set conj_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $conj_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   set_property -dict [ list \
#    CONFIG.LAYERED_METADATA {} \
#  ] [get_bd_intf_pins /conj_0/s_axis]
# 
#   # Create instance: fft_config_0, and set properties
#   set block_name fft_config
#   set block_cell_name fft_config_0
#   if { [catch {set fft_config_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $fft_config_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: ifft, and set properties
#   set ifft [ create_bd_cell -type ip -vlnv xilinx.com:ip:xfft ifft ]
#   set_property -dict [ list \
#    CONFIG.aresetn {true} \
#    CONFIG.cyclic_prefix_insertion {true} \
#    CONFIG.data_format {fixed_point} \
#    CONFIG.implementation_options {automatically_select} \
#    CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {5} \
#    CONFIG.output_ordering {natural_order} \
#    CONFIG.run_time_configurable_transform_length {true} \
#    CONFIG.scaling_options {scaled} \
#    CONFIG.target_clock_frequency {100} \
#    CONFIG.throttle_scheme {nonrealtime} \
#    CONFIG.transform_length {4096} \
#  ] $ifft
# 
#   # Create instance: mux_0, and set properties
#   set block_name mux
#   set block_cell_name mux_0
#   if { [catch {set mux_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $mux_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: playback_ctrl_0, and set properties
#   set block_name playback_ctrl
#   set block_cell_name playback_ctrl_0
#   if { [catch {set playback_ctrl_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $playback_ctrl_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: playback_mem, and set properties
#   set playback_mem [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen playback_mem ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {false} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.Coe_File {c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/coe_samples.coe} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Fill_Remaining_Memory_Locations {true} \
#    CONFIG.Load_Init_File {true} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Depth_A {4096} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $playback_mem
# 
#   # Create instance: real_time_sampler_0, and set properties
#   set block_name real_time_sampler
#   set block_cell_name real_time_sampler_0
#   if { [catch {set real_time_sampler_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $real_time_sampler_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: tlast_gen_0, and set properties
#   set block_name tlast_gen
#   set block_cell_name tlast_gen_0
#   if { [catch {set tlast_gen_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $tlast_gen_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create interface connections
#   connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_ports S_AXIS] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
#   connect_bd_intf_net -intf_net S_BRAM_AXI_1 [get_bd_intf_ports S_BRAM_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
#   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins playback_mem/BRAM_PORTA]
#   connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins real_time_sampler_0/s_axis]
#   connect_bd_intf_net -intf_net axis_data_fifo_1_M_AXIS [get_bd_intf_pins axis_data_fifo_1/M_AXIS] [get_bd_intf_pins tlast_gen_0/s_axis]
#   connect_bd_intf_net -intf_net conj_0_m_axis [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins conj_0/m_axis]
#   connect_bd_intf_net -intf_net fft_config_0_m_axis [get_bd_intf_pins fft_config_0/m_axis] [get_bd_intf_pins ifft/S_AXIS_CONFIG]
#   connect_bd_intf_net -intf_net ifft_M_AXIS_DATA [get_bd_intf_pins conj_0/s_axis] [get_bd_intf_pins ifft/M_AXIS_DATA]
#   connect_bd_intf_net -intf_net mux_0_m_axis [get_bd_intf_pins ifft/S_AXIS_DATA] [get_bd_intf_pins mux_0/m_axis]
#   connect_bd_intf_net -intf_net playback_ctrl_0_BRAM_PORT [get_bd_intf_pins playback_ctrl_0/BRAM_PORT] [get_bd_intf_pins playback_mem/BRAM_PORTB]
#   connect_bd_intf_net -intf_net playback_ctrl_0_M_AXIS [get_bd_intf_pins mux_0/s_axis1] [get_bd_intf_pins playback_ctrl_0/M_AXIS]
#   connect_bd_intf_net -intf_net real_time_sampler_0_m_axis [get_bd_intf_ports M_AXIS] [get_bd_intf_pins real_time_sampler_0/m_axis]
#   connect_bd_intf_net -intf_net tlast_gen_0_m_axis [get_bd_intf_pins mux_0/s_axis0] [get_bd_intf_pins tlast_gen_0/m_axis]
# 
#   # Create port connections
#   connect_bd_net -net config_start_0_1 [get_bd_ports config_start_0] [get_bd_pins fft_config_0/config_start]
#   connect_bd_net -net continuous_0_1 [get_bd_ports continuous_0] [get_bd_pins playback_ctrl_0/continuous]
#   connect_bd_net -net cp_len_0_1 [get_bd_ports cp_len_0] [get_bd_pins fft_config_0/cp_len]
#   connect_bd_net -net dl_en_0_1 [get_bd_ports dl_en_0] [get_bd_pins real_time_sampler_0/dl_en] [get_bd_pins tlast_gen_0/dl_en] [get_bd_pins tlast_gen_0/i_start]
#   connect_bd_net -net fs_cycles_0_1 [get_bd_ports fs_cycles_0] [get_bd_pins playback_ctrl_0/fs_cycles] [get_bd_pins real_time_sampler_0/fs_cycles]
#   connect_bd_net -net i_negative_freq_0_1 [get_bd_ports i_negative_freq_0] [get_bd_pins conj_0/i_negative_freq]
#   connect_bd_net -net i_select_0_1 [get_bd_ports playback_en] [get_bd_pins mux_0/i_select] [get_bd_pins playback_ctrl_0/playback_en]
#   connect_bd_net -net inv_0_1 [get_bd_ports inv_0] [get_bd_pins fft_config_0/inv]
#   connect_bd_net -net nfft_0_1 [get_bd_ports nfft_0] [get_bd_pins fft_config_0/nfft]
#   connect_bd_net -net nfft_scaled_0_1 [get_bd_ports nfft_scaled_0] [get_bd_pins playback_ctrl_0/nfft_scaled] [get_bd_pins tlast_gen_0/nfft_scaled]
#   connect_bd_net -net s_axi_aclk_0_1 [get_bd_ports aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins conj_0/axis_aclk] [get_bd_pins fft_config_0/axis_aclk] [get_bd_pins ifft/aclk] [get_bd_pins mux_0/axis_aclk] [get_bd_pins playback_ctrl_0/axis_aclk] [get_bd_pins real_time_sampler_0/axis_aclk] [get_bd_pins tlast_gen_0/axis_aclk]
#   connect_bd_net -net s_axi_aresetn_0_1 [get_bd_ports aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins conj_0/axis_aresetn] [get_bd_pins fft_config_0/axis_aresetn] [get_bd_pins ifft/aresetn] [get_bd_pins mux_0/axis_aresetn] [get_bd_pins playback_ctrl_0/axis_aresetn] [get_bd_pins real_time_sampler_0/axis_aresetn] [get_bd_pins tlast_gen_0/axis_aresetn]
#   connect_bd_net -net symbols_0_1 [get_bd_ports symbols_0] [get_bd_pins playback_ctrl_0/symbols] [get_bd_pins tlast_gen_0/symbols]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces S_BRAM_AXI] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Transmit_Chain_axi_bram_ctrl_0_4: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Transmit_Chain_axi_bram_ctrl_0_4: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
create_bd_cell: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3397.316 ; gain = 0.000
create_bd_cell: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3397.316 ; gain = 0.000
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3425.863 ; gain = 28.547
create_bd_cell: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3425.863 ; gain = 0.000
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/coe_samples.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/coe_samples.coe'
create_bd_cell: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3425.863 ; gain = 0.000
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3446.789 ; gain = 20.926
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_BRAM_AXI' at <0x0000_0000 [ 4K ]>.
WARNING: [BD 41-2180] Resetting the memory initialization file of </playback_mem> to default.
INFO: [xilinx.com:ip:xfft:9.1-913] /ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /playback_mem/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /playback_mem/BRAM_PORTB(OTHER) and /playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3446.789 ; gain = 0.000
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Transmit_Chain\Transmit_Chain.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
regenerate_bd_layout
upgrade_bd_cells [get_bd_cells Transmit_Chain_0]
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/ui/bd_49a70392.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Transmit_Chain_inst_0_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Transmit_Chain_inst_0_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/ui/bd_45f22364.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'Transmit_Chain.bd' of Block Design Container </Transmit_Chain_0>
upgrade_bd_cells: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3447.023 ; gain = 0.000
save_bd_design
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 21:21:42 2023...
