Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: kernel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "kernel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "kernel"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : kernel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd" into library work
Parsing entity <FlipFlop>.
Parsing architecture <Behavioral> of entity <flipflop>.
Parsing VHDL file "/home/student/workspace_Xilinx/lena1/kernel.vhd" into library work
Parsing entity <kernel>.
Parsing architecture <Behavioral> of entity <kernel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <kernel> (architecture <Behavioral>) from library <work>.

Elaborating entity <FlipFlop> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/student/workspace_Xilinx/lena1/kernel.vhd" Line 185: add123456789 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <kernel>.
    Related source file is "/home/student/workspace_Xilinx/lena1/kernel.vhd".
    Found 13-bit register for signal <c2>.
    Found 13-bit register for signal <c3>.
    Found 13-bit register for signal <c4>.
    Found 13-bit register for signal <c5>.
    Found 13-bit register for signal <c6>.
    Found 13-bit register for signal <c7>.
    Found 13-bit register for signal <c8>.
    Found 13-bit register for signal <c9>.
    Found 14-bit register for signal <add12>.
    Found 14-bit register for signal <add34>.
    Found 14-bit register for signal <add56>.
    Found 14-bit register for signal <add78>.
    Found 15-bit register for signal <add1234>.
    Found 15-bit register for signal <add5678>.
    Found 16-bit register for signal <add12345678>.
    Found 17-bit register for signal <add123456789>.
    Found 13-bit register for signal <c1>.
    Found 14-bit adder for signal <cc1[12]_cc2[12]_add_9_OUT> created at line 168.
    Found 14-bit adder for signal <cc3[12]_cc4[12]_add_10_OUT> created at line 169.
    Found 14-bit adder for signal <cc5[12]_cc6[12]_add_11_OUT> created at line 170.
    Found 14-bit adder for signal <cc7[12]_cc8[12]_add_12_OUT> created at line 171.
    Found 15-bit adder for signal <add12[13]_add34[13]_add_13_OUT> created at line 173.
    Found 15-bit adder for signal <add56[13]_add78[13]_add_14_OUT> created at line 174.
    Found 16-bit adder for signal <add1234[14]_add5678[14]_add_15_OUT> created at line 176.
    Found 17-bit adder for signal <add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT> created at line 178.
    Found 17-bit adder for signal <absRes> created at line 185.
    Found 4x9-bit multiplier for signal <m1[3]_GND_4_o_MuLt_0_OUT> created at line 158.
    Found 4x9-bit multiplier for signal <m2[3]_GND_4_o_MuLt_1_OUT> created at line 159.
    Found 4x9-bit multiplier for signal <m3[3]_GND_4_o_MuLt_2_OUT> created at line 160.
    Found 4x9-bit multiplier for signal <m4[3]_GND_4_o_MuLt_3_OUT> created at line 161.
    Found 4x9-bit multiplier for signal <m5[3]_GND_4_o_MuLt_4_OUT> created at line 162.
    Found 4x9-bit multiplier for signal <m6[3]_GND_4_o_MuLt_5_OUT> created at line 163.
    Found 4x9-bit multiplier for signal <m7[3]_GND_4_o_MuLt_6_OUT> created at line 164.
    Found 4x9-bit multiplier for signal <m8[3]_GND_4_o_MuLt_7_OUT> created at line 165.
    Found 4x9-bit multiplier for signal <m9[3]_GND_4_o_MuLt_8_OUT> created at line 166.
    Summary:
	inferred   9 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <kernel> synthesized.

Synthesizing Unit <FlipFlop>.
    Related source file is "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd".
        Bus_Width = 13
    Found 13-bit register for signal <temp>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FlipFlop> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 9x4-bit multiplier                                    : 9
# Adders/Subtractors                                   : 9
 14-bit adder                                          : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 17-bit adder                                          : 2
# Registers                                            : 29
 13-bit register                                       : 21
 14-bit register                                       : 4
 15-bit register                                       : 2
 16-bit register                                       : 1
 17-bit register                                       : 1
# Multiplexers                                         : 13
 13-bit 2-to-1 multiplexer                             : 12
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <kernel>.
	Found pipelined multiplier on signal <m1[3]_GND_4_o_MuLt_0_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m2[3]_GND_4_o_MuLt_1_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m3[3]_GND_4_o_MuLt_2_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m4[3]_GND_4_o_MuLt_3_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m5[3]_GND_4_o_MuLt_4_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m6[3]_GND_4_o_MuLt_5_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m7[3]_GND_4_o_MuLt_6_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m8[3]_GND_4_o_MuLt_7_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m9[3]_GND_4_o_MuLt_8_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <kernel> synthesized (advanced).
WARNING:Xst:2677 - Node <add123456789_11> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_12> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_13> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_14> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_15> of sequential type is unconnected in block <kernel>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 9x4-bit registered multiplier                         : 9
# Adders/Subtractors                                   : 9
 11-bit adder                                          : 1
 14-bit adder                                          : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 17-bit adder                                          : 1
# Registers                                            : 270
 Flip-Flops                                            : 270
# Multiplexers                                         : 13
 13-bit 2-to-1 multiplexer                             : 12
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <kernel> ...

Optimizing unit <FlipFlop> ...
INFO:Xst:2261 - The FF/Latch <Mmult_m8[3]_GND_4_o_MuLt_7_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m8[3]_GND_4_o_MuLt_7_OUT_0> 
INFO:Xst:2261 - The FF/Latch <add5678_13> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <add5678_14> 
INFO:Xst:2261 - The FF/Latch <Mmult_m4[3]_GND_4_o_MuLt_3_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m4[3]_GND_4_o_MuLt_3_OUT_0> 
INFO:Xst:2261 - The FF/Latch <add56_12> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <add56_13> 
INFO:Xst:2261 - The FF/Latch <Mmult_m6[3]_GND_4_o_MuLt_5_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m6[3]_GND_4_o_MuLt_5_OUT_0> 
INFO:Xst:2261 - The FF/Latch <Mmult_m2[3]_GND_4_o_MuLt_1_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m2[3]_GND_4_o_MuLt_1_OUT_0> 
INFO:Xst:2261 - The FF/Latch <Mmult_m9[3]_GND_4_o_MuLt_8_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m9[3]_GND_4_o_MuLt_8_OUT_0> 
INFO:Xst:2261 - The FF/Latch <extraFF9c/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extraFF9c/temp_12> 
INFO:Xst:2261 - The FF/Latch <Mmult_m5[3]_GND_4_o_MuLt_4_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m5[3]_GND_4_o_MuLt_4_OUT_0> 
INFO:Xst:2261 - The FF/Latch <add34_12> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <add34_13> 
INFO:Xst:2261 - The FF/Latch <extraFF9b/temp_12> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extraFF9b/temp_11> 
INFO:Xst:2261 - The FF/Latch <add12345678_14> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <add12345678_15> 
INFO:Xst:2261 - The FF/Latch <extraFF9a/temp_12> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extraFF9a/temp_11> 
INFO:Xst:2261 - The FF/Latch <extra9/temp_12> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra9/temp_11> 
INFO:Xst:2261 - The FF/Latch <extra8/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra8/temp_12> 
INFO:Xst:2261 - The FF/Latch <extra7/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra7/temp_12> 
INFO:Xst:2261 - The FF/Latch <add12_12> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <add12_13> 
INFO:Xst:2261 - The FF/Latch <Mmult_m7[3]_GND_4_o_MuLt_6_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m7[3]_GND_4_o_MuLt_6_OUT_0> 
INFO:Xst:2261 - The FF/Latch <extra6/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra6/temp_12> 
INFO:Xst:2261 - The FF/Latch <Mmult_m3[3]_GND_4_o_MuLt_2_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m3[3]_GND_4_o_MuLt_2_OUT_0> 
INFO:Xst:2261 - The FF/Latch <extra5/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra5/temp_12> 
INFO:Xst:2261 - The FF/Latch <extra4/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra4/temp_12> 
INFO:Xst:2261 - The FF/Latch <extra3/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra3/temp_12> 
INFO:Xst:2261 - The FF/Latch <extra2/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra2/temp_12> 
INFO:Xst:2261 - The FF/Latch <extra1/temp_11> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <extra1/temp_12> 
INFO:Xst:2261 - The FF/Latch <add1234_13> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <add1234_14> 
INFO:Xst:2261 - The FF/Latch <add78_12> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <add78_13> 
INFO:Xst:2261 - The FF/Latch <Mmult_m1[3]_GND_4_o_MuLt_0_OUT_1> in Unit <kernel> is equivalent to the following FF/Latch, which will be removed : <Mmult_m1[3]_GND_4_o_MuLt_0_OUT_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block kernel, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 359
 Flip-Flops                                            : 359

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : kernel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1452
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 1
#      LUT2                        : 518
#      LUT3                        : 8
#      LUT4                        : 117
#      MUXCY                       : 384
#      VCC                         : 1
#      XORCY                       : 404
# FlipFlops/Latches                : 359
#      FD                          : 215
#      FDC                         : 144
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 119
#      IBUF                        : 111
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             359  out of  126800     0%  
 Number of Slice LUTs:                  662  out of  63400     1%  
    Number used as Logic:               662  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    766
   Number with an unused Flip Flop:     407  out of    766    53%  
   Number with an unused LUT:           104  out of    766    13%  
   Number of fully used LUT-FF pairs:   255  out of    766    33%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         120
 Number of bonded IOBs:                 120  out of    210    57%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 359   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.589ns (Maximum Frequency: 386.287MHz)
   Minimum input arrival time before clock: 3.822ns
   Maximum output required time after clock: 3.472ns
   Maximum combinational path delay: 1.286ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.589ns (frequency: 386.287MHz)
  Total number of paths / destination ports: 2368 / 251
-------------------------------------------------------------------------
Delay:               2.589ns (Levels of Logic = 18)
  Source:            add12345678_0 (FF)
  Destination:       add123456789_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: add12345678_0 to add123456789_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.536  add12345678_0 (add12345678_0)
     LUT2:I0->O            1   0.124   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_lut<0> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<0> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<1> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<2> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<3> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<4> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<5> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<6> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<7> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<8> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<9> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<10> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<11> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<12> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<13> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<14> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<14>)
     MUXCY:CI->O           0   0.029   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<15> (Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_cy<15>)
     XORCY:CI->O           1   0.510   0.000  Madd_add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT_xor<16> (add12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT<16>)
     FD:D                      0.030          add123456789_16
    ----------------------------------------
    Total                      2.589ns (2.053ns logic, 0.536ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34920 / 396
-------------------------------------------------------------------------
Offset:              3.822ns (Levels of Logic = 15)
  Source:            IN2<0> (PAD)
  Destination:       Mmult_m2[3]_GND_4_o_MuLt_1_OUT_1 (FF)
  Destination Clock: clk rising

  Data Path: IN2<0> to Mmult_m2[3]_GND_4_o_MuLt_1_OUT_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.809  IN2_0_IBUF (IN2_0_IBUF)
     LUT4:I0->O            1   0.124   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_lut<1> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_lut<1>)
     MUXCY:S->O            1   0.472   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<1> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<2> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<3> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<4> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<5> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<6> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<7> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<8> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_cy<8>)
     XORCY:CI->O           1   0.510   0.536  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd1_xor<9> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd_91)
     LUT2:I0->O            1   0.124   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd2_lut<9> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd2_lut<9>)
     MUXCY:S->O            1   0.472   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd2_cy<9> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd2_cy<9>)
     MUXCY:CI->O           0   0.029   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd2_cy<10> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd2_cy<10>)
     XORCY:CI->O           1   0.510   0.000  Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd2_xor<11> (Mmult_m2[3]_GND_4_o_MuLt_1_OUT_Madd_112)
     FD:D                      0.030          Mmult_m2[3]_GND_4_o_MuLt_1_OUT_1
    ----------------------------------------
    Total                      3.822ns (2.477ns logic, 1.345ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 224 / 8
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 13)
  Source:            add123456789_16 (FF)
  Destination:       OP<7> (PAD)
  Source Clock:      clk rising

  Data Path: add123456789_16 to OP<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.478   0.595  add123456789_16 (add123456789_16)
     LUT2:I0->O            1   0.124   0.000  Mxor_add123456789[1]_add123456789[16]_XOR_31_o_xo<0>1 (add123456789[1]_add123456789[16]_XOR_31_o)
     MUXCY:S->O            1   0.472   0.000  Madd_absRes_Madd_cy<1> (Madd_absRes_Madd_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_absRes_Madd_cy<2> (Madd_absRes_Madd_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_absRes_Madd_cy<3> (Madd_absRes_Madd_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_absRes_Madd_cy<4> (Madd_absRes_Madd_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_absRes_Madd_cy<5> (Madd_absRes_Madd_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_absRes_Madd_cy<6> (Madd_absRes_Madd_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_absRes_Madd_cy<7> (Madd_absRes_Madd_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_absRes_Madd_cy<8> (Madd_absRes_Madd_cy<8>)
     MUXCY:CI->O           0   0.029   0.000  Madd_absRes_Madd_cy<9> (Madd_absRes_Madd_cy<9>)
     XORCY:CI->O           1   0.510   0.536  Madd_absRes_Madd_xor<10> (absRes<10>)
     LUT3:I1->O            1   0.124   0.399  Mmux_OP81 (OP_7_OBUF)
     OBUF:I->O                 0.000          OP_7_OBUF (OP<7>)
    ----------------------------------------
    Total                      3.472ns (1.942ns logic, 1.530ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.286ns (Levels of Logic = 3)
  Source:            divider_selector (PAD)
  Destination:       OP<7> (PAD)

  Data Path: divider_selector to OP<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.762  divider_selector_IBUF (divider_selector_IBUF)
     LUT3:I0->O            1   0.124   0.399  Mmux_OP81 (OP_7_OBUF)
     OBUF:I->O                 0.000          OP_7_OBUF (OP<7>)
    ----------------------------------------
    Total                      1.286ns (0.125ns logic, 1.161ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.589|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.94 secs
 
--> 


Total memory usage is 513600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   28 (   0 filtered)

