

================================================================
== Vitis HLS Report for 'lzw_fpga'
================================================================
* Date:           Fri Nov 29 23:45:48 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fpga_accelerate
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  4.891 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                      |                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |               Instance               |        Module       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------+---------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_decoding_fu_248                   |decoding             |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_encoding_fu_256                   |encoding             |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_copy_output_code_fu_266           |copy_output_code     |        1|        ?|   6.700 ns|         ?|    1|    ?|     none|
        |grp_load_input_fu_275                 |load_input           |        1|        ?|   6.700 ns|         ?|    1|    ?|     none|
        |grp_copy_output_fu_284                |copy_output          |        1|        ?|   6.700 ns|         ?|    1|    ?|     none|
        |grp_Block_split214_proc_fu_293        |Block_split214_proc  |       71|       71|   0.476 us|  0.476 us|   71|   71|     none|
        |grp_store_output_fu_303               |store_output         |        3|      258|  20.100 ns|  1.729 us|    3|  258|     none|
        |call_ln187_lzw_fpga_entry11_fu_310    |lzw_fpga_entry11     |        0|        0|       0 ns|      0 ns|    0|    0|     none|
        |call_ret8_Block_split212_proc_fu_333  |Block_split212_proc  |        0|        0|       0 ns|      0 ns|    0|    0|     none|
        +--------------------------------------+---------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%output_length_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_length"   --->   Operation 13 'read' 'output_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 14 'read' 'output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_size_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_size"   --->   Operation 15 'read' 'output_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%output_code_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_code"   --->   Operation 16 'read' 'output_code_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %input_size"   --->   Operation 17 'read' 'input_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 18 'read' 'input_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_output_length_c = alloca i64 1"   --->   Operation 19 'alloca' 'local_output_length_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%local_output_size_c26 = alloca i64 1"   --->   Operation 20 'alloca' 'local_output_size_c26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_output_size_c25 = alloca i64 1"   --->   Operation 21 'alloca' 'local_output_size_c25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_output_size_c = alloca i64 1"   --->   Operation 22 'alloca' 'local_output_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_length_c = alloca i64 1" [hls/lzw_hls.cpp:192]   --->   Operation 23 'alloca' 'output_length_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 7> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_c = alloca i64 1" [hls/lzw_hls.cpp:191]   --->   Operation 24 'alloca' 'output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 7> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_size_c = alloca i64 1" [hls/lzw_hls.cpp:190]   --->   Operation 25 'alloca' 'output_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 7> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_code_c = alloca i64 1" [hls/lzw_hls.cpp:189]   --->   Operation 26 'alloca' 'output_code_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_size_c24 = alloca i64 1" [hls/lzw_hls.cpp:188]   --->   Operation 27 'alloca' 'input_size_c24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_size_c = alloca i64 1" [hls/lzw_hls.cpp:188]   --->   Operation 28 'alloca' 'input_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_c = alloca i64 1" [hls/lzw_hls.cpp:187]   --->   Operation 29 'alloca' 'input_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_stream = alloca i64 1" [hls/lzw_hls.cpp:215]   --->   Operation 30 'alloca' 'input_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%code_stream = alloca i64 1" [hls/lzw_hls.cpp:216]   --->   Operation 31 'alloca' 'code_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_stream = alloca i64 1" [hls/lzw_hls.cpp:217]   --->   Operation 32 'alloca' 'output_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "%local_output_code = alloca i64 1" [hls/lzw_hls.cpp:208]   --->   Operation 33 'alloca' 'local_output_code' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%local_output = alloca i64 1" [hls/lzw_hls.cpp:209]   --->   Operation 34 'alloca' 'local_output' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 35 [1/1] (2.16ns)   --->   "%call_ln187 = call void @lzw_fpga.entry11, i64 %input_read, i32 %input_size_read, i64 %output_code_read, i64 %output_size_read, i64 %output_read, i64 %output_length_read, i64 %input_c, i32 %input_size_c, i32 %input_size_c24, i64 %output_code_c, i64 %output_size_c, i64 %output_c, i64 %output_length_c" [hls/lzw_hls.cpp:187]   --->   Operation 35 'call' 'call_ln187' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln223 = call void @load_input, i8 %gmem0, i8 %input_stream, i64 %input_c, i32 %input_size_c" [hls/lzw_hls.cpp:223]   --->   Operation 36 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln223 = call void @load_input, i8 %gmem0, i8 %input_stream, i64 %input_c, i32 %input_size_c" [hls/lzw_hls.cpp:223]   --->   Operation 37 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln225 = call void @encoding, i8 %input_stream, i32 %code_stream, i32 %input_size_c24, i32 %local_output_code, i32 %local_output_size_c, i32 %local_output_size_c25" [hls/lzw_hls.cpp:225]   --->   Operation 38 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln225 = call void @encoding, i8 %input_stream, i32 %code_stream, i32 %input_size_c24, i32 %local_output_code, i32 %local_output_size_c, i32 %local_output_size_c25" [hls/lzw_hls.cpp:225]   --->   Operation 39 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln227 = call void @decoding, i32 %code_stream, i8 %output_stream, i32 %local_output_size_c, i32 %local_output_size_c26" [hls/lzw_hls.cpp:227]   --->   Operation 40 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln231 = call void @copy_output_code, i32 %gmem1, i32 %local_output_code, i64 %output_code_c, i32 %local_output_size_c25" [hls/lzw_hls.cpp:231]   --->   Operation 41 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln227 = call void @decoding, i32 %code_stream, i8 %output_stream, i32 %local_output_size_c, i32 %local_output_size_c26" [hls/lzw_hls.cpp:227]   --->   Operation 42 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln231 = call void @copy_output_code, i32 %gmem1, i32 %local_output_code, i64 %output_code_c, i32 %local_output_size_c25" [hls/lzw_hls.cpp:231]   --->   Operation 43 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln229 = call void @store_output, i8 %output_stream, i8 %local_output, i9 %local_output_length_c" [hls/lzw_hls.cpp:229]   --->   Operation 44 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln229 = call void @store_output, i8 %output_stream, i8 %local_output, i9 %local_output_length_c" [hls/lzw_hls.cpp:229]   --->   Operation 45 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%call_ret8 = call i41 @Block_.split212_proc, i9 %local_output_length_c"   --->   Operation 46 'call' 'call_ret8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%local_output_length_load_loc_channel = extractvalue i41 %call_ret8"   --->   Operation 47 'extractvalue' 'local_output_length_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%local_output_length_load_cast_loc_channel = extractvalue i41 %call_ret8"   --->   Operation 48 'extractvalue' 'local_output_length_load_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 49 [2/2] (0.85ns)   --->   "%call_ln233 = call void @copy_output, i8 %gmem2, i8 %local_output, i64 %output_c, i9 %local_output_length_load_loc_channel" [hls/lzw_hls.cpp:233]   --->   Operation 49 'call' 'call_ln233' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 50 [2/2] (4.89ns)   --->   "%call_ln190 = call void @Block_.split214_proc, i64 %output_size_c, i32 %gmem, i32 %local_output_size_c26, i64 %output_length_c, i32 %local_output_length_load_cast_loc_channel" [hls/lzw_hls.cpp:190]   --->   Operation 50 'call' 'call_ln190' <Predicate = true> <Delay = 4.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_20"   --->   Operation 51 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_15, i32 0, i32 0, void @empty_20, i32 64, i32 0, void @empty_29, void @empty_23, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_15, i32 0, i32 0, void @empty_20, i32 64, i32 0, void @empty_24, void @empty_23, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_20, i32 64, i32 0, void @empty_1, void @empty_23, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_15, i32 0, i32 0, void @empty_20, i32 64, i32 0, void @empty_0, void @empty_23, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_8, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty_17, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_size"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @empty_8, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_code, void @empty_8, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty_26, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_code, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_size, void @empty_8, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty_27, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_size, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_8, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length, void @empty_8, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty_13, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_5"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i8 %input_stream, i8 %input_stream"   --->   Operation 76 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @code_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i32 %code_stream, i32 %code_stream"   --->   Operation 78 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @output_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i8 %output_stream, i8 %output_stream"   --->   Operation 80 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @input_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %input_c, i64 %input_c" [hls/lzw_hls.cpp:187]   --->   Operation 82 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln187 = specinterface void @_ssdm_op_SpecInterface, i64 %input_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [hls/lzw_hls.cpp:187]   --->   Operation 83 'specinterface' 'specinterface_ln187' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %input_size_c, i32 %input_size_c" [hls/lzw_hls.cpp:188]   --->   Operation 84 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln188 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [hls/lzw_hls.cpp:188]   --->   Operation 85 'specinterface' 'specinterface_ln188' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c24_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %input_size_c24, i32 %input_size_c24" [hls/lzw_hls.cpp:188]   --->   Operation 86 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln188 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [hls/lzw_hls.cpp:188]   --->   Operation 87 'specinterface' 'specinterface_ln188' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @output_code_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_code_c, i64 %output_code_c" [hls/lzw_hls.cpp:189]   --->   Operation 88 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln189 = specinterface void @_ssdm_op_SpecInterface, i64 %output_code_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [hls/lzw_hls.cpp:189]   --->   Operation 89 'specinterface' 'specinterface_ln189' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @output_size_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i64 %output_size_c, i64 %output_size_c" [hls/lzw_hls.cpp:190]   --->   Operation 90 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln190 = specinterface void @_ssdm_op_SpecInterface, i64 %output_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [hls/lzw_hls.cpp:190]   --->   Operation 91 'specinterface' 'specinterface_ln190' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @output_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i64 %output_c, i64 %output_c" [hls/lzw_hls.cpp:191]   --->   Operation 92 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln191 = specinterface void @_ssdm_op_SpecInterface, i64 %output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [hls/lzw_hls.cpp:191]   --->   Operation 93 'specinterface' 'specinterface_ln191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @output_length_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i64 %output_length_c, i64 %output_length_c" [hls/lzw_hls.cpp:192]   --->   Operation 94 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln192 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [hls/lzw_hls.cpp:192]   --->   Operation 95 'specinterface' 'specinterface_ln192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @local_output_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %local_output_size_c, i32 %local_output_size_c"   --->   Operation 96 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @local_output_size_c25_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %local_output_size_c25, i32 %local_output_size_c25"   --->   Operation 98 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @local_output_size_c26_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %local_output_size_c26, i32 %local_output_size_c26"   --->   Operation 100 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @local_output_length_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %local_output_length_c, i9 %local_output_length_c"   --->   Operation 102 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %local_output_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln233 = call void @copy_output, i8 %gmem2, i8 %local_output, i64 %output_c, i9 %local_output_length_load_loc_channel" [hls/lzw_hls.cpp:233]   --->   Operation 104 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln190 = call void @Block_.split214_proc, i64 %output_size_c, i32 %gmem, i32 %local_output_size_c26, i64 %output_length_c, i32 %local_output_length_load_cast_loc_channel" [hls/lzw_hls.cpp:190]   --->   Operation 105 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln237 = ret" [hls/lzw_hls.cpp:237]   --->   Operation 106 'ret' 'ret_ln237' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_length_read                        (read                ) [ 0000000000000]
output_read                               (read                ) [ 0000000000000]
output_size_read                          (read                ) [ 0000000000000]
output_code_read                          (read                ) [ 0000000000000]
input_size_read                           (read                ) [ 0000000000000]
input_read                                (read                ) [ 0000000000000]
local_output_length_c                     (alloca              ) [ 0011111111111]
local_output_size_c26                     (alloca              ) [ 0011111111111]
local_output_size_c25                     (alloca              ) [ 0011111111111]
local_output_size_c                       (alloca              ) [ 0011111111111]
output_length_c                           (alloca              ) [ 0111111111111]
output_c                                  (alloca              ) [ 0111111111111]
output_size_c                             (alloca              ) [ 0111111111111]
output_code_c                             (alloca              ) [ 0111111111111]
input_size_c24                            (alloca              ) [ 0111111111111]
input_size_c                              (alloca              ) [ 0111111111111]
input_c                                   (alloca              ) [ 0111111111111]
input_stream                              (alloca              ) [ 0011111111111]
code_stream                               (alloca              ) [ 0011111111111]
output_stream                             (alloca              ) [ 0011111111111]
local_output_code                         (alloca              ) [ 0011111100000]
local_output                              (alloca              ) [ 0011111111111]
call_ln187                                (call                ) [ 0000000000000]
call_ln223                                (call                ) [ 0000000000000]
call_ln225                                (call                ) [ 0000000000000]
call_ln227                                (call                ) [ 0000000000000]
call_ln231                                (call                ) [ 0000000000000]
call_ln229                                (call                ) [ 0000000000000]
call_ret8                                 (call                ) [ 0000000000000]
local_output_length_load_loc_channel      (extractvalue        ) [ 0000000000011]
local_output_length_load_cast_loc_channel (extractvalue        ) [ 0000000000011]
specdataflowpipeline_ln0                  (specdataflowpipeline) [ 0000000000000]
spectopmodule_ln0                         (spectopmodule       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specbitsmap_ln0                           (specbitsmap         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
empty                                     (specchannel         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
empty_46                                  (specchannel         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
empty_47                                  (specchannel         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
empty_48                                  (specchannel         ) [ 0000000000000]
specinterface_ln187                       (specinterface       ) [ 0000000000000]
empty_49                                  (specchannel         ) [ 0000000000000]
specinterface_ln188                       (specinterface       ) [ 0000000000000]
empty_50                                  (specchannel         ) [ 0000000000000]
specinterface_ln188                       (specinterface       ) [ 0000000000000]
empty_51                                  (specchannel         ) [ 0000000000000]
specinterface_ln189                       (specinterface       ) [ 0000000000000]
empty_52                                  (specchannel         ) [ 0000000000000]
specinterface_ln190                       (specinterface       ) [ 0000000000000]
empty_53                                  (specchannel         ) [ 0000000000000]
specinterface_ln191                       (specinterface       ) [ 0000000000000]
empty_54                                  (specchannel         ) [ 0000000000000]
specinterface_ln192                       (specinterface       ) [ 0000000000000]
empty_55                                  (specchannel         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
empty_56                                  (specchannel         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
empty_57                                  (specchannel         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
empty_58                                  (specchannel         ) [ 0000000000000]
specinterface_ln0                         (specinterface       ) [ 0000000000000]
call_ln233                                (call                ) [ 0000000000000]
call_ln190                                (call                ) [ 0000000000000]
ret_ln237                                 (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_code">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_code"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_size">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_length">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzw_fpga.entry11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoding"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoding"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_output_code"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split212_proc"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_output"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split214_proc"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_stream_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_c_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c24_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_code_c_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_size_c25_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_size_c26_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_length_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="local_output_length_c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_length_c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="local_output_size_c26_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_size_c26/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="local_output_size_c25_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_size_c25/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="local_output_size_c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_size_c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_length_c_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_length_c/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="output_c_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_c/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="output_size_c_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_size_c/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="output_code_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_code_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_size_c24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c24/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_size_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_c_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_c/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_stream_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_stream/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="code_stream_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code_stream/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_stream_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_stream/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="local_output_code_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_code/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="local_output_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="output_length_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_length_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="output_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="output_size_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_size_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_code_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_code_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="input_size_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_decoding_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="5"/>
<pin id="251" dir="0" index="2" bw="8" slack="5"/>
<pin id="252" dir="0" index="3" bw="32" slack="5"/>
<pin id="253" dir="0" index="4" bw="32" slack="5"/>
<pin id="254" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln227/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_encoding_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="3"/>
<pin id="259" dir="0" index="2" bw="32" slack="3"/>
<pin id="260" dir="0" index="3" bw="32" slack="3"/>
<pin id="261" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="5" bw="32" slack="3"/>
<pin id="263" dir="0" index="6" bw="32" slack="3"/>
<pin id="264" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_copy_output_code_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="3" bw="64" slack="5"/>
<pin id="271" dir="0" index="4" bw="32" slack="5"/>
<pin id="272" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln231/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_load_input_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="1"/>
<pin id="279" dir="0" index="3" bw="64" slack="1"/>
<pin id="280" dir="0" index="4" bw="32" slack="1"/>
<pin id="281" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln223/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_copy_output_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="288" dir="0" index="3" bw="64" slack="10"/>
<pin id="289" dir="0" index="4" bw="9" slack="1"/>
<pin id="290" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln233/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_Block_split214_proc_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="10"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="32" slack="10"/>
<pin id="298" dir="0" index="4" bw="64" slack="10"/>
<pin id="299" dir="0" index="5" bw="32" slack="1"/>
<pin id="300" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln190/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_store_output_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="7"/>
<pin id="306" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="3" bw="9" slack="7"/>
<pin id="308" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln229/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="call_ln187_lzw_fpga_entry11_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="0" index="3" bw="64" slack="0"/>
<pin id="315" dir="0" index="4" bw="64" slack="0"/>
<pin id="316" dir="0" index="5" bw="64" slack="0"/>
<pin id="317" dir="0" index="6" bw="64" slack="0"/>
<pin id="318" dir="0" index="7" bw="64" slack="0"/>
<pin id="319" dir="0" index="8" bw="32" slack="0"/>
<pin id="320" dir="0" index="9" bw="32" slack="0"/>
<pin id="321" dir="0" index="10" bw="64" slack="0"/>
<pin id="322" dir="0" index="11" bw="64" slack="0"/>
<pin id="323" dir="0" index="12" bw="64" slack="0"/>
<pin id="324" dir="0" index="13" bw="64" slack="0"/>
<pin id="325" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln187/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="call_ret8_Block_split212_proc_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="41" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="9"/>
<pin id="336" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="local_output_length_load_loc_channel_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="41" slack="0"/>
<pin id="340" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="local_output_length_load_loc_channel/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="local_output_length_load_cast_loc_channel_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="41" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="local_output_length_load_cast_loc_channel/10 "/>
</bind>
</comp>

<comp id="346" class="1005" name="local_output_length_c_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="7"/>
<pin id="348" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="local_output_length_c "/>
</bind>
</comp>

<comp id="352" class="1005" name="local_output_size_c26_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="5"/>
<pin id="354" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="local_output_size_c26 "/>
</bind>
</comp>

<comp id="358" class="1005" name="local_output_size_c25_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="3"/>
<pin id="360" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_output_size_c25 "/>
</bind>
</comp>

<comp id="364" class="1005" name="local_output_size_c_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_output_size_c "/>
</bind>
</comp>

<comp id="370" class="1005" name="output_length_c_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_length_c "/>
</bind>
</comp>

<comp id="376" class="1005" name="output_c_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_c "/>
</bind>
</comp>

<comp id="382" class="1005" name="output_size_c_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_size_c "/>
</bind>
</comp>

<comp id="388" class="1005" name="output_code_c_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_code_c "/>
</bind>
</comp>

<comp id="394" class="1005" name="input_size_c24_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="input_size_c24 "/>
</bind>
</comp>

<comp id="400" class="1005" name="input_size_c_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="input_size_c "/>
</bind>
</comp>

<comp id="406" class="1005" name="input_c_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="input_c "/>
</bind>
</comp>

<comp id="412" class="1005" name="input_stream_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_stream "/>
</bind>
</comp>

<comp id="418" class="1005" name="code_stream_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="3"/>
<pin id="420" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="code_stream "/>
</bind>
</comp>

<comp id="424" class="1005" name="output_stream_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="5"/>
<pin id="426" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="output_stream "/>
</bind>
</comp>

<comp id="430" class="1005" name="local_output_length_load_loc_channel_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="1"/>
<pin id="432" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_output_length_load_loc_channel "/>
</bind>
</comp>

<comp id="435" class="1005" name="local_output_length_load_cast_loc_channel_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_output_length_load_cast_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="4" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="327"><net_src comp="242" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="328"><net_src comp="236" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="329"><net_src comp="230" pin="2"/><net_sink comp="310" pin=3"/></net>

<net id="330"><net_src comp="224" pin="2"/><net_sink comp="310" pin=4"/></net>

<net id="331"><net_src comp="218" pin="2"/><net_sink comp="310" pin=5"/></net>

<net id="332"><net_src comp="212" pin="2"/><net_sink comp="310" pin=6"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="148" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="303" pin=3"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="355"><net_src comp="152" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="361"><net_src comp="156" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="256" pin=6"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="367"><net_src comp="160" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="373"><net_src comp="164" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="310" pin=13"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="379"><net_src comp="168" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="310" pin=12"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="385"><net_src comp="172" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="310" pin=11"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="391"><net_src comp="176" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="310" pin=10"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="397"><net_src comp="180" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="310" pin=9"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="403"><net_src comp="184" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="310" pin=8"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="409"><net_src comp="188" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="310" pin=7"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="415"><net_src comp="192" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="421"><net_src comp="196" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="427"><net_src comp="200" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="433"><net_src comp="338" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="438"><net_src comp="342" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="293" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {6 7 }
	Port: gmem | {11 12 }
	Port: gmem2 | {11 12 }
 - Input state : 
	Port: lzw_fpga : gmem0 | {2 3 }
	Port: lzw_fpga : input_r | {1 }
	Port: lzw_fpga : input_size | {1 }
	Port: lzw_fpga : output_code | {1 }
	Port: lzw_fpga : output_size | {1 }
	Port: lzw_fpga : output_r | {1 }
	Port: lzw_fpga : output_length | {1 }
  - Chain level:
	State 1
		call_ln187 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		local_output_length_load_loc_channel : 1
		local_output_length_load_cast_loc_channel : 1
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                grp_decoding_fu_248               |    8    | 19.9113 |   2592  |   3065  |
|          |                grp_encoding_fu_256               |    8    |  11.197 |   591   |   594   |
|          |            grp_copy_output_code_fu_266           |    0    |  0.978  |   199   |    86   |
|          |               grp_load_input_fu_275              |    0    |    0    |   143   |    77   |
|   call   |              grp_copy_output_fu_284              |    0    |  0.978  |    85   |    47   |
|          |          grp_Block_split214_proc_fu_293          |    0    |  0.978  |    96   |    0    |
|          |              grp_store_output_fu_303             |    0    |  0.489  |    27   |    25   |
|          |        call_ln187_lzw_fpga_entry11_fu_310        |    0    |    0    |    0    |    0    |
|          |       call_ret8_Block_split212_proc_fu_333       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |          output_length_read_read_fu_212          |    0    |    0    |    0    |    0    |
|          |              output_read_read_fu_218             |    0    |    0    |    0    |    0    |
|   read   |           output_size_read_read_fu_224           |    0    |    0    |    0    |    0    |
|          |           output_code_read_read_fu_230           |    0    |    0    |    0    |    0    |
|          |            input_size_read_read_fu_236           |    0    |    0    |    0    |    0    |
|          |              input_read_read_fu_242              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|extractvalue|    local_output_length_load_loc_channel_fu_338   |    0    |    0    |    0    |    0    |
|          | local_output_length_load_cast_loc_channel_fu_342 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    16   | 34.5313 |   3733  |   3894  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|   local_output  |    1   |    0   |    0   |
|local_output_code|    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    2   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|               code_stream_reg_418               |   32   |
|                 input_c_reg_406                 |   64   |
|              input_size_c24_reg_394             |   32   |
|               input_size_c_reg_400              |   32   |
|               input_stream_reg_412              |    8   |
|          local_output_length_c_reg_346          |    9   |
|local_output_length_load_cast_loc_channel_reg_435|   32   |
|   local_output_length_load_loc_channel_reg_430  |    9   |
|          local_output_size_c25_reg_358          |   32   |
|          local_output_size_c26_reg_352          |   32   |
|           local_output_size_c_reg_364           |   32   |
|                 output_c_reg_376                |   64   |
|              output_code_c_reg_388              |   64   |
|             output_length_c_reg_370             |   64   |
|              output_size_c_reg_382              |   64   |
|              output_stream_reg_424              |    8   |
+-------------------------------------------------+--------+
|                      Total                      |   578  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   34   |  3733  |  3894  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   578  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   34   |  4311  |  3894  |
+-----------+--------+--------+--------+--------+
