DelayAndSum_mul_9ns_43ns_44_2_1
DelayAndSum_mul_34ns_62ns_94_3_1
DelayAndSum_mul_12ns_18ns_29_1_1
DelayAndSum_sparsemux_9_3_10_1_1
DelayAndSum_mul_10s_11ns_21_1_1
DelayAndSum_mul_21s_16s_36_1_1
DelayAndSum_sparsemux_9_3_26_1_1
DelayAndSum_mul_16s_16s_31_1_1
DelayAndSum_mac_muladd_12ns_4ns_14ns_14_4_1
DelayAndSum_mac_muladd_16s_16s_31s_31_4_1
DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1
DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1
DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1
DelayAndSum_frp_fifoout
DelayAndSum_control_s_axi
DelayAndSum_frp_pipeline_valid
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum
