

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun Nov 10 15:47:38 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.130 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3835|     3835|  38.350 us|  38.350 us|  3836|  3836|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_0 = alloca i64 1" [bnn.cpp:20]   --->   Operation 5 'alloca' 'input_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_26_1, i32 %strm_in, i1 %input_0"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_26_1, i32 %strm_in, i1 %input_0"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%ref_tmp1 = call i4 @bnn_xcel, i1 %input_0, i4 %threshold_conv1_V, i1 %p_ZL7w_conv1_0_0_88, i1 %p_ZL7w_conv1_1_0_85, i1 %p_ZL7w_conv1_2_0_82, i1 %p_ZL7w_conv1_0_1_87, i1 %p_ZL7w_conv1_1_1_84, i1 %p_ZL7w_conv1_2_1_81, i1 %p_ZL7w_conv1_0_2_86, i1 %p_ZL7w_conv1_1_2_83, i1 %p_ZL7w_conv1_2_2_80, i1 %input_padded_0230, i1 %input_padded_17247, i1 %p_ZL7w_conv2_0_0_0, i1 %p_ZL7w_conv2_1_0_0, i1 %p_ZL7w_conv2_2_0_0, i1 %p_ZL7w_conv2_3_0_0, i1 %p_ZL7w_conv2_4_0_0, i1 %p_ZL7w_conv2_5_0_0, i1 %p_ZL7w_conv2_6_0_0, i1 %p_ZL7w_conv2_7_0_0, i1 %p_ZL7w_conv2_8_0_0, i1 %p_ZL7w_conv2_9_0_0, i1 %p_ZL7w_conv2_10_0_0, i1 %p_ZL7w_conv2_11_0_0, i1 %p_ZL7w_conv2_12_0_0, i1 %p_ZL7w_conv2_13_0_0, i1 %p_ZL7w_conv2_14_0_0, i1 %p_ZL7w_conv2_15_0_0, i1 %p_ZL7w_conv2_0_1_0, i1 %p_ZL7w_conv2_1_1_0, i1 %p_ZL7w_conv2_2_1_0, i1 %p_ZL7w_conv2_3_1_0, i1 %p_ZL7w_conv2_4_1_0, i1 %p_ZL7w_conv2_5_1_0, i1 %p_ZL7w_conv2_6_1_0, i1 %p_ZL7w_conv2_7_1_0, i1 %p_ZL7w_conv2_8_1_0, i1 %p_ZL7w_conv2_9_1_0, i1 %p_ZL7w_conv2_10_1_0, i1 %p_ZL7w_conv2_11_1_0, i1 %p_ZL7w_conv2_12_1_0, i1 %p_ZL7w_conv2_13_1_0, i1 %p_ZL7w_conv2_14_1_0, i1 %p_ZL7w_conv2_15_1_0, i1 %p_ZL7w_conv2_0_2_0, i1 %p_ZL7w_conv2_1_2_0, i1 %p_ZL7w_conv2_2_2_0, i1 %p_ZL7w_conv2_3_2_0, i1 %p_ZL7w_conv2_4_2_0, i1 %p_ZL7w_conv2_5_2_0, i1 %p_ZL7w_conv2_6_2_0, i1 %p_ZL7w_conv2_7_2_0, i1 %p_ZL7w_conv2_8_2_0, i1 %p_ZL7w_conv2_9_2_0, i1 %p_ZL7w_conv2_10_2_0, i1 %p_ZL7w_conv2_11_2_0, i1 %p_ZL7w_conv2_12_2_0, i1 %p_ZL7w_conv2_13_2_0, i1 %p_ZL7w_conv2_14_2_0, i1 %p_ZL7w_conv2_15_2_0, i1 %p_ZL7w_conv2_0_0_1, i1 %p_ZL7w_conv2_1_0_1, i1 %p_ZL7w_conv2_2_0_1, i1 %p_ZL7w_conv2_3_0_1, i1 %p_ZL7w_conv2_4_0_1, i1 %p_ZL7w_conv2_5_0_1, i1 %p_ZL7w_conv2_6_0_1, i1 %p_ZL7w_conv2_7_0_1, i1 %p_ZL7w_conv2_8_0_1, i1 %p_ZL7w_conv2_9_0_1, i1 %p_ZL7w_conv2_10_0_1, i1 %p_ZL7w_conv2_11_0_1, i1 %p_ZL7w_conv2_12_0_1, i1 %p_ZL7w_conv2_13_0_1, i1 %p_ZL7w_conv2_14_0_1, i1 %p_ZL7w_conv2_15_0_1, i1 %p_ZL7w_conv2_0_1_1, i1 %p_ZL7w_conv2_1_1_1, i1 %p_ZL7w_conv2_2_1_1, i1 %p_ZL7w_conv2_3_1_1, i1 %p_ZL7w_conv2_4_1_1, i1 %p_ZL7w_conv2_5_1_1, i1 %p_ZL7w_conv2_6_1_1, i1 %p_ZL7w_conv2_7_1_1, i1 %p_ZL7w_conv2_8_1_1, i1 %p_ZL7w_conv2_9_1_1, i1 %p_ZL7w_conv2_10_1_1, i1 %p_ZL7w_conv2_11_1_1, i1 %p_ZL7w_conv2_12_1_1, i1 %p_ZL7w_conv2_13_1_1, i1 %p_ZL7w_conv2_14_1_1, i1 %p_ZL7w_conv2_15_1_1, i1 %p_ZL7w_conv2_0_2_1, i1 %p_ZL7w_conv2_1_2_1, i1 %p_ZL7w_conv2_2_2_1, i1 %p_ZL7w_conv2_3_2_1, i1 %p_ZL7w_conv2_4_2_1, i1 %p_ZL7w_conv2_5_2_1, i1 %p_ZL7w_conv2_6_2_1, i1 %p_ZL7w_conv2_7_2_1, i1 %p_ZL7w_conv2_8_2_1, i1 %p_ZL7w_conv2_9_2_1, i1 %p_ZL7w_conv2_10_2_1, i1 %p_ZL7w_conv2_11_2_1, i1 %p_ZL7w_conv2_12_2_1, i1 %p_ZL7w_conv2_13_2_1, i1 %p_ZL7w_conv2_14_2_1, i1 %p_ZL7w_conv2_15_2_1, i1 %p_ZL7w_conv2_0_0_2, i1 %p_ZL7w_conv2_1_0_2, i1 %p_ZL7w_conv2_2_0_2, i1 %p_ZL7w_conv2_3_0_2, i1 %p_ZL7w_conv2_4_0_2, i1 %p_ZL7w_conv2_5_0_2, i1 %p_ZL7w_conv2_6_0_2, i1 %p_ZL7w_conv2_7_0_2, i1 %p_ZL7w_conv2_8_0_2, i1 %p_ZL7w_conv2_9_0_2, i1 %p_ZL7w_conv2_10_0_2, i1 %p_ZL7w_conv2_11_0_2, i1 %p_ZL7w_conv2_12_0_2, i1 %p_ZL7w_conv2_13_0_2, i1 %p_ZL7w_conv2_14_0_2, i1 %p_ZL7w_conv2_15_0_2, i1 %p_ZL7w_conv2_0_1_2, i1 %p_ZL7w_conv2_1_1_2, i1 %p_ZL7w_conv2_2_1_2, i1 %p_ZL7w_conv2_3_1_2, i1 %p_ZL7w_conv2_4_1_2, i1 %p_ZL7w_conv2_5_1_2, i1 %p_ZL7w_conv2_6_1_2, i1 %p_ZL7w_conv2_7_1_2, i1 %p_ZL7w_conv2_8_1_2, i1 %p_ZL7w_conv2_9_1_2, i1 %p_ZL7w_conv2_10_1_2, i1 %p_ZL7w_conv2_11_1_2, i1 %p_ZL7w_conv2_12_1_2, i1 %p_ZL7w_conv2_13_1_2, i1 %p_ZL7w_conv2_14_1_2, i1 %p_ZL7w_conv2_15_1_2, i1 %p_ZL7w_conv2_0_2_2, i1 %p_ZL7w_conv2_1_2_2, i1 %p_ZL7w_conv2_2_2_2, i1 %p_ZL7w_conv2_3_2_2, i1 %p_ZL7w_conv2_4_2_2, i1 %p_ZL7w_conv2_5_2_2, i1 %p_ZL7w_conv2_6_2_2, i1 %p_ZL7w_conv2_7_2_2, i1 %p_ZL7w_conv2_8_2_2, i1 %p_ZL7w_conv2_9_2_2, i1 %p_ZL7w_conv2_10_2_2, i1 %p_ZL7w_conv2_11_2_2, i1 %p_ZL7w_conv2_12_2_2, i1 %p_ZL7w_conv2_13_2_2, i1 %p_ZL7w_conv2_14_2_2, i1 %p_ZL7w_conv2_15_2_2, i5 %threshold_conv2_V, i512 %w_fc1, i256 %w_fc2" [bnn.cpp:34]   --->   Operation 10 'call' 'ref_tmp1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [bnn.cpp:19]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%ref_tmp1 = call i4 @bnn_xcel, i1 %input_0, i4 %threshold_conv1_V, i1 %p_ZL7w_conv1_0_0_88, i1 %p_ZL7w_conv1_1_0_85, i1 %p_ZL7w_conv1_2_0_82, i1 %p_ZL7w_conv1_0_1_87, i1 %p_ZL7w_conv1_1_1_84, i1 %p_ZL7w_conv1_2_1_81, i1 %p_ZL7w_conv1_0_2_86, i1 %p_ZL7w_conv1_1_2_83, i1 %p_ZL7w_conv1_2_2_80, i1 %input_padded_0230, i1 %input_padded_17247, i1 %p_ZL7w_conv2_0_0_0, i1 %p_ZL7w_conv2_1_0_0, i1 %p_ZL7w_conv2_2_0_0, i1 %p_ZL7w_conv2_3_0_0, i1 %p_ZL7w_conv2_4_0_0, i1 %p_ZL7w_conv2_5_0_0, i1 %p_ZL7w_conv2_6_0_0, i1 %p_ZL7w_conv2_7_0_0, i1 %p_ZL7w_conv2_8_0_0, i1 %p_ZL7w_conv2_9_0_0, i1 %p_ZL7w_conv2_10_0_0, i1 %p_ZL7w_conv2_11_0_0, i1 %p_ZL7w_conv2_12_0_0, i1 %p_ZL7w_conv2_13_0_0, i1 %p_ZL7w_conv2_14_0_0, i1 %p_ZL7w_conv2_15_0_0, i1 %p_ZL7w_conv2_0_1_0, i1 %p_ZL7w_conv2_1_1_0, i1 %p_ZL7w_conv2_2_1_0, i1 %p_ZL7w_conv2_3_1_0, i1 %p_ZL7w_conv2_4_1_0, i1 %p_ZL7w_conv2_5_1_0, i1 %p_ZL7w_conv2_6_1_0, i1 %p_ZL7w_conv2_7_1_0, i1 %p_ZL7w_conv2_8_1_0, i1 %p_ZL7w_conv2_9_1_0, i1 %p_ZL7w_conv2_10_1_0, i1 %p_ZL7w_conv2_11_1_0, i1 %p_ZL7w_conv2_12_1_0, i1 %p_ZL7w_conv2_13_1_0, i1 %p_ZL7w_conv2_14_1_0, i1 %p_ZL7w_conv2_15_1_0, i1 %p_ZL7w_conv2_0_2_0, i1 %p_ZL7w_conv2_1_2_0, i1 %p_ZL7w_conv2_2_2_0, i1 %p_ZL7w_conv2_3_2_0, i1 %p_ZL7w_conv2_4_2_0, i1 %p_ZL7w_conv2_5_2_0, i1 %p_ZL7w_conv2_6_2_0, i1 %p_ZL7w_conv2_7_2_0, i1 %p_ZL7w_conv2_8_2_0, i1 %p_ZL7w_conv2_9_2_0, i1 %p_ZL7w_conv2_10_2_0, i1 %p_ZL7w_conv2_11_2_0, i1 %p_ZL7w_conv2_12_2_0, i1 %p_ZL7w_conv2_13_2_0, i1 %p_ZL7w_conv2_14_2_0, i1 %p_ZL7w_conv2_15_2_0, i1 %p_ZL7w_conv2_0_0_1, i1 %p_ZL7w_conv2_1_0_1, i1 %p_ZL7w_conv2_2_0_1, i1 %p_ZL7w_conv2_3_0_1, i1 %p_ZL7w_conv2_4_0_1, i1 %p_ZL7w_conv2_5_0_1, i1 %p_ZL7w_conv2_6_0_1, i1 %p_ZL7w_conv2_7_0_1, i1 %p_ZL7w_conv2_8_0_1, i1 %p_ZL7w_conv2_9_0_1, i1 %p_ZL7w_conv2_10_0_1, i1 %p_ZL7w_conv2_11_0_1, i1 %p_ZL7w_conv2_12_0_1, i1 %p_ZL7w_conv2_13_0_1, i1 %p_ZL7w_conv2_14_0_1, i1 %p_ZL7w_conv2_15_0_1, i1 %p_ZL7w_conv2_0_1_1, i1 %p_ZL7w_conv2_1_1_1, i1 %p_ZL7w_conv2_2_1_1, i1 %p_ZL7w_conv2_3_1_1, i1 %p_ZL7w_conv2_4_1_1, i1 %p_ZL7w_conv2_5_1_1, i1 %p_ZL7w_conv2_6_1_1, i1 %p_ZL7w_conv2_7_1_1, i1 %p_ZL7w_conv2_8_1_1, i1 %p_ZL7w_conv2_9_1_1, i1 %p_ZL7w_conv2_10_1_1, i1 %p_ZL7w_conv2_11_1_1, i1 %p_ZL7w_conv2_12_1_1, i1 %p_ZL7w_conv2_13_1_1, i1 %p_ZL7w_conv2_14_1_1, i1 %p_ZL7w_conv2_15_1_1, i1 %p_ZL7w_conv2_0_2_1, i1 %p_ZL7w_conv2_1_2_1, i1 %p_ZL7w_conv2_2_2_1, i1 %p_ZL7w_conv2_3_2_1, i1 %p_ZL7w_conv2_4_2_1, i1 %p_ZL7w_conv2_5_2_1, i1 %p_ZL7w_conv2_6_2_1, i1 %p_ZL7w_conv2_7_2_1, i1 %p_ZL7w_conv2_8_2_1, i1 %p_ZL7w_conv2_9_2_1, i1 %p_ZL7w_conv2_10_2_1, i1 %p_ZL7w_conv2_11_2_1, i1 %p_ZL7w_conv2_12_2_1, i1 %p_ZL7w_conv2_13_2_1, i1 %p_ZL7w_conv2_14_2_1, i1 %p_ZL7w_conv2_15_2_1, i1 %p_ZL7w_conv2_0_0_2, i1 %p_ZL7w_conv2_1_0_2, i1 %p_ZL7w_conv2_2_0_2, i1 %p_ZL7w_conv2_3_0_2, i1 %p_ZL7w_conv2_4_0_2, i1 %p_ZL7w_conv2_5_0_2, i1 %p_ZL7w_conv2_6_0_2, i1 %p_ZL7w_conv2_7_0_2, i1 %p_ZL7w_conv2_8_0_2, i1 %p_ZL7w_conv2_9_0_2, i1 %p_ZL7w_conv2_10_0_2, i1 %p_ZL7w_conv2_11_0_2, i1 %p_ZL7w_conv2_12_0_2, i1 %p_ZL7w_conv2_13_0_2, i1 %p_ZL7w_conv2_14_0_2, i1 %p_ZL7w_conv2_15_0_2, i1 %p_ZL7w_conv2_0_1_2, i1 %p_ZL7w_conv2_1_1_2, i1 %p_ZL7w_conv2_2_1_2, i1 %p_ZL7w_conv2_3_1_2, i1 %p_ZL7w_conv2_4_1_2, i1 %p_ZL7w_conv2_5_1_2, i1 %p_ZL7w_conv2_6_1_2, i1 %p_ZL7w_conv2_7_1_2, i1 %p_ZL7w_conv2_8_1_2, i1 %p_ZL7w_conv2_9_1_2, i1 %p_ZL7w_conv2_10_1_2, i1 %p_ZL7w_conv2_11_1_2, i1 %p_ZL7w_conv2_12_1_2, i1 %p_ZL7w_conv2_13_1_2, i1 %p_ZL7w_conv2_14_1_2, i1 %p_ZL7w_conv2_15_1_2, i1 %p_ZL7w_conv2_0_2_2, i1 %p_ZL7w_conv2_1_2_2, i1 %p_ZL7w_conv2_2_2_2, i1 %p_ZL7w_conv2_3_2_2, i1 %p_ZL7w_conv2_4_2_2, i1 %p_ZL7w_conv2_5_2_2, i1 %p_ZL7w_conv2_6_2_2, i1 %p_ZL7w_conv2_7_2_2, i1 %p_ZL7w_conv2_8_2_2, i1 %p_ZL7w_conv2_9_2_2, i1 %p_ZL7w_conv2_10_2_2, i1 %p_ZL7w_conv2_11_2_2, i1 %p_ZL7w_conv2_12_2_2, i1 %p_ZL7w_conv2_13_2_2, i1 %p_ZL7w_conv2_14_2_2, i1 %p_ZL7w_conv2_15_2_2, i5 %threshold_conv2_V, i512 %w_fc1, i256 %w_fc2" [bnn.cpp:34]   --->   Operation 16 'call' 'ref_tmp1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i4 %ref_tmp1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (1.42ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %strm_out, i32 %zext_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'write' 'write_ln174' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [bnn.cpp:38]   --->   Operation 19 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.43ns
The critical path consists of the following:
	'call' operation ('ref_tmp1', bnn.cpp:34) to 'bnn_xcel' [171]  (0 ns)
	fifo write operation ('write_ln174', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'strm_out' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [173]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
