

================================================================
== Vitis HLS Report for 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5'
================================================================
* Date:           Thu Dec 18 23:21:29 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  28.952 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |     3479|     3479|  0.101 ms|  0.101 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_5  |     3477|     3477|        62|         56|          1|    62|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 56, depth = 62


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 1
  Pipeline-0 : II = 56, D = 62, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 65 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_forwarded = alloca i32 1"   --->   Operation 66 'alloca' 'store_forwarded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_forwarded3 = alloca i32 1"   --->   Operation 67 'alloca' 'store_forwarded3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add_ln37_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln37_1"   --->   Operation 70 'read' 'add_ln37_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add_ln37_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln37"   --->   Operation 71 'read' 'add_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%y_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y"   --->   Operation 72 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%v_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %v_load"   --->   Operation 73 'read' 'v_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%u_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %u_load"   --->   Operation 74 'read' 'u_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 %u_load_read, i16 %store_forwarded3"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 76 [1/1] (1.02ns)   --->   "%store_ln0 = store i16 %v_load_read, i16 %store_forwarded"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 77 [1/1] (1.02ns)   --->   "%store_ln33 = store i6 1, i6 %x" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 77 'store' 'store_ln33' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_1 = load i6 %x" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 79 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.35ns)   --->   "%icmp_ln33 = icmp_eq  i6 %x_1, i6 63" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 80 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body28.split, void %for.inc141.exitStub" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 81 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %y_read, i6 %x_1" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 82 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %tmp_s" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 83 'zext' 'zext_ln40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%It64_addr = getelementptr i16 %It64, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 84 'getelementptr' 'It64_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%Ix64_addr = getelementptr i16 %Ix64, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 85 'getelementptr' 'Ix64_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%Iy64_addr = getelementptr i16 %Iy64, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 86 'getelementptr' 'Iy64_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln37_read, i6 %x_1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 87 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i12 %tmp_19" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 88 'zext' 'zext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln37" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 89 'getelementptr' 'u_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln37" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 90 'getelementptr' 'v_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.35ns)   --->   "%add_ln37_2 = add i6 %x_1, i6 1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 91 'add' 'add_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %y_read, i6 %add_ln37_2" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 92 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i12 %tmp_21" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 93 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%u_addr_2 = getelementptr i16 %u, i64 0, i64 %zext_ln37_2" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 94 'getelementptr' 'u_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%v_addr_2 = getelementptr i16 %v, i64 0, i64 %zext_ln37_2" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 95 'getelementptr' 'v_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.00ns)   --->   "%u_load_1 = load i12 %u_addr_2" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 96 'load' 'u_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 97 [2/2] (0.00ns)   --->   "%u_load_2 = load i12 %u_addr" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 97 'load' 'u_load_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 98 [2/2] (0.00ns)   --->   "%v_load_1 = load i12 %v_addr_2" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 98 'load' 'v_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 99 [2/2] (0.00ns)   --->   "%v_load_2 = load i12 %v_addr" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 99 'load' 'v_load_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 100 [2/2] (2.66ns)   --->   "%Ix64_load = load i12 %Ix64_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 100 'load' 'Ix64_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 101 [2/2] (2.66ns)   --->   "%Iy64_load = load i12 %Iy64_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 101 'load' 'Iy64_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 102 [2/2] (2.66ns)   --->   "%It64_load = load i12 %It64_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 102 'load' 'It64_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 103 [1/1] (1.02ns)   --->   "%store_ln33 = store i6 %add_ln37_2, i6 %x" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 103 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln37_1_read, i6 %x_1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 104 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i12 %tmp_20" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 105 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%u_addr_1 = getelementptr i16 %u, i64 0, i64 %zext_ln37_1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 106 'getelementptr' 'u_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i16 %v, i64 0, i64 %zext_ln37_1" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 107 'getelementptr' 'v_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 108 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load_1 = load i12 %u_addr_2" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 108 'load' 'u_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load_2 = load i12 %u_addr" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 109 'load' 'u_load_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 110 [2/2] (0.00ns)   --->   "%u_load_3 = load i12 %u_addr_1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 110 'load' 'u_load_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load_1 = load i12 %v_addr_2" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 111 'load' 'v_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load_2 = load i12 %v_addr" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 112 'load' 'v_load_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 113 [2/2] (0.00ns)   --->   "%v_load_3 = load i12 %v_addr_1" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 113 'load' 'v_load_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 114 [1/2] ( I:2.66ns O:2.66ns )   --->   "%Ix64_load = load i12 %Ix64_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 114 'load' 'Ix64_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %Ix64_load" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 115 'sext' 'sext_ln40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 116 [1/2] ( I:2.66ns O:2.66ns )   --->   "%Iy64_load = load i12 %Iy64_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 116 'load' 'Iy64_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 117 [1/2] ( I:2.66ns O:2.66ns )   --->   "%It64_load = load i12 %It64_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 117 'load' 'It64_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 118 [3/3] (1.09ns) (grouped into DSP with root node add_ln41)   --->   "%mul_ln41 = mul i32 %sext_ln40, i32 %sext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 118 'mul' 'mul_ln41' <Predicate = (!icmp_ln33)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 119 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load_3 = load i12 %u_addr_1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 119 'load' 'u_load_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 120 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load_3 = load i12 %v_addr_1" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 120 'load' 'v_load_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %Iy64_load" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 121 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 122 [2/3] (1.09ns) (grouped into DSP with root node add_ln41)   --->   "%mul_ln41 = mul i32 %sext_ln40, i32 %sext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 122 'mul' 'mul_ln41' <Predicate = (!icmp_ln33)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [3/3] (1.09ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_2" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 123 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln41)   --->   "%mul_ln41 = mul i32 %sext_ln40, i32 %sext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 124 'mul' 'mul_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln41 = add i32 %mul_ln41, i32 1048576" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 125 'add' 'add_ln41' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [2/3] (1.09ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_2" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 126 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 127 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln41 = add i32 %mul_ln41, i32 1048576" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 127 'add' 'add_ln41' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_2" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 128 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %add_ln41" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 129 'sext' 'sext_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into DSP with root node add_ln41_1)   --->   "%sext_ln41_1 = sext i32 %mul_ln41_1" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 130 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln41_1 = add i33 %sext_ln41, i33 %sext_ln41_1" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 131 'add' 'add_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 19.2>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%store_forwarded_load = load i16 %store_forwarded" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 132 'load' 'store_forwarded_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%store_forwarded3_load = load i16 %store_forwarded3" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 133 'load' 'store_forwarded3_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i16 %store_forwarded3_load" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 134 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i16 %u_load_1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 135 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.48ns)   --->   "%add_ln37_3 = add i17 %sext_ln37_1, i17 %sext_ln37" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 136 'add' 'add_ln37_3' <Predicate = (!icmp_ln33)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i17 %add_ln37_3" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 137 'sext' 'sext_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i16 %u_load_2" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 138 'sext' 'sext_ln37_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i16 %u_load_3" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 139 'sext' 'sext_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_4 = add i18 %sext_ln37_4, i18 %sext_ln37_3" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 140 'add' 'add_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/1] (2.55ns) (root node of TernaryAdder)   --->   "%add_ln37_5 = add i18 %add_ln37_4, i18 %sext_ln37_2" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 141 'add' 'add_ln37_5' <Predicate = (!icmp_ln33)> <Delay = 2.55> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln37_5, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 142 'bitselect' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.52ns)   --->   "%sub_ln37 = sub i18 0, i18 %add_ln37_5" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 143 'sub' 'sub_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln37, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 144 'partselect' 'trunc_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.48ns)   --->   "%sub_ln37_1 = sub i16 0, i16 %trunc_ln37_1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 145 'sub' 'sub_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln37_5, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 146 'partselect' 'trunc_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.54ns)   --->   "%u_avg = select i1 %tmp, i16 %sub_ln37_1, i16 %trunc_ln37_2" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 147 'select' 'u_avg' <Predicate = (!icmp_ln33)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %store_forwarded_load" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 148 'sext' 'sext_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i16 %v_load_1" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 149 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.48ns)   --->   "%add_ln38 = add i17 %sext_ln38_1, i17 %sext_ln38" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 150 'add' 'add_ln38' <Predicate = (!icmp_ln33)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i17 %add_ln38" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 151 'sext' 'sext_ln38_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i16 %v_load_2" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 152 'sext' 'sext_ln38_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i16 %v_load_3" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 153 'sext' 'sext_ln38_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_1 = add i18 %sext_ln38_4, i18 %sext_ln38_3" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 154 'add' 'add_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (2.55ns) (root node of TernaryAdder)   --->   "%add_ln38_2 = add i18 %add_ln38_1, i18 %sext_ln38_2" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 155 'add' 'add_ln38_2' <Predicate = (!icmp_ln33)> <Delay = 2.55> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln38_2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 156 'bitselect' 'tmp_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.52ns)   --->   "%sub_ln38 = sub i18 0, i18 %add_ln38_2" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 157 'sub' 'sub_ln38' <Predicate = (!icmp_ln33)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln38, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 158 'partselect' 'trunc_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.48ns)   --->   "%sub_ln38_1 = sub i16 0, i16 %trunc_ln38_1" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 159 'sub' 'sub_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln38_2, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 160 'partselect' 'trunc_ln38_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.54ns)   --->   "%v_avg = select i1 %tmp_25, i16 %sub_ln38_1, i16 %trunc_ln38_2" [../HS_hls/src/horn_schunck_hsl.cpp:38]   --->   Operation 161 'select' 'v_avg' <Predicate = (!icmp_ln33)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i16 %u_avg" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 162 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (2.84ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40 = mul i32 %sext_ln40, i32 %sext_ln40_1" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 163 'mul' 'mul_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i16 %v_avg" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 164 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (2.84ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_3" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 165 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln33)> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%sext_ln40_4 = sext i32 %mul_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 166 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%sext_ln40_5 = sext i32 %mul_ln40_1" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 167 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %It64_load, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 168 'bitconcatenate' 'shl_ln40_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i26 %shl_ln40_1" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 169 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln40 = add i33 %sext_ln40_4, i33 %sext_ln40_6" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 170 'add' 'add_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln40_1 = add i33 %add_ln40, i33 %sext_ln40_5" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 171 'add' 'add_ln40_1' <Predicate = (!icmp_ln33)> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln41_1 = add i33 %sext_ln41, i33 %sext_ln41_1" [../HS_hls/src/horn_schunck_hsl.cpp:41]   --->   Operation 172 'add' 'add_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i33.i20, i33 %add_ln40_1, i20 0" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 173 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i33 %add_ln41_1" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 174 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 175 [57/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 175 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (1.02ns)   --->   "%ret_ln0 = ret"   --->   Operation 254 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 1.02>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 176 [56/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 176 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 177 [55/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 177 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 178 [54/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 178 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 179 [53/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 179 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 180 [52/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 180 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 181 [51/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 181 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 182 [50/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 182 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 183 [49/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 183 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 184 [48/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 184 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 185 [47/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 185 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 186 [46/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 186 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 187 [45/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 187 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 188 [44/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 188 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 189 [43/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 189 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.89>
ST_21 : Operation 190 [42/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 190 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 191 [41/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 191 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 192 [40/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 192 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 193 [39/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 193 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 194 [38/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 194 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 195 [37/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 195 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 196 [36/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 196 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 197 [35/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 197 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.89>
ST_29 : Operation 198 [34/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 198 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 199 [33/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 199 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.89>
ST_31 : Operation 200 [32/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 200 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.89>
ST_32 : Operation 201 [31/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 201 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 202 [30/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 202 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 203 [29/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 203 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 204 [28/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 204 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 205 [27/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 205 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 206 [26/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 206 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.89>
ST_38 : Operation 207 [25/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 207 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 208 [24/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 208 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 209 [23/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 209 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 210 [22/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 210 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 211 [21/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 211 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 212 [20/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 212 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.89>
ST_44 : Operation 213 [19/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 213 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.89>
ST_45 : Operation 214 [18/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 214 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.89>
ST_46 : Operation 215 [17/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 215 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.89>
ST_47 : Operation 216 [16/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 216 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.89>
ST_48 : Operation 217 [15/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 217 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.89>
ST_49 : Operation 218 [14/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 218 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.89>
ST_50 : Operation 219 [13/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 219 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.89>
ST_51 : Operation 220 [12/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 220 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.89>
ST_52 : Operation 221 [11/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 221 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.89>
ST_53 : Operation 222 [10/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 222 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.89>
ST_54 : Operation 223 [9/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 223 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.89>
ST_55 : Operation 224 [8/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 224 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.89>
ST_56 : Operation 225 [7/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 225 'sdiv' 'sdiv_ln40' <Predicate = (!icmp_ln33)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.89>
ST_57 : Operation 226 [6/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 226 'sdiv' 'sdiv_ln40' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.89>
ST_58 : Operation 227 [5/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 227 'sdiv' 'sdiv_ln40' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.89>
ST_59 : Operation 228 [4/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 228 'sdiv' 'sdiv_ln40' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.89>
ST_60 : Operation 229 [3/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 229 'sdiv' 'sdiv_ln40' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.89>
ST_61 : Operation 230 [2/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 230 'sdiv' 'sdiv_ln40' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 28.9>
ST_62 : Operation 231 [1/1] (0.00ns)   --->   "%u_addr_3 = getelementptr i16 %u, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 231 'getelementptr' 'u_addr_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 232 [1/1] (0.00ns)   --->   "%v_addr_3 = getelementptr i16 %v, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 232 'getelementptr' 'v_addr_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/horn_schunck_hsl.cpp:35]   --->   Operation 233 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 234 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 234 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 235 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 236 [1/57] (2.89ns)   --->   "%sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 236 'sdiv' 'sdiv_ln40' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 237 [1/1] (0.00ns)   --->   "%P = partselect i16 @_ssdm_op_PartSelect.i16.i53.i32.i32, i53 %sdiv_ln40, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 237 'partselect' 'P' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i16 %P" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 238 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i16 %Ix64_load" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 239 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %u_avg, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 240 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 241 [1/1] (2.84ns) (grouped into DSP with root node sub_ln43)   --->   "%mul_ln43 = mul i26 %sext_ln43, i26 %sext_ln43_1" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 241 'mul' 'mul_ln43' <Predicate = true> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 242 [1/1] (2.95ns) (root node of the DSP)   --->   "%sub_ln43 = sub i26 %shl_ln5, i26 %mul_ln43" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 242 'sub' 'sub_ln43' <Predicate = true> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln43, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 243 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 244 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln43 = store i16 %trunc_ln, i12 %u_addr_3" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 244 'store' 'store_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_62 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %Iy64_load" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 245 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %v_avg, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 246 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 247 [1/1] (2.84ns) (grouped into DSP with root node sub_ln44)   --->   "%mul_ln44 = mul i26 %sext_ln43, i26 %sext_ln44" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 247 'mul' 'mul_ln44' <Predicate = true> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 248 [1/1] (2.95ns) (root node of the DSP)   --->   "%sub_ln44 = sub i26 %shl_ln6, i26 %mul_ln44" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 248 'sub' 'sub_ln44' <Predicate = true> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln44, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 249 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 250 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln44 = store i16 %trunc_ln1, i12 %v_addr_3" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 250 'store' 'store_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_62 : Operation 251 [1/1] (1.02ns)   --->   "%store_ln43 = store i16 %trunc_ln, i16 %store_forwarded3" [../HS_hls/src/horn_schunck_hsl.cpp:43]   --->   Operation 251 'store' 'store_ln43' <Predicate = true> <Delay = 1.02>
ST_62 : Operation 252 [1/1] (1.02ns)   --->   "%store_ln44 = store i16 %trunc_ln1, i16 %store_forwarded" [../HS_hls/src/horn_schunck_hsl.cpp:44]   --->   Operation 252 'store' 'store_ln44' <Predicate = true> <Delay = 1.02>
ST_62 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:33]   --->   Operation 253 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.693ns
The critical path consists of the following:
	'store' operation ('store_ln33', ../HS_hls/src/horn_schunck_hsl.cpp:33) of constant 1 6 bit on local variable 'x', ../HS_hls/src/horn_schunck_hsl.cpp:33 [23]  (1.029 ns)
	'load' operation 6 bit ('x', ../HS_hls/src/horn_schunck_hsl.cpp:37) on local variable 'x', ../HS_hls/src/horn_schunck_hsl.cpp:33 [26]  (0.000 ns)
	'getelementptr' operation 12 bit ('Ix64_addr', ../HS_hls/src/horn_schunck_hsl.cpp:40) [35]  (0.000 ns)
	'load' operation 16 bit ('Ix64_load', ../HS_hls/src/horn_schunck_hsl.cpp:40) on array 'Ix64' [89]  (2.664 ns)

 <State 2>: 3.754ns
The critical path consists of the following:
	'load' operation 16 bit ('Ix64_load', ../HS_hls/src/horn_schunck_hsl.cpp:40) on array 'Ix64' [89]  (2.664 ns)
	'mul' operation 32 bit of DSP[105] ('mul_ln41', ../HS_hls/src/horn_schunck_hsl.cpp:41) [104]  (1.090 ns)

 <State 3>: 1.090ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[105] ('mul_ln41', ../HS_hls/src/horn_schunck_hsl.cpp:41) [104]  (1.090 ns)

 <State 4>: 1.780ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[105] ('mul_ln41', ../HS_hls/src/horn_schunck_hsl.cpp:41) [104]  (0.000 ns)
	'add' operation 32 bit of DSP[105] ('add_ln41', ../HS_hls/src/horn_schunck_hsl.cpp:41) [105]  (1.780 ns)

 <State 5>: 3.560ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[105] ('add_ln41', ../HS_hls/src/horn_schunck_hsl.cpp:41) [105]  (1.780 ns)
	'add' operation 33 bit of DSP[109] ('add_ln41_1', ../HS_hls/src/horn_schunck_hsl.cpp:41) [109]  (1.780 ns)

 <State 6>: 19.241ns
The critical path consists of the following:
	'load' operation 16 bit ('store_forwarded3_load', ../HS_hls/src/horn_schunck_hsl.cpp:37) on local variable 'store_forwarded3' [31]  (0.000 ns)
	'add' operation 17 bit ('add_ln37_3', ../HS_hls/src/horn_schunck_hsl.cpp:37) [58]  (1.488 ns)
	'add' operation 18 bit ('add_ln37_5', ../HS_hls/src/horn_schunck_hsl.cpp:37) [65]  (2.558 ns)
	'sub' operation 18 bit ('sub_ln37', ../HS_hls/src/horn_schunck_hsl.cpp:37) [67]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln37_1', ../HS_hls/src/horn_schunck_hsl.cpp:37) [69]  (1.488 ns)
	'select' operation 16 bit ('u_avg', ../HS_hls/src/horn_schunck_hsl.cpp:37) [71]  (0.549 ns)
	'mul' operation 32 bit of DSP[102] ('mul_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [92]  (2.840 ns)
	'add' operation 33 bit of DSP[102] ('add_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [102]  (2.950 ns)
	'add' operation 33 bit of DSP[103] ('add_ln40_1', ../HS_hls/src/horn_schunck_hsl.cpp:40) [103]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 7>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 8>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 9>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 10>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 11>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 12>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 13>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 14>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 15>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 16>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 17>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 18>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 19>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 20>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 21>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 22>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 23>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 24>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 25>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 26>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 27>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 28>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 29>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 30>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 31>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 32>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 33>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 34>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 35>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 36>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 37>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 38>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 39>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 40>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 41>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 42>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 43>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 44>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 45>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 46>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 47>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 48>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 49>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 50>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 51>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 52>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 53>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 54>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 55>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 56>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 57>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 58>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 59>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 60>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 61>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

 <State 62>: 28.952ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)
	'mul' operation 26 bit of DSP[118] ('mul_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [117]  (2.840 ns)
	'sub' operation 26 bit of DSP[118] ('sub_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [118]  (2.950 ns)
	'store' operation ('store_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) of variable 'trunc_ln', ../HS_hls/src/horn_schunck_hsl.cpp:43 16 bit on local variable 'store_forwarded3' [127]  (1.029 ns)
	'load' operation 16 bit ('store_forwarded3_load', ../HS_hls/src/horn_schunck_hsl.cpp:37) on local variable 'store_forwarded3' [31]  (0.000 ns)
	'add' operation 17 bit ('add_ln37_3', ../HS_hls/src/horn_schunck_hsl.cpp:37) [58]  (1.488 ns)
	'add' operation 18 bit ('add_ln37_5', ../HS_hls/src/horn_schunck_hsl.cpp:37) [65]  (2.558 ns)
	'sub' operation 18 bit ('sub_ln37', ../HS_hls/src/horn_schunck_hsl.cpp:37) [67]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln37_1', ../HS_hls/src/horn_schunck_hsl.cpp:37) [69]  (1.488 ns)
	'select' operation 16 bit ('u_avg', ../HS_hls/src/horn_schunck_hsl.cpp:37) [71]  (0.549 ns)
	'mul' operation 32 bit of DSP[102] ('mul_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [92]  (2.840 ns)
	'add' operation 33 bit of DSP[102] ('add_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [102]  (2.950 ns)
	'add' operation 33 bit of DSP[103] ('add_ln40_1', ../HS_hls/src/horn_schunck_hsl.cpp:40) [103]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
