________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro ti_cic_filter_top.options'.
Pre-processing...
Reading xml file 'arch_fixed3.xml'...
Reading blif file 'cic_filter_top_clkfix_abc.blif'...
WARNING(1): Invalid net "reset_n" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(2): Deleted 1 nets with zero input pins.
Validating architecture file ...
Validating circuit file 'cic_filter_top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(3): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 1 nets with no fanout.
[vpr] WARNING(4): logical_block reset_n #1 has no fanout.
[vpr] Removing input.
[vpr] Removed 2 LUT buffers.
[vpr] Sweeped away 3 nodes.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	107 LUTs of size 2
[vpr] 	491 LUTs of size 3
[vpr] 	258 LUTs of size 4
[vpr] 	472 LUTs of size 5
[vpr] 	4 of type input
[vpr] 	10 of type output
[vpr] 	108 of type latch
[vpr] 	1328 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'cic_filter_top_clkfix_abc.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1450, total nets: 1440, total inputs: 4, total outputs: 10
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.18099e-09
[vpr] 
[vpr] SDC file 'ti_cic_filter_top.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n1472, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 1: cb.dout~7, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n1356, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n443, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n818, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 5: cb.n859, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n445, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n819, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.n696, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n1296, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n773, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n1242, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n1222, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n1325, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n1225, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n1361, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n1424, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n1377, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n786, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n784, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n517, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n623, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 22: cb.n754, type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 23: cb.n524, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 24: cb.n628, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.n462, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.n634, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n721, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n488, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n450, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n700, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n703, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n1202, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 33: cb.n1268, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n1278, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n1129, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.n624, type: clb
[vpr] 	......................................................................
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n1280, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n1229, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n572, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n506, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n717, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n619, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n764, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 44: cb.n509, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n493, type: clb
[vpr] 	...........................................
[vpr] Passed route at end.
[vpr] Complex block 46: cb.n505, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n464, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n570, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n483, type: clb
[vpr] 	.................................................................................
[vpr] Passed route at end.
[vpr] Complex block 50: cb.n455, type: clb
[vpr] 	.................................................................................
[vpr] Passed route at end.
[vpr] Complex block 51: cb.n539, type: clb
[vpr] 	...............................................................................
[vpr] Passed route at end.
[vpr] Complex block 52: cb.n592, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 53: cb.n600, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n661, type: clb
[vpr] 	.....................................................................
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n765, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n591, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n536, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n573, type: clb
[vpr] 	.........................................................................
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n751, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n475, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 61: cb.n531, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n564, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n530, type: clb
[vpr] 	..................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n1019, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 65: cb.n783, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 66: cb.n920, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 67: cb.n831, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 68: cb.n833, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n1248, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n1303, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n908, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n496, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n459, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n575, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n651, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n1214, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 77: cb.n540, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n501, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 79: cb.n672, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n667, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 81: cb.n1090, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 82: cb.n938, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 83: cb.n1319, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 84: cb.n1005, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 85: cb.n613, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 86: cb.n1057, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 87: cb.n657, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 88: cb.n994, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n732, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n1109, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n1139, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n1000, type: clb
[vpr] 	.......................................................
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n1142, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n1150, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n1157, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 96: cb.dout~6, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 97: cb.dout~4, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 98: cb.ble0_ban1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n1340, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n1271, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 101: cb.n896, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n1288, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 103: cb.n1379, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n1284, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n1212, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n1312, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n897, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n904, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n1316, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n902, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n1534, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n1372, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n1629, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n1584, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n1664, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 116: cb.din_valid, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n406_1, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n346_1, type: clb
[vpr] 	.....
[vpr] Passed route at end.
[vpr] Complex block 119: cb.din, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 120: cb.out:dout_valid, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 121: cb.out:dout~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 122: cb.out:dout~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 123: cb.out:dout~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 124: cb.out:dout~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 125: cb.out:dout~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 126: cb.out:dout~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 127: cb.out:dout~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 128: cb.out:dout~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 129: cb.out:dout~8, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 130: cb.clk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 14, average # input + clock pins used: 0.714286, average # output pins used: 0.285714
[vpr] 	clb: # blocks: 117, average # input + clock pins used: 20.9829, average # output pins used: 8.67521
[vpr] Absorbed logical nets 421 out of 1440 nets, 1019 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'ti_cic_filter_top.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 1019
[vpr] Netlist num_blocks: 131
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 117.
[vpr] Netlist inputs pins: 4
[vpr] Netlist output pins: 10
[vpr] 
[vpr] The circuit will be mapped into a 11 x 11 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      14	blocks of type: io
[vpr] 	Architecture 704	blocks of type: io
[vpr] 	Netlist      117	blocks of type: clb
[vpr] 	Architecture 121	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 2421 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.00941 bb_cost: 136.353 td_cost: 4.71933e-06 delay_cost: 5.70653e-06
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.12087 0.98305   134.7891 4.2502e-06 5.6183e-06 2.3571e-09 61.9408  0.9880  0.0090 12.0000  1.000       665  0.500
[vpr] 0.06043 0.98128   133.2328 4.322e-06  5.6284e-06 2.356e-09  60.8385  0.9895  0.0083 12.0000  1.000      1330  0.500
[vpr] 0.03022 1.00317   134.9648 4.2848e-06 5.6612e-06 2.3353e-09 59.9111  0.9744  0.0083 12.0000  1.000      1995  0.500
[vpr] 0.01511 1.00177   133.1126 4.297e-06  5.6431e-06 2.324e-09  59.7174  0.9293  0.0086 12.0000  1.000      2660  0.900
[vpr] 0.01360 1.00442   134.3455 4.1693e-06 5.6714e-06 2.3461e-09 64.6413  0.9579  0.0077 12.0000  1.000      3325  0.900
[vpr] 0.01224 0.98423   134.0431 4.2894e-06 5.667e-06  2.3619e-09 62.0615  0.9474  0.0104 12.0000  1.000      3990  0.900
[vpr] 0.01101 0.99529   133.5396 4.1666e-06 5.6525e-06 2.3224e-09 63.7498  0.9308  0.0087 12.0000  1.000      4655  0.900
[vpr] 0.00991 0.99191   133.4848 4.2389e-06 5.632e-06  2.3329e-09 63.7076  0.9293  0.0087 12.0000  1.000      5320  0.900
[vpr] 0.00892 0.99134   133.0410 4.2981e-06 5.6397e-06 2.334e-09  60.3797  0.9143  0.0075 12.0000  1.000      5985  0.900
[vpr] 0.00803 0.99838   131.7481 4.4282e-06 5.6024e-06 2.3173e-09 58.9854  0.8932  0.0077 12.0000  1.000      6650  0.900
[vpr] 0.00723 1.00454   132.8546 4.2733e-06 5.6271e-06 2.3052e-09 62.4486  0.9038  0.0112 12.0000  1.000      7315  0.900
[vpr] 0.00650 0.98850   131.6772 4.2767e-06 5.5923e-06 2.323e-09  58.5855  0.9113  0.0086 12.0000  1.000      7980  0.900
[vpr] 0.00585 0.98955   133.0734 4.3226e-06 5.6436e-06 2.3291e-09 60.7377  0.8722  0.0107 12.0000  1.000      8645  0.900
[vpr] 0.00527 0.98232   131.5275 4.2799e-06 5.5922e-06 2.3297e-09 61.2898  0.8617  0.0122 12.0000  1.000      9310  0.900
[vpr] 0.00474 0.98482   130.9748 4.1122e-06 5.5616e-06 2.342e-09  62.9429  0.8120  0.0104 12.0000  1.000      9975  0.900
[vpr] 0.00427 0.99901   130.2873 4.2562e-06 5.5587e-06 2.2896e-09 60.4969  0.8195  0.0056 12.0000  1.000     10640  0.900
[vpr] 0.00384 0.99795   131.0762 4.2152e-06 5.5552e-06 2.2902e-09 62.3193  0.8135  0.0053 12.0000  1.000     11305  0.900
[vpr] 0.00346 0.98825   129.0666 4.1933e-06 5.5252e-06 2.3007e-09 61.1307  0.7444  0.0069 12.0000  1.000     11970  0.950
[vpr] 0.00328 1.00173   127.9951 4.1849e-06 5.4845e-06 2.2561e-09 61.5833  0.7549  0.0069 12.0000  1.000     12635  0.950
[vpr] 0.00312 1.01318   128.3311 4.2029e-06 5.492e-06  2.251e-09  62.4724  0.6947  0.0080 12.0000  1.000     13300  0.950
[vpr] 0.00296 0.99347   127.8009 4.1142e-06 5.4975e-06 2.2907e-09 61.8762  0.7113  0.0094 12.0000  1.000     13965  0.950
[vpr] 0.00282 0.99289   128.0729 4.1216e-06 5.4964e-06 2.2966e-09 61.5826  0.6827  0.0065 12.0000  1.000     14630  0.950
[vpr] 0.00267 1.01835   128.7238 4.1188e-06 5.4963e-06 2.2391e-09 61.3674  0.6917  0.0137 12.0000  1.000     15295  0.950
[vpr] 0.00254 0.98767   128.9503 4.3412e-06 5.5331e-06 2.3117e-09 58.2521  0.7098  0.0112 12.0000  1.000     15960  0.950
[vpr] 0.00241 0.98956   128.0020 4.166e-06  5.4696e-06 2.2894e-09 61.3112  0.6887  0.0102 12.0000  1.000     16625  0.950
[vpr] 0.00229 0.99327   126.4928 3.9447e-06 5.4242e-06 2.2456e-09 63.6986  0.6331  0.0099 12.0000  1.000     17290  0.950
[vpr] 0.00218 0.98735   124.8670 4.1648e-06 5.4312e-06 2.2528e-09 60.7005  0.5940  0.0133 12.0000  1.000     17955  0.950
[vpr] 0.00207 0.98403   123.3299 3.8344e-06 5.3711e-06 2.2518e-09 66.1371  0.5774  0.0105 12.0000  1.000     18620  0.950
[vpr] 0.00197 0.99186   121.3267 3.9922e-06 5.3415e-06 2.2149e-09 59.2443  0.5008  0.0060 12.0000  1.000     19285  0.950
[vpr] 0.00187 1.01128   121.7673 4.1254e-06 5.3499e-06 2.183e-09  56.1838  0.5323  0.0085 12.0000  1.000     19950  0.950
[vpr] 0.00177 1.00283   123.5957 3.9722e-06 5.3835e-06 2.22e-09   60.2416  0.5444  0.0074 12.0000  1.000     20615  0.950
[vpr] 0.00169 0.98270   118.8709 4.1733e-06 5.32e-06   2.2152e-09 56.0891  0.4932  0.0114 12.0000  1.000     21280  0.950
[vpr] 0.00160 0.98540   116.8326 4.0309e-06 5.2672e-06 2.1951e-09 57.9765  0.4511  0.0094 12.0000  1.000     21945  0.950
[vpr] 0.00152 0.98485   116.6853 4.0127e-06 5.2423e-06 2.1816e-09 59.0793  0.4000  0.0062 12.0000  1.000     22610  0.950
[vpr] 0.00145 0.99186   115.6060 3.6233e-06 5.2008e-06 2.162e-09  60.2689  0.3714  0.0098 11.5200  1.305     23275  0.950
[vpr] 0.00137 0.99451   114.3962 3.2069e-06 5.1617e-06 2.1281e-09 60.3799  0.3398  0.0084 10.7301  1.808     23940  0.950
[vpr] 0.00130 1.00310   115.8149 2.7217e-06 5.183e-06  2.1322e-09 62.2329  0.3549  0.0037  9.6554  2.492     24605  0.950
[vpr] 0.00124 1.00783   117.0849 2.6234e-06 5.2253e-06 2.137e-09  60.5615  0.4105  0.0127  8.8336  3.015     25270  0.950
[vpr] 0.00118 0.96998   114.0692 2.5072e-06 5.1535e-06 2.1615e-09 61.3768  0.3639  0.0136  8.5733  3.181     25935  0.950
[vpr] 0.00112 0.98166   109.9212 2.0733e-06 5.0899e-06 2.1316e-09 60.5666  0.3489  0.0087  7.9209  3.596     26600  0.950
[vpr] 0.00106 1.00127   110.0317 2.3672e-06 5.0804e-06 2.0841e-09 56.6592  0.3233  0.0081  7.1991  4.055     27265  0.950
[vpr] 0.00101 0.99656   107.9001 2.0837e-06 5e-06      2.0752e-09 57.6065  0.3459  0.0053  6.3590  4.590     27930  0.950
[vpr] 0.00096 0.98685   107.8377 1.7961e-06 4.9398e-06 2.0473e-09 58.5287  0.3459  0.0081  5.7604  4.971     28595  0.950
[vpr] 0.00091 0.98344   104.6584 2.0248e-06 4.9182e-06 2.0373e-09 55.1750  0.2932  0.0073  5.2182  5.316     29260  0.950
[vpr] 0.00087 0.99394   104.0925 1.9128e-06 4.9137e-06 2.0322e-09 54.6940  0.3519  0.0072  4.4523  5.803     29925  0.950
[vpr] 0.00082 0.99345   102.1410 1.6714e-06 4.8298e-06 2.0018e-09 56.3829  0.3293  0.0058  4.0600  6.053     30590  0.950
[vpr] 0.00078 0.99345   101.5135 1.3619e-06 4.8073e-06 1.99e-09   57.5722  0.3669  0.0065  3.6106  6.339     31255  0.950
[vpr] 0.00074 0.99827   100.6437 1.8453e-06 4.8203e-06 1.9852e-09 55.0642  0.3353  0.0062  3.3468  6.507     31920  0.950
[vpr] 0.00070 0.99583   101.5761 1.7609e-06 4.8455e-06 1.9975e-09 54.8053  0.4526  0.0041  2.9965  6.730     32585  0.950
[vpr] 0.00067 0.98716   100.5894 1.6553e-06 4.8273e-06 2.0137e-09 54.9837  0.3669  0.0060  3.0343  6.705     33250  0.950
[vpr] 0.00064 0.98901    98.6096 1.6205e-06 4.7641e-06 1.9701e-09 55.3408  0.4135  0.0033  2.8126  6.847     33915  0.950
[vpr] 0.00060 0.99943    99.1541 1.8879e-06 4.7713e-06 1.976e-09  53.9502  0.3940  0.0055  2.7381  6.894     34580  0.950
[vpr] 0.00057 0.99323    98.3695 1.8416e-06 4.7337e-06 1.9572e-09 53.0520  0.3940  0.0026  2.6121  6.974     35245  0.950
[vpr] 0.00055 0.99145    98.0374 1.561e-06  4.7274e-06 1.9465e-09 54.7196  0.3895  0.0061  2.4919  7.051     35910  0.950
[vpr] 0.00052 0.99677    97.2810 1.7764e-06 4.7251e-06 1.94e-09   54.3487  0.3774  0.0037  2.3660  7.131     36575  0.950
[vpr] 0.00049 0.99642    96.7111 1.6061e-06 4.7254e-06 1.9559e-09 53.6703  0.3338  0.0039  2.2180  7.225     37240  0.950
[vpr] 0.00047 0.98924    95.4684 1.6089e-06 4.6697e-06 1.9462e-09 53.8742  0.4677  0.0065  1.9825  7.375     37905  0.950
[vpr] 0.00044 0.99242    93.9671 1.2146e-06 4.6364e-06 1.9201e-09 55.8260  0.3038  0.0033  2.0374  7.340     38570  0.950
[vpr] 0.00042 1.00047    94.2829 1.4386e-06 4.6274e-06 1.9075e-09 53.7631  0.4150  0.0024  1.7598  7.516     39235  0.950
[vpr] 0.00040 0.99492    93.2380 1.6274e-06 4.6263e-06 1.9099e-09 53.2112  0.4346  0.0032  1.7159  7.544     39900  0.950
[vpr] 0.00038 0.99583    93.2173 1.4564e-06 4.6285e-06 1.9161e-09 53.7756  0.4015  0.0026  1.7066  7.550     40565  0.950
[vpr] 0.00036 0.99849    93.1559 1.7134e-06 4.6076e-06 1.9037e-09 52.4743  0.3699  0.0029  1.6409  7.592     41230  0.950
[vpr] 0.00034 0.99621    92.8069 1.7224e-06 4.6074e-06 1.9072e-09 53.1247  0.3865  0.0021  1.5259  7.665     41895  0.950
[vpr] 0.00033 0.99247    92.0082 1.5541e-06 4.5841e-06 1.8965e-09 53.7625  0.3699  0.0031  1.4442  7.717     42560  0.950
[vpr] 0.00031 0.99754    92.0346 1.3941e-06 4.5817e-06 1.8951e-09 55.4558  0.3353  0.0023  1.3430  7.782     43225  0.950
[vpr] 0.00029 0.99693    92.5720 1.3337e-06 4.5837e-06 1.8962e-09 54.0687  0.3398  0.0017  1.2025  7.871     43890  0.950
[vpr] 0.00028 0.99662    92.3018 1.5063e-06 4.5735e-06 1.8898e-09 54.0599  0.2962  0.0016  1.0820  7.948     44555  0.950
[vpr] 0.00027 0.99499    92.1019 1.5429e-06 4.5523e-06 1.8839e-09 53.7806  0.2827  0.0026  1.0000  8.000     45220  0.950
[vpr] 0.00025 0.99815    91.9643 1.5658e-06 4.5667e-06 1.8836e-09 53.3804  0.2496  0.0012  1.0000  8.000     45885  0.950
[vpr] 0.00024 0.99162    91.3406 1.4765e-06 4.5356e-06 1.8849e-09 53.9625  0.2466  0.0027  1.0000  8.000     46550  0.950
[vpr] 0.00023 0.99530    90.7137 1.4674e-06 4.5384e-06 1.8699e-09 53.8736  0.2391  0.0032  1.0000  8.000     47215  0.950
[vpr] 0.00022 0.99731    90.2604 1.436e-06  4.5098e-06 1.8701e-09 53.3823  0.2511  0.0012  1.0000  8.000     47880  0.950
[vpr] 0.00021 0.99558    89.8129 1.3547e-06 4.5098e-06 1.868e-09  54.5241  0.2316  0.0016  1.0000  8.000     48545  0.950
[vpr] 0.00020 0.99681    90.0426 1.3942e-06 4.5103e-06 1.8661e-09 54.1383  0.2015  0.0010  1.0000  8.000     49210  0.950
[vpr] 0.00019 0.99774    89.8807 1.4946e-06 4.4956e-06 1.8597e-09 53.4877  0.1955  0.0012  1.0000  8.000     49875  0.950
[vpr] 0.00018 0.99791    89.6707 1.5662e-06 4.4825e-06 1.854e-09  53.1244  0.2045  0.0011  1.0000  8.000     50540  0.950
[vpr] 0.00017 0.99813    89.7720 1.569e-06  4.4941e-06 1.8546e-09 53.2109  0.1925  0.0011  1.0000  8.000     51205  0.950
[vpr] 0.00016 0.99732    89.2425 1.3063e-06 4.4965e-06 1.8591e-09 55.1751  0.1774  0.0019  1.0000  8.000     51870  0.950
[vpr] 0.00015 0.99803    88.7799 1.5673e-06 4.4844e-06 1.854e-09  53.0187  0.1564  0.0010  1.0000  8.000     52535  0.950
[vpr] 0.00014 0.99959    89.0518 1.4487e-06 4.4803e-06 1.8513e-09 53.5813  0.1504  0.0004  1.0000  8.000     53200  0.950
[vpr] 0.00014 0.99837    88.8142 1.4663e-06 4.48e-06   1.8511e-09 53.4877  0.1820  0.0006  1.0000  8.000     53865  0.950
[vpr] 0.00013 0.99838    88.9846 1.5224e-06 4.4834e-06 1.8554e-09 53.5812  0.1684  0.0011  1.0000  8.000     54530  0.950
[vpr] 0.00012 0.99754    88.8985 1.6146e-06 4.4692e-06 1.8497e-09 53.1123  0.1263  0.0012  1.0000  8.000     55195  0.800
[vpr] 0.00010 0.99959    88.5833 1.7321e-06 4.4584e-06 1.8417e-09 52.5728  0.1128  0.0005  1.0000  8.000     55860  0.800
[vpr] 0.00008 0.99862    88.2577 1.7377e-06 4.4662e-06 1.8406e-09 52.5728  0.1203  0.0011  1.0000  8.000     56525  0.800
[vpr] 0.00006 0.99862    88.2444 1.613e-06  4.4592e-06 1.8451e-09 53.1127  0.1023  0.0004  1.0000  8.000     57190  0.800
[vpr] 0.00005 0.99906    88.2010 1.5889e-06 4.4563e-06 1.8408e-09 53.2235  0.1023  0.0006  1.0000  8.000     57855  0.800
[vpr] 0.00004 0.99954    88.2358 1.5608e-06 4.4476e-06 1.8384e-09 53.1127  0.0662  0.0002  1.0000  8.000     58520  0.800
[vpr] 0.00003 0.99934    88.0624 1.5714e-06 4.45e-06   1.8376e-09 53.1127  0.0887  0.0006  1.0000  8.000     59185  0.800
[vpr] 0.00003 0.99928    87.9125 1.5654e-06 4.449e-06  1.839e-09  53.1127  0.0707  0.0004  1.0000  8.000     59850  0.800
[vpr] 0.00002 0.99951    87.8085 1.5419e-06 4.4517e-06 1.839e-09  53.4182  0.0436  0.0003  1.0000  8.000     60515  0.800
[vpr] 0.00002 0.99955    87.9537 1.5696e-06 4.4471e-06 1.8387e-09 53.1127  0.0571  0.0002  1.0000  8.000     61180  0.800
[vpr] 0.00001 0.99970    87.7522 1.567e-06  4.4525e-06 1.8376e-09 53.1127  0.0406  0.0001  1.0000  8.000     61845  0.800
[vpr] 0.00001 0.99962    87.8428 1.5333e-06 4.4508e-06 1.8398e-09 53.4182  0.0286  0.0002  1.0000  8.000     62510  0.800
[vpr] 0.00001 0.99925    87.9226 1.5576e-06 4.4525e-06 1.8382e-09 53.1127  0.0511  0.0005  1.0000  8.000     63175  0.800
[vpr] 0.00001 0.99970    87.9962 1.5608e-06 4.4518e-06 1.8384e-09 53.1127  0.0241  0.0002  1.0000  8.000     63840  0.800
[vpr] 0.00001 0.99963    87.9204 1.5635e-06 4.4555e-06 1.8398e-09 53.1127  0.0376  0.0003  1.0000  8.000     64505  0.800
[vpr] 0.00000 0.99870    87.8516 1.4169e-06 4.4564e-06 1.8403e-09          0.0180  0.0002  1.0000  8.000     65170
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 8783
[vpr] bb_cost recomputed from scratch: 87.8341
[vpr] timing_cost recomputed from scratch: 1.41647e-06
[vpr] delay_cost recomputed from scratch: 4.45605e-06
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 65301
[vpr] 
[vpr] Placement estimated critical path delay: 54.0689 ns
[vpr] Placement cost: 0.998452, bb_cost: 87.834, td_cost: 1.41647e-06, delay_cost: 4.45605e-06
[vpr] Placement total # of swap attempts: 65301
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 48
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9760, total available wire length 12672, ratio 0.770202
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing aborted, the ratio of overused nodes is above the threshold.
[vpr] 
[vpr] Using low: 48, high: -1, current: 96
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9761, total available wire length 25344, ratio 0.38514
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 54.1355 ns
[vpr] Successfully routed after 25 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 48, high: 96, current: 72
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9813, total available wire length 19008, ratio 0.516256
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 72, high: 96, current: 84
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9761, total available wire length 22176, ratio 0.440161
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 55.8941 ns
[vpr] Successfully routed after 26 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 72, high: 84, current: 78
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9734, total available wire length 20592, ratio 0.472708
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 59.2731 ns
[vpr] Successfully routed after 33 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 72, high: 78, current: 76
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9782, total available wire length 20064, ratio 0.48754
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 61.1195 ns
[vpr] Successfully routed after 34 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 72, high: 76, current: 74
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9755, total available wire length 19536, ratio 0.499335
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 67.0245 ns
[vpr] Successfully routed after 35 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -553713127
[vpr] Best routing used a channel width factor of 74.
[vpr] 
[vpr] Average number of bends per net: 2.05992  Maximum # of bends: 39
[vpr] 
[vpr] Number of routed nets (nonglobal): 1018
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 13738, average net length: 13.4951
[vpr] 	Maximum net length: 158
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 3932, average wire segments per net: 3.86248
[vpr] 	Maximum segments used by a net: 47
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      66 51.9091       74
[vpr]                        1      70 60.2727       74
[vpr]                        2      70 57.9091       74
[vpr]                        3      71 57.2727       74
[vpr]                        4      68 56.9091       74
[vpr]                        5      69 56.3636       74
[vpr]                        6      66 52.2727       74
[vpr]                        7      66 52.6364       74
[vpr]                        8      58 49.2727       74
[vpr]                        9      61 48.8182       74
[vpr]                       10      57 44.9091       74
[vpr]                       11      52 39.0000       74
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      58 44.4545       74
[vpr]                        1      66 52.1818       74
[vpr]                        2      68 57.2727       74
[vpr]                        3      68 57.9091       74
[vpr]                        4      67 55.1818       74
[vpr]                        5      68 52.5455       74
[vpr]                        6      64 49.9091       74
[vpr]                        7      66 53.9091       74
[vpr]                        8      62 51.5455       74
[vpr]                        9      66 55.5455       74
[vpr]                       10      66 50.2727       74
[vpr]                       11      57 40.6364       74
[vpr] 
[vpr] Total tracks in x-direction: 888, in y-direction: 888
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
[vpr] 	Total used logic block area: 0
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 1.01906e+06, per logic tile: 8422.02
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.633
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.633
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 2.8134e-08 (s), total net delay: 3.08607e-08 (s)
[vpr] Final critical path: 58.9947 ns, f_max: 16.9507 MHz
[vpr] 
[vpr] Least slack in design: -58.9947 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'ti_cic_filter_top.toro.snoitpo'...
Writing xml file 'ti_cic_filter_top.toro.xml'...
Writing blif file 'ti_cic_filter_top.toro.blif'...
Writing architecture file 'ti_cic_filter_top.toro.arch'...
Writing fabric file 'ti_cic_filter_top.toro.fabric'...
Writing circuit file 'ti_cic_filter_top.toro.circuit'...
Writing laff file 'ti_cic_filter_top.toro.laff'...
Exiting...
