[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|stealNetworkDataUnit",
    "duplicate":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_0:stealNetworkDataUnit",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|stealNetworkDataUnit_1",
    "duplicate":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_1:stealNetworkDataUnit",
    "index":0.0625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|stealNetworkCtrlUnit",
    "duplicate":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_0:stealNetworkCtrlUnit",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|stealNetworkCtrlUnit_1",
    "duplicate":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_1:stealNetworkCtrlUnit",
    "index":0.1875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|Queue",
    "duplicate":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1/stealSide:stealSide/virtualStealServers_0:virtualStealServer/rdReq__deq:Queue",
    "index":0.5625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|Queue_1",
    "duplicate":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1/stealSide:stealSide/virtualStealServers_0:virtualStealServer/wrReq__deq:Queue",
    "index":0.625
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"stealSide.virtualStealServer$state",
    "definition":{
      "pushTaskMemAddress":4,
      "pushTaskMem":3,
      "giveAwayTask":7,
      "takeInTask":2,
      "popTaskMemAddress":6,
      "serveStealRequests":8,
      "processInterruptState":10,
      "init":0,
      "popTaskMem":5,
      "extendFIFO":9
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1.virtualStealServer.stateReg",
    "enumTypeName":"stealSide.virtualStealServer$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1.hw_deque.stateRegs_1",
    "enumTypeName":"deque.deque$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"deque.deque$state",
    "definition":{
      "pop":4,
      "readMem":2,
      "idle":0,
      "writeMem":1,
      "push":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1.hw_deque.stateRegs_0",
    "enumTypeName":"deque.deque$state"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1.DualPortBRAM",
    "name":"DualPortBRAM_sim.v",
    "text":"// the dual-port BRAM Verilog below is adapted from Dan Strother's example:\n// http://danstrother.com/2010/09/11/inferring-rams-in-fpgas/\n\n\nmodule DualPortBRAM #(\n    parameter DATA = 72,\n    parameter ADDR = 10\n) (\n    input   wire               clk,\n    input   wire               rst, \n\n    // Port A\n    input   wire                a_wr,\n    input   wire    [ADDR-1:0]  a_addr,\n    input   wire    [DATA-1:0]  a_din,\n    output  reg     [DATA-1:0]  a_dout,\n\n    // Port B\n    input   wire                b_wr,\n    input   wire    [ADDR-1:0]  b_addr,\n    input   wire    [DATA-1:0]  b_din,\n    output  reg     [DATA-1:0]  b_dout\n);\n\n// Shared memory\nreg [DATA-1:0] mem [(2**ADDR)-1:0];\n\n// Write takes two cycles (or write on negedge of clock) we go with two cycles model.\n\n// Port A\nalways @(posedge clk) begin\n    a_dout      <= mem[a_addr]; // 1 cycle read latency\n    if(a_wr) begin\n        a_dout      <= a_dout; // output no_change mode\n        mem[a_addr] <= a_din;\n    end\nend\n\n// Port B\nalways @(posedge clk) begin\n    b_dout      <= mem[b_addr]; // 1 cycle read latency\n    if(b_wr) begin\n        b_dout      <= b_dout;  // output no_change mode\n        mem[b_addr] <= b_din;\n    end\nend\n\nendmodule\n\n"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"stealSide.stealServer$state",
    "definition":{
      "pushTask":3,
      "giveAwayTask":5,
      "takeInTask":2,
      "popTask":4,
      "serveStealRequests":6,
      "requestTask":1,
      "init":0
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1.stealServer.stateReg",
    "enumTypeName":"stealSide.stealServer$state"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/devel/repos/jnbrq/systemc_helpers/examples/FlexiTask/simulations/paper_exp_dae_0/bulk/hdl/paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_BVALID",
    "sources":[
      "~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_BREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_RRESP",
    "sources":[
      "~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_RVALID",
    "sources":[
      "~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_BRESP",
    "sources":[
      "~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_BREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_vss_axi_full_0_WVALID",
    "sources":[
      "~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_vss_axi_full_0_WREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_RDATA",
    "sources":[
      "~paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1|paper_exp_dae_0__peCountExecute_1__vssNumberExecute_1>execute_stealSide_axi_mgmt_vss_0_RREADY"
    ]
  }
]