
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401638 <.init>:
  401638:	stp	x29, x30, [sp, #-16]!
  40163c:	mov	x29, sp
  401640:	bl	401ac0 <ferror@plt+0x60>
  401644:	ldp	x29, x30, [sp], #16
  401648:	ret

Disassembly of section .plt:

0000000000401650 <mbrtowc@plt-0x20>:
  401650:	stp	x16, x30, [sp, #-16]!
  401654:	adrp	x16, 41f000 <ferror@plt+0x1d5a0>
  401658:	ldr	x17, [x16, #4088]
  40165c:	add	x16, x16, #0xff8
  401660:	br	x17
  401664:	nop
  401668:	nop
  40166c:	nop

0000000000401670 <mbrtowc@plt>:
  401670:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401674:	ldr	x17, [x16]
  401678:	add	x16, x16, #0x0
  40167c:	br	x17

0000000000401680 <memcpy@plt>:
  401680:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401684:	ldr	x17, [x16, #8]
  401688:	add	x16, x16, #0x8
  40168c:	br	x17

0000000000401690 <_exit@plt>:
  401690:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401694:	ldr	x17, [x16, #16]
  401698:	add	x16, x16, #0x10
  40169c:	br	x17

00000000004016a0 <fwrite_unlocked@plt>:
  4016a0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4016a4:	ldr	x17, [x16, #24]
  4016a8:	add	x16, x16, #0x18
  4016ac:	br	x17

00000000004016b0 <strlen@plt>:
  4016b0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4016b4:	ldr	x17, [x16, #32]
  4016b8:	add	x16, x16, #0x20
  4016bc:	br	x17

00000000004016c0 <exit@plt>:
  4016c0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4016c4:	ldr	x17, [x16, #40]
  4016c8:	add	x16, x16, #0x28
  4016cc:	br	x17

00000000004016d0 <error@plt>:
  4016d0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4016d4:	ldr	x17, [x16, #48]
  4016d8:	add	x16, x16, #0x30
  4016dc:	br	x17

00000000004016e0 <strtod@plt>:
  4016e0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4016e4:	ldr	x17, [x16, #56]
  4016e8:	add	x16, x16, #0x38
  4016ec:	br	x17

00000000004016f0 <ferror_unlocked@plt>:
  4016f0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4016f4:	ldr	x17, [x16, #64]
  4016f8:	add	x16, x16, #0x40
  4016fc:	br	x17

0000000000401700 <sprintf@plt>:
  401700:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401704:	ldr	x17, [x16, #72]
  401708:	add	x16, x16, #0x48
  40170c:	br	x17

0000000000401710 <__cxa_atexit@plt>:
  401710:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401714:	ldr	x17, [x16, #80]
  401718:	add	x16, x16, #0x50
  40171c:	br	x17

0000000000401720 <setvbuf@plt>:
  401720:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401724:	ldr	x17, [x16, #88]
  401728:	add	x16, x16, #0x58
  40172c:	br	x17

0000000000401730 <lseek@plt>:
  401730:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401734:	ldr	x17, [x16, #96]
  401738:	add	x16, x16, #0x60
  40173c:	br	x17

0000000000401740 <__fpending@plt>:
  401740:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401744:	ldr	x17, [x16, #104]
  401748:	add	x16, x16, #0x68
  40174c:	br	x17

0000000000401750 <snprintf@plt>:
  401750:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401754:	ldr	x17, [x16, #112]
  401758:	add	x16, x16, #0x70
  40175c:	br	x17

0000000000401760 <localeconv@plt>:
  401760:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401764:	ldr	x17, [x16, #120]
  401768:	add	x16, x16, #0x78
  40176c:	br	x17

0000000000401770 <fileno@plt>:
  401770:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401774:	ldr	x17, [x16, #128]
  401778:	add	x16, x16, #0x80
  40177c:	br	x17

0000000000401780 <putc_unlocked@plt>:
  401780:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401784:	ldr	x17, [x16, #136]
  401788:	add	x16, x16, #0x88
  40178c:	br	x17

0000000000401790 <fclose@plt>:
  401790:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401794:	ldr	x17, [x16, #144]
  401798:	add	x16, x16, #0x90
  40179c:	br	x17

00000000004017a0 <nl_langinfo@plt>:
  4017a0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4017a4:	ldr	x17, [x16, #152]
  4017a8:	add	x16, x16, #0x98
  4017ac:	br	x17

00000000004017b0 <fopen@plt>:
  4017b0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4017b4:	ldr	x17, [x16, #160]
  4017b8:	add	x16, x16, #0xa0
  4017bc:	br	x17

00000000004017c0 <malloc@plt>:
  4017c0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4017c4:	ldr	x17, [x16, #168]
  4017c8:	add	x16, x16, #0xa8
  4017cc:	br	x17

00000000004017d0 <strncmp@plt>:
  4017d0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4017d4:	ldr	x17, [x16, #176]
  4017d8:	add	x16, x16, #0xb0
  4017dc:	br	x17

00000000004017e0 <bindtextdomain@plt>:
  4017e0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4017e4:	ldr	x17, [x16, #184]
  4017e8:	add	x16, x16, #0xb8
  4017ec:	br	x17

00000000004017f0 <__libc_start_main@plt>:
  4017f0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4017f4:	ldr	x17, [x16, #192]
  4017f8:	add	x16, x16, #0xc0
  4017fc:	br	x17

0000000000401800 <fgetc@plt>:
  401800:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401804:	ldr	x17, [x16, #200]
  401808:	add	x16, x16, #0xc8
  40180c:	br	x17

0000000000401810 <memset@plt>:
  401810:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401814:	ldr	x17, [x16, #208]
  401818:	add	x16, x16, #0xd0
  40181c:	br	x17

0000000000401820 <putchar_unlocked@plt>:
  401820:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401824:	ldr	x17, [x16, #216]
  401828:	add	x16, x16, #0xd8
  40182c:	br	x17

0000000000401830 <calloc@plt>:
  401830:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401834:	ldr	x17, [x16, #224]
  401838:	add	x16, x16, #0xe0
  40183c:	br	x17

0000000000401840 <realloc@plt>:
  401840:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401844:	ldr	x17, [x16, #232]
  401848:	add	x16, x16, #0xe8
  40184c:	br	x17

0000000000401850 <strrchr@plt>:
  401850:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401854:	ldr	x17, [x16, #240]
  401858:	add	x16, x16, #0xf0
  40185c:	br	x17

0000000000401860 <__gmon_start__@plt>:
  401860:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401864:	ldr	x17, [x16, #248]
  401868:	add	x16, x16, #0xf8
  40186c:	br	x17

0000000000401870 <strtoumax@plt>:
  401870:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401874:	ldr	x17, [x16, #256]
  401878:	add	x16, x16, #0x100
  40187c:	br	x17

0000000000401880 <abort@plt>:
  401880:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401884:	ldr	x17, [x16, #264]
  401888:	add	x16, x16, #0x108
  40188c:	br	x17

0000000000401890 <mbsinit@plt>:
  401890:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401894:	ldr	x17, [x16, #272]
  401898:	add	x16, x16, #0x110
  40189c:	br	x17

00000000004018a0 <puts@plt>:
  4018a0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4018a4:	ldr	x17, [x16, #280]
  4018a8:	add	x16, x16, #0x118
  4018ac:	br	x17

00000000004018b0 <fread_unlocked@plt>:
  4018b0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4018b4:	ldr	x17, [x16, #288]
  4018b8:	add	x16, x16, #0x120
  4018bc:	br	x17

00000000004018c0 <memcmp@plt>:
  4018c0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4018c4:	ldr	x17, [x16, #296]
  4018c8:	add	x16, x16, #0x128
  4018cc:	br	x17

00000000004018d0 <textdomain@plt>:
  4018d0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4018d4:	ldr	x17, [x16, #304]
  4018d8:	add	x16, x16, #0x130
  4018dc:	br	x17

00000000004018e0 <getopt_long@plt>:
  4018e0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4018e4:	ldr	x17, [x16, #312]
  4018e8:	add	x16, x16, #0x138
  4018ec:	br	x17

00000000004018f0 <strcmp@plt>:
  4018f0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4018f4:	ldr	x17, [x16, #320]
  4018f8:	add	x16, x16, #0x140
  4018fc:	br	x17

0000000000401900 <__ctype_b_loc@plt>:
  401900:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401904:	ldr	x17, [x16, #328]
  401908:	add	x16, x16, #0x148
  40190c:	br	x17

0000000000401910 <fseeko@plt>:
  401910:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401914:	ldr	x17, [x16, #336]
  401918:	add	x16, x16, #0x150
  40191c:	br	x17

0000000000401920 <strtof@plt>:
  401920:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401924:	ldr	x17, [x16, #344]
  401928:	add	x16, x16, #0x158
  40192c:	br	x17

0000000000401930 <strtold@plt>:
  401930:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401934:	ldr	x17, [x16, #352]
  401938:	add	x16, x16, #0x160
  40193c:	br	x17

0000000000401940 <free@plt>:
  401940:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401944:	ldr	x17, [x16, #360]
  401948:	add	x16, x16, #0x168
  40194c:	br	x17

0000000000401950 <__ctype_get_mb_cur_max@plt>:
  401950:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401954:	ldr	x17, [x16, #368]
  401958:	add	x16, x16, #0x170
  40195c:	br	x17

0000000000401960 <strchr@plt>:
  401960:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401964:	ldr	x17, [x16, #376]
  401968:	add	x16, x16, #0x178
  40196c:	br	x17

0000000000401970 <feof_unlocked@plt>:
  401970:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401974:	ldr	x17, [x16, #384]
  401978:	add	x16, x16, #0x180
  40197c:	br	x17

0000000000401980 <fwrite@plt>:
  401980:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401984:	ldr	x17, [x16, #392]
  401988:	add	x16, x16, #0x188
  40198c:	br	x17

0000000000401990 <fflush@plt>:
  401990:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401994:	ldr	x17, [x16, #400]
  401998:	add	x16, x16, #0x190
  40199c:	br	x17

00000000004019a0 <vprintf@plt>:
  4019a0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4019a4:	ldr	x17, [x16, #408]
  4019a8:	add	x16, x16, #0x198
  4019ac:	br	x17

00000000004019b0 <__fxstat@plt>:
  4019b0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4019b4:	ldr	x17, [x16, #416]
  4019b8:	add	x16, x16, #0x1a0
  4019bc:	br	x17

00000000004019c0 <fputs_unlocked@plt>:
  4019c0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4019c4:	ldr	x17, [x16, #424]
  4019c8:	add	x16, x16, #0x1a8
  4019cc:	br	x17

00000000004019d0 <__freading@plt>:
  4019d0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4019d4:	ldr	x17, [x16, #432]
  4019d8:	add	x16, x16, #0x1b0
  4019dc:	br	x17

00000000004019e0 <iswprint@plt>:
  4019e0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4019e4:	ldr	x17, [x16, #440]
  4019e8:	add	x16, x16, #0x1b8
  4019ec:	br	x17

00000000004019f0 <vfprintf@plt>:
  4019f0:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  4019f4:	ldr	x17, [x16, #448]
  4019f8:	add	x16, x16, #0x1c0
  4019fc:	br	x17

0000000000401a00 <printf@plt>:
  401a00:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401a04:	ldr	x17, [x16, #456]
  401a08:	add	x16, x16, #0x1c8
  401a0c:	br	x17

0000000000401a10 <__assert_fail@plt>:
  401a10:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401a14:	ldr	x17, [x16, #464]
  401a18:	add	x16, x16, #0x1d0
  401a1c:	br	x17

0000000000401a20 <__errno_location@plt>:
  401a20:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401a24:	ldr	x17, [x16, #472]
  401a28:	add	x16, x16, #0x1d8
  401a2c:	br	x17

0000000000401a30 <gettext@plt>:
  401a30:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401a34:	ldr	x17, [x16, #480]
  401a38:	add	x16, x16, #0x1e0
  401a3c:	br	x17

0000000000401a40 <fprintf@plt>:
  401a40:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401a44:	ldr	x17, [x16, #488]
  401a48:	add	x16, x16, #0x1e8
  401a4c:	br	x17

0000000000401a50 <setlocale@plt>:
  401a50:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401a54:	ldr	x17, [x16, #496]
  401a58:	add	x16, x16, #0x1f0
  401a5c:	br	x17

0000000000401a60 <ferror@plt>:
  401a60:	adrp	x16, 420000 <ferror@plt+0x1e5a0>
  401a64:	ldr	x17, [x16, #504]
  401a68:	add	x16, x16, #0x1f8
  401a6c:	br	x17

Disassembly of section .text:

0000000000401a70 <.text>:
  401a70:	mov	x29, #0x0                   	// #0
  401a74:	mov	x30, #0x0                   	// #0
  401a78:	mov	x5, x0
  401a7c:	ldr	x1, [sp]
  401a80:	add	x2, sp, #0x8
  401a84:	mov	x6, sp
  401a88:	movz	x0, #0x0, lsl #48
  401a8c:	movk	x0, #0x0, lsl #32
  401a90:	movk	x0, #0x40, lsl #16
  401a94:	movk	x0, #0x5534
  401a98:	movz	x3, #0x0, lsl #48
  401a9c:	movk	x3, #0x0, lsl #32
  401aa0:	movk	x3, #0x40, lsl #16
  401aa4:	movk	x3, #0xbee0
  401aa8:	movz	x4, #0x0, lsl #48
  401aac:	movk	x4, #0x0, lsl #32
  401ab0:	movk	x4, #0x40, lsl #16
  401ab4:	movk	x4, #0xbf60
  401ab8:	bl	4017f0 <__libc_start_main@plt>
  401abc:	bl	401880 <abort@plt>
  401ac0:	adrp	x0, 41f000 <ferror@plt+0x1d5a0>
  401ac4:	ldr	x0, [x0, #4064]
  401ac8:	cbz	x0, 401ad0 <ferror@plt+0x70>
  401acc:	b	401860 <__gmon_start__@plt>
  401ad0:	ret
  401ad4:	stp	x29, x30, [sp, #-32]!
  401ad8:	mov	x29, sp
  401adc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401ae0:	add	x0, x0, #0x288
  401ae4:	str	x0, [sp, #24]
  401ae8:	ldr	x0, [sp, #24]
  401aec:	str	x0, [sp, #24]
  401af0:	ldr	x1, [sp, #24]
  401af4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401af8:	add	x0, x0, #0x288
  401afc:	cmp	x1, x0
  401b00:	b.eq	401b3c <ferror@plt+0xdc>  // b.none
  401b04:	adrp	x0, 40b000 <ferror@plt+0x95a0>
  401b08:	add	x0, x0, #0xfa8
  401b0c:	ldr	x0, [x0]
  401b10:	str	x0, [sp, #16]
  401b14:	ldr	x0, [sp, #16]
  401b18:	str	x0, [sp, #16]
  401b1c:	ldr	x0, [sp, #16]
  401b20:	cmp	x0, #0x0
  401b24:	b.eq	401b40 <ferror@plt+0xe0>  // b.none
  401b28:	ldr	x1, [sp, #16]
  401b2c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401b30:	add	x0, x0, #0x288
  401b34:	blr	x1
  401b38:	b	401b40 <ferror@plt+0xe0>
  401b3c:	nop
  401b40:	ldp	x29, x30, [sp], #32
  401b44:	ret
  401b48:	stp	x29, x30, [sp, #-48]!
  401b4c:	mov	x29, sp
  401b50:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401b54:	add	x0, x0, #0x288
  401b58:	str	x0, [sp, #40]
  401b5c:	ldr	x0, [sp, #40]
  401b60:	str	x0, [sp, #40]
  401b64:	ldr	x1, [sp, #40]
  401b68:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401b6c:	add	x0, x0, #0x288
  401b70:	sub	x0, x1, x0
  401b74:	asr	x0, x0, #3
  401b78:	lsr	x1, x0, #63
  401b7c:	add	x0, x1, x0
  401b80:	asr	x0, x0, #1
  401b84:	str	x0, [sp, #32]
  401b88:	ldr	x0, [sp, #32]
  401b8c:	cmp	x0, #0x0
  401b90:	b.eq	401bd0 <ferror@plt+0x170>  // b.none
  401b94:	adrp	x0, 40b000 <ferror@plt+0x95a0>
  401b98:	add	x0, x0, #0xfb0
  401b9c:	ldr	x0, [x0]
  401ba0:	str	x0, [sp, #24]
  401ba4:	ldr	x0, [sp, #24]
  401ba8:	str	x0, [sp, #24]
  401bac:	ldr	x0, [sp, #24]
  401bb0:	cmp	x0, #0x0
  401bb4:	b.eq	401bd4 <ferror@plt+0x174>  // b.none
  401bb8:	ldr	x2, [sp, #24]
  401bbc:	ldr	x1, [sp, #32]
  401bc0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401bc4:	add	x0, x0, #0x288
  401bc8:	blr	x2
  401bcc:	b	401bd4 <ferror@plt+0x174>
  401bd0:	nop
  401bd4:	ldp	x29, x30, [sp], #48
  401bd8:	ret
  401bdc:	stp	x29, x30, [sp, #-16]!
  401be0:	mov	x29, sp
  401be4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401be8:	add	x0, x0, #0x2c0
  401bec:	ldrb	w0, [x0]
  401bf0:	and	x0, x0, #0xff
  401bf4:	cmp	x0, #0x0
  401bf8:	b.ne	401c14 <ferror@plt+0x1b4>  // b.any
  401bfc:	bl	401ad4 <ferror@plt+0x74>
  401c00:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401c04:	add	x0, x0, #0x2c0
  401c08:	mov	w1, #0x1                   	// #1
  401c0c:	strb	w1, [x0]
  401c10:	b	401c18 <ferror@plt+0x1b8>
  401c14:	nop
  401c18:	ldp	x29, x30, [sp], #16
  401c1c:	ret
  401c20:	stp	x29, x30, [sp, #-16]!
  401c24:	mov	x29, sp
  401c28:	bl	401b48 <ferror@plt+0xe8>
  401c2c:	nop
  401c30:	ldp	x29, x30, [sp], #16
  401c34:	ret
  401c38:	sub	sp, sp, #0x20
  401c3c:	str	x0, [sp, #8]
  401c40:	str	x1, [sp]
  401c44:	ldr	x0, [sp, #8]
  401c48:	ldr	x1, [sp]
  401c4c:	udiv	x2, x0, x1
  401c50:	ldr	x1, [sp]
  401c54:	mul	x1, x2, x1
  401c58:	sub	x0, x0, x1
  401c5c:	str	x0, [sp, #24]
  401c60:	ldr	x0, [sp]
  401c64:	str	x0, [sp, #8]
  401c68:	ldr	x0, [sp, #24]
  401c6c:	str	x0, [sp]
  401c70:	ldr	x0, [sp]
  401c74:	cmp	x0, #0x0
  401c78:	b.ne	401c44 <ferror@plt+0x1e4>  // b.any
  401c7c:	ldr	x0, [sp, #8]
  401c80:	add	sp, sp, #0x20
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-32]!
  401c8c:	mov	x29, sp
  401c90:	str	x0, [sp, #24]
  401c94:	str	x1, [sp, #16]
  401c98:	ldr	x1, [sp, #16]
  401c9c:	ldr	x0, [sp, #24]
  401ca0:	bl	401c38 <ferror@plt+0x1d8>
  401ca4:	mov	x1, x0
  401ca8:	ldr	x0, [sp, #16]
  401cac:	udiv	x1, x0, x1
  401cb0:	ldr	x0, [sp, #24]
  401cb4:	mul	x0, x1, x0
  401cb8:	ldp	x29, x30, [sp], #32
  401cbc:	ret
  401cc0:	stp	x29, x30, [sp, #-16]!
  401cc4:	mov	x29, sp
  401cc8:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401ccc:	add	x0, x0, #0x48
  401cd0:	bl	401a30 <gettext@plt>
  401cd4:	mov	x2, x0
  401cd8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401cdc:	add	x0, x0, #0x2a8
  401ce0:	ldr	x0, [x0]
  401ce4:	mov	x1, x0
  401ce8:	mov	x0, x2
  401cec:	bl	4019c0 <fputs_unlocked@plt>
  401cf0:	nop
  401cf4:	ldp	x29, x30, [sp], #16
  401cf8:	ret
  401cfc:	stp	x29, x30, [sp, #-16]!
  401d00:	mov	x29, sp
  401d04:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401d08:	add	x0, x0, #0x80
  401d0c:	bl	401a30 <gettext@plt>
  401d10:	mov	x2, x0
  401d14:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401d18:	add	x0, x0, #0x2a8
  401d1c:	ldr	x0, [x0]
  401d20:	mov	x1, x0
  401d24:	mov	x0, x2
  401d28:	bl	4019c0 <fputs_unlocked@plt>
  401d2c:	nop
  401d30:	ldp	x29, x30, [sp], #16
  401d34:	ret
  401d38:	stp	x29, x30, [sp, #-176]!
  401d3c:	mov	x29, sp
  401d40:	str	x0, [sp, #24]
  401d44:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401d48:	add	x1, x0, #0x1e0
  401d4c:	add	x0, sp, #0x28
  401d50:	ldp	x2, x3, [x1]
  401d54:	stp	x2, x3, [x0]
  401d58:	ldp	x2, x3, [x1, #16]
  401d5c:	stp	x2, x3, [x0, #16]
  401d60:	ldp	x2, x3, [x1, #32]
  401d64:	stp	x2, x3, [x0, #32]
  401d68:	ldp	x2, x3, [x1, #48]
  401d6c:	stp	x2, x3, [x0, #48]
  401d70:	ldp	x2, x3, [x1, #64]
  401d74:	stp	x2, x3, [x0, #64]
  401d78:	ldp	x2, x3, [x1, #80]
  401d7c:	stp	x2, x3, [x0, #80]
  401d80:	ldp	x2, x3, [x1, #96]
  401d84:	stp	x2, x3, [x0, #96]
  401d88:	ldr	x0, [sp, #24]
  401d8c:	str	x0, [sp, #168]
  401d90:	add	x0, sp, #0x28
  401d94:	str	x0, [sp, #160]
  401d98:	b	401da8 <ferror@plt+0x348>
  401d9c:	ldr	x0, [sp, #160]
  401da0:	add	x0, x0, #0x10
  401da4:	str	x0, [sp, #160]
  401da8:	ldr	x0, [sp, #160]
  401dac:	ldr	x0, [x0]
  401db0:	cmp	x0, #0x0
  401db4:	b.eq	401dd4 <ferror@plt+0x374>  // b.none
  401db8:	ldr	x0, [sp, #160]
  401dbc:	ldr	x0, [x0]
  401dc0:	mov	x1, x0
  401dc4:	ldr	x0, [sp, #24]
  401dc8:	bl	4018f0 <strcmp@plt>
  401dcc:	cmp	w0, #0x0
  401dd0:	b.ne	401d9c <ferror@plt+0x33c>  // b.any
  401dd4:	ldr	x0, [sp, #160]
  401dd8:	ldr	x0, [x0, #8]
  401ddc:	cmp	x0, #0x0
  401de0:	b.eq	401df0 <ferror@plt+0x390>  // b.none
  401de4:	ldr	x0, [sp, #160]
  401de8:	ldr	x0, [x0, #8]
  401dec:	str	x0, [sp, #168]
  401df0:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401df4:	add	x0, x0, #0xd0
  401df8:	bl	401a30 <gettext@plt>
  401dfc:	mov	x3, x0
  401e00:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401e04:	add	x2, x0, #0xe8
  401e08:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401e0c:	add	x1, x0, #0x110
  401e10:	mov	x0, x3
  401e14:	bl	401a00 <printf@plt>
  401e18:	mov	x1, #0x0                   	// #0
  401e1c:	mov	w0, #0x5                   	// #5
  401e20:	bl	401a50 <setlocale@plt>
  401e24:	str	x0, [sp, #152]
  401e28:	ldr	x0, [sp, #152]
  401e2c:	cmp	x0, #0x0
  401e30:	b.eq	401e78 <ferror@plt+0x418>  // b.none
  401e34:	mov	x2, #0x3                   	// #3
  401e38:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401e3c:	add	x1, x0, #0x120
  401e40:	ldr	x0, [sp, #152]
  401e44:	bl	4017d0 <strncmp@plt>
  401e48:	cmp	w0, #0x0
  401e4c:	b.eq	401e78 <ferror@plt+0x418>  // b.none
  401e50:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401e54:	add	x0, x0, #0x128
  401e58:	bl	401a30 <gettext@plt>
  401e5c:	mov	x2, x0
  401e60:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401e64:	add	x0, x0, #0x2a8
  401e68:	ldr	x0, [x0]
  401e6c:	mov	x1, x0
  401e70:	mov	x0, x2
  401e74:	bl	4019c0 <fputs_unlocked@plt>
  401e78:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401e7c:	add	x0, x0, #0x170
  401e80:	bl	401a30 <gettext@plt>
  401e84:	mov	x3, x0
  401e88:	ldr	x2, [sp, #24]
  401e8c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401e90:	add	x1, x0, #0xe8
  401e94:	mov	x0, x3
  401e98:	bl	401a00 <printf@plt>
  401e9c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401ea0:	add	x0, x0, #0x190
  401ea4:	bl	401a30 <gettext@plt>
  401ea8:	mov	x3, x0
  401eac:	ldr	x1, [sp, #168]
  401eb0:	ldr	x0, [sp, #24]
  401eb4:	cmp	x1, x0
  401eb8:	b.ne	401ec8 <ferror@plt+0x468>  // b.any
  401ebc:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401ec0:	add	x0, x0, #0x1c8
  401ec4:	b	401ed0 <ferror@plt+0x470>
  401ec8:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401ecc:	add	x0, x0, #0x1d8
  401ed0:	mov	x2, x0
  401ed4:	ldr	x1, [sp, #168]
  401ed8:	mov	x0, x3
  401edc:	bl	401a00 <printf@plt>
  401ee0:	nop
  401ee4:	ldp	x29, x30, [sp], #176
  401ee8:	ret
  401eec:	sub	sp, sp, #0x10
  401ef0:	str	x0, [sp, #8]
  401ef4:	ldr	x0, [sp, #8]
  401ef8:	ldr	w0, [x0, #16]
  401efc:	and	w0, w0, #0xf000
  401f00:	cmp	w0, #0x8, lsl #12
  401f04:	b.eq	401f1c <ferror@plt+0x4bc>  // b.none
  401f08:	ldr	x0, [sp, #8]
  401f0c:	ldr	w0, [x0, #16]
  401f10:	and	w0, w0, #0xf000
  401f14:	cmp	w0, #0xa, lsl #12
  401f18:	b.ne	401f24 <ferror@plt+0x4c4>  // b.any
  401f1c:	mov	w0, #0x1                   	// #1
  401f20:	b	401f28 <ferror@plt+0x4c8>
  401f24:	mov	w0, #0x0                   	// #0
  401f28:	and	w0, w0, #0x1
  401f2c:	and	w0, w0, #0xff
  401f30:	add	sp, sp, #0x10
  401f34:	ret
  401f38:	stp	x29, x30, [sp, #-48]!
  401f3c:	mov	x29, sp
  401f40:	str	x19, [sp, #16]
  401f44:	str	w0, [sp, #44]
  401f48:	ldr	w0, [sp, #44]
  401f4c:	cmp	w0, #0x0
  401f50:	b.eq	401f8c <ferror@plt+0x52c>  // b.none
  401f54:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401f58:	add	x0, x0, #0x290
  401f5c:	ldr	x19, [x0]
  401f60:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401f64:	add	x0, x0, #0x698
  401f68:	bl	401a30 <gettext@plt>
  401f6c:	mov	x1, x0
  401f70:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401f74:	add	x0, x0, #0x3d0
  401f78:	ldr	x0, [x0]
  401f7c:	mov	x2, x0
  401f80:	mov	x0, x19
  401f84:	bl	401a40 <fprintf@plt>
  401f88:	b	4021e8 <ferror@plt+0x788>
  401f8c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401f90:	add	x0, x0, #0x6c0
  401f94:	bl	401a30 <gettext@plt>
  401f98:	mov	x4, x0
  401f9c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401fa0:	add	x0, x0, #0x3d0
  401fa4:	ldr	x1, [x0]
  401fa8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401fac:	add	x0, x0, #0x3d0
  401fb0:	ldr	x2, [x0]
  401fb4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401fb8:	add	x0, x0, #0x3d0
  401fbc:	ldr	x0, [x0]
  401fc0:	mov	x3, x0
  401fc4:	mov	x0, x4
  401fc8:	bl	401a00 <printf@plt>
  401fcc:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401fd0:	add	x0, x0, #0x768
  401fd4:	bl	401a30 <gettext@plt>
  401fd8:	mov	x2, x0
  401fdc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  401fe0:	add	x0, x0, #0x2a8
  401fe4:	ldr	x0, [x0]
  401fe8:	mov	x1, x0
  401fec:	mov	x0, x2
  401ff0:	bl	4019c0 <fputs_unlocked@plt>
  401ff4:	bl	401cc0 <ferror@plt+0x260>
  401ff8:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  401ffc:	add	x0, x0, #0x820
  402000:	bl	401a30 <gettext@plt>
  402004:	mov	x2, x0
  402008:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40200c:	add	x0, x0, #0x2a8
  402010:	ldr	x0, [x0]
  402014:	mov	x1, x0
  402018:	mov	x0, x2
  40201c:	bl	4019c0 <fputs_unlocked@plt>
  402020:	bl	401cfc <ferror@plt+0x29c>
  402024:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  402028:	add	x0, x0, #0x9a8
  40202c:	bl	401a30 <gettext@plt>
  402030:	mov	x2, x0
  402034:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402038:	add	x0, x0, #0x2a8
  40203c:	ldr	x0, [x0]
  402040:	mov	x1, x0
  402044:	mov	x0, x2
  402048:	bl	4019c0 <fputs_unlocked@plt>
  40204c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  402050:	add	x0, x0, #0xac8
  402054:	bl	401a30 <gettext@plt>
  402058:	mov	x2, x0
  40205c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402060:	add	x0, x0, #0x2a8
  402064:	ldr	x0, [x0]
  402068:	mov	x1, x0
  40206c:	mov	x0, x2
  402070:	bl	4019c0 <fputs_unlocked@plt>
  402074:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  402078:	add	x0, x0, #0xcf0
  40207c:	bl	401a30 <gettext@plt>
  402080:	mov	x2, x0
  402084:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402088:	add	x0, x0, #0x2a8
  40208c:	ldr	x0, [x0]
  402090:	mov	x1, x0
  402094:	mov	x0, x2
  402098:	bl	4019c0 <fputs_unlocked@plt>
  40209c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  4020a0:	add	x0, x0, #0xd20
  4020a4:	bl	401a30 <gettext@plt>
  4020a8:	mov	x2, x0
  4020ac:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4020b0:	add	x0, x0, #0x2a8
  4020b4:	ldr	x0, [x0]
  4020b8:	mov	x1, x0
  4020bc:	mov	x0, x2
  4020c0:	bl	4019c0 <fputs_unlocked@plt>
  4020c4:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  4020c8:	add	x0, x0, #0xd58
  4020cc:	bl	401a30 <gettext@plt>
  4020d0:	mov	x2, x0
  4020d4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4020d8:	add	x0, x0, #0x2a8
  4020dc:	ldr	x0, [x0]
  4020e0:	mov	x1, x0
  4020e4:	mov	x0, x2
  4020e8:	bl	4019c0 <fputs_unlocked@plt>
  4020ec:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  4020f0:	add	x0, x0, #0xe98
  4020f4:	bl	401a30 <gettext@plt>
  4020f8:	mov	x2, x0
  4020fc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402100:	add	x0, x0, #0x2a8
  402104:	ldr	x0, [x0]
  402108:	mov	x1, x0
  40210c:	mov	x0, x2
  402110:	bl	4019c0 <fputs_unlocked@plt>
  402114:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  402118:	add	x0, x0, #0xfb0
  40211c:	bl	401a30 <gettext@plt>
  402120:	mov	x2, x0
  402124:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402128:	add	x0, x0, #0x2a8
  40212c:	ldr	x0, [x0]
  402130:	mov	x1, x0
  402134:	mov	x0, x2
  402138:	bl	4019c0 <fputs_unlocked@plt>
  40213c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402140:	add	x0, x0, #0x58
  402144:	bl	401a30 <gettext@plt>
  402148:	mov	x2, x0
  40214c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402150:	add	x0, x0, #0x2a8
  402154:	ldr	x0, [x0]
  402158:	mov	x1, x0
  40215c:	mov	x0, x2
  402160:	bl	4019c0 <fputs_unlocked@plt>
  402164:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402168:	add	x0, x0, #0x158
  40216c:	bl	401a30 <gettext@plt>
  402170:	mov	x2, x0
  402174:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402178:	add	x0, x0, #0x2a8
  40217c:	ldr	x0, [x0]
  402180:	mov	x1, x0
  402184:	mov	x0, x2
  402188:	bl	4019c0 <fputs_unlocked@plt>
  40218c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402190:	add	x0, x0, #0x250
  402194:	bl	401a30 <gettext@plt>
  402198:	mov	x2, x0
  40219c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4021a0:	add	x0, x0, #0x2a8
  4021a4:	ldr	x0, [x0]
  4021a8:	mov	x1, x0
  4021ac:	mov	x0, x2
  4021b0:	bl	4019c0 <fputs_unlocked@plt>
  4021b4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4021b8:	add	x0, x0, #0x2b0
  4021bc:	bl	401a30 <gettext@plt>
  4021c0:	mov	x2, x0
  4021c4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4021c8:	add	x0, x0, #0x2a8
  4021cc:	ldr	x0, [x0]
  4021d0:	mov	x1, x0
  4021d4:	mov	x0, x2
  4021d8:	bl	4019c0 <fputs_unlocked@plt>
  4021dc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4021e0:	add	x0, x0, #0x398
  4021e4:	bl	401d38 <ferror@plt+0x2d8>
  4021e8:	ldr	w0, [sp, #44]
  4021ec:	bl	4016c0 <exit@plt>
  4021f0:	stp	x29, x30, [sp, #-96]!
  4021f4:	mov	x29, sp
  4021f8:	str	x0, [sp, #56]
  4021fc:	str	x1, [sp, #48]
  402200:	str	x2, [sp, #40]
  402204:	str	x3, [sp, #32]
  402208:	str	w4, [sp, #28]
  40220c:	str	w5, [sp, #24]
  402210:	ldr	x0, [sp, #40]
  402214:	str	x0, [sp, #88]
  402218:	ldr	w0, [sp, #24]
  40221c:	str	w0, [sp, #76]
  402220:	ldr	x0, [sp, #56]
  402224:	str	x0, [sp, #80]
  402228:	b	4022a0 <ferror@plt+0x840>
  40222c:	ldrsw	x1, [sp, #24]
  402230:	ldr	x0, [sp, #80]
  402234:	sub	x0, x0, #0x1
  402238:	mul	x1, x1, x0
  40223c:	ldr	x0, [sp, #56]
  402240:	udiv	x0, x1, x0
  402244:	str	w0, [sp, #72]
  402248:	ldr	w1, [sp, #76]
  40224c:	ldr	w0, [sp, #72]
  402250:	sub	w0, w1, w0
  402254:	ldr	w1, [sp, #28]
  402258:	add	w0, w1, w0
  40225c:	str	w0, [sp, #68]
  402260:	ldr	x0, [sp, #88]
  402264:	ldrb	w0, [x0]
  402268:	strb	w0, [sp, #67]
  40226c:	ldr	x0, [sp, #88]
  402270:	add	x0, x0, #0x1
  402274:	str	x0, [sp, #88]
  402278:	ldrsb	w0, [sp, #67]
  40227c:	mov	w2, w0
  402280:	ldr	w1, [sp, #68]
  402284:	ldr	x0, [sp, #32]
  402288:	bl	40a590 <ferror@plt+0x8b30>
  40228c:	ldr	w0, [sp, #72]
  402290:	str	w0, [sp, #76]
  402294:	ldr	x0, [sp, #80]
  402298:	sub	x0, x0, #0x1
  40229c:	str	x0, [sp, #80]
  4022a0:	ldr	x1, [sp, #48]
  4022a4:	ldr	x0, [sp, #80]
  4022a8:	cmp	x1, x0
  4022ac:	b.cc	40222c <ferror@plt+0x7cc>  // b.lo, b.ul, b.last
  4022b0:	nop
  4022b4:	nop
  4022b8:	ldp	x29, x30, [sp], #96
  4022bc:	ret
  4022c0:	stp	x29, x30, [sp, #-96]!
  4022c4:	mov	x29, sp
  4022c8:	str	x0, [sp, #56]
  4022cc:	str	x1, [sp, #48]
  4022d0:	str	x2, [sp, #40]
  4022d4:	str	x3, [sp, #32]
  4022d8:	str	w4, [sp, #28]
  4022dc:	str	w5, [sp, #24]
  4022e0:	ldr	x0, [sp, #40]
  4022e4:	str	x0, [sp, #88]
  4022e8:	ldr	w0, [sp, #24]
  4022ec:	str	w0, [sp, #76]
  4022f0:	ldr	x0, [sp, #56]
  4022f4:	str	x0, [sp, #80]
  4022f8:	b	402370 <ferror@plt+0x910>
  4022fc:	ldrsw	x1, [sp, #24]
  402300:	ldr	x0, [sp, #80]
  402304:	sub	x0, x0, #0x1
  402308:	mul	x1, x1, x0
  40230c:	ldr	x0, [sp, #56]
  402310:	udiv	x0, x1, x0
  402314:	str	w0, [sp, #72]
  402318:	ldr	w1, [sp, #76]
  40231c:	ldr	w0, [sp, #72]
  402320:	sub	w0, w1, w0
  402324:	ldr	w1, [sp, #28]
  402328:	add	w0, w1, w0
  40232c:	str	w0, [sp, #68]
  402330:	ldr	x0, [sp, #88]
  402334:	ldrb	w0, [x0]
  402338:	strb	w0, [sp, #67]
  40233c:	ldr	x0, [sp, #88]
  402340:	add	x0, x0, #0x1
  402344:	str	x0, [sp, #88]
  402348:	ldrb	w0, [sp, #67]
  40234c:	mov	w2, w0
  402350:	ldr	w1, [sp, #68]
  402354:	ldr	x0, [sp, #32]
  402358:	bl	40a590 <ferror@plt+0x8b30>
  40235c:	ldr	w0, [sp, #72]
  402360:	str	w0, [sp, #76]
  402364:	ldr	x0, [sp, #80]
  402368:	sub	x0, x0, #0x1
  40236c:	str	x0, [sp, #80]
  402370:	ldr	x1, [sp, #48]
  402374:	ldr	x0, [sp, #80]
  402378:	cmp	x1, x0
  40237c:	b.cc	4022fc <ferror@plt+0x89c>  // b.lo, b.ul, b.last
  402380:	nop
  402384:	nop
  402388:	ldp	x29, x30, [sp], #96
  40238c:	ret
  402390:	stp	x29, x30, [sp, #-112]!
  402394:	mov	x29, sp
  402398:	str	x0, [sp, #56]
  40239c:	str	x1, [sp, #48]
  4023a0:	str	x2, [sp, #40]
  4023a4:	str	x3, [sp, #32]
  4023a8:	str	w4, [sp, #28]
  4023ac:	str	w5, [sp, #24]
  4023b0:	ldr	x0, [sp, #40]
  4023b4:	str	x0, [sp, #104]
  4023b8:	ldr	w0, [sp, #24]
  4023bc:	str	w0, [sp, #92]
  4023c0:	ldr	x0, [sp, #56]
  4023c4:	str	x0, [sp, #96]
  4023c8:	b	4024a4 <ferror@plt+0xa44>
  4023cc:	ldrsw	x1, [sp, #24]
  4023d0:	ldr	x0, [sp, #96]
  4023d4:	sub	x0, x0, #0x1
  4023d8:	mul	x1, x1, x0
  4023dc:	ldr	x0, [sp, #56]
  4023e0:	udiv	x0, x1, x0
  4023e4:	str	w0, [sp, #76]
  4023e8:	ldr	w1, [sp, #92]
  4023ec:	ldr	w0, [sp, #76]
  4023f0:	sub	w0, w1, w0
  4023f4:	ldr	w1, [sp, #28]
  4023f8:	add	w0, w1, w0
  4023fc:	str	w0, [sp, #72]
  402400:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402404:	add	x0, x0, #0x3bc
  402408:	ldrb	w0, [x0]
  40240c:	cmp	w0, #0x0
  402410:	b.eq	402464 <ferror@plt+0xa04>  // b.none
  402414:	str	xzr, [sp, #80]
  402418:	b	40244c <ferror@plt+0x9ec>
  40241c:	mov	x1, #0x1                   	// #1
  402420:	ldr	x0, [sp, #80]
  402424:	sub	x0, x1, x0
  402428:	ldr	x1, [sp, #104]
  40242c:	add	x0, x1, x0
  402430:	ldrb	w2, [x0]
  402434:	ldr	x0, [sp, #80]
  402438:	add	x1, sp, #0x40
  40243c:	strb	w2, [x1, x0]
  402440:	ldr	x0, [sp, #80]
  402444:	add	x0, x0, #0x1
  402448:	str	x0, [sp, #80]
  40244c:	ldr	x0, [sp, #80]
  402450:	cmp	x0, #0x1
  402454:	b.ls	40241c <ferror@plt+0x9bc>  // b.plast
  402458:	ldrh	w0, [sp, #64]
  40245c:	strh	w0, [sp, #90]
  402460:	b	402470 <ferror@plt+0xa10>
  402464:	ldr	x0, [sp, #104]
  402468:	ldrh	w0, [x0]
  40246c:	strh	w0, [sp, #90]
  402470:	ldr	x0, [sp, #104]
  402474:	add	x0, x0, #0x2
  402478:	str	x0, [sp, #104]
  40247c:	ldrsh	w0, [sp, #90]
  402480:	mov	w2, w0
  402484:	ldr	w1, [sp, #72]
  402488:	ldr	x0, [sp, #32]
  40248c:	bl	40a590 <ferror@plt+0x8b30>
  402490:	ldr	w0, [sp, #76]
  402494:	str	w0, [sp, #92]
  402498:	ldr	x0, [sp, #96]
  40249c:	sub	x0, x0, #0x1
  4024a0:	str	x0, [sp, #96]
  4024a4:	ldr	x1, [sp, #48]
  4024a8:	ldr	x0, [sp, #96]
  4024ac:	cmp	x1, x0
  4024b0:	b.cc	4023cc <ferror@plt+0x96c>  // b.lo, b.ul, b.last
  4024b4:	nop
  4024b8:	nop
  4024bc:	ldp	x29, x30, [sp], #112
  4024c0:	ret
  4024c4:	stp	x29, x30, [sp, #-112]!
  4024c8:	mov	x29, sp
  4024cc:	str	x0, [sp, #56]
  4024d0:	str	x1, [sp, #48]
  4024d4:	str	x2, [sp, #40]
  4024d8:	str	x3, [sp, #32]
  4024dc:	str	w4, [sp, #28]
  4024e0:	str	w5, [sp, #24]
  4024e4:	ldr	x0, [sp, #40]
  4024e8:	str	x0, [sp, #104]
  4024ec:	ldr	w0, [sp, #24]
  4024f0:	str	w0, [sp, #92]
  4024f4:	ldr	x0, [sp, #56]
  4024f8:	str	x0, [sp, #96]
  4024fc:	b	4025d8 <ferror@plt+0xb78>
  402500:	ldrsw	x1, [sp, #24]
  402504:	ldr	x0, [sp, #96]
  402508:	sub	x0, x0, #0x1
  40250c:	mul	x1, x1, x0
  402510:	ldr	x0, [sp, #56]
  402514:	udiv	x0, x1, x0
  402518:	str	w0, [sp, #76]
  40251c:	ldr	w1, [sp, #92]
  402520:	ldr	w0, [sp, #76]
  402524:	sub	w0, w1, w0
  402528:	ldr	w1, [sp, #28]
  40252c:	add	w0, w1, w0
  402530:	str	w0, [sp, #72]
  402534:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402538:	add	x0, x0, #0x3bc
  40253c:	ldrb	w0, [x0]
  402540:	cmp	w0, #0x0
  402544:	b.eq	402598 <ferror@plt+0xb38>  // b.none
  402548:	str	xzr, [sp, #80]
  40254c:	b	402580 <ferror@plt+0xb20>
  402550:	mov	x1, #0x1                   	// #1
  402554:	ldr	x0, [sp, #80]
  402558:	sub	x0, x1, x0
  40255c:	ldr	x1, [sp, #104]
  402560:	add	x0, x1, x0
  402564:	ldrb	w2, [x0]
  402568:	ldr	x0, [sp, #80]
  40256c:	add	x1, sp, #0x40
  402570:	strb	w2, [x1, x0]
  402574:	ldr	x0, [sp, #80]
  402578:	add	x0, x0, #0x1
  40257c:	str	x0, [sp, #80]
  402580:	ldr	x0, [sp, #80]
  402584:	cmp	x0, #0x1
  402588:	b.ls	402550 <ferror@plt+0xaf0>  // b.plast
  40258c:	ldrh	w0, [sp, #64]
  402590:	strh	w0, [sp, #90]
  402594:	b	4025a4 <ferror@plt+0xb44>
  402598:	ldr	x0, [sp, #104]
  40259c:	ldrh	w0, [x0]
  4025a0:	strh	w0, [sp, #90]
  4025a4:	ldr	x0, [sp, #104]
  4025a8:	add	x0, x0, #0x2
  4025ac:	str	x0, [sp, #104]
  4025b0:	ldrh	w0, [sp, #90]
  4025b4:	mov	w2, w0
  4025b8:	ldr	w1, [sp, #72]
  4025bc:	ldr	x0, [sp, #32]
  4025c0:	bl	40a590 <ferror@plt+0x8b30>
  4025c4:	ldr	w0, [sp, #76]
  4025c8:	str	w0, [sp, #92]
  4025cc:	ldr	x0, [sp, #96]
  4025d0:	sub	x0, x0, #0x1
  4025d4:	str	x0, [sp, #96]
  4025d8:	ldr	x1, [sp, #48]
  4025dc:	ldr	x0, [sp, #96]
  4025e0:	cmp	x1, x0
  4025e4:	b.cc	402500 <ferror@plt+0xaa0>  // b.lo, b.ul, b.last
  4025e8:	nop
  4025ec:	nop
  4025f0:	ldp	x29, x30, [sp], #112
  4025f4:	ret
  4025f8:	stp	x29, x30, [sp, #-112]!
  4025fc:	mov	x29, sp
  402600:	str	x0, [sp, #56]
  402604:	str	x1, [sp, #48]
  402608:	str	x2, [sp, #40]
  40260c:	str	x3, [sp, #32]
  402610:	str	w4, [sp, #28]
  402614:	str	w5, [sp, #24]
  402618:	ldr	x0, [sp, #40]
  40261c:	str	x0, [sp, #104]
  402620:	ldr	w0, [sp, #24]
  402624:	str	w0, [sp, #92]
  402628:	ldr	x0, [sp, #56]
  40262c:	str	x0, [sp, #96]
  402630:	b	402708 <ferror@plt+0xca8>
  402634:	ldrsw	x1, [sp, #24]
  402638:	ldr	x0, [sp, #96]
  40263c:	sub	x0, x0, #0x1
  402640:	mul	x1, x1, x0
  402644:	ldr	x0, [sp, #56]
  402648:	udiv	x0, x1, x0
  40264c:	str	w0, [sp, #76]
  402650:	ldr	w1, [sp, #92]
  402654:	ldr	w0, [sp, #76]
  402658:	sub	w0, w1, w0
  40265c:	ldr	w1, [sp, #28]
  402660:	add	w0, w1, w0
  402664:	str	w0, [sp, #72]
  402668:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40266c:	add	x0, x0, #0x3bc
  402670:	ldrb	w0, [x0]
  402674:	cmp	w0, #0x0
  402678:	b.eq	4026cc <ferror@plt+0xc6c>  // b.none
  40267c:	str	xzr, [sp, #80]
  402680:	b	4026b4 <ferror@plt+0xc54>
  402684:	mov	x1, #0x3                   	// #3
  402688:	ldr	x0, [sp, #80]
  40268c:	sub	x0, x1, x0
  402690:	ldr	x1, [sp, #104]
  402694:	add	x0, x1, x0
  402698:	ldrb	w2, [x0]
  40269c:	ldr	x0, [sp, #80]
  4026a0:	add	x1, sp, #0x40
  4026a4:	strb	w2, [x1, x0]
  4026a8:	ldr	x0, [sp, #80]
  4026ac:	add	x0, x0, #0x1
  4026b0:	str	x0, [sp, #80]
  4026b4:	ldr	x0, [sp, #80]
  4026b8:	cmp	x0, #0x3
  4026bc:	b.ls	402684 <ferror@plt+0xc24>  // b.plast
  4026c0:	ldr	w0, [sp, #64]
  4026c4:	str	w0, [sp, #88]
  4026c8:	b	4026d8 <ferror@plt+0xc78>
  4026cc:	ldr	x0, [sp, #104]
  4026d0:	ldr	w0, [x0]
  4026d4:	str	w0, [sp, #88]
  4026d8:	ldr	x0, [sp, #104]
  4026dc:	add	x0, x0, #0x4
  4026e0:	str	x0, [sp, #104]
  4026e4:	ldr	w2, [sp, #88]
  4026e8:	ldr	w1, [sp, #72]
  4026ec:	ldr	x0, [sp, #32]
  4026f0:	bl	40a590 <ferror@plt+0x8b30>
  4026f4:	ldr	w0, [sp, #76]
  4026f8:	str	w0, [sp, #92]
  4026fc:	ldr	x0, [sp, #96]
  402700:	sub	x0, x0, #0x1
  402704:	str	x0, [sp, #96]
  402708:	ldr	x1, [sp, #48]
  40270c:	ldr	x0, [sp, #96]
  402710:	cmp	x1, x0
  402714:	b.cc	402634 <ferror@plt+0xbd4>  // b.lo, b.ul, b.last
  402718:	nop
  40271c:	nop
  402720:	ldp	x29, x30, [sp], #112
  402724:	ret
  402728:	stp	x29, x30, [sp, #-128]!
  40272c:	mov	x29, sp
  402730:	str	x0, [sp, #56]
  402734:	str	x1, [sp, #48]
  402738:	str	x2, [sp, #40]
  40273c:	str	x3, [sp, #32]
  402740:	str	w4, [sp, #28]
  402744:	str	w5, [sp, #24]
  402748:	ldr	x0, [sp, #40]
  40274c:	str	x0, [sp, #120]
  402750:	ldr	w0, [sp, #24]
  402754:	str	w0, [sp, #108]
  402758:	ldr	x0, [sp, #56]
  40275c:	str	x0, [sp, #112]
  402760:	b	402838 <ferror@plt+0xdd8>
  402764:	ldrsw	x1, [sp, #24]
  402768:	ldr	x0, [sp, #112]
  40276c:	sub	x0, x0, #0x1
  402770:	mul	x1, x1, x0
  402774:	ldr	x0, [sp, #56]
  402778:	udiv	x0, x1, x0
  40277c:	str	w0, [sp, #84]
  402780:	ldr	w1, [sp, #108]
  402784:	ldr	w0, [sp, #84]
  402788:	sub	w0, w1, w0
  40278c:	ldr	w1, [sp, #28]
  402790:	add	w0, w1, w0
  402794:	str	w0, [sp, #80]
  402798:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40279c:	add	x0, x0, #0x3bc
  4027a0:	ldrb	w0, [x0]
  4027a4:	cmp	w0, #0x0
  4027a8:	b.eq	4027fc <ferror@plt+0xd9c>  // b.none
  4027ac:	str	xzr, [sp, #88]
  4027b0:	b	4027e4 <ferror@plt+0xd84>
  4027b4:	mov	x1, #0x7                   	// #7
  4027b8:	ldr	x0, [sp, #88]
  4027bc:	sub	x0, x1, x0
  4027c0:	ldr	x1, [sp, #120]
  4027c4:	add	x0, x1, x0
  4027c8:	ldrb	w2, [x0]
  4027cc:	ldr	x0, [sp, #88]
  4027d0:	add	x1, sp, #0x48
  4027d4:	strb	w2, [x1, x0]
  4027d8:	ldr	x0, [sp, #88]
  4027dc:	add	x0, x0, #0x1
  4027e0:	str	x0, [sp, #88]
  4027e4:	ldr	x0, [sp, #88]
  4027e8:	cmp	x0, #0x7
  4027ec:	b.ls	4027b4 <ferror@plt+0xd54>  // b.plast
  4027f0:	ldr	x0, [sp, #72]
  4027f4:	str	x0, [sp, #96]
  4027f8:	b	402808 <ferror@plt+0xda8>
  4027fc:	ldr	x0, [sp, #120]
  402800:	ldr	x0, [x0]
  402804:	str	x0, [sp, #96]
  402808:	ldr	x0, [sp, #120]
  40280c:	add	x0, x0, #0x8
  402810:	str	x0, [sp, #120]
  402814:	ldr	x2, [sp, #96]
  402818:	ldr	w1, [sp, #80]
  40281c:	ldr	x0, [sp, #32]
  402820:	bl	40a590 <ferror@plt+0x8b30>
  402824:	ldr	w0, [sp, #84]
  402828:	str	w0, [sp, #108]
  40282c:	ldr	x0, [sp, #112]
  402830:	sub	x0, x0, #0x1
  402834:	str	x0, [sp, #112]
  402838:	ldr	x1, [sp, #48]
  40283c:	ldr	x0, [sp, #112]
  402840:	cmp	x1, x0
  402844:	b.cc	402764 <ferror@plt+0xd04>  // b.lo, b.ul, b.last
  402848:	nop
  40284c:	nop
  402850:	ldp	x29, x30, [sp], #128
  402854:	ret
  402858:	stp	x29, x30, [sp, #-128]!
  40285c:	mov	x29, sp
  402860:	str	x0, [sp, #56]
  402864:	str	x1, [sp, #48]
  402868:	str	x2, [sp, #40]
  40286c:	str	x3, [sp, #32]
  402870:	str	w4, [sp, #28]
  402874:	str	w5, [sp, #24]
  402878:	ldr	x0, [sp, #40]
  40287c:	str	x0, [sp, #120]
  402880:	ldr	w0, [sp, #24]
  402884:	str	w0, [sp, #108]
  402888:	ldr	x0, [sp, #56]
  40288c:	str	x0, [sp, #112]
  402890:	b	402968 <ferror@plt+0xf08>
  402894:	ldrsw	x1, [sp, #24]
  402898:	ldr	x0, [sp, #112]
  40289c:	sub	x0, x0, #0x1
  4028a0:	mul	x1, x1, x0
  4028a4:	ldr	x0, [sp, #56]
  4028a8:	udiv	x0, x1, x0
  4028ac:	str	w0, [sp, #84]
  4028b0:	ldr	w1, [sp, #108]
  4028b4:	ldr	w0, [sp, #84]
  4028b8:	sub	w0, w1, w0
  4028bc:	ldr	w1, [sp, #28]
  4028c0:	add	w0, w1, w0
  4028c4:	str	w0, [sp, #80]
  4028c8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4028cc:	add	x0, x0, #0x3bc
  4028d0:	ldrb	w0, [x0]
  4028d4:	cmp	w0, #0x0
  4028d8:	b.eq	40292c <ferror@plt+0xecc>  // b.none
  4028dc:	str	xzr, [sp, #88]
  4028e0:	b	402914 <ferror@plt+0xeb4>
  4028e4:	mov	x1, #0x7                   	// #7
  4028e8:	ldr	x0, [sp, #88]
  4028ec:	sub	x0, x1, x0
  4028f0:	ldr	x1, [sp, #120]
  4028f4:	add	x0, x1, x0
  4028f8:	ldrb	w2, [x0]
  4028fc:	ldr	x0, [sp, #88]
  402900:	add	x1, sp, #0x48
  402904:	strb	w2, [x1, x0]
  402908:	ldr	x0, [sp, #88]
  40290c:	add	x0, x0, #0x1
  402910:	str	x0, [sp, #88]
  402914:	ldr	x0, [sp, #88]
  402918:	cmp	x0, #0x7
  40291c:	b.ls	4028e4 <ferror@plt+0xe84>  // b.plast
  402920:	ldr	x0, [sp, #72]
  402924:	str	x0, [sp, #96]
  402928:	b	402938 <ferror@plt+0xed8>
  40292c:	ldr	x0, [sp, #120]
  402930:	ldr	x0, [x0]
  402934:	str	x0, [sp, #96]
  402938:	ldr	x0, [sp, #120]
  40293c:	add	x0, x0, #0x8
  402940:	str	x0, [sp, #120]
  402944:	ldr	x2, [sp, #96]
  402948:	ldr	w1, [sp, #80]
  40294c:	ldr	x0, [sp, #32]
  402950:	bl	40a590 <ferror@plt+0x8b30>
  402954:	ldr	w0, [sp, #84]
  402958:	str	w0, [sp, #108]
  40295c:	ldr	x0, [sp, #112]
  402960:	sub	x0, x0, #0x1
  402964:	str	x0, [sp, #112]
  402968:	ldr	x1, [sp, #48]
  40296c:	ldr	x0, [sp, #112]
  402970:	cmp	x1, x0
  402974:	b.cc	402894 <ferror@plt+0xe34>  // b.lo, b.ul, b.last
  402978:	nop
  40297c:	nop
  402980:	ldp	x29, x30, [sp], #128
  402984:	ret
  402988:	stp	x29, x30, [sp, #-144]!
  40298c:	mov	x29, sp
  402990:	str	x0, [sp, #56]
  402994:	str	x1, [sp, #48]
  402998:	str	x2, [sp, #40]
  40299c:	str	x3, [sp, #32]
  4029a0:	str	w4, [sp, #28]
  4029a4:	str	w5, [sp, #24]
  4029a8:	ldr	x0, [sp, #40]
  4029ac:	str	x0, [sp, #136]
  4029b0:	ldr	w0, [sp, #24]
  4029b4:	str	w0, [sp, #124]
  4029b8:	ldr	x0, [sp, #56]
  4029bc:	str	x0, [sp, #128]
  4029c0:	b	402ab8 <ferror@plt+0x1058>
  4029c4:	ldrsw	x1, [sp, #24]
  4029c8:	ldr	x0, [sp, #128]
  4029cc:	sub	x0, x0, #0x1
  4029d0:	mul	x1, x1, x0
  4029d4:	ldr	x0, [sp, #56]
  4029d8:	udiv	x0, x1, x0
  4029dc:	str	w0, [sp, #108]
  4029e0:	ldr	w1, [sp, #124]
  4029e4:	ldr	w0, [sp, #108]
  4029e8:	sub	w0, w1, w0
  4029ec:	ldr	w1, [sp, #28]
  4029f0:	add	w0, w1, w0
  4029f4:	str	w0, [sp, #104]
  4029f8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4029fc:	add	x0, x0, #0x3bc
  402a00:	ldrb	w0, [x0]
  402a04:	cmp	w0, #0x0
  402a08:	b.eq	402a5c <ferror@plt+0xffc>  // b.none
  402a0c:	str	xzr, [sp, #112]
  402a10:	b	402a44 <ferror@plt+0xfe4>
  402a14:	mov	x1, #0x3                   	// #3
  402a18:	ldr	x0, [sp, #112]
  402a1c:	sub	x0, x1, x0
  402a20:	ldr	x1, [sp, #136]
  402a24:	add	x0, x1, x0
  402a28:	ldrb	w2, [x0]
  402a2c:	ldr	x0, [sp, #112]
  402a30:	add	x1, sp, #0x40
  402a34:	strb	w2, [x1, x0]
  402a38:	ldr	x0, [sp, #112]
  402a3c:	add	x0, x0, #0x1
  402a40:	str	x0, [sp, #112]
  402a44:	ldr	x0, [sp, #112]
  402a48:	cmp	x0, #0x3
  402a4c:	b.ls	402a14 <ferror@plt+0xfb4>  // b.plast
  402a50:	ldr	s0, [sp, #64]
  402a54:	str	s0, [sp, #120]
  402a58:	b	402a68 <ferror@plt+0x1008>
  402a5c:	ldr	x0, [sp, #136]
  402a60:	ldr	s0, [x0]
  402a64:	str	s0, [sp, #120]
  402a68:	ldr	x0, [sp, #136]
  402a6c:	add	x0, x0, #0x4
  402a70:	str	x0, [sp, #136]
  402a74:	add	x0, sp, #0x48
  402a78:	ldr	s0, [sp, #120]
  402a7c:	mov	w3, #0x0                   	// #0
  402a80:	mov	w2, #0x0                   	// #0
  402a84:	mov	x1, #0x1f                  	// #31
  402a88:	bl	4070b8 <ferror@plt+0x5658>
  402a8c:	add	x0, sp, #0x48
  402a90:	mov	x2, x0
  402a94:	ldr	w1, [sp, #104]
  402a98:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402a9c:	add	x0, x0, #0x3a0
  402aa0:	bl	40a590 <ferror@plt+0x8b30>
  402aa4:	ldr	w0, [sp, #108]
  402aa8:	str	w0, [sp, #124]
  402aac:	ldr	x0, [sp, #128]
  402ab0:	sub	x0, x0, #0x1
  402ab4:	str	x0, [sp, #128]
  402ab8:	ldr	x1, [sp, #48]
  402abc:	ldr	x0, [sp, #128]
  402ac0:	cmp	x1, x0
  402ac4:	b.cc	4029c4 <ferror@plt+0xf64>  // b.lo, b.ul, b.last
  402ac8:	nop
  402acc:	nop
  402ad0:	ldp	x29, x30, [sp], #144
  402ad4:	ret
  402ad8:	stp	x29, x30, [sp, #-160]!
  402adc:	mov	x29, sp
  402ae0:	str	x0, [sp, #56]
  402ae4:	str	x1, [sp, #48]
  402ae8:	str	x2, [sp, #40]
  402aec:	str	x3, [sp, #32]
  402af0:	str	w4, [sp, #28]
  402af4:	str	w5, [sp, #24]
  402af8:	ldr	x0, [sp, #40]
  402afc:	str	x0, [sp, #152]
  402b00:	ldr	w0, [sp, #24]
  402b04:	str	w0, [sp, #140]
  402b08:	ldr	x0, [sp, #56]
  402b0c:	str	x0, [sp, #144]
  402b10:	b	402c08 <ferror@plt+0x11a8>
  402b14:	ldrsw	x1, [sp, #24]
  402b18:	ldr	x0, [sp, #144]
  402b1c:	sub	x0, x0, #0x1
  402b20:	mul	x1, x1, x0
  402b24:	ldr	x0, [sp, #56]
  402b28:	udiv	x0, x1, x0
  402b2c:	str	w0, [sp, #116]
  402b30:	ldr	w1, [sp, #140]
  402b34:	ldr	w0, [sp, #116]
  402b38:	sub	w0, w1, w0
  402b3c:	ldr	w1, [sp, #28]
  402b40:	add	w0, w1, w0
  402b44:	str	w0, [sp, #112]
  402b48:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402b4c:	add	x0, x0, #0x3bc
  402b50:	ldrb	w0, [x0]
  402b54:	cmp	w0, #0x0
  402b58:	b.eq	402bac <ferror@plt+0x114c>  // b.none
  402b5c:	str	xzr, [sp, #120]
  402b60:	b	402b94 <ferror@plt+0x1134>
  402b64:	mov	x1, #0x7                   	// #7
  402b68:	ldr	x0, [sp, #120]
  402b6c:	sub	x0, x1, x0
  402b70:	ldr	x1, [sp, #152]
  402b74:	add	x0, x1, x0
  402b78:	ldrb	w2, [x0]
  402b7c:	ldr	x0, [sp, #120]
  402b80:	add	x1, sp, #0x68
  402b84:	strb	w2, [x1, x0]
  402b88:	ldr	x0, [sp, #120]
  402b8c:	add	x0, x0, #0x1
  402b90:	str	x0, [sp, #120]
  402b94:	ldr	x0, [sp, #120]
  402b98:	cmp	x0, #0x7
  402b9c:	b.ls	402b64 <ferror@plt+0x1104>  // b.plast
  402ba0:	ldr	d0, [sp, #104]
  402ba4:	str	d0, [sp, #128]
  402ba8:	b	402bb8 <ferror@plt+0x1158>
  402bac:	ldr	x0, [sp, #152]
  402bb0:	ldr	d0, [x0]
  402bb4:	str	d0, [sp, #128]
  402bb8:	ldr	x0, [sp, #152]
  402bbc:	add	x0, x0, #0x8
  402bc0:	str	x0, [sp, #152]
  402bc4:	add	x0, sp, #0x40
  402bc8:	ldr	d0, [sp, #128]
  402bcc:	mov	w3, #0x0                   	// #0
  402bd0:	mov	w2, #0x0                   	// #0
  402bd4:	mov	x1, #0x28                  	// #40
  402bd8:	bl	406e70 <ferror@plt+0x5410>
  402bdc:	add	x0, sp, #0x40
  402be0:	mov	x2, x0
  402be4:	ldr	w1, [sp, #112]
  402be8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402bec:	add	x0, x0, #0x3a0
  402bf0:	bl	40a590 <ferror@plt+0x8b30>
  402bf4:	ldr	w0, [sp, #116]
  402bf8:	str	w0, [sp, #140]
  402bfc:	ldr	x0, [sp, #144]
  402c00:	sub	x0, x0, #0x1
  402c04:	str	x0, [sp, #144]
  402c08:	ldr	x1, [sp, #48]
  402c0c:	ldr	x0, [sp, #144]
  402c10:	cmp	x1, x0
  402c14:	b.cc	402b14 <ferror@plt+0x10b4>  // b.lo, b.ul, b.last
  402c18:	nop
  402c1c:	nop
  402c20:	ldp	x29, x30, [sp], #160
  402c24:	ret
  402c28:	stp	x29, x30, [sp, #-208]!
  402c2c:	mov	x29, sp
  402c30:	str	x0, [sp, #56]
  402c34:	str	x1, [sp, #48]
  402c38:	str	x2, [sp, #40]
  402c3c:	str	x3, [sp, #32]
  402c40:	str	w4, [sp, #28]
  402c44:	str	w5, [sp, #24]
  402c48:	ldr	x0, [sp, #40]
  402c4c:	str	x0, [sp, #200]
  402c50:	ldr	w0, [sp, #24]
  402c54:	str	w0, [sp, #188]
  402c58:	ldr	x0, [sp, #56]
  402c5c:	str	x0, [sp, #192]
  402c60:	b	402d58 <ferror@plt+0x12f8>
  402c64:	ldrsw	x1, [sp, #24]
  402c68:	ldr	x0, [sp, #192]
  402c6c:	sub	x0, x0, #0x1
  402c70:	mul	x1, x1, x0
  402c74:	ldr	x0, [sp, #56]
  402c78:	udiv	x0, x1, x0
  402c7c:	str	w0, [sp, #148]
  402c80:	ldr	w1, [sp, #188]
  402c84:	ldr	w0, [sp, #148]
  402c88:	sub	w0, w1, w0
  402c8c:	ldr	w1, [sp, #28]
  402c90:	add	w0, w1, w0
  402c94:	str	w0, [sp, #144]
  402c98:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402c9c:	add	x0, x0, #0x3bc
  402ca0:	ldrb	w0, [x0]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.eq	402cfc <ferror@plt+0x129c>  // b.none
  402cac:	str	xzr, [sp, #152]
  402cb0:	b	402ce4 <ferror@plt+0x1284>
  402cb4:	mov	x1, #0xf                   	// #15
  402cb8:	ldr	x0, [sp, #152]
  402cbc:	sub	x0, x1, x0
  402cc0:	ldr	x1, [sp, #200]
  402cc4:	add	x0, x1, x0
  402cc8:	ldrb	w2, [x0]
  402ccc:	ldr	x0, [sp, #152]
  402cd0:	add	x1, sp, #0x80
  402cd4:	strb	w2, [x1, x0]
  402cd8:	ldr	x0, [sp, #152]
  402cdc:	add	x0, x0, #0x1
  402ce0:	str	x0, [sp, #152]
  402ce4:	ldr	x0, [sp, #152]
  402ce8:	cmp	x0, #0xf
  402cec:	b.ls	402cb4 <ferror@plt+0x1254>  // b.plast
  402cf0:	ldr	q0, [sp, #128]
  402cf4:	str	q0, [sp, #160]
  402cf8:	b	402d08 <ferror@plt+0x12a8>
  402cfc:	ldr	x0, [sp, #200]
  402d00:	ldr	q0, [x0]
  402d04:	str	q0, [sp, #160]
  402d08:	ldr	x0, [sp, #200]
  402d0c:	add	x0, x0, #0x10
  402d10:	str	x0, [sp, #200]
  402d14:	add	x0, sp, #0x40
  402d18:	ldr	q0, [sp, #160]
  402d1c:	mov	w3, #0x0                   	// #0
  402d20:	mov	w2, #0x0                   	// #0
  402d24:	mov	x1, #0x3c                  	// #60
  402d28:	bl	407300 <ferror@plt+0x58a0>
  402d2c:	add	x0, sp, #0x40
  402d30:	mov	x2, x0
  402d34:	ldr	w1, [sp, #144]
  402d38:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402d3c:	add	x0, x0, #0x3a0
  402d40:	bl	40a590 <ferror@plt+0x8b30>
  402d44:	ldr	w0, [sp, #148]
  402d48:	str	w0, [sp, #188]
  402d4c:	ldr	x0, [sp, #192]
  402d50:	sub	x0, x0, #0x1
  402d54:	str	x0, [sp, #192]
  402d58:	ldr	x1, [sp, #48]
  402d5c:	ldr	x0, [sp, #192]
  402d60:	cmp	x1, x0
  402d64:	b.cc	402c64 <ferror@plt+0x1204>  // b.lo, b.ul, b.last
  402d68:	nop
  402d6c:	nop
  402d70:	ldp	x29, x30, [sp], #208
  402d74:	ret
  402d78:	stp	x29, x30, [sp, #-48]!
  402d7c:	mov	x29, sp
  402d80:	str	x0, [sp, #24]
  402d84:	str	x1, [sp, #16]
  402d88:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  402d8c:	add	x0, x0, #0x2a8
  402d90:	ldr	x0, [x0]
  402d94:	mov	x3, x0
  402d98:	mov	x2, #0x3                   	// #3
  402d9c:	mov	x1, #0x1                   	// #1
  402da0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402da4:	add	x0, x0, #0x3a8
  402da8:	bl	4016a0 <fwrite_unlocked@plt>
  402dac:	ldr	x0, [sp, #24]
  402db0:	str	x0, [sp, #40]
  402db4:	b	402e14 <ferror@plt+0x13b4>
  402db8:	ldr	x0, [sp, #16]
  402dbc:	add	x1, x0, #0x1
  402dc0:	str	x1, [sp, #16]
  402dc4:	ldrb	w0, [x0]
  402dc8:	strb	w0, [sp, #39]
  402dcc:	bl	401900 <__ctype_b_loc@plt>
  402dd0:	ldr	x1, [x0]
  402dd4:	ldrb	w0, [sp, #39]
  402dd8:	lsl	x0, x0, #1
  402ddc:	add	x0, x1, x0
  402de0:	ldrh	w0, [x0]
  402de4:	and	w0, w0, #0x4000
  402de8:	cmp	w0, #0x0
  402dec:	b.eq	402df8 <ferror@plt+0x1398>  // b.none
  402df0:	ldrb	w0, [sp, #39]
  402df4:	b	402dfc <ferror@plt+0x139c>
  402df8:	mov	w0, #0x2e                  	// #46
  402dfc:	strb	w0, [sp, #38]
  402e00:	ldrb	w0, [sp, #38]
  402e04:	bl	401820 <putchar_unlocked@plt>
  402e08:	ldr	x0, [sp, #40]
  402e0c:	sub	x0, x0, #0x1
  402e10:	str	x0, [sp, #40]
  402e14:	ldr	x0, [sp, #40]
  402e18:	cmp	x0, #0x0
  402e1c:	b.ne	402db8 <ferror@plt+0x1358>  // b.any
  402e20:	mov	w0, #0x3c                  	// #60
  402e24:	bl	401820 <putchar_unlocked@plt>
  402e28:	nop
  402e2c:	ldp	x29, x30, [sp], #48
  402e30:	ret
  402e34:	stp	x29, x30, [sp, #-112]!
  402e38:	mov	x29, sp
  402e3c:	str	x0, [sp, #56]
  402e40:	str	x1, [sp, #48]
  402e44:	str	x2, [sp, #40]
  402e48:	str	x3, [sp, #32]
  402e4c:	str	w4, [sp, #28]
  402e50:	str	w5, [sp, #24]
  402e54:	ldr	x0, [sp, #40]
  402e58:	str	x0, [sp, #104]
  402e5c:	ldr	w0, [sp, #24]
  402e60:	str	w0, [sp, #92]
  402e64:	ldr	x0, [sp, #56]
  402e68:	str	x0, [sp, #96]
  402e6c:	b	402f3c <ferror@plt+0x14dc>
  402e70:	ldrsw	x1, [sp, #24]
  402e74:	ldr	x0, [sp, #96]
  402e78:	sub	x0, x0, #0x1
  402e7c:	mul	x1, x1, x0
  402e80:	ldr	x0, [sp, #56]
  402e84:	udiv	x0, x1, x0
  402e88:	str	w0, [sp, #76]
  402e8c:	ldr	x0, [sp, #104]
  402e90:	add	x1, x0, #0x1
  402e94:	str	x1, [sp, #104]
  402e98:	ldrb	w0, [x0]
  402e9c:	and	w0, w0, #0x7f
  402ea0:	str	w0, [sp, #72]
  402ea4:	ldr	w0, [sp, #72]
  402ea8:	cmp	w0, #0x7f
  402eac:	b.ne	402ec0 <ferror@plt+0x1460>  // b.any
  402eb0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402eb4:	add	x0, x0, #0x3b0
  402eb8:	str	x0, [sp, #80]
  402ebc:	b	402f00 <ferror@plt+0x14a0>
  402ec0:	ldr	w0, [sp, #72]
  402ec4:	cmp	w0, #0x20
  402ec8:	b.gt	402ee8 <ferror@plt+0x1488>
  402ecc:	ldrsw	x0, [sp, #72]
  402ed0:	lsl	x1, x0, #2
  402ed4:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  402ed8:	add	x0, x0, #0x398
  402edc:	add	x0, x1, x0
  402ee0:	str	x0, [sp, #80]
  402ee4:	b	402f00 <ferror@plt+0x14a0>
  402ee8:	ldr	w0, [sp, #72]
  402eec:	and	w0, w0, #0xff
  402ef0:	strb	w0, [sp, #64]
  402ef4:	strb	wzr, [sp, #65]
  402ef8:	add	x0, sp, #0x40
  402efc:	str	x0, [sp, #80]
  402f00:	ldr	w1, [sp, #92]
  402f04:	ldr	w0, [sp, #76]
  402f08:	sub	w1, w1, w0
  402f0c:	ldr	w0, [sp, #28]
  402f10:	add	w0, w1, w0
  402f14:	ldr	x2, [sp, #80]
  402f18:	mov	w1, w0
  402f1c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  402f20:	add	x0, x0, #0x3a0
  402f24:	bl	40a590 <ferror@plt+0x8b30>
  402f28:	ldr	w0, [sp, #76]
  402f2c:	str	w0, [sp, #92]
  402f30:	ldr	x0, [sp, #96]
  402f34:	sub	x0, x0, #0x1
  402f38:	str	x0, [sp, #96]
  402f3c:	ldr	x1, [sp, #48]
  402f40:	ldr	x0, [sp, #96]
  402f44:	cmp	x1, x0
  402f48:	b.cc	402e70 <ferror@plt+0x1410>  // b.lo, b.ul, b.last
  402f4c:	nop
  402f50:	nop
  402f54:	ldp	x29, x30, [sp], #112
  402f58:	ret
  402f5c:	stp	x29, x30, [sp, #-112]!
  402f60:	mov	x29, sp
  402f64:	str	x0, [sp, #56]
  402f68:	str	x1, [sp, #48]
  402f6c:	str	x2, [sp, #40]
  402f70:	str	x3, [sp, #32]
  402f74:	str	w4, [sp, #28]
  402f78:	str	w5, [sp, #24]
  402f7c:	ldr	x0, [sp, #40]
  402f80:	str	x0, [sp, #104]
  402f84:	ldr	w0, [sp, #24]
  402f88:	str	w0, [sp, #92]
  402f8c:	ldr	x0, [sp, #56]
  402f90:	str	x0, [sp, #96]
  402f94:	b	403154 <ferror@plt+0x16f4>
  402f98:	ldrsw	x1, [sp, #24]
  402f9c:	ldr	x0, [sp, #96]
  402fa0:	sub	x0, x0, #0x1
  402fa4:	mul	x1, x1, x0
  402fa8:	ldr	x0, [sp, #56]
  402fac:	udiv	x0, x1, x0
  402fb0:	str	w0, [sp, #76]
  402fb4:	ldr	x0, [sp, #104]
  402fb8:	add	x1, x0, #0x1
  402fbc:	str	x1, [sp, #104]
  402fc0:	ldrb	w0, [x0]
  402fc4:	strb	w0, [sp, #75]
  402fc8:	ldrb	w0, [sp, #75]
  402fcc:	cmp	w0, #0xd
  402fd0:	b.eq	403090 <ferror@plt+0x1630>  // b.none
  402fd4:	cmp	w0, #0xd
  402fd8:	b.gt	4030c0 <ferror@plt+0x1660>
  402fdc:	cmp	w0, #0xc
  402fe0:	b.eq	403070 <ferror@plt+0x1610>  // b.none
  402fe4:	cmp	w0, #0xc
  402fe8:	b.gt	4030c0 <ferror@plt+0x1660>
  402fec:	cmp	w0, #0xb
  402ff0:	b.eq	4030b0 <ferror@plt+0x1650>  // b.none
  402ff4:	cmp	w0, #0xb
  402ff8:	b.gt	4030c0 <ferror@plt+0x1660>
  402ffc:	cmp	w0, #0xa
  403000:	b.eq	403080 <ferror@plt+0x1620>  // b.none
  403004:	cmp	w0, #0xa
  403008:	b.gt	4030c0 <ferror@plt+0x1660>
  40300c:	cmp	w0, #0x9
  403010:	b.eq	4030a0 <ferror@plt+0x1640>  // b.none
  403014:	cmp	w0, #0x9
  403018:	b.gt	4030c0 <ferror@plt+0x1660>
  40301c:	cmp	w0, #0x8
  403020:	b.eq	403060 <ferror@plt+0x1600>  // b.none
  403024:	cmp	w0, #0x8
  403028:	b.gt	4030c0 <ferror@plt+0x1660>
  40302c:	cmp	w0, #0x0
  403030:	b.eq	403040 <ferror@plt+0x15e0>  // b.none
  403034:	cmp	w0, #0x7
  403038:	b.eq	403050 <ferror@plt+0x15f0>  // b.none
  40303c:	b	4030c0 <ferror@plt+0x1660>
  403040:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403044:	add	x0, x0, #0x3b8
  403048:	str	x0, [sp, #80]
  40304c:	b	403118 <ferror@plt+0x16b8>
  403050:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403054:	add	x0, x0, #0x3c0
  403058:	str	x0, [sp, #80]
  40305c:	b	403118 <ferror@plt+0x16b8>
  403060:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403064:	add	x0, x0, #0x3c8
  403068:	str	x0, [sp, #80]
  40306c:	b	403118 <ferror@plt+0x16b8>
  403070:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403074:	add	x0, x0, #0x3d0
  403078:	str	x0, [sp, #80]
  40307c:	b	403118 <ferror@plt+0x16b8>
  403080:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403084:	add	x0, x0, #0x3d8
  403088:	str	x0, [sp, #80]
  40308c:	b	403118 <ferror@plt+0x16b8>
  403090:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403094:	add	x0, x0, #0x3e0
  403098:	str	x0, [sp, #80]
  40309c:	b	403118 <ferror@plt+0x16b8>
  4030a0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4030a4:	add	x0, x0, #0x3e8
  4030a8:	str	x0, [sp, #80]
  4030ac:	b	403118 <ferror@plt+0x16b8>
  4030b0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4030b4:	add	x0, x0, #0x3f0
  4030b8:	str	x0, [sp, #80]
  4030bc:	b	403118 <ferror@plt+0x16b8>
  4030c0:	bl	401900 <__ctype_b_loc@plt>
  4030c4:	ldr	x1, [x0]
  4030c8:	ldrb	w0, [sp, #75]
  4030cc:	lsl	x0, x0, #1
  4030d0:	add	x0, x1, x0
  4030d4:	ldrh	w0, [x0]
  4030d8:	and	w0, w0, #0x4000
  4030dc:	cmp	w0, #0x0
  4030e0:	b.eq	4030f0 <ferror@plt+0x1690>  // b.none
  4030e4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4030e8:	add	x0, x0, #0x3f8
  4030ec:	b	4030f8 <ferror@plt+0x1698>
  4030f0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4030f4:	add	x0, x0, #0x400
  4030f8:	ldrb	w1, [sp, #75]
  4030fc:	add	x3, sp, #0x40
  403100:	mov	w2, w1
  403104:	mov	x1, x0
  403108:	mov	x0, x3
  40310c:	bl	401700 <sprintf@plt>
  403110:	add	x0, sp, #0x40
  403114:	str	x0, [sp, #80]
  403118:	ldr	w1, [sp, #92]
  40311c:	ldr	w0, [sp, #76]
  403120:	sub	w1, w1, w0
  403124:	ldr	w0, [sp, #28]
  403128:	add	w0, w1, w0
  40312c:	ldr	x2, [sp, #80]
  403130:	mov	w1, w0
  403134:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403138:	add	x0, x0, #0x3a0
  40313c:	bl	40a590 <ferror@plt+0x8b30>
  403140:	ldr	w0, [sp, #76]
  403144:	str	w0, [sp, #92]
  403148:	ldr	x0, [sp, #96]
  40314c:	sub	x0, x0, #0x1
  403150:	str	x0, [sp, #96]
  403154:	ldr	x1, [sp, #48]
  403158:	ldr	x0, [sp, #96]
  40315c:	cmp	x1, x0
  403160:	b.cc	402f98 <ferror@plt+0x1538>  // b.lo, b.ul, b.last
  403164:	nop
  403168:	nop
  40316c:	ldp	x29, x30, [sp], #112
  403170:	ret
  403174:	sub	sp, sp, #0x30
  403178:	str	x0, [sp, #24]
  40317c:	str	x1, [sp, #16]
  403180:	str	x2, [sp, #8]
  403184:	str	xzr, [sp, #40]
  403188:	b	4031f4 <ferror@plt+0x1794>
  40318c:	ldr	x0, [sp, #24]
  403190:	add	x1, x0, #0x1
  403194:	str	x1, [sp, #24]
  403198:	ldrb	w0, [x0]
  40319c:	sub	w0, w0, #0x30
  4031a0:	str	w0, [sp, #36]
  4031a4:	ldrsw	x0, [sp, #36]
  4031a8:	mvn	x1, x0
  4031ac:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4031b0:	movk	x0, #0xcccd
  4031b4:	umulh	x0, x1, x0
  4031b8:	lsr	x0, x0, #3
  4031bc:	ldr	x1, [sp, #40]
  4031c0:	cmp	x1, x0
  4031c4:	b.ls	4031d0 <ferror@plt+0x1770>  // b.plast
  4031c8:	mov	w0, #0x0                   	// #0
  4031cc:	b	403224 <ferror@plt+0x17c4>
  4031d0:	ldr	x1, [sp, #40]
  4031d4:	mov	x0, x1
  4031d8:	lsl	x0, x0, #2
  4031dc:	add	x0, x0, x1
  4031e0:	lsl	x0, x0, #1
  4031e4:	mov	x1, x0
  4031e8:	ldrsw	x0, [sp, #36]
  4031ec:	add	x0, x1, x0
  4031f0:	str	x0, [sp, #40]
  4031f4:	ldr	x0, [sp, #24]
  4031f8:	ldrb	w0, [x0]
  4031fc:	sub	w0, w0, #0x30
  403200:	cmp	w0, #0x9
  403204:	b.ls	40318c <ferror@plt+0x172c>  // b.plast
  403208:	ldr	x0, [sp, #16]
  40320c:	ldr	x1, [sp, #24]
  403210:	str	x1, [x0]
  403214:	ldr	x0, [sp, #8]
  403218:	ldr	x1, [sp, #40]
  40321c:	str	x1, [x0]
  403220:	mov	w0, #0x1                   	// #1
  403224:	add	sp, sp, #0x30
  403228:	ret
  40322c:	stp	x29, x30, [sp, #-128]!
  403230:	mov	x29, sp
  403234:	stp	x19, x20, [sp, #16]
  403238:	str	x0, [sp, #56]
  40323c:	str	x1, [sp, #48]
  403240:	str	x2, [sp, #40]
  403244:	str	x3, [sp, #32]
  403248:	ldr	x0, [sp, #32]
  40324c:	cmp	x0, #0x0
  403250:	b.ne	403274 <ferror@plt+0x1814>  // b.any
  403254:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403258:	add	x3, x0, #0xb68
  40325c:	mov	w2, #0x286                 	// #646
  403260:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403264:	add	x1, x0, #0x408
  403268:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40326c:	add	x0, x0, #0x418
  403270:	bl	401a10 <__assert_fail@plt>
  403274:	ldr	x0, [sp, #48]
  403278:	ldrb	w0, [x0]
  40327c:	cmp	w0, #0x61
  403280:	b.eq	403a28 <ferror@plt+0x1fc8>  // b.none
  403284:	cmp	w0, #0x61
  403288:	b.lt	403a90 <ferror@plt+0x2030>  // b.tstop
  40328c:	cmp	w0, #0x78
  403290:	b.gt	403a90 <ferror@plt+0x2030>
  403294:	cmp	w0, #0x63
  403298:	b.lt	403a90 <ferror@plt+0x2030>  // b.tstop
  40329c:	sub	w0, w0, #0x63
  4032a0:	mov	x1, #0x1                   	// #1
  4032a4:	lsl	x0, x1, x0
  4032a8:	mov	x1, #0x1002                	// #4098
  4032ac:	movk	x1, #0x24, lsl #16
  4032b0:	and	x1, x0, x1
  4032b4:	cmp	x1, #0x0
  4032b8:	cset	w1, ne  // ne = any
  4032bc:	and	w1, w1, #0xff
  4032c0:	cmp	w1, #0x0
  4032c4:	b.ne	4032fc <ferror@plt+0x189c>  // b.any
  4032c8:	and	x1, x0, #0x1
  4032cc:	cmp	x1, #0x0
  4032d0:	cset	w1, ne  // ne = any
  4032d4:	and	w1, w1, #0xff
  4032d8:	cmp	w1, #0x0
  4032dc:	b.ne	403a5c <ferror@plt+0x1ffc>  // b.any
  4032e0:	and	x0, x0, #0x8
  4032e4:	cmp	x0, #0x0
  4032e8:	cset	w0, ne  // ne = any
  4032ec:	and	w0, w0, #0xff
  4032f0:	cmp	w0, #0x0
  4032f4:	b.ne	4037e0 <ferror@plt+0x1d80>  // b.any
  4032f8:	b	403a90 <ferror@plt+0x2030>
  4032fc:	ldr	x0, [sp, #48]
  403300:	ldrb	w0, [x0]
  403304:	strb	w0, [sp, #87]
  403308:	ldr	x0, [sp, #48]
  40330c:	add	x0, x0, #0x1
  403310:	str	x0, [sp, #48]
  403314:	ldr	x0, [sp, #48]
  403318:	ldrb	w0, [x0]
  40331c:	cmp	w0, #0x53
  403320:	b.eq	403368 <ferror@plt+0x1908>  // b.none
  403324:	cmp	w0, #0x53
  403328:	b.gt	4033b0 <ferror@plt+0x1950>
  40332c:	cmp	w0, #0x4c
  403330:	b.eq	403398 <ferror@plt+0x1938>  // b.none
  403334:	cmp	w0, #0x4c
  403338:	b.gt	4033b0 <ferror@plt+0x1950>
  40333c:	cmp	w0, #0x43
  403340:	b.eq	403350 <ferror@plt+0x18f0>  // b.none
  403344:	cmp	w0, #0x49
  403348:	b.eq	403380 <ferror@plt+0x1920>  // b.none
  40334c:	b	4033b0 <ferror@plt+0x1950>
  403350:	ldr	x0, [sp, #48]
  403354:	add	x0, x0, #0x1
  403358:	str	x0, [sp, #48]
  40335c:	mov	x0, #0x1                   	// #1
  403360:	str	x0, [sp, #72]
  403364:	b	40349c <ferror@plt+0x1a3c>
  403368:	ldr	x0, [sp, #48]
  40336c:	add	x0, x0, #0x1
  403370:	str	x0, [sp, #48]
  403374:	mov	x0, #0x2                   	// #2
  403378:	str	x0, [sp, #72]
  40337c:	b	40349c <ferror@plt+0x1a3c>
  403380:	ldr	x0, [sp, #48]
  403384:	add	x0, x0, #0x1
  403388:	str	x0, [sp, #48]
  40338c:	mov	x0, #0x4                   	// #4
  403390:	str	x0, [sp, #72]
  403394:	b	40349c <ferror@plt+0x1a3c>
  403398:	ldr	x0, [sp, #48]
  40339c:	add	x0, x0, #0x1
  4033a0:	str	x0, [sp, #48]
  4033a4:	mov	x0, #0x8                   	// #8
  4033a8:	str	x0, [sp, #72]
  4033ac:	b	40349c <ferror@plt+0x1a3c>
  4033b0:	add	x1, sp, #0x48
  4033b4:	add	x0, sp, #0x40
  4033b8:	mov	x2, x1
  4033bc:	mov	x1, x0
  4033c0:	ldr	x0, [sp, #48]
  4033c4:	bl	403174 <ferror@plt+0x1714>
  4033c8:	and	w0, w0, #0xff
  4033cc:	eor	w0, w0, #0x1
  4033d0:	and	w0, w0, #0xff
  4033d4:	cmp	w0, #0x0
  4033d8:	b.eq	403410 <ferror@plt+0x19b0>  // b.none
  4033dc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4033e0:	add	x0, x0, #0x428
  4033e4:	bl	401a30 <gettext@plt>
  4033e8:	mov	x19, x0
  4033ec:	ldr	x0, [sp, #56]
  4033f0:	bl	40988c <ferror@plt+0x7e2c>
  4033f4:	mov	x3, x0
  4033f8:	mov	x2, x19
  4033fc:	mov	w1, #0x0                   	// #0
  403400:	mov	w0, #0x0                   	// #0
  403404:	bl	4016d0 <error@plt>
  403408:	mov	w0, #0x0                   	// #0
  40340c:	b	403b58 <ferror@plt+0x20f8>
  403410:	ldr	x0, [sp, #64]
  403414:	ldr	x1, [sp, #48]
  403418:	cmp	x1, x0
  40341c:	b.ne	40342c <ferror@plt+0x19cc>  // b.any
  403420:	mov	x0, #0x4                   	// #4
  403424:	str	x0, [sp, #72]
  403428:	b	403498 <ferror@plt+0x1a38>
  40342c:	ldr	x0, [sp, #72]
  403430:	cmp	x0, #0x8
  403434:	b.hi	403450 <ferror@plt+0x19f0>  // b.pmore
  403438:	ldr	x1, [sp, #72]
  40343c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403440:	add	x0, x0, #0x350
  403444:	ldr	w0, [x0, x1, lsl #2]
  403448:	cmp	w0, #0x0
  40344c:	b.ne	403490 <ferror@plt+0x1a30>  // b.any
  403450:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403454:	add	x0, x0, #0x440
  403458:	bl	401a30 <gettext@plt>
  40345c:	mov	x19, x0
  403460:	ldr	x0, [sp, #56]
  403464:	bl	40988c <ferror@plt+0x7e2c>
  403468:	mov	x1, x0
  40346c:	ldr	x0, [sp, #72]
  403470:	mov	x4, x0
  403474:	mov	x3, x1
  403478:	mov	x2, x19
  40347c:	mov	w1, #0x0                   	// #0
  403480:	mov	w0, #0x0                   	// #0
  403484:	bl	4016d0 <error@plt>
  403488:	mov	w0, #0x0                   	// #0
  40348c:	b	403b58 <ferror@plt+0x20f8>
  403490:	ldr	x0, [sp, #64]
  403494:	str	x0, [sp, #48]
  403498:	nop
  40349c:	ldr	x1, [sp, #72]
  4034a0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4034a4:	add	x0, x0, #0x350
  4034a8:	ldr	w0, [x0, x1, lsl #2]
  4034ac:	str	w0, [sp, #124]
  4034b0:	ldrb	w0, [sp, #87]
  4034b4:	cmp	w0, #0x78
  4034b8:	b.eq	403644 <ferror@plt+0x1be4>  // b.none
  4034bc:	cmp	w0, #0x78
  4034c0:	b.gt	4036bc <ferror@plt+0x1c5c>
  4034c4:	cmp	w0, #0x75
  4034c8:	b.eq	4035d0 <ferror@plt+0x1b70>  // b.none
  4034cc:	cmp	w0, #0x75
  4034d0:	b.gt	4036bc <ferror@plt+0x1c5c>
  4034d4:	cmp	w0, #0x64
  4034d8:	b.eq	4034e8 <ferror@plt+0x1a88>  // b.none
  4034dc:	cmp	w0, #0x6f
  4034e0:	b.eq	403558 <ferror@plt+0x1af8>  // b.none
  4034e4:	b	4036bc <ferror@plt+0x1c5c>
  4034e8:	str	wzr, [sp, #120]
  4034ec:	ldr	x1, [sp, #72]
  4034f0:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  4034f4:	add	x0, x0, #0x298
  4034f8:	ldr	w0, [x0, x1, lsl #2]
  4034fc:	str	w0, [sp, #108]
  403500:	ldr	x0, [sp, #32]
  403504:	add	x3, x0, #0x10
  403508:	ldr	w0, [sp, #124]
  40350c:	cmp	w0, #0x5
  403510:	b.eq	403538 <ferror@plt+0x1ad8>  // b.none
  403514:	ldr	w0, [sp, #124]
  403518:	cmp	w0, #0x4
  40351c:	b.ne	40352c <ferror@plt+0x1acc>  // b.any
  403520:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403524:	add	x0, x0, #0x490
  403528:	b	403540 <ferror@plt+0x1ae0>
  40352c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403530:	add	x0, x0, #0x498
  403534:	b	403540 <ferror@plt+0x1ae0>
  403538:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40353c:	add	x0, x0, #0x490
  403540:	mov	x2, x0
  403544:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403548:	add	x1, x0, #0x4a0
  40354c:	mov	x0, x3
  403550:	bl	401700 <sprintf@plt>
  403554:	b	4036c0 <ferror@plt+0x1c60>
  403558:	mov	w0, #0x2                   	// #2
  40355c:	str	w0, [sp, #120]
  403560:	ldr	x0, [sp, #32]
  403564:	add	x4, x0, #0x10
  403568:	ldr	x1, [sp, #72]
  40356c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  403570:	add	x0, x0, #0x250
  403574:	ldr	w0, [x0, x1, lsl #2]
  403578:	str	w0, [sp, #108]
  40357c:	ldr	w0, [sp, #124]
  403580:	cmp	w0, #0x5
  403584:	b.eq	4035ac <ferror@plt+0x1b4c>  // b.none
  403588:	ldr	w0, [sp, #124]
  40358c:	cmp	w0, #0x4
  403590:	b.ne	4035a0 <ferror@plt+0x1b40>  // b.any
  403594:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403598:	add	x0, x0, #0x4a8
  40359c:	b	4035b4 <ferror@plt+0x1b54>
  4035a0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4035a4:	add	x0, x0, #0x4b0
  4035a8:	b	4035b4 <ferror@plt+0x1b54>
  4035ac:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4035b0:	add	x0, x0, #0x4a8
  4035b4:	mov	x3, x0
  4035b8:	ldr	w2, [sp, #108]
  4035bc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4035c0:	add	x1, x0, #0x4b8
  4035c4:	mov	x0, x4
  4035c8:	bl	401700 <sprintf@plt>
  4035cc:	b	4036c0 <ferror@plt+0x1c60>
  4035d0:	mov	w0, #0x1                   	// #1
  4035d4:	str	w0, [sp, #120]
  4035d8:	ldr	x1, [sp, #72]
  4035dc:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  4035e0:	add	x0, x0, #0x2e0
  4035e4:	ldr	w0, [x0, x1, lsl #2]
  4035e8:	str	w0, [sp, #108]
  4035ec:	ldr	x0, [sp, #32]
  4035f0:	add	x3, x0, #0x10
  4035f4:	ldr	w0, [sp, #124]
  4035f8:	cmp	w0, #0x5
  4035fc:	b.eq	403624 <ferror@plt+0x1bc4>  // b.none
  403600:	ldr	w0, [sp, #124]
  403604:	cmp	w0, #0x4
  403608:	b.ne	403618 <ferror@plt+0x1bb8>  // b.any
  40360c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403610:	add	x0, x0, #0x4c8
  403614:	b	40362c <ferror@plt+0x1bcc>
  403618:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40361c:	add	x0, x0, #0x4d0
  403620:	b	40362c <ferror@plt+0x1bcc>
  403624:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403628:	add	x0, x0, #0x4c8
  40362c:	mov	x2, x0
  403630:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403634:	add	x1, x0, #0x4a0
  403638:	mov	x0, x3
  40363c:	bl	401700 <sprintf@plt>
  403640:	b	4036c0 <ferror@plt+0x1c60>
  403644:	mov	w0, #0x3                   	// #3
  403648:	str	w0, [sp, #120]
  40364c:	ldr	x0, [sp, #32]
  403650:	add	x4, x0, #0x10
  403654:	ldr	x1, [sp, #72]
  403658:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  40365c:	add	x0, x0, #0x328
  403660:	ldr	w0, [x0, x1, lsl #2]
  403664:	str	w0, [sp, #108]
  403668:	ldr	w0, [sp, #124]
  40366c:	cmp	w0, #0x5
  403670:	b.eq	403698 <ferror@plt+0x1c38>  // b.none
  403674:	ldr	w0, [sp, #124]
  403678:	cmp	w0, #0x4
  40367c:	b.ne	40368c <ferror@plt+0x1c2c>  // b.any
  403680:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403684:	add	x0, x0, #0x4d8
  403688:	b	4036a0 <ferror@plt+0x1c40>
  40368c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403690:	add	x0, x0, #0x4e0
  403694:	b	4036a0 <ferror@plt+0x1c40>
  403698:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40369c:	add	x0, x0, #0x4d8
  4036a0:	mov	x3, x0
  4036a4:	ldr	w2, [sp, #108]
  4036a8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4036ac:	add	x1, x0, #0x4b8
  4036b0:	mov	x0, x4
  4036b4:	bl	401700 <sprintf@plt>
  4036b8:	b	4036c0 <ferror@plt+0x1c60>
  4036bc:	bl	401880 <abort@plt>
  4036c0:	ldr	x0, [sp, #32]
  4036c4:	add	x0, x0, #0x10
  4036c8:	bl	4016b0 <strlen@plt>
  4036cc:	cmp	x0, #0x7
  4036d0:	b.ls	4036f4 <ferror@plt+0x1c94>  // b.plast
  4036d4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4036d8:	add	x3, x0, #0xb68
  4036dc:	mov	w2, #0x2e9                 	// #745
  4036e0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4036e4:	add	x1, x0, #0x408
  4036e8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4036ec:	add	x0, x0, #0x4e8
  4036f0:	bl	401a10 <__assert_fail@plt>
  4036f4:	ldr	w0, [sp, #124]
  4036f8:	cmp	w0, #0x5
  4036fc:	b.eq	4037c8 <ferror@plt+0x1d68>  // b.none
  403700:	ldr	w0, [sp, #124]
  403704:	cmp	w0, #0x5
  403708:	b.hi	4037d8 <ferror@plt+0x1d78>  // b.pmore
  40370c:	ldr	w0, [sp, #124]
  403710:	cmp	w0, #0x4
  403714:	b.eq	4037b8 <ferror@plt+0x1d58>  // b.none
  403718:	ldr	w0, [sp, #124]
  40371c:	cmp	w0, #0x4
  403720:	b.hi	4037d8 <ferror@plt+0x1d78>  // b.pmore
  403724:	ldr	w0, [sp, #124]
  403728:	cmp	w0, #0x3
  40372c:	b.eq	4037a8 <ferror@plt+0x1d48>  // b.none
  403730:	ldr	w0, [sp, #124]
  403734:	cmp	w0, #0x3
  403738:	b.hi	4037d8 <ferror@plt+0x1d78>  // b.pmore
  40373c:	ldr	w0, [sp, #124]
  403740:	cmp	w0, #0x1
  403744:	b.eq	403758 <ferror@plt+0x1cf8>  // b.none
  403748:	ldr	w0, [sp, #124]
  40374c:	cmp	w0, #0x2
  403750:	b.eq	403780 <ferror@plt+0x1d20>  // b.none
  403754:	b	4037d8 <ferror@plt+0x1d78>
  403758:	ldr	w0, [sp, #120]
  40375c:	cmp	w0, #0x0
  403760:	b.ne	403770 <ferror@plt+0x1d10>  // b.any
  403764:	adrp	x0, 402000 <ferror@plt+0x5a0>
  403768:	add	x0, x0, #0x1f0
  40376c:	b	403778 <ferror@plt+0x1d18>
  403770:	adrp	x0, 402000 <ferror@plt+0x5a0>
  403774:	add	x0, x0, #0x2c0
  403778:	str	x0, [sp, #112]
  40377c:	b	4037dc <ferror@plt+0x1d7c>
  403780:	ldr	w0, [sp, #120]
  403784:	cmp	w0, #0x0
  403788:	b.ne	403798 <ferror@plt+0x1d38>  // b.any
  40378c:	adrp	x0, 402000 <ferror@plt+0x5a0>
  403790:	add	x0, x0, #0x390
  403794:	b	4037a0 <ferror@plt+0x1d40>
  403798:	adrp	x0, 402000 <ferror@plt+0x5a0>
  40379c:	add	x0, x0, #0x4c4
  4037a0:	str	x0, [sp, #112]
  4037a4:	b	4037dc <ferror@plt+0x1d7c>
  4037a8:	adrp	x0, 402000 <ferror@plt+0x5a0>
  4037ac:	add	x0, x0, #0x5f8
  4037b0:	str	x0, [sp, #112]
  4037b4:	b	4037dc <ferror@plt+0x1d7c>
  4037b8:	adrp	x0, 402000 <ferror@plt+0x5a0>
  4037bc:	add	x0, x0, #0x728
  4037c0:	str	x0, [sp, #112]
  4037c4:	b	4037dc <ferror@plt+0x1d7c>
  4037c8:	adrp	x0, 402000 <ferror@plt+0x5a0>
  4037cc:	add	x0, x0, #0x858
  4037d0:	str	x0, [sp, #112]
  4037d4:	b	4037dc <ferror@plt+0x1d7c>
  4037d8:	bl	401880 <abort@plt>
  4037dc:	b	403ad4 <ferror@plt+0x2074>
  4037e0:	mov	w0, #0x4                   	// #4
  4037e4:	str	w0, [sp, #120]
  4037e8:	ldr	x0, [sp, #48]
  4037ec:	add	x0, x0, #0x1
  4037f0:	str	x0, [sp, #48]
  4037f4:	ldr	x0, [sp, #48]
  4037f8:	ldrb	w0, [x0]
  4037fc:	cmp	w0, #0x4c
  403800:	b.eq	40384c <ferror@plt+0x1dec>  // b.none
  403804:	cmp	w0, #0x4c
  403808:	b.gt	403864 <ferror@plt+0x1e04>
  40380c:	cmp	w0, #0x44
  403810:	b.eq	403834 <ferror@plt+0x1dd4>  // b.none
  403814:	cmp	w0, #0x46
  403818:	b.ne	403864 <ferror@plt+0x1e04>  // b.any
  40381c:	ldr	x0, [sp, #48]
  403820:	add	x0, x0, #0x1
  403824:	str	x0, [sp, #48]
  403828:	mov	x0, #0x4                   	// #4
  40382c:	str	x0, [sp, #72]
  403830:	b	403950 <ferror@plt+0x1ef0>
  403834:	ldr	x0, [sp, #48]
  403838:	add	x0, x0, #0x1
  40383c:	str	x0, [sp, #48]
  403840:	mov	x0, #0x8                   	// #8
  403844:	str	x0, [sp, #72]
  403848:	b	403950 <ferror@plt+0x1ef0>
  40384c:	ldr	x0, [sp, #48]
  403850:	add	x0, x0, #0x1
  403854:	str	x0, [sp, #48]
  403858:	mov	x0, #0x10                  	// #16
  40385c:	str	x0, [sp, #72]
  403860:	b	403950 <ferror@plt+0x1ef0>
  403864:	add	x1, sp, #0x48
  403868:	add	x0, sp, #0x40
  40386c:	mov	x2, x1
  403870:	mov	x1, x0
  403874:	ldr	x0, [sp, #48]
  403878:	bl	403174 <ferror@plt+0x1714>
  40387c:	and	w0, w0, #0xff
  403880:	eor	w0, w0, #0x1
  403884:	and	w0, w0, #0xff
  403888:	cmp	w0, #0x0
  40388c:	b.eq	4038c4 <ferror@plt+0x1e64>  // b.none
  403890:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403894:	add	x0, x0, #0x428
  403898:	bl	401a30 <gettext@plt>
  40389c:	mov	x19, x0
  4038a0:	ldr	x0, [sp, #56]
  4038a4:	bl	40988c <ferror@plt+0x7e2c>
  4038a8:	mov	x3, x0
  4038ac:	mov	x2, x19
  4038b0:	mov	w1, #0x0                   	// #0
  4038b4:	mov	w0, #0x0                   	// #0
  4038b8:	bl	4016d0 <error@plt>
  4038bc:	mov	w0, #0x0                   	// #0
  4038c0:	b	403b58 <ferror@plt+0x20f8>
  4038c4:	ldr	x0, [sp, #64]
  4038c8:	ldr	x1, [sp, #48]
  4038cc:	cmp	x1, x0
  4038d0:	b.ne	4038e0 <ferror@plt+0x1e80>  // b.any
  4038d4:	mov	x0, #0x8                   	// #8
  4038d8:	str	x0, [sp, #72]
  4038dc:	b	40394c <ferror@plt+0x1eec>
  4038e0:	ldr	x0, [sp, #72]
  4038e4:	cmp	x0, #0x10
  4038e8:	b.hi	403904 <ferror@plt+0x1ea4>  // b.pmore
  4038ec:	ldr	x1, [sp, #72]
  4038f0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4038f4:	add	x0, x0, #0x378
  4038f8:	ldr	w0, [x0, x1, lsl #2]
  4038fc:	cmp	w0, #0x0
  403900:	b.ne	403944 <ferror@plt+0x1ee4>  // b.any
  403904:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403908:	add	x0, x0, #0x520
  40390c:	bl	401a30 <gettext@plt>
  403910:	mov	x19, x0
  403914:	ldr	x0, [sp, #56]
  403918:	bl	40988c <ferror@plt+0x7e2c>
  40391c:	mov	x1, x0
  403920:	ldr	x0, [sp, #72]
  403924:	mov	x4, x0
  403928:	mov	x3, x1
  40392c:	mov	x2, x19
  403930:	mov	w1, #0x0                   	// #0
  403934:	mov	w0, #0x0                   	// #0
  403938:	bl	4016d0 <error@plt>
  40393c:	mov	w0, #0x0                   	// #0
  403940:	b	403b58 <ferror@plt+0x20f8>
  403944:	ldr	x0, [sp, #64]
  403948:	str	x0, [sp, #48]
  40394c:	nop
  403950:	ldr	x1, [sp, #72]
  403954:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403958:	add	x0, x0, #0x378
  40395c:	ldr	w0, [x0, x1, lsl #2]
  403960:	str	w0, [sp, #124]
  403964:	bl	401760 <localeconv@plt>
  403968:	str	x0, [sp, #96]
  40396c:	ldr	x0, [sp, #96]
  403970:	ldr	x0, [x0]
  403974:	ldrb	w0, [x0]
  403978:	cmp	w0, #0x0
  40397c:	b.eq	403990 <ferror@plt+0x1f30>  // b.none
  403980:	ldr	x0, [sp, #96]
  403984:	ldr	x0, [x0]
  403988:	bl	4016b0 <strlen@plt>
  40398c:	b	403994 <ferror@plt+0x1f34>
  403990:	mov	x0, #0x1                   	// #1
  403994:	str	x0, [sp, #88]
  403998:	ldr	w0, [sp, #124]
  40399c:	cmp	w0, #0x8
  4039a0:	b.eq	403a04 <ferror@plt+0x1fa4>  // b.none
  4039a4:	ldr	w0, [sp, #124]
  4039a8:	cmp	w0, #0x8
  4039ac:	b.hi	403a20 <ferror@plt+0x1fc0>  // b.pmore
  4039b0:	ldr	w0, [sp, #124]
  4039b4:	cmp	w0, #0x6
  4039b8:	b.eq	4039cc <ferror@plt+0x1f6c>  // b.none
  4039bc:	ldr	w0, [sp, #124]
  4039c0:	cmp	w0, #0x7
  4039c4:	b.eq	4039e8 <ferror@plt+0x1f88>  // b.none
  4039c8:	b	403a20 <ferror@plt+0x1fc0>
  4039cc:	adrp	x0, 402000 <ferror@plt+0x5a0>
  4039d0:	add	x0, x0, #0x988
  4039d4:	str	x0, [sp, #112]
  4039d8:	ldr	x0, [sp, #88]
  4039dc:	add	w0, w0, #0xe
  4039e0:	str	w0, [sp, #108]
  4039e4:	b	403a24 <ferror@plt+0x1fc4>
  4039e8:	adrp	x0, 402000 <ferror@plt+0x5a0>
  4039ec:	add	x0, x0, #0xad8
  4039f0:	str	x0, [sp, #112]
  4039f4:	ldr	x0, [sp, #88]
  4039f8:	add	w0, w0, #0x17
  4039fc:	str	w0, [sp, #108]
  403a00:	b	403a24 <ferror@plt+0x1fc4>
  403a04:	adrp	x0, 402000 <ferror@plt+0x5a0>
  403a08:	add	x0, x0, #0xc28
  403a0c:	str	x0, [sp, #112]
  403a10:	ldr	x0, [sp, #88]
  403a14:	add	w0, w0, #0x2b
  403a18:	str	w0, [sp, #108]
  403a1c:	b	403a24 <ferror@plt+0x1fc4>
  403a20:	bl	401880 <abort@plt>
  403a24:	b	403ad4 <ferror@plt+0x2074>
  403a28:	ldr	x0, [sp, #48]
  403a2c:	add	x0, x0, #0x1
  403a30:	str	x0, [sp, #48]
  403a34:	mov	w0, #0x5                   	// #5
  403a38:	str	w0, [sp, #120]
  403a3c:	mov	w0, #0x1                   	// #1
  403a40:	str	w0, [sp, #124]
  403a44:	adrp	x0, 402000 <ferror@plt+0x5a0>
  403a48:	add	x0, x0, #0xe34
  403a4c:	str	x0, [sp, #112]
  403a50:	mov	w0, #0x3                   	// #3
  403a54:	str	w0, [sp, #108]
  403a58:	b	403ad4 <ferror@plt+0x2074>
  403a5c:	ldr	x0, [sp, #48]
  403a60:	add	x0, x0, #0x1
  403a64:	str	x0, [sp, #48]
  403a68:	mov	w0, #0x6                   	// #6
  403a6c:	str	w0, [sp, #120]
  403a70:	mov	w0, #0x1                   	// #1
  403a74:	str	w0, [sp, #124]
  403a78:	adrp	x0, 402000 <ferror@plt+0x5a0>
  403a7c:	add	x0, x0, #0xf5c
  403a80:	str	x0, [sp, #112]
  403a84:	mov	w0, #0x3                   	// #3
  403a88:	str	w0, [sp, #108]
  403a8c:	b	403ad4 <ferror@plt+0x2074>
  403a90:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403a94:	add	x0, x0, #0x578
  403a98:	bl	401a30 <gettext@plt>
  403a9c:	mov	x19, x0
  403aa0:	ldr	x0, [sp, #48]
  403aa4:	ldrb	w0, [x0]
  403aa8:	mov	w20, w0
  403aac:	ldr	x0, [sp, #56]
  403ab0:	bl	40988c <ferror@plt+0x7e2c>
  403ab4:	mov	x4, x0
  403ab8:	mov	w3, w20
  403abc:	mov	x2, x19
  403ac0:	mov	w1, #0x0                   	// #0
  403ac4:	mov	w0, #0x0                   	// #0
  403ac8:	bl	4016d0 <error@plt>
  403acc:	mov	w0, #0x0                   	// #0
  403ad0:	b	403b58 <ferror@plt+0x20f8>
  403ad4:	ldr	x0, [sp, #32]
  403ad8:	ldr	w1, [sp, #124]
  403adc:	str	w1, [x0, #4]
  403ae0:	ldr	x0, [sp, #32]
  403ae4:	ldr	w1, [sp, #120]
  403ae8:	str	w1, [x0]
  403aec:	ldr	x0, [sp, #32]
  403af0:	ldr	x1, [sp, #112]
  403af4:	str	x1, [x0, #8]
  403af8:	ldr	x0, [sp, #32]
  403afc:	ldr	w1, [sp, #108]
  403b00:	str	w1, [x0, #28]
  403b04:	ldr	x0, [sp, #48]
  403b08:	ldrb	w0, [x0]
  403b0c:	cmp	w0, #0x7a
  403b10:	cset	w0, eq  // eq = none
  403b14:	and	w1, w0, #0xff
  403b18:	ldr	x0, [sp, #32]
  403b1c:	strb	w1, [x0, #24]
  403b20:	ldr	x0, [sp, #32]
  403b24:	ldrb	w0, [x0, #24]
  403b28:	cmp	w0, #0x0
  403b2c:	b.eq	403b3c <ferror@plt+0x20dc>  // b.none
  403b30:	ldr	x0, [sp, #48]
  403b34:	add	x0, x0, #0x1
  403b38:	str	x0, [sp, #48]
  403b3c:	ldr	x0, [sp, #40]
  403b40:	cmp	x0, #0x0
  403b44:	b.eq	403b54 <ferror@plt+0x20f4>  // b.none
  403b48:	ldr	x0, [sp, #40]
  403b4c:	ldr	x1, [sp, #48]
  403b50:	str	x1, [x0]
  403b54:	mov	w0, #0x1                   	// #1
  403b58:	ldp	x19, x20, [sp, #16]
  403b5c:	ldp	x29, x30, [sp], #128
  403b60:	ret
  403b64:	stp	x29, x30, [sp, #-48]!
  403b68:	mov	x29, sp
  403b6c:	str	x19, [sp, #16]
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	strb	w0, [sp, #47]
  403b78:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403b7c:	add	x0, x0, #0x338
  403b80:	ldr	x0, [x0]
  403b84:	ldr	x1, [x0]
  403b88:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403b8c:	add	x0, x0, #0x330
  403b90:	str	x1, [x0]
  403b94:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403b98:	add	x0, x0, #0x330
  403b9c:	ldr	x0, [x0]
  403ba0:	cmp	x0, #0x0
  403ba4:	b.ne	403bb0 <ferror@plt+0x2150>  // b.any
  403ba8:	ldrb	w0, [sp, #47]
  403bac:	b	403d28 <ferror@plt+0x22c8>
  403bb0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403bb4:	add	x0, x0, #0x338
  403bb8:	ldr	x0, [x0]
  403bbc:	add	x1, x0, #0x8
  403bc0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403bc4:	add	x0, x0, #0x338
  403bc8:	str	x1, [x0]
  403bcc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403bd0:	add	x0, x0, #0x330
  403bd4:	ldr	x2, [x0]
  403bd8:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  403bdc:	add	x1, x0, #0x420
  403be0:	mov	x0, x2
  403be4:	bl	4018f0 <strcmp@plt>
  403be8:	cmp	w0, #0x0
  403bec:	b.ne	403c44 <ferror@plt+0x21e4>  // b.any
  403bf0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403bf4:	add	x0, x0, #0x5a8
  403bf8:	bl	401a30 <gettext@plt>
  403bfc:	mov	x1, x0
  403c00:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c04:	add	x0, x0, #0x330
  403c08:	str	x1, [x0]
  403c0c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c10:	add	x0, x0, #0x2b0
  403c14:	ldr	x1, [x0]
  403c18:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c1c:	add	x0, x0, #0x340
  403c20:	str	x1, [x0]
  403c24:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c28:	add	x0, x0, #0x348
  403c2c:	mov	w1, #0x1                   	// #1
  403c30:	strb	w1, [x0]
  403c34:	mov	w1, #0x0                   	// #0
  403c38:	mov	w0, #0x0                   	// #0
  403c3c:	bl	40a55c <ferror@plt+0x8afc>
  403c40:	b	403cc4 <ferror@plt+0x2264>
  403c44:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c48:	add	x0, x0, #0x330
  403c4c:	ldr	x2, [x0]
  403c50:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403c54:	add	x1, x0, #0x5b8
  403c58:	mov	x0, x2
  403c5c:	bl	4017b0 <fopen@plt>
  403c60:	mov	x1, x0
  403c64:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c68:	add	x0, x0, #0x340
  403c6c:	str	x1, [x0]
  403c70:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c74:	add	x0, x0, #0x340
  403c78:	ldr	x0, [x0]
  403c7c:	cmp	x0, #0x0
  403c80:	b.ne	403cc4 <ferror@plt+0x2264>  // b.any
  403c84:	bl	401a20 <__errno_location@plt>
  403c88:	ldr	w19, [x0]
  403c8c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403c90:	add	x0, x0, #0x330
  403c94:	ldr	x0, [x0]
  403c98:	mov	x2, x0
  403c9c:	mov	w1, #0x3                   	// #3
  403ca0:	mov	w0, #0x0                   	// #0
  403ca4:	bl	409674 <ferror@plt+0x7c14>
  403ca8:	mov	x3, x0
  403cac:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403cb0:	add	x2, x0, #0x5c0
  403cb4:	mov	w1, w19
  403cb8:	mov	w0, #0x0                   	// #0
  403cbc:	bl	4016d0 <error@plt>
  403cc0:	strb	wzr, [sp, #47]
  403cc4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403cc8:	add	x0, x0, #0x340
  403ccc:	ldr	x0, [x0]
  403cd0:	cmp	x0, #0x0
  403cd4:	b.eq	403b78 <ferror@plt+0x2118>  // b.none
  403cd8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403cdc:	add	x0, x0, #0x2f8
  403ce0:	ldrb	w0, [x0]
  403ce4:	cmp	w0, #0x0
  403ce8:	b.eq	403d24 <ferror@plt+0x22c4>  // b.none
  403cec:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403cf0:	add	x0, x0, #0x2d8
  403cf4:	ldrb	w0, [x0]
  403cf8:	eor	w0, w0, #0x1
  403cfc:	and	w0, w0, #0xff
  403d00:	cmp	w0, #0x0
  403d04:	b.eq	403d24 <ferror@plt+0x22c4>  // b.none
  403d08:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403d0c:	add	x0, x0, #0x340
  403d10:	ldr	x0, [x0]
  403d14:	mov	x3, #0x0                   	// #0
  403d18:	mov	w2, #0x2                   	// #2
  403d1c:	mov	x1, #0x0                   	// #0
  403d20:	bl	401720 <setvbuf@plt>
  403d24:	ldrb	w0, [sp, #47]
  403d28:	ldr	x19, [sp, #16]
  403d2c:	ldp	x29, x30, [sp], #48
  403d30:	ret
  403d34:	stp	x29, x30, [sp, #-64]!
  403d38:	mov	x29, sp
  403d3c:	str	x19, [sp, #16]
  403d40:	str	w0, [sp, #44]
  403d44:	mov	w0, #0x1                   	// #1
  403d48:	strb	w0, [sp, #63]
  403d4c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403d50:	add	x0, x0, #0x340
  403d54:	ldr	x0, [x0]
  403d58:	cmp	x0, #0x0
  403d5c:	b.eq	403e8c <ferror@plt+0x242c>  // b.none
  403d60:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403d64:	add	x0, x0, #0x340
  403d68:	ldr	x0, [x0]
  403d6c:	bl	4016f0 <ferror_unlocked@plt>
  403d70:	cmp	w0, #0x0
  403d74:	b.eq	403dfc <ferror@plt+0x239c>  // b.none
  403d78:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403d7c:	add	x0, x0, #0x5c8
  403d80:	bl	401a30 <gettext@plt>
  403d84:	mov	x19, x0
  403d88:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403d8c:	add	x0, x0, #0x330
  403d90:	ldr	x0, [x0]
  403d94:	mov	x2, x0
  403d98:	mov	w1, #0x3                   	// #3
  403d9c:	mov	w0, #0x0                   	// #0
  403da0:	bl	409674 <ferror@plt+0x7c14>
  403da4:	mov	x3, x0
  403da8:	mov	x2, x19
  403dac:	ldr	w1, [sp, #44]
  403db0:	mov	w0, #0x0                   	// #0
  403db4:	bl	4016d0 <error@plt>
  403db8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403dbc:	add	x0, x0, #0x338
  403dc0:	ldr	x0, [x0]
  403dc4:	sub	x0, x0, #0x8
  403dc8:	ldr	x2, [x0]
  403dcc:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  403dd0:	add	x1, x0, #0x420
  403dd4:	mov	x0, x2
  403dd8:	bl	4018f0 <strcmp@plt>
  403ddc:	cmp	w0, #0x0
  403de0:	b.eq	403df4 <ferror@plt+0x2394>  // b.none
  403de4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403de8:	add	x0, x0, #0x340
  403dec:	ldr	x0, [x0]
  403df0:	bl	40afc8 <ferror@plt+0x9568>
  403df4:	strb	wzr, [sp, #63]
  403df8:	b	403e80 <ferror@plt+0x2420>
  403dfc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403e00:	add	x0, x0, #0x338
  403e04:	ldr	x0, [x0]
  403e08:	sub	x0, x0, #0x8
  403e0c:	ldr	x2, [x0]
  403e10:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  403e14:	add	x1, x0, #0x420
  403e18:	mov	x0, x2
  403e1c:	bl	4018f0 <strcmp@plt>
  403e20:	cmp	w0, #0x0
  403e24:	b.eq	403e80 <ferror@plt+0x2420>  // b.none
  403e28:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403e2c:	add	x0, x0, #0x340
  403e30:	ldr	x0, [x0]
  403e34:	bl	40afc8 <ferror@plt+0x9568>
  403e38:	cmp	w0, #0x0
  403e3c:	b.eq	403e80 <ferror@plt+0x2420>  // b.none
  403e40:	bl	401a20 <__errno_location@plt>
  403e44:	ldr	w19, [x0]
  403e48:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403e4c:	add	x0, x0, #0x330
  403e50:	ldr	x0, [x0]
  403e54:	mov	x2, x0
  403e58:	mov	w1, #0x3                   	// #3
  403e5c:	mov	w0, #0x0                   	// #0
  403e60:	bl	409674 <ferror@plt+0x7c14>
  403e64:	mov	x3, x0
  403e68:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403e6c:	add	x2, x0, #0x5c0
  403e70:	mov	w1, w19
  403e74:	mov	w0, #0x0                   	// #0
  403e78:	bl	4016d0 <error@plt>
  403e7c:	strb	wzr, [sp, #63]
  403e80:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403e84:	add	x0, x0, #0x340
  403e88:	str	xzr, [x0]
  403e8c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403e90:	add	x0, x0, #0x2a8
  403e94:	ldr	x0, [x0]
  403e98:	bl	4016f0 <ferror_unlocked@plt>
  403e9c:	cmp	w0, #0x0
  403ea0:	b.eq	403ec4 <ferror@plt+0x2464>  // b.none
  403ea4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403ea8:	add	x0, x0, #0x5d8
  403eac:	bl	401a30 <gettext@plt>
  403eb0:	mov	x2, x0
  403eb4:	mov	w1, #0x0                   	// #0
  403eb8:	mov	w0, #0x0                   	// #0
  403ebc:	bl	4016d0 <error@plt>
  403ec0:	strb	wzr, [sp, #63]
  403ec4:	ldrb	w0, [sp, #63]
  403ec8:	ldr	x19, [sp, #16]
  403ecc:	ldp	x29, x30, [sp], #64
  403ed0:	ret
  403ed4:	stp	x29, x30, [sp, #-48]!
  403ed8:	mov	x29, sp
  403edc:	str	x0, [sp, #24]
  403ee0:	ldr	x0, [sp, #24]
  403ee4:	str	x0, [sp, #40]
  403ee8:	ldr	x0, [sp, #24]
  403eec:	cmp	x0, #0x0
  403ef0:	b.ne	404018 <ferror@plt+0x25b8>  // b.any
  403ef4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403ef8:	add	x3, x0, #0xb80
  403efc:	mov	w2, #0x3d8                 	// #984
  403f00:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403f04:	add	x1, x0, #0x408
  403f08:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403f0c:	add	x0, x0, #0x5e8
  403f10:	bl	401a10 <__assert_fail@plt>
  403f14:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403f18:	add	x0, x0, #0x320
  403f1c:	ldr	x1, [x0]
  403f20:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403f24:	add	x0, x0, #0x318
  403f28:	ldr	x0, [x0]
  403f2c:	cmp	x1, x0
  403f30:	b.hi	403f64 <ferror@plt+0x2504>  // b.pmore
  403f34:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403f38:	add	x0, x0, #0x310
  403f3c:	ldr	x3, [x0]
  403f40:	mov	x2, #0x28                  	// #40
  403f44:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403f48:	add	x1, x0, #0x320
  403f4c:	mov	x0, x3
  403f50:	bl	40a1fc <ferror@plt+0x879c>
  403f54:	mov	x1, x0
  403f58:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403f5c:	add	x0, x0, #0x310
  403f60:	str	x1, [x0]
  403f64:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403f68:	add	x0, x0, #0x310
  403f6c:	ldr	x2, [x0]
  403f70:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  403f74:	add	x0, x0, #0x318
  403f78:	ldr	x1, [x0]
  403f7c:	mov	x0, x1
  403f80:	lsl	x0, x0, #2
  403f84:	add	x0, x0, x1
  403f88:	lsl	x0, x0, #3
  403f8c:	add	x1, x2, x0
  403f90:	add	x0, sp, #0x20
  403f94:	mov	x3, x1
  403f98:	mov	x2, x0
  403f9c:	ldr	x1, [sp, #24]
  403fa0:	ldr	x0, [sp, #40]
  403fa4:	bl	40322c <ferror@plt+0x17cc>
  403fa8:	and	w0, w0, #0xff
  403fac:	eor	w0, w0, #0x1
  403fb0:	and	w0, w0, #0xff
  403fb4:	cmp	w0, #0x0
  403fb8:	b.eq	403fc4 <ferror@plt+0x2564>  // b.none
  403fbc:	mov	w0, #0x0                   	// #0
  403fc0:	b	40402c <ferror@plt+0x25cc>
  403fc4:	ldr	x0, [sp, #32]
  403fc8:	ldr	x1, [sp, #24]
  403fcc:	cmp	x1, x0
  403fd0:	b.ne	403ff4 <ferror@plt+0x2594>  // b.any
  403fd4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403fd8:	add	x3, x0, #0xb80
  403fdc:	mov	w2, #0x3e4                 	// #996
  403fe0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403fe4:	add	x1, x0, #0x408
  403fe8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  403fec:	add	x0, x0, #0x5f8
  403ff0:	bl	401a10 <__assert_fail@plt>
  403ff4:	ldr	x0, [sp, #32]
  403ff8:	str	x0, [sp, #24]
  403ffc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404000:	add	x0, x0, #0x318
  404004:	ldr	x0, [x0]
  404008:	add	x1, x0, #0x1
  40400c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404010:	add	x0, x0, #0x318
  404014:	str	x1, [x0]
  404018:	ldr	x0, [sp, #24]
  40401c:	ldrb	w0, [x0]
  404020:	cmp	w0, #0x0
  404024:	b.ne	403f14 <ferror@plt+0x24b4>  // b.any
  404028:	mov	w0, #0x1                   	// #1
  40402c:	ldp	x29, x30, [sp], #48
  404030:	ret
  404034:	mov	x12, #0x20d0                	// #8400
  404038:	sub	sp, sp, x12
  40403c:	stp	x29, x30, [sp]
  404040:	mov	x29, sp
  404044:	str	x19, [sp, #16]
  404048:	str	x0, [sp, #40]
  40404c:	mov	w0, #0x1                   	// #1
  404050:	add	x1, sp, #0x2, lsl #12
  404054:	strb	w0, [x1, #207]
  404058:	str	wzr, [sp, #8392]
  40405c:	ldr	x0, [sp, #40]
  404060:	cmp	x0, #0x0
  404064:	b.ne	4042b4 <ferror@plt+0x2854>  // b.any
  404068:	mov	w0, #0x1                   	// #1
  40406c:	b	4042f8 <ferror@plt+0x2898>
  404070:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404074:	add	x0, x0, #0x340
  404078:	ldr	x0, [x0]
  40407c:	bl	401770 <fileno@plt>
  404080:	mov	w2, w0
  404084:	add	x0, sp, #0x38
  404088:	mov	x1, x0
  40408c:	mov	w0, w2
  404090:	bl	40bf78 <ferror@plt+0xa518>
  404094:	cmp	w0, #0x0
  404098:	b.ne	404224 <ferror@plt+0x27c4>  // b.any
  40409c:	add	x0, sp, #0x38
  4040a0:	bl	401eec <ferror@plt+0x48c>
  4040a4:	and	w0, w0, #0xff
  4040a8:	cmp	w0, #0x0
  4040ac:	b.eq	40414c <ferror@plt+0x26ec>  // b.none
  4040b0:	ldr	w0, [sp, #112]
  4040b4:	cmp	w0, #0x0
  4040b8:	b.le	4040d4 <ferror@plt+0x2674>
  4040bc:	ldr	w0, [sp, #112]
  4040c0:	cmp	w0, #0x0
  4040c4:	b.lt	4040d4 <ferror@plt+0x2674>  // b.tstop
  4040c8:	ldr	w0, [sp, #112]
  4040cc:	sxtw	x0, w0
  4040d0:	b	4040d8 <ferror@plt+0x2678>
  4040d4:	mov	x0, #0x200                 	// #512
  4040d8:	ldr	x1, [sp, #104]
  4040dc:	cmp	x0, x1
  4040e0:	b.ge	40414c <ferror@plt+0x26ec>  // b.tcont
  4040e4:	ldr	x0, [sp, #104]
  4040e8:	mov	x1, x0
  4040ec:	ldr	x0, [sp, #40]
  4040f0:	cmp	x0, x1
  4040f4:	b.ls	404110 <ferror@plt+0x26b0>  // b.plast
  4040f8:	ldr	x0, [sp, #104]
  4040fc:	mov	x1, x0
  404100:	ldr	x0, [sp, #40]
  404104:	sub	x0, x0, x1
  404108:	str	x0, [sp, #40]
  40410c:	b	404214 <ferror@plt+0x27b4>
  404110:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404114:	add	x0, x0, #0x340
  404118:	ldr	x0, [x0]
  40411c:	ldr	x1, [sp, #40]
  404120:	mov	w2, #0x1                   	// #1
  404124:	bl	40b10c <ferror@plt+0x96ac>
  404128:	cmp	w0, #0x0
  40412c:	b.eq	404144 <ferror@plt+0x26e4>  // b.none
  404130:	bl	401a20 <__errno_location@plt>
  404134:	ldr	w0, [x0]
  404138:	str	w0, [sp, #8392]
  40413c:	add	x0, sp, #0x2, lsl #12
  404140:	strb	wzr, [x0, #207]
  404144:	str	xzr, [sp, #40]
  404148:	b	404214 <ferror@plt+0x27b4>
  40414c:	mov	x0, #0x2000                	// #8192
  404150:	str	x0, [sp, #8384]
  404154:	b	404200 <ferror@plt+0x27a0>
  404158:	ldr	x1, [sp, #40]
  40415c:	ldr	x0, [sp, #8384]
  404160:	cmp	x1, x0
  404164:	b.cs	404170 <ferror@plt+0x2710>  // b.hs, b.nlast
  404168:	ldr	x0, [sp, #40]
  40416c:	str	x0, [sp, #8384]
  404170:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404174:	add	x0, x0, #0x340
  404178:	ldr	x1, [x0]
  40417c:	add	x0, sp, #0xb8
  404180:	mov	x3, x1
  404184:	ldr	x2, [sp, #8384]
  404188:	mov	x1, #0x1                   	// #1
  40418c:	bl	4018b0 <fread_unlocked@plt>
  404190:	str	x0, [sp, #8376]
  404194:	ldr	x1, [sp, #40]
  404198:	ldr	x0, [sp, #8376]
  40419c:	sub	x0, x1, x0
  4041a0:	str	x0, [sp, #40]
  4041a4:	ldr	x1, [sp, #8376]
  4041a8:	ldr	x0, [sp, #8384]
  4041ac:	cmp	x1, x0
  4041b0:	b.eq	404200 <ferror@plt+0x27a0>  // b.none
  4041b4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4041b8:	add	x0, x0, #0x340
  4041bc:	ldr	x0, [x0]
  4041c0:	bl	4016f0 <ferror_unlocked@plt>
  4041c4:	cmp	w0, #0x0
  4041c8:	b.eq	4041e8 <ferror@plt+0x2788>  // b.none
  4041cc:	bl	401a20 <__errno_location@plt>
  4041d0:	ldr	w0, [x0]
  4041d4:	str	w0, [sp, #8392]
  4041d8:	add	x0, sp, #0x2, lsl #12
  4041dc:	strb	wzr, [x0, #207]
  4041e0:	str	xzr, [sp, #40]
  4041e4:	b	404214 <ferror@plt+0x27b4>
  4041e8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4041ec:	add	x0, x0, #0x340
  4041f0:	ldr	x0, [x0]
  4041f4:	bl	401970 <feof_unlocked@plt>
  4041f8:	cmp	w0, #0x0
  4041fc:	b.ne	404210 <ferror@plt+0x27b0>  // b.any
  404200:	ldr	x0, [sp, #40]
  404204:	cmp	x0, #0x0
  404208:	b.ne	404158 <ferror@plt+0x26f8>  // b.any
  40420c:	b	404214 <ferror@plt+0x27b4>
  404210:	nop
  404214:	ldr	x0, [sp, #40]
  404218:	cmp	x0, #0x0
  40421c:	b.ne	404268 <ferror@plt+0x2808>  // b.any
  404220:	b	4042c8 <ferror@plt+0x2868>
  404224:	bl	401a20 <__errno_location@plt>
  404228:	ldr	w19, [x0]
  40422c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404230:	add	x0, x0, #0x330
  404234:	ldr	x0, [x0]
  404238:	mov	x2, x0
  40423c:	mov	w1, #0x3                   	// #3
  404240:	mov	w0, #0x0                   	// #0
  404244:	bl	409674 <ferror@plt+0x7c14>
  404248:	mov	x3, x0
  40424c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404250:	add	x2, x0, #0x5c0
  404254:	mov	w1, w19
  404258:	mov	w0, #0x0                   	// #0
  40425c:	bl	4016d0 <error@plt>
  404260:	add	x0, sp, #0x2, lsl #12
  404264:	strb	wzr, [x0, #207]
  404268:	ldr	w0, [sp, #8392]
  40426c:	bl	403d34 <ferror@plt+0x22d4>
  404270:	and	w1, w0, #0xff
  404274:	add	x0, sp, #0x2, lsl #12
  404278:	ldrb	w0, [x0, #207]
  40427c:	and	w0, w0, w1
  404280:	cmp	w0, #0x0
  404284:	cset	w0, ne  // ne = any
  404288:	add	x1, sp, #0x2, lsl #12
  40428c:	strb	w0, [x1, #207]
  404290:	bl	403b64 <ferror@plt+0x2104>
  404294:	and	w1, w0, #0xff
  404298:	add	x0, sp, #0x2, lsl #12
  40429c:	ldrb	w0, [x0, #207]
  4042a0:	and	w0, w0, w1
  4042a4:	cmp	w0, #0x0
  4042a8:	cset	w0, ne  // ne = any
  4042ac:	add	x1, sp, #0x2, lsl #12
  4042b0:	strb	w0, [x1, #207]
  4042b4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4042b8:	add	x0, x0, #0x340
  4042bc:	ldr	x0, [x0]
  4042c0:	cmp	x0, #0x0
  4042c4:	b.ne	404070 <ferror@plt+0x2610>  // b.any
  4042c8:	ldr	x0, [sp, #40]
  4042cc:	cmp	x0, #0x0
  4042d0:	b.eq	4042f0 <ferror@plt+0x2890>  // b.none
  4042d4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4042d8:	add	x0, x0, #0x608
  4042dc:	bl	401a30 <gettext@plt>
  4042e0:	mov	x2, x0
  4042e4:	mov	w1, #0x0                   	// #0
  4042e8:	mov	w0, #0x1                   	// #1
  4042ec:	bl	4016d0 <error@plt>
  4042f0:	add	x0, sp, #0x2, lsl #12
  4042f4:	ldrb	w0, [x0, #207]
  4042f8:	ldr	x19, [sp, #16]
  4042fc:	ldp	x29, x30, [sp]
  404300:	mov	x12, #0x20d0                	// #8400
  404304:	add	sp, sp, x12
  404308:	ret
  40430c:	sub	sp, sp, #0x10
  404310:	str	x0, [sp, #8]
  404314:	strb	w1, [sp, #7]
  404318:	nop
  40431c:	add	sp, sp, #0x10
  404320:	ret
  404324:	stp	x29, x30, [sp, #-80]!
  404328:	mov	x29, sp
  40432c:	str	x0, [sp, #24]
  404330:	strb	w1, [sp, #23]
  404334:	add	x0, sp, #0x20
  404338:	add	x0, x0, #0x19
  40433c:	str	x0, [sp, #72]
  404340:	ldr	x0, [sp, #72]
  404344:	sub	x0, x0, #0x1
  404348:	str	x0, [sp, #72]
  40434c:	ldr	x0, [sp, #72]
  404350:	strb	wzr, [x0]
  404354:	ldr	x0, [sp, #72]
  404358:	sub	x0, x0, #0x1
  40435c:	str	x0, [sp, #72]
  404360:	ldr	x0, [sp, #72]
  404364:	ldrb	w1, [sp, #23]
  404368:	strb	w1, [x0]
  40436c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404370:	add	x0, x0, #0x2cc
  404374:	ldr	w0, [x0]
  404378:	sxtw	x0, w0
  40437c:	neg	x0, x0
  404380:	ldr	x1, [sp, #72]
  404384:	add	x0, x1, x0
  404388:	str	x0, [sp, #64]
  40438c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404390:	add	x0, x0, #0x2c8
  404394:	ldr	w0, [x0]
  404398:	cmp	w0, #0x10
  40439c:	b.eq	404480 <ferror@plt+0x2a20>  // b.none
  4043a0:	cmp	w0, #0x10
  4043a4:	b.gt	4044e0 <ferror@plt+0x2a80>
  4043a8:	cmp	w0, #0x8
  4043ac:	b.eq	4043c0 <ferror@plt+0x2960>  // b.none
  4043b0:	cmp	w0, #0xa
  4043b4:	b.eq	40440c <ferror@plt+0x29ac>  // b.none
  4043b8:	b	4044c4 <ferror@plt+0x2a64>
  4043bc:	nop
  4043c0:	ldr	x0, [sp, #24]
  4043c4:	and	w0, w0, #0xff
  4043c8:	and	w0, w0, #0x7
  4043cc:	and	w0, w0, #0xff
  4043d0:	ldr	x1, [sp, #72]
  4043d4:	sub	x1, x1, #0x1
  4043d8:	str	x1, [sp, #72]
  4043dc:	add	w0, w0, #0x30
  4043e0:	and	w1, w0, #0xff
  4043e4:	ldr	x0, [sp, #72]
  4043e8:	strb	w1, [x0]
  4043ec:	ldr	x0, [sp, #24]
  4043f0:	lsr	x0, x0, #3
  4043f4:	str	x0, [sp, #24]
  4043f8:	ldr	x0, [sp, #24]
  4043fc:	cmp	x0, #0x0
  404400:	b.ne	4043bc <ferror@plt+0x295c>  // b.any
  404404:	b	4044c4 <ferror@plt+0x2a64>
  404408:	nop
  40440c:	ldr	x2, [sp, #24]
  404410:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404414:	movk	x0, #0xcccd
  404418:	umulh	x0, x2, x0
  40441c:	lsr	x1, x0, #3
  404420:	mov	x0, x1
  404424:	lsl	x0, x0, #2
  404428:	add	x0, x0, x1
  40442c:	lsl	x0, x0, #1
  404430:	sub	x1, x2, x0
  404434:	and	w0, w1, #0xff
  404438:	ldr	x1, [sp, #72]
  40443c:	sub	x1, x1, #0x1
  404440:	str	x1, [sp, #72]
  404444:	add	w0, w0, #0x30
  404448:	and	w1, w0, #0xff
  40444c:	ldr	x0, [sp, #72]
  404450:	strb	w1, [x0]
  404454:	ldr	x1, [sp, #24]
  404458:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40445c:	movk	x0, #0xcccd
  404460:	umulh	x0, x1, x0
  404464:	lsr	x0, x0, #3
  404468:	str	x0, [sp, #24]
  40446c:	ldr	x0, [sp, #24]
  404470:	cmp	x0, #0x0
  404474:	b.ne	404408 <ferror@plt+0x29a8>  // b.any
  404478:	b	4044c4 <ferror@plt+0x2a64>
  40447c:	nop
  404480:	ldr	x0, [sp, #24]
  404484:	and	x0, x0, #0xf
  404488:	ldr	x1, [sp, #72]
  40448c:	sub	x1, x1, #0x1
  404490:	str	x1, [sp, #72]
  404494:	adrp	x1, 40d000 <ferror@plt+0xb5a0>
  404498:	add	x1, x1, #0x630
  40449c:	ldrb	w1, [x1, x0]
  4044a0:	ldr	x0, [sp, #72]
  4044a4:	strb	w1, [x0]
  4044a8:	ldr	x0, [sp, #24]
  4044ac:	lsr	x0, x0, #4
  4044b0:	str	x0, [sp, #24]
  4044b4:	ldr	x0, [sp, #24]
  4044b8:	cmp	x0, #0x0
  4044bc:	b.ne	40447c <ferror@plt+0x2a1c>  // b.any
  4044c0:	nop
  4044c4:	b	4044e0 <ferror@plt+0x2a80>
  4044c8:	ldr	x0, [sp, #72]
  4044cc:	sub	x0, x0, #0x1
  4044d0:	str	x0, [sp, #72]
  4044d4:	ldr	x0, [sp, #72]
  4044d8:	mov	w1, #0x30                  	// #48
  4044dc:	strb	w1, [x0]
  4044e0:	ldr	x1, [sp, #64]
  4044e4:	ldr	x0, [sp, #72]
  4044e8:	cmp	x1, x0
  4044ec:	b.cc	4044c8 <ferror@plt+0x2a68>  // b.lo, b.ul, b.last
  4044f0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4044f4:	add	x0, x0, #0x2a8
  4044f8:	ldr	x0, [x0]
  4044fc:	mov	x1, x0
  404500:	ldr	x0, [sp, #72]
  404504:	bl	4019c0 <fputs_unlocked@plt>
  404508:	nop
  40450c:	ldp	x29, x30, [sp], #80
  404510:	ret
  404514:	stp	x29, x30, [sp, #-32]!
  404518:	mov	x29, sp
  40451c:	str	x0, [sp, #24]
  404520:	strb	w1, [sp, #23]
  404524:	mov	w0, #0x28                  	// #40
  404528:	bl	401820 <putchar_unlocked@plt>
  40452c:	mov	w1, #0x29                  	// #41
  404530:	ldr	x0, [sp, #24]
  404534:	bl	404324 <ferror@plt+0x28c4>
  404538:	ldrb	w0, [sp, #23]
  40453c:	cmp	w0, #0x0
  404540:	b.eq	40454c <ferror@plt+0x2aec>  // b.none
  404544:	ldrb	w0, [sp, #23]
  404548:	bl	401820 <putchar_unlocked@plt>
  40454c:	nop
  404550:	ldp	x29, x30, [sp], #32
  404554:	ret
  404558:	stp	x29, x30, [sp, #-32]!
  40455c:	mov	x29, sp
  404560:	str	x0, [sp, #24]
  404564:	strb	w1, [sp, #23]
  404568:	mov	w1, #0x20                  	// #32
  40456c:	ldr	x0, [sp, #24]
  404570:	bl	404324 <ferror@plt+0x28c4>
  404574:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404578:	add	x0, x0, #0x2e0
  40457c:	ldr	x1, [x0]
  404580:	ldr	x0, [sp, #24]
  404584:	add	x0, x1, x0
  404588:	ldrb	w1, [sp, #23]
  40458c:	bl	404514 <ferror@plt+0x2ab4>
  404590:	nop
  404594:	ldp	x29, x30, [sp], #32
  404598:	ret
  40459c:	stp	x29, x30, [sp, #-80]!
  4045a0:	mov	x29, sp
  4045a4:	str	x0, [sp, #40]
  4045a8:	str	x1, [sp, #32]
  4045ac:	str	x2, [sp, #24]
  4045b0:	str	x3, [sp, #16]
  4045b4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4045b8:	add	x0, x0, #0x210
  4045bc:	ldrb	w0, [x0]
  4045c0:	cmp	w0, #0x0
  4045c4:	b.eq	404654 <ferror@plt+0x2bf4>  // b.none
  4045c8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4045cc:	add	x0, x0, #0x211
  4045d0:	ldrb	w0, [x0]
  4045d4:	eor	w0, w0, #0x1
  4045d8:	and	w0, w0, #0xff
  4045dc:	cmp	w0, #0x0
  4045e0:	b.eq	404654 <ferror@plt+0x2bf4>  // b.none
  4045e4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4045e8:	add	x0, x0, #0x328
  4045ec:	ldr	x0, [x0]
  4045f0:	ldr	x1, [sp, #32]
  4045f4:	cmp	x1, x0
  4045f8:	b.ne	404654 <ferror@plt+0x2bf4>  // b.any
  4045fc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404600:	add	x0, x0, #0x328
  404604:	ldr	x0, [x0]
  404608:	mov	x2, x0
  40460c:	ldr	x1, [sp, #16]
  404610:	ldr	x0, [sp, #24]
  404614:	bl	4018c0 <memcmp@plt>
  404618:	cmp	w0, #0x0
  40461c:	b.ne	404654 <ferror@plt+0x2bf4>  // b.any
  404620:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404624:	add	x0, x0, #0x3bd
  404628:	ldrb	w0, [x0]
  40462c:	cmp	w0, #0x0
  404630:	b.ne	4048d8 <ferror@plt+0x2e78>  // b.any
  404634:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404638:	add	x0, x0, #0x648
  40463c:	bl	4018a0 <puts@plt>
  404640:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404644:	add	x0, x0, #0x3bd
  404648:	mov	w1, #0x1                   	// #1
  40464c:	strb	w1, [x0]
  404650:	b	4048d8 <ferror@plt+0x2e78>
  404654:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404658:	add	x0, x0, #0x3bd
  40465c:	strb	wzr, [x0]
  404660:	str	xzr, [sp, #72]
  404664:	b	4048c0 <ferror@plt+0x2e60>
  404668:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40466c:	add	x0, x0, #0x310
  404670:	ldr	x2, [x0]
  404674:	ldr	x1, [sp, #72]
  404678:	mov	x0, x1
  40467c:	lsl	x0, x0, #2
  404680:	add	x0, x0, x1
  404684:	lsl	x0, x0, #3
  404688:	add	x0, x2, x0
  40468c:	ldr	w1, [x0, #4]
  404690:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  404694:	add	x0, x0, #0x370
  404698:	mov	w1, w1
  40469c:	ldr	w0, [x0, x1, lsl #2]
  4046a0:	str	w0, [sp, #68]
  4046a4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4046a8:	add	x0, x0, #0x328
  4046ac:	ldr	x1, [x0]
  4046b0:	ldrsw	x0, [sp, #68]
  4046b4:	udiv	x0, x1, x0
  4046b8:	str	w0, [sp, #64]
  4046bc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4046c0:	add	x0, x0, #0x328
  4046c4:	ldr	x1, [x0]
  4046c8:	ldr	x0, [sp, #32]
  4046cc:	sub	x1, x1, x0
  4046d0:	ldrsw	x0, [sp, #68]
  4046d4:	udiv	x0, x1, x0
  4046d8:	str	w0, [sp, #60]
  4046dc:	ldr	x0, [sp, #72]
  4046e0:	cmp	x0, #0x0
  4046e4:	b.ne	404704 <ferror@plt+0x2ca4>  // b.any
  4046e8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4046ec:	add	x0, x0, #0x2e8
  4046f0:	ldr	x2, [x0]
  4046f4:	mov	w1, #0x0                   	// #0
  4046f8:	ldr	x0, [sp, #40]
  4046fc:	blr	x2
  404700:	b	404724 <ferror@plt+0x2cc4>
  404704:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404708:	add	x0, x0, #0x2cc
  40470c:	ldr	w1, [x0]
  404710:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  404714:	add	x2, x0, #0x1d8
  404718:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40471c:	add	x0, x0, #0x3a0
  404720:	bl	401a00 <printf@plt>
  404724:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404728:	add	x0, x0, #0x310
  40472c:	ldr	x2, [x0]
  404730:	ldr	x1, [sp, #72]
  404734:	mov	x0, x1
  404738:	lsl	x0, x0, #2
  40473c:	add	x0, x0, x1
  404740:	lsl	x0, x0, #3
  404744:	add	x0, x2, x0
  404748:	ldr	x6, [x0, #8]
  40474c:	ldrsw	x7, [sp, #64]
  404750:	ldrsw	x8, [sp, #60]
  404754:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404758:	add	x0, x0, #0x310
  40475c:	ldr	x2, [x0]
  404760:	ldr	x1, [sp, #72]
  404764:	mov	x0, x1
  404768:	lsl	x0, x0, #2
  40476c:	add	x0, x0, x1
  404770:	lsl	x0, x0, #3
  404774:	add	x0, x2, x0
  404778:	add	x3, x0, #0x10
  40477c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404780:	add	x0, x0, #0x310
  404784:	ldr	x2, [x0]
  404788:	ldr	x1, [sp, #72]
  40478c:	mov	x0, x1
  404790:	lsl	x0, x0, #2
  404794:	add	x0, x0, x1
  404798:	lsl	x0, x0, #3
  40479c:	add	x0, x2, x0
  4047a0:	ldr	w4, [x0, #28]
  4047a4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4047a8:	add	x0, x0, #0x310
  4047ac:	ldr	x2, [x0]
  4047b0:	ldr	x1, [sp, #72]
  4047b4:	mov	x0, x1
  4047b8:	lsl	x0, x0, #2
  4047bc:	add	x0, x0, x1
  4047c0:	lsl	x0, x0, #3
  4047c4:	add	x0, x2, x0
  4047c8:	ldr	w0, [x0, #32]
  4047cc:	mov	w5, w0
  4047d0:	ldr	x2, [sp, #16]
  4047d4:	mov	x1, x8
  4047d8:	mov	x0, x7
  4047dc:	blr	x6
  4047e0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4047e4:	add	x0, x0, #0x310
  4047e8:	ldr	x2, [x0]
  4047ec:	ldr	x1, [sp, #72]
  4047f0:	mov	x0, x1
  4047f4:	lsl	x0, x0, #2
  4047f8:	add	x0, x0, x1
  4047fc:	lsl	x0, x0, #3
  404800:	add	x0, x2, x0
  404804:	ldrb	w0, [x0, #24]
  404808:	cmp	w0, #0x0
  40480c:	b.eq	4048ac <ferror@plt+0x2e4c>  // b.none
  404810:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404814:	add	x0, x0, #0x310
  404818:	ldr	x2, [x0]
  40481c:	ldr	x1, [sp, #72]
  404820:	mov	x0, x1
  404824:	lsl	x0, x0, #2
  404828:	add	x0, x0, x1
  40482c:	lsl	x0, x0, #3
  404830:	add	x0, x2, x0
  404834:	ldr	w0, [x0, #28]
  404838:	str	w0, [sp, #56]
  40483c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404840:	add	x0, x0, #0x310
  404844:	ldr	x2, [x0]
  404848:	ldr	x1, [sp, #72]
  40484c:	mov	x0, x1
  404850:	lsl	x0, x0, #2
  404854:	add	x0, x0, x1
  404858:	lsl	x0, x0, #3
  40485c:	add	x0, x2, x0
  404860:	ldr	w1, [x0, #32]
  404864:	ldr	w0, [sp, #60]
  404868:	mul	w1, w1, w0
  40486c:	ldr	w0, [sp, #64]
  404870:	sdiv	w0, w1, w0
  404874:	str	w0, [sp, #52]
  404878:	ldr	w1, [sp, #60]
  40487c:	ldr	w0, [sp, #56]
  404880:	mul	w1, w1, w0
  404884:	ldr	w0, [sp, #52]
  404888:	add	w1, w1, w0
  40488c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  404890:	add	x2, x0, #0x1d8
  404894:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404898:	add	x0, x0, #0x3a0
  40489c:	bl	401a00 <printf@plt>
  4048a0:	ldr	x1, [sp, #16]
  4048a4:	ldr	x0, [sp, #32]
  4048a8:	bl	402d78 <ferror@plt+0x1318>
  4048ac:	mov	w0, #0xa                   	// #10
  4048b0:	bl	401820 <putchar_unlocked@plt>
  4048b4:	ldr	x0, [sp, #72]
  4048b8:	add	x0, x0, #0x1
  4048bc:	str	x0, [sp, #72]
  4048c0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4048c4:	add	x0, x0, #0x318
  4048c8:	ldr	x0, [x0]
  4048cc:	ldr	x1, [sp, #72]
  4048d0:	cmp	x1, x0
  4048d4:	b.cc	404668 <ferror@plt+0x2c08>  // b.lo, b.ul, b.last
  4048d8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4048dc:	add	x0, x0, #0x211
  4048e0:	strb	wzr, [x0]
  4048e4:	nop
  4048e8:	ldp	x29, x30, [sp], #80
  4048ec:	ret
  4048f0:	stp	x29, x30, [sp, #-48]!
  4048f4:	mov	x29, sp
  4048f8:	str	x0, [sp, #24]
  4048fc:	mov	w0, #0x1                   	// #1
  404900:	strb	w0, [sp, #47]
  404904:	ldr	x0, [sp, #24]
  404908:	mov	w1, #0xffffffff            	// #-1
  40490c:	str	w1, [x0]
  404910:	b	404980 <ferror@plt+0x2f20>
  404914:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404918:	add	x0, x0, #0x340
  40491c:	ldr	x0, [x0]
  404920:	bl	401800 <fgetc@plt>
  404924:	mov	w1, w0
  404928:	ldr	x0, [sp, #24]
  40492c:	str	w1, [x0]
  404930:	ldr	x0, [sp, #24]
  404934:	ldr	w0, [x0]
  404938:	cmn	w0, #0x1
  40493c:	b.ne	404998 <ferror@plt+0x2f38>  // b.any
  404940:	bl	401a20 <__errno_location@plt>
  404944:	ldr	w0, [x0]
  404948:	bl	403d34 <ferror@plt+0x22d4>
  40494c:	and	w1, w0, #0xff
  404950:	ldrb	w0, [sp, #47]
  404954:	and	w0, w0, w1
  404958:	cmp	w0, #0x0
  40495c:	cset	w0, ne  // ne = any
  404960:	strb	w0, [sp, #47]
  404964:	bl	403b64 <ferror@plt+0x2104>
  404968:	and	w1, w0, #0xff
  40496c:	ldrb	w0, [sp, #47]
  404970:	and	w0, w0, w1
  404974:	cmp	w0, #0x0
  404978:	cset	w0, ne  // ne = any
  40497c:	strb	w0, [sp, #47]
  404980:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404984:	add	x0, x0, #0x340
  404988:	ldr	x0, [x0]
  40498c:	cmp	x0, #0x0
  404990:	b.ne	404914 <ferror@plt+0x2eb4>  // b.any
  404994:	b	40499c <ferror@plt+0x2f3c>
  404998:	nop
  40499c:	ldrb	w0, [sp, #47]
  4049a0:	ldp	x29, x30, [sp], #48
  4049a4:	ret
  4049a8:	stp	x29, x30, [sp, #-80]!
  4049ac:	mov	x29, sp
  4049b0:	str	x0, [sp, #40]
  4049b4:	str	x1, [sp, #32]
  4049b8:	str	x2, [sp, #24]
  4049bc:	mov	w0, #0x1                   	// #1
  4049c0:	strb	w0, [sp, #79]
  4049c4:	ldr	x0, [sp, #40]
  4049c8:	cmp	x0, #0x0
  4049cc:	b.eq	4049e8 <ferror@plt+0x2f88>  // b.none
  4049d0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4049d4:	add	x0, x0, #0x328
  4049d8:	ldr	x0, [x0]
  4049dc:	ldr	x1, [sp, #40]
  4049e0:	cmp	x1, x0
  4049e4:	b.ls	404a08 <ferror@plt+0x2fa8>  // b.plast
  4049e8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4049ec:	add	x3, x0, #0xb98
  4049f0:	mov	w2, #0x508                 	// #1288
  4049f4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4049f8:	add	x1, x0, #0x408
  4049fc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404a00:	add	x0, x0, #0x650
  404a04:	bl	401a10 <__assert_fail@plt>
  404a08:	ldr	x0, [sp, #24]
  404a0c:	str	xzr, [x0]
  404a10:	b	404ac4 <ferror@plt+0x3064>
  404a14:	ldr	x0, [sp, #24]
  404a18:	ldr	x0, [x0]
  404a1c:	ldr	x1, [sp, #40]
  404a20:	sub	x0, x1, x0
  404a24:	str	x0, [sp, #64]
  404a28:	ldr	x0, [sp, #24]
  404a2c:	ldr	x0, [x0]
  404a30:	ldr	x1, [sp, #32]
  404a34:	add	x4, x1, x0
  404a38:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404a3c:	add	x0, x0, #0x340
  404a40:	ldr	x0, [x0]
  404a44:	mov	x3, x0
  404a48:	ldr	x2, [sp, #64]
  404a4c:	mov	x1, #0x1                   	// #1
  404a50:	mov	x0, x4
  404a54:	bl	4018b0 <fread_unlocked@plt>
  404a58:	str	x0, [sp, #56]
  404a5c:	ldr	x0, [sp, #24]
  404a60:	ldr	x1, [x0]
  404a64:	ldr	x0, [sp, #56]
  404a68:	add	x1, x1, x0
  404a6c:	ldr	x0, [sp, #24]
  404a70:	str	x1, [x0]
  404a74:	ldr	x1, [sp, #56]
  404a78:	ldr	x0, [sp, #64]
  404a7c:	cmp	x1, x0
  404a80:	b.eq	404adc <ferror@plt+0x307c>  // b.none
  404a84:	bl	401a20 <__errno_location@plt>
  404a88:	ldr	w0, [x0]
  404a8c:	bl	403d34 <ferror@plt+0x22d4>
  404a90:	and	w1, w0, #0xff
  404a94:	ldrb	w0, [sp, #79]
  404a98:	and	w0, w0, w1
  404a9c:	cmp	w0, #0x0
  404aa0:	cset	w0, ne  // ne = any
  404aa4:	strb	w0, [sp, #79]
  404aa8:	bl	403b64 <ferror@plt+0x2104>
  404aac:	and	w1, w0, #0xff
  404ab0:	ldrb	w0, [sp, #79]
  404ab4:	and	w0, w0, w1
  404ab8:	cmp	w0, #0x0
  404abc:	cset	w0, ne  // ne = any
  404ac0:	strb	w0, [sp, #79]
  404ac4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404ac8:	add	x0, x0, #0x340
  404acc:	ldr	x0, [x0]
  404ad0:	cmp	x0, #0x0
  404ad4:	b.ne	404a14 <ferror@plt+0x2fb4>  // b.any
  404ad8:	b	404ae0 <ferror@plt+0x3080>
  404adc:	nop
  404ae0:	ldrb	w0, [sp, #79]
  404ae4:	ldp	x29, x30, [sp], #80
  404ae8:	ret
  404aec:	stp	x29, x30, [sp, #-32]!
  404af0:	mov	x29, sp
  404af4:	mov	w0, #0x1                   	// #1
  404af8:	str	w0, [sp, #28]
  404afc:	str	xzr, [sp, #16]
  404b00:	b	404b60 <ferror@plt+0x3100>
  404b04:	ldrsw	x3, [sp, #28]
  404b08:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404b0c:	add	x0, x0, #0x310
  404b10:	ldr	x2, [x0]
  404b14:	ldr	x1, [sp, #16]
  404b18:	mov	x0, x1
  404b1c:	lsl	x0, x0, #2
  404b20:	add	x0, x0, x1
  404b24:	lsl	x0, x0, #3
  404b28:	add	x0, x2, x0
  404b2c:	ldr	w1, [x0, #4]
  404b30:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  404b34:	add	x0, x0, #0x370
  404b38:	mov	w1, w1
  404b3c:	ldr	w0, [x0, x1, lsl #2]
  404b40:	sxtw	x0, w0
  404b44:	mov	x1, x0
  404b48:	mov	x0, x3
  404b4c:	bl	401c88 <ferror@plt+0x228>
  404b50:	str	w0, [sp, #28]
  404b54:	ldr	x0, [sp, #16]
  404b58:	add	x0, x0, #0x1
  404b5c:	str	x0, [sp, #16]
  404b60:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404b64:	add	x0, x0, #0x318
  404b68:	ldr	x0, [x0]
  404b6c:	ldr	x1, [sp, #16]
  404b70:	cmp	x1, x0
  404b74:	b.cc	404b04 <ferror@plt+0x30a4>  // b.lo, b.ul, b.last
  404b78:	ldr	w0, [sp, #28]
  404b7c:	ldp	x29, x30, [sp], #32
  404b80:	ret
  404b84:	stp	x29, x30, [sp, #-48]!
  404b88:	mov	x29, sp
  404b8c:	str	x0, [sp, #24]
  404b90:	str	x1, [sp, #16]
  404b94:	ldr	x0, [sp, #24]
  404b98:	ldrb	w0, [x0]
  404b9c:	cmp	w0, #0x0
  404ba0:	b.ne	404bac <ferror@plt+0x314c>  // b.any
  404ba4:	mov	w0, #0x0                   	// #0
  404ba8:	b	404c5c <ferror@plt+0x31fc>
  404bac:	ldr	x0, [sp, #24]
  404bb0:	ldrb	w0, [x0]
  404bb4:	cmp	w0, #0x2b
  404bb8:	b.ne	404bc8 <ferror@plt+0x3168>  // b.any
  404bbc:	ldr	x0, [sp, #24]
  404bc0:	add	x0, x0, #0x1
  404bc4:	str	x0, [sp, #24]
  404bc8:	mov	w1, #0x2e                  	// #46
  404bcc:	ldr	x0, [sp, #24]
  404bd0:	bl	401960 <strchr@plt>
  404bd4:	cmp	x0, #0x0
  404bd8:	b.eq	404be8 <ferror@plt+0x3188>  // b.none
  404bdc:	mov	w0, #0xa                   	// #10
  404be0:	str	w0, [sp, #44]
  404be4:	b	404c34 <ferror@plt+0x31d4>
  404be8:	ldr	x0, [sp, #24]
  404bec:	ldrb	w0, [x0]
  404bf0:	cmp	w0, #0x30
  404bf4:	b.ne	404c2c <ferror@plt+0x31cc>  // b.any
  404bf8:	ldr	x0, [sp, #24]
  404bfc:	add	x0, x0, #0x1
  404c00:	ldrb	w0, [x0]
  404c04:	cmp	w0, #0x78
  404c08:	b.eq	404c20 <ferror@plt+0x31c0>  // b.none
  404c0c:	ldr	x0, [sp, #24]
  404c10:	add	x0, x0, #0x1
  404c14:	ldrb	w0, [x0]
  404c18:	cmp	w0, #0x58
  404c1c:	b.ne	404c2c <ferror@plt+0x31cc>  // b.any
  404c20:	mov	w0, #0x10                  	// #16
  404c24:	str	w0, [sp, #44]
  404c28:	b	404c34 <ferror@plt+0x31d4>
  404c2c:	mov	w0, #0x8                   	// #8
  404c30:	str	w0, [sp, #44]
  404c34:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404c38:	add	x4, x0, #0x670
  404c3c:	ldr	x3, [sp, #16]
  404c40:	ldr	w2, [sp, #44]
  404c44:	mov	x1, #0x0                   	// #0
  404c48:	ldr	x0, [sp, #24]
  404c4c:	bl	40aa5c <ferror@plt+0x8ffc>
  404c50:	cmp	w0, #0x0
  404c54:	cset	w0, eq  // eq = none
  404c58:	and	w0, w0, #0xff
  404c5c:	ldp	x29, x30, [sp], #48
  404c60:	ret
  404c64:	stp	x29, x30, [sp, #-80]!
  404c68:	mov	x29, sp
  404c6c:	strb	wzr, [sp, #71]
  404c70:	mov	w0, #0x1                   	// #1
  404c74:	strb	w0, [sp, #70]
  404c78:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404c7c:	add	x0, x0, #0x328
  404c80:	ldr	x0, [x0]
  404c84:	mov	x1, x0
  404c88:	mov	x0, #0x2                   	// #2
  404c8c:	bl	40a100 <ferror@plt+0x86a0>
  404c90:	str	x0, [sp, #24]
  404c94:	ldr	x1, [sp, #24]
  404c98:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404c9c:	add	x0, x0, #0x328
  404ca0:	ldr	x0, [x0]
  404ca4:	add	x0, x1, x0
  404ca8:	str	x0, [sp, #32]
  404cac:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404cb0:	add	x0, x0, #0x2f0
  404cb4:	ldr	x0, [x0]
  404cb8:	str	x0, [sp, #72]
  404cbc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404cc0:	add	x0, x0, #0x2f8
  404cc4:	ldrb	w0, [x0]
  404cc8:	cmp	w0, #0x0
  404ccc:	b.eq	404e2c <ferror@plt+0x33cc>  // b.none
  404cd0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404cd4:	add	x0, x0, #0x308
  404cd8:	ldr	x0, [x0]
  404cdc:	ldr	x1, [sp, #72]
  404ce0:	cmp	x1, x0
  404ce4:	b.cc	404cf0 <ferror@plt+0x3290>  // b.lo, b.ul, b.last
  404ce8:	str	xzr, [sp, #16]
  404cec:	b	404f54 <ferror@plt+0x34f4>
  404cf0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404cf4:	add	x0, x0, #0x308
  404cf8:	ldr	x1, [x0]
  404cfc:	ldr	x0, [sp, #72]
  404d00:	sub	x1, x1, x0
  404d04:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404d08:	add	x0, x0, #0x328
  404d0c:	ldr	x0, [x0]
  404d10:	cmp	x1, x0
  404d14:	csel	x0, x1, x0, ls  // ls = plast
  404d18:	str	x0, [sp, #56]
  404d1c:	ldrb	w0, [sp, #71]
  404d20:	sxtw	x0, w0
  404d24:	lsl	x0, x0, #3
  404d28:	add	x1, sp, #0x18
  404d2c:	ldr	x0, [x1, x0]
  404d30:	add	x1, sp, #0x10
  404d34:	mov	x2, x1
  404d38:	mov	x1, x0
  404d3c:	ldr	x0, [sp, #56]
  404d40:	bl	4049a8 <ferror@plt+0x2f48>
  404d44:	and	w1, w0, #0xff
  404d48:	ldrb	w0, [sp, #70]
  404d4c:	and	w0, w0, w1
  404d50:	cmp	w0, #0x0
  404d54:	cset	w0, ne  // ne = any
  404d58:	strb	w0, [sp, #70]
  404d5c:	ldr	x1, [sp, #16]
  404d60:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404d64:	add	x0, x0, #0x328
  404d68:	ldr	x0, [x0]
  404d6c:	cmp	x1, x0
  404d70:	b.cc	404f48 <ferror@plt+0x34e8>  // b.lo, b.ul, b.last
  404d74:	ldr	x1, [sp, #16]
  404d78:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404d7c:	add	x0, x0, #0x328
  404d80:	ldr	x0, [x0]
  404d84:	cmp	x1, x0
  404d88:	b.eq	404dac <ferror@plt+0x334c>  // b.none
  404d8c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404d90:	add	x3, x0, #0xba8
  404d94:	mov	w2, #0x576                 	// #1398
  404d98:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404d9c:	add	x1, x0, #0x408
  404da0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404da4:	add	x0, x0, #0x678
  404da8:	bl	401a10 <__assert_fail@plt>
  404dac:	ldr	x4, [sp, #16]
  404db0:	ldrb	w0, [sp, #71]
  404db4:	eor	w0, w0, #0x1
  404db8:	and	w0, w0, #0xff
  404dbc:	sxtw	x0, w0
  404dc0:	lsl	x0, x0, #3
  404dc4:	add	x1, sp, #0x18
  404dc8:	ldr	x2, [x1, x0]
  404dcc:	ldrb	w0, [sp, #71]
  404dd0:	sxtw	x0, w0
  404dd4:	lsl	x0, x0, #3
  404dd8:	add	x1, sp, #0x18
  404ddc:	ldr	x0, [x1, x0]
  404de0:	mov	x3, x0
  404de4:	mov	x1, x4
  404de8:	ldr	x0, [sp, #72]
  404dec:	bl	40459c <ferror@plt+0x2b3c>
  404df0:	ldr	x0, [sp, #16]
  404df4:	ldr	x1, [sp, #72]
  404df8:	add	x0, x1, x0
  404dfc:	str	x0, [sp, #72]
  404e00:	ldrb	w0, [sp, #71]
  404e04:	cmp	w0, #0x0
  404e08:	cset	w0, ne  // ne = any
  404e0c:	and	w0, w0, #0xff
  404e10:	eor	w0, w0, #0x1
  404e14:	and	w0, w0, #0xff
  404e18:	strb	w0, [sp, #71]
  404e1c:	ldrb	w0, [sp, #71]
  404e20:	and	w0, w0, #0x1
  404e24:	strb	w0, [sp, #71]
  404e28:	b	404cd0 <ferror@plt+0x3270>
  404e2c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404e30:	add	x0, x0, #0x328
  404e34:	ldr	x3, [x0]
  404e38:	ldrb	w0, [sp, #71]
  404e3c:	sxtw	x0, w0
  404e40:	lsl	x0, x0, #3
  404e44:	add	x1, sp, #0x18
  404e48:	ldr	x0, [x1, x0]
  404e4c:	add	x1, sp, #0x10
  404e50:	mov	x2, x1
  404e54:	mov	x1, x0
  404e58:	mov	x0, x3
  404e5c:	bl	4049a8 <ferror@plt+0x2f48>
  404e60:	and	w1, w0, #0xff
  404e64:	ldrb	w0, [sp, #70]
  404e68:	and	w0, w0, w1
  404e6c:	cmp	w0, #0x0
  404e70:	cset	w0, ne  // ne = any
  404e74:	strb	w0, [sp, #70]
  404e78:	ldr	x1, [sp, #16]
  404e7c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404e80:	add	x0, x0, #0x328
  404e84:	ldr	x0, [x0]
  404e88:	cmp	x1, x0
  404e8c:	b.cc	404f50 <ferror@plt+0x34f0>  // b.lo, b.ul, b.last
  404e90:	ldr	x1, [sp, #16]
  404e94:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  404e98:	add	x0, x0, #0x328
  404e9c:	ldr	x0, [x0]
  404ea0:	cmp	x1, x0
  404ea4:	b.eq	404ec8 <ferror@plt+0x3468>  // b.none
  404ea8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404eac:	add	x3, x0, #0xba8
  404eb0:	mov	w2, #0x584                 	// #1412
  404eb4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404eb8:	add	x1, x0, #0x408
  404ebc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  404ec0:	add	x0, x0, #0x678
  404ec4:	bl	401a10 <__assert_fail@plt>
  404ec8:	ldr	x4, [sp, #16]
  404ecc:	ldrb	w0, [sp, #71]
  404ed0:	eor	w0, w0, #0x1
  404ed4:	and	w0, w0, #0xff
  404ed8:	sxtw	x0, w0
  404edc:	lsl	x0, x0, #3
  404ee0:	add	x1, sp, #0x18
  404ee4:	ldr	x2, [x1, x0]
  404ee8:	ldrb	w0, [sp, #71]
  404eec:	sxtw	x0, w0
  404ef0:	lsl	x0, x0, #3
  404ef4:	add	x1, sp, #0x18
  404ef8:	ldr	x0, [x1, x0]
  404efc:	mov	x3, x0
  404f00:	mov	x1, x4
  404f04:	ldr	x0, [sp, #72]
  404f08:	bl	40459c <ferror@plt+0x2b3c>
  404f0c:	ldr	x0, [sp, #16]
  404f10:	ldr	x1, [sp, #72]
  404f14:	add	x0, x1, x0
  404f18:	str	x0, [sp, #72]
  404f1c:	ldrb	w0, [sp, #71]
  404f20:	cmp	w0, #0x0
  404f24:	cset	w0, ne  // ne = any
  404f28:	and	w0, w0, #0xff
  404f2c:	eor	w0, w0, #0x1
  404f30:	and	w0, w0, #0xff
  404f34:	strb	w0, [sp, #71]
  404f38:	ldrb	w0, [sp, #71]
  404f3c:	and	w0, w0, #0x1
  404f40:	strb	w0, [sp, #71]
  404f44:	b	404e2c <ferror@plt+0x33cc>
  404f48:	nop
  404f4c:	b	404f54 <ferror@plt+0x34f4>
  404f50:	nop
  404f54:	ldr	x0, [sp, #16]
  404f58:	cmp	x0, #0x0
  404f5c:	b.eq	405018 <ferror@plt+0x35b8>  // b.none
  404f60:	bl	404aec <ferror@plt+0x308c>
  404f64:	str	w0, [sp, #52]
  404f68:	ldrsw	x1, [sp, #52]
  404f6c:	ldrsw	x2, [sp, #52]
  404f70:	ldr	x0, [sp, #16]
  404f74:	add	x0, x2, x0
  404f78:	sub	x2, x0, #0x1
  404f7c:	ldrsw	x0, [sp, #52]
  404f80:	udiv	x0, x2, x0
  404f84:	mul	x0, x1, x0
  404f88:	str	x0, [sp, #40]
  404f8c:	ldrb	w0, [sp, #71]
  404f90:	sxtw	x0, w0
  404f94:	lsl	x0, x0, #3
  404f98:	add	x1, sp, #0x18
  404f9c:	ldr	x1, [x1, x0]
  404fa0:	ldr	x0, [sp, #16]
  404fa4:	add	x3, x1, x0
  404fa8:	ldr	x0, [sp, #16]
  404fac:	ldr	x1, [sp, #40]
  404fb0:	sub	x0, x1, x0
  404fb4:	mov	x2, x0
  404fb8:	mov	w1, #0x0                   	// #0
  404fbc:	mov	x0, x3
  404fc0:	bl	401810 <memset@plt>
  404fc4:	ldr	x4, [sp, #16]
  404fc8:	ldrb	w0, [sp, #71]
  404fcc:	eor	w0, w0, #0x1
  404fd0:	and	w0, w0, #0xff
  404fd4:	sxtw	x0, w0
  404fd8:	lsl	x0, x0, #3
  404fdc:	add	x1, sp, #0x18
  404fe0:	ldr	x2, [x1, x0]
  404fe4:	ldrb	w0, [sp, #71]
  404fe8:	sxtw	x0, w0
  404fec:	lsl	x0, x0, #3
  404ff0:	add	x1, sp, #0x18
  404ff4:	ldr	x0, [x1, x0]
  404ff8:	mov	x3, x0
  404ffc:	mov	x1, x4
  405000:	ldr	x0, [sp, #72]
  405004:	bl	40459c <ferror@plt+0x2b3c>
  405008:	ldr	x0, [sp, #16]
  40500c:	ldr	x1, [sp, #72]
  405010:	add	x0, x1, x0
  405014:	str	x0, [sp, #72]
  405018:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40501c:	add	x0, x0, #0x2e8
  405020:	ldr	x2, [x0]
  405024:	mov	w1, #0xa                   	// #10
  405028:	ldr	x0, [sp, #72]
  40502c:	blr	x2
  405030:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405034:	add	x0, x0, #0x2f8
  405038:	ldrb	w0, [x0]
  40503c:	cmp	w0, #0x0
  405040:	b.eq	40507c <ferror@plt+0x361c>  // b.none
  405044:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405048:	add	x0, x0, #0x308
  40504c:	ldr	x0, [x0]
  405050:	ldr	x1, [sp, #72]
  405054:	cmp	x1, x0
  405058:	b.cc	40507c <ferror@plt+0x361c>  // b.lo, b.ul, b.last
  40505c:	mov	w0, #0x0                   	// #0
  405060:	bl	403d34 <ferror@plt+0x22d4>
  405064:	and	w1, w0, #0xff
  405068:	ldrb	w0, [sp, #70]
  40506c:	and	w0, w0, w1
  405070:	cmp	w0, #0x0
  405074:	cset	w0, ne  // ne = any
  405078:	strb	w0, [sp, #70]
  40507c:	ldr	x0, [sp, #24]
  405080:	bl	401940 <free@plt>
  405084:	ldrb	w0, [sp, #70]
  405088:	ldp	x29, x30, [sp], #80
  40508c:	ret
  405090:	stp	x29, x30, [sp, #-64]!
  405094:	mov	x29, sp
  405098:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40509c:	add	x0, x0, #0x2d0
  4050a0:	ldr	x0, [x0]
  4050a4:	mov	x1, #0x64                  	// #100
  4050a8:	cmp	x0, #0x64
  4050ac:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4050b0:	str	x0, [sp, #24]
  4050b4:	ldr	x0, [sp, #24]
  4050b8:	bl	40a334 <ferror@plt+0x88d4>
  4050bc:	str	x0, [sp, #56]
  4050c0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4050c4:	add	x0, x0, #0x2f0
  4050c8:	ldr	x0, [x0]
  4050cc:	str	x0, [sp, #48]
  4050d0:	mov	w0, #0x1                   	// #1
  4050d4:	strb	w0, [sp, #47]
  4050d8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4050dc:	add	x0, x0, #0x2f8
  4050e0:	ldrb	w0, [x0]
  4050e4:	cmp	w0, #0x0
  4050e8:	b.eq	405134 <ferror@plt+0x36d4>  // b.none
  4050ec:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4050f0:	add	x0, x0, #0x308
  4050f4:	ldr	x1, [x0]
  4050f8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4050fc:	add	x0, x0, #0x2d0
  405100:	ldr	x0, [x0]
  405104:	cmp	x1, x0
  405108:	b.cc	405500 <ferror@plt+0x3aa0>  // b.lo, b.ul, b.last
  40510c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405110:	add	x0, x0, #0x308
  405114:	ldr	x1, [x0]
  405118:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40511c:	add	x0, x0, #0x2d0
  405120:	ldr	x0, [x0]
  405124:	sub	x0, x1, x0
  405128:	ldr	x1, [sp, #48]
  40512c:	cmp	x1, x0
  405130:	b.cs	405500 <ferror@plt+0x3aa0>  // b.hs, b.nlast
  405134:	str	xzr, [sp, #32]
  405138:	b	4051d4 <ferror@plt+0x3774>
  40513c:	add	x0, sp, #0x14
  405140:	bl	4048f0 <ferror@plt+0x2e90>
  405144:	and	w1, w0, #0xff
  405148:	ldrb	w0, [sp, #47]
  40514c:	and	w0, w0, w1
  405150:	cmp	w0, #0x0
  405154:	cset	w0, ne  // ne = any
  405158:	strb	w0, [sp, #47]
  40515c:	ldr	x0, [sp, #48]
  405160:	add	x0, x0, #0x1
  405164:	str	x0, [sp, #48]
  405168:	ldr	w0, [sp, #20]
  40516c:	cmp	w0, #0x0
  405170:	b.ge	405184 <ferror@plt+0x3724>  // b.tcont
  405174:	ldr	x0, [sp, #56]
  405178:	bl	401940 <free@plt>
  40517c:	ldrb	w0, [sp, #47]
  405180:	b	40552c <ferror@plt+0x3acc>
  405184:	bl	401900 <__ctype_b_loc@plt>
  405188:	ldr	x1, [x0]
  40518c:	ldr	w0, [sp, #20]
  405190:	sxtw	x0, w0
  405194:	lsl	x0, x0, #1
  405198:	add	x0, x1, x0
  40519c:	ldrh	w0, [x0]
  4051a0:	and	w0, w0, #0x4000
  4051a4:	cmp	w0, #0x0
  4051a8:	b.ne	4051b0 <ferror@plt+0x3750>  // b.any
  4051ac:	b	4050d8 <ferror@plt+0x3678>
  4051b0:	ldr	w2, [sp, #20]
  4051b4:	ldr	x1, [sp, #56]
  4051b8:	ldr	x0, [sp, #32]
  4051bc:	add	x0, x1, x0
  4051c0:	and	w1, w2, #0xff
  4051c4:	strb	w1, [x0]
  4051c8:	ldr	x0, [sp, #32]
  4051cc:	add	x0, x0, #0x1
  4051d0:	str	x0, [sp, #32]
  4051d4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4051d8:	add	x0, x0, #0x2d0
  4051dc:	ldr	x0, [x0]
  4051e0:	ldr	x1, [sp, #32]
  4051e4:	cmp	x1, x0
  4051e8:	b.cc	40513c <ferror@plt+0x36dc>  // b.lo, b.ul, b.last
  4051ec:	b	4052b4 <ferror@plt+0x3854>
  4051f0:	ldr	x0, [sp, #24]
  4051f4:	ldr	x1, [sp, #32]
  4051f8:	cmp	x1, x0
  4051fc:	b.ne	405214 <ferror@plt+0x37b4>  // b.any
  405200:	add	x0, sp, #0x18
  405204:	mov	x1, x0
  405208:	ldr	x0, [sp, #56]
  40520c:	bl	40a3e4 <ferror@plt+0x8984>
  405210:	str	x0, [sp, #56]
  405214:	add	x0, sp, #0x14
  405218:	bl	4048f0 <ferror@plt+0x2e90>
  40521c:	and	w1, w0, #0xff
  405220:	ldrb	w0, [sp, #47]
  405224:	and	w0, w0, w1
  405228:	cmp	w0, #0x0
  40522c:	cset	w0, ne  // ne = any
  405230:	strb	w0, [sp, #47]
  405234:	ldr	x0, [sp, #48]
  405238:	add	x0, x0, #0x1
  40523c:	str	x0, [sp, #48]
  405240:	ldr	w0, [sp, #20]
  405244:	cmp	w0, #0x0
  405248:	b.ge	40525c <ferror@plt+0x37fc>  // b.tcont
  40524c:	ldr	x0, [sp, #56]
  405250:	bl	401940 <free@plt>
  405254:	ldrb	w0, [sp, #47]
  405258:	b	40552c <ferror@plt+0x3acc>
  40525c:	ldr	w0, [sp, #20]
  405260:	cmp	w0, #0x0
  405264:	b.eq	4052ec <ferror@plt+0x388c>  // b.none
  405268:	bl	401900 <__ctype_b_loc@plt>
  40526c:	ldr	x1, [x0]
  405270:	ldr	w0, [sp, #20]
  405274:	sxtw	x0, w0
  405278:	lsl	x0, x0, #1
  40527c:	add	x0, x1, x0
  405280:	ldrh	w0, [x0]
  405284:	and	w0, w0, #0x4000
  405288:	cmp	w0, #0x0
  40528c:	b.ne	405294 <ferror@plt+0x3834>  // b.any
  405290:	b	4050d8 <ferror@plt+0x3678>
  405294:	ldr	w2, [sp, #20]
  405298:	ldr	x0, [sp, #32]
  40529c:	add	x1, x0, #0x1
  4052a0:	str	x1, [sp, #32]
  4052a4:	ldr	x1, [sp, #56]
  4052a8:	add	x0, x1, x0
  4052ac:	and	w1, w2, #0xff
  4052b0:	strb	w1, [x0]
  4052b4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4052b8:	add	x0, x0, #0x2f8
  4052bc:	ldrb	w0, [x0]
  4052c0:	eor	w0, w0, #0x1
  4052c4:	and	w0, w0, #0xff
  4052c8:	cmp	w0, #0x0
  4052cc:	b.ne	4051f0 <ferror@plt+0x3790>  // b.any
  4052d0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4052d4:	add	x0, x0, #0x308
  4052d8:	ldr	x0, [x0]
  4052dc:	ldr	x1, [sp, #48]
  4052e0:	cmp	x1, x0
  4052e4:	b.cc	4051f0 <ferror@plt+0x3790>  // b.lo, b.ul, b.last
  4052e8:	b	4052f0 <ferror@plt+0x3890>
  4052ec:	nop
  4052f0:	ldr	x1, [sp, #56]
  4052f4:	ldr	x0, [sp, #32]
  4052f8:	add	x0, x1, x0
  4052fc:	strb	wzr, [x0]
  405300:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405304:	add	x0, x0, #0x2e8
  405308:	ldr	x2, [x0]
  40530c:	ldr	x1, [sp, #48]
  405310:	ldr	x0, [sp, #32]
  405314:	sub	x0, x1, x0
  405318:	sub	x0, x0, #0x1
  40531c:	mov	w1, #0x20                  	// #32
  405320:	blr	x2
  405324:	str	xzr, [sp, #32]
  405328:	b	4054d4 <ferror@plt+0x3a74>
  40532c:	ldr	w0, [sp, #20]
  405330:	cmp	w0, #0xd
  405334:	b.eq	405434 <ferror@plt+0x39d4>  // b.none
  405338:	cmp	w0, #0xd
  40533c:	b.gt	4054ac <ferror@plt+0x3a4c>
  405340:	cmp	w0, #0xc
  405344:	b.eq	4053e4 <ferror@plt+0x3984>  // b.none
  405348:	cmp	w0, #0xc
  40534c:	b.gt	4054ac <ferror@plt+0x3a4c>
  405350:	cmp	w0, #0xb
  405354:	b.eq	405484 <ferror@plt+0x3a24>  // b.none
  405358:	cmp	w0, #0xb
  40535c:	b.gt	4054ac <ferror@plt+0x3a4c>
  405360:	cmp	w0, #0xa
  405364:	b.eq	40540c <ferror@plt+0x39ac>  // b.none
  405368:	cmp	w0, #0xa
  40536c:	b.gt	4054ac <ferror@plt+0x3a4c>
  405370:	cmp	w0, #0x9
  405374:	b.eq	40545c <ferror@plt+0x39fc>  // b.none
  405378:	cmp	w0, #0x9
  40537c:	b.gt	4054ac <ferror@plt+0x3a4c>
  405380:	cmp	w0, #0x7
  405384:	b.eq	405394 <ferror@plt+0x3934>  // b.none
  405388:	cmp	w0, #0x8
  40538c:	b.eq	4053bc <ferror@plt+0x395c>  // b.none
  405390:	b	4054ac <ferror@plt+0x3a4c>
  405394:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405398:	add	x0, x0, #0x2a8
  40539c:	ldr	x0, [x0]
  4053a0:	mov	x3, x0
  4053a4:	mov	x2, #0x2                   	// #2
  4053a8:	mov	x1, #0x1                   	// #1
  4053ac:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4053b0:	add	x0, x0, #0x3c0
  4053b4:	bl	4016a0 <fwrite_unlocked@plt>
  4053b8:	b	4054c8 <ferror@plt+0x3a68>
  4053bc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4053c0:	add	x0, x0, #0x2a8
  4053c4:	ldr	x0, [x0]
  4053c8:	mov	x3, x0
  4053cc:	mov	x2, #0x2                   	// #2
  4053d0:	mov	x1, #0x1                   	// #1
  4053d4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4053d8:	add	x0, x0, #0x3c8
  4053dc:	bl	4016a0 <fwrite_unlocked@plt>
  4053e0:	b	4054c8 <ferror@plt+0x3a68>
  4053e4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4053e8:	add	x0, x0, #0x2a8
  4053ec:	ldr	x0, [x0]
  4053f0:	mov	x3, x0
  4053f4:	mov	x2, #0x2                   	// #2
  4053f8:	mov	x1, #0x1                   	// #1
  4053fc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405400:	add	x0, x0, #0x3d0
  405404:	bl	4016a0 <fwrite_unlocked@plt>
  405408:	b	4054c8 <ferror@plt+0x3a68>
  40540c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405410:	add	x0, x0, #0x2a8
  405414:	ldr	x0, [x0]
  405418:	mov	x3, x0
  40541c:	mov	x2, #0x2                   	// #2
  405420:	mov	x1, #0x1                   	// #1
  405424:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405428:	add	x0, x0, #0x3d8
  40542c:	bl	4016a0 <fwrite_unlocked@plt>
  405430:	b	4054c8 <ferror@plt+0x3a68>
  405434:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405438:	add	x0, x0, #0x2a8
  40543c:	ldr	x0, [x0]
  405440:	mov	x3, x0
  405444:	mov	x2, #0x2                   	// #2
  405448:	mov	x1, #0x1                   	// #1
  40544c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405450:	add	x0, x0, #0x3e0
  405454:	bl	4016a0 <fwrite_unlocked@plt>
  405458:	b	4054c8 <ferror@plt+0x3a68>
  40545c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405460:	add	x0, x0, #0x2a8
  405464:	ldr	x0, [x0]
  405468:	mov	x3, x0
  40546c:	mov	x2, #0x2                   	// #2
  405470:	mov	x1, #0x1                   	// #1
  405474:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405478:	add	x0, x0, #0x3e8
  40547c:	bl	4016a0 <fwrite_unlocked@plt>
  405480:	b	4054c8 <ferror@plt+0x3a68>
  405484:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405488:	add	x0, x0, #0x2a8
  40548c:	ldr	x0, [x0]
  405490:	mov	x3, x0
  405494:	mov	x2, #0x2                   	// #2
  405498:	mov	x1, #0x1                   	// #1
  40549c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4054a0:	add	x0, x0, #0x3f0
  4054a4:	bl	4016a0 <fwrite_unlocked@plt>
  4054a8:	b	4054c8 <ferror@plt+0x3a68>
  4054ac:	ldr	w2, [sp, #20]
  4054b0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4054b4:	add	x0, x0, #0x2a8
  4054b8:	ldr	x0, [x0]
  4054bc:	mov	x1, x0
  4054c0:	mov	w0, w2
  4054c4:	bl	401780 <putc_unlocked@plt>
  4054c8:	ldr	x0, [sp, #32]
  4054cc:	add	x0, x0, #0x1
  4054d0:	str	x0, [sp, #32]
  4054d4:	ldr	x1, [sp, #56]
  4054d8:	ldr	x0, [sp, #32]
  4054dc:	add	x0, x1, x0
  4054e0:	ldrb	w0, [x0]
  4054e4:	str	w0, [sp, #20]
  4054e8:	ldr	w0, [sp, #20]
  4054ec:	cmp	w0, #0x0
  4054f0:	b.ne	40532c <ferror@plt+0x38cc>  // b.any
  4054f4:	mov	w0, #0xa                   	// #10
  4054f8:	bl	401820 <putchar_unlocked@plt>
  4054fc:	b	4050d8 <ferror@plt+0x3678>
  405500:	ldr	x0, [sp, #56]
  405504:	bl	401940 <free@plt>
  405508:	mov	w0, #0x0                   	// #0
  40550c:	bl	403d34 <ferror@plt+0x22d4>
  405510:	and	w1, w0, #0xff
  405514:	ldrb	w0, [sp, #47]
  405518:	and	w0, w0, w1
  40551c:	cmp	w0, #0x0
  405520:	cset	w0, ne  // ne = any
  405524:	strb	w0, [sp, #47]
  405528:	ldrb	w0, [sp, #47]
  40552c:	ldp	x29, x30, [sp], #64
  405530:	ret
  405534:	stp	x29, x30, [sp, #-176]!
  405538:	mov	x29, sp
  40553c:	str	x19, [sp, #16]
  405540:	str	w0, [sp, #44]
  405544:	str	x1, [sp, #32]
  405548:	strb	wzr, [sp, #151]
  40554c:	strb	wzr, [sp, #150]
  405550:	mov	w0, #0x1                   	// #1
  405554:	strb	w0, [sp, #149]
  405558:	str	xzr, [sp, #136]
  40555c:	ldr	x0, [sp, #32]
  405560:	ldr	x0, [x0]
  405564:	bl	407574 <ferror@plt+0x5b14>
  405568:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  40556c:	add	x1, x0, #0x1d8
  405570:	mov	w0, #0x6                   	// #6
  405574:	bl	401a50 <setlocale@plt>
  405578:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40557c:	add	x1, x0, #0x698
  405580:	adrp	x0, 40b000 <ferror@plt+0x95a0>
  405584:	add	x0, x0, #0xfd0
  405588:	bl	4017e0 <bindtextdomain@plt>
  40558c:	adrp	x0, 40b000 <ferror@plt+0x95a0>
  405590:	add	x0, x0, #0xfd0
  405594:	bl	4018d0 <textdomain@plt>
  405598:	adrp	x0, 406000 <ferror@plt+0x45a0>
  40559c:	add	x0, x0, #0xd60
  4055a0:	bl	40bf68 <ferror@plt+0xa508>
  4055a4:	str	xzr, [sp, #160]
  4055a8:	b	4055c8 <ferror@plt+0x3b68>
  4055ac:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4055b0:	add	x0, x0, #0x350
  4055b4:	ldr	x1, [sp, #160]
  4055b8:	str	wzr, [x0, x1, lsl #2]
  4055bc:	ldr	x0, [sp, #160]
  4055c0:	add	x0, x0, #0x1
  4055c4:	str	x0, [sp, #160]
  4055c8:	ldr	x0, [sp, #160]
  4055cc:	cmp	x0, #0x8
  4055d0:	b.ls	4055ac <ferror@plt+0x3b4c>  // b.plast
  4055d4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4055d8:	add	x0, x0, #0x350
  4055dc:	mov	w1, #0x1                   	// #1
  4055e0:	str	w1, [x0, #4]
  4055e4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4055e8:	add	x0, x0, #0x350
  4055ec:	mov	w1, #0x2                   	// #2
  4055f0:	str	w1, [x0, #8]
  4055f4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4055f8:	add	x0, x0, #0x350
  4055fc:	mov	w1, #0x3                   	// #3
  405600:	str	w1, [x0, #16]
  405604:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405608:	add	x0, x0, #0x350
  40560c:	mov	w1, #0x4                   	// #4
  405610:	str	w1, [x0, #32]
  405614:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405618:	add	x0, x0, #0x350
  40561c:	mov	w1, #0x5                   	// #5
  405620:	str	w1, [x0, #32]
  405624:	str	xzr, [sp, #160]
  405628:	b	405648 <ferror@plt+0x3be8>
  40562c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405630:	add	x0, x0, #0x378
  405634:	ldr	x1, [sp, #160]
  405638:	str	wzr, [x0, x1, lsl #2]
  40563c:	ldr	x0, [sp, #160]
  405640:	add	x0, x0, #0x1
  405644:	str	x0, [sp, #160]
  405648:	ldr	x0, [sp, #160]
  40564c:	cmp	x0, #0x10
  405650:	b.ls	40562c <ferror@plt+0x3bcc>  // b.plast
  405654:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405658:	add	x0, x0, #0x378
  40565c:	mov	w1, #0x6                   	// #6
  405660:	str	w1, [x0, #16]
  405664:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405668:	add	x0, x0, #0x378
  40566c:	mov	w1, #0x8                   	// #8
  405670:	str	w1, [x0, #64]
  405674:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405678:	add	x0, x0, #0x378
  40567c:	mov	w1, #0x7                   	// #7
  405680:	str	w1, [x0, #32]
  405684:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405688:	add	x0, x0, #0x318
  40568c:	str	xzr, [x0]
  405690:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405694:	add	x0, x0, #0x320
  405698:	str	xzr, [x0]
  40569c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4056a0:	add	x0, x0, #0x310
  4056a4:	str	xzr, [x0]
  4056a8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4056ac:	add	x0, x0, #0x2e8
  4056b0:	adrp	x1, 404000 <ferror@plt+0x25a0>
  4056b4:	add	x1, x1, #0x324
  4056b8:	str	x1, [x0]
  4056bc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4056c0:	add	x0, x0, #0x2c8
  4056c4:	mov	w1, #0x8                   	// #8
  4056c8:	str	w1, [x0]
  4056cc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4056d0:	add	x0, x0, #0x2cc
  4056d4:	mov	w1, #0x7                   	// #7
  4056d8:	str	w1, [x0]
  4056dc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4056e0:	add	x0, x0, #0x2d8
  4056e4:	strb	wzr, [x0]
  4056e8:	mov	w0, #0xffffffff            	// #-1
  4056ec:	str	w0, [sp, #84]
  4056f0:	add	x0, sp, #0x54
  4056f4:	mov	x4, x0
  4056f8:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  4056fc:	add	x3, x0, #0x518
  405700:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405704:	add	x2, x0, #0x438
  405708:	ldr	x1, [sp, #32]
  40570c:	ldr	w0, [sp, #44]
  405710:	bl	4018e0 <getopt_long@plt>
  405714:	str	w0, [sp, #124]
  405718:	ldr	w0, [sp, #124]
  40571c:	cmn	w0, #0x1
  405720:	b.ne	40573c <ferror@plt+0x3cdc>  // b.any
  405724:	ldrb	w0, [sp, #149]
  405728:	eor	w0, w0, #0x1
  40572c:	and	w0, w0, #0xff
  405730:	cmp	w0, #0x0
  405734:	b.ne	405ebc <ferror@plt+0x445c>  // b.any
  405738:	b	405ec4 <ferror@plt+0x4464>
  40573c:	ldr	w0, [sp, #124]
  405740:	cmp	w0, #0x101
  405744:	b.gt	405e9c <ferror@plt+0x443c>
  405748:	ldr	w0, [sp, #124]
  40574c:	cmp	w0, #0x41
  405750:	b.ge	405770 <ferror@plt+0x3d10>  // b.tcont
  405754:	ldr	w0, [sp, #124]
  405758:	cmn	w0, #0x3
  40575c:	b.eq	405e54 <ferror@plt+0x43f4>  // b.none
  405760:	ldr	w0, [sp, #124]
  405764:	cmn	w0, #0x2
  405768:	b.eq	405e4c <ferror@plt+0x43ec>  // b.none
  40576c:	b	405e9c <ferror@plt+0x443c>
  405770:	ldr	w0, [sp, #124]
  405774:	sub	w0, w0, #0x41
  405778:	cmp	w0, #0xc0
  40577c:	b.hi	405e9c <ferror@plt+0x443c>  // b.pmore
  405780:	adrp	x1, 40d000 <ferror@plt+0xb5a0>
  405784:	add	x1, x1, #0x860
  405788:	ldr	w0, [x1, w0, uxtw #2]
  40578c:	adr	x1, 405798 <ferror@plt+0x3d38>
  405790:	add	x0, x1, w0, sxtw #2
  405794:	br	x0
  405798:	mov	w0, #0x1                   	// #1
  40579c:	strb	w0, [sp, #151]
  4057a0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4057a4:	add	x0, x0, #0x298
  4057a8:	ldr	x0, [x0]
  4057ac:	ldrb	w0, [x0]
  4057b0:	cmp	w0, #0x78
  4057b4:	b.eq	405854 <ferror@plt+0x3df4>  // b.none
  4057b8:	cmp	w0, #0x78
  4057bc:	b.gt	4058b0 <ferror@plt+0x3e50>
  4057c0:	cmp	w0, #0x6f
  4057c4:	b.eq	40581c <ferror@plt+0x3dbc>  // b.none
  4057c8:	cmp	w0, #0x6f
  4057cc:	b.gt	4058b0 <ferror@plt+0x3e50>
  4057d0:	cmp	w0, #0x64
  4057d4:	b.eq	4057e4 <ferror@plt+0x3d84>  // b.none
  4057d8:	cmp	w0, #0x6e
  4057dc:	b.eq	40588c <ferror@plt+0x3e2c>  // b.none
  4057e0:	b	4058b0 <ferror@plt+0x3e50>
  4057e4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4057e8:	add	x0, x0, #0x2e8
  4057ec:	adrp	x1, 404000 <ferror@plt+0x25a0>
  4057f0:	add	x1, x1, #0x324
  4057f4:	str	x1, [x0]
  4057f8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4057fc:	add	x0, x0, #0x2c8
  405800:	mov	w1, #0xa                   	// #10
  405804:	str	w1, [x0]
  405808:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40580c:	add	x0, x0, #0x2cc
  405810:	mov	w1, #0x7                   	// #7
  405814:	str	w1, [x0]
  405818:	b	4058e4 <ferror@plt+0x3e84>
  40581c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405820:	add	x0, x0, #0x2e8
  405824:	adrp	x1, 404000 <ferror@plt+0x25a0>
  405828:	add	x1, x1, #0x324
  40582c:	str	x1, [x0]
  405830:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405834:	add	x0, x0, #0x2c8
  405838:	mov	w1, #0x8                   	// #8
  40583c:	str	w1, [x0]
  405840:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405844:	add	x0, x0, #0x2cc
  405848:	mov	w1, #0x7                   	// #7
  40584c:	str	w1, [x0]
  405850:	b	4058e4 <ferror@plt+0x3e84>
  405854:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405858:	add	x0, x0, #0x2e8
  40585c:	adrp	x1, 404000 <ferror@plt+0x25a0>
  405860:	add	x1, x1, #0x324
  405864:	str	x1, [x0]
  405868:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40586c:	add	x0, x0, #0x2c8
  405870:	mov	w1, #0x10                  	// #16
  405874:	str	w1, [x0]
  405878:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40587c:	add	x0, x0, #0x2cc
  405880:	mov	w1, #0x6                   	// #6
  405884:	str	w1, [x0]
  405888:	b	4058e4 <ferror@plt+0x3e84>
  40588c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405890:	add	x0, x0, #0x2e8
  405894:	adrp	x1, 404000 <ferror@plt+0x25a0>
  405898:	add	x1, x1, #0x30c
  40589c:	str	x1, [x0]
  4058a0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4058a4:	add	x0, x0, #0x2cc
  4058a8:	str	wzr, [x0]
  4058ac:	b	4058e4 <ferror@plt+0x3e84>
  4058b0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4058b4:	add	x0, x0, #0x6b0
  4058b8:	bl	401a30 <gettext@plt>
  4058bc:	mov	x1, x0
  4058c0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4058c4:	add	x0, x0, #0x298
  4058c8:	ldr	x0, [x0]
  4058cc:	ldrb	w0, [x0]
  4058d0:	mov	w3, w0
  4058d4:	mov	x2, x1
  4058d8:	mov	w1, #0x0                   	// #0
  4058dc:	mov	w0, #0x1                   	// #1
  4058e0:	bl	4016d0 <error@plt>
  4058e4:	b	405eb8 <ferror@plt+0x4458>
  4058e8:	mov	w0, #0x1                   	// #1
  4058ec:	strb	w0, [sp, #151]
  4058f0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4058f4:	add	x0, x0, #0x298
  4058f8:	ldr	x5, [x0]
  4058fc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405900:	add	x4, x0, #0xbb0
  405904:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405908:	add	x3, x0, #0x2f0
  40590c:	mov	w2, #0x0                   	// #0
  405910:	mov	x1, #0x0                   	// #0
  405914:	mov	x0, x5
  405918:	bl	40aa5c <ferror@plt+0x8ffc>
  40591c:	str	w0, [sp, #120]
  405920:	ldr	w0, [sp, #120]
  405924:	cmp	w0, #0x0
  405928:	b.eq	405ea4 <ferror@plt+0x4444>  // b.none
  40592c:	ldr	w1, [sp, #84]
  405930:	ldr	w0, [sp, #124]
  405934:	and	w2, w0, #0xff
  405938:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40593c:	add	x0, x0, #0x298
  405940:	ldr	x0, [x0]
  405944:	mov	x4, x0
  405948:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  40594c:	add	x3, x0, #0x518
  405950:	ldr	w0, [sp, #120]
  405954:	bl	40a94c <ferror@plt+0x8eec>
  405958:	mov	w0, #0x1                   	// #1
  40595c:	strb	w0, [sp, #151]
  405960:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405964:	add	x0, x0, #0x2f8
  405968:	mov	w1, #0x1                   	// #1
  40596c:	strb	w1, [x0]
  405970:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405974:	add	x0, x0, #0x298
  405978:	ldr	x5, [x0]
  40597c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405980:	add	x4, x0, #0xbb0
  405984:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405988:	add	x3, x0, #0x300
  40598c:	mov	w2, #0x0                   	// #0
  405990:	mov	x1, #0x0                   	// #0
  405994:	mov	x0, x5
  405998:	bl	40aa5c <ferror@plt+0x8ffc>
  40599c:	str	w0, [sp, #120]
  4059a0:	ldr	w0, [sp, #120]
  4059a4:	cmp	w0, #0x0
  4059a8:	b.eq	405eac <ferror@plt+0x444c>  // b.none
  4059ac:	ldr	w1, [sp, #84]
  4059b0:	ldr	w0, [sp, #124]
  4059b4:	and	w2, w0, #0xff
  4059b8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4059bc:	add	x0, x0, #0x298
  4059c0:	ldr	x0, [x0]
  4059c4:	mov	x4, x0
  4059c8:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  4059cc:	add	x3, x0, #0x518
  4059d0:	ldr	w0, [sp, #120]
  4059d4:	bl	40a94c <ferror@plt+0x8eec>
  4059d8:	mov	w0, #0x1                   	// #1
  4059dc:	strb	w0, [sp, #151]
  4059e0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4059e4:	add	x0, x0, #0x298
  4059e8:	ldr	x0, [x0]
  4059ec:	cmp	x0, #0x0
  4059f0:	b.ne	405a08 <ferror@plt+0x3fa8>  // b.any
  4059f4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4059f8:	add	x0, x0, #0x2d0
  4059fc:	mov	x1, #0x3                   	// #3
  405a00:	str	x1, [x0]
  405a04:	b	405a80 <ferror@plt+0x4020>
  405a08:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405a0c:	add	x0, x0, #0x298
  405a10:	ldr	x5, [x0]
  405a14:	add	x1, sp, #0x58
  405a18:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405a1c:	add	x4, x0, #0xbb0
  405a20:	mov	x3, x1
  405a24:	mov	w2, #0x0                   	// #0
  405a28:	mov	x1, #0x0                   	// #0
  405a2c:	mov	x0, x5
  405a30:	bl	40aa5c <ferror@plt+0x8ffc>
  405a34:	str	w0, [sp, #120]
  405a38:	ldr	w0, [sp, #120]
  405a3c:	cmp	w0, #0x0
  405a40:	b.eq	405a70 <ferror@plt+0x4010>  // b.none
  405a44:	ldr	w1, [sp, #84]
  405a48:	ldr	w0, [sp, #124]
  405a4c:	and	w2, w0, #0xff
  405a50:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405a54:	add	x0, x0, #0x298
  405a58:	ldr	x0, [x0]
  405a5c:	mov	x4, x0
  405a60:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405a64:	add	x3, x0, #0x518
  405a68:	ldr	w0, [sp, #120]
  405a6c:	bl	40a94c <ferror@plt+0x8eec>
  405a70:	ldr	x1, [sp, #88]
  405a74:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405a78:	add	x0, x0, #0x2d0
  405a7c:	str	x1, [x0]
  405a80:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405a84:	add	x0, x0, #0x2d8
  405a88:	mov	w1, #0x1                   	// #1
  405a8c:	strb	w1, [x0]
  405a90:	b	405eb8 <ferror@plt+0x4458>
  405a94:	mov	w0, #0x1                   	// #1
  405a98:	strb	w0, [sp, #151]
  405a9c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405aa0:	add	x0, x0, #0x298
  405aa4:	ldr	x0, [x0]
  405aa8:	bl	403ed4 <ferror@plt+0x2474>
  405aac:	and	w1, w0, #0xff
  405ab0:	ldrb	w0, [sp, #149]
  405ab4:	and	w0, w0, w1
  405ab8:	cmp	w0, #0x0
  405abc:	cset	w0, ne  // ne = any
  405ac0:	strb	w0, [sp, #149]
  405ac4:	b	405eb8 <ferror@plt+0x4458>
  405ac8:	mov	w0, #0x1                   	// #1
  405acc:	strb	w0, [sp, #151]
  405ad0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405ad4:	add	x0, x0, #0x210
  405ad8:	strb	wzr, [x0]
  405adc:	b	405eb8 <ferror@plt+0x4458>
  405ae0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405ae4:	add	x0, x0, #0x2d9
  405ae8:	mov	w1, #0x1                   	// #1
  405aec:	strb	w1, [x0]
  405af0:	b	405eb8 <ferror@plt+0x4458>
  405af4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405af8:	add	x0, x0, #0x298
  405afc:	ldr	x1, [x0]
  405b00:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405b04:	add	x0, x0, #0x220
  405b08:	ldr	x0, [x0]
  405b0c:	mov	x5, x0
  405b10:	mov	x4, #0x4                   	// #4
  405b14:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405b18:	add	x3, x0, #0x488
  405b1c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405b20:	add	x2, x0, #0x470
  405b24:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405b28:	add	x0, x0, #0x6f8
  405b2c:	bl	406c00 <ferror@plt+0x51a0>
  405b30:	mov	x1, x0
  405b34:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405b38:	add	x0, x0, #0x488
  405b3c:	ldr	w0, [x0, x1, lsl #2]
  405b40:	cmp	w0, #0x0
  405b44:	b.eq	405b64 <ferror@plt+0x4104>  // b.none
  405b48:	cmp	w0, #0x1
  405b4c:	b.ne	405eb4 <ferror@plt+0x4454>  // b.any
  405b50:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405b54:	add	x0, x0, #0x3bc
  405b58:	mov	w1, #0x1                   	// #1
  405b5c:	strb	w1, [x0]
  405b60:	b	405b74 <ferror@plt+0x4114>
  405b64:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405b68:	add	x0, x0, #0x3bc
  405b6c:	strb	wzr, [x0]
  405b70:	nop
  405b74:	b	405eb4 <ferror@plt+0x4454>
  405b78:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405b7c:	add	x0, x0, #0x708
  405b80:	bl	403ed4 <ferror@plt+0x2474>
  405b84:	and	w1, w0, #0xff
  405b88:	ldrb	w0, [sp, #149]
  405b8c:	and	w0, w0, w1
  405b90:	cmp	w0, #0x0
  405b94:	cset	w0, ne  // ne = any
  405b98:	strb	w0, [sp, #149]
  405b9c:	b	405eb8 <ferror@plt+0x4458>
  405ba0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405ba4:	add	x0, x0, #0x710
  405ba8:	bl	403ed4 <ferror@plt+0x2474>
  405bac:	and	w1, w0, #0xff
  405bb0:	ldrb	w0, [sp, #149]
  405bb4:	and	w0, w0, w1
  405bb8:	cmp	w0, #0x0
  405bbc:	cset	w0, ne  // ne = any
  405bc0:	strb	w0, [sp, #149]
  405bc4:	b	405eb8 <ferror@plt+0x4458>
  405bc8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405bcc:	add	x0, x0, #0x718
  405bd0:	bl	403ed4 <ferror@plt+0x2474>
  405bd4:	and	w1, w0, #0xff
  405bd8:	ldrb	w0, [sp, #149]
  405bdc:	and	w0, w0, w1
  405be0:	cmp	w0, #0x0
  405be4:	cset	w0, ne  // ne = any
  405be8:	strb	w0, [sp, #149]
  405bec:	b	405eb8 <ferror@plt+0x4458>
  405bf0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405bf4:	add	x0, x0, #0x720
  405bf8:	bl	403ed4 <ferror@plt+0x2474>
  405bfc:	and	w1, w0, #0xff
  405c00:	ldrb	w0, [sp, #149]
  405c04:	and	w0, w0, w1
  405c08:	cmp	w0, #0x0
  405c0c:	cset	w0, ne  // ne = any
  405c10:	strb	w0, [sp, #149]
  405c14:	b	405eb8 <ferror@plt+0x4458>
  405c18:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405c1c:	add	x0, x0, #0x728
  405c20:	bl	403ed4 <ferror@plt+0x2474>
  405c24:	and	w1, w0, #0xff
  405c28:	ldrb	w0, [sp, #149]
  405c2c:	and	w0, w0, w1
  405c30:	cmp	w0, #0x0
  405c34:	cset	w0, ne  // ne = any
  405c38:	strb	w0, [sp, #149]
  405c3c:	b	405eb8 <ferror@plt+0x4458>
  405c40:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405c44:	add	x0, x0, #0x730
  405c48:	bl	403ed4 <ferror@plt+0x2474>
  405c4c:	and	w1, w0, #0xff
  405c50:	ldrb	w0, [sp, #149]
  405c54:	and	w0, w0, w1
  405c58:	cmp	w0, #0x0
  405c5c:	cset	w0, ne  // ne = any
  405c60:	strb	w0, [sp, #149]
  405c64:	b	405eb8 <ferror@plt+0x4458>
  405c68:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405c6c:	add	x0, x0, #0x738
  405c70:	bl	403ed4 <ferror@plt+0x2474>
  405c74:	and	w1, w0, #0xff
  405c78:	ldrb	w0, [sp, #149]
  405c7c:	and	w0, w0, w1
  405c80:	cmp	w0, #0x0
  405c84:	cset	w0, ne  // ne = any
  405c88:	strb	w0, [sp, #149]
  405c8c:	b	405eb8 <ferror@plt+0x4458>
  405c90:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405c94:	add	x0, x0, #0x740
  405c98:	bl	403ed4 <ferror@plt+0x2474>
  405c9c:	and	w1, w0, #0xff
  405ca0:	ldrb	w0, [sp, #149]
  405ca4:	and	w0, w0, w1
  405ca8:	cmp	w0, #0x0
  405cac:	cset	w0, ne  // ne = any
  405cb0:	strb	w0, [sp, #149]
  405cb4:	b	405eb8 <ferror@plt+0x4458>
  405cb8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405cbc:	add	x0, x0, #0x748
  405cc0:	bl	403ed4 <ferror@plt+0x2474>
  405cc4:	and	w1, w0, #0xff
  405cc8:	ldrb	w0, [sp, #149]
  405ccc:	and	w0, w0, w1
  405cd0:	cmp	w0, #0x0
  405cd4:	cset	w0, ne  // ne = any
  405cd8:	strb	w0, [sp, #149]
  405cdc:	b	405eb8 <ferror@plt+0x4458>
  405ce0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405ce4:	add	x0, x0, #0x750
  405ce8:	bl	403ed4 <ferror@plt+0x2474>
  405cec:	and	w1, w0, #0xff
  405cf0:	ldrb	w0, [sp, #149]
  405cf4:	and	w0, w0, w1
  405cf8:	cmp	w0, #0x0
  405cfc:	cset	w0, ne  // ne = any
  405d00:	strb	w0, [sp, #149]
  405d04:	b	405eb8 <ferror@plt+0x4458>
  405d08:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405d0c:	add	x0, x0, #0x758
  405d10:	bl	403ed4 <ferror@plt+0x2474>
  405d14:	and	w1, w0, #0xff
  405d18:	ldrb	w0, [sp, #149]
  405d1c:	and	w0, w0, w1
  405d20:	cmp	w0, #0x0
  405d24:	cset	w0, ne  // ne = any
  405d28:	strb	w0, [sp, #149]
  405d2c:	b	405eb8 <ferror@plt+0x4458>
  405d30:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405d34:	add	x0, x0, #0x760
  405d38:	bl	403ed4 <ferror@plt+0x2474>
  405d3c:	and	w1, w0, #0xff
  405d40:	ldrb	w0, [sp, #149]
  405d44:	and	w0, w0, w1
  405d48:	cmp	w0, #0x0
  405d4c:	cset	w0, ne  // ne = any
  405d50:	strb	w0, [sp, #149]
  405d54:	b	405eb8 <ferror@plt+0x4458>
  405d58:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405d5c:	add	x0, x0, #0x768
  405d60:	bl	403ed4 <ferror@plt+0x2474>
  405d64:	and	w1, w0, #0xff
  405d68:	ldrb	w0, [sp, #149]
  405d6c:	and	w0, w0, w1
  405d70:	cmp	w0, #0x0
  405d74:	cset	w0, ne  // ne = any
  405d78:	strb	w0, [sp, #149]
  405d7c:	b	405eb8 <ferror@plt+0x4458>
  405d80:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405d84:	add	x0, x0, #0x770
  405d88:	bl	403ed4 <ferror@plt+0x2474>
  405d8c:	and	w1, w0, #0xff
  405d90:	ldrb	w0, [sp, #149]
  405d94:	and	w0, w0, w1
  405d98:	cmp	w0, #0x0
  405d9c:	cset	w0, ne  // ne = any
  405da0:	strb	w0, [sp, #149]
  405da4:	b	405eb8 <ferror@plt+0x4458>
  405da8:	mov	w0, #0x1                   	// #1
  405dac:	strb	w0, [sp, #151]
  405db0:	mov	w0, #0x1                   	// #1
  405db4:	strb	w0, [sp, #150]
  405db8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405dbc:	add	x0, x0, #0x298
  405dc0:	ldr	x0, [x0]
  405dc4:	cmp	x0, #0x0
  405dc8:	b.ne	405dd8 <ferror@plt+0x4378>  // b.any
  405dcc:	mov	x0, #0x20                  	// #32
  405dd0:	str	x0, [sp, #152]
  405dd4:	b	405eb8 <ferror@plt+0x4458>
  405dd8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405ddc:	add	x0, x0, #0x298
  405de0:	ldr	x5, [x0]
  405de4:	add	x1, sp, #0x48
  405de8:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405dec:	add	x4, x0, #0x1d8
  405df0:	mov	x3, x1
  405df4:	mov	w2, #0xa                   	// #10
  405df8:	mov	x1, #0x0                   	// #0
  405dfc:	mov	x0, x5
  405e00:	bl	40aa5c <ferror@plt+0x8ffc>
  405e04:	str	w0, [sp, #120]
  405e08:	ldr	w0, [sp, #120]
  405e0c:	cmp	w0, #0x0
  405e10:	b.eq	405e40 <ferror@plt+0x43e0>  // b.none
  405e14:	ldr	w1, [sp, #84]
  405e18:	ldr	w0, [sp, #124]
  405e1c:	and	w2, w0, #0xff
  405e20:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405e24:	add	x0, x0, #0x298
  405e28:	ldr	x0, [x0]
  405e2c:	mov	x4, x0
  405e30:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405e34:	add	x3, x0, #0x518
  405e38:	ldr	w0, [sp, #120]
  405e3c:	bl	40a94c <ferror@plt+0x8eec>
  405e40:	ldr	x0, [sp, #72]
  405e44:	str	x0, [sp, #152]
  405e48:	b	405eb8 <ferror@plt+0x4458>
  405e4c:	mov	w0, #0x0                   	// #0
  405e50:	bl	401f38 <ferror@plt+0x4d8>
  405e54:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405e58:	add	x0, x0, #0x2a8
  405e5c:	ldr	x6, [x0]
  405e60:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405e64:	add	x0, x0, #0x218
  405e68:	ldr	x1, [x0]
  405e6c:	mov	x5, #0x0                   	// #0
  405e70:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405e74:	add	x4, x0, #0x778
  405e78:	mov	x3, x1
  405e7c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  405e80:	add	x2, x0, #0x110
  405e84:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405e88:	add	x1, x0, #0x398
  405e8c:	mov	x0, x6
  405e90:	bl	409fcc <ferror@plt+0x856c>
  405e94:	mov	w0, #0x0                   	// #0
  405e98:	bl	4016c0 <exit@plt>
  405e9c:	mov	w0, #0x1                   	// #1
  405ea0:	bl	401f38 <ferror@plt+0x4d8>
  405ea4:	nop
  405ea8:	b	4056e8 <ferror@plt+0x3c88>
  405eac:	nop
  405eb0:	b	4056e8 <ferror@plt+0x3c88>
  405eb4:	nop
  405eb8:	b	4056e8 <ferror@plt+0x3c88>
  405ebc:	mov	w0, #0x1                   	// #1
  405ec0:	b	4068a8 <ferror@plt+0x4e48>
  405ec4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405ec8:	add	x0, x0, #0x2d8
  405ecc:	ldrb	w0, [x0]
  405ed0:	cmp	w0, #0x0
  405ed4:	b.eq	405f08 <ferror@plt+0x44a8>  // b.none
  405ed8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405edc:	add	x0, x0, #0x318
  405ee0:	ldr	x0, [x0]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.eq	405f08 <ferror@plt+0x44a8>  // b.none
  405eec:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  405ef0:	add	x0, x0, #0x788
  405ef4:	bl	401a30 <gettext@plt>
  405ef8:	mov	x2, x0
  405efc:	mov	w1, #0x0                   	// #0
  405f00:	mov	w0, #0x1                   	// #1
  405f04:	bl	4016d0 <error@plt>
  405f08:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405f0c:	add	x0, x0, #0x2a0
  405f10:	ldr	w0, [x0]
  405f14:	ldr	w1, [sp, #44]
  405f18:	sub	w0, w1, w0
  405f1c:	str	w0, [sp, #172]
  405f20:	ldrb	w0, [sp, #151]
  405f24:	eor	w0, w0, #0x1
  405f28:	and	w0, w0, #0xff
  405f2c:	cmp	w0, #0x0
  405f30:	b.ne	405f48 <ferror@plt+0x44e8>  // b.any
  405f34:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405f38:	add	x0, x0, #0x2d9
  405f3c:	ldrb	w0, [x0]
  405f40:	cmp	w0, #0x0
  405f44:	b.eq	406380 <ferror@plt+0x4920>  // b.none
  405f48:	ldr	w0, [sp, #172]
  405f4c:	cmp	w0, #0x3
  405f50:	b.eq	4061c8 <ferror@plt+0x4768>  // b.none
  405f54:	ldr	w0, [sp, #172]
  405f58:	cmp	w0, #0x3
  405f5c:	b.gt	4062e8 <ferror@plt+0x4888>
  405f60:	ldr	w0, [sp, #172]
  405f64:	cmp	w0, #0x1
  405f68:	b.eq	405f7c <ferror@plt+0x451c>  // b.none
  405f6c:	ldr	w0, [sp, #172]
  405f70:	cmp	w0, #0x2
  405f74:	b.eq	40601c <ferror@plt+0x45bc>  // b.none
  405f78:	b	4062e8 <ferror@plt+0x4888>
  405f7c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405f80:	add	x0, x0, #0x2d9
  405f84:	ldrb	w0, [x0]
  405f88:	cmp	w0, #0x0
  405f8c:	b.ne	405fbc <ferror@plt+0x455c>  // b.any
  405f90:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405f94:	add	x0, x0, #0x2a0
  405f98:	ldr	w0, [x0]
  405f9c:	sxtw	x0, w0
  405fa0:	lsl	x0, x0, #3
  405fa4:	ldr	x1, [sp, #32]
  405fa8:	add	x0, x1, x0
  405fac:	ldr	x0, [x0]
  405fb0:	ldrb	w0, [x0]
  405fb4:	cmp	w0, #0x2b
  405fb8:	b.ne	4062d4 <ferror@plt+0x4874>  // b.any
  405fbc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405fc0:	add	x0, x0, #0x2a0
  405fc4:	ldr	w0, [x0]
  405fc8:	sxtw	x0, w0
  405fcc:	lsl	x0, x0, #3
  405fd0:	ldr	x1, [sp, #32]
  405fd4:	add	x0, x1, x0
  405fd8:	ldr	x0, [x0]
  405fdc:	add	x1, sp, #0x40
  405fe0:	bl	404b84 <ferror@plt+0x3124>
  405fe4:	and	w0, w0, #0xff
  405fe8:	cmp	w0, #0x0
  405fec:	b.eq	4062d4 <ferror@plt+0x4874>  // b.none
  405ff0:	ldr	x1, [sp, #64]
  405ff4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  405ff8:	add	x0, x0, #0x2f0
  405ffc:	str	x1, [x0]
  406000:	ldr	w0, [sp, #172]
  406004:	sub	w0, w0, #0x1
  406008:	str	w0, [sp, #172]
  40600c:	ldr	x0, [sp, #32]
  406010:	add	x0, x0, #0x8
  406014:	str	x0, [sp, #32]
  406018:	b	4062d4 <ferror@plt+0x4874>
  40601c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406020:	add	x0, x0, #0x2d9
  406024:	ldrb	w0, [x0]
  406028:	cmp	w0, #0x0
  40602c:	b.ne	406094 <ferror@plt+0x4634>  // b.any
  406030:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406034:	add	x0, x0, #0x2a0
  406038:	ldr	w0, [x0]
  40603c:	sxtw	x0, w0
  406040:	add	x0, x0, #0x1
  406044:	lsl	x0, x0, #3
  406048:	ldr	x1, [sp, #32]
  40604c:	add	x0, x1, x0
  406050:	ldr	x0, [x0]
  406054:	ldrb	w0, [x0]
  406058:	cmp	w0, #0x2b
  40605c:	b.eq	406094 <ferror@plt+0x4634>  // b.none
  406060:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406064:	add	x0, x0, #0x2a0
  406068:	ldr	w0, [x0]
  40606c:	sxtw	x0, w0
  406070:	add	x0, x0, #0x1
  406074:	lsl	x0, x0, #3
  406078:	ldr	x1, [sp, #32]
  40607c:	add	x0, x1, x0
  406080:	ldr	x0, [x0]
  406084:	ldrb	w0, [x0]
  406088:	sub	w0, w0, #0x30
  40608c:	cmp	w0, #0x9
  406090:	b.hi	4062dc <ferror@plt+0x487c>  // b.pmore
  406094:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406098:	add	x0, x0, #0x2a0
  40609c:	ldr	w0, [x0]
  4060a0:	sxtw	x0, w0
  4060a4:	add	x0, x0, #0x1
  4060a8:	lsl	x0, x0, #3
  4060ac:	ldr	x1, [sp, #32]
  4060b0:	add	x0, x1, x0
  4060b4:	ldr	x0, [x0]
  4060b8:	add	x1, sp, #0x38
  4060bc:	bl	404b84 <ferror@plt+0x3124>
  4060c0:	and	w0, w0, #0xff
  4060c4:	cmp	w0, #0x0
  4060c8:	b.eq	4062dc <ferror@plt+0x487c>  // b.none
  4060cc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4060d0:	add	x0, x0, #0x2d9
  4060d4:	ldrb	w0, [x0]
  4060d8:	cmp	w0, #0x0
  4060dc:	b.eq	406158 <ferror@plt+0x46f8>  // b.none
  4060e0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4060e4:	add	x0, x0, #0x2a0
  4060e8:	ldr	w0, [x0]
  4060ec:	sxtw	x0, w0
  4060f0:	lsl	x0, x0, #3
  4060f4:	ldr	x1, [sp, #32]
  4060f8:	add	x0, x1, x0
  4060fc:	ldr	x0, [x0]
  406100:	add	x1, sp, #0x40
  406104:	bl	404b84 <ferror@plt+0x3124>
  406108:	and	w0, w0, #0xff
  40610c:	cmp	w0, #0x0
  406110:	b.eq	406158 <ferror@plt+0x46f8>  // b.none
  406114:	ldr	x1, [sp, #64]
  406118:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40611c:	add	x0, x0, #0x2f0
  406120:	str	x1, [x0]
  406124:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406128:	add	x0, x0, #0x2da
  40612c:	mov	w1, #0x1                   	// #1
  406130:	strb	w1, [x0]
  406134:	ldr	x0, [sp, #56]
  406138:	str	x0, [sp, #128]
  40613c:	ldr	x0, [sp, #32]
  406140:	add	x0, x0, #0x10
  406144:	str	x0, [sp, #32]
  406148:	ldr	w0, [sp, #172]
  40614c:	sub	w0, w0, #0x2
  406150:	str	w0, [sp, #172]
  406154:	b	4062dc <ferror@plt+0x487c>
  406158:	ldr	x1, [sp, #56]
  40615c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406160:	add	x0, x0, #0x2f0
  406164:	str	x1, [x0]
  406168:	ldr	w0, [sp, #172]
  40616c:	sub	w0, w0, #0x1
  406170:	str	w0, [sp, #172]
  406174:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406178:	add	x0, x0, #0x2a0
  40617c:	ldr	w0, [x0]
  406180:	sxtw	x0, w0
  406184:	lsl	x0, x0, #3
  406188:	ldr	x1, [sp, #32]
  40618c:	add	x1, x1, x0
  406190:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406194:	add	x0, x0, #0x2a0
  406198:	ldr	w0, [x0]
  40619c:	sxtw	x0, w0
  4061a0:	add	x0, x0, #0x1
  4061a4:	lsl	x0, x0, #3
  4061a8:	ldr	x2, [sp, #32]
  4061ac:	add	x0, x2, x0
  4061b0:	ldr	x1, [x1]
  4061b4:	str	x1, [x0]
  4061b8:	ldr	x0, [sp, #32]
  4061bc:	add	x0, x0, #0x8
  4061c0:	str	x0, [sp, #32]
  4061c4:	b	4062dc <ferror@plt+0x487c>
  4061c8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4061cc:	add	x0, x0, #0x2d9
  4061d0:	ldrb	w0, [x0]
  4061d4:	cmp	w0, #0x0
  4061d8:	b.eq	4062e4 <ferror@plt+0x4884>  // b.none
  4061dc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4061e0:	add	x0, x0, #0x2a0
  4061e4:	ldr	w0, [x0]
  4061e8:	sxtw	x0, w0
  4061ec:	add	x0, x0, #0x1
  4061f0:	lsl	x0, x0, #3
  4061f4:	ldr	x1, [sp, #32]
  4061f8:	add	x0, x1, x0
  4061fc:	ldr	x0, [x0]
  406200:	add	x1, sp, #0x40
  406204:	bl	404b84 <ferror@plt+0x3124>
  406208:	and	w0, w0, #0xff
  40620c:	cmp	w0, #0x0
  406210:	b.eq	4062e4 <ferror@plt+0x4884>  // b.none
  406214:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406218:	add	x0, x0, #0x2a0
  40621c:	ldr	w0, [x0]
  406220:	sxtw	x0, w0
  406224:	add	x0, x0, #0x2
  406228:	lsl	x0, x0, #3
  40622c:	ldr	x1, [sp, #32]
  406230:	add	x0, x1, x0
  406234:	ldr	x0, [x0]
  406238:	add	x1, sp, #0x38
  40623c:	bl	404b84 <ferror@plt+0x3124>
  406240:	and	w0, w0, #0xff
  406244:	cmp	w0, #0x0
  406248:	b.eq	4062e4 <ferror@plt+0x4884>  // b.none
  40624c:	ldr	x1, [sp, #64]
  406250:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406254:	add	x0, x0, #0x2f0
  406258:	str	x1, [x0]
  40625c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406260:	add	x0, x0, #0x2da
  406264:	mov	w1, #0x1                   	// #1
  406268:	strb	w1, [x0]
  40626c:	ldr	x0, [sp, #56]
  406270:	str	x0, [sp, #128]
  406274:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406278:	add	x0, x0, #0x2a0
  40627c:	ldr	w0, [x0]
  406280:	sxtw	x0, w0
  406284:	lsl	x0, x0, #3
  406288:	ldr	x1, [sp, #32]
  40628c:	add	x1, x1, x0
  406290:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406294:	add	x0, x0, #0x2a0
  406298:	ldr	w0, [x0]
  40629c:	sxtw	x0, w0
  4062a0:	add	x0, x0, #0x2
  4062a4:	lsl	x0, x0, #3
  4062a8:	ldr	x2, [sp, #32]
  4062ac:	add	x0, x2, x0
  4062b0:	ldr	x1, [x1]
  4062b4:	str	x1, [x0]
  4062b8:	ldr	x0, [sp, #32]
  4062bc:	add	x0, x0, #0x10
  4062c0:	str	x0, [sp, #32]
  4062c4:	ldr	w0, [sp, #172]
  4062c8:	sub	w0, w0, #0x2
  4062cc:	str	w0, [sp, #172]
  4062d0:	b	4062e4 <ferror@plt+0x4884>
  4062d4:	nop
  4062d8:	b	4062e8 <ferror@plt+0x4888>
  4062dc:	nop
  4062e0:	b	4062e8 <ferror@plt+0x4888>
  4062e4:	nop
  4062e8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4062ec:	add	x0, x0, #0x2d9
  4062f0:	ldrb	w0, [x0]
  4062f4:	cmp	w0, #0x0
  4062f8:	b.eq	406380 <ferror@plt+0x4920>  // b.none
  4062fc:	ldr	w0, [sp, #172]
  406300:	cmp	w0, #0x1
  406304:	b.le	406380 <ferror@plt+0x4920>
  406308:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40630c:	add	x0, x0, #0x7b8
  406310:	bl	401a30 <gettext@plt>
  406314:	mov	x19, x0
  406318:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40631c:	add	x0, x0, #0x2a0
  406320:	ldr	w0, [x0]
  406324:	sxtw	x0, w0
  406328:	add	x0, x0, #0x1
  40632c:	lsl	x0, x0, #3
  406330:	ldr	x1, [sp, #32]
  406334:	add	x0, x1, x0
  406338:	ldr	x0, [x0]
  40633c:	bl	40988c <ferror@plt+0x7e2c>
  406340:	mov	x3, x0
  406344:	mov	x2, x19
  406348:	mov	w1, #0x0                   	// #0
  40634c:	mov	w0, #0x0                   	// #0
  406350:	bl	4016d0 <error@plt>
  406354:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406358:	add	x0, x0, #0x7d0
  40635c:	bl	401a30 <gettext@plt>
  406360:	mov	x3, x0
  406364:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406368:	add	x2, x0, #0x5c0
  40636c:	mov	w1, #0x0                   	// #0
  406370:	mov	w0, #0x0                   	// #0
  406374:	bl	4016d0 <error@plt>
  406378:	mov	w0, #0x1                   	// #1
  40637c:	bl	401f38 <ferror@plt+0x4d8>
  406380:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406384:	add	x0, x0, #0x2da
  406388:	ldrb	w0, [x0]
  40638c:	cmp	w0, #0x0
  406390:	b.eq	4063fc <ferror@plt+0x499c>  // b.none
  406394:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406398:	add	x0, x0, #0x2e8
  40639c:	ldr	x1, [x0]
  4063a0:	adrp	x0, 404000 <ferror@plt+0x25a0>
  4063a4:	add	x0, x0, #0x30c
  4063a8:	cmp	x1, x0
  4063ac:	b.ne	4063e8 <ferror@plt+0x4988>  // b.any
  4063b0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4063b4:	add	x0, x0, #0x2c8
  4063b8:	mov	w1, #0x8                   	// #8
  4063bc:	str	w1, [x0]
  4063c0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4063c4:	add	x0, x0, #0x2cc
  4063c8:	mov	w1, #0x7                   	// #7
  4063cc:	str	w1, [x0]
  4063d0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4063d4:	add	x0, x0, #0x2e8
  4063d8:	adrp	x1, 404000 <ferror@plt+0x25a0>
  4063dc:	add	x1, x1, #0x514
  4063e0:	str	x1, [x0]
  4063e4:	b	4063fc <ferror@plt+0x499c>
  4063e8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4063ec:	add	x0, x0, #0x2e8
  4063f0:	adrp	x1, 404000 <ferror@plt+0x25a0>
  4063f4:	add	x1, x1, #0x558
  4063f8:	str	x1, [x0]
  4063fc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406400:	add	x0, x0, #0x2f8
  406404:	ldrb	w0, [x0]
  406408:	cmp	w0, #0x0
  40640c:	b.eq	406474 <ferror@plt+0x4a14>  // b.none
  406410:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406414:	add	x0, x0, #0x2f0
  406418:	ldr	x1, [x0]
  40641c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406420:	add	x0, x0, #0x300
  406424:	ldr	x0, [x0]
  406428:	add	x1, x1, x0
  40642c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406430:	add	x0, x0, #0x308
  406434:	str	x1, [x0]
  406438:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40643c:	add	x0, x0, #0x308
  406440:	ldr	x1, [x0]
  406444:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406448:	add	x0, x0, #0x2f0
  40644c:	ldr	x0, [x0]
  406450:	cmp	x1, x0
  406454:	b.cs	406474 <ferror@plt+0x4a14>  // b.hs, b.nlast
  406458:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40645c:	add	x0, x0, #0x800
  406460:	bl	401a30 <gettext@plt>
  406464:	mov	x2, x0
  406468:	mov	w1, #0x0                   	// #0
  40646c:	mov	w0, #0x1                   	// #1
  406470:	bl	4016d0 <error@plt>
  406474:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406478:	add	x0, x0, #0x318
  40647c:	ldr	x0, [x0]
  406480:	cmp	x0, #0x0
  406484:	b.ne	406494 <ferror@plt+0x4a34>  // b.any
  406488:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40648c:	add	x0, x0, #0x828
  406490:	bl	403ed4 <ferror@plt+0x2474>
  406494:	ldr	w0, [sp, #172]
  406498:	cmp	w0, #0x0
  40649c:	b.le	4064cc <ferror@plt+0x4a6c>
  4064a0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4064a4:	add	x0, x0, #0x2a0
  4064a8:	ldr	w0, [x0]
  4064ac:	sxtw	x0, w0
  4064b0:	lsl	x0, x0, #3
  4064b4:	ldr	x1, [sp, #32]
  4064b8:	add	x1, x1, x0
  4064bc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4064c0:	add	x0, x0, #0x338
  4064c4:	str	x1, [x0]
  4064c8:	b	4064e0 <ferror@plt+0x4a80>
  4064cc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4064d0:	add	x0, x0, #0x338
  4064d4:	adrp	x1, 40c000 <ferror@plt+0xa5a0>
  4064d8:	add	x1, x1, #0x428
  4064dc:	str	x1, [x0]
  4064e0:	bl	403b64 <ferror@plt+0x2104>
  4064e4:	strb	w0, [sp, #149]
  4064e8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4064ec:	add	x0, x0, #0x340
  4064f0:	ldr	x0, [x0]
  4064f4:	cmp	x0, #0x0
  4064f8:	b.eq	406840 <ferror@plt+0x4de0>  // b.none
  4064fc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406500:	add	x0, x0, #0x2f0
  406504:	ldr	x0, [x0]
  406508:	bl	404034 <ferror@plt+0x25d4>
  40650c:	and	w1, w0, #0xff
  406510:	ldrb	w0, [sp, #149]
  406514:	and	w0, w0, w1
  406518:	cmp	w0, #0x0
  40651c:	cset	w0, ne  // ne = any
  406520:	strb	w0, [sp, #149]
  406524:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406528:	add	x0, x0, #0x340
  40652c:	ldr	x0, [x0]
  406530:	cmp	x0, #0x0
  406534:	b.eq	406848 <ferror@plt+0x4de8>  // b.none
  406538:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40653c:	add	x0, x0, #0x2da
  406540:	ldrb	w0, [x0]
  406544:	cmp	w0, #0x0
  406548:	b.eq	406564 <ferror@plt+0x4b04>  // b.none
  40654c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406550:	add	x0, x0, #0x2f0
  406554:	ldr	x0, [x0]
  406558:	ldr	x1, [sp, #128]
  40655c:	sub	x0, x1, x0
  406560:	b	406568 <ferror@plt+0x4b08>
  406564:	mov	x0, #0x0                   	// #0
  406568:	adrp	x1, 420000 <ferror@plt+0x1e5a0>
  40656c:	add	x1, x1, #0x2e0
  406570:	str	x0, [x1]
  406574:	bl	404aec <ferror@plt+0x308c>
  406578:	str	w0, [sp, #116]
  40657c:	ldrb	w0, [sp, #150]
  406580:	cmp	w0, #0x0
  406584:	b.eq	4065fc <ferror@plt+0x4b9c>  // b.none
  406588:	ldr	x0, [sp, #152]
  40658c:	cmp	x0, #0x0
  406590:	b.eq	4065c4 <ferror@plt+0x4b64>  // b.none
  406594:	ldrsw	x1, [sp, #116]
  406598:	ldr	x0, [sp, #152]
  40659c:	udiv	x2, x0, x1
  4065a0:	mul	x1, x2, x1
  4065a4:	sub	x0, x0, x1
  4065a8:	cmp	x0, #0x0
  4065ac:	b.ne	4065c4 <ferror@plt+0x4b64>  // b.any
  4065b0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4065b4:	add	x0, x0, #0x328
  4065b8:	ldr	x1, [sp, #152]
  4065bc:	str	x1, [x0]
  4065c0:	b	406640 <ferror@plt+0x4be0>
  4065c4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4065c8:	add	x0, x0, #0x830
  4065cc:	bl	401a30 <gettext@plt>
  4065d0:	ldr	w4, [sp, #116]
  4065d4:	ldr	x3, [sp, #152]
  4065d8:	mov	x2, x0
  4065dc:	mov	w1, #0x0                   	// #0
  4065e0:	mov	w0, #0x0                   	// #0
  4065e4:	bl	4016d0 <error@plt>
  4065e8:	ldrsw	x1, [sp, #116]
  4065ec:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4065f0:	add	x0, x0, #0x328
  4065f4:	str	x1, [x0]
  4065f8:	b	406640 <ferror@plt+0x4be0>
  4065fc:	ldr	w0, [sp, #116]
  406600:	cmp	w0, #0xf
  406604:	b.gt	406630 <ferror@plt+0x4bd0>
  406608:	mov	w1, #0x10                  	// #16
  40660c:	ldr	w0, [sp, #116]
  406610:	sdiv	w1, w1, w0
  406614:	ldr	w0, [sp, #116]
  406618:	mul	w0, w1, w0
  40661c:	sxtw	x1, w0
  406620:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406624:	add	x0, x0, #0x328
  406628:	str	x1, [x0]
  40662c:	b	406640 <ferror@plt+0x4be0>
  406630:	ldrsw	x1, [sp, #116]
  406634:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406638:	add	x0, x0, #0x328
  40663c:	str	x1, [x0]
  406640:	str	xzr, [sp, #160]
  406644:	b	4066f4 <ferror@plt+0x4c94>
  406648:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40664c:	add	x0, x0, #0x328
  406650:	ldr	x2, [x0]
  406654:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406658:	add	x0, x0, #0x310
  40665c:	ldr	x3, [x0]
  406660:	ldr	x1, [sp, #160]
  406664:	mov	x0, x1
  406668:	lsl	x0, x0, #2
  40666c:	add	x0, x0, x1
  406670:	lsl	x0, x0, #3
  406674:	add	x0, x3, x0
  406678:	ldr	w1, [x0, #4]
  40667c:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  406680:	add	x0, x0, #0x370
  406684:	mov	w1, w1
  406688:	ldr	w0, [x0, x1, lsl #2]
  40668c:	sxtw	x0, w0
  406690:	udiv	x0, x2, x0
  406694:	str	w0, [sp, #104]
  406698:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40669c:	add	x0, x0, #0x310
  4066a0:	ldr	x2, [x0]
  4066a4:	ldr	x1, [sp, #160]
  4066a8:	mov	x0, x1
  4066ac:	lsl	x0, x0, #2
  4066b0:	add	x0, x0, x1
  4066b4:	lsl	x0, x0, #3
  4066b8:	add	x0, x2, x0
  4066bc:	ldr	w0, [x0, #28]
  4066c0:	add	w0, w0, #0x1
  4066c4:	ldr	w1, [sp, #104]
  4066c8:	mul	w0, w1, w0
  4066cc:	str	w0, [sp, #100]
  4066d0:	ldrsw	x0, [sp, #100]
  4066d4:	ldr	x1, [sp, #136]
  4066d8:	cmp	x1, x0
  4066dc:	b.cs	4066e8 <ferror@plt+0x4c88>  // b.hs, b.nlast
  4066e0:	ldrsw	x0, [sp, #100]
  4066e4:	str	x0, [sp, #136]
  4066e8:	ldr	x0, [sp, #160]
  4066ec:	add	x0, x0, #0x1
  4066f0:	str	x0, [sp, #160]
  4066f4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4066f8:	add	x0, x0, #0x318
  4066fc:	ldr	x0, [x0]
  406700:	ldr	x1, [sp, #160]
  406704:	cmp	x1, x0
  406708:	b.cc	406648 <ferror@plt+0x4be8>  // b.lo, b.ul, b.last
  40670c:	str	xzr, [sp, #160]
  406710:	b	4067e0 <ferror@plt+0x4d80>
  406714:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406718:	add	x0, x0, #0x328
  40671c:	ldr	x2, [x0]
  406720:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406724:	add	x0, x0, #0x310
  406728:	ldr	x3, [x0]
  40672c:	ldr	x1, [sp, #160]
  406730:	mov	x0, x1
  406734:	lsl	x0, x0, #2
  406738:	add	x0, x0, x1
  40673c:	lsl	x0, x0, #3
  406740:	add	x0, x3, x0
  406744:	ldr	w1, [x0, #4]
  406748:	adrp	x0, 40c000 <ferror@plt+0xa5a0>
  40674c:	add	x0, x0, #0x370
  406750:	mov	w1, w1
  406754:	ldr	w0, [x0, x1, lsl #2]
  406758:	sxtw	x0, w0
  40675c:	udiv	x0, x2, x0
  406760:	str	w0, [sp, #112]
  406764:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406768:	add	x0, x0, #0x310
  40676c:	ldr	x2, [x0]
  406770:	ldr	x1, [sp, #160]
  406774:	mov	x0, x1
  406778:	lsl	x0, x0, #2
  40677c:	add	x0, x0, x1
  406780:	lsl	x0, x0, #3
  406784:	add	x0, x2, x0
  406788:	ldr	w0, [x0, #28]
  40678c:	ldr	w1, [sp, #112]
  406790:	mul	w0, w1, w0
  406794:	str	w0, [sp, #108]
  406798:	ldr	x0, [sp, #136]
  40679c:	mov	w1, w0
  4067a0:	ldr	w0, [sp, #108]
  4067a4:	sub	w3, w1, w0
  4067a8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4067ac:	add	x0, x0, #0x310
  4067b0:	ldr	x2, [x0]
  4067b4:	ldr	x1, [sp, #160]
  4067b8:	mov	x0, x1
  4067bc:	lsl	x0, x0, #2
  4067c0:	add	x0, x0, x1
  4067c4:	lsl	x0, x0, #3
  4067c8:	add	x0, x2, x0
  4067cc:	mov	w1, w3
  4067d0:	str	w1, [x0, #32]
  4067d4:	ldr	x0, [sp, #160]
  4067d8:	add	x0, x0, #0x1
  4067dc:	str	x0, [sp, #160]
  4067e0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4067e4:	add	x0, x0, #0x318
  4067e8:	ldr	x0, [x0]
  4067ec:	ldr	x1, [sp, #160]
  4067f0:	cmp	x1, x0
  4067f4:	b.cc	406714 <ferror@plt+0x4cb4>  // b.lo, b.ul, b.last
  4067f8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4067fc:	add	x0, x0, #0x2d8
  406800:	ldrb	w0, [x0]
  406804:	cmp	w0, #0x0
  406808:	b.eq	40681c <ferror@plt+0x4dbc>  // b.none
  40680c:	bl	405090 <ferror@plt+0x3630>
  406810:	and	w0, w0, #0xff
  406814:	mov	w1, w0
  406818:	b	406828 <ferror@plt+0x4dc8>
  40681c:	bl	404c64 <ferror@plt+0x3204>
  406820:	and	w0, w0, #0xff
  406824:	mov	w1, w0
  406828:	ldrb	w0, [sp, #149]
  40682c:	and	w0, w1, w0
  406830:	cmp	w0, #0x0
  406834:	cset	w0, ne  // ne = any
  406838:	strb	w0, [sp, #149]
  40683c:	b	40684c <ferror@plt+0x4dec>
  406840:	nop
  406844:	b	40684c <ferror@plt+0x4dec>
  406848:	nop
  40684c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406850:	add	x0, x0, #0x348
  406854:	ldrb	w0, [x0]
  406858:	cmp	w0, #0x0
  40685c:	b.eq	40689c <ferror@plt+0x4e3c>  // b.none
  406860:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406864:	add	x0, x0, #0x2b0
  406868:	ldr	x0, [x0]
  40686c:	bl	40afc8 <ferror@plt+0x9568>
  406870:	cmn	w0, #0x1
  406874:	b.ne	40689c <ferror@plt+0x4e3c>  // b.any
  406878:	bl	401a20 <__errno_location@plt>
  40687c:	ldr	w19, [x0]
  406880:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406884:	add	x0, x0, #0x5a8
  406888:	bl	401a30 <gettext@plt>
  40688c:	mov	x2, x0
  406890:	mov	w1, w19
  406894:	mov	w0, #0x1                   	// #1
  406898:	bl	4016d0 <error@plt>
  40689c:	ldrb	w0, [sp, #149]
  4068a0:	eor	w0, w0, #0x1
  4068a4:	and	w0, w0, #0xff
  4068a8:	ldr	x19, [sp, #16]
  4068ac:	ldp	x29, x30, [sp], #176
  4068b0:	ret
  4068b4:	stp	x29, x30, [sp, #-16]!
  4068b8:	mov	x29, sp
  4068bc:	mov	w0, #0x1                   	// #1
  4068c0:	bl	401f38 <ferror@plt+0x4d8>
  4068c4:	nop
  4068c8:	ldp	x29, x30, [sp], #16
  4068cc:	ret
  4068d0:	stp	x29, x30, [sp, #-80]!
  4068d4:	mov	x29, sp
  4068d8:	str	x0, [sp, #40]
  4068dc:	str	x1, [sp, #32]
  4068e0:	str	x2, [sp, #24]
  4068e4:	str	x3, [sp, #16]
  4068e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4068ec:	str	x0, [sp, #64]
  4068f0:	strb	wzr, [sp, #63]
  4068f4:	ldr	x0, [sp, #40]
  4068f8:	bl	4016b0 <strlen@plt>
  4068fc:	str	x0, [sp, #48]
  406900:	str	xzr, [sp, #72]
  406904:	b	4069d8 <ferror@plt+0x4f78>
  406908:	ldr	x0, [sp, #72]
  40690c:	lsl	x0, x0, #3
  406910:	ldr	x1, [sp, #32]
  406914:	add	x0, x1, x0
  406918:	ldr	x0, [x0]
  40691c:	ldr	x2, [sp, #48]
  406920:	ldr	x1, [sp, #40]
  406924:	bl	4017d0 <strncmp@plt>
  406928:	cmp	w0, #0x0
  40692c:	b.ne	4069cc <ferror@plt+0x4f6c>  // b.any
  406930:	ldr	x0, [sp, #72]
  406934:	lsl	x0, x0, #3
  406938:	ldr	x1, [sp, #32]
  40693c:	add	x0, x1, x0
  406940:	ldr	x0, [x0]
  406944:	bl	4016b0 <strlen@plt>
  406948:	mov	x1, x0
  40694c:	ldr	x0, [sp, #48]
  406950:	cmp	x0, x1
  406954:	b.ne	406960 <ferror@plt+0x4f00>  // b.any
  406958:	ldr	x0, [sp, #72]
  40695c:	b	406a0c <ferror@plt+0x4fac>
  406960:	ldr	x0, [sp, #64]
  406964:	cmn	x0, #0x1
  406968:	b.ne	406978 <ferror@plt+0x4f18>  // b.any
  40696c:	ldr	x0, [sp, #72]
  406970:	str	x0, [sp, #64]
  406974:	b	4069cc <ferror@plt+0x4f6c>
  406978:	ldr	x0, [sp, #24]
  40697c:	cmp	x0, #0x0
  406980:	b.eq	4069c4 <ferror@plt+0x4f64>  // b.none
  406984:	ldr	x1, [sp, #64]
  406988:	ldr	x0, [sp, #16]
  40698c:	mul	x0, x1, x0
  406990:	ldr	x1, [sp, #24]
  406994:	add	x3, x1, x0
  406998:	ldr	x1, [sp, #16]
  40699c:	ldr	x0, [sp, #72]
  4069a0:	mul	x0, x1, x0
  4069a4:	ldr	x1, [sp, #24]
  4069a8:	add	x0, x1, x0
  4069ac:	ldr	x2, [sp, #16]
  4069b0:	mov	x1, x0
  4069b4:	mov	x0, x3
  4069b8:	bl	4018c0 <memcmp@plt>
  4069bc:	cmp	w0, #0x0
  4069c0:	b.eq	4069cc <ferror@plt+0x4f6c>  // b.none
  4069c4:	mov	w0, #0x1                   	// #1
  4069c8:	strb	w0, [sp, #63]
  4069cc:	ldr	x0, [sp, #72]
  4069d0:	add	x0, x0, #0x1
  4069d4:	str	x0, [sp, #72]
  4069d8:	ldr	x0, [sp, #72]
  4069dc:	lsl	x0, x0, #3
  4069e0:	ldr	x1, [sp, #32]
  4069e4:	add	x0, x1, x0
  4069e8:	ldr	x0, [x0]
  4069ec:	cmp	x0, #0x0
  4069f0:	b.ne	406908 <ferror@plt+0x4ea8>  // b.any
  4069f4:	ldrb	w0, [sp, #63]
  4069f8:	cmp	w0, #0x0
  4069fc:	b.eq	406a08 <ferror@plt+0x4fa8>  // b.none
  406a00:	mov	x0, #0xfffffffffffffffe    	// #-2
  406a04:	b	406a0c <ferror@plt+0x4fac>
  406a08:	ldr	x0, [sp, #64]
  406a0c:	ldp	x29, x30, [sp], #80
  406a10:	ret
  406a14:	stp	x29, x30, [sp, #-80]!
  406a18:	mov	x29, sp
  406a1c:	str	x19, [sp, #16]
  406a20:	str	x0, [sp, #56]
  406a24:	str	x1, [sp, #48]
  406a28:	str	x2, [sp, #40]
  406a2c:	ldr	x0, [sp, #40]
  406a30:	cmn	x0, #0x1
  406a34:	b.ne	406a48 <ferror@plt+0x4fe8>  // b.any
  406a38:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406a3c:	add	x0, x0, #0xbc8
  406a40:	bl	401a30 <gettext@plt>
  406a44:	b	406a54 <ferror@plt+0x4ff4>
  406a48:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406a4c:	add	x0, x0, #0xbe8
  406a50:	bl	401a30 <gettext@plt>
  406a54:	str	x0, [sp, #72]
  406a58:	ldr	x2, [sp, #48]
  406a5c:	mov	w1, #0x8                   	// #8
  406a60:	mov	w0, #0x0                   	// #0
  406a64:	bl	4094b0 <ferror@plt+0x7a50>
  406a68:	mov	x19, x0
  406a6c:	ldr	x1, [sp, #56]
  406a70:	mov	w0, #0x1                   	// #1
  406a74:	bl	409864 <ferror@plt+0x7e04>
  406a78:	mov	x4, x0
  406a7c:	mov	x3, x19
  406a80:	ldr	x2, [sp, #72]
  406a84:	mov	w1, #0x0                   	// #0
  406a88:	mov	w0, #0x0                   	// #0
  406a8c:	bl	4016d0 <error@plt>
  406a90:	nop
  406a94:	ldr	x19, [sp, #16]
  406a98:	ldp	x29, x30, [sp], #80
  406a9c:	ret
  406aa0:	stp	x29, x30, [sp, #-80]!
  406aa4:	mov	x29, sp
  406aa8:	str	x19, [sp, #16]
  406aac:	str	x0, [sp, #56]
  406ab0:	str	x1, [sp, #48]
  406ab4:	str	x2, [sp, #40]
  406ab8:	str	xzr, [sp, #64]
  406abc:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406ac0:	add	x0, x0, #0xc08
  406ac4:	bl	401a30 <gettext@plt>
  406ac8:	mov	x2, x0
  406acc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406ad0:	add	x0, x0, #0x290
  406ad4:	ldr	x0, [x0]
  406ad8:	mov	x1, x0
  406adc:	mov	x0, x2
  406ae0:	bl	4019c0 <fputs_unlocked@plt>
  406ae4:	str	xzr, [sp, #72]
  406ae8:	b	406bbc <ferror@plt+0x515c>
  406aec:	ldr	x0, [sp, #72]
  406af0:	cmp	x0, #0x0
  406af4:	b.eq	406b24 <ferror@plt+0x50c4>  // b.none
  406af8:	ldr	x1, [sp, #40]
  406afc:	ldr	x0, [sp, #72]
  406b00:	mul	x0, x1, x0
  406b04:	ldr	x1, [sp, #48]
  406b08:	add	x0, x1, x0
  406b0c:	ldr	x2, [sp, #40]
  406b10:	mov	x1, x0
  406b14:	ldr	x0, [sp, #64]
  406b18:	bl	4018c0 <memcmp@plt>
  406b1c:	cmp	w0, #0x0
  406b20:	b.eq	406b78 <ferror@plt+0x5118>  // b.none
  406b24:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406b28:	add	x0, x0, #0x290
  406b2c:	ldr	x19, [x0]
  406b30:	ldr	x0, [sp, #72]
  406b34:	lsl	x0, x0, #3
  406b38:	ldr	x1, [sp, #56]
  406b3c:	add	x0, x1, x0
  406b40:	ldr	x0, [x0]
  406b44:	bl	40988c <ferror@plt+0x7e2c>
  406b48:	mov	x2, x0
  406b4c:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406b50:	add	x1, x0, #0xc20
  406b54:	mov	x0, x19
  406b58:	bl	401a40 <fprintf@plt>
  406b5c:	ldr	x1, [sp, #40]
  406b60:	ldr	x0, [sp, #72]
  406b64:	mul	x0, x1, x0
  406b68:	ldr	x1, [sp, #48]
  406b6c:	add	x0, x1, x0
  406b70:	str	x0, [sp, #64]
  406b74:	b	406bb0 <ferror@plt+0x5150>
  406b78:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406b7c:	add	x0, x0, #0x290
  406b80:	ldr	x19, [x0]
  406b84:	ldr	x0, [sp, #72]
  406b88:	lsl	x0, x0, #3
  406b8c:	ldr	x1, [sp, #56]
  406b90:	add	x0, x1, x0
  406b94:	ldr	x0, [x0]
  406b98:	bl	40988c <ferror@plt+0x7e2c>
  406b9c:	mov	x2, x0
  406ba0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406ba4:	add	x1, x0, #0xc28
  406ba8:	mov	x0, x19
  406bac:	bl	401a40 <fprintf@plt>
  406bb0:	ldr	x0, [sp, #72]
  406bb4:	add	x0, x0, #0x1
  406bb8:	str	x0, [sp, #72]
  406bbc:	ldr	x0, [sp, #72]
  406bc0:	lsl	x0, x0, #3
  406bc4:	ldr	x1, [sp, #56]
  406bc8:	add	x0, x1, x0
  406bcc:	ldr	x0, [x0]
  406bd0:	cmp	x0, #0x0
  406bd4:	b.ne	406aec <ferror@plt+0x508c>  // b.any
  406bd8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406bdc:	add	x0, x0, #0x290
  406be0:	ldr	x0, [x0]
  406be4:	mov	x1, x0
  406be8:	mov	w0, #0xa                   	// #10
  406bec:	bl	401780 <putc_unlocked@plt>
  406bf0:	nop
  406bf4:	ldr	x19, [sp, #16]
  406bf8:	ldp	x29, x30, [sp], #80
  406bfc:	ret
  406c00:	stp	x29, x30, [sp, #-80]!
  406c04:	mov	x29, sp
  406c08:	str	x0, [sp, #56]
  406c0c:	str	x1, [sp, #48]
  406c10:	str	x2, [sp, #40]
  406c14:	str	x3, [sp, #32]
  406c18:	str	x4, [sp, #24]
  406c1c:	str	x5, [sp, #16]
  406c20:	ldr	x3, [sp, #24]
  406c24:	ldr	x2, [sp, #32]
  406c28:	ldr	x1, [sp, #40]
  406c2c:	ldr	x0, [sp, #48]
  406c30:	bl	4068d0 <ferror@plt+0x4e70>
  406c34:	str	x0, [sp, #72]
  406c38:	ldr	x0, [sp, #72]
  406c3c:	cmp	x0, #0x0
  406c40:	b.lt	406c4c <ferror@plt+0x51ec>  // b.tstop
  406c44:	ldr	x0, [sp, #72]
  406c48:	b	406c78 <ferror@plt+0x5218>
  406c4c:	ldr	x2, [sp, #72]
  406c50:	ldr	x1, [sp, #48]
  406c54:	ldr	x0, [sp, #56]
  406c58:	bl	406a14 <ferror@plt+0x4fb4>
  406c5c:	ldr	x2, [sp, #24]
  406c60:	ldr	x1, [sp, #32]
  406c64:	ldr	x0, [sp, #40]
  406c68:	bl	406aa0 <ferror@plt+0x5040>
  406c6c:	ldr	x0, [sp, #16]
  406c70:	blr	x0
  406c74:	mov	x0, #0xffffffffffffffff    	// #-1
  406c78:	ldp	x29, x30, [sp], #80
  406c7c:	ret
  406c80:	stp	x29, x30, [sp, #-64]!
  406c84:	mov	x29, sp
  406c88:	str	x0, [sp, #40]
  406c8c:	str	x1, [sp, #32]
  406c90:	str	x2, [sp, #24]
  406c94:	str	x3, [sp, #16]
  406c98:	str	xzr, [sp, #56]
  406c9c:	b	406cf0 <ferror@plt+0x5290>
  406ca0:	ldr	x1, [sp, #16]
  406ca4:	ldr	x0, [sp, #56]
  406ca8:	mul	x0, x1, x0
  406cac:	ldr	x1, [sp, #24]
  406cb0:	add	x0, x1, x0
  406cb4:	ldr	x2, [sp, #16]
  406cb8:	mov	x1, x0
  406cbc:	ldr	x0, [sp, #40]
  406cc0:	bl	4018c0 <memcmp@plt>
  406cc4:	cmp	w0, #0x0
  406cc8:	b.ne	406ce4 <ferror@plt+0x5284>  // b.any
  406ccc:	ldr	x0, [sp, #56]
  406cd0:	lsl	x0, x0, #3
  406cd4:	ldr	x1, [sp, #32]
  406cd8:	add	x0, x1, x0
  406cdc:	ldr	x0, [x0]
  406ce0:	b	406d10 <ferror@plt+0x52b0>
  406ce4:	ldr	x0, [sp, #56]
  406ce8:	add	x0, x0, #0x1
  406cec:	str	x0, [sp, #56]
  406cf0:	ldr	x0, [sp, #56]
  406cf4:	lsl	x0, x0, #3
  406cf8:	ldr	x1, [sp, #32]
  406cfc:	add	x0, x1, x0
  406d00:	ldr	x0, [x0]
  406d04:	cmp	x0, #0x0
  406d08:	b.ne	406ca0 <ferror@plt+0x5240>  // b.any
  406d0c:	mov	x0, #0x0                   	// #0
  406d10:	ldp	x29, x30, [sp], #64
  406d14:	ret
  406d18:	sub	sp, sp, #0x10
  406d1c:	str	x0, [sp, #8]
  406d20:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406d24:	add	x0, x0, #0x3c0
  406d28:	ldr	x1, [sp, #8]
  406d2c:	str	x1, [x0]
  406d30:	nop
  406d34:	add	sp, sp, #0x10
  406d38:	ret
  406d3c:	sub	sp, sp, #0x10
  406d40:	strb	w0, [sp, #15]
  406d44:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406d48:	add	x0, x0, #0x3c8
  406d4c:	ldrb	w1, [sp, #15]
  406d50:	strb	w1, [x0]
  406d54:	nop
  406d58:	add	sp, sp, #0x10
  406d5c:	ret
  406d60:	stp	x29, x30, [sp, #-48]!
  406d64:	mov	x29, sp
  406d68:	str	x19, [sp, #16]
  406d6c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406d70:	add	x0, x0, #0x2a8
  406d74:	ldr	x0, [x0]
  406d78:	bl	40b368 <ferror@plt+0x9908>
  406d7c:	cmp	w0, #0x0
  406d80:	b.eq	406e38 <ferror@plt+0x53d8>  // b.none
  406d84:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406d88:	add	x0, x0, #0x3c8
  406d8c:	ldrb	w0, [x0]
  406d90:	eor	w0, w0, #0x1
  406d94:	and	w0, w0, #0xff
  406d98:	cmp	w0, #0x0
  406d9c:	b.ne	406db0 <ferror@plt+0x5350>  // b.any
  406da0:	bl	401a20 <__errno_location@plt>
  406da4:	ldr	w0, [x0]
  406da8:	cmp	w0, #0x20
  406dac:	b.eq	406e38 <ferror@plt+0x53d8>  // b.none
  406db0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406db4:	add	x0, x0, #0xc30
  406db8:	bl	401a30 <gettext@plt>
  406dbc:	str	x0, [sp, #40]
  406dc0:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406dc4:	add	x0, x0, #0x3c0
  406dc8:	ldr	x0, [x0]
  406dcc:	cmp	x0, #0x0
  406dd0:	b.eq	406e0c <ferror@plt+0x53ac>  // b.none
  406dd4:	bl	401a20 <__errno_location@plt>
  406dd8:	ldr	w19, [x0]
  406ddc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406de0:	add	x0, x0, #0x3c0
  406de4:	ldr	x0, [x0]
  406de8:	bl	40962c <ferror@plt+0x7bcc>
  406dec:	ldr	x4, [sp, #40]
  406df0:	mov	x3, x0
  406df4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406df8:	add	x2, x0, #0xc40
  406dfc:	mov	w1, w19
  406e00:	mov	w0, #0x0                   	// #0
  406e04:	bl	4016d0 <error@plt>
  406e08:	b	406e28 <ferror@plt+0x53c8>
  406e0c:	bl	401a20 <__errno_location@plt>
  406e10:	ldr	w1, [x0]
  406e14:	ldr	x3, [sp, #40]
  406e18:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  406e1c:	add	x2, x0, #0xc48
  406e20:	mov	w0, #0x0                   	// #0
  406e24:	bl	4016d0 <error@plt>
  406e28:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406e2c:	add	x0, x0, #0x228
  406e30:	ldr	w0, [x0]
  406e34:	bl	401690 <_exit@plt>
  406e38:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406e3c:	add	x0, x0, #0x290
  406e40:	ldr	x0, [x0]
  406e44:	bl	40b368 <ferror@plt+0x9908>
  406e48:	cmp	w0, #0x0
  406e4c:	b.eq	406e60 <ferror@plt+0x5400>  // b.none
  406e50:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  406e54:	add	x0, x0, #0x228
  406e58:	ldr	w0, [x0]
  406e5c:	bl	401690 <_exit@plt>
  406e60:	nop
  406e64:	ldr	x19, [sp, #16]
  406e68:	ldp	x29, x30, [sp], #48
  406e6c:	ret
  406e70:	stp	x29, x30, [sp, #-96]!
  406e74:	mov	x29, sp
  406e78:	str	x0, [sp, #40]
  406e7c:	str	x1, [sp, #32]
  406e80:	str	w2, [sp, #28]
  406e84:	str	w3, [sp, #24]
  406e88:	str	d0, [sp, #16]
  406e8c:	ldr	d0, [sp, #16]
  406e90:	str	d0, [sp, #80]
  406e94:	ldr	d0, [sp, #16]
  406e98:	fcmpe	d0, #0.0
  406e9c:	b.pl	406eac <ferror@plt+0x544c>  // b.nfrst
  406ea0:	ldr	d0, [sp, #16]
  406ea4:	fneg	d0, d0
  406ea8:	b	406eb0 <ferror@plt+0x5450>
  406eac:	ldr	d0, [sp, #16]
  406eb0:	str	d0, [sp, #72]
  406eb4:	add	x0, sp, #0x30
  406eb8:	str	x0, [sp, #64]
  406ebc:	ldr	x0, [sp, #64]
  406ec0:	add	x1, x0, #0x1
  406ec4:	str	x1, [sp, #64]
  406ec8:	mov	w1, #0x25                  	// #37
  406ecc:	strb	w1, [x0]
  406ed0:	ldr	x0, [sp, #64]
  406ed4:	mov	w1, #0x2d                  	// #45
  406ed8:	strb	w1, [x0]
  406edc:	ldr	w0, [sp, #28]
  406ee0:	and	w0, w0, #0x1
  406ee4:	cmp	w0, #0x0
  406ee8:	cset	w0, ne  // ne = any
  406eec:	and	w0, w0, #0xff
  406ef0:	and	x0, x0, #0xff
  406ef4:	ldr	x1, [sp, #64]
  406ef8:	add	x0, x1, x0
  406efc:	str	x0, [sp, #64]
  406f00:	ldr	x0, [sp, #64]
  406f04:	mov	w1, #0x2b                  	// #43
  406f08:	strb	w1, [x0]
  406f0c:	ldr	w0, [sp, #28]
  406f10:	and	w0, w0, #0x2
  406f14:	cmp	w0, #0x0
  406f18:	cset	w0, ne  // ne = any
  406f1c:	and	w0, w0, #0xff
  406f20:	and	x0, x0, #0xff
  406f24:	ldr	x1, [sp, #64]
  406f28:	add	x0, x1, x0
  406f2c:	str	x0, [sp, #64]
  406f30:	ldr	x0, [sp, #64]
  406f34:	mov	w1, #0x20                  	// #32
  406f38:	strb	w1, [x0]
  406f3c:	ldr	w0, [sp, #28]
  406f40:	and	w0, w0, #0x4
  406f44:	cmp	w0, #0x0
  406f48:	cset	w0, ne  // ne = any
  406f4c:	and	w0, w0, #0xff
  406f50:	and	x0, x0, #0xff
  406f54:	ldr	x1, [sp, #64]
  406f58:	add	x0, x1, x0
  406f5c:	str	x0, [sp, #64]
  406f60:	ldr	x0, [sp, #64]
  406f64:	mov	w1, #0x30                  	// #48
  406f68:	strb	w1, [x0]
  406f6c:	ldr	w0, [sp, #28]
  406f70:	and	w0, w0, #0x8
  406f74:	cmp	w0, #0x0
  406f78:	cset	w0, ne  // ne = any
  406f7c:	and	w0, w0, #0xff
  406f80:	and	x0, x0, #0xff
  406f84:	ldr	x1, [sp, #64]
  406f88:	add	x0, x1, x0
  406f8c:	str	x0, [sp, #64]
  406f90:	ldr	x0, [sp, #64]
  406f94:	add	x1, x0, #0x1
  406f98:	str	x1, [sp, #64]
  406f9c:	mov	w1, #0x2a                  	// #42
  406fa0:	strb	w1, [x0]
  406fa4:	ldr	x0, [sp, #64]
  406fa8:	add	x1, x0, #0x1
  406fac:	str	x1, [sp, #64]
  406fb0:	mov	w1, #0x2e                  	// #46
  406fb4:	strb	w1, [x0]
  406fb8:	ldr	x0, [sp, #64]
  406fbc:	add	x1, x0, #0x1
  406fc0:	str	x1, [sp, #64]
  406fc4:	mov	w1, #0x2a                  	// #42
  406fc8:	strb	w1, [x0]
  406fcc:	ldr	x0, [sp, #64]
  406fd0:	mov	w1, #0x4c                  	// #76
  406fd4:	strb	w1, [x0]
  406fd8:	ldr	w0, [sp, #28]
  406fdc:	and	w0, w0, #0x10
  406fe0:	cmp	w0, #0x0
  406fe4:	b.eq	406ff0 <ferror@plt+0x5590>  // b.none
  406fe8:	mov	w1, #0x47                  	// #71
  406fec:	b	406ff4 <ferror@plt+0x5594>
  406ff0:	mov	w1, #0x67                  	// #103
  406ff4:	ldr	x0, [sp, #64]
  406ff8:	add	x2, x0, #0x1
  406ffc:	str	x2, [sp, #64]
  407000:	strb	w1, [x0]
  407004:	ldr	x0, [sp, #64]
  407008:	strb	wzr, [x0]
  40700c:	ldr	d0, [sp, #72]
  407010:	mov	x0, #0x10000000000000      	// #4503599627370496
  407014:	fmov	d1, x0
  407018:	fcmpe	d0, d1
  40701c:	b.pl	407028 <ferror@plt+0x55c8>  // b.nfrst
  407020:	mov	w0, #0x1                   	// #1
  407024:	b	40702c <ferror@plt+0x55cc>
  407028:	mov	w0, #0xf                   	// #15
  40702c:	str	w0, [sp, #92]
  407030:	add	x0, sp, #0x30
  407034:	ldr	d0, [sp, #80]
  407038:	ldr	w4, [sp, #92]
  40703c:	ldr	w3, [sp, #24]
  407040:	mov	x2, x0
  407044:	ldr	x1, [sp, #32]
  407048:	ldr	x0, [sp, #40]
  40704c:	bl	401750 <snprintf@plt>
  407050:	str	w0, [sp, #60]
  407054:	ldr	w0, [sp, #60]
  407058:	cmp	w0, #0x0
  40705c:	b.lt	407098 <ferror@plt+0x5638>  // b.tstop
  407060:	ldr	w0, [sp, #92]
  407064:	cmp	w0, #0x10
  407068:	b.gt	407098 <ferror@plt+0x5638>
  40706c:	ldrsw	x0, [sp, #60]
  407070:	ldr	x1, [sp, #32]
  407074:	cmp	x1, x0
  407078:	b.ls	4070a0 <ferror@plt+0x5640>  // b.plast
  40707c:	mov	x1, #0x0                   	// #0
  407080:	ldr	x0, [sp, #40]
  407084:	bl	4016e0 <strtod@plt>
  407088:	fmov	d1, d0
  40708c:	ldr	d0, [sp, #16]
  407090:	fcmp	d0, d1
  407094:	b.ne	4070a0 <ferror@plt+0x5640>  // b.any
  407098:	ldr	w0, [sp, #60]
  40709c:	b	4070b0 <ferror@plt+0x5650>
  4070a0:	ldr	w0, [sp, #92]
  4070a4:	add	w0, w0, #0x1
  4070a8:	str	w0, [sp, #92]
  4070ac:	b	407030 <ferror@plt+0x55d0>
  4070b0:	ldp	x29, x30, [sp], #96
  4070b4:	ret
  4070b8:	stp	x29, x30, [sp, #-96]!
  4070bc:	mov	x29, sp
  4070c0:	str	x0, [sp, #40]
  4070c4:	str	x1, [sp, #32]
  4070c8:	str	w2, [sp, #28]
  4070cc:	str	w3, [sp, #24]
  4070d0:	str	s0, [sp, #20]
  4070d4:	ldr	s0, [sp, #20]
  4070d8:	fcvt	d0, s0
  4070dc:	str	d0, [sp, #80]
  4070e0:	ldr	s0, [sp, #20]
  4070e4:	fcmpe	s0, #0.0
  4070e8:	b.pl	4070f8 <ferror@plt+0x5698>  // b.nfrst
  4070ec:	ldr	s0, [sp, #20]
  4070f0:	fneg	s0, s0
  4070f4:	b	4070fc <ferror@plt+0x569c>
  4070f8:	ldr	s0, [sp, #20]
  4070fc:	str	s0, [sp, #76]
  407100:	add	x0, sp, #0x30
  407104:	str	x0, [sp, #64]
  407108:	ldr	x0, [sp, #64]
  40710c:	add	x1, x0, #0x1
  407110:	str	x1, [sp, #64]
  407114:	mov	w1, #0x25                  	// #37
  407118:	strb	w1, [x0]
  40711c:	ldr	x0, [sp, #64]
  407120:	mov	w1, #0x2d                  	// #45
  407124:	strb	w1, [x0]
  407128:	ldr	w0, [sp, #28]
  40712c:	and	w0, w0, #0x1
  407130:	cmp	w0, #0x0
  407134:	cset	w0, ne  // ne = any
  407138:	and	w0, w0, #0xff
  40713c:	and	x0, x0, #0xff
  407140:	ldr	x1, [sp, #64]
  407144:	add	x0, x1, x0
  407148:	str	x0, [sp, #64]
  40714c:	ldr	x0, [sp, #64]
  407150:	mov	w1, #0x2b                  	// #43
  407154:	strb	w1, [x0]
  407158:	ldr	w0, [sp, #28]
  40715c:	and	w0, w0, #0x2
  407160:	cmp	w0, #0x0
  407164:	cset	w0, ne  // ne = any
  407168:	and	w0, w0, #0xff
  40716c:	and	x0, x0, #0xff
  407170:	ldr	x1, [sp, #64]
  407174:	add	x0, x1, x0
  407178:	str	x0, [sp, #64]
  40717c:	ldr	x0, [sp, #64]
  407180:	mov	w1, #0x20                  	// #32
  407184:	strb	w1, [x0]
  407188:	ldr	w0, [sp, #28]
  40718c:	and	w0, w0, #0x4
  407190:	cmp	w0, #0x0
  407194:	cset	w0, ne  // ne = any
  407198:	and	w0, w0, #0xff
  40719c:	and	x0, x0, #0xff
  4071a0:	ldr	x1, [sp, #64]
  4071a4:	add	x0, x1, x0
  4071a8:	str	x0, [sp, #64]
  4071ac:	ldr	x0, [sp, #64]
  4071b0:	mov	w1, #0x30                  	// #48
  4071b4:	strb	w1, [x0]
  4071b8:	ldr	w0, [sp, #28]
  4071bc:	and	w0, w0, #0x8
  4071c0:	cmp	w0, #0x0
  4071c4:	cset	w0, ne  // ne = any
  4071c8:	and	w0, w0, #0xff
  4071cc:	and	x0, x0, #0xff
  4071d0:	ldr	x1, [sp, #64]
  4071d4:	add	x0, x1, x0
  4071d8:	str	x0, [sp, #64]
  4071dc:	ldr	x0, [sp, #64]
  4071e0:	add	x1, x0, #0x1
  4071e4:	str	x1, [sp, #64]
  4071e8:	mov	w1, #0x2a                  	// #42
  4071ec:	strb	w1, [x0]
  4071f0:	ldr	x0, [sp, #64]
  4071f4:	add	x1, x0, #0x1
  4071f8:	str	x1, [sp, #64]
  4071fc:	mov	w1, #0x2e                  	// #46
  407200:	strb	w1, [x0]
  407204:	ldr	x0, [sp, #64]
  407208:	add	x1, x0, #0x1
  40720c:	str	x1, [sp, #64]
  407210:	mov	w1, #0x2a                  	// #42
  407214:	strb	w1, [x0]
  407218:	ldr	x0, [sp, #64]
  40721c:	mov	w1, #0x4c                  	// #76
  407220:	strb	w1, [x0]
  407224:	ldr	w0, [sp, #28]
  407228:	and	w0, w0, #0x10
  40722c:	cmp	w0, #0x0
  407230:	b.eq	40723c <ferror@plt+0x57dc>  // b.none
  407234:	mov	w1, #0x47                  	// #71
  407238:	b	407240 <ferror@plt+0x57e0>
  40723c:	mov	w1, #0x67                  	// #103
  407240:	ldr	x0, [sp, #64]
  407244:	add	x2, x0, #0x1
  407248:	str	x2, [sp, #64]
  40724c:	strb	w1, [x0]
  407250:	ldr	x0, [sp, #64]
  407254:	strb	wzr, [x0]
  407258:	ldr	s1, [sp, #76]
  40725c:	movi	v0.2s, #0x80, lsl #16
  407260:	fcmpe	s1, s0
  407264:	b.pl	407270 <ferror@plt+0x5810>  // b.nfrst
  407268:	mov	w0, #0x1                   	// #1
  40726c:	b	407274 <ferror@plt+0x5814>
  407270:	mov	w0, #0x6                   	// #6
  407274:	str	w0, [sp, #92]
  407278:	add	x0, sp, #0x30
  40727c:	ldr	d0, [sp, #80]
  407280:	ldr	w4, [sp, #92]
  407284:	ldr	w3, [sp, #24]
  407288:	mov	x2, x0
  40728c:	ldr	x1, [sp, #32]
  407290:	ldr	x0, [sp, #40]
  407294:	bl	401750 <snprintf@plt>
  407298:	str	w0, [sp, #60]
  40729c:	ldr	w0, [sp, #60]
  4072a0:	cmp	w0, #0x0
  4072a4:	b.lt	4072e0 <ferror@plt+0x5880>  // b.tstop
  4072a8:	ldr	w0, [sp, #92]
  4072ac:	cmp	w0, #0x8
  4072b0:	b.gt	4072e0 <ferror@plt+0x5880>
  4072b4:	ldrsw	x0, [sp, #60]
  4072b8:	ldr	x1, [sp, #32]
  4072bc:	cmp	x1, x0
  4072c0:	b.ls	4072e8 <ferror@plt+0x5888>  // b.plast
  4072c4:	mov	x1, #0x0                   	// #0
  4072c8:	ldr	x0, [sp, #40]
  4072cc:	bl	401920 <strtof@plt>
  4072d0:	fmov	s1, s0
  4072d4:	ldr	s0, [sp, #20]
  4072d8:	fcmp	s0, s1
  4072dc:	b.ne	4072e8 <ferror@plt+0x5888>  // b.any
  4072e0:	ldr	w0, [sp, #60]
  4072e4:	b	4072f8 <ferror@plt+0x5898>
  4072e8:	ldr	w0, [sp, #92]
  4072ec:	add	w0, w0, #0x1
  4072f0:	str	w0, [sp, #92]
  4072f4:	b	407278 <ferror@plt+0x5818>
  4072f8:	ldp	x29, x30, [sp], #96
  4072fc:	ret
  407300:	stp	x29, x30, [sp, #-160]!
  407304:	mov	x29, sp
  407308:	stp	x20, x21, [sp, #16]
  40730c:	str	x0, [sp, #72]
  407310:	str	x1, [sp, #64]
  407314:	str	w2, [sp, #60]
  407318:	str	w3, [sp, #56]
  40731c:	str	q0, [sp, #32]
  407320:	ldr	q0, [sp, #32]
  407324:	str	q0, [sp, #128]
  407328:	movi	v1.2d, #0x0
  40732c:	ldr	q0, [sp, #32]
  407330:	bl	40bab8 <ferror@plt+0xa058>
  407334:	cmp	w0, #0x0
  407338:	b.ge	40734c <ferror@plt+0x58ec>  // b.tcont
  40733c:	ldr	x20, [sp, #32]
  407340:	ldr	x0, [sp, #40]
  407344:	eor	x21, x0, #0x8000000000000000
  407348:	b	407350 <ferror@plt+0x58f0>
  40734c:	ldp	x20, x21, [sp, #32]
  407350:	stp	x20, x21, [sp, #112]
  407354:	add	x0, sp, #0x58
  407358:	str	x0, [sp, #104]
  40735c:	ldr	x0, [sp, #104]
  407360:	add	x1, x0, #0x1
  407364:	str	x1, [sp, #104]
  407368:	mov	w1, #0x25                  	// #37
  40736c:	strb	w1, [x0]
  407370:	ldr	x0, [sp, #104]
  407374:	mov	w1, #0x2d                  	// #45
  407378:	strb	w1, [x0]
  40737c:	ldr	w0, [sp, #60]
  407380:	and	w0, w0, #0x1
  407384:	cmp	w0, #0x0
  407388:	cset	w0, ne  // ne = any
  40738c:	and	w0, w0, #0xff
  407390:	and	x0, x0, #0xff
  407394:	ldr	x1, [sp, #104]
  407398:	add	x0, x1, x0
  40739c:	str	x0, [sp, #104]
  4073a0:	ldr	x0, [sp, #104]
  4073a4:	mov	w1, #0x2b                  	// #43
  4073a8:	strb	w1, [x0]
  4073ac:	ldr	w0, [sp, #60]
  4073b0:	and	w0, w0, #0x2
  4073b4:	cmp	w0, #0x0
  4073b8:	cset	w0, ne  // ne = any
  4073bc:	and	w0, w0, #0xff
  4073c0:	and	x0, x0, #0xff
  4073c4:	ldr	x1, [sp, #104]
  4073c8:	add	x0, x1, x0
  4073cc:	str	x0, [sp, #104]
  4073d0:	ldr	x0, [sp, #104]
  4073d4:	mov	w1, #0x20                  	// #32
  4073d8:	strb	w1, [x0]
  4073dc:	ldr	w0, [sp, #60]
  4073e0:	and	w0, w0, #0x4
  4073e4:	cmp	w0, #0x0
  4073e8:	cset	w0, ne  // ne = any
  4073ec:	and	w0, w0, #0xff
  4073f0:	and	x0, x0, #0xff
  4073f4:	ldr	x1, [sp, #104]
  4073f8:	add	x0, x1, x0
  4073fc:	str	x0, [sp, #104]
  407400:	ldr	x0, [sp, #104]
  407404:	mov	w1, #0x30                  	// #48
  407408:	strb	w1, [x0]
  40740c:	ldr	w0, [sp, #60]
  407410:	and	w0, w0, #0x8
  407414:	cmp	w0, #0x0
  407418:	cset	w0, ne  // ne = any
  40741c:	and	w0, w0, #0xff
  407420:	and	x0, x0, #0xff
  407424:	ldr	x1, [sp, #104]
  407428:	add	x0, x1, x0
  40742c:	str	x0, [sp, #104]
  407430:	ldr	x0, [sp, #104]
  407434:	add	x1, x0, #0x1
  407438:	str	x1, [sp, #104]
  40743c:	mov	w1, #0x2a                  	// #42
  407440:	strb	w1, [x0]
  407444:	ldr	x0, [sp, #104]
  407448:	add	x1, x0, #0x1
  40744c:	str	x1, [sp, #104]
  407450:	mov	w1, #0x2e                  	// #46
  407454:	strb	w1, [x0]
  407458:	ldr	x0, [sp, #104]
  40745c:	add	x1, x0, #0x1
  407460:	str	x1, [sp, #104]
  407464:	mov	w1, #0x2a                  	// #42
  407468:	strb	w1, [x0]
  40746c:	ldr	x0, [sp, #104]
  407470:	mov	w1, #0x4c                  	// #76
  407474:	strb	w1, [x0]
  407478:	ldr	x0, [sp, #104]
  40747c:	add	x0, x0, #0x1
  407480:	str	x0, [sp, #104]
  407484:	ldr	w0, [sp, #60]
  407488:	and	w0, w0, #0x10
  40748c:	cmp	w0, #0x0
  407490:	b.eq	40749c <ferror@plt+0x5a3c>  // b.none
  407494:	mov	w1, #0x47                  	// #71
  407498:	b	4074a0 <ferror@plt+0x5a40>
  40749c:	mov	w1, #0x67                  	// #103
  4074a0:	ldr	x0, [sp, #104]
  4074a4:	add	x2, x0, #0x1
  4074a8:	str	x2, [sp, #104]
  4074ac:	strb	w1, [x0]
  4074b0:	ldr	x0, [sp, #104]
  4074b4:	strb	wzr, [x0]
  4074b8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4074bc:	add	x0, x0, #0xc50
  4074c0:	ldr	q1, [x0]
  4074c4:	ldr	q0, [sp, #112]
  4074c8:	bl	40bab8 <ferror@plt+0xa058>
  4074cc:	cmp	w0, #0x0
  4074d0:	b.ge	4074dc <ferror@plt+0x5a7c>  // b.tcont
  4074d4:	mov	w0, #0x1                   	// #1
  4074d8:	b	4074e0 <ferror@plt+0x5a80>
  4074dc:	mov	w0, #0x21                  	// #33
  4074e0:	str	w0, [sp, #156]
  4074e4:	add	x0, sp, #0x58
  4074e8:	ldr	q0, [sp, #128]
  4074ec:	ldr	w4, [sp, #156]
  4074f0:	ldr	w3, [sp, #56]
  4074f4:	mov	x2, x0
  4074f8:	ldr	x1, [sp, #64]
  4074fc:	ldr	x0, [sp, #72]
  407500:	bl	401750 <snprintf@plt>
  407504:	str	w0, [sp, #100]
  407508:	ldr	w0, [sp, #100]
  40750c:	cmp	w0, #0x0
  407510:	b.lt	407550 <ferror@plt+0x5af0>  // b.tstop
  407514:	ldr	w0, [sp, #156]
  407518:	cmp	w0, #0x23
  40751c:	b.gt	407550 <ferror@plt+0x5af0>
  407520:	ldrsw	x0, [sp, #100]
  407524:	ldr	x1, [sp, #64]
  407528:	cmp	x1, x0
  40752c:	b.ls	407558 <ferror@plt+0x5af8>  // b.plast
  407530:	mov	x1, #0x0                   	// #0
  407534:	ldr	x0, [sp, #72]
  407538:	bl	401930 <strtold@plt>
  40753c:	mov	v1.16b, v0.16b
  407540:	ldr	q0, [sp, #32]
  407544:	bl	40b880 <ferror@plt+0x9e20>
  407548:	cmp	w0, #0x0
  40754c:	b.ne	407558 <ferror@plt+0x5af8>  // b.any
  407550:	ldr	w0, [sp, #100]
  407554:	b	407568 <ferror@plt+0x5b08>
  407558:	ldr	w0, [sp, #156]
  40755c:	add	w0, w0, #0x1
  407560:	str	w0, [sp, #156]
  407564:	b	4074e4 <ferror@plt+0x5a84>
  407568:	ldp	x20, x21, [sp, #16]
  40756c:	ldp	x29, x30, [sp], #160
  407570:	ret
  407574:	stp	x29, x30, [sp, #-48]!
  407578:	mov	x29, sp
  40757c:	str	x0, [sp, #24]
  407580:	ldr	x0, [sp, #24]
  407584:	cmp	x0, #0x0
  407588:	b.ne	4075b4 <ferror@plt+0x5b54>  // b.any
  40758c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  407590:	add	x0, x0, #0x290
  407594:	ldr	x0, [x0]
  407598:	mov	x3, x0
  40759c:	mov	x2, #0x37                  	// #55
  4075a0:	mov	x1, #0x1                   	// #1
  4075a4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4075a8:	add	x0, x0, #0xc60
  4075ac:	bl	401980 <fwrite@plt>
  4075b0:	bl	401880 <abort@plt>
  4075b4:	mov	w1, #0x2f                  	// #47
  4075b8:	ldr	x0, [sp, #24]
  4075bc:	bl	401850 <strrchr@plt>
  4075c0:	str	x0, [sp, #40]
  4075c4:	ldr	x0, [sp, #40]
  4075c8:	cmp	x0, #0x0
  4075cc:	b.eq	4075dc <ferror@plt+0x5b7c>  // b.none
  4075d0:	ldr	x0, [sp, #40]
  4075d4:	add	x0, x0, #0x1
  4075d8:	b	4075e0 <ferror@plt+0x5b80>
  4075dc:	ldr	x0, [sp, #24]
  4075e0:	str	x0, [sp, #32]
  4075e4:	ldr	x1, [sp, #32]
  4075e8:	ldr	x0, [sp, #24]
  4075ec:	sub	x0, x1, x0
  4075f0:	cmp	x0, #0x6
  4075f4:	b.le	40765c <ferror@plt+0x5bfc>
  4075f8:	ldr	x0, [sp, #32]
  4075fc:	sub	x3, x0, #0x7
  407600:	mov	x2, #0x7                   	// #7
  407604:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  407608:	add	x1, x0, #0xc98
  40760c:	mov	x0, x3
  407610:	bl	4017d0 <strncmp@plt>
  407614:	cmp	w0, #0x0
  407618:	b.ne	40765c <ferror@plt+0x5bfc>  // b.any
  40761c:	ldr	x0, [sp, #32]
  407620:	str	x0, [sp, #24]
  407624:	mov	x2, #0x3                   	// #3
  407628:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40762c:	add	x1, x0, #0xca0
  407630:	ldr	x0, [sp, #32]
  407634:	bl	4017d0 <strncmp@plt>
  407638:	cmp	w0, #0x0
  40763c:	b.ne	40765c <ferror@plt+0x5bfc>  // b.any
  407640:	ldr	x0, [sp, #32]
  407644:	add	x0, x0, #0x3
  407648:	str	x0, [sp, #24]
  40764c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  407650:	add	x0, x0, #0x2b8
  407654:	ldr	x1, [sp, #24]
  407658:	str	x1, [x0]
  40765c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  407660:	add	x0, x0, #0x3d0
  407664:	ldr	x1, [sp, #24]
  407668:	str	x1, [x0]
  40766c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  407670:	add	x0, x0, #0x288
  407674:	ldr	x1, [sp, #24]
  407678:	str	x1, [x0]
  40767c:	nop
  407680:	ldp	x29, x30, [sp], #48
  407684:	ret
  407688:	stp	x29, x30, [sp, #-48]!
  40768c:	mov	x29, sp
  407690:	str	x0, [sp, #24]
  407694:	bl	401a20 <__errno_location@plt>
  407698:	ldr	w0, [x0]
  40769c:	str	w0, [sp, #44]
  4076a0:	ldr	x0, [sp, #24]
  4076a4:	cmp	x0, #0x0
  4076a8:	b.eq	4076b4 <ferror@plt+0x5c54>  // b.none
  4076ac:	ldr	x0, [sp, #24]
  4076b0:	b	4076bc <ferror@plt+0x5c5c>
  4076b4:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4076b8:	add	x0, x0, #0x3d8
  4076bc:	mov	x1, #0x38                  	// #56
  4076c0:	bl	40a4bc <ferror@plt+0x8a5c>
  4076c4:	str	x0, [sp, #32]
  4076c8:	bl	401a20 <__errno_location@plt>
  4076cc:	mov	x1, x0
  4076d0:	ldr	w0, [sp, #44]
  4076d4:	str	w0, [x1]
  4076d8:	ldr	x0, [sp, #32]
  4076dc:	ldp	x29, x30, [sp], #48
  4076e0:	ret
  4076e4:	sub	sp, sp, #0x10
  4076e8:	str	x0, [sp, #8]
  4076ec:	ldr	x0, [sp, #8]
  4076f0:	cmp	x0, #0x0
  4076f4:	b.eq	407700 <ferror@plt+0x5ca0>  // b.none
  4076f8:	ldr	x0, [sp, #8]
  4076fc:	b	407708 <ferror@plt+0x5ca8>
  407700:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  407704:	add	x0, x0, #0x3d8
  407708:	ldr	w0, [x0]
  40770c:	add	sp, sp, #0x10
  407710:	ret
  407714:	sub	sp, sp, #0x10
  407718:	str	x0, [sp, #8]
  40771c:	str	w1, [sp, #4]
  407720:	ldr	x0, [sp, #8]
  407724:	cmp	x0, #0x0
  407728:	b.eq	407734 <ferror@plt+0x5cd4>  // b.none
  40772c:	ldr	x0, [sp, #8]
  407730:	b	40773c <ferror@plt+0x5cdc>
  407734:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  407738:	add	x0, x0, #0x3d8
  40773c:	ldr	w1, [sp, #4]
  407740:	str	w1, [x0]
  407744:	nop
  407748:	add	sp, sp, #0x10
  40774c:	ret
  407750:	sub	sp, sp, #0x30
  407754:	str	x0, [sp, #8]
  407758:	strb	w1, [sp, #7]
  40775c:	str	w2, [sp]
  407760:	ldrb	w0, [sp, #7]
  407764:	strb	w0, [sp, #47]
  407768:	ldr	x0, [sp, #8]
  40776c:	cmp	x0, #0x0
  407770:	b.eq	40777c <ferror@plt+0x5d1c>  // b.none
  407774:	ldr	x0, [sp, #8]
  407778:	b	407784 <ferror@plt+0x5d24>
  40777c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  407780:	add	x0, x0, #0x3d8
  407784:	add	x1, x0, #0x8
  407788:	ldrb	w0, [sp, #47]
  40778c:	lsr	w0, w0, #5
  407790:	and	w0, w0, #0xff
  407794:	and	x0, x0, #0xff
  407798:	lsl	x0, x0, #2
  40779c:	add	x0, x1, x0
  4077a0:	str	x0, [sp, #32]
  4077a4:	ldrb	w0, [sp, #47]
  4077a8:	and	w0, w0, #0x1f
  4077ac:	str	w0, [sp, #28]
  4077b0:	ldr	x0, [sp, #32]
  4077b4:	ldr	w1, [x0]
  4077b8:	ldr	w0, [sp, #28]
  4077bc:	lsr	w0, w1, w0
  4077c0:	and	w0, w0, #0x1
  4077c4:	str	w0, [sp, #24]
  4077c8:	ldr	x0, [sp, #32]
  4077cc:	ldr	w0, [x0]
  4077d0:	ldr	w1, [sp]
  4077d4:	and	w2, w1, #0x1
  4077d8:	ldr	w1, [sp, #24]
  4077dc:	eor	w2, w2, w1
  4077e0:	ldr	w1, [sp, #28]
  4077e4:	lsl	w1, w2, w1
  4077e8:	eor	w1, w0, w1
  4077ec:	ldr	x0, [sp, #32]
  4077f0:	str	w1, [x0]
  4077f4:	ldr	w0, [sp, #24]
  4077f8:	add	sp, sp, #0x30
  4077fc:	ret
  407800:	sub	sp, sp, #0x20
  407804:	str	x0, [sp, #8]
  407808:	str	w1, [sp, #4]
  40780c:	ldr	x0, [sp, #8]
  407810:	cmp	x0, #0x0
  407814:	b.ne	407824 <ferror@plt+0x5dc4>  // b.any
  407818:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40781c:	add	x0, x0, #0x3d8
  407820:	str	x0, [sp, #8]
  407824:	ldr	x0, [sp, #8]
  407828:	ldr	w0, [x0, #4]
  40782c:	str	w0, [sp, #28]
  407830:	ldr	x0, [sp, #8]
  407834:	ldr	w1, [sp, #4]
  407838:	str	w1, [x0, #4]
  40783c:	ldr	w0, [sp, #28]
  407840:	add	sp, sp, #0x20
  407844:	ret
  407848:	stp	x29, x30, [sp, #-48]!
  40784c:	mov	x29, sp
  407850:	str	x0, [sp, #40]
  407854:	str	x1, [sp, #32]
  407858:	str	x2, [sp, #24]
  40785c:	ldr	x0, [sp, #40]
  407860:	cmp	x0, #0x0
  407864:	b.ne	407874 <ferror@plt+0x5e14>  // b.any
  407868:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40786c:	add	x0, x0, #0x3d8
  407870:	str	x0, [sp, #40]
  407874:	ldr	x0, [sp, #40]
  407878:	mov	w1, #0xa                   	// #10
  40787c:	str	w1, [x0]
  407880:	ldr	x0, [sp, #32]
  407884:	cmp	x0, #0x0
  407888:	b.eq	407898 <ferror@plt+0x5e38>  // b.none
  40788c:	ldr	x0, [sp, #24]
  407890:	cmp	x0, #0x0
  407894:	b.ne	40789c <ferror@plt+0x5e3c>  // b.any
  407898:	bl	401880 <abort@plt>
  40789c:	ldr	x0, [sp, #40]
  4078a0:	ldr	x1, [sp, #32]
  4078a4:	str	x1, [x0, #40]
  4078a8:	ldr	x0, [sp, #40]
  4078ac:	ldr	x1, [sp, #24]
  4078b0:	str	x1, [x0, #48]
  4078b4:	nop
  4078b8:	ldp	x29, x30, [sp], #48
  4078bc:	ret
  4078c0:	stp	x29, x30, [sp, #-96]!
  4078c4:	mov	x29, sp
  4078c8:	mov	x1, x8
  4078cc:	str	w0, [sp, #28]
  4078d0:	stp	xzr, xzr, [sp, #40]
  4078d4:	stp	xzr, xzr, [sp, #56]
  4078d8:	stp	xzr, xzr, [sp, #72]
  4078dc:	str	xzr, [sp, #88]
  4078e0:	ldr	w0, [sp, #28]
  4078e4:	cmp	w0, #0xa
  4078e8:	b.ne	4078f0 <ferror@plt+0x5e90>  // b.any
  4078ec:	bl	401880 <abort@plt>
  4078f0:	ldr	w0, [sp, #28]
  4078f4:	str	w0, [sp, #40]
  4078f8:	add	x0, sp, #0x28
  4078fc:	ldp	x2, x3, [x0]
  407900:	stp	x2, x3, [x1]
  407904:	ldp	x2, x3, [x0, #16]
  407908:	stp	x2, x3, [x1, #16]
  40790c:	ldp	x2, x3, [x0, #32]
  407910:	stp	x2, x3, [x1, #32]
  407914:	ldr	x0, [x0, #48]
  407918:	str	x0, [x1, #48]
  40791c:	ldp	x29, x30, [sp], #96
  407920:	ret
  407924:	stp	x29, x30, [sp, #-48]!
  407928:	mov	x29, sp
  40792c:	str	x0, [sp, #24]
  407930:	str	w1, [sp, #20]
  407934:	ldr	x0, [sp, #24]
  407938:	bl	401a30 <gettext@plt>
  40793c:	str	x0, [sp, #40]
  407940:	ldr	x1, [sp, #40]
  407944:	ldr	x0, [sp, #24]
  407948:	cmp	x1, x0
  40794c:	b.eq	407958 <ferror@plt+0x5ef8>  // b.none
  407950:	ldr	x0, [sp, #40]
  407954:	b	407a00 <ferror@plt+0x5fa0>
  407958:	bl	40b484 <ferror@plt+0x9a24>
  40795c:	str	x0, [sp, #32]
  407960:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  407964:	add	x1, x0, #0xd98
  407968:	ldr	x0, [sp, #32]
  40796c:	bl	40b2e0 <ferror@plt+0x9880>
  407970:	cmp	w0, #0x0
  407974:	b.ne	4079a0 <ferror@plt+0x5f40>  // b.any
  407978:	ldr	x0, [sp, #24]
  40797c:	ldrb	w0, [x0]
  407980:	cmp	w0, #0x60
  407984:	b.ne	407994 <ferror@plt+0x5f34>  // b.any
  407988:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40798c:	add	x0, x0, #0xda0
  407990:	b	407a00 <ferror@plt+0x5fa0>
  407994:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  407998:	add	x0, x0, #0xda8
  40799c:	b	407a00 <ferror@plt+0x5fa0>
  4079a0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4079a4:	add	x1, x0, #0xdb0
  4079a8:	ldr	x0, [sp, #32]
  4079ac:	bl	40b2e0 <ferror@plt+0x9880>
  4079b0:	cmp	w0, #0x0
  4079b4:	b.ne	4079e0 <ferror@plt+0x5f80>  // b.any
  4079b8:	ldr	x0, [sp, #24]
  4079bc:	ldrb	w0, [x0]
  4079c0:	cmp	w0, #0x60
  4079c4:	b.ne	4079d4 <ferror@plt+0x5f74>  // b.any
  4079c8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4079cc:	add	x0, x0, #0xdb8
  4079d0:	b	407a00 <ferror@plt+0x5fa0>
  4079d4:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4079d8:	add	x0, x0, #0xdc0
  4079dc:	b	407a00 <ferror@plt+0x5fa0>
  4079e0:	ldr	w0, [sp, #20]
  4079e4:	cmp	w0, #0x9
  4079e8:	b.ne	4079f8 <ferror@plt+0x5f98>  // b.any
  4079ec:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4079f0:	add	x0, x0, #0xdc8
  4079f4:	b	407a00 <ferror@plt+0x5fa0>
  4079f8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4079fc:	add	x0, x0, #0xdd0
  407a00:	ldp	x29, x30, [sp], #48
  407a04:	ret
  407a08:	sub	sp, sp, #0xf0
  407a0c:	stp	x29, x30, [sp, #16]
  407a10:	add	x29, sp, #0x10
  407a14:	str	x19, [sp, #32]
  407a18:	str	x0, [sp, #104]
  407a1c:	str	x1, [sp, #96]
  407a20:	str	x2, [sp, #88]
  407a24:	str	x3, [sp, #80]
  407a28:	str	w4, [sp, #76]
  407a2c:	str	w5, [sp, #72]
  407a30:	str	x6, [sp, #64]
  407a34:	str	x7, [sp, #56]
  407a38:	str	xzr, [sp, #224]
  407a3c:	str	xzr, [sp, #216]
  407a40:	str	xzr, [sp, #208]
  407a44:	str	xzr, [sp, #200]
  407a48:	strb	wzr, [sp, #199]
  407a4c:	bl	401950 <__ctype_get_mb_cur_max@plt>
  407a50:	cmp	x0, #0x1
  407a54:	cset	w0, eq  // eq = none
  407a58:	strb	w0, [sp, #159]
  407a5c:	ldr	w0, [sp, #72]
  407a60:	and	w0, w0, #0x2
  407a64:	cmp	w0, #0x0
  407a68:	cset	w0, ne  // ne = any
  407a6c:	strb	w0, [sp, #198]
  407a70:	strb	wzr, [sp, #197]
  407a74:	strb	wzr, [sp, #196]
  407a78:	mov	w0, #0x1                   	// #1
  407a7c:	strb	w0, [sp, #195]
  407a80:	ldr	w0, [sp, #76]
  407a84:	cmp	w0, #0xa
  407a88:	b.hi	407d24 <ferror@plt+0x62c4>  // b.pmore
  407a8c:	ldr	w0, [sp, #76]
  407a90:	cmp	w0, #0x8
  407a94:	b.cs	407bc8 <ferror@plt+0x6168>  // b.hs, b.nlast
  407a98:	ldr	w0, [sp, #76]
  407a9c:	cmp	w0, #0x7
  407aa0:	b.eq	407bb8 <ferror@plt+0x6158>  // b.none
  407aa4:	ldr	w0, [sp, #76]
  407aa8:	cmp	w0, #0x7
  407aac:	b.hi	407d24 <ferror@plt+0x62c4>  // b.pmore
  407ab0:	ldr	w0, [sp, #76]
  407ab4:	cmp	w0, #0x6
  407ab8:	b.eq	407b44 <ferror@plt+0x60e4>  // b.none
  407abc:	ldr	w0, [sp, #76]
  407ac0:	cmp	w0, #0x6
  407ac4:	b.hi	407d24 <ferror@plt+0x62c4>  // b.pmore
  407ac8:	ldr	w0, [sp, #76]
  407acc:	cmp	w0, #0x5
  407ad0:	b.eq	407b54 <ferror@plt+0x60f4>  // b.none
  407ad4:	ldr	w0, [sp, #76]
  407ad8:	cmp	w0, #0x5
  407adc:	b.hi	407d24 <ferror@plt+0x62c4>  // b.pmore
  407ae0:	ldr	w0, [sp, #76]
  407ae4:	cmp	w0, #0x4
  407ae8:	b.eq	407c9c <ferror@plt+0x623c>  // b.none
  407aec:	ldr	w0, [sp, #76]
  407af0:	cmp	w0, #0x4
  407af4:	b.hi	407d24 <ferror@plt+0x62c4>  // b.pmore
  407af8:	ldr	w0, [sp, #76]
  407afc:	cmp	w0, #0x3
  407b00:	b.eq	407c8c <ferror@plt+0x622c>  // b.none
  407b04:	ldr	w0, [sp, #76]
  407b08:	cmp	w0, #0x3
  407b0c:	b.hi	407d24 <ferror@plt+0x62c4>  // b.pmore
  407b10:	ldr	w0, [sp, #76]
  407b14:	cmp	w0, #0x2
  407b18:	b.eq	407cb8 <ferror@plt+0x6258>  // b.none
  407b1c:	ldr	w0, [sp, #76]
  407b20:	cmp	w0, #0x2
  407b24:	b.hi	407d24 <ferror@plt+0x62c4>  // b.pmore
  407b28:	ldr	w0, [sp, #76]
  407b2c:	cmp	w0, #0x0
  407b30:	b.eq	407d1c <ferror@plt+0x62bc>  // b.none
  407b34:	ldr	w0, [sp, #76]
  407b38:	cmp	w0, #0x1
  407b3c:	b.eq	407c94 <ferror@plt+0x6234>  // b.none
  407b40:	b	407d24 <ferror@plt+0x62c4>
  407b44:	mov	w0, #0x5                   	// #5
  407b48:	str	w0, [sp, #76]
  407b4c:	mov	w0, #0x1                   	// #1
  407b50:	strb	w0, [sp, #198]
  407b54:	ldrb	w0, [sp, #198]
  407b58:	eor	w0, w0, #0x1
  407b5c:	and	w0, w0, #0xff
  407b60:	cmp	w0, #0x0
  407b64:	b.eq	407b98 <ferror@plt+0x6138>  // b.none
  407b68:	ldr	x1, [sp, #224]
  407b6c:	ldr	x0, [sp, #96]
  407b70:	cmp	x1, x0
  407b74:	b.cs	407b8c <ferror@plt+0x612c>  // b.hs, b.nlast
  407b78:	ldr	x1, [sp, #104]
  407b7c:	ldr	x0, [sp, #224]
  407b80:	add	x0, x1, x0
  407b84:	mov	w1, #0x22                  	// #34
  407b88:	strb	w1, [x0]
  407b8c:	ldr	x0, [sp, #224]
  407b90:	add	x0, x0, #0x1
  407b94:	str	x0, [sp, #224]
  407b98:	mov	w0, #0x1                   	// #1
  407b9c:	strb	w0, [sp, #199]
  407ba0:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  407ba4:	add	x0, x0, #0xdc8
  407ba8:	str	x0, [sp, #208]
  407bac:	mov	x0, #0x1                   	// #1
  407bb0:	str	x0, [sp, #200]
  407bb4:	b	407d28 <ferror@plt+0x62c8>
  407bb8:	mov	w0, #0x1                   	// #1
  407bbc:	strb	w0, [sp, #199]
  407bc0:	strb	wzr, [sp, #198]
  407bc4:	b	407d28 <ferror@plt+0x62c8>
  407bc8:	ldr	w0, [sp, #76]
  407bcc:	cmp	w0, #0xa
  407bd0:	b.eq	407bfc <ferror@plt+0x619c>  // b.none
  407bd4:	ldr	w1, [sp, #76]
  407bd8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  407bdc:	add	x0, x0, #0xdd8
  407be0:	bl	407924 <ferror@plt+0x5ec4>
  407be4:	str	x0, [sp, #56]
  407be8:	ldr	w1, [sp, #76]
  407bec:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  407bf0:	add	x0, x0, #0xdd0
  407bf4:	bl	407924 <ferror@plt+0x5ec4>
  407bf8:	str	x0, [sp, #240]
  407bfc:	ldrb	w0, [sp, #198]
  407c00:	eor	w0, w0, #0x1
  407c04:	and	w0, w0, #0xff
  407c08:	cmp	w0, #0x0
  407c0c:	b.eq	407c6c <ferror@plt+0x620c>  // b.none
  407c10:	ldr	x0, [sp, #56]
  407c14:	str	x0, [sp, #208]
  407c18:	b	407c5c <ferror@plt+0x61fc>
  407c1c:	ldr	x1, [sp, #224]
  407c20:	ldr	x0, [sp, #96]
  407c24:	cmp	x1, x0
  407c28:	b.cs	407c44 <ferror@plt+0x61e4>  // b.hs, b.nlast
  407c2c:	ldr	x1, [sp, #104]
  407c30:	ldr	x0, [sp, #224]
  407c34:	add	x0, x1, x0
  407c38:	ldr	x1, [sp, #208]
  407c3c:	ldrb	w1, [x1]
  407c40:	strb	w1, [x0]
  407c44:	ldr	x0, [sp, #224]
  407c48:	add	x0, x0, #0x1
  407c4c:	str	x0, [sp, #224]
  407c50:	ldr	x0, [sp, #208]
  407c54:	add	x0, x0, #0x1
  407c58:	str	x0, [sp, #208]
  407c5c:	ldr	x0, [sp, #208]
  407c60:	ldrb	w0, [x0]
  407c64:	cmp	w0, #0x0
  407c68:	b.ne	407c1c <ferror@plt+0x61bc>  // b.any
  407c6c:	mov	w0, #0x1                   	// #1
  407c70:	strb	w0, [sp, #199]
  407c74:	ldr	x0, [sp, #240]
  407c78:	str	x0, [sp, #208]
  407c7c:	ldr	x0, [sp, #208]
  407c80:	bl	4016b0 <strlen@plt>
  407c84:	str	x0, [sp, #200]
  407c88:	b	407d28 <ferror@plt+0x62c8>
  407c8c:	mov	w0, #0x1                   	// #1
  407c90:	strb	w0, [sp, #199]
  407c94:	mov	w0, #0x1                   	// #1
  407c98:	strb	w0, [sp, #198]
  407c9c:	ldrb	w0, [sp, #198]
  407ca0:	eor	w0, w0, #0x1
  407ca4:	and	w0, w0, #0xff
  407ca8:	cmp	w0, #0x0
  407cac:	b.eq	407cb8 <ferror@plt+0x6258>  // b.none
  407cb0:	mov	w0, #0x1                   	// #1
  407cb4:	strb	w0, [sp, #199]
  407cb8:	mov	w0, #0x2                   	// #2
  407cbc:	str	w0, [sp, #76]
  407cc0:	ldrb	w0, [sp, #198]
  407cc4:	eor	w0, w0, #0x1
  407cc8:	and	w0, w0, #0xff
  407ccc:	cmp	w0, #0x0
  407cd0:	b.eq	407d04 <ferror@plt+0x62a4>  // b.none
  407cd4:	ldr	x1, [sp, #224]
  407cd8:	ldr	x0, [sp, #96]
  407cdc:	cmp	x1, x0
  407ce0:	b.cs	407cf8 <ferror@plt+0x6298>  // b.hs, b.nlast
  407ce4:	ldr	x1, [sp, #104]
  407ce8:	ldr	x0, [sp, #224]
  407cec:	add	x0, x1, x0
  407cf0:	mov	w1, #0x27                  	// #39
  407cf4:	strb	w1, [x0]
  407cf8:	ldr	x0, [sp, #224]
  407cfc:	add	x0, x0, #0x1
  407d00:	str	x0, [sp, #224]
  407d04:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  407d08:	add	x0, x0, #0xdd0
  407d0c:	str	x0, [sp, #208]
  407d10:	mov	x0, #0x1                   	// #1
  407d14:	str	x0, [sp, #200]
  407d18:	b	407d28 <ferror@plt+0x62c8>
  407d1c:	strb	wzr, [sp, #198]
  407d20:	b	407d28 <ferror@plt+0x62c8>
  407d24:	bl	401880 <abort@plt>
  407d28:	str	xzr, [sp, #232]
  407d2c:	b	408be4 <ferror@plt+0x7184>
  407d30:	strb	wzr, [sp, #192]
  407d34:	strb	wzr, [sp, #191]
  407d38:	strb	wzr, [sp, #190]
  407d3c:	ldrb	w0, [sp, #199]
  407d40:	cmp	w0, #0x0
  407d44:	b.eq	407dd8 <ferror@plt+0x6378>  // b.none
  407d48:	ldr	w0, [sp, #76]
  407d4c:	cmp	w0, #0x2
  407d50:	b.eq	407dd8 <ferror@plt+0x6378>  // b.none
  407d54:	ldr	x0, [sp, #200]
  407d58:	cmp	x0, #0x0
  407d5c:	b.eq	407dd8 <ferror@plt+0x6378>  // b.none
  407d60:	ldr	x1, [sp, #232]
  407d64:	ldr	x0, [sp, #200]
  407d68:	add	x19, x1, x0
  407d6c:	ldr	x0, [sp, #80]
  407d70:	cmn	x0, #0x1
  407d74:	b.ne	407d98 <ferror@plt+0x6338>  // b.any
  407d78:	ldr	x0, [sp, #200]
  407d7c:	cmp	x0, #0x1
  407d80:	b.ls	407d98 <ferror@plt+0x6338>  // b.plast
  407d84:	ldr	x0, [sp, #88]
  407d88:	bl	4016b0 <strlen@plt>
  407d8c:	str	x0, [sp, #80]
  407d90:	ldr	x0, [sp, #80]
  407d94:	b	407d9c <ferror@plt+0x633c>
  407d98:	ldr	x0, [sp, #80]
  407d9c:	cmp	x0, x19
  407da0:	b.cc	407dd8 <ferror@plt+0x6378>  // b.lo, b.ul, b.last
  407da4:	ldr	x1, [sp, #88]
  407da8:	ldr	x0, [sp, #232]
  407dac:	add	x0, x1, x0
  407db0:	ldr	x2, [sp, #200]
  407db4:	ldr	x1, [sp, #208]
  407db8:	bl	4018c0 <memcmp@plt>
  407dbc:	cmp	w0, #0x0
  407dc0:	b.ne	407dd8 <ferror@plt+0x6378>  // b.any
  407dc4:	ldrb	w0, [sp, #198]
  407dc8:	cmp	w0, #0x0
  407dcc:	b.ne	408d7c <ferror@plt+0x731c>  // b.any
  407dd0:	mov	w0, #0x1                   	// #1
  407dd4:	strb	w0, [sp, #192]
  407dd8:	ldr	x1, [sp, #88]
  407ddc:	ldr	x0, [sp, #232]
  407de0:	add	x0, x1, x0
  407de4:	ldrb	w0, [x0]
  407de8:	strb	w0, [sp, #194]
  407dec:	ldrb	w0, [sp, #194]
  407df0:	cmp	w0, #0x7e
  407df4:	b.hi	4083ec <ferror@plt+0x698c>  // b.pmore
  407df8:	adrp	x1, 40d000 <ferror@plt+0xb5a0>
  407dfc:	add	x1, x1, #0xddc
  407e00:	ldr	w0, [x1, w0, uxtw #2]
  407e04:	adr	x1, 407e10 <ferror@plt+0x63b0>
  407e08:	add	x0, x1, w0, sxtw #2
  407e0c:	br	x0
  407e10:	ldrb	w0, [sp, #199]
  407e14:	cmp	w0, #0x0
  407e18:	b.eq	407fdc <ferror@plt+0x657c>  // b.none
  407e1c:	ldrb	w0, [sp, #198]
  407e20:	cmp	w0, #0x0
  407e24:	b.ne	408d84 <ferror@plt+0x7324>  // b.any
  407e28:	mov	w0, #0x1                   	// #1
  407e2c:	strb	w0, [sp, #191]
  407e30:	ldr	w0, [sp, #76]
  407e34:	cmp	w0, #0x2
  407e38:	b.ne	407ee8 <ferror@plt+0x6488>  // b.any
  407e3c:	ldrb	w0, [sp, #197]
  407e40:	eor	w0, w0, #0x1
  407e44:	and	w0, w0, #0xff
  407e48:	cmp	w0, #0x0
  407e4c:	b.eq	407ee8 <ferror@plt+0x6488>  // b.none
  407e50:	ldr	x1, [sp, #224]
  407e54:	ldr	x0, [sp, #96]
  407e58:	cmp	x1, x0
  407e5c:	b.cs	407e74 <ferror@plt+0x6414>  // b.hs, b.nlast
  407e60:	ldr	x1, [sp, #104]
  407e64:	ldr	x0, [sp, #224]
  407e68:	add	x0, x1, x0
  407e6c:	mov	w1, #0x27                  	// #39
  407e70:	strb	w1, [x0]
  407e74:	ldr	x0, [sp, #224]
  407e78:	add	x0, x0, #0x1
  407e7c:	str	x0, [sp, #224]
  407e80:	ldr	x1, [sp, #224]
  407e84:	ldr	x0, [sp, #96]
  407e88:	cmp	x1, x0
  407e8c:	b.cs	407ea4 <ferror@plt+0x6444>  // b.hs, b.nlast
  407e90:	ldr	x1, [sp, #104]
  407e94:	ldr	x0, [sp, #224]
  407e98:	add	x0, x1, x0
  407e9c:	mov	w1, #0x24                  	// #36
  407ea0:	strb	w1, [x0]
  407ea4:	ldr	x0, [sp, #224]
  407ea8:	add	x0, x0, #0x1
  407eac:	str	x0, [sp, #224]
  407eb0:	ldr	x1, [sp, #224]
  407eb4:	ldr	x0, [sp, #96]
  407eb8:	cmp	x1, x0
  407ebc:	b.cs	407ed4 <ferror@plt+0x6474>  // b.hs, b.nlast
  407ec0:	ldr	x1, [sp, #104]
  407ec4:	ldr	x0, [sp, #224]
  407ec8:	add	x0, x1, x0
  407ecc:	mov	w1, #0x27                  	// #39
  407ed0:	strb	w1, [x0]
  407ed4:	ldr	x0, [sp, #224]
  407ed8:	add	x0, x0, #0x1
  407edc:	str	x0, [sp, #224]
  407ee0:	mov	w0, #0x1                   	// #1
  407ee4:	strb	w0, [sp, #197]
  407ee8:	ldr	x1, [sp, #224]
  407eec:	ldr	x0, [sp, #96]
  407ef0:	cmp	x1, x0
  407ef4:	b.cs	407f0c <ferror@plt+0x64ac>  // b.hs, b.nlast
  407ef8:	ldr	x1, [sp, #104]
  407efc:	ldr	x0, [sp, #224]
  407f00:	add	x0, x1, x0
  407f04:	mov	w1, #0x5c                  	// #92
  407f08:	strb	w1, [x0]
  407f0c:	ldr	x0, [sp, #224]
  407f10:	add	x0, x0, #0x1
  407f14:	str	x0, [sp, #224]
  407f18:	ldr	w0, [sp, #76]
  407f1c:	cmp	w0, #0x2
  407f20:	b.eq	407fd0 <ferror@plt+0x6570>  // b.none
  407f24:	ldr	x0, [sp, #232]
  407f28:	add	x0, x0, #0x1
  407f2c:	ldr	x1, [sp, #80]
  407f30:	cmp	x1, x0
  407f34:	b.ls	407fd0 <ferror@plt+0x6570>  // b.plast
  407f38:	ldr	x0, [sp, #232]
  407f3c:	add	x0, x0, #0x1
  407f40:	ldr	x1, [sp, #88]
  407f44:	add	x0, x1, x0
  407f48:	ldrb	w0, [x0]
  407f4c:	cmp	w0, #0x2f
  407f50:	b.ls	407fd0 <ferror@plt+0x6570>  // b.plast
  407f54:	ldr	x0, [sp, #232]
  407f58:	add	x0, x0, #0x1
  407f5c:	ldr	x1, [sp, #88]
  407f60:	add	x0, x1, x0
  407f64:	ldrb	w0, [x0]
  407f68:	cmp	w0, #0x39
  407f6c:	b.hi	407fd0 <ferror@plt+0x6570>  // b.pmore
  407f70:	ldr	x1, [sp, #224]
  407f74:	ldr	x0, [sp, #96]
  407f78:	cmp	x1, x0
  407f7c:	b.cs	407f94 <ferror@plt+0x6534>  // b.hs, b.nlast
  407f80:	ldr	x1, [sp, #104]
  407f84:	ldr	x0, [sp, #224]
  407f88:	add	x0, x1, x0
  407f8c:	mov	w1, #0x30                  	// #48
  407f90:	strb	w1, [x0]
  407f94:	ldr	x0, [sp, #224]
  407f98:	add	x0, x0, #0x1
  407f9c:	str	x0, [sp, #224]
  407fa0:	ldr	x1, [sp, #224]
  407fa4:	ldr	x0, [sp, #96]
  407fa8:	cmp	x1, x0
  407fac:	b.cs	407fc4 <ferror@plt+0x6564>  // b.hs, b.nlast
  407fb0:	ldr	x1, [sp, #104]
  407fb4:	ldr	x0, [sp, #224]
  407fb8:	add	x0, x1, x0
  407fbc:	mov	w1, #0x30                  	// #48
  407fc0:	strb	w1, [x0]
  407fc4:	ldr	x0, [sp, #224]
  407fc8:	add	x0, x0, #0x1
  407fcc:	str	x0, [sp, #224]
  407fd0:	mov	w0, #0x30                  	// #48
  407fd4:	strb	w0, [sp, #194]
  407fd8:	b	40893c <ferror@plt+0x6edc>
  407fdc:	ldr	w0, [sp, #72]
  407fe0:	and	w0, w0, #0x1
  407fe4:	cmp	w0, #0x0
  407fe8:	b.eq	40893c <ferror@plt+0x6edc>  // b.none
  407fec:	b	408bd8 <ferror@plt+0x7178>
  407ff0:	ldr	w0, [sp, #76]
  407ff4:	cmp	w0, #0x2
  407ff8:	b.eq	40800c <ferror@plt+0x65ac>  // b.none
  407ffc:	ldr	w0, [sp, #76]
  408000:	cmp	w0, #0x5
  408004:	b.eq	40801c <ferror@plt+0x65bc>  // b.none
  408008:	b	4081b4 <ferror@plt+0x6754>
  40800c:	ldrb	w0, [sp, #198]
  408010:	cmp	w0, #0x0
  408014:	b.eq	4081a8 <ferror@plt+0x6748>  // b.none
  408018:	b	408db8 <ferror@plt+0x7358>
  40801c:	ldr	w0, [sp, #72]
  408020:	and	w0, w0, #0x4
  408024:	cmp	w0, #0x0
  408028:	b.eq	4081b0 <ferror@plt+0x6750>  // b.none
  40802c:	ldr	x0, [sp, #232]
  408030:	add	x0, x0, #0x2
  408034:	ldr	x1, [sp, #80]
  408038:	cmp	x1, x0
  40803c:	b.ls	4081b0 <ferror@plt+0x6750>  // b.plast
  408040:	ldr	x0, [sp, #232]
  408044:	add	x0, x0, #0x1
  408048:	ldr	x1, [sp, #88]
  40804c:	add	x0, x1, x0
  408050:	ldrb	w0, [x0]
  408054:	cmp	w0, #0x3f
  408058:	b.ne	4081b0 <ferror@plt+0x6750>  // b.any
  40805c:	ldr	x0, [sp, #232]
  408060:	add	x0, x0, #0x2
  408064:	ldr	x1, [sp, #88]
  408068:	add	x0, x1, x0
  40806c:	ldrb	w0, [x0]
  408070:	cmp	w0, #0x3e
  408074:	cset	w1, hi  // hi = pmore
  408078:	and	w1, w1, #0xff
  40807c:	cmp	w1, #0x0
  408080:	b.ne	4081a0 <ferror@plt+0x6740>  // b.any
  408084:	mov	x1, #0x1                   	// #1
  408088:	lsl	x1, x1, x0
  40808c:	mov	x0, #0xa38200000000        	// #179778741075968
  408090:	movk	x0, #0x7000, lsl #48
  408094:	and	x0, x1, x0
  408098:	cmp	x0, #0x0
  40809c:	cset	w0, ne  // ne = any
  4080a0:	and	w0, w0, #0xff
  4080a4:	cmp	w0, #0x0
  4080a8:	b.eq	4081a0 <ferror@plt+0x6740>  // b.none
  4080ac:	ldrb	w0, [sp, #198]
  4080b0:	cmp	w0, #0x0
  4080b4:	b.ne	408d8c <ferror@plt+0x732c>  // b.any
  4080b8:	ldr	x0, [sp, #232]
  4080bc:	add	x0, x0, #0x2
  4080c0:	ldr	x1, [sp, #88]
  4080c4:	add	x0, x1, x0
  4080c8:	ldrb	w0, [x0]
  4080cc:	strb	w0, [sp, #194]
  4080d0:	ldr	x0, [sp, #232]
  4080d4:	add	x0, x0, #0x2
  4080d8:	str	x0, [sp, #232]
  4080dc:	ldr	x1, [sp, #224]
  4080e0:	ldr	x0, [sp, #96]
  4080e4:	cmp	x1, x0
  4080e8:	b.cs	408100 <ferror@plt+0x66a0>  // b.hs, b.nlast
  4080ec:	ldr	x1, [sp, #104]
  4080f0:	ldr	x0, [sp, #224]
  4080f4:	add	x0, x1, x0
  4080f8:	mov	w1, #0x3f                  	// #63
  4080fc:	strb	w1, [x0]
  408100:	ldr	x0, [sp, #224]
  408104:	add	x0, x0, #0x1
  408108:	str	x0, [sp, #224]
  40810c:	ldr	x1, [sp, #224]
  408110:	ldr	x0, [sp, #96]
  408114:	cmp	x1, x0
  408118:	b.cs	408130 <ferror@plt+0x66d0>  // b.hs, b.nlast
  40811c:	ldr	x1, [sp, #104]
  408120:	ldr	x0, [sp, #224]
  408124:	add	x0, x1, x0
  408128:	mov	w1, #0x22                  	// #34
  40812c:	strb	w1, [x0]
  408130:	ldr	x0, [sp, #224]
  408134:	add	x0, x0, #0x1
  408138:	str	x0, [sp, #224]
  40813c:	ldr	x1, [sp, #224]
  408140:	ldr	x0, [sp, #96]
  408144:	cmp	x1, x0
  408148:	b.cs	408160 <ferror@plt+0x6700>  // b.hs, b.nlast
  40814c:	ldr	x1, [sp, #104]
  408150:	ldr	x0, [sp, #224]
  408154:	add	x0, x1, x0
  408158:	mov	w1, #0x22                  	// #34
  40815c:	strb	w1, [x0]
  408160:	ldr	x0, [sp, #224]
  408164:	add	x0, x0, #0x1
  408168:	str	x0, [sp, #224]
  40816c:	ldr	x1, [sp, #224]
  408170:	ldr	x0, [sp, #96]
  408174:	cmp	x1, x0
  408178:	b.cs	408190 <ferror@plt+0x6730>  // b.hs, b.nlast
  40817c:	ldr	x1, [sp, #104]
  408180:	ldr	x0, [sp, #224]
  408184:	add	x0, x1, x0
  408188:	mov	w1, #0x3f                  	// #63
  40818c:	strb	w1, [x0]
  408190:	ldr	x0, [sp, #224]
  408194:	add	x0, x0, #0x1
  408198:	str	x0, [sp, #224]
  40819c:	b	4081a4 <ferror@plt+0x6744>
  4081a0:	nop
  4081a4:	b	4081b0 <ferror@plt+0x6750>
  4081a8:	nop
  4081ac:	b	408968 <ferror@plt+0x6f08>
  4081b0:	nop
  4081b4:	b	408968 <ferror@plt+0x6f08>
  4081b8:	mov	w0, #0x61                  	// #97
  4081bc:	strb	w0, [sp, #193]
  4081c0:	b	408274 <ferror@plt+0x6814>
  4081c4:	mov	w0, #0x62                  	// #98
  4081c8:	strb	w0, [sp, #193]
  4081cc:	b	408274 <ferror@plt+0x6814>
  4081d0:	mov	w0, #0x66                  	// #102
  4081d4:	strb	w0, [sp, #193]
  4081d8:	b	408274 <ferror@plt+0x6814>
  4081dc:	mov	w0, #0x6e                  	// #110
  4081e0:	strb	w0, [sp, #193]
  4081e4:	b	408258 <ferror@plt+0x67f8>
  4081e8:	mov	w0, #0x72                  	// #114
  4081ec:	strb	w0, [sp, #193]
  4081f0:	b	408258 <ferror@plt+0x67f8>
  4081f4:	mov	w0, #0x74                  	// #116
  4081f8:	strb	w0, [sp, #193]
  4081fc:	b	408258 <ferror@plt+0x67f8>
  408200:	mov	w0, #0x76                  	// #118
  408204:	strb	w0, [sp, #193]
  408208:	b	408274 <ferror@plt+0x6814>
  40820c:	ldrb	w0, [sp, #194]
  408210:	strb	w0, [sp, #193]
  408214:	ldr	w0, [sp, #76]
  408218:	cmp	w0, #0x2
  40821c:	b.ne	408230 <ferror@plt+0x67d0>  // b.any
  408220:	ldrb	w0, [sp, #198]
  408224:	cmp	w0, #0x0
  408228:	b.eq	408af8 <ferror@plt+0x7098>  // b.none
  40822c:	b	408db8 <ferror@plt+0x7358>
  408230:	ldrb	w0, [sp, #199]
  408234:	cmp	w0, #0x0
  408238:	b.eq	408254 <ferror@plt+0x67f4>  // b.none
  40823c:	ldrb	w0, [sp, #198]
  408240:	cmp	w0, #0x0
  408244:	b.eq	408254 <ferror@plt+0x67f4>  // b.none
  408248:	ldr	x0, [sp, #200]
  40824c:	cmp	x0, #0x0
  408250:	b.ne	408b00 <ferror@plt+0x70a0>  // b.any
  408254:	nop
  408258:	ldr	w0, [sp, #76]
  40825c:	cmp	w0, #0x2
  408260:	b.ne	408270 <ferror@plt+0x6810>  // b.any
  408264:	ldrb	w0, [sp, #198]
  408268:	cmp	w0, #0x0
  40826c:	b.ne	408d94 <ferror@plt+0x7334>  // b.any
  408270:	nop
  408274:	ldrb	w0, [sp, #199]
  408278:	cmp	w0, #0x0
  40827c:	b.eq	408944 <ferror@plt+0x6ee4>  // b.none
  408280:	ldrb	w0, [sp, #193]
  408284:	strb	w0, [sp, #194]
  408288:	b	4089f8 <ferror@plt+0x6f98>
  40828c:	ldr	x0, [sp, #80]
  408290:	cmn	x0, #0x1
  408294:	b.ne	4082b4 <ferror@plt+0x6854>  // b.any
  408298:	ldr	x0, [sp, #88]
  40829c:	add	x0, x0, #0x1
  4082a0:	ldrb	w0, [x0]
  4082a4:	cmp	w0, #0x0
  4082a8:	cset	w0, ne  // ne = any
  4082ac:	and	w0, w0, #0xff
  4082b0:	b	4082c4 <ferror@plt+0x6864>
  4082b4:	ldr	x0, [sp, #80]
  4082b8:	cmp	x0, #0x1
  4082bc:	cset	w0, ne  // ne = any
  4082c0:	and	w0, w0, #0xff
  4082c4:	cmp	w0, #0x0
  4082c8:	b.ne	40894c <ferror@plt+0x6eec>  // b.any
  4082cc:	ldr	x0, [sp, #232]
  4082d0:	cmp	x0, #0x0
  4082d4:	b.ne	408954 <ferror@plt+0x6ef4>  // b.any
  4082d8:	mov	w0, #0x1                   	// #1
  4082dc:	strb	w0, [sp, #190]
  4082e0:	ldr	w0, [sp, #76]
  4082e4:	cmp	w0, #0x2
  4082e8:	b.ne	40895c <ferror@plt+0x6efc>  // b.any
  4082ec:	ldrb	w0, [sp, #198]
  4082f0:	cmp	w0, #0x0
  4082f4:	b.eq	40895c <ferror@plt+0x6efc>  // b.none
  4082f8:	b	408db8 <ferror@plt+0x7358>
  4082fc:	mov	w0, #0x1                   	// #1
  408300:	strb	w0, [sp, #196]
  408304:	mov	w0, #0x1                   	// #1
  408308:	strb	w0, [sp, #190]
  40830c:	ldr	w0, [sp, #76]
  408310:	cmp	w0, #0x2
  408314:	b.ne	408964 <ferror@plt+0x6f04>  // b.any
  408318:	ldrb	w0, [sp, #198]
  40831c:	cmp	w0, #0x0
  408320:	b.ne	408d9c <ferror@plt+0x733c>  // b.any
  408324:	ldr	x0, [sp, #96]
  408328:	cmp	x0, #0x0
  40832c:	b.eq	408348 <ferror@plt+0x68e8>  // b.none
  408330:	ldr	x0, [sp, #216]
  408334:	cmp	x0, #0x0
  408338:	b.ne	408348 <ferror@plt+0x68e8>  // b.any
  40833c:	ldr	x0, [sp, #96]
  408340:	str	x0, [sp, #216]
  408344:	str	xzr, [sp, #96]
  408348:	ldr	x1, [sp, #224]
  40834c:	ldr	x0, [sp, #96]
  408350:	cmp	x1, x0
  408354:	b.cs	40836c <ferror@plt+0x690c>  // b.hs, b.nlast
  408358:	ldr	x1, [sp, #104]
  40835c:	ldr	x0, [sp, #224]
  408360:	add	x0, x1, x0
  408364:	mov	w1, #0x27                  	// #39
  408368:	strb	w1, [x0]
  40836c:	ldr	x0, [sp, #224]
  408370:	add	x0, x0, #0x1
  408374:	str	x0, [sp, #224]
  408378:	ldr	x1, [sp, #224]
  40837c:	ldr	x0, [sp, #96]
  408380:	cmp	x1, x0
  408384:	b.cs	40839c <ferror@plt+0x693c>  // b.hs, b.nlast
  408388:	ldr	x1, [sp, #104]
  40838c:	ldr	x0, [sp, #224]
  408390:	add	x0, x1, x0
  408394:	mov	w1, #0x5c                  	// #92
  408398:	strb	w1, [x0]
  40839c:	ldr	x0, [sp, #224]
  4083a0:	add	x0, x0, #0x1
  4083a4:	str	x0, [sp, #224]
  4083a8:	ldr	x1, [sp, #224]
  4083ac:	ldr	x0, [sp, #96]
  4083b0:	cmp	x1, x0
  4083b4:	b.cs	4083cc <ferror@plt+0x696c>  // b.hs, b.nlast
  4083b8:	ldr	x1, [sp, #104]
  4083bc:	ldr	x0, [sp, #224]
  4083c0:	add	x0, x1, x0
  4083c4:	mov	w1, #0x27                  	// #39
  4083c8:	strb	w1, [x0]
  4083cc:	ldr	x0, [sp, #224]
  4083d0:	add	x0, x0, #0x1
  4083d4:	str	x0, [sp, #224]
  4083d8:	strb	wzr, [sp, #197]
  4083dc:	b	408964 <ferror@plt+0x6f04>
  4083e0:	mov	w0, #0x1                   	// #1
  4083e4:	strb	w0, [sp, #190]
  4083e8:	b	408968 <ferror@plt+0x6f08>
  4083ec:	ldrb	w0, [sp, #159]
  4083f0:	cmp	w0, #0x0
  4083f4:	b.eq	40842c <ferror@plt+0x69cc>  // b.none
  4083f8:	mov	x0, #0x1                   	// #1
  4083fc:	str	x0, [sp, #176]
  408400:	bl	401900 <__ctype_b_loc@plt>
  408404:	ldr	x1, [x0]
  408408:	ldrb	w0, [sp, #194]
  40840c:	lsl	x0, x0, #1
  408410:	add	x0, x1, x0
  408414:	ldrh	w0, [x0]
  408418:	and	w0, w0, #0x4000
  40841c:	cmp	w0, #0x0
  408420:	cset	w0, ne  // ne = any
  408424:	strb	w0, [sp, #175]
  408428:	b	408608 <ferror@plt+0x6ba8>
  40842c:	add	x0, sp, #0x80
  408430:	mov	x2, #0x8                   	// #8
  408434:	mov	w1, #0x0                   	// #0
  408438:	bl	401810 <memset@plt>
  40843c:	str	xzr, [sp, #176]
  408440:	mov	w0, #0x1                   	// #1
  408444:	strb	w0, [sp, #175]
  408448:	ldr	x0, [sp, #80]
  40844c:	cmn	x0, #0x1
  408450:	b.ne	408460 <ferror@plt+0x6a00>  // b.any
  408454:	ldr	x0, [sp, #88]
  408458:	bl	4016b0 <strlen@plt>
  40845c:	str	x0, [sp, #80]
  408460:	ldr	x1, [sp, #232]
  408464:	ldr	x0, [sp, #176]
  408468:	add	x0, x1, x0
  40846c:	ldr	x1, [sp, #88]
  408470:	add	x4, x1, x0
  408474:	ldr	x1, [sp, #232]
  408478:	ldr	x0, [sp, #176]
  40847c:	add	x0, x1, x0
  408480:	ldr	x1, [sp, #80]
  408484:	sub	x1, x1, x0
  408488:	add	x2, sp, #0x80
  40848c:	add	x0, sp, #0x7c
  408490:	mov	x3, x2
  408494:	mov	x2, x1
  408498:	mov	x1, x4
  40849c:	bl	40b1cc <ferror@plt+0x976c>
  4084a0:	str	x0, [sp, #144]
  4084a4:	ldr	x0, [sp, #144]
  4084a8:	cmp	x0, #0x0
  4084ac:	b.eq	4085fc <ferror@plt+0x6b9c>  // b.none
  4084b0:	ldr	x0, [sp, #144]
  4084b4:	cmn	x0, #0x1
  4084b8:	b.ne	4084c4 <ferror@plt+0x6a64>  // b.any
  4084bc:	strb	wzr, [sp, #175]
  4084c0:	b	408608 <ferror@plt+0x6ba8>
  4084c4:	ldr	x0, [sp, #144]
  4084c8:	cmn	x0, #0x2
  4084cc:	b.ne	408520 <ferror@plt+0x6ac0>  // b.any
  4084d0:	strb	wzr, [sp, #175]
  4084d4:	b	4084e4 <ferror@plt+0x6a84>
  4084d8:	ldr	x0, [sp, #176]
  4084dc:	add	x0, x0, #0x1
  4084e0:	str	x0, [sp, #176]
  4084e4:	ldr	x1, [sp, #232]
  4084e8:	ldr	x0, [sp, #176]
  4084ec:	add	x0, x1, x0
  4084f0:	ldr	x1, [sp, #80]
  4084f4:	cmp	x1, x0
  4084f8:	b.ls	408604 <ferror@plt+0x6ba4>  // b.plast
  4084fc:	ldr	x1, [sp, #232]
  408500:	ldr	x0, [sp, #176]
  408504:	add	x0, x1, x0
  408508:	ldr	x1, [sp, #88]
  40850c:	add	x0, x1, x0
  408510:	ldrb	w0, [x0]
  408514:	cmp	w0, #0x0
  408518:	b.ne	4084d8 <ferror@plt+0x6a78>  // b.any
  40851c:	b	408604 <ferror@plt+0x6ba4>
  408520:	ldrb	w0, [sp, #198]
  408524:	cmp	w0, #0x0
  408528:	b.eq	4085c4 <ferror@plt+0x6b64>  // b.none
  40852c:	ldr	w0, [sp, #76]
  408530:	cmp	w0, #0x2
  408534:	b.ne	4085c4 <ferror@plt+0x6b64>  // b.any
  408538:	mov	x0, #0x1                   	// #1
  40853c:	str	x0, [sp, #160]
  408540:	b	4085b4 <ferror@plt+0x6b54>
  408544:	ldr	x1, [sp, #232]
  408548:	ldr	x0, [sp, #176]
  40854c:	add	x1, x1, x0
  408550:	ldr	x0, [sp, #160]
  408554:	add	x0, x1, x0
  408558:	ldr	x1, [sp, #88]
  40855c:	add	x0, x1, x0
  408560:	ldrb	w0, [x0]
  408564:	sub	w0, w0, #0x5b
  408568:	cmp	w0, #0x21
  40856c:	cset	w1, hi  // hi = pmore
  408570:	and	w1, w1, #0xff
  408574:	cmp	w1, #0x0
  408578:	b.ne	4085a4 <ferror@plt+0x6b44>  // b.any
  40857c:	mov	x1, #0x1                   	// #1
  408580:	lsl	x1, x1, x0
  408584:	mov	x0, #0x2b                  	// #43
  408588:	movk	x0, #0x2, lsl #32
  40858c:	and	x0, x1, x0
  408590:	cmp	x0, #0x0
  408594:	cset	w0, ne  // ne = any
  408598:	and	w0, w0, #0xff
  40859c:	cmp	w0, #0x0
  4085a0:	b.ne	408db8 <ferror@plt+0x7358>  // b.any
  4085a4:	nop
  4085a8:	ldr	x0, [sp, #160]
  4085ac:	add	x0, x0, #0x1
  4085b0:	str	x0, [sp, #160]
  4085b4:	ldr	x1, [sp, #160]
  4085b8:	ldr	x0, [sp, #144]
  4085bc:	cmp	x1, x0
  4085c0:	b.cc	408544 <ferror@plt+0x6ae4>  // b.lo, b.ul, b.last
  4085c4:	ldr	w0, [sp, #124]
  4085c8:	bl	4019e0 <iswprint@plt>
  4085cc:	cmp	w0, #0x0
  4085d0:	b.ne	4085d8 <ferror@plt+0x6b78>  // b.any
  4085d4:	strb	wzr, [sp, #175]
  4085d8:	ldr	x1, [sp, #176]
  4085dc:	ldr	x0, [sp, #144]
  4085e0:	add	x0, x1, x0
  4085e4:	str	x0, [sp, #176]
  4085e8:	add	x0, sp, #0x80
  4085ec:	bl	401890 <mbsinit@plt>
  4085f0:	cmp	w0, #0x0
  4085f4:	b.eq	408460 <ferror@plt+0x6a00>  // b.none
  4085f8:	b	408608 <ferror@plt+0x6ba8>
  4085fc:	nop
  408600:	b	408608 <ferror@plt+0x6ba8>
  408604:	nop
  408608:	ldrb	w0, [sp, #175]
  40860c:	strb	w0, [sp, #190]
  408610:	ldr	x0, [sp, #176]
  408614:	cmp	x0, #0x1
  408618:	b.hi	40863c <ferror@plt+0x6bdc>  // b.pmore
  40861c:	ldrb	w0, [sp, #199]
  408620:	cmp	w0, #0x0
  408624:	b.eq	408968 <ferror@plt+0x6f08>  // b.none
  408628:	ldrb	w0, [sp, #175]
  40862c:	eor	w0, w0, #0x1
  408630:	and	w0, w0, #0xff
  408634:	cmp	w0, #0x0
  408638:	b.eq	408968 <ferror@plt+0x6f08>  // b.none
  40863c:	ldr	x1, [sp, #232]
  408640:	ldr	x0, [sp, #176]
  408644:	add	x0, x1, x0
  408648:	str	x0, [sp, #136]
  40864c:	ldrb	w0, [sp, #199]
  408650:	cmp	w0, #0x0
  408654:	b.eq	408808 <ferror@plt+0x6da8>  // b.none
  408658:	ldrb	w0, [sp, #175]
  40865c:	eor	w0, w0, #0x1
  408660:	and	w0, w0, #0xff
  408664:	cmp	w0, #0x0
  408668:	b.eq	408808 <ferror@plt+0x6da8>  // b.none
  40866c:	ldrb	w0, [sp, #198]
  408670:	cmp	w0, #0x0
  408674:	b.ne	408da4 <ferror@plt+0x7344>  // b.any
  408678:	mov	w0, #0x1                   	// #1
  40867c:	strb	w0, [sp, #191]
  408680:	ldr	w0, [sp, #76]
  408684:	cmp	w0, #0x2
  408688:	b.ne	408738 <ferror@plt+0x6cd8>  // b.any
  40868c:	ldrb	w0, [sp, #197]
  408690:	eor	w0, w0, #0x1
  408694:	and	w0, w0, #0xff
  408698:	cmp	w0, #0x0
  40869c:	b.eq	408738 <ferror@plt+0x6cd8>  // b.none
  4086a0:	ldr	x1, [sp, #224]
  4086a4:	ldr	x0, [sp, #96]
  4086a8:	cmp	x1, x0
  4086ac:	b.cs	4086c4 <ferror@plt+0x6c64>  // b.hs, b.nlast
  4086b0:	ldr	x1, [sp, #104]
  4086b4:	ldr	x0, [sp, #224]
  4086b8:	add	x0, x1, x0
  4086bc:	mov	w1, #0x27                  	// #39
  4086c0:	strb	w1, [x0]
  4086c4:	ldr	x0, [sp, #224]
  4086c8:	add	x0, x0, #0x1
  4086cc:	str	x0, [sp, #224]
  4086d0:	ldr	x1, [sp, #224]
  4086d4:	ldr	x0, [sp, #96]
  4086d8:	cmp	x1, x0
  4086dc:	b.cs	4086f4 <ferror@plt+0x6c94>  // b.hs, b.nlast
  4086e0:	ldr	x1, [sp, #104]
  4086e4:	ldr	x0, [sp, #224]
  4086e8:	add	x0, x1, x0
  4086ec:	mov	w1, #0x24                  	// #36
  4086f0:	strb	w1, [x0]
  4086f4:	ldr	x0, [sp, #224]
  4086f8:	add	x0, x0, #0x1
  4086fc:	str	x0, [sp, #224]
  408700:	ldr	x1, [sp, #224]
  408704:	ldr	x0, [sp, #96]
  408708:	cmp	x1, x0
  40870c:	b.cs	408724 <ferror@plt+0x6cc4>  // b.hs, b.nlast
  408710:	ldr	x1, [sp, #104]
  408714:	ldr	x0, [sp, #224]
  408718:	add	x0, x1, x0
  40871c:	mov	w1, #0x27                  	// #39
  408720:	strb	w1, [x0]
  408724:	ldr	x0, [sp, #224]
  408728:	add	x0, x0, #0x1
  40872c:	str	x0, [sp, #224]
  408730:	mov	w0, #0x1                   	// #1
  408734:	strb	w0, [sp, #197]
  408738:	ldr	x1, [sp, #224]
  40873c:	ldr	x0, [sp, #96]
  408740:	cmp	x1, x0
  408744:	b.cs	40875c <ferror@plt+0x6cfc>  // b.hs, b.nlast
  408748:	ldr	x1, [sp, #104]
  40874c:	ldr	x0, [sp, #224]
  408750:	add	x0, x1, x0
  408754:	mov	w1, #0x5c                  	// #92
  408758:	strb	w1, [x0]
  40875c:	ldr	x0, [sp, #224]
  408760:	add	x0, x0, #0x1
  408764:	str	x0, [sp, #224]
  408768:	ldr	x1, [sp, #224]
  40876c:	ldr	x0, [sp, #96]
  408770:	cmp	x1, x0
  408774:	b.cs	40879c <ferror@plt+0x6d3c>  // b.hs, b.nlast
  408778:	ldrb	w0, [sp, #194]
  40877c:	lsr	w0, w0, #6
  408780:	and	w1, w0, #0xff
  408784:	ldr	x2, [sp, #104]
  408788:	ldr	x0, [sp, #224]
  40878c:	add	x0, x2, x0
  408790:	add	w1, w1, #0x30
  408794:	and	w1, w1, #0xff
  408798:	strb	w1, [x0]
  40879c:	ldr	x0, [sp, #224]
  4087a0:	add	x0, x0, #0x1
  4087a4:	str	x0, [sp, #224]
  4087a8:	ldr	x1, [sp, #224]
  4087ac:	ldr	x0, [sp, #96]
  4087b0:	cmp	x1, x0
  4087b4:	b.cs	4087e4 <ferror@plt+0x6d84>  // b.hs, b.nlast
  4087b8:	ldrb	w0, [sp, #194]
  4087bc:	lsr	w0, w0, #3
  4087c0:	and	w0, w0, #0xff
  4087c4:	and	w0, w0, #0x7
  4087c8:	and	w1, w0, #0xff
  4087cc:	ldr	x2, [sp, #104]
  4087d0:	ldr	x0, [sp, #224]
  4087d4:	add	x0, x2, x0
  4087d8:	add	w1, w1, #0x30
  4087dc:	and	w1, w1, #0xff
  4087e0:	strb	w1, [x0]
  4087e4:	ldr	x0, [sp, #224]
  4087e8:	add	x0, x0, #0x1
  4087ec:	str	x0, [sp, #224]
  4087f0:	ldrb	w0, [sp, #194]
  4087f4:	and	w0, w0, #0x7
  4087f8:	and	w0, w0, #0xff
  4087fc:	add	w0, w0, #0x30
  408800:	strb	w0, [sp, #194]
  408804:	b	408848 <ferror@plt+0x6de8>
  408808:	ldrb	w0, [sp, #192]
  40880c:	cmp	w0, #0x0
  408810:	b.eq	408848 <ferror@plt+0x6de8>  // b.none
  408814:	ldr	x1, [sp, #224]
  408818:	ldr	x0, [sp, #96]
  40881c:	cmp	x1, x0
  408820:	b.cs	408838 <ferror@plt+0x6dd8>  // b.hs, b.nlast
  408824:	ldr	x1, [sp, #104]
  408828:	ldr	x0, [sp, #224]
  40882c:	add	x0, x1, x0
  408830:	mov	w1, #0x5c                  	// #92
  408834:	strb	w1, [x0]
  408838:	ldr	x0, [sp, #224]
  40883c:	add	x0, x0, #0x1
  408840:	str	x0, [sp, #224]
  408844:	strb	wzr, [sp, #192]
  408848:	ldr	x0, [sp, #232]
  40884c:	add	x0, x0, #0x1
  408850:	ldr	x1, [sp, #136]
  408854:	cmp	x1, x0
  408858:	b.ls	408934 <ferror@plt+0x6ed4>  // b.plast
  40885c:	ldrb	w0, [sp, #197]
  408860:	cmp	w0, #0x0
  408864:	b.eq	4088e0 <ferror@plt+0x6e80>  // b.none
  408868:	ldrb	w0, [sp, #191]
  40886c:	eor	w0, w0, #0x1
  408870:	and	w0, w0, #0xff
  408874:	cmp	w0, #0x0
  408878:	b.eq	4088e0 <ferror@plt+0x6e80>  // b.none
  40887c:	ldr	x1, [sp, #224]
  408880:	ldr	x0, [sp, #96]
  408884:	cmp	x1, x0
  408888:	b.cs	4088a0 <ferror@plt+0x6e40>  // b.hs, b.nlast
  40888c:	ldr	x1, [sp, #104]
  408890:	ldr	x0, [sp, #224]
  408894:	add	x0, x1, x0
  408898:	mov	w1, #0x27                  	// #39
  40889c:	strb	w1, [x0]
  4088a0:	ldr	x0, [sp, #224]
  4088a4:	add	x0, x0, #0x1
  4088a8:	str	x0, [sp, #224]
  4088ac:	ldr	x1, [sp, #224]
  4088b0:	ldr	x0, [sp, #96]
  4088b4:	cmp	x1, x0
  4088b8:	b.cs	4088d0 <ferror@plt+0x6e70>  // b.hs, b.nlast
  4088bc:	ldr	x1, [sp, #104]
  4088c0:	ldr	x0, [sp, #224]
  4088c4:	add	x0, x1, x0
  4088c8:	mov	w1, #0x27                  	// #39
  4088cc:	strb	w1, [x0]
  4088d0:	ldr	x0, [sp, #224]
  4088d4:	add	x0, x0, #0x1
  4088d8:	str	x0, [sp, #224]
  4088dc:	strb	wzr, [sp, #197]
  4088e0:	ldr	x1, [sp, #224]
  4088e4:	ldr	x0, [sp, #96]
  4088e8:	cmp	x1, x0
  4088ec:	b.cs	408904 <ferror@plt+0x6ea4>  // b.hs, b.nlast
  4088f0:	ldr	x1, [sp, #104]
  4088f4:	ldr	x0, [sp, #224]
  4088f8:	add	x0, x1, x0
  4088fc:	ldrb	w1, [sp, #194]
  408900:	strb	w1, [x0]
  408904:	ldr	x0, [sp, #224]
  408908:	add	x0, x0, #0x1
  40890c:	str	x0, [sp, #224]
  408910:	ldr	x0, [sp, #232]
  408914:	add	x0, x0, #0x1
  408918:	str	x0, [sp, #232]
  40891c:	ldr	x1, [sp, #88]
  408920:	ldr	x0, [sp, #232]
  408924:	add	x0, x1, x0
  408928:	ldrb	w0, [x0]
  40892c:	strb	w0, [sp, #194]
  408930:	b	40864c <ferror@plt+0x6bec>
  408934:	nop
  408938:	b	408b0c <ferror@plt+0x70ac>
  40893c:	nop
  408940:	b	408968 <ferror@plt+0x6f08>
  408944:	nop
  408948:	b	408968 <ferror@plt+0x6f08>
  40894c:	nop
  408950:	b	408968 <ferror@plt+0x6f08>
  408954:	nop
  408958:	b	408968 <ferror@plt+0x6f08>
  40895c:	nop
  408960:	b	408968 <ferror@plt+0x6f08>
  408964:	nop
  408968:	ldrb	w0, [sp, #199]
  40896c:	eor	w0, w0, #0x1
  408970:	and	w0, w0, #0xff
  408974:	cmp	w0, #0x0
  408978:	b.ne	408988 <ferror@plt+0x6f28>  // b.any
  40897c:	ldr	w0, [sp, #76]
  408980:	cmp	w0, #0x2
  408984:	b.ne	40899c <ferror@plt+0x6f3c>  // b.any
  408988:	ldrb	w0, [sp, #198]
  40898c:	eor	w0, w0, #0x1
  408990:	and	w0, w0, #0xff
  408994:	cmp	w0, #0x0
  408998:	b.ne	4089e0 <ferror@plt+0x6f80>  // b.any
  40899c:	ldr	x0, [sp, #64]
  4089a0:	cmp	x0, #0x0
  4089a4:	b.eq	4089e0 <ferror@plt+0x6f80>  // b.none
  4089a8:	ldrb	w0, [sp, #194]
  4089ac:	lsr	w0, w0, #5
  4089b0:	and	w0, w0, #0xff
  4089b4:	and	x0, x0, #0xff
  4089b8:	lsl	x0, x0, #2
  4089bc:	ldr	x1, [sp, #64]
  4089c0:	add	x0, x1, x0
  4089c4:	ldr	w1, [x0]
  4089c8:	ldrb	w0, [sp, #194]
  4089cc:	and	w0, w0, #0x1f
  4089d0:	lsr	w0, w1, w0
  4089d4:	and	w0, w0, #0x1
  4089d8:	cmp	w0, #0x0
  4089dc:	b.ne	4089f4 <ferror@plt+0x6f94>  // b.any
  4089e0:	ldrb	w0, [sp, #192]
  4089e4:	eor	w0, w0, #0x1
  4089e8:	and	w0, w0, #0xff
  4089ec:	cmp	w0, #0x0
  4089f0:	b.ne	408b08 <ferror@plt+0x70a8>  // b.any
  4089f4:	nop
  4089f8:	ldrb	w0, [sp, #198]
  4089fc:	cmp	w0, #0x0
  408a00:	b.ne	408dac <ferror@plt+0x734c>  // b.any
  408a04:	mov	w0, #0x1                   	// #1
  408a08:	strb	w0, [sp, #191]
  408a0c:	ldr	w0, [sp, #76]
  408a10:	cmp	w0, #0x2
  408a14:	b.ne	408ac4 <ferror@plt+0x7064>  // b.any
  408a18:	ldrb	w0, [sp, #197]
  408a1c:	eor	w0, w0, #0x1
  408a20:	and	w0, w0, #0xff
  408a24:	cmp	w0, #0x0
  408a28:	b.eq	408ac4 <ferror@plt+0x7064>  // b.none
  408a2c:	ldr	x1, [sp, #224]
  408a30:	ldr	x0, [sp, #96]
  408a34:	cmp	x1, x0
  408a38:	b.cs	408a50 <ferror@plt+0x6ff0>  // b.hs, b.nlast
  408a3c:	ldr	x1, [sp, #104]
  408a40:	ldr	x0, [sp, #224]
  408a44:	add	x0, x1, x0
  408a48:	mov	w1, #0x27                  	// #39
  408a4c:	strb	w1, [x0]
  408a50:	ldr	x0, [sp, #224]
  408a54:	add	x0, x0, #0x1
  408a58:	str	x0, [sp, #224]
  408a5c:	ldr	x1, [sp, #224]
  408a60:	ldr	x0, [sp, #96]
  408a64:	cmp	x1, x0
  408a68:	b.cs	408a80 <ferror@plt+0x7020>  // b.hs, b.nlast
  408a6c:	ldr	x1, [sp, #104]
  408a70:	ldr	x0, [sp, #224]
  408a74:	add	x0, x1, x0
  408a78:	mov	w1, #0x24                  	// #36
  408a7c:	strb	w1, [x0]
  408a80:	ldr	x0, [sp, #224]
  408a84:	add	x0, x0, #0x1
  408a88:	str	x0, [sp, #224]
  408a8c:	ldr	x1, [sp, #224]
  408a90:	ldr	x0, [sp, #96]
  408a94:	cmp	x1, x0
  408a98:	b.cs	408ab0 <ferror@plt+0x7050>  // b.hs, b.nlast
  408a9c:	ldr	x1, [sp, #104]
  408aa0:	ldr	x0, [sp, #224]
  408aa4:	add	x0, x1, x0
  408aa8:	mov	w1, #0x27                  	// #39
  408aac:	strb	w1, [x0]
  408ab0:	ldr	x0, [sp, #224]
  408ab4:	add	x0, x0, #0x1
  408ab8:	str	x0, [sp, #224]
  408abc:	mov	w0, #0x1                   	// #1
  408ac0:	strb	w0, [sp, #197]
  408ac4:	ldr	x1, [sp, #224]
  408ac8:	ldr	x0, [sp, #96]
  408acc:	cmp	x1, x0
  408ad0:	b.cs	408ae8 <ferror@plt+0x7088>  // b.hs, b.nlast
  408ad4:	ldr	x1, [sp, #104]
  408ad8:	ldr	x0, [sp, #224]
  408adc:	add	x0, x1, x0
  408ae0:	mov	w1, #0x5c                  	// #92
  408ae4:	strb	w1, [x0]
  408ae8:	ldr	x0, [sp, #224]
  408aec:	add	x0, x0, #0x1
  408af0:	str	x0, [sp, #224]
  408af4:	b	408b0c <ferror@plt+0x70ac>
  408af8:	nop
  408afc:	b	408b0c <ferror@plt+0x70ac>
  408b00:	nop
  408b04:	b	408b0c <ferror@plt+0x70ac>
  408b08:	nop
  408b0c:	ldrb	w0, [sp, #197]
  408b10:	cmp	w0, #0x0
  408b14:	b.eq	408b90 <ferror@plt+0x7130>  // b.none
  408b18:	ldrb	w0, [sp, #191]
  408b1c:	eor	w0, w0, #0x1
  408b20:	and	w0, w0, #0xff
  408b24:	cmp	w0, #0x0
  408b28:	b.eq	408b90 <ferror@plt+0x7130>  // b.none
  408b2c:	ldr	x1, [sp, #224]
  408b30:	ldr	x0, [sp, #96]
  408b34:	cmp	x1, x0
  408b38:	b.cs	408b50 <ferror@plt+0x70f0>  // b.hs, b.nlast
  408b3c:	ldr	x1, [sp, #104]
  408b40:	ldr	x0, [sp, #224]
  408b44:	add	x0, x1, x0
  408b48:	mov	w1, #0x27                  	// #39
  408b4c:	strb	w1, [x0]
  408b50:	ldr	x0, [sp, #224]
  408b54:	add	x0, x0, #0x1
  408b58:	str	x0, [sp, #224]
  408b5c:	ldr	x1, [sp, #224]
  408b60:	ldr	x0, [sp, #96]
  408b64:	cmp	x1, x0
  408b68:	b.cs	408b80 <ferror@plt+0x7120>  // b.hs, b.nlast
  408b6c:	ldr	x1, [sp, #104]
  408b70:	ldr	x0, [sp, #224]
  408b74:	add	x0, x1, x0
  408b78:	mov	w1, #0x27                  	// #39
  408b7c:	strb	w1, [x0]
  408b80:	ldr	x0, [sp, #224]
  408b84:	add	x0, x0, #0x1
  408b88:	str	x0, [sp, #224]
  408b8c:	strb	wzr, [sp, #197]
  408b90:	ldr	x1, [sp, #224]
  408b94:	ldr	x0, [sp, #96]
  408b98:	cmp	x1, x0
  408b9c:	b.cs	408bb4 <ferror@plt+0x7154>  // b.hs, b.nlast
  408ba0:	ldr	x1, [sp, #104]
  408ba4:	ldr	x0, [sp, #224]
  408ba8:	add	x0, x1, x0
  408bac:	ldrb	w1, [sp, #194]
  408bb0:	strb	w1, [x0]
  408bb4:	ldr	x0, [sp, #224]
  408bb8:	add	x0, x0, #0x1
  408bbc:	str	x0, [sp, #224]
  408bc0:	ldrb	w0, [sp, #190]
  408bc4:	eor	w0, w0, #0x1
  408bc8:	and	w0, w0, #0xff
  408bcc:	cmp	w0, #0x0
  408bd0:	b.eq	408bd8 <ferror@plt+0x7178>  // b.none
  408bd4:	strb	wzr, [sp, #195]
  408bd8:	ldr	x0, [sp, #232]
  408bdc:	add	x0, x0, #0x1
  408be0:	str	x0, [sp, #232]
  408be4:	ldr	x0, [sp, #80]
  408be8:	cmn	x0, #0x1
  408bec:	b.ne	408c10 <ferror@plt+0x71b0>  // b.any
  408bf0:	ldr	x1, [sp, #88]
  408bf4:	ldr	x0, [sp, #232]
  408bf8:	add	x0, x1, x0
  408bfc:	ldrb	w0, [x0]
  408c00:	cmp	w0, #0x0
  408c04:	cset	w0, ne  // ne = any
  408c08:	and	w0, w0, #0xff
  408c0c:	b	408c24 <ferror@plt+0x71c4>
  408c10:	ldr	x1, [sp, #232]
  408c14:	ldr	x0, [sp, #80]
  408c18:	cmp	x1, x0
  408c1c:	cset	w0, ne  // ne = any
  408c20:	and	w0, w0, #0xff
  408c24:	cmp	w0, #0x0
  408c28:	b.ne	407d30 <ferror@plt+0x62d0>  // b.any
  408c2c:	ldr	x0, [sp, #224]
  408c30:	cmp	x0, #0x0
  408c34:	b.ne	408c50 <ferror@plt+0x71f0>  // b.any
  408c38:	ldr	w0, [sp, #76]
  408c3c:	cmp	w0, #0x2
  408c40:	b.ne	408c50 <ferror@plt+0x71f0>  // b.any
  408c44:	ldrb	w0, [sp, #198]
  408c48:	cmp	w0, #0x0
  408c4c:	b.ne	408db4 <ferror@plt+0x7354>  // b.any
  408c50:	ldr	w0, [sp, #76]
  408c54:	cmp	w0, #0x2
  408c58:	b.ne	408ce0 <ferror@plt+0x7280>  // b.any
  408c5c:	ldrb	w0, [sp, #198]
  408c60:	eor	w0, w0, #0x1
  408c64:	and	w0, w0, #0xff
  408c68:	cmp	w0, #0x0
  408c6c:	b.eq	408ce0 <ferror@plt+0x7280>  // b.none
  408c70:	ldrb	w0, [sp, #196]
  408c74:	cmp	w0, #0x0
  408c78:	b.eq	408ce0 <ferror@plt+0x7280>  // b.none
  408c7c:	ldrb	w0, [sp, #195]
  408c80:	cmp	w0, #0x0
  408c84:	b.eq	408cb8 <ferror@plt+0x7258>  // b.none
  408c88:	ldr	x0, [sp, #240]
  408c8c:	str	x0, [sp]
  408c90:	ldr	x7, [sp, #56]
  408c94:	ldr	x6, [sp, #64]
  408c98:	ldr	w5, [sp, #72]
  408c9c:	mov	w4, #0x5                   	// #5
  408ca0:	ldr	x3, [sp, #80]
  408ca4:	ldr	x2, [sp, #88]
  408ca8:	ldr	x1, [sp, #216]
  408cac:	ldr	x0, [sp, #104]
  408cb0:	bl	407a08 <ferror@plt+0x5fa8>
  408cb4:	b	408e0c <ferror@plt+0x73ac>
  408cb8:	ldr	x0, [sp, #96]
  408cbc:	cmp	x0, #0x0
  408cc0:	b.ne	408ce0 <ferror@plt+0x7280>  // b.any
  408cc4:	ldr	x0, [sp, #216]
  408cc8:	cmp	x0, #0x0
  408ccc:	b.eq	408ce0 <ferror@plt+0x7280>  // b.none
  408cd0:	ldr	x0, [sp, #216]
  408cd4:	str	x0, [sp, #96]
  408cd8:	str	xzr, [sp, #224]
  408cdc:	b	407a80 <ferror@plt+0x6020>
  408ce0:	ldr	x0, [sp, #208]
  408ce4:	cmp	x0, #0x0
  408ce8:	b.eq	408d54 <ferror@plt+0x72f4>  // b.none
  408cec:	ldrb	w0, [sp, #198]
  408cf0:	eor	w0, w0, #0x1
  408cf4:	and	w0, w0, #0xff
  408cf8:	cmp	w0, #0x0
  408cfc:	b.eq	408d54 <ferror@plt+0x72f4>  // b.none
  408d00:	b	408d44 <ferror@plt+0x72e4>
  408d04:	ldr	x1, [sp, #224]
  408d08:	ldr	x0, [sp, #96]
  408d0c:	cmp	x1, x0
  408d10:	b.cs	408d2c <ferror@plt+0x72cc>  // b.hs, b.nlast
  408d14:	ldr	x1, [sp, #104]
  408d18:	ldr	x0, [sp, #224]
  408d1c:	add	x0, x1, x0
  408d20:	ldr	x1, [sp, #208]
  408d24:	ldrb	w1, [x1]
  408d28:	strb	w1, [x0]
  408d2c:	ldr	x0, [sp, #224]
  408d30:	add	x0, x0, #0x1
  408d34:	str	x0, [sp, #224]
  408d38:	ldr	x0, [sp, #208]
  408d3c:	add	x0, x0, #0x1
  408d40:	str	x0, [sp, #208]
  408d44:	ldr	x0, [sp, #208]
  408d48:	ldrb	w0, [x0]
  408d4c:	cmp	w0, #0x0
  408d50:	b.ne	408d04 <ferror@plt+0x72a4>  // b.any
  408d54:	ldr	x1, [sp, #224]
  408d58:	ldr	x0, [sp, #96]
  408d5c:	cmp	x1, x0
  408d60:	b.cs	408d74 <ferror@plt+0x7314>  // b.hs, b.nlast
  408d64:	ldr	x1, [sp, #104]
  408d68:	ldr	x0, [sp, #224]
  408d6c:	add	x0, x1, x0
  408d70:	strb	wzr, [x0]
  408d74:	ldr	x0, [sp, #224]
  408d78:	b	408e0c <ferror@plt+0x73ac>
  408d7c:	nop
  408d80:	b	408db8 <ferror@plt+0x7358>
  408d84:	nop
  408d88:	b	408db8 <ferror@plt+0x7358>
  408d8c:	nop
  408d90:	b	408db8 <ferror@plt+0x7358>
  408d94:	nop
  408d98:	b	408db8 <ferror@plt+0x7358>
  408d9c:	nop
  408da0:	b	408db8 <ferror@plt+0x7358>
  408da4:	nop
  408da8:	b	408db8 <ferror@plt+0x7358>
  408dac:	nop
  408db0:	b	408db8 <ferror@plt+0x7358>
  408db4:	nop
  408db8:	ldr	w0, [sp, #76]
  408dbc:	cmp	w0, #0x2
  408dc0:	b.ne	408dd8 <ferror@plt+0x7378>  // b.any
  408dc4:	ldrb	w0, [sp, #199]
  408dc8:	cmp	w0, #0x0
  408dcc:	b.eq	408dd8 <ferror@plt+0x7378>  // b.none
  408dd0:	mov	w0, #0x4                   	// #4
  408dd4:	str	w0, [sp, #76]
  408dd8:	ldr	w0, [sp, #72]
  408ddc:	and	w1, w0, #0xfffffffd
  408de0:	ldr	x0, [sp, #240]
  408de4:	str	x0, [sp]
  408de8:	ldr	x7, [sp, #56]
  408dec:	mov	x6, #0x0                   	// #0
  408df0:	mov	w5, w1
  408df4:	ldr	w4, [sp, #76]
  408df8:	ldr	x3, [sp, #80]
  408dfc:	ldr	x2, [sp, #88]
  408e00:	ldr	x1, [sp, #96]
  408e04:	ldr	x0, [sp, #104]
  408e08:	bl	407a08 <ferror@plt+0x5fa8>
  408e0c:	ldr	x19, [sp, #32]
  408e10:	ldp	x29, x30, [sp, #16]
  408e14:	add	sp, sp, #0xf0
  408e18:	ret
  408e1c:	sub	sp, sp, #0x70
  408e20:	stp	x29, x30, [sp, #16]
  408e24:	add	x29, sp, #0x10
  408e28:	str	x0, [sp, #72]
  408e2c:	str	x1, [sp, #64]
  408e30:	str	x2, [sp, #56]
  408e34:	str	x3, [sp, #48]
  408e38:	str	x4, [sp, #40]
  408e3c:	ldr	x0, [sp, #40]
  408e40:	cmp	x0, #0x0
  408e44:	b.eq	408e50 <ferror@plt+0x73f0>  // b.none
  408e48:	ldr	x0, [sp, #40]
  408e4c:	b	408e58 <ferror@plt+0x73f8>
  408e50:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  408e54:	add	x0, x0, #0x3d8
  408e58:	str	x0, [sp, #104]
  408e5c:	bl	401a20 <__errno_location@plt>
  408e60:	ldr	w0, [x0]
  408e64:	str	w0, [sp, #100]
  408e68:	ldr	x0, [sp, #104]
  408e6c:	ldr	w1, [x0]
  408e70:	ldr	x0, [sp, #104]
  408e74:	ldr	w2, [x0, #4]
  408e78:	ldr	x0, [sp, #104]
  408e7c:	add	x3, x0, #0x8
  408e80:	ldr	x0, [sp, #104]
  408e84:	ldr	x4, [x0, #40]
  408e88:	ldr	x0, [sp, #104]
  408e8c:	ldr	x0, [x0, #48]
  408e90:	str	x0, [sp]
  408e94:	mov	x7, x4
  408e98:	mov	x6, x3
  408e9c:	mov	w5, w2
  408ea0:	mov	w4, w1
  408ea4:	ldr	x3, [sp, #48]
  408ea8:	ldr	x2, [sp, #56]
  408eac:	ldr	x1, [sp, #64]
  408eb0:	ldr	x0, [sp, #72]
  408eb4:	bl	407a08 <ferror@plt+0x5fa8>
  408eb8:	str	x0, [sp, #88]
  408ebc:	bl	401a20 <__errno_location@plt>
  408ec0:	mov	x1, x0
  408ec4:	ldr	w0, [sp, #100]
  408ec8:	str	w0, [x1]
  408ecc:	ldr	x0, [sp, #88]
  408ed0:	ldp	x29, x30, [sp, #16]
  408ed4:	add	sp, sp, #0x70
  408ed8:	ret
  408edc:	stp	x29, x30, [sp, #-48]!
  408ee0:	mov	x29, sp
  408ee4:	str	x0, [sp, #40]
  408ee8:	str	x1, [sp, #32]
  408eec:	str	x2, [sp, #24]
  408ef0:	ldr	x3, [sp, #24]
  408ef4:	mov	x2, #0x0                   	// #0
  408ef8:	ldr	x1, [sp, #32]
  408efc:	ldr	x0, [sp, #40]
  408f00:	bl	408f0c <ferror@plt+0x74ac>
  408f04:	ldp	x29, x30, [sp], #48
  408f08:	ret
  408f0c:	sub	sp, sp, #0x60
  408f10:	stp	x29, x30, [sp, #16]
  408f14:	add	x29, sp, #0x10
  408f18:	str	x0, [sp, #56]
  408f1c:	str	x1, [sp, #48]
  408f20:	str	x2, [sp, #40]
  408f24:	str	x3, [sp, #32]
  408f28:	ldr	x0, [sp, #32]
  408f2c:	cmp	x0, #0x0
  408f30:	b.eq	408f3c <ferror@plt+0x74dc>  // b.none
  408f34:	ldr	x0, [sp, #32]
  408f38:	b	408f44 <ferror@plt+0x74e4>
  408f3c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  408f40:	add	x0, x0, #0x3d8
  408f44:	str	x0, [sp, #88]
  408f48:	bl	401a20 <__errno_location@plt>
  408f4c:	ldr	w0, [x0]
  408f50:	str	w0, [sp, #84]
  408f54:	ldr	x0, [sp, #88]
  408f58:	ldr	w0, [x0, #4]
  408f5c:	ldr	x1, [sp, #40]
  408f60:	cmp	x1, #0x0
  408f64:	cset	w1, eq  // eq = none
  408f68:	and	w1, w1, #0xff
  408f6c:	orr	w0, w0, w1
  408f70:	str	w0, [sp, #80]
  408f74:	ldr	x0, [sp, #88]
  408f78:	ldr	w1, [x0]
  408f7c:	ldr	x0, [sp, #88]
  408f80:	add	x2, x0, #0x8
  408f84:	ldr	x0, [sp, #88]
  408f88:	ldr	x3, [x0, #40]
  408f8c:	ldr	x0, [sp, #88]
  408f90:	ldr	x0, [x0, #48]
  408f94:	str	x0, [sp]
  408f98:	mov	x7, x3
  408f9c:	mov	x6, x2
  408fa0:	ldr	w5, [sp, #80]
  408fa4:	mov	w4, w1
  408fa8:	ldr	x3, [sp, #48]
  408fac:	ldr	x2, [sp, #56]
  408fb0:	mov	x1, #0x0                   	// #0
  408fb4:	mov	x0, #0x0                   	// #0
  408fb8:	bl	407a08 <ferror@plt+0x5fa8>
  408fbc:	add	x0, x0, #0x1
  408fc0:	str	x0, [sp, #72]
  408fc4:	ldr	x0, [sp, #72]
  408fc8:	bl	40a318 <ferror@plt+0x88b8>
  408fcc:	str	x0, [sp, #64]
  408fd0:	ldr	x0, [sp, #88]
  408fd4:	ldr	w1, [x0]
  408fd8:	ldr	x0, [sp, #88]
  408fdc:	add	x2, x0, #0x8
  408fe0:	ldr	x0, [sp, #88]
  408fe4:	ldr	x3, [x0, #40]
  408fe8:	ldr	x0, [sp, #88]
  408fec:	ldr	x0, [x0, #48]
  408ff0:	str	x0, [sp]
  408ff4:	mov	x7, x3
  408ff8:	mov	x6, x2
  408ffc:	ldr	w5, [sp, #80]
  409000:	mov	w4, w1
  409004:	ldr	x3, [sp, #48]
  409008:	ldr	x2, [sp, #56]
  40900c:	ldr	x1, [sp, #72]
  409010:	ldr	x0, [sp, #64]
  409014:	bl	407a08 <ferror@plt+0x5fa8>
  409018:	bl	401a20 <__errno_location@plt>
  40901c:	mov	x1, x0
  409020:	ldr	w0, [sp, #84]
  409024:	str	w0, [x1]
  409028:	ldr	x0, [sp, #40]
  40902c:	cmp	x0, #0x0
  409030:	b.eq	409044 <ferror@plt+0x75e4>  // b.none
  409034:	ldr	x0, [sp, #72]
  409038:	sub	x1, x0, #0x1
  40903c:	ldr	x0, [sp, #40]
  409040:	str	x1, [x0]
  409044:	ldr	x0, [sp, #64]
  409048:	ldp	x29, x30, [sp, #16]
  40904c:	add	sp, sp, #0x60
  409050:	ret
  409054:	stp	x29, x30, [sp, #-32]!
  409058:	mov	x29, sp
  40905c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409060:	add	x0, x0, #0x248
  409064:	ldr	x0, [x0]
  409068:	str	x0, [sp, #16]
  40906c:	mov	w0, #0x1                   	// #1
  409070:	str	w0, [sp, #28]
  409074:	b	40909c <ferror@plt+0x763c>
  409078:	ldrsw	x0, [sp, #28]
  40907c:	lsl	x0, x0, #4
  409080:	ldr	x1, [sp, #16]
  409084:	add	x0, x1, x0
  409088:	ldr	x0, [x0, #8]
  40908c:	bl	401940 <free@plt>
  409090:	ldr	w0, [sp, #28]
  409094:	add	w0, w0, #0x1
  409098:	str	w0, [sp, #28]
  40909c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4090a0:	add	x0, x0, #0x230
  4090a4:	ldr	w0, [x0]
  4090a8:	ldr	w1, [sp, #28]
  4090ac:	cmp	w1, w0
  4090b0:	b.lt	409078 <ferror@plt+0x7618>  // b.tstop
  4090b4:	ldr	x0, [sp, #16]
  4090b8:	ldr	x1, [x0, #8]
  4090bc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4090c0:	add	x0, x0, #0x410
  4090c4:	cmp	x1, x0
  4090c8:	b.eq	4090fc <ferror@plt+0x769c>  // b.none
  4090cc:	ldr	x0, [sp, #16]
  4090d0:	ldr	x0, [x0, #8]
  4090d4:	bl	401940 <free@plt>
  4090d8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4090dc:	add	x0, x0, #0x238
  4090e0:	mov	x1, #0x100                 	// #256
  4090e4:	str	x1, [x0]
  4090e8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4090ec:	add	x0, x0, #0x238
  4090f0:	adrp	x1, 420000 <ferror@plt+0x1e5a0>
  4090f4:	add	x1, x1, #0x410
  4090f8:	str	x1, [x0, #8]
  4090fc:	ldr	x1, [sp, #16]
  409100:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409104:	add	x0, x0, #0x238
  409108:	cmp	x1, x0
  40910c:	b.eq	40912c <ferror@plt+0x76cc>  // b.none
  409110:	ldr	x0, [sp, #16]
  409114:	bl	401940 <free@plt>
  409118:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40911c:	add	x0, x0, #0x248
  409120:	adrp	x1, 420000 <ferror@plt+0x1e5a0>
  409124:	add	x1, x1, #0x238
  409128:	str	x1, [x0]
  40912c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409130:	add	x0, x0, #0x230
  409134:	mov	w1, #0x1                   	// #1
  409138:	str	w1, [x0]
  40913c:	nop
  409140:	ldp	x29, x30, [sp], #32
  409144:	ret
  409148:	sub	sp, sp, #0x80
  40914c:	stp	x29, x30, [sp, #16]
  409150:	add	x29, sp, #0x10
  409154:	str	w0, [sp, #60]
  409158:	str	x1, [sp, #48]
  40915c:	str	x2, [sp, #40]
  409160:	str	x3, [sp, #32]
  409164:	bl	401a20 <__errno_location@plt>
  409168:	ldr	w0, [x0]
  40916c:	str	w0, [sp, #108]
  409170:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409174:	add	x0, x0, #0x248
  409178:	ldr	x0, [x0]
  40917c:	str	x0, [sp, #120]
  409180:	ldr	w0, [sp, #60]
  409184:	cmp	w0, #0x0
  409188:	b.ge	409190 <ferror@plt+0x7730>  // b.tcont
  40918c:	bl	401880 <abort@plt>
  409190:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409194:	add	x0, x0, #0x230
  409198:	ldr	w0, [x0]
  40919c:	ldr	w1, [sp, #60]
  4091a0:	cmp	w1, w0
  4091a4:	b.lt	40929c <ferror@plt+0x783c>  // b.tstop
  4091a8:	ldr	x1, [sp, #120]
  4091ac:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4091b0:	add	x0, x0, #0x238
  4091b4:	cmp	x1, x0
  4091b8:	cset	w0, eq  // eq = none
  4091bc:	strb	w0, [sp, #107]
  4091c0:	mov	w0, #0x7ffffffe            	// #2147483646
  4091c4:	str	w0, [sp, #100]
  4091c8:	ldr	w1, [sp, #100]
  4091cc:	ldr	w0, [sp, #60]
  4091d0:	cmp	w1, w0
  4091d4:	b.ge	4091dc <ferror@plt+0x777c>  // b.tcont
  4091d8:	bl	40a514 <ferror@plt+0x8ab4>
  4091dc:	ldrb	w0, [sp, #107]
  4091e0:	cmp	w0, #0x0
  4091e4:	b.eq	4091f0 <ferror@plt+0x7790>  // b.none
  4091e8:	mov	x0, #0x0                   	// #0
  4091ec:	b	4091f4 <ferror@plt+0x7794>
  4091f0:	ldr	x0, [sp, #120]
  4091f4:	ldr	w1, [sp, #60]
  4091f8:	add	w1, w1, #0x1
  4091fc:	sxtw	x1, w1
  409200:	lsl	x1, x1, #4
  409204:	bl	40a374 <ferror@plt+0x8914>
  409208:	str	x0, [sp, #120]
  40920c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409210:	add	x0, x0, #0x248
  409214:	ldr	x1, [sp, #120]
  409218:	str	x1, [x0]
  40921c:	ldrb	w0, [sp, #107]
  409220:	cmp	w0, #0x0
  409224:	b.eq	40923c <ferror@plt+0x77dc>  // b.none
  409228:	ldr	x2, [sp, #120]
  40922c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409230:	add	x0, x0, #0x238
  409234:	ldp	x0, x1, [x0]
  409238:	stp	x0, x1, [x2]
  40923c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409240:	add	x0, x0, #0x230
  409244:	ldr	w0, [x0]
  409248:	sxtw	x0, w0
  40924c:	lsl	x0, x0, #4
  409250:	ldr	x1, [sp, #120]
  409254:	add	x3, x1, x0
  409258:	ldr	w0, [sp, #60]
  40925c:	add	w1, w0, #0x1
  409260:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409264:	add	x0, x0, #0x230
  409268:	ldr	w0, [x0]
  40926c:	sub	w0, w1, w0
  409270:	sxtw	x0, w0
  409274:	lsl	x0, x0, #4
  409278:	mov	x2, x0
  40927c:	mov	w1, #0x0                   	// #0
  409280:	mov	x0, x3
  409284:	bl	401810 <memset@plt>
  409288:	ldr	w0, [sp, #60]
  40928c:	add	w1, w0, #0x1
  409290:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409294:	add	x0, x0, #0x230
  409298:	str	w1, [x0]
  40929c:	ldrsw	x0, [sp, #60]
  4092a0:	lsl	x0, x0, #4
  4092a4:	ldr	x1, [sp, #120]
  4092a8:	add	x0, x1, x0
  4092ac:	ldr	x0, [x0]
  4092b0:	str	x0, [sp, #88]
  4092b4:	ldrsw	x0, [sp, #60]
  4092b8:	lsl	x0, x0, #4
  4092bc:	ldr	x1, [sp, #120]
  4092c0:	add	x0, x1, x0
  4092c4:	ldr	x0, [x0, #8]
  4092c8:	str	x0, [sp, #112]
  4092cc:	ldr	x0, [sp, #32]
  4092d0:	ldr	w0, [x0, #4]
  4092d4:	orr	w0, w0, #0x1
  4092d8:	str	w0, [sp, #84]
  4092dc:	ldr	x0, [sp, #32]
  4092e0:	ldr	w1, [x0]
  4092e4:	ldr	x0, [sp, #32]
  4092e8:	add	x2, x0, #0x8
  4092ec:	ldr	x0, [sp, #32]
  4092f0:	ldr	x3, [x0, #40]
  4092f4:	ldr	x0, [sp, #32]
  4092f8:	ldr	x0, [x0, #48]
  4092fc:	str	x0, [sp]
  409300:	mov	x7, x3
  409304:	mov	x6, x2
  409308:	ldr	w5, [sp, #84]
  40930c:	mov	w4, w1
  409310:	ldr	x3, [sp, #40]
  409314:	ldr	x2, [sp, #48]
  409318:	ldr	x1, [sp, #88]
  40931c:	ldr	x0, [sp, #112]
  409320:	bl	407a08 <ferror@plt+0x5fa8>
  409324:	str	x0, [sp, #72]
  409328:	ldr	x1, [sp, #88]
  40932c:	ldr	x0, [sp, #72]
  409330:	cmp	x1, x0
  409334:	b.hi	4093e4 <ferror@plt+0x7984>  // b.pmore
  409338:	ldr	x0, [sp, #72]
  40933c:	add	x0, x0, #0x1
  409340:	str	x0, [sp, #88]
  409344:	ldrsw	x0, [sp, #60]
  409348:	lsl	x0, x0, #4
  40934c:	ldr	x1, [sp, #120]
  409350:	add	x0, x1, x0
  409354:	ldr	x1, [sp, #88]
  409358:	str	x1, [x0]
  40935c:	ldr	x1, [sp, #112]
  409360:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409364:	add	x0, x0, #0x410
  409368:	cmp	x1, x0
  40936c:	b.eq	409378 <ferror@plt+0x7918>  // b.none
  409370:	ldr	x0, [sp, #112]
  409374:	bl	401940 <free@plt>
  409378:	ldr	x0, [sp, #88]
  40937c:	bl	40a318 <ferror@plt+0x88b8>
  409380:	str	x0, [sp, #112]
  409384:	ldrsw	x0, [sp, #60]
  409388:	lsl	x0, x0, #4
  40938c:	ldr	x1, [sp, #120]
  409390:	add	x0, x1, x0
  409394:	ldr	x1, [sp, #112]
  409398:	str	x1, [x0, #8]
  40939c:	ldr	x0, [sp, #32]
  4093a0:	ldr	w1, [x0]
  4093a4:	ldr	x0, [sp, #32]
  4093a8:	add	x2, x0, #0x8
  4093ac:	ldr	x0, [sp, #32]
  4093b0:	ldr	x3, [x0, #40]
  4093b4:	ldr	x0, [sp, #32]
  4093b8:	ldr	x0, [x0, #48]
  4093bc:	str	x0, [sp]
  4093c0:	mov	x7, x3
  4093c4:	mov	x6, x2
  4093c8:	ldr	w5, [sp, #84]
  4093cc:	mov	w4, w1
  4093d0:	ldr	x3, [sp, #40]
  4093d4:	ldr	x2, [sp, #48]
  4093d8:	ldr	x1, [sp, #88]
  4093dc:	ldr	x0, [sp, #112]
  4093e0:	bl	407a08 <ferror@plt+0x5fa8>
  4093e4:	bl	401a20 <__errno_location@plt>
  4093e8:	mov	x1, x0
  4093ec:	ldr	w0, [sp, #108]
  4093f0:	str	w0, [x1]
  4093f4:	ldr	x0, [sp, #112]
  4093f8:	ldp	x29, x30, [sp, #16]
  4093fc:	add	sp, sp, #0x80
  409400:	ret
  409404:	stp	x29, x30, [sp, #-32]!
  409408:	mov	x29, sp
  40940c:	str	w0, [sp, #28]
  409410:	str	x1, [sp, #16]
  409414:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409418:	add	x3, x0, #0x3d8
  40941c:	mov	x2, #0xffffffffffffffff    	// #-1
  409420:	ldr	x1, [sp, #16]
  409424:	ldr	w0, [sp, #28]
  409428:	bl	409148 <ferror@plt+0x76e8>
  40942c:	ldp	x29, x30, [sp], #32
  409430:	ret
  409434:	stp	x29, x30, [sp, #-48]!
  409438:	mov	x29, sp
  40943c:	str	w0, [sp, #44]
  409440:	str	x1, [sp, #32]
  409444:	str	x2, [sp, #24]
  409448:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40944c:	add	x3, x0, #0x3d8
  409450:	ldr	x2, [sp, #24]
  409454:	ldr	x1, [sp, #32]
  409458:	ldr	w0, [sp, #44]
  40945c:	bl	409148 <ferror@plt+0x76e8>
  409460:	ldp	x29, x30, [sp], #48
  409464:	ret
  409468:	stp	x29, x30, [sp, #-32]!
  40946c:	mov	x29, sp
  409470:	str	x0, [sp, #24]
  409474:	ldr	x1, [sp, #24]
  409478:	mov	w0, #0x0                   	// #0
  40947c:	bl	409404 <ferror@plt+0x79a4>
  409480:	ldp	x29, x30, [sp], #32
  409484:	ret
  409488:	stp	x29, x30, [sp, #-32]!
  40948c:	mov	x29, sp
  409490:	str	x0, [sp, #24]
  409494:	str	x1, [sp, #16]
  409498:	ldr	x2, [sp, #16]
  40949c:	ldr	x1, [sp, #24]
  4094a0:	mov	w0, #0x0                   	// #0
  4094a4:	bl	409434 <ferror@plt+0x79d4>
  4094a8:	ldp	x29, x30, [sp], #32
  4094ac:	ret
  4094b0:	stp	x29, x30, [sp, #-96]!
  4094b4:	mov	x29, sp
  4094b8:	str	w0, [sp, #28]
  4094bc:	str	w1, [sp, #24]
  4094c0:	str	x2, [sp, #16]
  4094c4:	add	x0, sp, #0x28
  4094c8:	mov	x8, x0
  4094cc:	ldr	w0, [sp, #24]
  4094d0:	bl	4078c0 <ferror@plt+0x5e60>
  4094d4:	add	x0, sp, #0x28
  4094d8:	mov	x3, x0
  4094dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4094e0:	ldr	x1, [sp, #16]
  4094e4:	ldr	w0, [sp, #28]
  4094e8:	bl	409148 <ferror@plt+0x76e8>
  4094ec:	ldp	x29, x30, [sp], #96
  4094f0:	ret
  4094f4:	stp	x29, x30, [sp, #-112]!
  4094f8:	mov	x29, sp
  4094fc:	str	w0, [sp, #44]
  409500:	str	w1, [sp, #40]
  409504:	str	x2, [sp, #32]
  409508:	str	x3, [sp, #24]
  40950c:	add	x0, sp, #0x38
  409510:	mov	x8, x0
  409514:	ldr	w0, [sp, #40]
  409518:	bl	4078c0 <ferror@plt+0x5e60>
  40951c:	add	x0, sp, #0x38
  409520:	mov	x3, x0
  409524:	ldr	x2, [sp, #24]
  409528:	ldr	x1, [sp, #32]
  40952c:	ldr	w0, [sp, #44]
  409530:	bl	409148 <ferror@plt+0x76e8>
  409534:	ldp	x29, x30, [sp], #112
  409538:	ret
  40953c:	stp	x29, x30, [sp, #-32]!
  409540:	mov	x29, sp
  409544:	str	w0, [sp, #28]
  409548:	str	x1, [sp, #16]
  40954c:	ldr	x2, [sp, #16]
  409550:	ldr	w1, [sp, #28]
  409554:	mov	w0, #0x0                   	// #0
  409558:	bl	4094b0 <ferror@plt+0x7a50>
  40955c:	ldp	x29, x30, [sp], #32
  409560:	ret
  409564:	stp	x29, x30, [sp, #-48]!
  409568:	mov	x29, sp
  40956c:	str	w0, [sp, #44]
  409570:	str	x1, [sp, #32]
  409574:	str	x2, [sp, #24]
  409578:	ldr	x3, [sp, #24]
  40957c:	ldr	x2, [sp, #32]
  409580:	ldr	w1, [sp, #44]
  409584:	mov	w0, #0x0                   	// #0
  409588:	bl	4094f4 <ferror@plt+0x7a94>
  40958c:	ldp	x29, x30, [sp], #48
  409590:	ret
  409594:	stp	x29, x30, [sp, #-112]!
  409598:	mov	x29, sp
  40959c:	str	x0, [sp, #40]
  4095a0:	str	x1, [sp, #32]
  4095a4:	strb	w2, [sp, #31]
  4095a8:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  4095ac:	add	x1, x0, #0x3d8
  4095b0:	add	x0, sp, #0x38
  4095b4:	ldp	x2, x3, [x1]
  4095b8:	stp	x2, x3, [x0]
  4095bc:	ldp	x2, x3, [x1, #16]
  4095c0:	stp	x2, x3, [x0, #16]
  4095c4:	ldp	x2, x3, [x1, #32]
  4095c8:	stp	x2, x3, [x0, #32]
  4095cc:	ldr	x1, [x1, #48]
  4095d0:	str	x1, [x0, #48]
  4095d4:	add	x0, sp, #0x38
  4095d8:	mov	w2, #0x1                   	// #1
  4095dc:	ldrb	w1, [sp, #31]
  4095e0:	bl	407750 <ferror@plt+0x5cf0>
  4095e4:	add	x0, sp, #0x38
  4095e8:	mov	x3, x0
  4095ec:	ldr	x2, [sp, #32]
  4095f0:	ldr	x1, [sp, #40]
  4095f4:	mov	w0, #0x0                   	// #0
  4095f8:	bl	409148 <ferror@plt+0x76e8>
  4095fc:	ldp	x29, x30, [sp], #112
  409600:	ret
  409604:	stp	x29, x30, [sp, #-32]!
  409608:	mov	x29, sp
  40960c:	str	x0, [sp, #24]
  409610:	strb	w1, [sp, #23]
  409614:	ldrb	w2, [sp, #23]
  409618:	mov	x1, #0xffffffffffffffff    	// #-1
  40961c:	ldr	x0, [sp, #24]
  409620:	bl	409594 <ferror@plt+0x7b34>
  409624:	ldp	x29, x30, [sp], #32
  409628:	ret
  40962c:	stp	x29, x30, [sp, #-32]!
  409630:	mov	x29, sp
  409634:	str	x0, [sp, #24]
  409638:	mov	w1, #0x3a                  	// #58
  40963c:	ldr	x0, [sp, #24]
  409640:	bl	409604 <ferror@plt+0x7ba4>
  409644:	ldp	x29, x30, [sp], #32
  409648:	ret
  40964c:	stp	x29, x30, [sp, #-32]!
  409650:	mov	x29, sp
  409654:	str	x0, [sp, #24]
  409658:	str	x1, [sp, #16]
  40965c:	mov	w2, #0x3a                  	// #58
  409660:	ldr	x1, [sp, #16]
  409664:	ldr	x0, [sp, #24]
  409668:	bl	409594 <ferror@plt+0x7b34>
  40966c:	ldp	x29, x30, [sp], #32
  409670:	ret
  409674:	stp	x29, x30, [sp, #-160]!
  409678:	mov	x29, sp
  40967c:	str	w0, [sp, #92]
  409680:	str	w1, [sp, #88]
  409684:	str	x2, [sp, #80]
  409688:	add	x0, sp, #0x10
  40968c:	mov	x8, x0
  409690:	ldr	w0, [sp, #88]
  409694:	bl	4078c0 <ferror@plt+0x5e60>
  409698:	add	x0, sp, #0x68
  40969c:	add	x1, sp, #0x10
  4096a0:	ldp	x2, x3, [x1]
  4096a4:	stp	x2, x3, [x0]
  4096a8:	ldp	x2, x3, [x1, #16]
  4096ac:	stp	x2, x3, [x0, #16]
  4096b0:	ldp	x2, x3, [x1, #32]
  4096b4:	stp	x2, x3, [x0, #32]
  4096b8:	ldr	x1, [x1, #48]
  4096bc:	str	x1, [x0, #48]
  4096c0:	add	x0, sp, #0x68
  4096c4:	mov	w2, #0x1                   	// #1
  4096c8:	mov	w1, #0x3a                  	// #58
  4096cc:	bl	407750 <ferror@plt+0x5cf0>
  4096d0:	add	x0, sp, #0x68
  4096d4:	mov	x3, x0
  4096d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4096dc:	ldr	x1, [sp, #80]
  4096e0:	ldr	w0, [sp, #92]
  4096e4:	bl	409148 <ferror@plt+0x76e8>
  4096e8:	ldp	x29, x30, [sp], #160
  4096ec:	ret
  4096f0:	stp	x29, x30, [sp, #-48]!
  4096f4:	mov	x29, sp
  4096f8:	str	w0, [sp, #44]
  4096fc:	str	x1, [sp, #32]
  409700:	str	x2, [sp, #24]
  409704:	str	x3, [sp, #16]
  409708:	mov	x4, #0xffffffffffffffff    	// #-1
  40970c:	ldr	x3, [sp, #16]
  409710:	ldr	x2, [sp, #24]
  409714:	ldr	x1, [sp, #32]
  409718:	ldr	w0, [sp, #44]
  40971c:	bl	409728 <ferror@plt+0x7cc8>
  409720:	ldp	x29, x30, [sp], #48
  409724:	ret
  409728:	stp	x29, x30, [sp, #-128]!
  40972c:	mov	x29, sp
  409730:	str	w0, [sp, #60]
  409734:	str	x1, [sp, #48]
  409738:	str	x2, [sp, #40]
  40973c:	str	x3, [sp, #32]
  409740:	str	x4, [sp, #24]
  409744:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409748:	add	x1, x0, #0x3d8
  40974c:	add	x0, sp, #0x48
  409750:	ldp	x2, x3, [x1]
  409754:	stp	x2, x3, [x0]
  409758:	ldp	x2, x3, [x1, #16]
  40975c:	stp	x2, x3, [x0, #16]
  409760:	ldp	x2, x3, [x1, #32]
  409764:	stp	x2, x3, [x0, #32]
  409768:	ldr	x1, [x1, #48]
  40976c:	str	x1, [x0, #48]
  409770:	add	x0, sp, #0x48
  409774:	ldr	x2, [sp, #40]
  409778:	ldr	x1, [sp, #48]
  40977c:	bl	407848 <ferror@plt+0x5de8>
  409780:	add	x0, sp, #0x48
  409784:	mov	x3, x0
  409788:	ldr	x2, [sp, #24]
  40978c:	ldr	x1, [sp, #32]
  409790:	ldr	w0, [sp, #60]
  409794:	bl	409148 <ferror@plt+0x76e8>
  409798:	ldp	x29, x30, [sp], #128
  40979c:	ret
  4097a0:	stp	x29, x30, [sp, #-48]!
  4097a4:	mov	x29, sp
  4097a8:	str	x0, [sp, #40]
  4097ac:	str	x1, [sp, #32]
  4097b0:	str	x2, [sp, #24]
  4097b4:	ldr	x3, [sp, #24]
  4097b8:	ldr	x2, [sp, #32]
  4097bc:	ldr	x1, [sp, #40]
  4097c0:	mov	w0, #0x0                   	// #0
  4097c4:	bl	4096f0 <ferror@plt+0x7c90>
  4097c8:	ldp	x29, x30, [sp], #48
  4097cc:	ret
  4097d0:	stp	x29, x30, [sp, #-48]!
  4097d4:	mov	x29, sp
  4097d8:	str	x0, [sp, #40]
  4097dc:	str	x1, [sp, #32]
  4097e0:	str	x2, [sp, #24]
  4097e4:	str	x3, [sp, #16]
  4097e8:	ldr	x4, [sp, #16]
  4097ec:	ldr	x3, [sp, #24]
  4097f0:	ldr	x2, [sp, #32]
  4097f4:	ldr	x1, [sp, #40]
  4097f8:	mov	w0, #0x0                   	// #0
  4097fc:	bl	409728 <ferror@plt+0x7cc8>
  409800:	ldp	x29, x30, [sp], #48
  409804:	ret
  409808:	stp	x29, x30, [sp, #-48]!
  40980c:	mov	x29, sp
  409810:	str	w0, [sp, #44]
  409814:	str	x1, [sp, #32]
  409818:	str	x2, [sp, #24]
  40981c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  409820:	add	x3, x0, #0x250
  409824:	ldr	x2, [sp, #24]
  409828:	ldr	x1, [sp, #32]
  40982c:	ldr	w0, [sp, #44]
  409830:	bl	409148 <ferror@plt+0x76e8>
  409834:	ldp	x29, x30, [sp], #48
  409838:	ret
  40983c:	stp	x29, x30, [sp, #-32]!
  409840:	mov	x29, sp
  409844:	str	x0, [sp, #24]
  409848:	str	x1, [sp, #16]
  40984c:	ldr	x2, [sp, #16]
  409850:	ldr	x1, [sp, #24]
  409854:	mov	w0, #0x0                   	// #0
  409858:	bl	409808 <ferror@plt+0x7da8>
  40985c:	ldp	x29, x30, [sp], #32
  409860:	ret
  409864:	stp	x29, x30, [sp, #-32]!
  409868:	mov	x29, sp
  40986c:	str	w0, [sp, #28]
  409870:	str	x1, [sp, #16]
  409874:	mov	x2, #0xffffffffffffffff    	// #-1
  409878:	ldr	x1, [sp, #16]
  40987c:	ldr	w0, [sp, #28]
  409880:	bl	409808 <ferror@plt+0x7da8>
  409884:	ldp	x29, x30, [sp], #32
  409888:	ret
  40988c:	stp	x29, x30, [sp, #-32]!
  409890:	mov	x29, sp
  409894:	str	x0, [sp, #24]
  409898:	ldr	x1, [sp, #24]
  40989c:	mov	w0, #0x0                   	// #0
  4098a0:	bl	409864 <ferror@plt+0x7e04>
  4098a4:	ldp	x29, x30, [sp], #32
  4098a8:	ret
  4098ac:	sub	sp, sp, #0x60
  4098b0:	stp	x29, x30, [sp, #32]
  4098b4:	add	x29, sp, #0x20
  4098b8:	str	x0, [sp, #88]
  4098bc:	str	x1, [sp, #80]
  4098c0:	str	x2, [sp, #72]
  4098c4:	str	x3, [sp, #64]
  4098c8:	str	x4, [sp, #56]
  4098cc:	str	x5, [sp, #48]
  4098d0:	ldr	x0, [sp, #80]
  4098d4:	cmp	x0, #0x0
  4098d8:	b.eq	4098fc <ferror@plt+0x7e9c>  // b.none
  4098dc:	ldr	x4, [sp, #64]
  4098e0:	ldr	x3, [sp, #72]
  4098e4:	ldr	x2, [sp, #80]
  4098e8:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  4098ec:	add	x1, x0, #0xfd8
  4098f0:	ldr	x0, [sp, #88]
  4098f4:	bl	401a40 <fprintf@plt>
  4098f8:	b	409914 <ferror@plt+0x7eb4>
  4098fc:	ldr	x3, [sp, #64]
  409900:	ldr	x2, [sp, #72]
  409904:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  409908:	add	x1, x0, #0xfe8
  40990c:	ldr	x0, [sp, #88]
  409910:	bl	401a40 <fprintf@plt>
  409914:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  409918:	add	x0, x0, #0xff0
  40991c:	bl	401a30 <gettext@plt>
  409920:	mov	w3, #0x7e3                 	// #2019
  409924:	mov	x2, x0
  409928:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40992c:	add	x1, x0, #0x320
  409930:	ldr	x0, [sp, #88]
  409934:	bl	401a40 <fprintf@plt>
  409938:	adrp	x0, 40d000 <ferror@plt+0xb5a0>
  40993c:	add	x0, x0, #0xff8
  409940:	bl	401a30 <gettext@plt>
  409944:	ldr	x1, [sp, #88]
  409948:	bl	4019c0 <fputs_unlocked@plt>
  40994c:	ldr	x0, [sp, #48]
  409950:	cmp	x0, #0x9
  409954:	b.eq	409d28 <ferror@plt+0x82c8>  // b.none
  409958:	ldr	x0, [sp, #48]
  40995c:	cmp	x0, #0x9
  409960:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  409964:	ldr	x0, [sp, #48]
  409968:	cmp	x0, #0x8
  40996c:	b.eq	409ca4 <ferror@plt+0x8244>  // b.none
  409970:	ldr	x0, [sp, #48]
  409974:	cmp	x0, #0x8
  409978:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  40997c:	ldr	x0, [sp, #48]
  409980:	cmp	x0, #0x7
  409984:	b.eq	409c18 <ferror@plt+0x81b8>  // b.none
  409988:	ldr	x0, [sp, #48]
  40998c:	cmp	x0, #0x7
  409990:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  409994:	ldr	x0, [sp, #48]
  409998:	cmp	x0, #0x6
  40999c:	b.eq	409b9c <ferror@plt+0x813c>  // b.none
  4099a0:	ldr	x0, [sp, #48]
  4099a4:	cmp	x0, #0x6
  4099a8:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  4099ac:	ldr	x0, [sp, #48]
  4099b0:	cmp	x0, #0x5
  4099b4:	b.eq	409b30 <ferror@plt+0x80d0>  // b.none
  4099b8:	ldr	x0, [sp, #48]
  4099bc:	cmp	x0, #0x5
  4099c0:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  4099c4:	ldr	x0, [sp, #48]
  4099c8:	cmp	x0, #0x4
  4099cc:	b.eq	409ad4 <ferror@plt+0x8074>  // b.none
  4099d0:	ldr	x0, [sp, #48]
  4099d4:	cmp	x0, #0x4
  4099d8:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  4099dc:	ldr	x0, [sp, #48]
  4099e0:	cmp	x0, #0x3
  4099e4:	b.eq	409a88 <ferror@plt+0x8028>  // b.none
  4099e8:	ldr	x0, [sp, #48]
  4099ec:	cmp	x0, #0x3
  4099f0:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  4099f4:	ldr	x0, [sp, #48]
  4099f8:	cmp	x0, #0x2
  4099fc:	b.eq	409a4c <ferror@plt+0x7fec>  // b.none
  409a00:	ldr	x0, [sp, #48]
  409a04:	cmp	x0, #0x2
  409a08:	b.hi	409dc0 <ferror@plt+0x8360>  // b.pmore
  409a0c:	ldr	x0, [sp, #48]
  409a10:	cmp	x0, #0x0
  409a14:	b.eq	409e58 <ferror@plt+0x83f8>  // b.none
  409a18:	ldr	x0, [sp, #48]
  409a1c:	cmp	x0, #0x1
  409a20:	b.ne	409dc0 <ferror@plt+0x8360>  // b.any
  409a24:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409a28:	add	x0, x0, #0xc8
  409a2c:	bl	401a30 <gettext@plt>
  409a30:	mov	x1, x0
  409a34:	ldr	x0, [sp, #56]
  409a38:	ldr	x0, [x0]
  409a3c:	mov	x2, x0
  409a40:	ldr	x0, [sp, #88]
  409a44:	bl	401a40 <fprintf@plt>
  409a48:	b	409e5c <ferror@plt+0x83fc>
  409a4c:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409a50:	add	x0, x0, #0xd8
  409a54:	bl	401a30 <gettext@plt>
  409a58:	mov	x4, x0
  409a5c:	ldr	x0, [sp, #56]
  409a60:	ldr	x1, [x0]
  409a64:	ldr	x0, [sp, #56]
  409a68:	add	x0, x0, #0x8
  409a6c:	ldr	x0, [x0]
  409a70:	mov	x3, x0
  409a74:	mov	x2, x1
  409a78:	mov	x1, x4
  409a7c:	ldr	x0, [sp, #88]
  409a80:	bl	401a40 <fprintf@plt>
  409a84:	b	409e5c <ferror@plt+0x83fc>
  409a88:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409a8c:	add	x0, x0, #0xf0
  409a90:	bl	401a30 <gettext@plt>
  409a94:	mov	x5, x0
  409a98:	ldr	x0, [sp, #56]
  409a9c:	ldr	x1, [x0]
  409aa0:	ldr	x0, [sp, #56]
  409aa4:	add	x0, x0, #0x8
  409aa8:	ldr	x2, [x0]
  409aac:	ldr	x0, [sp, #56]
  409ab0:	add	x0, x0, #0x10
  409ab4:	ldr	x0, [x0]
  409ab8:	mov	x4, x0
  409abc:	mov	x3, x2
  409ac0:	mov	x2, x1
  409ac4:	mov	x1, x5
  409ac8:	ldr	x0, [sp, #88]
  409acc:	bl	401a40 <fprintf@plt>
  409ad0:	b	409e5c <ferror@plt+0x83fc>
  409ad4:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409ad8:	add	x0, x0, #0x110
  409adc:	bl	401a30 <gettext@plt>
  409ae0:	mov	x6, x0
  409ae4:	ldr	x0, [sp, #56]
  409ae8:	ldr	x1, [x0]
  409aec:	ldr	x0, [sp, #56]
  409af0:	add	x0, x0, #0x8
  409af4:	ldr	x2, [x0]
  409af8:	ldr	x0, [sp, #56]
  409afc:	add	x0, x0, #0x10
  409b00:	ldr	x3, [x0]
  409b04:	ldr	x0, [sp, #56]
  409b08:	add	x0, x0, #0x18
  409b0c:	ldr	x0, [x0]
  409b10:	mov	x5, x0
  409b14:	mov	x4, x3
  409b18:	mov	x3, x2
  409b1c:	mov	x2, x1
  409b20:	mov	x1, x6
  409b24:	ldr	x0, [sp, #88]
  409b28:	bl	401a40 <fprintf@plt>
  409b2c:	b	409e5c <ferror@plt+0x83fc>
  409b30:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409b34:	add	x0, x0, #0x130
  409b38:	bl	401a30 <gettext@plt>
  409b3c:	mov	x7, x0
  409b40:	ldr	x0, [sp, #56]
  409b44:	ldr	x1, [x0]
  409b48:	ldr	x0, [sp, #56]
  409b4c:	add	x0, x0, #0x8
  409b50:	ldr	x2, [x0]
  409b54:	ldr	x0, [sp, #56]
  409b58:	add	x0, x0, #0x10
  409b5c:	ldr	x3, [x0]
  409b60:	ldr	x0, [sp, #56]
  409b64:	add	x0, x0, #0x18
  409b68:	ldr	x4, [x0]
  409b6c:	ldr	x0, [sp, #56]
  409b70:	add	x0, x0, #0x20
  409b74:	ldr	x0, [x0]
  409b78:	mov	x6, x0
  409b7c:	mov	x5, x4
  409b80:	mov	x4, x3
  409b84:	mov	x3, x2
  409b88:	mov	x2, x1
  409b8c:	mov	x1, x7
  409b90:	ldr	x0, [sp, #88]
  409b94:	bl	401a40 <fprintf@plt>
  409b98:	b	409e5c <ferror@plt+0x83fc>
  409b9c:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409ba0:	add	x0, x0, #0x158
  409ba4:	bl	401a30 <gettext@plt>
  409ba8:	mov	x8, x0
  409bac:	ldr	x0, [sp, #56]
  409bb0:	ldr	x1, [x0]
  409bb4:	ldr	x0, [sp, #56]
  409bb8:	add	x0, x0, #0x8
  409bbc:	ldr	x2, [x0]
  409bc0:	ldr	x0, [sp, #56]
  409bc4:	add	x0, x0, #0x10
  409bc8:	ldr	x3, [x0]
  409bcc:	ldr	x0, [sp, #56]
  409bd0:	add	x0, x0, #0x18
  409bd4:	ldr	x4, [x0]
  409bd8:	ldr	x0, [sp, #56]
  409bdc:	add	x0, x0, #0x20
  409be0:	ldr	x5, [x0]
  409be4:	ldr	x0, [sp, #56]
  409be8:	add	x0, x0, #0x28
  409bec:	ldr	x0, [x0]
  409bf0:	mov	x7, x0
  409bf4:	mov	x6, x5
  409bf8:	mov	x5, x4
  409bfc:	mov	x4, x3
  409c00:	mov	x3, x2
  409c04:	mov	x2, x1
  409c08:	mov	x1, x8
  409c0c:	ldr	x0, [sp, #88]
  409c10:	bl	401a40 <fprintf@plt>
  409c14:	b	409e5c <ferror@plt+0x83fc>
  409c18:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409c1c:	add	x0, x0, #0x180
  409c20:	bl	401a30 <gettext@plt>
  409c24:	mov	x8, x0
  409c28:	ldr	x0, [sp, #56]
  409c2c:	ldr	x1, [x0]
  409c30:	ldr	x0, [sp, #56]
  409c34:	add	x0, x0, #0x8
  409c38:	ldr	x2, [x0]
  409c3c:	ldr	x0, [sp, #56]
  409c40:	add	x0, x0, #0x10
  409c44:	ldr	x3, [x0]
  409c48:	ldr	x0, [sp, #56]
  409c4c:	add	x0, x0, #0x18
  409c50:	ldr	x4, [x0]
  409c54:	ldr	x0, [sp, #56]
  409c58:	add	x0, x0, #0x20
  409c5c:	ldr	x5, [x0]
  409c60:	ldr	x0, [sp, #56]
  409c64:	add	x0, x0, #0x28
  409c68:	ldr	x6, [x0]
  409c6c:	ldr	x0, [sp, #56]
  409c70:	add	x0, x0, #0x30
  409c74:	ldr	x0, [x0]
  409c78:	str	x0, [sp]
  409c7c:	mov	x7, x6
  409c80:	mov	x6, x5
  409c84:	mov	x5, x4
  409c88:	mov	x4, x3
  409c8c:	mov	x3, x2
  409c90:	mov	x2, x1
  409c94:	mov	x1, x8
  409c98:	ldr	x0, [sp, #88]
  409c9c:	bl	401a40 <fprintf@plt>
  409ca0:	b	409e5c <ferror@plt+0x83fc>
  409ca4:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409ca8:	add	x0, x0, #0x1b0
  409cac:	bl	401a30 <gettext@plt>
  409cb0:	mov	x8, x0
  409cb4:	ldr	x0, [sp, #56]
  409cb8:	ldr	x2, [x0]
  409cbc:	ldr	x0, [sp, #56]
  409cc0:	add	x0, x0, #0x8
  409cc4:	ldr	x3, [x0]
  409cc8:	ldr	x0, [sp, #56]
  409ccc:	add	x0, x0, #0x10
  409cd0:	ldr	x4, [x0]
  409cd4:	ldr	x0, [sp, #56]
  409cd8:	add	x0, x0, #0x18
  409cdc:	ldr	x5, [x0]
  409ce0:	ldr	x0, [sp, #56]
  409ce4:	add	x0, x0, #0x20
  409ce8:	ldr	x6, [x0]
  409cec:	ldr	x0, [sp, #56]
  409cf0:	add	x0, x0, #0x28
  409cf4:	ldr	x7, [x0]
  409cf8:	ldr	x0, [sp, #56]
  409cfc:	add	x0, x0, #0x30
  409d00:	ldr	x0, [x0]
  409d04:	ldr	x1, [sp, #56]
  409d08:	add	x1, x1, #0x38
  409d0c:	ldr	x1, [x1]
  409d10:	str	x1, [sp, #8]
  409d14:	str	x0, [sp]
  409d18:	mov	x1, x8
  409d1c:	ldr	x0, [sp, #88]
  409d20:	bl	401a40 <fprintf@plt>
  409d24:	b	409e5c <ferror@plt+0x83fc>
  409d28:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409d2c:	add	x0, x0, #0x1e0
  409d30:	bl	401a30 <gettext@plt>
  409d34:	mov	x9, x0
  409d38:	ldr	x0, [sp, #56]
  409d3c:	ldr	x8, [x0]
  409d40:	ldr	x0, [sp, #56]
  409d44:	add	x0, x0, #0x8
  409d48:	ldr	x3, [x0]
  409d4c:	ldr	x0, [sp, #56]
  409d50:	add	x0, x0, #0x10
  409d54:	ldr	x4, [x0]
  409d58:	ldr	x0, [sp, #56]
  409d5c:	add	x0, x0, #0x18
  409d60:	ldr	x5, [x0]
  409d64:	ldr	x0, [sp, #56]
  409d68:	add	x0, x0, #0x20
  409d6c:	ldr	x6, [x0]
  409d70:	ldr	x0, [sp, #56]
  409d74:	add	x0, x0, #0x28
  409d78:	ldr	x7, [x0]
  409d7c:	ldr	x0, [sp, #56]
  409d80:	add	x0, x0, #0x30
  409d84:	ldr	x0, [x0]
  409d88:	ldr	x1, [sp, #56]
  409d8c:	add	x1, x1, #0x38
  409d90:	ldr	x1, [x1]
  409d94:	ldr	x2, [sp, #56]
  409d98:	add	x2, x2, #0x40
  409d9c:	ldr	x2, [x2]
  409da0:	str	x2, [sp, #16]
  409da4:	str	x1, [sp, #8]
  409da8:	str	x0, [sp]
  409dac:	mov	x2, x8
  409db0:	mov	x1, x9
  409db4:	ldr	x0, [sp, #88]
  409db8:	bl	401a40 <fprintf@plt>
  409dbc:	b	409e5c <ferror@plt+0x83fc>
  409dc0:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  409dc4:	add	x0, x0, #0x218
  409dc8:	bl	401a30 <gettext@plt>
  409dcc:	mov	x9, x0
  409dd0:	ldr	x0, [sp, #56]
  409dd4:	ldr	x8, [x0]
  409dd8:	ldr	x0, [sp, #56]
  409ddc:	add	x0, x0, #0x8
  409de0:	ldr	x3, [x0]
  409de4:	ldr	x0, [sp, #56]
  409de8:	add	x0, x0, #0x10
  409dec:	ldr	x4, [x0]
  409df0:	ldr	x0, [sp, #56]
  409df4:	add	x0, x0, #0x18
  409df8:	ldr	x5, [x0]
  409dfc:	ldr	x0, [sp, #56]
  409e00:	add	x0, x0, #0x20
  409e04:	ldr	x6, [x0]
  409e08:	ldr	x0, [sp, #56]
  409e0c:	add	x0, x0, #0x28
  409e10:	ldr	x7, [x0]
  409e14:	ldr	x0, [sp, #56]
  409e18:	add	x0, x0, #0x30
  409e1c:	ldr	x0, [x0]
  409e20:	ldr	x1, [sp, #56]
  409e24:	add	x1, x1, #0x38
  409e28:	ldr	x1, [x1]
  409e2c:	ldr	x2, [sp, #56]
  409e30:	add	x2, x2, #0x40
  409e34:	ldr	x2, [x2]
  409e38:	str	x2, [sp, #16]
  409e3c:	str	x1, [sp, #8]
  409e40:	str	x0, [sp]
  409e44:	mov	x2, x8
  409e48:	mov	x1, x9
  409e4c:	ldr	x0, [sp, #88]
  409e50:	bl	401a40 <fprintf@plt>
  409e54:	b	409e5c <ferror@plt+0x83fc>
  409e58:	nop
  409e5c:	nop
  409e60:	ldp	x29, x30, [sp, #32]
  409e64:	add	sp, sp, #0x60
  409e68:	ret
  409e6c:	stp	x29, x30, [sp, #-80]!
  409e70:	mov	x29, sp
  409e74:	str	x0, [sp, #56]
  409e78:	str	x1, [sp, #48]
  409e7c:	str	x2, [sp, #40]
  409e80:	str	x3, [sp, #32]
  409e84:	str	x4, [sp, #24]
  409e88:	str	xzr, [sp, #72]
  409e8c:	b	409e9c <ferror@plt+0x843c>
  409e90:	ldr	x0, [sp, #72]
  409e94:	add	x0, x0, #0x1
  409e98:	str	x0, [sp, #72]
  409e9c:	ldr	x0, [sp, #72]
  409ea0:	lsl	x0, x0, #3
  409ea4:	ldr	x1, [sp, #24]
  409ea8:	add	x0, x1, x0
  409eac:	ldr	x0, [x0]
  409eb0:	cmp	x0, #0x0
  409eb4:	b.ne	409e90 <ferror@plt+0x8430>  // b.any
  409eb8:	ldr	x5, [sp, #72]
  409ebc:	ldr	x4, [sp, #24]
  409ec0:	ldr	x3, [sp, #32]
  409ec4:	ldr	x2, [sp, #40]
  409ec8:	ldr	x1, [sp, #48]
  409ecc:	ldr	x0, [sp, #56]
  409ed0:	bl	4098ac <ferror@plt+0x7e4c>
  409ed4:	nop
  409ed8:	ldp	x29, x30, [sp], #80
  409edc:	ret
  409ee0:	stp	x29, x30, [sp, #-160]!
  409ee4:	mov	x29, sp
  409ee8:	str	x19, [sp, #16]
  409eec:	str	x0, [sp, #56]
  409ef0:	str	x1, [sp, #48]
  409ef4:	str	x2, [sp, #40]
  409ef8:	str	x3, [sp, #32]
  409efc:	mov	x19, x4
  409f00:	str	xzr, [sp, #152]
  409f04:	b	409f14 <ferror@plt+0x84b4>
  409f08:	ldr	x0, [sp, #152]
  409f0c:	add	x0, x0, #0x1
  409f10:	str	x0, [sp, #152]
  409f14:	ldr	x0, [sp, #152]
  409f18:	cmp	x0, #0x9
  409f1c:	b.hi	409f9c <ferror@plt+0x853c>  // b.pmore
  409f20:	ldr	w1, [x19, #24]
  409f24:	ldr	x0, [x19]
  409f28:	cmp	w1, #0x0
  409f2c:	b.lt	409f40 <ferror@plt+0x84e0>  // b.tstop
  409f30:	add	x1, x0, #0xf
  409f34:	and	x1, x1, #0xfffffffffffffff8
  409f38:	str	x1, [x19]
  409f3c:	b	409f70 <ferror@plt+0x8510>
  409f40:	add	w2, w1, #0x8
  409f44:	str	w2, [x19, #24]
  409f48:	ldr	w2, [x19, #24]
  409f4c:	cmp	w2, #0x0
  409f50:	b.le	409f64 <ferror@plt+0x8504>
  409f54:	add	x1, x0, #0xf
  409f58:	and	x1, x1, #0xfffffffffffffff8
  409f5c:	str	x1, [x19]
  409f60:	b	409f70 <ferror@plt+0x8510>
  409f64:	ldr	x2, [x19, #8]
  409f68:	sxtw	x0, w1
  409f6c:	add	x0, x2, x0
  409f70:	ldr	x2, [x0]
  409f74:	ldr	x0, [sp, #152]
  409f78:	lsl	x0, x0, #3
  409f7c:	add	x1, sp, #0x48
  409f80:	str	x2, [x1, x0]
  409f84:	ldr	x0, [sp, #152]
  409f88:	lsl	x0, x0, #3
  409f8c:	add	x1, sp, #0x48
  409f90:	ldr	x0, [x1, x0]
  409f94:	cmp	x0, #0x0
  409f98:	b.ne	409f08 <ferror@plt+0x84a8>  // b.any
  409f9c:	add	x0, sp, #0x48
  409fa0:	ldr	x5, [sp, #152]
  409fa4:	mov	x4, x0
  409fa8:	ldr	x3, [sp, #32]
  409fac:	ldr	x2, [sp, #40]
  409fb0:	ldr	x1, [sp, #48]
  409fb4:	ldr	x0, [sp, #56]
  409fb8:	bl	4098ac <ferror@plt+0x7e4c>
  409fbc:	nop
  409fc0:	ldr	x19, [sp, #16]
  409fc4:	ldp	x29, x30, [sp], #160
  409fc8:	ret
  409fcc:	stp	x29, x30, [sp, #-272]!
  409fd0:	mov	x29, sp
  409fd4:	str	x0, [sp, #72]
  409fd8:	str	x1, [sp, #64]
  409fdc:	str	x2, [sp, #56]
  409fe0:	str	x3, [sp, #48]
  409fe4:	str	x4, [sp, #240]
  409fe8:	str	x5, [sp, #248]
  409fec:	str	x6, [sp, #256]
  409ff0:	str	x7, [sp, #264]
  409ff4:	str	q0, [sp, #112]
  409ff8:	str	q1, [sp, #128]
  409ffc:	str	q2, [sp, #144]
  40a000:	str	q3, [sp, #160]
  40a004:	str	q4, [sp, #176]
  40a008:	str	q5, [sp, #192]
  40a00c:	str	q6, [sp, #208]
  40a010:	str	q7, [sp, #224]
  40a014:	add	x0, sp, #0x110
  40a018:	str	x0, [sp, #80]
  40a01c:	add	x0, sp, #0x110
  40a020:	str	x0, [sp, #88]
  40a024:	add	x0, sp, #0xf0
  40a028:	str	x0, [sp, #96]
  40a02c:	mov	w0, #0xffffffe0            	// #-32
  40a030:	str	w0, [sp, #104]
  40a034:	mov	w0, #0xffffff80            	// #-128
  40a038:	str	w0, [sp, #108]
  40a03c:	add	x2, sp, #0x10
  40a040:	add	x3, sp, #0x50
  40a044:	ldp	x0, x1, [x3]
  40a048:	stp	x0, x1, [x2]
  40a04c:	ldp	x0, x1, [x3, #16]
  40a050:	stp	x0, x1, [x2, #16]
  40a054:	add	x0, sp, #0x10
  40a058:	mov	x4, x0
  40a05c:	ldr	x3, [sp, #48]
  40a060:	ldr	x2, [sp, #56]
  40a064:	ldr	x1, [sp, #64]
  40a068:	ldr	x0, [sp, #72]
  40a06c:	bl	409ee0 <ferror@plt+0x8480>
  40a070:	nop
  40a074:	ldp	x29, x30, [sp], #272
  40a078:	ret
  40a07c:	stp	x29, x30, [sp, #-16]!
  40a080:	mov	x29, sp
  40a084:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a088:	add	x0, x0, #0x258
  40a08c:	bl	401a30 <gettext@plt>
  40a090:	mov	x2, x0
  40a094:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a098:	add	x1, x0, #0x270
  40a09c:	mov	x0, x2
  40a0a0:	bl	401a00 <printf@plt>
  40a0a4:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a0a8:	add	x0, x0, #0x288
  40a0ac:	bl	401a30 <gettext@plt>
  40a0b0:	mov	x3, x0
  40a0b4:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a0b8:	add	x2, x0, #0x2a0
  40a0bc:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a0c0:	add	x1, x0, #0x2c8
  40a0c4:	mov	x0, x3
  40a0c8:	bl	401a00 <printf@plt>
  40a0cc:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a0d0:	add	x0, x0, #0x2d8
  40a0d4:	bl	401a30 <gettext@plt>
  40a0d8:	mov	x2, x0
  40a0dc:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40a0e0:	add	x0, x0, #0x2a8
  40a0e4:	ldr	x0, [x0]
  40a0e8:	mov	x1, x0
  40a0ec:	mov	x0, x2
  40a0f0:	bl	4019c0 <fputs_unlocked@plt>
  40a0f4:	nop
  40a0f8:	ldp	x29, x30, [sp], #16
  40a0fc:	ret
  40a100:	stp	x29, x30, [sp, #-32]!
  40a104:	mov	x29, sp
  40a108:	str	x0, [sp, #24]
  40a10c:	str	x1, [sp, #16]
  40a110:	mov	x0, #0x0                   	// #0
  40a114:	ldr	x6, [sp, #24]
  40a118:	ldr	x1, [sp, #16]
  40a11c:	mul	x7, x6, x1
  40a120:	umulh	x1, x6, x1
  40a124:	mov	x2, x7
  40a128:	mov	x3, x1
  40a12c:	mov	x4, x3
  40a130:	mov	x5, #0x0                   	// #0
  40a134:	cmp	x4, #0x0
  40a138:	b.eq	40a140 <ferror@plt+0x86e0>  // b.none
  40a13c:	mov	x0, #0x1                   	// #1
  40a140:	cmp	x2, #0x0
  40a144:	b.ge	40a14c <ferror@plt+0x86ec>  // b.tcont
  40a148:	mov	x0, #0x1                   	// #1
  40a14c:	and	w0, w0, #0x1
  40a150:	and	w0, w0, #0xff
  40a154:	cmp	w0, #0x0
  40a158:	b.eq	40a160 <ferror@plt+0x8700>  // b.none
  40a15c:	bl	40a514 <ferror@plt+0x8ab4>
  40a160:	ldr	x1, [sp, #24]
  40a164:	ldr	x0, [sp, #16]
  40a168:	mul	x0, x1, x0
  40a16c:	bl	40a334 <ferror@plt+0x88d4>
  40a170:	ldp	x29, x30, [sp], #32
  40a174:	ret
  40a178:	stp	x29, x30, [sp, #-48]!
  40a17c:	mov	x29, sp
  40a180:	str	x0, [sp, #40]
  40a184:	str	x1, [sp, #32]
  40a188:	str	x2, [sp, #24]
  40a18c:	mov	x0, #0x0                   	// #0
  40a190:	ldr	x2, [sp, #32]
  40a194:	ldr	x1, [sp, #24]
  40a198:	mul	x3, x2, x1
  40a19c:	umulh	x1, x2, x1
  40a1a0:	mov	x4, x3
  40a1a4:	mov	x5, x1
  40a1a8:	mov	x6, x5
  40a1ac:	mov	x7, #0x0                   	// #0
  40a1b0:	cmp	x6, #0x0
  40a1b4:	b.eq	40a1bc <ferror@plt+0x875c>  // b.none
  40a1b8:	mov	x0, #0x1                   	// #1
  40a1bc:	cmp	x4, #0x0
  40a1c0:	b.ge	40a1c8 <ferror@plt+0x8768>  // b.tcont
  40a1c4:	mov	x0, #0x1                   	// #1
  40a1c8:	and	w0, w0, #0x1
  40a1cc:	and	w0, w0, #0xff
  40a1d0:	cmp	w0, #0x0
  40a1d4:	b.eq	40a1dc <ferror@plt+0x877c>  // b.none
  40a1d8:	bl	40a514 <ferror@plt+0x8ab4>
  40a1dc:	ldr	x1, [sp, #32]
  40a1e0:	ldr	x0, [sp, #24]
  40a1e4:	mul	x0, x1, x0
  40a1e8:	mov	x1, x0
  40a1ec:	ldr	x0, [sp, #40]
  40a1f0:	bl	40a374 <ferror@plt+0x8914>
  40a1f4:	ldp	x29, x30, [sp], #48
  40a1f8:	ret
  40a1fc:	stp	x29, x30, [sp, #-64]!
  40a200:	mov	x29, sp
  40a204:	str	x0, [sp, #40]
  40a208:	str	x1, [sp, #32]
  40a20c:	str	x2, [sp, #24]
  40a210:	ldr	x0, [sp, #32]
  40a214:	ldr	x0, [x0]
  40a218:	str	x0, [sp, #56]
  40a21c:	ldr	x0, [sp, #40]
  40a220:	cmp	x0, #0x0
  40a224:	b.ne	40a2b4 <ferror@plt+0x8854>  // b.any
  40a228:	ldr	x0, [sp, #56]
  40a22c:	cmp	x0, #0x0
  40a230:	b.ne	40a264 <ferror@plt+0x8804>  // b.any
  40a234:	mov	x1, #0x80                  	// #128
  40a238:	ldr	x0, [sp, #24]
  40a23c:	udiv	x0, x1, x0
  40a240:	str	x0, [sp, #56]
  40a244:	ldr	x0, [sp, #56]
  40a248:	cmp	x0, #0x0
  40a24c:	cset	w0, eq  // eq = none
  40a250:	and	w0, w0, #0xff
  40a254:	and	x0, x0, #0xff
  40a258:	ldr	x1, [sp, #56]
  40a25c:	add	x0, x1, x0
  40a260:	str	x0, [sp, #56]
  40a264:	mov	x0, #0x0                   	// #0
  40a268:	ldr	x2, [sp, #56]
  40a26c:	ldr	x1, [sp, #24]
  40a270:	mul	x3, x2, x1
  40a274:	umulh	x1, x2, x1
  40a278:	mov	x4, x3
  40a27c:	mov	x5, x1
  40a280:	mov	x6, x5
  40a284:	mov	x7, #0x0                   	// #0
  40a288:	cmp	x6, #0x0
  40a28c:	b.eq	40a294 <ferror@plt+0x8834>  // b.none
  40a290:	mov	x0, #0x1                   	// #1
  40a294:	cmp	x4, #0x0
  40a298:	b.ge	40a2a0 <ferror@plt+0x8840>  // b.tcont
  40a29c:	mov	x0, #0x1                   	// #1
  40a2a0:	and	w0, w0, #0x1
  40a2a4:	and	w0, w0, #0xff
  40a2a8:	cmp	w0, #0x0
  40a2ac:	b.eq	40a2ec <ferror@plt+0x888c>  // b.none
  40a2b0:	bl	40a514 <ferror@plt+0x8ab4>
  40a2b4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40a2b8:	movk	x1, #0x5554
  40a2bc:	ldr	x0, [sp, #24]
  40a2c0:	udiv	x0, x1, x0
  40a2c4:	ldr	x1, [sp, #56]
  40a2c8:	cmp	x1, x0
  40a2cc:	b.cc	40a2d4 <ferror@plt+0x8874>  // b.lo, b.ul, b.last
  40a2d0:	bl	40a514 <ferror@plt+0x8ab4>
  40a2d4:	ldr	x0, [sp, #56]
  40a2d8:	lsr	x1, x0, #1
  40a2dc:	ldr	x0, [sp, #56]
  40a2e0:	add	x0, x1, x0
  40a2e4:	add	x0, x0, #0x1
  40a2e8:	str	x0, [sp, #56]
  40a2ec:	ldr	x0, [sp, #32]
  40a2f0:	ldr	x1, [sp, #56]
  40a2f4:	str	x1, [x0]
  40a2f8:	ldr	x1, [sp, #56]
  40a2fc:	ldr	x0, [sp, #24]
  40a300:	mul	x0, x1, x0
  40a304:	mov	x1, x0
  40a308:	ldr	x0, [sp, #40]
  40a30c:	bl	40a374 <ferror@plt+0x8914>
  40a310:	ldp	x29, x30, [sp], #64
  40a314:	ret
  40a318:	stp	x29, x30, [sp, #-32]!
  40a31c:	mov	x29, sp
  40a320:	str	x0, [sp, #24]
  40a324:	ldr	x0, [sp, #24]
  40a328:	bl	40a334 <ferror@plt+0x88d4>
  40a32c:	ldp	x29, x30, [sp], #32
  40a330:	ret
  40a334:	stp	x29, x30, [sp, #-48]!
  40a338:	mov	x29, sp
  40a33c:	str	x0, [sp, #24]
  40a340:	ldr	x0, [sp, #24]
  40a344:	bl	4017c0 <malloc@plt>
  40a348:	str	x0, [sp, #40]
  40a34c:	ldr	x0, [sp, #40]
  40a350:	cmp	x0, #0x0
  40a354:	b.ne	40a368 <ferror@plt+0x8908>  // b.any
  40a358:	ldr	x0, [sp, #24]
  40a35c:	cmp	x0, #0x0
  40a360:	b.eq	40a368 <ferror@plt+0x8908>  // b.none
  40a364:	bl	40a514 <ferror@plt+0x8ab4>
  40a368:	ldr	x0, [sp, #40]
  40a36c:	ldp	x29, x30, [sp], #48
  40a370:	ret
  40a374:	stp	x29, x30, [sp, #-32]!
  40a378:	mov	x29, sp
  40a37c:	str	x0, [sp, #24]
  40a380:	str	x1, [sp, #16]
  40a384:	ldr	x0, [sp, #16]
  40a388:	cmp	x0, #0x0
  40a38c:	b.ne	40a3ac <ferror@plt+0x894c>  // b.any
  40a390:	ldr	x0, [sp, #24]
  40a394:	cmp	x0, #0x0
  40a398:	b.eq	40a3ac <ferror@plt+0x894c>  // b.none
  40a39c:	ldr	x0, [sp, #24]
  40a3a0:	bl	401940 <free@plt>
  40a3a4:	mov	x0, #0x0                   	// #0
  40a3a8:	b	40a3dc <ferror@plt+0x897c>
  40a3ac:	ldr	x1, [sp, #16]
  40a3b0:	ldr	x0, [sp, #24]
  40a3b4:	bl	401840 <realloc@plt>
  40a3b8:	str	x0, [sp, #24]
  40a3bc:	ldr	x0, [sp, #24]
  40a3c0:	cmp	x0, #0x0
  40a3c4:	b.ne	40a3d8 <ferror@plt+0x8978>  // b.any
  40a3c8:	ldr	x0, [sp, #16]
  40a3cc:	cmp	x0, #0x0
  40a3d0:	b.eq	40a3d8 <ferror@plt+0x8978>  // b.none
  40a3d4:	bl	40a514 <ferror@plt+0x8ab4>
  40a3d8:	ldr	x0, [sp, #24]
  40a3dc:	ldp	x29, x30, [sp], #32
  40a3e0:	ret
  40a3e4:	stp	x29, x30, [sp, #-32]!
  40a3e8:	mov	x29, sp
  40a3ec:	str	x0, [sp, #24]
  40a3f0:	str	x1, [sp, #16]
  40a3f4:	mov	x2, #0x1                   	// #1
  40a3f8:	ldr	x1, [sp, #16]
  40a3fc:	ldr	x0, [sp, #24]
  40a400:	bl	40a1fc <ferror@plt+0x879c>
  40a404:	ldp	x29, x30, [sp], #32
  40a408:	ret
  40a40c:	stp	x29, x30, [sp, #-32]!
  40a410:	mov	x29, sp
  40a414:	str	x0, [sp, #24]
  40a418:	ldr	x0, [sp, #24]
  40a41c:	bl	40a334 <ferror@plt+0x88d4>
  40a420:	ldr	x2, [sp, #24]
  40a424:	mov	w1, #0x0                   	// #0
  40a428:	bl	401810 <memset@plt>
  40a42c:	ldp	x29, x30, [sp], #32
  40a430:	ret
  40a434:	stp	x29, x30, [sp, #-48]!
  40a438:	mov	x29, sp
  40a43c:	str	x0, [sp, #24]
  40a440:	str	x1, [sp, #16]
  40a444:	mov	x0, #0x0                   	// #0
  40a448:	ldr	x6, [sp, #24]
  40a44c:	ldr	x1, [sp, #16]
  40a450:	mul	x7, x6, x1
  40a454:	umulh	x1, x6, x1
  40a458:	mov	x2, x7
  40a45c:	mov	x3, x1
  40a460:	mov	x4, x3
  40a464:	mov	x5, #0x0                   	// #0
  40a468:	cmp	x4, #0x0
  40a46c:	b.eq	40a474 <ferror@plt+0x8a14>  // b.none
  40a470:	mov	x0, #0x1                   	// #1
  40a474:	cmp	x2, #0x0
  40a478:	b.ge	40a480 <ferror@plt+0x8a20>  // b.tcont
  40a47c:	mov	x0, #0x1                   	// #1
  40a480:	and	w0, w0, #0x1
  40a484:	and	w0, w0, #0xff
  40a488:	cmp	w0, #0x0
  40a48c:	b.ne	40a4ac <ferror@plt+0x8a4c>  // b.any
  40a490:	ldr	x1, [sp, #16]
  40a494:	ldr	x0, [sp, #24]
  40a498:	bl	401830 <calloc@plt>
  40a49c:	str	x0, [sp, #40]
  40a4a0:	ldr	x0, [sp, #40]
  40a4a4:	cmp	x0, #0x0
  40a4a8:	b.ne	40a4b0 <ferror@plt+0x8a50>  // b.any
  40a4ac:	bl	40a514 <ferror@plt+0x8ab4>
  40a4b0:	ldr	x0, [sp, #40]
  40a4b4:	ldp	x29, x30, [sp], #48
  40a4b8:	ret
  40a4bc:	stp	x29, x30, [sp, #-32]!
  40a4c0:	mov	x29, sp
  40a4c4:	str	x0, [sp, #24]
  40a4c8:	str	x1, [sp, #16]
  40a4cc:	ldr	x0, [sp, #16]
  40a4d0:	bl	40a334 <ferror@plt+0x88d4>
  40a4d4:	ldr	x2, [sp, #16]
  40a4d8:	ldr	x1, [sp, #24]
  40a4dc:	bl	401680 <memcpy@plt>
  40a4e0:	ldp	x29, x30, [sp], #32
  40a4e4:	ret
  40a4e8:	stp	x29, x30, [sp, #-32]!
  40a4ec:	mov	x29, sp
  40a4f0:	str	x0, [sp, #24]
  40a4f4:	ldr	x0, [sp, #24]
  40a4f8:	bl	4016b0 <strlen@plt>
  40a4fc:	add	x0, x0, #0x1
  40a500:	mov	x1, x0
  40a504:	ldr	x0, [sp, #24]
  40a508:	bl	40a4bc <ferror@plt+0x8a5c>
  40a50c:	ldp	x29, x30, [sp], #32
  40a510:	ret
  40a514:	stp	x29, x30, [sp, #-32]!
  40a518:	mov	x29, sp
  40a51c:	str	x19, [sp, #16]
  40a520:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40a524:	add	x0, x0, #0x228
  40a528:	ldr	w19, [x0]
  40a52c:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a530:	add	x0, x0, #0x350
  40a534:	bl	401a30 <gettext@plt>
  40a538:	mov	x3, x0
  40a53c:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a540:	add	x2, x0, #0x368
  40a544:	mov	w1, #0x0                   	// #0
  40a548:	mov	w0, w19
  40a54c:	bl	4016d0 <error@plt>
  40a550:	bl	401880 <abort@plt>
  40a554:	nop
  40a558:	ret
  40a55c:	stp	x29, x30, [sp, #-32]!
  40a560:	mov	x29, sp
  40a564:	str	w0, [sp, #28]
  40a568:	str	w1, [sp, #24]
  40a56c:	ldr	w1, [sp, #24]
  40a570:	ldr	w0, [sp, #28]
  40a574:	bl	40b29c <ferror@plt+0x983c>
  40a578:	cmp	w0, #0x0
  40a57c:	b.ge	40a584 <ferror@plt+0x8b24>  // b.tcont
  40a580:	bl	40a554 <ferror@plt+0x8af4>
  40a584:	nop
  40a588:	ldp	x29, x30, [sp], #32
  40a58c:	ret
  40a590:	stp	x29, x30, [sp, #-304]!
  40a594:	mov	x29, sp
  40a598:	str	x0, [sp, #56]
  40a59c:	str	x1, [sp, #248]
  40a5a0:	str	x2, [sp, #256]
  40a5a4:	str	x3, [sp, #264]
  40a5a8:	str	x4, [sp, #272]
  40a5ac:	str	x5, [sp, #280]
  40a5b0:	str	x6, [sp, #288]
  40a5b4:	str	x7, [sp, #296]
  40a5b8:	str	q0, [sp, #112]
  40a5bc:	str	q1, [sp, #128]
  40a5c0:	str	q2, [sp, #144]
  40a5c4:	str	q3, [sp, #160]
  40a5c8:	str	q4, [sp, #176]
  40a5cc:	str	q5, [sp, #192]
  40a5d0:	str	q6, [sp, #208]
  40a5d4:	str	q7, [sp, #224]
  40a5d8:	add	x0, sp, #0x130
  40a5dc:	str	x0, [sp, #72]
  40a5e0:	add	x0, sp, #0x130
  40a5e4:	str	x0, [sp, #80]
  40a5e8:	add	x0, sp, #0xf0
  40a5ec:	str	x0, [sp, #88]
  40a5f0:	mov	w0, #0xffffffc8            	// #-56
  40a5f4:	str	w0, [sp, #96]
  40a5f8:	mov	w0, #0xffffff80            	// #-128
  40a5fc:	str	w0, [sp, #100]
  40a600:	add	x2, sp, #0x10
  40a604:	add	x3, sp, #0x48
  40a608:	ldp	x0, x1, [x3]
  40a60c:	stp	x0, x1, [x2]
  40a610:	ldp	x0, x1, [x3, #16]
  40a614:	stp	x0, x1, [x2, #16]
  40a618:	add	x0, sp, #0x10
  40a61c:	mov	x1, x0
  40a620:	ldr	x0, [sp, #56]
  40a624:	bl	40a638 <ferror@plt+0x8bd8>
  40a628:	str	w0, [sp, #108]
  40a62c:	ldr	w0, [sp, #108]
  40a630:	ldp	x29, x30, [sp], #304
  40a634:	ret
  40a638:	stp	x29, x30, [sp, #-96]!
  40a63c:	mov	x29, sp
  40a640:	stp	x19, x20, [sp, #16]
  40a644:	str	x0, [sp, #72]
  40a648:	mov	x19, x1
  40a64c:	add	x2, sp, #0x20
  40a650:	mov	x3, x19
  40a654:	ldp	x0, x1, [x3]
  40a658:	stp	x0, x1, [x2]
  40a65c:	ldp	x0, x1, [x3, #16]
  40a660:	stp	x0, x1, [x2, #16]
  40a664:	add	x0, sp, #0x20
  40a668:	mov	x1, x0
  40a66c:	ldr	x0, [sp, #72]
  40a670:	bl	4019a0 <vprintf@plt>
  40a674:	str	w0, [sp, #92]
  40a678:	ldr	w0, [sp, #92]
  40a67c:	cmp	w0, #0x0
  40a680:	b.ge	40a6cc <ferror@plt+0x8c6c>  // b.tcont
  40a684:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40a688:	add	x0, x0, #0x2a8
  40a68c:	ldr	x0, [x0]
  40a690:	bl	401a60 <ferror@plt>
  40a694:	cmp	w0, #0x0
  40a698:	b.ne	40a6cc <ferror@plt+0x8c6c>  // b.any
  40a69c:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40a6a0:	add	x0, x0, #0x228
  40a6a4:	ldr	w19, [x0]
  40a6a8:	bl	401a20 <__errno_location@plt>
  40a6ac:	ldr	w20, [x0]
  40a6b0:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a6b4:	add	x0, x0, #0x370
  40a6b8:	bl	401a30 <gettext@plt>
  40a6bc:	mov	x2, x0
  40a6c0:	mov	w1, w20
  40a6c4:	mov	w0, w19
  40a6c8:	bl	4016d0 <error@plt>
  40a6cc:	ldr	w0, [sp, #92]
  40a6d0:	ldp	x19, x20, [sp, #16]
  40a6d4:	ldp	x29, x30, [sp], #96
  40a6d8:	ret
  40a6dc:	stp	x29, x30, [sp, #-288]!
  40a6e0:	mov	x29, sp
  40a6e4:	str	x0, [sp, #56]
  40a6e8:	str	x1, [sp, #48]
  40a6ec:	str	x2, [sp, #240]
  40a6f0:	str	x3, [sp, #248]
  40a6f4:	str	x4, [sp, #256]
  40a6f8:	str	x5, [sp, #264]
  40a6fc:	str	x6, [sp, #272]
  40a700:	str	x7, [sp, #280]
  40a704:	str	q0, [sp, #112]
  40a708:	str	q1, [sp, #128]
  40a70c:	str	q2, [sp, #144]
  40a710:	str	q3, [sp, #160]
  40a714:	str	q4, [sp, #176]
  40a718:	str	q5, [sp, #192]
  40a71c:	str	q6, [sp, #208]
  40a720:	str	q7, [sp, #224]
  40a724:	add	x0, sp, #0x120
  40a728:	str	x0, [sp, #72]
  40a72c:	add	x0, sp, #0x120
  40a730:	str	x0, [sp, #80]
  40a734:	add	x0, sp, #0xf0
  40a738:	str	x0, [sp, #88]
  40a73c:	mov	w0, #0xffffffd0            	// #-48
  40a740:	str	w0, [sp, #96]
  40a744:	mov	w0, #0xffffff80            	// #-128
  40a748:	str	w0, [sp, #100]
  40a74c:	add	x2, sp, #0x10
  40a750:	add	x3, sp, #0x48
  40a754:	ldp	x0, x1, [x3]
  40a758:	stp	x0, x1, [x2]
  40a75c:	ldp	x0, x1, [x3, #16]
  40a760:	stp	x0, x1, [x2, #16]
  40a764:	add	x0, sp, #0x10
  40a768:	mov	x2, x0
  40a76c:	ldr	x1, [sp, #48]
  40a770:	ldr	x0, [sp, #56]
  40a774:	bl	40a788 <ferror@plt+0x8d28>
  40a778:	str	w0, [sp, #108]
  40a77c:	ldr	w0, [sp, #108]
  40a780:	ldp	x29, x30, [sp], #288
  40a784:	ret
  40a788:	stp	x29, x30, [sp, #-96]!
  40a78c:	mov	x29, sp
  40a790:	stp	x19, x20, [sp, #16]
  40a794:	str	x0, [sp, #72]
  40a798:	str	x1, [sp, #64]
  40a79c:	mov	x19, x2
  40a7a0:	add	x2, sp, #0x20
  40a7a4:	mov	x3, x19
  40a7a8:	ldp	x0, x1, [x3]
  40a7ac:	stp	x0, x1, [x2]
  40a7b0:	ldp	x0, x1, [x3, #16]
  40a7b4:	stp	x0, x1, [x2, #16]
  40a7b8:	add	x0, sp, #0x20
  40a7bc:	mov	x2, x0
  40a7c0:	ldr	x1, [sp, #64]
  40a7c4:	ldr	x0, [sp, #72]
  40a7c8:	bl	4019f0 <vfprintf@plt>
  40a7cc:	str	w0, [sp, #92]
  40a7d0:	ldr	w0, [sp, #92]
  40a7d4:	cmp	w0, #0x0
  40a7d8:	b.ge	40a81c <ferror@plt+0x8dbc>  // b.tcont
  40a7dc:	ldr	x0, [sp, #72]
  40a7e0:	bl	401a60 <ferror@plt>
  40a7e4:	cmp	w0, #0x0
  40a7e8:	b.ne	40a81c <ferror@plt+0x8dbc>  // b.any
  40a7ec:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40a7f0:	add	x0, x0, #0x228
  40a7f4:	ldr	w19, [x0]
  40a7f8:	bl	401a20 <__errno_location@plt>
  40a7fc:	ldr	w20, [x0]
  40a800:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a804:	add	x0, x0, #0x370
  40a808:	bl	401a30 <gettext@plt>
  40a80c:	mov	x2, x0
  40a810:	mov	w1, w20
  40a814:	mov	w0, w19
  40a818:	bl	4016d0 <error@plt>
  40a81c:	ldr	w0, [sp, #92]
  40a820:	ldp	x19, x20, [sp, #16]
  40a824:	ldp	x29, x30, [sp], #96
  40a828:	ret
  40a82c:	stp	x29, x30, [sp, #-80]!
  40a830:	mov	x29, sp
  40a834:	str	w0, [sp, #44]
  40a838:	str	w1, [sp, #40]
  40a83c:	strb	w2, [sp, #39]
  40a840:	str	x3, [sp, #24]
  40a844:	str	x4, [sp, #16]
  40a848:	str	w5, [sp, #32]
  40a84c:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a850:	add	x0, x0, #0x390
  40a854:	str	x0, [sp, #72]
  40a858:	ldr	w0, [sp, #44]
  40a85c:	cmp	w0, #0x4
  40a860:	b.eq	40a89c <ferror@plt+0x8e3c>  // b.none
  40a864:	ldr	w0, [sp, #44]
  40a868:	cmp	w0, #0x4
  40a86c:	b.hi	40a898 <ferror@plt+0x8e38>  // b.pmore
  40a870:	ldr	w0, [sp, #44]
  40a874:	cmp	w0, #0x1
  40a878:	b.eq	40a8bc <ferror@plt+0x8e5c>  // b.none
  40a87c:	ldr	w0, [sp, #44]
  40a880:	cmp	w0, #0x0
  40a884:	b.eq	40a898 <ferror@plt+0x8e38>  // b.none
  40a888:	ldr	w0, [sp, #44]
  40a88c:	sub	w0, w0, #0x2
  40a890:	cmp	w0, #0x1
  40a894:	b.ls	40a8ac <ferror@plt+0x8e4c>  // b.plast
  40a898:	bl	401880 <abort@plt>
  40a89c:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a8a0:	add	x0, x0, #0x398
  40a8a4:	str	x0, [sp, #64]
  40a8a8:	b	40a8cc <ferror@plt+0x8e6c>
  40a8ac:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a8b0:	add	x0, x0, #0x3b8
  40a8b4:	str	x0, [sp, #64]
  40a8b8:	b	40a8cc <ferror@plt+0x8e6c>
  40a8bc:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40a8c0:	add	x0, x0, #0x3e0
  40a8c4:	str	x0, [sp, #64]
  40a8c8:	nop
  40a8cc:	ldr	w0, [sp, #40]
  40a8d0:	cmp	w0, #0x0
  40a8d4:	b.ge	40a904 <ferror@plt+0x8ea4>  // b.tcont
  40a8d8:	ldrsw	x0, [sp, #40]
  40a8dc:	neg	x0, x0
  40a8e0:	ldr	x1, [sp, #72]
  40a8e4:	add	x0, x1, x0
  40a8e8:	str	x0, [sp, #72]
  40a8ec:	ldrb	w0, [sp, #39]
  40a8f0:	strb	w0, [sp, #48]
  40a8f4:	strb	wzr, [sp, #49]
  40a8f8:	add	x0, sp, #0x30
  40a8fc:	str	x0, [sp, #56]
  40a900:	b	40a91c <ferror@plt+0x8ebc>
  40a904:	ldrsw	x0, [sp, #40]
  40a908:	lsl	x0, x0, #5
  40a90c:	ldr	x1, [sp, #24]
  40a910:	add	x0, x1, x0
  40a914:	ldr	x0, [x0]
  40a918:	str	x0, [sp, #56]
  40a91c:	ldr	x0, [sp, #64]
  40a920:	bl	401a30 <gettext@plt>
  40a924:	ldr	x5, [sp, #16]
  40a928:	ldr	x4, [sp, #56]
  40a92c:	ldr	x3, [sp, #72]
  40a930:	mov	x2, x0
  40a934:	mov	w1, #0x0                   	// #0
  40a938:	ldr	w0, [sp, #32]
  40a93c:	bl	4016d0 <error@plt>
  40a940:	nop
  40a944:	ldp	x29, x30, [sp], #80
  40a948:	ret
  40a94c:	stp	x29, x30, [sp, #-48]!
  40a950:	mov	x29, sp
  40a954:	str	w0, [sp, #44]
  40a958:	str	w1, [sp, #40]
  40a95c:	strb	w2, [sp, #39]
  40a960:	str	x3, [sp, #24]
  40a964:	str	x4, [sp, #16]
  40a968:	adrp	x0, 420000 <ferror@plt+0x1e5a0>
  40a96c:	add	x0, x0, #0x228
  40a970:	ldr	w0, [x0]
  40a974:	mov	w5, w0
  40a978:	ldr	x4, [sp, #16]
  40a97c:	ldr	x3, [sp, #24]
  40a980:	ldrb	w2, [sp, #39]
  40a984:	ldr	w1, [sp, #40]
  40a988:	ldr	w0, [sp, #44]
  40a98c:	bl	40a82c <ferror@plt+0x8dcc>
  40a990:	bl	401880 <abort@plt>
  40a994:	sub	sp, sp, #0x10
  40a998:	str	x0, [sp, #8]
  40a99c:	str	w1, [sp, #4]
  40a9a0:	ldr	x0, [sp, #8]
  40a9a4:	ldr	x1, [x0]
  40a9a8:	ldrsw	x0, [sp, #4]
  40a9ac:	mov	x2, #0x0                   	// #0
  40a9b0:	umulh	x0, x1, x0
  40a9b4:	cmp	x0, #0x0
  40a9b8:	b.eq	40a9c0 <ferror@plt+0x8f60>  // b.none
  40a9bc:	mov	x2, #0x1                   	// #1
  40a9c0:	mov	x0, x2
  40a9c4:	cmp	x0, #0x0
  40a9c8:	b.eq	40a9e0 <ferror@plt+0x8f80>  // b.none
  40a9cc:	ldr	x0, [sp, #8]
  40a9d0:	mov	x1, #0xffffffffffffffff    	// #-1
  40a9d4:	str	x1, [x0]
  40a9d8:	mov	w0, #0x1                   	// #1
  40a9dc:	b	40a9fc <ferror@plt+0x8f9c>
  40a9e0:	ldr	x0, [sp, #8]
  40a9e4:	ldr	x1, [x0]
  40a9e8:	ldrsw	x0, [sp, #4]
  40a9ec:	mul	x1, x1, x0
  40a9f0:	ldr	x0, [sp, #8]
  40a9f4:	str	x1, [x0]
  40a9f8:	mov	w0, #0x0                   	// #0
  40a9fc:	add	sp, sp, #0x10
  40aa00:	ret
  40aa04:	stp	x29, x30, [sp, #-48]!
  40aa08:	mov	x29, sp
  40aa0c:	str	x0, [sp, #24]
  40aa10:	str	w1, [sp, #20]
  40aa14:	str	w2, [sp, #16]
  40aa18:	str	wzr, [sp, #44]
  40aa1c:	b	40aa3c <ferror@plt+0x8fdc>
  40aa20:	ldr	w1, [sp, #20]
  40aa24:	ldr	x0, [sp, #24]
  40aa28:	bl	40a994 <ferror@plt+0x8f34>
  40aa2c:	mov	w1, w0
  40aa30:	ldr	w0, [sp, #44]
  40aa34:	orr	w0, w0, w1
  40aa38:	str	w0, [sp, #44]
  40aa3c:	ldr	w0, [sp, #16]
  40aa40:	sub	w1, w0, #0x1
  40aa44:	str	w1, [sp, #16]
  40aa48:	cmp	w0, #0x0
  40aa4c:	b.ne	40aa20 <ferror@plt+0x8fc0>  // b.any
  40aa50:	ldr	w0, [sp, #44]
  40aa54:	ldp	x29, x30, [sp], #48
  40aa58:	ret
  40aa5c:	stp	x29, x30, [sp, #-128]!
  40aa60:	mov	x29, sp
  40aa64:	str	x0, [sp, #56]
  40aa68:	str	x1, [sp, #48]
  40aa6c:	str	w2, [sp, #44]
  40aa70:	str	x3, [sp, #32]
  40aa74:	str	x4, [sp, #24]
  40aa78:	str	wzr, [sp, #124]
  40aa7c:	ldr	w0, [sp, #44]
  40aa80:	cmp	w0, #0x0
  40aa84:	b.lt	40aa94 <ferror@plt+0x9034>  // b.tstop
  40aa88:	ldr	w0, [sp, #44]
  40aa8c:	cmp	w0, #0x24
  40aa90:	b.le	40aab4 <ferror@plt+0x9054>
  40aa94:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40aa98:	add	x3, x0, #0x438
  40aa9c:	mov	w2, #0x54                  	// #84
  40aaa0:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40aaa4:	add	x1, x0, #0x400
  40aaa8:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40aaac:	add	x0, x0, #0x410
  40aab0:	bl	401a10 <__assert_fail@plt>
  40aab4:	ldr	x0, [sp, #48]
  40aab8:	cmp	x0, #0x0
  40aabc:	b.ne	40aac8 <ferror@plt+0x9068>  // b.any
  40aac0:	add	x0, sp, #0x50
  40aac4:	b	40aacc <ferror@plt+0x906c>
  40aac8:	ldr	x0, [sp, #48]
  40aacc:	str	x0, [sp, #88]
  40aad0:	bl	401a20 <__errno_location@plt>
  40aad4:	str	wzr, [x0]
  40aad8:	ldr	x0, [sp, #56]
  40aadc:	str	x0, [sp, #112]
  40aae0:	ldr	x0, [sp, #112]
  40aae4:	ldrb	w0, [x0]
  40aae8:	strb	w0, [sp, #111]
  40aaec:	b	40ab08 <ferror@plt+0x90a8>
  40aaf0:	ldr	x0, [sp, #112]
  40aaf4:	add	x0, x0, #0x1
  40aaf8:	str	x0, [sp, #112]
  40aafc:	ldr	x0, [sp, #112]
  40ab00:	ldrb	w0, [x0]
  40ab04:	strb	w0, [sp, #111]
  40ab08:	bl	401900 <__ctype_b_loc@plt>
  40ab0c:	ldr	x1, [x0]
  40ab10:	ldrb	w0, [sp, #111]
  40ab14:	lsl	x0, x0, #1
  40ab18:	add	x0, x1, x0
  40ab1c:	ldrh	w0, [x0]
  40ab20:	and	w0, w0, #0x2000
  40ab24:	cmp	w0, #0x0
  40ab28:	b.ne	40aaf0 <ferror@plt+0x9090>  // b.any
  40ab2c:	ldrb	w0, [sp, #111]
  40ab30:	cmp	w0, #0x2d
  40ab34:	b.ne	40ab40 <ferror@plt+0x90e0>  // b.any
  40ab38:	mov	w0, #0x4                   	// #4
  40ab3c:	b	40afc0 <ferror@plt+0x9560>
  40ab40:	ldr	w2, [sp, #44]
  40ab44:	ldr	x1, [sp, #88]
  40ab48:	ldr	x0, [sp, #56]
  40ab4c:	bl	401870 <strtoumax@plt>
  40ab50:	str	x0, [sp, #72]
  40ab54:	ldr	x0, [sp, #88]
  40ab58:	ldr	x0, [x0]
  40ab5c:	ldr	x1, [sp, #56]
  40ab60:	cmp	x1, x0
  40ab64:	b.ne	40abbc <ferror@plt+0x915c>  // b.any
  40ab68:	ldr	x0, [sp, #24]
  40ab6c:	cmp	x0, #0x0
  40ab70:	b.eq	40abb4 <ferror@plt+0x9154>  // b.none
  40ab74:	ldr	x0, [sp, #88]
  40ab78:	ldr	x0, [x0]
  40ab7c:	ldrb	w0, [x0]
  40ab80:	cmp	w0, #0x0
  40ab84:	b.eq	40abb4 <ferror@plt+0x9154>  // b.none
  40ab88:	ldr	x0, [sp, #88]
  40ab8c:	ldr	x0, [x0]
  40ab90:	ldrb	w0, [x0]
  40ab94:	mov	w1, w0
  40ab98:	ldr	x0, [sp, #24]
  40ab9c:	bl	401960 <strchr@plt>
  40aba0:	cmp	x0, #0x0
  40aba4:	b.eq	40abb4 <ferror@plt+0x9154>  // b.none
  40aba8:	mov	x0, #0x1                   	// #1
  40abac:	str	x0, [sp, #72]
  40abb0:	b	40abec <ferror@plt+0x918c>
  40abb4:	mov	w0, #0x4                   	// #4
  40abb8:	b	40afc0 <ferror@plt+0x9560>
  40abbc:	bl	401a20 <__errno_location@plt>
  40abc0:	ldr	w0, [x0]
  40abc4:	cmp	w0, #0x0
  40abc8:	b.eq	40abec <ferror@plt+0x918c>  // b.none
  40abcc:	bl	401a20 <__errno_location@plt>
  40abd0:	ldr	w0, [x0]
  40abd4:	cmp	w0, #0x22
  40abd8:	b.eq	40abe4 <ferror@plt+0x9184>  // b.none
  40abdc:	mov	w0, #0x4                   	// #4
  40abe0:	b	40afc0 <ferror@plt+0x9560>
  40abe4:	mov	w0, #0x1                   	// #1
  40abe8:	str	w0, [sp, #124]
  40abec:	ldr	x0, [sp, #24]
  40abf0:	cmp	x0, #0x0
  40abf4:	b.ne	40ac0c <ferror@plt+0x91ac>  // b.any
  40abf8:	ldr	x1, [sp, #72]
  40abfc:	ldr	x0, [sp, #32]
  40ac00:	str	x1, [x0]
  40ac04:	ldr	w0, [sp, #124]
  40ac08:	b	40afc0 <ferror@plt+0x9560>
  40ac0c:	ldr	x0, [sp, #88]
  40ac10:	ldr	x0, [x0]
  40ac14:	ldrb	w0, [x0]
  40ac18:	cmp	w0, #0x0
  40ac1c:	b.eq	40afb0 <ferror@plt+0x9550>  // b.none
  40ac20:	mov	w0, #0x400                 	// #1024
  40ac24:	str	w0, [sp, #104]
  40ac28:	mov	w0, #0x1                   	// #1
  40ac2c:	str	w0, [sp, #100]
  40ac30:	ldr	x0, [sp, #88]
  40ac34:	ldr	x0, [x0]
  40ac38:	ldrb	w0, [x0]
  40ac3c:	mov	w1, w0
  40ac40:	ldr	x0, [sp, #24]
  40ac44:	bl	401960 <strchr@plt>
  40ac48:	cmp	x0, #0x0
  40ac4c:	b.ne	40ac68 <ferror@plt+0x9208>  // b.any
  40ac50:	ldr	x1, [sp, #72]
  40ac54:	ldr	x0, [sp, #32]
  40ac58:	str	x1, [x0]
  40ac5c:	ldr	w0, [sp, #124]
  40ac60:	orr	w0, w0, #0x2
  40ac64:	b	40afc0 <ferror@plt+0x9560>
  40ac68:	ldr	x0, [sp, #88]
  40ac6c:	ldr	x0, [x0]
  40ac70:	ldrb	w0, [x0]
  40ac74:	sub	w0, w0, #0x45
  40ac78:	cmp	w0, #0x2f
  40ac7c:	cset	w1, hi  // hi = pmore
  40ac80:	and	w1, w1, #0xff
  40ac84:	cmp	w1, #0x0
  40ac88:	b.ne	40ad4c <ferror@plt+0x92ec>  // b.any
  40ac8c:	mov	x1, #0x1                   	// #1
  40ac90:	lsl	x1, x1, x0
  40ac94:	mov	x0, #0x8945                	// #35141
  40ac98:	movk	x0, #0x30, lsl #16
  40ac9c:	movk	x0, #0x8144, lsl #32
  40aca0:	and	x0, x1, x0
  40aca4:	cmp	x0, #0x0
  40aca8:	cset	w0, ne  // ne = any
  40acac:	and	w0, w0, #0xff
  40acb0:	cmp	w0, #0x0
  40acb4:	b.eq	40ad4c <ferror@plt+0x92ec>  // b.none
  40acb8:	mov	w1, #0x30                  	// #48
  40acbc:	ldr	x0, [sp, #24]
  40acc0:	bl	401960 <strchr@plt>
  40acc4:	cmp	x0, #0x0
  40acc8:	b.eq	40ad40 <ferror@plt+0x92e0>  // b.none
  40accc:	ldr	x0, [sp, #88]
  40acd0:	ldr	x0, [x0]
  40acd4:	add	x0, x0, #0x1
  40acd8:	ldrb	w0, [x0]
  40acdc:	cmp	w0, #0x69
  40ace0:	b.eq	40ad00 <ferror@plt+0x92a0>  // b.none
  40ace4:	cmp	w0, #0x69
  40ace8:	b.gt	40ad4c <ferror@plt+0x92ec>
  40acec:	cmp	w0, #0x42
  40acf0:	b.eq	40ad28 <ferror@plt+0x92c8>  // b.none
  40acf4:	cmp	w0, #0x44
  40acf8:	b.eq	40ad28 <ferror@plt+0x92c8>  // b.none
  40acfc:	b	40ad4c <ferror@plt+0x92ec>
  40ad00:	ldr	x0, [sp, #88]
  40ad04:	ldr	x0, [x0]
  40ad08:	add	x0, x0, #0x2
  40ad0c:	ldrb	w0, [x0]
  40ad10:	cmp	w0, #0x42
  40ad14:	b.ne	40ad48 <ferror@plt+0x92e8>  // b.any
  40ad18:	ldr	w0, [sp, #100]
  40ad1c:	add	w0, w0, #0x2
  40ad20:	str	w0, [sp, #100]
  40ad24:	b	40ad48 <ferror@plt+0x92e8>
  40ad28:	mov	w0, #0x3e8                 	// #1000
  40ad2c:	str	w0, [sp, #104]
  40ad30:	ldr	w0, [sp, #100]
  40ad34:	add	w0, w0, #0x1
  40ad38:	str	w0, [sp, #100]
  40ad3c:	b	40ad4c <ferror@plt+0x92ec>
  40ad40:	nop
  40ad44:	b	40ad4c <ferror@plt+0x92ec>
  40ad48:	nop
  40ad4c:	ldr	x0, [sp, #88]
  40ad50:	ldr	x0, [x0]
  40ad54:	ldrb	w0, [x0]
  40ad58:	cmp	w0, #0x77
  40ad5c:	b.eq	40af0c <ferror@plt+0x94ac>  // b.none
  40ad60:	cmp	w0, #0x77
  40ad64:	b.gt	40af50 <ferror@plt+0x94f0>
  40ad68:	cmp	w0, #0x74
  40ad6c:	b.eq	40aef4 <ferror@plt+0x9494>  // b.none
  40ad70:	cmp	w0, #0x74
  40ad74:	b.gt	40af50 <ferror@plt+0x94f0>
  40ad78:	cmp	w0, #0x6d
  40ad7c:	b.eq	40aec4 <ferror@plt+0x9464>  // b.none
  40ad80:	cmp	w0, #0x6d
  40ad84:	b.gt	40af50 <ferror@plt+0x94f0>
  40ad88:	cmp	w0, #0x6b
  40ad8c:	b.eq	40aeac <ferror@plt+0x944c>  // b.none
  40ad90:	cmp	w0, #0x6b
  40ad94:	b.gt	40af50 <ferror@plt+0x94f0>
  40ad98:	cmp	w0, #0x67
  40ad9c:	b.eq	40ae94 <ferror@plt+0x9434>  // b.none
  40ada0:	cmp	w0, #0x67
  40ada4:	b.gt	40af50 <ferror@plt+0x94f0>
  40ada8:	cmp	w0, #0x63
  40adac:	b.eq	40ae74 <ferror@plt+0x9414>  // b.none
  40adb0:	cmp	w0, #0x63
  40adb4:	b.gt	40af50 <ferror@plt+0x94f0>
  40adb8:	cmp	w0, #0x62
  40adbc:	b.eq	40ae4c <ferror@plt+0x93ec>  // b.none
  40adc0:	cmp	w0, #0x62
  40adc4:	b.gt	40af50 <ferror@plt+0x94f0>
  40adc8:	cmp	w0, #0x5a
  40adcc:	b.eq	40af38 <ferror@plt+0x94d8>  // b.none
  40add0:	cmp	w0, #0x5a
  40add4:	b.gt	40af50 <ferror@plt+0x94f0>
  40add8:	cmp	w0, #0x59
  40addc:	b.eq	40af20 <ferror@plt+0x94c0>  // b.none
  40ade0:	cmp	w0, #0x59
  40ade4:	b.gt	40af50 <ferror@plt+0x94f0>
  40ade8:	cmp	w0, #0x54
  40adec:	b.eq	40aef4 <ferror@plt+0x9494>  // b.none
  40adf0:	cmp	w0, #0x54
  40adf4:	b.gt	40af50 <ferror@plt+0x94f0>
  40adf8:	cmp	w0, #0x50
  40adfc:	b.eq	40aedc <ferror@plt+0x947c>  // b.none
  40ae00:	cmp	w0, #0x50
  40ae04:	b.gt	40af50 <ferror@plt+0x94f0>
  40ae08:	cmp	w0, #0x4d
  40ae0c:	b.eq	40aec4 <ferror@plt+0x9464>  // b.none
  40ae10:	cmp	w0, #0x4d
  40ae14:	b.gt	40af50 <ferror@plt+0x94f0>
  40ae18:	cmp	w0, #0x4b
  40ae1c:	b.eq	40aeac <ferror@plt+0x944c>  // b.none
  40ae20:	cmp	w0, #0x4b
  40ae24:	b.gt	40af50 <ferror@plt+0x94f0>
  40ae28:	cmp	w0, #0x47
  40ae2c:	b.eq	40ae94 <ferror@plt+0x9434>  // b.none
  40ae30:	cmp	w0, #0x47
  40ae34:	b.gt	40af50 <ferror@plt+0x94f0>
  40ae38:	cmp	w0, #0x42
  40ae3c:	b.eq	40ae60 <ferror@plt+0x9400>  // b.none
  40ae40:	cmp	w0, #0x45
  40ae44:	b.eq	40ae7c <ferror@plt+0x941c>  // b.none
  40ae48:	b	40af50 <ferror@plt+0x94f0>
  40ae4c:	add	x0, sp, #0x48
  40ae50:	mov	w1, #0x200                 	// #512
  40ae54:	bl	40a994 <ferror@plt+0x8f34>
  40ae58:	str	w0, [sp, #96]
  40ae5c:	b	40af68 <ferror@plt+0x9508>
  40ae60:	add	x0, sp, #0x48
  40ae64:	mov	w1, #0x400                 	// #1024
  40ae68:	bl	40a994 <ferror@plt+0x8f34>
  40ae6c:	str	w0, [sp, #96]
  40ae70:	b	40af68 <ferror@plt+0x9508>
  40ae74:	str	wzr, [sp, #96]
  40ae78:	b	40af68 <ferror@plt+0x9508>
  40ae7c:	add	x0, sp, #0x48
  40ae80:	mov	w2, #0x6                   	// #6
  40ae84:	ldr	w1, [sp, #104]
  40ae88:	bl	40aa04 <ferror@plt+0x8fa4>
  40ae8c:	str	w0, [sp, #96]
  40ae90:	b	40af68 <ferror@plt+0x9508>
  40ae94:	add	x0, sp, #0x48
  40ae98:	mov	w2, #0x3                   	// #3
  40ae9c:	ldr	w1, [sp, #104]
  40aea0:	bl	40aa04 <ferror@plt+0x8fa4>
  40aea4:	str	w0, [sp, #96]
  40aea8:	b	40af68 <ferror@plt+0x9508>
  40aeac:	add	x0, sp, #0x48
  40aeb0:	mov	w2, #0x1                   	// #1
  40aeb4:	ldr	w1, [sp, #104]
  40aeb8:	bl	40aa04 <ferror@plt+0x8fa4>
  40aebc:	str	w0, [sp, #96]
  40aec0:	b	40af68 <ferror@plt+0x9508>
  40aec4:	add	x0, sp, #0x48
  40aec8:	mov	w2, #0x2                   	// #2
  40aecc:	ldr	w1, [sp, #104]
  40aed0:	bl	40aa04 <ferror@plt+0x8fa4>
  40aed4:	str	w0, [sp, #96]
  40aed8:	b	40af68 <ferror@plt+0x9508>
  40aedc:	add	x0, sp, #0x48
  40aee0:	mov	w2, #0x5                   	// #5
  40aee4:	ldr	w1, [sp, #104]
  40aee8:	bl	40aa04 <ferror@plt+0x8fa4>
  40aeec:	str	w0, [sp, #96]
  40aef0:	b	40af68 <ferror@plt+0x9508>
  40aef4:	add	x0, sp, #0x48
  40aef8:	mov	w2, #0x4                   	// #4
  40aefc:	ldr	w1, [sp, #104]
  40af00:	bl	40aa04 <ferror@plt+0x8fa4>
  40af04:	str	w0, [sp, #96]
  40af08:	b	40af68 <ferror@plt+0x9508>
  40af0c:	add	x0, sp, #0x48
  40af10:	mov	w1, #0x2                   	// #2
  40af14:	bl	40a994 <ferror@plt+0x8f34>
  40af18:	str	w0, [sp, #96]
  40af1c:	b	40af68 <ferror@plt+0x9508>
  40af20:	add	x0, sp, #0x48
  40af24:	mov	w2, #0x8                   	// #8
  40af28:	ldr	w1, [sp, #104]
  40af2c:	bl	40aa04 <ferror@plt+0x8fa4>
  40af30:	str	w0, [sp, #96]
  40af34:	b	40af68 <ferror@plt+0x9508>
  40af38:	add	x0, sp, #0x48
  40af3c:	mov	w2, #0x7                   	// #7
  40af40:	ldr	w1, [sp, #104]
  40af44:	bl	40aa04 <ferror@plt+0x8fa4>
  40af48:	str	w0, [sp, #96]
  40af4c:	b	40af68 <ferror@plt+0x9508>
  40af50:	ldr	x1, [sp, #72]
  40af54:	ldr	x0, [sp, #32]
  40af58:	str	x1, [x0]
  40af5c:	ldr	w0, [sp, #124]
  40af60:	orr	w0, w0, #0x2
  40af64:	b	40afc0 <ferror@plt+0x9560>
  40af68:	ldr	w1, [sp, #124]
  40af6c:	ldr	w0, [sp, #96]
  40af70:	orr	w0, w1, w0
  40af74:	str	w0, [sp, #124]
  40af78:	ldr	x0, [sp, #88]
  40af7c:	ldr	x1, [x0]
  40af80:	ldrsw	x0, [sp, #100]
  40af84:	add	x1, x1, x0
  40af88:	ldr	x0, [sp, #88]
  40af8c:	str	x1, [x0]
  40af90:	ldr	x0, [sp, #88]
  40af94:	ldr	x0, [x0]
  40af98:	ldrb	w0, [x0]
  40af9c:	cmp	w0, #0x0
  40afa0:	b.eq	40afb0 <ferror@plt+0x9550>  // b.none
  40afa4:	ldr	w0, [sp, #124]
  40afa8:	orr	w0, w0, #0x2
  40afac:	str	w0, [sp, #124]
  40afb0:	ldr	x1, [sp, #72]
  40afb4:	ldr	x0, [sp, #32]
  40afb8:	str	x1, [x0]
  40afbc:	ldr	w0, [sp, #124]
  40afc0:	ldp	x29, x30, [sp], #128
  40afc4:	ret
  40afc8:	stp	x29, x30, [sp, #-48]!
  40afcc:	mov	x29, sp
  40afd0:	str	x0, [sp, #24]
  40afd4:	str	wzr, [sp, #44]
  40afd8:	str	wzr, [sp, #40]
  40afdc:	ldr	x0, [sp, #24]
  40afe0:	bl	401770 <fileno@plt>
  40afe4:	str	w0, [sp, #36]
  40afe8:	ldr	w0, [sp, #36]
  40afec:	cmp	w0, #0x0
  40aff0:	b.ge	40b000 <ferror@plt+0x95a0>  // b.tcont
  40aff4:	ldr	x0, [sp, #24]
  40aff8:	bl	401790 <fclose@plt>
  40affc:	b	40b07c <ferror@plt+0x961c>
  40b000:	ldr	x0, [sp, #24]
  40b004:	bl	4019d0 <__freading@plt>
  40b008:	cmp	w0, #0x0
  40b00c:	b.eq	40b02c <ferror@plt+0x95cc>  // b.none
  40b010:	ldr	x0, [sp, #24]
  40b014:	bl	401770 <fileno@plt>
  40b018:	mov	w2, #0x1                   	// #1
  40b01c:	mov	x1, #0x0                   	// #0
  40b020:	bl	401730 <lseek@plt>
  40b024:	cmn	x0, #0x1
  40b028:	b.eq	40b048 <ferror@plt+0x95e8>  // b.none
  40b02c:	ldr	x0, [sp, #24]
  40b030:	bl	40b0c0 <ferror@plt+0x9660>
  40b034:	cmp	w0, #0x0
  40b038:	b.eq	40b048 <ferror@plt+0x95e8>  // b.none
  40b03c:	bl	401a20 <__errno_location@plt>
  40b040:	ldr	w0, [x0]
  40b044:	str	w0, [sp, #44]
  40b048:	ldr	x0, [sp, #24]
  40b04c:	bl	401790 <fclose@plt>
  40b050:	str	w0, [sp, #40]
  40b054:	ldr	w0, [sp, #44]
  40b058:	cmp	w0, #0x0
  40b05c:	b.eq	40b078 <ferror@plt+0x9618>  // b.none
  40b060:	bl	401a20 <__errno_location@plt>
  40b064:	mov	x1, x0
  40b068:	ldr	w0, [sp, #44]
  40b06c:	str	w0, [x1]
  40b070:	mov	w0, #0xffffffff            	// #-1
  40b074:	str	w0, [sp, #40]
  40b078:	ldr	w0, [sp, #40]
  40b07c:	ldp	x29, x30, [sp], #48
  40b080:	ret
  40b084:	stp	x29, x30, [sp, #-32]!
  40b088:	mov	x29, sp
  40b08c:	str	x0, [sp, #24]
  40b090:	ldr	x0, [sp, #24]
  40b094:	ldr	w0, [x0]
  40b098:	and	w0, w0, #0x100
  40b09c:	cmp	w0, #0x0
  40b0a0:	b.eq	40b0b4 <ferror@plt+0x9654>  // b.none
  40b0a4:	mov	w2, #0x1                   	// #1
  40b0a8:	mov	x1, #0x0                   	// #0
  40b0ac:	ldr	x0, [sp, #24]
  40b0b0:	bl	40b10c <ferror@plt+0x96ac>
  40b0b4:	nop
  40b0b8:	ldp	x29, x30, [sp], #32
  40b0bc:	ret
  40b0c0:	stp	x29, x30, [sp, #-32]!
  40b0c4:	mov	x29, sp
  40b0c8:	str	x0, [sp, #24]
  40b0cc:	ldr	x0, [sp, #24]
  40b0d0:	cmp	x0, #0x0
  40b0d4:	b.eq	40b0e8 <ferror@plt+0x9688>  // b.none
  40b0d8:	ldr	x0, [sp, #24]
  40b0dc:	bl	4019d0 <__freading@plt>
  40b0e0:	cmp	w0, #0x0
  40b0e4:	b.ne	40b0f4 <ferror@plt+0x9694>  // b.any
  40b0e8:	ldr	x0, [sp, #24]
  40b0ec:	bl	401990 <fflush@plt>
  40b0f0:	b	40b104 <ferror@plt+0x96a4>
  40b0f4:	ldr	x0, [sp, #24]
  40b0f8:	bl	40b084 <ferror@plt+0x9624>
  40b0fc:	ldr	x0, [sp, #24]
  40b100:	bl	401990 <fflush@plt>
  40b104:	ldp	x29, x30, [sp], #32
  40b108:	ret
  40b10c:	stp	x29, x30, [sp, #-64]!
  40b110:	mov	x29, sp
  40b114:	str	x0, [sp, #40]
  40b118:	str	x1, [sp, #32]
  40b11c:	str	w2, [sp, #28]
  40b120:	ldr	x0, [sp, #40]
  40b124:	ldr	x1, [x0, #16]
  40b128:	ldr	x0, [sp, #40]
  40b12c:	ldr	x0, [x0, #8]
  40b130:	cmp	x1, x0
  40b134:	b.ne	40b1b4 <ferror@plt+0x9754>  // b.any
  40b138:	ldr	x0, [sp, #40]
  40b13c:	ldr	x1, [x0, #40]
  40b140:	ldr	x0, [sp, #40]
  40b144:	ldr	x0, [x0, #32]
  40b148:	cmp	x1, x0
  40b14c:	b.ne	40b1b4 <ferror@plt+0x9754>  // b.any
  40b150:	ldr	x0, [sp, #40]
  40b154:	ldr	x0, [x0, #72]
  40b158:	cmp	x0, #0x0
  40b15c:	b.ne	40b1b4 <ferror@plt+0x9754>  // b.any
  40b160:	ldr	x0, [sp, #40]
  40b164:	bl	401770 <fileno@plt>
  40b168:	ldr	w2, [sp, #28]
  40b16c:	ldr	x1, [sp, #32]
  40b170:	bl	401730 <lseek@plt>
  40b174:	str	x0, [sp, #56]
  40b178:	ldr	x0, [sp, #56]
  40b17c:	cmn	x0, #0x1
  40b180:	b.ne	40b18c <ferror@plt+0x972c>  // b.any
  40b184:	mov	w0, #0xffffffff            	// #-1
  40b188:	b	40b1c4 <ferror@plt+0x9764>
  40b18c:	ldr	x0, [sp, #40]
  40b190:	ldr	w0, [x0]
  40b194:	and	w1, w0, #0xffffffef
  40b198:	ldr	x0, [sp, #40]
  40b19c:	str	w1, [x0]
  40b1a0:	ldr	x0, [sp, #40]
  40b1a4:	ldr	x1, [sp, #56]
  40b1a8:	str	x1, [x0, #144]
  40b1ac:	mov	w0, #0x0                   	// #0
  40b1b0:	b	40b1c4 <ferror@plt+0x9764>
  40b1b4:	ldr	w2, [sp, #28]
  40b1b8:	ldr	x1, [sp, #32]
  40b1bc:	ldr	x0, [sp, #40]
  40b1c0:	bl	401910 <fseeko@plt>
  40b1c4:	ldp	x29, x30, [sp], #64
  40b1c8:	ret
  40b1cc:	stp	x29, x30, [sp, #-64]!
  40b1d0:	mov	x29, sp
  40b1d4:	str	x0, [sp, #40]
  40b1d8:	str	x1, [sp, #32]
  40b1dc:	str	x2, [sp, #24]
  40b1e0:	str	x3, [sp, #16]
  40b1e4:	ldr	x0, [sp, #40]
  40b1e8:	cmp	x0, #0x0
  40b1ec:	b.ne	40b1f8 <ferror@plt+0x9798>  // b.any
  40b1f0:	add	x0, sp, #0x30
  40b1f4:	str	x0, [sp, #40]
  40b1f8:	ldr	x3, [sp, #16]
  40b1fc:	ldr	x2, [sp, #24]
  40b200:	ldr	x1, [sp, #32]
  40b204:	ldr	x0, [sp, #40]
  40b208:	bl	401670 <mbrtowc@plt>
  40b20c:	str	x0, [sp, #56]
  40b210:	ldr	x0, [sp, #56]
  40b214:	cmn	x0, #0x3
  40b218:	b.ls	40b264 <ferror@plt+0x9804>  // b.plast
  40b21c:	ldr	x0, [sp, #24]
  40b220:	cmp	x0, #0x0
  40b224:	b.eq	40b264 <ferror@plt+0x9804>  // b.none
  40b228:	mov	w0, #0x0                   	// #0
  40b22c:	bl	40b414 <ferror@plt+0x99b4>
  40b230:	and	w0, w0, #0xff
  40b234:	eor	w0, w0, #0x1
  40b238:	and	w0, w0, #0xff
  40b23c:	cmp	w0, #0x0
  40b240:	b.eq	40b264 <ferror@plt+0x9804>  // b.none
  40b244:	ldr	x0, [sp, #32]
  40b248:	ldrb	w0, [x0]
  40b24c:	strb	w0, [sp, #55]
  40b250:	ldrb	w1, [sp, #55]
  40b254:	ldr	x0, [sp, #40]
  40b258:	str	w1, [x0]
  40b25c:	mov	x0, #0x1                   	// #1
  40b260:	b	40b268 <ferror@plt+0x9808>
  40b264:	ldr	x0, [sp, #56]
  40b268:	ldp	x29, x30, [sp], #64
  40b26c:	ret
  40b270:	sub	sp, sp, #0x10
  40b274:	str	w0, [sp, #12]
  40b278:	str	w1, [sp, #8]
  40b27c:	mov	w0, #0x0                   	// #0
  40b280:	add	sp, sp, #0x10
  40b284:	ret
  40b288:	sub	sp, sp, #0x10
  40b28c:	str	w0, [sp, #12]
  40b290:	mov	w0, #0x0                   	// #0
  40b294:	add	sp, sp, #0x10
  40b298:	ret
  40b29c:	stp	x29, x30, [sp, #-48]!
  40b2a0:	mov	x29, sp
  40b2a4:	str	w0, [sp, #28]
  40b2a8:	str	w1, [sp, #24]
  40b2ac:	ldr	w0, [sp, #28]
  40b2b0:	bl	40b288 <ferror@plt+0x9828>
  40b2b4:	str	w0, [sp, #44]
  40b2b8:	ldr	w0, [sp, #44]
  40b2bc:	cmp	w0, #0x0
  40b2c0:	b.ne	40b2d4 <ferror@plt+0x9874>  // b.any
  40b2c4:	ldr	w1, [sp, #24]
  40b2c8:	ldr	w0, [sp, #28]
  40b2cc:	bl	40b270 <ferror@plt+0x9810>
  40b2d0:	b	40b2d8 <ferror@plt+0x9878>
  40b2d4:	ldr	w0, [sp, #44]
  40b2d8:	ldp	x29, x30, [sp], #48
  40b2dc:	ret
  40b2e0:	stp	x29, x30, [sp, #-64]!
  40b2e4:	mov	x29, sp
  40b2e8:	stp	x19, x20, [sp, #16]
  40b2ec:	str	x0, [sp, #40]
  40b2f0:	str	x1, [sp, #32]
  40b2f4:	ldr	x20, [sp, #40]
  40b2f8:	ldr	x19, [sp, #32]
  40b2fc:	cmp	x20, x19
  40b300:	b.ne	40b30c <ferror@plt+0x98ac>  // b.any
  40b304:	mov	w0, #0x0                   	// #0
  40b308:	b	40b35c <ferror@plt+0x98fc>
  40b30c:	ldrb	w0, [x20]
  40b310:	bl	40b820 <ferror@plt+0x9dc0>
  40b314:	strb	w0, [sp, #63]
  40b318:	ldrb	w0, [x19]
  40b31c:	bl	40b820 <ferror@plt+0x9dc0>
  40b320:	strb	w0, [sp, #62]
  40b324:	ldrb	w0, [sp, #63]
  40b328:	cmp	w0, #0x0
  40b32c:	b.eq	40b34c <ferror@plt+0x98ec>  // b.none
  40b330:	add	x20, x20, #0x1
  40b334:	add	x19, x19, #0x1
  40b338:	ldrb	w1, [sp, #63]
  40b33c:	ldrb	w0, [sp, #62]
  40b340:	cmp	w1, w0
  40b344:	b.eq	40b30c <ferror@plt+0x98ac>  // b.none
  40b348:	b	40b350 <ferror@plt+0x98f0>
  40b34c:	nop
  40b350:	ldrb	w1, [sp, #63]
  40b354:	ldrb	w0, [sp, #62]
  40b358:	sub	w0, w1, w0
  40b35c:	ldp	x19, x20, [sp, #16]
  40b360:	ldp	x29, x30, [sp], #64
  40b364:	ret
  40b368:	stp	x29, x30, [sp, #-48]!
  40b36c:	mov	x29, sp
  40b370:	str	x0, [sp, #24]
  40b374:	ldr	x0, [sp, #24]
  40b378:	bl	401740 <__fpending@plt>
  40b37c:	cmp	x0, #0x0
  40b380:	cset	w0, ne  // ne = any
  40b384:	strb	w0, [sp, #47]
  40b388:	ldr	x0, [sp, #24]
  40b38c:	bl	4016f0 <ferror_unlocked@plt>
  40b390:	cmp	w0, #0x0
  40b394:	cset	w0, ne  // ne = any
  40b398:	strb	w0, [sp, #46]
  40b39c:	ldr	x0, [sp, #24]
  40b3a0:	bl	40afc8 <ferror@plt+0x9568>
  40b3a4:	cmp	w0, #0x0
  40b3a8:	cset	w0, ne  // ne = any
  40b3ac:	strb	w0, [sp, #45]
  40b3b0:	ldrb	w0, [sp, #46]
  40b3b4:	cmp	w0, #0x0
  40b3b8:	b.ne	40b3e4 <ferror@plt+0x9984>  // b.any
  40b3bc:	ldrb	w0, [sp, #45]
  40b3c0:	cmp	w0, #0x0
  40b3c4:	b.eq	40b408 <ferror@plt+0x99a8>  // b.none
  40b3c8:	ldrb	w0, [sp, #47]
  40b3cc:	cmp	w0, #0x0
  40b3d0:	b.ne	40b3e4 <ferror@plt+0x9984>  // b.any
  40b3d4:	bl	401a20 <__errno_location@plt>
  40b3d8:	ldr	w0, [x0]
  40b3dc:	cmp	w0, #0x9
  40b3e0:	b.eq	40b408 <ferror@plt+0x99a8>  // b.none
  40b3e4:	ldrb	w0, [sp, #45]
  40b3e8:	eor	w0, w0, #0x1
  40b3ec:	and	w0, w0, #0xff
  40b3f0:	cmp	w0, #0x0
  40b3f4:	b.eq	40b400 <ferror@plt+0x99a0>  // b.none
  40b3f8:	bl	401a20 <__errno_location@plt>
  40b3fc:	str	wzr, [x0]
  40b400:	mov	w0, #0xffffffff            	// #-1
  40b404:	b	40b40c <ferror@plt+0x99ac>
  40b408:	mov	w0, #0x0                   	// #0
  40b40c:	ldp	x29, x30, [sp], #48
  40b410:	ret
  40b414:	stp	x29, x30, [sp, #-48]!
  40b418:	mov	x29, sp
  40b41c:	str	w0, [sp, #28]
  40b420:	mov	w0, #0x1                   	// #1
  40b424:	strb	w0, [sp, #47]
  40b428:	mov	x1, #0x0                   	// #0
  40b42c:	ldr	w0, [sp, #28]
  40b430:	bl	401a50 <setlocale@plt>
  40b434:	str	x0, [sp, #32]
  40b438:	ldr	x0, [sp, #32]
  40b43c:	cmp	x0, #0x0
  40b440:	b.eq	40b478 <ferror@plt+0x9a18>  // b.none
  40b444:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40b448:	add	x1, x0, #0x448
  40b44c:	ldr	x0, [sp, #32]
  40b450:	bl	4018f0 <strcmp@plt>
  40b454:	cmp	w0, #0x0
  40b458:	b.eq	40b474 <ferror@plt+0x9a14>  // b.none
  40b45c:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40b460:	add	x1, x0, #0x450
  40b464:	ldr	x0, [sp, #32]
  40b468:	bl	4018f0 <strcmp@plt>
  40b46c:	cmp	w0, #0x0
  40b470:	b.ne	40b478 <ferror@plt+0x9a18>  // b.any
  40b474:	strb	wzr, [sp, #47]
  40b478:	ldrb	w0, [sp, #47]
  40b47c:	ldp	x29, x30, [sp], #48
  40b480:	ret
  40b484:	stp	x29, x30, [sp, #-32]!
  40b488:	mov	x29, sp
  40b48c:	mov	w0, #0xe                   	// #14
  40b490:	bl	4017a0 <nl_langinfo@plt>
  40b494:	str	x0, [sp, #24]
  40b498:	ldr	x0, [sp, #24]
  40b49c:	cmp	x0, #0x0
  40b4a0:	b.ne	40b4b0 <ferror@plt+0x9a50>  // b.any
  40b4a4:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40b4a8:	add	x0, x0, #0x458
  40b4ac:	str	x0, [sp, #24]
  40b4b0:	ldr	x0, [sp, #24]
  40b4b4:	ldrb	w0, [x0]
  40b4b8:	cmp	w0, #0x0
  40b4bc:	b.ne	40b4cc <ferror@plt+0x9a6c>  // b.any
  40b4c0:	adrp	x0, 40e000 <ferror@plt+0xc5a0>
  40b4c4:	add	x0, x0, #0x460
  40b4c8:	str	x0, [sp, #24]
  40b4cc:	ldr	x0, [sp, #24]
  40b4d0:	ldp	x29, x30, [sp], #32
  40b4d4:	ret
  40b4d8:	sub	sp, sp, #0x10
  40b4dc:	str	w0, [sp, #12]
  40b4e0:	ldr	w0, [sp, #12]
  40b4e4:	cmp	w0, #0x7a
  40b4e8:	b.gt	40b52c <ferror@plt+0x9acc>
  40b4ec:	ldr	w0, [sp, #12]
  40b4f0:	cmp	w0, #0x61
  40b4f4:	b.ge	40b524 <ferror@plt+0x9ac4>  // b.tcont
  40b4f8:	ldr	w0, [sp, #12]
  40b4fc:	cmp	w0, #0x39
  40b500:	b.gt	40b514 <ferror@plt+0x9ab4>
  40b504:	ldr	w0, [sp, #12]
  40b508:	cmp	w0, #0x30
  40b50c:	b.ge	40b524 <ferror@plt+0x9ac4>  // b.tcont
  40b510:	b	40b52c <ferror@plt+0x9acc>
  40b514:	ldr	w0, [sp, #12]
  40b518:	sub	w0, w0, #0x41
  40b51c:	cmp	w0, #0x19
  40b520:	b.hi	40b52c <ferror@plt+0x9acc>  // b.pmore
  40b524:	mov	w0, #0x1                   	// #1
  40b528:	b	40b530 <ferror@plt+0x9ad0>
  40b52c:	mov	w0, #0x0                   	// #0
  40b530:	add	sp, sp, #0x10
  40b534:	ret
  40b538:	sub	sp, sp, #0x10
  40b53c:	str	w0, [sp, #12]
  40b540:	ldr	w0, [sp, #12]
  40b544:	cmp	w0, #0x5a
  40b548:	b.gt	40b55c <ferror@plt+0x9afc>
  40b54c:	ldr	w0, [sp, #12]
  40b550:	cmp	w0, #0x41
  40b554:	b.ge	40b56c <ferror@plt+0x9b0c>  // b.tcont
  40b558:	b	40b574 <ferror@plt+0x9b14>
  40b55c:	ldr	w0, [sp, #12]
  40b560:	sub	w0, w0, #0x61
  40b564:	cmp	w0, #0x19
  40b568:	b.hi	40b574 <ferror@plt+0x9b14>  // b.pmore
  40b56c:	mov	w0, #0x1                   	// #1
  40b570:	b	40b578 <ferror@plt+0x9b18>
  40b574:	mov	w0, #0x0                   	// #0
  40b578:	add	sp, sp, #0x10
  40b57c:	ret
  40b580:	sub	sp, sp, #0x10
  40b584:	str	w0, [sp, #12]
  40b588:	ldr	w0, [sp, #12]
  40b58c:	cmp	w0, #0x7f
  40b590:	b.hi	40b59c <ferror@plt+0x9b3c>  // b.pmore
  40b594:	mov	w0, #0x1                   	// #1
  40b598:	b	40b5a0 <ferror@plt+0x9b40>
  40b59c:	mov	w0, #0x0                   	// #0
  40b5a0:	add	sp, sp, #0x10
  40b5a4:	ret
  40b5a8:	sub	sp, sp, #0x10
  40b5ac:	str	w0, [sp, #12]
  40b5b0:	ldr	w0, [sp, #12]
  40b5b4:	cmp	w0, #0x20
  40b5b8:	b.eq	40b5c8 <ferror@plt+0x9b68>  // b.none
  40b5bc:	ldr	w0, [sp, #12]
  40b5c0:	cmp	w0, #0x9
  40b5c4:	b.ne	40b5d0 <ferror@plt+0x9b70>  // b.any
  40b5c8:	mov	w0, #0x1                   	// #1
  40b5cc:	b	40b5d4 <ferror@plt+0x9b74>
  40b5d0:	mov	w0, #0x0                   	// #0
  40b5d4:	and	w0, w0, #0x1
  40b5d8:	and	w0, w0, #0xff
  40b5dc:	add	sp, sp, #0x10
  40b5e0:	ret
  40b5e4:	sub	sp, sp, #0x10
  40b5e8:	str	w0, [sp, #12]
  40b5ec:	ldr	w0, [sp, #12]
  40b5f0:	cmp	w0, #0x1f
  40b5f4:	b.gt	40b608 <ferror@plt+0x9ba8>
  40b5f8:	ldr	w0, [sp, #12]
  40b5fc:	cmp	w0, #0x0
  40b600:	b.ge	40b614 <ferror@plt+0x9bb4>  // b.tcont
  40b604:	b	40b61c <ferror@plt+0x9bbc>
  40b608:	ldr	w0, [sp, #12]
  40b60c:	cmp	w0, #0x7f
  40b610:	b.ne	40b61c <ferror@plt+0x9bbc>  // b.any
  40b614:	mov	w0, #0x1                   	// #1
  40b618:	b	40b620 <ferror@plt+0x9bc0>
  40b61c:	mov	w0, #0x0                   	// #0
  40b620:	add	sp, sp, #0x10
  40b624:	ret
  40b628:	sub	sp, sp, #0x10
  40b62c:	str	w0, [sp, #12]
  40b630:	ldr	w0, [sp, #12]
  40b634:	sub	w0, w0, #0x30
  40b638:	cmp	w0, #0x9
  40b63c:	b.hi	40b648 <ferror@plt+0x9be8>  // b.pmore
  40b640:	mov	w0, #0x1                   	// #1
  40b644:	b	40b64c <ferror@plt+0x9bec>
  40b648:	mov	w0, #0x0                   	// #0
  40b64c:	add	sp, sp, #0x10
  40b650:	ret
  40b654:	sub	sp, sp, #0x10
  40b658:	str	w0, [sp, #12]
  40b65c:	ldr	w0, [sp, #12]
  40b660:	sub	w0, w0, #0x21
  40b664:	cmp	w0, #0x5d
  40b668:	b.hi	40b674 <ferror@plt+0x9c14>  // b.pmore
  40b66c:	mov	w0, #0x1                   	// #1
  40b670:	b	40b678 <ferror@plt+0x9c18>
  40b674:	mov	w0, #0x0                   	// #0
  40b678:	add	sp, sp, #0x10
  40b67c:	ret
  40b680:	sub	sp, sp, #0x10
  40b684:	str	w0, [sp, #12]
  40b688:	ldr	w0, [sp, #12]
  40b68c:	sub	w0, w0, #0x61
  40b690:	cmp	w0, #0x19
  40b694:	b.hi	40b6a0 <ferror@plt+0x9c40>  // b.pmore
  40b698:	mov	w0, #0x1                   	// #1
  40b69c:	b	40b6a4 <ferror@plt+0x9c44>
  40b6a0:	mov	w0, #0x0                   	// #0
  40b6a4:	add	sp, sp, #0x10
  40b6a8:	ret
  40b6ac:	sub	sp, sp, #0x10
  40b6b0:	str	w0, [sp, #12]
  40b6b4:	ldr	w0, [sp, #12]
  40b6b8:	sub	w0, w0, #0x20
  40b6bc:	cmp	w0, #0x5e
  40b6c0:	b.hi	40b6cc <ferror@plt+0x9c6c>  // b.pmore
  40b6c4:	mov	w0, #0x1                   	// #1
  40b6c8:	b	40b6d0 <ferror@plt+0x9c70>
  40b6cc:	mov	w0, #0x0                   	// #0
  40b6d0:	add	sp, sp, #0x10
  40b6d4:	ret
  40b6d8:	sub	sp, sp, #0x10
  40b6dc:	str	w0, [sp, #12]
  40b6e0:	ldr	w0, [sp, #12]
  40b6e4:	cmp	w0, #0x7e
  40b6e8:	b.gt	40b744 <ferror@plt+0x9ce4>
  40b6ec:	ldr	w0, [sp, #12]
  40b6f0:	cmp	w0, #0x7b
  40b6f4:	b.ge	40b73c <ferror@plt+0x9cdc>  // b.tcont
  40b6f8:	ldr	w0, [sp, #12]
  40b6fc:	cmp	w0, #0x60
  40b700:	b.gt	40b744 <ferror@plt+0x9ce4>
  40b704:	ldr	w0, [sp, #12]
  40b708:	cmp	w0, #0x5b
  40b70c:	b.ge	40b73c <ferror@plt+0x9cdc>  // b.tcont
  40b710:	ldr	w0, [sp, #12]
  40b714:	cmp	w0, #0x2f
  40b718:	b.gt	40b72c <ferror@plt+0x9ccc>
  40b71c:	ldr	w0, [sp, #12]
  40b720:	cmp	w0, #0x21
  40b724:	b.ge	40b73c <ferror@plt+0x9cdc>  // b.tcont
  40b728:	b	40b744 <ferror@plt+0x9ce4>
  40b72c:	ldr	w0, [sp, #12]
  40b730:	sub	w0, w0, #0x3a
  40b734:	cmp	w0, #0x6
  40b738:	b.hi	40b744 <ferror@plt+0x9ce4>  // b.pmore
  40b73c:	mov	w0, #0x1                   	// #1
  40b740:	b	40b748 <ferror@plt+0x9ce8>
  40b744:	mov	w0, #0x0                   	// #0
  40b748:	add	sp, sp, #0x10
  40b74c:	ret
  40b750:	sub	sp, sp, #0x10
  40b754:	str	w0, [sp, #12]
  40b758:	ldr	w0, [sp, #12]
  40b75c:	cmp	w0, #0xd
  40b760:	b.gt	40b774 <ferror@plt+0x9d14>
  40b764:	ldr	w0, [sp, #12]
  40b768:	cmp	w0, #0x9
  40b76c:	b.ge	40b780 <ferror@plt+0x9d20>  // b.tcont
  40b770:	b	40b788 <ferror@plt+0x9d28>
  40b774:	ldr	w0, [sp, #12]
  40b778:	cmp	w0, #0x20
  40b77c:	b.ne	40b788 <ferror@plt+0x9d28>  // b.any
  40b780:	mov	w0, #0x1                   	// #1
  40b784:	b	40b78c <ferror@plt+0x9d2c>
  40b788:	mov	w0, #0x0                   	// #0
  40b78c:	add	sp, sp, #0x10
  40b790:	ret
  40b794:	sub	sp, sp, #0x10
  40b798:	str	w0, [sp, #12]
  40b79c:	ldr	w0, [sp, #12]
  40b7a0:	sub	w0, w0, #0x41
  40b7a4:	cmp	w0, #0x19
  40b7a8:	b.hi	40b7b4 <ferror@plt+0x9d54>  // b.pmore
  40b7ac:	mov	w0, #0x1                   	// #1
  40b7b0:	b	40b7b8 <ferror@plt+0x9d58>
  40b7b4:	mov	w0, #0x0                   	// #0
  40b7b8:	add	sp, sp, #0x10
  40b7bc:	ret
  40b7c0:	sub	sp, sp, #0x10
  40b7c4:	str	w0, [sp, #12]
  40b7c8:	ldr	w0, [sp, #12]
  40b7cc:	sub	w0, w0, #0x30
  40b7d0:	cmp	w0, #0x36
  40b7d4:	cset	w1, hi  // hi = pmore
  40b7d8:	and	w1, w1, #0xff
  40b7dc:	cmp	w1, #0x0
  40b7e0:	b.ne	40b814 <ferror@plt+0x9db4>  // b.any
  40b7e4:	mov	x1, #0x1                   	// #1
  40b7e8:	lsl	x1, x1, x0
  40b7ec:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40b7f0:	movk	x0, #0x3ff
  40b7f4:	and	x0, x1, x0
  40b7f8:	cmp	x0, #0x0
  40b7fc:	cset	w0, ne  // ne = any
  40b800:	and	w0, w0, #0xff
  40b804:	cmp	w0, #0x0
  40b808:	b.eq	40b814 <ferror@plt+0x9db4>  // b.none
  40b80c:	mov	w0, #0x1                   	// #1
  40b810:	b	40b818 <ferror@plt+0x9db8>
  40b814:	mov	w0, #0x0                   	// #0
  40b818:	add	sp, sp, #0x10
  40b81c:	ret
  40b820:	sub	sp, sp, #0x10
  40b824:	str	w0, [sp, #12]
  40b828:	ldr	w0, [sp, #12]
  40b82c:	sub	w0, w0, #0x41
  40b830:	cmp	w0, #0x19
  40b834:	b.hi	40b844 <ferror@plt+0x9de4>  // b.pmore
  40b838:	ldr	w0, [sp, #12]
  40b83c:	add	w0, w0, #0x20
  40b840:	b	40b848 <ferror@plt+0x9de8>
  40b844:	ldr	w0, [sp, #12]
  40b848:	add	sp, sp, #0x10
  40b84c:	ret
  40b850:	sub	sp, sp, #0x10
  40b854:	str	w0, [sp, #12]
  40b858:	ldr	w0, [sp, #12]
  40b85c:	sub	w0, w0, #0x61
  40b860:	cmp	w0, #0x19
  40b864:	b.hi	40b874 <ferror@plt+0x9e14>  // b.pmore
  40b868:	ldr	w0, [sp, #12]
  40b86c:	sub	w0, w0, #0x20
  40b870:	b	40b878 <ferror@plt+0x9e18>
  40b874:	ldr	w0, [sp, #12]
  40b878:	add	sp, sp, #0x10
  40b87c:	ret
  40b880:	stp	x29, x30, [sp, #-176]!
  40b884:	mov	x29, sp
  40b888:	str	q0, [sp, #32]
  40b88c:	str	q1, [sp, #16]
  40b890:	str	wzr, [sp, #160]
  40b894:	str	xzr, [sp, #152]
  40b898:	mrs	x0, fpcr
  40b89c:	str	x0, [sp, #152]
  40b8a0:	ldr	q0, [sp, #32]
  40b8a4:	str	q0, [sp, #64]
  40b8a8:	ldr	x0, [sp, #64]
  40b8ac:	str	x0, [sp, #144]
  40b8b0:	ldr	x0, [sp, #72]
  40b8b4:	ubfx	x0, x0, #0, #48
  40b8b8:	str	x0, [sp, #136]
  40b8bc:	ldrh	w0, [sp, #78]
  40b8c0:	ubfx	x0, x0, #0, #15
  40b8c4:	and	w0, w0, #0xffff
  40b8c8:	and	x0, x0, #0xffff
  40b8cc:	str	x0, [sp, #128]
  40b8d0:	ldrb	w0, [sp, #79]
  40b8d4:	ubfx	x0, x0, #7, #1
  40b8d8:	and	w0, w0, #0xff
  40b8dc:	and	x0, x0, #0xff
  40b8e0:	str	x0, [sp, #120]
  40b8e4:	ldr	q0, [sp, #16]
  40b8e8:	str	q0, [sp, #48]
  40b8ec:	ldr	x0, [sp, #48]
  40b8f0:	str	x0, [sp, #112]
  40b8f4:	ldr	x0, [sp, #56]
  40b8f8:	ubfx	x0, x0, #0, #48
  40b8fc:	str	x0, [sp, #104]
  40b900:	ldrh	w0, [sp, #62]
  40b904:	ubfx	x0, x0, #0, #15
  40b908:	and	w0, w0, #0xffff
  40b90c:	and	x0, x0, #0xffff
  40b910:	str	x0, [sp, #96]
  40b914:	ldrb	w0, [sp, #63]
  40b918:	ubfx	x0, x0, #7, #1
  40b91c:	and	w0, w0, #0xff
  40b920:	and	x0, x0, #0xff
  40b924:	str	x0, [sp, #88]
  40b928:	ldr	x1, [sp, #128]
  40b92c:	mov	x0, #0x7fff                	// #32767
  40b930:	cmp	x1, x0
  40b934:	b.ne	40b94c <ferror@plt+0x9eec>  // b.any
  40b938:	ldr	x1, [sp, #136]
  40b93c:	ldr	x0, [sp, #144]
  40b940:	orr	x0, x1, x0
  40b944:	cmp	x0, #0x0
  40b948:	b.ne	40b970 <ferror@plt+0x9f10>  // b.any
  40b94c:	ldr	x1, [sp, #96]
  40b950:	mov	x0, #0x7fff                	// #32767
  40b954:	cmp	x1, x0
  40b958:	b.ne	40ba20 <ferror@plt+0x9fc0>  // b.any
  40b95c:	ldr	x1, [sp, #104]
  40b960:	ldr	x0, [sp, #112]
  40b964:	orr	x0, x1, x0
  40b968:	cmp	x0, #0x0
  40b96c:	b.eq	40ba20 <ferror@plt+0x9fc0>  // b.none
  40b970:	mov	w0, #0x1                   	// #1
  40b974:	str	w0, [sp, #164]
  40b978:	str	wzr, [sp, #168]
  40b97c:	ldr	x1, [sp, #128]
  40b980:	mov	x0, #0x7fff                	// #32767
  40b984:	cmp	x1, x0
  40b988:	b.ne	40b9b8 <ferror@plt+0x9f58>  // b.any
  40b98c:	ldr	x1, [sp, #136]
  40b990:	ldr	x0, [sp, #144]
  40b994:	orr	x0, x1, x0
  40b998:	cmp	x0, #0x0
  40b99c:	b.eq	40b9b8 <ferror@plt+0x9f58>  // b.none
  40b9a0:	ldr	x0, [sp, #136]
  40b9a4:	and	x0, x0, #0x800000000000
  40b9a8:	cmp	x0, #0x0
  40b9ac:	b.ne	40b9b8 <ferror@plt+0x9f58>  // b.any
  40b9b0:	mov	w0, #0x1                   	// #1
  40b9b4:	str	w0, [sp, #168]
  40b9b8:	ldr	w0, [sp, #168]
  40b9bc:	cmp	w0, #0x0
  40b9c0:	b.ne	40ba10 <ferror@plt+0x9fb0>  // b.any
  40b9c4:	str	wzr, [sp, #172]
  40b9c8:	ldr	x1, [sp, #96]
  40b9cc:	mov	x0, #0x7fff                	// #32767
  40b9d0:	cmp	x1, x0
  40b9d4:	b.ne	40ba04 <ferror@plt+0x9fa4>  // b.any
  40b9d8:	ldr	x1, [sp, #104]
  40b9dc:	ldr	x0, [sp, #112]
  40b9e0:	orr	x0, x1, x0
  40b9e4:	cmp	x0, #0x0
  40b9e8:	b.eq	40ba04 <ferror@plt+0x9fa4>  // b.none
  40b9ec:	ldr	x0, [sp, #104]
  40b9f0:	and	x0, x0, #0x800000000000
  40b9f4:	cmp	x0, #0x0
  40b9f8:	b.ne	40ba04 <ferror@plt+0x9fa4>  // b.any
  40b9fc:	mov	w0, #0x1                   	// #1
  40ba00:	str	w0, [sp, #172]
  40ba04:	ldr	w0, [sp, #172]
  40ba08:	cmp	w0, #0x0
  40ba0c:	b.eq	40ba94 <ferror@plt+0xa034>  // b.none
  40ba10:	ldr	w0, [sp, #160]
  40ba14:	orr	w0, w0, #0x1
  40ba18:	str	w0, [sp, #160]
  40ba1c:	b	40ba94 <ferror@plt+0xa034>
  40ba20:	ldr	x1, [sp, #128]
  40ba24:	ldr	x0, [sp, #96]
  40ba28:	cmp	x1, x0
  40ba2c:	b.ne	40ba80 <ferror@plt+0xa020>  // b.any
  40ba30:	ldr	x1, [sp, #136]
  40ba34:	ldr	x0, [sp, #104]
  40ba38:	cmp	x1, x0
  40ba3c:	b.ne	40ba80 <ferror@plt+0xa020>  // b.any
  40ba40:	ldr	x1, [sp, #144]
  40ba44:	ldr	x0, [sp, #112]
  40ba48:	cmp	x1, x0
  40ba4c:	b.ne	40ba80 <ferror@plt+0xa020>  // b.any
  40ba50:	ldr	x1, [sp, #120]
  40ba54:	ldr	x0, [sp, #88]
  40ba58:	cmp	x1, x0
  40ba5c:	b.eq	40ba88 <ferror@plt+0xa028>  // b.none
  40ba60:	ldr	x0, [sp, #128]
  40ba64:	cmp	x0, #0x0
  40ba68:	b.ne	40ba80 <ferror@plt+0xa020>  // b.any
  40ba6c:	ldr	x1, [sp, #136]
  40ba70:	ldr	x0, [sp, #144]
  40ba74:	orr	x0, x1, x0
  40ba78:	cmp	x0, #0x0
  40ba7c:	b.eq	40ba88 <ferror@plt+0xa028>  // b.none
  40ba80:	mov	w0, #0x1                   	// #1
  40ba84:	b	40ba8c <ferror@plt+0xa02c>
  40ba88:	mov	w0, #0x0                   	// #0
  40ba8c:	str	w0, [sp, #164]
  40ba90:	b	40ba98 <ferror@plt+0xa038>
  40ba94:	nop
  40ba98:	ldrsw	x0, [sp, #160]
  40ba9c:	cmp	x0, #0x0
  40baa0:	b.eq	40baac <ferror@plt+0xa04c>  // b.none
  40baa4:	ldr	w0, [sp, #160]
  40baa8:	bl	40bdec <ferror@plt+0xa38c>
  40baac:	ldr	w0, [sp, #164]
  40bab0:	ldp	x29, x30, [sp], #176
  40bab4:	ret
  40bab8:	stp	x29, x30, [sp, #-176]!
  40babc:	mov	x29, sp
  40bac0:	str	q0, [sp, #32]
  40bac4:	str	q1, [sp, #16]
  40bac8:	str	wzr, [sp, #168]
  40bacc:	str	xzr, [sp, #160]
  40bad0:	mrs	x0, fpcr
  40bad4:	str	x0, [sp, #160]
  40bad8:	ldr	q0, [sp, #32]
  40badc:	str	q0, [sp, #64]
  40bae0:	ldr	x0, [sp, #64]
  40bae4:	str	x0, [sp, #152]
  40bae8:	ldr	x0, [sp, #72]
  40baec:	ubfx	x0, x0, #0, #48
  40baf0:	str	x0, [sp, #144]
  40baf4:	ldrh	w0, [sp, #78]
  40baf8:	ubfx	x0, x0, #0, #15
  40bafc:	and	w0, w0, #0xffff
  40bb00:	and	x0, x0, #0xffff
  40bb04:	str	x0, [sp, #136]
  40bb08:	ldrb	w0, [sp, #79]
  40bb0c:	ubfx	x0, x0, #7, #1
  40bb10:	and	w0, w0, #0xff
  40bb14:	and	x0, x0, #0xff
  40bb18:	str	x0, [sp, #128]
  40bb1c:	ldr	q0, [sp, #16]
  40bb20:	str	q0, [sp, #48]
  40bb24:	ldr	x0, [sp, #48]
  40bb28:	str	x0, [sp, #120]
  40bb2c:	ldr	x0, [sp, #56]
  40bb30:	ubfx	x0, x0, #0, #48
  40bb34:	str	x0, [sp, #112]
  40bb38:	ldrh	w0, [sp, #62]
  40bb3c:	ubfx	x0, x0, #0, #15
  40bb40:	and	w0, w0, #0xffff
  40bb44:	and	x0, x0, #0xffff
  40bb48:	str	x0, [sp, #104]
  40bb4c:	ldrb	w0, [sp, #63]
  40bb50:	ubfx	x0, x0, #7, #1
  40bb54:	and	w0, w0, #0xff
  40bb58:	and	x0, x0, #0xff
  40bb5c:	str	x0, [sp, #96]
  40bb60:	ldr	x1, [sp, #136]
  40bb64:	mov	x0, #0x7fff                	// #32767
  40bb68:	cmp	x1, x0
  40bb6c:	b.ne	40bb84 <ferror@plt+0xa124>  // b.any
  40bb70:	ldr	x1, [sp, #144]
  40bb74:	ldr	x0, [sp, #152]
  40bb78:	orr	x0, x1, x0
  40bb7c:	cmp	x0, #0x0
  40bb80:	b.ne	40bba8 <ferror@plt+0xa148>  // b.any
  40bb84:	ldr	x1, [sp, #104]
  40bb88:	mov	x0, #0x7fff                	// #32767
  40bb8c:	cmp	x1, x0
  40bb90:	b.ne	40bbc0 <ferror@plt+0xa160>  // b.any
  40bb94:	ldr	x1, [sp, #112]
  40bb98:	ldr	x0, [sp, #120]
  40bb9c:	orr	x0, x1, x0
  40bba0:	cmp	x0, #0x0
  40bba4:	b.eq	40bbc0 <ferror@plt+0xa160>  // b.none
  40bba8:	mov	w0, #0x2                   	// #2
  40bbac:	str	w0, [sp, #172]
  40bbb0:	ldr	w0, [sp, #168]
  40bbb4:	orr	w0, w0, #0x1
  40bbb8:	str	w0, [sp, #168]
  40bbbc:	b	40bdcc <ferror@plt+0xa36c>
  40bbc0:	ldr	x0, [sp, #136]
  40bbc4:	cmp	x0, #0x0
  40bbc8:	b.ne	40bbe8 <ferror@plt+0xa188>  // b.any
  40bbcc:	ldr	x1, [sp, #144]
  40bbd0:	ldr	x0, [sp, #152]
  40bbd4:	orr	x0, x1, x0
  40bbd8:	cmp	x0, #0x0
  40bbdc:	b.ne	40bbe8 <ferror@plt+0xa188>  // b.any
  40bbe0:	mov	w0, #0x1                   	// #1
  40bbe4:	b	40bbec <ferror@plt+0xa18c>
  40bbe8:	mov	w0, #0x0                   	// #0
  40bbec:	str	w0, [sp, #92]
  40bbf0:	ldr	x0, [sp, #104]
  40bbf4:	cmp	x0, #0x0
  40bbf8:	b.ne	40bc18 <ferror@plt+0xa1b8>  // b.any
  40bbfc:	ldr	x1, [sp, #112]
  40bc00:	ldr	x0, [sp, #120]
  40bc04:	orr	x0, x1, x0
  40bc08:	cmp	x0, #0x0
  40bc0c:	b.ne	40bc18 <ferror@plt+0xa1b8>  // b.any
  40bc10:	mov	w0, #0x1                   	// #1
  40bc14:	b	40bc1c <ferror@plt+0xa1bc>
  40bc18:	mov	w0, #0x0                   	// #0
  40bc1c:	str	w0, [sp, #88]
  40bc20:	ldr	w0, [sp, #92]
  40bc24:	cmp	w0, #0x0
  40bc28:	b.eq	40bc40 <ferror@plt+0xa1e0>  // b.none
  40bc2c:	ldr	w0, [sp, #88]
  40bc30:	cmp	w0, #0x0
  40bc34:	b.eq	40bc40 <ferror@plt+0xa1e0>  // b.none
  40bc38:	str	wzr, [sp, #172]
  40bc3c:	b	40bdcc <ferror@plt+0xa36c>
  40bc40:	ldr	w0, [sp, #92]
  40bc44:	cmp	w0, #0x0
  40bc48:	b.eq	40bc6c <ferror@plt+0xa20c>  // b.none
  40bc4c:	ldr	x0, [sp, #96]
  40bc50:	cmp	x0, #0x0
  40bc54:	b.eq	40bc60 <ferror@plt+0xa200>  // b.none
  40bc58:	mov	w0, #0x1                   	// #1
  40bc5c:	b	40bc64 <ferror@plt+0xa204>
  40bc60:	mov	w0, #0xffffffff            	// #-1
  40bc64:	str	w0, [sp, #172]
  40bc68:	b	40bdcc <ferror@plt+0xa36c>
  40bc6c:	ldr	w0, [sp, #88]
  40bc70:	cmp	w0, #0x0
  40bc74:	b.eq	40bc98 <ferror@plt+0xa238>  // b.none
  40bc78:	ldr	x0, [sp, #128]
  40bc7c:	cmp	x0, #0x0
  40bc80:	b.eq	40bc8c <ferror@plt+0xa22c>  // b.none
  40bc84:	mov	w0, #0xffffffff            	// #-1
  40bc88:	b	40bc90 <ferror@plt+0xa230>
  40bc8c:	mov	w0, #0x1                   	// #1
  40bc90:	str	w0, [sp, #172]
  40bc94:	b	40bdcc <ferror@plt+0xa36c>
  40bc98:	ldr	x1, [sp, #128]
  40bc9c:	ldr	x0, [sp, #96]
  40bca0:	cmp	x1, x0
  40bca4:	b.eq	40bcc8 <ferror@plt+0xa268>  // b.none
  40bca8:	ldr	x0, [sp, #128]
  40bcac:	cmp	x0, #0x0
  40bcb0:	b.eq	40bcbc <ferror@plt+0xa25c>  // b.none
  40bcb4:	mov	w0, #0xffffffff            	// #-1
  40bcb8:	b	40bcc0 <ferror@plt+0xa260>
  40bcbc:	mov	w0, #0x1                   	// #1
  40bcc0:	str	w0, [sp, #172]
  40bcc4:	b	40bdcc <ferror@plt+0xa36c>
  40bcc8:	ldr	x1, [sp, #136]
  40bccc:	ldr	x0, [sp, #104]
  40bcd0:	cmp	x1, x0
  40bcd4:	b.le	40bcf8 <ferror@plt+0xa298>
  40bcd8:	ldr	x0, [sp, #128]
  40bcdc:	cmp	x0, #0x0
  40bce0:	b.eq	40bcec <ferror@plt+0xa28c>  // b.none
  40bce4:	mov	w0, #0xffffffff            	// #-1
  40bce8:	b	40bcf0 <ferror@plt+0xa290>
  40bcec:	mov	w0, #0x1                   	// #1
  40bcf0:	str	w0, [sp, #172]
  40bcf4:	b	40bdcc <ferror@plt+0xa36c>
  40bcf8:	ldr	x1, [sp, #136]
  40bcfc:	ldr	x0, [sp, #104]
  40bd00:	cmp	x1, x0
  40bd04:	b.ge	40bd28 <ferror@plt+0xa2c8>  // b.tcont
  40bd08:	ldr	x0, [sp, #128]
  40bd0c:	cmp	x0, #0x0
  40bd10:	b.eq	40bd1c <ferror@plt+0xa2bc>  // b.none
  40bd14:	mov	w0, #0x1                   	// #1
  40bd18:	b	40bd20 <ferror@plt+0xa2c0>
  40bd1c:	mov	w0, #0xffffffff            	// #-1
  40bd20:	str	w0, [sp, #172]
  40bd24:	b	40bdcc <ferror@plt+0xa36c>
  40bd28:	ldr	x1, [sp, #144]
  40bd2c:	ldr	x0, [sp, #112]
  40bd30:	cmp	x1, x0
  40bd34:	b.hi	40bd58 <ferror@plt+0xa2f8>  // b.pmore
  40bd38:	ldr	x1, [sp, #144]
  40bd3c:	ldr	x0, [sp, #112]
  40bd40:	cmp	x1, x0
  40bd44:	b.ne	40bd78 <ferror@plt+0xa318>  // b.any
  40bd48:	ldr	x1, [sp, #152]
  40bd4c:	ldr	x0, [sp, #120]
  40bd50:	cmp	x1, x0
  40bd54:	b.ls	40bd78 <ferror@plt+0xa318>  // b.plast
  40bd58:	ldr	x0, [sp, #128]
  40bd5c:	cmp	x0, #0x0
  40bd60:	b.eq	40bd6c <ferror@plt+0xa30c>  // b.none
  40bd64:	mov	w0, #0xffffffff            	// #-1
  40bd68:	b	40bd70 <ferror@plt+0xa310>
  40bd6c:	mov	w0, #0x1                   	// #1
  40bd70:	str	w0, [sp, #172]
  40bd74:	b	40bdcc <ferror@plt+0xa36c>
  40bd78:	ldr	x1, [sp, #112]
  40bd7c:	ldr	x0, [sp, #144]
  40bd80:	cmp	x1, x0
  40bd84:	b.hi	40bda8 <ferror@plt+0xa348>  // b.pmore
  40bd88:	ldr	x1, [sp, #112]
  40bd8c:	ldr	x0, [sp, #144]
  40bd90:	cmp	x1, x0
  40bd94:	b.ne	40bdc8 <ferror@plt+0xa368>  // b.any
  40bd98:	ldr	x1, [sp, #120]
  40bd9c:	ldr	x0, [sp, #152]
  40bda0:	cmp	x1, x0
  40bda4:	b.ls	40bdc8 <ferror@plt+0xa368>  // b.plast
  40bda8:	ldr	x0, [sp, #128]
  40bdac:	cmp	x0, #0x0
  40bdb0:	b.eq	40bdbc <ferror@plt+0xa35c>  // b.none
  40bdb4:	mov	w0, #0x1                   	// #1
  40bdb8:	b	40bdc0 <ferror@plt+0xa360>
  40bdbc:	mov	w0, #0xffffffff            	// #-1
  40bdc0:	str	w0, [sp, #172]
  40bdc4:	b	40bdcc <ferror@plt+0xa36c>
  40bdc8:	str	wzr, [sp, #172]
  40bdcc:	ldrsw	x0, [sp, #168]
  40bdd0:	cmp	x0, #0x0
  40bdd4:	b.eq	40bde0 <ferror@plt+0xa380>  // b.none
  40bdd8:	ldr	w0, [sp, #168]
  40bddc:	bl	40bdec <ferror@plt+0xa38c>
  40bde0:	ldr	w0, [sp, #172]
  40bde4:	ldp	x29, x30, [sp], #176
  40bde8:	ret
  40bdec:	sub	sp, sp, #0x30
  40bdf0:	str	w0, [sp, #12]
  40bdf4:	mov	w0, #0x7f7fffff            	// #2139095039
  40bdf8:	fmov	s0, w0
  40bdfc:	str	s0, [sp, #44]
  40be00:	movi	v0.2s, #0x80, lsl #16
  40be04:	str	s0, [sp, #40]
  40be08:	mov	w0, #0xc5ae                	// #50606
  40be0c:	movk	w0, #0x749d, lsl #16
  40be10:	fmov	s0, w0
  40be14:	str	s0, [sp, #36]
  40be18:	str	wzr, [sp, #32]
  40be1c:	fmov	s0, #1.000000000000000000e+00
  40be20:	str	s0, [sp, #28]
  40be24:	ldr	w0, [sp, #12]
  40be28:	and	w0, w0, #0x1
  40be2c:	cmp	w0, #0x0
  40be30:	b.eq	40be44 <ferror@plt+0xa3e4>  // b.none
  40be34:	ldr	s1, [sp, #32]
  40be38:	fdiv	s0, s1, s1
  40be3c:	mrs	x0, fpsr
  40be40:	str	w0, [sp, #24]
  40be44:	ldr	w0, [sp, #12]
  40be48:	and	w0, w0, #0x2
  40be4c:	cmp	w0, #0x0
  40be50:	b.eq	40be68 <ferror@plt+0xa408>  // b.none
  40be54:	ldr	s1, [sp, #28]
  40be58:	ldr	s2, [sp, #32]
  40be5c:	fdiv	s0, s1, s2
  40be60:	mrs	x0, fpsr
  40be64:	str	w0, [sp, #24]
  40be68:	ldr	w0, [sp, #12]
  40be6c:	and	w0, w0, #0x4
  40be70:	cmp	w0, #0x0
  40be74:	b.eq	40be8c <ferror@plt+0xa42c>  // b.none
  40be78:	ldr	s1, [sp, #44]
  40be7c:	ldr	s2, [sp, #36]
  40be80:	fadd	s0, s1, s2
  40be84:	mrs	x0, fpsr
  40be88:	str	w0, [sp, #24]
  40be8c:	ldr	w0, [sp, #12]
  40be90:	and	w0, w0, #0x8
  40be94:	cmp	w0, #0x0
  40be98:	b.eq	40beac <ferror@plt+0xa44c>  // b.none
  40be9c:	ldr	s1, [sp, #40]
  40bea0:	fmul	s0, s1, s1
  40bea4:	mrs	x0, fpsr
  40bea8:	str	w0, [sp, #24]
  40beac:	ldr	w0, [sp, #12]
  40beb0:	and	w0, w0, #0x10
  40beb4:	cmp	w0, #0x0
  40beb8:	b.eq	40bed0 <ferror@plt+0xa470>  // b.none
  40bebc:	ldr	s1, [sp, #44]
  40bec0:	ldr	s2, [sp, #28]
  40bec4:	fsub	s0, s1, s2
  40bec8:	mrs	x0, fpsr
  40becc:	str	w0, [sp, #24]
  40bed0:	nop
  40bed4:	add	sp, sp, #0x30
  40bed8:	ret
  40bedc:	nop
  40bee0:	stp	x29, x30, [sp, #-64]!
  40bee4:	mov	x29, sp
  40bee8:	stp	x19, x20, [sp, #16]
  40beec:	adrp	x20, 41f000 <ferror@plt+0x1d5a0>
  40bef0:	add	x20, x20, #0xdf0
  40bef4:	stp	x21, x22, [sp, #32]
  40bef8:	adrp	x21, 41f000 <ferror@plt+0x1d5a0>
  40befc:	add	x21, x21, #0xde8
  40bf00:	sub	x20, x20, x21
  40bf04:	mov	w22, w0
  40bf08:	stp	x23, x24, [sp, #48]
  40bf0c:	mov	x23, x1
  40bf10:	mov	x24, x2
  40bf14:	bl	401638 <mbrtowc@plt-0x38>
  40bf18:	cmp	xzr, x20, asr #3
  40bf1c:	b.eq	40bf48 <ferror@plt+0xa4e8>  // b.none
  40bf20:	asr	x20, x20, #3
  40bf24:	mov	x19, #0x0                   	// #0
  40bf28:	ldr	x3, [x21, x19, lsl #3]
  40bf2c:	mov	x2, x24
  40bf30:	add	x19, x19, #0x1
  40bf34:	mov	x1, x23
  40bf38:	mov	w0, w22
  40bf3c:	blr	x3
  40bf40:	cmp	x20, x19
  40bf44:	b.ne	40bf28 <ferror@plt+0xa4c8>  // b.any
  40bf48:	ldp	x19, x20, [sp, #16]
  40bf4c:	ldp	x21, x22, [sp, #32]
  40bf50:	ldp	x23, x24, [sp, #48]
  40bf54:	ldp	x29, x30, [sp], #64
  40bf58:	ret
  40bf5c:	nop
  40bf60:	ret
  40bf64:	nop
  40bf68:	adrp	x2, 420000 <ferror@plt+0x1e5a0>
  40bf6c:	mov	x1, #0x0                   	// #0
  40bf70:	ldr	x2, [x2, #520]
  40bf74:	b	401710 <__cxa_atexit@plt>
  40bf78:	mov	x2, x1
  40bf7c:	mov	w1, w0
  40bf80:	mov	w0, #0x0                   	// #0
  40bf84:	b	4019b0 <__fxstat@plt>

Disassembly of section .fini:

000000000040bf88 <.fini>:
  40bf88:	stp	x29, x30, [sp, #-16]!
  40bf8c:	mov	x29, sp
  40bf90:	ldp	x29, x30, [sp], #16
  40bf94:	ret
