# Loading project tb
ls
# adder8bit.v
# all3.v
# cong_32bit.v
# Imgblue.txt
# Imggreen.txt
# Imgred.txt
# mul_float.v
# Multiplication_24bit.v
# README.md
# run.do
# tbb5.v
# tb.cr.mti
# tb.mpf
# transcript
# vsim.wlf
# work
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 07:59:38 on Mar 23,2021
# vlog -reportprogress 300 -work work Multiplication_24bit.v adder8bit.v all3.v cong_32bit.v mul_float.v tbb5.v 
# -- Compiling module Multiplication_24bit
# -- Compiling module adder8bit
# -- Compiling module all3
# -- Compiling module cong_32bit
# -- Compiling module mul_float
# -- Compiling module tbb5
# 
# Top level modules:
# 	tbb5
# End time: 07:59:38 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tbb5 
# Start time: 07:59:38 on Mar 23,2021
# Loading work.tbb5
# Loading work.all3
# Loading work.mul_float
# Loading work.adder8bit
# Loading work.Multiplication_24bit
# Loading work.cong_32bit
# ** Note: $finish    : tbb5.v(24)
#    Time: 20000090 ps  Iteration: 0  Instance: /tbb5
# 1
# Break in Module tbb5 at tbb5.v line 24
quit -sim
# End time: 08:00:42 on Mar 23,2021, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
cd ..
# reading /home/duongtam/intelFPGA_pro/20.4/modelsim_ase/linuxaloem/../modelsim.ini
cd Python
./run
# Sai so lon nhat la: 0.0254974365234375
file mkdir /home/duongtam/Documents/GitHub/IU/Assignments/Week2/Python/fullex
# Loading project tb
ls
# tb.cr.mti
# tb.mpf
# work
ls
# tb.cr.mti
# tb.mpf
# work
pwm
# invalid command name "pwm"
pmww
# invalid command name "pmww"
pmw
# invalid command name "pmw"
ls
# tb.cr.mti
# tb.mpf
# work
vlog -work work *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 08:04:29 on Mar 23,2021
# vlog -reportprogress 300 -work work *.v 
# ** Error: (vlog-7) Failed to open design unit file "*.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 08:04:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/duongtam/intelFPGA_pro/20.4/modelsim_ase/linuxaloem/vlog failed.
do run.do
# Cannot open macro file: run.do
ls
# tb.cr.mti
# tb.mpf
# work
cd
# reading /home/duongtam/intelFPGA_pro/20.4/modelsim_ase/linuxaloem/../modelsim.ini
ls
# Desktop
# Documents
# Downloads
# GitHubDesktop-linux-2.6.3-linux1.deb
# GitHubDesktop-linux-2.6.3-linux1.deb.1
# intelFPGA_pro
# MS
# Music
# Pictures
# Public
# runfiledo
# runs
# snap
# Templates
# transcript
# Videos
cd Documents/GitHub/IU/Assignments/Week2/Python/fullex
ls
# tb.cr.mti
# tb.mpf
# work
vsim tb.mpf
# OpenFile tb.mpf
# Loading project tb
ls
# tb.cr.mti
# tb.mpf
# work
# Compile of adder8bit.v was successful.
# Compile of all3.v was successful.
# Compile of cong_32bit.v was successful.
# Compile of mul_float.v was successful.
# Compile of Multiplication_24bit.v was successful.
# Compile of tbb5.v was successful.
# 6 compiles, 0 failed with no errors.
ls
# tb.cr.mti
# tb.mpf
# work
do run.do
# Cannot open macro file: run.do
ls
# adder8bit.v
# all3.v
# cong_32bit.v
# Imgblue.txt
# Imggreen.txt
# Imgred.txt
# mul_float.v
# Multiplication_24bit.v
# README.md
# run.do
# tbb5.v
# tb.cr.mti
# tb.mpf
# work
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 08:07:19 on Mar 23,2021
# vlog -reportprogress 300 -work work Multiplication_24bit.v adder8bit.v all3.v cong_32bit.v mul_float.v tbb5.v 
# -- Compiling module Multiplication_24bit
# -- Compiling module adder8bit
# -- Compiling module all3
# -- Compiling module cong_32bit
# -- Compiling module mul_float
# -- Compiling module tbb5
# 
# Top level modules:
# 	tbb5
# End time: 08:07:19 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tbb5 
# Start time: 08:07:19 on Mar 23,2021
# Loading work.tbb5
# Loading work.all3
# Loading work.mul_float
# Loading work.adder8bit
# Loading work.Multiplication_24bit
# Loading work.cong_32bit
# ** Note: $finish    : tbb5.v(24)
#    Time: 20000090 ps  Iteration: 0  Instance: /tbb5
# 1
# Break in Module tbb5 at tbb5.v line 24
ls
# adder8bit.v
# all3.v
# cong_32bit.v
# Imgblue.txt
# Imggreen.txt
# Imgred.txt
# mul_float.v
# Multiplication_24bit.v
# README.md
# run.do
# tbb5.v
# tb.cr.mti
# tb.mpf
# Verilog.txt
# vsim.wlf
# work
cd
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 08:12:04 on Mar 23,2021, Elapsed time: 0:04:45
# Errors: 0, Warnings: 6
cd
# reading /home/duongtam/intelFPGA_pro/20.4/modelsim_ase/linuxaloem/../modelsim.ini
ls
# Desktop
# Documents
# Downloads
# GitHubDesktop-linux-2.6.3-linux1.deb
# GitHubDesktop-linux-2.6.3-linux1.deb.1
# intelFPGA_pro
# MS
# Music
# Pictures
# Public
# runfiledo
# runs
# snap
# Templates
# transcript
# Videos
./runfiledo
# Reading pref.tcl
# 
# 2020.3
# 
# vsim Documents/GitHub/IU/Assignments/Week2/Verilog/tb.mpf 
# Start time: 08:12:15 on Mar 23,2021
# ** Error (suppressible): (vsim-19) Failed to access library 'Documents/GitHub/IU/Assignments/Week2/Verilog/tb' at "Documents/GitHub/IU/Assignments/Week2/Verilog/tb".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 08:12:15 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Error loading design
vsim Documents/GitHub/IU/Assignments/Week2/Python/fullex
# vsim Documents/GitHub/IU/Assignments/Week2/Python/fullex 
# Start time: 08:13:13 on Mar 23,2021
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 08:13:13 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim Documents/GitHub/IU/Assignments/Week2/Python/fullex/tb.mpf
# OpenFile Documents/GitHub/IU/Assignments/Week2/Python/fullex/tb.mpf
# Loading project tb
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 08:13:45 on Mar 23,2021
# vlog -reportprogress 300 -work work Multiplication_24bit.v adder8bit.v all3.v cong_32bit.v mul_float.v tbb5.v 
# -- Compiling module Multiplication_24bit
# -- Compiling module adder8bit
# -- Compiling module all3
# -- Compiling module cong_32bit
# -- Compiling module mul_float
# -- Compiling module tbb5
# 
# Top level modules:
# 	tbb5
# End time: 08:13:45 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tbb5 
# Start time: 08:13:45 on Mar 23,2021
# Loading work.tbb5
# Loading work.all3
# Loading work.mul_float
# Loading work.adder8bit
# Loading work.Multiplication_24bit
# Loading work.cong_32bit
# ** Note: $finish    : tbb5.v(24)
#    Time: 20000090 ps  Iteration: 0  Instance: /tbb5
# End time: 08:14:10 on Mar 23,2021, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
