

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug  4 15:17:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_ap_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  977984|  977984|  977984|  977984|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_615      |conv_1      |    4109|    4109|    4109|    4109|   none  |
        |grp_dense_out_fu_650   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_662      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_674  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_682  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_690        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    530|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     72|   12612|  17700|    0|
|Memory           |       95|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    892|    -|
|Register         |        -|      -|     416|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       98|     72|   13124|  19152|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       35|     32|      12|     36|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|     40|    0|
    |cnn_fadd_32ns_32nkbM_U77  |cnn_fadd_32ns_32nkbM  |        0|      2|   227|    403|    0|
    |cnn_fcmp_32ns_32nmb6_U79  |cnn_fcmp_32ns_32nmb6  |        0|      0|    66|    239|    0|
    |cnn_fmul_32ns_32nlbW_U78  |cnn_fmul_32ns_32nlbW  |        0|      3|   128|    320|    0|
    |grp_conv_1_fu_615         |conv_1                |        0|     48|  9366|  10089|    0|
    |grp_conv_2_fu_662         |conv_2                |        2|      5|   743|   1570|    0|
    |grp_dense_out_fu_650      |dense_out             |        1|     14|  1493|   3440|    0|
    |grp_flat_fu_690           |flat                  |        0|      0|    84|    244|    0|
    |grp_max_pool_1_fu_674     |max_pool_1            |        0|      0|   239|    695|    0|
    |grp_max_pool_2_fu_682     |max_pool_2            |        0|      0|   230|    660|    0|
    +--------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                     |                      |        3|     72| 12612|  17700|    0|
    +--------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_0_U  |cnn_conv_1_input_vdy  |        1|   0|   0|    0|    100|   32|     1|         3200|
    |conv_1_input_0_1_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_0_2_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_1_0_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_2_0_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_1_1_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_1_2_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_2_1_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_2_2_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_out_U        |cnn_conv_1_out        |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U        |cnn_conv_2_out        |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U      |cnn_dense_1_bias      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U       |cnn_dense_1_out       |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U   |cnn_dense_1_weights   |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U      |cnn_dense_2_bias      |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U       |cnn_dense_2_out       |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U   |cnn_dense_2_weights   |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U    |cnn_max_pool_1_out    |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U    |cnn_max_pool_2_out    |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U        |cnn_max_pool_2_out    |        1|   0|   0|    0|    400|   32|     1|        12800|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total               |                      |       95|  96|  30|    0|  30250|  640|    20|       968000|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_1097_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_4_fu_963_p2    |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_969_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln23_32_fu_861_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln23_fu_736_p2      |     +    |      0|  0|  13|          11|           6|
    |add_ln27_1_fu_808_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_2_fu_851_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_3_fu_856_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_4_fu_831_p2    |     +    |      0|  0|  13|           6|          11|
    |add_ln27_fu_802_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln28_2_fu_900_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln28_fu_920_p2      |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_932_p2           |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_1036_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_748_p2             |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_754_p2         |     +    |      0|  0|  14|           5|          10|
    |j_1_fu_1056_p2          |     +    |      0|  0|  15|           6|           1|
    |j_2_fu_820_p2           |     +    |      0|  0|  15|           5|           1|
    |j_fu_952_p2             |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_1091_p2     |     -    |      0|  0|  12|          12|          12|
    |and_ln19_1_fu_1143_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_1015_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_1050_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_946_p2     |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_1003_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_1125_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_1131_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_997_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_1_fu_867_p2   |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln23_fu_742_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_814_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln28_fu_906_p2     |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln9_1_fu_1030_p2   |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_926_p2      |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_1137_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_1009_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0          |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0          |  select  |      0|  0|  32|           1|           1|
    |select_ln23_fu_873_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln28_fu_912_p3   |  select  |      0|  0|   5|           1|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 530|         280|         168|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  181|         41|    1|         41|
    |conv_1_input_0_0_address0  |   15|          3|    7|         21|
    |conv_1_input_0_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_1_address0  |   15|          3|    7|         21|
    |conv_1_input_0_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_2_address0  |   15|          3|    7|         21|
    |conv_1_input_0_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_0_address0  |   15|          3|    7|         21|
    |conv_1_input_1_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_1_address0  |   15|          3|    7|         21|
    |conv_1_input_1_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_2_address0  |   15|          3|    7|         21|
    |conv_1_input_1_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_0_address0  |   15|          3|    7|         21|
    |conv_1_input_2_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_1_address0  |   15|          3|    7|         21|
    |conv_1_input_2_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_2_address0  |   15|          3|    7|         21|
    |conv_1_input_2_2_ce0       |   15|          3|    1|          3|
    |conv_1_out_address0        |   15|          3|   12|         36|
    |conv_1_out_ce0             |   15|          3|    1|          3|
    |conv_1_out_we0             |    9|          2|    1|          2|
    |conv_2_out_address0        |   15|          3|   11|         33|
    |conv_2_out_ce0             |   15|          3|    1|          3|
    |conv_2_out_we0             |    9|          2|    1|          2|
    |dense_1_out_address0       |   15|          3|    6|         18|
    |dense_2_out_address0       |   15|          3|    5|         15|
    |dense_2_out_ce0            |   15|          3|    1|          3|
    |flat_array_address0        |   15|          3|    9|         27|
    |flat_array_ce0             |   15|          3|    1|          3|
    |flat_array_we0             |    9|          2|    1|          2|
    |grp_fu_698_p0              |   15|          3|   32|         96|
    |grp_fu_698_p1              |   21|          4|   32|        128|
    |grp_fu_706_p0              |   15|          3|   32|         96|
    |grp_fu_706_p1              |   15|          3|   32|         96|
    |i_0_i26_reg_581            |    9|          2|    5|         10|
    |i_0_i_reg_536              |    9|          2|    6|         12|
    |i_0_reg_457                |    9|          2|    5|         10|
    |ix_in_0_reg_445            |    9|          2|   10|         20|
    |ix_in_1_reg_491            |    9|          2|   10|         20|
    |j_0_i30_reg_604            |    9|          2|    6|         12|
    |j_0_i_reg_559              |    9|          2|    9|         18|
    |j_0_reg_502                |    9|          2|    5|         10|
    |max_pool_1_out_address0    |   15|          3|   10|         30|
    |max_pool_1_out_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_we0         |    9|          2|    1|          2|
    |max_pool_2_out_address0    |   15|          3|    9|         27|
    |max_pool_2_out_ce0         |   15|          3|    1|          3|
    |max_pool_2_out_we0         |    9|          2|    1|          2|
    |phi_mul12_reg_570          |    9|          2|   15|         30|
    |phi_mul7_reg_468           |    9|          2|   11|         22|
    |phi_mul_reg_513            |    9|          2|   11|         22|
    |phi_urem9_reg_479          |    9|          2|    5|         10|
    |phi_urem_reg_524           |    9|          2|    5|         10|
    |sum_0_i29_reg_592          |    9|          2|   32|         64|
    |sum_0_i_reg_547            |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  892|        187|  441|       1221|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_4_reg_1263                 |  15|   0|   15|          0|
    |add_ln23_reg_1158                   |  11|   0|   11|          0|
    |add_ln27_1_reg_1185                 |   8|   0|    8|          0|
    |add_ln27_2_reg_1208                 |   8|   0|    8|          0|
    |add_ln27_3_reg_1213                 |   8|   0|    8|          0|
    |add_ln27_4_reg_1203                 |  11|   0|   11|          0|
    |add_ln27_reg_1180                   |   7|   0|    8|          1|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_615_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_662_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_650_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_690_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_674_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_682_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i26_reg_581                     |   5|   0|    5|          0|
    |i_0_i_reg_536                       |   6|   0|    6|          0|
    |i_0_reg_457                         |   5|   0|    5|          0|
    |i_1_reg_1239                        |   6|   0|    6|          0|
    |i_2_reg_1301                        |   5|   0|    5|          0|
    |i_reg_1166                          |   5|   0|    5|          0|
    |ix_in_0_reg_445                     |  10|   0|   10|          0|
    |ix_in_1_reg_491                     |  10|   0|   10|          0|
    |ix_in_reg_1171                      |  10|   0|   10|          0|
    |j_0_i30_reg_604                     |   6|   0|    6|          0|
    |j_0_i_reg_559                       |   9|   0|    9|          0|
    |j_0_reg_502                         |   5|   0|    5|          0|
    |j_1_reg_1320                        |   6|   0|    6|          0|
    |j_2_reg_1193                        |   5|   0|    5|          0|
    |j_reg_1258                          |   9|   0|    9|          0|
    |phi_mul12_reg_570                   |  15|   0|   15|          0|
    |phi_mul7_reg_468                    |  11|   0|   11|          0|
    |phi_mul_reg_513                     |  11|   0|   11|          0|
    |phi_urem9_reg_479                   |   5|   0|    5|          0|
    |phi_urem_reg_524                    |   5|   0|    5|          0|
    |reg_720                             |  32|   0|   32|          0|
    |reg_731                             |  32|   0|   32|          0|
    |sum_0_i29_reg_592                   |  32|   0|   32|          0|
    |sum_0_i_reg_547                     |  32|   0|   32|          0|
    |trunc_ln27_reg_1176                 |   3|   0|    3|          0|
    |zext_ln13_3_reg_1312                |   5|   0|   12|          7|
    |zext_ln13_reg_1250                  |   6|   0|   15|          9|
    |zext_ln14_4_reg_1306                |   5|   0|   64|         59|
    |zext_ln14_reg_1244                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 416|   0|  550|        134|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

