Aditya, S., Kathail, V., and Rau, B. R. 1998. Elcor's machine description system: Version 3.0. Tech. rep. HPL-1998-128. Hewlett-Packard Laboratories, Palo Alto, CA.
Sanjeev Banerjia , William A. Havanki , Thomas M. Conte, Treegion Scheduling for Highly Parallel Processors, Proceedings of the Third International Euro-Par Conference on Parallel Processing, p.1074-1078, August 26-29, 1997
Ravi Bhargava , Lizy K. John, Improving dynamic cluster assignment for clustered trace cache processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859649]
Pohua P. Chang , Scott A. Mahlke , William Y. Chen , Nancy J. Warter , Wen-mei W. Hwu, IMPACT: an architectural framework for multiple-instruction-issue processors, ACM SIGARCH Computer Architecture News, v.19 n.3, p.266-275, May 1991[doi>10.1145/115953.115979]
Josep M. Codina , Jesús Sánchez , Antonio González, A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.175-184, September 08-12, 2001
José-Lorenzo Cruz , Antonio González , Mateo Valero , Nigel P. Topham, Multiple-banked register file architectures, Proceedings of the 27th annual international symposium on Computer architecture, p.316-325, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339708]
Desoli, G. 1998. Instruction assignment for clustered VLIW DSP compilers: A new approach. Tech. rep. HPL-98-13. Hewlett-Packard Laboratories, Palt Alto, CA.
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Joseph A. Fisher , Paolo Faraboschi , Giuseppe Desoli, Custom-fit processors: letting applications define architectures, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.324-335, December 02-04, 1996, Paris, France
Fritts, J. and Mangione-Smith, B. 2002. MediaBench II---technology, status, and cooperation. In Proceedings of the Workshop on Media and Stream Processors (Istanbul, Turkey).
Fritts, J. and Wolf, W. 2000. Evaluation of static and dynamic scheduling for media processors. In Proceedings of the 2nd Workshop on Media Processors and DSPs in Conjunction with 33rd Annual International Symposium on Microarchitecture. ACM Press, New York, NY.
Jason Fritts , Zhao Wu , Wayne Wolf, Parallel Media Processors for the Billion-Transistor Era, Proceedings of the 1999 International Conference on Parallel Processing, p.354, September 21-24, 1999
Anup Gangwar , M. Balakrishnan , Preeti R. Panda , Anshul Kumar, Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.730-735, March 07-11, 2005[doi>10.1109/DATE.2005.141]
Wen-Mei W. Hwu , Scott A. Mahlke , William Y. Chen , Pohua P. Chang , Nancy J. Warter , Roger A. Bringmann , Roland G. Ouellette , Richard E. Hank , Tokuzo Kiyohara , Grant E. Haab , John G. Holm , Daniel M. Lavery, The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, v.7 n.1-2, p.229-248, May 1993[doi>10.1007/BF01205185]
Margarida F. Jacome , Gustavo de Veciana, Design Challenges for New Application-Specific Processors, IEEE Design & Test, v.17 n.2, p.40-50, April 2000[doi>10.1109/54.844333]
Margarida F. Jacome , Gustavo de Veciana , Viktor Lapinskii, Exploring performance tradeoffs for clustered VLIW ASIPs, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Krishnan Kailas , Ashok Agrawala , Kemal Ebcioglu, CARS: A New Code Generation Framework for Clustered ILP Processors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.133, January 20-24, 2001
Christoforos E. Kozyrakis , Stylianos Perissakis , David Patterson , Thomas Anderson , Krste Asanovic , Neal Cardwell , Richard Fromm , Jason Golbus , Benjamin Gribstad , Kimberly Keeton , Randi Thomas , Noah Treuhaft , Katherine Yelick, Scalable Processors in the Billion-Transistor Era: IRAM, Computer, v.30 n.9, p.75-78, September 1997[doi>10.1109/2.612252]
Viktor S. Lapinskii , Margarida F. Jacome , Gustavo A. de Veciana, High-quality operation binding for clustered VLIW datapaths, Proceedings of the 38th annual Design Automation Conference, p.702-707, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379051]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Hsien-Hsin Lee , Youfeng Wu , G. Tyson, Quantifying instruction-level parallelism limits on an EPIC architecture, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.21-27, April 24-25, 2000
Walter Lee , Rajeev Barua , Matthew Frank , Devabhaktuni Srikrishna , Jonathan Babb , Vivek Sarkar , Saman Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.46-57, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291018]
Rainer Leupers, Instruction Scheduling for Clustered VLIW DSPs, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.291, October 15-19, 2000
David M. Lewis , David R. Galloway , Marcus van Ierssel , Jonathan Rose , Paul Chow, The Transmogrifier-2: a 1 million gate rapid prototyping system, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.53-61, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258312]
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, USA
Peter Mattson , William J. Dally , Scott Rixner , Ujval J. Kapasi , John D. Owens, Communication scheduling, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.82-92, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379005]
Emre Özer , Sanjeev Banerjia , Thomas M. Conte, Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.308-315, November 1998, Dallas, Texas, USA
Rixner, S., Dally, W. J., Khailany, B., Mattson, P. R., Kapasi, U. J., and Owens, J. D. 2000. Register organization for media processing. In Proceedings of 6th International Symposium on High Performance Computer Architecture. 375--386.
Enric Gibert , Jesús Sánchez , Antonio González, An interleaved cache clustered VLIW processor, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA[doi>10.1145/514191.514222]
Jesús Sánchez , Antonio González, Instruction scheduling for clustered VLIW architectures, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501801]
Siroyan. 2002. Go online to http://www.siroyan.com.
James E. Smith, Instruction-Level Distributed Processing, Computer, v.34 n.4, p.59-65, April 2001[doi>10.1109/2.917541]
Song, P. 1998. Demystifying EPIC and IA-64. Microprocessor Report, vol. 12, no. 1.
Stefanovic, D. and Martonosi, M. 2001. Limits and graph structure of available instruction-level parallelism (research note). In Euro-Par 2000 Parallel Processing, A. Bode, T. Ludwig, W. Karl, and R. Wismueller, Eds. Lecture Notes in Computer Science, vol. 1900. Springer-Verlag, Berlin, Germany, 1018--1022.
Andrei Terechko , Erwan Le Thenaff , Manish Garg , Jos van Eijndhoven , Henk Corporaal, Inter-Cluster Communication Models for Clustered VLIW Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.354, February 08-12, 2003
Texas Instruments. 2000. TMS3206000 CPU and Instruction Set Reference Guide. Texas Instruments, Dallas, TX.
Trimaran Consortium. 1998. The trimaran compiler infrastructure. Go online to http://www.trimaran.org.
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Modulo scheduling with integrated register spilling for clustered VLIW architectures, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Zivojinovic, V., Velarde, J. M., Schlager, C., and Meyr, H. 1994. DSPStone---a DSP-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing Application Technology (Dallas, TX). 715--720.
