# VIVADO FILES
.backup.*
vivado.*
vivado_*

# Project payloads
*.cache
*.hw
*.runs
*.sim
*.tmp
*.pt
*.pth
*.csv

*.log
*.jou
*.pb
*.wdb
*.bak
*.vdb
*.sdb




# Simulation
xsim.dir/
.Xil/
.nfs*

vagrant/

# Register bank builds
hw/build

__pycache__/
*.pyc
processed/

update_regbanks.tcl

# Graph configuration files generated by SDK
# I.e. nodeslot programming, memory initialization etc
config_files/

# TO DO: remove when init manager changed to dump files into specified directory
graph_dump.txt
nodeslot_programming.json
layer_config.json
*.mem
Cora/

hw/build/
hw/sim/xsim.ini
hw/update_regbanks.tcl

# DVT
.dvt/

# Modelsim simulation
sim_build/
modelsim_lib/
verilator_build/

# Cocotb
results.xml
transcript
*.vstf
*.wlf
compile.do
simulate.do
opt.do


.vscode/


hw/sim/-debugDB
hw/sim/sim_cycles.txt
hw/sim/vsim.dbg
hw/sim/sim_time.txt
imports/verilog-axi
imports/nocrouter
imports/

hw/tb/module_tests/lib/test/*

sdk/models/model_architecture
sdk/models/model_architecture.png
sdk/models/edge_embedder.ipynb
sdk/models/edge_notebook2.ipynb
sdk/models/notebook.ipynb
sdk/models/models_extra.py
sdk/model_mapper.py
