###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 06:18:46 2022
#  Design:            Design_Top
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Design_Top_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/
bits_counter_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/Q                                 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.559
  Arrival Time                  0.550
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |    0.009 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |    0.009 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |    0.027 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |    0.027 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |    0.077 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |    0.077 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.142 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.144 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.165 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.165 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.285 | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK                 |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.276 |    0.285 | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/Q                  |  ^   | n3                                                 | SDFFRQX2M  | 0.216 |   0.493 |    0.501 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/FE_PHC2 |  ^   | n3                                                 | CLKBUFX3M  | 0.001 |   0.494 |    0.502 | 
     | 5_n3/A                                             |      |                                                    |            |       |         |          | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/FE_PHC2 |  ^   | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/FE_PHN2 | CLKBUFX3M  | 0.056 |   0.550 |    0.559 | 
     | 5_n3/Y                                             |      | 5_n3                                               |            |       |         |          | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/FE_PHN2 | SDFFRQX2M  | 0.000 |   0.550 |    0.559 | 
     | unter_reg[0]/SI                                    |      | 5_n3                                               |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |   -0.009 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.009 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.009 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.009 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.023 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.023 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.109 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.109 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.164 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.164 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.212 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.212 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.260 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.260 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.310 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.310 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.356 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.356 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.414 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.416 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.438 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.438 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.455 | 
     | UART_CLK_MUX__L9_I0/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.455 | 
     | UART_CLK_MUX__L9_I0/Y                              |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.509 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.509 | 
     | unter_reg[0]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_Data_Sync/Enable_Pulse_reg/CK 
Endpoint:   u_Data_Sync/Enable_Pulse_reg/SI     (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: u_Clock_Divider/odd_edge_tog_reg/QN (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.379
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.416
  Arrival Time                  0.420
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                        |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                               |            |       |   0.000 |   -0.004 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                               | CLKINVX40M | 0.000 |   0.000 |   -0.004 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                        | CLKINVX40M | 0.018 |   0.018 |    0.014 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                        | CLKINVX32M | 0.000 |   0.018 |    0.014 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                        | CLKINVX32M | 0.014 |   0.031 |    0.027 | 
     | u_MUX2_RX_CLOCK/U1/B                     |  ^   | scan_clk__L2_N0                        | MX2X8M     | 0.000 |   0.031 |    0.027 | 
     | u_MUX2_RX_CLOCK/U1/Y                     |  ^   | UART_CLK_MUX                           | MX2X8M     | 0.087 |   0.118 |    0.114 | 
     | u_Clock_Divider/UART_CLK_MUX__Fence_I0/A |  ^   | UART_CLK_MUX                           | CLKBUFX40M | 0.000 |   0.118 |    0.114 | 
     | u_Clock_Divider/UART_CLK_MUX__Fence_I0/Y |  ^   | u_Clock_Divider/UART_CLK_MUX__Fence_N0 | CLKBUFX40M | 0.059 |   0.177 |    0.172 | 
     | u_Clock_Divider/odd_edge_tog_reg/CK      |  ^   | u_Clock_Divider/UART_CLK_MUX__Fence_N0 | SDFFSX1M   | 0.001 |   0.177 |    0.173 | 
     | u_Clock_Divider/odd_edge_tog_reg/QN      |  ^   | n12                                    | SDFFSX1M   | 0.188 |   0.365 |    0.361 | 
     | u_Data_Sync/FE_PHC26_n12/A               |  ^   | n12                                    | CLKBUFX3M  | 0.000 |   0.365 |    0.361 | 
     | u_Data_Sync/FE_PHC26_n12/Y               |  ^   | u_Data_Sync/FE_PHN26_n12               | CLKBUFX3M  | 0.055 |   0.420 |    0.416 | 
     | u_Data_Sync/Enable_Pulse_reg/SI          |  ^   | u_Data_Sync/FE_PHN26_n12               | SDFFRQX1M  | 0.000 |   0.420 |    0.416 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.004 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.004 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.022 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.022 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.072 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.072 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.137 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.139 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.160 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.160 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.232 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.232 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.297 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.298 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.082 |   0.376 |    0.380 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.379 |    0.383 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/
CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[15][7]/Q                   (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.566
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk           |            |       |   0.000 |   -0.010 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |   -0.010 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.008 | 
     | scan_clk__L2_I1/A                                |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.008 | 
     | scan_clk__L2_I1/Y                                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.058 | 
     | scan_clk__L3_I0/A                                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.058 | 
     | scan_clk__L3_I0/Y                                |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.123 | 
     | scan_clk__L4_I0/A                                |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.125 | 
     | scan_clk__L4_I0/Y                                |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.146 | 
     | u_MUX2_TX_CLOCK/U1/B                             |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.146 | 
     | u_MUX2_TX_CLOCK/U1/Y                             |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.218 | 
     | REF_CLK_MUX__L1_I0/A                             |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.218 | 
     | REF_CLK_MUX__L1_I0/Y                             |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.283 | 
     | REF_CLK_MUX__L2_I0/A                             |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.284 | 
     | REF_CLK_MUX__L2_I0/Y                             |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.082 |   0.376 |    0.366 | 
     | u_REG_File/Memory_reg[15][7]/CK                  |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.378 |    0.368 | 
     | u_REG_File/Memory_reg[15][7]/Q                   |  ^   | n6                 | SDFFRQX1M  | 0.189 |   0.566 |    0.556 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/SI |  ^   | n6                 | SDFFRQX2M  | 0.000 |   0.566 |    0.556 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk            |            |       |   0.000 |    0.010 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.010 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.028 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.028 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.041 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.041 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.128 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.128 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.183 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.183 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.231 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.231 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.279 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.279 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.328 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.328 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.374 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.374 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.433 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.434 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.457 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.457 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.473 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.473 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.528 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.519 |    0.529 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/Q_
reg[0]/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.546
  Arrival Time                  0.588
  Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst                     |           |       |   0.000 |   -0.043 | 
     | FE_PHC22_scan_rst/A                              |  ^   | scan_rst                     | DLY4X1M   | 0.000 |   0.000 |   -0.043 | 
     | FE_PHC22_scan_rst/Y                              |  ^   | FE_PHN22_scan_rst            | DLY4X1M   | 0.413 |   0.413 |    0.370 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/A                   |  ^   | FE_PHN22_scan_rst            | BUFX2M    | 0.000 |   0.413 |    0.370 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/Y                   |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | BUFX2M    | 0.051 |   0.463 |    0.420 | 
     | u_MUX2_RST/U1/B                                  |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | MX2X2M    | 0.000 |   0.463 |    0.420 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX                      | MX2X2M    | 0.125 |   0.588 |    0.546 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN |  ^   | RST_MUX                      | SDFFRQX2M | 0.000 |   0.588 |    0.546 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk            |            |       |   0.000 |    0.043 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.043 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.061 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.061 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.074 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.074 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.161 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.161 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.216 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.216 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.263 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.263 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.312 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.312 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.319 |    0.361 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.361 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.407 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.407 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.466 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.425 |    0.467 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.490 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.490 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.506 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.506 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.561 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.519 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/sync_
reg/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.546
  Arrival Time                  0.588
  Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst                     |           |       |   0.000 |   -0.043 | 
     | FE_PHC22_scan_rst/A                              |  ^   | scan_rst                     | DLY4X1M   | 0.000 |   0.000 |   -0.043 | 
     | FE_PHC22_scan_rst/Y                              |  ^   | FE_PHN22_scan_rst            | DLY4X1M   | 0.413 |   0.413 |    0.370 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/A                   |  ^   | FE_PHN22_scan_rst            | BUFX2M    | 0.000 |   0.413 |    0.370 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/Y                   |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | BUFX2M    | 0.051 |   0.463 |    0.420 | 
     | u_MUX2_RST/U1/B                                  |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | MX2X2M    | 0.000 |   0.463 |    0.420 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX                      | MX2X2M    | 0.125 |   0.588 |    0.546 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN |  ^   | RST_MUX                      | SDFFRQX2M | 0.000 |   0.588 |    0.546 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk            |            |       |   0.000 |    0.043 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.043 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.061 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.061 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.074 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.074 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.161 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.161 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.216 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.216 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.263 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.263 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.312 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.312 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.319 |    0.361 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.319 |    0.361 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.407 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.407 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.466 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.425 |    0.467 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.490 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.490 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.506 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.506 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.561 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.519 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_REG_File/Memory_reg[4][6]/CK 
Endpoint:   u_REG_File/Memory_reg[4][6]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                          (^) triggered by  leading edge of '@'
Path Groups: {SCAN_CLK}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.377
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.413
  Arrival Time                  0.468
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | SI[1]                          |  ^   | SI[1]                     |           |       |   0.000 |   -0.055 | 
     | u_REG_File/FE_PHC23_SI_1_/A    |  ^   | SI[1]                     | DLY4X1M   | 0.000 |   0.000 |   -0.055 | 
     | u_REG_File/FE_PHC23_SI_1_/Y    |  ^   | u_REG_File/FE_PHN23_SI_1_ | DLY4X1M   | 0.356 |   0.356 |    0.301 | 
     | u_REG_File/FE_PHC29_SI_1_/A    |  ^   | u_REG_File/FE_PHN23_SI_1_ | DLY1X1M   | 0.000 |   0.356 |    0.301 | 
     | u_REG_File/FE_PHC29_SI_1_/Y    |  ^   | u_REG_File/FE_PHN29_SI_1_ | DLY1X1M   | 0.113 |   0.468 |    0.413 | 
     | u_REG_File/Memory_reg[4][6]/SI |  ^   | u_REG_File/FE_PHN29_SI_1_ | SDFFRQX1M | 0.000 |   0.468 |    0.413 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.055 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.055 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.073 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.073 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.123 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.123 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.188 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.190 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.211 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.211 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.283 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.283 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.348 | 
     | REF_CLK_MUX__L2_I0/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.349 | 
     | REF_CLK_MUX__L2_I0/Y           |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.082 |   0.376 |    0.431 | 
     | u_REG_File/Memory_reg[4][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.377 |    0.432 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_ALU/ALU_Out_reg[0]/CK 
Endpoint:   u_ALU/ALU_Out_reg[0]/SI (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: SI[2]                   (^) triggered by  leading edge of '@'
Path Groups: {GATED_CLOCK}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                -0.058
  Arrival Time                  0.001
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |           Pin           | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |      |       |           |       |  Time   |   Time   | 
     |-------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                   |  ^   | SI[2] |           |       |   0.000 |   -0.059 | 
     | u_ALU/ALU_Out_reg[0]/SI |  ^   | SI[2] | SDFFRQX2M | 0.001 |   0.001 |   -0.058 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |    0.059 | 
     | u_ALU/ALU_Out_reg[0]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |    0.059 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/
CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.566
  Arrival Time                  0.666
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                           |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk                                  |            |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk                                  | CLKINVX40M | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0                           | CLKINVX40M | 0.018 |   0.018 |   -0.082 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0                           | CLKINVX32M | 0.000 |   0.018 |   -0.082 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0                           | CLKINVX32M | 0.014 |   0.031 |   -0.068 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0                           | MX2X8M     | 0.000 |   0.031 |   -0.068 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX                              | MX2X8M     | 0.087 |   0.118 |    0.018 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX                              | CLKBUFX24M | 0.000 |   0.118 |    0.018 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0                       | CLKBUFX24M | 0.055 |   0.173 |    0.073 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0                       | CLKBUFX24M | 0.000 |   0.173 |    0.073 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0                       | CLKBUFX24M | 0.048 |   0.221 |    0.121 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0                       | CLKBUFX24M | 0.000 |   0.221 |    0.121 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0                       | CLKBUFX24M | 0.049 |   0.269 |    0.170 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0                       | CLKBUFX24M | 0.000 |   0.269 |    0.170 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0                       | CLKBUFX24M | 0.049 |   0.318 |    0.219 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0                       | CLKBUFX24M | 0.000 |   0.318 |    0.219 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0                       | CLKBUFX24M | 0.046 |   0.364 |    0.265 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0                       | CLKBUFX24M | 0.000 |   0.364 |    0.265 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0                       | CLKBUFX24M | 0.058 |   0.423 |    0.323 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0                       | CLKINVX40M | 0.002 |   0.424 |    0.325 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0                       | CLKINVX40M | 0.022 |   0.447 |    0.347 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0                       | CLKINVX40M | 0.000 |   0.447 |    0.347 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0                       | CLKINVX40M | 0.017 |   0.463 |    0.364 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0                       | CLKBUFX20M | 0.000 |   0.463 |    0.364 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1                       | CLKBUFX20M | 0.055 |   0.518 |    0.419 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1                       | SDFFRQX2M  | 0.001 |   0.519 |    0.419 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/Q  |  ^   | u_RST_Sync/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M  | 0.147 |   0.666 |    0.566 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/D  |  ^   | u_RST_Sync/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M  | 0.000 |   0.666 |    0.566 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk            |            |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.117 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.117 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.131 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.131 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.218 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.218 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.273 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.273 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.320 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.320 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.369 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.369 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.418 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.418 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.464 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.464 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.522 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.524 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.547 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.547 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.563 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.563 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.618 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.519 |    0.618 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_Busy_Syn/Q_reg[0]/CK 
Endpoint:   u_Busy_Syn/Q_reg[0]/D                              (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (^) triggered by 
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.424
  Arrival Time                  0.530
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                     |            |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                     | CLKINVX40M | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                              | CLKINVX40M | 0.018 |   0.018 |   -0.088 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                              | CLKBUFX20M | 0.000 |   0.018 |   -0.088 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                              | CLKBUFX20M | 0.050 |   0.068 |   -0.038 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                              | CLKBUFX20M | 0.000 |   0.068 |   -0.038 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                              | CLKBUFX20M | 0.065 |   0.133 |    0.027 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                              | CLKINVX40M | 0.002 |   0.135 |    0.029 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                              | CLKINVX40M | 0.021 |   0.156 |    0.050 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                              | MX2X12M    | 0.000 |   0.156 |    0.050 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                   | MX2X12M    | 0.120 |   0.276 |    0.170 | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/C |  ^   | TX_CLK_MUX                                   | SDFFRQX2M  | 0.001 |   0.276 |    0.170 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q |  ^   | u_UART/u_UART_TX_Top1/u_FSM/Current_State[0] | SDFFRQX2M  | 0.171 |   0.447 |    0.342 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U8/B                   |  ^   | u_UART/u_UART_TX_Top1/u_FSM/Current_State[0] | NAND2X2M   | 0.000 |   0.447 |    0.342 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U8/Y                   |  v   | u_UART/u_UART_TX_Top1/u_FSM/n5               | NAND2X2M   | 0.043 |   0.491 |    0.385 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U6/B                   |  v   | u_UART/u_UART_TX_Top1/u_FSM/n5               | NAND2X2M   | 0.000 |   0.491 |    0.385 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U6/Y                   |  ^   | Tx_Busy_UnSyn                                | NAND2X2M   | 0.039 |   0.530 |    0.424 | 
     | u_Busy_Syn/Q_reg[0]/D                              |  ^   | Tx_Busy_UnSyn                                | SDFFRQX1M  | 0.000 |   0.530 |    0.424 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                        |      |                    |            |       |  Time   |   Time   | 
     |------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk           |            |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0/A      |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L1_I0/Y      |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.124 | 
     | scan_clk__L2_I1/A      |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.124 | 
     | scan_clk__L2_I1/Y      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.174 | 
     | scan_clk__L3_I0/A      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.174 | 
     | scan_clk__L3_I0/Y      |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.239 | 
     | scan_clk__L4_I0/A      |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.241 | 
     | scan_clk__L4_I0/Y      |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.262 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.262 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.334 | 
     | REF_CLK_MUX__L1_I0/A   |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.334 | 
     | REF_CLK_MUX__L1_I0/Y   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.399 | 
     | REF_CLK_MUX__L2_I2/A   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.400 | 
     | REF_CLK_MUX__L2_I2/Y   |  ^   | REF_CLK_MUX__L2_N2 | CLKBUFX20M | 0.085 |   0.379 |    0.485 | 
     | u_Busy_Syn/Q_reg[0]/CK |  ^   | REF_CLK_MUX__L2_N2 | SDFFRQX1M  | 0.001 |   0.380 |    0.486 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/
CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.559
  Arrival Time                  0.666
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                           |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk                                  |            |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk                                  | CLKINVX40M | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0                           | CLKINVX40M | 0.018 |   0.018 |   -0.089 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0                           | CLKINVX32M | 0.000 |   0.018 |   -0.089 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0                           | CLKINVX32M | 0.014 |   0.031 |   -0.076 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0                           | MX2X8M     | 0.000 |   0.031 |   -0.076 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX                              | MX2X8M     | 0.087 |   0.118 |    0.011 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX                              | CLKBUFX24M | 0.000 |   0.118 |    0.011 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0                       | CLKBUFX24M | 0.055 |   0.173 |    0.066 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0                       | CLKBUFX24M | 0.000 |   0.173 |    0.066 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0                       | CLKBUFX24M | 0.048 |   0.221 |    0.114 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0                       | CLKBUFX24M | 0.000 |   0.221 |    0.114 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0                       | CLKBUFX24M | 0.049 |   0.269 |    0.162 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0                       | CLKBUFX24M | 0.000 |   0.269 |    0.162 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0                       | CLKBUFX24M | 0.049 |   0.318 |    0.212 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0                       | CLKBUFX24M | 0.000 |   0.318 |    0.212 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0                       | CLKBUFX24M | 0.046 |   0.364 |    0.257 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0                       | CLKBUFX24M | 0.000 |   0.364 |    0.257 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0                       | CLKBUFX24M | 0.058 |   0.423 |    0.316 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0                       | CLKINVX40M | 0.002 |   0.424 |    0.318 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0                       | CLKINVX40M | 0.022 |   0.447 |    0.340 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0                       | CLKINVX40M | 0.000 |   0.447 |    0.340 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0                       | CLKINVX40M | 0.017 |   0.463 |    0.357 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0                       | CLKBUFX20M | 0.000 |   0.463 |    0.357 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1                       | CLKBUFX20M | 0.055 |   0.518 |    0.411 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1                       | SDFFRQX2M  | 0.001 |   0.519 |    0.412 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/Q  |  ^   | u_RST_Sync/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M  | 0.147 |   0.666 |    0.559 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/SI |  ^   | u_RST_Sync/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M  | 0.000 |   0.666 |    0.559 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk            |            |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.125 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.125 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.138 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.138 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.225 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.225 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.280 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.280 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.328 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.328 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.376 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.376 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.425 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.425 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.471 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.471 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.530 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.531 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.554 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.554 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.570 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.570 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.625 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.519 |    0.626 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
sync_reg/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_reg/D (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[0]/Q (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.378
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.422
  Arrival Time                  0.530
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                         |            |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                         | CLKINVX40M | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                  | CLKINVX40M | 0.018 |   0.018 |   -0.091 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                  | CLKBUFX20M | 0.000 |   0.018 |   -0.091 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                  | CLKBUFX20M | 0.050 |   0.068 |   -0.040 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                  | CLKBUFX20M | 0.000 |   0.068 |   -0.040 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                  | CLKBUFX20M | 0.065 |   0.133 |    0.025 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                  | CLKINVX40M | 0.002 |   0.135 |    0.027 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                  | CLKINVX40M | 0.021 |   0.156 |    0.048 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0                                  | MX2X4M     | 0.000 |   0.156 |    0.048 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX                                      | MX2X4M     | 0.072 |   0.228 |    0.120 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX                                      | CLKBUFX32M | 0.000 |   0.228 |    0.120 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0                               | CLKBUFX32M | 0.065 |   0.293 |    0.185 | 
     | REF_CLK_MUX__L2_I0/A                               |  ^   | REF_CLK_MUX__L1_N0                               | CLKBUFX20M | 0.001 |   0.294 |    0.185 | 
     | REF_CLK_MUX__L2_I0/Y                               |  ^   | REF_CLK_MUX__L2_N0                               | CLKBUFX20M | 0.082 |   0.376 |    0.268 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | REF_CLK_MUX__L2_N0                               | SDFFRQX2M  | 0.002 |   0.378 |    0.270 | 
     | 0]/CK                                              |      |                                                  |            |       |         |          | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M  | 0.152 |   0.530 |    0.422 | 
     | 0]/Q                                               |      |                                                  |            |       |         |          | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX1M  | 0.000 |   0.530 |    0.422 | 
     | eg/D                                               |      |                                                  |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.126 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.126 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.176 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.176 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.241 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.243 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.265 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.265 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.336 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.336 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.402 | 
     | REF_CLK_MUX__L2_I0/A                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.402 | 
     | REF_CLK_MUX__L2_I0/Y                               |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.082 |   0.376 |    0.484 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.378 |    0.486 | 
     | eg/CK                                              |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_
bits/genblk1[0].u0/sync_reg/CK 
Endpoint:   u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/
sync_reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.276
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.320
  Arrival Time                  0.434
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.097 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.097 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.047 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.047 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.018 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.020 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.041 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.041 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.161 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.276 |    0.161 | 
     | /genblk1[0].u0/Q_reg[0]/CK                         |      |                                                    |            |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits | SDFFRQX2M  | 0.158 |   0.434 |    0.320 | 
     | /genblk1[0].u0/Q_reg[0]/Q                          |      | /genblk1[0].u0/Q[0]                                |            |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits | SDFFRQX1M  | 0.000 |   0.434 |    0.320 | 
     | /genblk1[0].u0/sync_reg/D                          |      | /genblk1[0].u0/Q[0]                                |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.133 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.133 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.183 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.183 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.248 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.250 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.271 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.271 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.391 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX      | SDFFRQX1M  | 0.001 |   0.276 |    0.391 | 
     | /genblk1[0].u0/sync_reg/CK                         |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
sync_reg/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_reg/SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[0]/Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.378
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.414
  Arrival Time                  0.530
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                         |            |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                         | CLKINVX40M | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                  | CLKINVX40M | 0.018 |   0.018 |   -0.098 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                  | CLKBUFX20M | 0.000 |   0.018 |   -0.098 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                  | CLKBUFX20M | 0.050 |   0.068 |   -0.048 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                  | CLKBUFX20M | 0.000 |   0.068 |   -0.048 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                  | CLKBUFX20M | 0.065 |   0.133 |    0.017 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                  | CLKINVX40M | 0.002 |   0.135 |    0.019 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                  | CLKINVX40M | 0.021 |   0.156 |    0.041 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0                                  | MX2X4M     | 0.000 |   0.156 |    0.041 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX                                      | MX2X4M     | 0.072 |   0.228 |    0.112 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX                                      | CLKBUFX32M | 0.000 |   0.228 |    0.112 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0                               | CLKBUFX32M | 0.065 |   0.293 |    0.178 | 
     | REF_CLK_MUX__L2_I0/A                               |  ^   | REF_CLK_MUX__L1_N0                               | CLKBUFX20M | 0.001 |   0.294 |    0.178 | 
     | REF_CLK_MUX__L2_I0/Y                               |  ^   | REF_CLK_MUX__L2_N0                               | CLKBUFX20M | 0.082 |   0.376 |    0.260 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | REF_CLK_MUX__L2_N0                               | SDFFRQX2M  | 0.002 |   0.378 |    0.262 | 
     | 0]/CK                                              |      |                                                  |            |       |         |          | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M  | 0.152 |   0.530 |    0.414 | 
     | 0]/Q                                               |      |                                                  |            |       |         |          | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX1M  | 0.000 |   0.530 |    0.414 | 
     | eg/SI                                              |      |                                                  |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.133 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.133 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.184 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.184 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.249 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.251 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.272 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.272 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.344 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.344 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.409 | 
     | REF_CLK_MUX__L2_I0/A                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.409 | 
     | REF_CLK_MUX__L2_I0/Y                               |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.082 |   0.376 |    0.492 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.378 |    0.494 | 
     | eg/CK                                              |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Busy_Syn/sync_reg/CK 
Endpoint:   u_Busy_Syn/sync_reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Busy_Syn/Q_reg[0]/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.423
  Arrival Time                  0.544
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                        |      |                    |            |       |  Time   |   Time   | 
     |------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk           |            |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/A      |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |   -0.121 | 
     | scan_clk__L1_I0/Y      |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |   -0.104 | 
     | scan_clk__L2_I1/A      |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |   -0.104 | 
     | scan_clk__L2_I1/Y      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |   -0.053 | 
     | scan_clk__L3_I0/A      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |   -0.053 | 
     | scan_clk__L3_I0/Y      |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.012 | 
     | scan_clk__L4_I0/A      |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.014 | 
     | scan_clk__L4_I0/Y      |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.035 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.035 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.107 | 
     | REF_CLK_MUX__L1_I0/A   |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.107 | 
     | REF_CLK_MUX__L1_I0/Y   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.172 | 
     | REF_CLK_MUX__L2_I2/A   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.173 | 
     | REF_CLK_MUX__L2_I2/Y   |  ^   | REF_CLK_MUX__L2_N2 | CLKBUFX20M | 0.085 |   0.379 |    0.257 | 
     | u_Busy_Syn/Q_reg[0]/CK |  ^   | REF_CLK_MUX__L2_N2 | SDFFRQX1M  | 0.001 |   0.380 |    0.259 | 
     | u_Busy_Syn/Q_reg[0]/Q  |  ^   | u_Busy_Syn/Q[0]    | SDFFRQX1M  | 0.164 |   0.544 |    0.423 | 
     | u_Busy_Syn/sync_reg/D  |  ^   | u_Busy_Syn/Q[0]    | SDFFRQX1M  | 0.000 |   0.544 |    0.423 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                        |      |                    |            |       |  Time   |   Time   | 
     |------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk           |            |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0/A      |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.121 | 
     | scan_clk__L1_I0/Y      |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.139 | 
     | scan_clk__L2_I1/A      |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.139 | 
     | scan_clk__L2_I1/Y      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.189 | 
     | scan_clk__L3_I0/A      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.189 | 
     | scan_clk__L3_I0/Y      |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.254 | 
     | scan_clk__L4_I0/A      |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.256 | 
     | scan_clk__L4_I0/Y      |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.278 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.278 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.349 | 
     | REF_CLK_MUX__L1_I0/A   |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.349 | 
     | REF_CLK_MUX__L1_I0/Y   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.415 | 
     | REF_CLK_MUX__L2_I2/A   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.415 | 
     | REF_CLK_MUX__L2_I2/Y   |  ^   | REF_CLK_MUX__L2_N2 | CLKBUFX20M | 0.085 |   0.379 |    0.500 | 
     | u_Busy_Syn/sync_reg/CK |  ^   | REF_CLK_MUX__L2_N2 | SDFFRQX1M  | 0.001 |   0.380 |    0.501 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_
bits/genblk1[0].u0/sync_reg/CK 
Endpoint:   u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_
reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.379
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.421
  Arrival Time                  0.543
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.104 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.104 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.054 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.054 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.011 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.013 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.034 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |   0.156 |    0.034 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX                                        | MX2X4M     | 0.072 |   0.228 |    0.106 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX                                        | CLKBUFX32M | 0.000 |   0.228 |    0.106 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0                                 | CLKBUFX32M | 0.065 |   0.293 |    0.171 | 
     | REF_CLK_MUX__L2_I1/A                               |  ^   | REF_CLK_MUX__L1_N0                                 | CLKBUFX20M | 0.001 |   0.294 |    0.172 | 
     | REF_CLK_MUX__L2_I1/Y                               |  ^   | REF_CLK_MUX__L2_N1                                 | CLKBUFX20M | 0.082 |   0.376 |    0.254 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX__L2_N1                                 | SDFFRQX1M  | 0.003 |   0.379 |    0.257 | 
     | enblk1[0].u0/Q_reg[0]/CK                           |      |                                                    |            |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g | SDFFRQX1M  | 0.164 |   0.543 |    0.421 | 
     | enblk1[0].u0/Q_reg[0]/Q                            |      | enblk1[0].u0/Q[0]                                  |            |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g | SDFFRQX1M  | 0.000 |   0.543 |    0.421 | 
     | enblk1[0].u0/sync_reg/D                            |      | enblk1[0].u0/Q[0]                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.122 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.140 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.140 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.190 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.190 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.255 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.257 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.278 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.278 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.350 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.350 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.415 | 
     | REF_CLK_MUX__L2_I1/A                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.416 | 
     | REF_CLK_MUX__L2_I1/Y                               |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.082 |   0.376 |    0.497 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.379 |    0.500 | 
     | enblk1[0].u0/sync_reg/CK                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_
bits/genblk1[0].u0/sync_reg/CK 
Endpoint:   u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/
sync_reg/SI (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/Q  (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.276
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.312
  Arrival Time                  0.434
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.122 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.104 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.104 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.054 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.054 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.011 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.013 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.034 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.034 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.154 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.276 |    0.154 | 
     | /genblk1[0].u0/Q_reg[0]/CK                         |      |                                                    |            |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits | SDFFRQX2M  | 0.158 |   0.434 |    0.312 | 
     | /genblk1[0].u0/Q_reg[0]/Q                          |      | /genblk1[0].u0/Q[0]                                |            |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits | SDFFRQX1M  | 0.000 |   0.434 |    0.312 | 
     | /genblk1[0].u0/sync_reg/SI                         |      | /genblk1[0].u0/Q[0]                                |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.122 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.140 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.140 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.190 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.190 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.255 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.257 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.278 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.278 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.398 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX      | SDFFRQX1M  | 0.001 |   0.276 |    0.398 | 
     | /genblk1[0].u0/sync_reg/CK                         |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/data_valid_reg/SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_RX_FSM/Error_REG_reg/Q   (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.681
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk                        |            |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk                        | CLKINVX40M | 0.000 |   0.000 |   -0.125 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0                 | CLKINVX40M | 0.018 |   0.018 |   -0.107 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0                 | CLKINVX32M | 0.000 |   0.018 |   -0.107 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0                 | CLKINVX32M | 0.014 |   0.031 |   -0.093 | 
     | u_MUX2_RX_CLOCK/U1/B                    |  ^   | scan_clk__L2_N0                 | MX2X8M     | 0.000 |   0.031 |   -0.093 | 
     | u_MUX2_RX_CLOCK/U1/Y                    |  ^   | UART_CLK_MUX                    | MX2X8M     | 0.087 |   0.118 |   -0.007 | 
     | UART_CLK_MUX__L1_I0/A                   |  ^   | UART_CLK_MUX                    | CLKBUFX24M | 0.000 |   0.118 |   -0.007 | 
     | UART_CLK_MUX__L1_I0/Y                   |  ^   | UART_CLK_MUX__L1_N0             | CLKBUFX24M | 0.055 |   0.173 |    0.048 | 
     | UART_CLK_MUX__L2_I0/A                   |  ^   | UART_CLK_MUX__L1_N0             | CLKBUFX24M | 0.000 |   0.173 |    0.048 | 
     | UART_CLK_MUX__L2_I0/Y                   |  ^   | UART_CLK_MUX__L2_N0             | CLKBUFX24M | 0.048 |   0.221 |    0.096 | 
     | UART_CLK_MUX__L3_I0/A                   |  ^   | UART_CLK_MUX__L2_N0             | CLKBUFX24M | 0.000 |   0.221 |    0.096 | 
     | UART_CLK_MUX__L3_I0/Y                   |  ^   | UART_CLK_MUX__L3_N0             | CLKBUFX24M | 0.049 |   0.269 |    0.145 | 
     | UART_CLK_MUX__L4_I0/A                   |  ^   | UART_CLK_MUX__L3_N0             | CLKBUFX24M | 0.000 |   0.269 |    0.145 | 
     | UART_CLK_MUX__L4_I0/Y                   |  ^   | UART_CLK_MUX__L4_N0             | CLKBUFX24M | 0.049 |   0.318 |    0.194 | 
     | UART_CLK_MUX__L5_I0/A                   |  ^   | UART_CLK_MUX__L4_N0             | CLKBUFX24M | 0.000 |   0.318 |    0.194 | 
     | UART_CLK_MUX__L5_I0/Y                   |  ^   | UART_CLK_MUX__L5_N0             | CLKBUFX24M | 0.046 |   0.364 |    0.240 | 
     | UART_CLK_MUX__L6_I0/A                   |  ^   | UART_CLK_MUX__L5_N0             | CLKBUFX24M | 0.000 |   0.364 |    0.240 | 
     | UART_CLK_MUX__L6_I0/Y                   |  ^   | UART_CLK_MUX__L6_N0             | CLKBUFX24M | 0.058 |   0.423 |    0.298 | 
     | UART_CLK_MUX__L7_I0/A                   |  ^   | UART_CLK_MUX__L6_N0             | CLKINVX40M | 0.002 |   0.424 |    0.300 | 
     | UART_CLK_MUX__L7_I0/Y                   |  v   | UART_CLK_MUX__L7_N0             | CLKINVX40M | 0.022 |   0.447 |    0.322 | 
     | UART_CLK_MUX__L8_I0/A                   |  v   | UART_CLK_MUX__L7_N0             | CLKINVX40M | 0.000 |   0.447 |    0.322 | 
     | UART_CLK_MUX__L8_I0/Y                   |  ^   | UART_CLK_MUX__L8_N0             | CLKINVX40M | 0.017 |   0.463 |    0.339 | 
     | UART_CLK_MUX__L9_I1/A                   |  ^   | UART_CLK_MUX__L8_N0             | CLKBUFX20M | 0.000 |   0.463 |    0.339 | 
     | UART_CLK_MUX__L9_I1/Y                   |  ^   | UART_CLK_MUX__L9_N1             | CLKBUFX20M | 0.055 |   0.518 |    0.394 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK  |  ^   | UART_CLK_MUX__L9_N1             | SDFFRQX2M  | 0.000 |   0.519 |    0.394 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/Q   |  ^   | u_UART/u_RX1/u_RX_FSM/Error_REG | SDFFRQX2M  | 0.163 |   0.681 |    0.557 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/SI |  ^   | u_UART/u_RX1/u_RX_FSM/Error_REG | SDFFRQX2M  | 0.000 |   0.681 |    0.557 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk            |            |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.125 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.142 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.142 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.156 | 
     | u_MUX2_RX_CLOCK/U1/B                    |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.156 | 
     | u_MUX2_RX_CLOCK/U1/Y                    |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.243 | 
     | UART_CLK_MUX__L1_I0/A                   |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.243 | 
     | UART_CLK_MUX__L1_I0/Y                   |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.298 | 
     | UART_CLK_MUX__L2_I0/A                   |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.298 | 
     | UART_CLK_MUX__L2_I0/Y                   |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.345 | 
     | UART_CLK_MUX__L3_I0/A                   |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.345 | 
     | UART_CLK_MUX__L3_I0/Y                   |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.394 | 
     | UART_CLK_MUX__L4_I0/A                   |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.394 | 
     | UART_CLK_MUX__L4_I0/Y                   |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.443 | 
     | UART_CLK_MUX__L5_I0/A                   |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.443 | 
     | UART_CLK_MUX__L5_I0/Y                   |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.489 | 
     | UART_CLK_MUX__L6_I0/A                   |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.489 | 
     | UART_CLK_MUX__L6_I0/Y                   |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.547 | 
     | UART_CLK_MUX__L7_I0/A                   |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.549 | 
     | UART_CLK_MUX__L7_I0/Y                   |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.572 | 
     | UART_CLK_MUX__L8_I0/A                   |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.572 | 
     | UART_CLK_MUX__L8_I0/Y                   |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.588 | 
     | UART_CLK_MUX__L9_I0/A                   |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.588 | 
     | UART_CLK_MUX__L9_I0/Y                   |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.642 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.642 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[0]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.682
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk            |            |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.125 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |   -0.107 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |   -0.107 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |   -0.094 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |   -0.094 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |   -0.007 | 
     | UART_CLK_MUX__L1_I0/A                       |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |   -0.007 | 
     | UART_CLK_MUX__L1_I0/Y                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.048 | 
     | UART_CLK_MUX__L2_I0/A                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.048 | 
     | UART_CLK_MUX__L2_I0/Y                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.095 | 
     | UART_CLK_MUX__L3_I0/A                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.095 | 
     | UART_CLK_MUX__L3_I0/Y                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.144 | 
     | UART_CLK_MUX__L4_I0/A                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.144 | 
     | UART_CLK_MUX__L4_I0/Y                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.193 | 
     | UART_CLK_MUX__L5_I0/A                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.193 | 
     | UART_CLK_MUX__L5_I0/Y                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.239 | 
     | UART_CLK_MUX__L6_I0/A                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.239 | 
     | UART_CLK_MUX__L6_I0/Y                       |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.298 | 
     | UART_CLK_MUX__L7_I0/A                       |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.299 | 
     | UART_CLK_MUX__L7_I0/Y                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.322 | 
     | UART_CLK_MUX__L8_I0/A                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.322 | 
     | UART_CLK_MUX__L8_I0/Y                       |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.338 | 
     | UART_CLK_MUX__L9_I0/A                       |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.338 | 
     | UART_CLK_MUX__L9_I0/Y                       |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.392 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.393 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/Q  |  ^   | u_UART/u_RX1/n1     | SDFFRQX2M  | 0.164 |   0.682 |    0.557 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/SI  |  ^   | u_UART/u_RX1/n1     | SDFFRQX2M  | 0.000 |   0.682 |    0.557 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.125 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.143 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.143 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.156 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.156 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.243 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.243 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.298 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.298 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.346 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.346 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.394 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.394 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.444 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.444 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.489 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.489 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.548 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.550 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.572 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.572 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.589 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.589 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.643 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Counter/Counter_reg[0]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/Q                  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.315
  Arrival Time                  0.440
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                               |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                      |            |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                      | CLKINVX40M | 0.000 |   0.000 |   -0.125 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0               | CLKINVX40M | 0.018 |   0.018 |   -0.108 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0               | CLKBUFX20M | 0.000 |   0.018 |   -0.108 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1               | CLKBUFX20M | 0.050 |   0.068 |   -0.057 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1               | CLKBUFX20M | 0.000 |   0.068 |   -0.057 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0               | CLKBUFX20M | 0.065 |   0.133 |    0.008 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0               | CLKINVX40M | 0.002 |   0.135 |    0.010 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0               | CLKINVX40M | 0.021 |   0.156 |    0.031 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0               | MX2X12M    | 0.000 |   0.156 |    0.031 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                    | MX2X12M    | 0.120 |   0.276 |    0.150 | 
     | u_UART/u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK |  ^   | TX_CLK_MUX                    | SDFFQX1M   | 0.000 |   0.276 |    0.151 | 
     | u_UART/u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/Q  |  ^   | u_UART/u_UART_TX_Top1/Par_Bit | SDFFQX1M   | 0.164 |   0.440 |    0.315 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | u_UART/u_UART_TX_Top1/Par_Bit | SDFFRQX2M  | 0.000 |   0.440 |    0.315 | 
     | ounter_reg[0]/SI                                   |      |                               |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.125 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.143 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.143 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.193 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.193 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.258 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.260 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.282 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.282 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.401 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.402 | 
     | ounter_reg[0]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.558
  Arrival Time                  0.684
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                  Net                  |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                       |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk                              |            |       |   0.000 |   -0.127 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk                              | CLKINVX40M | 0.000 |   0.000 |   -0.127 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0                       | CLKINVX40M | 0.018 |   0.018 |   -0.109 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0                       | CLKINVX32M | 0.000 |   0.018 |   -0.109 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0                       | CLKINVX32M | 0.014 |   0.031 |   -0.096 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0                       | MX2X8M     | 0.000 |   0.031 |   -0.096 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX                          | MX2X8M     | 0.087 |   0.118 |   -0.009 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX                          | CLKBUFX24M | 0.000 |   0.118 |   -0.009 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0                   | CLKBUFX24M | 0.055 |   0.173 |    0.046 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0                   | CLKBUFX24M | 0.000 |   0.173 |    0.046 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0                   | CLKBUFX24M | 0.048 |   0.221 |    0.094 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0                   | CLKBUFX24M | 0.000 |   0.221 |    0.094 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0                   | CLKBUFX24M | 0.049 |   0.269 |    0.142 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0                   | CLKBUFX24M | 0.000 |   0.269 |    0.142 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0                   | CLKBUFX24M | 0.049 |   0.318 |    0.192 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0                   | CLKBUFX24M | 0.000 |   0.318 |    0.192 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0                   | CLKBUFX24M | 0.046 |   0.364 |    0.237 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0                   | CLKBUFX24M | 0.000 |   0.364 |    0.237 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0                   | CLKBUFX24M | 0.058 |   0.423 |    0.296 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0                   | CLKINVX40M | 0.002 |   0.424 |    0.298 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0                   | CLKINVX40M | 0.022 |   0.447 |    0.320 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0                   | CLKINVX40M | 0.000 |   0.447 |    0.320 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0                   | CLKINVX40M | 0.017 |   0.463 |    0.337 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0                   | CLKBUFX20M | 0.000 |   0.463 |    0.337 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1                   | CLKBUFX20M | 0.055 |   0.518 |    0.391 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1                   | SDFFRQX2M  | 0.001 |   0.519 |    0.392 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/Q  |  ^   | u_UART/u_RX1/u_RX_FSM/CurrentState[0] | SDFFRQX2M  | 0.166 |   0.684 |    0.558 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/SI |  ^   | u_UART/u_RX1/u_RX_FSM/CurrentState[0] | SDFFRQX2M  | 0.000 |   0.684 |    0.558 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk            |            |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.127 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.145 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.145 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.158 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.158 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.245 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.245 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.300 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.300 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.347 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.347 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.396 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.396 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.445 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.445 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.491 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.491 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.550 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.551 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.574 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.574 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.590 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.590 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.645 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.519 |    0.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Busy_Syn/sync_reg/CK 
Endpoint:   u_Busy_Syn/sync_reg/SI (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Busy_Syn/Q_reg[0]/Q  (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.416
  Arrival Time                  0.544
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                        |      |                    |            |       |  Time   |   Time   | 
     |------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk           |            |       |   0.000 |   -0.128 | 
     | scan_clk__L1_I0/A      |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |   -0.128 | 
     | scan_clk__L1_I0/Y      |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |   -0.110 | 
     | scan_clk__L2_I1/A      |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |   -0.110 | 
     | scan_clk__L2_I1/Y      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |   -0.060 | 
     | scan_clk__L3_I0/A      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |   -0.060 | 
     | scan_clk__L3_I0/Y      |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.005 | 
     | scan_clk__L4_I0/A      |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.007 | 
     | scan_clk__L4_I0/Y      |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.028 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.028 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.100 | 
     | REF_CLK_MUX__L1_I0/A   |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.100 | 
     | REF_CLK_MUX__L1_I0/Y   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.165 | 
     | REF_CLK_MUX__L2_I2/A   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.166 | 
     | REF_CLK_MUX__L2_I2/Y   |  ^   | REF_CLK_MUX__L2_N2 | CLKBUFX20M | 0.085 |   0.379 |    0.250 | 
     | u_Busy_Syn/Q_reg[0]/CK |  ^   | REF_CLK_MUX__L2_N2 | SDFFRQX1M  | 0.001 |   0.380 |    0.252 | 
     | u_Busy_Syn/Q_reg[0]/Q  |  ^   | u_Busy_Syn/Q[0]    | SDFFRQX1M  | 0.164 |   0.544 |    0.416 | 
     | u_Busy_Syn/sync_reg/SI |  ^   | u_Busy_Syn/Q[0]    | SDFFRQX1M  | 0.000 |   0.544 |    0.416 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                        |      |                    |            |       |  Time   |   Time   | 
     |------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk           |            |       |   0.000 |    0.128 | 
     | scan_clk__L1_I0/A      |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.128 | 
     | scan_clk__L1_I0/Y      |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.146 | 
     | scan_clk__L2_I1/A      |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.146 | 
     | scan_clk__L2_I1/Y      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.196 | 
     | scan_clk__L3_I0/A      |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.196 | 
     | scan_clk__L3_I0/Y      |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.261 | 
     | scan_clk__L4_I0/A      |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.263 | 
     | scan_clk__L4_I0/Y      |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.284 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.284 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.356 | 
     | REF_CLK_MUX__L1_I0/A   |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.356 | 
     | REF_CLK_MUX__L1_I0/Y   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.421 | 
     | REF_CLK_MUX__L2_I2/A   |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.422 | 
     | REF_CLK_MUX__L2_I2/Y   |  ^   | REF_CLK_MUX__L2_N2 | CLKBUFX20M | 0.085 |   0.379 |    0.507 | 
     | u_Busy_Syn/sync_reg/CK |  ^   | REF_CLK_MUX__L2_N2 | SDFFRQX1M  | 0.001 |   0.380 |    0.508 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_
bits/genblk1[0].u0/sync_reg/CK 
Endpoint:   u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_
reg/SI (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/Q  (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.379
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.414
  Arrival Time                  0.543
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.129 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.129 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.111 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.111 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.061 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.061 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.004 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.006 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.027 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |   0.156 |    0.027 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX                                        | MX2X4M     | 0.072 |   0.228 |    0.099 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX                                        | CLKBUFX32M | 0.000 |   0.228 |    0.099 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0                                 | CLKBUFX32M | 0.065 |   0.293 |    0.164 | 
     | REF_CLK_MUX__L2_I1/A                               |  ^   | REF_CLK_MUX__L1_N0                                 | CLKBUFX20M | 0.001 |   0.294 |    0.165 | 
     | REF_CLK_MUX__L2_I1/Y                               |  ^   | REF_CLK_MUX__L2_N1                                 | CLKBUFX20M | 0.082 |   0.376 |    0.247 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX__L2_N1                                 | SDFFRQX1M  | 0.003 |   0.379 |    0.250 | 
     | enblk1[0].u0/Q_reg[0]/CK                           |      |                                                    |            |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g | SDFFRQX1M  | 0.164 |   0.543 |    0.414 | 
     | enblk1[0].u0/Q_reg[0]/Q                            |      | enblk1[0].u0/Q[0]                                  |            |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g | SDFFRQX1M  | 0.000 |   0.543 |    0.414 | 
     | enblk1[0].u0/sync_reg/SI                           |      | enblk1[0].u0/Q[0]                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.129 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.129 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.147 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.147 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.197 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.197 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.262 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.264 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.285 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.285 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.357 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.357 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.422 | 
     | REF_CLK_MUX__L2_I1/A                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.423 | 
     | REF_CLK_MUX__L2_I1/Y                               |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.082 |   0.376 |    0.504 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.379 |    0.507 | 
     | enblk1[0].u0/sync_reg/CK                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Data_Sync/u_Pulse_Gen/Q_reg/CK 
Endpoint:   u_Data_Sync/u_Pulse_Gen/Q_reg/D                                     
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_
reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.379
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.421
  Arrival Time                  0.550
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                |            |       |   0.000 |   -0.129 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                | CLKINVX40M | 0.000 |   0.000 |   -0.129 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0         | CLKINVX40M | 0.018 |   0.018 |   -0.111 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0         | CLKBUFX20M | 0.000 |   0.018 |   -0.111 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1         | CLKBUFX20M | 0.050 |   0.068 |   -0.061 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1         | CLKBUFX20M | 0.000 |   0.068 |   -0.061 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0         | CLKBUFX20M | 0.065 |   0.133 |    0.004 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0         | CLKINVX40M | 0.002 |   0.135 |    0.006 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0         | CLKINVX40M | 0.021 |   0.156 |    0.027 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0         | MX2X4M     | 0.000 |   0.156 |    0.027 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX             | MX2X4M     | 0.072 |   0.228 |    0.099 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX             | CLKBUFX32M | 0.000 |   0.228 |    0.099 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0      | CLKBUFX32M | 0.065 |   0.293 |    0.164 | 
     | REF_CLK_MUX__L2_I1/A                               |  ^   | REF_CLK_MUX__L1_N0      | CLKBUFX20M | 0.001 |   0.294 |    0.165 | 
     | REF_CLK_MUX__L2_I1/Y                               |  ^   | REF_CLK_MUX__L2_N1      | CLKBUFX20M | 0.082 |   0.376 |    0.246 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX__L2_N1      | SDFFRQX1M  | 0.003 |   0.379 |    0.250 | 
     | enblk1[0].u0/sync_reg/CK                           |      |                         |            |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/Enable_Sync | SDFFRQX1M  | 0.171 |   0.550 |    0.421 | 
     | enblk1[0].u0/sync_reg/Q                            |      |                         |            |       |         |          | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/D                    |  ^   | u_Data_Sync/Enable_Sync | SDFFRQX1M  | 0.000 |   0.550 |    0.421 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk           |            |       |   0.000 |    0.129 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.129 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.147 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.147 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.197 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.197 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.262 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.264 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.285 | 
     | u_MUX2_TX_CLOCK/U1/B             |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.285 | 
     | u_MUX2_TX_CLOCK/U1/Y             |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.357 | 
     | REF_CLK_MUX__L1_I0/A             |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.357 | 
     | REF_CLK_MUX__L1_I0/Y             |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.422 | 
     | REF_CLK_MUX__L2_I1/A             |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.423 | 
     | REF_CLK_MUX__L2_I1/Y             |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.082 |   0.376 |    0.505 | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.379 |    0.508 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[5]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.446
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.130 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.130 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.112 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.112 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.062 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.062 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.003 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.005 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.026 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.026 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.146 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.147 | 
     | r/Data_reg[4]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.169 |   0.446 |    0.316 | 
     | r/Data_reg[4]/Q                                    |      | r/Data[4]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.446 |    0.316 | 
     | r/Data_reg[5]/SI                                   |      | r/Data[4]                                          |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.130 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.130 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.148 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.148 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.198 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.198 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.263 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.265 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.286 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.286 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.406 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.407 | 
     | r/Data_reg[5]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[6]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.446
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.130 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.130 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.112 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.112 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.062 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.062 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.003 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.005 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.026 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.026 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.146 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.147 | 
     | r/Data_reg[5]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.169 |   0.446 |    0.316 | 
     | r/Data_reg[5]/Q                                    |      | r/Data[5]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.446 |    0.316 | 
     | r/Data_reg[6]/SI                                   |      | r/Data[5]                                          |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.130 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.130 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.148 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.148 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.198 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.198 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.263 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.265 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.286 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.286 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.406 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.407 | 
     | r/Data_reg[6]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/Error_REG_reg/SI      (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.688
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                  Net                  |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                       |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk                              |            |       |   0.000 |   -0.131 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk                              | CLKINVX40M | 0.000 |   0.000 |   -0.131 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0                       | CLKINVX40M | 0.018 |   0.018 |   -0.113 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0                       | CLKINVX32M | 0.000 |   0.018 |   -0.113 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0                       | CLKINVX32M | 0.014 |   0.031 |   -0.099 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0                       | MX2X8M     | 0.000 |   0.031 |   -0.099 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX                          | MX2X8M     | 0.087 |   0.118 |   -0.013 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX                          | CLKBUFX24M | 0.000 |   0.118 |   -0.013 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0                   | CLKBUFX24M | 0.055 |   0.173 |    0.042 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0                   | CLKBUFX24M | 0.000 |   0.173 |    0.042 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0                   | CLKBUFX24M | 0.048 |   0.221 |    0.090 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0                   | CLKBUFX24M | 0.000 |   0.221 |    0.090 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0                   | CLKBUFX24M | 0.049 |   0.269 |    0.139 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0                   | CLKBUFX24M | 0.000 |   0.269 |    0.139 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0                   | CLKBUFX24M | 0.049 |   0.318 |    0.188 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0                   | CLKBUFX24M | 0.000 |   0.318 |    0.188 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0                   | CLKBUFX24M | 0.046 |   0.364 |    0.234 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0                   | CLKBUFX24M | 0.000 |   0.364 |    0.234 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0                   | CLKBUFX24M | 0.058 |   0.423 |    0.292 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0                   | CLKINVX40M | 0.002 |   0.424 |    0.294 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0                   | CLKINVX40M | 0.022 |   0.447 |    0.316 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0                   | CLKINVX40M | 0.000 |   0.447 |    0.316 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0                   | CLKINVX40M | 0.017 |   0.463 |    0.333 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0                   | CLKBUFX20M | 0.000 |   0.463 |    0.333 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1                   | CLKBUFX20M | 0.055 |   0.518 |    0.388 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N1                   | SDFFRQX2M  | 0.001 |   0.519 |    0.388 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/Q  |  ^   | u_UART/u_RX1/u_RX_FSM/CurrentState[2] | SDFFRQX2M  | 0.169 |   0.688 |    0.557 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/SI       |  ^   | u_UART/u_RX1/u_RX_FSM/CurrentState[2] | SDFFRQX2M  | 0.000 |   0.688 |    0.557 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                        |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk            |            |       |   0.000 |    0.131 | 
     | scan_clk__L1_I0/A                      |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.131 | 
     | scan_clk__L1_I0/Y                      |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.148 | 
     | scan_clk__L2_I0/A                      |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.148 | 
     | scan_clk__L2_I0/Y                      |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.162 | 
     | u_MUX2_RX_CLOCK/U1/B                   |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.162 | 
     | u_MUX2_RX_CLOCK/U1/Y                   |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.249 | 
     | UART_CLK_MUX__L1_I0/A                  |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.249 | 
     | UART_CLK_MUX__L1_I0/Y                  |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.304 | 
     | UART_CLK_MUX__L2_I0/A                  |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.304 | 
     | UART_CLK_MUX__L2_I0/Y                  |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.351 | 
     | UART_CLK_MUX__L3_I0/A                  |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.351 | 
     | UART_CLK_MUX__L3_I0/Y                  |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.400 | 
     | UART_CLK_MUX__L4_I0/A                  |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.400 | 
     | UART_CLK_MUX__L4_I0/Y                  |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.449 | 
     | UART_CLK_MUX__L5_I0/A                  |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.449 | 
     | UART_CLK_MUX__L5_I0/Y                  |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.495 | 
     | UART_CLK_MUX__L6_I0/A                  |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.495 | 
     | UART_CLK_MUX__L6_I0/Y                  |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.553 | 
     | UART_CLK_MUX__L7_I0/A                  |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.555 | 
     | UART_CLK_MUX__L7_I0/Y                  |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.578 | 
     | UART_CLK_MUX__L8_I0/A                  |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.578 | 
     | UART_CLK_MUX__L8_I0/Y                  |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.594 | 
     | UART_CLK_MUX__L9_I1/A                  |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.594 | 
     | UART_CLK_MUX__L9_I1/Y                  |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.649 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.519 |    0.649 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[2]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.447
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.131 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.131 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.113 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.113 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.063 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.063 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.002 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.004 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.025 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.025 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.145 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.146 | 
     | r/Data_reg[1]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.170 |   0.447 |    0.316 | 
     | r/Data_reg[1]/Q                                    |      | r/Data[1]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.447 |    0.316 | 
     | r/Data_reg[2]/SI                                   |      | r/Data[1]                                          |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.131 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.131 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.149 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.149 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.199 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.199 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.264 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.266 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.287 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.287 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.407 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.407 | 
     | r/Data_reg[2]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[1]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.448
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                Net                 |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                           |            |       |   0.000 |   -0.133 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                           | CLKINVX40M | 0.000 |   0.000 |   -0.133 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                    | CLKINVX40M | 0.018 |   0.018 |   -0.115 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                    | CLKBUFX20M | 0.000 |   0.018 |   -0.115 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                    | CLKBUFX20M | 0.050 |   0.068 |   -0.065 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                    | CLKBUFX20M | 0.000 |   0.068 |   -0.065 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                    | CLKBUFX20M | 0.065 |   0.133 |    0.001 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                    | CLKINVX40M | 0.002 |   0.135 |    0.002 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                    | CLKINVX40M | 0.021 |   0.156 |    0.024 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                    | MX2X12M    | 0.000 |   0.156 |    0.024 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                         | MX2X12M    | 0.120 |   0.276 |    0.143 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                         | SDFFRQX2M  | 0.001 |   0.277 |    0.144 | 
     | r/Data_reg[0]/CK                                   |      |                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/Ser_Data_Top | SDFFRQX2M  | 0.172 |   0.448 |    0.316 | 
     | r/Data_reg[0]/Q                                    |      |                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/Ser_Data_Top | SDFFRQX2M  | 0.000 |   0.448 |    0.316 | 
     | r/Data_reg[1]/SI                                   |      |                                    |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.133 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.133 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.150 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.150 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.200 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.200 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.266 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.268 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.289 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.289 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.408 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.409 | 
     | r/Data_reg[1]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[7]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.449
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.133 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.133 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.115 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.115 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.065 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.065 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |    0.000 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.002 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.023 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.023 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.143 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.144 | 
     | r/Data_reg[6]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.172 |   0.449 |    0.316 | 
     | r/Data_reg[6]/Q                                    |      | r/Data[6]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.449 |    0.316 | 
     | r/Data_reg[7]/SI                                   |      | r/Data[6]                                          |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.133 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.133 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.151 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.151 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.201 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.201 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.266 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.268 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.289 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.289 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.409 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.410 | 
     | r/Data_reg[7]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[3]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.449
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.133 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.133 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.116 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.116 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.065 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.065 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |   -0.000 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.002 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.023 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.023 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.142 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.143 | 
     | r/Data_reg[2]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.172 |   0.449 |    0.316 | 
     | r/Data_reg[2]/Q                                    |      | r/Data[2]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.449 |    0.316 | 
     | r/Data_reg[3]/SI                                   |      | r/Data[2]                                          |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.133 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.133 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.151 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.151 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.201 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.201 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.266 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.268 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.290 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.290 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.409 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.410 | 
     | r/Data_reg[3]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[4]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.449
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.134 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.134 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.116 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.116 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.066 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.066 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |   -0.000 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.001 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.023 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.023 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.142 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.143 | 
     | r/Data_reg[3]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.173 |   0.449 |    0.316 | 
     | r/Data_reg[3]/Q                                    |      | r/Data[3]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.449 |    0.316 | 
     | r/Data_reg[4]/SI                                   |      | r/Data[3]                                          |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.134 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.134 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.151 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.151 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.201 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.201 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.267 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.269 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.290 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.290 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.409 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.410 | 
     | r/Data_reg[4]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[0]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.316
  Arrival Time                  0.450
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.134 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.134 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.117 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.117 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.067 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.067 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |   -0.001 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |    0.001 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.022 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.022 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.141 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.142 | 
     | ounter_reg[2]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/Counter_Top | SDFFRQX2M  | 0.173 |   0.450 |    0.316 | 
     | ounter_reg[2]/Q                                    |      | [2]                                                |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/Counter_Top | SDFFRQX2M  | 0.000 |   0.450 |    0.316 | 
     | r/Data_reg[0]/SI                                   |      | [2]                                                |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.134 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.134 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.152 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.152 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.202 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.202 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.268 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.269 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.291 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.291 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.410 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.411 | 
     | r/Data_reg[0]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[3]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[2]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.691
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |   -0.135 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.135 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |   -0.118 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |   -0.118 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |   -0.104 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |   -0.104 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |   -0.017 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |   -0.017 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.038 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.038 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.085 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.085 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.134 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.134 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.183 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.183 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.229 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.229 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.287 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.289 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.312 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.312 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.328 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.328 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.382 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.383 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/Q  |  ^   | Rx_P_Data_Top[2]    | SDFFRQX2M  | 0.173 |   0.691 |    0.556 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/SI |  ^   | Rx_P_Data_Top[2]    | SDFFRQX2M  | 0.000 |   0.691 |    0.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.135 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.135 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.153 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.153 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.167 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.167 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.253 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.253 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.308 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.308 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.356 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.356 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.405 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.405 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.454 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.454 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.500 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.500 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.558 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.560 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.582 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.582 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.599 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.599 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.653 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_Data_Sync/u_Pulse_Gen/Q_reg/CK 
Endpoint:   u_Data_Sync/u_Pulse_Gen/Q_reg/SI                                    
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_
reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.379
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.414
  Arrival Time                  0.550
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                |            |       |   0.000 |   -0.136 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                | CLKINVX40M | 0.000 |   0.000 |   -0.136 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0         | CLKINVX40M | 0.018 |   0.018 |   -0.118 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0         | CLKBUFX20M | 0.000 |   0.018 |   -0.118 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1         | CLKBUFX20M | 0.050 |   0.068 |   -0.068 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1         | CLKBUFX20M | 0.000 |   0.068 |   -0.068 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0         | CLKBUFX20M | 0.065 |   0.133 |   -0.003 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0         | CLKINVX40M | 0.002 |   0.135 |   -0.001 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0         | CLKINVX40M | 0.021 |   0.156 |    0.020 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0         | MX2X4M     | 0.000 |   0.156 |    0.020 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX             | MX2X4M     | 0.072 |   0.228 |    0.092 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX             | CLKBUFX32M | 0.000 |   0.228 |    0.092 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0      | CLKBUFX32M | 0.065 |   0.293 |    0.157 | 
     | REF_CLK_MUX__L2_I1/A                               |  ^   | REF_CLK_MUX__L1_N0      | CLKBUFX20M | 0.001 |   0.294 |    0.158 | 
     | REF_CLK_MUX__L2_I1/Y                               |  ^   | REF_CLK_MUX__L2_N1      | CLKBUFX20M | 0.082 |   0.376 |    0.240 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX__L2_N1      | SDFFRQX1M  | 0.003 |   0.379 |    0.243 | 
     | enblk1[0].u0/sync_reg/CK                           |      |                         |            |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/Enable_Sync | SDFFRQX1M  | 0.171 |   0.550 |    0.414 | 
     | enblk1[0].u0/sync_reg/Q                            |      |                         |            |       |         |          | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/SI                   |  ^   | u_Data_Sync/Enable_Sync | SDFFRQX1M  | 0.000 |   0.550 |    0.414 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk           |            |       |   0.000 |    0.136 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.136 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.154 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.154 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.204 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.204 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.269 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.271 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.292 | 
     | u_MUX2_TX_CLOCK/U1/B             |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.292 | 
     | u_MUX2_TX_CLOCK/U1/Y             |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.364 | 
     | REF_CLK_MUX__L1_I0/A             |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.364 | 
     | REF_CLK_MUX__L1_I0/Y             |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.429 | 
     | REF_CLK_MUX__L2_I1/A             |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.430 | 
     | REF_CLK_MUX__L2_I1/Y             |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.082 |   0.376 |    0.511 | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.003 |   0.379 |    0.515 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[4]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[3]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.692
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |   -0.136 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.136 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |   -0.118 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |   -0.118 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |   -0.105 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |   -0.105 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |   -0.018 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |   -0.018 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.037 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.037 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.085 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.085 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.133 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.133 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.183 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.183 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.228 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.228 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.287 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.289 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.311 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.311 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.328 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.328 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.382 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.382 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/Q  |  ^   | Rx_P_Data_Top[3]    | SDFFRQX2M  | 0.174 |   0.692 |    0.556 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/SI |  ^   | Rx_P_Data_Top[3]    | SDFFRQX2M  | 0.000 |   0.692 |    0.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.136 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.136 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.154 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.154 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.167 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.167 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.254 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.254 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.309 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.309 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.357 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.357 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.405 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.405 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.454 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.454 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.500 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.500 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.559 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.560 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.583 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.583 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.599 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.599 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.653 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[2]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[1]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.695
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |   -0.140 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.140 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |   -0.122 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |   -0.122 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |   -0.108 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |   -0.108 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |   -0.022 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |   -0.022 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.033 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.033 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.081 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.081 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.129 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.129 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.179 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.179 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.225 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.225 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.283 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.285 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.307 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.307 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.324 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.324 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.378 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.378 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/Q  |  ^   | Rx_P_Data_Top[1]    | SDFFRQX2M  | 0.178 |   0.695 |    0.556 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/SI |  ^   | Rx_P_Data_Top[1]    | SDFFRQX2M  | 0.000 |   0.695 |    0.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.140 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.140 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.158 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.158 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.171 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.171 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.258 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.258 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.313 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.313 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.360 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.360 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.409 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.409 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.458 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.458 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.504 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.504 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.563 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.564 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.587 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.587 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.603 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.603 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.657 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[7]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[7]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[6]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.696
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |   -0.123 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |   -0.123 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |   -0.109 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |   -0.109 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |   -0.023 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |   -0.023 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.032 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.032 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.080 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.080 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.129 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.129 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.178 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.178 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.224 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.224 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.282 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.284 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.306 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.306 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.323 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.323 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.377 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.377 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/Q  |  ^   | Rx_P_Data_Top[6]    | SDFFRQX2M  | 0.178 |   0.696 |    0.556 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[7]/SI |  ^   | Rx_P_Data_Top[6]    | SDFFRQX2M  | 0.000 |   0.696 |    0.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.141 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.141 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.158 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.158 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.259 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.259 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.314 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.314 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.361 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.361 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.410 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.410 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.459 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.459 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.505 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.505 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.563 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.565 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.588 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.588 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.604 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.604 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.658 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[7]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[5]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[4]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.696
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |   -0.123 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |   -0.123 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |   -0.110 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |   -0.110 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |   -0.023 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |   -0.023 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.032 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.032 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.080 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.080 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.128 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.128 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.178 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.178 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.223 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.223 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.282 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.284 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.306 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.306 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.323 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.323 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.377 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.377 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/Q  |  ^   | Rx_P_Data_Top[4]    | SDFFRQX2M  | 0.179 |   0.696 |    0.556 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/SI |  ^   | Rx_P_Data_Top[4]    | SDFFRQX2M  | 0.000 |   0.696 |    0.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.141 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.141 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.159 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.159 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.259 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.259 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.314 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.314 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.362 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.362 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.410 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.410 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.459 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.459 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.505 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.505 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.564 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.565 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.588 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.588 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.604 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.604 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.658 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Counter/Counter_reg[2]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/SI 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/Q  
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.315
  Arrival Time                  0.456
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |   0.018 |   -0.123 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |   0.018 |   -0.123 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |   0.068 |   -0.073 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |   0.068 |   -0.073 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.065 |   0.133 |   -0.008 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.002 |   0.135 |   -0.006 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.021 |   0.156 |    0.015 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0                                    | MX2X12M    | 0.000 |   0.156 |    0.015 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X12M    | 0.120 |   0.276 |    0.135 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.001 |   0.277 |    0.136 | 
     | ounter_reg[1]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/Counter_Top | SDFFRQX2M  | 0.179 |   0.456 |    0.315 | 
     | ounter_reg[1]/Q                                    |      | [1]                                                |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/Counter_Top | SDFFRQX2M  | 0.000 |   0.456 |    0.315 | 
     | ounter_reg[2]/SI                                   |      | [1]                                                |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk        |            |       |   0.000 |    0.141 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.141 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.159 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.159 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.209 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.209 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.274 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.276 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.297 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.297 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.417 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.418 | 
     | ounter_reg[2]/CK                                   |      |                 |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[1]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[1]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/Sync_Bus_reg[0]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.276
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.315
  Arrival Time                  0.456
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk           |            |       |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |   -0.141 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |   -0.123 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |   -0.123 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |   -0.073 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |   -0.073 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |   -0.008 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |   -0.006 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.015 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk__L4_N0    | MX2X12M    | 0.000 |   0.156 |    0.015 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX         | MX2X12M    | 0.120 |   0.276 |    0.135 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[0]/CK |  ^   | TX_CLK_MUX         | SDFFRQX2M  | 0.000 |   0.276 |    0.135 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[0]/Q  |  ^   | TX_IN_P_Top_Syn[0] | SDFFRQX2M  | 0.179 |   0.456 |    0.315 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[1]/SI |  ^   | TX_IN_P_Top_Syn[0] | SDFFRQX2M  | 0.000 |   0.456 |    0.315 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk        |            |       |   0.000 |    0.141 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.141 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.159 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.159 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.209 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.209 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.274 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.276 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.297 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.297 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.417 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[1]/CK |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.000 |   0.276 |    0.417 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[6]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[5]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.555
  Arrival Time                  0.697
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |   -0.142 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |   -0.142 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |   -0.124 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |   -0.124 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |   -0.111 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |   -0.111 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |   -0.024 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |   -0.024 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.031 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.031 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.078 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.078 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.127 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.127 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.176 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.176 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.222 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.222 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.281 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.282 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.305 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.305 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.321 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.321 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.375 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.376 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/Q  |  ^   | Rx_P_Data_Top[5]    | SDFFRQX2M  | 0.180 |   0.697 |    0.555 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/SI |  ^   | Rx_P_Data_Top[5]    | SDFFRQX2M  | 0.000 |   0.697 |    0.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.142 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.142 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.160 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.160 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.173 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.173 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.260 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.260 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.315 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.315 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.363 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.363 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.411 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.411 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.461 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.461 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.506 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.506 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.565 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.567 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.589 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.589 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.463 |    0.606 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.463 |    0.606 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.054 |   0.517 |    0.660 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.518 |    0.660 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.699
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                  Net                  |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                       |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk                              |            |       |   0.000 |   -0.143 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk                              | CLKINVX40M | 0.000 |   0.000 |   -0.143 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0                       | CLKINVX40M | 0.018 |   0.018 |   -0.125 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0                       | CLKINVX32M | 0.000 |   0.018 |   -0.125 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0                       | CLKINVX32M | 0.014 |   0.031 |   -0.112 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0                       | MX2X8M     | 0.000 |   0.031 |   -0.112 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX                          | MX2X8M     | 0.087 |   0.118 |   -0.025 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX                          | CLKBUFX24M | 0.000 |   0.118 |   -0.025 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0                   | CLKBUFX24M | 0.055 |   0.173 |    0.030 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0                   | CLKBUFX24M | 0.000 |   0.173 |    0.030 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0                   | CLKBUFX24M | 0.048 |   0.221 |    0.077 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0                   | CLKBUFX24M | 0.000 |   0.221 |    0.077 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0                   | CLKBUFX24M | 0.049 |   0.269 |    0.126 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0                   | CLKBUFX24M | 0.000 |   0.269 |    0.126 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0                   | CLKBUFX24M | 0.049 |   0.318 |    0.175 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0                   | CLKBUFX24M | 0.000 |   0.318 |    0.175 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0                   | CLKBUFX24M | 0.046 |   0.364 |    0.221 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0                   | CLKBUFX24M | 0.000 |   0.364 |    0.221 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0                   | CLKBUFX24M | 0.058 |   0.423 |    0.280 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0                   | CLKINVX40M | 0.002 |   0.424 |    0.281 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0                   | CLKINVX40M | 0.022 |   0.447 |    0.304 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0                   | CLKINVX40M | 0.000 |   0.447 |    0.304 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0                   | CLKINVX40M | 0.017 |   0.463 |    0.320 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0                   | CLKBUFX20M | 0.000 |   0.463 |    0.320 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1                   | CLKBUFX20M | 0.055 |   0.518 |    0.375 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/CK |  ^   | UART_CLK_MUX__L9_N1                   | SDFFRQX2M  | 0.001 |   0.519 |    0.376 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/Q  |  ^   | u_UART/u_RX1/u_RX_FSM/CurrentState[1] | SDFFRQX2M  | 0.181 |   0.699 |    0.556 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/SI |  ^   | u_UART/u_RX1/u_RX_FSM/CurrentState[1] | SDFFRQX2M  | 0.000 |   0.699 |    0.556 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk            |            |       |   0.000 |    0.143 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.143 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.161 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.161 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.174 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.174 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.261 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.261 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.316 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.316 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.364 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.364 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.412 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.412 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.462 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.462 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.507 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.507 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.566 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.568 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.590 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.590 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.607 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.607 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.661 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.519 |    0.662 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[6]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[6]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/Sync_Bus_reg[5]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.315
  Arrival Time                  0.458
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk           |            |       |   0.000 |   -0.143 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |   -0.143 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |   -0.125 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |   -0.125 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |   -0.075 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |   -0.075 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |   -0.010 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |   -0.008 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.013 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk__L4_N0    | MX2X12M    | 0.000 |   0.156 |    0.013 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX         | MX2X12M    | 0.120 |   0.276 |    0.133 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[5]/CK |  ^   | TX_CLK_MUX         | SDFFRQX2M  | 0.000 |   0.276 |    0.133 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[5]/Q  |  ^   | TX_IN_P_Top_Syn[5] | SDFFRQX2M  | 0.182 |   0.458 |    0.315 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[6]/SI |  ^   | TX_IN_P_Top_Syn[5] | SDFFRQX2M  | 0.000 |   0.458 |    0.315 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk        |            |       |   0.000 |    0.143 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.143 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.161 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.161 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.211 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.211 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.276 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.278 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.299 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.299 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.419 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[6]/CK |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.277 |    0.420 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK 
Endpoint:   u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/D                                   
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/
sync_reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.276
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.320
  Arrival Time                  0.464
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |            |       |   0.000 |   -0.144 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                  | CLKINVX40M | 0.000 |   0.000 |   -0.144 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0           | CLKINVX40M | 0.018 |   0.018 |   -0.126 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0           | CLKBUFX20M | 0.000 |   0.018 |   -0.126 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1           | CLKBUFX20M | 0.050 |   0.068 |   -0.076 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1           | CLKBUFX20M | 0.000 |   0.068 |   -0.076 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0           | CLKBUFX20M | 0.065 |   0.133 |   -0.011 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0           | CLKINVX40M | 0.002 |   0.135 |   -0.009 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0           | CLKINVX40M | 0.021 |   0.156 |    0.012 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk__L4_N0           | MX2X12M    | 0.000 |   0.156 |    0.012 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                | MX2X12M    | 0.120 |   0.276 |    0.132 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX                | SDFFRQX1M  | 0.001 |   0.276 |    0.132 | 
     | /genblk1[0].u0/sync_reg/CK                         |      |                           |            |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/Enable_Sync | SDFFRQX1M  | 0.188 |   0.464 |    0.320 | 
     | /genblk1[0].u0/sync_reg/Q                          |      |                           |            |       |         |          | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/D                  |  ^   | u_Tx_Data_Syn/Enable_Sync | SDFFRQX2M  | 0.000 |   0.464 |    0.320 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                    |      |                 |            |       |  Time   |   Time   | 
     |------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk        |            |       |   0.000 |    0.144 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.144 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.162 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.162 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.212 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.212 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.277 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.279 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.300 | 
     | u_MUX2/U1/B                        |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.300 | 
     | u_MUX2/U1/Y                        |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.420 | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.001 |   0.276 |    0.420 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_Clock_Divider/odd_edge_tog_reg/CK 
Endpoint:   u_Clock_Divider/odd_edge_tog_reg/SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: u_Clock_Divider/div_clk_reg/Q       (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.177
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.230
  Arrival Time                  0.375
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk                                       |            |       |   0.000 |   -0.144 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk                                       | CLKINVX40M | 0.000 |   0.000 |   -0.144 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0                                | CLKINVX40M | 0.018 |   0.018 |   -0.127 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0                                | CLKINVX32M | 0.000 |   0.018 |   -0.127 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0                                | CLKINVX32M | 0.014 |   0.031 |   -0.113 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0                                | MX2X8M     | 0.000 |   0.031 |   -0.113 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX                                   | MX2X8M     | 0.087 |   0.118 |   -0.026 | 
     | u_Clock_Divider/UART_CLK_MUX__Fence_I0/A     |  ^   | UART_CLK_MUX                                   | CLKBUFX40M | 0.000 |   0.118 |   -0.026 | 
     | u_Clock_Divider/UART_CLK_MUX__Fence_I0/Y     |  ^   | u_Clock_Divider/UART_CLK_MUX__Fence_N0         | CLKBUFX40M | 0.059 |   0.177 |    0.032 | 
     | u_Clock_Divider/div_clk_reg/CK               |  ^   | u_Clock_Divider/UART_CLK_MUX__Fence_N0         | SDFFRHQX8M | 0.000 |   0.177 |    0.033 | 
     | u_Clock_Divider/div_clk_reg/Q                |  ^   | u_Clock_Divider/div_clk                        | SDFFRHQX8M | 0.144 |   0.321 |    0.177 | 
     | u_Clock_Divider/div_clk__SKEWGRP1__MMExc_0/A |  ^   | u_Clock_Divider/div_clk                        | CLKBUFX20M | 0.000 |   0.321 |    0.177 | 
     | u_Clock_Divider/div_clk__SKEWGRP1__MMExc_0/Y |  ^   | u_Clock_Divider/div_clk__SKEWGRP1__MMExc_0_NET | CLKBUFX20M | 0.054 |   0.375 |    0.230 | 
     | u_Clock_Divider/odd_edge_tog_reg/SI          |  ^   | u_Clock_Divider/div_clk__SKEWGRP1__MMExc_0_NET | SDFFSX1M   | 0.000 |   0.375 |    0.230 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                        |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk                               |            |       |   0.000 |    0.144 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk                               | CLKINVX40M | 0.000 |   0.000 |    0.144 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0                        | CLKINVX40M | 0.018 |   0.018 |    0.162 | 
     | scan_clk__L2_I0/A                        |  v   | scan_clk__L1_N0                        | CLKINVX32M | 0.000 |   0.018 |    0.162 | 
     | scan_clk__L2_I0/Y                        |  ^   | scan_clk__L2_N0                        | CLKINVX32M | 0.014 |   0.031 |    0.176 | 
     | u_MUX2_RX_CLOCK/U1/B                     |  ^   | scan_clk__L2_N0                        | MX2X8M     | 0.000 |   0.031 |    0.176 | 
     | u_MUX2_RX_CLOCK/U1/Y                     |  ^   | UART_CLK_MUX                           | MX2X8M     | 0.087 |   0.118 |    0.262 | 
     | u_Clock_Divider/UART_CLK_MUX__Fence_I0/A |  ^   | UART_CLK_MUX                           | CLKBUFX40M | 0.000 |   0.118 |    0.262 | 
     | u_Clock_Divider/UART_CLK_MUX__Fence_I0/Y |  ^   | u_Clock_Divider/UART_CLK_MUX__Fence_N0 | CLKBUFX40M | 0.059 |   0.177 |    0.321 | 
     | u_Clock_Divider/odd_edge_tog_reg/CK      |  ^   | u_Clock_Divider/UART_CLK_MUX__Fence_N0 | SDFFSX1M   | 0.001 |   0.177 |    0.322 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/
finish_reg/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/SI     
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.701
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                     |            |       |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                     | CLKINVX40M | 0.000 |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0              | CLKINVX40M | 0.018 |   0.018 |   -0.127 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0              | CLKINVX32M | 0.000 |   0.018 |   -0.127 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0              | CLKINVX32M | 0.014 |   0.031 |   -0.113 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0              | MX2X8M     | 0.000 |   0.031 |   -0.113 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX                 | MX2X8M     | 0.087 |   0.118 |   -0.027 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX                 | CLKBUFX24M | 0.000 |   0.118 |   -0.027 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0          | CLKBUFX24M | 0.055 |   0.173 |    0.028 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0          | CLKBUFX24M | 0.000 |   0.173 |    0.028 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0          | CLKBUFX24M | 0.048 |   0.221 |    0.076 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0          | CLKBUFX24M | 0.000 |   0.221 |    0.076 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0          | CLKBUFX24M | 0.049 |   0.269 |    0.125 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0          | CLKBUFX24M | 0.000 |   0.269 |    0.125 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0          | CLKBUFX24M | 0.049 |   0.318 |    0.174 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0          | CLKBUFX24M | 0.000 |   0.318 |    0.174 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0          | CLKBUFX24M | 0.046 |   0.364 |    0.220 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0          | CLKBUFX24M | 0.000 |   0.364 |    0.220 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0          | CLKBUFX24M | 0.058 |   0.423 |    0.278 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0          | CLKINVX40M | 0.002 |   0.424 |    0.280 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0          | CLKINVX40M | 0.022 |   0.447 |    0.302 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0          | CLKINVX40M | 0.000 |   0.447 |    0.302 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0          | CLKINVX40M | 0.017 |   0.463 |    0.319 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0          | CLKBUFX20M | 0.000 |   0.463 |    0.319 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1          | CLKBUFX20M | 0.055 |   0.518 |    0.374 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX__L9_N1          | SDFFRQX2M  | 0.000 |   0.519 |    0.374 | 
     | e_cnt_reg[4]/CK                                    |      |                              |            |       |         |          | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | u_UART/u_RX1/edge_cnt_Top[4] | SDFFRQX2M  | 0.182 |   0.701 |    0.556 | 
     | e_cnt_reg[4]/Q                                     |      |                              |            |       |         |          | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/fin |  ^   | u_UART/u_RX1/edge_cnt_Top[4] | SDFFRQX2M  | 0.000 |   0.701 |    0.556 | 
     | ish_reg/SI                                         |      |                              |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.145 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.145 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.162 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.162 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.014 |   0.031 |    0.176 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.176 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.087 |   0.118 |    0.263 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.118 |    0.263 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.055 |   0.173 |    0.318 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.173 |    0.318 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.221 |    0.365 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.221 |    0.365 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.049 |   0.269 |    0.414 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.269 |    0.414 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.049 |   0.318 |    0.463 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.318 |    0.463 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.046 |   0.364 |    0.509 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.364 |    0.509 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.423 |    0.567 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.424 |    0.569 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.447 |    0.592 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.447 |    0.592 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.017 |   0.464 |    0.608 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.464 |    0.608 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.055 |   0.518 |    0.663 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/fin |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.519 |    0.663 | 
     | ish_reg/CK                                         |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_REG_File/Memory_reg[9][5]/CK 
Endpoint:   u_REG_File/Memory_reg[9][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[9][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.414
  Arrival Time                  0.559
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk                | CLKINVX40M | 0.000 |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0         | CLKINVX40M | 0.018 |   0.018 |   -0.127 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0         | CLKBUFX20M | 0.000 |   0.018 |   -0.127 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1         | CLKBUFX20M | 0.050 |   0.068 |   -0.077 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1         | CLKBUFX20M | 0.000 |   0.068 |   -0.077 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0         | CLKBUFX20M | 0.065 |   0.133 |   -0.012 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0         | CLKINVX40M | 0.002 |   0.135 |   -0.010 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0         | CLKINVX40M | 0.021 |   0.156 |    0.011 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0         | MX2X4M     | 0.000 |   0.156 |    0.011 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | MX2X4M     | 0.072 |   0.228 |    0.083 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX             | CLKBUFX32M | 0.000 |   0.228 |    0.083 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0      | CLKBUFX32M | 0.065 |   0.293 |    0.148 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0      | CLKBUFX20M | 0.001 |   0.294 |    0.149 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3      | CLKBUFX20M | 0.085 |   0.379 |    0.234 | 
     | u_REG_File/Memory_reg[9][4]/CK |  ^   | REF_CLK_MUX__L2_N3      | SDFFRQX1M  | 0.001 |   0.379 |    0.234 | 
     | u_REG_File/Memory_reg[9][4]/Q  |  ^   | u_REG_File/Memory[9][4] | SDFFRQX1M  | 0.180 |   0.559 |    0.414 | 
     | u_REG_File/Memory_reg[9][5]/SI |  ^   | u_REG_File/Memory[9][4] | SDFFRQX1M  | 0.000 |   0.559 |    0.414 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.145 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.145 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.163 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.163 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.213 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.213 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.278 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.280 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.301 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.301 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.373 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.373 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.438 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.439 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.085 |   0.379 |    0.523 | 
     | u_REG_File/Memory_reg[9][5]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.380 |    0.525 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_REG_File/Memory_reg[12][4]/CK 
Endpoint:   u_REG_File/Memory_reg[12][4]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[12][3]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.414
  Arrival Time                  0.559
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.018 |   0.018 |   -0.127 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0          | CLKBUFX20M | 0.000 |   0.018 |   -0.127 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.050 |   0.068 |   -0.077 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.000 |   0.068 |   -0.077 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0          | CLKBUFX20M | 0.065 |   0.133 |   -0.012 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0          | CLKINVX40M | 0.002 |   0.135 |   -0.010 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0          | CLKINVX40M | 0.021 |   0.156 |    0.011 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0          | MX2X4M     | 0.000 |   0.156 |    0.011 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | MX2X4M     | 0.072 |   0.228 |    0.083 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX              | CLKBUFX32M | 0.000 |   0.228 |    0.083 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0       | CLKBUFX32M | 0.065 |   0.293 |    0.148 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0       | CLKBUFX20M | 0.001 |   0.294 |    0.149 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3       | CLKBUFX20M | 0.085 |   0.379 |    0.233 | 
     | u_REG_File/Memory_reg[12][3]/CK |  ^   | REF_CLK_MUX__L2_N3       | SDFFRQX1M  | 0.001 |   0.379 |    0.234 | 
     | u_REG_File/Memory_reg[12][3]/Q  |  ^   | u_REG_File/Memory[12][3] | SDFFRQX1M  | 0.180 |   0.559 |    0.414 | 
     | u_REG_File/Memory_reg[12][4]/SI |  ^   | u_REG_File/Memory[12][3] | SDFFRQX1M  | 0.000 |   0.559 |    0.414 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.145 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.145 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.163 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.163 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.213 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.213 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.278 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.280 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.301 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.301 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.373 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.373 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.438 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.439 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.085 |   0.379 |    0.524 | 
     | u_REG_File/Memory_reg[12][4]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.380 |    0.525 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[3]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[3]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/Sync_Bus_reg[2]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.276
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.314
  Arrival Time                  0.459
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk           |            |       |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |   -0.145 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |   -0.127 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |   -0.127 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |   -0.077 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |   -0.077 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |   -0.012 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |   -0.010 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.011 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk__L4_N0    | MX2X12M    | 0.000 |   0.156 |    0.011 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX         | MX2X12M    | 0.120 |   0.276 |    0.131 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[2]/CK |  ^   | TX_CLK_MUX         | SDFFRQX2M  | 0.001 |   0.276 |    0.131 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[2]/Q  |  ^   | TX_IN_P_Top_Syn[2] | SDFFRQX2M  | 0.183 |   0.459 |    0.314 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[3]/SI |  ^   | TX_IN_P_Top_Syn[2] | SDFFRQX2M  | 0.000 |   0.459 |    0.314 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                 |            |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------+------------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk        |            |       |   0.000 |    0.145 | 
     | scan_clk__L1_I0/A                |  ^   | scan_clk        | CLKINVX40M | 0.000 |   0.000 |    0.145 | 
     | scan_clk__L1_I0/Y                |  v   | scan_clk__L1_N0 | CLKINVX40M | 0.018 |   0.018 |    0.163 | 
     | scan_clk__L2_I1/A                |  v   | scan_clk__L1_N0 | CLKBUFX20M | 0.000 |   0.018 |    0.163 | 
     | scan_clk__L2_I1/Y                |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.050 |   0.068 |    0.213 | 
     | scan_clk__L3_I0/A                |  v   | scan_clk__L2_N1 | CLKBUFX20M | 0.000 |   0.068 |    0.213 | 
     | scan_clk__L3_I0/Y                |  v   | scan_clk__L3_N0 | CLKBUFX20M | 0.065 |   0.133 |    0.278 | 
     | scan_clk__L4_I0/A                |  v   | scan_clk__L3_N0 | CLKINVX40M | 0.002 |   0.135 |    0.280 | 
     | scan_clk__L4_I0/Y                |  ^   | scan_clk__L4_N0 | CLKINVX40M | 0.021 |   0.156 |    0.301 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk__L4_N0 | MX2X12M    | 0.000 |   0.156 |    0.301 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX      | MX2X12M    | 0.120 |   0.276 |    0.421 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[3]/CK |  ^   | TX_CLK_MUX      | SDFFRQX2M  | 0.000 |   0.276 |    0.421 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_REG_File/Memory_reg[11][0]/CK 
Endpoint:   u_REG_File/Memory_reg[11][0]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[10][7]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.379
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.414
  Arrival Time                  0.559
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.146 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk                 | CLKINVX40M | 0.000 |   0.000 |   -0.146 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0          | CLKINVX40M | 0.018 |   0.018 |   -0.128 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0          | CLKBUFX20M | 0.000 |   0.018 |   -0.128 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.050 |   0.068 |   -0.078 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1          | CLKBUFX20M | 0.000 |   0.068 |   -0.078 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0          | CLKBUFX20M | 0.065 |   0.133 |   -0.013 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0          | CLKINVX40M | 0.002 |   0.135 |   -0.011 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0          | CLKINVX40M | 0.021 |   0.156 |    0.010 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0          | MX2X4M     | 0.000 |   0.156 |    0.010 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | MX2X4M     | 0.072 |   0.228 |    0.082 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX              | CLKBUFX32M | 0.000 |   0.228 |    0.082 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0       | CLKBUFX32M | 0.065 |   0.293 |    0.147 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0       | CLKBUFX20M | 0.001 |   0.294 |    0.148 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3       | CLKBUFX20M | 0.085 |   0.379 |    0.233 | 
     | u_REG_File/Memory_reg[10][7]/CK |  ^   | REF_CLK_MUX__L2_N3       | SDFFRQX1M  | 0.001 |   0.380 |    0.234 | 
     | u_REG_File/Memory_reg[10][7]/Q  |  ^   | u_REG_File/Memory[10][7] | SDFFRQX1M  | 0.180 |   0.559 |    0.414 | 
     | u_REG_File/Memory_reg[11][0]/SI |  ^   | u_REG_File/Memory[10][7] | SDFFRQX1M  | 0.000 |   0.559 |    0.414 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.146 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.146 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.164 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.164 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.214 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.214 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.065 |   0.133 |    0.279 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.135 |    0.281 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.156 |    0.302 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.156 |    0.302 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.072 |   0.228 |    0.374 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.228 |    0.374 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.065 |   0.293 |    0.439 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.294 |    0.440 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.085 |   0.379 |    0.524 | 
     | u_REG_File/Memory_reg[11][0]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.379 |    0.525 | 
     +-------------------------------------------------------------------------------------------------------+ 

