// Seed: 4083733217
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    input uwire id_3,
    output uwire id_4,
    output wand id_5,
    input supply1 id_6,
    input supply1 id_7
);
  assign id_5 = id_3;
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    output tri  module_1,
    input  wor  id_1,
    input  tri1 id_2
);
  assign id_0 = -1'h0;
  logic id_4;
  xor primCall (id_0, id_1, id_2, id_4);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1
  );
  logic id_6;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_3 #(
    parameter id_1 = 32'd61,
    parameter id_6 = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire _id_1;
  integer [1 : -1] _id_6;
  ;
  logic id_7 = -1;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  module_2 modCall_1 (
      id_8,
      id_12,
      id_14,
      id_9,
      id_4,
      id_9,
      id_15,
      id_15,
      id_13,
      id_16,
      id_12,
      id_16,
      id_9
  );
  logic [id_1 : id_6] id_17;
endmodule
