{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@136:146@HdlIdDef", "  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire              trigger_active;\n  wire              ext_trigger;\n\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], "Clone Blocks": [["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@135:145", "  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire              trigger_active;\n  wire              ext_trigger;\n\n\n  // signal name changes\n\n"]], "Diff Content": {"Delete": [], "Add": [[141, "  wire              underflow_a;\n"], [141, "  wire              underflow_b;\n"]]}}