remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.5 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.16 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.17 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.18 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.82 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.83 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.84 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.148 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.149 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.213 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.277 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.341 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.428 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.474 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.497 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.1010 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.1268 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.1300 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/build/hls_clib/lnx64/hlsmath_csyn_c/objs/src/c/powrfloat.pp.cpp:0:0: __cxx_global_var_init.1556 not inlined into _GLOBAL__sub_I_powrfloat.pp.cpp because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:17:21: fp_struct<float>::fp_struct(float) not inlined into int generic_isinf<float>(float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:17:21: fp_struct<float>::fp_struct(float) not inlined into int generic_isnan<float>(float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326:17: fp_struct<float>::data() const not inlined into fp_struct<float>::to_float() const because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347:16: fp_struct<float>::to_float() const not inlined into fp_struct<float>::to_ieee() const because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135:4: void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141:4: void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138:4: void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:295:15: fp_struct<float>::fp_struct(float) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:659:16: fp_struct<float>::to_ieee() const not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:305:20: fp_struct<float>::expv() const not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612:66: pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519:7: ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:344:10: int generic_isinf<float>(float) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:346:10: int generic_isnan<float>(float) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8:12: float pow_reduce::pow_generic<float>(float, float) not inlined into powf because it should never be inlined (cost=never)
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68:15: powf not inlined into norm1(float*, float*) because it should never be inlined (cost=never)
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67:15: powf not inlined into norm2(float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:47:5: conv1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:50:5: pool1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:53:5: norm1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:57:5: pad1(float*, float*, int) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:64:5: conv2(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:68:5: pool2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:72:5: norm2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:76:5: pad2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:83:5: conv3(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:87:5: pad3(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:92:5: conv4(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:96:5: pad4(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:102:5: conv5(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:104:5: pool5(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:111:6: Loop 'L15' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:120:6: Loop 'L16' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6: Loop 'L17' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:132:6: Loop 'L18' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6: Loop 'L19' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:141:6: Loop 'L20' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6: Loop 'L21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:78:5: Loop 'L8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:86:6: Loop 'L10' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6: Loop 'L11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:98:6: Loop 'L12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6: Loop 'L13' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:152:22: Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27: Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6: Loop 'S21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13: Loop 'S22' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9: Loop 'F21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13: Loop 'F22' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6: Loop 'L8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8: Loop 'L9' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8: Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13: Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24: Loop 'VITIS_LOOP_203_8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25: Loop 'VITIS_LOOP_204_9' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28: Loop 'VITIS_LOOP_210_10' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29: Loop 'VITIS_LOOP_211_11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21: Loop 'VITIS_LOOP_222_12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6: Loop 'S11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9: Loop 'S12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8: Loop 'F11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9: Loop 'F12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6: Loop 'L5' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8: Loop 'L6' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12: Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13: Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24: Loop 'VITIS_LOOP_116_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25: Loop 'VITIS_LOOP_117_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24: Loop 'VITIS_LOOP_123_4' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25: Loop 'VITIS_LOOP_124_5' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20: Loop 'VITIS_LOOP_137_6' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6: Loop 'S21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13: Loop 'S22' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9: Loop 'F21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13: Loop 'F22' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6: Loop 'L8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8: Loop 'L9' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8: Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13: Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24: Loop 'VITIS_LOOP_211_8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25: Loop 'VITIS_LOOP_212_9' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28: Loop 'VITIS_LOOP_219_10' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29: Loop 'VITIS_LOOP_220_11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21: Loop 'VITIS_LOOP_231_12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6: Loop 'S11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9: Loop 'S12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8: Loop 'F11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9: Loop 'F12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6: Loop 'L5' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8: Loop 'L6' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12: Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13: Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24: Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25: Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24: Loop 'VITIS_LOOP_125_4' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25: Loop 'VITIS_LOOP_126_5' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20: Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6: Loop 'S11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9: Loop 'S12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8: Loop 'F11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9: Loop 'F12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6: Loop 'L5' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8: Loop 'L6' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12: Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13: Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24: Loop 'VITIS_LOOP_124_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25: Loop 'VITIS_LOOP_125_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24: Loop 'VITIS_LOOP_132_4' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25: Loop 'VITIS_LOOP_133_5' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20: Loop 'VITIS_LOOP_146_6' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6: Loop 'L17' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6: Loop 'L14' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6: Loop 'L11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7: Loop 'L7' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7: Loop 'L4' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6: Loop 'L15' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6: Loop 'L16' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6: Loop 'L17' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6: Loop 'L18' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6: Loop 'L19' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6: Loop 'L20' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6: Loop 'L21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5: Loop 'L8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6: Loop 'L10' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6: Loop 'L11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6: Loop 'L12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6: Loop 'L13' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22: Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27: Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6: Loop 'S22' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6: Loop 'F22' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8: Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13: Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24: Loop 'VITIS_LOOP_205_8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25: Loop 'VITIS_LOOP_206_9' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28: Loop 'VITIS_LOOP_211_10' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29: Loop 'VITIS_LOOP_212_11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21: Loop 'VITIS_LOOP_223_12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6: Loop 'S12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6: Loop 'F12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8: Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13: Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24: Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25: Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24: Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25: Loop 'VITIS_LOOP_125_5' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20: Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6: Loop 'L17' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6: Loop 'L14' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6: Loop 'L11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7: Loop 'L7' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7: Loop 'L4' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6: Loop 'L15' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6: Loop 'L16' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6: Loop 'L17' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6: Loop 'L18' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6: Loop 'L19' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6: Loop 'L20' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6: Loop 'L21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5: Loop 'L8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6: Loop 'L10' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6: Loop 'L11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6: Loop 'L12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6: Loop 'L13' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22: Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27: Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:155:6: Loop 'L14' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6: Loop 'L15' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:164:6: Loop 'L16' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6: Loop 'L17' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:176:6: Loop 'L18' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6: Loop 'L19' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:185:6: Loop 'L20' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6: Loop 'L21' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:116:5: Loop 'L8' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5: Loop 'L9' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:6: Loop 'L10' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7: Loop 'L11' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:139:6: Loop 'L12' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6: Loop 'L13' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:205:25: Loop 'VITIS_LOOP_205_1' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11: Loop 'L22' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11: Loop 'L23' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6: Loop 'L24' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6: Loop 'L25' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6: Loop 'L26' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6: Loop 'L27' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6: Loop 'L28' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6: Loop 'L29' is marked as complete unroll implied by the pipeline pragma
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:111:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:120:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:132:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6) in function 'pool5' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6) in function 'pool5' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6) in function 'pool5' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:141:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:78:5) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:86:6) in function 'pool5' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:98:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:152:22) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27) in function 'pool5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S21' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F21' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_222_12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_137_6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20) in function 'conv5' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S21' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F21' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_231_12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0: Unrolling loop 'VITIS_LOOP_138_6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20) in function 'conv4' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_146_6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20) in function 'conv3' completely with a factor of 13
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Pipeline directive for loop 'L17' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Pipeline directive for loop 'L14' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Pipeline directive for loop 'L11' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Unrolling loop 'L7' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Pipeline directive for loop 'L7' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Unrolling loop 'L4' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Pipeline directive for loop 'L4' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6) in function 'pool2' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6) in function 'pool2' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6) in function 'pool2' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6) in function 'pool2' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27) in function 'pool2' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6) in function 'conv2' completely with a factor of 31
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_205_8' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_206_9' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_206_9' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_206_9' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_206_9' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_206_9' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_10' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_11' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_11' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_11' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_11' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_212_11' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_223_12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21) in function 'conv2' completely with a factor of 27
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6) in function 'conv2' completely with a factor of 31
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_4' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0: Unrolling loop 'VITIS_LOOP_138_6' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20) in function 'conv2' completely with a factor of 27
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6) in function 'norm1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Pipeline directive for loop 'L17' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6) in function 'norm1' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6) in function 'norm1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Pipeline directive for loop 'L14' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6) in function 'norm1' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6) in function 'norm1' completely with a factor of 5
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Pipeline directive for loop 'L11' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6) in function 'norm1' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Unrolling loop 'L7' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7) in function 'norm1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Pipeline directive for loop 'L7' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7) in function 'norm1' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Unrolling loop 'L4' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7) in function 'norm1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Pipeline directive for loop 'L4' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7) in function 'norm1' has been removed because the loop is unrolled completely
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6) in function 'pool1' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6) in function 'pool1' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6) in function 'pool1' completely with a factor of 1
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6) in function 'pool1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0: Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27) in function 'pool1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:155:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:164:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:176:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:185:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:116:5) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:139:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'VITIS_LOOP_205_1' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:205:25) in function 'conv1' completely with a factor of 3
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L29' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6) in function 'conv1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L28' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L27' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6) in function 'conv1' completely with a factor of 8
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L26' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6) in function 'conv1' completely with a factor of 16
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L25' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6) in function 'conv1' completely with a factor of 31
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L24' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6) in function 'conv1' completely with a factor of 61
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L22' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L29' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6) in function 'conv1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L28' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L27' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6) in function 'conv1' completely with a factor of 8
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L26' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6) in function 'conv1' completely with a factor of 16
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L25' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6) in function 'conv1' completely with a factor of 31
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L24' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6) in function 'conv1' completely with a factor of 61
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L22' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L29' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6) in function 'conv1' completely with a factor of 2
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L28' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6) in function 'conv1' completely with a factor of 4
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L27' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6) in function 'conv1' completely with a factor of 8
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L26' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6) in function 'conv1' completely with a factor of 16
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L25' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6) in function 'conv1' completely with a factor of 31
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L24' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6) in function 'conv1' completely with a factor of 61
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L22' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0: Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:17:21: fp_struct<float>::fp_struct(float) not inlined into int generic_isinf<float>(float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:17:21: fp_struct<float>::fp_struct(float) not inlined into int generic_isnan<float>(float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326:17: fp_struct<float>::data() const (.62.72.82.115) not inlined into fp_struct<float>::to_float() const (.59.69.79.112) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347:16: fp_struct<float>::to_float() const (.59.69.79.112) not inlined into fp_struct<float>::to_ieee() const because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:135:4: void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:138:4: void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:141:4: void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:295:15: fp_struct<float>::fp_struct(float) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:305:20: fp_struct<float>::expv() const not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:344:10: int generic_isinf<float>(float) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:346:10: int generic_isnan<float>(float) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383:15: fp_struct<float>::to_ieee() const not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:519:7: ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:612:66: pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>) not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8:12: float pow_reduce::pow_generic<float>(float, float) not inlined into powf because it should never be inlined (cost=never)
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68:15: powf not inlined into norm1(float*, float*) because it should never be inlined (cost=never)
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67:15: powf not inlined into norm2(float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:47:5: conv1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:50:5: pool1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:53:5: norm1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:57:5: pad1(float*, float*, int) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:64:5: conv2(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:68:5: pool2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:72:5: norm2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:76:5: pad2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:83:5: conv3(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:87:5: pad3(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:92:5: conv4(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:96:5: pad4(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:102:5: conv5(float*, float*, float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:104:5: pool5(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: <unknown>:0:0: NN(float*, float*, float*, float*, float*, float*) not inlined into apatb_NN_ir because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0: Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0: Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0: Inlining function 'fp_struct<float>::data() const (.62.72.82.115)' into 'fp_struct<float>::to_float() const (.59.69.79.112)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0: Inlining function 'fp_struct<float>::to_float() const (.59.69.79.112)' into 'fp_struct<float>::to_ieee() const'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0: Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0: Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0: Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0: Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0: Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0: Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0: Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0: Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)'
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0: Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)'
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0: Inlining function 'powf' into 'norm1(float*, float*)'
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0: Inlining function 'powf' into 'norm2(float*, float*)'
remark: NN.cpp:44:0: Inlining function 'pad1(float*, float*, int)' into 'NN(float*, float*, float*, float*, float*, float*)'
remark: NN.cpp:44:0: Inlining function 'pad2(float*, float*)' into 'NN(float*, float*, float*, float*, float*, float*)'
remark: NN.cpp:44:0: Inlining function 'pad3(float*, float*)' into 'NN(float*, float*, float*, float*, float*, float*)'
remark: NN.cpp:44:0: Inlining function 'pad4(float*, float*)' into 'NN(float*, float*, float*, float*, float*, float*)'
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0: Applying array_partition to '_ZZ5conv1PfS_E12filter_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:47:12: Applying array_partition to 'window_3D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Applying array_partition to 'line_buffer_3D': Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:60:12: Applying array_partition to 'lm': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:63:11: Applying array_partition to 'sum': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65:11: Applying array_partition to 'sum2': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42:11: Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43:11: Applying array_partition to 'inp_image': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:11: Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 155 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:11: Applying array_partition to 'inp_img_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:11: Applying array_partition to 'filter_local': Cyclic partitioning with factor 25 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:11: Applying array_partition to 'filter_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:11: Applying array_partition to 'conv_out': Cyclic partitioning with factor 27 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42:11: Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42:11: Applying array_partition to 'inp_image': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50:11: Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56:11: Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:68:11: Applying array_partition to 'conv_out': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50:11: Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54:11: Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:62:11: Applying array_partition to 'conv_out': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50:11: Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54:11: Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:60:11: Applying array_partition to 'conv_out': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42:11: Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Automatically partitioning array 'line_buffer_3D' dimension 1 completely based on constant index.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Automatically partitioning array 'line_buffer_3D' dimension 1 completely based on constant index.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Automatically partitioning array 'line_buffer_3D' dimension 1 completely based on constant index.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Automatically partitioning array 'line_buffer_3D' dimension 1 completely based on constant index.
remark: NN.cpp:46:14: array_partition dim=1 type=cyclic factor=5 variable=Conv1_out_img 1 NN NN.cpp:46:14 ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9Conv1_out_img 
remark: ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9: Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'Conv1_out_img' due to pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: array_partition dim=1 type=complete  variable=line_buffer_3D_0 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_0 
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_0' due to pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: array_partition dim=1 type=complete  variable=line_buffer_3D_1 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_1 
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_1' due to pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: array_partition dim=1 type=complete  variable=line_buffer_3D_2 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_2 
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_2' due to pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: array_partition dim=1 type=complete  variable=line_buffer_3D_3 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_3 
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_3' due to pipeline pragma
remark: NN.cpp:59:14: array_partition dim=1 type=cyclic factor=27 variable=Conv2_out_img 1 NN NN.cpp:59:14 ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9Conv2_out_img 
remark: ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9: Inferring pragma 'array_partition type=cyclic factor=27 dim=1' for array 'Conv2_out_img' due to pipeline pragma
remark: NN.cpp:78:14: array_partition dim=1 type=cyclic factor=13 variable=Conv3_out_img 1 NN NN.cpp:78:14 ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9Conv3_out_img 
remark: ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9: Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv3_out_img' due to pipeline pragma
remark: NN.cpp:89:14: array_partition dim=1 type=cyclic factor=13 variable=Conv4_out_img 1 NN NN.cpp:89:14 ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9Conv4_out_img 
remark: ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9: Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv4_out_img' due to pipeline pragma
remark: NN.cpp:98:14: array_partition dim=1 type=cyclic factor=13 variable=Conv5_out_img 1 NN NN.cpp:98:14 ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9Conv5_out_img 
remark: ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9: Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv5_out_img' due to pipeline pragma
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Applying array_partition to 'line_buffer_3D_0': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Applying array_partition to 'line_buffer_3D_1': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Applying array_partition to 'line_buffer_3D_2': Complete partitioning on dimension 1.
remark: ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11: Applying array_partition to 'line_buffer_3D_3': Complete partitioning on dimension 1.
remark: NN.cpp:46:14: Applying array_partition to 'Conv1_out_img': Cyclic partitioning with factor 5 on dimension 1.
remark: NN.cpp:59:14: Applying array_partition to 'Conv2_out_img': Cyclic partitioning with factor 27 on dimension 1.
remark: NN.cpp:78:14: Applying array_partition to 'Conv3_out_img': Cyclic partitioning with factor 13 on dimension 1.
remark: NN.cpp:89:14: Applying array_partition to 'Conv4_out_img': Cyclic partitioning with factor 13 on dimension 1.
remark: NN.cpp:98:14: Applying array_partition to 'Conv5_out_img': Cyclic partitioning with factor 13 on dimension 1.
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383:15: fp_struct<float>::to_ieee() const not inlined into float pow_reduce::pow_generic<float>(float, float) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8:12: float pow_reduce::pow_generic<float>(float, float) not inlined into norm1(float*, float*) because it should never be inlined (cost=never)
remark: /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8:12: float pow_reduce::pow_generic<float>(float, float) not inlined into norm2(float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:47:5: conv1(float*, float*) (.1) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:50:5: pool1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:53:5: norm1(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:64:5: conv2(float*, float*, float*, float*) (.1) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:68:5: pool2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:72:5: norm2(float*, float*) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:83:5: conv3(float*, float*, float*, float*) (.1) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:92:5: conv4(float*, float*, float*, float*) (.1) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:102:5: conv5(float*, float*, float*, float*) (.1) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
remark: NN.cpp:104:5: pool5(float*, float*) (.1) not inlined into NN(float*, float*, float*, float*, float*, float*) because it should never be inlined (cost=never)
===-------------------------------------------------------------------------===
                         Miscellaneous Ungrouped Timers
===-------------------------------------------------------------------------===

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
  268.6859 (100.0%)   2.0601 (100.0%)  270.7460 (100.0%)  270.8416 (100.0%)  Code Generation Time
  268.6859 (100.0%)   2.0601 (100.0%)  270.7460 (100.0%)  270.8416 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 283.9820 seconds (284.0714 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
  89.3263 ( 31.7%)   1.1142 ( 55.6%)  90.4405 ( 31.8%)  90.5141 ( 31.9%)  ArrayPartition - Partition Arrays into Banks
  22.9381 (  8.1%)   0.1310 (  6.5%)  23.0691 (  8.1%)  23.0714 (  8.1%)  Build loop flatten cost model
  13.1165 (  4.7%)   0.0210 (  1.0%)  13.1375 (  4.6%)  13.1382 (  4.6%)  PredicateAnalyzer - Predidate Analysis
   9.4795 (  3.4%)   0.0000 (  0.0%)   9.4795 (  3.3%)   9.4799 (  3.3%)  Automatic array partition transformation
   8.4204 (  3.0%)   0.2000 ( 10.0%)   8.6204 (  3.0%)   8.6218 (  3.0%)  Reflow pragma unroll loops
   7.7069 (  2.7%)   0.0036 (  0.2%)   7.7105 (  2.7%)   7.7109 (  2.7%)  Global Value Numbering
   5.0845 (  1.8%)   0.0800 (  4.0%)   5.1645 (  1.8%)   5.1646 (  1.8%)  Auto automatic array partition analysis
   4.7343 (  1.7%)   0.0660 (  3.3%)   4.8002 (  1.7%)   4.8006 (  1.7%)  Auto automatic array partition analysis
   4.7523 (  1.7%)   0.0010 (  0.0%)   4.7533 (  1.7%)   4.7536 (  1.7%)  Auto automatic array partition analysis
   4.6061 (  1.6%)   0.0010 (  0.0%)   4.6071 (  1.6%)   4.6073 (  1.6%)  Global Value Numbering
   4.5738 (  1.6%)   0.0010 (  0.1%)   4.5748 (  1.6%)   4.5748 (  1.6%)  AutoDepPragmaInfer - Auto Dependence Pragma Infer
   3.7993 (  1.3%)   0.0000 (  0.0%)   3.7993 (  1.3%)   3.7992 (  1.3%)  Global Value Numbering
   2.7803 (  1.0%)   0.0016 (  0.1%)   2.7818 (  1.0%)   2.7819 (  1.0%)  Global Value Numbering
   2.6993 (  1.0%)   0.0010 (  0.0%)   2.7003 (  1.0%)   2.7005 (  1.0%)  Global Value Numbering
   2.6770 (  0.9%)   0.0010 (  0.1%)   2.6781 (  0.9%)   2.6781 (  0.9%)  Global Value Numbering
   2.6751 (  0.9%)   0.0002 (  0.0%)   2.6754 (  0.9%)   2.6754 (  0.9%)  Global Value Numbering
   2.6597 (  0.9%)   0.0006 (  0.0%)   2.6602 (  0.9%)   2.6602 (  0.9%)  Global Value Numbering
   2.6394 (  0.9%)   0.0003 (  0.0%)   2.6397 (  0.9%)   2.6398 (  0.9%)  Global Value Numbering
   2.6274 (  0.9%)   0.0001 (  0.0%)   2.6275 (  0.9%)   2.6277 (  0.9%)  Global Value Numbering
   2.6170 (  0.9%)   0.0000 (  0.0%)   2.6170 (  0.9%)   2.6170 (  0.9%)  Global Value Numbering
   2.6137 (  0.9%)   0.0004 (  0.0%)   2.6141 (  0.9%)   2.6144 (  0.9%)  Global Value Numbering
   2.5660 (  0.9%)   0.0000 (  0.0%)   2.5660 (  0.9%)   2.5662 (  0.9%)  Global Value Numbering
   2.5654 (  0.9%)   0.0000 (  0.0%)   2.5654 (  0.9%)   2.5655 (  0.9%)  Global Value Numbering
   2.5562 (  0.9%)   0.0000 (  0.0%)   2.5562 (  0.9%)   2.5564 (  0.9%)  Global Value Numbering
   2.5543 (  0.9%)   0.0000 (  0.0%)   2.5543 (  0.9%)   2.5542 (  0.9%)  Global Value Numbering
   2.5444 (  0.9%)   0.0021 (  0.1%)   2.5466 (  0.9%)   2.5467 (  0.9%)  Global Value Numbering
   2.4948 (  0.9%)   0.0000 (  0.0%)   2.4948 (  0.9%)   2.4948 (  0.9%)  Global Value Numbering
   2.4912 (  0.9%)   0.0009 (  0.0%)   2.4920 (  0.9%)   2.4921 (  0.9%)  Global Value Numbering
   2.4816 (  0.9%)   0.0001 (  0.0%)   2.4817 (  0.9%)   2.4818 (  0.9%)  Global Value Numbering
   2.4476 (  0.9%)   0.0000 (  0.0%)   2.4476 (  0.9%)   2.4476 (  0.9%)  Global Value Numbering
   2.4463 (  0.9%)   0.0002 (  0.0%)   2.4465 (  0.9%)   2.4465 (  0.9%)  Global Value Numbering
   2.0528 (  0.7%)   0.0000 (  0.0%)   2.0528 (  0.7%)   2.0529 (  0.7%)  Global Value Numbering
   1.9886 (  0.7%)   0.0000 (  0.0%)   1.9886 (  0.7%)   1.9885 (  0.7%)  Global Value Numbering
   1.9814 (  0.7%)   0.0000 (  0.0%)   1.9814 (  0.7%)   1.9814 (  0.7%)  Global Value Numbering
   1.5462 (  0.5%)   0.0000 (  0.0%)   1.5462 (  0.5%)   1.5461 (  0.5%)  Loop Invariant Code Motion
   1.4156 (  0.5%)   0.0011 (  0.1%)   1.4167 (  0.5%)   1.4170 (  0.5%)  Global Value Numbering
   1.3103 (  0.5%)   0.0001 (  0.0%)   1.3104 (  0.5%)   1.3105 (  0.5%)  Dead Store Elimination
   0.9188 (  0.3%)   0.0003 (  0.0%)   0.9191 (  0.3%)   0.9191 (  0.3%)  Merge accesses
   0.9156 (  0.3%)   0.0008 (  0.0%)   0.9163 (  0.3%)   0.9163 (  0.3%)  Merge accesses
   0.8932 (  0.3%)   0.0002 (  0.0%)   0.8933 (  0.3%)   0.8933 (  0.3%)  Merge accesses
   0.8867 (  0.3%)   0.0020 (  0.1%)   0.8887 (  0.3%)   0.8897 (  0.3%)  Generate HLS compatible IR
   0.8565 (  0.3%)   0.0024 (  0.1%)   0.8589 (  0.3%)   0.8589 (  0.3%)  Merge accesses
   0.8435 (  0.3%)   0.0000 (  0.0%)   0.8435 (  0.3%)   0.8436 (  0.3%)  Jump Threading
   0.7265 (  0.3%)   0.0005 (  0.0%)   0.7270 (  0.3%)   0.7270 (  0.3%)  Merge accesses
   0.6840 (  0.2%)   0.0003 (  0.0%)   0.6843 (  0.2%)   0.6843 (  0.2%)  Global Value Numbering
   0.6604 (  0.2%)   0.0002 (  0.0%)   0.6606 (  0.2%)   0.6606 (  0.2%)  Loop Invariant Code Motion
   0.6347 (  0.2%)   0.0010 (  0.0%)   0.6356 (  0.2%)   0.6356 (  0.2%)  Loop Invariant Code Motion
   0.6278 (  0.2%)   0.0001 (  0.0%)   0.6279 (  0.2%)   0.6279 (  0.2%)  Loop Invariant Code Motion
   0.6250 (  0.2%)   0.0020 (  0.1%)   0.6270 (  0.2%)   0.6270 (  0.2%)  Lower intermediate type generated by HLSGen
   0.6131 (  0.2%)   0.0006 (  0.0%)   0.6137 (  0.2%)   0.6137 (  0.2%)  Global Value Numbering
   0.6017 (  0.2%)   0.0000 (  0.0%)   0.6017 (  0.2%)   0.6019 (  0.2%)  AutoDepPragmaInfer - Auto Dependence Pragma Infer
   0.5683 (  0.2%)   0.0000 (  0.0%)   0.5683 (  0.2%)   0.5683 (  0.2%)  Global Value Numbering
   0.5672 (  0.2%)   0.0001 (  0.0%)   0.5673 (  0.2%)   0.5673 (  0.2%)  Global Value Numbering
   0.5614 (  0.2%)   0.0010 (  0.0%)   0.5624 (  0.2%)   0.5625 (  0.2%)  Global Value Numbering
   0.5619 (  0.2%)   0.0001 (  0.0%)   0.5621 (  0.2%)   0.5620 (  0.2%)  Global Value Numbering
   0.5607 (  0.2%)   0.0002 (  0.0%)   0.5608 (  0.2%)   0.5609 (  0.2%)  Global Value Numbering
   0.5604 (  0.2%)   0.0000 (  0.0%)   0.5604 (  0.2%)   0.5605 (  0.2%)  Global Value Numbering
   0.5589 (  0.2%)   0.0003 (  0.0%)   0.5592 (  0.2%)   0.5592 (  0.2%)  Global Value Numbering
   0.5590 (  0.2%)   0.0002 (  0.0%)   0.5592 (  0.2%)   0.5592 (  0.2%)  Global Value Numbering
   0.5579 (  0.2%)   0.0003 (  0.0%)   0.5582 (  0.2%)   0.5582 (  0.2%)  Global Value Numbering
   0.5468 (  0.2%)   0.0001 (  0.0%)   0.5469 (  0.2%)   0.5470 (  0.2%)  Global Value Numbering
   0.5450 (  0.2%)   0.0010 (  0.0%)   0.5460 (  0.2%)   0.5460 (  0.2%)  Global Value Numbering
   0.5455 (  0.2%)   0.0000 (  0.0%)   0.5455 (  0.2%)   0.5455 (  0.2%)  Global Value Numbering
   0.5434 (  0.2%)   0.0009 (  0.0%)   0.5443 (  0.2%)   0.5443 (  0.2%)  Global Value Numbering
   0.5182 (  0.2%)   0.0016 (  0.1%)   0.5198 (  0.2%)   0.5197 (  0.2%)  Induction Variable Simplification
   0.3986 (  0.1%)   0.0005 (  0.0%)   0.3991 (  0.1%)   0.3991 (  0.1%)  Lower HLS related loops
   0.3162 (  0.1%)   0.0010 (  0.0%)   0.3172 (  0.1%)   0.3174 (  0.1%)  ArrayPartition - Partition Arrays into Banks
   0.2944 (  0.1%)   0.0000 (  0.0%)   0.2944 (  0.1%)   0.2944 (  0.1%)  Dead Store Elimination
   0.2843 (  0.1%)   0.0009 (  0.0%)   0.2852 (  0.1%)   0.2857 (  0.1%)  Detach IR Wrapper
   0.2800 (  0.1%)   0.0000 (  0.0%)   0.2801 (  0.1%)   0.2801 (  0.1%)  Value Propagation
   0.2636 (  0.1%)   0.0001 (  0.0%)   0.2638 (  0.1%)   0.2637 (  0.1%)  Dead Store Elimination
   0.2622 (  0.1%)   0.0000 (  0.0%)   0.2622 (  0.1%)   0.2622 (  0.1%)  Value Propagation
   0.1221 (  0.0%)   0.1380 (  6.9%)   0.2601 (  0.1%)   0.2611 (  0.1%)  Auto automatic array partition analysis
   0.2492 (  0.1%)   0.0000 (  0.0%)   0.2492 (  0.1%)   0.2492 (  0.1%)  Value Propagation
   0.2377 (  0.1%)   0.0006 (  0.0%)   0.2383 (  0.1%)   0.2383 (  0.1%)  Value Propagation
   0.2346 (  0.1%)   0.0010 (  0.0%)   0.2356 (  0.1%)   0.2355 (  0.1%)  Value Propagation
   0.2347 (  0.1%)   0.0000 (  0.0%)   0.2347 (  0.1%)   0.2348 (  0.1%)  Value Propagation
   0.2174 (  0.1%)   0.0107 (  0.5%)   0.2281 (  0.1%)   0.2287 (  0.1%)  Inliner for always_inline functions
   0.2284 (  0.1%)   0.0000 (  0.0%)   0.2285 (  0.1%)   0.2285 (  0.1%)  Value Propagation
   0.2278 (  0.1%)   0.0001 (  0.0%)   0.2279 (  0.1%)   0.2279 (  0.1%)  Value Propagation
   0.2238 (  0.1%)   0.0000 (  0.0%)   0.2238 (  0.1%)   0.2238 (  0.1%)  Value Propagation
   0.2182 (  0.1%)   0.0000 (  0.0%)   0.2182 (  0.1%)   0.2182 (  0.1%)  Combine redundant instructions
   0.2179 (  0.1%)   0.0000 (  0.0%)   0.2179 (  0.1%)   0.2179 (  0.1%)  Synthesis checker
   0.2085 (  0.1%)   0.0000 (  0.0%)   0.2085 (  0.1%)   0.2085 (  0.1%)  Memory Summary
   0.2084 (  0.1%)   0.0000 (  0.0%)   0.2084 (  0.1%)   0.2084 (  0.1%)  Value Propagation
   0.2082 (  0.1%)   0.0000 (  0.0%)   0.2082 (  0.1%)   0.2082 (  0.1%)  Reflow pragma unroll loops
   0.2081 (  0.1%)   0.0000 (  0.0%)   0.2081 (  0.1%)   0.2081 (  0.1%)  Value Propagation
   0.2033 (  0.1%)   0.0000 (  0.0%)   0.2033 (  0.1%)   0.2033 (  0.1%)  Array out of bound check
   0.2032 (  0.1%)   0.0001 (  0.0%)   0.2032 (  0.1%)   0.2032 (  0.1%)  Dead Store Elimination
   0.2030 (  0.1%)   0.0001 (  0.0%)   0.2030 (  0.1%)   0.2030 (  0.1%)  Dead Store Elimination
   0.2028 (  0.1%)   0.0000 (  0.0%)   0.2028 (  0.1%)   0.2027 (  0.1%)  Array out of bound check
   0.2015 (  0.1%)   0.0000 (  0.0%)   0.2015 (  0.1%)   0.2015 (  0.1%)  Value Propagation
   0.1967 (  0.1%)   0.0001 (  0.0%)   0.1968 (  0.1%)   0.1968 (  0.1%)  Dead Store Elimination
   0.1956 (  0.1%)   0.0001 (  0.0%)   0.1956 (  0.1%)   0.1956 (  0.1%)  Dead Store Elimination
   0.1953 (  0.1%)   0.0000 (  0.0%)   0.1953 (  0.1%)   0.1952 (  0.1%)  Value Propagation
   0.1951 (  0.1%)   0.0001 (  0.0%)   0.1952 (  0.1%)   0.1951 (  0.1%)  Dead Store Elimination
   0.1948 (  0.1%)   0.0000 (  0.0%)   0.1948 (  0.1%)   0.1948 (  0.1%)  Dead Store Elimination
   0.1881 (  0.1%)   0.0000 (  0.0%)   0.1881 (  0.1%)   0.1881 (  0.1%)  Early GVN Hoisting of Expressions
   0.1834 (  0.1%)   0.0030 (  0.1%)   0.1864 (  0.1%)   0.1865 (  0.1%)  Bitcode for HLS
   0.1850 (  0.1%)   0.0000 (  0.0%)   0.1850 (  0.1%)   0.1850 (  0.1%)  Memory Summary
   0.1835 (  0.1%)   0.0000 (  0.0%)   0.1835 (  0.1%)   0.1835 (  0.1%)  Loop-Closed SSA Form Pass
   0.1816 (  0.1%)   0.0000 (  0.0%)   0.1816 (  0.1%)   0.1816 (  0.1%)  AccessGroup - Group the memory access for the same object
   0.1810 (  0.1%)   0.0000 (  0.0%)   0.1810 (  0.1%)   0.1810 (  0.1%)  Array out of bound check
   0.1795 (  0.1%)   0.0000 (  0.0%)   0.1796 (  0.1%)   0.1795 (  0.1%)  Simplify the CFG
   0.1788 (  0.1%)   0.0000 (  0.0%)   0.1788 (  0.1%)   0.1788 (  0.1%)  Value Propagation
   0.1773 (  0.1%)   0.0000 (  0.0%)   0.1773 (  0.1%)   0.1774 (  0.1%)  Array out of bound check
   0.1767 (  0.1%)   0.0000 (  0.0%)   0.1767 (  0.1%)   0.1767 (  0.1%)  Array out of bound check
   0.1751 (  0.1%)   0.0005 (  0.0%)   0.1756 (  0.1%)   0.1756 (  0.1%)  AlignMemory - Align memory accesses
   0.1717 (  0.1%)   0.0000 (  0.0%)   0.1717 (  0.1%)   0.1717 (  0.1%)  Loop Invariant Code Motion
   0.1708 (  0.1%)   0.0000 (  0.0%)   0.1708 (  0.1%)   0.1709 (  0.1%)  AlignMemory - Align memory accesses
   0.1618 (  0.1%)   0.0002 (  0.0%)   0.1620 (  0.1%)   0.1621 (  0.1%)  Simplify the CFG
   0.1608 (  0.1%)   0.0001 (  0.0%)   0.1609 (  0.1%)   0.1608 (  0.1%)  Loop Invariant Code Motion
   0.1582 (  0.1%)   0.0000 (  0.0%)   0.1582 (  0.1%)   0.1582 (  0.1%)  AlignMemory - Align memory accesses
   0.1573 (  0.1%)   0.0000 (  0.0%)   0.1573 (  0.1%)   0.1573 (  0.1%)  Promote Memory to Register
   0.1556 (  0.1%)   0.0010 (  0.0%)   0.1566 (  0.1%)   0.1567 (  0.1%)  AlignMemory - Align memory accesses
   0.1550 (  0.1%)   0.0000 (  0.0%)   0.1550 (  0.1%)   0.1550 (  0.1%)  Undecay arrays
   0.1485 (  0.1%)   0.0011 (  0.1%)   0.1496 (  0.1%)   0.1496 (  0.1%)  Induction Variable Simplification
   0.1444 (  0.1%)   0.0015 (  0.1%)   0.1460 (  0.1%)   0.1460 (  0.1%)  Loop Invariant Code Motion
   0.1449 (  0.1%)   0.0001 (  0.0%)   0.1449 (  0.1%)   0.1450 (  0.1%)  Dead Store Elimination
   0.1418 (  0.1%)   0.0000 (  0.0%)   0.1418 (  0.0%)   0.1418 (  0.0%)  Dead Store Elimination
   0.1375 (  0.0%)   0.0000 (  0.0%)   0.1375 (  0.0%)   0.1376 (  0.0%)  Dead Store Elimination
   0.1363 (  0.0%)   0.0010 (  0.0%)   0.1372 (  0.0%)   0.1372 (  0.0%)  Dead Store Elimination
   0.1353 (  0.0%)   0.0000 (  0.0%)   0.1353 (  0.0%)   0.1353 (  0.0%)  Value Propagation
   0.1353 (  0.0%)   0.0000 (  0.0%)   0.1353 (  0.0%)   0.1353 (  0.0%)  Value Propagation
   0.1351 (  0.0%)   0.0001 (  0.0%)   0.1352 (  0.0%)   0.1351 (  0.0%)  Value Propagation
   0.1264 (  0.0%)   0.0000 (  0.0%)   0.1264 (  0.0%)   0.1264 (  0.0%)  Loop-Closed SSA Form Pass
   0.1231 (  0.0%)   0.0001 (  0.0%)   0.1232 (  0.0%)   0.1232 (  0.0%)  Value Propagation
   0.1205 (  0.0%)   0.0006 (  0.0%)   0.1211 (  0.0%)   0.1211 (  0.0%)  Induction Variable Simplification
   0.1210 (  0.0%)   0.0000 (  0.0%)   0.1210 (  0.0%)   0.1210 (  0.0%)  Loop-Closed SSA Form Pass
   0.1180 (  0.0%)   0.0005 (  0.0%)   0.1186 (  0.0%)   0.1190 (  0.0%)  Loop Load Elimination
   0.1187 (  0.0%)   0.0000 (  0.0%)   0.1188 (  0.0%)   0.1188 (  0.0%)  Loop-Closed SSA Form Pass
   0.1132 (  0.0%)   0.0001 (  0.0%)   0.1134 (  0.0%)   0.1133 (  0.0%)  Induction Variable Simplification
   0.1116 (  0.0%)   0.0010 (  0.1%)   0.1126 (  0.0%)   0.1126 (  0.0%)  Reflow pragma unroll loops
   0.1122 (  0.0%)   0.0000 (  0.0%)   0.1122 (  0.0%)   0.1122 (  0.0%)  Reflow pragma unroll loops
   0.1103 (  0.0%)   0.0010 (  0.1%)   0.1113 (  0.0%)   0.1113 (  0.0%)  Simplify the CFG
   0.1088 (  0.0%)   0.0000 (  0.0%)   0.1088 (  0.0%)   0.1088 (  0.0%)  Loop-Closed SSA Form Pass
   0.1075 (  0.0%)   0.0000 (  0.0%)   0.1075 (  0.0%)   0.1075 (  0.0%)  Loop-Closed SSA Form Pass
   0.1056 (  0.0%)   0.0001 (  0.0%)   0.1057 (  0.0%)   0.1057 (  0.0%)  Simplify the CFG
   0.1055 (  0.0%)   0.0000 (  0.0%)   0.1055 (  0.0%)   0.1056 (  0.0%)  Simplify the CFG
   0.1038 (  0.0%)   0.0000 (  0.0%)   0.1038 (  0.0%)   0.1038 (  0.0%)  Simplify the CFG
   0.1012 (  0.0%)   0.0008 (  0.0%)   0.1020 (  0.0%)   0.1019 (  0.0%)  Analyze sequential accesses
   0.1000 (  0.0%)   0.0009 (  0.0%)   0.1009 (  0.0%)   0.1008 (  0.0%)  Induction Variable Simplification
   0.0984 (  0.0%)   0.0000 (  0.0%)   0.0984 (  0.0%)   0.0984 (  0.0%)  Simplify the CFG
   0.0983 (  0.0%)   0.0000 (  0.0%)   0.0983 (  0.0%)   0.0983 (  0.0%)  Simplify the CFG
   0.0974 (  0.0%)   0.0000 (  0.0%)   0.0974 (  0.0%)   0.0974 (  0.0%)  Simplify the CFG
   0.0854 (  0.0%)   0.0030 (  0.1%)   0.0884 (  0.0%)   0.0884 (  0.0%)  Aggressive Dead Code Elimination
   0.0864 (  0.0%)   0.0011 (  0.1%)   0.0875 (  0.0%)   0.0875 (  0.0%)  Aggressive Dead Code Elimination
   0.0856 (  0.0%)   0.0003 (  0.0%)   0.0859 (  0.0%)   0.0859 (  0.0%)  Loop-Closed SSA Form Pass
   0.0857 (  0.0%)   0.0000 (  0.0%)   0.0857 (  0.0%)   0.0857 (  0.0%)  Loop-Closed SSA Form Pass
   0.0815 (  0.0%)   0.0002 (  0.0%)   0.0817 (  0.0%)   0.0817 (  0.0%)  Aggressive Dead Code Elimination
   0.0778 (  0.0%)   0.0000 (  0.0%)   0.0778 (  0.0%)   0.0778 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0770 (  0.0%)   0.0000 (  0.0%)   0.0770 (  0.0%)   0.0770 (  0.0%)  Automatically infer occurrence information
   0.0767 (  0.0%)   0.0000 (  0.0%)   0.0767 (  0.0%)   0.0767 (  0.0%)  Induction Variable Simplification
   0.0747 (  0.0%)   0.0000 (  0.0%)   0.0747 (  0.0%)   0.0747 (  0.0%)  Lower HLS related attributes
   0.0732 (  0.0%)   0.0000 (  0.0%)   0.0732 (  0.0%)   0.0732 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0728 (  0.0%)   0.0000 (  0.0%)   0.0728 (  0.0%)   0.0728 (  0.0%)  AlignMemory - Align memory accesses
   0.0713 (  0.0%)   0.0012 (  0.1%)   0.0725 (  0.0%)   0.0725 (  0.0%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0681 (  0.0%)   0.0000 (  0.0%)   0.0681 (  0.0%)   0.0681 (  0.0%)  AlignMemory - Align memory accesses
   0.0669 (  0.0%)   0.0000 (  0.0%)   0.0669 (  0.0%)   0.0670 (  0.0%)  ReflowCheckPragmaConflicts - check pragma conflicts in reflow
   0.0637 (  0.0%)   0.0000 (  0.0%)   0.0637 (  0.0%)   0.0637 (  0.0%)  AlignMemory - Align memory accesses
   0.0631 (  0.0%)   0.0001 (  0.0%)   0.0632 (  0.0%)   0.0632 (  0.0%)  Simplify the CFG
   0.0631 (  0.0%)   0.0000 (  0.0%)   0.0631 (  0.0%)   0.0631 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0620 (  0.0%)   0.0000 (  0.0%)   0.0620 (  0.0%)   0.0620 (  0.0%)  AlignMemory - Align memory accesses
   0.0618 (  0.0%)   0.0000 (  0.0%)   0.0618 (  0.0%)   0.0618 (  0.0%)  Early GVN Hoisting of Expressions
   0.0615 (  0.0%)   0.0000 (  0.0%)   0.0615 (  0.0%)   0.0615 (  0.0%)  AlignMemory - Align memory accesses
   0.0614 (  0.0%)   0.0000 (  0.0%)   0.0614 (  0.0%)   0.0614 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0554 (  0.0%)   0.0050 (  0.3%)   0.0604 (  0.0%)   0.0604 (  0.0%)  Aggressive Dead Code Elimination
   0.0600 (  0.0%)   0.0000 (  0.0%)   0.0600 (  0.0%)   0.0600 (  0.0%)  Reflow pipeline loop automatically
   0.0592 (  0.0%)   0.0001 (  0.0%)   0.0593 (  0.0%)   0.0592 (  0.0%)  Simplify the CFG
   0.0578 (  0.0%)   0.0001 (  0.0%)   0.0579 (  0.0%)   0.0579 (  0.0%)  Combine redundant instructions
   0.0570 (  0.0%)   0.0005 (  0.0%)   0.0576 (  0.0%)   0.0575 (  0.0%)  Induction Variable Simplification
   0.0570 (  0.0%)   0.0000 (  0.0%)   0.0570 (  0.0%)   0.0570 (  0.0%)  Synthesis checker
   0.0569 (  0.0%)   0.0000 (  0.0%)   0.0569 (  0.0%)   0.0569 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0560 (  0.0%)   0.0000 (  0.0%)   0.0560 (  0.0%)   0.0559 (  0.0%)  Simplify the CFG
   0.0558 (  0.0%)   0.0000 (  0.0%)   0.0558 (  0.0%)   0.0558 (  0.0%)  Simplify the CFG
   0.0550 (  0.0%)   0.0000 (  0.0%)   0.0550 (  0.0%)   0.0550 (  0.0%)  Simplify the CFG
   0.0545 (  0.0%)   0.0002 (  0.0%)   0.0547 (  0.0%)   0.0547 (  0.0%)  Induction Variable Simplification
   0.0542 (  0.0%)   0.0004 (  0.0%)   0.0546 (  0.0%)   0.0546 (  0.0%)  Value Propagation
   0.0543 (  0.0%)   0.0000 (  0.0%)   0.0543 (  0.0%)   0.0543 (  0.0%)  Simplify the CFG
   0.0537 (  0.0%)   0.0000 (  0.0%)   0.0537 (  0.0%)   0.0537 (  0.0%)  do loop unroll according tripcount threshold config
   0.0519 (  0.0%)   0.0001 (  0.0%)   0.0520 (  0.0%)   0.0520 (  0.0%)  Memory SSA
   0.0518 (  0.0%)   0.0001 (  0.0%)   0.0519 (  0.0%)   0.0519 (  0.0%)  Value Propagation
   0.0517 (  0.0%)   0.0001 (  0.0%)   0.0518 (  0.0%)   0.0518 (  0.0%)  Memory SSA
   0.0503 (  0.0%)   0.0001 (  0.0%)   0.0504 (  0.0%)   0.0504 (  0.0%)  Memory SSA
   0.0496 (  0.0%)   0.0000 (  0.0%)   0.0496 (  0.0%)   0.0495 (  0.0%)  Simplify the CFG
   0.0494 (  0.0%)   0.0000 (  0.0%)   0.0494 (  0.0%)   0.0494 (  0.0%)  Early GVN Hoisting of Expressions
   0.0479 (  0.0%)   0.0013 (  0.1%)   0.0492 (  0.0%)   0.0492 (  0.0%)  Value Propagation
   0.0477 (  0.0%)   0.0011 (  0.1%)   0.0488 (  0.0%)   0.0488 (  0.0%)  Memory SSA
   0.0486 (  0.0%)   0.0000 (  0.0%)   0.0487 (  0.0%)   0.0487 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0467 (  0.0%)   0.0020 (  0.1%)   0.0487 (  0.0%)   0.0487 (  0.0%)  Deduce function attributes
   0.0462 (  0.0%)   0.0000 (  0.0%)   0.0462 (  0.0%)   0.0462 (  0.0%)  Early GVN Hoisting of Expressions
   0.0454 (  0.0%)   0.0006 (  0.0%)   0.0460 (  0.0%)   0.0460 (  0.0%)  Early GVN Hoisting of Expressions
   0.0456 (  0.0%)   0.0003 (  0.0%)   0.0459 (  0.0%)   0.0459 (  0.0%)  Aggressive Dead Code Elimination
   0.0451 (  0.0%)   0.0002 (  0.0%)   0.0453 (  0.0%)   0.0453 (  0.0%)  Early GVN Hoisting of Expressions
   0.0448 (  0.0%)   0.0003 (  0.0%)   0.0451 (  0.0%)   0.0451 (  0.0%)  Early GVN Hoisting of Expressions
   0.0449 (  0.0%)   0.0000 (  0.0%)   0.0449 (  0.0%)   0.0448 (  0.0%)  Array out of bound check
   0.0438 (  0.0%)   0.0001 (  0.0%)   0.0440 (  0.0%)   0.0440 (  0.0%)  Aggressive Dead Code Elimination
   0.0438 (  0.0%)   0.0000 (  0.0%)   0.0438 (  0.0%)   0.0438 (  0.0%)  Array out of bound check
   0.0429 (  0.0%)   0.0005 (  0.0%)   0.0434 (  0.0%)   0.0434 (  0.0%)  Memory SSA
   0.0415 (  0.0%)   0.0008 (  0.0%)   0.0423 (  0.0%)   0.0423 (  0.0%)  Memory SSA
   0.0422 (  0.0%)   0.0000 (  0.0%)   0.0422 (  0.0%)   0.0422 (  0.0%)  Aggressive Dead Code Elimination
   0.0420 (  0.0%)   0.0000 (  0.0%)   0.0420 (  0.0%)   0.0420 (  0.0%)  Jump Threading
   0.0417 (  0.0%)   0.0000 (  0.0%)   0.0417 (  0.0%)   0.0417 (  0.0%)  Aggressive Dead Code Elimination
   0.0403 (  0.0%)   0.0001 (  0.0%)   0.0405 (  0.0%)   0.0405 (  0.0%)  Aggressive Dead Code Elimination
   0.0404 (  0.0%)   0.0000 (  0.0%)   0.0404 (  0.0%)   0.0404 (  0.0%)  Aggressive Dead Code Elimination
   0.0403 (  0.0%)   0.0001 (  0.0%)   0.0404 (  0.0%)   0.0404 (  0.0%)  Simple constant propagation
   0.0384 (  0.0%)   0.0020 (  0.1%)   0.0403 (  0.0%)   0.0403 (  0.0%)  Collect complexity metrics for FE reflow
   0.0401 (  0.0%)   0.0000 (  0.0%)   0.0402 (  0.0%)   0.0401 (  0.0%)  Aggressive Dead Code Elimination
   0.0398 (  0.0%)   0.0000 (  0.0%)   0.0398 (  0.0%)   0.0398 (  0.0%)   automatic function inline driven by performance to break up circuit dependence
   0.0393 (  0.0%)   0.0000 (  0.0%)   0.0394 (  0.0%)   0.0394 (  0.0%)  Aggressive Dead Code Elimination
   0.0391 (  0.0%)   0.0003 (  0.0%)   0.0393 (  0.0%)   0.0393 (  0.0%)  Aggressive Dead Code Elimination
   0.0390 (  0.0%)   0.0004 (  0.0%)   0.0393 (  0.0%)   0.0393 (  0.0%)  Aggressive Dead Code Elimination
   0.0389 (  0.0%)   0.0000 (  0.0%)   0.0390 (  0.0%)   0.0389 (  0.0%)  Aggressive Dead Code Elimination
   0.0389 (  0.0%)   0.0000 (  0.0%)   0.0389 (  0.0%)   0.0389 (  0.0%)  Aggressive Dead Code Elimination
   0.0387 (  0.0%)   0.0000 (  0.0%)   0.0387 (  0.0%)   0.0387 (  0.0%)  Aggressive Dead Code Elimination
   0.0374 (  0.0%)   0.0010 (  0.1%)   0.0384 (  0.0%)   0.0384 (  0.0%)  Early GVN Hoisting of Expressions
   0.0383 (  0.0%)   0.0000 (  0.0%)   0.0383 (  0.0%)   0.0383 (  0.0%)  Aggressive Dead Code Elimination
   0.0379 (  0.0%)   0.0000 (  0.0%)   0.0379 (  0.0%)   0.0379 (  0.0%)  Aggressive Dead Code Elimination
   0.0376 (  0.0%)   0.0000 (  0.0%)   0.0376 (  0.0%)   0.0376 (  0.0%)  Dead Global Elimination
   0.0374 (  0.0%)   0.0000 (  0.0%)   0.0374 (  0.0%)   0.0374 (  0.0%)  Loop-Closed SSA Form Pass
   0.0371 (  0.0%)   0.0000 (  0.0%)   0.0371 (  0.0%)   0.0371 (  0.0%)  Aggressive Dead Code Elimination
   0.0362 (  0.0%)   0.0009 (  0.0%)   0.0371 (  0.0%)   0.0371 (  0.0%)  Global Variable Optimizer
   0.0370 (  0.0%)   0.0000 (  0.0%)   0.0370 (  0.0%)   0.0370 (  0.0%)  Aggressive Dead Code Elimination
   0.0367 (  0.0%)   0.0003 (  0.0%)   0.0370 (  0.0%)   0.0370 (  0.0%)  Merge accesses in the same region
   0.0367 (  0.0%)   0.0000 (  0.0%)   0.0367 (  0.0%)   0.0367 (  0.0%)  Aggressive Dead Code Elimination
   0.0365 (  0.0%)   0.0001 (  0.0%)   0.0365 (  0.0%)   0.0365 (  0.0%)  Aggressive Dead Code Elimination
   0.0354 (  0.0%)   0.0000 (  0.0%)   0.0355 (  0.0%)   0.0355 (  0.0%)  Aggressive Dead Code Elimination
   0.0346 (  0.0%)   0.0002 (  0.0%)   0.0348 (  0.0%)   0.0348 (  0.0%)  Aggressive Dead Code Elimination
   0.0346 (  0.0%)   0.0001 (  0.0%)   0.0347 (  0.0%)   0.0347 (  0.0%)  Aggressive Dead Code Elimination
   0.0345 (  0.0%)   0.0001 (  0.0%)   0.0346 (  0.0%)   0.0346 (  0.0%)  Combine redundant instructions
   0.0342 (  0.0%)   0.0000 (  0.0%)   0.0342 (  0.0%)   0.0342 (  0.0%)  Merge accesses in the same region
   0.0342 (  0.0%)   0.0000 (  0.0%)   0.0342 (  0.0%)   0.0342 (  0.0%)  Combine redundant instructions
   0.0342 (  0.0%)   0.0000 (  0.0%)   0.0342 (  0.0%)   0.0342 (  0.0%)  Aggressive Dead Code Elimination
   0.0341 (  0.0%)   0.0000 (  0.0%)   0.0341 (  0.0%)   0.0341 (  0.0%)  Aggressive Dead Code Elimination
   0.0339 (  0.0%)   0.0000 (  0.0%)   0.0339 (  0.0%)   0.0339 (  0.0%)  Aggressive Dead Code Elimination
   0.0338 (  0.0%)   0.0000 (  0.0%)   0.0338 (  0.0%)   0.0338 (  0.0%)  Aggressive Dead Code Elimination
   0.0328 (  0.0%)   0.0000 (  0.0%)   0.0328 (  0.0%)   0.0328 (  0.0%)  Combine redundant instructions
   0.0326 (  0.0%)   0.0002 (  0.0%)   0.0327 (  0.0%)   0.0327 (  0.0%)  Combine redundant instructions
   0.0317 (  0.0%)   0.0010 (  0.0%)   0.0327 (  0.0%)   0.0327 (  0.0%)  Aggressive Dead Code Elimination
   0.0324 (  0.0%)   0.0000 (  0.0%)   0.0324 (  0.0%)   0.0324 (  0.0%)  Aggressive Dead Code Elimination
   0.0323 (  0.0%)   0.0001 (  0.0%)   0.0324 (  0.0%)   0.0324 (  0.0%)  Combine redundant instructions
   0.0317 (  0.0%)   0.0007 (  0.0%)   0.0324 (  0.0%)   0.0324 (  0.0%)  Combine redundant instructions
   0.0324 (  0.0%)   0.0000 (  0.0%)   0.0324 (  0.0%)   0.0324 (  0.0%)  Aggressive Dead Code Elimination
   0.0323 (  0.0%)   0.0000 (  0.0%)   0.0323 (  0.0%)   0.0323 (  0.0%)  Combine redundant instructions
   0.0321 (  0.0%)   0.0000 (  0.0%)   0.0321 (  0.0%)   0.0321 (  0.0%)  Memory SSA
   0.0319 (  0.0%)   0.0000 (  0.0%)   0.0320 (  0.0%)   0.0320 (  0.0%)  Simplify the CFG
   0.0318 (  0.0%)   0.0000 (  0.0%)   0.0318 (  0.0%)   0.0318 (  0.0%)  Aggressive Dead Code Elimination
   0.0311 (  0.0%)   0.0001 (  0.0%)   0.0312 (  0.0%)   0.0312 (  0.0%)  Combine redundant instructions
   0.0301 (  0.0%)   0.0010 (  0.1%)   0.0311 (  0.0%)   0.0311 (  0.0%)  Combine redundant instructions
   0.0311 (  0.0%)   0.0000 (  0.0%)   0.0311 (  0.0%)   0.0311 (  0.0%)  Merge accesses in the same region
   0.0310 (  0.0%)   0.0000 (  0.0%)   0.0310 (  0.0%)   0.0311 (  0.0%)  Combine redundant instructions
   0.0301 (  0.0%)   0.0000 (  0.0%)   0.0302 (  0.0%)   0.0302 (  0.0%)  Remove redundant instructions
   0.0280 (  0.0%)   0.0020 (  0.1%)   0.0300 (  0.0%)   0.0300 (  0.0%)  Automatic inliner in reflow
   0.0300 (  0.0%)   0.0000 (  0.0%)   0.0300 (  0.0%)   0.0300 (  0.0%)  Memory SSA
   0.0298 (  0.0%)   0.0000 (  0.0%)   0.0298 (  0.0%)   0.0298 (  0.0%)  Optimize multiple instructions
   0.0296 (  0.0%)   0.0000 (  0.0%)   0.0296 (  0.0%)   0.0296 (  0.0%)  Combine redundant instructions
   0.0293 (  0.0%)   0.0003 (  0.0%)   0.0296 (  0.0%)   0.0296 (  0.0%)  Loop-Closed SSA Form Pass
   0.0294 (  0.0%)   0.0000 (  0.0%)   0.0294 (  0.0%)   0.0294 (  0.0%)  Loop-Closed SSA Form Pass
   0.0292 (  0.0%)   0.0000 (  0.0%)   0.0292 (  0.0%)   0.0292 (  0.0%)  Memory Summary
   0.0292 (  0.0%)   0.0000 (  0.0%)   0.0292 (  0.0%)   0.0291 (  0.0%)  Combine redundant instructions
   0.0290 (  0.0%)   0.0000 (  0.0%)   0.0290 (  0.0%)   0.0290 (  0.0%)  Eliminate dead debug information intrinsic
   0.0290 (  0.0%)   0.0000 (  0.0%)   0.0290 (  0.0%)   0.0290 (  0.0%)  Combine redundant instructions
   0.0290 (  0.0%)   0.0000 (  0.0%)   0.0290 (  0.0%)   0.0290 (  0.0%)  Optimize multiple instructions
   0.0288 (  0.0%)   0.0000 (  0.0%)   0.0288 (  0.0%)   0.0288 (  0.0%)  Optimize multiple instructions
   0.0286 (  0.0%)   0.0000 (  0.0%)   0.0286 (  0.0%)   0.0286 (  0.0%)  Memory Summary
   0.0284 (  0.0%)   0.0000 (  0.0%)   0.0284 (  0.0%)   0.0284 (  0.0%)  Optimize multiple instructions
   0.0275 (  0.0%)   0.0007 (  0.0%)   0.0281 (  0.0%)   0.0281 (  0.0%)  Combine redundant instructions
   0.0279 (  0.0%)   0.0000 (  0.0%)   0.0279 (  0.0%)   0.0279 (  0.0%)  Optimize multiple instructions
   0.0273 (  0.0%)   0.0006 (  0.0%)   0.0279 (  0.0%)   0.0279 (  0.0%)  Combine redundant instructions
   0.0278 (  0.0%)   0.0001 (  0.0%)   0.0278 (  0.0%)   0.0278 (  0.0%)  Optimize multiple instructions
   0.0273 (  0.0%)   0.0005 (  0.0%)   0.0278 (  0.0%)   0.0278 (  0.0%)  Optimize multiple instructions
   0.0276 (  0.0%)   0.0000 (  0.0%)   0.0276 (  0.0%)   0.0276 (  0.0%)  Loop-Closed SSA Form Pass
   0.0271 (  0.0%)   0.0000 (  0.0%)   0.0271 (  0.0%)   0.0271 (  0.0%)  Optimize multiple instructions
   0.0269 (  0.0%)   0.0000 (  0.0%)   0.0269 (  0.0%)   0.0269 (  0.0%)  Combine redundant instructions
   0.0267 (  0.0%)   0.0000 (  0.0%)   0.0267 (  0.0%)   0.0267 (  0.0%)  Optimize multiple instructions
   0.0266 (  0.0%)   0.0000 (  0.0%)   0.0266 (  0.0%)   0.0266 (  0.0%)  Combine redundant instructions
   0.0257 (  0.0%)   0.0008 (  0.0%)   0.0265 (  0.0%)   0.0265 (  0.0%)  Combine redundant instructions
   0.0264 (  0.0%)   0.0000 (  0.0%)   0.0264 (  0.0%)   0.0264 (  0.0%)  Combine redundant instructions
   0.0264 (  0.0%)   0.0000 (  0.0%)   0.0264 (  0.0%)   0.0264 (  0.0%)  Loop-Closed SSA Form Pass
   0.0261 (  0.0%)   0.0002 (  0.0%)   0.0263 (  0.0%)   0.0263 (  0.0%)  Memory SSA
   0.0260 (  0.0%)   0.0000 (  0.0%)   0.0260 (  0.0%)   0.0260 (  0.0%)  Optimize multiple instructions
   0.0258 (  0.0%)   0.0001 (  0.0%)   0.0259 (  0.0%)   0.0259 (  0.0%)  Early GVN Hoisting of Expressions
   0.0257 (  0.0%)   0.0001 (  0.0%)   0.0258 (  0.0%)   0.0258 (  0.0%)  Loop-Closed SSA Form Pass
   0.0257 (  0.0%)   0.0000 (  0.0%)   0.0257 (  0.0%)   0.0257 (  0.0%)  Optimize multiple instructions
   0.0256 (  0.0%)   0.0000 (  0.0%)   0.0257 (  0.0%)   0.0256 (  0.0%)  Optimize multiple instructions
   0.0256 (  0.0%)   0.0000 (  0.0%)   0.0256 (  0.0%)   0.0256 (  0.0%)  Optimize multiple instructions
   0.0256 (  0.0%)   0.0000 (  0.0%)   0.0256 (  0.0%)   0.0255 (  0.0%)  Combine redundant instructions
   0.0210 (  0.0%)   0.0037 (  0.2%)   0.0246 (  0.0%)   0.0255 (  0.0%)  Combine redundant instructions
   0.0255 (  0.0%)   0.0000 (  0.0%)   0.0255 (  0.0%)   0.0255 (  0.0%)  Loop-Closed SSA Form Pass
   0.0255 (  0.0%)   0.0000 (  0.0%)   0.0255 (  0.0%)   0.0255 (  0.0%)  Memory SSA
   0.0254 (  0.0%)   0.0000 (  0.0%)   0.0254 (  0.0%)   0.0254 (  0.0%)  Optimize multiple instructions
   0.0254 (  0.0%)   0.0000 (  0.0%)   0.0254 (  0.0%)   0.0254 (  0.0%)  Collect complexity metrics for FE reflow
   0.0252 (  0.0%)   0.0000 (  0.0%)   0.0253 (  0.0%)   0.0253 (  0.0%)  Optimize multiple instructions
   0.0250 (  0.0%)   0.0000 (  0.0%)   0.0250 (  0.0%)   0.0251 (  0.0%)  Memory SSA
   0.0250 (  0.0%)   0.0000 (  0.0%)   0.0250 (  0.0%)   0.0250 (  0.0%)  Remove redundant instructions
   0.0234 (  0.0%)   0.0013 (  0.1%)   0.0247 (  0.0%)   0.0247 (  0.0%)  Optimize multiple instructions
   0.0243 (  0.0%)   0.0000 (  0.0%)   0.0243 (  0.0%)   0.0243 (  0.0%)  Optimize multiple instructions
   0.0241 (  0.0%)   0.0001 (  0.0%)   0.0242 (  0.0%)   0.0242 (  0.0%)  Optimize multiple instructions
   0.0240 (  0.0%)   0.0000 (  0.0%)   0.0240 (  0.0%)   0.0240 (  0.0%)  Memory SSA
   0.0240 (  0.0%)   0.0000 (  0.0%)   0.0240 (  0.0%)   0.0240 (  0.0%)  Memory SSA
   0.0193 (  0.0%)   0.0047 (  0.2%)   0.0240 (  0.0%)   0.0240 (  0.0%)  Produce message if basic block has too many instructions
   0.0238 (  0.0%)   0.0000 (  0.0%)   0.0238 (  0.0%)   0.0238 (  0.0%)  Optimize multiple instructions
   0.0235 (  0.0%)   0.0002 (  0.0%)   0.0237 (  0.0%)   0.0237 (  0.0%)  Memory SSA
   0.0237 (  0.0%)   0.0000 (  0.0%)   0.0237 (  0.0%)   0.0237 (  0.0%)  Combine redundant instructions
   0.0235 (  0.0%)   0.0000 (  0.0%)   0.0235 (  0.0%)   0.0235 (  0.0%)  Optimize multiple instructions
   0.0232 (  0.0%)   0.0001 (  0.0%)   0.0233 (  0.0%)   0.0233 (  0.0%)  Memory SSA
   0.0227 (  0.0%)   0.0002 (  0.0%)   0.0229 (  0.0%)   0.0229 (  0.0%)  Memory SSA
   0.0198 (  0.0%)   0.0030 (  0.2%)   0.0229 (  0.0%)   0.0229 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0228 (  0.0%)   0.0000 (  0.0%)   0.0228 (  0.0%)   0.0228 (  0.0%)  Memory SSA
   0.0228 (  0.0%)   0.0000 (  0.0%)   0.0228 (  0.0%)   0.0228 (  0.0%)  Memory SSA
   0.0227 (  0.0%)   0.0001 (  0.0%)   0.0227 (  0.0%)   0.0227 (  0.0%)  Early GVN Hoisting of Expressions
   0.0226 (  0.0%)   0.0000 (  0.0%)   0.0226 (  0.0%)   0.0226 (  0.0%)  Combine redundant instructions
   0.0223 (  0.0%)   0.0000 (  0.0%)   0.0223 (  0.0%)   0.0223 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0223 (  0.0%)   0.0000 (  0.0%)   0.0223 (  0.0%)   0.0223 (  0.0%)  Memory SSA
   0.0218 (  0.0%)   0.0000 (  0.0%)   0.0218 (  0.0%)   0.0218 (  0.0%)  Dead Store Elimination
   0.0215 (  0.0%)   0.0000 (  0.0%)   0.0215 (  0.0%)   0.0215 (  0.0%)  Optimize multiple instructions
   0.0213 (  0.0%)   0.0000 (  0.0%)   0.0213 (  0.0%)   0.0213 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0210 (  0.0%)   0.0000 (  0.0%)   0.0210 (  0.0%)   0.0210 (  0.0%)  Memory SSA
   0.0210 (  0.0%)   0.0000 (  0.0%)   0.0210 (  0.0%)   0.0210 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0207 (  0.0%)   0.0001 (  0.0%)   0.0208 (  0.0%)   0.0208 (  0.0%)  Dead Store Elimination
   0.0207 (  0.0%)   0.0001 (  0.0%)   0.0208 (  0.0%)   0.0208 (  0.0%)  Dead Store Elimination
   0.0205 (  0.0%)   0.0000 (  0.0%)   0.0205 (  0.0%)   0.0205 (  0.0%)  Aggressive Dead Code Elimination
   0.0175 (  0.0%)   0.0030 (  0.1%)   0.0204 (  0.0%)   0.0204 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0200 (  0.0%)   0.0001 (  0.0%)   0.0201 (  0.0%)   0.0201 (  0.0%)  Dead Store Elimination
   0.0201 (  0.0%)   0.0000 (  0.0%)   0.0201 (  0.0%)   0.0201 (  0.0%)  Dead Store Elimination
   0.0170 (  0.0%)   0.0029 (  0.1%)   0.0199 (  0.0%)   0.0201 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0197 (  0.0%)   0.0000 (  0.0%)   0.0197 (  0.0%)   0.0197 (  0.0%)  Dead Store Elimination
   0.0197 (  0.0%)   0.0000 (  0.0%)   0.0197 (  0.0%)   0.0196 (  0.0%)  Dead Store Elimination
   0.0186 (  0.0%)   0.0010 (  0.0%)   0.0196 (  0.0%)   0.0196 (  0.0%)  Reflow pragma unroll loops
   0.0195 (  0.0%)   0.0001 (  0.0%)   0.0196 (  0.0%)   0.0196 (  0.0%)  Simple constant propagation
   0.0186 (  0.0%)   0.0010 (  0.0%)   0.0196 (  0.0%)   0.0195 (  0.0%)  Dead Store Elimination
   0.0194 (  0.0%)   0.0001 (  0.0%)   0.0195 (  0.0%)   0.0195 (  0.0%)  Normalize condition on switch-cases and muxes
   0.0191 (  0.0%)   0.0000 (  0.0%)   0.0192 (  0.0%)   0.0191 (  0.0%)  Dead Store Elimination
   0.0183 (  0.0%)   0.0000 (  0.0%)   0.0183 (  0.0%)   0.0190 (  0.0%)  Automatic data reuse optimization
   0.0176 (  0.0%)   0.0014 (  0.1%)   0.0190 (  0.0%)   0.0190 (  0.0%)  Recursively inline barriers caller to kernel
   0.0186 (  0.0%)   0.0000 (  0.0%)   0.0186 (  0.0%)   0.0186 (  0.0%)  SROA
   0.0186 (  0.0%)   0.0000 (  0.0%)   0.0186 (  0.0%)   0.0186 (  0.0%)  Dead Store Elimination
   0.0182 (  0.0%)   0.0000 (  0.0%)   0.0182 (  0.0%)   0.0182 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0182 (  0.0%)   0.0000 (  0.0%)   0.0182 (  0.0%)   0.0182 (  0.0%)  Dead Store Elimination
   0.0182 (  0.0%)   0.0000 (  0.0%)   0.0182 (  0.0%)   0.0182 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0179 (  0.0%)   0.0001 (  0.0%)   0.0181 (  0.0%)   0.0180 (  0.0%)  Aggressive Dead Code Elimination
   0.0176 (  0.0%)   0.0000 (  0.0%)   0.0176 (  0.0%)   0.0178 (  0.0%)  Object Decomposition
   0.0175 (  0.0%)   0.0000 (  0.0%)   0.0175 (  0.0%)   0.0175 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0171 (  0.0%)   0.0002 (  0.0%)   0.0173 (  0.0%)   0.0173 (  0.0%)  Aggressive Dead Code Elimination
   0.0173 (  0.0%)   0.0000 (  0.0%)   0.0173 (  0.0%)   0.0173 (  0.0%)  Aggressive Dead Code Elimination
   0.0171 (  0.0%)   0.0000 (  0.0%)   0.0171 (  0.0%)   0.0170 (  0.0%)  Array abnormal access check
   0.0170 (  0.0%)   0.0000 (  0.0%)   0.0170 (  0.0%)   0.0170 (  0.0%)  Array abnormal access check
   0.0166 (  0.0%)   0.0004 (  0.0%)   0.0170 (  0.0%)   0.0170 (  0.0%)  Dead Store Elimination
   0.0169 (  0.0%)   0.0000 (  0.0%)   0.0169 (  0.0%)   0.0169 (  0.0%)  Dead Store Elimination
   0.0166 (  0.0%)   0.0000 (  0.0%)   0.0166 (  0.0%)   0.0166 (  0.0%)  Array abnormal access check
   0.0156 (  0.0%)   0.0010 (  0.0%)   0.0166 (  0.0%)   0.0166 (  0.0%)  Collect complexity metrics for FE reflow
   0.0164 (  0.0%)   0.0000 (  0.0%)   0.0165 (  0.0%)   0.0165 (  0.0%)  Simplify the CFG
   0.0164 (  0.0%)   0.0000 (  0.0%)   0.0164 (  0.0%)   0.0164 (  0.0%)  Aggressive Dead Code Elimination
   0.0163 (  0.0%)   0.0001 (  0.0%)   0.0163 (  0.0%)   0.0163 (  0.0%)  Dead Store Elimination
   0.0162 (  0.0%)   0.0000 (  0.0%)   0.0162 (  0.0%)   0.0162 (  0.0%)  Dead Store Elimination
   0.0154 (  0.0%)   0.0008 (  0.0%)   0.0162 (  0.0%)   0.0161 (  0.0%)  Aggressive Dead Code Elimination
   0.0160 (  0.0%)   0.0000 (  0.0%)   0.0160 (  0.0%)   0.0160 (  0.0%)  Remove unreachable basic blocks under switch
   0.0159 (  0.0%)   0.0000 (  0.0%)   0.0159 (  0.0%)   0.0160 (  0.0%)  Remove unreachable basic blocks under switch
   0.0111 (  0.0%)   0.0047 (  0.2%)   0.0158 (  0.0%)   0.0158 (  0.0%)  Function Alias Analysis Results
   0.0157 (  0.0%)   0.0000 (  0.0%)   0.0157 (  0.0%)   0.0157 (  0.0%)  Array abnormal access check
   0.0157 (  0.0%)   0.0000 (  0.0%)   0.0157 (  0.0%)   0.0157 (  0.0%)  Array abnormal access check
   0.0157 (  0.0%)   0.0000 (  0.0%)   0.0157 (  0.0%)   0.0157 (  0.0%)  Dead Store Elimination
   0.0156 (  0.0%)   0.0000 (  0.0%)   0.0156 (  0.0%)   0.0156 (  0.0%)  Dead Store Elimination
   0.0102 (  0.0%)   0.0052 (  0.3%)   0.0154 (  0.0%)   0.0154 (  0.0%)  Function Alias Analysis Results
   0.0153 (  0.0%)   0.0000 (  0.0%)   0.0153 (  0.0%)   0.0153 (  0.0%)  Structure stription
   0.0150 (  0.0%)   0.0001 (  0.0%)   0.0152 (  0.0%)   0.0152 (  0.0%)  Aggressive Dead Code Elimination
   0.0149 (  0.0%)   0.0000 (  0.0%)   0.0149 (  0.0%)   0.0149 (  0.0%)  Remove redundant instructions
   0.0143 (  0.0%)   0.0000 (  0.0%)   0.0143 (  0.0%)   0.0148 (  0.0%)  Generate IR Wrapper
   0.0144 (  0.0%)   0.0000 (  0.0%)   0.0144 (  0.0%)   0.0144 (  0.0%)  Global Variable Optimizer
   0.0143 (  0.0%)   0.0000 (  0.0%)   0.0143 (  0.0%)   0.0143 (  0.0%)  Collect complexity metrics for FE reflow
   0.0142 (  0.0%)   0.0001 (  0.0%)   0.0143 (  0.0%)   0.0143 (  0.0%)  Normalize condition on switch-cases and muxes
   0.0139 (  0.0%)   0.0002 (  0.0%)   0.0141 (  0.0%)   0.0141 (  0.0%)  Canonicalize natural loops
   0.0140 (  0.0%)   0.0000 (  0.0%)   0.0140 (  0.0%)   0.0140 (  0.0%)  Canonicalize natural loops
   0.0139 (  0.0%)   0.0000 (  0.0%)   0.0139 (  0.0%)   0.0139 (  0.0%)  Infer PPPO for array-to-streams
   0.0129 (  0.0%)   0.0010 (  0.1%)   0.0139 (  0.0%)   0.0139 (  0.0%)  Remove redundant instructions
   0.0139 (  0.0%)   0.0000 (  0.0%)   0.0139 (  0.0%)   0.0139 (  0.0%)  Collect complexity metrics for FE reflow
   0.0138 (  0.0%)   0.0000 (  0.0%)   0.0138 (  0.0%)   0.0137 (  0.0%)  Collect complexity metrics for FE reflow
   0.0137 (  0.0%)   0.0000 (  0.0%)   0.0137 (  0.0%)   0.0137 (  0.0%)  Aggressive Dead Code Elimination
   0.0136 (  0.0%)   0.0000 (  0.0%)   0.0137 (  0.0%)   0.0136 (  0.0%)  Optimize multiple instructions
   0.0134 (  0.0%)   0.0002 (  0.0%)   0.0136 (  0.0%)   0.0136 (  0.0%)  Remove redundant instructions
   0.0134 (  0.0%)   0.0001 (  0.0%)   0.0134 (  0.0%)   0.0134 (  0.0%)  Remove redundant instructions
   0.0133 (  0.0%)   0.0000 (  0.0%)   0.0134 (  0.0%)   0.0134 (  0.0%)  Loop-Closed SSA Form Pass
   0.0131 (  0.0%)   0.0002 (  0.0%)   0.0134 (  0.0%)   0.0134 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0132 (  0.0%)   0.0001 (  0.0%)   0.0133 (  0.0%)   0.0133 (  0.0%)  Aggressive Dead Code Elimination
   0.0133 (  0.0%)   0.0000 (  0.0%)   0.0133 (  0.0%)   0.0133 (  0.0%)  Evaluate _ssdm_string2bits
   0.0127 (  0.0%)   0.0005 (  0.0%)   0.0133 (  0.0%)   0.0133 (  0.0%)  Dominator Tree Construction
   0.0132 (  0.0%)   0.0000 (  0.0%)   0.0132 (  0.0%)   0.0132 (  0.0%)  Collect complexity metrics for FE reflow
   0.0132 (  0.0%)   0.0000 (  0.0%)   0.0132 (  0.0%)   0.0132 (  0.0%)  Collect complexity metrics for FE reflow
   0.0122 (  0.0%)   0.0009 (  0.0%)   0.0132 (  0.0%)   0.0132 (  0.0%)  Interleave memory accesses
   0.0131 (  0.0%)   0.0000 (  0.0%)   0.0131 (  0.0%)   0.0131 (  0.0%)  Remove redundant instructions
   0.0130 (  0.0%)   0.0000 (  0.0%)   0.0130 (  0.0%)   0.0130 (  0.0%)  Collect complexity metrics for FE reflow
   0.0130 (  0.0%)   0.0000 (  0.0%)   0.0130 (  0.0%)   0.0130 (  0.0%)  Infer PPPO for array-to-streams
   0.0130 (  0.0%)   0.0000 (  0.0%)   0.0130 (  0.0%)   0.0130 (  0.0%)  Remove redundant instructions
   0.0129 (  0.0%)   0.0000 (  0.0%)   0.0129 (  0.0%)   0.0129 (  0.0%)  Remove redundant instructions
   0.0128 (  0.0%)   0.0001 (  0.0%)   0.0129 (  0.0%)   0.0129 (  0.0%)  Remove redundant instructions
   0.0125 (  0.0%)   0.0004 (  0.0%)   0.0129 (  0.0%)   0.0129 (  0.0%)  Dead Argument Elimination
   0.0127 (  0.0%)   0.0001 (  0.0%)   0.0128 (  0.0%)   0.0128 (  0.0%)  Combine redundant instructions
   0.0128 (  0.0%)   0.0000 (  0.0%)   0.0128 (  0.0%)   0.0128 (  0.0%)  CallGraph Construction
   0.0127 (  0.0%)   0.0000 (  0.0%)   0.0127 (  0.0%)   0.0127 (  0.0%)  Infer PPPO for array-to-streams
   0.0126 (  0.0%)   0.0001 (  0.0%)   0.0127 (  0.0%)   0.0127 (  0.0%)  Remove redundant instructions
   0.0126 (  0.0%)   0.0001 (  0.0%)   0.0127 (  0.0%)   0.0127 (  0.0%)  Aggressive Dead Code Elimination
   0.0126 (  0.0%)   0.0001 (  0.0%)   0.0127 (  0.0%)   0.0127 (  0.0%)  Aggressive Dead Code Elimination
   0.0127 (  0.0%)   0.0000 (  0.0%)   0.0127 (  0.0%)   0.0126 (  0.0%)  Collect complexity metrics for FE reflow
   0.0124 (  0.0%)   0.0001 (  0.0%)   0.0126 (  0.0%)   0.0126 (  0.0%)  Remove redundant instructions
   0.0125 (  0.0%)   0.0001 (  0.0%)   0.0126 (  0.0%)   0.0126 (  0.0%)  Remove redundant instructions
   0.0126 (  0.0%)   0.0000 (  0.0%)   0.0126 (  0.0%)   0.0125 (  0.0%)  Remove redundant instructions
   0.0125 (  0.0%)   0.0000 (  0.0%)   0.0125 (  0.0%)   0.0125 (  0.0%)  Remove redundant instructions
   0.0125 (  0.0%)   0.0000 (  0.0%)   0.0125 (  0.0%)   0.0125 (  0.0%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0125 (  0.0%)   0.0000 (  0.0%)   0.0125 (  0.0%)   0.0124 (  0.0%)  Remove redundant instructions
   0.0124 (  0.0%)   0.0000 (  0.0%)   0.0124 (  0.0%)   0.0124 (  0.0%)  Eliminate dead debug information intrinsic
   0.0118 (  0.0%)   0.0007 (  0.0%)   0.0124 (  0.0%)   0.0124 (  0.0%)  MemSSAOpt - Memory SSA based optimizations
   0.0124 (  0.0%)   0.0000 (  0.0%)   0.0124 (  0.0%)   0.0124 (  0.0%)  Eliminate dead debug information intrinsic
   0.0123 (  0.0%)   0.0000 (  0.0%)   0.0123 (  0.0%)   0.0123 (  0.0%)  Eliminate dead debug information intrinsic
   0.0123 (  0.0%)   0.0000 (  0.0%)   0.0123 (  0.0%)   0.0123 (  0.0%)  Eliminate dead debug information intrinsic
   0.0122 (  0.0%)   0.0001 (  0.0%)   0.0123 (  0.0%)   0.0123 (  0.0%)  Aggressive Dead Code Elimination
   0.0122 (  0.0%)   0.0001 (  0.0%)   0.0122 (  0.0%)   0.0122 (  0.0%)  Aggressive Dead Code Elimination
   0.0122 (  0.0%)   0.0000 (  0.0%)   0.0122 (  0.0%)   0.0122 (  0.0%)  Remove unreachable basic blocks under switch
   0.0121 (  0.0%)   0.0001 (  0.0%)   0.0122 (  0.0%)   0.0122 (  0.0%)  Combine redundant instructions
   0.0110 (  0.0%)   0.0013 (  0.1%)   0.0122 (  0.0%)   0.0122 (  0.0%)  Rotate Loops
   0.0121 (  0.0%)   0.0000 (  0.0%)   0.0121 (  0.0%)   0.0121 (  0.0%)  Eliminate dead debug information intrinsic
   0.0121 (  0.0%)   0.0000 (  0.0%)   0.0121 (  0.0%)   0.0121 (  0.0%)  Collect complexity metrics for FE reflow
   0.0121 (  0.0%)   0.0000 (  0.0%)   0.0121 (  0.0%)   0.0121 (  0.0%)  Eliminate dead debug information intrinsic
   0.0112 (  0.0%)   0.0009 (  0.0%)   0.0121 (  0.0%)   0.0121 (  0.0%)  Loop-Closed SSA Form Pass
   0.0120 (  0.0%)   0.0000 (  0.0%)   0.0120 (  0.0%)   0.0120 (  0.0%)  Lower tasks into dataflow form
   0.0118 (  0.0%)   0.0001 (  0.0%)   0.0118 (  0.0%)   0.0118 (  0.0%)  Aggressive Dead Code Elimination
   0.0118 (  0.0%)   0.0000 (  0.0%)   0.0118 (  0.0%)   0.0118 (  0.0%)  Eliminate dead debug information intrinsic
   0.0118 (  0.0%)   0.0000 (  0.0%)   0.0118 (  0.0%)   0.0118 (  0.0%)  Eliminate dead debug information intrinsic
   0.0117 (  0.0%)   0.0000 (  0.0%)   0.0117 (  0.0%)   0.0117 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0116 (  0.0%)   0.0000 (  0.0%)   0.0116 (  0.0%)   0.0116 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0115 (  0.0%)   0.0001 (  0.0%)   0.0116 (  0.0%)   0.0116 (  0.0%)  Remove redundant instructions
   0.0115 (  0.0%)   0.0000 (  0.0%)   0.0115 (  0.0%)   0.0115 (  0.0%)  Collect complexity metrics for FE reflow
   0.0114 (  0.0%)   0.0000 (  0.0%)   0.0114 (  0.0%)   0.0114 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0114 (  0.0%)   0.0000 (  0.0%)   0.0114 (  0.0%)   0.0114 (  0.0%)  Remove redundant instructions
   0.0113 (  0.0%)   0.0000 (  0.0%)   0.0113 (  0.0%)   0.0113 (  0.0%)  Canonicalize natural loops
   0.0113 (  0.0%)   0.0000 (  0.0%)   0.0113 (  0.0%)   0.0113 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0112 (  0.0%)   0.0000 (  0.0%)   0.0112 (  0.0%)   0.0112 (  0.0%)  Aggressive Dead Code Elimination
   0.0112 (  0.0%)   0.0000 (  0.0%)   0.0112 (  0.0%)   0.0112 (  0.0%)  Simplify the CFG
   0.0104 (  0.0%)   0.0008 (  0.0%)   0.0112 (  0.0%)   0.0112 (  0.0%)  Collect complexity metrics for FE reflow
   0.0095 (  0.0%)   0.0015 (  0.1%)   0.0110 (  0.0%)   0.0110 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0109 (  0.0%)   0.0000 (  0.0%)   0.0109 (  0.0%)   0.0109 (  0.0%)  Optimize multiple instructions
   0.0109 (  0.0%)   0.0000 (  0.0%)   0.0109 (  0.0%)   0.0109 (  0.0%)  Aggressive Dead Code Elimination
   0.0109 (  0.0%)   0.0000 (  0.0%)   0.0109 (  0.0%)   0.0109 (  0.0%)  Lazy Value Information Analysis
   0.0109 (  0.0%)   0.0000 (  0.0%)   0.0109 (  0.0%)   0.0109 (  0.0%)  CallGraph Construction
   0.0108 (  0.0%)   0.0000 (  0.0%)   0.0109 (  0.0%)   0.0109 (  0.0%)  Aggressive Dead Code Elimination
   0.0108 (  0.0%)   0.0000 (  0.0%)   0.0108 (  0.0%)   0.0108 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0108 (  0.0%)   0.0000 (  0.0%)   0.0108 (  0.0%)   0.0108 (  0.0%)  Aggressive Dead Code Elimination
   0.0108 (  0.0%)   0.0001 (  0.0%)   0.0108 (  0.0%)   0.0108 (  0.0%)  Aggressive Dead Code Elimination
   0.0107 (  0.0%)   0.0000 (  0.0%)   0.0107 (  0.0%)   0.0107 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0105 (  0.0%)   0.0002 (  0.0%)   0.0107 (  0.0%)   0.0107 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0107 (  0.0%)   0.0000 (  0.0%)   0.0107 (  0.0%)   0.0107 (  0.0%)  Eliminate dead debug information intrinsic
   0.0106 (  0.0%)   0.0001 (  0.0%)   0.0107 (  0.0%)   0.0107 (  0.0%)  Aggressive Dead Code Elimination
   0.0096 (  0.0%)   0.0010 (  0.0%)   0.0106 (  0.0%)   0.0106 (  0.0%)  Collect complexity metrics for FE reflow
   0.0106 (  0.0%)   0.0000 (  0.0%)   0.0106 (  0.0%)   0.0106 (  0.0%)  Eliminate dead debug information intrinsic
   0.0097 (  0.0%)   0.0009 (  0.0%)   0.0105 (  0.0%)   0.0105 (  0.0%)  Eliminate dead debug information intrinsic
   0.0105 (  0.0%)   0.0000 (  0.0%)   0.0105 (  0.0%)   0.0105 (  0.0%)  Eliminate dead debug information intrinsic
   0.0105 (  0.0%)   0.0000 (  0.0%)   0.0105 (  0.0%)   0.0105 (  0.0%)  Eliminate dead debug information intrinsic
   0.0105 (  0.0%)   0.0000 (  0.0%)   0.0105 (  0.0%)   0.0105 (  0.0%)  Eliminate dead debug information intrinsic
   0.0094 (  0.0%)   0.0010 (  0.0%)   0.0104 (  0.0%)   0.0104 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0104 (  0.0%)   0.0000 (  0.0%)   0.0104 (  0.0%)   0.0104 (  0.0%)  Aggressive Dead Code Elimination
   0.0103 (  0.0%)   0.0000 (  0.0%)   0.0103 (  0.0%)   0.0104 (  0.0%)  Remove redundant instructions
   0.0103 (  0.0%)   0.0000 (  0.0%)   0.0103 (  0.0%)   0.0103 (  0.0%)  Eliminate dead debug information intrinsic
   0.0100 (  0.0%)   0.0000 (  0.0%)   0.0100 (  0.0%)   0.0100 (  0.0%)  Optimize multiple instructions
   0.0095 (  0.0%)   0.0000 (  0.0%)   0.0095 (  0.0%)   0.0100 (  0.0%)  Lower HLS related intrinsics
   0.0100 (  0.0%)   0.0000 (  0.0%)   0.0100 (  0.0%)   0.0100 (  0.0%)  Resolve full load/store
   0.0092 (  0.0%)   0.0008 (  0.0%)   0.0100 (  0.0%)   0.0100 (  0.0%)  Extract dataflow loop
   0.0099 (  0.0%)   0.0000 (  0.0%)   0.0099 (  0.0%)   0.0099 (  0.0%)  Combine redundant instructions
   0.0099 (  0.0%)   0.0000 (  0.0%)   0.0099 (  0.0%)   0.0099 (  0.0%)  Optimize multiple instructions
   0.0096 (  0.0%)   0.0000 (  0.0%)   0.0096 (  0.0%)   0.0099 (  0.0%)  ROM inference pass
   0.0098 (  0.0%)   0.0001 (  0.0%)   0.0099 (  0.0%)   0.0099 (  0.0%)  Dead Code Elimination
   0.0095 (  0.0%)   0.0001 (  0.0%)   0.0096 (  0.0%)   0.0098 (  0.0%)  Divergence Analysis
   0.0097 (  0.0%)   0.0000 (  0.0%)   0.0097 (  0.0%)   0.0097 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0097 (  0.0%)   0.0000 (  0.0%)   0.0097 (  0.0%)   0.0097 (  0.0%)  Object Decomposition
   0.0096 (  0.0%)   0.0000 (  0.0%)   0.0096 (  0.0%)   0.0096 (  0.0%)  Localize variables
   0.0095 (  0.0%)   0.0001 (  0.0%)   0.0096 (  0.0%)   0.0096 (  0.0%)  Remove redundant instructions
   0.0096 (  0.0%)   0.0000 (  0.0%)   0.0096 (  0.0%)   0.0096 (  0.0%)  Resolve full load/store
   0.0095 (  0.0%)   0.0000 (  0.0%)   0.0095 (  0.0%)   0.0095 (  0.0%)  Remove redundant instructions
   0.0095 (  0.0%)   0.0000 (  0.0%)   0.0095 (  0.0%)   0.0095 (  0.0%)  CallGraph Construction
   0.0095 (  0.0%)   0.0000 (  0.0%)   0.0095 (  0.0%)   0.0095 (  0.0%)  Dead Code Elimination
   0.0094 (  0.0%)   0.0000 (  0.0%)   0.0094 (  0.0%)   0.0094 (  0.0%)  Divergence Analysis
   0.0094 (  0.0%)   0.0000 (  0.0%)   0.0094 (  0.0%)   0.0094 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0094 (  0.0%)   0.0000 (  0.0%)   0.0094 (  0.0%)   0.0094 (  0.0%)  CallGraph Construction
   0.0092 (  0.0%)   0.0001 (  0.0%)   0.0094 (  0.0%)   0.0094 (  0.0%)  Remove redundant instructions
   0.0094 (  0.0%)   0.0000 (  0.0%)   0.0094 (  0.0%)   0.0094 (  0.0%)  CallGraph Construction
   0.0093 (  0.0%)   0.0000 (  0.0%)   0.0093 (  0.0%)   0.0093 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0093 (  0.0%)   0.0000 (  0.0%)   0.0093 (  0.0%)   0.0093 (  0.0%)  CallGraph Construction
   0.0093 (  0.0%)   0.0000 (  0.0%)   0.0093 (  0.0%)   0.0093 (  0.0%)  Straight line strength reduction
   0.0093 (  0.0%)   0.0000 (  0.0%)   0.0093 (  0.0%)   0.0093 (  0.0%)  CallGraph Construction
   0.0092 (  0.0%)   0.0000 (  0.0%)   0.0092 (  0.0%)   0.0092 (  0.0%)  Localize variables
   0.0091 (  0.0%)   0.0000 (  0.0%)   0.0091 (  0.0%)   0.0092 (  0.0%)  Dominator Tree Construction
   0.0092 (  0.0%)   0.0000 (  0.0%)   0.0092 (  0.0%)   0.0092 (  0.0%)  Localize variables
   0.0083 (  0.0%)   0.0009 (  0.0%)   0.0092 (  0.0%)   0.0092 (  0.0%)  CallGraph Construction
   0.0085 (  0.0%)   0.0007 (  0.0%)   0.0092 (  0.0%)   0.0092 (  0.0%)  CallGraph Construction
   0.0091 (  0.0%)   0.0001 (  0.0%)   0.0092 (  0.0%)   0.0092 (  0.0%)  Remove redundant instructions
   0.0090 (  0.0%)   0.0000 (  0.0%)   0.0090 (  0.0%)   0.0091 (  0.0%)  dump pragma info via xml format
   0.0091 (  0.0%)   0.0000 (  0.0%)   0.0091 (  0.0%)   0.0091 (  0.0%)  CallGraph Construction
   0.0091 (  0.0%)   0.0000 (  0.0%)   0.0091 (  0.0%)   0.0091 (  0.0%)  CallGraph Construction
   0.0090 (  0.0%)   0.0000 (  0.0%)   0.0090 (  0.0%)   0.0090 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0089 (  0.0%)   0.0000 (  0.0%)   0.0089 (  0.0%)   0.0089 (  0.0%)  Disaggregation preprocessing
   0.0089 (  0.0%)   0.0000 (  0.0%)   0.0089 (  0.0%)   0.0089 (  0.0%)  CallGraph Construction
   0.0087 (  0.0%)   0.0000 (  0.0%)   0.0087 (  0.0%)   0.0087 (  0.0%)  CallGraph Construction
   0.0087 (  0.0%)   0.0000 (  0.0%)   0.0087 (  0.0%)   0.0087 (  0.0%)  CallGraph Construction
   0.0087 (  0.0%)   0.0000 (  0.0%)   0.0087 (  0.0%)   0.0087 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0087 (  0.0%)   0.0000 (  0.0%)   0.0087 (  0.0%)   0.0087 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0075 (  0.0%)   0.0011 (  0.1%)   0.0086 (  0.0%)   0.0086 (  0.0%)  Natural Loop Information
   0.0086 (  0.0%)   0.0000 (  0.0%)   0.0087 (  0.0%)   0.0086 (  0.0%)  Dead Code Elimination
   0.0085 (  0.0%)   0.0002 (  0.0%)   0.0086 (  0.0%)   0.0086 (  0.0%)  WidenBurst - Widen bursts
   0.0086 (  0.0%)   0.0000 (  0.0%)   0.0086 (  0.0%)   0.0086 (  0.0%)  CallGraph Construction
   0.0086 (  0.0%)   0.0000 (  0.0%)   0.0086 (  0.0%)   0.0086 (  0.0%)  Special handling of axis with side-channels
   0.0048 (  0.0%)   0.0038 (  0.2%)   0.0086 (  0.0%)   0.0086 (  0.0%)  Produce message if basic block has too many instructions
   0.0086 (  0.0%)   0.0000 (  0.0%)   0.0086 (  0.0%)   0.0086 (  0.0%)  CallGraph Construction
   0.0079 (  0.0%)   0.0007 (  0.0%)   0.0085 (  0.0%)   0.0085 (  0.0%)  RemoveConflictingBurst - Remove port conflicting bursts
   0.0085 (  0.0%)   0.0000 (  0.0%)   0.0085 (  0.0%)   0.0085 (  0.0%)  Remove redundant instructions
   0.0085 (  0.0%)   0.0000 (  0.0%)   0.0085 (  0.0%)   0.0085 (  0.0%)  CallGraph Construction
   0.0085 (  0.0%)   0.0000 (  0.0%)   0.0085 (  0.0%)   0.0085 (  0.0%)  CallGraph Construction
   0.0084 (  0.0%)   0.0000 (  0.0%)   0.0084 (  0.0%)   0.0084 (  0.0%)  CallGraph Construction
   0.0074 (  0.0%)   0.0010 (  0.0%)   0.0084 (  0.0%)   0.0084 (  0.0%)  Inliner for always_inline functions
   0.0084 (  0.0%)   0.0000 (  0.0%)   0.0084 (  0.0%)   0.0084 (  0.0%)  ReflowCheckVarPragmaConflicts - check variable pragma conflicts in reflow
   0.0083 (  0.0%)   0.0000 (  0.0%)   0.0083 (  0.0%)   0.0083 (  0.0%)  Extract cfgs in dataflow
   0.0083 (  0.0%)   0.0000 (  0.0%)   0.0083 (  0.0%)   0.0083 (  0.0%)  Loop-Closed SSA Form Pass
   0.0083 (  0.0%)   0.0000 (  0.0%)   0.0083 (  0.0%)   0.0083 (  0.0%)  CallGraph Construction
   0.0082 (  0.0%)   0.0000 (  0.0%)   0.0083 (  0.0%)   0.0083 (  0.0%)  Loop-Closed SSA Form Pass
   0.0081 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.0%)   0.0082 (  0.0%)  Loop-Closed SSA Form Pass
   0.0082 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.0%)   0.0082 (  0.0%)  CallGraph Construction
   0.0073 (  0.0%)   0.0006 (  0.0%)   0.0079 (  0.0%)   0.0081 (  0.0%)  Memory SSA
   0.0070 (  0.0%)   0.0010 (  0.0%)   0.0080 (  0.0%)   0.0080 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0080 (  0.0%)   0.0000 (  0.0%)   0.0080 (  0.0%)   0.0080 (  0.0%)  CallGraph Construction
   0.0079 (  0.0%)   0.0000 (  0.0%)   0.0079 (  0.0%)   0.0079 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0079 (  0.0%)   0.0000 (  0.0%)   0.0079 (  0.0%)   0.0079 (  0.0%)  CallGraph Construction
   0.0078 (  0.0%)   0.0000 (  0.0%)   0.0078 (  0.0%)   0.0078 (  0.0%)  Loop-Closed SSA Form Pass
   0.0078 (  0.0%)   0.0000 (  0.0%)   0.0078 (  0.0%)   0.0078 (  0.0%)  Array abnormal access check
   0.0068 (  0.0%)   0.0010 (  0.0%)   0.0078 (  0.0%)   0.0078 (  0.0%)  Collect complexity metrics for FE reflow
   0.0077 (  0.0%)   0.0000 (  0.0%)   0.0077 (  0.0%)   0.0077 (  0.0%)  CallGraph Construction
   0.0076 (  0.0%)   0.0000 (  0.0%)   0.0076 (  0.0%)   0.0076 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0076 (  0.0%)   0.0000 (  0.0%)   0.0076 (  0.0%)   0.0076 (  0.0%)  Eliminate dead stores globally
   0.0058 (  0.0%)   0.0017 (  0.1%)   0.0076 (  0.0%)   0.0075 (  0.0%)  Loop Invariant Code Motion
   0.0075 (  0.0%)   0.0000 (  0.0%)   0.0075 (  0.0%)   0.0075 (  0.0%)  Remove unreachable basic blocks under switch
   0.0066 (  0.0%)   0.0009 (  0.0%)   0.0075 (  0.0%)   0.0075 (  0.0%)  CallGraph Construction
   0.0074 (  0.0%)   0.0000 (  0.0%)   0.0074 (  0.0%)   0.0074 (  0.0%)  Collect complexity metrics for FE reflow
   0.0074 (  0.0%)   0.0000 (  0.0%)   0.0074 (  0.0%)   0.0074 (  0.0%)  CallGraph Construction
   0.0073 (  0.0%)   0.0001 (  0.0%)   0.0074 (  0.0%)   0.0074 (  0.0%)  Eliminate pointer selection
   0.0067 (  0.0%)   0.0007 (  0.0%)   0.0074 (  0.0%)   0.0074 (  0.0%)  Loop-Closed SSA Form Pass
   0.0053 (  0.0%)   0.0018 (  0.1%)   0.0071 (  0.0%)   0.0074 (  0.0%)  Promote Memory to Register
   0.0073 (  0.0%)   0.0000 (  0.0%)   0.0073 (  0.0%)   0.0073 (  0.0%)  Remove unreachable basic blocks under switch
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Remove redundant instructions
   0.0071 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0071 (  0.0%)   0.0001 (  0.0%)   0.0071 (  0.0%)   0.0071 (  0.0%)  Remove redundant instructions
   0.0071 (  0.0%)   0.0000 (  0.0%)   0.0071 (  0.0%)   0.0071 (  0.0%)  Array abnormal access check
   0.0069 (  0.0%)   0.0001 (  0.0%)   0.0071 (  0.0%)   0.0071 (  0.0%)  Remove redundant instructions
   0.0070 (  0.0%)   0.0001 (  0.0%)   0.0071 (  0.0%)   0.0071 (  0.0%)  Simplify the CFG
   0.0066 (  0.0%)   0.0005 (  0.0%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0053 (  0.0%)   0.0017 (  0.1%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Dead Store Elimination
   0.0070 (  0.0%)   0.0000 (  0.0%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Reduce the height of tree
   0.0070 (  0.0%)   0.0000 (  0.0%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Post-Dominator Tree Construction
   0.0070 (  0.0%)   0.0000 (  0.0%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0069 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.0%)   0.0069 (  0.0%)  Dominator Tree Construction
   0.0069 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.0%)   0.0069 (  0.0%)  Divergence Analysis
   0.0069 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.0%)   0.0069 (  0.0%)  Remove redundant instructions
   0.0050 (  0.0%)   0.0018 (  0.1%)   0.0068 (  0.0%)   0.0069 (  0.0%)  Collect complexity metrics for FE reflow
   0.0069 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.0%)   0.0069 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0069 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.0%)   0.0069 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0068 (  0.0%)   0.0000 (  0.0%)   0.0068 (  0.0%)   0.0068 (  0.0%)  Dead Global Elimination
   0.0068 (  0.0%)   0.0000 (  0.0%)   0.0068 (  0.0%)   0.0068 (  0.0%)  Deduce function attributes
   0.0068 (  0.0%)   0.0000 (  0.0%)   0.0068 (  0.0%)   0.0068 (  0.0%)  Post-Dominator Tree Construction
   0.0068 (  0.0%)   0.0000 (  0.0%)   0.0068 (  0.0%)   0.0068 (  0.0%)  CallGraph Construction
   0.0067 (  0.0%)   0.0000 (  0.0%)   0.0067 (  0.0%)   0.0067 (  0.0%)  Remove unreachable basic blocks under switch
   0.0067 (  0.0%)   0.0000 (  0.0%)   0.0067 (  0.0%)   0.0067 (  0.0%)  Divergence Analysis
   0.0067 (  0.0%)   0.0000 (  0.0%)   0.0067 (  0.0%)   0.0067 (  0.0%)  Remove unreachable basic blocks under switch
   0.0066 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Remove redundant instructions
   0.0066 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Remove redundant instructions
   0.0066 (  0.0%)   0.0001 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Remove redundant instructions
   0.0066 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Remove unreachable basic blocks under switch
   0.0064 (  0.0%)   0.0002 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Lower directive scopes
   0.0066 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Eliminate dead debug information intrinsic
   0.0066 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Scalar Evolution Analysis
   0.0065 (  0.0%)   0.0001 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Eliminate pointer selection
   0.0062 (  0.0%)   0.0004 (  0.0%)   0.0065 (  0.0%)   0.0066 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0065 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Remove unreachable basic blocks under switch
   0.0065 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Remove unreachable basic blocks under switch
   0.0057 (  0.0%)   0.0008 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Eliminate dead debug information intrinsic
   0.0065 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Pragma preprocessing after clang
   0.0065 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Eliminate dead debug information intrinsic
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Eliminate dead debug information intrinsic
   0.0065 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  CallGraph Construction
   0.0065 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Eliminate dead debug information intrinsic
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  CallGraph Construction
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0063 (  0.0%)   0.0001 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Dominator Tree Construction
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Eliminate pointer selection
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  CallGraph Construction
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Eliminate dead debug information intrinsic
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Eliminate dead debug information intrinsic
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Divergence Analysis
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Remove unreachable basic blocks under switch
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  CallGraph Construction
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Remove unreachable basic blocks under switch
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0063 (  0.0%)  Eliminate pointer selection
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  Eliminate dead debug information intrinsic
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  CallGraph Construction
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  Eliminate dead debug information intrinsic
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  Eliminate dead debug information intrinsic
   0.0062 (  0.0%)   0.0000 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  Eliminate dead debug information intrinsic
   0.0062 (  0.0%)   0.0000 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0062 (  0.0%)   0.0000 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  CallGraph Construction
   0.0059 (  0.0%)   0.0003 (  0.0%)   0.0061 (  0.0%)   0.0062 (  0.0%)  Reduce the height of tree
   0.0062 (  0.0%)   0.0000 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  Loop-Closed SSA Form Pass
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  Loop-Closed SSA Form Pass
   0.0059 (  0.0%)   0.0002 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.0%)   0.0061 (  0.0%)  CallGraph Construction
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.0%)   0.0061 (  0.0%)  demangle Name to normal Name
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.0%)   0.0061 (  0.0%)  Function duplication
   0.0060 (  0.0%)   0.0000 (  0.0%)   0.0060 (  0.0%)   0.0060 (  0.0%)  Remove unreachable basic blocks under switch
   0.0060 (  0.0%)   0.0000 (  0.0%)   0.0060 (  0.0%)   0.0060 (  0.0%)  Loop-Closed SSA Form Pass
   0.0059 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.0%)   0.0059 (  0.0%)  Divergence Analysis
   0.0059 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.0%)   0.0059 (  0.0%)  Eliminate pointer selection
   0.0059 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.0%)   0.0059 (  0.0%)  Post-Dominator Tree Construction
   0.0044 (  0.0%)   0.0012 (  0.1%)   0.0056 (  0.0%)   0.0059 (  0.0%)  Optimize multiple instructions
   0.0059 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.0%)   0.0059 (  0.0%)  Auto automatic array partition filter analysis
   0.0059 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.0%)   0.0058 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0058 (  0.0%)   0.0000 (  0.0%)   0.0058 (  0.0%)   0.0058 (  0.0%)  Eliminate pointer selection
   0.0057 (  0.0%)   0.0000 (  0.0%)   0.0057 (  0.0%)   0.0057 (  0.0%)  Auto automatic array partition filter analysis
   0.0057 (  0.0%)   0.0000 (  0.0%)   0.0057 (  0.0%)   0.0057 (  0.0%)  CallGraph Construction
   0.0057 (  0.0%)   0.0000 (  0.0%)   0.0057 (  0.0%)   0.0057 (  0.0%)  CallGraph Construction
   0.0053 (  0.0%)   0.0004 (  0.0%)   0.0057 (  0.0%)   0.0057 (  0.0%)  CallGraph Construction
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  CallGraph Construction
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Scalar Evolution Analysis
   0.0045 (  0.0%)   0.0011 (  0.1%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Infer loop trip count
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Eliminate dead debug information intrinsic
   0.0055 (  0.0%)   0.0001 (  0.0%)   0.0055 (  0.0%)   0.0056 (  0.0%)  Simplify the CFG
   0.0054 (  0.0%)   0.0001 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  CallGraph Construction
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  CallGraph Construction
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Eliminate pointer selection for FIFO
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Dead Global Elimination
   0.0044 (  0.0%)   0.0011 (  0.1%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Deduce function attributes
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Natural Loop Information
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Memory Summary
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Scalar Evolution Analysis
   0.0045 (  0.0%)   0.0009 (  0.0%)   0.0055 (  0.0%)   0.0054 (  0.0%)  CallGraph Construction
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0008 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  CallGraph Construction
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  CallGraph Construction
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  Auto automatic array partition filter analysis
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  CallGraph Construction
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  Auto automatic array partition filter analysis
   0.0053 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  Natural Loop Information
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  CallGraph Construction
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  Dead Global Elimination
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  CallGraph Construction
   0.0053 (  0.0%)   0.0001 (  0.0%)   0.0053 (  0.0%)   0.0054 (  0.0%)  Jump Threading
   0.0052 (  0.0%)   0.0001 (  0.0%)   0.0053 (  0.0%)   0.0053 (  0.0%)  Dominator Tree Construction
   0.0053 (  0.0%)   0.0000 (  0.0%)   0.0053 (  0.0%)   0.0053 (  0.0%)  Scalar Evolution Analysis
   0.0053 (  0.0%)   0.0000 (  0.0%)   0.0053 (  0.0%)   0.0053 (  0.0%)  CallGraph Construction
   0.0053 (  0.0%)   0.0000 (  0.0%)   0.0053 (  0.0%)   0.0053 (  0.0%)  CallGraph Construction
   0.0053 (  0.0%)   0.0000 (  0.0%)   0.0053 (  0.0%)   0.0053 (  0.0%)  Scalar Evolution Analysis
   0.0053 (  0.0%)   0.0000 (  0.0%)   0.0053 (  0.0%)   0.0053 (  0.0%)  Dead Global Elimination
   0.0053 (  0.0%)   0.0000 (  0.0%)   0.0053 (  0.0%)   0.0052 (  0.0%)  CallGraph Construction
   0.0052 (  0.0%)   0.0001 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  InterfaceEncodingChange - Change Interface Encoding format
   0.0046 (  0.0%)   0.0007 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  CallGraph Construction
   0.0051 (  0.0%)   0.0001 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  Simplify the CFG
   0.0052 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  Auto automatic array partition filter analysis
   0.0052 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  Dominance Frontier Construction
   0.0052 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  Dead Global Elimination
   0.0052 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  CallGraph Construction
   0.0052 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  Remove unreachable basic blocks under switch
   0.0051 (  0.0%)   0.0000 (  0.0%)   0.0051 (  0.0%)   0.0052 (  0.0%)  Dominator Tree Construction
   0.0052 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  Remove unreachable basic blocks under switch
   0.0052 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0051 (  0.0%)   0.0000 (  0.0%)   0.0051 (  0.0%)   0.0051 (  0.0%)  Scalar Evolution Analysis
   0.0040 (  0.0%)   0.0011 (  0.1%)   0.0051 (  0.0%)   0.0051 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0051 (  0.0%)   0.0000 (  0.0%)   0.0051 (  0.0%)   0.0051 (  0.0%)  Canonicalize natural loops
   0.0050 (  0.0%)   0.0001 (  0.0%)   0.0051 (  0.0%)   0.0051 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0051 (  0.0%)   0.0000 (  0.0%)   0.0051 (  0.0%)   0.0050 (  0.0%)  Remove unreachable basic blocks under switch
   0.0049 (  0.0%)   0.0001 (  0.0%)   0.0050 (  0.0%)   0.0050 (  0.0%)  Post-Dominator Tree Construction
   0.0050 (  0.0%)   0.0000 (  0.0%)   0.0050 (  0.0%)   0.0050 (  0.0%)  Scalar Evolution Analysis
   0.0028 (  0.0%)   0.0023 (  0.1%)   0.0050 (  0.0%)   0.0050 (  0.0%)  Loop Invariant Code Motion
   0.0050 (  0.0%)   0.0000 (  0.0%)   0.0050 (  0.0%)   0.0050 (  0.0%)  Scalar Evolution Analysis
   0.0050 (  0.0%)   0.0000 (  0.0%)   0.0050 (  0.0%)   0.0050 (  0.0%)  Simplify the CFG
   0.0050 (  0.0%)   0.0000 (  0.0%)   0.0050 (  0.0%)   0.0050 (  0.0%)  Remove unreachable basic blocks under switch
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  ProduceBurstMessages - Produce Burst Messages
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Dominator Tree Construction
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Scalar Evolution Analysis
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Eliminate pointer selection
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Remove unreachable basic blocks under switch
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Dominator Tree Construction
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Scalarize vector operations
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Scalar Evolution Analysis
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Scalar Evolution Analysis
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Simplify the CFG
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Scalar Evolution Analysis
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0048 (  0.0%)  Dominator Tree Construction
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Simplify the CFG
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Simplify the CFG
   0.0047 (  0.0%)   0.0001 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Simplify the CFG
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Post-Dominator Tree Construction
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  CallGraph Construction
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Scalar Evolution Analysis
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Scalar Evolution Analysis
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Dominator Tree Construction
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  CallGraph Construction
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Scalar Evolution Analysis
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0047 (  0.0%)  Dominator Tree Construction
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0046 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0046 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0046 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0046 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0046 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0046 (  0.0%)  Scalar Evolution Analysis
   0.0046 (  0.0%)   0.0000 (  0.0%)   0.0046 (  0.0%)   0.0046 (  0.0%)  Scalar Evolution Analysis
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Dominance Frontier Construction
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Detect single entry single exit regions
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Loop-Closed SSA Form Pass
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Scalar Evolution Analysis
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Scalar Evolution Analysis
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Post-Dominator Tree Construction
   0.0037 (  0.0%)   0.0008 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Promote Memory to Register
   0.0035 (  0.0%)   0.0010 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Scalar Evolution Analysis
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  SROA
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Natural Loop Information
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Scalar Evolution Analysis
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Dominator Tree Construction
   0.0043 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.0%)   0.0043 (  0.0%)  SROA
   0.0043 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.0%)   0.0043 (  0.0%)  Natural Loop Information
   0.0040 (  0.0%)   0.0002 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Dominator Tree Construction
   0.0042 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Dominator Tree Construction
   0.0042 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0042 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Dominator Tree Construction
   0.0042 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Dominator Tree Construction
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Dominator Tree Construction
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Dominator Tree Construction
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Natural Loop Information
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Dominator Tree Construction
   0.0029 (  0.0%)   0.0010 (  0.1%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Dominator Tree Construction
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Natural Loop Information
   0.0026 (  0.0%)   0.0013 (  0.1%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Dominator Tree Construction
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Dead Global Elimination
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Combine redundant instructions
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Dominator Tree Construction
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Dead Global Elimination
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Canonicalize natural loops
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0025 (  0.0%)   0.0011 (  0.1%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Dominator Tree Construction
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Dead Global Elimination
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Eliminate pointer selection
   0.0035 (  0.0%)   0.0001 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Canonicalize natural loops
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Scalar Evolution Analysis
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Post-Dominator Tree Construction
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  ROM inference pass
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Natural Loop Information
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Canonicalize natural loops
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Dead Global Elimination
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Post-Dominator Tree Construction
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Dominator Tree Construction
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0034 (  0.0%)  Remove redundant instructions
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Scalar Evolution Analysis
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Dominator Tree Construction
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Eliminate dead stores globally
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Deduce function attributes
   0.0023 (  0.0%)   0.0010 (  0.1%)   0.0034 (  0.0%)   0.0033 (  0.0%)  Dominator Tree Construction
   0.0033 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.0%)   0.0033 (  0.0%)  Post-Dominator Tree Construction
   0.0033 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.0%)   0.0033 (  0.0%)  Post-Dominator Tree Construction
   0.0029 (  0.0%)   0.0003 (  0.0%)   0.0033 (  0.0%)   0.0033 (  0.0%)  Simple constant propagation
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Dominator Tree Construction
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Post-Dominator Tree Construction
   0.0032 (  0.0%)   0.0001 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Dominator Tree Construction
   0.0031 (  0.0%)   0.0001 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Dominator Tree Construction
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Dominator Tree Construction
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Dominator Tree Construction
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Natural Loop Information
   0.0028 (  0.0%)   0.0003 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0007 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Natural Loop Information
   0.0017 (  0.0%)   0.0014 (  0.1%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Dominator Tree Construction
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Natural Loop Information
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Pragma preprocessing after clang
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Natural Loop Information
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Natural Loop Information
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0031 (  0.0%)  Dominator Tree Construction
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Remove unreachable basic blocks under switch
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Post-Dominator Tree Construction
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Dominator Tree Construction
   0.0021 (  0.0%)   0.0009 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Scalar Evolution Analysis
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Natural Loop Information
   0.0029 (  0.0%)   0.0001 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Post-Dominator Tree Construction
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Remove unreachable basic blocks under switch
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Post-Dominator Tree Construction
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Natural Loop Information
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Dominator Tree Construction
   0.0028 (  0.0%)   0.0001 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Natural Loop Information
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Post-Dominator Tree Construction
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Dominator Tree Construction
   0.0028 (  0.0%)   0.0001 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Post-Dominator Tree Construction
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Dominator Tree Construction
   0.0028 (  0.0%)   0.0001 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Post-Dominator Tree Construction
   0.0021 (  0.0%)   0.0008 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Natural Loop Information
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Natural Loop Information
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Remove unreachable basic blocks under switch
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Dominator Tree Construction
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Infer PPPO for array-to-streams
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)   automatic parallel and pipeline insertion based performance constraint
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Eliminate pointer selection
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0008 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Dominator Tree Construction
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Dominator Tree Construction
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Natural Loop Information
   0.0026 (  0.0%)   0.0001 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Canonicalize natural loops
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0004 (  0.0%)   0.0026 (  0.0%)   0.0027 (  0.0%)  Dominator Tree Construction
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Natural Loop Information
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Natural Loop Information
   0.0024 (  0.0%)   0.0003 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Unswitch loops
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Natural Loop Information
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0009 (  0.0%)   0.0027 (  0.0%)   0.0026 (  0.0%)  Natural Loop Information
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Natural Loop Information
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Dominator Tree Construction
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0008 (  0.0%)   0.0024 (  0.0%)   0.0026 (  0.0%)  Dead Global Elimination
   0.0025 (  0.0%)   0.0001 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Dominator Tree Construction
   0.0012 (  0.0%)   0.0014 (  0.1%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0009 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Scalar Evolution Analysis
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Eliminate pointer selection
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0025 (  0.0%)  Canonicalize natural loops
   0.0023 (  0.0%)   0.0002 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0004 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Canonicalize natural loops
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dominator Tree Construction
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0001 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Scalar Evolution Analysis
   0.0024 (  0.0%)   0.0001 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0001 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Post-Dominator Tree Construction
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Canonicalize natural loops
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0025 (  0.0%)  Canonicalize natural loops
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0001 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0010 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Remove unreachable basic blocks under switch
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dead Argument Elimination
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Remove unreachable basic blocks under switch
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Remove unreachable basic blocks under switch
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0001 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Canonicalize natural loops
   0.0022 (  0.0%)   0.0002 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Canonicalize natural loops
   0.0021 (  0.0%)   0.0002 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Canonicalize natural loops
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0001 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0001 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0001 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Canonicalize natural loops
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Remove unreachable basic blocks under switch
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Post-Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Scalar Evolution Analysis
   0.0021 (  0.0%)   0.0001 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dominator Tree Construction
   0.0021 (  0.0%)   0.0002 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Canonicalize natural loops
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Post-Dominator Tree Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Canonicalize natural loops
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0001 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Natural Loop Information
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0004 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0001 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Canonicalize natural loops
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Remove unreachable basic blocks under switch
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Canonicalize natural loops
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Canonicalize natural loops
   0.0021 (  0.0%)   0.0001 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Simplify loop CFG
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Scalar Evolution Analysis
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Canonicalize natural loops
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0018 (  0.0%)   0.0004 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0004 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0021 (  0.0%)   0.0001 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Post-Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0014 (  0.1%)   0.0021 (  0.0%)   0.0021 (  0.0%)  InferXCLAttributes - Infer XCL attributes
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Dominator Tree Construction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Post-Dominator Tree Construction
   0.0012 (  0.0%)   0.0009 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Natural Loop Information
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Post-Dominator Tree Construction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Post-Dominator Tree Construction
   0.0019 (  0.0%)   0.0002 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Dominator Tree Construction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0003 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Canonicalize natural loops
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Post-Dominator Tree Construction
   0.0009 (  0.0%)   0.0012 (  0.1%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0001 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Natural Loop Information
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Dominator Tree Construction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0001 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0003 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Lazy Value Information Analysis
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Lazy Value Information Analysis
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Remove unreachable basic blocks under switch
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0018 (  0.0%)   0.0002 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0001 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Post-Dominator Tree Construction
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0001 (  0.0%)   0.0020 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dead Global Elimination
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0001 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Generate Loops to iterate over workitems
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Post-Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominance Frontier Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0001 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0015 (  0.0%)   0.0004 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Canonicalize natural loops
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Post-Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominance Frontier Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Lazy Value Information Analysis
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Natural Loop Information
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Canonicalize natural loops
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0002 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Scalar Evolution Analysis
   0.0015 (  0.0%)   0.0004 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Dominator Tree Construction
   0.0013 (  0.0%)   0.0005 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Promote Memory to Register
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0001 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0005 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Scalar Evolution Analysis
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Natural Loop Information
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0018 (  0.0%)  Auto automatic array partition filter analysis
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Post-Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0002 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Post-Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0005 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0001 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Scalar Evolution Analysis
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0003 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Lazy Value Information Analysis
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Lazy Value Information Analysis
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  CallGraph Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Lazy Value Information Analysis
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  CallGraph Construction
   0.0015 (  0.0%)   0.0002 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0015 (  0.0%)   0.0001 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Scalar Evolution Analysis
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0011 (  0.0%)   0.0005 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Lazy Value Information Analysis
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Loop Access Analysis
   0.0011 (  0.0%)   0.0004 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Simplify loop CFG
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Scalar Evolution Analysis
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  CallGraph Construction
   0.0015 (  0.0%)   0.0001 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Scalar Evolution Analysis
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Scalar Evolution Analysis
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0011 (  0.0%)   0.0004 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Dominator Tree Construction
   0.0013 (  0.0%)   0.0003 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Dominator Tree Construction
   0.0010 (  0.0%)   0.0005 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Memory Dependence Analysis
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Natural Loop Information
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Dominator Tree Construction
   0.0015 (  0.0%)   0.0001 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Lazy Value Information Analysis
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Natural Loop Information
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Natural Loop Information
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Dominator Tree Construction
   0.0010 (  0.0%)   0.0005 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Dominance Frontier Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0001 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominance Frontier Construction
   0.0010 (  0.0%)   0.0005 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Lazy Branch Probability Analysis
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0001 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Detect single entry single exit regions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Detect single entry single exit regions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Canonicalize natural loops
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Eliminate dead stores globally
   0.0010 (  0.0%)   0.0004 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Lazy Block Frequency Analysis
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0001 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Scalar Evolution Analysis
   0.0010 (  0.0%)   0.0004 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Optimization Remark Emitter
   0.0012 (  0.0%)   0.0002 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Natural Loop Information
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Natural Loop Information
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Lower printf for the fpga target
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Scalar Evolution Analysis
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0014 (  0.0%)  Natural Loop Information
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Loop-Closed SSA Form Pass
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0013 (  0.0%)  Scalar Evolution Analysis
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0001 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0007 (  0.0%)   0.0006 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Change xcl attribute to call sideeffect
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0001 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Dead Code Elimination
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Simplify loop CFG
   0.0011 (  0.0%)   0.0002 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Optimize multiple instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0001 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Dominator Tree Construction
   0.0011 (  0.0%)   0.0002 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Scalar Evolution Analysis
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0001 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Internalize Global Symbols
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0013 (  0.0%)  Rotate Loops
   0.0010 (  0.0%)   0.0003 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Function Alias Analysis Results
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  clean some traps produced by clang
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0010 (  0.0%)   0.0002 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Function Alias Analysis Results
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Detect single entry single exit regions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Scalar Evolution Analysis
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0001 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0001 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Scalar Evolution Analysis
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Lazy Value Information Analysis
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0009 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  InferXCLAttrImplications - Infer XCL attribute implications
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Function Alias Analysis Results
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0010 (  0.0%)   0.0002 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Detect single entry single exit regions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  SROA
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Scalar Evolution Analysis
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Lower black box
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Scalar Evolution Analysis
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Scalar Evolution Analysis
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Detect single entry single exit regions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0010 (  0.0%)   0.0002 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Function Alias Analysis Results
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0007 (  0.0%)   0.0005 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Lazy Branch Probability Analysis
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0004 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Optimization Remark Emitter
   0.0011 (  0.0%)   0.0001 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Scalar Evolution Analysis
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0007 (  0.0%)   0.0004 (  0.0%)   0.0011 (  0.0%)   0.0012 (  0.0%)  Lazy Block Frequency Analysis
   0.0011 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Function Alias Analysis Results
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Scalar Evolution Analysis
   0.0011 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Memory Dependence Analysis
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Canonicalize natural loops
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Scalar Evolution Analysis
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Lower BINDOP scope bundle
   0.0009 (  0.0%)   0.0002 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Function Alias Analysis Results
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Scalar Evolution Analysis
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0009 (  0.0%)   0.0002 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Promote 'by reference' arguments to scalars
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0009 (  0.0%)   0.0002 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0009 (  0.0%)   0.0002 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0009 (  0.0%)   0.0002 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Function Alias Analysis Results
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Scalar Evolution Analysis
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Function Alias Analysis Results
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Scalar Evolution Analysis
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Natural Loop Information
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Natural Loop Information
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0008 (  0.0%)   0.0002 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Function Alias Analysis Results
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Reflow auto unroll loops
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Natural Loop Information
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0002 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Function Alias Analysis Results
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Function Alias Analysis Results
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Natural Loop Information
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0010 (  0.0%)  Delete dead loops
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  SROA
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Function Alias Analysis Results
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0003 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Natural Loop Information
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Natural Loop Information
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Rotate Loops
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0002 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0004 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Natural Loop Information
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0004 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Post-Dominator Tree Construction
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0002 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Natural Loop Information
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0003 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0002 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0002 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0004 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dominator Tree Construction
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Print module to file
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Natural Loop Information
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0003 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Canonicalize natural loops
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0002 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0002 (  0.0%)   0.0008 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0002 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0002 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Post-Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0003 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0002 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0008 (  0.0%)  DefaultInterfaceBuilderNew - Build Default Top Interface
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Scalar Evolution Analysis
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0002 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Canonicalize natural loops
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Post-Dominator Tree Construction
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Canonicalize natural loops
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0003 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Loop-Closed SSA Form Pass
   0.0005 (  0.0%)   0.0002 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Preprocessing before loop rotation
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Auto automatic array partition filter analysis
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Post-Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Post-Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0002 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dump HBM driver helper code
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Delete dead loops
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Canonicalize natural loops
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Detect single entry single exit regions
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Delete dead loops
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0002 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0002 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dead Code Elimination
   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)   0.0007 (  0.0%)  Infer set function attributes
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0002 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Scalar Evolution Analysis
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Canonicalize natural loops
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Post-Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Simplify loop CFG
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Canonicalize natural loops
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Rotate Loops
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Scalar Evolution Analysis
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0007 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0002 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0003 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Simplify loop CFG
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Resolve full load/store
   0.0004 (  0.0%)   0.0002 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0002 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0002 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0002 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dead Code Elimination
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0002 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dataflow Process Duplication
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Struct object aggregation
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Delete dead loops
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Disaggregation preprocessing
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Function Alias Analysis Results
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominance Frontier Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer PPPO for array-to-streams
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0005 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Loop-Closed SSA Form Pass
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dead Argument Elimination
   0.0004 (  0.0%)   0.0002 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Loop-Closed SSA Form Pass
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Scalar Evolution Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Scalar Evolution Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Normalize loop index
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Memory Dependence Analysis
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Scalar Evolution Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Memory Dependence Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Scalar Evolution Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Scalar Evolution Analysis
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dead Global Elimination
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Scalar Evolution Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Detect single entry single exit regions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Loop-Closed SSA Form Pass
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Promote Memory to Register
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Inline sub function calls recursively
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Promote Memory to Register
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Scalar Evolution Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Delete dead loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominance Frontier Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Promote Memory to Register
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Simplify loop CFG
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Delete dead loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Simplify loop CFG
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Code Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Promote Memory to Register
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Promote Memory to Register
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Promote Memory to Register
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lower fence group
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Undecay arrays
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Promote Memory to Register
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dead Argument Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SROA
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dead Argument Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  DeSPMD - Insert barriers into uniform loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  LegalizeName - Check interface name in terms of HDL syntax
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  AttrPropagation - Propagate Pointer Parameter Attribute
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Stream object marker
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Infer direct input/output accesses
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Interface Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Aggressive Dead Code Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  InterfaceCheck - Check Interface
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ArrayReshape - Reshape Arrays into Wider Arrays
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Interface Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Unify function exit nodes
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  verify cache pragmas
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Interface Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Critical Path Aanlysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Critical Path Aanlysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Transform SSA value on top function to variable with pointer type
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Critical Path Aanlysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Predicate SPIR Kernels
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Build Synchronization Regions in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lower llvm.assume to _ssdm_AssertFail
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Shrink Synchronization Regions in SPMD program to reduce CFG complexity
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  SeqAccessesInference - Infer Sequential accesses for HLS C/C++
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Critical Path Aanlysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Analyze occurrence information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Vectorize the SPMD regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Canonicalization
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Expand private memory for each workitem in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Performance Evaluation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  top function attribute attaching
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer workgroup size for opencl Kernel
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  dataflow canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  normalize array partition result to reduce redundant sub array arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Assumption Cache Tracker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Collect basic metrics for FE reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delinearization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower memory intrinsic
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Struct object aggregation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Aggressive dead store elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Extract occurrence region
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Array Access Range Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Structure Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Outline pipeline stages
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Transform Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Profile summary info
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
  281.9781 (100.0%)   2.0039 (100.0%)  283.9820 (100.0%)  284.0714 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0585 seconds (0.0601 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0486 (100.0%)   0.0099 (100.0%)   0.0585 (100.0%)   0.0601 (100.0%)  Parse IR
   0.0486 (100.0%)   0.0099 (100.0%)   0.0585 (100.0%)   0.0601 (100.0%)  Total

===-------------------------------------------------------------------------===
                          Clang front-end time report
===-------------------------------------------------------------------------===
  Total Execution Time: 270.8040 seconds (270.9012 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
  268.7339 (100.0%)   2.0701 (100.0%)  270.8040 (100.0%)  270.9012 (100.0%)  Clang front-end timer
  268.7339 (100.0%)   2.0701 (100.0%)  270.8040 (100.0%)  270.9012 (100.0%)  Total

