-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_precompute_conv12_halo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    patch_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    patch_ce0 : OUT STD_LOGIC;
    patch_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    h0 : IN STD_LOGIC_VECTOR (8 downto 0);
    w0 : IN STD_LOGIC_VECTOR (7 downto 0);
    th_eff : IN STD_LOGIC_VECTOR (7 downto 0);
    tw_eff : IN STD_LOGIC_VECTOR (7 downto 0);
    conv1_weights_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    conv1_weights_ce0 : OUT STD_LOGIC;
    conv1_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv1_biases_ce0 : OUT STD_LOGIC;
    conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv2_weights_ce0 : OUT STD_LOGIC;
    conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv2_biases_ce0 : OUT STD_LOGIC;
    conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_buf_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv2_buf_ce0 : OUT STD_LOGIC;
    conv2_buf_we0 : OUT STD_LOGIC;
    conv2_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_293_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_ce : OUT STD_LOGIC;
    grp_fu_297_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_297_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_297_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_297_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_precompute_conv12_halo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv11_FE : STD_LOGIC_VECTOR (10 downto 0) := "00011111110";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_FE : STD_LOGIC_VECTOR (9 downto 0) := "0011111110";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv10_3FC : STD_LOGIC_VECTOR (9 downto 0) := "1111111100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln141_1_fu_278_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln141_1_reg_884 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal w0_cast4_fu_307_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal w0_cast4_reg_899 : STD_LOGIC_VECTOR (9 downto 0);
    signal h0_cast2_fu_311_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal h0_cast2_reg_904 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln77_fu_319_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln77_reg_910 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln142_fu_331_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln142_reg_915 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln144_fu_341_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln144_reg_921 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_849_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal bound4_reg_926 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln141_4_fu_420_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln141_4_reg_934 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln141_fu_440_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln141_reg_939 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln141_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_1_fu_448_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln141_1_reg_944 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln141_3_fu_456_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln141_3_reg_949 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln141_fu_528_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln141_reg_954 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln141_3_fu_532_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln141_3_reg_959 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln143_fu_538_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln143_reg_964 : STD_LOGIC_VECTOR (17 downto 0);
    signal gxc_fu_598_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal gxc_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln73_fu_612_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln73_reg_978 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln73_fu_618_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln73_reg_983 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln73_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln82_fu_639_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln82_reg_993 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal v_fu_646_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_reg_998 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_buf_addr_reg_1003 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln151_fu_820_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln151_reg_1011 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln153_fu_826_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln153_reg_1016 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln151_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c1_vec_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal c1_vec_ce0 : STD_LOGIC;
    signal c1_vec_we0 : STD_LOGIC;
    signal c1_vec_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal c1_vec_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_idle : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_ready : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_ce0 : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_ce0 : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out_ap_vld : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_ce : STD_LOGIC;
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_ce : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_ap_start : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_ap_done : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_ap_idle : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_ap_ready : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_conv2_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2_single_from_c1_fu_259_conv2_weights_ce0 : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_conv2_biases_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_single_from_c1_fu_259_conv2_biases_ce0 : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_c1_vec_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv2_single_from_c1_fu_259_c1_vec_ce0 : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_ce : STD_LOGIC;
    signal grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_ce : STD_LOGIC;
    signal c1_reg_219 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal n2_reg_231 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_conv2_single_from_c1_fu_259_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln152_3_fu_809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xi_fu_138 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln143_fu_831_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal yi_fu_142 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten6_fu_146 : STD_LOGIC_VECTOR (16 downto 0);
    signal tw_eff_cast_fu_274_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_fu_315_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln142_fu_325_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal w0_cast6_fu_303_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln144_fu_335_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln141_fu_355_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln142_1_fu_363_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln142_fu_359_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_4_fu_382_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_1_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_fu_393_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_fu_388_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln141_1_fu_351_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln143_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln141_fu_429_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln141_2_fu_460_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln142_2_fu_468_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln142_1_fu_464_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_6_fu_487_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_473_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_3_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_7_fu_498_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_7_fu_493_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln26_5_fu_512_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal gyc_fu_407_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln141_2_fu_520_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln143_1_fu_542_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln144_1_fu_546_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_5_fu_565_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_3_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_1_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_8_fu_584_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_1_fu_571_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_627_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln82_5_fu_635_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln82_fu_623_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal data_fu_654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_fu_658_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_fu_668_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_1_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_708_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_716_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_739_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln152_fu_747_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln152_1_fu_759_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln152_fu_763_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln152_1_fu_769_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln152_fu_774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_fu_786_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl3_fu_778_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln152_2_fu_794_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln152_2_fu_798_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln152_3_fu_804_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_849_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_849_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_849_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1021_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1021_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1021_ce : STD_LOGIC;
    signal grp_fu_1025_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1025_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1025_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal grp_fu_849_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_849_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln141 : IN STD_LOGIC_VECTOR (9 downto 0);
        trunc_ln142_mid2 : IN STD_LOGIC_VECTOR (6 downto 0);
        add_ln82 : IN STD_LOGIC_VECTOR (10 downto 0);
        sub_ln77 : IN STD_LOGIC_VECTOR (6 downto 0);
        conv1_weights_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        conv1_weights_ce0 : OUT STD_LOGIC;
        conv1_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gxc : IN STD_LOGIC_VECTOR (9 downto 0);
        sext_ln144_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        w0_cast6 : IN STD_LOGIC_VECTOR (7 downto 0);
        patch_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        patch_ce0 : OUT STD_LOGIC;
        patch_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        v_2_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1021_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1021_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1021_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1021_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1021_p_ce : OUT STD_LOGIC;
        grp_fu_1025_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1025_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1025_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1025_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv2_single_from_c1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n2 : IN STD_LOGIC_VECTOR (4 downto 0);
        conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_weights_ce0 : OUT STD_LOGIC;
        conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_biases_ce0 : OUT STD_LOGIC;
        conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        c1_vec_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c1_vec_ce0 : OUT STD_LOGIC;
        c1_vec_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1021_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1021_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1021_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1021_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1021_p_ce : OUT STD_LOGIC;
        grp_fu_1025_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1025_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1025_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1025_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_am_addmul_8ns_3ns_9ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    c1_vec_U : component srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => c1_vec_address0,
        ce0 => c1_vec_ce0,
        we0 => c1_vec_we0,
        d0 => c1_vec_d0,
        q0 => c1_vec_q0);

    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242 : component srcnn_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start,
        ap_done => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done,
        ap_idle => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_idle,
        ap_ready => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_ready,
        v => v_reg_998,
        sext_ln141 => add_ln141_3_reg_959,
        trunc_ln142_mid2 => trunc_ln141_reg_954,
        add_ln82 => add_ln82_reg_993,
        sub_ln77 => sub_ln77_reg_910,
        conv1_weights_address0 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_address0,
        conv1_weights_ce0 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_ce0,
        conv1_weights_q0 => conv1_weights_q0,
        gxc => gxc_reg_969,
        sext_ln144_1 => gxc_reg_969,
        w0_cast6 => w0,
        patch_address0 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_address0,
        patch_ce0 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_ce0,
        patch_q0 => patch_q0,
        v_2_out => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out,
        v_2_out_ap_vld => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out_ap_vld,
        grp_fu_1021_p_din0 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din0,
        grp_fu_1021_p_din1 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din1,
        grp_fu_1021_p_opcode => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_opcode,
        grp_fu_1021_p_dout0 => grp_fu_293_p_dout0,
        grp_fu_1021_p_ce => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_ce,
        grp_fu_1025_p_din0 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din0,
        grp_fu_1025_p_din1 => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din1,
        grp_fu_1025_p_dout0 => grp_fu_297_p_dout0,
        grp_fu_1025_p_ce => grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_ce);

    grp_conv2_single_from_c1_fu_259 : component srcnn_conv2_single_from_c1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2_single_from_c1_fu_259_ap_start,
        ap_done => grp_conv2_single_from_c1_fu_259_ap_done,
        ap_idle => grp_conv2_single_from_c1_fu_259_ap_idle,
        ap_ready => grp_conv2_single_from_c1_fu_259_ap_ready,
        n2 => trunc_ln153_reg_1016,
        conv2_weights_address0 => grp_conv2_single_from_c1_fu_259_conv2_weights_address0,
        conv2_weights_ce0 => grp_conv2_single_from_c1_fu_259_conv2_weights_ce0,
        conv2_weights_q0 => conv2_weights_q0,
        conv2_biases_address0 => grp_conv2_single_from_c1_fu_259_conv2_biases_address0,
        conv2_biases_ce0 => grp_conv2_single_from_c1_fu_259_conv2_biases_ce0,
        conv2_biases_q0 => conv2_biases_q0,
        c1_vec_address0 => grp_conv2_single_from_c1_fu_259_c1_vec_address0,
        c1_vec_ce0 => grp_conv2_single_from_c1_fu_259_c1_vec_ce0,
        c1_vec_q0 => c1_vec_q0,
        ap_return => grp_conv2_single_from_c1_fu_259_ap_return,
        grp_fu_1021_p_din0 => grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din0,
        grp_fu_1021_p_din1 => grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din1,
        grp_fu_1021_p_opcode => grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_opcode,
        grp_fu_1021_p_dout0 => grp_fu_293_p_dout0,
        grp_fu_1021_p_ce => grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_ce,
        grp_fu_1025_p_din0 => grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din0,
        grp_fu_1025_p_din1 => grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din1,
        grp_fu_1025_p_dout0 => grp_fu_297_p_dout0,
        grp_fu_1025_p_ce => grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_ce);

    am_addmul_8ns_3ns_9ns_18_4_1_U177 : component srcnn_am_addmul_8ns_3ns_9ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_849_p0,
        din1 => grp_fu_849_p1,
        din2 => grp_fu_849_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_849_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv2_single_from_c1_fu_259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2_single_from_c1_fu_259_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln151_fu_814_p2 = ap_const_lv1_0))) then 
                    grp_conv2_single_from_c1_fu_259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2_single_from_c1_fu_259_ap_ready = ap_const_logic_1)) then 
                    grp_conv2_single_from_c1_fu_259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_ready = ap_const_logic_1)) then 
                    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c1_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                c1_reg_219 <= add_ln73_reg_978;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln141_fu_415_p2 = ap_const_lv1_0))) then 
                c1_reg_219 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten6_fu_146 <= ap_const_lv17_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln151_fu_814_p2 = ap_const_lv1_1))) then 
                indvar_flatten6_fu_146 <= add_ln141_4_reg_934;
            end if; 
        end if;
    end process;

    n2_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln73_fu_606_p2 = ap_const_lv1_1))) then 
                n2_reg_231 <= ap_const_lv6_0;
            elsif (((grp_conv2_single_from_c1_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                n2_reg_231 <= add_ln151_reg_1011;
            end if; 
        end if;
    end process;

    xi_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                xi_fu_138 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln151_fu_814_p2 = ap_const_lv1_1))) then 
                xi_fu_138 <= add_ln143_fu_831_p2;
            end if; 
        end if;
    end process;

    yi_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                yi_fu_142 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln151_fu_814_p2 = ap_const_lv1_1))) then 
                yi_fu_142 <= select_ln141_1_reg_944;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                add_ln141_1_reg_884 <= add_ln141_1_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln141_fu_415_p2 = ap_const_lv1_0))) then
                add_ln141_3_reg_959 <= add_ln141_3_fu_532_p2;
                gxc_reg_969 <= gxc_fu_598_p3;
                select_ln141_1_reg_944 <= select_ln141_1_fu_448_p3;
                select_ln141_reg_939 <= select_ln141_fu_440_p3;
                trunc_ln141_reg_954 <= trunc_ln141_fu_528_p1;
                    zext_ln141_3_reg_949(8 downto 0) <= zext_ln141_3_fu_456_p1(8 downto 0);
                    zext_ln143_reg_964(8 downto 0) <= zext_ln143_fu_538_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln141_4_reg_934 <= add_ln141_4_fu_420_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln151_reg_1011 <= add_ln151_fu_820_p2;
                conv2_buf_addr_reg_1003 <= zext_ln152_3_fu_809_p1(18 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln73_reg_978 <= add_ln73_fu_612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln82_reg_993 <= add_ln82_fu_639_p2;
                v_reg_998 <= v_fu_646_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                bound4_reg_926 <= grp_fu_849_p3;
                    h0_cast2_reg_904(8 downto 0) <= h0_cast2_fu_311_p1(8 downto 0);
                sext_ln142_reg_915 <= sext_ln142_fu_331_p1;
                sext_ln144_reg_921 <= sext_ln144_fu_341_p1;
                sub_ln77_reg_910 <= sub_ln77_fu_319_p2;
                    w0_cast4_reg_899(7 downto 0) <= w0_cast4_fu_307_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln151_fu_814_p2 = ap_const_lv1_0))) then
                trunc_ln153_reg_1016 <= trunc_ln153_fu_826_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln73_fu_606_p2 = ap_const_lv1_0))) then
                    zext_ln73_reg_983(6 downto 0) <= zext_ln73_fu_618_p1(6 downto 0);
            end if;
        end if;
    end process;
    w0_cast4_reg_899(9 downto 8) <= "00";
    h0_cast2_reg_904(9) <= '0';
    zext_ln141_3_reg_949(12 downto 9) <= "0000";
    zext_ln143_reg_964(17 downto 9) <= "000000000";
    zext_ln73_reg_983(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln141_fu_415_p2, ap_CS_fsm_state6, icmp_ln73_fu_606_p2, ap_CS_fsm_state10, icmp_ln151_fu_814_p2, grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done, grp_conv2_single_from_c1_fu_259_ap_done, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln141_fu_415_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln73_fu_606_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln151_fu_814_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((grp_conv2_single_from_c1_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln141_1_fu_278_p2 <= std_logic_vector(unsigned(tw_eff_cast_fu_274_p1) + unsigned(ap_const_lv9_4));
    add_ln141_3_fu_532_p2 <= std_logic_vector(unsigned(select_ln141_2_fu_520_p3) + unsigned(ap_const_lv10_3FC));
    add_ln141_4_fu_420_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_146) + unsigned(ap_const_lv17_1));
    add_ln141_fu_429_p2 <= std_logic_vector(unsigned(yi_fu_142) + unsigned(ap_const_lv9_1));
    add_ln142_1_fu_363_p2 <= std_logic_vector(signed(sext_ln142_reg_915) + signed(zext_ln141_fu_355_p1));
    add_ln142_2_fu_468_p2 <= std_logic_vector(signed(sext_ln142_reg_915) + signed(zext_ln141_2_fu_460_p1));
    add_ln142_fu_325_p2 <= std_logic_vector(unsigned(h0) + unsigned(ap_const_lv9_1FE));
    add_ln143_fu_831_p2 <= std_logic_vector(unsigned(select_ln141_reg_939) + unsigned(ap_const_lv9_1));
    add_ln144_1_fu_546_p2 <= std_logic_vector(signed(sext_ln144_reg_921) + signed(zext_ln143_1_fu_542_p1));
    add_ln144_fu_335_p2 <= std_logic_vector(unsigned(w0_cast6_fu_303_p1) + unsigned(ap_const_lv9_1FE));
    add_ln151_fu_820_p2 <= std_logic_vector(unsigned(n2_reg_231) + unsigned(ap_const_lv6_1));
    add_ln152_1_fu_769_p2 <= std_logic_vector(unsigned(add_ln152_fu_763_p2) + unsigned(zext_ln141_3_reg_949));
    add_ln152_2_fu_798_p2 <= std_logic_vector(unsigned(p_shl3_fu_778_p3) + unsigned(zext_ln152_2_fu_794_p1));
    add_ln152_3_fu_804_p2 <= std_logic_vector(unsigned(add_ln152_2_fu_798_p2) + unsigned(zext_ln143_reg_964));
    add_ln152_fu_763_p2 <= std_logic_vector(unsigned(zext_ln152_fu_747_p1) + unsigned(zext_ln152_1_fu_759_p1));
    add_ln26_1_fu_571_p2 <= std_logic_vector(unsigned(add_ln26_5_fu_565_p2) + unsigned(w0_cast4_reg_899));
    add_ln26_4_fu_382_p2 <= std_logic_vector(unsigned(zext_ln142_fu_359_p1) + unsigned(ap_const_lv10_3FE));
    add_ln26_5_fu_565_p2 <= std_logic_vector(unsigned(zext_ln143_1_fu_542_p1) + unsigned(ap_const_lv10_3FE));
    add_ln26_6_fu_487_p2 <= std_logic_vector(unsigned(zext_ln142_1_fu_464_p1) + unsigned(ap_const_lv10_3FE));
    add_ln26_7_fu_493_p2 <= std_logic_vector(unsigned(add_ln26_6_fu_487_p2) + unsigned(h0_cast2_reg_904));
    add_ln26_fu_388_p2 <= std_logic_vector(unsigned(add_ln26_4_fu_382_p2) + unsigned(h0_cast2_reg_904));
    add_ln73_fu_612_p2 <= std_logic_vector(unsigned(c1_reg_219) + unsigned(ap_const_lv7_1));
    add_ln82_fu_639_p2 <= std_logic_vector(unsigned(zext_ln82_5_fu_635_p1) + unsigned(zext_ln82_fu_623_p1));
    and_ln18_fu_724_p2 <= (xor_ln18_fu_696_p2 and icmp_ln18_fu_690_p2);
    and_ln25_fu_684_p2 <= (icmp_ln25_fu_672_p2 and icmp_ln25_1_fu_678_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_conv2_single_from_c1_fu_259_ap_done)
    begin
        if ((grp_conv2_single_from_c1_fu_259_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done)
    begin
        if ((grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln141_fu_415_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln141_fu_415_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln141_fu_415_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln141_fu_415_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    c1_vec_address0_assign_proc : process(zext_ln73_reg_983, grp_conv2_single_from_c1_fu_259_c1_vec_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            c1_vec_address0 <= zext_ln73_reg_983(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            c1_vec_address0 <= grp_conv2_single_from_c1_fu_259_c1_vec_address0;
        else 
            c1_vec_address0 <= "XXXXXX";
        end if; 
    end process;


    c1_vec_ce0_assign_proc : process(grp_conv2_single_from_c1_fu_259_c1_vec_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            c1_vec_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            c1_vec_ce0 <= grp_conv2_single_from_c1_fu_259_c1_vec_ce0;
        else 
            c1_vec_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    c1_vec_d0 <= 
        ap_const_lv32_0 when (and_ln18_fu_724_p2(0) = '1') else 
        select_ln25_fu_716_p3;

    c1_vec_we0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            c1_vec_we0 <= ap_const_logic_1;
        else 
            c1_vec_we0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_biases_address0 <= zext_ln73_fu_618_p1(6 - 1 downto 0);

    conv1_biases_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv1_biases_ce0 <= ap_const_logic_1;
        else 
            conv1_biases_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_address0 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_address0;
    conv1_weights_ce0 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_ce0;
    conv2_biases_address0 <= grp_conv2_single_from_c1_fu_259_conv2_biases_address0;
    conv2_biases_ce0 <= grp_conv2_single_from_c1_fu_259_conv2_biases_ce0;
    conv2_buf_address0 <= conv2_buf_addr_reg_1003;

    conv2_buf_ce0_assign_proc : process(grp_conv2_single_from_c1_fu_259_ap_done, ap_CS_fsm_state11)
    begin
        if (((grp_conv2_single_from_c1_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            conv2_buf_ce0 <= ap_const_logic_1;
        else 
            conv2_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_buf_d0 <= grp_conv2_single_from_c1_fu_259_ap_return;

    conv2_buf_we0_assign_proc : process(grp_conv2_single_from_c1_fu_259_ap_done, ap_CS_fsm_state11)
    begin
        if (((grp_conv2_single_from_c1_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            conv2_buf_we0 <= ap_const_logic_1;
        else 
            conv2_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_weights_address0 <= grp_conv2_single_from_c1_fu_259_conv2_weights_address0;
    conv2_weights_ce0 <= grp_conv2_single_from_c1_fu_259_conv2_weights_ce0;
    data_fu_654_p1 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out;
    empty_fu_315_p1 <= h0(7 - 1 downto 0);
    grp_conv2_single_from_c1_fu_259_ap_start <= grp_conv2_single_from_c1_fu_259_ap_start_reg;

    grp_fu_1021_ce_assign_proc : process(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_ce, grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_ce, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1021_ce <= grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1021_ce <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_ce;
        else 
            grp_fu_1021_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1021_p0_assign_proc : process(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din0, grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din0, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1021_p0 <= grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1021_p0 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din0;
        else 
            grp_fu_1021_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1021_p1_assign_proc : process(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din1, grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din1, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1021_p1 <= grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1021_p1 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din1;
        else 
            grp_fu_1021_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1025_ce_assign_proc : process(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_ce, grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_ce, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1025_ce <= grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1025_ce <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_ce;
        else 
            grp_fu_1025_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1025_p0_assign_proc : process(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din0, grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din0, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1025_p0 <= grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1025_p0 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din0;
        else 
            grp_fu_1025_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1025_p1_assign_proc : process(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din1, grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din1, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1025_p1 <= grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1025_p1 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din1;
        else 
            grp_fu_1025_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_293_p_ce <= grp_fu_1021_ce;
    grp_fu_293_p_din0 <= grp_fu_1021_p0;
    grp_fu_293_p_din1 <= grp_fu_1021_p1;
    grp_fu_293_p_opcode <= ap_const_lv2_0;
    grp_fu_297_p_ce <= grp_fu_1025_ce;
    grp_fu_297_p_din0 <= grp_fu_1025_p0;
    grp_fu_297_p_din1 <= grp_fu_1025_p1;
    grp_fu_849_p0 <= grp_fu_849_p00(8 - 1 downto 0);
    grp_fu_849_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(th_eff),9));
    grp_fu_849_p1 <= ap_const_lv9_4(3 - 1 downto 0);
    grp_fu_849_p2 <= grp_fu_849_p20(9 - 1 downto 0);
    grp_fu_849_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln141_1_fu_278_p2),18));
    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg;
    gxc_fu_598_p3 <= 
        select_ln26_8_fu_584_p3 when (or_ln26_1_fu_592_p2(0) = '1') else 
        add_ln26_1_fu_571_p2;
    gyc_fu_407_p3 <= 
        select_ln26_fu_393_p3 when (or_ln26_fu_401_p2(0) = '1') else 
        add_ln26_fu_388_p2;
    h0_cast2_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h0),10));
    icmp_ln141_fu_415_p2 <= "1" when (zext_ln141_1_fu_351_p1 = bound4_reg_926) else "0";
    icmp_ln143_fu_435_p2 <= "1" when (xi_fu_138 = add_ln141_1_reg_884) else "0";
    icmp_ln151_fu_814_p2 <= "1" when (n2_reg_231 = ap_const_lv6_20) else "0";
    icmp_ln18_fu_690_p2 <= "1" when (y_fp_exp_fu_658_p4 = ap_const_lv8_FF) else "0";
    icmp_ln25_1_fu_678_p2 <= "1" when (y_fp_sig_fu_668_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_672_p2 <= "1" when (y_fp_exp_fu_658_p4 = ap_const_lv8_0) else "0";
    icmp_ln26_1_fu_376_p2 <= "1" when (signed(add_ln142_1_fu_363_p2) > signed(ap_const_lv11_FE)) else "0";
    icmp_ln26_3_fu_559_p2 <= "1" when (signed(add_ln144_1_fu_546_p2) > signed(ap_const_lv10_FE)) else "0";
    icmp_ln26_fu_481_p2 <= "1" when (signed(add_ln142_2_fu_468_p2) > signed(ap_const_lv11_FE)) else "0";
    icmp_ln73_fu_606_p2 <= "1" when (c1_reg_219 = ap_const_lv7_40) else "0";
    or_ln26_1_fu_592_p2 <= (tmp_7_fu_551_p3 or icmp_ln26_3_fu_559_p2);
    or_ln26_3_fu_506_p2 <= (tmp_6_fu_473_p3 or icmp_ln26_fu_481_p2);
    or_ln26_fu_401_p2 <= (tmp_5_fu_368_p3 or icmp_ln26_1_fu_376_p2);
    p_shl3_fu_778_p3 <= (trunc_ln152_fu_774_p1 & ap_const_lv6_0);
    p_shl4_fu_786_p3 <= (add_ln152_1_fu_769_p2 & ap_const_lv2_0);
    patch_address0 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_address0;
    patch_ce0 <= grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_ce0;
    res_fu_708_p3 <= 
        grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out when (ymaggreater_fu_702_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln141_1_fu_448_p3 <= 
        add_ln141_fu_429_p2 when (icmp_ln143_fu_435_p2(0) = '1') else 
        yi_fu_142;
    select_ln141_2_fu_520_p3 <= 
        select_ln26_5_fu_512_p3 when (icmp_ln143_fu_435_p2(0) = '1') else 
        gyc_fu_407_p3;
    select_ln141_fu_440_p3 <= 
        ap_const_lv9_0 when (icmp_ln143_fu_435_p2(0) = '1') else 
        xi_fu_138;
    select_ln25_fu_716_p3 <= 
        grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out when (and_ln25_fu_684_p2(0) = '1') else 
        res_fu_708_p3;
    select_ln26_5_fu_512_p3 <= 
        select_ln26_7_fu_498_p3 when (or_ln26_3_fu_506_p2(0) = '1') else 
        add_ln26_7_fu_493_p2;
    select_ln26_7_fu_498_p3 <= 
        ap_const_lv10_0 when (tmp_6_fu_473_p3(0) = '1') else 
        ap_const_lv10_FE;
    select_ln26_8_fu_584_p3 <= 
        ap_const_lv10_0 when (tmp_8_fu_576_p3(0) = '1') else 
        ap_const_lv10_FE;
    select_ln26_fu_393_p3 <= 
        ap_const_lv10_0 when (tmp_5_fu_368_p3(0) = '1') else 
        ap_const_lv10_FE;
        sext_ln142_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln142_fu_325_p2),11));

        sext_ln144_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln144_fu_335_p2),10));

    sub_ln77_fu_319_p2 <= std_logic_vector(unsigned(ap_const_lv7_6) - unsigned(empty_fu_315_p1));
    tmp_1_fu_739_p3 <= (n2_reg_231 & ap_const_lv6_0);
    tmp_2_fu_751_p3 <= (n2_reg_231 & ap_const_lv2_0);
    tmp_5_fu_368_p3 <= add_ln142_1_fu_363_p2(10 downto 10);
    tmp_6_fu_473_p3 <= add_ln142_2_fu_468_p2(10 downto 10);
    tmp_7_fu_551_p3 <= add_ln144_1_fu_546_p2(9 downto 9);
    tmp_8_fu_576_p3 <= add_ln144_1_fu_546_p2(9 downto 9);
    tmp_fu_627_p3 <= (c1_reg_219 & ap_const_lv3_0);
    trunc_ln141_fu_528_p1 <= select_ln141_2_fu_520_p3(7 - 1 downto 0);
    trunc_ln152_fu_774_p1 <= add_ln152_1_fu_769_p2(12 - 1 downto 0);
    trunc_ln153_fu_826_p1 <= n2_reg_231(5 - 1 downto 0);
    tw_eff_cast_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tw_eff),9));
    v_fu_646_p1 <= conv1_biases_q0;
    w0_cast4_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w0),10));
    w0_cast6_fu_303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w0),9));
    xor_ln18_fu_696_p2 <= (icmp_ln25_1_fu_678_p2 xor ap_const_lv1_1);
    y_fp_exp_fu_658_p4 <= data_fu_654_p1(30 downto 23);
    y_fp_sig_fu_668_p1 <= data_fu_654_p1(23 - 1 downto 0);
    ymaggreater_fu_702_p2 <= "1" when (signed(data_fu_654_p1) > signed(ap_const_lv32_0)) else "0";
    zext_ln141_1_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvar_flatten6_fu_146),18));
    zext_ln141_2_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln141_fu_429_p2),11));
    zext_ln141_3_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln141_1_fu_448_p3),13));
    zext_ln141_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yi_fu_142),11));
    zext_ln142_1_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln141_fu_429_p2),10));
    zext_ln142_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yi_fu_142),10));
    zext_ln143_1_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln141_fu_440_p3),10));
    zext_ln143_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln141_fu_440_p3),18));
    zext_ln152_1_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_751_p3),13));
    zext_ln152_2_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_786_p3),18));
    zext_ln152_3_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln152_3_fu_804_p2),64));
    zext_ln152_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_739_p3),13));
    zext_ln73_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c1_reg_219),64));
    zext_ln82_5_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_627_p3),11));
    zext_ln82_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c1_reg_219),11));
end behav;
