#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 09:08:30 2025
# Process ID: 61702
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 3156.071 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.082 ; gain = 114.992 ; free physical = 254816 ; free virtual = 382543
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61714
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.570 ; gain = 399.559 ; free physical = 254373 ; free virtual = 382100
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3757.312 ; gain = 1325.301 ; free physical = 253525 ; free virtual = 381264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3757.312 ; gain = 1325.301 ; free physical = 253397 ; free virtual = 381136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3777.238 ; gain = 1345.227 ; free physical = 253388 ; free virtual = 381127
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 4103.008 ; gain = 1670.996 ; free physical = 245201 ; free virtual = 372952
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 251   
	                8 Bit    Registers := 2311  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input    8 Bit        Muxes := 2296  
	   2 Input    7 Bit        Muxes := 3506  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 68    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[7]' (FDE) to 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[8]' (FDE) to 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_120649_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_120659_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_120679_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_120689_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_120699_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_120709_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_120769_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_120779_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_120789_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_120704_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_120799_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_120704_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_reg_120794_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_120704_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_120784_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_120704_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_reg_120774_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_120704_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_120764_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_120704_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_120704_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_reg_120694_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_reg_120694_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_120684_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_120684_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_120674_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_120674_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_120654_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_120654_reg[7]' (FDE) to 'agg_tmp_i_i_i_i613_i613_i613_i_i_reg_120644_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_reg_120644_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_120474_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i2135_i_i_reg_120274_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_120474_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_42316_reg[7]' (FDE) to 'reg_42426_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i1573_i_i_1_reg_120409_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_120474_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_120419_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_120419_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i1419_i_i_1_reg_120449_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_120474_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i1421_i_i_1_reg_120459_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i1421_i_i_1_reg_120459_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_1_reg_120479_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_1_reg_120479_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i1573_i_i_1_reg_120409_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_120474_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_120419_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_120474_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i1419_i_i_1_reg_120449_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_120474_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i_i_i_reg_119864_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42416_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i386_i_reg_121344_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42566_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42326_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i462_i_i_reg_121654_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_120669_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i_i614_i_reg_121284_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42546_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i540_i_i_i_reg_121784_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42576_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i_i1022_i_i_1_reg_121519_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i72_i_i_i_reg_121904_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i779_i_i_reg_120604_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42336_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i320_i_i_i_i_reg_122024_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42396_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i_i_i_reg_119934_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_24060_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_24064_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_24068_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_24072_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_24076_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_24080_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_24084_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_24088_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_24092_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_24096_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_24100_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_24104_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_24108_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_24112_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_24116_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42268_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i2521_i_i_reg_120164_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i_i936_i_reg_121214_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i_i2367_i_i_reg_120204_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 4211.188 ; gain = 1779.176 ; free physical = 238895 ; free virtual = 366728
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 4211.188 ; gain = 1779.176 ; free physical = 239938 ; free virtual = 367847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 4219.191 ; gain = 1787.180 ; free physical = 231845 ; free virtual = 359762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 4231.777 ; gain = 1799.766 ; free physical = 239319 ; free virtual = 367281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 4231.777 ; gain = 1799.766 ; free physical = 239316 ; free virtual = 367278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 4231.777 ; gain = 1799.766 ; free physical = 239210 ; free virtual = 367172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 4231.777 ; gain = 1799.766 ; free physical = 239210 ; free virtual = 367172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 4231.777 ; gain = 1799.766 ; free physical = 237994 ; free virtual = 365957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 4231.777 ; gain = 1799.766 ; free physical = 236939 ; free virtual = 364901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    16|
|3     |LUT2  |   866|
|4     |LUT3  |  2710|
|5     |LUT4  | 11873|
|6     |LUT5  |  5363|
|7     |LUT6  | 33818|
|8     |MUXF7 |    25|
|9     |FDRE  | 19392|
|10    |FDSE  |    46|
|11    |IBUF  | 16004|
|12    |OBUF  |   138|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                   |Cells |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                         | 90252|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |   105|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |    30|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_27                                       |    21|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |    31|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_26                                       |    21|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |    30|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_25                                       |    21|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |    31|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_24                                       |    21|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |    31|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_23                                       |    21|
|13    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |    30|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_22                                       |    21|
|15    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |    32|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_21                                       |    21|
|17    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |    34|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_20                                       |    21|
|19    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |    33|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_19                                       |    21|
|21    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_8                                                 |    32|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_18                                       |    21|
|23    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |    31|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |    21|
|25    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_10                                                |    31|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |    21|
|27    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_11                                                |    36|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |    21|
|29    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_12                                                |    30|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |    21|
|31    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_13                                                |    32|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |    21|
|33    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_15_4 | 73515|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 4231.777 ; gain = 1799.766 ; free physical = 236412 ; free virtual = 364375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 4235.688 ; gain = 1803.676 ; free physical = 253037 ; free virtual = 380999
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 4235.688 ; gain = 1803.676 ; free physical = 253045 ; free virtual = 380995
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4235.688 ; gain = 0.000 ; free physical = 247236 ; free virtual = 375185
INFO: [Netlist 29-17] Analyzing 16030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4427.941 ; gain = 0.000 ; free physical = 252916 ; free virtual = 380865
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16004 instances

Synth Design complete | Checksum: 2f160999
INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:02:43 . Memory (MB): peak = 4427.941 ; gain = 2019.859 ; free physical = 252520 ; free virtual = 380469
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17385.095; main = 3712.749; forked = 14044.780
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22421.453; main = 4427.945; forked = 18189.672
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4491.973 ; gain = 64.031 ; free physical = 248583 ; free virtual = 376531

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d465487

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4584.363 ; gain = 92.391 ; free physical = 247993 ; free virtual = 375941

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10d465487

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 252782 ; free virtual = 380731
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d465487

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 252752 ; free virtual = 380701
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b6778749

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 249235 ; free virtual = 377184
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ea51a6dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 252517 ; free virtual = 380465
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: e43a94a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 252342 ; free virtual = 380291
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b8aaeb20

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 251785 ; free virtual = 379734

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b8aaeb20

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 249924 ; free virtual = 377873

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b8aaeb20

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 249869 ; free virtual = 377818

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 249752 ; free virtual = 377701
Ending Netlist Obfuscation Task | Checksum: b8aaeb20

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4753.316 ; gain = 0.000 ; free physical = 249670 ; free virtual = 377619
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 4753.316 ; gain = 325.375 ; free physical = 249656 ; free virtual = 377605
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 09:11:49 2025...
