
out/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 00 02 20 45 04 00 08 89 01 00 08 95 01 00 08     ... E...........
 8000010:	9d 01 00 08 a5 01 00 08 ad 01 00 08 00 00 00 00     ................
	...
 800002c:	b5 01 00 08 c1 01 00 08 00 00 00 00 cd 01 00 08     ................
 800003c:	d9 01 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800004c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800005c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800006c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800007c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800008c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800009c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 80000ac:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 80000bc:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 80000cc:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 80000dc:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 80000ec:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 80000fc:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800010c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800011c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800012c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800013c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800014c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800015c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800016c:	a1 04 00 08 a1 04 00 08 a1 04 00 08 a1 04 00 08     ................
 800017c:	a1 04 00 08 a1 04 00 08 a1 04 00 08                 ............

08000188 <NMI_Handler>:
/******************************************************************************/
/*            Cortex-M4 Processor Exceptions Handlers                         */
/******************************************************************************/

void NMI_Handler(void)
{
 8000188:	b480      	push	{r7}
 800018a:	af00      	add	r7, sp, #0
}
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop

08000194 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000198:	e7fe      	b.n	8000198 <HardFault_Handler+0x4>
 800019a:	bf00      	nop

0800019c <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 800019c:	b480      	push	{r7}
 800019e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80001a0:	e7fe      	b.n	80001a0 <MemManage_Handler+0x4>
 80001a2:	bf00      	nop

080001a4 <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 80001a4:	b480      	push	{r7}
 80001a6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80001a8:	e7fe      	b.n	80001a8 <BusFault_Handler+0x4>
 80001aa:	bf00      	nop

080001ac <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 80001ac:	b480      	push	{r7}
 80001ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80001b0:	e7fe      	b.n	80001b0 <UsageFault_Handler+0x4>
 80001b2:	bf00      	nop

080001b4 <SVC_Handler>:
}

/* SVCall exception handler */
void SVC_Handler(void)
{
 80001b4:	b480      	push	{r7}
 80001b6:	af00      	add	r7, sp, #0
}
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bc80      	pop	{r7}
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop

080001c0 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80001c0:	b480      	push	{r7}
 80001c2:	af00      	add	r7, sp, #0
}
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bc80      	pop	{r7}
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop

080001cc <PendSV_Handler>:

/* PendSVC exception handler */
void PendSV_Handler(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
}
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bc80      	pop	{r7}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop

080001d8 <SysTick_Handler>:

/* SysTick Handler */
void SysTick_Handler(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  __stm32_tick++;
 80001dc:	f240 031c 	movw	r3, #28
 80001e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f103 0201 	add.w	r2, r3, #1
 80001ea:	f240 031c 	movw	r3, #28
 80001ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001f2:	601a      	str	r2, [r3, #0]
}
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bc80      	pop	{r7}
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop

080001fc <low_level_init>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void low_level_init(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000200:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000204:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000208:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800020c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000210:	6812      	ldr	r2, [r2, #0]
 8000212:	f042 0201 	orr.w	r2, r2, #1
 8000216:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000218:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800021c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000220:	f04f 0200 	mov.w	r2, #0
 8000224:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000226:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800022a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800022e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000232:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000236:	6812      	ldr	r2, [r2, #0]
 8000238:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800023c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000240:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000242:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000246:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800024a:	f243 0210 	movw	r2, #12304	; 0x3010
 800024e:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8000252:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000254:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000258:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800025c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000260:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000264:	6812      	ldr	r2, [r2, #0]
 8000266:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800026a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800026c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000270:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000274:	f04f 0200 	mov.w	r2, #0
 8000278:	60da      	str	r2, [r3, #12]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800027a:	f000 f809 	bl	8000290 <SetSysClock>
#ifdef VECT_TAB_SRAM
  /* Vector Table Relocation in Internal SRAM */
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET;
#else
  /* Vector Table Relocation in Internal FLASH */
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;
 800027e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000282:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000286:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800028a:	609a      	str	r2, [r3, #8]
#endif
}
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop

08000290 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000296:	f04f 0300 	mov.w	r3, #0
 800029a:	607b      	str	r3, [r7, #4]
 800029c:	f04f 0300 	mov.w	r3, #0
 80002a0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80002a2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80002a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80002aa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80002ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80002b2:	6812      	ldr	r2, [r2, #0]
 80002b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80002b8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80002ba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80002be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002c8:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	f103 0301 	add.w	r3, r3, #1
 80002d0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d103      	bne.n	80002e0 <SetSysClock+0x50>
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80002de:	d1ec      	bne.n	80002ba <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80002e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80002e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d003      	beq.n	80002fa <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 80002f2:	f04f 0301 	mov.w	r3, #1
 80002f6:	603b      	str	r3, [r7, #0]
 80002f8:	e002      	b.n	8000300 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80002fa:	f04f 0300 	mov.w	r3, #0
 80002fe:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	2b01      	cmp	r3, #1
 8000304:	f040 8082 	bne.w	800040c <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000308:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800030c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000310:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000314:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000318:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800031a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800031e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000320:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000324:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000328:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800032c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000330:	6812      	ldr	r2, [r2, #0]
 8000332:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000336:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000338:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800033c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000340:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000344:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000348:	6892      	ldr	r2, [r2, #8]
 800034a:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800034c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000350:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000354:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000358:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800035c:	6892      	ldr	r2, [r2, #8]
 800035e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000362:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000364:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000368:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800036c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000370:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000374:	6892      	ldr	r2, [r2, #8]
 8000376:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800037a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800037c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000380:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000384:	f245 4208 	movw	r2, #21512	; 0x5408
 8000388:	f2c0 7240 	movt	r2, #1856	; 0x740
 800038c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800038e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000392:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000396:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800039a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800039e:	6812      	ldr	r2, [r2, #0]
 80003a0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80003a4:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0) { }
 80003a6:	bf00      	nop
 80003a8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d0f6      	beq.n	80003a8 <SetSysClock+0x118>
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80003ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80003be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003c2:	f240 6205 	movw	r2, #1541	; 0x605
 80003c6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003c8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003d0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80003d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003d8:	6892      	ldr	r2, [r2, #8]
 80003da:	f022 0203 	bic.w	r2, r2, #3
 80003de:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003e8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80003ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003f0:	6892      	ldr	r2, [r2, #8]
 80003f2:	f042 0202 	orr.w	r2, r2, #2
 80003f6:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003f8:	bf00      	nop
 80003fa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000402:	689b      	ldr	r3, [r3, #8]
 8000404:	f003 030c 	and.w	r3, r3, #12
 8000408:	2b08      	cmp	r3, #8
 800040a:	d1f6      	bne.n	80003fa <SetSysClock+0x16a>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }
}
 800040c:	f107 070c 	add.w	r7, r7, #12
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop

08000418 <main>:
static uint32_t hallo_ik_ben_static = 0x1337;
uint32_t hallo_ik_ben_niet_static = 0x1338;

/* main C entry point - should never return */
void main(void)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
    int i=0;
 800041e:	f04f 0300 	mov.w	r3, #0
 8000422:	607b      	str	r3, [r7, #4]

    for EVER
    {
        i++;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	f103 0301 	add.w	r3, r3, #1
 800042a:	607b      	str	r3, [r7, #4]
    }
 800042c:	e7fa      	b.n	8000424 <main+0xc>
 800042e:	bf00      	nop
 8000430:	080004a4 	.word	0x080004a4
 8000434:	20000000 	.word	0x20000000
 8000438:	2000001c 	.word	0x2000001c
 800043c:	2000001c 	.word	0x2000001c
 8000440:	20000020 	.word	0x20000020

08000444 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function

Reset_Handler:  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000444:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000446:	f000 b804 	b.w	8000452 <LoopCopyDataInit>

0800044a <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800044a:	4b0f      	ldr	r3, [pc, #60]	; (8000488 <LoopFillZerobss+0x1e>)
  ldr  r3, [r3, r1]
 800044c:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800044e:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000450:	3104      	adds	r1, #4

08000452 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000452:	480e      	ldr	r0, [pc, #56]	; (800048c <LoopFillZerobss+0x22>)
  ldr  r3, =_edata
 8000454:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <LoopFillZerobss+0x26>)
  adds  r2, r0, r1
 8000456:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000458:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800045a:	f4ff aff6 	bcc.w	800044a <CopyDataInit>
  ldr  r2, =_sbss
 800045e:	4a0d      	ldr	r2, [pc, #52]	; (8000494 <LoopFillZerobss+0x2a>)
  b  LoopFillZerobss
 8000460:	f000 b803 	b.w	800046a <LoopFillZerobss>

08000464 <FillZerobss>:

/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000464:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000466:	f842 3b04 	str.w	r3, [r2], #4

0800046a <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800046a:	4b0b      	ldr	r3, [pc, #44]	; (8000498 <LoopFillZerobss+0x2e>)
  cmp  r2, r3
 800046c:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800046e:	f4ff aff9 	bcc.w	8000464 <FillZerobss>

/* FPU settings */
/* Enable CP10,CP11: Privileged and User mode access to coprocessor */
 ldr     r0, =0xE000ED88           
 8000472:	480a      	ldr	r0, [pc, #40]	; (800049c <LoopFillZerobss+0x32>)
 ldr     r1,[r0]
 8000474:	6801      	ldr	r1, [r0, #0]
 orr     r1,r1,#(0xF << 20)
 8000476:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 str     r1,[r0]
 800047a:	6001      	str	r1, [r0, #0]

/* TODO: Add stack painting here */

/* Call the clock system intitialization function.*/
  bl  low_level_init   
 800047c:	f7ff febe 	bl	80001fc <low_level_init>

/* Call the application's entry point.*/
  bl  main  /* Enter the C/C++ code */
 8000480:	f7ff ffca 	bl	8000418 <main>
  bx  lr    
 8000484:	4770      	bx	lr
  swi 0x0  /* cause exception if main() ever returns */
 8000486:	df00      	svc	0
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000488:	080004a4 	.word	0x080004a4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800048c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000490:	2000001c 	.word	0x2000001c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000494:	2000001c 	.word	0x2000001c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000498:	20000020 	.word	0x20000020
  cmp  r2, r3
  bcc  FillZerobss

/* FPU settings */
/* Enable CP10,CP11: Privileged and User mode access to coprocessor */
 ldr     r0, =0xE000ED88           
 800049c:	e000ed88 	.word	0xe000ed88

080004a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004a0:	f7ff bffe 	b.w	80004a0 <ADC_IRQHandler>
