git clone --depth 1 --no-tags https://github.com/sivasaravanan-verilog/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761577487
git clone --depth 1 --no-tags https://github.com/Muhammad-Ahmad-Nazir/RV32I_Verilog_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763538121
git clone --depth 1 --no-tags https://github.com/M11107004/SOC_LABD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760636112
git clone --depth 1 --no-tags https://github.com/AtharZafeer/fault_injector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759168800
git clone --depth 1 --no-tags https://github.com/stevehoover/tt-fpga-hdl-demo2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758234760
git clone --depth 1 --no-tags https://github.com/on23tueda/pra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758371150
git clone --depth 1 --no-tags https://github.com/Nomdinoh/RISC-Single-Cycle-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758903018
git clone --depth 1 --no-tags https://github.com/kayameltem/Decoders-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758900552
git clone --depth 1 --no-tags https://github.com/felipedurant/Projeto---Infra-Estrutura-de-Hardware-2023.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759832082
git clone --depth 1 --no-tags https://github.com/Moleus/cdesign-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757878019
git clone --depth 1 --no-tags https://github.com/HarrisonMKG/spi_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761996346
git clone --depth 1 --no-tags https://github.com/BlueCP/Space_Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762704441
git clone --depth 1 --no-tags https://github.com/sandu12312/Preprocesare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763220953
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2019_univ_cell_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763930800
git clone --depth 1 --no-tags https://github.com/aditya-charan/localrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763477049
git clone --depth 1 --no-tags https://github.com/tom1597/GIT_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764129548
git clone --depth 1 --no-tags https://github.com/Harshitwin/FSM_disvisible_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764448285
git clone --depth 1 --no-tags https://github.com/souvikcseiitk/CS666-Hardware-Security-for-Internet-of-Things.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764616721
git clone --depth 1 --no-tags https://github.com/jvaldesnicol/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764820468
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/Garage-Door-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764781414
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/test_status.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765098108
git clone --depth 1 --no-tags https://github.com/muthuraman0508/bcd_to_excess3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765189234
git clone --depth 1 --no-tags https://github.com/lemonAndApple/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765536041
git clone --depth 1 --no-tags https://github.com/calvbore/caravel_aes_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766018726
git clone --depth 1 --no-tags https://github.com/Robica687/AC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767086067
git clone --depth 1 --no-tags https://github.com/ahmadfahmy9918/SVGP-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760189009
git clone --depth 1 --no-tags https://github.com/ChrisJH95/dac_delta_sigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764777206
git clone --depth 1 --no-tags https://github.com/Bartlessby/lab_01_JohanLopez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758915417
git clone --depth 1 --no-tags https://github.com/eranduscohortae/radix_2_fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763075374
git clone --depth 1 --no-tags https://github.com/emirhanerguun/Fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765672721
git clone --depth 1 --no-tags https://github.com/Polo280/Verilog_Practices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763207540
git clone --depth 1 --no-tags https://github.com/Xornotor/Verilog-Courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767723812
git clone --depth 1 --no-tags https://github.com/Mubeg/Verilog-lessons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765899478
git clone --depth 1 --no-tags https://github.com/filberol/labs_fs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763514104
git clone --depth 1 --no-tags https://github.com/Harminder13/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766719355
git clone --depth 1 --no-tags https://github.com/za96346/DL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763497244
git clone --depth 1 --no-tags https://github.com/LuisPeMoraRod/computer_architecture_2.project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764904875
git clone --depth 1 --no-tags https://github.com/leolin311651055/SOClab.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767565983
git clone --depth 1 --no-tags https://github.com/joshuamoorexyz/DSD_Graduate_Project_Spring24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760703674
git clone --depth 1 --no-tags https://github.com/ngxx-fus/VERILOG_HCMUTE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767650524
git clone --depth 1 --no-tags https://github.com/SANGESH007/RGB-to-Gray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758498006
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/MIPS-Single-Cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758425373
git clone --depth 1 --no-tags https://github.com/Jitendar2003/boothmultiplier32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758883527
git clone --depth 1 --no-tags https://github.com/Berkeylddz/Combinational-Circuits-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759397326
git clone --depth 1 --no-tags https://github.com/Rilotro/Xilinx-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759374102
git clone --depth 1 --no-tags https://github.com/M-krishna/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761258458
git clone --depth 1 --no-tags https://github.com/OliverSmithBH2VGM/BH2VGM-DG0045-puzzle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759283455
git clone --depth 1 --no-tags https://github.com/boraersoy/verilog_mips_instruction_impelemtation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760475307
git clone --depth 1 --no-tags https://github.com/Nityanandraj001/32-Bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761432214
git clone --depth 1 --no-tags https://github.com/EduardoVeri/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761489176
git clone --depth 1 --no-tags https://github.com/muthuraman0508/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761799332
git clone --depth 1 --no-tags https://github.com/chms7/acc_decoder_h264.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761716131
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/apb_strobe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762598620
git clone --depth 1 --no-tags https://github.com/jlsm2/Microwave-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767101969
git clone --depth 1 --no-tags https://github.com/DanielCastro-02/Electronica-Digital-G2-E1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766704769
git clone --depth 1 --no-tags https://github.com/ianzhou111/552_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763235520
git clone --depth 1 --no-tags https://github.com/HarshBakadia/ECE460M-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764243468
git clone --depth 1 --no-tags https://github.com/panchi64/computer-architecture-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767601472
git clone --depth 1 --no-tags https://github.com/hackdev17/DD-Lab-AIML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760703620
git clone --depth 1 --no-tags https://github.com/Xiang-Penn/CIS5710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764788343
git clone --depth 1 --no-tags https://github.com/kanishk1605/Automobile-Mirror-Display-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762687436
git clone --depth 1 --no-tags https://github.com/vishaldudyala1/Single_port.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760273463
git clone --depth 1 --no-tags https://github.com/germancq/HERA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763612120
git clone --depth 1 --no-tags https://github.com/Brillar0101/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763882767
git clone --depth 1 --no-tags https://github.com/minhuju/calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763367433
git clone --depth 1 --no-tags https://github.com/Strivekaudani/Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763184367
git clone --depth 1 --no-tags https://github.com/23373/SM48LC32M16M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764499450
git clone --depth 1 --no-tags https://github.com/muthuraman0508/full_subractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764612609
git clone --depth 1 --no-tags https://github.com/Northodo/PipelineVersion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764651079
git clone --depth 1 --no-tags https://github.com/thevenus/jollof_mmu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763981218
git clone --depth 1 --no-tags https://github.com/Learnrr/5-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764042313
git clone --depth 1 --no-tags https://github.com/juliazeng1/arty-a7-ddr3-subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763313838
git clone --depth 1 --no-tags https://github.com/AliKeramatipour/async_fifo_synthesize_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766483332
git clone --depth 1 --no-tags https://github.com/gary06548/Maze-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766423279
git clone --depth 1 --no-tags https://github.com/CastleFirstKR/RV32I_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766076816
git clone --depth 1 --no-tags https://github.com/NastyaLush/itmo_functional_circuit_engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759297951
git clone --depth 1 --no-tags https://github.com/mattvenn/tt06-rgb-mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766959374
git clone --depth 1 --no-tags https://github.com/chinmayah/VSDSquadron_Internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758813913
git clone --depth 1 --no-tags https://github.com/saanvid4/ece2300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767274115
git clone --depth 1 --no-tags https://github.com/AlexHoferW23/jku-tt06-averagefilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767381571
git clone --depth 1 --no-tags https://github.com/CEStafford01/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763748825
git clone --depth 1 --no-tags https://github.com/tejashwini79744/task4.md.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765154183
git clone --depth 1 --no-tags https://github.com/michal95pl/GPU-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767753758
git clone --depth 1 --no-tags https://github.com/tpeterso8/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767136051
git clone --depth 1 --no-tags https://github.com/SYGalvinChan/Authenticated-Encryption-For-Satellite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765591055
git clone --depth 1 --no-tags https://github.com/Veena-04/veena.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761326434
git clone --depth 1 --no-tags https://github.com/nick30441/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763654660
git clone --depth 1 --no-tags https://github.com/Tiru373/RTL-Challenge-30-days.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767322203
git clone --depth 1 --no-tags https://github.com/Khoulykid/Arch-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760501044
git clone --depth 1 --no-tags https://github.com/sanjaypk16/VSDSquadron-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759311190
git clone --depth 1 --no-tags https://github.com/d4nny815/PipelineRISCV_CalPolyCPE333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758218788
git clone --depth 1 --no-tags https://github.com/Iris-WQP/TTSV_2024.srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762600793
git clone --depth 1 --no-tags https://github.com/obsidian-dot-dev/openFPGA-Robotron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769580371
git clone --depth 1 --no-tags https://github.com/vossi1/v6510.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769592649
git clone --depth 1 --no-tags https://github.com/lac-dcc/chimera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770986981
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Analogizer_Mazamars312_Neogeo_0.8.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771733915
git clone --depth 1 --no-tags https://github.com/redpanda3/xiangshan-chipyard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770344320
