<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mtd › ndfc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ndfc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/include/linux/mtd/ndfc.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2006 Thomas Gleixner &lt;tglx@linutronix.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  Info:</span>
<span class="cm"> *   Contains defines, datastructures for ndfc nand controller</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __LINUX_MTD_NDFC_H</span>
<span class="cp">#define __LINUX_MTD_NDFC_H</span>

<span class="cm">/* NDFC Register definitions */</span>
<span class="cp">#define NDFC_CMD		0x00</span>
<span class="cp">#define NDFC_ALE		0x04</span>
<span class="cp">#define NDFC_DATA		0x08</span>
<span class="cp">#define NDFC_ECC		0x10</span>
<span class="cp">#define NDFC_BCFG0		0x30</span>
<span class="cp">#define NDFC_BCFG1		0x34</span>
<span class="cp">#define NDFC_BCFG2		0x38</span>
<span class="cp">#define NDFC_BCFG3		0x3c</span>
<span class="cp">#define NDFC_CCR		0x40</span>
<span class="cp">#define NDFC_STAT		0x44</span>
<span class="cp">#define NDFC_HWCTL		0x48</span>
<span class="cp">#define NDFC_REVID		0x50</span>

<span class="cp">#define NDFC_STAT_IS_READY	0x01000000</span>

<span class="cp">#define NDFC_CCR_RESET_CE	0x80000000 </span><span class="cm">/* CE Reset */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_RESET_ECC	0x40000000 </span><span class="cm">/* ECC Reset */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_RIE		0x20000000 </span><span class="cm">/* Interrupt Enable on Device Rdy */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_REN		0x10000000 </span><span class="cm">/* Enable wait for Rdy in LinearR */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_ROMEN		0x08000000 </span><span class="cm">/* Enable ROM In LinearR */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_ARE		0x04000000 </span><span class="cm">/* Auto-Read Enable */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_BS(x)		(((x) &amp; 0x3) &lt;&lt; 24) </span><span class="cm">/* Select Bank on CE[x] */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_BS_MASK	0x03000000 </span><span class="cm">/* Select Bank */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_ARAC0		0x00000000 </span><span class="cm">/* 3 Addr, 1 Col 2 Row 512b page */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_ARAC1		0x00001000 </span><span class="cm">/* 4 Addr, 1 Col 3 Row 512b page */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_ARAC2		0x00002000 </span><span class="cm">/* 4 Addr, 2 Col 2 Row 2K page */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_ARAC3		0x00003000 </span><span class="cm">/* 5 Addr, 2 Col 3 Row 2K page */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_ARAC_MASK	0x00003000 </span><span class="cm">/* Auto-Read mode Addr Cycles */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_RPG		0x0000C000 </span><span class="cm">/* Auto-Read Page */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_EBCC		0x00000004 </span><span class="cm">/* EBC Configuration Completed */</span><span class="cp"></span>
<span class="cp">#define NDFC_CCR_DHC		0x00000002 </span><span class="cm">/* Direct Hardware Control Enable */</span><span class="cp"></span>

<span class="cp">#define NDFC_BxCFG_EN		0x80000000 </span><span class="cm">/* Bank Enable */</span><span class="cp"></span>
<span class="cp">#define NDFC_BxCFG_CED		0x40000000 </span><span class="cm">/* nCE Style */</span><span class="cp"></span>
<span class="cp">#define NDFC_BxCFG_SZ_MASK	0x08000000 </span><span class="cm">/* Bank Size */</span><span class="cp"></span>
<span class="cp">#define NDFC_BxCFG_SZ_8BIT	0x00000000 </span><span class="cm">/* 8bit */</span><span class="cp"></span>
<span class="cp">#define NDFC_BxCFG_SZ_16BIT	0x08000000 </span><span class="cm">/* 16bit */</span><span class="cp"></span>

<span class="cp">#define NDFC_MAX_BANKS		4</span>

<span class="k">struct</span> <span class="n">ndfc_controller_settings</span> <span class="p">{</span>
	<span class="kt">uint32_t</span>	<span class="n">ccr_settings</span><span class="p">;</span>
	<span class="kt">uint64_t</span>	<span class="n">ndfc_erpn</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ndfc_chip_settings</span> <span class="p">{</span>
	<span class="kt">uint32_t</span>	<span class="n">bank_settings</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
