<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="538" />
   <clocksource preferredWidth="536" />
   <frequency preferredWidth="532" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1020" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   synthesis="VHDL"
   testbench_system="NONE"
   simulation="NONE"
   testbench_simulation="VHDL" />
</preferences>
