

================================================================
== Vivado HLS Report for 'dut_cnn_xcel'
================================================================
* Date:           Wed Nov  1 17:41:43 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117950|  117950|  117950|  117950|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+--------+--------+--------+--------+---------+
        |                               |                    |     Latency     |     Interval    | Pipeline|
        |            Instance           |       Module       |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------------+--------------------+--------+--------+--------+--------+---------+
        |grp_dut_perform_conv_1_fu_174  |dut_perform_conv_1  |  105073|  105073|  105073|  105073|   none  |
        |grp_dut_perform_conv_fu_187    |dut_perform_conv    |    7639|    7639|    7639|    7639|   none  |
        +-------------------------------+--------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  5184|  5184|         9|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    180|
|FIFO             |        -|      -|       -|      -|
|Instance         |       77|     79|    4140|   5768|
|Memory           |        7|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    114|
|Register         |        -|      -|     127|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       84|     79|    4267|   6062|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       30|     35|       4|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+------+------+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+----------------------+---------+-------+------+------+
    |grp_dut_perform_conv_fu_187    |dut_perform_conv      |       16|     41|  1715|  2395|
    |grp_dut_perform_conv_1_fu_174  |dut_perform_conv_1    |       61|     38|  2085|  2819|
    |dut_sitofp_32ns_32_6_U45       |dut_sitofp_32ns_32_6  |        0|      0|   340|   554|
    +-------------------------------+----------------------+---------+-------+------+------+
    |Total                          |                      |       77|     79|  4140|  5768|
    +-------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |mem_conv1_0_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_1_V_U  |dut_cnn_xcel_mem_conv1_1_V  |        1|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_2_V_U  |dut_cnn_xcel_mem_conv1_1_V  |        1|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_3_V_U  |dut_cnn_xcel_mem_conv1_1_V  |        1|  0|   0|   200|   32|     1|         6400|
    |mem_conv2_V_U    |dut_cnn_xcel_mem_conv2_V    |        2|  0|   0|   800|   32|     1|        25600|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                            |        7|  0|   0|  1600|  160|     5|        51200|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |exp_V_2_fu_337_p2               |     +    |      0|  0|   8|           8|           6|
    |i2_off_fu_297_p2                |     +    |      0|  0|  10|          10|           9|
    |i_2_fu_250_p2                   |     +    |      0|  0|  10|          10|           1|
    |i_fu_213_p2                     |     +    |      0|  0|   6|           6|           1|
    |next_urem_fu_256_p2             |     +    |      0|  0|  10|          10|           1|
    |exitcond1_fu_207_p2             |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_244_p2              |   icmp   |      0|  0|   4|          10|          10|
    |tmp_12_fu_303_p2                |   icmp   |      0|  0|   4|          10|           8|
    |tmp_46_fu_262_p2                |   icmp   |      0|  0|   4|          10|           8|
    |tmp_6_fu_317_p2                 |   icmp   |      0|  0|  11|          32|           1|
    |tmp_fu_283_p2                   |   icmp   |      0|  0|   4|          10|           8|
    |idx_urem_fu_268_p3              |  select  |      0|  0|  10|           1|          10|
    |mem_conv1_V_load_phi_fu_309_p3  |  select  |      0|  0|  32|           1|          32|
    |output_V_d0                     |  select  |      0|  0|  32|           1|           1|
    |sel_tmp1_fu_289_p3              |  select  |      0|  0|  32|           1|          32|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 180|         126|         133|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   6|         15|    1|         15|
    |bvh_d_index_reg_140     |   6|          2|    6|         12|
    |i2_reg_151              |  10|          2|   10|         20|
    |mem_conv1_0_V_address0  |   8|          5|    8|         40|
    |mem_conv1_0_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_0_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_0_V_d0        |  32|          3|   32|         96|
    |mem_conv1_0_V_we0       |   1|          3|    1|          3|
    |mem_conv1_1_V_address0  |   8|          4|    8|         32|
    |mem_conv1_1_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_2_V_address0  |   8|          4|    8|         32|
    |mem_conv1_2_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_3_V_address0  |   8|          3|    8|         24|
    |mem_conv1_3_V_ce0       |   1|          3|    1|          3|
    |mem_conv2_V_address0    |  10|          3|   10|         30|
    |mem_conv2_V_ce0         |   1|          3|    1|          3|
    |mem_conv2_V_ce1         |   1|          2|    1|          2|
    |phi_urem_reg_163        |  10|          2|   10|         20|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 114|         68|  109|        346|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  14|   0|   14|          0|
    |ap_reg_grp_dut_perform_conv_1_fu_174_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_perform_conv_fu_187_ap_start    |   1|   0|    1|          0|
    |bvh_d_index_reg_140                            |   6|   0|    6|          0|
    |i2_reg_151                                     |  10|   0|   10|          0|
    |i_2_reg_383                                    |  10|   0|   10|          0|
    |idx_urem_reg_388                               |  10|   0|   10|          0|
    |mem_conv1_V_load_phi_reg_408                   |  32|   0|   32|          0|
    |p_Result_s_reg_418                             |  32|   0|   32|          0|
    |phi_urem_reg_163                               |  10|   0|   10|          0|
    |tmp_6_reg_413                                  |   1|   0|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 127|   0|  127|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|input_V            |  in |   49|   ap_none  |    input_V   |    scalar    |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   32|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

