# 4.1 MSP430X CPU (CPUX) Introduction

The MSP430X CPU incorporates features specifically designed for modern programming techniques, such as calculated
branching, table processing, and the use of high-level languages such as C. The MSP430X CPU can address a 1MB
address range without paging. The MSP430X CPU is completely backward compatible with the MSP430 CPU.

The MSP430X CPU features include:

- RISC architecture
- Orthogonal architecture
- Full register access including program counter (PC), status register (SR), and stack pointer (SP)
- Single-cycle register operations
- Large register file reduces fetches to memory.
- 20-bit address bus allows direct access and branching throughout the entire memory range without paging.
- 16-bit data bus allows direct manipulation of word-wide arguments.
- Constant generator provides the six most often used immediate values and reduces code size.
- Direct memory-to-memory transfers without intermediate register holding
- Byte, word, and 20-bit address-word addressing

The block diagram of the MSP430X CPU is shown in Figure 4-1.

## Figure 4-1: MSP430X CPU Block Diagram

```mermaid
graph TD
    %% Bit position labels
    bit19["19"] 
    bit16["16"]
    bit15["15"] 
    bit0["0"]
    
    %% Memory Data Bus (MDB) - left side, 16-bit, bidirectional
    MDB["`**Memory Data Bus**
    16-bit
    ↕`"]
    
    %% Register File - center column
    subgraph REG [" "]
        R0["`**R0 (PC)**
        20-bit
        LSB=0`"]
        R1["`**R1 (SP)**
        20-bit  
        LSB=0`"]
        R2["`**R2 (SR)**
        16-bit`"]
        R3["`**R3 (CG2)**
        20-bit`"]
        R4["`**R4**
        20-bit`"]
        R5["`**R5**
        20-bit`"]
        R6["`**R6**
        20-bit`"]
        R7["`**R7**
        20-bit`"]
        R8["`**R8**
        20-bit`"]
        R9["`**R9**
        20-bit`"]
        R10["`**R10**
        20-bit`"]
        R11["`**R11**
        20-bit`"]
        R12["`**R12**
        20-bit`"]
        R13["`**R13**
        20-bit`"]
        R14["`**R14**
        20-bit`"]
        R15["`**R15**
        20-bit`"]
    end
    
    %% Memory Address Bus (MAB) - right side, 20-bit, upward
    MAB["`**Memory Address Bus**
    20-bit
    ↑`"]
    
    %% ALU at bottom - aligned with register column
    ALU["`**ALU**
    16/20-bit`"]
    ALU_dst["`dst`"]
    ALU_src["`src`"]
    
    %% ALU status flags
    Z["`**Z**
    Zero`"]
    C["`**C**
    Carry`"]
    V["`**V**
    Overflow`"]
    N["`**N**
    Negative`"]
    
    %% MCLK
    MCLK["`**MCLK**`"]
    
    %% Position bit labels above registers
    bit19 -.-> R0
    bit16 -.-> R0  
    bit15 -.-> R0
    bit0 -.-> R0
    
    %% MDB connections (bidirectional)
    MDB <--> R0
    MDB <--> R1
    MDB <--> R2
    MDB <--> R3
    MDB <--> R4
    MDB <--> R5
    MDB <--> R6
    MDB <--> R7
    MDB <--> R8
    MDB <--> R9
    MDB <--> R10
    MDB <--> R11
    MDB <--> R12
    MDB <--> R13
    MDB <--> R14
    MDB <--> R15
    
    %% MAB connections (registers to bus)
    R0 --> MAB
    R1 --> MAB
    R2 --> MAB
    R3 --> MAB
    R4 --> MAB
    R5 --> MAB
    R6 --> MAB
    R7 --> MAB
    R8 --> MAB
    R9 --> MAB
    R10 --> MAB
    R11 --> MAB
    R12 --> MAB
    R13 --> MAB
    R14 --> MAB
    R15 --> MAB
    
    %% ALU connections - downward arrows from behind registers to dst and src
    R0 -.-> ALU_dst
    R1 -.-> ALU_dst
    R2 -.-> ALU_dst
    R3 -.-> ALU_dst
    R4 -.-> ALU_dst
    R5 -.-> ALU_dst
    R6 -.-> ALU_dst
    R7 -.-> ALU_dst
    R8 -.-> ALU_dst
    R9 -.-> ALU_dst
    R10 -.-> ALU_dst
    R11 -.-> ALU_dst
    R12 -.-> ALU_dst
    R13 -.-> ALU_dst
    R14 -.-> ALU_dst
    R15 -.-> ALU_dst
    
    R0 -.-> ALU_src
    R1 -.-> ALU_src
    R2 -.-> ALU_src
    R3 -.-> ALU_src
    R4 -.-> ALU_src
    R5 -.-> ALU_src
    R6 -.-> ALU_src
    R7 -.-> ALU_src
    R8 -.-> ALU_src
    R9 -.-> ALU_src
    R10 -.-> ALU_src
    R11 -.-> ALU_src
    R12 -.-> ALU_src
    R13 -.-> ALU_src
    R14 -.-> ALU_src
    R15 -.-> ALU_src
    
    %% Connect dst and src to ALU
    ALU_dst --> ALU
    ALU_src --> ALU
    
    %% ALU to MDB connection
    ALU --> MDB
    
    %% ALU status flag connections
    ALU --> Z
    ALU --> C
    ALU --> V
    ALU --> N
    
    %% MCLK connection
    MCLK --> ALU
    
    %% Styling
    classDef bus fill:#e1f5fe,stroke:#01579b,stroke-width:2px
    classDef reg fill:#fce4ec,stroke:#880e4f,stroke-width:1px
    classDef alu fill:#fffde7,stroke:#f57f17,stroke-width:2px
    classDef flags fill:#f3e5f5,stroke:#4a148c,stroke-width:1px
    classDef clock fill:#e8f5e8,stroke:#1b5e20,stroke-width:2px
    classDef bits fill:#fff3e0,stroke:#e65100,stroke-width:1px
    
    class MDB,MAB bus
    class R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11,R12,R13,R14,R15 reg
    class ALU,ALU_dst,ALU_src alu
    class Z,C,V,N flags
    class MCLK clock
    class bit19,bit16,bit15,bit0 bits
```

**Reference:** MSP430FR2xx FR4xx Family User's Guide (SLAU445I, October 2014–Revised March 2019)  
Section 4.1: "MSP430X CPU (CPUX) Introduction" - Figure 4-1
