Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec  7 21:11:51 2017
| Host         : DESKTOP-GLIA512 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RCIMS_bd_wrapper_timing_summary_routed.rpt -rpx RCIMS_bd_wrapper_timing_summary_routed.rpx
| Design       : RCIMS_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[0]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[10]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[1]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[2]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[3]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[5]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[6]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[7]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[8]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[9]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[10]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[2]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[3]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[4]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[8]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[9]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/isReady_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[11]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[13]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[4]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[6]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.286        0.000                      0                 2528        0.044        0.000                      0                 2528        7.000        0.000                       0                  1191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
  clk_9Mhz_system_clk_wiz_0_0    {0.000 55.556}       111.111         9.000           
  clkfbout_system_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
clock_rtl                        {0.000 10.000}       20.000          50.000          
  clk_out1_RCIMS_bd_clk_wiz_0_0  {0.000 62.500}       125.000         8.000           
  clkfbout_RCIMS_bd_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            13.286        0.000                      0                 2350        0.044        0.000                      0                 2350        7.000        0.000                       0                  1081  
  clk_9Mhz_system_clk_wiz_0_0        101.949        0.000                      0                  176        0.131        0.000                      0                  176       55.056        0.000                       0                    99  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  
clock_rtl                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_RCIMS_bd_clk_wiz_0_0      121.269        0.000                      0                    2        0.402        0.000                      0                    2       62.000        0.000                       0                     4  
  clkfbout_RCIMS_bd_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.706ns (28.159%)  route 4.352ns (71.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.765     3.073    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.603     6.010    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT5 (Prop_lut5_I1_O)        0.124     6.134 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.993     7.126    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.863     8.113    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_1
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.894     9.131    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.501    22.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 13.286    

Slack (MET) :             13.310ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.916ns (15.454%)  route 5.011ns (84.546%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.671     2.979    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y51          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     3.497 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/Q
                         net (fo=12, routed)          1.844     5.341    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_any
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.824     6.289    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124     6.413 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=40, routed)          1.687     8.100    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.150     8.250 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=5, routed)           0.656     8.906    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1_n_1
    SLICE_X7Y44          FDSE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.506    22.698    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X7Y44          FDSE (Setup_fdse_C_D)       -0.296    22.216    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 13.310    

Slack (MET) :             13.314ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 0.916ns (15.467%)  route 5.006ns (84.533%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.671     2.979    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y51          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     3.497 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/Q
                         net (fo=12, routed)          1.844     5.341    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_any
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.824     6.289    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124     6.413 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=40, routed)          1.687     8.100    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.150     8.250 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=5, routed)           0.651     8.901    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__1_n_1
    SLICE_X7Y44          FDSE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.506    22.698    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X7Y44          FDSE (Setup_fdse_C_D)       -0.297    22.215    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                 13.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.584     0.925    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y40          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.119     1.184    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y40          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.850     1.220    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.351ns (83.832%)  route 0.068ns (16.168%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.567     0.908    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y48          FDRE                                         r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.067     1.116    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/L[22]
    SLICE_X9Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.233 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.233    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[23]_i_1_n_1
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.272 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.272    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[27]_i_1_n_1
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.326 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.326    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[28]
    SLICE_X9Y50          FDRE                                         r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.834     1.204    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y50          FDRE                                         r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.280    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.565     0.906    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.110     1.157    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y40          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.833     1.203    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.362ns (84.246%)  route 0.068ns (15.754%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.567     0.908    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y48          FDRE                                         r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.067     1.116    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/L[22]
    SLICE_X9Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.233 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.233    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[23]_i_1_n_1
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.272 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.272    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[27]_i_1_n_1
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.337 r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.337    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[30]
    SLICE_X9Y50          FDRE                                         r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.834     1.204    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X9Y50          FDRE                                         r  RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.280    RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.565     0.906    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y42          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.115     1.185    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X6Y42          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.833     1.203    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X6Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.565     0.906    RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y51         FDRE                                         r  RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.269     1.315    RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.360 r  RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.360    RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X12Y44         FDRE                                         r  RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.834     1.204    RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.121     1.296    RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.565     0.906    RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  RCIMS_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.102    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X8Y41          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.833     1.203    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.312%)  route 0.224ns (57.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.582     0.923    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.224     1.310    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.893     1.263    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    RCIMS_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.585     0.926    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y43          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.202    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y44          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.853     1.223    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.609%)  route 0.191ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.582     0.923    RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.191     1.262    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.893     1.263    RCIMS_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.181    RCIMS_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20     RCIMS_bd_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y50     RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y50     RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y50     RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y50     RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y50     RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y50     RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y42     RCIMS_bd_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y40      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y44      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y45      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y44      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y53     RCIMS_bd_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y40      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y40      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y40      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y40      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y40      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y44      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y44      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y45      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y45      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y44      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y44      RCIMS_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_9Mhz_system_clk_wiz_0_0
  To Clock:  clk_9Mhz_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      101.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             101.949ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 1.542ns (18.039%)  route 7.006ns (81.961%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 113.805 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.991    10.068    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.192 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0/O
                         net (fo=58, routed)          1.344    11.536    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_0_reg[1]_0
    SLICE_X20Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.498   113.805    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X20Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[3]/C
                         clock pessimism              0.130   113.935    
                         clock uncertainty           -0.280   113.655    
    SLICE_X20Y37         FDRE (Setup_fdre_C_CE)      -0.169   113.486    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[3]
  -------------------------------------------------------------------
                         required time                        113.486    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                101.949    

Slack (MET) :             101.949ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 1.542ns (18.039%)  route 7.006ns (81.961%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 113.805 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.991    10.068    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.192 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0/O
                         net (fo=58, routed)          1.344    11.536    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_0_reg[1]_0
    SLICE_X20Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.498   113.805    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X20Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[4]/C
                         clock pessimism              0.130   113.935    
                         clock uncertainty           -0.280   113.655    
    SLICE_X20Y37         FDRE (Setup_fdre_C_CE)      -0.169   113.486    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[4]
  -------------------------------------------------------------------
                         required time                        113.486    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                101.949    

Slack (MET) :             102.069ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 1.542ns (18.370%)  route 6.852ns (81.630%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 113.807 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.613     9.691    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_2_INST_0/O
                         net (fo=60, routed)          1.567    11.382    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/E[0]
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.500   113.807    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[1]/C
                         clock pessimism              0.130   113.937    
                         clock uncertainty           -0.280   113.657    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205   113.452    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                        113.452    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                102.069    

Slack (MET) :             102.069ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 1.542ns (18.370%)  route 6.852ns (81.630%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 113.807 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.613     9.691    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_2_INST_0/O
                         net (fo=60, routed)          1.567    11.382    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/E[0]
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.500   113.807    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[2]/C
                         clock pessimism              0.130   113.937    
                         clock uncertainty           -0.280   113.657    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205   113.452    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                        113.452    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                102.069    

Slack (MET) :             102.069ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 1.542ns (18.370%)  route 6.852ns (81.630%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 113.807 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.613     9.691    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_2_INST_0/O
                         net (fo=60, routed)          1.567    11.382    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/E[0]
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.500   113.807    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[3]/C
                         clock pessimism              0.130   113.937    
                         clock uncertainty           -0.280   113.657    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205   113.452    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                        113.452    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                102.069    

Slack (MET) :             102.069ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 1.542ns (18.370%)  route 6.852ns (81.630%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 113.807 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.613     9.691    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_2_INST_0/O
                         net (fo=60, routed)          1.567    11.382    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/E[0]
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.500   113.807    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X17Y38         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[4]/C
                         clock pessimism              0.130   113.937    
                         clock uncertainty           -0.280   113.657    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205   113.452    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_2_reg[4]
  -------------------------------------------------------------------
                         required time                        113.452    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                102.069    

Slack (MET) :             102.217ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.542ns (18.701%)  route 6.703ns (81.299%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 113.806 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.991    10.068    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.192 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0/O
                         net (fo=58, routed)          1.041    11.233    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_0_reg[1]_0
    SLICE_X18Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.499   113.806    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X18Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[1]/C
                         clock pessimism              0.130   113.936    
                         clock uncertainty           -0.280   113.656    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205   113.451    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[1]
  -------------------------------------------------------------------
                         required time                        113.451    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                102.217    

Slack (MET) :             102.217ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.542ns (18.701%)  route 6.703ns (81.299%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 113.806 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.991    10.068    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.192 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0/O
                         net (fo=58, routed)          1.041    11.233    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_0_reg[1]_0
    SLICE_X18Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.499   113.806    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X18Y37         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[2]/C
                         clock pessimism              0.130   113.936    
                         clock uncertainty           -0.280   113.656    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.205   113.451    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[2]
  -------------------------------------------------------------------
                         required time                        113.451    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                102.217    

Slack (MET) :             102.384ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 1.542ns (18.993%)  route 6.577ns (81.007%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 113.810 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.613     9.691    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_2_INST_0/O
                         net (fo=60, routed)          1.292    11.107    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/E[0]
    SLICE_X16Y43         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.503   113.810    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X16Y43         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[2]/C
                         clock pessimism              0.130   113.940    
                         clock uncertainty           -0.280   113.660    
    SLICE_X16Y43         FDRE (Setup_fdre_C_CE)      -0.169   113.491    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[2]
  -------------------------------------------------------------------
                         required time                        113.491    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                102.384    

Slack (MET) :             102.384ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_9Mhz_system_clk_wiz_0_0 rise@111.111ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 1.542ns (18.993%)  route 6.577ns (81.007%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 113.810 - 111.111 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.666     2.974    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -0.550 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760     1.210    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.311 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.677     2.988    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y47         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[4]/Q
                         net (fo=11, routed)          1.118     4.562    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.686 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1/O
                         net (fo=5, routed)           1.258     5.944    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[10]_INST_0_i_1_n_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.096 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/column_addr_sig[7]_INST_0/O
                         net (fo=9, routed)           1.450     7.546    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/column_addr_sig[7]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.355     7.901 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_5_INST_0_i_2/O
                         net (fo=4, routed)           0.845     8.747    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_5_reg[1]_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.331     9.078 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0_i_1/O
                         net (fo=6, routed)           0.613     9.691    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_1_reg[1]_1
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_ready_2_INST_0/O
                         net (fo=60, routed)          1.292    11.107    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/E[0]
    SLICE_X16Y43         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                    111.111   111.111 r  
    PS7_X0Y0             PS7                          0.000   111.111 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   112.212    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   112.303 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        1.477   113.780    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   110.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   112.215    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   112.306 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.503   113.810    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/clk
    SLICE_X16Y43         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[5]/C
                         clock pessimism              0.130   113.940    
                         clock uncertainty           -0.280   113.660    
    SLICE_X16Y43         FDRE (Setup_fdre_C_CE)      -0.169   113.491    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_n_2_reg[5]
  -------------------------------------------------------------------
                         required time                        113.491    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                102.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362     0.197    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     0.217 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271     0.488    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0_en_clk
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     0.629 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     0.694    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406     0.221    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     0.264 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496     0.760    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0_en_clk
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.272     0.488    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.075     0.563    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.151%)  route 0.375ns (66.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482     0.317    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.343 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.557     0.900    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X22Y50         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/Q
                         net (fo=11, routed)          0.375     1.416    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg_n_1_[6]
    SLICE_X24Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.461 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[9]_i_1/O
                         net (fo=1, routed)           0.000     1.461    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[9]_i_1_n_1
    SLICE_X24Y48         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528     0.343    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.372 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.203    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X24Y48         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[9]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.120     1.294    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.460%)  route 0.354ns (65.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482     0.317    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.343 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.557     0.900    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X22Y50         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/Q
                         net (fo=11, routed)          0.354     1.394    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg_n_1_[6]
    SLICE_X23Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.439 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[10]_i_2/O
                         net (fo=1, routed)           0.000     1.439    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[10]_i_2_n_1
    SLICE_X23Y48         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528     0.343    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.372 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.203    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X23Y48         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[10]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.091     1.265    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.953%)  route 0.346ns (65.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482     0.317    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.343 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.563     0.906    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X23Y49         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]/Q
                         net (fo=12, routed)          0.346     1.393    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg_n_1_[5]
    SLICE_X22Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.438 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[6]_i_1/O
                         net (fo=1, routed)           0.000     1.438    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[6]_i_1_n_1
    SLICE_X22Y50         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528     0.343    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.372 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.826     1.198    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X22Y50         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.091     1.260    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362     0.197    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     0.217 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271     0.488    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0_en_clk
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.128     0.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     0.681    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406     0.221    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     0.264 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496     0.760    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0_en_clk
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.272     0.488    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)        -0.006     0.482    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482     0.317    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.343 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.565     0.908    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X26Y46         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[6]/Q
                         net (fo=11, routed)          0.143     1.192    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg_n_1_[6]
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h[10]_i_1/O
                         net (fo=1, routed)           0.000     1.237    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h[10]
    SLICE_X27Y46         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528     0.343    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.372 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.833     1.205    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X27Y46         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[10]/C
                         clock pessimism             -0.285     0.921    
    SLICE_X27Y46         FDRE (Hold_fdre_C_D)         0.092     1.013    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_h_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.255%)  route 0.409ns (68.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482     0.317    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.343 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.557     0.900    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X22Y50         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[6]/Q
                         net (fo=11, routed)          0.409     1.450    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg_n_1_[6]
    SLICE_X23Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.495 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[8]_i_1/O
                         net (fo=1, routed)           0.000     1.495    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[8]_i_1_n_1
    SLICE_X23Y48         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528     0.343    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.372 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.203    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X23Y48         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[8]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.092     1.266    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362     0.197    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     0.217 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271     0.488    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0_en_clk
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.128     0.616 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     0.735    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406     0.221    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     0.264 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496     0.760    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0_en_clk
    SLICE_X22Y51         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.272     0.488    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.017     0.505    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.917%)  route 0.172ns (48.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482     0.317    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.343 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.563     0.906    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X22Y49         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[1]/Q
                         net (fo=12, routed)          0.172     1.219    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg_n_1_[1]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[5]_i_1/O
                         net (fo=1, routed)           0.000     1.264    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[5]_i_1_n_1
    SLICE_X23Y49         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528     0.343    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.372 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.203    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X23Y49         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091     1.010    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_9Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_9Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_9Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.386%)  route 0.169ns (47.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.544     0.885    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.165 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482     0.317    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.343 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.563     0.906    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X23Y49         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]/Q
                         net (fo=9, routed)           0.169     1.216    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg_n_1_[7]
    SLICE_X23Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.261 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[7]_i_1/O
                         net (fo=1, routed)           0.000     1.261    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v[7]_i_1_n_1
    SLICE_X23Y49         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  RCIMS_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    RCIMS_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  RCIMS_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1081, routed)        0.811     1.181    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.185 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528     0.343    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.372 r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.203    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/clk
    SLICE_X23Y49         FDRE                                         r  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092     0.998    RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/sync_module_1/inst/count_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_9Mhz_system_clk_wiz_0_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         111.111     108.956    BUFGCTRL_X0Y16   RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         111.111     108.956    BUFHCE_X1Y12     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X18Y37     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X18Y37     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X22Y51     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X20Y37     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X20Y37     RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/lcd_control_module_1/inst/char_m_0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RCIMS_bd_i/Display_0/inst/Display_v1_0_S00_AXI_inst/lcd_display_i/inst/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RCIMS_bd_clk_wiz_0_0
  To Clock:  clk_out1_RCIMS_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      121.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.269ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RCIMS_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RCIMS_bd_clk_wiz_0_0 rise@125.000ns - clk_out1_RCIMS_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.681ns (18.906%)  route 2.921ns (81.094%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 123.688 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.669    -0.665    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.209 r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/Q
                         net (fo=1, routed)           0.581     0.372    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.473 r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_BUFG_inst/O
                         net (fo=69, routed)          2.340     2.813    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_BUFG
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.937 r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_i_1/O
                         net (fo=1, routed)           0.000     2.937    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_i_1_n_1
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                    125.000   125.000 r  
    U18                                               0.000   125.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   125.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   126.459 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.621    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   120.502 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   122.102    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   122.193 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.495   123.688    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
                         clock pessimism              0.647   124.335    
                         clock uncertainty           -0.158   124.177    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.029   124.206    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg
  -------------------------------------------------------------------
                         required time                        124.206    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                121.269    

Slack (MET) :             123.322ns  (required time - arrival time)
  Source:                 RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RCIMS_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RCIMS_bd_clk_wiz_0_0 rise@125.000ns - clk_out1_RCIMS_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.746ns (46.782%)  route 0.849ns (53.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 123.688 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.669    -0.665    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.246 f  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/Q
                         net (fo=2, routed)           0.849     0.603    RCIMS_bd_i/Clk_4_Div_0/inst/cnt
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.327     0.930 r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_i_1/O
                         net (fo=1, routed)           0.000     0.930    RCIMS_bd_i/Clk_4_Div_0/inst/cnt_i_1_n_1
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                    125.000   125.000 r  
    U18                                               0.000   125.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   125.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   126.459 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.621    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   120.502 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   122.102    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   122.193 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.495   123.688    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
                         clock pessimism              0.647   124.335    
                         clock uncertainty           -0.158   124.177    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.075   124.252    RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg
  -------------------------------------------------------------------
                         required time                        124.252    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                123.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RCIMS_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RCIMS_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RCIMS_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.560    -0.466    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.338 f  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/Q
                         net (fo=2, routed)           0.283    -0.056    RCIMS_bd_i/Clk_4_Div_0/inst/cnt
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.098     0.042 r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_i_1/O
                         net (fo=1, routed)           0.000     0.042    RCIMS_bd_i/Clk_4_Div_0/inst/cnt_i_1_n_1
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.828    -0.699    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
                         clock pessimism              0.233    -0.466    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.107    -0.359    RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RCIMS_bd_clk_wiz_0_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RCIMS_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RCIMS_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_RCIMS_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.543%)  route 0.283ns (55.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.560    -0.466    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.338 r  RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/Q
                         net (fo=2, routed)           0.283    -0.056    RCIMS_bd_i/Clk_4_Div_0/inst/cnt
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.099     0.043 r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_i_1/O
                         net (fo=1, routed)           0.000     0.043    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_i_1_n_1
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RCIMS_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    RCIMS_bd_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  RCIMS_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    RCIMS_bd_i/clk_wiz_0/inst/clk_in1_RCIMS_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    RCIMS_bd_i/clk_wiz_0/inst/clk_out1_RCIMS_bd_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.828    -0.699    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_8Mhz
    SLICE_X22Y46         FDRE                                         r  RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
                         clock pessimism              0.233    -0.466    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091    -0.375    RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.419    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RCIMS_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y3    RCIMS_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/Clk_2Mhz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X22Y46     RCIMS_bd_i/Clk_4_Div_0/inst/cnt_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RCIMS_bd_clk_wiz_0_0
  To Clock:  clkfbout_RCIMS_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RCIMS_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    RCIMS_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  RCIMS_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



