@W: BN401 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":219:20:219:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
@W: MO129 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2660:2:2660:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[161] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2660:2:2660:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[162] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2660:2:2660:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[163] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2660:2:2660:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[164] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2660:2:2660:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[165] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2660:2:2660:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[166] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4022:3:4022:8|Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4050:3:4050:8|Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_0[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_1[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_2[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_3[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_4[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_5[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_6[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|RAM b3_SoW.b3_SoW_tile_7[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2523:10:2523:15|Register bit genblk9\.b3_PfG[167] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2523:10:2523:15|Register bit genblk9\.b3_PfG[166] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2523:10:2523:15|Register bit genblk9\.b3_PfG[165] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2523:10:2523:15|Register bit genblk9\.b3_PfG[164] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2523:10:2523:15|Register bit genblk9\.b3_PfG[163] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2523:10:2523:15|Register bit genblk9\.b3_PfG[162] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3852:2:3852:7|Removing sequential instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKF.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FP157 :"c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":435:17:435:21|Found instantiated global clock buffer in clock path for net jtagi.identify_clk_int. Cannot promote clock net with multiple global clock buffers in series.
@W: MT420 |Found inferred clock buf|sys_clk with period 10.00ns. Please declare a user-defined clock on object "p:sys_clk"
@W: MT420 |Found inferred clock buf|atck with period 10.00ns. Please declare a user-defined clock on object "p:atck"
@W: MT420 |Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"
@W: MT420 |Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"
@W: MT420 |Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"
