--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.115(R)|      SLOW  |   -3.363(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    3.836(R)|      SLOW  |   -1.675(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.128(R)|      SLOW  |   -2.009(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.508(R)|      SLOW  |         4.394(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO3                      |        16.193(R)|      SLOW  |         7.840(R)|      FAST  |CLOCK_100         |   0.000|
                           |        15.509(F)|      SLOW  |         7.511(F)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        10.690(R)|      SLOW  |         6.691(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.282(R)|      SLOW  |         6.462(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |         9.949(R)|      SLOW  |         6.289(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |         9.479(F)|      SLOW  |         6.201(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        10.150(F)|      SLOW  |         6.669(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |         9.702(F)|      SLOW  |         6.355(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.271(F)|      SLOW  |         7.391(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        10.920(F)|      SLOW  |         7.180(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        10.775(F)|      SLOW  |         7.086(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        11.273(F)|      SLOW  |         7.245(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        11.145(F)|      SLOW  |         7.170(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |         9.483(F)|      SLOW  |         6.209(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        11.341(F)|      SLOW  |         7.291(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.948(F)|      SLOW  |         7.097(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        10.820(F)|      SLOW  |         6.947(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        11.600(F)|      SLOW  |         7.421(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |         9.520(F)|      SLOW  |         6.253(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        10.820(F)|      SLOW  |         6.947(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        11.468(F)|      SLOW  |         7.502(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.255(F)|      SLOW  |         7.913(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.256(F)|      SLOW  |         7.934(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        13.080(F)|      SLOW  |         8.439(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.937(F)|      SLOW  |         8.363(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         9.230(F)|      SLOW  |         6.049(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |         9.638(F)|      SLOW  |         6.308(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |         9.408(F)|      SLOW  |         6.154(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        11.671(F)|      SLOW  |         7.658(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        10.856(F)|      SLOW  |         7.101(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         8.930(R)|      SLOW  |         5.896(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         7.965(R)|      SLOW  |         5.173(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        12.316(R)|      SLOW  |         6.737(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        10.417(R)|      SLOW  |         6.404(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        10.426(R)|      SLOW  |         6.358(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.117(R)|      SLOW  |         5.390(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.110(R)|      SLOW  |         5.600(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.734(R)|      SLOW  |         5.973(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.728(R)|      SLOW  |         6.128(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.228(R)|      SLOW  |         5.397(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.154(R)|      SLOW  |         7.521(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        11.928(R)|      SLOW  |         7.528(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.544(R)|      SLOW  |         4.689(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         9.995(R)|      SLOW  |         4.600(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         9.995(R)|      SLOW  |         4.561(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.739(R)|      SLOW  |         4.366(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.882(R)|      SLOW  |         4.688(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         7.955(R)|      SLOW  |         4.767(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         9.363(R)|      SLOW  |         5.086(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.821(R)|      SLOW  |         6.548(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.512(R)|      SLOW  |         5.162(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.512(R)|      SLOW  |         5.295(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.536(R)|      SLOW  |         5.687(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        10.250(R)|      SLOW  |         5.455(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.536(R)|      SLOW  |         5.006(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        10.998(R)|      SLOW  |         5.830(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        10.782(R)|      SLOW  |         5.139(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.705(R)|      SLOW  |         4.803(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         9.363(R)|      SLOW  |         4.611(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        11.277(R)|      SLOW  |         5.034(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        10.782(R)|      SLOW  |         5.857(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        11.275(R)|      SLOW  |         5.767(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        11.988(R)|      SLOW  |         6.010(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        11.988(R)|      SLOW  |         5.887(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.379(R)|      SLOW  |         4.854(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         6.129(R)|      SLOW  |         4.050(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        11.255(R)|      SLOW  |         7.184(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.965|    3.106|    2.733|    4.483|
RESET          |   21.665|   21.665|   21.684|   21.684|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |    8.116|         |         |
GPIFII_PCLK_IN |    6.637|         |         |         |
RESET          |   11.694|   11.694|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.098|         |
RESET          |         |         |    2.059|    2.059|
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 11 13:52:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 596 MB



