Version 4.0 HI-TECH Software Intermediate Code
"17 main.c
[; ;main.c: 17: output_st_t output_st = DIST;
[; ;main.c: 17: int first_time = 1;
[c E5061 0 1 2 .. ]
[n E5061 . DIST ALT PRS  ]
"23
[; ;main.c: 23: led_cmd_t led_cmd = IDLEE;
[c E5068 0 1 2 3 4 5 .. ]
[n E5068 . IDLEE clear A B C D  ]
"34
[; ;main.c: 34: ButtonState rb4state = IDLE;
[c E5077 0 1 2 3 .. ]
[n E5077 . IDLE PRESSING PRESSED RELEASED  ]
"7515 /opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7515:     struct {
[s S272 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S272 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE PSPIE ]
"7525
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7525:     struct {
[s S273 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S273 . . SSPIE TXIE RCIE ]
"7514
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7514: typedef union {
[u S271 `S272 1 `S273 1 ]
[n S271 . . . ]
"7532
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7532: extern volatile PIE1bits_t PIE1bits __attribute__((address(0xF9D)));
[v _PIE1bits `VS271 ~T0 @X0 0 e@3997 ]
"4591
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4591: extern volatile unsigned char LATB __attribute__((address(0xF8A)));
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"2789
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2789: extern volatile unsigned char PORTB __attribute__((address(0xF81)));
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"5679
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5679: extern volatile unsigned char TRISB __attribute__((address(0xF93)));
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"4815
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4815: extern volatile unsigned char LATD __attribute__((address(0xF8C)));
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"3195
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 3195: extern volatile unsigned char PORTD __attribute__((address(0xF83)));
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"6123
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6123: extern volatile unsigned char TRISD __attribute__((address(0xF95)));
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"5233
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5233: extern volatile unsigned char LATH __attribute__((address(0xF90)));
[v _LATH `Vuc ~T0 @X0 0 e@3984 ]
"4080
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4080: extern volatile unsigned char PORTH __attribute__((address(0xF87)));
[v _PORTH `Vuc ~T0 @X0 0 e@3975 ]
"6939
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6939: extern volatile unsigned char TRISH __attribute__((address(0xF99)));
[v _TRISH `Vuc ~T0 @X0 0 e@3993 ]
"4479
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4479: extern volatile unsigned char LATA __attribute__((address(0xF89)));
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"2643
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2643: extern volatile unsigned char PORTA __attribute__((address(0xF80)));
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"5457
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5457: extern volatile unsigned char TRISA __attribute__((address(0xF92)));
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"4703
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4703: extern volatile unsigned char LATC __attribute__((address(0xF8B)));
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"2943
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2943: extern volatile unsigned char PORTC __attribute__((address(0xF82)));
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"5901
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5901: extern volatile unsigned char TRISC __attribute__((address(0xF94)));
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"5912
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5912:     struct {
[s S224 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S224 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"5922
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5922:     struct {
[s S225 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S225 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"5911
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5911: typedef union {
[u S223 `S224 1 `S225 1 ]
[n S223 . . . ]
"5933
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5933: extern volatile TRISCbits_t TRISCbits __attribute__((address(0xF94)));
[v _TRISCbits `VS223 ~T0 @X0 0 e@3988 ]
"8658
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8658: extern volatile unsigned char TXSTA1 __attribute__((address(0xFAC)));
[v _TXSTA1 `Vuc ~T0 @X0 0 e@4012 ]
"8334
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8334: extern volatile unsigned char RCSTA1 __attribute__((address(0xFAB)));
[v _RCSTA1 `Vuc ~T0 @X0 0 e@4011 ]
"2220
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2220:     struct {
[s S94 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S94 . ABDEN WUE . BRG16 SCKP . RCIDL ABDOVF ]
"2230
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2230:     struct {
[s S95 :6 `uc 1 :1 `uc 1 ]
[n S95 . . RCMT ]
"2234
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2234:     struct {
[s S96 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S96 . ABDEN1 WUE1 . BRG161 SCKP1 . RCIDL1 ABDOVF1 ]
"2244
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2244:     struct {
[s S97 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S97 . . CKTXP . RCMT1 ]
"2250
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2250:     struct {
[s S98 :4 `uc 1 :1 `uc 1 ]
[n S98 . . TXCKP ]
"2254
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2254:     struct {
[s S99 :4 `uc 1 :1 `uc 1 ]
[n S99 . . TXCKP1 ]
"2258
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2258:     struct {
[s S100 :1 `uc 1 :1 `uc 1 ]
[n S100 . . W4E ]
"2219
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2219: typedef union {
[u S93 `S94 1 `S95 1 `S96 1 `S97 1 `S98 1 `S99 1 `S100 1 ]
[n S93 . . . . . . . . ]
"2263
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2263: extern volatile BAUDCON1bits_t BAUDCON1bits __attribute__((address(0xF7E)));
[v _BAUDCON1bits `VS93 ~T0 @X0 0 e@3966 ]
"2631
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2631: extern volatile unsigned char SPBRGH1 __attribute__((address(0xF7F)));
[v _SPBRGH1 `Vuc ~T0 @X0 0 e@3967 ]
"8970
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8970: extern volatile unsigned char SPBRG1 __attribute__((address(0xFAF)));
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4015 ]
"12047
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12047:     struct {
[s S457 :1 `uc 1 ]
[n S457 . NOT_BOR ]
"12050
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12050:     struct {
[s S458 :1 `uc 1 :1 `uc 1 ]
[n S458 . . NOT_POR ]
"12054
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12054:     struct {
[s S459 :2 `uc 1 :1 `uc 1 ]
[n S459 . . NOT_PD ]
"12058
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12058:     struct {
[s S460 :3 `uc 1 :1 `uc 1 ]
[n S460 . . NOT_TO ]
"12062
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12062:     struct {
[s S461 :4 `uc 1 :1 `uc 1 ]
[n S461 . . NOT_RI ]
"12066
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12066:     struct {
[s S462 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S462 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"12076
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12076:     struct {
[s S463 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S463 . BOR POR PD TO RI ]
"12046
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12046: typedef union {
[u S456 `S457 1 `S458 1 `S459 1 `S460 1 `S461 1 `S462 1 `S463 1 ]
[n S456 . . . . . . . . ]
"12084
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12084: extern volatile RCONbits_t RCONbits __attribute__((address(0xFD0)));
[v _RCONbits `VS456 ~T0 @X0 0 e@4048 ]
"12557
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12557: extern volatile unsigned char T0CON __attribute__((address(0xFD5)));
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"12647
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12647: extern volatile unsigned char TMR0H __attribute__((address(0xFD7)));
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"12640
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12640: extern volatile unsigned char TMR0L __attribute__((address(0xFD6)));
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"13118
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13118:     struct {
[s S494 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S494 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"13128
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13128:     struct {
[s S495 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S495 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"13138
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13138:     struct {
[s S496 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S496 . . GIEL GIEH ]
"13117
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13117: typedef union {
[u S493 `S494 1 `S495 1 `S496 1 ]
[n S493 . . . . ]
"13144
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13144: extern volatile INTCONbits_t INTCONbits __attribute__((address(0xFF2)));
[v _INTCONbits `VS493 ~T0 @X0 0 e@4082 ]
"13025
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13025:     struct {
[s S490 :7 `uc 1 :1 `uc 1 ]
[n S490 . . NOT_RBPU ]
"13029
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13029:     struct {
[s S491 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S491 . RBIP INT3IP TMR0IP INTEDG3 INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"13039
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13039:     struct {
[s S492 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S492 . . INT3P T0IP . RBPU ]
"13024
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13024: typedef union {
[u S489 `S490 1 `S491 1 `S492 1 ]
[n S489 . . . . ]
"13047
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13047: extern volatile INTCON2bits_t INTCON2bits __attribute__((address(0xFF1)));
[v _INTCON2bits `VS489 ~T0 @X0 0 e@4081 ]
"10259
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10259: extern volatile unsigned char ADCON0 __attribute__((address(0xFC2)));
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"10174
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10174: extern volatile unsigned char ADCON1 __attribute__((address(0xFC1)));
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"10103
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10103: extern volatile unsigned char ADCON2 __attribute__((address(0xFC0)));
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"10392
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10392: extern volatile unsigned char ADRESH __attribute__((address(0xFC4)));
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"10385
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10385: extern volatile unsigned char ADRESL __attribute__((address(0xFC3)));
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"7598
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7598:     struct {
[s S275 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S275 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF PSPIF ]
"7608
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7608:     struct {
[s S276 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S276 . . SSPIF TXIF RCIF ]
"7597
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7597: typedef union {
[u S274 `S275 1 `S276 1 ]
[n S274 . . . ]
"7615
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7615: extern volatile PIR1bits_t PIR1bits __attribute__((address(0xF9E)));
[v _PIR1bits `VS274 ~T0 @X0 0 e@3998 ]
"124 main.c
[c E5110 0 1 .. ]
[n E5110 . INBUF OUTBUF  ]
[t ~ __interrupt . k ]
[t T110 __interrupt high_priority ]
"8958 /opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8958: extern volatile unsigned char RCREG1 __attribute__((address(0xFAE)));
[v _RCREG1 `Vuc ~T0 @X0 0 e@4014 ]
"8669
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8669:     struct {
[s S319 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S319 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"8679
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8679:     struct {
[s S320 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S320 . TXD8 . TX8_9 ]
"8684
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8684:     struct {
[s S321 :6 `uc 1 :1 `uc 1 ]
[n S321 . . NOT_TX8 ]
"8688
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8688:     struct {
[s S322 :6 `uc 1 :1 `uc 1 ]
[n S322 . . nTX8 ]
"8692
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8692:     struct {
[s S323 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S323 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"8668
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8668: typedef union {
[u S318 `S319 1 `S320 1 `S321 1 `S322 1 `S323 1 ]
[n S318 . . . . . . ]
"8703
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8703: extern volatile TXSTA1bits_t TXSTA1bits __attribute__((address(0xFAC)));
[v _TXSTA1bits `VS318 ~T0 @X0 0 e@4012 ]
"8946
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8946: extern volatile unsigned char TXREG1 __attribute__((address(0xFAD)));
[v _TXREG1 `Vuc ~T0 @X0 0 e@4013 ]
"19 main.c
[; ;main.c: 19: void output_task();
[v _output_task `(v ~T0 @X0 0 e? ]
"14265 /opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 14265: extern volatile __bit GODONE __attribute__((address(0x7E11)));
[v _GODONE `Vb ~T0 @X0 0 e@32273 ]
[t T111 __interrupt low_priority ]
"2795
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2795:     struct {
[s S124 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S124 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2805
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2805:     struct {
[s S125 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S125 . INT0 INT1 INT2 INT3 KBI0 KBI1 KBI2 KBI3 ]
"2815
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2815:     struct {
[s S126 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S126 . FLT0 . ECCP2 ]
"2820
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2820:     struct {
[s S127 :3 `uc 1 :1 `uc 1 ]
[n S127 . . CCP2 ]
"2824
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2824:     struct {
[s S128 :3 `uc 1 :1 `uc 1 ]
[n S128 . . P2A ]
"2828
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2828:     struct {
[s S129 :3 `uc 1 :1 `uc 1 ]
[n S129 . . CCP2_PA2 ]
"2794
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2794: typedef union {
[u S123 `S124 1 `S125 1 `S126 1 `S127 1 `S128 1 `S129 1 ]
[n S123 . . . . . . . ]
"2833
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2833: extern volatile PORTBbits_t PORTBbits __attribute__((address(0xF81)));
[v _PORTBbits `VS123 ~T0 @X0 0 e@3969 ]
"359 main.c
[; ;main.c: 359: pkt_state_t pkt_state = PKT_WAIT_HDR;
[c E5133 0 1 2 .. ]
[n E5133 . PKT_WAIT_HDR PKT_GET_BODY PKT_WAIT_ACK  ]
"113 /opt/microchip/xc8/v2.30/pic/include/c99/stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"36 /opt/microchip/xc8/v2.30/pic/include/c99/string.h
[; ;/opt/microchip/xc8/v2.30/pic/include/c99/string.h: 36: char *strcat (char *restrict, const char *restrict);
[v _strcat `(*uc ~T0 @X0 0 ef2`*uc`*Cuc ]
"34
[; ;/opt/microchip/xc8/v2.30/pic/include/c99/string.h: 34: char *strncpy (char *restrict, const char *restrict, size_t);
[v _strncpy `(*uc ~T0 @X0 0 ef3`*uc`*Cuc`ui ]
"39
[; ;/opt/microchip/xc8/v2.30/pic/include/c99/string.h: 39: int strcmp (const char *, const char *);
[v _strcmp `(i ~T0 @X0 0 ef2`*Cuc`*Cuc ]
"123 /opt/microchip/xc8/v2.30/pic/include/c99/stdio.h
[v _sscanf `(i ~T0 @X0 0 e1v`*Cuc`*Cuc ]
"4821 /opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4821:     struct {
[s S194 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S194 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"4831
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4831:     struct {
[s S195 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S195 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"4820
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4820: typedef union {
[u S193 `S194 1 `S195 1 ]
[n S193 . . . ]
"4842
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4842: extern volatile LATDbits_t LATDbits __attribute__((address(0xF8C)));
[v _LATDbits `VS193 ~T0 @X0 0 e@3980 ]
"4709
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4709:     struct {
[s S191 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S191 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"4719
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4719:     struct {
[s S192 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S192 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"4708
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4708: typedef union {
[u S190 `S191 1 `S192 1 ]
[n S190 . . . ]
"4730
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4730: extern volatile LATCbits_t LATCbits __attribute__((address(0xF8B)));
[v _LATCbits `VS190 ~T0 @X0 0 e@3979 ]
"4597
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4597:     struct {
[s S188 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S188 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"4607
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4607:     struct {
[s S189 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S189 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"4596
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4596: typedef union {
[u S187 `S188 1 `S189 1 ]
[n S187 . . . ]
"4618
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4618: extern volatile LATBbits_t LATBbits __attribute__((address(0xF8A)));
[v _LATBbits `VS187 ~T0 @X0 0 e@3978 ]
"4485
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4485:     struct {
[s S185 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S185 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"4495
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4495:     struct {
[s S186 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S186 . LA0 LA1 LA2 LA3 LA4 LA5 LA6 LA7 ]
"4484
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4484: typedef union {
[u S184 `S185 1 `S186 1 ]
[n S184 . . . ]
"4506
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4506: extern volatile LATAbits_t LATAbits __attribute__((address(0xF89)));
[v _LATAbits `VS184 ~T0 @X0 0 e@3977 ]
[p mainexit ]
"54 /opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 54: __asm("SSP2CON2 equ 0F62h");
[; <" SSP2CON2 equ 0F62h ;# ">
"199
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 199: __asm("SSP2CON1 equ 0F63h");
[; <" SSP2CON1 equ 0F63h ;# ">
"319
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 319: __asm("SSP2STAT equ 0F64h");
[; <" SSP2STAT equ 0F64h ;# ">
"746
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 746: __asm("SSP2ADD equ 0F65h");
[; <" SSP2ADD equ 0F65h ;# ">
"808
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 808: __asm("SSP2BUF equ 0F66h");
[; <" SSP2BUF equ 0F66h ;# ">
"815
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 815: __asm("ECCP2DEL equ 0F67h");
[; <" ECCP2DEL equ 0F67h ;# ">
"935
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 935: __asm("ECCP2AS equ 0F68h");
[; <" ECCP2AS equ 0F68h ;# ">
"1067
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1067: __asm("ECCP3DEL equ 0F69h");
[; <" ECCP3DEL equ 0F69h ;# ">
"1187
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1187: __asm("ECCP3AS equ 0F6Ah");
[; <" ECCP3AS equ 0F6Ah ;# ">
"1319
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1319: __asm("RCSTA2 equ 0F6Bh");
[; <" RCSTA2 equ 0F6Bh ;# ">
"1497
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1497: __asm("TXSTA2 equ 0F6Ch");
[; <" TXSTA2 equ 0F6Ch ;# ">
"1657
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1657: __asm("TXREG2 equ 0F6Dh");
[; <" TXREG2 equ 0F6Dh ;# ">
"1664
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1664: __asm("RCREG2 equ 0F6Eh");
[; <" RCREG2 equ 0F6Eh ;# ">
"1671
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1671: __asm("SPBRG2 equ 0F6Fh");
[; <" SPBRG2 equ 0F6Fh ;# ">
"1678
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1678: __asm("CCP5CON equ 0F70h");
[; <" CCP5CON equ 0F70h ;# ">
"1757
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1757: __asm("CCPR5 equ 0F71h");
[; <" CCPR5 equ 0F71h ;# ">
"1764
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1764: __asm("CCPR5L equ 0F71h");
[; <" CCPR5L equ 0F71h ;# ">
"1771
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1771: __asm("CCPR5H equ 0F72h");
[; <" CCPR5H equ 0F72h ;# ">
"1778
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1778: __asm("CCP4CON equ 0F73h");
[; <" CCP4CON equ 0F73h ;# ">
"1857
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1857: __asm("CCPR4 equ 0F74h");
[; <" CCPR4 equ 0F74h ;# ">
"1864
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1864: __asm("CCPR4L equ 0F74h");
[; <" CCPR4L equ 0F74h ;# ">
"1871
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1871: __asm("CCPR4H equ 0F75h");
[; <" CCPR4H equ 0F75h ;# ">
"1878
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1878: __asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
"1949
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1949: __asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
"1956
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1956: __asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
"1963
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 1963: __asm("ECCP1DEL equ 0F79h");
[; <" ECCP1DEL equ 0F79h ;# ">
"2083
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2083: __asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
"2200
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2200: __asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
"2207
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2207: __asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
"2212
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2212: __asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
"2216
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2216: __asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
"2633
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2633: __asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
"2638
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2638: __asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
"2645
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2645: __asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
"2791
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2791: __asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
"2945
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 2945: __asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
"3197
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 3197: __asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
"3416
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 3416: __asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
"3758
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 3758: __asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
"3923
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 3923: __asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
"4082
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4082: __asm("PORTH equ 0F87h");
[; <" PORTH equ 0F87h ;# ">
"4275
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4275: __asm("PORTJ equ 0F88h");
[; <" PORTJ equ 0F88h ;# ">
"4481
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4481: __asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
"4593
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4593: __asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
"4705
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4705: __asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
"4817
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4817: __asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
"4929
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 4929: __asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
"5041
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5041: __asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
"5153
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5153: __asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
"5235
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5235: __asm("LATH equ 0F90h");
[; <" LATH equ 0F90h ;# ">
"5347
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5347: __asm("LATJ equ 0F91h");
[; <" LATJ equ 0F91h ;# ">
"5459
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5459: __asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
"5464
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5464: __asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
"5681
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5681: __asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
"5686
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5686: __asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
"5903
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5903: __asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
"5908
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 5908: __asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
"6125
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6125: __asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
"6130
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6130: __asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
"6347
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6347: __asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
"6352
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6352: __asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
"6569
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6569: __asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
"6574
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6574: __asm("DDRF equ 0F97h");
[; <" DDRF equ 0F97h ;# ">
"6791
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6791: __asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
"6796
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6796: __asm("DDRG equ 0F98h");
[; <" DDRG equ 0F98h ;# ">
"6941
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6941: __asm("TRISH equ 0F99h");
[; <" TRISH equ 0F99h ;# ">
"6946
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 6946: __asm("DDRH equ 0F99h");
[; <" DDRH equ 0F99h ;# ">
"7163
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7163: __asm("TRISJ equ 0F9Ah");
[; <" TRISJ equ 0F9Ah ;# ">
"7168
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7168: __asm("DDRJ equ 0F9Ah");
[; <" DDRJ equ 0F9Ah ;# ">
"7385
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7385: __asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
"7450
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7450: __asm("MEMCON equ 0F9Ch");
[; <" MEMCON equ 0F9Ch ;# ">
"7511
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7511: __asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
"7594
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7594: __asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
"7677
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7677: __asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
"7760
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7760: __asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
"7832
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7832: __asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
"7904
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7904: __asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
"7976
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 7976: __asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
"8086
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8086: __asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
"8164
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8164: __asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
"8242
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8242: __asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
"8308
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8308: __asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
"8315
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8315: __asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
"8322
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8322: __asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
"8329
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8329: __asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
"8336
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8336: __asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
"8341
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8341: __asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
"8660
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8660: __asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
"8665
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8665: __asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
"8948
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8948: __asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
"8953
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8953: __asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
"8960
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8960: __asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
"8965
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8965: __asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
"8972
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8972: __asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
"8977
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8977: __asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
"8984
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 8984: __asm("PSPCON equ 0FB0h");
[; <" PSPCON equ 0FB0h ;# ">
"9023
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9023: __asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
"9144
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9144: __asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
"9151
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9151: __asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
"9158
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9158: __asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
"9165
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9165: __asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
"9255
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9255: __asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
"9334
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9334: __asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
"9466
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9466: __asm("CCP3CON equ 0FB7h");
[; <" CCP3CON equ 0FB7h ;# ">
"9471
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9471: __asm("ECCP3CON equ 0FB7h");
[; <" ECCP3CON equ 0FB7h ;# ">
"9658
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9658: __asm("CCPR3 equ 0FB8h");
[; <" CCPR3 equ 0FB8h ;# ">
"9665
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9665: __asm("CCPR3L equ 0FB8h");
[; <" CCPR3L equ 0FB8h ;# ">
"9672
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9672: __asm("CCPR3H equ 0FB9h");
[; <" CCPR3H equ 0FB9h ;# ">
"9679
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9679: __asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
"9684
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9684: __asm("ECCP2CON equ 0FBAh");
[; <" ECCP2CON equ 0FBAh ;# ">
"9871
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9871: __asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
"9878
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9878: __asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
"9885
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9885: __asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
"9892
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9892: __asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
"9897
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 9897: __asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
"10084
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10084: __asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
"10091
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10091: __asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
"10098
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10098: __asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
"10105
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10105: __asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
"10176
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10176: __asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
"10261
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10261: __asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
"10380
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10380: __asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
"10387
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10387: __asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
"10394
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10394: __asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
"10401
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10401: __asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
"10406
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10406: __asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
"10755
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10755: __asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
"10760
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10760: __asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
"10993
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10993: __asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
"10998
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 10998: __asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
"11591
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11591: __asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
"11596
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11596: __asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
"11813
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11813: __asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
"11818
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11818: __asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
"11825
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11825: __asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
"11896
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11896: __asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
"11903
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11903: __asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
"11910
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 11910: __asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
"12022
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12022: __asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
"12029
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12029: __asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
"12036
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12036: __asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
"12043
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12043: __asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
"12176
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12176: __asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
"12204
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12204: __asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
"12209
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12209: __asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
"12476
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12476: __asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
"12559
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12559: __asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
"12635
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12635: __asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
"12642
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12642: __asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
"12649
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12649: __asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
"12656
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12656: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"12727
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12727: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"12734
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12734: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"12741
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12741: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"12748
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12748: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"12755
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12755: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"12762
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12762: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"12769
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12769: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"12776
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12776: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"12783
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12783: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"12790
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12790: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"12797
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12797: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"12804
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12804: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"12811
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12811: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"12818
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12818: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"12825
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12825: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"12832
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12832: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"12839
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12839: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"12846
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12846: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"12853
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12853: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"12860
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12860: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"12867
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12867: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"12874
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12874: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"12881
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12881: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"12888
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12888: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"12895
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12895: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"12902
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12902: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"12909
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 12909: __asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
"13021
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13021: __asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
"13114
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13114: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"13231
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13231: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"13238
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13238: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"13245
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13245: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"13252
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13252: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"13261
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13261: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"13268
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13268: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"13275
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13275: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"13282
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13282: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"13291
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13291: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"13298
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13298: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"13305
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13305: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"13312
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13312: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"13319
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13319: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"13326
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13326: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"13432
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13432: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"13439
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13439: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"13446
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13446: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"13453
[; ;/opt/microchip/mplabx/v5.45/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8/pic/include/proc/pic18f8722.h: 13453: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"22 ./pragmas.h
[p x OSC  =  HSPLL   FCMEN  =  OFF   IESO  =  OFF ]
"23
[p x PWRT  =  OFF   BOREN  =  OFF   BORV  =  3 ]
"24
[p x WDT  =  OFF   WDTPS  =  32768 ]
"25
[p x MODE  =  MC   ADDRBW  =  ADDR20BIT   DATABW  =  DATA16BIT   WAIT  =  OFF ]
"26
[p x CCP2MX  =  PORTC   ECCPMX  =  PORTE   LPT1OSC  =  OFF   MCLRE  =  ON ]
"27
[p x STVREN  =  ON   LVP  =  OFF   BBSIZ  =  BB2K   XINST  =  OFF ]
"28
[p x CP0  =  OFF   CP1  =  OFF   CP2  =  OFF   CP3  =  OFF   CP4  =  OFF   CP5  =  OFF ]
"29
[p x CP6  =  OFF   CP7  =  OFF ]
"30
[p x CPB  =  OFF   CPD  =  OFF ]
"31
[p x WRT0  =  OFF   WRT1  =  OFF   WRT2  =  OFF   WRT3  =  OFF   WRT4  =  OFF ]
"32
[p x WRT5  =  OFF   WRT6  =  OFF   WRT7  =  OFF ]
"33
[p x WRTC  =  OFF   WRTB  =  OFF   WRTD  =  OFF ]
"34
[p x EBTR0  =  OFF   EBTR1  =  OFF   EBTR2  =  OFF   EBTR3  =  OFF   EBTR4  =  OFF ]
"35
[p x EBTR5  =  OFF   EBTR6  =  OFF   EBTR7  =  OFF ]
"36
[p x EBTRB  =  OFF ]
"37
[p x DEBUG  =  OFF ]
"17 main.c
[; ;main.c: 17: output_st_t output_st = DIST;
[; ;main.c: 17: int first_time = 1;
[v _output_st `E5061 ~T0 @X0 1 e ]
[i _output_st
. `E5061 0
]
"23
[; ;main.c: 23: led_cmd_t led_cmd = IDLEE;
[v _led_cmd `E5068 ~T0 @X0 1 e ]
[i _led_cmd
. `E5068 0
]
"34
[; ;main.c: 34: ButtonState rb4state = IDLE;
[v _rb4state `E5077 ~T0 @X0 1 e ]
[i _rb4state
. `E5077 0
]
"35
[; ;main.c: 35: ButtonState rb5state = IDLE;
[v _rb5state `E5077 ~T0 @X0 1 e ]
[i _rb5state
. `E5077 0
]
"36
[; ;main.c: 36: ButtonState rb6state = IDLE;
[v _rb6state `E5077 ~T0 @X0 1 e ]
[i _rb6state
. `E5077 0
]
"37
[; ;main.c: 37: ButtonState rb7state = IDLE;
[v _rb7state `E5077 ~T0 @X0 1 e ]
[i _rb7state
. `E5077 0
]
"38
[; ;main.c: 38: int press_counter[8] = {0, 0, 0, 0, 0, 0, 0, 0};
[v _press_counter `i ~T0 @X0 -> 8 `i e ]
[i _press_counter
:U ..
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
..
]
"39
[; ;main.c: 39: int rb_threshold = 5;
[v _rb_threshold `i ~T0 @X0 1 e ]
[i _rb_threshold
-> 5 `i
]
"40
[; ;main.c: 40: int release_counter[8] = {0, 0, 0, 0,0, 0, 0, 0};
[v _release_counter `i ~T0 @X0 -> 8 `i e ]
[i _release_counter
:U ..
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
..
]
"41
[; ;main.c: 41: uint8_t prevB;
[v _prevB `uc ~T0 @X0 1 e ]
"42
[; ;main.c: 42: int released[8] = {0, 0, 0, 0,0, 0, 0, 0};
[v _released `i ~T0 @X0 -> 8 `i e ]
[i _released
:U ..
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
..
]
"44
[; ;main.c: 44: int started = 0;
[v _started `i ~T0 @X0 1 e ]
[i _started
-> 0 `i
]
"45
[; ;main.c: 45: int dist;
[v _dist `i ~T0 @X0 1 e ]
"46
[; ;main.c: 46: int speed = 0;
[v _speed `i ~T0 @X0 1 e ]
[i _speed
-> 0 `i
]
"50
[; ;main.c: 50: int alt_period = 0;
[v _alt_period `i ~T0 @X0 1 e ]
[i _alt_period
-> 0 `i
]
"51
[; ;main.c: 51: int alt_value;
[v _alt_value `i ~T0 @X0 1 e ]
"52
[; ;main.c: 52: int prs_value = 0;
[v _prs_value `i ~T0 @X0 1 e ]
[i _prs_value
-> 0 `i
]
"53
[; ;main.c: 53: int counter_limit = 0;
[v _counter_limit `i ~T0 @X0 1 e ]
[i _counter_limit
-> 0 `i
]
"54
[; ;main.c: 54: int counter = 0;
[v _counter `i ~T0 @X0 1 e ]
[i _counter
-> 0 `i
]
"55
[; ;main.c: 55: int man_num;
[v _man_num `i ~T0 @X0 1 e ]
"56
[; ;main.c: 56: int man_flag = 0;
[v _man_flag `i ~T0 @X0 1 e ]
[i _man_flag
-> 0 `i
]
[v F5103 `(v ~T0 @X0 1 tf ]
"60
[; ;main.c: 60: __attribute__((inline)) void disable_rxtx( void ) { PIE1bits.RC1IE = 0;PIE1bits.TX1IE = 0;}
[v _disable_rxtx `TF5103 ~T0 @X0 1 e ]
{
[e :U _disable_rxtx ]
[f ]
[e = . . _PIE1bits 0 5 -> -> 0 `i `uc ]
[e = . . _PIE1bits 0 4 -> -> 0 `i `uc ]
[e :UE 504 ]
}
[v F5105 `(v ~T0 @X0 1 tf ]
"61
[; ;main.c: 61: __attribute__((inline)) void enable_rxtx( void ) { PIE1bits.RC1IE = 1;PIE1bits.TX1IE = 1;}
[v _enable_rxtx `TF5105 ~T0 @X0 1 e ]
{
[e :U _enable_rxtx ]
[f ]
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
[e :UE 505 ]
}
"65
[; ;main.c: 65: void init_ports() {
[v _init_ports `(v ~T0 @X0 1 ef ]
{
[e :U _init_ports ]
[f ]
"66
[; ;main.c: 66:     LATB = 0x00; PORTB = 0x00; TRISB = 0xF0;
[e = _LATB -> -> 0 `i `uc ]
[e = _PORTB -> -> 0 `i `uc ]
[e = _TRISB -> -> 240 `i `uc ]
"67
[; ;main.c: 67:     LATD = 0x00; PORTD = 0x00; TRISD = 0x00;
[e = _LATD -> -> 0 `i `uc ]
[e = _PORTD -> -> 0 `i `uc ]
[e = _TRISD -> -> 0 `i `uc ]
"68
[; ;main.c: 68:     LATH = 0x00; PORTH = 0x00; TRISH = 0x10;
[e = _LATH -> -> 0 `i `uc ]
[e = _PORTH -> -> 0 `i `uc ]
[e = _TRISH -> -> 16 `i `uc ]
"69
[; ;main.c: 69:     LATA = 0x00; PORTA = 0x00; TRISA = 0x00;
[e = _LATA -> -> 0 `i `uc ]
[e = _PORTA -> -> 0 `i `uc ]
[e = _TRISA -> -> 0 `i `uc ]
"70
[; ;main.c: 70:     LATC = 0x00; PORTC = 0x00; TRISC = 0x00;
[e = _LATC -> -> 0 `i `uc ]
[e = _PORTC -> -> 0 `i `uc ]
[e = _TRISC -> -> 0 `i `uc ]
"71
[; ;main.c: 71: }
[e :UE 506 ]
}
"74
[; ;main.c: 74: void init_serial() {
[v _init_serial `(v ~T0 @X0 1 ef ]
{
[e :U _init_serial ]
[f ]
"75
[; ;main.c: 75:     TRISCbits.TRISC7 = 1;
[e = . . _TRISCbits 0 7 -> -> 1 `i `uc ]
"76
[; ;main.c: 76:     TRISCbits.TRISC6 = 0;
[e = . . _TRISCbits 0 6 -> -> 0 `i `uc ]
"77
[; ;main.c: 77:     PIE1bits.TX1IE = 1;
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
"78
[; ;main.c: 78:     PIE1bits.RC1IE = 1;
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
"79
[; ;main.c: 79:     TXSTA1 = 0x20;
[e = _TXSTA1 -> -> 32 `i `uc ]
"80
[; ;main.c: 80:     RCSTA1 = 0x90;
[e = _RCSTA1 -> -> 144 `i `uc ]
"81
[; ;main.c: 81:     BAUDCON1bits.BRG16 = 1;
[e = . . _BAUDCON1bits 0 3 -> -> 1 `i `uc ]
"82
[; ;main.c: 82:     SPBRGH1 = ((21) >> 8) & 0xff;
[e = _SPBRGH1 -> & >> -> 21 `i -> 8 `i -> 255 `i `uc ]
"83
[; ;main.c: 83:     SPBRG1 = (21) & 0xff;
[e = _SPBRG1 -> & -> 21 `i -> 255 `i `uc ]
"84
[; ;main.c: 84: }
[e :UE 507 ]
}
"87
[; ;main.c: 87: void init_timer_and_int() {
[v _init_timer_and_int `(v ~T0 @X0 1 ef ]
{
[e :U _init_timer_and_int ]
[f ]
"88
[; ;main.c: 88:     enable_rxtx();
[e ( _enable_rxtx ..  ]
"89
[; ;main.c: 89:     RCONbits.IPEN = 1;
[e = . . _RCONbits 5 7 -> -> 1 `i `uc ]
"90
[; ;main.c: 90:     T0CON = 0x85;
[e = _T0CON -> -> 133 `i `uc ]
"91
[; ;main.c: 91:     TMR0H = 0xC2;
[e = _TMR0H -> -> 194 `i `uc ]
"92
[; ;main.c: 92:     TMR0L = 0xFF;
[e = _TMR0L -> -> 255 `i `uc ]
"93
[; ;main.c: 93:     INTCONbits.TMR0IE = 0;
[e = . . _INTCONbits 0 5 -> -> 0 `i `uc ]
"94
[; ;main.c: 94:     INTCONbits.TMR0IF = 0;
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
"95
[; ;main.c: 95:     INTCONbits.PEIE = 1;
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
"96
[; ;main.c: 96:     INTCON2bits.RBIP = 0;
[e = . . _INTCON2bits 1 0 -> -> 0 `i `uc ]
"98
[; ;main.c: 98: }
[e :UE 508 ]
}
"100
[; ;main.c: 100: void init_adc() {
[v _init_adc `(v ~T0 @X0 1 ef ]
{
[e :U _init_adc ]
[f ]
"101
[; ;main.c: 101:     ADCON0 = 0x31;
[e = _ADCON0 -> -> 49 `i `uc ]
"102
[; ;main.c: 102:     ADCON1 = 0x0F;
[e = _ADCON1 -> -> 15 `i `uc ]
"103
[; ;main.c: 103:     ADCON2 = 0xA2;
[e = _ADCON2 -> -> 162 `i `uc ]
"104
[; ;main.c: 104:     ADRESH = 0x00;
[e = _ADRESH -> -> 0 `i `uc ]
"105
[; ;main.c: 105:     ADRESL = 0x00;
[e = _ADRESL -> -> 0 `i `uc ]
"106
[; ;main.c: 106:     PIR1bits.ADIF = 0;
[e = . . _PIR1bits 0 6 -> -> 0 `i `uc ]
"107
[; ;main.c: 107:     PIE1bits.ADIE = 1;
[e = . . _PIE1bits 0 6 -> -> 1 `i `uc ]
"108
[; ;main.c: 108: }
[e :UE 509 ]
}
"117
[; ;main.c: 117: uint8_t inbuf[128];
[v _inbuf `uc ~T0 @X0 -> 128 `i e ]
"118
[; ;main.c: 118: uint8_t outbuf[128];
[v _outbuf `uc ~T0 @X0 -> 128 `i e ]
"119
[; ;main.c: 119: uint8_t head[2] = {0, 0};
[v _head `uc ~T0 @X0 -> 2 `i e ]
[i _head
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
"120
[; ;main.c: 120: uint8_t tail[2] = {0, 0};
[v _tail `uc ~T0 @X0 -> 2 `i e ]
[i _tail
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
"123
[p l 2 ]
"124
[v _buf_isempty `(uc ~T0 @X0 1 ef1`E5110 ]
{
[e :U _buf_isempty ]
[v _buf `E5110 ~T0 @X0 1 r1 ]
[f ]
[e ) -> ? == -> *U + &U _head * -> _buf `ux -> -> # *U &U _head `ui `ux `i -> *U + &U _tail * -> _buf `ux -> -> # *U &U _tail `ui `ux `i : -> 1 `i -> 0 `i `uc ]
[e $UE 510  ]
[e :UE 510 ]
}
"126
[p l 2 ]
"127
[v _buf_push `(v ~T0 @X0 1 ef2`uc`E5110 ]
{
[e :U _buf_push ]
[v _v `uc ~T0 @X0 1 r1 ]
[v _buf `E5110 ~T0 @X0 1 r2 ]
[f ]
"128
[e $ ! == -> _buf `ui -> . `E5110 0 `ui 512  ]
[e = *U + &U _inbuf * -> *U + &U _head * -> _buf `ux -> -> # *U &U _head `ui `ux `ux -> -> # *U &U _inbuf `ui `ux _v ]
[e $U 513  ]
"129
[e :U 512 ]
[e = *U + &U _outbuf * -> *U + &U _head * -> _buf `ux -> -> # *U &U _head `ui `ux `ux -> -> # *U &U _outbuf `ui `ux _v ]
[e :U 513 ]
"130
[e ++ *U + &U _head * -> _buf `ux -> -> # *U &U _head `ui `ux -> -> 1 `i `uc ]
"131
[e $ ! == -> *U + &U _head * -> _buf `ux -> -> # *U &U _head `ui `ux `i -> 128 `i 514  ]
[e = *U + &U _head * -> _buf `ux -> -> # *U &U _head `ui `ux -> -> 0 `i `uc ]
[e :U 514 ]
"132
[e $ ! == -> *U + &U _head * -> _buf `ux -> -> # *U &U _head `ui `ux `i -> *U + &U _tail * -> _buf `ux -> -> # *U &U _tail `ui `ux `i 515  ]
{
"133
}
[e :U 515 ]
"134
[e :UE 511 ]
}
"136
[p l 2 ]
"137
[v _buf_pop `(uc ~T0 @X0 1 ef1`E5110 ]
{
[e :U _buf_pop ]
[v _buf `E5110 ~T0 @X0 1 r1 ]
[f ]
"138
[v _v `uc ~T0 @X0 1 a ]
"139
[e $ ! != -> ( _buf_isempty (1 _buf `i -> 0 `i 517  ]
{
"140
[e ) -> -> 0 `i `uc ]
[e $UE 516  ]
"141
}
[e $U 518  ]
[e :U 517 ]
{
"142
[e $ ! == -> _buf `ui -> . `E5110 0 `ui 519  ]
{
"143
[e = _v *U + &U _inbuf * -> *U + &U _tail * -> _buf `ux -> -> # *U &U _tail `ui `ux `ux -> -> # *U &U _inbuf `ui `ux ]
"144
}
[e $U 520  ]
"146
[e :U 519 ]
[e = _v *U + &U _outbuf * -> *U + &U _tail * -> _buf `ux -> -> # *U &U _tail `ui `ux `ux -> -> # *U &U _outbuf `ui `ux ]
[e :U 520 ]
"147
[e ++ *U + &U _tail * -> _buf `ux -> -> # *U &U _tail `ui `ux -> -> 1 `i `uc ]
"148
[e $ ! == -> *U + &U _tail * -> _buf `ux -> -> # *U &U _tail `ui `ux `i -> 128 `i 521  ]
[e = *U + &U _tail * -> _buf `ux -> -> # *U &U _tail `ui `ux -> -> 0 `i `uc ]
[e :U 521 ]
"149
[e ) _v ]
[e $UE 516  ]
"150
}
[e :U 518 ]
"151
[e :UE 516 ]
}
"154
[v _period `i ~T0 @X0 1 e ]
[i _period
-> 0 `i
]
"155
[v _first_time `i ~T0 @X0 1 e ]
[i _first_time
-> 1 `i
]
[v $root$_highPriorityISR `(v ~T0 @X0 0 e ]
"177
[; ;main.c: 177: void __attribute__((picinterrupt(("high_priority")))) highPriorityISR(void) {
[v _highPriorityISR `(v ~T110 @X0 1 ef ]
{
[e :U _highPriorityISR ]
[f ]
"178
[; ;main.c: 178:     if (PIR1bits.RC1IF){
[e $ ! != -> . . _PIR1bits 0 5 `i -> 0 `i 523  ]
{
"179
[; ;main.c: 179:         PIR1bits.RC1IF = 0;
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
"180
[; ;main.c: 180:         buf_push(RCREG1, INBUF);
[e ( _buf_push (2 , _RCREG1 . `E5110 0 ]
"181
[; ;main.c: 181:     }
}
[e :U 523 ]
"182
[; ;main.c: 182:     if (PIR1bits.TX1IF){
[e $ ! != -> . . _PIR1bits 0 4 `i -> 0 `i 524  ]
{
"184
[; ;main.c: 184:         PIR1bits.TX1IF = 0;
[e = . . _PIR1bits 0 4 -> -> 0 `i `uc ]
"186
[; ;main.c: 186:         if (buf_isempty(OUTBUF)){
[e $ ! != -> ( _buf_isempty (1 . `E5110 1 `i -> 0 `i 525  ]
{
"188
[; ;main.c: 188:             while(TXSTA1bits.TRMT == 0);
[e $U 526  ]
[e :U 527 ]
[e :U 526 ]
[e $ == -> . . _TXSTA1bits 0 1 `i -> 0 `i 527  ]
[e :U 528 ]
"189
[; ;main.c: 189:             TXSTA1bits.TXEN = 0;
[e = . . _TXSTA1bits 0 5 -> -> 0 `i `uc ]
"190
[; ;main.c: 190:         }
}
[e $U 529  ]
"191
[; ;main.c: 191:         else{
[e :U 525 ]
{
"192
[; ;main.c: 192:             TXREG1 = buf_pop(OUTBUF);
[e = _TXREG1 ( _buf_pop (1 . `E5110 1 ]
"193
[; ;main.c: 193:         }
}
[e :U 529 ]
"194
[; ;main.c: 194:     }
}
[e :U 524 ]
"195
[; ;main.c: 195:     if (INTCONbits.TMR0IF == 1) {
[e $ ! == -> . . _INTCONbits 0 2 `i -> 1 `i 530  ]
{
"197
[; ;main.c: 197:         TMR0H = 0xC2;
[e = _TMR0H -> -> 194 `i `uc ]
"198
[; ;main.c: 198:         TMR0L = 0xFF;
[e = _TMR0L -> -> 255 `i `uc ]
"199
[; ;main.c: 199:         INTCONbits.TMR0IF = 0;
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
"200
[; ;main.c: 200:         period++;
[e ++ _period -> 1 `i ]
"202
[; ;main.c: 202:         if(alt_period) counter++;
[e $ ! != _alt_period -> 0 `i 531  ]
[e ++ _counter -> 1 `i ]
[e :U 531 ]
"204
[; ;main.c: 204:         if(dist > 0) dist -= speed;
[e $ ! > _dist -> 0 `i 532  ]
[e =- _dist _speed ]
[e $U 533  ]
"205
[; ;main.c: 205:         else dist = 0;
[e :U 532 ]
[e = _dist -> 0 `i ]
[e :U 533 ]
"207
[; ;main.c: 207:         for (int i = 4; i < 8; i++){
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 4 `i ]
[e $ < _i -> 8 `i 534  ]
[e $U 535  ]
[e :U 534 ]
{
"208
[; ;main.c: 208:             if (released[i] == 1){
[e $ ! == *U + &U _released * -> -> _i `ui `ux -> -> # *U &U _released `ui `ux -> 1 `i 537  ]
{
"209
[; ;main.c: 209:                 output_st = PRS;
[e = _output_st . `E5061 2 ]
"210
[; ;main.c: 210:                 prs_value = i;
[e = _prs_value _i ]
"211
[; ;main.c: 211:                 break;
[e $U 535  ]
"212
[; ;main.c: 212:             }
}
[e :U 537 ]
"213
[; ;main.c: 213:         }
}
[e ++ _i -> 1 `i ]
[e $ < _i -> 8 `i 534  ]
[e :U 535 ]
}
"215
[; ;main.c: 215:         if (prs_value) output_task();
[e $ ! != _prs_value -> 0 `i 538  ]
[e ( _output_task ..  ]
[e $U 539  ]
"217
[; ;main.c: 217:         else if(counter_limit && counter == counter_limit){
[e :U 538 ]
[e $ ! && != _counter_limit -> 0 `i == _counter _counter_limit 540  ]
{
"218
[; ;main.c: 218:             GODONE = 1;
[e = _GODONE -> -> 1 `i `b ]
"219
[; ;main.c: 219:             while(GODONE);
[e $U 541  ]
[e :U 542 ]
[e :U 541 ]
[e $ _GODONE 542  ]
[e :U 543 ]
"220
[; ;main.c: 220:             unsigned int result = (ADRESH << 8) + ADRESL;
[v _result `ui ~T0 @X0 1 a ]
[e = _result -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
"221
[; ;main.c: 221:             if(768 <= result && result <= 1023) alt_value = 12000;
[e $ ! && <= -> -> 768 `i `ui _result <= _result -> -> 1023 `i `ui 544  ]
[e = _alt_value -> 12000 `i ]
[e $U 545  ]
"222
[; ;main.c: 222:             else if(512 <= result && result < 768) alt_value = 11000;
[e :U 544 ]
[e $ ! && <= -> -> 512 `i `ui _result < _result -> -> 768 `i `ui 546  ]
[e = _alt_value -> 11000 `i ]
[e $U 547  ]
"223
[; ;main.c: 223:             else if(256 <= result && result < 512) alt_value = 10000;
[e :U 546 ]
[e $ ! && <= -> -> 256 `i `ui _result < _result -> -> 512 `i `ui 548  ]
[e = _alt_value -> 10000 `i ]
[e $U 549  ]
"224
[; ;main.c: 224:             else alt_value = 9000;
[e :U 548 ]
[e = _alt_value -> 9000 `i ]
[e :U 549 ]
[e :U 547 ]
[e :U 545 ]
"225
[; ;main.c: 225:             output_st = ALT;
[e = _output_st . `E5061 1 ]
"226
[; ;main.c: 226:             counter = 0;
[e = _counter -> 0 `i ]
"227
[; ;main.c: 227:             output_task();
[e ( _output_task ..  ]
"228
[; ;main.c: 228:         }
}
[e $U 550  ]
"229
[; ;main.c: 229:         else if(started){
[e :U 540 ]
[e $ ! != _started -> 0 `i 551  ]
{
"230
[; ;main.c: 230:             output_st = DIST;
[e = _output_st . `E5061 0 ]
"231
[; ;main.c: 231:             output_task();
[e ( _output_task ..  ]
"233
[; ;main.c: 233:         }
}
[e :U 551 ]
[e :U 550 ]
[e :U 539 ]
"235
[; ;main.c: 235:     }
}
[e :U 530 ]
"237
[; ;main.c: 237:     if (PIR1bits.ADIF == 1){
[e $ ! == -> . . _PIR1bits 0 6 `i -> 1 `i 552  ]
{
"238
[; ;main.c: 238:         PIR1bits.ADIF = 0;
[e = . . _PIR1bits 0 6 -> -> 0 `i `uc ]
"239
[; ;main.c: 239:     }
}
[e :U 552 ]
"240
[; ;main.c: 240: }
[e :UE 522 ]
}
"248
[; ;main.c: 248: void rb_count_func(){
[v _rb_count_func `(v ~T0 @X0 1 ef ]
{
[e :U _rb_count_func ]
[f ]
"249
[; ;main.c: 249:     if (rb6state == PRESSING) {
[e $ ! == -> _rb6state `ui -> . `E5077 1 `ui 554  ]
{
"250
[; ;main.c: 250:         press_counter[6]++;
[e ++ *U + &U _press_counter * -> -> -> 6 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 1 `i ]
"251
[; ;main.c: 251:         if (press_counter[6] > rb_threshold) {
[e $ ! > *U + &U _press_counter * -> -> -> 6 `i `ui `ux -> -> # *U &U _press_counter `ui `ux _rb_threshold 555  ]
{
"252
[; ;main.c: 252:             rb6state = PRESSED;
[e = _rb6state . `E5077 2 ]
"253
[; ;main.c: 253:             press_counter[6] = 0;
[e = *U + &U _press_counter * -> -> -> 6 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 0 `i ]
"254
[; ;main.c: 254:         }
}
[e :U 555 ]
"255
[; ;main.c: 255:     }
}
[e $U 556  ]
"256
[; ;main.c: 256:     else if (rb6state == RELEASED) {
[e :U 554 ]
[e $ ! == -> _rb6state `ui -> . `E5077 3 `ui 557  ]
{
"257
[; ;main.c: 257:         release_counter[6]++;
[e ++ *U + &U _release_counter * -> -> -> 6 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 1 `i ]
"258
[; ;main.c: 258:         if (release_counter[6] > rb_threshold) {
[e $ ! > *U + &U _release_counter * -> -> -> 6 `i `ui `ux -> -> # *U &U _release_counter `ui `ux _rb_threshold 558  ]
{
"259
[; ;main.c: 259:             release_counter[6] = 0;
[e = *U + &U _release_counter * -> -> -> 6 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 0 `i ]
"260
[; ;main.c: 260:             released[6] = 1;
[e = *U + &U _released * -> -> -> 6 `i `ui `ux -> -> # *U &U _released `ui `ux -> 1 `i ]
"261
[; ;main.c: 261:             rb6state = IDLE;
[e = _rb6state . `E5077 0 ]
"262
[; ;main.c: 262:         }
}
[e :U 558 ]
"263
[; ;main.c: 263:     }
}
[e :U 557 ]
[e :U 556 ]
"265
[; ;main.c: 265:     if (rb4state == PRESSING) {
[e $ ! == -> _rb4state `ui -> . `E5077 1 `ui 559  ]
{
"266
[; ;main.c: 266:         press_counter[4]++;
[e ++ *U + &U _press_counter * -> -> -> 4 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 1 `i ]
"267
[; ;main.c: 267:         if (press_counter[4] > rb_threshold) {
[e $ ! > *U + &U _press_counter * -> -> -> 4 `i `ui `ux -> -> # *U &U _press_counter `ui `ux _rb_threshold 560  ]
{
"268
[; ;main.c: 268:             rb4state = PRESSED;
[e = _rb4state . `E5077 2 ]
"269
[; ;main.c: 269:             press_counter[4] = 0;
[e = *U + &U _press_counter * -> -> -> 4 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 0 `i ]
"270
[; ;main.c: 270:         }
}
[e :U 560 ]
"271
[; ;main.c: 271:     }
}
[e $U 561  ]
"272
[; ;main.c: 272:     else if (rb4state == RELEASED) {
[e :U 559 ]
[e $ ! == -> _rb4state `ui -> . `E5077 3 `ui 562  ]
{
"273
[; ;main.c: 273:         release_counter[4]++;
[e ++ *U + &U _release_counter * -> -> -> 4 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 1 `i ]
"274
[; ;main.c: 274:         if (release_counter[4] > rb_threshold) {
[e $ ! > *U + &U _release_counter * -> -> -> 4 `i `ui `ux -> -> # *U &U _release_counter `ui `ux _rb_threshold 563  ]
{
"275
[; ;main.c: 275:             release_counter[4] = 0;
[e = *U + &U _release_counter * -> -> -> 4 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 0 `i ]
"276
[; ;main.c: 276:             released[4] = 1;
[e = *U + &U _released * -> -> -> 4 `i `ui `ux -> -> # *U &U _released `ui `ux -> 1 `i ]
"277
[; ;main.c: 277:             rb4state = IDLE;
[e = _rb4state . `E5077 0 ]
"278
[; ;main.c: 278:         }
}
[e :U 563 ]
"279
[; ;main.c: 279:     }
}
[e :U 562 ]
[e :U 561 ]
"281
[; ;main.c: 281:     if (rb5state == PRESSING) {
[e $ ! == -> _rb5state `ui -> . `E5077 1 `ui 564  ]
{
"282
[; ;main.c: 282:         press_counter[5]++;
[e ++ *U + &U _press_counter * -> -> -> 5 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 1 `i ]
"283
[; ;main.c: 283:         if (press_counter[5] > rb_threshold) {
[e $ ! > *U + &U _press_counter * -> -> -> 5 `i `ui `ux -> -> # *U &U _press_counter `ui `ux _rb_threshold 565  ]
{
"284
[; ;main.c: 284:             rb5state = PRESSED;
[e = _rb5state . `E5077 2 ]
"285
[; ;main.c: 285:             press_counter[5] = 0;
[e = *U + &U _press_counter * -> -> -> 5 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 0 `i ]
"286
[; ;main.c: 286:         }
}
[e :U 565 ]
"287
[; ;main.c: 287:     }
}
[e $U 566  ]
"288
[; ;main.c: 288:     else if (rb5state == RELEASED) {
[e :U 564 ]
[e $ ! == -> _rb5state `ui -> . `E5077 3 `ui 567  ]
{
"289
[; ;main.c: 289:         release_counter[5]++;
[e ++ *U + &U _release_counter * -> -> -> 5 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 1 `i ]
"290
[; ;main.c: 290:         if (release_counter[5] > rb_threshold) {
[e $ ! > *U + &U _release_counter * -> -> -> 5 `i `ui `ux -> -> # *U &U _release_counter `ui `ux _rb_threshold 568  ]
{
"291
[; ;main.c: 291:             release_counter[5] = 0;
[e = *U + &U _release_counter * -> -> -> 5 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 0 `i ]
"292
[; ;main.c: 292:             released[5] = 1;
[e = *U + &U _released * -> -> -> 5 `i `ui `ux -> -> # *U &U _released `ui `ux -> 1 `i ]
"293
[; ;main.c: 293:             rb5state = IDLE;
[e = _rb5state . `E5077 0 ]
"294
[; ;main.c: 294:         }
}
[e :U 568 ]
"295
[; ;main.c: 295:     }
}
[e :U 567 ]
[e :U 566 ]
"297
[; ;main.c: 297:     if (rb7state == PRESSING) {
[e $ ! == -> _rb7state `ui -> . `E5077 1 `ui 569  ]
{
"298
[; ;main.c: 298:         press_counter[7]++;
[e ++ *U + &U _press_counter * -> -> -> 7 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 1 `i ]
"299
[; ;main.c: 299:         if (press_counter[7] > rb_threshold) {
[e $ ! > *U + &U _press_counter * -> -> -> 7 `i `ui `ux -> -> # *U &U _press_counter `ui `ux _rb_threshold 570  ]
{
"300
[; ;main.c: 300:             rb7state = PRESSED;
[e = _rb7state . `E5077 2 ]
"301
[; ;main.c: 301:             press_counter[7] = 0;
[e = *U + &U _press_counter * -> -> -> 7 `i `ui `ux -> -> # *U &U _press_counter `ui `ux -> 0 `i ]
"302
[; ;main.c: 302:         }
}
[e :U 570 ]
"303
[; ;main.c: 303:     }
}
[e $U 571  ]
"304
[; ;main.c: 304:     else if (rb7state == RELEASED) {
[e :U 569 ]
[e $ ! == -> _rb7state `ui -> . `E5077 3 `ui 572  ]
{
"305
[; ;main.c: 305:         release_counter[7]++;
[e ++ *U + &U _release_counter * -> -> -> 7 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 1 `i ]
"306
[; ;main.c: 306:         if (release_counter[7] > rb_threshold) {
[e $ ! > *U + &U _release_counter * -> -> -> 7 `i `ui `ux -> -> # *U &U _release_counter `ui `ux _rb_threshold 573  ]
{
"307
[; ;main.c: 307:             release_counter[7] = 0;
[e = *U + &U _release_counter * -> -> -> 7 `i `ui `ux -> -> # *U &U _release_counter `ui `ux -> 0 `i ]
"308
[; ;main.c: 308:             released[7] = 1;
[e = *U + &U _released * -> -> -> 7 `i `ui `ux -> -> # *U &U _released `ui `ux -> 1 `i ]
"309
[; ;main.c: 309:             rb7state = IDLE;
[e = _rb7state . `E5077 0 ]
"310
[; ;main.c: 310:         }
}
[e :U 573 ]
"311
[; ;main.c: 311:     }
}
[e :U 572 ]
[e :U 571 ]
"313
[; ;main.c: 313: }
[e :UE 553 ]
}
[v $root$_lowPriorityISR `(v ~T0 @X0 0 e ]
"315
[; ;main.c: 315: void __attribute__((picinterrupt(("low_priority")))) lowPriorityISR(void) {
[v _lowPriorityISR `(v ~T111 @X0 1 ef ]
{
[e :U _lowPriorityISR ]
[f ]
"316
[; ;main.c: 316:     if(INTCONbits.RBIF) {
[e $ ! != -> . . _INTCONbits 0 0 `i -> 0 `i 575  ]
{
"317
[; ;main.c: 317:         INTCONbits.RBIF = 0;
[e = . . _INTCONbits 0 0 -> -> 0 `i `uc ]
"319
[; ;main.c: 319:         if (led_cmd == B && rb6state == IDLE && !PORTBbits.RB6) {
[e $ ! && && == -> _led_cmd `ui -> . `E5068 3 `ui == -> _rb6state `ui -> . `E5077 0 `ui ! != -> . . _PORTBbits 0 6 `i -> 0 `i 576  ]
{
"320
[; ;main.c: 320:             rb6state = PRESSING;
[e = _rb6state . `E5077 1 ]
"321
[; ;main.c: 321:         }
}
[e $U 577  ]
"322
[; ;main.c: 322:         else if (rb6state == PRESSED && PORTBbits.RB6) {
[e :U 576 ]
[e $ ! && == -> _rb6state `ui -> . `E5077 2 `ui != -> . . _PORTBbits 0 6 `i -> 0 `i 578  ]
{
"323
[; ;main.c: 323:             rb6state = RELEASED;
[e = _rb6state . `E5077 3 ]
"324
[; ;main.c: 324:         }
}
[e :U 578 ]
[e :U 577 ]
"326
[; ;main.c: 326:         if (led_cmd == A && rb7state == IDLE && !PORTBbits.RB7) {
[e $ ! && && == -> _led_cmd `ui -> . `E5068 2 `ui == -> _rb7state `ui -> . `E5077 0 `ui ! != -> . . _PORTBbits 0 7 `i -> 0 `i 579  ]
{
"327
[; ;main.c: 327:             rb7state = PRESSING;
[e = _rb7state . `E5077 1 ]
"328
[; ;main.c: 328:         }
}
[e $U 580  ]
"329
[; ;main.c: 329:         else if (rb7state == PRESSED && PORTBbits.RB7) {
[e :U 579 ]
[e $ ! && == -> _rb7state `ui -> . `E5077 2 `ui != -> . . _PORTBbits 0 7 `i -> 0 `i 581  ]
{
"330
[; ;main.c: 330:             rb7state = RELEASED;
[e = _rb7state . `E5077 3 ]
"331
[; ;main.c: 331:         }
}
[e :U 581 ]
[e :U 580 ]
"333
[; ;main.c: 333:         if (led_cmd == C && rb5state == IDLE && !PORTBbits.RB5) {
[e $ ! && && == -> _led_cmd `ui -> . `E5068 4 `ui == -> _rb5state `ui -> . `E5077 0 `ui ! != -> . . _PORTBbits 0 5 `i -> 0 `i 582  ]
{
"334
[; ;main.c: 334:             rb5state = PRESSING;
[e = _rb5state . `E5077 1 ]
"335
[; ;main.c: 335:         }
}
[e $U 583  ]
"336
[; ;main.c: 336:         else if (rb5state == PRESSED && PORTBbits.RB5) {
[e :U 582 ]
[e $ ! && == -> _rb5state `ui -> . `E5077 2 `ui != -> . . _PORTBbits 0 5 `i -> 0 `i 584  ]
{
"337
[; ;main.c: 337:             rb5state = RELEASED;
[e = _rb5state . `E5077 3 ]
"338
[; ;main.c: 338:         }
}
[e :U 584 ]
[e :U 583 ]
"340
[; ;main.c: 340:         if (led_cmd == D && rb4state == IDLE && !PORTBbits.RB4) {
[e $ ! && && == -> _led_cmd `ui -> . `E5068 5 `ui == -> _rb4state `ui -> . `E5077 0 `ui ! != -> . . _PORTBbits 0 4 `i -> 0 `i 585  ]
{
"341
[; ;main.c: 341:             rb4state = PRESSING;
[e = _rb4state . `E5077 1 ]
"342
[; ;main.c: 342:         }
}
[e $U 586  ]
"343
[; ;main.c: 343:         else if (rb4state == PRESSED && PORTBbits.RB4) {
[e :U 585 ]
[e $ ! && == -> _rb4state `ui -> . `E5077 2 `ui != -> . . _PORTBbits 0 4 `i -> 0 `i 587  ]
{
"344
[; ;main.c: 344:             rb4state = RELEASED;
[e = _rb4state . `E5077 3 ]
"345
[; ;main.c: 345:         }
}
[e :U 587 ]
[e :U 586 ]
"346
[; ;main.c: 346:         prevB = PORTB;
[e = _prevB _PORTB ]
"347
[; ;main.c: 347:     }
}
[e :U 575 ]
"348
[; ;main.c: 348: }
[e :UE 574 ]
}
"359
[; ;main.c: 359: pkt_state_t pkt_state = PKT_WAIT_HDR;
[v _pkt_state `E5133 ~T0 @X0 1 e ]
[i _pkt_state
. `E5133 0
]
"360
[; ;main.c: 360: uint8_t pkt_body[128];
[v _pkt_body `uc ~T0 @X0 -> 128 `i e ]
"361
[; ;main.c: 361: uint8_t pkt_bodysize;
[v _pkt_bodysize `uc ~T0 @X0 1 e ]
"363
[; ;main.c: 363: uint8_t pkt_valid = 0;
[v _pkt_valid `uc ~T0 @X0 1 e ]
[i _pkt_valid
-> -> 0 `i `uc
]
"364
[; ;main.c: 364: uint8_t pkt_id = 0;
[v _pkt_id `uc ~T0 @X0 1 e ]
[i _pkt_id
-> -> 0 `i `uc
]
"370
[; ;main.c: 370: void packet_task() {
[v _packet_task `(v ~T0 @X0 1 ef ]
{
[e :U _packet_task ]
[f ]
"371
[; ;main.c: 371:     disable_rxtx();
[e ( _disable_rxtx ..  ]
"373
[; ;main.c: 373:     if (!buf_isempty(INBUF)) {
[e $ ! ! != -> ( _buf_isempty (1 . `E5110 0 `i -> 0 `i 589  ]
{
"374
[; ;main.c: 374:         uint8_t v;
[v _v `uc ~T0 @X0 1 a ]
"375
[; ;main.c: 375:         switch(pkt_state) {
[e $U 591  ]
{
"376
[; ;main.c: 376:         case PKT_WAIT_HDR:
[e :U 592 ]
"377
[; ;main.c: 377:             v = buf_pop(INBUF);
[e = _v ( _buf_pop (1 . `E5110 0 ]
"378
[; ;main.c: 378:             if (v == '$') {
[e $ ! == -> _v `ui -> 36 `ui 593  ]
{
"380
[; ;main.c: 380:                 pkt_state = PKT_GET_BODY;
[e = _pkt_state . `E5133 1 ]
"381
[; ;main.c: 381:                 pkt_bodysize = 0;
[e = _pkt_bodysize -> -> 0 `i `uc ]
"382
[; ;main.c: 382:             }
}
[e :U 593 ]
"383
[; ;main.c: 383:             break;
[e $U 590  ]
"384
[; ;main.c: 384:         case PKT_GET_BODY:
[e :U 594 ]
"385
[; ;main.c: 385:             v = buf_pop(INBUF);
[e = _v ( _buf_pop (1 . `E5110 0 ]
"386
[; ;main.c: 386:             if (v == '#') {
[e $ ! == -> _v `ui -> 35 `ui 595  ]
{
"388
[; ;main.c: 388:                 pkt_state = PKT_WAIT_ACK;
[e = _pkt_state . `E5133 2 ]
"389
[; ;main.c: 389:                 pkt_valid = 1;
[e = _pkt_valid -> -> 1 `i `uc ]
"390
[; ;main.c: 390:             } else if (v == '$') {
}
[e $U 596  ]
[e :U 595 ]
[e $ ! == -> _v `ui -> 36 `ui 597  ]
{
"393
[; ;main.c: 393:                 pkt_bodysize = 0;
[e = _pkt_bodysize -> -> 0 `i `uc ]
"394
[; ;main.c: 394:             } else
}
[e $U 598  ]
[e :U 597 ]
"395
[; ;main.c: 395:                 pkt_body[pkt_bodysize++] = v;
[e = *U + &U _pkt_body * -> ++ _pkt_bodysize -> -> 1 `i `uc `ux -> -> # *U &U _pkt_body `ui `ux _v ]
[e :U 598 ]
[e :U 596 ]
"396
[; ;main.c: 396:             break;
[e $U 590  ]
"397
[; ;main.c: 397:         case PKT_WAIT_ACK:
[e :U 599 ]
"398
[; ;main.c: 398:             if (pkt_valid == 0) {
[e $ ! == -> _pkt_valid `i -> 0 `i 600  ]
{
"400
[; ;main.c: 400:                 pkt_state = PKT_WAIT_HDR;
[e = _pkt_state . `E5133 0 ]
"401
[; ;main.c: 401:                 pkt_id++;
[e ++ _pkt_id -> -> 1 `i `uc ]
"402
[; ;main.c: 402:             }
}
[e :U 600 ]
"403
[; ;main.c: 403:             break;
[e $U 590  ]
"404
[; ;main.c: 404:         }
}
[e $U 590  ]
[e :U 591 ]
[e [\ -> _pkt_state `ui , $ -> . `E5133 0 `ui 592
 , $ -> . `E5133 1 `ui 594
 , $ -> . `E5133 2 `ui 599
 590 ]
[e :U 590 ]
"405
[; ;main.c: 405:     }
}
[e :U 589 ]
"406
[; ;main.c: 406:     enable_rxtx();
[e ( _enable_rxtx ..  ]
"407
[; ;main.c: 407: }
[e :UE 588 ]
}
"415
[; ;main.c: 415: void output_str( char *str ) {
[v _output_str `(v ~T0 @X0 1 ef1`*uc ]
{
[e :U _output_str ]
[v _str `*uc ~T0 @X0 1 r1 ]
[f ]
"416
[; ;main.c: 416:     uint8_t ind = 0;
[v _ind `uc ~T0 @X0 1 a ]
[e = _ind -> -> 0 `i `uc ]
"417
[; ;main.c: 417:     while (str[ind] != 0) {
[e $U 602  ]
[e :U 603 ]
{
"418
[; ;main.c: 418:         disable_rxtx();
[e ( _disable_rxtx ..  ]
"419
[; ;main.c: 419:         buf_push(str[ind++], OUTBUF);
[e ( _buf_push (2 , -> *U + _str * -> ++ _ind -> -> 1 `i `uc `ux -> -> # *U _str `ui `ux `uc . `E5110 1 ]
"420
[; ;main.c: 420:         enable_rxtx();
[e ( _enable_rxtx ..  ]
"421
[; ;main.c: 421:     }
}
[e :U 602 ]
"417
[; ;main.c: 417:     while (str[ind] != 0) {
[e $ != -> *U + _str * -> _ind `ux -> -> # *U _str `ui `ux `i -> 0 `i 603  ]
[e :U 604 ]
"422
[; ;main.c: 422: }
[e :UE 601 ]
}
"428
[; ;main.c: 428: void output_task() {
[v _output_task `(v ~T0 @X0 1 ef ]
{
[e :U _output_task ]
[f ]
"429
[; ;main.c: 429:     switch (output_st) {
[e $U 607  ]
{
"430
[; ;main.c: 430:     case DIST: {
[e :U 608 ]
{
[v F5149 `uc ~T0 @X0 -> 10 `i s ]
[i F5149
:U ..
"431
[; ;main.c: 431:         char str[10] = "$DST";
-> 36 `c
-> 68 `c
-> 83 `c
-> 84 `c
-> 0 `c
..
]
[v _str `uc ~T0 @X0 -> 10 `i a ]
[e = _str F5149 ]
"432
[; ;main.c: 432:         char dist_chr[5];
[v _dist_chr `uc ~T0 @X0 -> 5 `i a ]
"433
[; ;main.c: 433:         sprintf(dist_chr, "%04x", dist);
[e ( _sprintf (1 , (. , &U _dist_chr :s 1C _dist ]
"434
[; ;main.c: 434:         strcat(str, dist_chr);
[e ( _strcat (2 , &U _str -> &U _dist_chr `*Cuc ]
"435
[; ;main.c: 435:         strcat(str, "#");
[e ( _strcat (2 , &U _str :s 2C ]
"436
[; ;main.c: 436:         output_str(str);
[e ( _output_str (1 &U _str ]
"438
[; ;main.c: 438:         break;
[e $U 606  ]
"439
[; ;main.c: 439:     }
}
"440
[; ;main.c: 440:     case ALT:{
[e :U 609 ]
{
[v F5152 `uc ~T0 @X0 -> 12 `i s ]
[i F5152
:U ..
"441
[; ;main.c: 441:             char str[12] = "$ALT";
-> 36 `c
-> 65 `c
-> 76 `c
-> 84 `c
-> 0 `c
..
]
[v _str `uc ~T0 @X0 -> 12 `i a ]
[e = _str F5152 ]
"442
[; ;main.c: 442:             char alt_char[5];
[v _alt_char `uc ~T0 @X0 -> 5 `i a ]
"443
[; ;main.c: 443:             sprintf(alt_char, "%04x", alt_value);
[e ( _sprintf (1 , (. , &U _alt_char :s 3C _alt_value ]
"444
[; ;main.c: 444:             strcat(str, alt_char);
[e ( _strcat (2 , &U _str -> &U _alt_char `*Cuc ]
"445
[; ;main.c: 445:             strcat(str, "#");
[e ( _strcat (2 , &U _str :s 4C ]
"446
[; ;main.c: 446:             output_str(str);
[e ( _output_str (1 &U _str ]
"447
[; ;main.c: 447:             break;
[e $U 606  ]
"448
[; ;main.c: 448:         }
}
"449
[; ;main.c: 449:     case PRS:{
[e :U 610 ]
{
[v F5155 `uc ~T0 @X0 -> 10 `i s ]
[i F5155
:U ..
"450
[; ;main.c: 450:             char str[10] = "$PRS";
-> 36 `c
-> 80 `c
-> 82 `c
-> 83 `c
-> 0 `c
..
]
[v _str `uc ~T0 @X0 -> 10 `i a ]
[e = _str F5155 ]
"451
[; ;main.c: 451:             char prs_char[3];
[v _prs_char `uc ~T0 @X0 -> 3 `i a ]
"452
[; ;main.c: 452:             sprintf(prs_char, "%02x", prs_value);
[e ( _sprintf (1 , (. , &U _prs_char :s 5C _prs_value ]
"453
[; ;main.c: 453:             strcat(str, prs_char);
[e ( _strcat (2 , &U _str -> &U _prs_char `*Cuc ]
"454
[; ;main.c: 454:             strcat(str, "#");
[e ( _strcat (2 , &U _str :s 6C ]
"455
[; ;main.c: 455:             output_str(str);
[e ( _output_str (1 &U _str ]
"456
[; ;main.c: 456:             prs_value = 0;
[e = _prs_value -> 0 `i ]
"457
[; ;main.c: 457:             for (int i = 4; i < 8; i++){
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 4 `i ]
[e $ < _i -> 8 `i 611  ]
[e $U 612  ]
[e :U 611 ]
{
"458
[; ;main.c: 458:                 released[i] = 0;
[e = *U + &U _released * -> -> _i `ui `ux -> -> # *U &U _released `ui `ux -> 0 `i ]
"459
[; ;main.c: 459:             }
}
[e ++ _i -> 1 `i ]
[e $ < _i -> 8 `i 611  ]
[e :U 612 ]
}
"460
[; ;main.c: 460:             break;
[e $U 606  ]
"461
[; ;main.c: 461:         }
}
"463
[; ;main.c: 463:     }
}
[e $U 606  ]
[e :U 607 ]
[e [\ -> _output_st `ui , $ -> . `E5061 0 `ui 608
 , $ -> . `E5061 1 `ui 609
 , $ -> . `E5061 2 `ui 610
 606 ]
[e :U 606 ]
"465
[; ;main.c: 465:     disable_rxtx();
[e ( _disable_rxtx ..  ]
"467
[; ;main.c: 467:     if (!buf_isempty(OUTBUF)&& TXSTA1bits.TXEN == 0) {
[e $ ! && ! != -> ( _buf_isempty (1 . `E5110 1 `i -> 0 `i == -> . . _TXSTA1bits 0 5 `i -> 0 `i 614  ]
{
"472
[; ;main.c: 472:         TXSTA1bits.TXEN = 1;
[e = . . _TXSTA1bits 0 5 -> -> 1 `i `uc ]
"473
[; ;main.c: 473:         TXREG1 = buf_pop(OUTBUF);
[e = _TXREG1 ( _buf_pop (1 . `E5110 1 ]
"474
[; ;main.c: 474:     }
}
[e :U 614 ]
"475
[; ;main.c: 475:     enable_rxtx();
[e ( _enable_rxtx ..  ]
"476
[; ;main.c: 476: }
[e :UE 605 ]
}
"481
[; ;main.c: 481: void calc_task() {
[v _calc_task `(v ~T0 @X0 1 ef ]
{
[e :U _calc_task ]
[f ]
"482
[; ;main.c: 482:     if (pkt_valid == 0) return;
[e $ ! == -> _pkt_valid `i -> 0 `i 616  ]
[e $UE 615  ]
[e :U 616 ]
"485
[; ;main.c: 485:     char cmd[4];
[v _cmd `uc ~T0 @X0 -> 4 `i a ]
"486
[; ;main.c: 486:     char man_led[6];
[v _man_led `uc ~T0 @X0 -> 6 `i a ]
"487
[; ;main.c: 487:     strncpy(cmd, pkt_body, 3);
[e ( _strncpy (3 , , &U _cmd -> &U _pkt_body `*Cuc -> -> 3 `i `ui ]
"488
[; ;main.c: 488:     strncpy(man_led, pkt_body, 5);
[e ( _strncpy (3 , , &U _man_led -> &U _pkt_body `*Cuc -> -> 5 `i `ui ]
"489
[; ;main.c: 489:     cmd[3] = ((void*)0);
[e = *U + &U _cmd * -> -> -> 3 `i `ui `ux -> -> # *U &U _cmd `ui `ux -> -> -> 0 `i `*v `uc ]
"490
[; ;main.c: 490:     man_led[5] = ((void*)0);
[e = *U + &U _man_led * -> -> -> 5 `i `ui `ux -> -> # *U &U _man_led `ui `ux -> -> -> 0 `i `*v `uc ]
"492
[; ;main.c: 492:     if(strcmp(cmd, "GOO") == 0 && pkt_bodysize == 7){
[e $ ! && == ( _strcmp (2 , -> &U _cmd `*Cuc :s 7C -> 0 `i == -> _pkt_bodysize `i -> 7 `i 617  ]
{
"493
[; ;main.c: 493:         started = 1;
[e = _started -> 1 `i ]
"494
[; ;main.c: 494:         sscanf(pkt_body+3, "%04x", &dist);
[e ( _sscanf (1 , (. , -> + &U _pkt_body * -> -> 3 `i `x -> -> # *U &U _pkt_body `i `x `*Cuc :s 8C &U _dist ]
"495
[; ;main.c: 495:         INTCONbits.TMR0IE = 1;
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
"497
[; ;main.c: 497:     }
}
[e $U 618  ]
"498
[; ;main.c: 498:     else if(started && strcmp(cmd, "SPD") == 0 && pkt_bodysize == 7){
[e :U 617 ]
[e $ ! && && != _started -> 0 `i == ( _strcmp (2 , -> &U _cmd `*Cuc :s 9C -> 0 `i == -> _pkt_bodysize `i -> 7 `i 619  ]
{
"499
[; ;main.c: 499:         sscanf(pkt_body+3, "%04x", &speed);
[e ( _sscanf (1 , (. , -> + &U _pkt_body * -> -> 3 `i `x -> -> # *U &U _pkt_body `i `x `*Cuc :s 10C &U _speed ]
"500
[; ;main.c: 500:     }
}
[e $U 620  ]
"501
[; ;main.c: 501:     else if(started && strcmp(cmd, "ALT") == 0 && pkt_bodysize == 7){
[e :U 619 ]
[e $ ! && && != _started -> 0 `i == ( _strcmp (2 , -> &U _cmd `*Cuc :s 11C -> 0 `i == -> _pkt_bodysize `i -> 7 `i 621  ]
{
"502
[; ;main.c: 502:         sscanf(pkt_body+3, "%04x", &alt_period);
[e ( _sscanf (1 , (. , -> + &U _pkt_body * -> -> 3 `i `x -> -> # *U &U _pkt_body `i `x `*Cuc :s 12C &U _alt_period ]
"503
[; ;main.c: 503:         if(alt_period == 0){
[e $ ! == _alt_period -> 0 `i 622  ]
{
"504
[; ;main.c: 504:             counter_limit = 0;
[e = _counter_limit -> 0 `i ]
"505
[; ;main.c: 505:             counter = 0;
[e = _counter -> 0 `i ]
"506
[; ;main.c: 506:         }
}
[e $U 623  ]
"507
[; ;main.c: 507:         else{
[e :U 622 ]
{
"508
[; ;main.c: 508:             counter_limit = alt_period / 100;
[e = _counter_limit / _alt_period -> 100 `i ]
"509
[; ;main.c: 509:         }
}
[e :U 623 ]
"511
[; ;main.c: 511:     }
}
[e $U 624  ]
"512
[; ;main.c: 512:     else if(started && strcmp(cmd, "MAN") == 0){
[e :U 621 ]
[e $ ! && != _started -> 0 `i == ( _strcmp (2 , -> &U _cmd `*Cuc :s 13C -> 0 `i 625  ]
{
"513
[; ;main.c: 513:         sscanf(pkt_body+3, "%02x", &man_num);
[e ( _sscanf (1 , (. , -> + &U _pkt_body * -> -> 3 `i `x -> -> # *U &U _pkt_body `i `x `*Cuc :s 14C &U _man_num ]
"514
[; ;main.c: 514:         if(man_num == 1){
[e $ ! == _man_num -> 1 `i 626  ]
{
"515
[; ;main.c: 515:             man_flag = 1;
[e = _man_flag -> 1 `i ]
"516
[; ;main.c: 516:             INTCONbits.RBIE = 1;
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
"518
[; ;main.c: 518:         }
}
[e $U 627  ]
"519
[; ;main.c: 519:         else if(man_num == 0){
[e :U 626 ]
[e $ ! == _man_num -> 0 `i 628  ]
{
"520
[; ;main.c: 520:             man_flag = 0;
[e = _man_flag -> 0 `i ]
"521
[; ;main.c: 521:             INTCONbits.RBIE = 0;
[e = . . _INTCONbits 0 3 -> -> 0 `i `uc ]
"522
[; ;main.c: 522:             led_cmd = IDLEE;
[e = _led_cmd . `E5068 0 ]
"523
[; ;main.c: 523:         }
}
[e :U 628 ]
[e :U 627 ]
"524
[; ;main.c: 524:     }
}
[e :U 625 ]
[e :U 624 ]
[e :U 620 ]
[e :U 618 ]
"525
[; ;main.c: 525:     if(man_flag == 1){
[e $ ! == _man_flag -> 1 `i 629  ]
{
"526
[; ;main.c: 526:         if(strcmp(man_led, "LED00") == 0 && pkt_bodysize == 5){
[e $ ! && == ( _strcmp (2 , -> &U _man_led `*Cuc :s 15C -> 0 `i == -> _pkt_bodysize `i -> 5 `i 630  ]
{
"527
[; ;main.c: 527:             led_cmd = clear;
[e = _led_cmd . `E5068 1 ]
"528
[; ;main.c: 528:         }
}
[e $U 631  ]
"529
[; ;main.c: 529:         else if(strcmp(man_led, "LED01") == 0 && pkt_bodysize == 5){
[e :U 630 ]
[e $ ! && == ( _strcmp (2 , -> &U _man_led `*Cuc :s 16C -> 0 `i == -> _pkt_bodysize `i -> 5 `i 632  ]
{
"530
[; ;main.c: 530:             led_cmd = D;
[e = _led_cmd . `E5068 5 ]
"531
[; ;main.c: 531:         }
}
[e $U 633  ]
"532
[; ;main.c: 532:         else if(strcmp(man_led, "LED02") == 0 && pkt_bodysize == 5){
[e :U 632 ]
[e $ ! && == ( _strcmp (2 , -> &U _man_led `*Cuc :s 17C -> 0 `i == -> _pkt_bodysize `i -> 5 `i 634  ]
{
"533
[; ;main.c: 533:             led_cmd = C;
[e = _led_cmd . `E5068 4 ]
"534
[; ;main.c: 534:         }
}
[e $U 635  ]
"535
[; ;main.c: 535:         else if(strcmp(man_led, "LED03") == 0 && pkt_bodysize == 5){
[e :U 634 ]
[e $ ! && == ( _strcmp (2 , -> &U _man_led `*Cuc :s 18C -> 0 `i == -> _pkt_bodysize `i -> 5 `i 636  ]
{
"536
[; ;main.c: 536:             led_cmd = B;
[e = _led_cmd . `E5068 3 ]
"537
[; ;main.c: 537:         }
}
[e $U 637  ]
"538
[; ;main.c: 538:         else if(strcmp(man_led, "LED04") == 0 && pkt_bodysize == 5){
[e :U 636 ]
[e $ ! && == ( _strcmp (2 , -> &U _man_led `*Cuc :s 19C -> 0 `i == -> _pkt_bodysize `i -> 5 `i 638  ]
{
"539
[; ;main.c: 539:             led_cmd = A;
[e = _led_cmd . `E5068 2 ]
"540
[; ;main.c: 540:         }
}
[e :U 638 ]
[e :U 637 ]
[e :U 635 ]
[e :U 633 ]
[e :U 631 ]
"542
[; ;main.c: 542:     }
}
[e $U 639  ]
"543
[; ;main.c: 543:     else if(started && strcmp(cmd, "END") == 0 && pkt_bodysize == 3){
[e :U 629 ]
[e $ ! && && != _started -> 0 `i == ( _strcmp (2 , -> &U _cmd `*Cuc :s 20C -> 0 `i == -> _pkt_bodysize `i -> 3 `i 640  ]
{
"544
[; ;main.c: 544:         disable_rxtx();
[e ( _disable_rxtx ..  ]
"545
[; ;main.c: 545:     }
}
[e :U 640 ]
[e :U 639 ]
"549
[; ;main.c: 549:     pkt_valid = 0;
[e = _pkt_valid -> -> 0 `i `uc ]
"551
[; ;main.c: 551:     return;
[e $UE 615  ]
"552
[; ;main.c: 552: }
[e :UE 615 ]
}
"559
[; ;main.c: 559: void control_leds(){
[v _control_leds `(v ~T0 @X0 1 ef ]
{
[e :U _control_leds ]
[f ]
"560
[; ;main.c: 560:     switch(led_cmd){
[e $U 643  ]
{
"561
[; ;main.c: 561:         case IDLEE:
[e :U 644 ]
"562
[; ;main.c: 562:             break;
[e $U 642  ]
"563
[; ;main.c: 563:         case clear:
[e :U 645 ]
"564
[; ;main.c: 564:             LATDbits.LATD0 = 0;
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
"565
[; ;main.c: 565:             LATCbits.LATC0 = 0;
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"566
[; ;main.c: 566:             LATBbits.LATB0 = 0;
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
"567
[; ;main.c: 567:             LATAbits.LATA0 = 0;
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
"568
[; ;main.c: 568:             break;
[e $U 642  ]
"569
[; ;main.c: 569:         case D:
[e :U 646 ]
"570
[; ;main.c: 570:             LATDbits.LATD0 = 1;
[e = . . _LATDbits 0 0 -> -> 1 `i `uc ]
"571
[; ;main.c: 571:             break;
[e $U 642  ]
"572
[; ;main.c: 572:         case C:
[e :U 647 ]
"573
[; ;main.c: 573:             LATCbits.LATC0 = 1;
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
"574
[; ;main.c: 574:             break;
[e $U 642  ]
"575
[; ;main.c: 575:         case B:
[e :U 648 ]
"576
[; ;main.c: 576:             LATBbits.LATB0 = 1;
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
"577
[; ;main.c: 577:             break;
[e $U 642  ]
"578
[; ;main.c: 578:         case A:
[e :U 649 ]
"579
[; ;main.c: 579:             LATAbits.LATA0 = 1;
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
"580
[; ;main.c: 580:             break;
[e $U 642  ]
"581
[; ;main.c: 581:     }
}
[e $U 642  ]
[e :U 643 ]
[e [\ -> _led_cmd `ui , $ -> . `E5068 0 `ui 644
 , $ -> . `E5068 1 `ui 645
 , $ -> . `E5068 5 `ui 646
 , $ -> . `E5068 4 `ui 647
 , $ -> . `E5068 3 `ui 648
 , $ -> . `E5068 2 `ui 649
 642 ]
[e :U 642 ]
"582
[; ;main.c: 582:     return;
[e $UE 641  ]
"583
[; ;main.c: 583: }
[e :UE 641 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"586
[; ;main.c: 586: void main(void) {
[v _main `(v ~T0 @X0 1 ef ]
{
[e :U _main ]
[f ]
"588
[; ;main.c: 588:     init_ports();
[e ( _init_ports ..  ]
"589
[; ;main.c: 589:     init_adc();
[e ( _init_adc ..  ]
"590
[; ;main.c: 590:     init_serial();
[e ( _init_serial ..  ]
"591
[; ;main.c: 591:     init_timer_and_int();
[e ( _init_timer_and_int ..  ]
"592
[; ;main.c: 592:     INTCONbits.GIE = 1;
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"594
[; ;main.c: 594:     while(1){
[e :U 652 ]
{
"595
[; ;main.c: 595:         packet_task();
[e ( _packet_task ..  ]
"596
[; ;main.c: 596:         calc_task();
[e ( _calc_task ..  ]
"598
[; ;main.c: 598:         control_leds();
[e ( _control_leds ..  ]
"599
[; ;main.c: 599:         rb_count_func();
[e ( _rb_count_func ..  ]
"600
[; ;main.c: 600:     }
}
[e :U 651 ]
[e $U 652  ]
[e :U 653 ]
"601
[; ;main.c: 601:     return;
[e $UE 650  ]
"602
[; ;main.c: 602: }
[e :UE 650 ]
}
[p f _sprintf 12615684 ]
[a 1C 37 48 52 120 0 ]
[a 3C 37 48 52 120 0 ]
[a 8C 37 48 52 120 0 ]
[a 10C 37 48 52 120 0 ]
[a 12C 37 48 52 120 0 ]
[a 5C 37 48 50 120 0 ]
[a 14C 37 48 50 120 0 ]
[a 11C 65 76 84 0 ]
[a 7C 71 79 79 0 ]
[a 13C 77 65 78 0 ]
[a 9C 83 80 68 0 ]
[a 20C 69 78 68 0 ]
[a 19C 76 69 68 48 52 0 ]
[a 18C 76 69 68 48 51 0 ]
[a 17C 76 69 68 48 50 0 ]
[a 16C 76 69 68 48 49 0 ]
[a 15C 76 69 68 48 48 0 ]
[a 2C 35 0 ]
[a 4C 35 0 ]
[a 6C 35 0 ]
