// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_sparse_matrix_acc_calc_C (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        lenEdgeListPtr_dout,
        lenEdgeListPtr_empty_n,
        lenEdgeListPtr_read,
        fifoEdgeListPtr11_dout,
        fifoEdgeListPtr11_empty_n,
        fifoEdgeListPtr11_read,
        fifoMatrixAIdx12_dout,
        fifoMatrixAIdx12_empty_n,
        fifoMatrixAIdx12_read,
        fifoMatrixA13_dout,
        fifoMatrixA13_empty_n,
        fifoMatrixA13_read,
        fifoMatrixB14_dout,
        fifoMatrixB14_empty_n,
        fifoMatrixB14_read,
        fifoEdgeListPtr_calC15_din,
        fifoEdgeListPtr_calC15_full_n,
        fifoEdgeListPtr_calC15_write,
        fifoMatrixCIdx_o_0_0_0_0_din,
        fifoMatrixCIdx_o_0_0_0_0_full_n,
        fifoMatrixCIdx_o_0_0_0_0_write,
        fifoMatrixCIdx_o_0_0_0_01_din,
        fifoMatrixCIdx_o_0_0_0_01_full_n,
        fifoMatrixCIdx_o_0_0_0_01_write,
        fifoCalcMatrixC_o_0_din,
        fifoCalcMatrixC_o_0_full_n,
        fifoCalcMatrixC_o_0_write,
        fifoCalcMatrixC_o_02_din,
        fifoCalcMatrixC_o_02_full_n,
        fifoCalcMatrixC_o_02_write,
        lenEdgeListPtr_c_din,
        lenEdgeListPtr_c_full_n,
        lenEdgeListPtr_c_write
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] lenEdgeListPtr_dout;
input   lenEdgeListPtr_empty_n;
output   lenEdgeListPtr_read;
input  [31:0] fifoEdgeListPtr11_dout;
input   fifoEdgeListPtr11_empty_n;
output   fifoEdgeListPtr11_read;
input  [31:0] fifoMatrixAIdx12_dout;
input   fifoMatrixAIdx12_empty_n;
output   fifoMatrixAIdx12_read;
input  [31:0] fifoMatrixA13_dout;
input   fifoMatrixA13_empty_n;
output   fifoMatrixA13_read;
input  [31:0] fifoMatrixB14_dout;
input   fifoMatrixB14_empty_n;
output   fifoMatrixB14_read;
output  [31:0] fifoEdgeListPtr_calC15_din;
input   fifoEdgeListPtr_calC15_full_n;
output   fifoEdgeListPtr_calC15_write;
output  [15:0] fifoMatrixCIdx_o_0_0_0_0_din;
input   fifoMatrixCIdx_o_0_0_0_0_full_n;
output   fifoMatrixCIdx_o_0_0_0_0_write;
output  [15:0] fifoMatrixCIdx_o_0_0_0_01_din;
input   fifoMatrixCIdx_o_0_0_0_01_full_n;
output   fifoMatrixCIdx_o_0_0_0_01_write;
output  [31:0] fifoCalcMatrixC_o_0_din;
input   fifoCalcMatrixC_o_0_full_n;
output   fifoCalcMatrixC_o_0_write;
output  [31:0] fifoCalcMatrixC_o_02_din;
input   fifoCalcMatrixC_o_02_full_n;
output   fifoCalcMatrixC_o_02_write;
output  [31:0] lenEdgeListPtr_c_din;
input   lenEdgeListPtr_c_full_n;
output   lenEdgeListPtr_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg lenEdgeListPtr_read;
reg fifoEdgeListPtr11_read;
reg fifoMatrixAIdx12_read;
reg fifoMatrixA13_read;
reg fifoMatrixB14_read;
reg fifoEdgeListPtr_calC15_write;
reg fifoMatrixCIdx_o_0_0_0_0_write;
reg fifoMatrixCIdx_o_0_0_0_01_write;
reg fifoCalcMatrixC_o_0_write;
reg fifoCalcMatrixC_o_02_write;
reg lenEdgeListPtr_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    lenEdgeListPtr_blk_n;
reg    fifoEdgeListPtr11_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln66_fu_295_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln79_fu_374_p2;
reg    fifoMatrixAIdx12_blk_n;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln88_fu_398_p2;
reg    fifoMatrixA13_blk_n;
reg    fifoMatrixB14_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln67_fu_344_p2;
wire   [0:0] tmp_nbreadreq_fu_156_p3;
reg    fifoEdgeListPtr_calC15_blk_n;
reg    fifoMatrixCIdx_o_0_0_0_0_blk_n;
wire    ap_CS_fsm_state13;
reg   [0:0] trunc_ln48_reg_601;
reg    fifoMatrixCIdx_o_0_0_0_01_blk_n;
reg    fifoCalcMatrixC_o_0_blk_n;
reg    fifoCalcMatrixC_o_02_blk_n;
reg    lenEdgeListPtr_c_blk_n;
reg   [31:0] lenEdgeListPtr_read_reg_491;
wire   [3:0] add_ln66_fu_301_p2;
reg   [3:0] add_ln66_reg_502;
wire   [31:0] add_ln79_fu_307_p2;
reg   [31:0] add_ln79_reg_521;
reg   [3:0] matrixB_buffer_addr_reg_526;
wire   [1:0] add_ln67_fu_350_p2;
reg   [1:0] add_ln67_reg_534;
reg    ap_predicate_op59_read_state3;
reg    ap_block_state3;
wire   [31:0] tmp_16_fu_356_p1;
wire   [30:0] iter_4_fu_379_p2;
reg   [30:0] iter_4_reg_553;
reg   [31:0] tmp_21_reg_558;
wire   [1:0] n_2_fu_404_p2;
reg   [1:0] n_2_reg_570;
reg    ap_block_state7;
wire   [31:0] tmp_22_fu_410_p1;
reg   [31:0] tmp_22_reg_575;
wire   [15:0] tempA_row_V_fu_414_p1;
reg   [15:0] tempA_row_V_reg_580;
reg   [0:0] tmp_19_reg_586;
reg   [3:0] tempA_col_V_cast_reg_591;
wire   [31:0] i_16_fu_436_p2;
wire   [0:0] trunc_ln48_fu_442_p1;
wire    ap_CS_fsm_state8;
wire   [1:0] add_ln96_fu_470_p2;
reg   [1:0] add_ln96_reg_613;
wire   [31:0] matrixB_buffer_q0;
reg   [31:0] matrixB_buffer_load_reg_618;
wire    ap_CS_fsm_state9;
wire   [31:0] grp_fu_283_p2;
reg   [31:0] temp_res_reg_623;
wire    ap_CS_fsm_state12;
reg   [3:0] matrixB_buffer_address0;
reg    matrixB_buffer_ce0;
reg    matrixB_buffer_we0;
reg   [1:0] j_reg_228;
reg    ap_block_state2;
wire    ap_CS_fsm_state4;
reg   [31:0] storemerge_reg_239;
reg   [31:0] i_6_reg_251;
reg    ap_block_state5;
reg   [1:0] n_reg_261;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln85_fu_385_p2;
wire   [0:0] icmp_ln96_fu_464_p2;
reg   [1:0] j_3_reg_272;
reg    ap_block_state13;
wire   [63:0] zext_ln69_fu_339_p1;
wire   [63:0] zext_ln48_fu_459_p1;
reg   [3:0] i_fu_112;
reg    ap_block_state1;
reg   [30:0] iter_fu_120;
reg   [31:0] i_13_fu_124;
wire   [31:0] empty_83_fu_476_p3;
wire    ap_CS_fsm_state10;
wire   [0:0] trunc_ln69_fu_322_p1;
wire   [3:0] tmp_11_cast_fu_326_p3;
wire   [3:0] add_ln69_fu_334_p2;
wire   [31:0] zext_ln79_fu_370_p1;
wire   [3:0] tmp_16_cast_fu_446_p3;
wire   [3:0] add_ln48_fu_454_p2;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_condition_453;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
end

krnl_sparse_matrix_acc_calc_C_matrixB_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matrixB_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matrixB_buffer_address0),
    .ce0(matrixB_buffer_ce0),
    .we0(matrixB_buffer_we0),
    .d0(storemerge_reg_239),
    .q0(matrixB_buffer_q0)
);

krnl_sparse_matrix_acc_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_reg_575),
    .din1(matrixB_buffer_load_reg_618),
    .ce(1'b1),
    .dout(grp_fu_283_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1))) begin
        i_13_fu_124 <= fifoEdgeListPtr11_dout;
    end else if (((icmp_ln85_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_13_fu_124 <= tmp_21_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd1))) begin
        i_6_reg_251 <= i_16_fu_436_p2;
    end else if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd1))) begin
        i_6_reg_251 <= i_13_fu_124;
    end
end

always @ (posedge ap_clk) begin
    if ((~((lenEdgeListPtr_c_full_n == 1'b0) | (lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_112 <= 4'd0;
    end else if ((~((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln67_fu_344_p2 == 1'd1))) begin
        i_fu_112 <= add_ln66_reg_502;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1))) begin
        iter_fu_120 <= 31'd0;
    end else if (((icmp_ln85_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        iter_fu_120 <= iter_4_reg_553;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0))) & (1'b1 == ap_CS_fsm_state13))) begin
        j_3_reg_272 <= add_ln96_reg_613;
    end else if ((~(((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd0))) begin
        j_3_reg_272 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_reg_228 <= add_ln67_reg_534;
    end else if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd0))) begin
        j_reg_228 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln96_fu_464_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        n_reg_261 <= n_2_reg_570;
    end else if (((icmp_ln85_fu_385_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_reg_261 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_453)) begin
        if ((tmp_nbreadreq_fu_156_p3 == 1'd0)) begin
            storemerge_reg_239 <= 32'd0;
        end else if ((tmp_nbreadreq_fu_156_p3 == 1'd1)) begin
            storemerge_reg_239 <= tmp_16_fu_356_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln66_reg_502 <= add_ln66_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln67_reg_534 <= add_ln67_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1))) begin
        add_ln79_reg_521 <= add_ln79_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln96_reg_613 <= add_ln96_fu_470_p2;
        trunc_ln48_reg_601 <= trunc_ln48_fu_442_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iter_4_reg_553 <= iter_4_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        lenEdgeListPtr_read_reg_491 <= lenEdgeListPtr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        matrixB_buffer_addr_reg_526 <= zext_ln69_fu_339_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_19_reg_586 == 1'd0))) begin
        matrixB_buffer_load_reg_618 <= matrixB_buffer_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state7))) begin
        n_2_reg_570 <= n_2_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd0))) begin
        tempA_col_V_cast_reg_591 <= {{fifoMatrixAIdx12_dout[19:16]}};
        tempA_row_V_reg_580 <= tempA_row_V_fu_414_p1;
        tmp_19_reg_586 <= fifoMatrixAIdx12_dout[32'd15];
        tmp_22_reg_575 <= tmp_22_fu_410_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_19_reg_586 == 1'd0))) begin
        temp_res_reg_623 <= grp_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd1))) begin
        tmp_21_reg_558 <= fifoEdgeListPtr11_dout;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if (((lenEdgeListPtr_c_full_n == 1'b0) | (lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd1))) begin
        fifoCalcMatrixC_o_02_blk_n = fifoCalcMatrixC_o_02_full_n;
    end else begin
        fifoCalcMatrixC_o_02_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0))) & (1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd1))) begin
        fifoCalcMatrixC_o_02_write = 1'b1;
    end else begin
        fifoCalcMatrixC_o_02_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd0))) begin
        fifoCalcMatrixC_o_0_blk_n = fifoCalcMatrixC_o_0_full_n;
    end else begin
        fifoCalcMatrixC_o_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0))) & (1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd0))) begin
        fifoCalcMatrixC_o_0_write = 1'b1;
    end else begin
        fifoCalcMatrixC_o_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1)))) begin
        fifoEdgeListPtr11_blk_n = fifoEdgeListPtr11_empty_n;
    end else begin
        fifoEdgeListPtr11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd1)) | (~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1)))) begin
        fifoEdgeListPtr11_read = 1'b1;
    end else begin
        fifoEdgeListPtr11_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1)))) begin
        fifoEdgeListPtr_calC15_blk_n = fifoEdgeListPtr_calC15_full_n;
    end else begin
        fifoEdgeListPtr_calC15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd1)) | (~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1)))) begin
        fifoEdgeListPtr_calC15_write = 1'b1;
    end else begin
        fifoEdgeListPtr_calC15_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd0))) begin
        fifoMatrixA13_blk_n = fifoMatrixA13_empty_n;
    end else begin
        fifoMatrixA13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd0))) begin
        fifoMatrixA13_read = 1'b1;
    end else begin
        fifoMatrixA13_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd0))) begin
        fifoMatrixAIdx12_blk_n = fifoMatrixAIdx12_empty_n;
    end else begin
        fifoMatrixAIdx12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd0))) begin
        fifoMatrixAIdx12_read = 1'b1;
    end else begin
        fifoMatrixAIdx12_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_nbreadreq_fu_156_p3 == 1'd1) & (icmp_ln67_fu_344_p2 == 1'd0))) begin
        fifoMatrixB14_blk_n = fifoMatrixB14_empty_n;
    end else begin
        fifoMatrixB14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (ap_predicate_op59_read_state3 == 1'b1))) begin
        fifoMatrixB14_read = 1'b1;
    end else begin
        fifoMatrixB14_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd1))) begin
        fifoMatrixCIdx_o_0_0_0_01_blk_n = fifoMatrixCIdx_o_0_0_0_01_full_n;
    end else begin
        fifoMatrixCIdx_o_0_0_0_01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0))) & (1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd1))) begin
        fifoMatrixCIdx_o_0_0_0_01_write = 1'b1;
    end else begin
        fifoMatrixCIdx_o_0_0_0_01_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd0))) begin
        fifoMatrixCIdx_o_0_0_0_0_blk_n = fifoMatrixCIdx_o_0_0_0_0_full_n;
    end else begin
        fifoMatrixCIdx_o_0_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0))) & (1'b1 == ap_CS_fsm_state13) & (trunc_ln48_reg_601 == 1'd0))) begin
        fifoMatrixCIdx_o_0_0_0_0_write = 1'b1;
    end else begin
        fifoMatrixCIdx_o_0_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lenEdgeListPtr_blk_n = lenEdgeListPtr_empty_n;
    end else begin
        lenEdgeListPtr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lenEdgeListPtr_c_blk_n = lenEdgeListPtr_c_full_n;
    end else begin
        lenEdgeListPtr_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((lenEdgeListPtr_c_full_n == 1'b0) | (lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lenEdgeListPtr_c_write = 1'b1;
    end else begin
        lenEdgeListPtr_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((lenEdgeListPtr_c_full_n == 1'b0) | (lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lenEdgeListPtr_read = 1'b1;
    end else begin
        lenEdgeListPtr_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matrixB_buffer_address0 = zext_ln48_fu_459_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        matrixB_buffer_address0 = matrixB_buffer_addr_reg_526;
    end else begin
        matrixB_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8))) begin
        matrixB_buffer_ce0 = 1'b1;
    end else begin
        matrixB_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matrixB_buffer_we0 = 1'b1;
    end else begin
        matrixB_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((lenEdgeListPtr_c_full_n == 1'b0) | (lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln66_fu_295_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln67_fu_344_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln67_fu_344_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln79_fu_374_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln85_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~(((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~(((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln88_fu_398_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln96_fu_464_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if ((~(((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0))) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln48_fu_454_p2 = (tmp_16_cast_fu_446_p3 + tempA_col_V_cast_reg_591);

assign add_ln66_fu_301_p2 = (i_fu_112 + 4'd1);

assign add_ln67_fu_350_p2 = (j_reg_228 + 2'd1);

assign add_ln69_fu_334_p2 = (tmp_11_cast_fu_326_p3 + i_fu_112);

assign add_ln79_fu_307_p2 = ($signed(lenEdgeListPtr_read_reg_491) + $signed(32'd4294967295));

assign add_ln96_fu_470_p2 = (j_3_reg_272 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((lenEdgeListPtr_c_full_n == 1'b0) | (lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = (((fifoMatrixCIdx_o_0_0_0_01_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoMatrixCIdx_o_0_0_0_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)) | ((fifoCalcMatrixC_o_02_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd1)) | ((fifoCalcMatrixC_o_0_full_n == 1'b0) & (trunc_ln48_reg_601 == 1'd0)));
end

always @ (*) begin
    ap_block_state2 = (((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln66_fu_295_p2 == 1'd1)));
end

always @ (*) begin
    ap_block_state3 = ((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state5 = (((fifoEdgeListPtr_calC15_full_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)) | ((fifoEdgeListPtr11_empty_n == 1'b0) & (icmp_ln79_fu_374_p2 == 1'd1)));
end

always @ (*) begin
    ap_block_state7 = (((fifoMatrixAIdx12_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)) | ((fifoMatrixA13_empty_n == 1'b0) & (icmp_ln88_fu_398_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_453 = (~((fifoMatrixB14_empty_n == 1'b0) & (ap_predicate_op59_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln67_fu_344_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op59_read_state3 = ((tmp_nbreadreq_fu_156_p3 == 1'd1) & (icmp_ln67_fu_344_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign empty_83_fu_476_p3 = ((tmp_19_reg_586[0:0] == 1'b1) ? 32'd0 : temp_res_reg_623);

assign fifoCalcMatrixC_o_02_din = empty_83_fu_476_p3;

assign fifoCalcMatrixC_o_0_din = empty_83_fu_476_p3;

assign fifoEdgeListPtr_calC15_din = fifoEdgeListPtr11_dout;

assign fifoMatrixCIdx_o_0_0_0_01_din = tempA_row_V_reg_580;

assign fifoMatrixCIdx_o_0_0_0_0_din = tempA_row_V_reg_580;

assign i_16_fu_436_p2 = (i_6_reg_251 + 32'd1);

assign icmp_ln66_fu_295_p2 = ((i_fu_112 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_344_p2 = ((j_reg_228 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_374_p2 = (($signed(zext_ln79_fu_370_p1) < $signed(add_ln79_reg_521)) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_385_p2 = (($signed(i_6_reg_251) < $signed(tmp_21_reg_558)) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_398_p2 = ((n_reg_261 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_464_p2 = ((j_3_reg_272 == 2'd2) ? 1'b1 : 1'b0);

assign iter_4_fu_379_p2 = (iter_fu_120 + 31'd1);

assign lenEdgeListPtr_c_din = lenEdgeListPtr_dout;

assign n_2_fu_404_p2 = (n_reg_261 + 2'd1);

assign start_out = real_start;

assign tempA_row_V_fu_414_p1 = fifoMatrixAIdx12_dout[15:0];

assign tmp_11_cast_fu_326_p3 = {{trunc_ln69_fu_322_p1}, {3'd0}};

assign tmp_16_cast_fu_446_p3 = {{trunc_ln48_fu_442_p1}, {3'd0}};

assign tmp_16_fu_356_p1 = fifoMatrixB14_dout;

assign tmp_22_fu_410_p1 = fifoMatrixA13_dout;

assign tmp_nbreadreq_fu_156_p3 = fifoMatrixB14_empty_n;

assign trunc_ln48_fu_442_p1 = j_3_reg_272[0:0];

assign trunc_ln69_fu_322_p1 = j_reg_228[0:0];

assign zext_ln48_fu_459_p1 = add_ln48_fu_454_p2;

assign zext_ln69_fu_339_p1 = add_ln69_fu_334_p2;

assign zext_ln79_fu_370_p1 = iter_fu_120;

endmodule //krnl_sparse_matrix_acc_calc_C
