#include "cpu/CPU6502.hpp"
#include "cpu/Instructions.hpp"


const Instruction instructionTable[256] =
{
    /* 0x00 */ {"BRK", &CPU6502::BRK, &CPU6502::IMP, 7},
    /* 0x01 */ {"ORA", &CPU6502::ORA, &CPU6502::IZX, 6},
    /* 0x02 */ {"???", nullptr, nullptr, 2},
    /* 0x03 */ {"SLO", &CPU6502::SLO, &CPU6502::IZX, 8},
    /* 0x04 */ {"NOP", &CPU6502::NOP, &CPU6502::ZP0, 3},
    /* 0x05 */ {"ORA", &CPU6502::ORA, &CPU6502::ZP0, 3},
    /* 0x06 */ {"ASL", &CPU6502::ASL, &CPU6502::ZP0, 5},
    /* 0x07 */ {"SLO", &CPU6502::SLO, &CPU6502::ZP0, 5},
    /* 0x08 */ {"PHP", &CPU6502::PHP, &CPU6502::IMP, 3},
    /* 0x09 */ {"ORA", &CPU6502::ORA, &CPU6502::IMM, 2},
    /* 0x0A */ {"ASL", &CPU6502::ASL, &CPU6502::ACC, 2},
    /* 0x0B */ {"ANC", &CPU6502::ANC, &CPU6502::IMM, 2},
    /* 0x0C */ {"NOP", &CPU6502::NOP, &CPU6502::ABS, 4},
    /* 0x0D */ {"ORA", &CPU6502::ORA, &CPU6502::ABS, 4},
    /* 0x0E */ {"ASL", &CPU6502::ASL, &CPU6502::ABS, 6},
    /* 0x0F */ {"SLO", &CPU6502::SLO, &CPU6502::ABS, 6},

    /* 0x10 */ {"BPL", &CPU6502::BPL, &CPU6502::REL, 2},
    /* 0x11 */ {"ORA", &CPU6502::ORA, &CPU6502::IZY, 5},
    /* 0x12 */ {"???", nullptr, nullptr, 2},
    /* 0x13 */ {"SLO", &CPU6502::SLO, &CPU6502::IZY, 8},
    /* 0x14 */ {"NOP", &CPU6502::NOP, &CPU6502::ZPX, 4},
    /* 0x15 */ {"ORA", &CPU6502::ORA, &CPU6502::ZPX, 4},
    /* 0x16 */ {"ASL", &CPU6502::ASL, &CPU6502::ZPX, 6},
    /* 0x17 */ {"SLO", &CPU6502::SLO, &CPU6502::ZPX, 6},
    /* 0x18 */ {"CLC", &CPU6502::CLC, &CPU6502::IMP, 2},
    /* 0x19 */ {"ORA", &CPU6502::ORA, &CPU6502::ABY, 4},
    /* 0x1A */ {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2},
    /* 0x1B */ {"SLO", &CPU6502::SLO, &CPU6502::ABY, 7},
    /* 0x1C */ {"NOP", &CPU6502::NOP, &CPU6502::ABX, 4},
    /* 0x1D */ {"ORA", &CPU6502::ORA, &CPU6502::ABX, 4},
    /* 0x1E */ {"ASL", &CPU6502::ASL, &CPU6502::ABX, 7},
    /* 0x1F */ {"SLO", &CPU6502::SLO, &CPU6502::ABX, 7},

    /* 0x20 */ {"JSR", &CPU6502::JSR, &CPU6502::ABS, 6},
    /* 0x21 */ {"AND", &CPU6502::AND, &CPU6502::IZX, 6},
    /* 0x22 */ {"???", nullptr, nullptr, 2},
    /* 0x23 */ {"RLA", &CPU6502::RLA, &CPU6502::IZX, 8},
    /* 0x24 */ {"BIT", &CPU6502::BIT, &CPU6502::ZP0, 3},
    /* 0x25 */ {"AND", &CPU6502::AND, &CPU6502::ZP0, 3},
    /* 0x26 */ {"ROL", &CPU6502::ROL, &CPU6502::ZP0, 5},
    /* 0x27 */ {"RLA", &CPU6502::RLA, &CPU6502::ZP0, 5},
    /* 0x28 */ {"PLP", &CPU6502::PLP, &CPU6502::IMP, 4},
    /* 0x29 */ {"AND", &CPU6502::AND, &CPU6502::IMM, 2},
    /* 0x2A */ {"ROL", &CPU6502::ROL, &CPU6502::ACC, 2},
    /* 0x2B */ {"ANC", &CPU6502::ANC, &CPU6502::IMM, 2},
    /* 0x2C */ {"BIT", &CPU6502::BIT, &CPU6502::ABS, 4},
    /* 0x2D */ {"AND", &CPU6502::AND, &CPU6502::ABS, 4},
    /* 0x2E */ {"ROL", &CPU6502::ROL, &CPU6502::ABS, 6},
    /* 0x2F */ {"RLA", &CPU6502::RLA, &CPU6502::ABS, 6},

    /* 0x30 */ {"BMI", &CPU6502::BMI, &CPU6502::REL, 2},
    /* 0x31 */ {"AND", &CPU6502::AND, &CPU6502::IZY, 5},
    /* 0x32 */ {"???", nullptr, nullptr, 2},
    /* 0x33 */ {"RLA", &CPU6502::RLA, &CPU6502::IZY, 8},
    /* 0x34 */ {"NOP", &CPU6502::NOP, &CPU6502::ZPX, 4},
    /* 0x35 */ {"AND", &CPU6502::AND, &CPU6502::ZPX, 4},
    /* 0x36 */ {"ROL", &CPU6502::ROL, &CPU6502::ZPX, 6},
    /* 0x37 */ {"RLA", &CPU6502::RLA, &CPU6502::ZPX, 6},
    /* 0x38 */ {"SEC", &CPU6502::SEC, &CPU6502::IMP, 2},
    /* 0x39 */ {"AND", &CPU6502::AND, &CPU6502::ABY, 4},
    /* 0x3A */ {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2},
    /* 0x3B */ {"RLA", &CPU6502::RLA, &CPU6502::ABY, 7},
    /* 0x3C */ {"NOP", &CPU6502::NOP, &CPU6502::ABX, 4},
    /* 0x3D */ {"AND", &CPU6502::AND, &CPU6502::ABX, 4},
    /* 0x3E */ {"ROL", &CPU6502::ROL, &CPU6502::ABX, 7},
    /* 0x3F */ {"RLA", &CPU6502::RLA, &CPU6502::ABX, 7},

    /* 0x40 */ {"RTI", &CPU6502::RTI, &CPU6502::IMP, 6},
    /* 0x41 */ {"EOR", &CPU6502::EOR, &CPU6502::IZX, 6},
    /* 0x42 */ {"???", nullptr, nullptr, 2},
    /* 0x43 */ {"SRE", &CPU6502::SRE, &CPU6502::IZX, 8},
    /* 0x44 */ {"NOP", &CPU6502::NOP, &CPU6502::ZP0, 3},
    /* 0x45 */ {"EOR", &CPU6502::EOR, &CPU6502::ZP0, 3},
    /* 0x46 */ {"LSR", &CPU6502::LSR, &CPU6502::ZP0, 5},
    /* 0x47 */ {"SRE", &CPU6502::SRE, &CPU6502::ZP0, 5},
    /* 0x48 */ {"PHA", &CPU6502::PHA, &CPU6502::IMP, 3},
    /* 0x49 */ {"EOR", &CPU6502::EOR, &CPU6502::IMM, 2},
    /* 0x4A */ {"LSR", &CPU6502::LSR, &CPU6502::ACC, 2},
    /* 0x4B */ {"ALR", &CPU6502::ALR, &CPU6502::IMM, 2},
    /* 0x4C */ {"JMP", &CPU6502::JMP, &CPU6502::ABS, 3},
    /* 0x4D */ {"EOR", &CPU6502::EOR, &CPU6502::ABS, 4},
    /* 0x4E */ {"LSR", &CPU6502::LSR, &CPU6502::ABS, 6},
    /* 0x4F */ {"SRE", &CPU6502::SRE, &CPU6502::ABS, 6},

    /* 0x50 */ {"BVC", &CPU6502::BVC, &CPU6502::REL, 2},
    /* 0x51 */ {"EOR", &CPU6502::EOR, &CPU6502::IZY, 5},
    /* 0x52 */ {"???", nullptr, nullptr, 2},
    /* 0x53 */ {"SRE", &CPU6502::SRE, &CPU6502::IZY, 8},
    /* 0x54 */ {"NOP", &CPU6502::NOP, &CPU6502::ZPX, 4},
    /* 0x55 */ {"EOR", &CPU6502::EOR, &CPU6502::ZPX, 4},
    /* 0x56 */ {"LSR", &CPU6502::LSR, &CPU6502::ZPX, 6},
    /* 0x57 */ {"SRE", &CPU6502::SRE, &CPU6502::ZPX, 6},
    /* 0x58 */ {"CLI", &CPU6502::CLI, &CPU6502::IMP, 2},
    /* 0x59 */ {"EOR", &CPU6502::EOR, &CPU6502::ABY, 4},
    /* 0x5A */ {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2},
    /* 0x5B */ {"SRE", &CPU6502::SRE, &CPU6502::ABY, 7},
    /* 0x5C */ {"NOP", &CPU6502::NOP, &CPU6502::ABX, 4},
    /* 0x5D */ {"EOR", &CPU6502::EOR, &CPU6502::ABX, 4},
    /* 0x5E */ {"LSR", &CPU6502::LSR, &CPU6502::ABX, 7},
    /* 0x5F */ {"SRE", &CPU6502::SRE, &CPU6502::ABX, 7},

    /* 0x60 */ {"RTS", &CPU6502::RTS, &CPU6502::IMP, 6},
    /* 0x61 */ {"ADC", &CPU6502::ADC, &CPU6502::IZX, 6},
    /* 0x62 */ {"???", nullptr, nullptr, 2},
    /* 0x63 */ {"RRA", &CPU6502::RRA, &CPU6502::IZX, 8},
    /* 0x64 */ {"NOP", &CPU6502::NOP, &CPU6502::ZP0, 3},
    /* 0x65 */ {"ADC", &CPU6502::ADC, &CPU6502::ZP0, 3},
    /* 0x66 */ {"ROR", &CPU6502::ROR, &CPU6502::ZP0, 5},
    /* 0x67 */ {"RRA", &CPU6502::RRA, &CPU6502::ZP0, 5},
    /* 0x68 */ {"PLA", &CPU6502::PLA, &CPU6502::IMP, 4},
    /* 0x69 */ {"ADC", &CPU6502::ADC, &CPU6502::IMM, 2},
    /* 0x6A */ {"ROR", &CPU6502::ROR, &CPU6502::ACC, 2},
    /* 0x6B */ {"ARR", &CPU6502::ARR, &CPU6502::IMM, 2},
    /* 0x6C */ {"JMP", &CPU6502::JMP, &CPU6502::IND, 5},
    /* 0x6D */ {"ADC", &CPU6502::ADC, &CPU6502::ABS, 4},
    /* 0x6E */ {"ROR", &CPU6502::ROR, &CPU6502::ABS, 6},
    /* 0x6F */ {"RRA", &CPU6502::RRA, &CPU6502::ABS, 6},

    /* 0x70 */ {"BVS", &CPU6502::BVS, &CPU6502::REL, 2},
    /* 0x71 */ {"ADC", &CPU6502::ADC, &CPU6502::IZY, 5},
    /* 0x72 */ {"???", nullptr, nullptr, 2},
    /* 0x73 */ {"RRA", &CPU6502::RRA, &CPU6502::IZY, 8},
    /* 0x74 */ {"NOP", &CPU6502::NOP, &CPU6502::ZPX, 4},
    /* 0x75 */ {"ADC", &CPU6502::ADC, &CPU6502::ZPX, 4},
    /* 0x76 */ {"ROR", &CPU6502::ROR, &CPU6502::ZPX, 6},
    /* 0x77 */ {"RRA", &CPU6502::RRA, &CPU6502::ZPX, 6},
    /* 0x78 */ {"SEI", &CPU6502::SEI, &CPU6502::IMP, 2},
    /* 0x79 */ {"ADC", &CPU6502::ADC, &CPU6502::ABY, 4},
    /* 0x7A */ {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2},
    /* 0x7B */ {"RRA", &CPU6502::RRA, &CPU6502::ABY, 7},
    /* 0x7C */ {"NOP", &CPU6502::NOP, &CPU6502::ABX, 4},
    /* 0x7D */ {"ADC", &CPU6502::ADC, &CPU6502::ABX, 4},
    /* 0x7E */ {"ROR", &CPU6502::ROR, &CPU6502::ABX, 7},
    /* 0x7F */ {"RRA", &CPU6502::RRA, &CPU6502::ABX, 7},

    /* 0x80 */ {"NOP", &CPU6502::NOP, &CPU6502::IMM, 2},
    /* 0x81 */ {"STA", &CPU6502::STA, &CPU6502::IZX, 6},
    /* 0x82 */ {"NOP", &CPU6502::NOP, &CPU6502::IMM, 2},
    /* 0x83 */ {"SAX", &CPU6502::SAX, &CPU6502::IZX, 6},
    /* 0x84 */ {"STY", &CPU6502::STY, &CPU6502::ZP0, 3},
    /* 0x85 */ {"STA", &CPU6502::STA, &CPU6502::ZP0, 3},
    /* 0x86 */ {"STX", &CPU6502::STX, &CPU6502::ZP0, 3},
    /* 0x87 */ {"SAX", &CPU6502::SAX, &CPU6502::ZP0, 3},
    /* 0x88 */ {"DEY", &CPU6502::DEY, &CPU6502::IMP, 2},
    /* 0x89 */ {"NOP", &CPU6502::NOP, &CPU6502::IMM, 2},
    /* 0x8A */ {"TXA", &CPU6502::TXA, &CPU6502::IMP, 2},
    /* 0x8B */ {"???", nullptr, nullptr, 2},
    /* 0x8C */ {"STY", &CPU6502::STY, &CPU6502::ABS, 4},
    /* 0x8D */ {"STA", &CPU6502::STA, &CPU6502::ABS, 4},
    /* 0x8E */ {"STX", &CPU6502::STX, &CPU6502::ABS, 4},
    /* 0x8F */ {"SAX", &CPU6502::SAX, &CPU6502::ABS, 4},

    /* 0x90 */ {"BCC", &CPU6502::BCC, &CPU6502::REL, 2},
    /* 0x91 */ {"STA", &CPU6502::STA, &CPU6502::IZY, 6},
    /* 0x92 */ {"???", nullptr, nullptr, 2},
    /* 0x93 */ {"???", nullptr, nullptr, 6},
    /* 0x94 */ {"STY", &CPU6502::STY, &CPU6502::ZPX, 4},
    /* 0x95 */ {"STA", &CPU6502::STA, &CPU6502::ZPX, 4},
    /* 0x96 */ {"STX", &CPU6502::STX, &CPU6502::ZPY, 4},
    /* 0x97 */ {"SAX", &CPU6502::SAX, &CPU6502::ZPY, 4},
    /* 0x98 */ {"TYA", &CPU6502::TYA, &CPU6502::IMP, 2},
    /* 0x99 */ {"STA", &CPU6502::STA, &CPU6502::ABY, 5},
    /* 0x9A */ {"TXS", &CPU6502::TXS, &CPU6502::IMP, 2},
    /* 0x9B */ {"???", nullptr, nullptr, 5},
    /* 0x9C */ {"???", nullptr, nullptr, 5},
    /* 0x9D */ {"STA", &CPU6502::STA, &CPU6502::ABX, 5},
    /* 0x9E */ {"???", nullptr, nullptr, 5},
    /* 0x9F */ {"???", nullptr, nullptr, 5},

    /* 0xA0 */ {"LDY", &CPU6502::LDY, &CPU6502::IMM, 2},
    /* 0xA1 */ {"LDA", &CPU6502::LDA, &CPU6502::IZX, 6},
    /* 0xA2 */ {"LDX", &CPU6502::LDX, &CPU6502::IMM, 2},
    /* 0xA3 */ {"LAX", &CPU6502::LAX, &CPU6502::IZX, 6},
    /* 0xA4 */ {"LDY", &CPU6502::LDY, &CPU6502::ZP0, 3},
    /* 0xA5 */ {"LDA", &CPU6502::LDA, &CPU6502::ZP0, 3},
    /* 0xA6 */ {"LDX", &CPU6502::LDX, &CPU6502::ZP0, 3},
    /* 0xA7 */ {"LAX", &CPU6502::LAX, &CPU6502::ZP0, 3},
    /* 0xA8 */ {"TAY", &CPU6502::TAY, &CPU6502::IMP, 2},
    /* 0xA9 */ {"LDA", &CPU6502::LDA, &CPU6502::IMM, 2},
    /* 0xAA */ {"TAX", &CPU6502::TAX, &CPU6502::IMP, 2},
    /* 0xAB */ {"LAX", &CPU6502::LAX, &CPU6502::IMM, 2},
    /* 0xAC */ {"LDY", &CPU6502::LDY, &CPU6502::ABS, 4},
    /* 0xAD */ {"LDA", &CPU6502::LDA, &CPU6502::ABS, 4},
    /* 0xAE */ {"LDX", &CPU6502::LDX, &CPU6502::ABS, 4},
    /* 0xAF */ {"LAX", &CPU6502::LAX, &CPU6502::ABS, 4},

    /* 0xB0 */ {"BCS", &CPU6502::BCS, &CPU6502::REL, 2},
    /* 0xB1 */ {"LDA", &CPU6502::LDA, &CPU6502::IZY, 5},
    /* 0xB2 */ {"???", nullptr, nullptr, 2},
    /* 0xB3 */ {"LAX", &CPU6502::LAX, &CPU6502::IZY, 5},
    /* 0xB4 */ {"LDY", &CPU6502::LDY, &CPU6502::ZPX, 4},
    /* 0xB5 */ {"LDA", &CPU6502::LDA, &CPU6502::ZPX, 4},
    /* 0xB6 */ {"LDX", &CPU6502::LDX, &CPU6502::ZPY, 4},
    /* 0xB7 */ {"LAX", &CPU6502::LAX, &CPU6502::ZPY, 4},
    /* 0xB8 */ {"CLV", &CPU6502::CLV, &CPU6502::IMP, 2},
    /* 0xB9 */ {"LDA", &CPU6502::LDA, &CPU6502::ABY, 4},
    /* 0xBA */ {"TSX", &CPU6502::TSX, &CPU6502::IMP, 2},
    /* 0xBB */ {"???", nullptr, nullptr, 4},
    /* 0xBC */ {"LDY", &CPU6502::LDY, &CPU6502::ABX, 4},
    /* 0xBD */ {"LDA", &CPU6502::LDA, &CPU6502::ABX, 4},
    /* 0xBE */ {"LDX", &CPU6502::LDX, &CPU6502::ABY, 4},
    /* 0xBF */ {"LAX", &CPU6502::LAX, &CPU6502::ABY, 4},

    /* 0xC0 */ {"CPY", &CPU6502::CPY, &CPU6502::IMM, 2},
    /* 0xC1 */ {"CMP", &CPU6502::CMP, &CPU6502::IZX, 6},
    /* 0xC2 */ {"NOP", &CPU6502::NOP, &CPU6502::IMM, 2},
    /* 0xC3 */ {"DCP", &CPU6502::DCP, &CPU6502::IZX, 8},
    /* 0xC4 */ {"CPY", &CPU6502::CPY, &CPU6502::ZP0, 3},
    /* 0xC5 */ {"CMP", &CPU6502::CMP, &CPU6502::ZP0, 3},
    /* 0xC6 */ {"DEC", &CPU6502::DEC, &CPU6502::ZP0, 5},
    /* 0xC7 */ {"DCP", &CPU6502::DCP, &CPU6502::ZP0, 5},
    /* 0xC8 */ {"INY", &CPU6502::INY, &CPU6502::IMP, 2},
    /* 0xC9 */ {"CMP", &CPU6502::CMP, &CPU6502::IMM, 2},
    /* 0xCA */ {"DEX", &CPU6502::DEX, &CPU6502::IMP, 2},
    /* 0xCB */ {"???", nullptr, nullptr, 2},
    /* 0xCC */ {"CPY", &CPU6502::CPY, &CPU6502::ABS, 4},
    /* 0xCD */ {"CMP", &CPU6502::CMP, &CPU6502::ABS, 4},
    /* 0xCE */ {"DEC", &CPU6502::DEC, &CPU6502::ABS, 6},
    /* 0xCF */ {"DCP", &CPU6502::DCP, &CPU6502::ABS, 6},

    /* 0xD0 */ {"BNE", &CPU6502::BNE, &CPU6502::REL, 2},
    /* 0xD1 */ {"CMP", &CPU6502::CMP, &CPU6502::IZY, 5},
    /* 0xD2 */ {"???", nullptr, nullptr, 2},
    /* 0xD3 */ {"DCP", &CPU6502::DCP, &CPU6502::IZY, 8},
    /* 0xD4 */ {"NOP", &CPU6502::NOP, &CPU6502::ZPX, 4},
    /* 0xD5 */ {"CMP", &CPU6502::CMP, &CPU6502::ZPX, 4},
    /* 0xD6 */ {"DEC", &CPU6502::DEC, &CPU6502::ZPX, 6},
    /* 0xD7 */ {"DCP", &CPU6502::DCP, &CPU6502::ZPX, 6},
    /* 0xD8 */ {"CLD", &CPU6502::CLD, &CPU6502::IMP, 2},
    /* 0xD9 */ {"CMP", &CPU6502::CMP, &CPU6502::ABY, 4},
    /* 0xDA */ {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2},
    /* 0xDB */ {"DCP", &CPU6502::DCP, &CPU6502::ABY, 7},
    /* 0xDC */ {"NOP", &CPU6502::NOP, &CPU6502::ABX, 4},
    /* 0xDD */ {"CMP", &CPU6502::CMP, &CPU6502::ABX, 4},
    /* 0xDE */ {"DEC", &CPU6502::DEC, &CPU6502::ABX, 7},
    /* 0xDF */ {"DCP", &CPU6502::DCP, &CPU6502::ABX, 7},

    /* 0xE0 */ {"CPX", &CPU6502::CPX, &CPU6502::IMM, 2},
    /* 0xE1 */ {"SBC", &CPU6502::SBC, &CPU6502::IZX, 6},
    /* 0xE2 */ {"NOP", &CPU6502::NOP, &CPU6502::IMM, 2},
    /* 0xE3 */ {"ISC", &CPU6502::ISC, &CPU6502::IZX, 8},
    /* 0xE4 */ {"CPX", &CPU6502::CPX, &CPU6502::ZP0, 3},
    /* 0xE5 */ {"SBC", &CPU6502::SBC, &CPU6502::ZP0, 3},
    /* 0xE6 */ {"INC", &CPU6502::INC, &CPU6502::ZP0, 5},
    /* 0xE7 */ {"ISC", &CPU6502::ISC, &CPU6502::ZP0, 5},
    /* 0xE8 */ {"INX", &CPU6502::INX, &CPU6502::IMP, 2},
    /* 0xE9 */ {"SBC", &CPU6502::SBC, &CPU6502::IMM, 2},
    /* 0xEA */ {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2},
    /* 0xEB */ {"SBC", &CPU6502::SBC, &CPU6502::IMM, 2},
    /* 0xEC */ {"CPX", &CPU6502::CPX, &CPU6502::ABS, 4},
    /* 0xED */ {"SBC", &CPU6502::SBC, &CPU6502::ABS, 4},
    /* 0xEE */ {"INC", &CPU6502::INC, &CPU6502::ABS, 6},
    /* 0xEF */ {"ISC", &CPU6502::ISC, &CPU6502::ABS, 6},

    /* 0xF0 */ {"BEQ", &CPU6502::BEQ, &CPU6502::REL, 2},
    /* 0xF1 */ {"SBC", &CPU6502::SBC, &CPU6502::IZY, 5},
    /* 0xF2 */ {"???", nullptr, nullptr, 2},
    /* 0xF3 */ {"ISC", &CPU6502::ISC, &CPU6502::IZY, 8},
    /* 0xF4 */ {"NOP", &CPU6502::NOP, &CPU6502::ZPX, 4},
    /* 0xF5 */ {"SBC", &CPU6502::SBC, &CPU6502::ZPX, 4},
    /* 0xF6 */ {"INC", &CPU6502::INC, &CPU6502::ZPX, 6},
    /* 0xF7 */ {"ISC", &CPU6502::ISC, &CPU6502::ZPX, 6},
    /* 0xF8 */ {"SED", &CPU6502::SED, &CPU6502::IMP, 2},
    /* 0xF9 */ {"SBC", &CPU6502::SBC, &CPU6502::ABY, 4},
    /* 0xFA */ {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2},
    /* 0xFB */ {"ISC", &CPU6502::ISC, &CPU6502::ABY, 7},
    /* 0xFC */ {"NOP", &CPU6502::NOP, &CPU6502::ABX, 4},
    /* 0xFD */ {"SBC", &CPU6502::SBC, &CPU6502::ABX, 4},
    /* 0xFE */ {"INC", &CPU6502::INC, &CPU6502::ABX, 7},
    /* 0xFF */ {"ISC", &CPU6502::ISC, &CPU6502::ABX, 7},
};
