m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim
Efile_stim_tb
Z1 w1626140315
Z2 DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 14
R0
Z6 8C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/file_stim_tb.vhd
Z7 FC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/file_stim_tb.vhd
l0
L7 1
V[Do^k9Dg<Q3S@l2ag>IPk0
!s100 ?`lb?cMRT?KMlhGRMF5PY3
Z8 OV;C;2020.1;71
33
Z9 !s110 1626390428
!i10b 1
Z10 !s108 1626390428.000000
Z11 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/file_stim_tb.vhd|
Z12 !s107 C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/file_stim_tb.vhd|
!i113 1
Z13 o-work work -2008 -explicit
Z14 tExplicit 1 CvgOpt 0
Asim
Z15 DEx4 work 5 mux_4 0 22 X4Z`3:n4=<B`=nj7NW:2k3
R2
R3
R4
R5
Z16 DEx4 work 12 file_stim_tb 0 22 [Do^k9Dg<Q3S@l2ag>IPk0
!i122 14
l19
Z17 L10 92
Z18 VMgho?lEZDTMehe9NQB^V>3
Z19 !s100 VlAzMamhFSUMS4Z?;`Lze0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Emux_4
Z20 w1572317808
R3
R4
R5
!i122 13
R0
Z21 8C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/mux_4.vhd
Z22 FC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/mux_4.vhd
l0
L5 1
VX4Z`3:n4=<B`=nj7NW:2k3
!s100 7aCI>?faO<8;=hi@RAXn82
R8
32
R9
!i10b 1
Z23 !s108 1626390427.000000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/mux_4.vhd|
Z25 !s107 C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/mux_4.vhd|
!i113 1
Z26 o-work work -2002 -explicit
R14
Artl
R3
R4
R5
R15
!i122 13
l21
L20 22
VA0CVBe2Nn=PncH?8JANb]0
!s100 XCoRNa2z8lg=4:D?25JEC2
R8
32
R9
!i10b 1
R23
R24
R25
!i113 1
R26
R14
