// Seed: 3178438590
module module_0 ();
  initial $display(id_1);
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4,
    input wand id_5,
    input supply0 id_6,
    output tri1 id_7
);
  wire id_9, id_10, id_11;
  module_0();
  always disable id_12;
endmodule
module module_2 (
    output logic id_0,
    input tri id_1,
    output supply1 id_2
);
  integer id_4 (
      .id_0(id_0),
      .id_1(1),
      .id_2(1 - (id_5)),
      .id_3(),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6()
  );
  assign id_0 = 1;
  always @(negedge 1 or posedge id_1) id_0 <= 1;
  module_0();
endmodule
