21:06:36 DEBUG : Logs will be stored at '/home/reon/work/xilinx/muladd_sdk/IDE.log'.
21:06:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/reon/work/xilinx/muladd_sdk/temp_xsdb_launch_script.tcl
21:06:37 INFO  : Registering command handlers for Vitis TCF services
21:06:38 INFO  : Platform repository initialization has completed.
21:06:39 INFO  : XSCT server has started successfully.
21:06:39 INFO  : Successfully done setting XSCT server connection channel  
21:06:39 INFO  : plnx-install-location is set to ''
21:06:39 INFO  : Successfully done query RDI_DATADIR 
21:06:39 INFO  : Successfully done setting workspace for the tool. 
21:11:01 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:11:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:11:02 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:11:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:11:10 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:13:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:13:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/reon/work/xilinx/muladd_sdk/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:13:52 INFO  : Checking for BSP changes to sync application flags for project 'muladd_test'...
21:16:01 INFO  : XRT server has started successfully on port '4353'
21:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B15638A' is selected.
21:16:02 INFO  : 'jtag frequency' command is executed.
21:16:02 INFO  : Context for 'APU' is selected.
21:16:02 INFO  : System reset is completed.
21:16:05 INFO  : 'after 3000' command is executed.
21:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B15638A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B15638A-23727093-0"}' command is executed.
21:16:08 INFO  : Device configured successfully with "/home/reon/work/xilinx/muladd_sdk/muladd_test/_ide/bitstream/design_1_wrapper.bit"
21:16:08 INFO  : Context for 'APU' is selected.
21:16:08 INFO  : Hardware design and registers information is loaded from '/home/reon/work/xilinx/muladd_sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:08 INFO  : Context for 'APU' is selected.
21:16:08 INFO  : Sourcing of '/home/reon/work/xilinx/muladd_sdk/muladd_test/_ide/psinit/ps7_init.tcl' is done.
21:16:08 INFO  : 'ps7_init' command is executed.
21:16:08 INFO  : 'ps7_post_config' command is executed.
21:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:08 INFO  : The application '/home/reon/work/xilinx/muladd_sdk/muladd_test/Debug/muladd_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B15638A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B15638A-23727093-0"}
fpga -file /home/reon/work/xilinx/muladd_sdk/muladd_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/reon/work/xilinx/muladd_sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/reon/work/xilinx/muladd_sdk/muladd_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/reon/work/xilinx/muladd_sdk/muladd_test/Debug/muladd_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:08 INFO  : 'con' command is executed.
21:16:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:08 INFO  : Launch script is exported to file '/home/reon/work/xilinx/muladd_sdk/muladd_test_system/_ide/scripts/systemdebugger_muladd_test_system_standalone.tcl'
21:16:45 INFO  : Disconnected from the channel tcfchan#3.
