Analysis & Synthesis report for DE1_SoC
Fri Mar 13 05:49:32 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition Top
  8. Partition for Top-Level Resource Utilization by Entity
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Parameter Settings for User Entity Instance: serialCom:sc|transmit:tsmt|transmitEnable:te
 12. Partition Dependent Files
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff3"
 15. Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff2"
 16. Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff1"
 17. Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff0"
 18. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff0"
 19. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff1"
 20. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff2"
 21. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff3"
 22. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff4"
 23. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff5"
 24. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff6"
 25. Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff7"
 26. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff0"
 27. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff1"
 28. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff2"
 29. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff3"
 30. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff4"
 31. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff5"
 32. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff6"
 33. Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff7"
 34. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b3"
 35. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b2"
 36. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b1"
 37. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b0"
 38. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b3"
 39. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b2"
 40. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b1"
 41. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b0"
 42. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff0"
 43. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff1"
 44. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff2"
 45. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff3"
 46. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff4"
 47. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff5"
 48. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff6"
 49. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff7"
 50. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff8"
 51. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff9"
 52. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m0"
 53. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m9"
 54. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|transmitEnable:te|DFlipFlop:b1"
 55. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|transmitEnable:te|DFlipFlop:b0"
 56. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff0"
 57. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff1"
 58. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff2"
 59. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff3"
 60. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff4"
 61. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff5"
 62. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff6"
 63. Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff7"
 64. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff3"
 65. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff2"
 66. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff1"
 67. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff0"
 68. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff3"
 69. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff2"
 70. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff1"
 71. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff0"
 72. Port Connectivity Checks: "clock_divider:cd"
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 13 05:49:32 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; onBoardSerialCom                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; onBoardSerialCom   ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; transmitEnable.v                 ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/transmitEnable.v   ;         ;
; transmit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/transmit.v         ;         ;
; startBit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/startBit.v         ;         ;
; SIPO.v                           ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/SIPO.v             ;         ;
; serialCom.v                      ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/serialCom.v        ;         ;
; receive.v                        ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/receive.v          ;         ;
; PISO.v                           ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/PISO.v             ;         ;
; onBoardSerialCom.v               ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/onBoardSerialCom.v ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/mux2.v             ;         ;
; DFlipFlop2.v                     ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/DFlipFlop2.v       ;         ;
; DFlipFlop.v                      ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/DFlipFlop.v        ;         ;
; clock_divider.v                  ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/clock_divider.v    ;         ;
; clkCounter2.v                    ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/clkCounter2.v      ;         ;
; clkCounter.v                     ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/clkCounter.v       ;         ;
; BSC.v                            ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/BSC.v              ;         ;
; BIC.v                            ; yes             ; User Verilog HDL File  ; C:/Users/x5277219/Desktop/Lab4 noNIOS/BIC.v              ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                     ;
+----------------------------+------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                  ; File Name  ; Relative Location ; Change   ; Old                              ; New                              ;
+----------------------------+------------+-------------------+----------+----------------------------------+----------------------------------+
; serialCom:sc|transmit:tsmt ; transmit.v ; Project Directory ; Checksum ; f8e2eac5adcf9f3fd23d4cde888c8430 ; 0edcd0bd3fa7bcb70550109533d833bd ;
+----------------------------+------------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                  ;
+--------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+--------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |onBoardSerialCom              ; 76 (0)            ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom                                                             ; work         ;
;    |clkCounter2:cc2|           ; 5 (1)             ; 5 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter2:cc2                                             ; work         ;
;       |DFlipFlop:dff0|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter2:cc2|DFlipFlop:dff0                              ; work         ;
;       |DFlipFlop:dff1|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter2:cc2|DFlipFlop:dff1                              ; work         ;
;       |DFlipFlop:dff2|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter2:cc2|DFlipFlop:dff2                              ; work         ;
;       |DFlipFlop:dff3|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter2:cc2|DFlipFlop:dff3                              ; work         ;
;    |clkCounter:cc1|            ; 5 (5)             ; 5 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter:cc1                                              ; work         ;
;       |DFlipFlop:dff0|         ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter:cc1|DFlipFlop:dff0                               ; work         ;
;       |DFlipFlop:dff1|         ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter:cc1|DFlipFlop:dff1                               ; work         ;
;       |DFlipFlop:dff2|         ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter:cc1|DFlipFlop:dff2                               ; work         ;
;       |DFlipFlop:dff3|         ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clkCounter:cc1|DFlipFlop:dff3                               ; work         ;
;    |clock_divider:cd|          ; 15 (15)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|clock_divider:cd                                            ; work         ;
;    |serialCom:sc|              ; 51 (0)            ; 55 (0)       ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc                                                ; work         ;
;       |receive:rcv|            ; 27 (4)            ; 31 (3)       ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv                                    ; work         ;
;          |BIC:myBIC|           ; 5 (1)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BIC:myBIC                          ; work         ;
;             |DFlipFlop:b0|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BIC:myBIC|DFlipFlop:b0             ; work         ;
;             |DFlipFlop:b1|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BIC:myBIC|DFlipFlop:b1             ; work         ;
;             |DFlipFlop:b2|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BIC:myBIC|DFlipFlop:b2             ; work         ;
;             |DFlipFlop:b3|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BIC:myBIC|DFlipFlop:b3             ; work         ;
;          |BSC:myBSC|           ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BSC:myBSC                          ; work         ;
;             |DFlipFlop:b0|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BSC:myBSC|DFlipFlop:b0             ; work         ;
;             |DFlipFlop:b1|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BSC:myBSC|DFlipFlop:b1             ; work         ;
;             |DFlipFlop:b2|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BSC:myBSC|DFlipFlop:b2             ; work         ;
;             |DFlipFlop:b3|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|BSC:myBSC|DFlipFlop:b3             ; work         ;
;          |DFlipFlop:ff0|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff0                      ; work         ;
;          |DFlipFlop:ff1|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff1                      ; work         ;
;          |DFlipFlop:ff2|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff2                      ; work         ;
;          |DFlipFlop:ff3|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff3                      ; work         ;
;          |DFlipFlop:ff4|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff4                      ; work         ;
;          |DFlipFlop:ff5|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff5                      ; work         ;
;          |DFlipFlop:ff6|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff6                      ; work         ;
;          |DFlipFlop:ff7|       ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|DFlipFlop:ff7                      ; work         ;
;          |SIPO:sr0|            ; 1 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0                           ; work         ;
;             |DFlipFlop:ff0|    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff0             ; work         ;
;             |DFlipFlop:ff1|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff1             ; work         ;
;             |DFlipFlop:ff2|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff2             ; work         ;
;             |DFlipFlop:ff3|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff3             ; work         ;
;             |DFlipFlop:ff4|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff4             ; work         ;
;             |DFlipFlop:ff5|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff5             ; work         ;
;             |DFlipFlop:ff6|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff6             ; work         ;
;             |DFlipFlop:ff7|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff7             ; work         ;
;          |startBit:myStartBit| ; 13 (13)           ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit                ; work         ;
;             |DFlipFlop:dff0|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff0 ; work         ;
;             |DFlipFlop:dff1|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff1 ; work         ;
;             |DFlipFlop:dff2|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff2 ; work         ;
;             |DFlipFlop:dff3|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff3 ; work         ;
;       |transmit:tsmt|          ; 24 (4)            ; 24 (4)       ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt                                  ; work         ;
;          |BIC:myBIC|           ; 5 (1)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BIC:myBIC                        ; work         ;
;             |DFlipFlop:b0|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b0           ; work         ;
;             |DFlipFlop:b1|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b1           ; work         ;
;             |DFlipFlop:b2|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b2           ; work         ;
;             |DFlipFlop:b3|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b3           ; work         ;
;          |BSC:myBSC|           ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BSC:myBSC                        ; work         ;
;             |DFlipFlop:b0|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b0           ; work         ;
;             |DFlipFlop:b1|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b1           ; work         ;
;             |DFlipFlop:b2|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b2           ; work         ;
;             |DFlipFlop:b3|     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b3           ; work         ;
;          |PISO:sr1|            ; 9 (0)             ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1                         ; work         ;
;             |DFlipFlop2:ff0|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff0          ; work         ;
;             |DFlipFlop2:ff1|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff1          ; work         ;
;             |DFlipFlop2:ff2|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff2          ; work         ;
;             |DFlipFlop2:ff3|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff3          ; work         ;
;             |DFlipFlop2:ff4|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff4          ; work         ;
;             |DFlipFlop2:ff5|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff5          ; work         ;
;             |DFlipFlop2:ff6|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff6          ; work         ;
;             |DFlipFlop2:ff7|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff7          ; work         ;
;             |DFlipFlop2:ff8|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff8          ; work         ;
;             |DFlipFlop2:ff9|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff9          ; work         ;
;             |mux2:m0|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m0                 ; work         ;
;             |mux2:m1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m1                 ; work         ;
;             |mux2:m2|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m2                 ; work         ;
;             |mux2:m3|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m3                 ; work         ;
;             |mux2:m4|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m4                 ; work         ;
;             |mux2:m5|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m5                 ; work         ;
;             |mux2:m6|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m6                 ; work         ;
;             |mux2:m7|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m7                 ; work         ;
;             |mux2:m8|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m8                 ; work         ;
;          |transmitEnable:te|   ; 2 (2)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|transmitEnable:te                ; work         ;
;             |DFlipFlop:b0|     ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|transmitEnable:te|DFlipFlop:b0   ; work         ;
;             |DFlipFlop:b1|     ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |onBoardSerialCom|serialCom:sc|transmit:tsmt|transmitEnable:te|DFlipFlop:b1   ; work         ;
+--------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                           ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                             ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; serialCom:sc|receive:rcv|startBit:myStartBit|en    ; GND                                             ; yes                    ;
; serialCom:sc|receive:rcv|startBit:myStartBit|NS[0] ; serialCom:sc|receive:rcv|startBit:myStartBit|en ; yes                    ;
; serialCom:sc|receive:rcv|startBit:myStartBit|NS[1] ; serialCom:sc|receive:rcv|startBit:myStartBit|en ; yes                    ;
; serialCom:sc|receive:rcv|startBit:myStartBit|NS[2] ; serialCom:sc|receive:rcv|startBit:myStartBit|en ; yes                    ;
; serialCom:sc|receive:rcv|startBit:myStartBit|NS[3] ; serialCom:sc|receive:rcv|startBit:myStartBit|en ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                                 ;                        ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; clock_divider:cd|divided_clocks[15..31] ; Lost fanout        ;
; Total Number of Removed Registers = 17  ;                    ;
+-----------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serialCom:sc|transmit:tsmt|transmitEnable:te ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; Idle1          ; 00    ; Unsigned Binary                                                  ;
; Idle2          ; 01    ; Unsigned Binary                                                  ;
; Enable         ; 10    ; Unsigned Binary                                                  ;
; Empty          ; 11    ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Partition Dependent Files                                                           ;
+--------------------+-------------------+---------+----------------------------------+
; File               ; Location          ; Library ; Checksum                         ;
+--------------------+-------------------+---------+----------------------------------+
; BIC.v              ; Project Directory ; work    ; a02bd999777bd8985ce23b8de06e269c ;
; BSC.v              ; Project Directory ; work    ; a1c75c7ee40226ab3aba969b4670f63f ;
; clkCounter.v       ; Project Directory ; work    ; 5dbc881816c2bf711481b34ec7524dd1 ;
; clkCounter2.v      ; Project Directory ; work    ; 6345d4957fccc258d28252be659c6c18 ;
; clock_divider.v    ; Project Directory ; work    ; ce8421d042568dd8d83e33a81c9b6637 ;
; DFlipFlop.v        ; Project Directory ; work    ; bf85aeb91328422101b38aac572612d1 ;
; DFlipFlop2.v       ; Project Directory ; work    ; baf1a503bd0c66cf09fa4191e12ee7ff ;
; mux2.v             ; Project Directory ; work    ; b8c397d3256edfe9c96197032c2d5975 ;
; onBoardSerialCom.v ; Project Directory ; work    ; 5603ff5511864dcc721e95c433c6a98d ;
; PISO.v             ; Project Directory ; work    ; df8217f55b6668cc5235604a03e6bb82 ;
; receive.v          ; Project Directory ; work    ; 4dbd255cb59e08574a09012744192aab ;
; serialCom.v        ; Project Directory ; work    ; bd6975e13474eb815719fbf782939f83 ;
; SIPO.v             ; Project Directory ; work    ; 2566ca69cf1b743cd8c9796da71035b3 ;
; startBit.v         ; Project Directory ; work    ; 34cf82e5f129e80fd1920726d72a548d ;
; transmit.v         ; Project Directory ; work    ; 0edcd0bd3fa7bcb70550109533d833bd ;
; transmitEnable.v   ; Project Directory ; work    ; 85880c7e0c027f19490e41f01077e77a ;
+--------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 80                          ;
;     CLR               ; 56                          ;
;     plain             ; 24                          ;
; arriav_lcell_comb     ; 76                          ;
;     arith             ; 14                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 62                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 3                           ;
; boundary_port         ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 2.30                        ;
; Average LUT depth     ; 1.20                        ;
+-----------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff3"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff2"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff1"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff0"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff0"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff2"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff3"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff4"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff5"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff6"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|SIPO:sr0|DFlipFlop:ff7"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff0"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff1"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff2"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff3"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff4"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff5"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff6"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|receive:rcv|DFlipFlop:ff7"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b3"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b2"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b1"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BIC:myBIC|DFlipFlop:b0"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b3"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b2"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b1"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|BSC:myBSC|DFlipFlop:b0"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff0"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff1"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff2"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff3"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff4"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff5"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff6"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff7"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff8"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff9"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m0" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m9" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; d0   ; Input ; Info     ; Stuck at VCC                                  ;
; d1   ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|transmitEnable:te|DFlipFlop:b1"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|transmitEnable:te|DFlipFlop:b0"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff0"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff1"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff2"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff3"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff4"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff5"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff6"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serialCom:sc|transmit:tsmt|DFlipFlop:ff7"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff3"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff2"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff0"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff3"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff2"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff1"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff0"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cd"                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[13..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Mar 13 05:48:52 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "lab4_cpu.qsys"
Info (12250): 2015.03.13.05:48:54 Progress: Loading Lab4 noNIOS/lab4_cpu.qsys
Info (12250): 2015.03.13.05:48:54 Progress: Reading input file
Info (12250): 2015.03.13.05:48:54 Progress: Adding clk_0 [clock_source 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module clk_0
Info (12250): 2015.03.13.05:48:55 Progress: Adding onchip_memory [altera_avalon_onchip_memory2 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module onchip_memory
Info (12250): 2015.03.13.05:48:55 Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module jtag_uart
Info (12250): 2015.03.13.05:48:55 Progress: Adding LEDs [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module LEDs
Info (12250): 2015.03.13.05:48:55 Progress: Adding nios2_processor [altera_nios2_qsys 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module nios2_processor
Info (12250): 2015.03.13.05:48:55 Progress: Adding dataToMem [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module dataToMem
Info (12250): 2015.03.13.05:48:55 Progress: Adding dataToSent [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module dataToSent
Info (12250): 2015.03.13.05:48:55 Progress: Adding charSent [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module charSent
Info (12250): 2015.03.13.05:48:55 Progress: Adding charReceived [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module charReceived
Info (12250): 2015.03.13.05:48:55 Progress: Adding transEnable [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing module transEnable
Info (12250): 2015.03.13.05:48:55 Progress: Building connections
Info (12250): 2015.03.13.05:48:55 Progress: Parameterizing connections
Info (12250): 2015.03.13.05:48:55 Progress: Validating
Info (12250): 2015.03.13.05:48:56 Progress: Done reading input file
Info (12250): Lab4_cpu.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info (12250): Lab4_cpu.dataToMem: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab4_cpu.charSent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab4_cpu.charReceived: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab4_cpu: Generating lab4_cpu "lab4_cpu" for QUARTUS_SYNTH
Info (12250): Onchip_memory: Starting RTL generation for module 'lab4_cpu_onchip_memory'
Info (12250): Onchip_memory:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_cpu_onchip_memory --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0001_onchip_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0001_onchip_memory_gen//lab4_cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory: Done RTL generation for module 'lab4_cpu_onchip_memory'
Info (12250): Onchip_memory: "lab4_cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info (12250): Jtag_uart: Starting RTL generation for module 'lab4_cpu_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_cpu_jtag_uart --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0002_jtag_uart_gen//lab4_cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'lab4_cpu_jtag_uart'
Info (12250): Jtag_uart: "lab4_cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): LEDs: Starting RTL generation for module 'lab4_cpu_LEDs'
Info (12250): LEDs:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_LEDs --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0003_LEDs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0003_LEDs_gen//lab4_cpu_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDs: Done RTL generation for module 'lab4_cpu_LEDs'
Info (12250): LEDs: "lab4_cpu" instantiated altera_avalon_pio "LEDs"
Info (12250): Nios2_processor: Starting RTL generation for module 'lab4_cpu_nios2_processor'
Info (12250): Nios2_processor:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4_cpu_nios2_processor --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0004_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0004_nios2_processor_gen//lab4_cpu_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_processor: # 2015.03.13 05:49:03 (*) Starting Nios II generation
Info (12250): Nios2_processor: # 2015.03.13 05:49:03 (*)   Checking for plaintext license.
Info (12250): Nios2_processor: # 2015.03.13 05:49:04 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info (12250): Nios2_processor: # 2015.03.13 05:49:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_processor: # 2015.03.13 05:49:24 (*)   Plaintext license not found.
Info (12250): Nios2_processor: # 2015.03.13 05:49:24 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_processor: # 2015.03.13 05:49:24 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_processor: # 2015.03.13 05:49:24 (*)   Creating all objects for CPU
Info (12250): Nios2_processor: # 2015.03.13 05:49:26 (*)   Generating RTL from CPU objects
Info (12250): Nios2_processor: # 2015.03.13 05:49:26 (*)   Creating plain-text RTL
Info (12250): Nios2_processor: # 2015.03.13 05:49:27 (*) Done Nios II generation
Info (12250): Nios2_processor: Done RTL generation for module 'lab4_cpu_nios2_processor'
Info (12250): Nios2_processor: "lab4_cpu" instantiated altera_nios2_qsys "nios2_processor"
Info (12250): DataToMem: Starting RTL generation for module 'lab4_cpu_dataToMem'
Info (12250): DataToMem:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_dataToMem --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0005_dataToMem_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0005_dataToMem_gen//lab4_cpu_dataToMem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): DataToMem: Done RTL generation for module 'lab4_cpu_dataToMem'
Info (12250): DataToMem: "lab4_cpu" instantiated altera_avalon_pio "dataToMem"
Info (12250): CharSent: Starting RTL generation for module 'lab4_cpu_charSent'
Info (12250): CharSent:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_charSent --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0006_charSent_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0006_charSent_gen//lab4_cpu_charSent_component_configuration.pl  --do_build_sim=0  ]
Info (12250): CharSent: Done RTL generation for module 'lab4_cpu_charSent'
Info (12250): CharSent: "lab4_cpu" instantiated altera_avalon_pio "charSent"
Info (12250): TransEnable: Starting RTL generation for module 'lab4_cpu_transEnable'
Info (12250): TransEnable:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_transEnable --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0007_transEnable_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_4293247817761540526.dir/0007_transEnable_gen//lab4_cpu_transEnable_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TransEnable: Done RTL generation for module 'lab4_cpu_transEnable'
Info (12250): TransEnable: "lab4_cpu" instantiated altera_avalon_pio "transEnable"
Info (12250): Mm_interconnect_0: "lab4_cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "lab4_cpu" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "lab4_cpu" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info (12250): Nios2_processor_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"
Info (12250): Nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info (12250): Nios2_processor_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_agent"
Info (12250): Nios2_processor_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/x5277219/Desktop/Lab4 noNIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/x5277219/Desktop/Lab4 noNIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/x5277219/Desktop/Lab4 noNIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Lab4_cpu: Done "lab4_cpu" with 27 modules, 41 files
Info (12249): Finished elaborating Qsys system entity "lab4_cpu.qsys"
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/lab4_cpu.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_transEnable.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_LEDs.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_irq_mapper.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_dataToMem.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/lab4_cpu_charSent.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_reset_synchronizer.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_reset_controller.v is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_merlin_slave_translator.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_merlin_slave_agent.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_merlin_master_translator.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_merlin_master_agent.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv is missing
Warning (12019): Can't analyze file -- file SerialComCPU1/synthesis/submodules/altera_avalon_sc_fifo.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file transmitenable.v
    Info (12023): Found entity 1: transmitEnable
Info (12021): Found 1 design units, including 1 entities, in source file transmit.v
    Info (12023): Found entity 1: transmit
Info (12021): Found 1 design units, including 1 entities, in source file startbit.v
    Info (12023): Found entity 1: startBit
Info (12021): Found 1 design units, including 1 entities, in source file sipo.v
    Info (12023): Found entity 1: SIPO
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu.v
    Info (12023): Found entity 1: serialComCPU
Info (12021): Found 1 design units, including 1 entities, in source file serialcom.v
    Info (12023): Found entity 1: serialCom
Info (12021): Found 1 design units, including 1 entities, in source file receive.v
    Info (12023): Found entity 1: receive
Info (12021): Found 1 design units, including 1 entities, in source file piso.v
    Info (12023): Found entity 1: PISO
Info (12021): Found 1 design units, including 1 entities, in source file onboardserialcom.v
    Info (12023): Found entity 1: onBoardSerialCom
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop2.v
    Info (12023): Found entity 1: DFlipFlop2
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: DFlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file clkcounter2.v
    Info (12023): Found entity 1: clkCounter2
Info (12021): Found 1 design units, including 1 entities, in source file clkcounter.v
    Info (12023): Found entity 1: clkCounter
Info (12021): Found 1 design units, including 1 entities, in source file bsc.v
    Info (12023): Found entity 1: BSC
Info (12021): Found 1 design units, including 1 entities, in source file bic.v
    Info (12023): Found entity 1: BIC
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/lab4_cpu.v
    Info (12023): Found entity 1: lab4_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_leds.v
    Info (12023): Found entity 1: lab4_cpu_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v
    Info (12023): Found entity 1: lab4_cpu_charSent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v
    Info (12023): Found entity 1: lab4_cpu_dataToMem
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv
    Info (12023): Found entity 1: lab4_cpu_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v
    Info (12023): Found entity 1: lab4_cpu_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: lab4_cpu_jtag_uart_scfifo_w
    Info (12023): Found entity 3: lab4_cpu_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: lab4_cpu_jtag_uart_scfifo_r
    Info (12023): Found entity 5: lab4_cpu_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_004
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux_001
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_register_bank_a_module
    Info (12023): Found entity 2: lab4_cpu_nios2_processor_register_bank_b_module
    Info (12023): Found entity 3: lab4_cpu_nios2_processor_nios2_oci_debug
    Info (12023): Found entity 4: lab4_cpu_nios2_processor_ociram_sp_ram_module
    Info (12023): Found entity 5: lab4_cpu_nios2_processor_nios2_ocimem
    Info (12023): Found entity 6: lab4_cpu_nios2_processor_nios2_avalon_reg
    Info (12023): Found entity 7: lab4_cpu_nios2_processor_nios2_oci_break
    Info (12023): Found entity 8: lab4_cpu_nios2_processor_nios2_oci_xbrk
    Info (12023): Found entity 9: lab4_cpu_nios2_processor_nios2_oci_dbrk
    Info (12023): Found entity 10: lab4_cpu_nios2_processor_nios2_oci_itrace
    Info (12023): Found entity 11: lab4_cpu_nios2_processor_nios2_oci_td_mode
    Info (12023): Found entity 12: lab4_cpu_nios2_processor_nios2_oci_dtrace
    Info (12023): Found entity 13: lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: lab4_cpu_nios2_processor_nios2_oci_fifo
    Info (12023): Found entity 17: lab4_cpu_nios2_processor_nios2_oci_pib
    Info (12023): Found entity 18: lab4_cpu_nios2_processor_nios2_oci_im
    Info (12023): Found entity 19: lab4_cpu_nios2_processor_nios2_performance_monitors
    Info (12023): Found entity 20: lab4_cpu_nios2_processor_nios2_oci
    Info (12023): Found entity 21: lab4_cpu_nios2_processor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v
    Info (12023): Found entity 1: lab4_cpu_onchip_memory
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v
    Info (12023): Found entity 1: lab4_cpu_transEnable
Info (12127): Elaborating entity "onBoardSerialCom" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cd"
Info (12128): Elaborating entity "clkCounter" for hierarchy "clkCounter:cc1"
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "clkCounter:cc1|DFlipFlop:dff0"
Info (12128): Elaborating entity "clkCounter2" for hierarchy "clkCounter2:cc2"
Info (12128): Elaborating entity "serialCom" for hierarchy "serialCom:sc"
Info (12128): Elaborating entity "transmit" for hierarchy "serialCom:sc|transmit:tsmt"
Info (12128): Elaborating entity "transmitEnable" for hierarchy "serialCom:sc|transmit:tsmt|transmitEnable:te"
Info (12128): Elaborating entity "PISO" for hierarchy "serialCom:sc|transmit:tsmt|PISO:sr1"
Info (12128): Elaborating entity "mux2" for hierarchy "serialCom:sc|transmit:tsmt|PISO:sr1|mux2:m9"
Info (12128): Elaborating entity "DFlipFlop2" for hierarchy "serialCom:sc|transmit:tsmt|PISO:sr1|DFlipFlop2:ff9"
Info (12128): Elaborating entity "BSC" for hierarchy "serialCom:sc|transmit:tsmt|BSC:myBSC"
Info (12128): Elaborating entity "BIC" for hierarchy "serialCom:sc|transmit:tsmt|BIC:myBIC"
Info (12128): Elaborating entity "receive" for hierarchy "serialCom:sc|receive:rcv"
Info (12128): Elaborating entity "SIPO" for hierarchy "serialCom:sc|receive:rcv|SIPO:sr0"
Info (12128): Elaborating entity "startBit" for hierarchy "serialCom:sc|receive:rcv|startBit:myStartBit"
Warning (10240): Verilog HDL Always Construct warning at startBit.v(7): inferring latch(es) for variable "NS", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at startBit.v(7): inferring latch(es) for variable "en", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "en" at startBit.v(15)
Info (10041): Inferred latch for "NS[0]" at startBit.v(15)
Info (10041): Inferred latch for "NS[1]" at startBit.v(15)
Info (10041): Inferred latch for "NS[2]" at startBit.v(15)
Info (10041): Inferred latch for "NS[3]" at startBit.v(15)
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13012): Latch serialCom:sc|receive:rcv|startBit:myStartBit|NS[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff0|q
Warning (13012): Latch serialCom:sc|receive:rcv|startBit:myStartBit|NS[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff3|q
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff0|q
Warning (13012): Latch serialCom:sc|receive:rcv|startBit:myStartBit|NS[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff3|q
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff0|q
Warning (13012): Latch serialCom:sc|receive:rcv|startBit:myStartBit|NS[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff3|q
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal serialCom:sc|receive:rcv|startBit:myStartBit|DFlipFlop:dff0|q
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 118 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 96 logic cells
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX2F2YWxvbl9zY19maWZv -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uLVNUIFNpbmdsZSBDbG9jayBGSUZP -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity altera_avalon_sc_fifo -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfYWdlbnQ=" -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIE1hc3RlciBBZ2VudA==" -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION VHJhbnNsYXRlcyBBdmFsb24tTU0gbWFzdGVyIHRyYW5zYWN0aW9ucyBpbnRvIFFzeXMgY29tbWFuZCBwYWNrZXRzIGFuZCB0cmFuc2xhdGVzIHRoZSBRc3lzIEF2YWxvbi1NTSBzbGF2ZSByZXNwb25zZSBwYWNrZXRzIGludG8gQXZhbG9uLU1NIHJlc3BvbnNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgYW4gZXhwbGFuYXRpb24gb2YgYnVyc3RpbmcgYmVoYXZpb3Iu -entity altera_merlin_master_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_agent -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfdHJhbnNsYXRvcg==" -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIE1hc3RlciBUcmFuc2xhdG9y -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBtYXN0ZXIgaW50ZXJmYWNlIHRvIGEgc2ltcGxlciByZXByZXNlbnRhdGlvbiB0aGF0IHRoZSBRc3lzIG5ldHdvcmsgdXNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZGVmaW5pdGlvbnMgb2YgdGhlIEF2YWxvbi1NTSBzaWduYWxzIGFuZCBleHBsYW5hdGlvbnMgb2YgdGhlIGJ1cnN0aW5nIHByb3BlcnRpZXMu -entity altera_merlin_master_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_translator -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9zbGF2ZV9hZ2VudA==" -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIFNsYXZlIEFnZW50 -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjb21tYW5kIHBhY2tldHMgYW5kIGlzc3VlcyB0aGUgcmVzdWx0aW5nIHRyYW5zYWN0aW9ucyB0byB0aGUgQXZhbG9uIGludGVyZmFjZS4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZXhwbGFuYXRpb25zIG9mIHRoZSBidXJzdGluZyBwcm9wZXJ0aWVzLg==" -entity altera_merlin_slave_agent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX1dSSVRFUkVTUE9OU0U=::MA==::VXNlIHdyaXRlcmVzcG9uc2U=" -entity altera_merlin_slave_agent -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX21lcmxpbl9zbGF2ZV90cmFuc2xhdG9y -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIFNsYXZlIFRyYW5zbGF0b3I=" -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBzbGF2ZSBpbnRlcmZhY2UgdG8gYSBzaW1wbGlmaWVkIHJlcHJlc2VudGF0aW9uIHRoYXQgdGhlIFFzeXMgbmV0d29yayB1c2VzLiBSZWZlciB0byB0aGUgQXZhbG9uIEludGVyZmFjZSBTcGVjaWZpY2F0aW9ucyAoaHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvbWFudWFsL21ubF9hdmFsb25fc3BlYy5wZGYpIGZvciBkZWZpbml0aW9ucyBvZiB0aGUgQXZhbG9uLU1NIHNpZ25hbHMgYW5kIGV4cGxhbmF0aW9ucyBvZiB0aGUgYnVyc3RpbmcgcHJvcGVydGllcyBhbmQgYWRkcmVzcyBhbGlnbm1lbnQu -entity altera_merlin_slave_translator -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVZfREFUQV9IT0xEX0NZQ0xFUw==::MA==::QVZfREFUQV9IT0xEX0NZQ0xFUw==" -entity altera_merlin_slave_translator -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX3Jlc2V0X2NvbnRyb2xsZXI=" -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIFJlc2V0IENvbnRyb2xsZXI=" -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "Rm9yIHN5c3RlbXMgd2l0aCBtdWx0aXBsZSByZXNldCBpbnB1dHMsIHRoZSBNZXJsaW4gUmVzZXQgQ29udHJvbGxlciBPUnMgYWxsIHJlc2V0IGlucHV0cyBhbmQgZ2VuZXJhdGVzIGEgc2luZ2xlIHJlc2V0IG91dHB1dC4=" -entity altera_reset_controller -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity altera_reset_controller -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHU=" -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "bGFiNF9jcHU=" -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4=" -entity lab4_cpu -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME lab4_cpu HAS_SOPCINFO 1 GENERATION_ID 1426250936" -entity lab4_cpu -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_LEDs" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfTEVEcw==" -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_LEDs -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity lab4_cpu_LEDs -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_charSent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfY2hhclNlbnQ=" -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_charSent -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity lab4_cpu_charSent -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_dataToMem" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME bGFiNF9jcHVfZGF0YVRvTWVt -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity lab4_cpu_dataToMem -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfaXJxX21hcHBlcg==" -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIElSUSBNYXBwZXI=" -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgaW5kaXZpZHVhbCBpbnRlcnJ1cHQgd2lyZXMgdG8gYSBidXMuIEJ5IGRlZmF1bHQsIHRoZSBpbnRlcnJ1cHQgc2VuZGVyIGNvbm5lY3RlZCB0byB0aGUgcmVjZWl2ZXIwIGludGVyZmFjZSBvZiB0aGUgSVJRIG1hcHBlciBpcyB0aGUgaGlnaGVzdCBwcmlvcml0eSB3aXRoIHNlcXVlbnRpYWwgcmVjZWl2ZXJzIGJlaWluZyBzdWNjZXNzaXZlbHkgbG93ZXIgcHJpb3JpdHku -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_irq_mapper -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_jtag_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME bGFiNF9jcHVfanRhZ191YXJ0 -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME SlRBRyBVQVJU -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=::ZmFsc2U=::ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=" -entity lab4_cpu_jtag_uart -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzA=" -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRU1BNUYzMUM2::QXV0byBERVZJQ0U=" -entity lab4_cpu_mm_interconnect_0 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfY21kX2RlbXV4 -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_mm_interconnect_0_cmd_demux -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfY21kX2RlbXV4XzAwMQ==" -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_mm_interconnect_0_cmd_demux_001 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfY21kX211eA==" -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_mm_interconnect_0_cmd_mux -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfY21kX211eF8wMDI=" -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_mm_interconnect_0_cmd_mux_002 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfcm91dGVy -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity lab4_cpu_mm_interconnect_0_router -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfcm91dGVyXzAwMQ==" -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity lab4_cpu_mm_interconnect_0_router_001 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfcm91dGVyXzAwMg==" -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity lab4_cpu_mm_interconnect_0_router_002 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_router_004" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfcm91dGVyXzAwNA==" -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity lab4_cpu_mm_interconnect_0_router_004 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfcnNwX2RlbXV4XzAwMg==" -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_mm_interconnect_0_rsp_demux_002 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfcnNwX211eA==" -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_mm_interconnect_0_rsp_mux -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfbW1faW50ZXJjb25uZWN0XzBfcnNwX211eF8wMDE=" -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity lab4_cpu_mm_interconnect_0_rsp_mux_001 -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_nios2_processor" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME bGFiNF9jcHVfbmlvczJfcHJvY2Vzc29y -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TmlvcyBJSSBQcm9jZXNzb3I=" -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWx0ZXJhIE5pb3MgSUkgUHJvY2Vzc29y -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv::ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1::ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv" -entity lab4_cpu_nios2_processor -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_onchip_memory" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfb25jaGlwX21lbW9yeQ==" -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME T24tQ2hpcCBNZW1vcnkgKFJBTSBvciBST00p -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==::bGFiNF9jcHVfb25jaGlwX21lbW9yeS5oZXg=::ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==" -entity lab4_cpu_onchip_memory -library lab4_cpu was ignored
Warning (20013): Ignored assignments for entity "lab4_cpu_transEnable" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "bGFiNF9jcHVfdHJhbnNFbmFibGU=" -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity lab4_cpu_transEnable -library lab4_cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity lab4_cpu_transEnable -library lab4_cpu was ignored
Info (144001): Generated suppressed messages file C:/Users/x5277219/Desktop/Lab4 noNIOS/output_files/DE1_SoC.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 367 warnings
    Info: Peak virtual memory: 641 megabytes
    Info: Processing ended: Fri Mar 13 05:49:33 2015
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/x5277219/Desktop/Lab4 noNIOS/output_files/DE1_SoC.map.smsg.


