$comment
	File created using the following command:
		vcd file LATCH_SR_EN.msim.vcd -direction
$end
$date
	Thu Mar 07 09:54:41 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LATCH_SR_EN_vlg_vec_tst $end
$var reg 1 ! EN $end
$var reg 1 " R $end
$var reg 1 # S $end
$var wire 1 $ Q $end
$var wire 1 % Qn $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Q~output_o $end
$var wire 1 . Qn~output_o $end
$var wire 1 / EN~input_o $end
$var wire 1 0 S~input_o $end
$var wire 1 1 R~input_o $end
$var wire 1 2 inst2~combout $end
$var wire 1 3 inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
12
13
$end
#10000
1"
11
0&
#20000
1#
0"
10
01
1&
#30000
1"
11
0&
#40000
1!
0#
0"
1/
00
01
1&
#50000
1"
11
0&
03
1.
1%
#60000
1#
0"
10
01
1&
02
13
1-
0.
1$
0%
#70000
1"
11
0&
#80000
0!
0#
0"
0/
00
01
1&
12
0-
0$
#1000000
