Release 13.2 par O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

IDLMZA::  Thu Feb 09 09:32:08 2012

par -w -intstyle ise -ol high -xe n -mt off Aurora_FPGA_map.ncd Aurora_FPGA.ncd
Aurora_FPGA.pcf 


Constraints file: Aurora_FPGA.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment C:\Xilinx\13.2\ISE_DS\ISE\.
   "Aurora_FPGA" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:54 - 'xc6slx45t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,419 out of  54,576   13%
    Number used as Flip Flops:               7,414
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,689 out of  27,288   24%
    Number used as logic:                    3,126 out of  27,288   11%
      Number using O6 output only:           1,872
      Number using O5 output only:             628
      Number using O5 and O6:                  626
      Number used as ROM:                        0
    Number used as Memory:                   2,454 out of   6,408   38%
      Number used as Dual Port RAM:          1,408
        Number using O6 output only:         1,408
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,046
        Number using O6 output only:           560
        Number using O5 output only:             0
        Number using O5 and O6:                486
    Number used exclusively as route-thrus:  1,109
      Number with same-slice register load:  1,027
      Number with same-slice carry load:        82
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,656 out of   6,822   38%
  Number of LUT Flip Flop pairs used:        8,487
    Number with an unused Flip Flop:         2,908 out of   8,487   34%
    Number with an unused LUT:               1,798 out of   8,487   21%
    Number of fully used LUT-FF pairs:       3,781 out of   8,487   44%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     296   23%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                            106
    IOB Master Pads:                             2
    IOB Slave Pads:                              2
    Number of bonded IPADs:                      8 out of      16   50%
      Number of LOCed IPADs:                     8 out of       8  100%
    Number of bonded OPADs:                      4 out of       8   50%
      Number of LOCed OPADs:                     4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                       105 out of     116   90%
  Number of RAMB8BWERs:                          5 out of     232    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  39 out of     376   10%
    Number used as ILOGIC2s:                    39
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  35 out of     376    9%
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of GTPA1_DUALs:                         2 out of       2  100%
    Number of LOCed GTPA1_DUALs:                 2 out of       2  100%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 18 secs 
WARNING:Par:450 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for a
   constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_OFFSET_OUT = MAXDELAY TO TIMEGRP "TBUS | MAXDELAY    |    -1.411ns|     4.911ns|      35|       49385
  " 3.5 ns DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TOCLK = MAXDELAY FROM TIMEGRP "TCLOCK_ | MAXDELAY    |    -0.541ns|     4.041ns|       8|        4156
  PAD" 3.5 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_2 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_2" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_1 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_1" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_OFFSET_IN = MAXDELAY FROM TIMEGRP "TBU | SETUP       |    -0.009ns|     3.509ns|      39|         351
  S" 3.5 ns DATAPATHONLY                    | HOLD        |     1.622ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |     1.872ns|    11.256ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clk0 =          | HOLD        |     0.400ns|            |       0|           0
  PERIOD TIMEGRP         "u_Aurora_FPGA_BUS |             |            |            |        |            
  _u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_ |             |            |            |        |            
  clock_clk0"         TS_WB_CLK_2x_PAD HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD0_LEFT_I = PERIOD TIMEGRP "GT2_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD1_LEFT_I = PERIOD TIMEGRP "GT1_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CL | SETUP       |     4.599ns|     8.201ns|       0|           0
  K_2" 78.125 MHz HIGH 50%                  | HOLD        |     0.420ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CL | SETUP       |     4.953ns|     7.847ns|       0|           0
  K_1" 78.125 MHz HIGH 50%                  | HOLD        |     0.293ns|            |       0|           0
                                            | MINPERIOD   |     4.800ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK | SETUP       |    12.825ns|     2.175ns|       0|           0
  _2x_PAD" 15 ns HIGH 50%                   | HOLD        |     0.928ns|            |       0|           0
                                            | MINLOWPULSE |     6.999ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    11.096ns|     3.904ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.663ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.655ns|     1.345ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.920ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |    24.847ns|     5.153ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clkdv =         | HOLD        |     0.395ns|            |       0|           0
   PERIOD TIMEGRP         "u_Aurora_FPGA_BU |             |            |            |        |            
  S_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA |             |            |            |        |            
  _clock_clkdv"         TS_WB_CLK_2x_PAD *  |             |            |            |        |            
  2 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | MINPERIOD   |    26.430ns|     3.570ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG1_path" TIG                   | SETUP       |         N/A|     4.684ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|    13.114ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     9.394ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG2_path" TIG                   | SETUP       |         N/A|     4.934ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_WB_CLK_2x_PAD
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_WB_CLK_2x_PAD               |     15.000ns|      8.000ns|     11.256ns|            0|            0|           44|        18969|
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     15.000ns|     11.256ns|          N/A|            0|            0|        15077|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clk0                   |             |             |             |             |             |             |             |
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     30.000ns|      5.153ns|          N/A|            0|            0|         3892|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clkdv                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Finished initial Timing Analysis.  REAL time: 19 secs 

WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM36_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM35_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM34_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM38_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM33_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM40_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM39_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM37_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM30_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM31_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM29_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM27_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM25_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM32_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM22_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM26_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM28_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM24_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM24_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/iDOUT<1> has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM23_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM26_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM25_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM22_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM23_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_
   RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM31_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM27_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM28_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM39_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM37_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM35_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM29_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM38_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM40_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM36_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM33_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM32_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM34_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.
   mem/gdm.dm/Mram_RAM30_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 54181 unrouted;      REAL time: 23 secs 

Phase  2  : 37473 unrouted;      REAL time: 27 secs 

Phase  3  : 10982 unrouted;      REAL time: 1 mins 27 secs 

Phase  4  : 10981 unrouted; (Setup:9013, Hold:153, Component Switching Limit:2012)     REAL time: 1 mins 31 secs 

Updating file: Aurora_FPGA.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:9013, Hold:153, Component Switching Limit:2012)     REAL time: 2 mins 16 secs 

Phase  6  : 0 unrouted; (Setup:8669, Hold:153, Component Switching Limit:2012)     REAL time: 2 mins 18 secs 

Updating file: Aurora_FPGA.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:7049, Hold:153, Component Switching Limit:2012)     REAL time: 2 mins 40 secs 

Phase  8  : 0 unrouted; (Setup:7049, Hold:153, Component Switching Limit:2012)     REAL time: 2 mins 40 secs 

Phase  9  : 0 unrouted; (Setup:7049, Hold:153, Component Switching Limit:2012)     REAL time: 2 mins 40 secs 

Phase 10  : 0 unrouted; (Setup:7049, Hold:0, Component Switching Limit:2012)     REAL time: 2 mins 40 secs 

Phase 11  : 0 unrouted; (Setup:7049, Hold:0, Component Switching Limit:2012)     REAL time: 2 mins 43 secs 
Total REAL time to Router completion: 2 mins 43 secs 
Total CPU time to Router completion: 2 mins 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          user_clk_2 |  BUFGMUX_X2Y1| No   |  729 |  0.101     |  1.809      |
+---------------------+--------------+------+------+------------+-------------+
|          user_clk_1 | BUFGMUX_X2Y12| No   |  762 |  0.079     |  1.788      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_FPGA_BUS/wb |              |      |      |            |             |
|             _clk_2x | BUFGMUX_X3Y13| No   |  789 |  0.653     |  2.361      |
+---------------------+--------------+------+------+------------+-------------+
|         control3<0> | BUFGMUX_X2Y10| No   |  288 |  0.063     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+
|       wb_clk_divide |  BUFGMUX_X2Y3| No   |  101 |  0.060     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_2/sync |              |      |      |            |             |
|              _clk_i |  BUFGMUX_X2Y2| No   |    2 |  0.009     |  1.809      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_1/sync |              |      |      |            |             |
|              _clk_i |  BUFGMUX_X2Y4| No   |    2 |  0.009     |  1.788      |
+---------------------+--------------+------+------+------------+-------------+
|        control4<13> |         Local|      |    4 |  0.000     |  1.147      |
+---------------------+--------------+------+------+------------+-------------+
|        control3<13> |         Local|      |    4 |  0.000     |  0.866      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_FPGA_BUS/u_ |              |      |      |            |             |
|Aurora_FPGA_debug/co |              |      |      |            |             |
|           ntrol<13> |         Local|      |    4 |  0.000     |  0.746      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_FPGA_BUS/co |              |      |      |            |             |
|          ntrol2<13> |         Local|      |    4 |  0.000     |  0.998      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_FPGA_BUS/co |              |      |      |            |             |
|          ntrol1<13> |         Local|      |    4 |  0.000     |  1.005      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_FPGA_BUS/u_ |              |      |      |            |             |
|Aurora_FPGA_debug/u_ |              |      |      |            |             |
|Aurora_FPGA_icon/U0/ |              |      |      |            |             |
|         iUPDATE_OUT |         Local|      |    1 |  0.000     |  2.518      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_FPGA_BUS/u_ |              |      |      |            |             |
|Aurora_FPGA_clk_gen_ |              |      |      |            |             |
|   top/WB_CLK_MASTER |         Local|      |    3 |  0.448     |  2.558      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_1/IBUF |              |      |      |            |             |
|         DS_ML_IBUF2 |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_1/IBUF |              |      |      |            |             |
|         DS_ML_IBUF1 |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_2/IBUF |              |      |      |            |             |
|         DS_ML_IBUF2 |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_2/IBUF |              |      |      |            |             |
|         DS_ML_IBUF1 |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_2/GTPD |              |      |      |            |             |
|            0_left_i |         Local|      |    2 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|u_Aurora_unit_1/GTPD |              |      |      |            |             |
|            1_left_i |         Local|      |    2 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 9061 (Setup: 7049, Hold: 0, Component Switching Limit: 2012)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_TOCLK = MAXDELAY FROM TIMEGRP "TCLOCK_ | MAXDELAY    |    -0.615ns|     4.115ns|       8|        3128
  PAD" 3.5 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_2 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_2" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_1 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_1" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_OFFSET_IN = MAXDELAY FROM TIMEGRP "TBU | SETUP       |    -0.179ns|     3.679ns|      39|        3921
  S" 3.5 ns DATAPATHONLY                    | HOLD        |     1.545ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_OFFSET_OUT = MAXDELAY TO TIMEGRP "TBUS | MAXDELAY    |     0.128ns|     3.372ns|       0|           0
  " 3.5 ns DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |     0.559ns|    13.882ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clk0 =          | HOLD        |     0.182ns|            |       0|           0
  PERIOD TIMEGRP         "u_Aurora_FPGA_BUS |             |            |            |        |            
  _u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_ |             |            |            |        |            
  clock_clk0"         TS_WB_CLK_2x_PAD HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD0_LEFT_I = PERIOD TIMEGRP "GT2_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD1_LEFT_I = PERIOD TIMEGRP "GT1_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CL | SETUP       |     3.515ns|     9.285ns|       0|           0
  K_2" 78.125 MHz HIGH 50%                  | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CL | SETUP       |     5.009ns|     7.791ns|       0|           0
  K_1" 78.125 MHz HIGH 50%                  | HOLD        |     0.181ns|            |       0|           0
                                            | MINPERIOD   |     4.800ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK | SETUP       |    12.549ns|     2.451ns|       0|           0
  _2x_PAD" 15 ns HIGH 50%                   | HOLD        |     0.410ns|            |       0|           0
                                            | MINLOWPULSE |     6.999ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    11.132ns|     3.868ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.107ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.010ns|     0.990ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.436ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |    24.468ns|     5.532ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clkdv =         | HOLD        |     0.266ns|            |       0|           0
   PERIOD TIMEGRP         "u_Aurora_FPGA_BU |             |            |            |        |            
  S_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA |             |            |            |        |            
  _clock_clkdv"         TS_WB_CLK_2x_PAD *  |             |            |            |        |            
  2 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | MINPERIOD   |    26.430ns|     3.570ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG1_path" TIG                   | SETUP       |         N/A|     2.578ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|    13.398ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|    11.452ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG2_path" TIG                   | SETUP       |         N/A|     2.826ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_WB_CLK_2x_PAD
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_WB_CLK_2x_PAD               |     15.000ns|      8.000ns|     13.882ns|            0|            0|           44|        18969|
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     15.000ns|     13.882ns|          N/A|            0|            0|        15077|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clk0                   |             |             |             |             |             |             |             |
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     30.000ns|      5.532ns|          N/A|            0|            0|         3892|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clkdv                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 328 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 46 secs 
Total CPU time to PAR completion: 2 mins 47 secs 

Peak Memory Usage:  430 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 55 errors found.

Number of error messages: 0
Number of warning messages: 332
Number of info messages: 1

Writing design to file Aurora_FPGA.ncd



PAR done!
