Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: principal.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "principal.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "principal"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : principal
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/cyrille/projetS4/clock_vhdl/principal.vhd" in Library work.
Entity <principal> compiled.
Entity <principal> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <principal> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <principal> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/cyrille/projetS4/clock_vhdl/principal.vhd" line 155: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <principal> analyzed. Unit <principal> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <principal>.
    Related source file is "/home/cyrille/projetS4/clock_vhdl/principal.vhd".
    Found 16x7-bit ROM for signal <led>.
    Found 7-bit subtractor for signal <$sub0000> created at line 278.
    Found 7-bit subtractor for signal <$sub0001> created at line 404.
    Found 32-bit 4-to-1 multiplexer for signal <amount>.
    Found 32-bit adder for signal <amount$addsub0000> created at line 279.
    Found 32-bit comparator greatequal for signal <amount$cmp_ge0000> created at line 278.
    Found 32-bit comparator greatequal for signal <amount$cmp_ge0001> created at line 404.
    Found 1-bit register for signal <clk>.
    Found 32-bit up counter for signal <count>.
    Found 6-bit up counter for signal <hour>.
    Found 6-bit adder for signal <hour$addsub0000> created at line 74.
    Found 6-bit comparator greater for signal <hour$cmp_gt0000> created at line 76.
    Found 6-bit up counter for signal <min>.
    Found 6-bit adder for signal <min$addsub0000> created at line 72.
    Found 6-bit subtractor for signal <min$addsub0001> created at line 86.
    Found 6-bit adder for signal <min$addsub0002> created at line 83.
    Found 6-bit comparator greater for signal <min$cmp_gt0000> created at line 73.
    Found 6-bit subtractor for signal <mux0000$addsub0000> created at line 126.
    Found 6-bit adder for signal <mux0000$addsub0001> created at line 124.
    Found 6-bit adder for signal <mux0000$addsub0002> created at line 109.
    Found 6-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 125.
    Found 6-bit subtractor for signal <mux0001$addsub0000> created at line 103.
    Found 6-bit adder for signal <mux0001$addsub0001> created at line 101.
    Found 6-bit up counter for signal <sec>.
    Found 6-bit subtractor for signal <tmp$addsub0000> created at line 249.
    Found 6-bit comparator lessequal for signal <tmp$cmp_le0000> created at line 248.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <principal> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 1
 6-bit adder                                           : 6
 6-bit subtractor                                      : 4
 7-bit subtractor                                      : 2
# Counters                                             : 4
 32-bit up counter                                     : 1
 6-bit up counter                                      : 3
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 1
 6-bit adder                                           : 6
 6-bit subtractor                                      : 4
 7-bit subtractor                                      : 2
# Counters                                             : 4
 32-bit up counter                                     : 1
 6-bit up counter                                      : 3
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit principal : the following signal(s) form a combinatorial loop: amount_mux0002, Mcompar_amount_cmp_ge0000_cy<10>, Mcompar_amount_cmp_ge0000_cy<28>, Mcompar_amount_cmp_ge0000_cy<30>, Mcompar_amount_cmp_ge0000_cy<5>, Mcompar_amount_cmp_ge0000_cy<3>, Mcompar_amount_cmp_ge0000_cy<6>, Mcompar_amount_cmp_ge0000_cy<26>, Mcompar_amount_cmp_ge0000_cy<24>, Mcompar_amount_cmp_ge0000_cy<27>, Mcompar_amount_cmp_ge0000_cy<15>, Mcompar_amount_cmp_ge0000_cy<21>, amount<0>_mand, Mcompar_amount_cmp_ge0000_cy<9>, Mcompar_amount_cmp_ge0000_cy<7>, hex<0>, led<6>, Mcompar_amount_cmp_ge0000_cy<23>, Mcompar_amount_cmp_ge0000_cy<22>, Mcompar_amount_cmp_ge0000_cy<11>, Mcompar_amount_cmp_ge0000_cy<13>, Mcompar_amount_cmp_ge0000_cy<8>, Mcompar_amount_cmp_ge0000_cy<29>, Mcompar_amount_cmp_ge0000_cy<19>, Mcompar_amount_cmp_ge0000_cy<4>, Mcompar_amount_cmp_ge0000_cy<0>, Mcompar_amount_cmp_ge0000_cy<20>, Mcompar_amount_cmp_ge0000_cy<16>, Mcompar_amount_cmp_ge0000_cy<18>, Mcompar_amount_cmp_ge0000_cy<12>, Mcompar_amount_cmp_ge0000_cy<2>, amount<0>_mand1, Mcompar_amount_cmp_ge0000_cy<25>, Mcompar_amount_cmp_ge0000_cy<1>, Mcompar_amount_cmp_ge0000_cy<17>, amount<0>, Mcompar_amount_cmp_ge0000_cy<14>, amount_cmp_ge0000.
WARNING:Xst:2170 - Unit principal : the following signal(s) form a combinatorial loop: amount<1>, hex<1>, amount_addsub0000<1>, Madd_amount_addsub0000_lut<1>, led<5>.
WARNING:Xst:2170 - Unit principal : the following signal(s) form a combinatorial loop: amount_addsub0000<2>, amount<2>, led<4>, hex<2>.
WARNING:Xst:2170 - Unit principal : the following signal(s) form a combinatorial loop: led<3>, amount_addsub0000<3>, Madd_amount_addsub0000_lut<3>, hex<3>, amount<3>.
WARNING:Xst:2170 - Unit principal : the following signal(s) form a combinatorial loop: amount<0>.

Optimizing unit <principal> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block principal, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : principal.ngr
Top Level Output File Name         : principal
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 656
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 31
#      LUT2                        : 73
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 96
#      LUT3_D                      : 4
#      LUT3_L                      : 3
#      LUT4                        : 119
#      LUT4_D                      : 16
#      LUT4_L                      : 4
#      MULT_AND                    : 62
#      MUXCY                       : 145
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 77
# FlipFlops/Latches                : 51
#      FDCPE                       : 18
#      FDE                         : 1
#      FDR                         : 31
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      187  out of    960    19%  
 Number of Slice Flip Flops:             51  out of   1920     2%  
 Number of 4 input LUTs:                355  out of   1920    18%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     83    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk1                               | BUFGP                  | 33    |
clk                                | NONE(min_5)            | 18    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
hour_0__and0000(hour_0__and00001:O)| NONE(hour_0)           | 1     |
hour_0__and0001(hour_0__and00011:O)| NONE(hour_0)           | 1     |
hour_1__and0000(hour_1__and00001:O)| NONE(hour_1)           | 1     |
hour_1__and0001(hour_1__and00011:O)| NONE(hour_1)           | 1     |
hour_2__and0000(hour_2__and00001:O)| NONE(hour_2)           | 1     |
hour_2__and0001(hour_2__and00011:O)| NONE(hour_2)           | 1     |
hour_3__and0000(hour_3__and00001:O)| NONE(hour_3)           | 1     |
hour_3__and0001(hour_3__and00011:O)| NONE(hour_3)           | 1     |
hour_4__and0000(hour_4__and00001:O)| NONE(hour_4)           | 1     |
hour_4__and0001(hour_4__and00011:O)| NONE(hour_4)           | 1     |
hour_5__and0000(hour_5__and00001:O)| NONE(hour_5)           | 1     |
hour_5__and0001(hour_5__and00011:O)| NONE(hour_5)           | 1     |
min_0__and0000(min_0__and00001:O)  | NONE(min_0)            | 1     |
min_0__and0001(min_0__and00011:O)  | NONE(min_0)            | 1     |
min_1__and0000(min_1__and00001:O)  | NONE(min_1)            | 1     |
min_1__and0001(min_mux0012<1>:O)   | NONE(min_1)            | 1     |
min_2__and0000(min_2__and00001:O)  | NONE(min_2)            | 1     |
min_2__and0001(min_2__and00011:O)  | NONE(min_2)            | 1     |
min_3__and0000(min_3__and00001:O)  | NONE(min_3)            | 1     |
min_3__and0001(min_mux0012<3>:O)   | NONE(min_3)            | 1     |
min_4__and0000(min_4__and00001:O)  | NONE(min_4)            | 1     |
min_4__and0001(min_4__and00011:O)  | NONE(min_4)            | 1     |
min_5__and0000(min_5__and00001:O)  | NONE(min_5)            | 1     |
min_5__and0001(min_5__and00011:O)  | NONE(min_5)            | 1     |
sec_0__and0000(sec_0__and00001:O)  | NONE(sec_0)            | 1     |
sec_0__and0001(sec_0__and00011:O)  | NONE(sec_0)            | 1     |
sec_1__and0000(sec_1__and00001:O)  | NONE(sec_1)            | 1     |
sec_1__and0001(sec_1__and00011:O)  | NONE(sec_1)            | 1     |
sec_2__and0000(sec_2__and00001:O)  | NONE(sec_2)            | 1     |
sec_2__and0001(sec_2__and00011:O)  | NONE(sec_2)            | 1     |
sec_3__and0000(sec_3__and00001:O)  | NONE(sec_3)            | 1     |
sec_3__and0001(sec_3__and00011:O)  | NONE(sec_3)            | 1     |
sec_4__and0000(sec_4__and00001:O)  | NONE(sec_4)            | 1     |
sec_4__and0001(sec_4__and00011:O)  | NONE(sec_4)            | 1     |
sec_5__and0000(sec_5__and00001:O)  | NONE(sec_5)            | 1     |
sec_5__and0001(sec_5__and00011:O)  | NONE(sec_5)            | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.249ns (Maximum Frequency: 137.950MHz)
   Minimum input arrival time before clock: 9.069ns
   Maximum output required time after clock: 30.862ns
   Maximum combinational path delay: 31.850ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            count_8 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: count_8 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count_8 (count_8)
     LUT4:I0->O            1   0.704   0.000  count_cmp_eq0000_wg_lut<0> (count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  count_cmp_eq0000_wg_cy<0> (count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<1> (count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<2> (count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<3> (count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<4> (count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<5> (count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<6> (count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  count_cmp_eq0000_wg_cy<7> (count_cmp_eq0000)
     FDS:S                     0.911          count_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.249ns (frequency: 137.950MHz)
  Total number of paths / destination ports: 772 / 30
-------------------------------------------------------------------------
Delay:               7.249ns (Levels of Logic = 4)
  Source:            min_3 (FF)
  Destination:       hour_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: min_3 to hour_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           11   0.591   0.968  min_3 (min_3)
     LUT4_D:I2->O          9   0.704   0.855  min_cmp_gt00001 (min_cmp_gt0000)
     LUT3_D:I2->O          4   0.704   0.591  hour_or00248 (hour_or00248)
     LUT4:I3->O           19   0.704   1.085  hour_or002413 (hour_or0024)
     MUXF5:S->O            1   0.739   0.000  hour_Q_mux0000<2>1 (hour_Q_mux0000<2>)
     FDCPE:D                   0.308          hour_2
    ----------------------------------------
    Total                      7.249ns (3.750ns logic, 3.499ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 468 / 36
-------------------------------------------------------------------------
Offset:              9.069ns (Levels of Logic = 7)
  Source:            button<3> (PAD)
  Destination:       min_4 (FF)
  Destination Clock: clk rising

  Data Path: button<3> to min_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.218   1.340  button_3_IBUF (button_3_IBUF)
     LUT2:I1->O            4   0.704   0.666  min_or00065 (min_or00065)
     LUT4:I1->O            1   0.704   0.595  min_or000614_SW1 (N138)
     LUT4:I0->O            1   0.704   0.000  min_Q_mux0000<0>_SW0_G (N194)
     MUXF5:I1->O           3   0.321   0.566  min_Q_mux0000<0>_SW0 (N57)
     LUT4:I2->O            3   0.704   0.535  min_mux0012<4> (min_mux0012<4>)
     LUT4:I3->O            1   0.704   0.000  min_Q_mux0000<4>1 (min_Q_mux0000<4>)
     FDCPE:D                   0.308          min_4
    ----------------------------------------
    Total                      9.069ns (5.367ns logic, 3.702ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 119308 / 7
-------------------------------------------------------------------------
Offset:              30.862ns (Levels of Logic = 52)
  Source:            hour_1 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: hour_1 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           17   0.591   1.086  hour_1 (hour_1)
     LUT3:I2->O            1   0.704   0.000  tmp<1>1 (tmp<1>)
     MUXF5:I1->O           8   0.321   0.836  tmp<1>_f5 (Msub_tmp_addsub0000_cy<1>)
     LUT2:I1->O            1   0.704   0.000  tmp<2>2 (tmp<2>2)
     MUXF5:I0->O           7   0.321   0.743  tmp<2>_f5 (tmp<2>)
     LUT3:I2->O            1   0.704   0.000  tmp<3>2 (tmp<3>1)
     MUXF5:I0->O           6   0.321   0.844  tmp<3>_f5 (Msub_tmp_addsub0000_lut<3>)
     LUT4:I0->O            1   0.704   0.000  tmp<4>2 (tmp<4>2)
     MUXF5:I0->O           5   0.321   0.808  tmp<4>_f5 (tmp<4>)
     LUT4:I0->O            1   0.704   0.499  tmp<5>_SW0 (N87)
     LUT4:I1->O            4   0.704   0.762  tmp<5> (tmp<5>)
     LUT4:I0->O            6   0.704   0.669  tmp_cmp_le00001 (tmp_cmp_le0000)
     MUXF5:S->O            4   0.739   0.666  tmp<0>_f5 (tmp<0>)
     LUT2:I1->O            1   0.704   0.000  Msub__sub0001_lut<0> (Msub__sub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Msub__sub0001_cy<0> (Msub__sub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<1> (Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<2> (Msub__sub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<3> (Msub__sub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<4> (Msub__sub0001_cy<4>)
     MUXCY:CI->O           0   0.059   0.000  Msub__sub0001_cy<5> (Msub__sub0001_cy<5>)
     XORCY:CI->O          26   0.804   1.339  Msub__sub0001_xor<6> (_sub0001<6>)
     LUT3:I1->O            1   0.704   0.000  Mcompar_amount_cmp_ge0001_lut<6> (Mcompar_amount_cmp_ge0001_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_amount_cmp_ge0001_cy<6> (Mcompar_amount_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<7> (Mcompar_amount_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<8> (Mcompar_amount_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<9> (Mcompar_amount_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<10> (Mcompar_amount_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<11> (Mcompar_amount_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<12> (Mcompar_amount_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<13> (Mcompar_amount_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<14> (Mcompar_amount_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<15> (Mcompar_amount_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<16> (Mcompar_amount_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<17> (Mcompar_amount_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<18> (Mcompar_amount_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<19> (Mcompar_amount_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<20> (Mcompar_amount_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<21> (Mcompar_amount_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<22> (Mcompar_amount_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<23> (Mcompar_amount_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<24> (Mcompar_amount_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<25> (Mcompar_amount_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<26> (Mcompar_amount_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<27> (Mcompar_amount_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<28> (Mcompar_amount_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<29> (Mcompar_amount_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<30> (Mcompar_amount_cmp_ge0001_cy<30>)
     MUXCY:CI->O           1   0.459   0.499  Mcompar_amount_cmp_ge0001_cy<31> (amount_cmp_ge0001)
     LUT3:I1->O           35   0.704   1.342  amount_mux00021 (amount_mux0002)
     LUT2:I1->O            2   0.704   0.526  Mmux_amount121 (amount<1>)
     LUT3:I1->O            7   0.704   0.883  hex<1>1 (hex<1>)
     LUT4:I0->O            1   0.704   0.420  Mrom_led21 (led_2_OBUF)
     OBUF:I->O                 3.272          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                     30.862ns (18.940ns logic, 11.922ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 54642 / 7
-------------------------------------------------------------------------
Delay:               31.850ns (Levels of Logic = 53)
  Source:            mode (PAD)
  Destination:       led<6> (PAD)

  Data Path: mode to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.218   1.447  mode_IBUF (mode_IBUF)
     LUT3:I0->O            1   0.704   0.000  tmp<1>1 (tmp<1>)
     MUXF5:I1->O           8   0.321   0.836  tmp<1>_f5 (Msub_tmp_addsub0000_cy<1>)
     LUT2:I1->O            1   0.704   0.000  tmp<2>2 (tmp<2>2)
     MUXF5:I0->O           7   0.321   0.743  tmp<2>_f5 (tmp<2>)
     LUT3:I2->O            1   0.704   0.000  tmp<3>2 (tmp<3>1)
     MUXF5:I0->O           6   0.321   0.844  tmp<3>_f5 (Msub_tmp_addsub0000_lut<3>)
     LUT4:I0->O            1   0.704   0.000  tmp<4>2 (tmp<4>2)
     MUXF5:I0->O           5   0.321   0.808  tmp<4>_f5 (tmp<4>)
     LUT4:I0->O            1   0.704   0.499  tmp<5>_SW0 (N87)
     LUT4:I1->O            4   0.704   0.762  tmp<5> (tmp<5>)
     LUT4:I0->O            6   0.704   0.669  tmp_cmp_le00001 (tmp_cmp_le0000)
     MUXF5:S->O            4   0.739   0.666  tmp<0>_f5 (tmp<0>)
     LUT2:I1->O            1   0.704   0.000  Msub__sub0001_lut<0> (Msub__sub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Msub__sub0001_cy<0> (Msub__sub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<1> (Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<2> (Msub__sub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<3> (Msub__sub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<4> (Msub__sub0001_cy<4>)
     MUXCY:CI->O           0   0.059   0.000  Msub__sub0001_cy<5> (Msub__sub0001_cy<5>)
     XORCY:CI->O          26   0.804   1.339  Msub__sub0001_xor<6> (_sub0001<6>)
     LUT3:I1->O            1   0.704   0.000  Mcompar_amount_cmp_ge0001_lut<6> (Mcompar_amount_cmp_ge0001_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_amount_cmp_ge0001_cy<6> (Mcompar_amount_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<7> (Mcompar_amount_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<8> (Mcompar_amount_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<9> (Mcompar_amount_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<10> (Mcompar_amount_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<11> (Mcompar_amount_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<12> (Mcompar_amount_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<13> (Mcompar_amount_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<14> (Mcompar_amount_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<15> (Mcompar_amount_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<16> (Mcompar_amount_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<17> (Mcompar_amount_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<18> (Mcompar_amount_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<19> (Mcompar_amount_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<20> (Mcompar_amount_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<21> (Mcompar_amount_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<22> (Mcompar_amount_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<23> (Mcompar_amount_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<24> (Mcompar_amount_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<25> (Mcompar_amount_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<26> (Mcompar_amount_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<27> (Mcompar_amount_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<28> (Mcompar_amount_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<29> (Mcompar_amount_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_amount_cmp_ge0001_cy<30> (Mcompar_amount_cmp_ge0001_cy<30>)
     MUXCY:CI->O           1   0.459   0.499  Mcompar_amount_cmp_ge0001_cy<31> (amount_cmp_ge0001)
     LUT3:I1->O           35   0.704   1.342  amount_mux00021 (amount_mux0002)
     LUT2:I1->O            2   0.704   0.526  Mmux_amount121 (amount<1>)
     LUT3:I1->O            7   0.704   0.883  hex<1>1 (hex<1>)
     LUT4:I0->O            1   0.704   0.420  Mrom_led21 (led_2_OBUF)
     OBUF:I->O                 3.272          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                     31.850ns (19.567ns logic, 12.283ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.74 secs
 
--> 


Total memory usage is 534636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

