// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Wed Mar  1 17:03:26 2023
// Host        : pop-os running 64-bit Pop!_OS 22.04 LTS
// Command     : write_verilog -force -mode funcsim -rename_top vitis_design_image_thresholding_kernel00_1_0 -prefix
//               vitis_design_image_thresholding_kernel00_1_0_ vitis_design_image_thresholding_kernel00_1_0_sim_netlist.v
// Design      : vitis_design_image_thresholding_kernel00_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state100 = "141'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state101 = "141'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "141'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state103 = "141'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state104 = "141'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state105 = "141'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state106 = "141'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state107 = "141'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "141'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state109 = "141'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state11 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state110 = "141'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state111 = "141'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state112 = "141'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state113 = "141'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state114 = "141'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state115 = "141'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state116 = "141'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state117 = "141'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state118 = "141'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state119 = "141'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state12 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state120 = "141'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state121 = "141'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state122 = "141'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state123 = "141'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state124 = "141'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state125 = "141'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state126 = "141'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state127 = "141'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state128 = "141'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state129 = "141'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state13 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state130 = "141'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state131 = "141'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state132 = "141'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state133 = "141'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state134 = "141'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state135 = "141'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state136 = "141'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state137 = "141'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state138 = "141'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state139 = "141'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state14 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state140 = "141'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state141 = "141'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state15 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state52 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state55 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state58 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state60 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state63 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state66 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state69 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "141'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state71 = "141'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "141'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "141'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state74 = "141'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "141'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "141'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state77 = "141'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "141'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "141'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state8 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "141'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "141'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state82 = "141'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "141'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "141'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state85 = "141'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "141'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state87 = "141'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state88 = "141'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "141'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
(* ap_ST_fsm_state90 = "141'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state91 = "141'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state92 = "141'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state93 = "141'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state94 = "141'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state95 = "141'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state96 = "141'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state97 = "141'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state98 = "141'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state99 = "141'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[105]_i_10_n_0 ;
  wire \ap_CS_fsm[105]_i_11_n_0 ;
  wire \ap_CS_fsm[105]_i_12_n_0 ;
  wire \ap_CS_fsm[105]_i_13_n_0 ;
  wire \ap_CS_fsm[105]_i_14_n_0 ;
  wire \ap_CS_fsm[105]_i_15_n_0 ;
  wire \ap_CS_fsm[105]_i_16_n_0 ;
  wire \ap_CS_fsm[105]_i_17_n_0 ;
  wire \ap_CS_fsm[105]_i_18_n_0 ;
  wire \ap_CS_fsm[105]_i_19_n_0 ;
  wire \ap_CS_fsm[105]_i_20_n_0 ;
  wire \ap_CS_fsm[105]_i_21_n_0 ;
  wire \ap_CS_fsm[105]_i_22_n_0 ;
  wire \ap_CS_fsm[105]_i_23_n_0 ;
  wire \ap_CS_fsm[105]_i_24_n_0 ;
  wire \ap_CS_fsm[105]_i_25_n_0 ;
  wire \ap_CS_fsm[105]_i_26_n_0 ;
  wire \ap_CS_fsm[105]_i_27_n_0 ;
  wire \ap_CS_fsm[105]_i_28_n_0 ;
  wire \ap_CS_fsm[105]_i_29_n_0 ;
  wire \ap_CS_fsm[105]_i_2_n_0 ;
  wire \ap_CS_fsm[105]_i_3_n_0 ;
  wire \ap_CS_fsm[105]_i_4_n_0 ;
  wire \ap_CS_fsm[105]_i_5_n_0 ;
  wire \ap_CS_fsm[105]_i_6_n_0 ;
  wire \ap_CS_fsm[105]_i_7_n_0 ;
  wire \ap_CS_fsm[105]_i_8_n_0 ;
  wire \ap_CS_fsm[105]_i_9_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[100] ;
  wire \ap_CS_fsm_reg_n_0_[101] ;
  wire \ap_CS_fsm_reg_n_0_[102] ;
  wire \ap_CS_fsm_reg_n_0_[103] ;
  wire \ap_CS_fsm_reg_n_0_[105] ;
  wire \ap_CS_fsm_reg_n_0_[106] ;
  wire \ap_CS_fsm_reg_n_0_[107] ;
  wire \ap_CS_fsm_reg_n_0_[108] ;
  wire \ap_CS_fsm_reg_n_0_[109] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[110] ;
  wire \ap_CS_fsm_reg_n_0_[111] ;
  wire \ap_CS_fsm_reg_n_0_[112] ;
  wire \ap_CS_fsm_reg_n_0_[113] ;
  wire \ap_CS_fsm_reg_n_0_[114] ;
  wire \ap_CS_fsm_reg_n_0_[115] ;
  wire \ap_CS_fsm_reg_n_0_[116] ;
  wire \ap_CS_fsm_reg_n_0_[117] ;
  wire \ap_CS_fsm_reg_n_0_[118] ;
  wire \ap_CS_fsm_reg_n_0_[119] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[120] ;
  wire \ap_CS_fsm_reg_n_0_[121] ;
  wire \ap_CS_fsm_reg_n_0_[122] ;
  wire \ap_CS_fsm_reg_n_0_[123] ;
  wire \ap_CS_fsm_reg_n_0_[124] ;
  wire \ap_CS_fsm_reg_n_0_[125] ;
  wire \ap_CS_fsm_reg_n_0_[126] ;
  wire \ap_CS_fsm_reg_n_0_[127] ;
  wire \ap_CS_fsm_reg_n_0_[128] ;
  wire \ap_CS_fsm_reg_n_0_[129] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[130] ;
  wire \ap_CS_fsm_reg_n_0_[131] ;
  wire \ap_CS_fsm_reg_n_0_[132] ;
  wire \ap_CS_fsm_reg_n_0_[133] ;
  wire \ap_CS_fsm_reg_n_0_[134] ;
  wire \ap_CS_fsm_reg_n_0_[135] ;
  wire \ap_CS_fsm_reg_n_0_[136] ;
  wire \ap_CS_fsm_reg_n_0_[137] ;
  wire \ap_CS_fsm_reg_n_0_[138] ;
  wire \ap_CS_fsm_reg_n_0_[139] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[73] ;
  wire \ap_CS_fsm_reg_n_0_[74] ;
  wire \ap_CS_fsm_reg_n_0_[75] ;
  wire \ap_CS_fsm_reg_n_0_[76] ;
  wire \ap_CS_fsm_reg_n_0_[77] ;
  wire \ap_CS_fsm_reg_n_0_[78] ;
  wire \ap_CS_fsm_reg_n_0_[79] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[80] ;
  wire \ap_CS_fsm_reg_n_0_[81] ;
  wire \ap_CS_fsm_reg_n_0_[82] ;
  wire \ap_CS_fsm_reg_n_0_[83] ;
  wire \ap_CS_fsm_reg_n_0_[84] ;
  wire \ap_CS_fsm_reg_n_0_[85] ;
  wire \ap_CS_fsm_reg_n_0_[86] ;
  wire \ap_CS_fsm_reg_n_0_[87] ;
  wire \ap_CS_fsm_reg_n_0_[88] ;
  wire \ap_CS_fsm_reg_n_0_[89] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[90] ;
  wire \ap_CS_fsm_reg_n_0_[91] ;
  wire \ap_CS_fsm_reg_n_0_[92] ;
  wire \ap_CS_fsm_reg_n_0_[93] ;
  wire \ap_CS_fsm_reg_n_0_[94] ;
  wire \ap_CS_fsm_reg_n_0_[95] ;
  wire \ap_CS_fsm_reg_n_0_[96] ;
  wire \ap_CS_fsm_reg_n_0_[97] ;
  wire \ap_CS_fsm_reg_n_0_[98] ;
  wire \ap_CS_fsm_reg_n_0_[99] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire [140:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_0;
  wire ap_start;
  wire control_s_axi_U_n_217;
  wire control_s_axi_U_n_218;
  wire control_s_axi_U_n_219;
  wire control_s_axi_U_n_220;
  wire control_s_axi_U_n_221;
  wire control_s_axi_U_n_222;
  wire control_s_axi_U_n_223;
  wire control_s_axi_U_n_224;
  wire control_s_axi_U_n_225;
  wire control_s_axi_U_n_227;
  wire control_s_axi_U_n_228;
  wire control_s_axi_U_n_229;
  wire control_s_axi_U_n_230;
  wire control_s_axi_U_n_231;
  wire control_s_axi_U_n_232;
  wire control_s_axi_U_n_233;
  wire control_s_axi_U_n_234;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire [31:16]dout__3;
  wire gmem_BVALID;
  wire [7:0]gmem_RDATA;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire gmem_m_axi_U_n_109;
  wire gmem_m_axi_U_n_116;
  wire gmem_m_axi_U_n_68;
  wire grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg;
  wire [7:0]grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_m_axi_gmem_WDATA;
  wire grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_16;
  wire grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_2;
  wire grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_3;
  wire grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_4;
  wire [63:0]input_image;
  wire [7:0]input_pixel_reg_reg_186;
  wire [31:0]int_m0;
  wire [31:0]int_n0;
  wire interrupt;
  wire \load_unit/bus_wide_gen.ready_for_data__0 ;
  wire [1:1]\load_unit/bus_wide_gen.split_cnt__5 ;
  wire \load_unit/fifo_rreq/push ;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [7:0]maxVal;
  wire mul_32s_32s_32_1_1_U7_n_16;
  wire mul_32s_32s_32_1_1_U7_n_17;
  wire mul_32s_32s_32_1_1_U7_n_18;
  wire mul_32s_32s_32_1_1_U7_n_19;
  wire mul_32s_32s_32_1_1_U7_n_20;
  wire mul_32s_32s_32_1_1_U7_n_21;
  wire mul_32s_32s_32_1_1_U7_n_22;
  wire mul_32s_32s_32_1_1_U7_n_23;
  wire mul_32s_32s_32_1_1_U7_n_24;
  wire mul_32s_32s_32_1_1_U7_n_25;
  wire mul_32s_32s_32_1_1_U7_n_26;
  wire mul_32s_32s_32_1_1_U7_n_27;
  wire mul_32s_32s_32_1_1_U7_n_28;
  wire mul_32s_32s_32_1_1_U7_n_29;
  wire mul_32s_32s_32_1_1_U7_n_30;
  wire mul_32s_32s_32_1_1_U7_n_31;
  wire [31:0]mul_reg_162;
  wire [63:0]output_image;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]threshold;
  wire [7:0]trunc_ln14_reg_190;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[105]_i_1 
       (.I0(\ap_CS_fsm[105]_i_2_n_0 ),
        .I1(\ap_CS_fsm[105]_i_3_n_0 ),
        .I2(\ap_CS_fsm[105]_i_4_n_0 ),
        .I3(\ap_CS_fsm[105]_i_5_n_0 ),
        .O(ap_NS_fsm[105]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[32] ),
        .I1(\ap_CS_fsm_reg_n_0_[33] ),
        .I2(\ap_CS_fsm_reg_n_0_[30] ),
        .I3(\ap_CS_fsm_reg_n_0_[31] ),
        .I4(\ap_CS_fsm_reg_n_0_[35] ),
        .I5(\ap_CS_fsm_reg_n_0_[34] ),
        .O(\ap_CS_fsm[105]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[38] ),
        .I1(\ap_CS_fsm_reg_n_0_[39] ),
        .I2(\ap_CS_fsm_reg_n_0_[36] ),
        .I3(\ap_CS_fsm_reg_n_0_[37] ),
        .I4(\ap_CS_fsm_reg_n_0_[41] ),
        .I5(\ap_CS_fsm_reg_n_0_[40] ),
        .O(\ap_CS_fsm[105]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_12 
       (.I0(\ap_CS_fsm_reg_n_0_[125] ),
        .I1(\ap_CS_fsm_reg_n_0_[126] ),
        .I2(\ap_CS_fsm_reg_n_0_[123] ),
        .I3(\ap_CS_fsm_reg_n_0_[124] ),
        .I4(\ap_CS_fsm_reg_n_0_[128] ),
        .I5(\ap_CS_fsm_reg_n_0_[127] ),
        .O(\ap_CS_fsm[105]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_13 
       (.I0(\ap_CS_fsm_reg_n_0_[119] ),
        .I1(\ap_CS_fsm_reg_n_0_[120] ),
        .I2(\ap_CS_fsm_reg_n_0_[117] ),
        .I3(\ap_CS_fsm_reg_n_0_[118] ),
        .I4(\ap_CS_fsm_reg_n_0_[122] ),
        .I5(\ap_CS_fsm_reg_n_0_[121] ),
        .O(\ap_CS_fsm[105]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[137] ),
        .I1(\ap_CS_fsm_reg_n_0_[138] ),
        .I2(\ap_CS_fsm_reg_n_0_[135] ),
        .I3(\ap_CS_fsm_reg_n_0_[136] ),
        .I4(ap_CS_fsm_state141),
        .I5(\ap_CS_fsm_reg_n_0_[139] ),
        .O(\ap_CS_fsm[105]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[131] ),
        .I1(\ap_CS_fsm_reg_n_0_[132] ),
        .I2(\ap_CS_fsm_reg_n_0_[129] ),
        .I3(\ap_CS_fsm_reg_n_0_[130] ),
        .I4(\ap_CS_fsm_reg_n_0_[134] ),
        .I5(\ap_CS_fsm_reg_n_0_[133] ),
        .O(\ap_CS_fsm[105]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[107] ),
        .I1(\ap_CS_fsm_reg_n_0_[108] ),
        .I2(\ap_CS_fsm_reg_n_0_[105] ),
        .I3(\ap_CS_fsm_reg_n_0_[106] ),
        .I4(\ap_CS_fsm_reg_n_0_[110] ),
        .I5(\ap_CS_fsm_reg_n_0_[109] ),
        .O(\ap_CS_fsm[105]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[113] ),
        .I1(\ap_CS_fsm_reg_n_0_[114] ),
        .I2(\ap_CS_fsm_reg_n_0_[111] ),
        .I3(\ap_CS_fsm_reg_n_0_[112] ),
        .I4(\ap_CS_fsm_reg_n_0_[116] ),
        .I5(\ap_CS_fsm_reg_n_0_[115] ),
        .O(\ap_CS_fsm[105]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_18 
       (.I0(\ap_CS_fsm_reg_n_0_[88] ),
        .I1(\ap_CS_fsm_reg_n_0_[89] ),
        .I2(\ap_CS_fsm_reg_n_0_[86] ),
        .I3(\ap_CS_fsm_reg_n_0_[87] ),
        .I4(\ap_CS_fsm_reg_n_0_[91] ),
        .I5(\ap_CS_fsm_reg_n_0_[90] ),
        .O(\ap_CS_fsm[105]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_19 
       (.I0(\ap_CS_fsm_reg_n_0_[82] ),
        .I1(\ap_CS_fsm_reg_n_0_[83] ),
        .I2(\ap_CS_fsm_reg_n_0_[80] ),
        .I3(\ap_CS_fsm_reg_n_0_[81] ),
        .I4(\ap_CS_fsm_reg_n_0_[85] ),
        .I5(\ap_CS_fsm_reg_n_0_[84] ),
        .O(\ap_CS_fsm[105]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[105]_i_2 
       (.I0(\ap_CS_fsm[105]_i_6_n_0 ),
        .I1(\ap_CS_fsm[105]_i_7_n_0 ),
        .I2(\ap_CS_fsm[105]_i_8_n_0 ),
        .I3(\ap_CS_fsm[105]_i_9_n_0 ),
        .I4(\ap_CS_fsm[105]_i_10_n_0 ),
        .I5(\ap_CS_fsm[105]_i_11_n_0 ),
        .O(\ap_CS_fsm[105]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_20 
       (.I0(\ap_CS_fsm_reg_n_0_[100] ),
        .I1(\ap_CS_fsm_reg_n_0_[101] ),
        .I2(\ap_CS_fsm_reg_n_0_[98] ),
        .I3(\ap_CS_fsm_reg_n_0_[99] ),
        .I4(\ap_CS_fsm_reg_n_0_[103] ),
        .I5(\ap_CS_fsm_reg_n_0_[102] ),
        .O(\ap_CS_fsm[105]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_21 
       (.I0(\ap_CS_fsm_reg_n_0_[94] ),
        .I1(\ap_CS_fsm_reg_n_0_[95] ),
        .I2(\ap_CS_fsm_reg_n_0_[92] ),
        .I3(\ap_CS_fsm_reg_n_0_[93] ),
        .I4(\ap_CS_fsm_reg_n_0_[97] ),
        .I5(\ap_CS_fsm_reg_n_0_[96] ),
        .O(\ap_CS_fsm[105]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_22 
       (.I0(\ap_CS_fsm_reg_n_0_[68] ),
        .I1(\ap_CS_fsm_reg_n_0_[69] ),
        .I2(\ap_CS_fsm_reg_n_0_[66] ),
        .I3(\ap_CS_fsm_reg_n_0_[67] ),
        .I4(\ap_CS_fsm_reg_n_0_[73] ),
        .I5(ap_CS_fsm_state71),
        .O(\ap_CS_fsm[105]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_23 
       (.I0(\ap_CS_fsm_reg_n_0_[76] ),
        .I1(\ap_CS_fsm_reg_n_0_[77] ),
        .I2(\ap_CS_fsm_reg_n_0_[74] ),
        .I3(\ap_CS_fsm_reg_n_0_[75] ),
        .I4(\ap_CS_fsm_reg_n_0_[79] ),
        .I5(\ap_CS_fsm_reg_n_0_[78] ),
        .O(\ap_CS_fsm[105]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_24 
       (.I0(\ap_CS_fsm_reg_n_0_[14] ),
        .I1(\ap_CS_fsm_reg_n_0_[15] ),
        .I2(\ap_CS_fsm_reg_n_0_[12] ),
        .I3(\ap_CS_fsm_reg_n_0_[13] ),
        .I4(\ap_CS_fsm_reg_n_0_[17] ),
        .I5(\ap_CS_fsm_reg_n_0_[16] ),
        .O(\ap_CS_fsm[105]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_25 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(\ap_CS_fsm_reg_n_0_[9] ),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[7] ),
        .I4(\ap_CS_fsm_reg_n_0_[11] ),
        .I5(\ap_CS_fsm_reg_n_0_[10] ),
        .O(\ap_CS_fsm[105]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_26 
       (.I0(\ap_CS_fsm_reg_n_0_[26] ),
        .I1(\ap_CS_fsm_reg_n_0_[27] ),
        .I2(\ap_CS_fsm_reg_n_0_[24] ),
        .I3(\ap_CS_fsm_reg_n_0_[25] ),
        .I4(\ap_CS_fsm_reg_n_0_[29] ),
        .I5(\ap_CS_fsm_reg_n_0_[28] ),
        .O(\ap_CS_fsm[105]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_27 
       (.I0(\ap_CS_fsm_reg_n_0_[20] ),
        .I1(\ap_CS_fsm_reg_n_0_[21] ),
        .I2(\ap_CS_fsm_reg_n_0_[18] ),
        .I3(\ap_CS_fsm_reg_n_0_[19] ),
        .I4(\ap_CS_fsm_reg_n_0_[23] ),
        .I5(\ap_CS_fsm_reg_n_0_[22] ),
        .O(\ap_CS_fsm[105]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[105]_i_28 
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state73),
        .O(\ap_CS_fsm[105]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_29 
       (.I0(\ap_CS_fsm_reg_n_0_[2] ),
        .I1(\ap_CS_fsm_reg_n_0_[3] ),
        .I2(ap_CS_fsm_state1),
        .I3(ap_CS_fsm_state2),
        .I4(\ap_CS_fsm_reg_n_0_[5] ),
        .I5(\ap_CS_fsm_reg_n_0_[4] ),
        .O(\ap_CS_fsm[105]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[105]_i_3 
       (.I0(\ap_CS_fsm[105]_i_12_n_0 ),
        .I1(\ap_CS_fsm[105]_i_13_n_0 ),
        .I2(\ap_CS_fsm[105]_i_14_n_0 ),
        .I3(\ap_CS_fsm[105]_i_15_n_0 ),
        .I4(\ap_CS_fsm[105]_i_16_n_0 ),
        .I5(\ap_CS_fsm[105]_i_17_n_0 ),
        .O(\ap_CS_fsm[105]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[105]_i_4 
       (.I0(\ap_CS_fsm[105]_i_18_n_0 ),
        .I1(\ap_CS_fsm[105]_i_19_n_0 ),
        .I2(\ap_CS_fsm[105]_i_20_n_0 ),
        .I3(\ap_CS_fsm[105]_i_21_n_0 ),
        .I4(\ap_CS_fsm[105]_i_22_n_0 ),
        .I5(\ap_CS_fsm[105]_i_23_n_0 ),
        .O(\ap_CS_fsm[105]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \ap_CS_fsm[105]_i_5 
       (.I0(\ap_CS_fsm[105]_i_24_n_0 ),
        .I1(\ap_CS_fsm[105]_i_25_n_0 ),
        .I2(\ap_CS_fsm[105]_i_26_n_0 ),
        .I3(\ap_CS_fsm[105]_i_27_n_0 ),
        .I4(\ap_CS_fsm[105]_i_28_n_0 ),
        .I5(\ap_CS_fsm[105]_i_29_n_0 ),
        .O(\ap_CS_fsm[105]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[50] ),
        .I1(\ap_CS_fsm_reg_n_0_[51] ),
        .I2(\ap_CS_fsm_reg_n_0_[48] ),
        .I3(\ap_CS_fsm_reg_n_0_[49] ),
        .I4(\ap_CS_fsm_reg_n_0_[53] ),
        .I5(\ap_CS_fsm_reg_n_0_[52] ),
        .O(\ap_CS_fsm[105]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[44] ),
        .I1(\ap_CS_fsm_reg_n_0_[45] ),
        .I2(\ap_CS_fsm_reg_n_0_[42] ),
        .I3(\ap_CS_fsm_reg_n_0_[43] ),
        .I4(\ap_CS_fsm_reg_n_0_[47] ),
        .I5(\ap_CS_fsm_reg_n_0_[46] ),
        .O(\ap_CS_fsm[105]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[62] ),
        .I1(\ap_CS_fsm_reg_n_0_[63] ),
        .I2(\ap_CS_fsm_reg_n_0_[60] ),
        .I3(\ap_CS_fsm_reg_n_0_[61] ),
        .I4(\ap_CS_fsm_reg_n_0_[65] ),
        .I5(\ap_CS_fsm_reg_n_0_[64] ),
        .O(\ap_CS_fsm[105]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[105]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[56] ),
        .I1(\ap_CS_fsm_reg_n_0_[57] ),
        .I2(\ap_CS_fsm_reg_n_0_[54] ),
        .I3(\ap_CS_fsm_reg_n_0_[55] ),
        .I4(\ap_CS_fsm_reg_n_0_[59] ),
        .I5(\ap_CS_fsm_reg_n_0_[58] ),
        .O(\ap_CS_fsm[105]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[99] ),
        .Q(\ap_CS_fsm_reg_n_0_[100] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[100] ),
        .Q(\ap_CS_fsm_reg_n_0_[101] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[101] ),
        .Q(\ap_CS_fsm_reg_n_0_[102] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[102] ),
        .Q(\ap_CS_fsm_reg_n_0_[103] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[105]),
        .Q(\ap_CS_fsm_reg_n_0_[105] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[105] ),
        .Q(\ap_CS_fsm_reg_n_0_[106] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[106] ),
        .Q(\ap_CS_fsm_reg_n_0_[107] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[107] ),
        .Q(\ap_CS_fsm_reg_n_0_[108] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[108] ),
        .Q(\ap_CS_fsm_reg_n_0_[109] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[109] ),
        .Q(\ap_CS_fsm_reg_n_0_[110] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[110] ),
        .Q(\ap_CS_fsm_reg_n_0_[111] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[111] ),
        .Q(\ap_CS_fsm_reg_n_0_[112] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[112] ),
        .Q(\ap_CS_fsm_reg_n_0_[113] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[113] ),
        .Q(\ap_CS_fsm_reg_n_0_[114] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[114] ),
        .Q(\ap_CS_fsm_reg_n_0_[115] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[115] ),
        .Q(\ap_CS_fsm_reg_n_0_[116] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[116] ),
        .Q(\ap_CS_fsm_reg_n_0_[117] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[117] ),
        .Q(\ap_CS_fsm_reg_n_0_[118] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[118] ),
        .Q(\ap_CS_fsm_reg_n_0_[119] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[119] ),
        .Q(\ap_CS_fsm_reg_n_0_[120] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[120] ),
        .Q(\ap_CS_fsm_reg_n_0_[121] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[121] ),
        .Q(\ap_CS_fsm_reg_n_0_[122] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[122] ),
        .Q(\ap_CS_fsm_reg_n_0_[123] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[123] ),
        .Q(\ap_CS_fsm_reg_n_0_[124] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[124] ),
        .Q(\ap_CS_fsm_reg_n_0_[125] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[125] ),
        .Q(\ap_CS_fsm_reg_n_0_[126] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[126] ),
        .Q(\ap_CS_fsm_reg_n_0_[127] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[127] ),
        .Q(\ap_CS_fsm_reg_n_0_[128] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[128] ),
        .Q(\ap_CS_fsm_reg_n_0_[129] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[129] ),
        .Q(\ap_CS_fsm_reg_n_0_[130] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[130] ),
        .Q(\ap_CS_fsm_reg_n_0_[131] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[131] ),
        .Q(\ap_CS_fsm_reg_n_0_[132] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[132] ),
        .Q(\ap_CS_fsm_reg_n_0_[133] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[133] ),
        .Q(\ap_CS_fsm_reg_n_0_[134] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[134] ),
        .Q(\ap_CS_fsm_reg_n_0_[135] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[135] ),
        .Q(\ap_CS_fsm_reg_n_0_[136] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[136] ),
        .Q(\ap_CS_fsm_reg_n_0_[137] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[137] ),
        .Q(\ap_CS_fsm_reg_n_0_[138] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[138] ),
        .Q(\ap_CS_fsm_reg_n_0_[139] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[140]),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\load_unit/fifo_rreq/push ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(\ap_CS_fsm_reg_n_0_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[73] ),
        .Q(\ap_CS_fsm_reg_n_0_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[74] ),
        .Q(\ap_CS_fsm_reg_n_0_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[75] ),
        .Q(\ap_CS_fsm_reg_n_0_[76] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[76] ),
        .Q(\ap_CS_fsm_reg_n_0_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[77] ),
        .Q(\ap_CS_fsm_reg_n_0_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[78] ),
        .Q(\ap_CS_fsm_reg_n_0_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[79] ),
        .Q(\ap_CS_fsm_reg_n_0_[80] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[80] ),
        .Q(\ap_CS_fsm_reg_n_0_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[81] ),
        .Q(\ap_CS_fsm_reg_n_0_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[82] ),
        .Q(\ap_CS_fsm_reg_n_0_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[83] ),
        .Q(\ap_CS_fsm_reg_n_0_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[84] ),
        .Q(\ap_CS_fsm_reg_n_0_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[85] ),
        .Q(\ap_CS_fsm_reg_n_0_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[86] ),
        .Q(\ap_CS_fsm_reg_n_0_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[87] ),
        .Q(\ap_CS_fsm_reg_n_0_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[88] ),
        .Q(\ap_CS_fsm_reg_n_0_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[89] ),
        .Q(\ap_CS_fsm_reg_n_0_[90] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[90] ),
        .Q(\ap_CS_fsm_reg_n_0_[91] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[91] ),
        .Q(\ap_CS_fsm_reg_n_0_[92] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[92] ),
        .Q(\ap_CS_fsm_reg_n_0_[93] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[93] ),
        .Q(\ap_CS_fsm_reg_n_0_[94] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[94] ),
        .Q(\ap_CS_fsm_reg_n_0_[95] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[95] ),
        .Q(\ap_CS_fsm_reg_n_0_[96] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[96] ),
        .Q(\ap_CS_fsm_reg_n_0_[97] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[97] ),
        .Q(\ap_CS_fsm_reg_n_0_[98] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[98] ),
        .Q(\ap_CS_fsm_reg_n_0_[99] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_217),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_0),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_control_s_axi control_s_axi_U
       (.D(int_m0),
        .E(control_s_axi_U_n_5),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(maxVal),
        .S({control_s_axi_U_n_218,control_s_axi_U_n_219,control_s_axi_U_n_220,control_s_axi_U_n_221,control_s_axi_U_n_222,control_s_axi_U_n_223,control_s_axi_U_n_224,control_s_axi_U_n_225}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .auto_restart_status_reg_0(control_s_axi_U_n_217),
        .gmem_BVALID(gmem_BVALID),
        .icmp_ln14_fu_143_p2_carry(input_pixel_reg_reg_186),
        .input_image(input_image),
        .int_ap_start_reg_0(ap_NS_fsm[0]),
        .\int_isr_reg[1]_0 ({ap_CS_fsm_state141,ap_CS_fsm_state1}),
        .\int_n_reg[31]_0 (int_n0),
        .\int_threshold_reg[30]_0 ({control_s_axi_U_n_227,control_s_axi_U_n_228,control_s_axi_U_n_229,control_s_axi_U_n_230,control_s_axi_U_n_231,control_s_axi_U_n_232,control_s_axi_U_n_233,control_s_axi_U_n_234}),
        .\int_threshold_reg[7]_0 (threshold),
        .interrupt(interrupt),
        .output_image(output_image),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\waddr_reg[5]_0 (control_s_axi_U_n_6));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi gmem_m_axi_U
       (.CO(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_2),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .Q({ap_CS_fsm_state141,\ap_CS_fsm_reg_n_0_[139] ,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,\ap_CS_fsm_reg_n_0_[69] ,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\bus_wide_gen.data_buf_reg[7] (gmem_RDATA),
        .\bus_wide_gen.data_valid_reg (gmem_m_axi_U_n_68),
        .\bus_wide_gen.ready_for_data__0 (\load_unit/bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\load_unit/bus_wide_gen.split_cnt__5 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .din(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_m_axi_gmem_WDATA),
        .\dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .dout_vld_reg({ap_NS_fsm[140],ap_NS_fsm[71:70],\load_unit/fifo_rreq/push ,ap_NS_fsm[1]}),
        .full_n_reg(gmem_m_axi_U_n_109),
        .full_n_reg_0(gmem_m_axi_U_n_116),
        .full_n_reg_1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_3),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .input_image(input_image),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .\mem_reg[67][95]_srl32 (mul_reg_162),
        .output_image(output_image),
        .\raddr_reg[7]_i_4 (grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_4),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1 grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121
       (.CO(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_2),
        .D(ap_NS_fsm[73:72]),
        .Q({ap_CS_fsm_state73,ap_CS_fsm_state72}),
        .S({control_s_axi_U_n_218,control_s_axi_U_n_219,control_s_axi_U_n_220,control_s_axi_U_n_221,control_s_axi_U_n_222,control_s_axi_U_n_223,control_s_axi_U_n_224,control_s_axi_U_n_225}),
        .\ap_CS_fsm_reg[71] (grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_3),
        .\ap_CS_fsm_reg[71]_0 (grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_4),
        .\ap_CS_fsm_reg[71]_1 (grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_16),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_init_int_reg(gmem_m_axi_U_n_109),
        .ap_loop_init_int_reg_0(gmem_m_axi_U_n_68),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.ready_for_data__0 (\load_unit/bus_wide_gen.ready_for_data__0 ),
        .din(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_m_axi_gmem_WDATA),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .icmp_ln11_fu_123_p2_carry__0_0(mul_reg_162),
        .icmp_ln14_fu_143_p2_carry_0(threshold),
        .\input_pixel_reg_reg_186_reg[7]_0 (input_pixel_reg_reg_186),
        .\input_pixel_reg_reg_186_reg[7]_1 (gmem_RDATA),
        .\output_pixel_req_reg_191_reg[7]_0 ({control_s_axi_U_n_227,control_s_axi_U_n_228,control_s_axi_U_n_229,control_s_axi_U_n_230,control_s_axi_U_n_231,control_s_axi_U_n_232,control_s_axi_U_n_233,control_s_axi_U_n_234}),
        .\output_pixel_req_reg_191_reg[7]_1 (gmem_m_axi_U_n_116),
        .\output_pixel_req_reg_191_reg[7]_2 (trunc_ln14_reg_190),
        .\raddr_reg[7]_i_6 (\load_unit/bus_wide_gen.split_cnt__5 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_n_16),
        .Q(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_mul_32s_32s_32_1_1 mul_32s_32s_32_1_1_U7
       (.D(int_m0),
        .DSP_ALU_INST(control_s_axi_U_n_6),
        .DSP_ALU_INST_0(int_n0),
        .E(control_s_axi_U_n_5),
        .ap_clk(ap_clk),
        .ap_clk_0({dout__3,mul_32s_32s_32_1_1_U7_n_16,mul_32s_32s_32_1_1_U7_n_17,mul_32s_32s_32_1_1_U7_n_18,mul_32s_32s_32_1_1_U7_n_19,mul_32s_32s_32_1_1_U7_n_20,mul_32s_32s_32_1_1_U7_n_21,mul_32s_32s_32_1_1_U7_n_22,mul_32s_32s_32_1_1_U7_n_23,mul_32s_32s_32_1_1_U7_n_24,mul_32s_32s_32_1_1_U7_n_25,mul_32s_32s_32_1_1_U7_n_26,mul_32s_32s_32_1_1_U7_n_27,mul_32s_32s_32_1_1_U7_n_28,mul_32s_32s_32_1_1_U7_n_29,mul_32s_32s_32_1_1_U7_n_30,mul_32s_32s_32_1_1_U7_n_31}),
        .ap_rst_n_inv(ap_rst_n_inv));
  FDRE \mul_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_31),
        .Q(mul_reg_162[0]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_21),
        .Q(mul_reg_162[10]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_20),
        .Q(mul_reg_162[11]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_19),
        .Q(mul_reg_162[12]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_18),
        .Q(mul_reg_162[13]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_17),
        .Q(mul_reg_162[14]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_16),
        .Q(mul_reg_162[15]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[16]),
        .Q(mul_reg_162[16]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[17]),
        .Q(mul_reg_162[17]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[18]),
        .Q(mul_reg_162[18]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[19]),
        .Q(mul_reg_162[19]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_30),
        .Q(mul_reg_162[1]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[20]),
        .Q(mul_reg_162[20]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[21]),
        .Q(mul_reg_162[21]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[22]),
        .Q(mul_reg_162[22]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[23]),
        .Q(mul_reg_162[23]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[24]),
        .Q(mul_reg_162[24]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[25]),
        .Q(mul_reg_162[25]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[26]),
        .Q(mul_reg_162[26]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[27]),
        .Q(mul_reg_162[27]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[28]),
        .Q(mul_reg_162[28]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[29]),
        .Q(mul_reg_162[29]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_29),
        .Q(mul_reg_162[2]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[30]),
        .Q(mul_reg_162[30]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dout__3[31]),
        .Q(mul_reg_162[31]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_28),
        .Q(mul_reg_162[3]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_27),
        .Q(mul_reg_162[4]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_26),
        .Q(mul_reg_162[5]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_25),
        .Q(mul_reg_162[6]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_24),
        .Q(mul_reg_162[7]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_23),
        .Q(mul_reg_162[8]),
        .R(1'b0));
  FDRE \mul_reg_162_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mul_32s_32s_32_1_1_U7_n_22),
        .Q(mul_reg_162[9]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[0]),
        .Q(trunc_ln14_reg_190[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[1]),
        .Q(trunc_ln14_reg_190[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[2]),
        .Q(trunc_ln14_reg_190[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[3]),
        .Q(trunc_ln14_reg_190[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[4]),
        .Q(trunc_ln14_reg_190[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[5]),
        .Q(trunc_ln14_reg_190[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[6]),
        .Q(trunc_ln14_reg_190[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(maxVal[7]),
        .Q(trunc_ln14_reg_190[7]),
        .R(1'b0));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_control_s_axi
   (interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    E,
    \waddr_reg[5]_0 ,
    Q,
    \int_threshold_reg[7]_0 ,
    D,
    \int_n_reg[31]_0 ,
    output_image,
    input_image,
    int_ap_start_reg_0,
    ap_start,
    auto_restart_status_reg_0,
    S,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_threshold_reg[30]_0 ,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    ap_done_reg,
    \int_isr_reg[1]_0 ,
    gmem_BVALID,
    s_axi_control_ARADDR,
    icmp_ln14_fu_143_p2_carry,
    s_axi_control_AWVALID,
    s_axi_control_AWADDR,
    ap_ready);
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [0:0]E;
  output [0:0]\waddr_reg[5]_0 ;
  output [7:0]Q;
  output [7:0]\int_threshold_reg[7]_0 ;
  output [31:0]D;
  output [31:0]\int_n_reg[31]_0 ;
  output [63:0]output_image;
  output [63:0]input_image;
  output [0:0]int_ap_start_reg_0;
  output ap_start;
  output auto_restart_status_reg_0;
  output [7:0]S;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [7:0]\int_threshold_reg[30]_0 ;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input ap_done_reg;
  input [1:0]\int_isr_reg[1]_0 ;
  input gmem_BVALID;
  input [6:0]s_axi_control_ARADDR;
  input [7:0]icmp_ln14_fu_143_p2_carry;
  input s_axi_control_AWVALID;
  input [6:0]s_axi_control_AWADDR;
  input ap_ready;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_done_i_1_n_0;
  wire auto_restart_done_reg_n_0;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_0;
  wire auto_restart_status_reg_n_0;
  wire dout_i_19_n_0;
  wire gmem_BVALID;
  wire [7:0]icmp_ln14_fu_143_p2_carry;
  wire [63:0]input_image;
  wire int_ap_continue0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier10_out;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_input_image[31]_i_1_n_0 ;
  wire \int_input_image[63]_i_1_n_0 ;
  wire \int_input_image[63]_i_3_n_0 ;
  wire [31:0]int_input_image_reg0;
  wire [31:0]int_input_image_reg04_out;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [1:0]\int_isr_reg[1]_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire \int_m[31]_i_3_n_0 ;
  wire [31:0]int_maxVal0;
  wire \int_maxVal[31]_i_1_n_0 ;
  wire \int_maxVal[31]_i_3_n_0 ;
  wire \int_maxVal_reg_n_0_[10] ;
  wire \int_maxVal_reg_n_0_[11] ;
  wire \int_maxVal_reg_n_0_[12] ;
  wire \int_maxVal_reg_n_0_[13] ;
  wire \int_maxVal_reg_n_0_[14] ;
  wire \int_maxVal_reg_n_0_[15] ;
  wire \int_maxVal_reg_n_0_[16] ;
  wire \int_maxVal_reg_n_0_[17] ;
  wire \int_maxVal_reg_n_0_[18] ;
  wire \int_maxVal_reg_n_0_[19] ;
  wire \int_maxVal_reg_n_0_[20] ;
  wire \int_maxVal_reg_n_0_[21] ;
  wire \int_maxVal_reg_n_0_[22] ;
  wire \int_maxVal_reg_n_0_[23] ;
  wire \int_maxVal_reg_n_0_[24] ;
  wire \int_maxVal_reg_n_0_[25] ;
  wire \int_maxVal_reg_n_0_[26] ;
  wire \int_maxVal_reg_n_0_[27] ;
  wire \int_maxVal_reg_n_0_[28] ;
  wire \int_maxVal_reg_n_0_[29] ;
  wire \int_maxVal_reg_n_0_[30] ;
  wire \int_maxVal_reg_n_0_[31] ;
  wire \int_maxVal_reg_n_0_[8] ;
  wire \int_maxVal_reg_n_0_[9] ;
  wire [31:0]\int_n_reg[31]_0 ;
  wire \int_output_image[31]_i_1_n_0 ;
  wire \int_output_image[63]_i_1_n_0 ;
  wire [31:0]int_output_image_reg0;
  wire [31:0]int_output_image_reg01_out;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire [31:0]int_threshold0;
  wire \int_threshold[31]_i_1_n_0 ;
  wire [7:0]\int_threshold_reg[30]_0 ;
  wire [7:0]\int_threshold_reg[7]_0 ;
  wire interrupt;
  wire [31:0]m;
  wire [31:0]n;
  wire [63:0]output_image;
  wire p_0_in;
  wire [7:2]p_8_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_10_n_0 ;
  wire \rdata[31]_i_11_n_0 ;
  wire \rdata[31]_i_12_n_0 ;
  wire \rdata[31]_i_13_n_0 ;
  wire \rdata[31]_i_14_n_0 ;
  wire \rdata[31]_i_15_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:8]threshold;
  wire \waddr[6]_i_1__0_n_0 ;
  wire [0:0]\waddr_reg[5]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDFD0D0D0)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(ap_done_reg),
        .I2(\int_isr_reg[1]_0 [0]),
        .I3(gmem_BVALID),
        .I4(\int_isr_reg[1]_0 [1]),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    ap_done_reg_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(p_8_in[4]),
        .I2(ap_rst_n_inv),
        .I3(ap_done_reg),
        .I4(gmem_BVALID),
        .I5(\int_isr_reg[1]_0 [1]),
        .O(auto_restart_status_reg_0));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    auto_restart_done_i_1
       (.I0(\int_isr_reg[1]_0 [0]),
        .I1(ap_start),
        .I2(auto_restart_status_reg_n_0),
        .I3(p_8_in[2]),
        .I4(p_8_in[4]),
        .I5(auto_restart_done_reg_n_0),
        .O(auto_restart_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_done_i_1_n_0),
        .Q(auto_restart_done_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(\int_isr_reg[1]_0 [0]),
        .I2(p_8_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    dout_i_1
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(dout_i_19_n_0),
        .O(\waddr_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_10
       (.I0(n[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(\int_n_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_11
       (.I0(n[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(\int_n_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_12
       (.I0(n[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(\int_n_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_13
       (.I0(n[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(\int_n_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_14
       (.I0(n[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(\int_n_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_15
       (.I0(n[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(\int_n_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_16
       (.I0(n[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(\int_n_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_17
       (.I0(n[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(\int_n_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_18
       (.I0(n[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(\int_n_reg[31]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    dout_i_19
       (.I0(\int_m[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(dout_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_2
       (.I0(n[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(\int_n_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_3
       (.I0(n[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(\int_n_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_4
       (.I0(n[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(\int_n_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_5
       (.I0(n[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(\int_n_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_6
       (.I0(n[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(\int_n_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_7
       (.I0(n[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(\int_n_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_8
       (.I0(n[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(\int_n_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dout_i_9
       (.I0(n[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(\int_n_reg[31]_0 [9]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_1
       (.I0(threshold[30]),
        .I1(threshold[31]),
        .O(\int_threshold_reg[30]_0 [7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_2
       (.I0(threshold[28]),
        .I1(threshold[29]),
        .O(\int_threshold_reg[30]_0 [6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_3
       (.I0(threshold[26]),
        .I1(threshold[27]),
        .O(\int_threshold_reg[30]_0 [5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_4
       (.I0(threshold[24]),
        .I1(threshold[25]),
        .O(\int_threshold_reg[30]_0 [4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_5
       (.I0(threshold[22]),
        .I1(threshold[23]),
        .O(\int_threshold_reg[30]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_6
       (.I0(threshold[20]),
        .I1(threshold[21]),
        .O(\int_threshold_reg[30]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_7
       (.I0(threshold[18]),
        .I1(threshold[19]),
        .O(\int_threshold_reg[30]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry__0_i_8
       (.I0(threshold[16]),
        .I1(threshold[17]),
        .O(\int_threshold_reg[30]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln14_fu_143_p2_carry_i_10
       (.I0(\int_threshold_reg[7]_0 [5]),
        .I1(icmp_ln14_fu_143_p2_carry[5]),
        .I2(\int_threshold_reg[7]_0 [4]),
        .I3(icmp_ln14_fu_143_p2_carry[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln14_fu_143_p2_carry_i_11
       (.I0(\int_threshold_reg[7]_0 [3]),
        .I1(icmp_ln14_fu_143_p2_carry[3]),
        .I2(\int_threshold_reg[7]_0 [2]),
        .I3(icmp_ln14_fu_143_p2_carry[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln14_fu_143_p2_carry_i_12
       (.I0(\int_threshold_reg[7]_0 [1]),
        .I1(icmp_ln14_fu_143_p2_carry[1]),
        .I2(\int_threshold_reg[7]_0 [0]),
        .I3(icmp_ln14_fu_143_p2_carry[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry_i_5
       (.I0(threshold[14]),
        .I1(threshold[15]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry_i_6
       (.I0(threshold[12]),
        .I1(threshold[13]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry_i_7
       (.I0(threshold[10]),
        .I1(threshold[11]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln14_fu_143_p2_carry_i_8
       (.I0(threshold[8]),
        .I1(threshold[9]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln14_fu_143_p2_carry_i_9
       (.I0(\int_threshold_reg[7]_0 [7]),
        .I1(icmp_ln14_fu_143_p2_carry[7]),
        .I2(\int_threshold_reg[7]_0 [6]),
        .I3(icmp_ln14_fu_143_p2_carry[6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h10000000)) 
    int_ap_continue_i_1
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_control_WDATA[4]),
        .I3(s_axi_control_WSTRB[0]),
        .I4(dout_i_19_n_0),
        .O(int_ap_continue0));
  FDRE int_ap_continue_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_continue0),
        .Q(p_8_in[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(\int_isr_reg[1]_0 [0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_8_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h40FFFFFF40404040)) 
    int_ap_ready_i_1
       (.I0(p_8_in[7]),
        .I1(gmem_BVALID),
        .I2(\int_isr_reg[1]_0 [1]),
        .I3(\rdata[0]_i_5_n_0 ),
        .I4(ar_hs),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_8_in[7]),
        .I1(\int_isr_reg[1]_0 [1]),
        .I2(gmem_BVALID),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_control_WDATA[0]),
        .I3(s_axi_control_WSTRB[0]),
        .I4(dout_i_19_n_0),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(dout_i_19_n_0),
        .I5(p_8_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_8_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_input_image[63]_i_3_n_0 ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(dout_i_19_n_0),
        .O(int_ier10_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[0]_i_1 
       (.I0(input_image[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_input_image_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[10]_i_1 
       (.I0(input_image[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_input_image_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[11]_i_1 
       (.I0(input_image[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_input_image_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[12]_i_1 
       (.I0(input_image[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_input_image_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[13]_i_1 
       (.I0(input_image[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_input_image_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[14]_i_1 
       (.I0(input_image[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_input_image_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[15]_i_1 
       (.I0(input_image[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_input_image_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[16]_i_1 
       (.I0(input_image[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_input_image_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[17]_i_1 
       (.I0(input_image[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_input_image_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[18]_i_1 
       (.I0(input_image[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_input_image_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[19]_i_1 
       (.I0(input_image[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_input_image_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[1]_i_1 
       (.I0(input_image[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_input_image_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[20]_i_1 
       (.I0(input_image[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_input_image_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[21]_i_1 
       (.I0(input_image[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_input_image_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[22]_i_1 
       (.I0(input_image[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_input_image_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[23]_i_1 
       (.I0(input_image[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_input_image_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[24]_i_1 
       (.I0(input_image[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_input_image_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[25]_i_1 
       (.I0(input_image[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_input_image_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[26]_i_1 
       (.I0(input_image[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_input_image_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[27]_i_1 
       (.I0(input_image[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_input_image_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[28]_i_1 
       (.I0(input_image[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_input_image_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[29]_i_1 
       (.I0(input_image[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_input_image_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[2]_i_1 
       (.I0(input_image[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_input_image_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[30]_i_1 
       (.I0(input_image[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_input_image_reg04_out[30]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_input_image[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_m[31]_i_3_n_0 ),
        .O(\int_input_image[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[31]_i_2 
       (.I0(input_image[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_input_image_reg04_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[32]_i_1 
       (.I0(input_image[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_input_image_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[33]_i_1 
       (.I0(input_image[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_input_image_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[34]_i_1 
       (.I0(input_image[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_input_image_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[35]_i_1 
       (.I0(input_image[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_input_image_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[36]_i_1 
       (.I0(input_image[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_input_image_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[37]_i_1 
       (.I0(input_image[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_input_image_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[38]_i_1 
       (.I0(input_image[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_input_image_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[39]_i_1 
       (.I0(input_image[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_input_image_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[3]_i_1 
       (.I0(input_image[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_input_image_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[40]_i_1 
       (.I0(input_image[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_input_image_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[41]_i_1 
       (.I0(input_image[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_input_image_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[42]_i_1 
       (.I0(input_image[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_input_image_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[43]_i_1 
       (.I0(input_image[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_input_image_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[44]_i_1 
       (.I0(input_image[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_input_image_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[45]_i_1 
       (.I0(input_image[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_input_image_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[46]_i_1 
       (.I0(input_image[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_input_image_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[47]_i_1 
       (.I0(input_image[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_input_image_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[48]_i_1 
       (.I0(input_image[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_input_image_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[49]_i_1 
       (.I0(input_image[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_input_image_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[4]_i_1 
       (.I0(input_image[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_input_image_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[50]_i_1 
       (.I0(input_image[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_input_image_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[51]_i_1 
       (.I0(input_image[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_input_image_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[52]_i_1 
       (.I0(input_image[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_input_image_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[53]_i_1 
       (.I0(input_image[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_input_image_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[54]_i_1 
       (.I0(input_image[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_input_image_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[55]_i_1 
       (.I0(input_image[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_input_image_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[56]_i_1 
       (.I0(input_image[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_input_image_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[57]_i_1 
       (.I0(input_image[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_input_image_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[58]_i_1 
       (.I0(input_image[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_input_image_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[59]_i_1 
       (.I0(input_image[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_input_image_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[5]_i_1 
       (.I0(input_image[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_input_image_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[60]_i_1 
       (.I0(input_image[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_input_image_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[61]_i_1 
       (.I0(input_image[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_input_image_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[62]_i_1 
       (.I0(input_image[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_input_image_reg0[30]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_input_image[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_input_image[63]_i_3_n_0 ),
        .O(\int_input_image[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[63]_i_2 
       (.I0(input_image[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_input_image_reg0[31]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \int_input_image[63]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_input_image[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[6]_i_1 
       (.I0(input_image[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_input_image_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[7]_i_1 
       (.I0(input_image[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_input_image_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[8]_i_1 
       (.I0(input_image[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_input_image_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_image[9]_i_1 
       (.I0(input_image[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_input_image_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[0]),
        .Q(input_image[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[10]),
        .Q(input_image[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[11]),
        .Q(input_image[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[12]),
        .Q(input_image[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[13]),
        .Q(input_image[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[14]),
        .Q(input_image[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[15]),
        .Q(input_image[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[16]),
        .Q(input_image[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[17]),
        .Q(input_image[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[18]),
        .Q(input_image[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[19]),
        .Q(input_image[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[1]),
        .Q(input_image[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[20]),
        .Q(input_image[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[21]),
        .Q(input_image[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[22]),
        .Q(input_image[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[23]),
        .Q(input_image[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[24]),
        .Q(input_image[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[25]),
        .Q(input_image[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[26]),
        .Q(input_image[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[27]),
        .Q(input_image[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[28]),
        .Q(input_image[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[29]),
        .Q(input_image[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[2]),
        .Q(input_image[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[30]),
        .Q(input_image[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[31]),
        .Q(input_image[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[32] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[0]),
        .Q(input_image[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[33] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[1]),
        .Q(input_image[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[34] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[2]),
        .Q(input_image[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[35] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[3]),
        .Q(input_image[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[36] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[4]),
        .Q(input_image[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[37] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[5]),
        .Q(input_image[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[38] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[6]),
        .Q(input_image[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[39] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[7]),
        .Q(input_image[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[3]),
        .Q(input_image[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[40] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[8]),
        .Q(input_image[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[41] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[9]),
        .Q(input_image[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[42] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[10]),
        .Q(input_image[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[43] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[11]),
        .Q(input_image[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[44] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[12]),
        .Q(input_image[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[45] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[13]),
        .Q(input_image[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[46] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[14]),
        .Q(input_image[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[47] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[15]),
        .Q(input_image[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[48] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[16]),
        .Q(input_image[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[49] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[17]),
        .Q(input_image[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[4]),
        .Q(input_image[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[50] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[18]),
        .Q(input_image[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[51] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[19]),
        .Q(input_image[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[52] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[20]),
        .Q(input_image[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[53] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[21]),
        .Q(input_image[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[54] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[22]),
        .Q(input_image[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[55] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[23]),
        .Q(input_image[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[56] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[24]),
        .Q(input_image[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[57] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[25]),
        .Q(input_image[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[58] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[26]),
        .Q(input_image[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[59] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[27]),
        .Q(input_image[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[5]),
        .Q(input_image[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[60] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[28]),
        .Q(input_image[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[61] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[29]),
        .Q(input_image[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[62] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[30]),
        .Q(input_image[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[63] 
       (.C(ap_clk),
        .CE(\int_input_image[63]_i_1_n_0 ),
        .D(int_input_image_reg0[31]),
        .Q(input_image[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[6]),
        .Q(input_image[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[7]),
        .Q(input_image[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[8]),
        .Q(input_image[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_image_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_image[31]_i_1_n_0 ),
        .D(int_input_image_reg04_out[9]),
        .Q(input_image[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hC8)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(\int_isr_reg_n_0_[1] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7F7F777F8F8F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_ready),
        .I4(ap_done_reg),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_input_image[63]_i_3_n_0 ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(gmem_BVALID),
        .I4(\int_isr_reg[1]_0 [1]),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[0]_i_1 
       (.I0(m[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[10]_i_1 
       (.I0(m[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[11]_i_1 
       (.I0(m[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[12]_i_1 
       (.I0(m[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[13]_i_1 
       (.I0(m[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[14]_i_1 
       (.I0(m[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[15]_i_1 
       (.I0(m[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[16]_i_1 
       (.I0(m[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[17]_i_1 
       (.I0(m[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[18]_i_1 
       (.I0(m[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[19]_i_1 
       (.I0(m[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[1]_i_1 
       (.I0(m[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[20]_i_1 
       (.I0(m[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[21]_i_1 
       (.I0(m[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[22]_i_1 
       (.I0(m[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[23]_i_1 
       (.I0(m[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[24]_i_1 
       (.I0(m[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[25]_i_1 
       (.I0(m[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[26]_i_1 
       (.I0(m[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[27]_i_1 
       (.I0(m[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[28]_i_1 
       (.I0(m[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[29]_i_1 
       (.I0(m[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[2]_i_1 
       (.I0(m[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[30]_i_1 
       (.I0(m[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_m[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_m[31]_i_3_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[31]_i_2 
       (.I0(m[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_m[31]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_m[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[3]_i_1 
       (.I0(m[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[4]_i_1 
       (.I0(m[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[5]_i_1 
       (.I0(m[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[6]_i_1 
       (.I0(m[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[7]_i_1 
       (.I0(m[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[8]_i_1 
       (.I0(m[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_m[9]_i_1 
       (.I0(m[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(m[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(m[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(m[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(m[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(m[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(m[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(m[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(m[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(m[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(m[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(m[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(m[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(m[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(m[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(m[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(m[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(m[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(m[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(m[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(m[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(m[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(m[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(m[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(m[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(m[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(m[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(m[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(m[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(m[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(m[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(m[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(m[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_maxVal0[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[10]_i_1 
       (.I0(\int_maxVal_reg_n_0_[10] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_maxVal0[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[11]_i_1 
       (.I0(\int_maxVal_reg_n_0_[11] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_maxVal0[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[12]_i_1 
       (.I0(\int_maxVal_reg_n_0_[12] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_maxVal0[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[13]_i_1 
       (.I0(\int_maxVal_reg_n_0_[13] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_maxVal0[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[14]_i_1 
       (.I0(\int_maxVal_reg_n_0_[14] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_maxVal0[14]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[15]_i_1 
       (.I0(\int_maxVal_reg_n_0_[15] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_maxVal0[15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[16]_i_1 
       (.I0(\int_maxVal_reg_n_0_[16] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_maxVal0[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[17]_i_1 
       (.I0(\int_maxVal_reg_n_0_[17] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_maxVal0[17]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[18]_i_1 
       (.I0(\int_maxVal_reg_n_0_[18] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_maxVal0[18]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[19]_i_1 
       (.I0(\int_maxVal_reg_n_0_[19] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_maxVal0[19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_maxVal0[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[20]_i_1 
       (.I0(\int_maxVal_reg_n_0_[20] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_maxVal0[20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[21]_i_1 
       (.I0(\int_maxVal_reg_n_0_[21] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_maxVal0[21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[22]_i_1 
       (.I0(\int_maxVal_reg_n_0_[22] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_maxVal0[22]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[23]_i_1 
       (.I0(\int_maxVal_reg_n_0_[23] ),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_maxVal0[23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[24]_i_1 
       (.I0(\int_maxVal_reg_n_0_[24] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_maxVal0[24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[25]_i_1 
       (.I0(\int_maxVal_reg_n_0_[25] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_maxVal0[25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[26]_i_1 
       (.I0(\int_maxVal_reg_n_0_[26] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_maxVal0[26]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[27]_i_1 
       (.I0(\int_maxVal_reg_n_0_[27] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_maxVal0[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[28]_i_1 
       (.I0(\int_maxVal_reg_n_0_[28] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_maxVal0[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[29]_i_1 
       (.I0(\int_maxVal_reg_n_0_[29] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_maxVal0[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_maxVal0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[30]_i_1 
       (.I0(\int_maxVal_reg_n_0_[30] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_maxVal0[30]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \int_maxVal[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_maxVal[31]_i_3_n_0 ),
        .O(\int_maxVal[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[31]_i_2 
       (.I0(\int_maxVal_reg_n_0_[31] ),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_maxVal0[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_maxVal[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_maxVal[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[3]_i_1 
       (.I0(Q[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_maxVal0[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_maxVal0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_maxVal0[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_maxVal0[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[7]_i_1 
       (.I0(Q[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_maxVal0[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[8]_i_1 
       (.I0(\int_maxVal_reg_n_0_[8] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_maxVal0[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maxVal[9]_i_1 
       (.I0(\int_maxVal_reg_n_0_[9] ),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_maxVal0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[0] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[10] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[10]),
        .Q(\int_maxVal_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[11] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[11]),
        .Q(\int_maxVal_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[12] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[12]),
        .Q(\int_maxVal_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[13] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[13]),
        .Q(\int_maxVal_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[14] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[14]),
        .Q(\int_maxVal_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[15] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[15]),
        .Q(\int_maxVal_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[16] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[16]),
        .Q(\int_maxVal_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[17] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[17]),
        .Q(\int_maxVal_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[18] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[18]),
        .Q(\int_maxVal_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[19] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[19]),
        .Q(\int_maxVal_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[1] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[20] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[20]),
        .Q(\int_maxVal_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[21] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[21]),
        .Q(\int_maxVal_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[22] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[22]),
        .Q(\int_maxVal_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[23] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[23]),
        .Q(\int_maxVal_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[24] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[24]),
        .Q(\int_maxVal_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[25] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[25]),
        .Q(\int_maxVal_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[26] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[26]),
        .Q(\int_maxVal_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[27] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[27]),
        .Q(\int_maxVal_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[28] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[28]),
        .Q(\int_maxVal_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[29] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[29]),
        .Q(\int_maxVal_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[2] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[30] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[30]),
        .Q(\int_maxVal_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[31] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[31]),
        .Q(\int_maxVal_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[3] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[4] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[5] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[6] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[7] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[8] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[8]),
        .Q(\int_maxVal_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxVal_reg[9] 
       (.C(ap_clk),
        .CE(\int_maxVal[31]_i_1_n_0 ),
        .D(int_maxVal0[9]),
        .Q(\int_maxVal_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[17]_i_1 
       (.I0(n[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(\int_n_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[18]_i_1 
       (.I0(n[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(\int_n_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[19]_i_1 
       (.I0(n[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(\int_n_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[20]_i_1 
       (.I0(n[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(\int_n_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[21]_i_1 
       (.I0(n[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(\int_n_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[22]_i_1 
       (.I0(n[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(\int_n_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[23]_i_1 
       (.I0(n[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(\int_n_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[24]_i_1 
       (.I0(n[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(\int_n_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[25]_i_1 
       (.I0(n[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(\int_n_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[26]_i_1 
       (.I0(n[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(\int_n_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[27]_i_1 
       (.I0(n[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(\int_n_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[28]_i_1 
       (.I0(n[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(\int_n_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[29]_i_1 
       (.I0(n[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(\int_n_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[30]_i_1 
       (.I0(n[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(\int_n_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_n[31]_i_1 
       (.I0(n[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(\int_n_reg[31]_0 [31]));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [0]),
        .Q(n[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[10] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [10]),
        .Q(n[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[11] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [11]),
        .Q(n[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[12] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [12]),
        .Q(n[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[13] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [13]),
        .Q(n[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[14] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [14]),
        .Q(n[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[15] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [15]),
        .Q(n[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[16] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [16]),
        .Q(n[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[17] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [17]),
        .Q(n[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[18] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [18]),
        .Q(n[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[19] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [19]),
        .Q(n[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [1]),
        .Q(n[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[20] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [20]),
        .Q(n[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[21] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [21]),
        .Q(n[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[22] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [22]),
        .Q(n[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[23] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [23]),
        .Q(n[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[24] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [24]),
        .Q(n[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[25] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [25]),
        .Q(n[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[26] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [26]),
        .Q(n[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[27] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [27]),
        .Q(n[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[28] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [28]),
        .Q(n[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[29] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [29]),
        .Q(n[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [2]),
        .Q(n[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[30] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [30]),
        .Q(n[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[31] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [31]),
        .Q(n[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [3]),
        .Q(n[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [4]),
        .Q(n[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [5]),
        .Q(n[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [6]),
        .Q(n[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [7]),
        .Q(n[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[8] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [8]),
        .Q(n[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[9] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\int_n_reg[31]_0 [9]),
        .Q(n[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[0]_i_1 
       (.I0(output_image[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_output_image_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[10]_i_1 
       (.I0(output_image[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_output_image_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[11]_i_1 
       (.I0(output_image[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_output_image_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[12]_i_1 
       (.I0(output_image[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_output_image_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[13]_i_1 
       (.I0(output_image[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_output_image_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[14]_i_1 
       (.I0(output_image[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_output_image_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[15]_i_1 
       (.I0(output_image[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_output_image_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[16]_i_1 
       (.I0(output_image[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_output_image_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[17]_i_1 
       (.I0(output_image[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_output_image_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[18]_i_1 
       (.I0(output_image[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_output_image_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[19]_i_1 
       (.I0(output_image[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_output_image_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[1]_i_1 
       (.I0(output_image[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_output_image_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[20]_i_1 
       (.I0(output_image[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_output_image_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[21]_i_1 
       (.I0(output_image[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_output_image_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[22]_i_1 
       (.I0(output_image[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_output_image_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[23]_i_1 
       (.I0(output_image[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_output_image_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[24]_i_1 
       (.I0(output_image[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_output_image_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[25]_i_1 
       (.I0(output_image[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_output_image_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[26]_i_1 
       (.I0(output_image[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_output_image_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[27]_i_1 
       (.I0(output_image[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_output_image_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[28]_i_1 
       (.I0(output_image[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_output_image_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[29]_i_1 
       (.I0(output_image[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_output_image_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[2]_i_1 
       (.I0(output_image[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_output_image_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[30]_i_1 
       (.I0(output_image[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_output_image_reg01_out[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_output_image[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_input_image[63]_i_3_n_0 ),
        .O(\int_output_image[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[31]_i_2 
       (.I0(output_image[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_output_image_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[32]_i_1 
       (.I0(output_image[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_output_image_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[33]_i_1 
       (.I0(output_image[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_output_image_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[34]_i_1 
       (.I0(output_image[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_output_image_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[35]_i_1 
       (.I0(output_image[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_output_image_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[36]_i_1 
       (.I0(output_image[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_output_image_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[37]_i_1 
       (.I0(output_image[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_output_image_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[38]_i_1 
       (.I0(output_image[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_output_image_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[39]_i_1 
       (.I0(output_image[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_output_image_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[3]_i_1 
       (.I0(output_image[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_output_image_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[40]_i_1 
       (.I0(output_image[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_output_image_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[41]_i_1 
       (.I0(output_image[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_output_image_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[42]_i_1 
       (.I0(output_image[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_output_image_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[43]_i_1 
       (.I0(output_image[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_output_image_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[44]_i_1 
       (.I0(output_image[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_output_image_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[45]_i_1 
       (.I0(output_image[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_output_image_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[46]_i_1 
       (.I0(output_image[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_output_image_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[47]_i_1 
       (.I0(output_image[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_output_image_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[48]_i_1 
       (.I0(output_image[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_output_image_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[49]_i_1 
       (.I0(output_image[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_output_image_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[4]_i_1 
       (.I0(output_image[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_output_image_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[50]_i_1 
       (.I0(output_image[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_output_image_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[51]_i_1 
       (.I0(output_image[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_output_image_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[52]_i_1 
       (.I0(output_image[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_output_image_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[53]_i_1 
       (.I0(output_image[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_output_image_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[54]_i_1 
       (.I0(output_image[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_output_image_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[55]_i_1 
       (.I0(output_image[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_output_image_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[56]_i_1 
       (.I0(output_image[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_output_image_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[57]_i_1 
       (.I0(output_image[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_output_image_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[58]_i_1 
       (.I0(output_image[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_output_image_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[59]_i_1 
       (.I0(output_image[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_output_image_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[5]_i_1 
       (.I0(output_image[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_output_image_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[60]_i_1 
       (.I0(output_image[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_output_image_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[61]_i_1 
       (.I0(output_image[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_output_image_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[62]_i_1 
       (.I0(output_image[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_output_image_reg0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_output_image[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(dout_i_19_n_0),
        .O(\int_output_image[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[63]_i_2 
       (.I0(output_image[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_output_image_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[6]_i_1 
       (.I0(output_image[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_output_image_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[7]_i_1 
       (.I0(output_image[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_output_image_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[8]_i_1 
       (.I0(output_image[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_output_image_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_image[9]_i_1 
       (.I0(output_image[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_output_image_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[0]),
        .Q(output_image[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[10]),
        .Q(output_image[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[11]),
        .Q(output_image[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[12]),
        .Q(output_image[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[13]),
        .Q(output_image[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[14]),
        .Q(output_image[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[15]),
        .Q(output_image[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[16]),
        .Q(output_image[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[17]),
        .Q(output_image[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[18]),
        .Q(output_image[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[19]),
        .Q(output_image[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[1]),
        .Q(output_image[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[20]),
        .Q(output_image[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[21]),
        .Q(output_image[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[22]),
        .Q(output_image[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[23]),
        .Q(output_image[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[24]),
        .Q(output_image[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[25]),
        .Q(output_image[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[26]),
        .Q(output_image[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[27]),
        .Q(output_image[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[28]),
        .Q(output_image[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[29]),
        .Q(output_image[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[2]),
        .Q(output_image[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[30]),
        .Q(output_image[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[31]),
        .Q(output_image[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[32] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[0]),
        .Q(output_image[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[33] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[1]),
        .Q(output_image[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[34] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[2]),
        .Q(output_image[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[35] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[3]),
        .Q(output_image[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[36] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[4]),
        .Q(output_image[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[37] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[5]),
        .Q(output_image[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[38] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[6]),
        .Q(output_image[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[39] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[7]),
        .Q(output_image[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[3]),
        .Q(output_image[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[40] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[8]),
        .Q(output_image[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[41] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[9]),
        .Q(output_image[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[42] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[10]),
        .Q(output_image[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[43] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[11]),
        .Q(output_image[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[44] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[12]),
        .Q(output_image[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[45] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[13]),
        .Q(output_image[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[46] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[14]),
        .Q(output_image[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[47] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[15]),
        .Q(output_image[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[48] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[16]),
        .Q(output_image[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[49] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[17]),
        .Q(output_image[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[4]),
        .Q(output_image[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[50] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[18]),
        .Q(output_image[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[51] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[19]),
        .Q(output_image[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[52] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[20]),
        .Q(output_image[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[53] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[21]),
        .Q(output_image[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[54] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[22]),
        .Q(output_image[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[55] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[23]),
        .Q(output_image[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[56] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[24]),
        .Q(output_image[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[57] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[25]),
        .Q(output_image[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[58] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[26]),
        .Q(output_image[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[59] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[27]),
        .Q(output_image[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[5]),
        .Q(output_image[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[60] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[28]),
        .Q(output_image[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[61] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[29]),
        .Q(output_image[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[62] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[30]),
        .Q(output_image[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[63] 
       (.C(ap_clk),
        .CE(\int_output_image[63]_i_1_n_0 ),
        .D(int_output_image_reg0[31]),
        .Q(output_image[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[6]),
        .Q(output_image[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[7]),
        .Q(output_image[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[8]),
        .Q(output_image[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_image_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_image[31]_i_1_n_0 ),
        .D(int_output_image_reg01_out[9]),
        .Q(output_image[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AAAA0000FFEA)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_done_reg_n_0),
        .I1(\int_isr_reg[1]_0 [1]),
        .I2(gmem_BVALID),
        .I3(ap_done_reg),
        .I4(p_8_in[4]),
        .I5(auto_restart_status_reg_n_0),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[0]_i_1 
       (.I0(\int_threshold_reg[7]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[10]_i_1 
       (.I0(threshold[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[11]_i_1 
       (.I0(threshold[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[12]_i_1 
       (.I0(threshold[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[13]_i_1 
       (.I0(threshold[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[14]_i_1 
       (.I0(threshold[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_threshold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[15]_i_1 
       (.I0(threshold[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[16]_i_1 
       (.I0(threshold[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_threshold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[17]_i_1 
       (.I0(threshold[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_threshold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[18]_i_1 
       (.I0(threshold[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_threshold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[19]_i_1 
       (.I0(threshold[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_threshold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[1]_i_1 
       (.I0(\int_threshold_reg[7]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[20]_i_1 
       (.I0(threshold[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_threshold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[21]_i_1 
       (.I0(threshold[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_threshold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[22]_i_1 
       (.I0(threshold[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_threshold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[23]_i_1 
       (.I0(threshold[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_threshold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[24]_i_1 
       (.I0(threshold[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_threshold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[25]_i_1 
       (.I0(threshold[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_threshold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[26]_i_1 
       (.I0(threshold[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_threshold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[27]_i_1 
       (.I0(threshold[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_threshold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[28]_i_1 
       (.I0(threshold[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_threshold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[29]_i_1 
       (.I0(threshold[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_threshold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[2]_i_1 
       (.I0(\int_threshold_reg[7]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[30]_i_1 
       (.I0(threshold[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_threshold0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_threshold[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_m[31]_i_3_n_0 ),
        .O(\int_threshold[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[31]_i_2 
       (.I0(threshold[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_threshold0[31]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[3]_i_1 
       (.I0(\int_threshold_reg[7]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[4]_i_1 
       (.I0(\int_threshold_reg[7]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[5]_i_1 
       (.I0(\int_threshold_reg[7]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[6]_i_1 
       (.I0(\int_threshold_reg[7]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[7]_i_1 
       (.I0(\int_threshold_reg[7]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[8]_i_1 
       (.I0(threshold[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_threshold[9]_i_1 
       (.I0(threshold[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[0]),
        .Q(\int_threshold_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[10] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[10]),
        .Q(threshold[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[11] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[11]),
        .Q(threshold[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[12] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[12]),
        .Q(threshold[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[13] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[13]),
        .Q(threshold[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[14] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[14]),
        .Q(threshold[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[15] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[15]),
        .Q(threshold[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[16] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[16]),
        .Q(threshold[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[17] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[17]),
        .Q(threshold[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[18] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[18]),
        .Q(threshold[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[19] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[19]),
        .Q(threshold[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[1]),
        .Q(\int_threshold_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[20] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[20]),
        .Q(threshold[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[21] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[21]),
        .Q(threshold[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[22] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[22]),
        .Q(threshold[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[23] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[23]),
        .Q(threshold[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[24] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[24]),
        .Q(threshold[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[25] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[25]),
        .Q(threshold[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[26] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[26]),
        .Q(threshold[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[27] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[27]),
        .Q(threshold[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[28] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[28]),
        .Q(threshold[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[29] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[29]),
        .Q(threshold[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[2]),
        .Q(\int_threshold_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[30] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[30]),
        .Q(threshold[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[31] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[31]),
        .Q(threshold[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[3]),
        .Q(\int_threshold_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[4]),
        .Q(\int_threshold_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[5]),
        .Q(\int_threshold_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[6]),
        .Q(\int_threshold_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[7]),
        .Q(\int_threshold_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[8] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[8]),
        .Q(threshold[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[9] 
       (.C(ap_clk),
        .CE(\int_threshold[31]_i_1_n_0 ),
        .D(int_threshold0[9]),
        .Q(threshold[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[0]_i_4_n_0 ),
        .I3(\rdata[0]_i_5_n_0 ),
        .I4(ap_start),
        .I5(\rdata[0]_i_6_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_2 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[0]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[0]),
        .I4(output_image[32]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\int_threshold_reg[7]_0 [0]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[0]),
        .I4(input_image[32]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[0]_i_4 
       (.I0(Q[0]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(m[0]),
        .I3(\rdata[31]_i_3_n_0 ),
        .O(\rdata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[31]_i_7_n_0 ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \rdata[0]_i_6 
       (.I0(\rdata[0]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_gie_reg_n_0),
        .I5(\rdata[0]_i_8_n_0 ),
        .O(\rdata[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rdata[0]_i_7 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h008C008000000000)) 
    \rdata[0]_i_8 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\rdata[1]_i_6_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\rdata[1]_i_7_n_0 ),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[10]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[10] ),
        .I4(\rdata[10]_i_2_n_0 ),
        .I5(\rdata[10]_i_3_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[10]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[10]),
        .I4(input_image[42]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[10]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[10]),
        .I4(output_image[42]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[11]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[11] ),
        .I4(\rdata[11]_i_2_n_0 ),
        .I5(\rdata[11]_i_3_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[11]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[11]),
        .I4(input_image[43]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[11]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[11]),
        .I4(output_image[43]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[12]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[12] ),
        .I4(\rdata[12]_i_2_n_0 ),
        .I5(\rdata[12]_i_3_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[12]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[12]),
        .I4(input_image[44]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[12]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[12]),
        .I4(output_image[44]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[13]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[13] ),
        .I4(\rdata[13]_i_2_n_0 ),
        .I5(\rdata[13]_i_3_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[13]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[13]),
        .I4(input_image[45]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[13]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[13]),
        .I4(output_image[45]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[14]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[14] ),
        .I4(\rdata[14]_i_2_n_0 ),
        .I5(\rdata[14]_i_3_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[14]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[14]),
        .I4(input_image[46]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[14]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[14]),
        .I4(output_image[46]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[15]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[15] ),
        .I4(\rdata[15]_i_2_n_0 ),
        .I5(\rdata[15]_i_3_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[15]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[15]),
        .I4(input_image[47]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[15]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[15]),
        .I4(output_image[47]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[16]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[16] ),
        .I4(\rdata[16]_i_2_n_0 ),
        .I5(\rdata[16]_i_3_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[16]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[16]),
        .I4(input_image[48]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[16]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[16]),
        .I4(output_image[48]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[17]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[17] ),
        .I4(\rdata[17]_i_2_n_0 ),
        .I5(\rdata[17]_i_3_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[17]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[17]),
        .I4(input_image[49]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[17]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[17]),
        .I4(output_image[49]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[18]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[18] ),
        .I4(\rdata[18]_i_2_n_0 ),
        .I5(\rdata[18]_i_3_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[18]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[18]),
        .I4(input_image[50]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[18]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[18]),
        .I4(output_image[50]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[19]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[19] ),
        .I4(\rdata[19]_i_2_n_0 ),
        .I5(\rdata[19]_i_3_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[19]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[19]),
        .I4(input_image[51]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[19]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[19]),
        .I4(output_image[51]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(\rdata[1]_i_5_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_2 
       (.I0(\rdata[31]_i_11_n_0 ),
        .I1(input_image[33]),
        .I2(\rdata[31]_i_12_n_0 ),
        .I3(output_image[1]),
        .I4(output_image[33]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_3 
       (.I0(\rdata[31]_i_13_n_0 ),
        .I1(n[1]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(m[1]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h008C008000000000)) 
    \rdata[1]_i_4 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(\rdata[1]_i_6_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .I5(\rdata[1]_i_7_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_5 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(int_task_ap_done),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[1]),
        .I4(\int_threshold_reg[7]_0 [1]),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(\rdata[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_6 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[6]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_7 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[20]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[20] ),
        .I4(\rdata[20]_i_2_n_0 ),
        .I5(\rdata[20]_i_3_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[20]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[20]),
        .I4(input_image[52]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[20]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[20]),
        .I4(output_image[52]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[21]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[21] ),
        .I4(\rdata[21]_i_2_n_0 ),
        .I5(\rdata[21]_i_3_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[21]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[21]),
        .I4(input_image[53]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[21]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[21]),
        .I4(output_image[53]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[22]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[22] ),
        .I4(\rdata[22]_i_2_n_0 ),
        .I5(\rdata[22]_i_3_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[22]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[22]),
        .I4(input_image[54]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[22]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[22]),
        .I4(output_image[54]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[23]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[23] ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[23]_i_3_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[23]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[23]),
        .I4(input_image[55]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[23]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[23]),
        .I4(output_image[55]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[24]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[24] ),
        .I4(\rdata[24]_i_2_n_0 ),
        .I5(\rdata[24]_i_3_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[24]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[24]),
        .I4(input_image[56]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[24]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[24]),
        .I4(output_image[56]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[25]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[25] ),
        .I4(\rdata[25]_i_2_n_0 ),
        .I5(\rdata[25]_i_3_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[25]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[25]),
        .I4(input_image[57]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[25]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[25]),
        .I4(output_image[57]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[26]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[26] ),
        .I4(\rdata[26]_i_2_n_0 ),
        .I5(\rdata[26]_i_3_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[26]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[26]),
        .I4(input_image[58]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[26]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[26]),
        .I4(output_image[58]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[27]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[27] ),
        .I4(\rdata[27]_i_2_n_0 ),
        .I5(\rdata[27]_i_3_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[27]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[27]),
        .I4(input_image[59]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[27]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[27]),
        .I4(output_image[59]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[28]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[28] ),
        .I4(\rdata[28]_i_2_n_0 ),
        .I5(\rdata[28]_i_3_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[28]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[28]),
        .I4(input_image[60]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[28]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[28]),
        .I4(output_image[60]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[29]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[29] ),
        .I4(\rdata[29]_i_2_n_0 ),
        .I5(\rdata[29]_i_3_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[29]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[29]),
        .I4(input_image[61]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[29]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[29]),
        .I4(output_image[61]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[2]_i_3_n_0 ),
        .I2(\rdata[2]_i_4_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(p_8_in[2]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[2]),
        .I4(\int_threshold_reg[7]_0 [2]),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_3 
       (.I0(\rdata[31]_i_11_n_0 ),
        .I1(input_image[34]),
        .I2(\rdata[31]_i_12_n_0 ),
        .I3(output_image[2]),
        .I4(output_image[34]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_4 
       (.I0(\rdata[31]_i_13_n_0 ),
        .I1(n[2]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(m[2]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[30]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[30] ),
        .I4(\rdata[30]_i_2_n_0 ),
        .I5(\rdata[30]_i_3_n_0 ),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[30]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[30]),
        .I4(input_image[62]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[30]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[30]),
        .I4(output_image[62]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h0200)) 
    \rdata[31]_i_10 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[31]_i_7_n_0 ),
        .O(\rdata[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \rdata[31]_i_11 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[0]_i_7_n_0 ),
        .O(\rdata[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_12 
       (.I0(\rdata[31]_i_15_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \rdata[31]_i_13 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[31]_i_7_n_0 ),
        .O(\rdata[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata[31]_i_14 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[31]_i_15 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[31]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[31] ),
        .I4(\rdata[31]_i_5_n_0 ),
        .I5(\rdata[31]_i_6_n_0 ),
        .O(rdata[31]));
  LUT4 #(
    .INIT(16'h4000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[31]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[31]),
        .I4(input_image[63]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_6 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[31]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[31]),
        .I4(output_image[63]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rdata[31]_i_9 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[31]_i_7_n_0 ),
        .O(\rdata[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[3]_i_3_n_0 ),
        .I2(\rdata[3]_i_4_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(int_ap_ready),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[3]),
        .I4(\int_threshold_reg[7]_0 [3]),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_3 
       (.I0(\rdata[31]_i_11_n_0 ),
        .I1(input_image[35]),
        .I2(\rdata[31]_i_12_n_0 ),
        .I3(output_image[3]),
        .I4(output_image[35]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_4 
       (.I0(\rdata[31]_i_13_n_0 ),
        .I1(n[3]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(Q[3]),
        .I4(m[3]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .I2(\rdata[4]_i_4_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(p_8_in[4]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[4]),
        .I4(\int_threshold_reg[7]_0 [4]),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[31]_i_11_n_0 ),
        .I1(input_image[36]),
        .I2(\rdata[31]_i_12_n_0 ),
        .I3(output_image[4]),
        .I4(output_image[36]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_4 
       (.I0(\rdata[31]_i_13_n_0 ),
        .I1(n[4]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(Q[4]),
        .I4(m[4]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(Q[5]),
        .I4(\rdata[5]_i_2_n_0 ),
        .I5(\rdata[5]_i_3_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\int_threshold_reg[7]_0 [5]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[5]),
        .I4(input_image[37]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[5]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[5]),
        .I4(output_image[37]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(Q[6]),
        .I4(\rdata[6]_i_2_n_0 ),
        .I5(\rdata[6]_i_3_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\int_threshold_reg[7]_0 [6]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[6]),
        .I4(input_image[38]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[6]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[6]),
        .I4(output_image[38]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[7]_i_3_n_0 ),
        .I2(\rdata[7]_i_4_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(p_8_in[7]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[7]),
        .I4(\int_threshold_reg[7]_0 [7]),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_3 
       (.I0(\rdata[31]_i_11_n_0 ),
        .I1(input_image[39]),
        .I2(\rdata[31]_i_12_n_0 ),
        .I3(output_image[7]),
        .I4(output_image[39]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_4 
       (.I0(\rdata[31]_i_13_n_0 ),
        .I1(n[7]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(Q[7]),
        .I4(m[7]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(m[8]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[8] ),
        .I4(\rdata[8]_i_2_n_0 ),
        .I5(\rdata[8]_i_3_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_2 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(threshold[8]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[8]),
        .I4(input_image[40]),
        .I5(\rdata[31]_i_11_n_0 ),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_3 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(output_image[8]),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(n[8]),
        .I4(output_image[40]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[9]_i_3_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(interrupt),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(input_image[9]),
        .I4(threshold[9]),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_3 
       (.I0(\rdata[31]_i_11_n_0 ),
        .I1(input_image[41]),
        .I2(\rdata[31]_i_12_n_0 ),
        .I3(output_image[9]),
        .I4(output_image[41]),
        .I5(\rdata[31]_i_14_n_0 ),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_4 
       (.I0(\rdata[31]_i_13_n_0 ),
        .I1(n[9]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_maxVal_reg_n_0_[9] ),
        .I4(m[9]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[9]_i_4_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\waddr[6]_i_1__0_n_0 ));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\waddr[6]_i_1__0_n_0 ),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\waddr[6]_i_1__0_n_0 ),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\waddr[6]_i_1__0_n_0 ),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\waddr[6]_i_1__0_n_0 ),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\waddr[6]_i_1__0_n_0 ),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\waddr[6]_i_1__0_n_0 ),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\waddr[6]_i_1__0_n_0 ),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_flow_control_loop_pipe_sequential_init
   (ap_rst_n_inv_reg,
    SR,
    D,
    E,
    S,
    ap_sig_allocacmp_i_1,
    \i_fu_56_reg[30] ,
    \i_fu_56_reg[0] ,
    \ap_CS_fsm_reg[71] ,
    ap_rst_n_inv,
    ap_clk,
    \i_fu_56_reg[0]_0 ,
    gmem_RVALID,
    ap_loop_init_int_reg_0,
    CO,
    grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg,
    gmem_WREADY,
    \i_fu_56_reg[0]_1 ,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[72] ,
    Q,
    ap_loop_init_int_reg_1,
    \i_fu_56_reg[31] ,
    icmp_ln11_fu_123_p2_carry__0);
  output ap_rst_n_inv_reg;
  output [0:0]SR;
  output [1:0]D;
  output [0:0]E;
  output [7:0]S;
  output [31:0]ap_sig_allocacmp_i_1;
  output [2:0]\i_fu_56_reg[30] ;
  output [0:0]\i_fu_56_reg[0] ;
  output \ap_CS_fsm_reg[71] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \i_fu_56_reg[0]_0 ;
  input gmem_RVALID;
  input ap_loop_init_int_reg_0;
  input [0:0]CO;
  input grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg;
  input gmem_WREADY;
  input \i_fu_56_reg[0]_1 ;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \ap_CS_fsm_reg[72] ;
  input [1:0]Q;
  input ap_loop_init_int_reg_1;
  input [31:0]\i_fu_56_reg[31] ;
  input [31:0]icmp_ln11_fu_123_p2_carry__0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[71] ;
  wire \ap_CS_fsm_reg[72] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [31:0]ap_sig_allocacmp_i_1;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg;
  wire \i_fu_56[31]_i_3_n_0 ;
  wire [0:0]\i_fu_56_reg[0] ;
  wire \i_fu_56_reg[0]_0 ;
  wire \i_fu_56_reg[0]_1 ;
  wire [2:0]\i_fu_56_reg[30] ;
  wire [31:0]\i_fu_56_reg[31] ;
  wire [31:0]icmp_ln11_fu_123_p2_carry__0;
  wire icmp_ln11_fu_123_p2_carry__0_i_4_n_0;
  wire icmp_ln11_fu_123_p2_carry__0_i_5_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_10_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_11_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_12_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_13_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_14_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_15_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_16_n_0;
  wire icmp_ln11_fu_123_p2_carry_i_9_n_0;

  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_1
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [16]),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_2
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [15]),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_3
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [14]),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_4
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [13]),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_5
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [12]),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_6
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [11]),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_7
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [10]),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__0_i_8
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [9]),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_1
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [24]),
        .O(ap_sig_allocacmp_i_1[24]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_2
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [23]),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_3
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [22]),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_4
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [21]),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_5
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [20]),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_6
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [19]),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_7
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [18]),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__1_i_8
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [17]),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__2_i_1
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [31]),
        .O(ap_sig_allocacmp_i_1[31]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__2_i_2
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [30]),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__2_i_3
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [29]),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__2_i_4
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [28]),
        .O(ap_sig_allocacmp_i_1[28]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__2_i_5
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [27]),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__2_i_6
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [26]),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry__2_i_7
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [25]),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_1
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [0]),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_2
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [8]),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_3
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [7]),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_4
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [6]),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_5
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [5]),
        .O(ap_sig_allocacmp_i_1[5]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_6
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [4]),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_7
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [3]),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_8
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [2]),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln11_fu_129_p2_carry_i_9
       (.I0(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[31] [1]),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(\ap_CS_fsm_reg[72] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(\ap_CS_fsm_reg[72] ),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA200FFFFA200A200)) 
    ap_done_cache_i_1
       (.I0(ap_loop_init_int_reg_1),
        .I1(\i_fu_56_reg[0]_1 ),
        .I2(gmem_WREADY),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0444554404440444)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n_inv),
        .I1(\i_fu_56_reg[0]_0 ),
        .I2(gmem_RVALID),
        .I3(ap_loop_init_int_reg_0),
        .I4(CO),
        .I5(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .O(ap_rst_n_inv_reg));
  LUT6 #(
    .INIT(64'hFFAEEEEEEEEEEEEE)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_loop_init_int_reg_1),
        .I5(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEFFFFFFAAAAAAAA)) 
    grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\i_fu_56_reg[0]_0 ),
        .I2(gmem_RVALID),
        .I3(ap_loop_init_int_reg_0),
        .I4(CO),
        .I5(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .O(\ap_CS_fsm_reg[71] ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_56[0]_i_1 
       (.I0(\i_fu_56_reg[31] [0]),
        .I1(ap_loop_init_int),
        .O(\i_fu_56_reg[0] ));
  LUT6 #(
    .INIT(64'h4500000045004500)) 
    \i_fu_56[31]_i_1 
       (.I0(\i_fu_56[31]_i_3_n_0 ),
        .I1(gmem_RVALID),
        .I2(\i_fu_56_reg[0]_0 ),
        .I3(CO),
        .I4(gmem_WREADY),
        .I5(\i_fu_56_reg[0]_1 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h00B000B0000000B0)) 
    \i_fu_56[31]_i_2 
       (.I0(gmem_WREADY),
        .I1(\i_fu_56_reg[0]_1 ),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(CO),
        .I4(\i_fu_56_reg[0]_0 ),
        .I5(gmem_RVALID),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_56[31]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .O(\i_fu_56[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry__0_i_1
       (.I0(\i_fu_56_reg[31] [30]),
        .I1(icmp_ln11_fu_123_p2_carry__0[30]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [31]),
        .I5(icmp_ln11_fu_123_p2_carry__0[31]),
        .O(\i_fu_56_reg[30] [2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry__0_i_2
       (.I0(icmp_ln11_fu_123_p2_carry__0_i_4_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [27]),
        .I4(icmp_ln11_fu_123_p2_carry__0[27]),
        .O(\i_fu_56_reg[30] [1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry__0_i_3
       (.I0(icmp_ln11_fu_123_p2_carry__0_i_5_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [24]),
        .I4(icmp_ln11_fu_123_p2_carry__0[24]),
        .O(\i_fu_56_reg[30] [0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry__0_i_4
       (.I0(\i_fu_56_reg[31] [28]),
        .I1(icmp_ln11_fu_123_p2_carry__0[28]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [29]),
        .I5(icmp_ln11_fu_123_p2_carry__0[29]),
        .O(icmp_ln11_fu_123_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry__0_i_5
       (.I0(\i_fu_56_reg[31] [25]),
        .I1(icmp_ln11_fu_123_p2_carry__0[25]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [26]),
        .I5(icmp_ln11_fu_123_p2_carry__0[26]),
        .O(icmp_ln11_fu_123_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_1
       (.I0(icmp_ln11_fu_123_p2_carry_i_9_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [21]),
        .I4(icmp_ln11_fu_123_p2_carry__0[21]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_10
       (.I0(\i_fu_56_reg[31] [19]),
        .I1(icmp_ln11_fu_123_p2_carry__0[19]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [20]),
        .I5(icmp_ln11_fu_123_p2_carry__0[20]),
        .O(icmp_ln11_fu_123_p2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_11
       (.I0(\i_fu_56_reg[31] [16]),
        .I1(icmp_ln11_fu_123_p2_carry__0[16]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [17]),
        .I5(icmp_ln11_fu_123_p2_carry__0[17]),
        .O(icmp_ln11_fu_123_p2_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_12
       (.I0(\i_fu_56_reg[31] [13]),
        .I1(icmp_ln11_fu_123_p2_carry__0[13]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [14]),
        .I5(icmp_ln11_fu_123_p2_carry__0[14]),
        .O(icmp_ln11_fu_123_p2_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_13
       (.I0(\i_fu_56_reg[31] [10]),
        .I1(icmp_ln11_fu_123_p2_carry__0[10]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [11]),
        .I5(icmp_ln11_fu_123_p2_carry__0[11]),
        .O(icmp_ln11_fu_123_p2_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_14
       (.I0(\i_fu_56_reg[31] [7]),
        .I1(icmp_ln11_fu_123_p2_carry__0[7]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [8]),
        .I5(icmp_ln11_fu_123_p2_carry__0[8]),
        .O(icmp_ln11_fu_123_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_15
       (.I0(\i_fu_56_reg[31] [4]),
        .I1(icmp_ln11_fu_123_p2_carry__0[4]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [5]),
        .I5(icmp_ln11_fu_123_p2_carry__0[5]),
        .O(icmp_ln11_fu_123_p2_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_16
       (.I0(\i_fu_56_reg[31] [1]),
        .I1(icmp_ln11_fu_123_p2_carry__0[1]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [2]),
        .I5(icmp_ln11_fu_123_p2_carry__0[2]),
        .O(icmp_ln11_fu_123_p2_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_2
       (.I0(icmp_ln11_fu_123_p2_carry_i_10_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [18]),
        .I4(icmp_ln11_fu_123_p2_carry__0[18]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_3
       (.I0(icmp_ln11_fu_123_p2_carry_i_11_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [15]),
        .I4(icmp_ln11_fu_123_p2_carry__0[15]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_4
       (.I0(icmp_ln11_fu_123_p2_carry_i_12_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [12]),
        .I4(icmp_ln11_fu_123_p2_carry__0[12]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_5
       (.I0(icmp_ln11_fu_123_p2_carry_i_13_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [9]),
        .I4(icmp_ln11_fu_123_p2_carry__0[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_6
       (.I0(icmp_ln11_fu_123_p2_carry_i_14_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [6]),
        .I4(icmp_ln11_fu_123_p2_carry__0[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_7
       (.I0(icmp_ln11_fu_123_p2_carry_i_15_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [3]),
        .I4(icmp_ln11_fu_123_p2_carry__0[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln11_fu_123_p2_carry_i_8
       (.I0(icmp_ln11_fu_123_p2_carry_i_16_n_0),
        .I1(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_56_reg[31] [0]),
        .I4(icmp_ln11_fu_123_p2_carry__0[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln11_fu_123_p2_carry_i_9
       (.I0(\i_fu_56_reg[31] [22]),
        .I1(icmp_ln11_fu_123_p2_carry__0[22]),
        .I2(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_56_reg[31] [23]),
        .I5(icmp_ln11_fu_123_p2_carry__0[23]),
        .O(icmp_ln11_fu_123_p2_carry_i_9_n_0));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi
   (gmem_WREADY,
    gmem_BVALID,
    gmem_RVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_ARADDR,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    ap_block_pp0_stage0_subdone,
    full_n_reg,
    ap_ready,
    dout_vld_reg,
    full_n_reg_0,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \bus_wide_gen.data_buf_reg[7] ,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_1,
    ap_enable_reg_pp0_iter3,
    Q,
    ap_enable_reg_pp0_iter1,
    \bus_wide_gen.ready_for_data__0 ,
    \raddr_reg[7]_i_4 ,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    input_image,
    \mem_reg[67][95]_srl32 ,
    output_image,
    ap_start,
    ap_done_reg,
    CO,
    m_axi_gmem_AWREADY,
    din);
  output gmem_WREADY;
  output gmem_BVALID;
  output gmem_RVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [61:0]m_axi_gmem_ARADDR;
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.split_cnt_buf_reg[0] ;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output ap_block_pp0_stage0_subdone;
  output full_n_reg;
  output ap_ready;
  output [4:0]dout_vld_reg;
  output full_n_reg_0;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [7:0]\bus_wide_gen.data_buf_reg[7] ;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_1;
  input ap_enable_reg_pp0_iter3;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter1;
  input \bus_wide_gen.ready_for_data__0 ;
  input \raddr_reg[7]_i_4 ;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input [63:0]input_image;
  input [31:0]\mem_reg[67][95]_srl32 ;
  input [63:0]output_image;
  input ap_start;
  input ap_done_reg;
  input [0:0]CO;
  input m_axi_gmem_AWREADY;
  input [7:0]din;

  wire [63:0]ARADDR_Dummy;
  wire [31:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [63:0]AWADDR_Dummy;
  wire [31:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [32:0]D;
  wire [7:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \buff_rdata/push ;
  wire \buff_wdata/push ;
  wire burst_end;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_full_n_1 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.ready_for_data__0_0 ;
  wire \bus_wide_gen.rreq_offset/push ;
  wire [0:0]\bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.wreq_offset/push ;
  wire bus_write_n_6;
  wire bus_write_n_7;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [7:0]din;
  wire [36:0]\dout_reg[36] ;
  wire [4:0]dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [63:0]input_image;
  wire last_resp;
  wire load_unit_n_2;
  wire load_unit_n_7;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire [31:0]\mem_reg[67][95]_srl32 ;
  wire need_wrsp;
  wire [63:0]output_image;
  wire \raddr_reg[7]_i_4 ;
  wire resp_ready__1;
  wire resp_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire tmp_valid;
  wire ursp_ready;
  wire wdata_valid;
  wire wrsp_type;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(\bus_wide_gen.rreq_offset/push ),
        .\FSM_sequential_state_reg[1] (load_unit_n_2),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[95] (ARLEN_Dummy),
        .din(RLAST_Dummy),
        .\mOutPtr_reg[4] (load_unit_n_7),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (RVALID_Dummy));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(\bus_wide_gen.wreq_offset/push ),
        .Q(resp_valid),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_valid_reg (bus_write_n_7),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_1 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0_0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[95] (AWLEN_Dummy),
        .\dout_reg[36] (\dout_reg[36] ),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wdata_valid(wdata_valid),
        .wrsp_type(wrsp_type));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(\bus_wide_gen.rreq_offset/push ),
        .Q({Q[5:4],Q[1:0]}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_valid_reg_0 (gmem_RVALID),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .full_n_reg(load_unit_n_7),
        .full_n_reg_0(dout_vld_reg[1:0]),
        .input_image(input_image),
        .\mOutPtr_reg[8] (RVALID_Dummy),
        .\mem_reg[67][95]_srl32 (\mem_reg[67][95]_srl32 ),
        .mem_reg_bram_0(gmem_WREADY),
        .\raddr_reg[7]_i_4 (\raddr_reg[7]_i_4 ),
        .\tmp_addr_reg[63]_0 (ARADDR_Dummy),
        .\tmp_len_reg[31]_0 (ARLEN_Dummy),
        .tmp_valid_reg_0(load_unit_n_2),
        .we(\buff_wdata/push ));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(CO),
        .E(\bus_wide_gen.wreq_offset/push ),
        .Q(AWLEN_Dummy),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 (bus_write_n_7),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_6),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_1 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0_0 ),
        .din(din),
        .dout_vld_reg(gmem_BVALID),
        .dout_vld_reg_0(dout_vld_reg[4:2]),
        .dout_vld_reg_1(Q[7:2]),
        .dout_vld_reg_2(resp_valid),
        .full_n_reg(gmem_WREADY),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .gmem_RVALID(gmem_RVALID),
        .last_resp(last_resp),
        .\mOutPtr_reg[6] (\bus_wide_gen.data_valid_reg ),
        .\mem_reg[67][95]_srl32 (\mem_reg[67][95]_srl32 ),
        .need_wrsp(need_wrsp),
        .output_image(output_image),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wdata_valid(wdata_valid),
        .we(\buff_wdata/push ),
        .wrsp_type(wrsp_type));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \dout_reg[33] ,
    dout_vld_reg_0,
    \dout_reg[31] ,
    p_54_in,
    SR,
    \dout_reg[32] ,
    dout_vld_reg_1,
    E,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \dout_reg[30] ,
    sel,
    S,
    \dout_reg[27] ,
    D,
    dout_vld_reg_2,
    ap_rst_n_inv,
    ap_clk,
    Q,
    full_n_reg_1,
    AWREADY_Dummy,
    \dout_reg[33]_0 ,
    \dout_reg[0] ,
    \bus_wide_gen.ready_for_data__0 ,
    CO,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \dout_reg[0]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2] ,
    \bus_wide_gen.len_cnt_reg );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \dout_reg[33] ;
  output dout_vld_reg_0;
  output \dout_reg[31] ;
  output p_54_in;
  output [0:0]SR;
  output [0:0]\dout_reg[32] ;
  output [0:0]dout_vld_reg_1;
  output [0:0]E;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]\dout_reg[30] ;
  output sel;
  output [7:0]S;
  output [1:0]\dout_reg[27] ;
  output [2:0]D;
  output dout_vld_reg_2;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]Q;
  input full_n_reg_1;
  input AWREADY_Dummy;
  input [1:0]\dout_reg[33]_0 ;
  input \dout_reg[0] ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [0:0]CO;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [2:0]\dout_reg[0]_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_34;
  wire U_fifo_srl_n_36;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.len_cnt[0]_i_6_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout_reg[0] ;
  wire [2:0]\dout_reg[0]_0 ;
  wire [1:0]\dout_reg[27] ;
  wire [0:0]\dout_reg[30] ;
  wire \dout_reg[31] ;
  wire [0:0]\dout_reg[32] ;
  wire \dout_reg[33] ;
  wire [1:0]\dout_reg[33]_0 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_1_in;
  wire p_54_in;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire [3:0]raddr_reg;
  wire sel;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(CO),
        .D({U_fifo_srl_n_3,U_fifo_srl_n_4,U_fifo_srl_n_5}),
        .E(U_fifo_srl_n_2),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_0),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2] (\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[24] (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_pad_reg (E),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[2]_0 (D),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[27]_0 (\dout_reg[27] ),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[33]_1 (\dout_reg[33]_0 ),
        .\dout_reg[33]_2 (raddr_reg),
        .\dout_reg[33]_3 (sel),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(dout_vld_reg_2),
        .dout_vld_reg_2(empty_n_reg_n_0),
        .dout_vld_reg_3(\bus_wide_gen.len_cnt[0]_i_6_n_0 ),
        .empty_n_reg(U_fifo_srl_n_34),
        .full_n_reg(U_fifo_srl_n_36),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_1_in(p_1_in),
        .p_54_in(p_54_in),
        .pop(pop),
        .\raddr_reg[1] (\mOutPtr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.len_cnt[0]_i_6 
       (.I0(CO),
        .I1(\bus_wide_gen.offset_valid ),
        .O(\bus_wide_gen.len_cnt[0]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_34),
        .Q(\bus_wide_gen.offset_valid ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFFEF0000FF)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(\mOutPtr[3]_i_2_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[3]_i_2 
       (.I0(full_n_reg_0),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg_1),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_36),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_36),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_36),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_36),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_36),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(full_n_reg_1),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg_0),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_3),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized0
   (wreq_valid,
    Q,
    S,
    valid_length,
    \dout_reg[94] ,
    DI,
    D,
    \dout_reg[72] ,
    \dout_reg[80] ,
    \dout_reg[88] ,
    \dout_reg[95] ,
    full_n_reg_0,
    \dout_reg[95]_0 ,
    ap_rst_n_inv,
    ap_clk,
    next_wreq,
    \ap_CS_fsm_reg[71] ,
    \dout_reg[95]_1 ,
    AWREADY_Dummy,
    \dout_reg[95]_2 ,
    wrsp_ready,
    output_image,
    \mem_reg[67][95]_srl32 ,
    \raddr_reg[6]_0 );
  output wreq_valid;
  output [4:0]Q;
  output [5:0]S;
  output valid_length;
  output [94:0]\dout_reg[94] ;
  output [0:0]DI;
  output [0:0]D;
  output [7:0]\dout_reg[72] ;
  output [7:0]\dout_reg[80] ;
  output [7:0]\dout_reg[88] ;
  output [6:0]\dout_reg[95] ;
  output [1:0]full_n_reg_0;
  output \dout_reg[95]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input next_wreq;
  input [1:0]\ap_CS_fsm_reg[71] ;
  input \dout_reg[95]_1 ;
  input AWREADY_Dummy;
  input \dout_reg[95]_2 ;
  input wrsp_ready;
  input [63:0]output_image;
  input [31:0]\mem_reg[67][95]_srl32 ;
  input [5:0]\raddr_reg[6]_0 ;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]DI;
  wire [4:0]Q;
  wire [5:0]S;
  wire [1:0]\ap_CS_fsm_reg[71] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [7:0]\dout_reg[72] ;
  wire [7:0]\dout_reg[80] ;
  wire [7:0]\dout_reg[88] ;
  wire [94:0]\dout_reg[94] ;
  wire [6:0]\dout_reg[95] ;
  wire \dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire \dout_reg[95]_2 ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__1_n_0;
  wire [1:0]full_n_reg_0;
  wire gmem_AWREADY;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [31:0]\mem_reg[67][95]_srl32 ;
  wire next_wreq;
  wire [63:0]output_image;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[6]_i_3_n_0 ;
  wire [6:5]raddr_reg;
  wire \raddr_reg[1]_rep_n_0 ;
  wire \raddr_reg[2]_rep_n_0 ;
  wire \raddr_reg[3]_rep_n_0 ;
  wire \raddr_reg[4]_rep_n_0 ;
  wire [5:0]\raddr_reg[6]_0 ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(raddr_reg[6]),
        .addr({raddr_reg[5],\raddr_reg[4]_rep_n_0 ,\raddr_reg[3]_rep_n_0 ,\raddr_reg[2]_rep_n_0 ,\raddr_reg[1]_rep_n_0 ,Q[0]}),
        .\ap_CS_fsm_reg[71] (\ap_CS_fsm_reg[71] [1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[80]_0 (\dout_reg[80] ),
        .\dout_reg[88]_0 (\dout_reg[88] ),
        .\dout_reg[94]_0 (\dout_reg[94] ),
        .\dout_reg[95]_0 (\dout_reg[95] ),
        .\dout_reg[95]_1 (\dout_reg[95]_0 ),
        .\dout_reg[95]_2 (empty_n_reg_n_0),
        .\dout_reg[95]_3 (\dout_reg[95]_1 ),
        .\dout_reg[95]_4 (\dout_reg[95]_2 ),
        .\dout_reg[95]_5 (wreq_valid),
        .full_n_reg(full_n_reg_0[1]),
        .gmem_AWREADY(gmem_AWREADY),
        .\mem_reg[67][95]_srl32_0 (\mem_reg[67][95]_srl32 ),
        .next_wreq(next_wreq),
        .output_image(output_image),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[71] [1]),
        .I2(\ap_CS_fsm_reg[71] [0]),
        .O(full_n_reg_0[0]));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(\dout_reg[95]_1 ),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[95]_2 ),
        .I4(wreq_valid),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(wreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAEAFFEAC0C0C0C0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(\ap_CS_fsm_reg[71] [1]),
        .I2(gmem_AWREADY),
        .I3(wreq_valid),
        .I4(next_wreq),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(empty_n_i_3__2_n_0),
        .O(empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__2_n_0),
        .I2(gmem_AWREADY),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(gmem_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[5]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(p_12_in),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[7]_i_1 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(empty_n_reg_n_0),
        .I3(\ap_CS_fsm_reg[71] [1]),
        .I4(gmem_AWREADY),
        .O(\mOutPtr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80FF00FF00FF00FE)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[7]_i_4 
       (.I0(empty_n_reg_n_0),
        .I1(next_wreq),
        .I2(wreq_valid),
        .I3(gmem_AWREADY),
        .I4(\ap_CS_fsm_reg[71] [1]),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(raddr_reg[6]),
        .I1(raddr_reg[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[4]),
        .I1(raddr_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5955555555555555)) 
    p_0_out_carry_i_7
       (.I0(Q[1]),
        .I1(empty_n_reg_n_0),
        .I2(next_wreq),
        .I3(wreq_valid),
        .I4(gmem_AWREADY),
        .I5(\ap_CS_fsm_reg[71] [1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    \raddr[6]_i_1 
       (.I0(Q[3]),
        .I1(p_8_in),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\raddr[6]_i_3_n_0 ),
        .O(\raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    \raddr[6]_i_2 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[71] [1]),
        .I2(empty_n_reg_n_0),
        .I3(next_wreq),
        .I4(wreq_valid),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    \raddr[6]_i_3 
       (.I0(raddr_reg[6]),
        .I1(raddr_reg[5]),
        .I2(p_8_in),
        .I3(Q[1]),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [0]),
        .Q(\raddr_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [1]),
        .Q(\raddr_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [2]),
        .Q(\raddr_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [3]),
        .Q(\raddr_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [4]),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr_reg[6]_0 [5]),
        .Q(raddr_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized0_0
   (rreq_valid,
    \raddr_reg[4]_0 ,
    S,
    \dout_reg[94] ,
    DI,
    \dout_reg[80] ,
    \dout_reg[72] ,
    D,
    \dout_reg[88] ,
    \dout_reg[95] ,
    full_n_reg_0,
    \dout_reg[95]_0 ,
    ap_rst_n_inv,
    ap_clk,
    next_rreq,
    Q,
    \dout_reg[95]_1 ,
    \dout_reg[95]_2 ,
    ARREADY_Dummy,
    input_image,
    \mem_reg[67][95]_srl32 ,
    ap_start,
    ap_done_reg,
    \raddr_reg[6]_0 );
  output rreq_valid;
  output [4:0]\raddr_reg[4]_0 ;
  output [5:0]S;
  output [94:0]\dout_reg[94] ;
  output [0:0]DI;
  output [7:0]\dout_reg[80] ;
  output [7:0]\dout_reg[72] ;
  output [0:0]D;
  output [7:0]\dout_reg[88] ;
  output [6:0]\dout_reg[95] ;
  output [1:0]full_n_reg_0;
  output \dout_reg[95]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input next_rreq;
  input [1:0]Q;
  input \dout_reg[95]_1 ;
  input \dout_reg[95]_2 ;
  input ARREADY_Dummy;
  input [63:0]input_image;
  input [31:0]\mem_reg[67][95]_srl32 ;
  input ap_start;
  input ap_done_reg;
  input [5:0]\raddr_reg[6]_0 ;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]\dout_reg[72] ;
  wire [7:0]\dout_reg[80] ;
  wire [7:0]\dout_reg[88] ;
  wire [94:0]\dout_reg[94] ;
  wire [6:0]\dout_reg[95] ;
  wire \dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire \dout_reg[95]_2 ;
  wire dout_vld_i_1__5_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_i_3__4_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_i_3__3_n_0;
  wire [1:0]full_n_reg_0;
  wire gmem_ARREADY;
  wire [63:0]input_image;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[5]_i_1__3_n_0 ;
  wire \mOutPtr[6]_i_1__2_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_2__2_n_0 ;
  wire \mOutPtr[7]_i_3__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [31:0]\mem_reg[67][95]_srl32 ;
  wire next_rreq;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[6]_i_1__0_n_0 ;
  wire \raddr[6]_i_3__0_n_0 ;
  wire [6:5]raddr_reg;
  wire \raddr_reg[1]_rep_n_0 ;
  wire \raddr_reg[2]_rep_n_0 ;
  wire \raddr_reg[3]_rep_n_0 ;
  wire [4:0]\raddr_reg[4]_0 ;
  wire \raddr_reg[4]_rep_n_0 ;
  wire [5:0]\raddr_reg[6]_0 ;
  wire rreq_valid;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized0_1 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q(Q[1]),
        .addr({raddr_reg[5],\raddr_reg[4]_rep_n_0 ,\raddr_reg[3]_rep_n_0 ,\raddr_reg[2]_rep_n_0 ,\raddr_reg[1]_rep_n_0 ,\raddr_reg[4]_0 [0]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (raddr_reg[6]),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[80]_0 (\dout_reg[80] ),
        .\dout_reg[88]_0 (\dout_reg[88] ),
        .\dout_reg[94]_0 (\dout_reg[94] ),
        .\dout_reg[95]_0 (\dout_reg[95] ),
        .\dout_reg[95]_1 (\dout_reg[95]_0 ),
        .\dout_reg[95]_2 (empty_n_reg_n_0),
        .\dout_reg[95]_3 (\dout_reg[95]_1 ),
        .\dout_reg[95]_4 (\dout_reg[95]_2 ),
        .gmem_ARREADY(gmem_ARREADY),
        .input_image(input_image),
        .\mem_reg[67][95]_srl32_0 (\mem_reg[67][95]_srl32 ),
        .sel(full_n_reg_0[1]),
        .tmp_valid_reg(rreq_valid));
  LUT5 #(
    .INIT(32'h0202F202)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(gmem_ARREADY),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(ap_done_reg),
        .O(full_n_reg_0[0]));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(\dout_reg[95]_1 ),
        .I3(\dout_reg[95]_2 ),
        .I4(ARREADY_Dummy),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAEAFFEAC0C0C0C0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(Q[1]),
        .I2(gmem_ARREADY),
        .I3(rreq_valid),
        .I4(next_rreq),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(empty_n_i_3__4_n_0),
        .O(empty_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__4
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__5
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__5_n_0),
        .I2(gmem_ARREADY),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__5_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(full_n_i_3__3_n_0),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(gmem_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[5]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_3__2_n_0 ),
        .O(\mOutPtr[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[6]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__2_n_0 ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(p_12_in),
        .O(\mOutPtr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[7]_i_1__1 
       (.I0(rreq_valid),
        .I1(next_rreq),
        .I2(empty_n_reg_n_0),
        .I3(Q[1]),
        .I4(gmem_ARREADY),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[7]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[7]_i_3__2_n_0 ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h80FF00FF00FF00FE)) 
    \mOutPtr[7]_i_3__2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[7]_i_4__1 
       (.I0(empty_n_reg_n_0),
        .I1(next_rreq),
        .I2(rreq_valid),
        .I3(gmem_ARREADY),
        .I4(Q[1]),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[7]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\raddr_reg[4]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(raddr_reg[6]),
        .I1(raddr_reg[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\raddr_reg[4]_0 [4]),
        .I1(raddr_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\raddr_reg[4]_0 [3]),
        .I1(\raddr_reg[4]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(\raddr_reg[4]_0 [2]),
        .I1(\raddr_reg[4]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(\raddr_reg[4]_0 [1]),
        .I1(\raddr_reg[4]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5955555555555555)) 
    p_0_out_carry_i_7__0
       (.I0(\raddr_reg[4]_0 [1]),
        .I1(empty_n_reg_n_0),
        .I2(next_rreq),
        .I3(rreq_valid),
        .I4(gmem_ARREADY),
        .I5(Q[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(\raddr_reg[4]_0 [0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    \raddr[6]_i_1__0 
       (.I0(\raddr_reg[4]_0 [3]),
        .I1(p_8_in),
        .I2(\raddr_reg[4]_0 [0]),
        .I3(\raddr_reg[4]_0 [4]),
        .I4(\raddr_reg[4]_0 [2]),
        .I5(\raddr[6]_i_3__0_n_0 ),
        .O(\raddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    \raddr[6]_i_2__0 
       (.I0(gmem_ARREADY),
        .I1(Q[1]),
        .I2(empty_n_reg_n_0),
        .I3(next_rreq),
        .I4(rreq_valid),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    \raddr[6]_i_3__0 
       (.I0(raddr_reg[6]),
        .I1(raddr_reg[5]),
        .I2(p_8_in),
        .I3(\raddr_reg[4]_0 [1]),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[6]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(\raddr_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [0]),
        .Q(\raddr_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [0]),
        .Q(\raddr_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [1]),
        .Q(\raddr_reg[4]_0 [2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [1]),
        .Q(\raddr_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [2]),
        .Q(\raddr_reg[4]_0 [3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [2]),
        .Q(\raddr_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [3]),
        .Q(\raddr_reg[4]_0 [4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [3]),
        .Q(\raddr_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [4]),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1__0_n_0 ),
        .D(\raddr_reg[6]_0 [5]),
        .Q(raddr_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized1
   (dout_vld_reg_0,
    full_n_reg_0,
    E,
    dout_vld_reg_1,
    dout_vld_reg_2,
    ap_block_pp0_stage0_subdone,
    full_n_reg_1,
    full_n_reg_2,
    dout,
    ap_rst_n_inv,
    ap_clk,
    full_n_reg_3,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.data_gen[3].strb_buf_reg[3] ,
    \bus_wide_gen.offset_valid ,
    CO,
    \mOutPtr_reg[6]_0 ,
    ap_enable_reg_pp0_iter3,
    \mOutPtr_reg[6]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    gmem_RVALID,
    ap_enable_reg_pp0_iter1,
    \output_pixel_req_reg_191_reg[7] ,
    we,
    din);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]E;
  output dout_vld_reg_1;
  output [0:0]dout_vld_reg_2;
  output ap_block_pp0_stage0_subdone;
  output full_n_reg_1;
  output full_n_reg_2;
  output [8:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input full_n_reg_3;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.first_pad_reg ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.data_gen[3].strb_buf_reg[3] ;
  input \bus_wide_gen.offset_valid ;
  input [0:0]CO;
  input \mOutPtr_reg[6]_0 ;
  input ap_enable_reg_pp0_iter3;
  input [1:0]\mOutPtr_reg[6]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input gmem_RVALID;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\output_pixel_req_reg_191_reg[7] ;
  input we;
  input [7:0]din;

  wire [0:0]CO;
  wire [0:0]E;
  wire WREADY_Dummy;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[3].strb_buf_reg[3] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [7:0]din;
  wire [8:0]dout;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire gmem_RVALID;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[5]_i_4_n_0 ;
  wire \mOutPtr[6]_i_1__3_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[6]_i_4_n_0 ;
  wire \mOutPtr[6]_i_6_n_0 ;
  wire \mOutPtr[6]_i_7_n_0 ;
  wire \mOutPtr[6]_i_8_n_0 ;
  wire \mOutPtr[6]_i_9_n_0 ;
  wire \mOutPtr_reg[6]_0 ;
  wire [1:0]\mOutPtr_reg[6]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire [0:0]\output_pixel_req_reg_191_reg[7] ;
  wire pop;
  wire [5:0]raddr;
  wire [5:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire we;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .din(din),
        .dout(dout),
        .mem_reg_bram_0_0(dout_vld_reg_0),
        .mem_reg_bram_0_1(empty_n_reg_n_0),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext),
        .we(we));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hB0BB)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.data_gen[3].strb_buf_reg[3] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.offset_valid ),
        .O(dout_vld_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dout[33]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(CO),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[6]_i_1__3_n_0 ),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr[6]_i_7_n_0 ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFAFAEE)) 
    full_n_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__0_n_0),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(full_n_reg_3),
        .O(full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(full_n_i_4__0_n_0),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECFCFCFCFCFCFCEC)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(\mOutPtr[5]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000200F00002000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr[6]_i_9_n_0 ),
        .I1(\mOutPtr[5]_i_4_n_0 ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr[6]_i_6_n_0 ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[5]_i_4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h56AAAAAAAAAAAAAA)) 
    \mOutPtr[6]_i_1__3 
       (.I0(pop),
        .I1(\mOutPtr_reg[6]_1 [0]),
        .I2(\mOutPtr_reg[6]_1 [1]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(full_n_reg_0),
        .I5(\mOutPtr_reg[6]_0 ),
        .O(\mOutPtr[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEEEEEEEEEEEA)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr[6]_i_4_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F000F222)) 
    \mOutPtr[6]_i_4 
       (.I0(\mOutPtr[6]_i_6_n_0 ),
        .I1(\mOutPtr[6]_i_7_n_0 ),
        .I2(\mOutPtr[6]_i_8_n_0 ),
        .I3(\mOutPtr[6]_i_9_n_0 ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[5]_i_2_n_0 ),
        .O(\mOutPtr[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \mOutPtr[6]_i_5 
       (.I0(\mOutPtr_reg[6]_0 ),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\mOutPtr_reg[6]_1 [1]),
        .I4(\mOutPtr_reg[6]_1 [0]),
        .I5(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[6]_i_6 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[6]_i_7 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mOutPtr[6]_i_8 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[6]_i_9 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .O(\mOutPtr[6]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_0 ),
        .D(\mOutPtr[6]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h45004545)) 
    \output_pixel_req_reg_191[7]_i_1 
       (.I0(\output_pixel_req_reg_191_reg[7] ),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .O(full_n_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2
   (next_wreq,
    \dout_reg[0] ,
    wrsp_ready,
    wrsp_read__0,
    valid_length,
    ap_clk,
    ap_rst_n_inv,
    wreq_valid,
    \tmp_addr_reg[63] ,
    AWREADY_Dummy,
    \bus_wide_gen.offset_full_n ,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output next_wreq;
  output \dout_reg[0] ;
  output wrsp_ready;
  output wrsp_read__0;
  input valid_length;
  input ap_clk;
  input ap_rst_n_inv;
  input wreq_valid;
  input \tmp_addr_reg[63] ;
  input AWREADY_Dummy;
  input \bus_wide_gen.offset_full_n ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire AWREADY_Dummy;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0] ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__1_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__1_n_0 ;
  wire [3:0]raddr_reg;
  wire \tmp_addr_reg[63] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_read__0;
  wire wrsp_ready;
  wire wrsp_valid;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.D({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_4),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_1),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (next_wreq),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_14),
        .full_n_reg(wrsp_read__0),
        .full_n_reg_0(full_n_i_2__1_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .\mOutPtr_reg[0]_0 (wrsp_ready),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\raddr_reg[2] (U_fifo_srl_n_9),
        .valid_length(valid_length),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_14),
        .Q(wrsp_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__1_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\tmp_addr_reg[63] ),
        .I3(AWREADY_Dummy),
        .I4(\bus_wide_gen.offset_full_n ),
        .O(next_wreq));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2_2
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    E,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    SR,
    \could_multi_bursts.sect_handling_reg_1 ,
    next_wreq,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.sect_handling_reg_3 ,
    ap_clk,
    ap_rst_n_inv,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0] ,
    \could_multi_bursts.sect_handling_reg_4 ,
    \could_multi_bursts.sect_handling_reg_5 ,
    resp_ready__1,
    Q,
    fifo_burst_ready,
    \could_multi_bursts.loop_cnt_reg[0] ,
    AWREADY_Dummy_0,
    ursp_ready,
    wrsp_type,
    CO,
    \start_addr_reg[63] ,
    \start_addr_reg[63]_0 );
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output [0:0]E;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]SR;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output next_wreq;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output \could_multi_bursts.sect_handling_reg_3 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0] ;
  input \could_multi_bursts.sect_handling_reg_4 ;
  input \could_multi_bursts.sect_handling_reg_5 ;
  input resp_ready__1;
  input [0:0]Q;
  input fifo_burst_ready;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input AWREADY_Dummy_0;
  input ursp_ready;
  input wrsp_type;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]\start_addr_reg[63]_0 ;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__7_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire \raddr[3]_i_3__4_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire [0:0]\start_addr_reg[63] ;
  wire [0:0]\start_addr_reg[63]_0 ;
  wire ursp_ready;
  wire wrsp_type;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized1_3 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (fifo_resp_ready),
        .\dout_reg[0]_2 (\could_multi_bursts.sect_handling_reg_4 ),
        .\dout_reg[0]_3 (\could_multi_bursts.loop_cnt_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_1),
        .fifo_burst_ready(fifo_burst_ready),
        .last_resp(last_resp),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_4 ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_4 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(ap_rst_n_inv),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_4 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__10_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h7000000070707070)) 
    empty_n_i_3__1
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(empty_n_reg_n_0),
        .I3(Q),
        .I4(resp_ready__1),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__10
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__10_n_0),
        .I2(fifo_resp_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__5 
       (.I0(dout_vld_reg_0),
        .I1(resp_ready__1),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \mOutPtr[4]_i_3__4 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(resp_ready__1),
        .I3(dout_vld_reg_0),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__4 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__4_n_0 ),
        .I3(raddr_reg[1]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__4 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[0]_i_1__7_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[3]_i_2__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008F00)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_4 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(CO),
        .I5(ap_rst_n_inv),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_4 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_4 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(next_wreq),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_4 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_4 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.sect_handling_reg_4 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2_4
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push,
    ap_clk,
    ap_rst_n_inv,
    pop,
    p_13_in,
    Q,
    \mOutPtr_reg[4]_0 ,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0] ,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input p_13_in;
  input [0:0]Q;
  input \mOutPtr_reg[4]_0 ;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0] ;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__12_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__12_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__8_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire \raddr[3]_i_3__3_n_0 ;
  wire [3:0]raddr_reg;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized1_7 U_fifo_srl
       (.Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .pop(pop),
        .push(push));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__12_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__9_n_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__12
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__12_n_0),
        .I2(p_13_in),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hB0FF4F004F004F00)) 
    \mOutPtr[4]_i_1__9 
       (.I0(\mOutPtr_reg[4]_0 ),
        .I1(Q),
        .I2(burst_valid),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(p_13_in),
        .O(\mOutPtr[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8808880808088808)) 
    \mOutPtr[4]_i_4__2 
       (.I0(p_13_in),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__8 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__3_n_0 ),
        .I3(p_8_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__3 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .O(\raddr[3]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0070007070700070)) 
    \raddr[3]_i_4__1 
       (.I0(p_13_in),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__8_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2_5
   (p_13_in,
    E,
    next_rreq,
    p_14_in,
    SR,
    ap_rst_n_inv_reg,
    push,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_0,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    m_axi_gmem_ARREADY_5,
    ap_rst_n_inv,
    ap_clk,
    CO,
    rreq_handling_reg_0,
    Q,
    \sect_addr_buf_reg[11] ,
    \could_multi_bursts.last_loop__10 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    RBURST_READY_Dummy,
    \dout_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] );
  output p_13_in;
  output [0:0]E;
  output next_rreq;
  output p_14_in;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg;
  output push;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_0;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output m_axi_gmem_ARREADY_5;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input [0:0]Q;
  input [0:0]\sect_addr_buf_reg[11] ;
  input \could_multi_bursts.last_loop__10 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input RBURST_READY_Dummy;
  input \dout_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__11_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__11_n_0;
  wire full_n_i_2__11_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[4]_i_1__12_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire need_rlast;
  wire next_rreq;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[11] ;

  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(m_axi_gmem_ARREADY_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(m_axi_gmem_ARREADY_3));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(m_axi_gmem_ARREADY_5));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(p_14_in),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(m_axi_gmem_ARREADY_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__11_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__12_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEAFA)) 
    full_n_i_1__11
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__11_n_0),
        .I2(fifo_rctl_ready),
        .I3(p_13_in),
        .I4(pop),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_3__0
       (.I0(need_rlast),
        .I1(RBURST_READY_Dummy),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__12 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__12 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__12 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1__12 
       (.I0(need_rlast),
        .I1(RBURST_READY_Dummy),
        .I2(empty_n_reg_n_0),
        .I3(p_13_in),
        .I4(fifo_rctl_ready),
        .O(\mOutPtr[4]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(fifo_rctl_ready),
        .I1(p_13_in),
        .I2(empty_n_reg_n_0),
        .I3(RBURST_READY_Dummy),
        .I4(need_rlast),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h88080000)) 
    \mem_reg[14][0]_srl15_i_1__5 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\dout_reg[0] ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_14_in),
        .I2(CO),
        .I3(Q),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[11] ),
        .I1(p_14_in),
        .I2(ap_rst_n_inv),
        .O(ap_rst_n_inv_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_rreq),
        .I1(p_14_in),
        .O(E));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(rreq_handling_reg_0),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(Q),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    resp_ready__1,
    ap_ready,
    dout_vld_reg_1,
    ap_rst_n_inv,
    ap_clk,
    wrsp_read__0,
    dout_vld_reg_2,
    wrsp_type,
    last_resp,
    need_wrsp);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output resp_ready__1;
  output ap_ready;
  output [0:0]dout_vld_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input wrsp_read__0;
  input [1:0]dout_vld_reg_2;
  input wrsp_type;
  input last_resp;
  input need_wrsp;

  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__3_n_0;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire [1:0]dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_i_3__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__2_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire need_wrsp;
  wire p_12_in;
  wire resp_ready__1;
  wire wrsp_read__0;
  wire wrsp_type;

  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[140]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2[1]),
        .I2(dout_vld_reg_2[0]),
        .O(dout_vld_reg_1));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_2[1]),
        .I2(dout_vld_reg_0),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAA600)) 
    empty_n_i_1
       (.I0(wrsp_read__0),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_2[1]),
        .I3(empty_n_reg_n_0),
        .I4(empty_n_i_2__3_n_0),
        .I5(p_12_in),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(empty_n_i_3__3_n_0),
        .O(empty_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFEFFAAFFAAFFFF)) 
    full_n_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(full_n_reg_0),
        .I4(full_n_i_4_n_0),
        .I5(wrsp_read__0),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    full_n_i_4
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2[1]),
        .I2(empty_n_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2[1]),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[5]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_3__0_n_0 ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__0_n_0 ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(p_12_in),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \mOutPtr[7]_i_1__2 
       (.I0(wrsp_read__0),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_2[1]),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[7]_i_3__0_n_0 ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h80FF00FF00FF00FE)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'h7500)) 
    \mOutPtr[7]_i_4__0 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_2[1]),
        .I2(dout_vld_reg_0),
        .I3(wrsp_read__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(full_n_reg_0),
        .I1(wrsp_type),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \bus_wide_gen.last_split__0 ,
    D,
    E,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \dout_reg[2] ,
    ap_rst_n_inv_reg,
    ready_for_outstanding,
    SR,
    pop,
    next_rreq,
    sel,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    full_n_reg_1,
    ARREADY_Dummy,
    dout,
    beat_valid,
    Q,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \raddr_reg_reg[3] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_2 ,
    \raddr_reg[7]_i_4 ,
    rreq_valid,
    \dout_reg[3] ,
    \dout_reg[1] ,
    \bus_wide_gen.data_valid_reg_0 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \bus_wide_gen.last_split__0 ;
  output [23:0]D;
  output [0:0]E;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [1:0]\dout_reg[2] ;
  output ap_rst_n_inv_reg;
  output ready_for_outstanding;
  output [0:0]SR;
  output pop;
  output next_rreq;
  output sel;
  output \bus_wide_gen.data_valid_reg ;
  output \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input full_n_reg_1;
  input ARREADY_Dummy;
  input [33:0]dout;
  input beat_valid;
  input [15:0]Q;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [1:0]\bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \raddr_reg_reg[3] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  input \raddr_reg[7]_i_4 ;
  input rreq_valid;
  input [1:0]\dout_reg[3] ;
  input [1:0]\dout_reg[1] ;
  input \bus_wide_gen.data_valid_reg_0 ;

  wire ARREADY_Dummy;
  wire [23:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_45;
  wire U_fifo_srl_n_47;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_7_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire [1:0]\bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [33:0]dout;
  wire [1:0]\dout_reg[1] ;
  wire [1:0]\dout_reg[2] ;
  wire [1:0]\dout_reg[3] ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_4__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_rreq;
  wire p_12_in;
  wire p_15_in;
  wire p_1_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1__2_n_0 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg[7]_i_4 ;
  wire \raddr_reg_reg[3] ;
  wire ready_for_outstanding;
  wire rreq_valid;
  wire sel;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_1),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_0),
        .ap_rst_n_inv_reg_0(ap_rst_n_inv_reg),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[15] (Q),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg[16] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg[17] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg[18] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg[19] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg[20] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg[21] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg[22] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.split_cnt_buf[1]_i_7_n_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_2 (\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_3 (\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .dout(dout),
        .\dout_reg[1]_0 (\bus_wide_gen.last_split__0 ),
        .\dout_reg[1]_1 (\dout_reg[1] ),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[3]_0 (E),
        .\dout_reg[3]_1 (\dout_reg[3] ),
        .\dout_reg[3]_2 (sel),
        .dout_vld_reg(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_45),
        .full_n_reg(U_fifo_srl_n_47),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .mem_reg(D),
        .p_12_in(p_12_in),
        .p_15_in(p_15_in),
        .p_1_in(p_1_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .\raddr_reg[3] (\mOutPtr[4]_i_4__1_n_0 ),
        .\raddr_reg[7]_i_4_0 (\raddr_reg[7]_i_4 ),
        .\raddr_reg_reg[3] (\raddr_reg_reg[3] ),
        .ready_for_outstanding(ready_for_outstanding));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h1050)) 
    \bus_wide_gen.split_cnt_buf[1]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 [0]),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_45),
        .Q(\bus_wide_gen.offset_valid ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__4_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[4]_i_4__1 
       (.I0(full_n_reg_0),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg_1),
        .O(\mOutPtr[4]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_47),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_47),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_47),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_47),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_47),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(full_n_reg_1),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg_0),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \tmp_addr[63]_i_1 
       (.I0(ARREADY_Dummy),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(rreq_valid),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    full_n_reg_1,
    empty_n_reg_0,
    dout_vld_reg_0,
    dout,
    ap_rst_n_inv,
    ap_clk,
    pop,
    \mOutPtr_reg[8]_0 ,
    \bus_wide_gen.last_split__0 ,
    \bus_wide_gen.offset_valid ,
    WEBWE,
    din);
  output beat_valid;
  output full_n_reg_0;
  output full_n_reg_1;
  output empty_n_reg_0;
  output dout_vld_reg_0;
  output [33:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input pop;
  input [0:0]\mOutPtr_reg[8]_0 ;
  input \bus_wide_gen.last_split__0 ;
  input \bus_wide_gen.offset_valid ;
  input [0:0]WEBWE;
  input [33:0]din;

  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [33:0]dout;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__4_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[5]_i_1__2_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_3_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__1_n_0 ;
  wire \mOutPtr[7]_i_4__2_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_4_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr[8]_i_6_n_0 ;
  wire \mOutPtr[8]_i_7_n_0 ;
  wire \mOutPtr[8]_i_8_n_0 ;
  wire \mOutPtr[8]_i_9_n_0 ;
  wire [0:0]\mOutPtr_reg[8]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire pop;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.last_split__0 (\bus_wide_gen.last_split__0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_0),
        .pop(pop),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (empty_n_reg_0),
        .\raddr_reg_reg[0]_1 (beat_valid),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split__0 ),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    empty_n_i_1
       (.I0(\mOutPtr[8]_i_6_n_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2__6_n_0),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_1_n_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFEFAFFFA)) 
    full_n_i_1__6
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__6_n_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[8]_0 ),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(full_n_i_3__4_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__4
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[8] ),
        .O(full_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__6 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_1__3 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[4]_i_3__3 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[8]_0 ),
        .O(full_n_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[5]_i_1__2 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFFF5000FFFC0003)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[6]_i_2__0_n_0 ),
        .I1(\mOutPtr[6]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hECFCFCFCFCFCFCEC)) 
    \mOutPtr[7]_i_1__0 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr[7]_i_2__1_n_0 ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000A3330)) 
    \mOutPtr[7]_i_2__1 
       (.I0(\mOutPtr[7]_i_4__2_n_0 ),
        .I1(\mOutPtr[8]_i_6_n_0 ),
        .I2(full_n_reg_1),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr[6]_i_3_n_0 ),
        .O(\mOutPtr[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \mOutPtr[7]_i_3__1 
       (.I0(\mOutPtr_reg[8]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(beat_valid),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[7]_i_4__2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr[6]_i_2__0_n_0 ),
        .O(\mOutPtr[7]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[8]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split__0 ),
        .I2(empty_n_reg_0),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[8]_0 ),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FBF8)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr[8]_i_4_n_0 ),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .I4(\mOutPtr[8]_i_6_n_0 ),
        .I5(\mOutPtr[8]_i_7_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFE55)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr[8]_i_8_n_0 ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(\mOutPtr[6]_i_2__0_n_0 ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mOutPtr[8]_i_4 
       (.I0(\mOutPtr[6]_i_2__0_n_0 ),
        .I1(\mOutPtr[8]_i_9_n_0 ),
        .I2(\mOutPtr_reg_n_0_[8] ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg[8]_0 ),
        .I1(full_n_reg_0),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr[8]_i_8_n_0 ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_6 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFF100000000)) 
    \mOutPtr[8]_i_7 
       (.I0(full_n_reg_1),
        .I1(pop),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr_reg_n_0_[8] ),
        .O(\mOutPtr[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_8 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[8]_i_9 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized6
   (dout_vld_reg_0,
    fifo_burst_ready,
    SR,
    E,
    \bus_wide_gen.ready_for_data__0 ,
    in,
    \could_multi_bursts.last_loop__10 ,
    \bus_wide_gen.first_pad ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    WVALID_Dummy_reg,
    ap_rst_n_inv,
    ap_clk,
    \could_multi_bursts.next_loop ,
    \mOutPtr_reg[4]_0 ,
    fifo_resp_ready,
    \mOutPtr_reg[4]_1 ,
    AWREADY_Dummy_0,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \bus_wide_gen.last_pad__0 ,
    WLAST_Dummy_reg_1);
  output dout_vld_reg_0;
  output fifo_burst_ready;
  output [0:0]SR;
  output [0:0]E;
  output \bus_wide_gen.ready_for_data__0 ;
  output [3:0]in;
  output \could_multi_bursts.last_loop__10 ;
  output \bus_wide_gen.first_pad ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output WVALID_Dummy_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input \could_multi_bursts.next_loop ;
  input \mOutPtr_reg[4]_0 ;
  input fifo_resp_ready;
  input \mOutPtr_reg[4]_1 ;
  input AWREADY_Dummy_0;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input \bus_wide_gen.last_pad__0 ;
  input WLAST_Dummy_reg_1;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__7_n_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire \raddr[0]_i_1__4_n_0 ;
  wire [3:0]raddr_reg;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_2,U_fifo_srl_n_3,U_fifo_srl_n_4}),
        .E(U_fifo_srl_n_1),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_0),
        .\could_multi_bursts.awlen_buf_reg[3] (\could_multi_bursts.awlen_buf_reg[3] ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .\could_multi_bursts.loop_cnt_reg[2] (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .dout_vld_reg(E),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_17),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(U_fifo_srl_n_19),
        .full_n_reg_0(full_n_i_2__7_n_0),
        .in(in),
        .\len_cnt_reg[7] (Q),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .\mOutPtr_reg[4] (fifo_burst_ready),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_1 ),
        .\mOutPtr_reg[4]_2 ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_12_in(p_12_in));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(WLAST_Dummy_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.last_pad__0 ),
        .O(\bus_wide_gen.first_pad ));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\mOutPtr_reg[4]_1 ),
        .I1(fifo_burst_ready),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_17),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__7_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(U_fifo_srl_n_19),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_19),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_19),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_19),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_19),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_19),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_3),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_2),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized7
   (req_fifo_valid,
    full_n_reg_0,
    \dout_reg[67] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \dout_reg[2] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    rs_req_ready,
    \dout_reg[67]_0 ,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [65:0]\dout_reg[67] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input \dout_reg[2] ;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input rs_req_ready;
  input \dout_reg[67]_0 ;
  input [65:0]in;

  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[2] ;
  wire [65:0]\dout_reg[67] ;
  wire \dout_reg[67]_0 ;
  wire dout_vld_i_1__8_n_0;
  wire dout_vld_i_2_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__8_n_0;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__5_n_0 ;
  wire \raddr[1]_i_1__5_n_0 ;
  wire \raddr[2]_i_1__5_n_0 ;
  wire \raddr[3]_i_1__5_n_0 ;
  wire \raddr[3]_i_2__5_n_0 ;
  wire \raddr[3]_i_3__5_n_0 ;
  wire [3:0]raddr_reg;
  wire req_fifo_valid;
  wire rs_req_ready;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized5 U_fifo_srl
       (.Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[2]_0 (full_n_reg_0),
        .\dout_reg[2]_1 (\dout_reg[2] ),
        .\dout_reg[67]_0 (\dout_reg[67] ),
        .\dout_reg[67]_1 (empty_n_reg_n_0),
        .\dout_reg[67]_2 (req_fifo_valid),
        .\dout_reg[67]_3 (\dout_reg[67]_0 ),
        .in(in),
        .rs_req_ready(rs_req_ready));
  LUT6 #(
    .INIT(64'hEAEEAA22EEEEEEEE)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_n_0),
        .I1(req_fifo_valid),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_i_2_n_0),
        .I4(dout_vld_reg_1),
        .I5(rs_req_ready),
        .O(dout_vld_i_1__8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    dout_vld_i_2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(dout_vld_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFDFFFFEEECEEEE)) 
    empty_n_i_1__0
       (.I0(p_8_in),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(empty_n_i_2__8_n_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__8
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__8_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_1__10 
       (.I0(p_8_in),
        .I1(p_12_in),
        .O(\mOutPtr[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000A8A0A8A0A8A)) 
    \mOutPtr[4]_i_3__7 
       (.I0(empty_n_reg_n_0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[67]_0 ),
        .I4(full_n_reg_0),
        .I5(\dout_reg[2] ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hF575000000000000)) 
    \mOutPtr[4]_i_4__3 
       (.I0(empty_n_reg_n_0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[67]_0 ),
        .I4(full_n_reg_0),
        .I5(\dout_reg[2] ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__5 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__5 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__5 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__5_n_0 ),
        .I3(p_8_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__5 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__5 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[1]_i_1__5_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[2]_i_1__5_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[3]_i_2__5_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_fifo" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized8
   (full_n_reg_0,
    data_buf,
    \bus_wide_gen.data_valid_reg ,
    flying_req_reg,
    Q,
    \last_cnt_reg[4] ,
    m_axi_gmem_WVALID,
    E,
    D,
    m_axi_gmem_WREADY_0,
    dout_vld_reg_0,
    full_n_reg_1,
    ap_rst_n_inv_reg,
    ap_rst_n_inv,
    ap_clk,
    \last_cnt_reg[1] ,
    WVALID_Dummy,
    WVALID_Dummy_reg,
    wdata_valid,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    \last_cnt_reg[4]_0 ,
    \data_p2_reg[2] ,
    in,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output data_buf;
  output \bus_wide_gen.data_valid_reg ;
  output flying_req_reg;
  output [36:0]Q;
  output \last_cnt_reg[4] ;
  output m_axi_gmem_WVALID;
  output [0:0]E;
  output [3:0]D;
  output m_axi_gmem_WREADY_0;
  output [0:0]dout_vld_reg_0;
  output full_n_reg_1;
  output ap_rst_n_inv_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input \last_cnt_reg[1] ;
  input WVALID_Dummy;
  input WVALID_Dummy_reg;
  input wdata_valid;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input [4:0]\last_cnt_reg[4]_0 ;
  input \data_p2_reg[2] ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [36:0]Q;
  wire U_fifo_srl_n_40;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \bus_wide_gen.data_valid_reg ;
  wire data_buf;
  wire \data_p2_reg[2] ;
  wire dout_vld_i_1__9_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__9_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [36:0]in;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[4] ;
  wire [4:0]\last_cnt_reg[4]_0 ;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__6_n_0 ;
  wire \raddr[2]_i_1__6_n_0 ;
  wire \raddr[3]_i_1__6_n_0 ;
  wire \raddr[3]_i_2__6_n_0 ;
  wire \raddr[3]_i_3__6_n_0 ;
  wire [3:0]raddr_reg;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire wdata_valid;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized6 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[2] (\data_p2_reg[2] ),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (U_fifo_srl_n_40),
        .\last_cnt_reg[1] (full_n_reg_0),
        .\last_cnt_reg[1]_0 (\last_cnt_reg[1] ),
        .\last_cnt_reg[4] (\last_cnt_reg[4] ),
        .\last_cnt_reg[4]_0 (\last_cnt_reg[4]_0 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(m_axi_gmem_WREADY_0),
        .pop(pop),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    WVALID_Dummy_i_1
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(WVALID_Dummy),
        .I3(WVALID_Dummy_reg),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hF7550000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_4 
       (.I0(WVALID_Dummy),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .I3(WVALID_Dummy_reg),
        .I4(wdata_valid),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    \data_buf[31]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(WVALID_Dummy),
        .I4(WVALID_Dummy_reg),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFFFFB000)) 
    \data_buf[31]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(WVALID_Dummy),
        .I3(WVALID_Dummy_reg),
        .I4(ap_rst_n_inv),
        .O(data_buf));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(m_axi_gmem_WREADY),
        .I3(U_fifo_srl_n_40),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__9_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__11_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFEAFA)) 
    full_n_i_1__9
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__9_n_0),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(pop),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[1]_i_1__11 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1__11 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__11 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .O(\mOutPtr[4]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__11_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(U_fifo_srl_n_40),
        .I1(fifo_valid),
        .O(m_axi_gmem_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9999999969999999)) 
    \raddr[1]_i_1__6 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_0),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[1] ),
        .I5(pop),
        .O(\raddr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__6 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__6 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__6_n_0 ),
        .I3(p_8_in_0),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__6 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \raddr[3]_i_3__6 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \raddr[3]_i_4__2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(p_8_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[1]_i_1__6_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[2]_i_1__6_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[3]_i_2__6_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_load
   (\bus_wide_gen.offset_full_n ,
    RREADY_Dummy,
    tmp_valid_reg_0,
    \bus_wide_gen.data_valid_reg_0 ,
    RBURST_READY_Dummy,
    we,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    full_n_reg,
    E,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[31]_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    full_n_reg_0,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ARREADY_Dummy,
    \mOutPtr_reg[8] ,
    ap_enable_reg_pp0_iter1,
    mem_reg_bram_0,
    ap_enable_reg_pp0_iter3,
    Q,
    \bus_wide_gen.ready_for_data__0 ,
    \raddr_reg[7]_i_4 ,
    input_image,
    \mem_reg[67][95]_srl32 ,
    ap_start,
    ap_done_reg,
    WEBWE,
    din);
  output \bus_wide_gen.offset_full_n ;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output \bus_wide_gen.data_valid_reg_0 ;
  output RBURST_READY_Dummy;
  output we;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output full_n_reg;
  output [0:0]E;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [31:0]\tmp_len_reg[31]_0 ;
  output \bus_wide_gen.data_valid_reg_1 ;
  output [1:0]full_n_reg_0;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ARREADY_Dummy;
  input [0:0]\mOutPtr_reg[8] ;
  input ap_enable_reg_pp0_iter1;
  input mem_reg_bram_0;
  input ap_enable_reg_pp0_iter3;
  input [3:0]Q;
  input \bus_wide_gen.ready_for_data__0 ;
  input \raddr_reg[7]_i_4 ;
  input [63:0]input_image;
  input [31:0]\mem_reg[67][95]_srl32 ;
  input ap_start;
  input ap_done_reg;
  input [0:0]WEBWE;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n_inv;
  wire ap_start;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_4;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire burst_ready;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_20 ;
  wire \bus_wide_gen.rreq_offset_n_21 ;
  wire \bus_wide_gen.rreq_offset_n_22 ;
  wire \bus_wide_gen.rreq_offset_n_23 ;
  wire \bus_wide_gen.rreq_offset_n_24 ;
  wire \bus_wide_gen.rreq_offset_n_25 ;
  wire \bus_wide_gen.rreq_offset_n_26 ;
  wire \bus_wide_gen.rreq_offset_n_28 ;
  wire \bus_wide_gen.rreq_offset_n_3 ;
  wire \bus_wide_gen.rreq_offset_n_30 ;
  wire \bus_wide_gen.rreq_offset_n_31 ;
  wire \bus_wide_gen.rreq_offset_n_32 ;
  wire \bus_wide_gen.rreq_offset_n_34 ;
  wire \bus_wide_gen.rreq_offset_n_38 ;
  wire \bus_wide_gen.rreq_offset_n_39 ;
  wire \bus_wide_gen.rreq_offset_n_4 ;
  wire \bus_wide_gen.rreq_offset_n_5 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [33:0]din;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_137;
  wire fifo_rreq_n_138;
  wire fifo_rreq_n_139;
  wire fifo_rreq_n_142;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_9;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire full_n_reg;
  wire [1:0]full_n_reg_0;
  wire [63:0]input_image;
  wire last_beat;
  wire [0:0]\mOutPtr_reg[8] ;
  wire [31:0]\mem_reg[67][95]_srl32 ;
  wire mem_reg_bram_0;
  wire next_rreq;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire pop;
  wire [4:0]raddr_reg;
  wire \raddr_reg[7]_i_4 ;
  wire ready_for_outstanding;
  wire [30:0]rreq_len;
  wire rreq_valid;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [31:0]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry__0_n_6;
  wire tmp_len0_carry__0_n_7;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__1_n_4;
  wire tmp_len0_carry__1_n_5;
  wire tmp_len0_carry__1_n_6;
  wire tmp_len0_carry__1_n_7;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__2_n_4;
  wire tmp_len0_carry__2_n_5;
  wire tmp_len0_carry__2_n_6;
  wire tmp_len0_carry__2_n_7;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [31:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid_reg_0;
  wire we;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:6]NLW_tmp_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_tmp_len0_carry__2_O_UNCONNECTED;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized5 buff_rdata
       (.WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split__0 (\bus_wide_gen.last_split__0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({burst_ready,last_beat,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .dout_vld_reg_0(buff_rdata_n_4),
        .empty_n_reg_0(buff_rdata_n_3),
        .full_n_reg_0(RREADY_Dummy),
        .full_n_reg_1(full_n_reg),
        .\mOutPtr_reg[8]_0 (\mOutPtr_reg[8] ),
        .pop(pop));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_10),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_9),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_8),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_7),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.rreq_offset_n_39 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_38 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_32 ),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_3 ,\bus_wide_gen.rreq_offset_n_4 ,\bus_wide_gen.rreq_offset_n_5 ,\bus_wide_gen.rreq_offset_n_6 ,\bus_wide_gen.rreq_offset_n_7 ,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 ,\bus_wide_gen.rreq_offset_n_10 ,\bus_wide_gen.rreq_offset_n_11 ,\bus_wide_gen.rreq_offset_n_12 ,\bus_wide_gen.rreq_offset_n_13 ,\bus_wide_gen.rreq_offset_n_14 ,\bus_wide_gen.rreq_offset_n_15 ,\bus_wide_gen.rreq_offset_n_16 ,\bus_wide_gen.rreq_offset_n_17 ,\bus_wide_gen.rreq_offset_n_18 ,\bus_wide_gen.rreq_offset_n_19 ,\bus_wide_gen.rreq_offset_n_20 ,\bus_wide_gen.rreq_offset_n_21 ,\bus_wide_gen.rreq_offset_n_22 ,\bus_wide_gen.rreq_offset_n_23 ,\bus_wide_gen.rreq_offset_n_24 ,\bus_wide_gen.rreq_offset_n_25 ,\bus_wide_gen.rreq_offset_n_26 }),
        .E(\bus_wide_gen.split_cnt_buf ),
        .Q({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .SR(\bus_wide_gen.rreq_offset_n_34 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(\bus_wide_gen.rreq_offset_n_32 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.rreq_offset_n_38 ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.last_split__0 (\bus_wide_gen.last_split__0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 ({\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ,\bus_wide_gen.split_cnt_buf_reg_n_0_[0] }),
        .\bus_wide_gen.split_cnt_buf_reg[0]_2 (buff_rdata_n_4),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_28 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.rreq_offset_n_39 ),
        .dout({burst_ready,last_beat,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .\dout_reg[1] (\tmp_len_reg[31]_0 [1:0]),
        .\dout_reg[2] ({\bus_wide_gen.rreq_offset_n_30 ,\bus_wide_gen.rreq_offset_n_31 }),
        .\dout_reg[3] (\tmp_addr_reg[63]_0 [1:0]),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(tmp_valid_reg_0),
        .next_rreq(next_rreq),
        .pop(pop),
        .\raddr_reg[7]_i_4 (\raddr_reg[7]_i_4 ),
        .\raddr_reg_reg[3] (buff_rdata_n_3),
        .ready_for_outstanding(ready_for_outstanding),
        .rreq_valid(rreq_valid),
        .sel(E));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_31 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(\bus_wide_gen.rreq_offset_n_34 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_30 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.rreq_offset_n_34 ));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized0_0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0[0]),
        .DI(fifo_rreq_n_107),
        .Q(Q[1:0]),
        .S({fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\dout_reg[72] ({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}),
        .\dout_reg[80] ({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}),
        .\dout_reg[88] ({fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132}),
        .\dout_reg[94] ({rreq_len,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106}),
        .\dout_reg[95] ({fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139}),
        .\dout_reg[95]_0 (fifo_rreq_n_142),
        .\dout_reg[95]_1 (tmp_valid_reg_0),
        .\dout_reg[95]_2 (\bus_wide_gen.offset_full_n ),
        .full_n_reg_0(full_n_reg_0),
        .input_image(input_image),
        .\mem_reg[67][95]_srl32 (\mem_reg[67][95]_srl32 ),
        .next_rreq(next_rreq),
        .\raddr_reg[4]_0 (raddr_reg),
        .\raddr_reg[6]_0 ({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .rreq_valid(rreq_valid));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[6]_i_3__0 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\bus_wide_gen.data_valid_reg_1 ));
  LUT6 #(
    .INIT(64'hB000B000B0000000)) 
    mem_reg_bram_0_i_2
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(mem_reg_bram_0),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(we));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(raddr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,raddr_reg[4:1],fifo_rreq_n_107}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_106),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_96),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_95),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_94),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_93),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_92),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_91),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_90),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_89),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_105),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_104),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_103),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_102),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_101),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_100),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_99),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_98),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_97),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(rreq_len[0]),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3,tmp_len0_carry_n_4,tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI(rreq_len[8:1]),
        .O(tmp_len0[8:1]),
        .S({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3,tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5,tmp_len0_carry__0_n_6,tmp_len0_carry__0_n_7}),
        .DI(rreq_len[16:9]),
        .O(tmp_len0[16:9]),
        .S({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3,tmp_len0_carry__1_n_4,tmp_len0_carry__1_n_5,tmp_len0_carry__1_n_6,tmp_len0_carry__1_n_7}),
        .DI(rreq_len[24:17]),
        .O(tmp_len0[24:17]),
        .S({fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry__2_CO_UNCONNECTED[7:6],tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3,tmp_len0_carry__2_n_4,tmp_len0_carry__2_n_5,tmp_len0_carry__2_n_6,tmp_len0_carry__2_n_7}),
        .DI({1'b0,1'b0,rreq_len[30:25]}),
        .O({NLW_tmp_len0_carry__2_O_UNCONNECTED[7],tmp_len0[31:25]}),
        .S({1'b0,fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139}));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[0]),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[1]),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_142),
        .Q(tmp_valid_reg_0),
        .R(ap_rst_n_inv));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_mem
   (rnext,
    pop,
    dout,
    raddr,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.offset_valid ,
    mem_reg_bram_0_0,
    mem_reg_bram_0_1,
    ap_clk,
    ap_rst_n_inv,
    Q,
    din,
    we);
  output [5:0]rnext;
  output pop;
  output [8:0]dout;
  input [5:0]raddr;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.offset_valid ;
  input mem_reg_bram_0_0;
  input mem_reg_bram_0_1;
  input ap_clk;
  input ap_rst_n_inv;
  input [5:0]Q;
  input [7:0]din;
  input we;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [7:0]din;
  wire [8:0]dout;
  wire mem_reg_bram_0_0;
  wire mem_reg_bram_0_1;
  wire mem_reg_bram_0_i_1_n_0;
  wire pop;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[5]_i_3_n_0 ;
  wire [5:0]rnext;
  wire we;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:9]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 6}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "567" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "62" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,din}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:9],dout}),
        .DOUTBDOUT(NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_bram_0_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,we,we}));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_1
       (.I0(ap_rst_n_inv),
        .I1(pop),
        .O(mem_reg_bram_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8F00)) 
    mem_reg_bram_0_i_3
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(mem_reg_bram_0_0),
        .I3(mem_reg_bram_0_1),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hB308)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_0 ),
        .I1(pop),
        .I2(\raddr_reg[5]_i_3_n_0 ),
        .I3(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hC060CCCC)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(\raddr_reg[5]_i_3_n_0 ),
        .I4(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(\raddr_reg[5]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_mem" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_mem__parameterized0
   (rnext,
    dout_vld_reg,
    dout,
    \raddr_reg_reg[0]_0 ,
    \bus_wide_gen.last_split__0 ,
    \raddr_reg_reg[0]_1 ,
    raddr,
    pop,
    \bus_wide_gen.offset_valid ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    din,
    WEBWE);
  output [7:0]rnext;
  output dout_vld_reg;
  output [33:0]dout;
  input \raddr_reg_reg[0]_0 ;
  input \bus_wide_gen.last_split__0 ;
  input \raddr_reg_reg[0]_1 ;
  input [7:0]raddr;
  input pop;
  input \bus_wide_gen.offset_valid ;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]Q;
  input [33:0]din;
  input [0:0]WEBWE;

  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [33:0]dout;
  wire dout_vld_reg;
  wire mem_reg_i_1_n_0;
  wire pop;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2__0_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_5_n_0 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[0]_1 ;
  wire [7:0]rnext;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(din[15:0]),
        .DINBDIN(din[31:16]),
        .DINPADINP(din[33:32]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(dout[15:0]),
        .DOUTBDOUT(dout[31:16]),
        .DOUTPADOUTP(dout[33:32]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hEAEE)) 
    mem_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\bus_wide_gen.last_split__0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .O(mem_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_6
       (.I0(\raddr_reg_reg[0]_1 ),
        .I1(dout[32]),
        .I2(\bus_wide_gen.offset_valid ),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h3F338088)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\bus_wide_gen.last_split__0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h44F4FFFF88080000)) 
    \raddr_reg[1]_i_1__0 
       (.I0(raddr[0]),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(raddr[1]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(\raddr_reg[7]_i_2_n_0 ),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(\raddr_reg[7]_i_2_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h88F8FFFF44040000)) 
    \raddr_reg[4]_i_1__0 
       (.I0(\raddr_reg[4]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[4]_i_2 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF88080000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(\raddr_reg[5]_i_2__0_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(\raddr_reg[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBB3F3300008088)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\bus_wide_gen.last_split__0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(\raddr_reg[7]_i_3_n_0 ),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hC060CCCC)) 
    \raddr_reg[7]_i_1 
       (.I0(raddr[6]),
        .I1(raddr[7]),
        .I2(\raddr_reg[7]_i_2_n_0 ),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(pop),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \raddr_reg[7]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(\raddr_reg[7]_i_5_n_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \raddr_reg[7]_i_3 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(\raddr_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \raddr_reg[7]_i_5 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(\raddr_reg[7]_i_5_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARADDR,
    Q,
    \state_reg[0] ,
    WEBWE,
    din,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[4] ,
    RREADY_Dummy,
    \bus_wide_gen.offset_full_n ,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem_ARREADY,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    D,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [61:0]m_axi_gmem_ARADDR;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]WEBWE;
  output [0:0]din;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[4] ;
  input RREADY_Dummy;
  input \bus_wide_gen.offset_full_n ;
  input \FSM_sequential_state_reg[1] ;
  input m_axi_gmem_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [63:0]\data_p2_reg[63] ;
  input [31:0]\data_p2_reg[95] ;
  input [32:0]D;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire burst_valid;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [63:0]\data_p2_reg[63] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [0:0]din;
  wire \end_addr[15]_i_2_n_0 ;
  wire \end_addr[15]_i_3_n_0 ;
  wire \end_addr[15]_i_4_n_0 ;
  wire \end_addr[15]_i_5_n_0 ;
  wire \end_addr[15]_i_6_n_0 ;
  wire \end_addr[15]_i_7_n_0 ;
  wire \end_addr[15]_i_8_n_0 ;
  wire \end_addr[15]_i_9_n_0 ;
  wire \end_addr[23]_i_2_n_0 ;
  wire \end_addr[23]_i_3_n_0 ;
  wire \end_addr[23]_i_4_n_0 ;
  wire \end_addr[23]_i_5_n_0 ;
  wire \end_addr[23]_i_6_n_0 ;
  wire \end_addr[23]_i_7_n_0 ;
  wire \end_addr[23]_i_8_n_0 ;
  wire \end_addr[23]_i_9_n_0 ;
  wire \end_addr[31]_i_2_n_0 ;
  wire \end_addr[31]_i_3_n_0 ;
  wire \end_addr[31]_i_4_n_0 ;
  wire \end_addr[31]_i_5_n_0 ;
  wire \end_addr[31]_i_6_n_0 ;
  wire \end_addr[31]_i_7_n_0 ;
  wire \end_addr[31]_i_8_n_0 ;
  wire \end_addr[31]_i_9_n_0 ;
  wire \end_addr[7]_i_2_n_0 ;
  wire \end_addr[7]_i_3_n_0 ;
  wire \end_addr[7]_i_4_n_0 ;
  wire \end_addr[7]_i_5_n_0 ;
  wire \end_addr[7]_i_6_n_0 ;
  wire \end_addr[7]_i_7_n_0 ;
  wire \end_addr[7]_i_8_n_0 ;
  wire \end_addr[7]_i_9_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_i_5__0_n_0;
  wire first_sect_carry__0_i_6__0_n_0;
  wire first_sect_carry__0_i_7__0_n_0;
  wire first_sect_carry__0_i_8__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_i_5__0_n_0;
  wire first_sect_carry_i_6__0_n_0;
  wire first_sect_carry_i_7__0_n_0;
  wire first_sect_carry_i_8__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_i_5__0_n_0;
  wire last_sect_carry__0_i_6__0_n_0;
  wire last_sect_carry__0_i_7__0_n_0;
  wire last_sect_carry__0_i_8__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_i_5__0_n_0;
  wire last_sect_carry_i_6__0_n_0;
  wire last_sect_carry_i_7__0_n_0;
  wire last_sect_carry_i_8__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire \mOutPtr_reg[4] ;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_13_in;
  wire p_14_in;
  wire [11:0]p_1_in;
  wire pop;
  wire push;
  wire rreq_handling_reg_n_0;
  wire rreq_valid;
  wire rs_rreq_n_1;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_182;
  wire rs_rreq_n_183;
  wire rs_rreq_n_184;
  wire rs_rreq_n_185;
  wire rs_rreq_n_186;
  wire rs_rreq_n_187;
  wire rs_rreq_n_188;
  wire rs_rreq_n_189;
  wire rs_rreq_n_19;
  wire rs_rreq_n_190;
  wire rs_rreq_n_191;
  wire rs_rreq_n_192;
  wire rs_rreq_n_193;
  wire rs_rreq_n_194;
  wire rs_rreq_n_195;
  wire rs_rreq_n_196;
  wire rs_rreq_n_197;
  wire rs_rreq_n_198;
  wire rs_rreq_n_199;
  wire rs_rreq_n_2;
  wire rs_rreq_n_20;
  wire rs_rreq_n_200;
  wire rs_rreq_n_201;
  wire rs_rreq_n_202;
  wire rs_rreq_n_203;
  wire rs_rreq_n_204;
  wire rs_rreq_n_205;
  wire rs_rreq_n_206;
  wire rs_rreq_n_207;
  wire rs_rreq_n_208;
  wire rs_rreq_n_209;
  wire rs_rreq_n_21;
  wire rs_rreq_n_210;
  wire rs_rreq_n_211;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_3;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_9;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf[4]_i_1__0_n_0 ;
  wire \sect_len_buf[5]_i_1__0_n_0 ;
  wire \sect_len_buf[6]_i_1__0_n_0 ;
  wire \sect_len_buf[7]_i_1__0_n_0 ;
  wire \sect_len_buf[8]_i_1__0_n_0 ;
  wire \sect_len_buf[9]_i_2__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [7:6]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[8]_i_7 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_gmem_ARADDR[14:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_gmem_ARADDR[22:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(m_axi_gmem_ARADDR[30:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(m_axi_gmem_ARADDR[38:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(m_axi_gmem_ARADDR[46:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(m_axi_gmem_ARADDR[54:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [7:6],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_4 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:55]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .DI({m_axi_gmem_ARADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 ,\could_multi_bursts.araddr_buf[8]_i_5_n_0 ,\could_multi_bursts.araddr_buf[8]_i_6_n_0 ,\could_multi_bursts.araddr_buf[8]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_2 
       (.I0(rs_rreq_n_143),
        .I1(rs_rreq_n_79),
        .O(\end_addr[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_3 
       (.I0(rs_rreq_n_144),
        .I1(rs_rreq_n_80),
        .O(\end_addr[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_4 
       (.I0(rs_rreq_n_145),
        .I1(rs_rreq_n_81),
        .O(\end_addr[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_5 
       (.I0(rs_rreq_n_146),
        .I1(rs_rreq_n_82),
        .O(\end_addr[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_6 
       (.I0(rs_rreq_n_147),
        .I1(p_1_in[11]),
        .O(\end_addr[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_7 
       (.I0(rs_rreq_n_148),
        .I1(p_1_in[10]),
        .O(\end_addr[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_8 
       (.I0(rs_rreq_n_149),
        .I1(p_1_in[9]),
        .O(\end_addr[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_9 
       (.I0(rs_rreq_n_150),
        .I1(p_1_in[8]),
        .O(\end_addr[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_2 
       (.I0(rs_rreq_n_135),
        .I1(rs_rreq_n_71),
        .O(\end_addr[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_3 
       (.I0(rs_rreq_n_136),
        .I1(rs_rreq_n_72),
        .O(\end_addr[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_4 
       (.I0(rs_rreq_n_137),
        .I1(rs_rreq_n_73),
        .O(\end_addr[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_5 
       (.I0(rs_rreq_n_138),
        .I1(rs_rreq_n_74),
        .O(\end_addr[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_6 
       (.I0(rs_rreq_n_139),
        .I1(rs_rreq_n_75),
        .O(\end_addr[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_7 
       (.I0(rs_rreq_n_140),
        .I1(rs_rreq_n_76),
        .O(\end_addr[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_8 
       (.I0(rs_rreq_n_141),
        .I1(rs_rreq_n_77),
        .O(\end_addr[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_9 
       (.I0(rs_rreq_n_142),
        .I1(rs_rreq_n_78),
        .O(\end_addr[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_2 
       (.I0(rs_rreq_n_127),
        .I1(rs_rreq_n_63),
        .O(\end_addr[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_3 
       (.I0(rs_rreq_n_128),
        .I1(rs_rreq_n_64),
        .O(\end_addr[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_4 
       (.I0(rs_rreq_n_129),
        .I1(rs_rreq_n_65),
        .O(\end_addr[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_5 
       (.I0(rs_rreq_n_130),
        .I1(rs_rreq_n_66),
        .O(\end_addr[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_6 
       (.I0(rs_rreq_n_131),
        .I1(rs_rreq_n_67),
        .O(\end_addr[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_7 
       (.I0(rs_rreq_n_132),
        .I1(rs_rreq_n_68),
        .O(\end_addr[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_8 
       (.I0(rs_rreq_n_133),
        .I1(rs_rreq_n_69),
        .O(\end_addr[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_9 
       (.I0(rs_rreq_n_134),
        .I1(rs_rreq_n_70),
        .O(\end_addr[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_2 
       (.I0(rs_rreq_n_151),
        .I1(p_1_in[7]),
        .O(\end_addr[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_3 
       (.I0(rs_rreq_n_152),
        .I1(p_1_in[6]),
        .O(\end_addr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_4 
       (.I0(rs_rreq_n_153),
        .I1(p_1_in[5]),
        .O(\end_addr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_5 
       (.I0(rs_rreq_n_154),
        .I1(p_1_in[4]),
        .O(\end_addr[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_6 
       (.I0(rs_rreq_n_155),
        .I1(p_1_in[3]),
        .O(\end_addr[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_7 
       (.I0(rs_rreq_n_156),
        .I1(p_1_in[2]),
        .O(\end_addr[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_8 
       (.I0(rs_rreq_n_157),
        .I1(p_1_in[1]),
        .O(\end_addr[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_9 
       (.I0(rs_rreq_n_158),
        .I1(p_1_in[0]),
        .O(\end_addr[7]_i_9_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_54),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_53),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_52),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_51),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_50),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_49),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_48),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_47),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_46),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_45),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_44),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_43),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_42),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_41),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_40),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_39),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_38),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_37),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_36),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_35),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_62),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_34),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_33),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_32),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_31),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_30),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_29),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_28),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_27),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_26),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_25),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_61),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_24),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_23),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_22),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_21),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_20),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_19),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_18),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_17),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_16),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_15),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_60),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_14),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_13),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_12),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_11),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_10),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_9),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_8),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_7),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_6),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_5),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_59),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_4),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_3),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_2),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_1),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_58),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_57),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_56),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_55),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2_4 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_0),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4] ),
        .p_13_in(p_13_in),
        .pop(pop),
        .push(push));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2_5 fifo_rctl
       (.CO(last_sect),
        .E(fifo_rctl_n_1),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(fifo_rctl_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_rctl_n_5),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_7),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_9),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_10),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_11),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_12),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_13),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_14),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_14_in(p_14_in),
        .push(push),
        .rreq_handling_reg(fifo_rctl_n_8),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .\sect_addr_buf_reg[11] (first_sect));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0,first_sect_carry_i_5__0_n_0,first_sect_carry_i_6__0_n_0,first_sect_carry_i_7__0_n_0,first_sect_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0,first_sect_carry__0_i_5__0_n_0,first_sect_carry__0_i_6__0_n_0,first_sect_carry__0_i_7__0_n_0,first_sect_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_8__0_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0,last_sect_carry_i_5__0_n_0,last_sect_carry_i_6__0_n_0,last_sect_carry_i_7__0_n_0,last_sect_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0,last_sect_carry__0_i_5__0_n_0,last_sect_carry__0_i_6__0_n_0,last_sect_carry__0_i_7__0_n_0,last_sect_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(p_0_in0_in[46]),
        .I1(\sect_cnt_reg_n_0_[46] ),
        .I2(p_0_in0_in[45]),
        .I3(\sect_cnt_reg_n_0_[45] ),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(p_0_in0_in[43]),
        .I1(\sect_cnt_reg_n_0_[43] ),
        .I2(p_0_in0_in[42]),
        .I3(\sect_cnt_reg_n_0_[42] ),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(p_0_in0_in[40]),
        .I1(\sect_cnt_reg_n_0_[40] ),
        .I2(p_0_in0_in[39]),
        .I3(\sect_cnt_reg_n_0_[39] ),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(p_0_in0_in[37]),
        .I1(\sect_cnt_reg_n_0_[37] ),
        .I2(p_0_in0_in[36]),
        .I3(\sect_cnt_reg_n_0_[36] ),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5__0
       (.I0(p_0_in0_in[34]),
        .I1(\sect_cnt_reg_n_0_[34] ),
        .I2(p_0_in0_in[33]),
        .I3(\sect_cnt_reg_n_0_[33] ),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6__0
       (.I0(p_0_in0_in[31]),
        .I1(\sect_cnt_reg_n_0_[31] ),
        .I2(p_0_in0_in[30]),
        .I3(\sect_cnt_reg_n_0_[30] ),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7__0
       (.I0(p_0_in0_in[28]),
        .I1(\sect_cnt_reg_n_0_[28] ),
        .I2(p_0_in0_in[27]),
        .I3(\sect_cnt_reg_n_0_[27] ),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8__0
       (.I0(p_0_in0_in[25]),
        .I1(\sect_cnt_reg_n_0_[25] ),
        .I2(p_0_in0_in[24]),
        .I3(\sect_cnt_reg_n_0_[24] ),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1__0
       (.I0(p_0_in0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(p_0_in0_in[49]),
        .I1(\sect_cnt_reg_n_0_[49] ),
        .I2(p_0_in0_in[48]),
        .I3(\sect_cnt_reg_n_0_[48] ),
        .I4(\sect_cnt_reg_n_0_[50] ),
        .I5(p_0_in0_in[50]),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(p_0_in0_in[22]),
        .I1(\sect_cnt_reg_n_0_[22] ),
        .I2(p_0_in0_in[21]),
        .I3(\sect_cnt_reg_n_0_[21] ),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(p_0_in0_in[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in0_in[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(p_0_in0_in[16]),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(p_0_in0_in[15]),
        .I3(\sect_cnt_reg_n_0_[15] ),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[13]),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(p_0_in0_in[12]),
        .I3(\sect_cnt_reg_n_0_[12] ),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5__0
       (.I0(p_0_in0_in[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(p_0_in0_in[9]),
        .I3(\sect_cnt_reg_n_0_[9] ),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6__0
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(p_0_in0_in[6]),
        .I3(\sect_cnt_reg_n_0_[6] ),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7__0
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(p_0_in0_in[3]),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8__0
       (.I0(p_0_in0_in[1]),
        .I1(\sect_cnt_reg_n_0_[1] ),
        .I2(p_0_in0_in[0]),
        .I3(\sect_cnt_reg_n_0_[0] ),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_8__0_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_8),
        .Q(rreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice_6 rs_rreq
       (.D({rs_rreq_n_1,rs_rreq_n_2,rs_rreq_n_3,rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62}),
        .E(E),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q({rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,p_1_in,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158}),
        .S({\end_addr[7]_i_2_n_0 ,\end_addr[7]_i_3_n_0 ,\end_addr[7]_i_4_n_0 ,\end_addr[7]_i_5_n_0 ,\end_addr[7]_i_6_n_0 ,\end_addr[7]_i_7_n_0 ,\end_addr[7]_i_8_n_0 ,\end_addr[7]_i_9_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.sect_handling_reg_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\data_p1_reg[63]_0 ({rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181,rs_rreq_n_182,rs_rreq_n_183,rs_rreq_n_184,rs_rreq_n_185,rs_rreq_n_186,rs_rreq_n_187,rs_rreq_n_188,rs_rreq_n_189,rs_rreq_n_190,rs_rreq_n_191,rs_rreq_n_192,rs_rreq_n_193,rs_rreq_n_194,rs_rreq_n_195,rs_rreq_n_196,rs_rreq_n_197,rs_rreq_n_198,rs_rreq_n_199,rs_rreq_n_200,rs_rreq_n_201,rs_rreq_n_202,rs_rreq_n_203,rs_rreq_n_204,rs_rreq_n_205,rs_rreq_n_206,rs_rreq_n_207,rs_rreq_n_208,rs_rreq_n_209,rs_rreq_n_210,rs_rreq_n_211}),
        .\data_p1_reg[74]_0 (beat_len1),
        .\data_p2_reg[95]_0 ({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .\end_addr_reg[15] ({\end_addr[15]_i_2_n_0 ,\end_addr[15]_i_3_n_0 ,\end_addr[15]_i_4_n_0 ,\end_addr[15]_i_5_n_0 ,\end_addr[15]_i_6_n_0 ,\end_addr[15]_i_7_n_0 ,\end_addr[15]_i_8_n_0 ,\end_addr[15]_i_9_n_0 }),
        .\end_addr_reg[23] ({\end_addr[23]_i_2_n_0 ,\end_addr[23]_i_3_n_0 ,\end_addr[23]_i_4_n_0 ,\end_addr[23]_i_5_n_0 ,\end_addr[23]_i_6_n_0 ,\end_addr[23]_i_7_n_0 ,\end_addr[23]_i_8_n_0 ,\end_addr[23]_i_9_n_0 }),
        .\end_addr_reg[31] ({\end_addr[31]_i_2_n_0 ,\end_addr[31]_i_3_n_0 ,\end_addr[31]_i_4_n_0 ,\end_addr[31]_i_5_n_0 ,\end_addr[31]_i_6_n_0 ,\end_addr[31]_i_7_n_0 ,\end_addr[31]_i_8_n_0 ,\end_addr[31]_i_9_n_0 }),
        .next_rreq(next_rreq),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\state_reg[0]_0 (rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] ,\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] ,\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] ,\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] ,\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_211),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_201),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_200),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_199),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_198),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_197),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_196),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_195),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_194),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_193),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_192),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_210),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_191),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_190),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_189),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_188),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_187),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_186),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_185),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_184),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_183),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_182),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_209),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_181),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_180),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_179),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_178),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_177),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_176),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_175),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_174),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_173),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_172),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_208),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_171),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_170),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_169),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_168),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_167),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_166),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_165),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_164),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_163),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_162),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_207),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_161),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_160),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_206),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_205),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_204),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_203),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_202),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_129),
        .Q(p_0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_128),
        .Q(p_0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(p_0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_126),
        .Q(p_0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_125),
        .Q(p_0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_124),
        .Q(p_0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_123),
        .Q(p_0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_122),
        .Q(p_0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_121),
        .Q(p_0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_120),
        .Q(p_0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_119),
        .Q(p_0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_118),
        .Q(p_0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_117),
        .Q(p_0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(p_0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(p_0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(p_0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(p_0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(p_0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(p_0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(p_0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(p_0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    D,
    Q,
    \state_reg[0]_0 ,
    \data_p1_reg[63]_0 ,
    \data_p1_reg[74]_0 ,
    ap_rst_n_inv,
    ap_clk,
    S,
    \end_addr_reg[15] ,
    \end_addr_reg[23] ,
    \end_addr_reg[31] ,
    \bus_wide_gen.offset_full_n ,
    tmp_valid,
    next_wreq,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    \data_p2_reg[95]_0 ,
    E);
  output s_ready_t_reg_0;
  output [61:0]D;
  output [95:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]\data_p1_reg[63]_0 ;
  output [9:0]\data_p1_reg[74]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]S;
  input [7:0]\end_addr_reg[15] ;
  input [7:0]\end_addr_reg[23] ;
  input [7:0]\end_addr_reg[31] ;
  input \bus_wide_gen.offset_full_n ;
  input tmp_valid;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input [95:0]\data_p2_reg[95]_0 ;
  input [0:0]E;

  wire [61:0]D;
  wire [0:0]E;
  wire [95:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \beat_len[6]_i_2_n_0 ;
  wire \beat_len[9]_i_2_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [51:0]\data_p1_reg[63]_0 ;
  wire [9:0]\data_p1_reg[74]_0 ;
  wire [95:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [7:0]\end_addr_reg[15] ;
  wire \end_addr_reg[15]_i_1_n_0 ;
  wire \end_addr_reg[15]_i_1_n_1 ;
  wire \end_addr_reg[15]_i_1_n_2 ;
  wire \end_addr_reg[15]_i_1_n_3 ;
  wire \end_addr_reg[15]_i_1_n_4 ;
  wire \end_addr_reg[15]_i_1_n_5 ;
  wire \end_addr_reg[15]_i_1_n_6 ;
  wire \end_addr_reg[15]_i_1_n_7 ;
  wire [7:0]\end_addr_reg[23] ;
  wire \end_addr_reg[23]_i_1_n_0 ;
  wire \end_addr_reg[23]_i_1_n_1 ;
  wire \end_addr_reg[23]_i_1_n_2 ;
  wire \end_addr_reg[23]_i_1_n_3 ;
  wire \end_addr_reg[23]_i_1_n_4 ;
  wire \end_addr_reg[23]_i_1_n_5 ;
  wire \end_addr_reg[23]_i_1_n_6 ;
  wire \end_addr_reg[23]_i_1_n_7 ;
  wire [7:0]\end_addr_reg[31] ;
  wire \end_addr_reg[31]_i_1_n_0 ;
  wire \end_addr_reg[31]_i_1_n_1 ;
  wire \end_addr_reg[31]_i_1_n_2 ;
  wire \end_addr_reg[31]_i_1_n_3 ;
  wire \end_addr_reg[31]_i_1_n_4 ;
  wire \end_addr_reg[31]_i_1_n_5 ;
  wire \end_addr_reg[31]_i_1_n_6 ;
  wire \end_addr_reg[31]_i_1_n_7 ;
  wire \end_addr_reg[39]_i_1_n_0 ;
  wire \end_addr_reg[39]_i_1_n_1 ;
  wire \end_addr_reg[39]_i_1_n_2 ;
  wire \end_addr_reg[39]_i_1_n_3 ;
  wire \end_addr_reg[39]_i_1_n_4 ;
  wire \end_addr_reg[39]_i_1_n_5 ;
  wire \end_addr_reg[39]_i_1_n_6 ;
  wire \end_addr_reg[39]_i_1_n_7 ;
  wire \end_addr_reg[47]_i_1_n_0 ;
  wire \end_addr_reg[47]_i_1_n_1 ;
  wire \end_addr_reg[47]_i_1_n_2 ;
  wire \end_addr_reg[47]_i_1_n_3 ;
  wire \end_addr_reg[47]_i_1_n_4 ;
  wire \end_addr_reg[47]_i_1_n_5 ;
  wire \end_addr_reg[47]_i_1_n_6 ;
  wire \end_addr_reg[47]_i_1_n_7 ;
  wire \end_addr_reg[55]_i_1_n_0 ;
  wire \end_addr_reg[55]_i_1_n_1 ;
  wire \end_addr_reg[55]_i_1_n_2 ;
  wire \end_addr_reg[55]_i_1_n_3 ;
  wire \end_addr_reg[55]_i_1_n_4 ;
  wire \end_addr_reg[55]_i_1_n_5 ;
  wire \end_addr_reg[55]_i_1_n_6 ;
  wire \end_addr_reg[55]_i_1_n_7 ;
  wire \end_addr_reg[63]_i_1_n_1 ;
  wire \end_addr_reg[63]_i_1_n_2 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_4 ;
  wire \end_addr_reg[63]_i_1_n_5 ;
  wire \end_addr_reg[63]_i_1_n_6 ;
  wire \end_addr_reg[63]_i_1_n_7 ;
  wire \end_addr_reg[7]_i_1_n_0 ;
  wire \end_addr_reg[7]_i_1_n_1 ;
  wire \end_addr_reg[7]_i_1_n_2 ;
  wire \end_addr_reg[7]_i_1_n_3 ;
  wire \end_addr_reg[7]_i_1_n_4 ;
  wire \end_addr_reg[7]_i_1_n_5 ;
  wire \end_addr_reg[7]_i_1_n_6 ;
  wire \end_addr_reg[7]_i_1_n_7 ;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire tmp_valid;
  wire [7:7]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_end_addr_reg[7]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000062622262)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(tmp_valid),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(next_wreq),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h22222222B4844484)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(next_wreq),
        .I1(state__0[1]),
        .I2(tmp_valid),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h1777E888)) 
    \beat_len[0]_i_1 
       (.I0(Q[65]),
        .I1(Q[1]),
        .I2(Q[64]),
        .I3(Q[0]),
        .I4(Q[66]),
        .O(\data_p1_reg[74]_0 [0]));
  LUT6 #(
    .INIT(64'h077FFFFFF8800000)) 
    \beat_len[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[64]),
        .I2(Q[1]),
        .I3(Q[65]),
        .I4(Q[66]),
        .I5(Q[67]),
        .O(\data_p1_reg[74]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \beat_len[2]_i_1 
       (.I0(\beat_len[6]_i_2_n_0 ),
        .I1(Q[68]),
        .O(\data_p1_reg[74]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_len[3]_i_1 
       (.I0(Q[68]),
        .I1(\beat_len[6]_i_2_n_0 ),
        .I2(Q[69]),
        .O(\data_p1_reg[74]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \beat_len[4]_i_1 
       (.I0(\beat_len[6]_i_2_n_0 ),
        .I1(Q[68]),
        .I2(Q[69]),
        .I3(Q[70]),
        .O(\data_p1_reg[74]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \beat_len[5]_i_1 
       (.I0(Q[69]),
        .I1(Q[68]),
        .I2(\beat_len[6]_i_2_n_0 ),
        .I3(Q[70]),
        .I4(Q[71]),
        .O(\data_p1_reg[74]_0 [5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \beat_len[6]_i_1 
       (.I0(Q[71]),
        .I1(Q[70]),
        .I2(\beat_len[6]_i_2_n_0 ),
        .I3(Q[68]),
        .I4(Q[69]),
        .I5(Q[72]),
        .O(\data_p1_reg[74]_0 [6]));
  LUT6 #(
    .INIT(64'h077FFFFFFFFFFFFF)) 
    \beat_len[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[64]),
        .I2(Q[1]),
        .I3(Q[65]),
        .I4(Q[66]),
        .I5(Q[67]),
        .O(\beat_len[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \beat_len[7]_i_1 
       (.I0(\beat_len[9]_i_2_n_0 ),
        .I1(Q[73]),
        .O(\data_p1_reg[74]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_len[8]_i_1 
       (.I0(Q[73]),
        .I1(\beat_len[9]_i_2_n_0 ),
        .I2(Q[74]),
        .O(\data_p1_reg[74]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \beat_len[9]_i_1 
       (.I0(Q[74]),
        .I1(\beat_len[9]_i_2_n_0 ),
        .I2(Q[73]),
        .I3(Q[75]),
        .O(\data_p1_reg[74]_0 [9]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \beat_len[9]_i_2 
       (.I0(Q[71]),
        .I1(Q[70]),
        .I2(\beat_len[6]_i_2_n_0 ),
        .I3(Q[68]),
        .I4(Q[69]),
        .I5(Q[72]),
        .O(\beat_len[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [92]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [93]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [94]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200FF00A2A2)) 
    \data_p1[95]_i_1 
       (.I0(tmp_valid),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_wreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [95]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [92]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [93]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [94]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [95]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[15]_i_1 
       (.CI(\end_addr_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[15]_i_1_n_0 ,\end_addr_reg[15]_i_1_n_1 ,\end_addr_reg[15]_i_1_n_2 ,\end_addr_reg[15]_i_1_n_3 ,\end_addr_reg[15]_i_1_n_4 ,\end_addr_reg[15]_i_1_n_5 ,\end_addr_reg[15]_i_1_n_6 ,\end_addr_reg[15]_i_1_n_7 }),
        .DI(Q[15:8]),
        .O(D[13:6]),
        .S(\end_addr_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[23]_i_1 
       (.CI(\end_addr_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[23]_i_1_n_0 ,\end_addr_reg[23]_i_1_n_1 ,\end_addr_reg[23]_i_1_n_2 ,\end_addr_reg[23]_i_1_n_3 ,\end_addr_reg[23]_i_1_n_4 ,\end_addr_reg[23]_i_1_n_5 ,\end_addr_reg[23]_i_1_n_6 ,\end_addr_reg[23]_i_1_n_7 }),
        .DI(Q[23:16]),
        .O(D[21:14]),
        .S(\end_addr_reg[23] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[31]_i_1 
       (.CI(\end_addr_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[31]_i_1_n_0 ,\end_addr_reg[31]_i_1_n_1 ,\end_addr_reg[31]_i_1_n_2 ,\end_addr_reg[31]_i_1_n_3 ,\end_addr_reg[31]_i_1_n_4 ,\end_addr_reg[31]_i_1_n_5 ,\end_addr_reg[31]_i_1_n_6 ,\end_addr_reg[31]_i_1_n_7 }),
        .DI(Q[31:24]),
        .O(D[29:22]),
        .S(\end_addr_reg[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[39]_i_1 
       (.CI(\end_addr_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[39]_i_1_n_0 ,\end_addr_reg[39]_i_1_n_1 ,\end_addr_reg[39]_i_1_n_2 ,\end_addr_reg[39]_i_1_n_3 ,\end_addr_reg[39]_i_1_n_4 ,\end_addr_reg[39]_i_1_n_5 ,\end_addr_reg[39]_i_1_n_6 ,\end_addr_reg[39]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[37:30]),
        .S(Q[39:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[47]_i_1 
       (.CI(\end_addr_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[47]_i_1_n_0 ,\end_addr_reg[47]_i_1_n_1 ,\end_addr_reg[47]_i_1_n_2 ,\end_addr_reg[47]_i_1_n_3 ,\end_addr_reg[47]_i_1_n_4 ,\end_addr_reg[47]_i_1_n_5 ,\end_addr_reg[47]_i_1_n_6 ,\end_addr_reg[47]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[45:38]),
        .S(Q[47:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[55]_i_1 
       (.CI(\end_addr_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[55]_i_1_n_0 ,\end_addr_reg[55]_i_1_n_1 ,\end_addr_reg[55]_i_1_n_2 ,\end_addr_reg[55]_i_1_n_3 ,\end_addr_reg[55]_i_1_n_4 ,\end_addr_reg[55]_i_1_n_5 ,\end_addr_reg[55]_i_1_n_6 ,\end_addr_reg[55]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[53:46]),
        .S(Q[55:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[55]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [7],\end_addr_reg[63]_i_1_n_1 ,\end_addr_reg[63]_i_1_n_2 ,\end_addr_reg[63]_i_1_n_3 ,\end_addr_reg[63]_i_1_n_4 ,\end_addr_reg[63]_i_1_n_5 ,\end_addr_reg[63]_i_1_n_6 ,\end_addr_reg[63]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[61:54]),
        .S(Q[63:56]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[7]_i_1_n_0 ,\end_addr_reg[7]_i_1_n_1 ,\end_addr_reg[7]_i_1_n_2 ,\end_addr_reg[7]_i_1_n_3 ,\end_addr_reg[7]_i_1_n_4 ,\end_addr_reg[7]_i_1_n_5 ,\end_addr_reg[7]_i_1_n_6 ,\end_addr_reg[7]_i_1_n_7 }),
        .DI(Q[7:0]),
        .O({D[5:0],\NLW_end_addr_reg[7]_i_1_O_UNCONNECTED [1:0]}),
        .S(S));
  LUT6 #(
    .INIT(64'hFF55FF55DF11FF11)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(tmp_valid),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(next_wreq),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(\data_p1_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(\data_p1_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(\data_p1_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(\data_p1_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(\data_p1_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(\data_p1_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(\data_p1_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(\data_p1_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(\data_p1_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(\data_p1_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[31]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(\data_p1_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(\data_p1_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[32]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(\data_p1_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[33]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(\data_p1_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[34]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(\data_p1_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[35]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(\data_p1_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[36]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(\data_p1_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[37]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(\data_p1_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[38]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(\data_p1_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[39]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(\data_p1_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[40]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(\data_p1_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[41]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(\data_p1_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(\data_p1_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[42]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(\data_p1_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[43]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(\data_p1_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[44]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(\data_p1_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[45]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(\data_p1_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[46]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(\data_p1_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[47]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(\data_p1_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[48]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(\data_p1_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[49]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(\data_p1_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[50]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(\data_p1_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[51]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(\data_p1_reg[63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(\data_p1_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[52]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(\data_p1_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[53]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(\data_p1_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[54]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(\data_p1_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[55]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(\data_p1_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[56]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(\data_p1_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[57]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(\data_p1_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[58]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(\data_p1_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[59]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(\data_p1_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[60]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(\data_p1_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[61]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(\data_p1_reg[63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(\data_p1_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[62]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(\data_p1_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[63]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(\data_p1_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(\data_p1_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(\data_p1_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(\data_p1_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(\data_p1_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(\data_p1_reg[63]_0 [9]));
  LUT6 #(
    .INIT(64'hB0FFFFFF80008000)) 
    \state[0]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_0),
        .I2(tmp_valid),
        .I3(state),
        .I4(next_wreq),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFFBBBBBBBB)) 
    \state[1]_i_1 
       (.I0(next_wreq),
        .I1(\state_reg[0]_0 ),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(tmp_valid),
        .I5(state),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_reg_slice" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice_6
   (s_ready_t_reg_0,
    D,
    Q,
    \state_reg[0]_0 ,
    \data_p1_reg[63]_0 ,
    \could_multi_bursts.last_loop__10 ,
    \data_p1_reg[74]_0 ,
    ap_rst_n_inv,
    ap_clk,
    S,
    \end_addr_reg[15] ,
    \end_addr_reg[23] ,
    \end_addr_reg[31] ,
    \bus_wide_gen.offset_full_n ,
    \FSM_sequential_state_reg[1]_0 ,
    next_rreq,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \data_p2_reg[95]_0 ,
    E);
  output s_ready_t_reg_0;
  output [61:0]D;
  output [95:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]\data_p1_reg[63]_0 ;
  output \could_multi_bursts.last_loop__10 ;
  output [9:0]\data_p1_reg[74]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]S;
  input [7:0]\end_addr_reg[15] ;
  input [7:0]\end_addr_reg[23] ;
  input [7:0]\end_addr_reg[31] ;
  input \bus_wide_gen.offset_full_n ;
  input \FSM_sequential_state_reg[1]_0 ;
  input next_rreq;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input [5:0]\could_multi_bursts.sect_handling_reg ;
  input [5:0]\could_multi_bursts.sect_handling_reg_0 ;
  input [95:0]\data_p2_reg[95]_0 ;
  input [0:0]E;

  wire [61:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [95:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \beat_len[6]_i_2__0_n_0 ;
  wire \beat_len[9]_i_2__0_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.sect_handling_reg ;
  wire [5:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[64]_i_1__1_n_0 ;
  wire \data_p1[65]_i_1__1_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__0_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[86]_i_1__0_n_0 ;
  wire \data_p1[87]_i_1__0_n_0 ;
  wire \data_p1[88]_i_1__0_n_0 ;
  wire \data_p1[89]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[90]_i_1__0_n_0 ;
  wire \data_p1[91]_i_1__0_n_0 ;
  wire \data_p1[92]_i_1__0_n_0 ;
  wire \data_p1[93]_i_1__0_n_0 ;
  wire \data_p1[94]_i_1__0_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [51:0]\data_p1_reg[63]_0 ;
  wire [9:0]\data_p1_reg[74]_0 ;
  wire [95:0]data_p2;
  wire [95:0]\data_p2_reg[95]_0 ;
  wire [7:0]\end_addr_reg[15] ;
  wire \end_addr_reg[15]_i_1__0_n_0 ;
  wire \end_addr_reg[15]_i_1__0_n_1 ;
  wire \end_addr_reg[15]_i_1__0_n_2 ;
  wire \end_addr_reg[15]_i_1__0_n_3 ;
  wire \end_addr_reg[15]_i_1__0_n_4 ;
  wire \end_addr_reg[15]_i_1__0_n_5 ;
  wire \end_addr_reg[15]_i_1__0_n_6 ;
  wire \end_addr_reg[15]_i_1__0_n_7 ;
  wire [7:0]\end_addr_reg[23] ;
  wire \end_addr_reg[23]_i_1__0_n_0 ;
  wire \end_addr_reg[23]_i_1__0_n_1 ;
  wire \end_addr_reg[23]_i_1__0_n_2 ;
  wire \end_addr_reg[23]_i_1__0_n_3 ;
  wire \end_addr_reg[23]_i_1__0_n_4 ;
  wire \end_addr_reg[23]_i_1__0_n_5 ;
  wire \end_addr_reg[23]_i_1__0_n_6 ;
  wire \end_addr_reg[23]_i_1__0_n_7 ;
  wire [7:0]\end_addr_reg[31] ;
  wire \end_addr_reg[31]_i_1__0_n_0 ;
  wire \end_addr_reg[31]_i_1__0_n_1 ;
  wire \end_addr_reg[31]_i_1__0_n_2 ;
  wire \end_addr_reg[31]_i_1__0_n_3 ;
  wire \end_addr_reg[31]_i_1__0_n_4 ;
  wire \end_addr_reg[31]_i_1__0_n_5 ;
  wire \end_addr_reg[31]_i_1__0_n_6 ;
  wire \end_addr_reg[31]_i_1__0_n_7 ;
  wire \end_addr_reg[39]_i_1__0_n_0 ;
  wire \end_addr_reg[39]_i_1__0_n_1 ;
  wire \end_addr_reg[39]_i_1__0_n_2 ;
  wire \end_addr_reg[39]_i_1__0_n_3 ;
  wire \end_addr_reg[39]_i_1__0_n_4 ;
  wire \end_addr_reg[39]_i_1__0_n_5 ;
  wire \end_addr_reg[39]_i_1__0_n_6 ;
  wire \end_addr_reg[39]_i_1__0_n_7 ;
  wire \end_addr_reg[47]_i_1__0_n_0 ;
  wire \end_addr_reg[47]_i_1__0_n_1 ;
  wire \end_addr_reg[47]_i_1__0_n_2 ;
  wire \end_addr_reg[47]_i_1__0_n_3 ;
  wire \end_addr_reg[47]_i_1__0_n_4 ;
  wire \end_addr_reg[47]_i_1__0_n_5 ;
  wire \end_addr_reg[47]_i_1__0_n_6 ;
  wire \end_addr_reg[47]_i_1__0_n_7 ;
  wire \end_addr_reg[55]_i_1__0_n_0 ;
  wire \end_addr_reg[55]_i_1__0_n_1 ;
  wire \end_addr_reg[55]_i_1__0_n_2 ;
  wire \end_addr_reg[55]_i_1__0_n_3 ;
  wire \end_addr_reg[55]_i_1__0_n_4 ;
  wire \end_addr_reg[55]_i_1__0_n_5 ;
  wire \end_addr_reg[55]_i_1__0_n_6 ;
  wire \end_addr_reg[55]_i_1__0_n_7 ;
  wire \end_addr_reg[63]_i_1__0_n_1 ;
  wire \end_addr_reg[63]_i_1__0_n_2 ;
  wire \end_addr_reg[63]_i_1__0_n_3 ;
  wire \end_addr_reg[63]_i_1__0_n_4 ;
  wire \end_addr_reg[63]_i_1__0_n_5 ;
  wire \end_addr_reg[63]_i_1__0_n_6 ;
  wire \end_addr_reg[63]_i_1__0_n_7 ;
  wire \end_addr_reg[7]_i_1__0_n_0 ;
  wire \end_addr_reg[7]_i_1__0_n_1 ;
  wire \end_addr_reg[7]_i_1__0_n_2 ;
  wire \end_addr_reg[7]_i_1__0_n_3 ;
  wire \end_addr_reg[7]_i_1__0_n_4 ;
  wire \end_addr_reg[7]_i_1__0_n_5 ;
  wire \end_addr_reg[7]_i_1__0_n_6 ;
  wire \end_addr_reg[7]_i_1__0_n_7 ;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [7:7]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [1:0]\NLW_end_addr_reg[7]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000062622262)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(next_rreq),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h22222222B4844484)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(next_rreq),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h1777E888)) 
    \beat_len[0]_i_1__0 
       (.I0(Q[65]),
        .I1(Q[1]),
        .I2(Q[64]),
        .I3(Q[0]),
        .I4(Q[66]),
        .O(\data_p1_reg[74]_0 [0]));
  LUT6 #(
    .INIT(64'h077FFFFFF8800000)) 
    \beat_len[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[64]),
        .I2(Q[1]),
        .I3(Q[65]),
        .I4(Q[66]),
        .I5(Q[67]),
        .O(\data_p1_reg[74]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \beat_len[2]_i_1__0 
       (.I0(\beat_len[6]_i_2__0_n_0 ),
        .I1(Q[68]),
        .O(\data_p1_reg[74]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_len[3]_i_1__0 
       (.I0(Q[68]),
        .I1(\beat_len[6]_i_2__0_n_0 ),
        .I2(Q[69]),
        .O(\data_p1_reg[74]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \beat_len[4]_i_1__0 
       (.I0(\beat_len[6]_i_2__0_n_0 ),
        .I1(Q[68]),
        .I2(Q[69]),
        .I3(Q[70]),
        .O(\data_p1_reg[74]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \beat_len[5]_i_1__0 
       (.I0(Q[69]),
        .I1(Q[68]),
        .I2(\beat_len[6]_i_2__0_n_0 ),
        .I3(Q[70]),
        .I4(Q[71]),
        .O(\data_p1_reg[74]_0 [5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \beat_len[6]_i_1__0 
       (.I0(Q[71]),
        .I1(Q[70]),
        .I2(\beat_len[6]_i_2__0_n_0 ),
        .I3(Q[68]),
        .I4(Q[69]),
        .I5(Q[72]),
        .O(\data_p1_reg[74]_0 [6]));
  LUT6 #(
    .INIT(64'h077FFFFFFFFFFFFF)) 
    \beat_len[6]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[64]),
        .I2(Q[1]),
        .I3(Q[65]),
        .I4(Q[66]),
        .I5(Q[67]),
        .O(\beat_len[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \beat_len[7]_i_1__0 
       (.I0(\beat_len[9]_i_2__0_n_0 ),
        .I1(Q[73]),
        .O(\data_p1_reg[74]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_len[8]_i_1__0 
       (.I0(Q[73]),
        .I1(\beat_len[9]_i_2__0_n_0 ),
        .I2(Q[74]),
        .O(\data_p1_reg[74]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \beat_len[9]_i_1__0 
       (.I0(Q[74]),
        .I1(\beat_len[9]_i_2__0_n_0 ),
        .I2(Q[73]),
        .I3(Q[75]),
        .O(\data_p1_reg[74]_0 [9]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \beat_len[9]_i_2__0 
       (.I0(Q[71]),
        .I1(Q[70]),
        .I2(\beat_len[6]_i_2__0_n_0 ),
        .I3(Q[68]),
        .I4(Q[69]),
        .I5(Q[72]),
        .O(\beat_len[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.sect_handling_reg [2]),
        .I2(\could_multi_bursts.sect_handling_reg_0 [2]),
        .I3(\could_multi_bursts.sect_handling_reg [5]),
        .I4(\could_multi_bursts.sect_handling_reg_0 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg_0 [4]),
        .I1(\could_multi_bursts.sect_handling_reg [4]),
        .I2(\could_multi_bursts.sect_handling_reg_0 [3]),
        .I3(\could_multi_bursts.sect_handling_reg [3]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.sect_handling_reg [0]),
        .I1(\could_multi_bursts.sect_handling_reg [1]),
        .I2(\could_multi_bursts.sect_handling_reg_0 [0]),
        .I3(\could_multi_bursts.sect_handling_reg_0 [1]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__1 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[64]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__1 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[65]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__0 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__0 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__0 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__0 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__0 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__0 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__0 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__0 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__0 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__0 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__0 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__0 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__0 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__0 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__0 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__0 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__0 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__0 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [92]),
        .O(\data_p1[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__0 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [93]),
        .O(\data_p1[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__0 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [94]),
        .O(\data_p1[94]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200FF00A2A2)) 
    \data_p1[95]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_rreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [95]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_0 ),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_0 ),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_0 ),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_0 ),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_0 ),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_0 ),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_0 ),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_0 ),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_0 ),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_0 ),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [92]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [93]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [94]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [95]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[15]_i_1__0 
       (.CI(\end_addr_reg[7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[15]_i_1__0_n_0 ,\end_addr_reg[15]_i_1__0_n_1 ,\end_addr_reg[15]_i_1__0_n_2 ,\end_addr_reg[15]_i_1__0_n_3 ,\end_addr_reg[15]_i_1__0_n_4 ,\end_addr_reg[15]_i_1__0_n_5 ,\end_addr_reg[15]_i_1__0_n_6 ,\end_addr_reg[15]_i_1__0_n_7 }),
        .DI(Q[15:8]),
        .O(D[13:6]),
        .S(\end_addr_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[23]_i_1__0 
       (.CI(\end_addr_reg[15]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[23]_i_1__0_n_0 ,\end_addr_reg[23]_i_1__0_n_1 ,\end_addr_reg[23]_i_1__0_n_2 ,\end_addr_reg[23]_i_1__0_n_3 ,\end_addr_reg[23]_i_1__0_n_4 ,\end_addr_reg[23]_i_1__0_n_5 ,\end_addr_reg[23]_i_1__0_n_6 ,\end_addr_reg[23]_i_1__0_n_7 }),
        .DI(Q[23:16]),
        .O(D[21:14]),
        .S(\end_addr_reg[23] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[31]_i_1__0 
       (.CI(\end_addr_reg[23]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[31]_i_1__0_n_0 ,\end_addr_reg[31]_i_1__0_n_1 ,\end_addr_reg[31]_i_1__0_n_2 ,\end_addr_reg[31]_i_1__0_n_3 ,\end_addr_reg[31]_i_1__0_n_4 ,\end_addr_reg[31]_i_1__0_n_5 ,\end_addr_reg[31]_i_1__0_n_6 ,\end_addr_reg[31]_i_1__0_n_7 }),
        .DI(Q[31:24]),
        .O(D[29:22]),
        .S(\end_addr_reg[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[39]_i_1__0 
       (.CI(\end_addr_reg[31]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[39]_i_1__0_n_0 ,\end_addr_reg[39]_i_1__0_n_1 ,\end_addr_reg[39]_i_1__0_n_2 ,\end_addr_reg[39]_i_1__0_n_3 ,\end_addr_reg[39]_i_1__0_n_4 ,\end_addr_reg[39]_i_1__0_n_5 ,\end_addr_reg[39]_i_1__0_n_6 ,\end_addr_reg[39]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[37:30]),
        .S(Q[39:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[47]_i_1__0 
       (.CI(\end_addr_reg[39]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[47]_i_1__0_n_0 ,\end_addr_reg[47]_i_1__0_n_1 ,\end_addr_reg[47]_i_1__0_n_2 ,\end_addr_reg[47]_i_1__0_n_3 ,\end_addr_reg[47]_i_1__0_n_4 ,\end_addr_reg[47]_i_1__0_n_5 ,\end_addr_reg[47]_i_1__0_n_6 ,\end_addr_reg[47]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[45:38]),
        .S(Q[47:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[55]_i_1__0 
       (.CI(\end_addr_reg[47]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[55]_i_1__0_n_0 ,\end_addr_reg[55]_i_1__0_n_1 ,\end_addr_reg[55]_i_1__0_n_2 ,\end_addr_reg[55]_i_1__0_n_3 ,\end_addr_reg[55]_i_1__0_n_4 ,\end_addr_reg[55]_i_1__0_n_5 ,\end_addr_reg[55]_i_1__0_n_6 ,\end_addr_reg[55]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[53:46]),
        .S(Q[55:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[55]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [7],\end_addr_reg[63]_i_1__0_n_1 ,\end_addr_reg[63]_i_1__0_n_2 ,\end_addr_reg[63]_i_1__0_n_3 ,\end_addr_reg[63]_i_1__0_n_4 ,\end_addr_reg[63]_i_1__0_n_5 ,\end_addr_reg[63]_i_1__0_n_6 ,\end_addr_reg[63]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[61:54]),
        .S(Q[63:56]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[7]_i_1__0_n_0 ,\end_addr_reg[7]_i_1__0_n_1 ,\end_addr_reg[7]_i_1__0_n_2 ,\end_addr_reg[7]_i_1__0_n_3 ,\end_addr_reg[7]_i_1__0_n_4 ,\end_addr_reg[7]_i_1__0_n_5 ,\end_addr_reg[7]_i_1__0_n_6 ,\end_addr_reg[7]_i_1__0_n_7 }),
        .DI(Q[7:0]),
        .O({D[5:0],\NLW_end_addr_reg[7]_i_1__0_O_UNCONNECTED [1:0]}),
        .S(S));
  LUT6 #(
    .INIT(64'hFF55FF55DF11FF11)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(next_rreq),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(\data_p1_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(\data_p1_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(\data_p1_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(\data_p1_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(\data_p1_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(\data_p1_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(\data_p1_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(\data_p1_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(\data_p1_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(\data_p1_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(\data_p1_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(\data_p1_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(\data_p1_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(\data_p1_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(\data_p1_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(\data_p1_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(\data_p1_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(\data_p1_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(\data_p1_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(\data_p1_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(\data_p1_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(\data_p1_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(\data_p1_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(\data_p1_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(\data_p1_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(\data_p1_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(\data_p1_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(\data_p1_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(\data_p1_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(\data_p1_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(\data_p1_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(\data_p1_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(\data_p1_reg[63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(\data_p1_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[52]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(\data_p1_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[53]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(\data_p1_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[54]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(\data_p1_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[55]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(\data_p1_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[56]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(\data_p1_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[57]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(\data_p1_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[58]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(\data_p1_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[59]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(\data_p1_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[60]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(\data_p1_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[61]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(\data_p1_reg[63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(\data_p1_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[62]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(\data_p1_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[63]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(\data_p1_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(\data_p1_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(\data_p1_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(\data_p1_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(\data_p1_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(\data_p1_reg[63]_0 [9]));
  LUT6 #(
    .INIT(64'hB0FFFFFF80008000)) 
    \state[0]_i_1__1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_0),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state),
        .I4(next_rreq),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFFBBBBBBBB)) 
    \state[1]_i_1__1 
       (.I0(next_rreq),
        .I1(\state_reg[0]_0 ),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_reg_slice" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[1] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    D,
    \FSM_sequential_state_reg[0]_0 ,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[1] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input [65:0]D;
  input \FSM_sequential_state_reg[0]_0 ;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1__0_n_0 ;
  wire \data_p1[65]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[1] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__3_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000004F0)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00FF00004440BB40)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0040F044)) 
    \data_p1[63]_i_1__1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__0 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF0F0F000F)) 
    s_ready_t_i_1__3
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(m_axi_gmem_AWREADY),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h44FF4040FFFF0000)) 
    \state[0]_i_1__3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(m_axi_gmem_AWVALID),
        .I5(state),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\last_cnt_reg[1] ));
  LUT5 #(
    .INIT(32'hFBFFF0FF)) 
    \state[1]_i_1__3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(m_axi_gmem_AWVALID),
        .I4(state),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_reg_slice" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem_BVALID,
    resp_ready__1);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_gmem_BVALID;
  input resp_ready__1;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_BVALID),
        .I3(resp_ready__1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFFBF2233)) 
    s_ready_t_i_1__0
       (.I0(resp_ready__1),
        .I1(state__0[1]),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDDFF8080)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(m_axi_gmem_BVALID),
        .I2(s_ready_t_reg_0),
        .I3(resp_ready__1),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \state[1]_i_1__0 
       (.I0(resp_ready__1),
        .I1(Q),
        .I2(m_axi_gmem_BVALID),
        .I3(state),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_reg_slice" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    WEBWE,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    D);
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  output [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_RVALID),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(m_axi_gmem_RVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__2 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFD51FF51)) 
    s_ready_t_i_1__2
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(RREADY_Dummy),
        .I3(s_ready_t_reg_0),
        .I4(m_axi_gmem_RVALID),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDDFF8080)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(m_axi_gmem_RVALID),
        .I2(s_ready_t_reg_0),
        .I3(RREADY_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__2 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl
   (ap_rst_n_inv_reg,
    pop,
    E,
    D,
    \mOutPtr_reg[0] ,
    \dout_reg[33]_0 ,
    dout_vld_reg,
    \dout_reg[31]_0 ,
    p_54_in,
    SR,
    \dout_reg[32]_0 ,
    dout_vld_reg_0,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \dout_reg[30]_0 ,
    S,
    \dout_reg[27]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[2]_0 ,
    empty_n_reg,
    dout_vld_reg_1,
    full_n_reg,
    Q,
    ap_rst_n_inv,
    p_1_in,
    full_n_reg_0,
    AWREADY_Dummy,
    full_n_reg_1,
    \dout_reg[33]_1 ,
    \dout_reg[33]_2 ,
    \raddr_reg[1] ,
    \dout_reg[0]_0 ,
    dout_vld_reg_2,
    \bus_wide_gen.data_gen[3].data_buf_reg[24] ,
    \mOutPtr_reg[4] ,
    \bus_wide_gen.ready_for_data__0 ,
    CO,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    dout_vld_reg_3,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \dout_reg[0]_1 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2] ,
    \bus_wide_gen.len_cnt_reg ,
    \dout_reg[33]_3 ,
    ap_clk);
  output ap_rst_n_inv_reg;
  output pop;
  output [0:0]E;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[0] ;
  output \dout_reg[33]_0 ;
  output dout_vld_reg;
  output \dout_reg[31]_0 ;
  output p_54_in;
  output [0:0]SR;
  output [0:0]\dout_reg[32]_0 ;
  output [0:0]dout_vld_reg_0;
  output [0:0]\bus_wide_gen.first_pad_reg ;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]\dout_reg[30]_0 ;
  output [7:0]S;
  output [1:0]\dout_reg[27]_0 ;
  output [2:0]\bus_wide_gen.pad_oh_reg_reg[2]_0 ;
  output empty_n_reg;
  output dout_vld_reg_1;
  output [0:0]full_n_reg;
  input [31:0]Q;
  input ap_rst_n_inv;
  input p_1_in;
  input full_n_reg_0;
  input AWREADY_Dummy;
  input full_n_reg_1;
  input [1:0]\dout_reg[33]_1 ;
  input [3:0]\dout_reg[33]_2 ;
  input \raddr_reg[1] ;
  input \dout_reg[0]_0 ;
  input dout_vld_reg_2;
  input \bus_wide_gen.data_gen[3].data_buf_reg[24] ;
  input [4:0]\mOutPtr_reg[4] ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [0:0]CO;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input dout_vld_reg_3;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [2:0]\dout_reg[0]_1 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;
  input \dout_reg[33]_3 ;
  input ap_clk;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg[24] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [1:0]\bus_wide_gen.din ;
  wire [0:0]\bus_wide_gen.first_pad_reg ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  wire [2:0]\bus_wide_gen.pad_oh_reg_reg[2]_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout[33]_i_10_n_0 ;
  wire \dout[33]_i_11_n_0 ;
  wire \dout[33]_i_12_n_0 ;
  wire \dout[33]_i_2_n_0 ;
  wire \dout[33]_i_5_n_0 ;
  wire \dout[33]_i_6_n_0 ;
  wire \dout[33]_i_7_n_0 ;
  wire \dout[33]_i_8_n_0 ;
  wire \dout[33]_i_9_n_0 ;
  wire \dout_reg[0]_0 ;
  wire [2:0]\dout_reg[0]_1 ;
  wire [1:0]\dout_reg[27]_0 ;
  wire [0:0]\dout_reg[30]_0 ;
  wire \dout_reg[31]_0 ;
  wire [0:0]\dout_reg[32]_0 ;
  wire \dout_reg[33]_0 ;
  wire [1:0]\dout_reg[33]_1 ;
  wire [3:0]\dout_reg[33]_2 ;
  wire \dout_reg[33]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[10] ;
  wire \dout_reg_n_0_[11] ;
  wire \dout_reg_n_0_[12] ;
  wire \dout_reg_n_0_[13] ;
  wire \dout_reg_n_0_[14] ;
  wire \dout_reg_n_0_[15] ;
  wire \dout_reg_n_0_[16] ;
  wire \dout_reg_n_0_[17] ;
  wire \dout_reg_n_0_[18] ;
  wire \dout_reg_n_0_[19] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[20] ;
  wire \dout_reg_n_0_[21] ;
  wire \dout_reg_n_0_[22] ;
  wire \dout_reg_n_0_[23] ;
  wire \dout_reg_n_0_[24] ;
  wire \dout_reg_n_0_[25] ;
  wire \dout_reg_n_0_[26] ;
  wire \dout_reg_n_0_[27] ;
  wire \dout_reg_n_0_[28] ;
  wire \dout_reg_n_0_[29] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[32] ;
  wire \dout_reg_n_0_[33] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire \dout_reg_n_0_[7] ;
  wire \dout_reg_n_0_[8] ;
  wire \dout_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_i_2_n_0 ;
  wire \mem_reg[14][0]_srl15_i_2_n_1 ;
  wire \mem_reg[14][0]_srl15_i_2_n_10 ;
  wire \mem_reg[14][0]_srl15_i_2_n_11 ;
  wire \mem_reg[14][0]_srl15_i_2_n_12 ;
  wire \mem_reg[14][0]_srl15_i_2_n_13 ;
  wire \mem_reg[14][0]_srl15_i_2_n_2 ;
  wire \mem_reg[14][0]_srl15_i_2_n_3 ;
  wire \mem_reg[14][0]_srl15_i_2_n_4 ;
  wire \mem_reg[14][0]_srl15_i_2_n_5 ;
  wire \mem_reg[14][0]_srl15_i_2_n_6 ;
  wire \mem_reg[14][0]_srl15_i_2_n_7 ;
  wire \mem_reg[14][0]_srl15_i_2_n_8 ;
  wire \mem_reg[14][0]_srl15_i_2_n_9 ;
  wire \mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4__1_n_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_1 ;
  wire \mem_reg[14][14]_srl15_i_1_n_10 ;
  wire \mem_reg[14][14]_srl15_i_1_n_11 ;
  wire \mem_reg[14][14]_srl15_i_1_n_12 ;
  wire \mem_reg[14][14]_srl15_i_1_n_13 ;
  wire \mem_reg[14][14]_srl15_i_1_n_14 ;
  wire \mem_reg[14][14]_srl15_i_1_n_15 ;
  wire \mem_reg[14][14]_srl15_i_1_n_2 ;
  wire \mem_reg[14][14]_srl15_i_1_n_3 ;
  wire \mem_reg[14][14]_srl15_i_1_n_4 ;
  wire \mem_reg[14][14]_srl15_i_1_n_5 ;
  wire \mem_reg[14][14]_srl15_i_1_n_6 ;
  wire \mem_reg[14][14]_srl15_i_1_n_7 ;
  wire \mem_reg[14][14]_srl15_i_1_n_8 ;
  wire \mem_reg[14][14]_srl15_i_1_n_9 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_1 ;
  wire \mem_reg[14][22]_srl15_i_1_n_10 ;
  wire \mem_reg[14][22]_srl15_i_1_n_11 ;
  wire \mem_reg[14][22]_srl15_i_1_n_12 ;
  wire \mem_reg[14][22]_srl15_i_1_n_13 ;
  wire \mem_reg[14][22]_srl15_i_1_n_14 ;
  wire \mem_reg[14][22]_srl15_i_1_n_15 ;
  wire \mem_reg[14][22]_srl15_i_1_n_2 ;
  wire \mem_reg[14][22]_srl15_i_1_n_3 ;
  wire \mem_reg[14][22]_srl15_i_1_n_4 ;
  wire \mem_reg[14][22]_srl15_i_1_n_5 ;
  wire \mem_reg[14][22]_srl15_i_1_n_6 ;
  wire \mem_reg[14][22]_srl15_i_1_n_7 ;
  wire \mem_reg[14][22]_srl15_i_1_n_8 ;
  wire \mem_reg[14][22]_srl15_i_1_n_9 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_1 ;
  wire \mem_reg[14][6]_srl15_i_1_n_10 ;
  wire \mem_reg[14][6]_srl15_i_1_n_11 ;
  wire \mem_reg[14][6]_srl15_i_1_n_12 ;
  wire \mem_reg[14][6]_srl15_i_1_n_13 ;
  wire \mem_reg[14][6]_srl15_i_1_n_14 ;
  wire \mem_reg[14][6]_srl15_i_1_n_15 ;
  wire \mem_reg[14][6]_srl15_i_1_n_2 ;
  wire \mem_reg[14][6]_srl15_i_1_n_3 ;
  wire \mem_reg[14][6]_srl15_i_1_n_4 ;
  wire \mem_reg[14][6]_srl15_i_1_n_5 ;
  wire \mem_reg[14][6]_srl15_i_1_n_6 ;
  wire \mem_reg[14][6]_srl15_i_1_n_7 ;
  wire \mem_reg[14][6]_srl15_i_1_n_8 ;
  wire \mem_reg[14][6]_srl15_i_1_n_9 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_12_in;
  wire p_1_in;
  wire [31:30]p_1_out;
  wire p_54_in;
  wire p_56_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3_n_0 ;
  wire \raddr[3]_i_5_n_0 ;
  wire \raddr[3]_i_6_n_0 ;
  wire \raddr[3]_i_7_n_0 ;
  wire \raddr_reg[1] ;
  wire [1:0]\NLW_mem_reg[14][0]_srl15_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_mem_reg[14][22]_srl15_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hFECCCCCC)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_1 
       (.I0(\dout_reg_n_0_[32] ),
        .I1(ap_rst_n_inv),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(p_56_in),
        .O(\dout_reg[32]_0 ));
  LUT6 #(
    .INIT(64'h0080008000808080)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I3(p_56_in),
        .I4(\dout_reg_n_0_[32] ),
        .I5(\dout_reg_n_0_[33] ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(CO),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.din [1]),
        .I5(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .I1(\dout_reg[0]_1 [0]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\dout_reg_n_0_[33] ),
        .I5(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_3 
       (.I0(p_56_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(ap_rst_n_inv),
        .O(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_1 
       (.I0(p_56_in),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .I1(\dout_reg[0]_1 [1]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(\dout_reg_n_0_[32] ),
        .I5(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_3 
       (.I0(\bus_wide_gen.din [1]),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I3(CO),
        .I4(ap_rst_n_inv),
        .O(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCCCCCECCCCCCC)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_1 
       (.I0(\bus_wide_gen.din [0]),
        .I1(ap_rst_n_inv),
        .I2(CO),
        .I3(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(\bus_wide_gen.din [1]),
        .O(\dout_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I1(\dout_reg[31]_0 ),
        .I2(burst_valid),
        .I3(WREADY_Dummy),
        .I4(\bus_wide_gen.data_valid_reg ),
        .I5(\bus_wide_gen.data_valid_reg_0 ),
        .O(dout_vld_reg_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_1 
       (.I0(\dout_reg_n_0_[27] ),
        .I1(\bus_wide_gen.len_cnt_reg [27]),
        .I2(\dout_reg_n_0_[29] ),
        .I3(\bus_wide_gen.len_cnt_reg [29]),
        .I4(\bus_wide_gen.len_cnt_reg [28]),
        .I5(\dout_reg_n_0_[28] ),
        .O(\dout_reg[27]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_2 
       (.I0(\dout_reg_n_0_[24] ),
        .I1(\bus_wide_gen.len_cnt_reg [24]),
        .I2(\dout_reg_n_0_[25] ),
        .I3(\bus_wide_gen.len_cnt_reg [25]),
        .I4(\bus_wide_gen.len_cnt_reg [26]),
        .I5(\dout_reg_n_0_[26] ),
        .O(\dout_reg[27]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_1 
       (.I0(\dout_reg_n_0_[21] ),
        .I1(\bus_wide_gen.len_cnt_reg [21]),
        .I2(\dout_reg_n_0_[22] ),
        .I3(\bus_wide_gen.len_cnt_reg [22]),
        .I4(\bus_wide_gen.len_cnt_reg [23]),
        .I5(\dout_reg_n_0_[23] ),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_2 
       (.I0(\dout_reg_n_0_[18] ),
        .I1(\bus_wide_gen.len_cnt_reg [18]),
        .I2(\dout_reg_n_0_[19] ),
        .I3(\bus_wide_gen.len_cnt_reg [19]),
        .I4(\bus_wide_gen.len_cnt_reg [20]),
        .I5(\dout_reg_n_0_[20] ),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_3 
       (.I0(\dout_reg_n_0_[15] ),
        .I1(\bus_wide_gen.len_cnt_reg [15]),
        .I2(\dout_reg_n_0_[16] ),
        .I3(\bus_wide_gen.len_cnt_reg [16]),
        .I4(\bus_wide_gen.len_cnt_reg [17]),
        .I5(\dout_reg_n_0_[17] ),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_4 
       (.I0(\dout_reg_n_0_[14] ),
        .I1(\bus_wide_gen.len_cnt_reg [14]),
        .I2(\dout_reg_n_0_[13] ),
        .I3(\bus_wide_gen.len_cnt_reg [13]),
        .I4(\bus_wide_gen.len_cnt_reg [12]),
        .I5(\dout_reg_n_0_[12] ),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_5 
       (.I0(\dout_reg_n_0_[10] ),
        .I1(\bus_wide_gen.len_cnt_reg [10]),
        .I2(\dout_reg_n_0_[9] ),
        .I3(\bus_wide_gen.len_cnt_reg [9]),
        .I4(\bus_wide_gen.len_cnt_reg [11]),
        .I5(\dout_reg_n_0_[11] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_6 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\dout_reg_n_0_[8] ),
        .I3(\bus_wide_gen.len_cnt_reg [8]),
        .I4(\bus_wide_gen.len_cnt_reg [7]),
        .I5(\dout_reg_n_0_[7] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_7 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(\bus_wide_gen.len_cnt_reg [5]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(\bus_wide_gen.len_cnt_reg [4]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .I5(\dout_reg_n_0_[3] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_8 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [0]),
        .I5(\dout_reg_n_0_[0] ),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\dout_reg[31]_0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I3(CO),
        .I4(ap_rst_n_inv),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.len_cnt[0]_i_2 
       (.I0(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(\bus_wide_gen.data_valid_reg_0 ),
        .I5(\dout_reg[31]_0 ),
        .O(p_54_in));
  LUT6 #(
    .INIT(64'hCACACACE00000000)) 
    \bus_wide_gen.len_cnt[0]_i_4 
       (.I0(\dout[33]_i_2_n_0 ),
        .I1(\dout_reg[33]_0 ),
        .I2(dout_vld_reg_3),
        .I3(\bus_wide_gen.din [1]),
        .I4(\bus_wide_gen.din [0]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(\dout_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(p_56_in),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\dout_reg_n_0_[33] ),
        .O(\bus_wide_gen.pad_oh_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h22E22222)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h22E22222)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(\dout_reg[0]_1 [1]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \bus_wide_gen.pad_oh_reg[3]_i_3 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .I2(\bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [1]),
        .I5(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_56_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_4 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [17]),
        .I2(\bus_wide_gen.len_cnt_reg [16]),
        .I3(\bus_wide_gen.len_cnt_reg [19]),
        .I4(\bus_wide_gen.len_cnt_reg [18]),
        .I5(\bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [11]),
        .I1(\bus_wide_gen.len_cnt_reg [12]),
        .I2(\bus_wide_gen.len_cnt_reg [13]),
        .I3(\bus_wide_gen.len_cnt_reg [14]),
        .I4(\bus_wide_gen.len_cnt_reg [15]),
        .I5(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\bus_wide_gen.len_cnt_reg [5]),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg [23]),
        .I1(\bus_wide_gen.len_cnt_reg [22]),
        .I2(\bus_wide_gen.len_cnt_reg [21]),
        .I3(\bus_wide_gen.len_cnt_reg [20]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_8 
       (.I0(\bus_wide_gen.len_cnt_reg [24]),
        .I1(\bus_wide_gen.len_cnt_reg [25]),
        .I2(\bus_wide_gen.len_cnt_reg [26]),
        .I3(\bus_wide_gen.len_cnt_reg [27]),
        .I4(\bus_wide_gen.len_cnt_reg [29]),
        .I5(\bus_wide_gen.len_cnt_reg [28]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_9 
       (.I0(\bus_wide_gen.len_cnt_reg [10]),
        .I1(\bus_wide_gen.len_cnt_reg [9]),
        .I2(\bus_wide_gen.len_cnt_reg [8]),
        .I3(\bus_wide_gen.len_cnt_reg [7]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dout[33]_i_10 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I1(\dout[33]_i_11_n_0 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\dout_reg[0]_1 [0]),
        .O(\dout[33]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \dout[33]_i_11 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\dout[33]_i_12_n_0 ),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ),
        .I5(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .O(\dout[33]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \dout[33]_i_12 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt_reg [5]),
        .I2(\bus_wide_gen.len_cnt_reg [4]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(\dout[33]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \dout[33]_i_1__1 
       (.I0(\dout[33]_i_2_n_0 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[33]_0 ),
        .I3(\dout[33]_i_5_n_0 ),
        .I4(\dout[33]_i_6_n_0 ),
        .I5(\dout[33]_i_7_n_0 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h8FF080F08F008000)) 
    \dout[33]_i_2 
       (.I0(\dout[33]_i_8_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.din [1]),
        .I3(\bus_wide_gen.din [0]),
        .I4(\dout[33]_i_9_n_0 ),
        .I5(\dout[33]_i_10_n_0 ),
        .O(\dout[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dout[33]_i_4 
       (.I0(p_56_in),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I4(\dout_reg[0]_1 [2]),
        .O(\dout_reg[33]_0 ));
  LUT5 #(
    .INIT(32'h777F0000)) 
    \dout[33]_i_5 
       (.I0(CO),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(\bus_wide_gen.din [1]),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(\dout[33]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8888088808080808)) 
    \dout[33]_i_6 
       (.I0(CO),
        .I1(dout_vld_reg_2),
        .I2(\bus_wide_gen.data_valid_reg_0 ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(WREADY_Dummy),
        .I5(burst_valid),
        .O(\dout[33]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout[33]_i_7 
       (.I0(dout_vld_reg_2),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .O(\dout[33]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \dout[33]_i_8 
       (.I0(\dout_reg_n_0_[33] ),
        .I1(\dout_reg_n_0_[32] ),
        .I2(\dout[33]_i_11_n_0 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .O(\dout[33]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dout[33]_i_9 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I1(\dout[33]_i_11_n_0 ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\dout_reg[0]_1 [1]),
        .O(\dout[33]_i_9_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\bus_wide_gen.din [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\bus_wide_gen.din [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1
       (.I0(dout_vld_reg_2),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(CO),
        .I4(\dout_reg[31]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFAAAA)) 
    full_n_i_1
       (.I0(ap_rst_n_inv),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .I4(full_n_reg_1),
        .I5(pop),
        .O(ap_rst_n_inv_reg));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[1]_i_1 
       (.I0(full_n_reg_0),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg_1),
        .I3(pop),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  LUT5 #(
    .INIT(32'hEF10F10E)) 
    \mOutPtr[2]_i_1 
       (.I0(\raddr_reg[1] ),
        .I1(pop),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  LUT6 #(
    .INIT(64'hEF10FF00FF00F10E)) 
    \mOutPtr[3]_i_1 
       (.I0(\raddr_reg[1] ),
        .I1(pop),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__6 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(AWREADY_Dummy),
        .I3(full_n_reg_0),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0101011101110111)) 
    \mOutPtr[4]_i_3 
       (.I0(\raddr_reg[1] ),
        .I1(\dout[33]_i_7_n_0 ),
        .I2(\dout[33]_i_6_n_0 ),
        .I3(\mOutPtr[4]_i_4_n_0 ),
        .I4(\dout_reg[0]_0 ),
        .I5(\dout[33]_i_2_n_0 ),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'hA808080808080808)) 
    \mOutPtr[4]_i_4 
       (.I0(\dout[33]_i_5_n_0 ),
        .I1(\dout_reg[0]_1 [2]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\dout_reg_n_0_[33] ),
        .I5(p_56_in),
        .O(\mOutPtr[4]_i_4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_13 ),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mem_reg[14][0]_srl15_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mem_reg[14][0]_srl15_i_2_n_0 ,\mem_reg[14][0]_srl15_i_2_n_1 ,\mem_reg[14][0]_srl15_i_2_n_2 ,\mem_reg[14][0]_srl15_i_2_n_3 ,\mem_reg[14][0]_srl15_i_2_n_4 ,\mem_reg[14][0]_srl15_i_2_n_5 ,\mem_reg[14][0]_srl15_i_2_n_6 ,\mem_reg[14][0]_srl15_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[1:0]}),
        .O({\mem_reg[14][0]_srl15_i_2_n_8 ,\mem_reg[14][0]_srl15_i_2_n_9 ,\mem_reg[14][0]_srl15_i_2_n_10 ,\mem_reg[14][0]_srl15_i_2_n_11 ,\mem_reg[14][0]_srl15_i_2_n_12 ,\mem_reg[14][0]_srl15_i_2_n_13 ,\NLW_mem_reg[14][0]_srl15_i_2_O_UNCONNECTED [1:0]}),
        .S({Q[7:2],\mem_reg[14][0]_srl15_i_3_n_0 ,\mem_reg[14][0]_srl15_i_4__1_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\dout_reg[33]_1 [1]),
        .I1(Q[1]),
        .O(\mem_reg[14][0]_srl15_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_4__1 
       (.I0(Q[0]),
        .I1(\dout_reg[33]_1 [0]),
        .O(\mem_reg[14][0]_srl15_i_4__1_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_15 ),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mem_reg[14][14]_srl15_i_1 
       (.CI(\mem_reg[14][6]_srl15_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mem_reg[14][14]_srl15_i_1_n_0 ,\mem_reg[14][14]_srl15_i_1_n_1 ,\mem_reg[14][14]_srl15_i_1_n_2 ,\mem_reg[14][14]_srl15_i_1_n_3 ,\mem_reg[14][14]_srl15_i_1_n_4 ,\mem_reg[14][14]_srl15_i_1_n_5 ,\mem_reg[14][14]_srl15_i_1_n_6 ,\mem_reg[14][14]_srl15_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][14]_srl15_i_1_n_8 ,\mem_reg[14][14]_srl15_i_1_n_9 ,\mem_reg[14][14]_srl15_i_1_n_10 ,\mem_reg[14][14]_srl15_i_1_n_11 ,\mem_reg[14][14]_srl15_i_1_n_12 ,\mem_reg[14][14]_srl15_i_1_n_13 ,\mem_reg[14][14]_srl15_i_1_n_14 ,\mem_reg[14][14]_srl15_i_1_n_15 }),
        .S(Q[23:16]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_14 ),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_13 ),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_12 ),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_12 ),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_15 ),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mem_reg[14][22]_srl15_i_1 
       (.CI(\mem_reg[14][14]_srl15_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mem_reg[14][22]_srl15_i_1_CO_UNCONNECTED [7],\mem_reg[14][22]_srl15_i_1_n_1 ,\mem_reg[14][22]_srl15_i_1_n_2 ,\mem_reg[14][22]_srl15_i_1_n_3 ,\mem_reg[14][22]_srl15_i_1_n_4 ,\mem_reg[14][22]_srl15_i_1_n_5 ,\mem_reg[14][22]_srl15_i_1_n_6 ,\mem_reg[14][22]_srl15_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][22]_srl15_i_1_n_8 ,\mem_reg[14][22]_srl15_i_1_n_9 ,\mem_reg[14][22]_srl15_i_1_n_10 ,\mem_reg[14][22]_srl15_i_1_n_11 ,\mem_reg[14][22]_srl15_i_1_n_12 ,\mem_reg[14][22]_srl15_i_1_n_13 ,\mem_reg[14][22]_srl15_i_1_n_14 ,\mem_reg[14][22]_srl15_i_1_n_15 }),
        .S(Q[31:24]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_14 ),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_13 ),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_12 ),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_11 ),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(p_1_out[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mem_reg[14][30]_srl15_i_1 
       (.I0(\dout_reg[33]_1 [0]),
        .I1(Q[0]),
        .O(p_1_out[30]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(p_1_out[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mem_reg[14][31]_srl15_i_1 
       (.I0(\dout_reg[33]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_reg[33]_1 [1]),
        .O(p_1_out[31]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\dout_reg[33]_1 [0]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\dout_reg[33]_1 [1]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_10 ),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_9 ),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_8 ),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_15 ),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mem_reg[14][6]_srl15_i_1 
       (.CI(\mem_reg[14][0]_srl15_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mem_reg[14][6]_srl15_i_1_n_0 ,\mem_reg[14][6]_srl15_i_1_n_1 ,\mem_reg[14][6]_srl15_i_1_n_2 ,\mem_reg[14][6]_srl15_i_1_n_3 ,\mem_reg[14][6]_srl15_i_1_n_4 ,\mem_reg[14][6]_srl15_i_1_n_5 ,\mem_reg[14][6]_srl15_i_1_n_6 ,\mem_reg[14][6]_srl15_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][6]_srl15_i_1_n_8 ,\mem_reg[14][6]_srl15_i_1_n_9 ,\mem_reg[14][6]_srl15_i_1_n_10 ,\mem_reg[14][6]_srl15_i_1_n_11 ,\mem_reg[14][6]_srl15_i_1_n_12 ,\mem_reg[14][6]_srl15_i_1_n_13 ,\mem_reg[14][6]_srl15_i_1_n_14 ,\mem_reg[14][6]_srl15_i_1_n_15 }),
        .S(Q[15:8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_14 ),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_13 ),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[33]_2 [0]),
        .A1(\dout_reg[33]_2 [1]),
        .A2(\dout_reg[33]_2 [2]),
        .A3(\dout_reg[33]_2 [3]),
        .CE(\dout_reg[33]_3 ),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_12 ),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h99999969)) 
    \raddr[1]_i_1 
       (.I0(\dout_reg[33]_2 [1]),
        .I1(\dout_reg[33]_2 [0]),
        .I2(dout_vld_reg_2),
        .I3(\raddr_reg[1] ),
        .I4(pop),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAA5559)) 
    \raddr[2]_i_1 
       (.I0(\dout_reg[33]_2 [2]),
        .I1(dout_vld_reg_2),
        .I2(\raddr_reg[1] ),
        .I3(pop),
        .I4(\dout_reg[33]_2 [1]),
        .I5(\dout_reg[33]_2 [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1 
       (.I0(\dout_reg[33]_2 [2]),
        .I1(\dout_reg[33]_2 [3]),
        .I2(\raddr[3]_i_3_n_0 ),
        .I3(\dout_reg[33]_2 [1]),
        .I4(p_8_in),
        .I5(\dout_reg[33]_2 [0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[33]_2 [3]),
        .I1(dout_vld_reg_2),
        .I2(p_12_in),
        .I3(\dout_reg[33]_2 [0]),
        .I4(\dout_reg[33]_2 [1]),
        .I5(\dout_reg[33]_2 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFE0FFFFFFFFFF)) 
    \raddr[3]_i_3 
       (.I0(\raddr[3]_i_5_n_0 ),
        .I1(\mOutPtr[4]_i_4_n_0 ),
        .I2(\dout[33]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I4(\raddr_reg[1] ),
        .I5(dout_vld_reg_2),
        .O(\raddr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A888A888A888)) 
    \raddr[3]_i_4 
       (.I0(\raddr_reg[1] ),
        .I1(\dout[33]_i_7_n_0 ),
        .I2(\dout[33]_i_6_n_0 ),
        .I3(\mOutPtr[4]_i_4_n_0 ),
        .I4(\dout_reg[0]_0 ),
        .I5(\dout[33]_i_2_n_0 ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hAAAAAAAA0088A000)) 
    \raddr[3]_i_5 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout[33]_i_10_n_0 ),
        .I2(\dout[33]_i_9_n_0 ),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.din [1]),
        .I5(\raddr[3]_i_6_n_0 ),
        .O(\raddr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h2A2A2AAA)) 
    \raddr[3]_i_6 
       (.I0(\raddr[3]_i_7_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I2(\dout[33]_i_11_n_0 ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\dout_reg_n_0_[33] ),
        .O(\raddr[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \raddr[3]_i_7 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.din [0]),
        .I2(\bus_wide_gen.din [1]),
        .O(\raddr[3]_i_7_n_0 ));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized0
   (valid_length,
    \dout_reg[94]_0 ,
    D,
    \dout_reg[72]_0 ,
    \dout_reg[80]_0 ,
    \dout_reg[88]_0 ,
    \dout_reg[95]_0 ,
    full_n_reg,
    \dout_reg[95]_1 ,
    \dout_reg[95]_2 ,
    \dout_reg[95]_3 ,
    AWREADY_Dummy,
    \dout_reg[95]_4 ,
    wrsp_ready,
    \dout_reg[95]_5 ,
    \ap_CS_fsm_reg[71] ,
    gmem_AWREADY,
    output_image,
    \mem_reg[67][95]_srl32_0 ,
    next_wreq,
    addr,
    ap_clk,
    Q,
    ap_rst_n_inv);
  output valid_length;
  output [94:0]\dout_reg[94]_0 ;
  output [0:0]D;
  output [7:0]\dout_reg[72]_0 ;
  output [7:0]\dout_reg[80]_0 ;
  output [7:0]\dout_reg[88]_0 ;
  output [6:0]\dout_reg[95]_0 ;
  output full_n_reg;
  output \dout_reg[95]_1 ;
  input \dout_reg[95]_2 ;
  input \dout_reg[95]_3 ;
  input AWREADY_Dummy;
  input \dout_reg[95]_4 ;
  input wrsp_ready;
  input \dout_reg[95]_5 ;
  input [0:0]\ap_CS_fsm_reg[71] ;
  input gmem_AWREADY;
  input [63:0]output_image;
  input [31:0]\mem_reg[67][95]_srl32_0 ;
  input next_wreq;
  input [5:0]addr;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire [5:0]addr;
  wire [0:0]\ap_CS_fsm_reg[71] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1_n_0 ;
  wire \dout[10]_i_1_n_0 ;
  wire \dout[11]_i_1_n_0 ;
  wire \dout[12]_i_1_n_0 ;
  wire \dout[13]_i_1_n_0 ;
  wire \dout[14]_i_1_n_0 ;
  wire \dout[15]_i_1_n_0 ;
  wire \dout[16]_i_1_n_0 ;
  wire \dout[17]_i_1_n_0 ;
  wire \dout[18]_i_1_n_0 ;
  wire \dout[19]_i_1_n_0 ;
  wire \dout[1]_i_1_n_0 ;
  wire \dout[20]_i_1_n_0 ;
  wire \dout[21]_i_1_n_0 ;
  wire \dout[22]_i_1_n_0 ;
  wire \dout[23]_i_1_n_0 ;
  wire \dout[24]_i_1_n_0 ;
  wire \dout[25]_i_1_n_0 ;
  wire \dout[26]_i_1_n_0 ;
  wire \dout[27]_i_1_n_0 ;
  wire \dout[28]_i_1_n_0 ;
  wire \dout[29]_i_1_n_0 ;
  wire \dout[2]_i_1_n_0 ;
  wire \dout[30]_i_1_n_0 ;
  wire \dout[31]_i_1_n_0 ;
  wire \dout[32]_i_1_n_0 ;
  wire \dout[33]_i_1_n_0 ;
  wire \dout[34]_i_1_n_0 ;
  wire \dout[35]_i_1_n_0 ;
  wire \dout[36]_i_1_n_0 ;
  wire \dout[37]_i_1_n_0 ;
  wire \dout[38]_i_1_n_0 ;
  wire \dout[39]_i_1_n_0 ;
  wire \dout[3]_i_1_n_0 ;
  wire \dout[40]_i_1_n_0 ;
  wire \dout[41]_i_1_n_0 ;
  wire \dout[42]_i_1_n_0 ;
  wire \dout[43]_i_1_n_0 ;
  wire \dout[44]_i_1_n_0 ;
  wire \dout[45]_i_1_n_0 ;
  wire \dout[46]_i_1_n_0 ;
  wire \dout[47]_i_1_n_0 ;
  wire \dout[48]_i_1_n_0 ;
  wire \dout[49]_i_1_n_0 ;
  wire \dout[4]_i_1_n_0 ;
  wire \dout[50]_i_1_n_0 ;
  wire \dout[51]_i_1_n_0 ;
  wire \dout[52]_i_1_n_0 ;
  wire \dout[53]_i_1_n_0 ;
  wire \dout[54]_i_1_n_0 ;
  wire \dout[55]_i_1_n_0 ;
  wire \dout[56]_i_1_n_0 ;
  wire \dout[57]_i_1_n_0 ;
  wire \dout[58]_i_1_n_0 ;
  wire \dout[59]_i_1_n_0 ;
  wire \dout[5]_i_1_n_0 ;
  wire \dout[60]_i_1_n_0 ;
  wire \dout[61]_i_1_n_0 ;
  wire \dout[62]_i_1_n_0 ;
  wire \dout[63]_i_1_n_0 ;
  wire \dout[64]_i_1_n_0 ;
  wire \dout[65]_i_1_n_0 ;
  wire \dout[66]_i_1_n_0 ;
  wire \dout[67]_i_1_n_0 ;
  wire \dout[68]_i_1_n_0 ;
  wire \dout[69]_i_1_n_0 ;
  wire \dout[6]_i_1_n_0 ;
  wire \dout[70]_i_1_n_0 ;
  wire \dout[71]_i_1_n_0 ;
  wire \dout[72]_i_1_n_0 ;
  wire \dout[73]_i_1_n_0 ;
  wire \dout[74]_i_1_n_0 ;
  wire \dout[75]_i_1_n_0 ;
  wire \dout[76]_i_1_n_0 ;
  wire \dout[77]_i_1_n_0 ;
  wire \dout[78]_i_1_n_0 ;
  wire \dout[79]_i_1_n_0 ;
  wire \dout[7]_i_1_n_0 ;
  wire \dout[80]_i_1_n_0 ;
  wire \dout[81]_i_1_n_0 ;
  wire \dout[82]_i_1_n_0 ;
  wire \dout[83]_i_1_n_0 ;
  wire \dout[84]_i_1_n_0 ;
  wire \dout[85]_i_1_n_0 ;
  wire \dout[86]_i_1_n_0 ;
  wire \dout[87]_i_1_n_0 ;
  wire \dout[88]_i_1_n_0 ;
  wire \dout[89]_i_1_n_0 ;
  wire \dout[8]_i_1_n_0 ;
  wire \dout[90]_i_1_n_0 ;
  wire \dout[91]_i_1_n_0 ;
  wire \dout[92]_i_1_n_0 ;
  wire \dout[93]_i_1_n_0 ;
  wire \dout[94]_i_1_n_0 ;
  wire \dout[95]_i_2_n_0 ;
  wire \dout[9]_i_1_n_0 ;
  wire [7:0]\dout_reg[72]_0 ;
  wire [7:0]\dout_reg[80]_0 ;
  wire [7:0]\dout_reg[88]_0 ;
  wire [94:0]\dout_reg[94]_0 ;
  wire [6:0]\dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire \dout_reg[95]_2 ;
  wire \dout_reg[95]_3 ;
  wire \dout_reg[95]_4 ;
  wire \dout_reg[95]_5 ;
  wire full_n_reg;
  wire [63:0]gmem_AWADDR;
  wire [31:0]gmem_AWLEN;
  wire gmem_AWREADY;
  wire \mem_reg[14][0]_srl15_i_10_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \mem_reg[14][0]_srl15_i_8_n_0 ;
  wire \mem_reg[14][0]_srl15_i_9_n_0 ;
  wire \mem_reg[67][0]_mux_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_1 ;
  wire \mem_reg[67][0]_srl32__1_n_0 ;
  wire \mem_reg[67][0]_srl32_n_0 ;
  wire \mem_reg[67][0]_srl32_n_1 ;
  wire \mem_reg[67][10]_mux_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_1 ;
  wire \mem_reg[67][10]_srl32__1_n_0 ;
  wire \mem_reg[67][10]_srl32_n_0 ;
  wire \mem_reg[67][10]_srl32_n_1 ;
  wire \mem_reg[67][11]_mux_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_1 ;
  wire \mem_reg[67][11]_srl32__1_n_0 ;
  wire \mem_reg[67][11]_srl32_n_0 ;
  wire \mem_reg[67][11]_srl32_n_1 ;
  wire \mem_reg[67][12]_mux_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_1 ;
  wire \mem_reg[67][12]_srl32__1_n_0 ;
  wire \mem_reg[67][12]_srl32_n_0 ;
  wire \mem_reg[67][12]_srl32_n_1 ;
  wire \mem_reg[67][13]_mux_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_1 ;
  wire \mem_reg[67][13]_srl32__1_n_0 ;
  wire \mem_reg[67][13]_srl32_n_0 ;
  wire \mem_reg[67][13]_srl32_n_1 ;
  wire \mem_reg[67][14]_mux_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_1 ;
  wire \mem_reg[67][14]_srl32__1_n_0 ;
  wire \mem_reg[67][14]_srl32_n_0 ;
  wire \mem_reg[67][14]_srl32_n_1 ;
  wire \mem_reg[67][15]_mux_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_1 ;
  wire \mem_reg[67][15]_srl32__1_n_0 ;
  wire \mem_reg[67][15]_srl32_n_0 ;
  wire \mem_reg[67][15]_srl32_n_1 ;
  wire \mem_reg[67][16]_mux_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_1 ;
  wire \mem_reg[67][16]_srl32__1_n_0 ;
  wire \mem_reg[67][16]_srl32_n_0 ;
  wire \mem_reg[67][16]_srl32_n_1 ;
  wire \mem_reg[67][17]_mux_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_1 ;
  wire \mem_reg[67][17]_srl32__1_n_0 ;
  wire \mem_reg[67][17]_srl32_n_0 ;
  wire \mem_reg[67][17]_srl32_n_1 ;
  wire \mem_reg[67][18]_mux_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_1 ;
  wire \mem_reg[67][18]_srl32__1_n_0 ;
  wire \mem_reg[67][18]_srl32_n_0 ;
  wire \mem_reg[67][18]_srl32_n_1 ;
  wire \mem_reg[67][19]_mux_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_1 ;
  wire \mem_reg[67][19]_srl32__1_n_0 ;
  wire \mem_reg[67][19]_srl32_n_0 ;
  wire \mem_reg[67][19]_srl32_n_1 ;
  wire \mem_reg[67][1]_mux_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_1 ;
  wire \mem_reg[67][1]_srl32__1_n_0 ;
  wire \mem_reg[67][1]_srl32_n_0 ;
  wire \mem_reg[67][1]_srl32_n_1 ;
  wire \mem_reg[67][20]_mux_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_1 ;
  wire \mem_reg[67][20]_srl32__1_n_0 ;
  wire \mem_reg[67][20]_srl32_n_0 ;
  wire \mem_reg[67][20]_srl32_n_1 ;
  wire \mem_reg[67][21]_mux_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_1 ;
  wire \mem_reg[67][21]_srl32__1_n_0 ;
  wire \mem_reg[67][21]_srl32_n_0 ;
  wire \mem_reg[67][21]_srl32_n_1 ;
  wire \mem_reg[67][22]_mux_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_1 ;
  wire \mem_reg[67][22]_srl32__1_n_0 ;
  wire \mem_reg[67][22]_srl32_n_0 ;
  wire \mem_reg[67][22]_srl32_n_1 ;
  wire \mem_reg[67][23]_mux_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_1 ;
  wire \mem_reg[67][23]_srl32__1_n_0 ;
  wire \mem_reg[67][23]_srl32_n_0 ;
  wire \mem_reg[67][23]_srl32_n_1 ;
  wire \mem_reg[67][24]_mux_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_1 ;
  wire \mem_reg[67][24]_srl32__1_n_0 ;
  wire \mem_reg[67][24]_srl32_n_0 ;
  wire \mem_reg[67][24]_srl32_n_1 ;
  wire \mem_reg[67][25]_mux_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_1 ;
  wire \mem_reg[67][25]_srl32__1_n_0 ;
  wire \mem_reg[67][25]_srl32_n_0 ;
  wire \mem_reg[67][25]_srl32_n_1 ;
  wire \mem_reg[67][26]_mux_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_1 ;
  wire \mem_reg[67][26]_srl32__1_n_0 ;
  wire \mem_reg[67][26]_srl32_n_0 ;
  wire \mem_reg[67][26]_srl32_n_1 ;
  wire \mem_reg[67][27]_mux_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_1 ;
  wire \mem_reg[67][27]_srl32__1_n_0 ;
  wire \mem_reg[67][27]_srl32_n_0 ;
  wire \mem_reg[67][27]_srl32_n_1 ;
  wire \mem_reg[67][28]_mux_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_1 ;
  wire \mem_reg[67][28]_srl32__1_n_0 ;
  wire \mem_reg[67][28]_srl32_n_0 ;
  wire \mem_reg[67][28]_srl32_n_1 ;
  wire \mem_reg[67][29]_mux_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_1 ;
  wire \mem_reg[67][29]_srl32__1_n_0 ;
  wire \mem_reg[67][29]_srl32_n_0 ;
  wire \mem_reg[67][29]_srl32_n_1 ;
  wire \mem_reg[67][2]_mux_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_1 ;
  wire \mem_reg[67][2]_srl32__1_n_0 ;
  wire \mem_reg[67][2]_srl32_n_0 ;
  wire \mem_reg[67][2]_srl32_n_1 ;
  wire \mem_reg[67][30]_mux_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_1 ;
  wire \mem_reg[67][30]_srl32__1_n_0 ;
  wire \mem_reg[67][30]_srl32_n_0 ;
  wire \mem_reg[67][30]_srl32_n_1 ;
  wire \mem_reg[67][31]_mux_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_1 ;
  wire \mem_reg[67][31]_srl32__1_n_0 ;
  wire \mem_reg[67][31]_srl32_n_0 ;
  wire \mem_reg[67][31]_srl32_n_1 ;
  wire \mem_reg[67][32]_mux_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_1 ;
  wire \mem_reg[67][32]_srl32__1_n_0 ;
  wire \mem_reg[67][32]_srl32_n_0 ;
  wire \mem_reg[67][32]_srl32_n_1 ;
  wire \mem_reg[67][33]_mux_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_1 ;
  wire \mem_reg[67][33]_srl32__1_n_0 ;
  wire \mem_reg[67][33]_srl32_n_0 ;
  wire \mem_reg[67][33]_srl32_n_1 ;
  wire \mem_reg[67][34]_mux_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_1 ;
  wire \mem_reg[67][34]_srl32__1_n_0 ;
  wire \mem_reg[67][34]_srl32_n_0 ;
  wire \mem_reg[67][34]_srl32_n_1 ;
  wire \mem_reg[67][35]_mux_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_1 ;
  wire \mem_reg[67][35]_srl32__1_n_0 ;
  wire \mem_reg[67][35]_srl32_n_0 ;
  wire \mem_reg[67][35]_srl32_n_1 ;
  wire \mem_reg[67][36]_mux_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_1 ;
  wire \mem_reg[67][36]_srl32__1_n_0 ;
  wire \mem_reg[67][36]_srl32_n_0 ;
  wire \mem_reg[67][36]_srl32_n_1 ;
  wire \mem_reg[67][37]_mux_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_1 ;
  wire \mem_reg[67][37]_srl32__1_n_0 ;
  wire \mem_reg[67][37]_srl32_n_0 ;
  wire \mem_reg[67][37]_srl32_n_1 ;
  wire \mem_reg[67][38]_mux_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_1 ;
  wire \mem_reg[67][38]_srl32__1_n_0 ;
  wire \mem_reg[67][38]_srl32_n_0 ;
  wire \mem_reg[67][38]_srl32_n_1 ;
  wire \mem_reg[67][39]_mux_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_1 ;
  wire \mem_reg[67][39]_srl32__1_n_0 ;
  wire \mem_reg[67][39]_srl32_n_0 ;
  wire \mem_reg[67][39]_srl32_n_1 ;
  wire \mem_reg[67][3]_mux_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_1 ;
  wire \mem_reg[67][3]_srl32__1_n_0 ;
  wire \mem_reg[67][3]_srl32_n_0 ;
  wire \mem_reg[67][3]_srl32_n_1 ;
  wire \mem_reg[67][40]_mux_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_1 ;
  wire \mem_reg[67][40]_srl32__1_n_0 ;
  wire \mem_reg[67][40]_srl32_n_0 ;
  wire \mem_reg[67][40]_srl32_n_1 ;
  wire \mem_reg[67][41]_mux_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_1 ;
  wire \mem_reg[67][41]_srl32__1_n_0 ;
  wire \mem_reg[67][41]_srl32_n_0 ;
  wire \mem_reg[67][41]_srl32_n_1 ;
  wire \mem_reg[67][42]_mux_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_1 ;
  wire \mem_reg[67][42]_srl32__1_n_0 ;
  wire \mem_reg[67][42]_srl32_n_0 ;
  wire \mem_reg[67][42]_srl32_n_1 ;
  wire \mem_reg[67][43]_mux_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_1 ;
  wire \mem_reg[67][43]_srl32__1_n_0 ;
  wire \mem_reg[67][43]_srl32_n_0 ;
  wire \mem_reg[67][43]_srl32_n_1 ;
  wire \mem_reg[67][44]_mux_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_1 ;
  wire \mem_reg[67][44]_srl32__1_n_0 ;
  wire \mem_reg[67][44]_srl32_n_0 ;
  wire \mem_reg[67][44]_srl32_n_1 ;
  wire \mem_reg[67][45]_mux_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_1 ;
  wire \mem_reg[67][45]_srl32__1_n_0 ;
  wire \mem_reg[67][45]_srl32_n_0 ;
  wire \mem_reg[67][45]_srl32_n_1 ;
  wire \mem_reg[67][46]_mux_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_1 ;
  wire \mem_reg[67][46]_srl32__1_n_0 ;
  wire \mem_reg[67][46]_srl32_n_0 ;
  wire \mem_reg[67][46]_srl32_n_1 ;
  wire \mem_reg[67][47]_mux_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_1 ;
  wire \mem_reg[67][47]_srl32__1_n_0 ;
  wire \mem_reg[67][47]_srl32_n_0 ;
  wire \mem_reg[67][47]_srl32_n_1 ;
  wire \mem_reg[67][48]_mux_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_1 ;
  wire \mem_reg[67][48]_srl32__1_n_0 ;
  wire \mem_reg[67][48]_srl32_n_0 ;
  wire \mem_reg[67][48]_srl32_n_1 ;
  wire \mem_reg[67][49]_mux_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_1 ;
  wire \mem_reg[67][49]_srl32__1_n_0 ;
  wire \mem_reg[67][49]_srl32_n_0 ;
  wire \mem_reg[67][49]_srl32_n_1 ;
  wire \mem_reg[67][4]_mux_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_1 ;
  wire \mem_reg[67][4]_srl32__1_n_0 ;
  wire \mem_reg[67][4]_srl32_n_0 ;
  wire \mem_reg[67][4]_srl32_n_1 ;
  wire \mem_reg[67][50]_mux_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_1 ;
  wire \mem_reg[67][50]_srl32__1_n_0 ;
  wire \mem_reg[67][50]_srl32_n_0 ;
  wire \mem_reg[67][50]_srl32_n_1 ;
  wire \mem_reg[67][51]_mux_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_1 ;
  wire \mem_reg[67][51]_srl32__1_n_0 ;
  wire \mem_reg[67][51]_srl32_n_0 ;
  wire \mem_reg[67][51]_srl32_n_1 ;
  wire \mem_reg[67][52]_mux_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_1 ;
  wire \mem_reg[67][52]_srl32__1_n_0 ;
  wire \mem_reg[67][52]_srl32_n_0 ;
  wire \mem_reg[67][52]_srl32_n_1 ;
  wire \mem_reg[67][53]_mux_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_1 ;
  wire \mem_reg[67][53]_srl32__1_n_0 ;
  wire \mem_reg[67][53]_srl32_n_0 ;
  wire \mem_reg[67][53]_srl32_n_1 ;
  wire \mem_reg[67][54]_mux_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_1 ;
  wire \mem_reg[67][54]_srl32__1_n_0 ;
  wire \mem_reg[67][54]_srl32_n_0 ;
  wire \mem_reg[67][54]_srl32_n_1 ;
  wire \mem_reg[67][55]_mux_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_1 ;
  wire \mem_reg[67][55]_srl32__1_n_0 ;
  wire \mem_reg[67][55]_srl32_n_0 ;
  wire \mem_reg[67][55]_srl32_n_1 ;
  wire \mem_reg[67][56]_mux_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_1 ;
  wire \mem_reg[67][56]_srl32__1_n_0 ;
  wire \mem_reg[67][56]_srl32_n_0 ;
  wire \mem_reg[67][56]_srl32_n_1 ;
  wire \mem_reg[67][57]_mux_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_1 ;
  wire \mem_reg[67][57]_srl32__1_n_0 ;
  wire \mem_reg[67][57]_srl32_n_0 ;
  wire \mem_reg[67][57]_srl32_n_1 ;
  wire \mem_reg[67][58]_mux_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_1 ;
  wire \mem_reg[67][58]_srl32__1_n_0 ;
  wire \mem_reg[67][58]_srl32_n_0 ;
  wire \mem_reg[67][58]_srl32_n_1 ;
  wire \mem_reg[67][59]_mux_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_1 ;
  wire \mem_reg[67][59]_srl32__1_n_0 ;
  wire \mem_reg[67][59]_srl32_n_0 ;
  wire \mem_reg[67][59]_srl32_n_1 ;
  wire \mem_reg[67][5]_mux_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_1 ;
  wire \mem_reg[67][5]_srl32__1_n_0 ;
  wire \mem_reg[67][5]_srl32_n_0 ;
  wire \mem_reg[67][5]_srl32_n_1 ;
  wire \mem_reg[67][60]_mux_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_1 ;
  wire \mem_reg[67][60]_srl32__1_n_0 ;
  wire \mem_reg[67][60]_srl32_n_0 ;
  wire \mem_reg[67][60]_srl32_n_1 ;
  wire \mem_reg[67][61]_mux_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_1 ;
  wire \mem_reg[67][61]_srl32__1_n_0 ;
  wire \mem_reg[67][61]_srl32_n_0 ;
  wire \mem_reg[67][61]_srl32_n_1 ;
  wire \mem_reg[67][62]_mux_n_0 ;
  wire \mem_reg[67][62]_srl32__0_n_0 ;
  wire \mem_reg[67][62]_srl32__0_n_1 ;
  wire \mem_reg[67][62]_srl32__1_n_0 ;
  wire \mem_reg[67][62]_srl32_n_0 ;
  wire \mem_reg[67][62]_srl32_n_1 ;
  wire \mem_reg[67][63]_mux_n_0 ;
  wire \mem_reg[67][63]_srl32__0_n_0 ;
  wire \mem_reg[67][63]_srl32__0_n_1 ;
  wire \mem_reg[67][63]_srl32__1_n_0 ;
  wire \mem_reg[67][63]_srl32_n_0 ;
  wire \mem_reg[67][63]_srl32_n_1 ;
  wire \mem_reg[67][64]_mux_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_1 ;
  wire \mem_reg[67][64]_srl32__1_n_0 ;
  wire \mem_reg[67][64]_srl32_n_0 ;
  wire \mem_reg[67][64]_srl32_n_1 ;
  wire \mem_reg[67][65]_mux_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_1 ;
  wire \mem_reg[67][65]_srl32__1_n_0 ;
  wire \mem_reg[67][65]_srl32_n_0 ;
  wire \mem_reg[67][65]_srl32_n_1 ;
  wire \mem_reg[67][66]_mux_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_1 ;
  wire \mem_reg[67][66]_srl32__1_n_0 ;
  wire \mem_reg[67][66]_srl32_n_0 ;
  wire \mem_reg[67][66]_srl32_n_1 ;
  wire \mem_reg[67][67]_mux_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_1 ;
  wire \mem_reg[67][67]_srl32__1_n_0 ;
  wire \mem_reg[67][67]_srl32_n_0 ;
  wire \mem_reg[67][67]_srl32_n_1 ;
  wire \mem_reg[67][68]_mux_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_1 ;
  wire \mem_reg[67][68]_srl32__1_n_0 ;
  wire \mem_reg[67][68]_srl32_n_0 ;
  wire \mem_reg[67][68]_srl32_n_1 ;
  wire \mem_reg[67][69]_mux_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_1 ;
  wire \mem_reg[67][69]_srl32__1_n_0 ;
  wire \mem_reg[67][69]_srl32_n_0 ;
  wire \mem_reg[67][69]_srl32_n_1 ;
  wire \mem_reg[67][6]_mux_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_1 ;
  wire \mem_reg[67][6]_srl32__1_n_0 ;
  wire \mem_reg[67][6]_srl32_n_0 ;
  wire \mem_reg[67][6]_srl32_n_1 ;
  wire \mem_reg[67][70]_mux_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_1 ;
  wire \mem_reg[67][70]_srl32__1_n_0 ;
  wire \mem_reg[67][70]_srl32_n_0 ;
  wire \mem_reg[67][70]_srl32_n_1 ;
  wire \mem_reg[67][71]_mux_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_1 ;
  wire \mem_reg[67][71]_srl32__1_n_0 ;
  wire \mem_reg[67][71]_srl32_n_0 ;
  wire \mem_reg[67][71]_srl32_n_1 ;
  wire \mem_reg[67][72]_mux_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_1 ;
  wire \mem_reg[67][72]_srl32__1_n_0 ;
  wire \mem_reg[67][72]_srl32_n_0 ;
  wire \mem_reg[67][72]_srl32_n_1 ;
  wire \mem_reg[67][73]_mux_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_1 ;
  wire \mem_reg[67][73]_srl32__1_n_0 ;
  wire \mem_reg[67][73]_srl32_n_0 ;
  wire \mem_reg[67][73]_srl32_n_1 ;
  wire \mem_reg[67][74]_mux_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_1 ;
  wire \mem_reg[67][74]_srl32__1_n_0 ;
  wire \mem_reg[67][74]_srl32_n_0 ;
  wire \mem_reg[67][74]_srl32_n_1 ;
  wire \mem_reg[67][75]_mux_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_1 ;
  wire \mem_reg[67][75]_srl32__1_n_0 ;
  wire \mem_reg[67][75]_srl32_n_0 ;
  wire \mem_reg[67][75]_srl32_n_1 ;
  wire \mem_reg[67][76]_mux_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_1 ;
  wire \mem_reg[67][76]_srl32__1_n_0 ;
  wire \mem_reg[67][76]_srl32_n_0 ;
  wire \mem_reg[67][76]_srl32_n_1 ;
  wire \mem_reg[67][77]_mux_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_1 ;
  wire \mem_reg[67][77]_srl32__1_n_0 ;
  wire \mem_reg[67][77]_srl32_n_0 ;
  wire \mem_reg[67][77]_srl32_n_1 ;
  wire \mem_reg[67][78]_mux_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_1 ;
  wire \mem_reg[67][78]_srl32__1_n_0 ;
  wire \mem_reg[67][78]_srl32_n_0 ;
  wire \mem_reg[67][78]_srl32_n_1 ;
  wire \mem_reg[67][79]_mux_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_1 ;
  wire \mem_reg[67][79]_srl32__1_n_0 ;
  wire \mem_reg[67][79]_srl32_n_0 ;
  wire \mem_reg[67][79]_srl32_n_1 ;
  wire \mem_reg[67][7]_mux_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_1 ;
  wire \mem_reg[67][7]_srl32__1_n_0 ;
  wire \mem_reg[67][7]_srl32_n_0 ;
  wire \mem_reg[67][7]_srl32_n_1 ;
  wire \mem_reg[67][80]_mux_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_1 ;
  wire \mem_reg[67][80]_srl32__1_n_0 ;
  wire \mem_reg[67][80]_srl32_n_0 ;
  wire \mem_reg[67][80]_srl32_n_1 ;
  wire \mem_reg[67][81]_mux_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_1 ;
  wire \mem_reg[67][81]_srl32__1_n_0 ;
  wire \mem_reg[67][81]_srl32_n_0 ;
  wire \mem_reg[67][81]_srl32_n_1 ;
  wire \mem_reg[67][82]_mux_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_1 ;
  wire \mem_reg[67][82]_srl32__1_n_0 ;
  wire \mem_reg[67][82]_srl32_n_0 ;
  wire \mem_reg[67][82]_srl32_n_1 ;
  wire \mem_reg[67][83]_mux_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_1 ;
  wire \mem_reg[67][83]_srl32__1_n_0 ;
  wire \mem_reg[67][83]_srl32_n_0 ;
  wire \mem_reg[67][83]_srl32_n_1 ;
  wire \mem_reg[67][84]_mux_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_1 ;
  wire \mem_reg[67][84]_srl32__1_n_0 ;
  wire \mem_reg[67][84]_srl32_n_0 ;
  wire \mem_reg[67][84]_srl32_n_1 ;
  wire \mem_reg[67][85]_mux_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_1 ;
  wire \mem_reg[67][85]_srl32__1_n_0 ;
  wire \mem_reg[67][85]_srl32_n_0 ;
  wire \mem_reg[67][85]_srl32_n_1 ;
  wire \mem_reg[67][86]_mux_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_1 ;
  wire \mem_reg[67][86]_srl32__1_n_0 ;
  wire \mem_reg[67][86]_srl32_n_0 ;
  wire \mem_reg[67][86]_srl32_n_1 ;
  wire \mem_reg[67][87]_mux_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_1 ;
  wire \mem_reg[67][87]_srl32__1_n_0 ;
  wire \mem_reg[67][87]_srl32_n_0 ;
  wire \mem_reg[67][87]_srl32_n_1 ;
  wire \mem_reg[67][88]_mux_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_1 ;
  wire \mem_reg[67][88]_srl32__1_n_0 ;
  wire \mem_reg[67][88]_srl32_n_0 ;
  wire \mem_reg[67][88]_srl32_n_1 ;
  wire \mem_reg[67][89]_mux_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_1 ;
  wire \mem_reg[67][89]_srl32__1_n_0 ;
  wire \mem_reg[67][89]_srl32_n_0 ;
  wire \mem_reg[67][89]_srl32_n_1 ;
  wire \mem_reg[67][8]_mux_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_1 ;
  wire \mem_reg[67][8]_srl32__1_n_0 ;
  wire \mem_reg[67][8]_srl32_n_0 ;
  wire \mem_reg[67][8]_srl32_n_1 ;
  wire \mem_reg[67][90]_mux_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_1 ;
  wire \mem_reg[67][90]_srl32__1_n_0 ;
  wire \mem_reg[67][90]_srl32_n_0 ;
  wire \mem_reg[67][90]_srl32_n_1 ;
  wire \mem_reg[67][91]_mux_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_1 ;
  wire \mem_reg[67][91]_srl32__1_n_0 ;
  wire \mem_reg[67][91]_srl32_n_0 ;
  wire \mem_reg[67][91]_srl32_n_1 ;
  wire \mem_reg[67][92]_mux_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_1 ;
  wire \mem_reg[67][92]_srl32__1_n_0 ;
  wire \mem_reg[67][92]_srl32_n_0 ;
  wire \mem_reg[67][92]_srl32_n_1 ;
  wire \mem_reg[67][93]_mux_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_1 ;
  wire \mem_reg[67][93]_srl32__1_n_0 ;
  wire \mem_reg[67][93]_srl32_n_0 ;
  wire \mem_reg[67][93]_srl32_n_1 ;
  wire \mem_reg[67][94]_mux_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_1 ;
  wire \mem_reg[67][94]_srl32__1_n_0 ;
  wire \mem_reg[67][94]_srl32_n_0 ;
  wire \mem_reg[67][94]_srl32_n_1 ;
  wire \mem_reg[67][95]_mux_n_0 ;
  wire [31:0]\mem_reg[67][95]_srl32_0 ;
  wire \mem_reg[67][95]_srl32__0_n_0 ;
  wire \mem_reg[67][95]_srl32__0_n_1 ;
  wire \mem_reg[67][95]_srl32__1_n_0 ;
  wire \mem_reg[67][95]_srl32_n_0 ;
  wire \mem_reg[67][95]_srl32_n_1 ;
  wire \mem_reg[67][9]_mux_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_1 ;
  wire \mem_reg[67][9]_srl32__1_n_0 ;
  wire \mem_reg[67][9]_srl32_n_0 ;
  wire \mem_reg[67][9]_srl32_n_1 ;
  wire next_wreq;
  wire [63:0]output_image;
  wire pop;
  wire valid_length;
  wire valid_length053_in;
  wire [31:31]wreq_len;
  wire wrsp_ready;
  wire \NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][62]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][63]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][95]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[0]_i_1 
       (.I0(\mem_reg[67][0]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][0]_mux_n_0 ),
        .O(\dout[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[10]_i_1 
       (.I0(\mem_reg[67][10]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][10]_mux_n_0 ),
        .O(\dout[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[11]_i_1 
       (.I0(\mem_reg[67][11]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][11]_mux_n_0 ),
        .O(\dout[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[12]_i_1 
       (.I0(\mem_reg[67][12]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][12]_mux_n_0 ),
        .O(\dout[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[13]_i_1 
       (.I0(\mem_reg[67][13]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][13]_mux_n_0 ),
        .O(\dout[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[14]_i_1 
       (.I0(\mem_reg[67][14]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][14]_mux_n_0 ),
        .O(\dout[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[15]_i_1 
       (.I0(\mem_reg[67][15]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][15]_mux_n_0 ),
        .O(\dout[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[16]_i_1 
       (.I0(\mem_reg[67][16]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][16]_mux_n_0 ),
        .O(\dout[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[17]_i_1 
       (.I0(\mem_reg[67][17]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][17]_mux_n_0 ),
        .O(\dout[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[18]_i_1 
       (.I0(\mem_reg[67][18]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][18]_mux_n_0 ),
        .O(\dout[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[19]_i_1 
       (.I0(\mem_reg[67][19]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][19]_mux_n_0 ),
        .O(\dout[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[1]_i_1 
       (.I0(\mem_reg[67][1]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][1]_mux_n_0 ),
        .O(\dout[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[20]_i_1 
       (.I0(\mem_reg[67][20]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][20]_mux_n_0 ),
        .O(\dout[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[21]_i_1 
       (.I0(\mem_reg[67][21]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][21]_mux_n_0 ),
        .O(\dout[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[22]_i_1 
       (.I0(\mem_reg[67][22]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][22]_mux_n_0 ),
        .O(\dout[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[23]_i_1 
       (.I0(\mem_reg[67][23]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][23]_mux_n_0 ),
        .O(\dout[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[24]_i_1 
       (.I0(\mem_reg[67][24]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][24]_mux_n_0 ),
        .O(\dout[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[25]_i_1 
       (.I0(\mem_reg[67][25]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][25]_mux_n_0 ),
        .O(\dout[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[26]_i_1 
       (.I0(\mem_reg[67][26]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][26]_mux_n_0 ),
        .O(\dout[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[27]_i_1 
       (.I0(\mem_reg[67][27]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][27]_mux_n_0 ),
        .O(\dout[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[28]_i_1 
       (.I0(\mem_reg[67][28]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][28]_mux_n_0 ),
        .O(\dout[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[29]_i_1 
       (.I0(\mem_reg[67][29]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][29]_mux_n_0 ),
        .O(\dout[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[2]_i_1 
       (.I0(\mem_reg[67][2]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][2]_mux_n_0 ),
        .O(\dout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[30]_i_1 
       (.I0(\mem_reg[67][30]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][30]_mux_n_0 ),
        .O(\dout[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[31]_i_1 
       (.I0(\mem_reg[67][31]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][31]_mux_n_0 ),
        .O(\dout[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[32]_i_1 
       (.I0(\mem_reg[67][32]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][32]_mux_n_0 ),
        .O(\dout[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[33]_i_1 
       (.I0(\mem_reg[67][33]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][33]_mux_n_0 ),
        .O(\dout[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[34]_i_1 
       (.I0(\mem_reg[67][34]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][34]_mux_n_0 ),
        .O(\dout[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[35]_i_1 
       (.I0(\mem_reg[67][35]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][35]_mux_n_0 ),
        .O(\dout[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[36]_i_1 
       (.I0(\mem_reg[67][36]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][36]_mux_n_0 ),
        .O(\dout[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[37]_i_1 
       (.I0(\mem_reg[67][37]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][37]_mux_n_0 ),
        .O(\dout[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[38]_i_1 
       (.I0(\mem_reg[67][38]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][38]_mux_n_0 ),
        .O(\dout[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[39]_i_1 
       (.I0(\mem_reg[67][39]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][39]_mux_n_0 ),
        .O(\dout[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[3]_i_1 
       (.I0(\mem_reg[67][3]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][3]_mux_n_0 ),
        .O(\dout[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[40]_i_1 
       (.I0(\mem_reg[67][40]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][40]_mux_n_0 ),
        .O(\dout[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[41]_i_1 
       (.I0(\mem_reg[67][41]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][41]_mux_n_0 ),
        .O(\dout[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[42]_i_1 
       (.I0(\mem_reg[67][42]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][42]_mux_n_0 ),
        .O(\dout[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[43]_i_1 
       (.I0(\mem_reg[67][43]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][43]_mux_n_0 ),
        .O(\dout[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[44]_i_1 
       (.I0(\mem_reg[67][44]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][44]_mux_n_0 ),
        .O(\dout[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[45]_i_1 
       (.I0(\mem_reg[67][45]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][45]_mux_n_0 ),
        .O(\dout[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[46]_i_1 
       (.I0(\mem_reg[67][46]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][46]_mux_n_0 ),
        .O(\dout[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[47]_i_1 
       (.I0(\mem_reg[67][47]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][47]_mux_n_0 ),
        .O(\dout[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[48]_i_1 
       (.I0(\mem_reg[67][48]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][48]_mux_n_0 ),
        .O(\dout[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[49]_i_1 
       (.I0(\mem_reg[67][49]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][49]_mux_n_0 ),
        .O(\dout[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[4]_i_1 
       (.I0(\mem_reg[67][4]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][4]_mux_n_0 ),
        .O(\dout[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[50]_i_1 
       (.I0(\mem_reg[67][50]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][50]_mux_n_0 ),
        .O(\dout[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[51]_i_1 
       (.I0(\mem_reg[67][51]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][51]_mux_n_0 ),
        .O(\dout[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[52]_i_1 
       (.I0(\mem_reg[67][52]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][52]_mux_n_0 ),
        .O(\dout[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[53]_i_1 
       (.I0(\mem_reg[67][53]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][53]_mux_n_0 ),
        .O(\dout[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[54]_i_1 
       (.I0(\mem_reg[67][54]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][54]_mux_n_0 ),
        .O(\dout[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[55]_i_1 
       (.I0(\mem_reg[67][55]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][55]_mux_n_0 ),
        .O(\dout[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[56]_i_1 
       (.I0(\mem_reg[67][56]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][56]_mux_n_0 ),
        .O(\dout[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[57]_i_1 
       (.I0(\mem_reg[67][57]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][57]_mux_n_0 ),
        .O(\dout[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[58]_i_1 
       (.I0(\mem_reg[67][58]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][58]_mux_n_0 ),
        .O(\dout[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[59]_i_1 
       (.I0(\mem_reg[67][59]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][59]_mux_n_0 ),
        .O(\dout[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[5]_i_1 
       (.I0(\mem_reg[67][5]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][5]_mux_n_0 ),
        .O(\dout[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[60]_i_1 
       (.I0(\mem_reg[67][60]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][60]_mux_n_0 ),
        .O(\dout[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[61]_i_1 
       (.I0(\mem_reg[67][61]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][61]_mux_n_0 ),
        .O(\dout[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[62]_i_1 
       (.I0(\mem_reg[67][62]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][62]_mux_n_0 ),
        .O(\dout[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[63]_i_1 
       (.I0(\mem_reg[67][63]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][63]_mux_n_0 ),
        .O(\dout[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[64]_i_1 
       (.I0(\mem_reg[67][64]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][64]_mux_n_0 ),
        .O(\dout[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[65]_i_1 
       (.I0(\mem_reg[67][65]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][65]_mux_n_0 ),
        .O(\dout[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[66]_i_1 
       (.I0(\mem_reg[67][66]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][66]_mux_n_0 ),
        .O(\dout[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[67]_i_1 
       (.I0(\mem_reg[67][67]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][67]_mux_n_0 ),
        .O(\dout[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[68]_i_1 
       (.I0(\mem_reg[67][68]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][68]_mux_n_0 ),
        .O(\dout[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[69]_i_1 
       (.I0(\mem_reg[67][69]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][69]_mux_n_0 ),
        .O(\dout[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[6]_i_1 
       (.I0(\mem_reg[67][6]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][6]_mux_n_0 ),
        .O(\dout[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[70]_i_1 
       (.I0(\mem_reg[67][70]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][70]_mux_n_0 ),
        .O(\dout[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[71]_i_1 
       (.I0(\mem_reg[67][71]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][71]_mux_n_0 ),
        .O(\dout[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[72]_i_1 
       (.I0(\mem_reg[67][72]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][72]_mux_n_0 ),
        .O(\dout[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[73]_i_1 
       (.I0(\mem_reg[67][73]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][73]_mux_n_0 ),
        .O(\dout[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[74]_i_1 
       (.I0(\mem_reg[67][74]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][74]_mux_n_0 ),
        .O(\dout[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[75]_i_1 
       (.I0(\mem_reg[67][75]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][75]_mux_n_0 ),
        .O(\dout[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[76]_i_1 
       (.I0(\mem_reg[67][76]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][76]_mux_n_0 ),
        .O(\dout[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[77]_i_1 
       (.I0(\mem_reg[67][77]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][77]_mux_n_0 ),
        .O(\dout[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[78]_i_1 
       (.I0(\mem_reg[67][78]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][78]_mux_n_0 ),
        .O(\dout[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[79]_i_1 
       (.I0(\mem_reg[67][79]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][79]_mux_n_0 ),
        .O(\dout[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[7]_i_1 
       (.I0(\mem_reg[67][7]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][7]_mux_n_0 ),
        .O(\dout[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[80]_i_1 
       (.I0(\mem_reg[67][80]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][80]_mux_n_0 ),
        .O(\dout[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[81]_i_1 
       (.I0(\mem_reg[67][81]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][81]_mux_n_0 ),
        .O(\dout[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[82]_i_1 
       (.I0(\mem_reg[67][82]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][82]_mux_n_0 ),
        .O(\dout[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[83]_i_1 
       (.I0(\mem_reg[67][83]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][83]_mux_n_0 ),
        .O(\dout[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[84]_i_1 
       (.I0(\mem_reg[67][84]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][84]_mux_n_0 ),
        .O(\dout[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[85]_i_1 
       (.I0(\mem_reg[67][85]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][85]_mux_n_0 ),
        .O(\dout[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[86]_i_1 
       (.I0(\mem_reg[67][86]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][86]_mux_n_0 ),
        .O(\dout[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[87]_i_1 
       (.I0(\mem_reg[67][87]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][87]_mux_n_0 ),
        .O(\dout[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[88]_i_1 
       (.I0(\mem_reg[67][88]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][88]_mux_n_0 ),
        .O(\dout[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[89]_i_1 
       (.I0(\mem_reg[67][89]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][89]_mux_n_0 ),
        .O(\dout[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[8]_i_1 
       (.I0(\mem_reg[67][8]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][8]_mux_n_0 ),
        .O(\dout[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[90]_i_1 
       (.I0(\mem_reg[67][90]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][90]_mux_n_0 ),
        .O(\dout[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[91]_i_1 
       (.I0(\mem_reg[67][91]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][91]_mux_n_0 ),
        .O(\dout[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[92]_i_1 
       (.I0(\mem_reg[67][92]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][92]_mux_n_0 ),
        .O(\dout[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[93]_i_1 
       (.I0(\mem_reg[67][93]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][93]_mux_n_0 ),
        .O(\dout[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[94]_i_1 
       (.I0(\mem_reg[67][94]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][94]_mux_n_0 ),
        .O(\dout[94]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[95]_i_1 
       (.I0(\dout_reg[95]_2 ),
        .I1(\dout_reg[95]_3 ),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[95]_4 ),
        .I4(wrsp_ready),
        .I5(\dout_reg[95]_5 ),
        .O(pop));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[95]_i_2 
       (.I0(\mem_reg[67][95]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][95]_mux_n_0 ),
        .O(\dout[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[9]_i_1 
       (.I0(\mem_reg[67][9]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][9]_mux_n_0 ),
        .O(\dout[9]_i_1_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[0]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[10]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[11]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[12]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[13]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[14]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[15]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[16]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[17]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[18]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[19]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[1]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[20]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[21]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[22]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[23]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[24]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[25]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[26]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[27]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[28]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[29]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[2]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[30]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[31]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[32]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[33]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[34]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[35]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[36]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[37]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[38]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[39]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[3]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[40]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[41]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[42]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[43]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[44]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[45]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[46]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[47]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[48]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[49]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[4]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[50]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[51]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[52]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[53]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[54]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[55]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[56]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[57]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[58]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[59]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[5]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[60]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[61]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[62]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[63]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[64]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[65]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[66]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[67]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[68]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[69]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[6]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[70]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[71]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[72]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[73]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[74]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[75]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[76]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[77]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[78]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[79]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[7]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[80]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[81]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[82]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[83]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[84]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[85]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[86]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[87]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[88]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[89]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[8]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[90]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[91]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [91]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[92]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [92]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[93]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [93]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[94]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [94]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[95] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[95]_i_2_n_0 ),
        .Q(wreq_len),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[9]_i_1_n_0 ),
        .Q(\dout_reg[94]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_10 
       (.I0(wreq_len),
        .I1(\dout_reg[94]_0 [94]),
        .I2(\dout_reg[94]_0 [92]),
        .I3(\dout_reg[94]_0 [93]),
        .O(\mem_reg[14][0]_srl15_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(valid_length053_in),
        .I1(wreq_len),
        .O(valid_length));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\dout_reg[94]_0 [74]),
        .I1(\dout_reg[94]_0 [75]),
        .I2(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I3(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .I4(\mem_reg[14][0]_srl15_i_6_n_0 ),
        .I5(\mem_reg[14][0]_srl15_i_7_n_0 ),
        .O(valid_length053_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\dout_reg[94]_0 [81]),
        .I1(\dout_reg[94]_0 [80]),
        .I2(\dout_reg[94]_0 [83]),
        .I3(\dout_reg[94]_0 [82]),
        .I4(\mem_reg[14][0]_srl15_i_8_n_0 ),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\mem_reg[14][0]_srl15_i_9_n_0 ),
        .I1(\dout_reg[94]_0 [90]),
        .I2(\dout_reg[94]_0 [91]),
        .I3(\dout_reg[94]_0 [88]),
        .I4(\dout_reg[94]_0 [89]),
        .I5(\mem_reg[14][0]_srl15_i_10_n_0 ),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(\dout_reg[94]_0 [64]),
        .I1(\dout_reg[94]_0 [65]),
        .I2(\dout_reg[94]_0 [76]),
        .I3(\dout_reg[94]_0 [77]),
        .O(\mem_reg[14][0]_srl15_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(\dout_reg[94]_0 [68]),
        .I1(\dout_reg[94]_0 [69]),
        .I2(\dout_reg[94]_0 [66]),
        .I3(\dout_reg[94]_0 [67]),
        .O(\mem_reg[14][0]_srl15_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_8 
       (.I0(\dout_reg[94]_0 [78]),
        .I1(\dout_reg[94]_0 [79]),
        .I2(\dout_reg[94]_0 [71]),
        .I3(\dout_reg[94]_0 [70]),
        .I4(\dout_reg[94]_0 [73]),
        .I5(\dout_reg[94]_0 [72]),
        .O(\mem_reg[14][0]_srl15_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_9 
       (.I0(\dout_reg[94]_0 [86]),
        .I1(\dout_reg[94]_0 [87]),
        .I2(\dout_reg[94]_0 [84]),
        .I3(\dout_reg[94]_0 [85]),
        .O(\mem_reg[14][0]_srl15_i_9_n_0 ));
  MUXF7 \mem_reg[67][0]_mux 
       (.I0(\mem_reg[67][0]_srl32_n_0 ),
        .I1(\mem_reg[67][0]_srl32__0_n_0 ),
        .O(\mem_reg[67][0]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[0]),
        .Q(\mem_reg[67][0]_srl32_n_0 ),
        .Q31(\mem_reg[67][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32_n_1 ),
        .Q(\mem_reg[67][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32__0_n_1 ),
        .Q(\mem_reg[67][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[67][0]_srl32_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[71] ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][0]_srl32_i_2__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[0]),
        .O(gmem_AWADDR[0]));
  MUXF7 \mem_reg[67][10]_mux 
       (.I0(\mem_reg[67][10]_srl32_n_0 ),
        .I1(\mem_reg[67][10]_srl32__0_n_0 ),
        .O(\mem_reg[67][10]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[10]),
        .Q(\mem_reg[67][10]_srl32_n_0 ),
        .Q31(\mem_reg[67][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32_n_1 ),
        .Q(\mem_reg[67][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32__0_n_1 ),
        .Q(\mem_reg[67][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][10]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[10]),
        .O(gmem_AWADDR[10]));
  MUXF7 \mem_reg[67][11]_mux 
       (.I0(\mem_reg[67][11]_srl32_n_0 ),
        .I1(\mem_reg[67][11]_srl32__0_n_0 ),
        .O(\mem_reg[67][11]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[11]),
        .Q(\mem_reg[67][11]_srl32_n_0 ),
        .Q31(\mem_reg[67][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32_n_1 ),
        .Q(\mem_reg[67][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32__0_n_1 ),
        .Q(\mem_reg[67][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][11]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[11]),
        .O(gmem_AWADDR[11]));
  MUXF7 \mem_reg[67][12]_mux 
       (.I0(\mem_reg[67][12]_srl32_n_0 ),
        .I1(\mem_reg[67][12]_srl32__0_n_0 ),
        .O(\mem_reg[67][12]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[12]),
        .Q(\mem_reg[67][12]_srl32_n_0 ),
        .Q31(\mem_reg[67][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32_n_1 ),
        .Q(\mem_reg[67][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32__0_n_1 ),
        .Q(\mem_reg[67][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][12]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[12]),
        .O(gmem_AWADDR[12]));
  MUXF7 \mem_reg[67][13]_mux 
       (.I0(\mem_reg[67][13]_srl32_n_0 ),
        .I1(\mem_reg[67][13]_srl32__0_n_0 ),
        .O(\mem_reg[67][13]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[13]),
        .Q(\mem_reg[67][13]_srl32_n_0 ),
        .Q31(\mem_reg[67][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32_n_1 ),
        .Q(\mem_reg[67][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32__0_n_1 ),
        .Q(\mem_reg[67][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][13]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[13]),
        .O(gmem_AWADDR[13]));
  MUXF7 \mem_reg[67][14]_mux 
       (.I0(\mem_reg[67][14]_srl32_n_0 ),
        .I1(\mem_reg[67][14]_srl32__0_n_0 ),
        .O(\mem_reg[67][14]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[14]),
        .Q(\mem_reg[67][14]_srl32_n_0 ),
        .Q31(\mem_reg[67][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32_n_1 ),
        .Q(\mem_reg[67][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32__0_n_1 ),
        .Q(\mem_reg[67][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][14]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[14]),
        .O(gmem_AWADDR[14]));
  MUXF7 \mem_reg[67][15]_mux 
       (.I0(\mem_reg[67][15]_srl32_n_0 ),
        .I1(\mem_reg[67][15]_srl32__0_n_0 ),
        .O(\mem_reg[67][15]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[15]),
        .Q(\mem_reg[67][15]_srl32_n_0 ),
        .Q31(\mem_reg[67][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32_n_1 ),
        .Q(\mem_reg[67][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32__0_n_1 ),
        .Q(\mem_reg[67][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][15]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[15]),
        .O(gmem_AWADDR[15]));
  MUXF7 \mem_reg[67][16]_mux 
       (.I0(\mem_reg[67][16]_srl32_n_0 ),
        .I1(\mem_reg[67][16]_srl32__0_n_0 ),
        .O(\mem_reg[67][16]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[16]),
        .Q(\mem_reg[67][16]_srl32_n_0 ),
        .Q31(\mem_reg[67][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32_n_1 ),
        .Q(\mem_reg[67][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32__0_n_1 ),
        .Q(\mem_reg[67][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][16]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[16]),
        .O(gmem_AWADDR[16]));
  MUXF7 \mem_reg[67][17]_mux 
       (.I0(\mem_reg[67][17]_srl32_n_0 ),
        .I1(\mem_reg[67][17]_srl32__0_n_0 ),
        .O(\mem_reg[67][17]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[17]),
        .Q(\mem_reg[67][17]_srl32_n_0 ),
        .Q31(\mem_reg[67][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32_n_1 ),
        .Q(\mem_reg[67][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32__0_n_1 ),
        .Q(\mem_reg[67][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][17]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[17]),
        .O(gmem_AWADDR[17]));
  MUXF7 \mem_reg[67][18]_mux 
       (.I0(\mem_reg[67][18]_srl32_n_0 ),
        .I1(\mem_reg[67][18]_srl32__0_n_0 ),
        .O(\mem_reg[67][18]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[18]),
        .Q(\mem_reg[67][18]_srl32_n_0 ),
        .Q31(\mem_reg[67][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32_n_1 ),
        .Q(\mem_reg[67][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32__0_n_1 ),
        .Q(\mem_reg[67][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][18]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[18]),
        .O(gmem_AWADDR[18]));
  MUXF7 \mem_reg[67][19]_mux 
       (.I0(\mem_reg[67][19]_srl32_n_0 ),
        .I1(\mem_reg[67][19]_srl32__0_n_0 ),
        .O(\mem_reg[67][19]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[19]),
        .Q(\mem_reg[67][19]_srl32_n_0 ),
        .Q31(\mem_reg[67][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32_n_1 ),
        .Q(\mem_reg[67][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32__0_n_1 ),
        .Q(\mem_reg[67][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][19]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[19]),
        .O(gmem_AWADDR[19]));
  MUXF7 \mem_reg[67][1]_mux 
       (.I0(\mem_reg[67][1]_srl32_n_0 ),
        .I1(\mem_reg[67][1]_srl32__0_n_0 ),
        .O(\mem_reg[67][1]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[1]),
        .Q(\mem_reg[67][1]_srl32_n_0 ),
        .Q31(\mem_reg[67][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32_n_1 ),
        .Q(\mem_reg[67][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32__0_n_1 ),
        .Q(\mem_reg[67][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][1]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[1]),
        .O(gmem_AWADDR[1]));
  MUXF7 \mem_reg[67][20]_mux 
       (.I0(\mem_reg[67][20]_srl32_n_0 ),
        .I1(\mem_reg[67][20]_srl32__0_n_0 ),
        .O(\mem_reg[67][20]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[20]),
        .Q(\mem_reg[67][20]_srl32_n_0 ),
        .Q31(\mem_reg[67][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32_n_1 ),
        .Q(\mem_reg[67][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32__0_n_1 ),
        .Q(\mem_reg[67][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][20]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[20]),
        .O(gmem_AWADDR[20]));
  MUXF7 \mem_reg[67][21]_mux 
       (.I0(\mem_reg[67][21]_srl32_n_0 ),
        .I1(\mem_reg[67][21]_srl32__0_n_0 ),
        .O(\mem_reg[67][21]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[21]),
        .Q(\mem_reg[67][21]_srl32_n_0 ),
        .Q31(\mem_reg[67][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32_n_1 ),
        .Q(\mem_reg[67][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32__0_n_1 ),
        .Q(\mem_reg[67][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][21]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[21]),
        .O(gmem_AWADDR[21]));
  MUXF7 \mem_reg[67][22]_mux 
       (.I0(\mem_reg[67][22]_srl32_n_0 ),
        .I1(\mem_reg[67][22]_srl32__0_n_0 ),
        .O(\mem_reg[67][22]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[22]),
        .Q(\mem_reg[67][22]_srl32_n_0 ),
        .Q31(\mem_reg[67][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32_n_1 ),
        .Q(\mem_reg[67][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32__0_n_1 ),
        .Q(\mem_reg[67][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][22]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[22]),
        .O(gmem_AWADDR[22]));
  MUXF7 \mem_reg[67][23]_mux 
       (.I0(\mem_reg[67][23]_srl32_n_0 ),
        .I1(\mem_reg[67][23]_srl32__0_n_0 ),
        .O(\mem_reg[67][23]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[23]),
        .Q(\mem_reg[67][23]_srl32_n_0 ),
        .Q31(\mem_reg[67][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32_n_1 ),
        .Q(\mem_reg[67][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32__0_n_1 ),
        .Q(\mem_reg[67][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][23]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[23]),
        .O(gmem_AWADDR[23]));
  MUXF7 \mem_reg[67][24]_mux 
       (.I0(\mem_reg[67][24]_srl32_n_0 ),
        .I1(\mem_reg[67][24]_srl32__0_n_0 ),
        .O(\mem_reg[67][24]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[24]),
        .Q(\mem_reg[67][24]_srl32_n_0 ),
        .Q31(\mem_reg[67][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32_n_1 ),
        .Q(\mem_reg[67][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32__0_n_1 ),
        .Q(\mem_reg[67][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][24]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[24]),
        .O(gmem_AWADDR[24]));
  MUXF7 \mem_reg[67][25]_mux 
       (.I0(\mem_reg[67][25]_srl32_n_0 ),
        .I1(\mem_reg[67][25]_srl32__0_n_0 ),
        .O(\mem_reg[67][25]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[25]),
        .Q(\mem_reg[67][25]_srl32_n_0 ),
        .Q31(\mem_reg[67][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32_n_1 ),
        .Q(\mem_reg[67][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32__0_n_1 ),
        .Q(\mem_reg[67][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][25]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[25]),
        .O(gmem_AWADDR[25]));
  MUXF7 \mem_reg[67][26]_mux 
       (.I0(\mem_reg[67][26]_srl32_n_0 ),
        .I1(\mem_reg[67][26]_srl32__0_n_0 ),
        .O(\mem_reg[67][26]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[26]),
        .Q(\mem_reg[67][26]_srl32_n_0 ),
        .Q31(\mem_reg[67][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32_n_1 ),
        .Q(\mem_reg[67][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32__0_n_1 ),
        .Q(\mem_reg[67][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][26]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[26]),
        .O(gmem_AWADDR[26]));
  MUXF7 \mem_reg[67][27]_mux 
       (.I0(\mem_reg[67][27]_srl32_n_0 ),
        .I1(\mem_reg[67][27]_srl32__0_n_0 ),
        .O(\mem_reg[67][27]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[27]),
        .Q(\mem_reg[67][27]_srl32_n_0 ),
        .Q31(\mem_reg[67][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32_n_1 ),
        .Q(\mem_reg[67][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32__0_n_1 ),
        .Q(\mem_reg[67][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][27]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[27]),
        .O(gmem_AWADDR[27]));
  MUXF7 \mem_reg[67][28]_mux 
       (.I0(\mem_reg[67][28]_srl32_n_0 ),
        .I1(\mem_reg[67][28]_srl32__0_n_0 ),
        .O(\mem_reg[67][28]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[28]),
        .Q(\mem_reg[67][28]_srl32_n_0 ),
        .Q31(\mem_reg[67][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32_n_1 ),
        .Q(\mem_reg[67][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32__0_n_1 ),
        .Q(\mem_reg[67][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][28]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[28]),
        .O(gmem_AWADDR[28]));
  MUXF7 \mem_reg[67][29]_mux 
       (.I0(\mem_reg[67][29]_srl32_n_0 ),
        .I1(\mem_reg[67][29]_srl32__0_n_0 ),
        .O(\mem_reg[67][29]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[29]),
        .Q(\mem_reg[67][29]_srl32_n_0 ),
        .Q31(\mem_reg[67][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32_n_1 ),
        .Q(\mem_reg[67][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32__0_n_1 ),
        .Q(\mem_reg[67][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][29]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[29]),
        .O(gmem_AWADDR[29]));
  MUXF7 \mem_reg[67][2]_mux 
       (.I0(\mem_reg[67][2]_srl32_n_0 ),
        .I1(\mem_reg[67][2]_srl32__0_n_0 ),
        .O(\mem_reg[67][2]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[2]),
        .Q(\mem_reg[67][2]_srl32_n_0 ),
        .Q31(\mem_reg[67][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32_n_1 ),
        .Q(\mem_reg[67][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32__0_n_1 ),
        .Q(\mem_reg[67][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][2]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[2]),
        .O(gmem_AWADDR[2]));
  MUXF7 \mem_reg[67][30]_mux 
       (.I0(\mem_reg[67][30]_srl32_n_0 ),
        .I1(\mem_reg[67][30]_srl32__0_n_0 ),
        .O(\mem_reg[67][30]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[30]),
        .Q(\mem_reg[67][30]_srl32_n_0 ),
        .Q31(\mem_reg[67][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32_n_1 ),
        .Q(\mem_reg[67][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32__0_n_1 ),
        .Q(\mem_reg[67][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][30]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[30]),
        .O(gmem_AWADDR[30]));
  MUXF7 \mem_reg[67][31]_mux 
       (.I0(\mem_reg[67][31]_srl32_n_0 ),
        .I1(\mem_reg[67][31]_srl32__0_n_0 ),
        .O(\mem_reg[67][31]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[31]),
        .Q(\mem_reg[67][31]_srl32_n_0 ),
        .Q31(\mem_reg[67][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32_n_1 ),
        .Q(\mem_reg[67][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32__0_n_1 ),
        .Q(\mem_reg[67][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][31]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[31]),
        .O(gmem_AWADDR[31]));
  MUXF7 \mem_reg[67][32]_mux 
       (.I0(\mem_reg[67][32]_srl32_n_0 ),
        .I1(\mem_reg[67][32]_srl32__0_n_0 ),
        .O(\mem_reg[67][32]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[32]),
        .Q(\mem_reg[67][32]_srl32_n_0 ),
        .Q31(\mem_reg[67][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32_n_1 ),
        .Q(\mem_reg[67][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32__0_n_1 ),
        .Q(\mem_reg[67][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][32]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[32]),
        .O(gmem_AWADDR[32]));
  MUXF7 \mem_reg[67][33]_mux 
       (.I0(\mem_reg[67][33]_srl32_n_0 ),
        .I1(\mem_reg[67][33]_srl32__0_n_0 ),
        .O(\mem_reg[67][33]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[33]),
        .Q(\mem_reg[67][33]_srl32_n_0 ),
        .Q31(\mem_reg[67][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32_n_1 ),
        .Q(\mem_reg[67][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32__0_n_1 ),
        .Q(\mem_reg[67][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][33]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[33]),
        .O(gmem_AWADDR[33]));
  MUXF7 \mem_reg[67][34]_mux 
       (.I0(\mem_reg[67][34]_srl32_n_0 ),
        .I1(\mem_reg[67][34]_srl32__0_n_0 ),
        .O(\mem_reg[67][34]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[34]),
        .Q(\mem_reg[67][34]_srl32_n_0 ),
        .Q31(\mem_reg[67][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32_n_1 ),
        .Q(\mem_reg[67][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32__0_n_1 ),
        .Q(\mem_reg[67][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][34]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[34]),
        .O(gmem_AWADDR[34]));
  MUXF7 \mem_reg[67][35]_mux 
       (.I0(\mem_reg[67][35]_srl32_n_0 ),
        .I1(\mem_reg[67][35]_srl32__0_n_0 ),
        .O(\mem_reg[67][35]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[35]),
        .Q(\mem_reg[67][35]_srl32_n_0 ),
        .Q31(\mem_reg[67][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32_n_1 ),
        .Q(\mem_reg[67][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32__0_n_1 ),
        .Q(\mem_reg[67][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][35]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[35]),
        .O(gmem_AWADDR[35]));
  MUXF7 \mem_reg[67][36]_mux 
       (.I0(\mem_reg[67][36]_srl32_n_0 ),
        .I1(\mem_reg[67][36]_srl32__0_n_0 ),
        .O(\mem_reg[67][36]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[36]),
        .Q(\mem_reg[67][36]_srl32_n_0 ),
        .Q31(\mem_reg[67][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32_n_1 ),
        .Q(\mem_reg[67][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32__0_n_1 ),
        .Q(\mem_reg[67][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][36]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[36]),
        .O(gmem_AWADDR[36]));
  MUXF7 \mem_reg[67][37]_mux 
       (.I0(\mem_reg[67][37]_srl32_n_0 ),
        .I1(\mem_reg[67][37]_srl32__0_n_0 ),
        .O(\mem_reg[67][37]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[37]),
        .Q(\mem_reg[67][37]_srl32_n_0 ),
        .Q31(\mem_reg[67][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32_n_1 ),
        .Q(\mem_reg[67][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32__0_n_1 ),
        .Q(\mem_reg[67][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][37]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[37]),
        .O(gmem_AWADDR[37]));
  MUXF7 \mem_reg[67][38]_mux 
       (.I0(\mem_reg[67][38]_srl32_n_0 ),
        .I1(\mem_reg[67][38]_srl32__0_n_0 ),
        .O(\mem_reg[67][38]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[38]),
        .Q(\mem_reg[67][38]_srl32_n_0 ),
        .Q31(\mem_reg[67][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32_n_1 ),
        .Q(\mem_reg[67][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32__0_n_1 ),
        .Q(\mem_reg[67][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][38]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[38]),
        .O(gmem_AWADDR[38]));
  MUXF7 \mem_reg[67][39]_mux 
       (.I0(\mem_reg[67][39]_srl32_n_0 ),
        .I1(\mem_reg[67][39]_srl32__0_n_0 ),
        .O(\mem_reg[67][39]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[39]),
        .Q(\mem_reg[67][39]_srl32_n_0 ),
        .Q31(\mem_reg[67][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32_n_1 ),
        .Q(\mem_reg[67][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32__0_n_1 ),
        .Q(\mem_reg[67][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][39]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[39]),
        .O(gmem_AWADDR[39]));
  MUXF7 \mem_reg[67][3]_mux 
       (.I0(\mem_reg[67][3]_srl32_n_0 ),
        .I1(\mem_reg[67][3]_srl32__0_n_0 ),
        .O(\mem_reg[67][3]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[3]),
        .Q(\mem_reg[67][3]_srl32_n_0 ),
        .Q31(\mem_reg[67][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32_n_1 ),
        .Q(\mem_reg[67][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32__0_n_1 ),
        .Q(\mem_reg[67][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][3]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[3]),
        .O(gmem_AWADDR[3]));
  MUXF7 \mem_reg[67][40]_mux 
       (.I0(\mem_reg[67][40]_srl32_n_0 ),
        .I1(\mem_reg[67][40]_srl32__0_n_0 ),
        .O(\mem_reg[67][40]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[40]),
        .Q(\mem_reg[67][40]_srl32_n_0 ),
        .Q31(\mem_reg[67][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32_n_1 ),
        .Q(\mem_reg[67][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32__0_n_1 ),
        .Q(\mem_reg[67][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][40]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[40]),
        .O(gmem_AWADDR[40]));
  MUXF7 \mem_reg[67][41]_mux 
       (.I0(\mem_reg[67][41]_srl32_n_0 ),
        .I1(\mem_reg[67][41]_srl32__0_n_0 ),
        .O(\mem_reg[67][41]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[41]),
        .Q(\mem_reg[67][41]_srl32_n_0 ),
        .Q31(\mem_reg[67][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32_n_1 ),
        .Q(\mem_reg[67][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32__0_n_1 ),
        .Q(\mem_reg[67][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][41]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[41]),
        .O(gmem_AWADDR[41]));
  MUXF7 \mem_reg[67][42]_mux 
       (.I0(\mem_reg[67][42]_srl32_n_0 ),
        .I1(\mem_reg[67][42]_srl32__0_n_0 ),
        .O(\mem_reg[67][42]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[42]),
        .Q(\mem_reg[67][42]_srl32_n_0 ),
        .Q31(\mem_reg[67][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32_n_1 ),
        .Q(\mem_reg[67][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32__0_n_1 ),
        .Q(\mem_reg[67][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][42]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[42]),
        .O(gmem_AWADDR[42]));
  MUXF7 \mem_reg[67][43]_mux 
       (.I0(\mem_reg[67][43]_srl32_n_0 ),
        .I1(\mem_reg[67][43]_srl32__0_n_0 ),
        .O(\mem_reg[67][43]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[43]),
        .Q(\mem_reg[67][43]_srl32_n_0 ),
        .Q31(\mem_reg[67][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32_n_1 ),
        .Q(\mem_reg[67][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32__0_n_1 ),
        .Q(\mem_reg[67][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][43]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[43]),
        .O(gmem_AWADDR[43]));
  MUXF7 \mem_reg[67][44]_mux 
       (.I0(\mem_reg[67][44]_srl32_n_0 ),
        .I1(\mem_reg[67][44]_srl32__0_n_0 ),
        .O(\mem_reg[67][44]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[44]),
        .Q(\mem_reg[67][44]_srl32_n_0 ),
        .Q31(\mem_reg[67][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32_n_1 ),
        .Q(\mem_reg[67][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32__0_n_1 ),
        .Q(\mem_reg[67][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][44]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[44]),
        .O(gmem_AWADDR[44]));
  MUXF7 \mem_reg[67][45]_mux 
       (.I0(\mem_reg[67][45]_srl32_n_0 ),
        .I1(\mem_reg[67][45]_srl32__0_n_0 ),
        .O(\mem_reg[67][45]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[45]),
        .Q(\mem_reg[67][45]_srl32_n_0 ),
        .Q31(\mem_reg[67][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32_n_1 ),
        .Q(\mem_reg[67][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32__0_n_1 ),
        .Q(\mem_reg[67][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][45]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[45]),
        .O(gmem_AWADDR[45]));
  MUXF7 \mem_reg[67][46]_mux 
       (.I0(\mem_reg[67][46]_srl32_n_0 ),
        .I1(\mem_reg[67][46]_srl32__0_n_0 ),
        .O(\mem_reg[67][46]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[46]),
        .Q(\mem_reg[67][46]_srl32_n_0 ),
        .Q31(\mem_reg[67][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32_n_1 ),
        .Q(\mem_reg[67][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32__0_n_1 ),
        .Q(\mem_reg[67][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][46]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[46]),
        .O(gmem_AWADDR[46]));
  MUXF7 \mem_reg[67][47]_mux 
       (.I0(\mem_reg[67][47]_srl32_n_0 ),
        .I1(\mem_reg[67][47]_srl32__0_n_0 ),
        .O(\mem_reg[67][47]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[47]),
        .Q(\mem_reg[67][47]_srl32_n_0 ),
        .Q31(\mem_reg[67][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32_n_1 ),
        .Q(\mem_reg[67][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32__0_n_1 ),
        .Q(\mem_reg[67][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][47]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[47]),
        .O(gmem_AWADDR[47]));
  MUXF7 \mem_reg[67][48]_mux 
       (.I0(\mem_reg[67][48]_srl32_n_0 ),
        .I1(\mem_reg[67][48]_srl32__0_n_0 ),
        .O(\mem_reg[67][48]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[48]),
        .Q(\mem_reg[67][48]_srl32_n_0 ),
        .Q31(\mem_reg[67][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32_n_1 ),
        .Q(\mem_reg[67][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32__0_n_1 ),
        .Q(\mem_reg[67][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][48]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[48]),
        .O(gmem_AWADDR[48]));
  MUXF7 \mem_reg[67][49]_mux 
       (.I0(\mem_reg[67][49]_srl32_n_0 ),
        .I1(\mem_reg[67][49]_srl32__0_n_0 ),
        .O(\mem_reg[67][49]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[49]),
        .Q(\mem_reg[67][49]_srl32_n_0 ),
        .Q31(\mem_reg[67][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32_n_1 ),
        .Q(\mem_reg[67][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32__0_n_1 ),
        .Q(\mem_reg[67][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][49]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[49]),
        .O(gmem_AWADDR[49]));
  MUXF7 \mem_reg[67][4]_mux 
       (.I0(\mem_reg[67][4]_srl32_n_0 ),
        .I1(\mem_reg[67][4]_srl32__0_n_0 ),
        .O(\mem_reg[67][4]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[4]),
        .Q(\mem_reg[67][4]_srl32_n_0 ),
        .Q31(\mem_reg[67][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32_n_1 ),
        .Q(\mem_reg[67][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32__0_n_1 ),
        .Q(\mem_reg[67][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][4]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[4]),
        .O(gmem_AWADDR[4]));
  MUXF7 \mem_reg[67][50]_mux 
       (.I0(\mem_reg[67][50]_srl32_n_0 ),
        .I1(\mem_reg[67][50]_srl32__0_n_0 ),
        .O(\mem_reg[67][50]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[50]),
        .Q(\mem_reg[67][50]_srl32_n_0 ),
        .Q31(\mem_reg[67][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32_n_1 ),
        .Q(\mem_reg[67][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32__0_n_1 ),
        .Q(\mem_reg[67][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][50]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[50]),
        .O(gmem_AWADDR[50]));
  MUXF7 \mem_reg[67][51]_mux 
       (.I0(\mem_reg[67][51]_srl32_n_0 ),
        .I1(\mem_reg[67][51]_srl32__0_n_0 ),
        .O(\mem_reg[67][51]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[51]),
        .Q(\mem_reg[67][51]_srl32_n_0 ),
        .Q31(\mem_reg[67][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32_n_1 ),
        .Q(\mem_reg[67][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32__0_n_1 ),
        .Q(\mem_reg[67][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][51]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[51]),
        .O(gmem_AWADDR[51]));
  MUXF7 \mem_reg[67][52]_mux 
       (.I0(\mem_reg[67][52]_srl32_n_0 ),
        .I1(\mem_reg[67][52]_srl32__0_n_0 ),
        .O(\mem_reg[67][52]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[52]),
        .Q(\mem_reg[67][52]_srl32_n_0 ),
        .Q31(\mem_reg[67][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32_n_1 ),
        .Q(\mem_reg[67][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32__0_n_1 ),
        .Q(\mem_reg[67][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][52]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[52]),
        .O(gmem_AWADDR[52]));
  MUXF7 \mem_reg[67][53]_mux 
       (.I0(\mem_reg[67][53]_srl32_n_0 ),
        .I1(\mem_reg[67][53]_srl32__0_n_0 ),
        .O(\mem_reg[67][53]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[53]),
        .Q(\mem_reg[67][53]_srl32_n_0 ),
        .Q31(\mem_reg[67][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32_n_1 ),
        .Q(\mem_reg[67][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32__0_n_1 ),
        .Q(\mem_reg[67][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][53]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[53]),
        .O(gmem_AWADDR[53]));
  MUXF7 \mem_reg[67][54]_mux 
       (.I0(\mem_reg[67][54]_srl32_n_0 ),
        .I1(\mem_reg[67][54]_srl32__0_n_0 ),
        .O(\mem_reg[67][54]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[54]),
        .Q(\mem_reg[67][54]_srl32_n_0 ),
        .Q31(\mem_reg[67][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32_n_1 ),
        .Q(\mem_reg[67][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32__0_n_1 ),
        .Q(\mem_reg[67][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][54]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[54]),
        .O(gmem_AWADDR[54]));
  MUXF7 \mem_reg[67][55]_mux 
       (.I0(\mem_reg[67][55]_srl32_n_0 ),
        .I1(\mem_reg[67][55]_srl32__0_n_0 ),
        .O(\mem_reg[67][55]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[55]),
        .Q(\mem_reg[67][55]_srl32_n_0 ),
        .Q31(\mem_reg[67][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32_n_1 ),
        .Q(\mem_reg[67][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32__0_n_1 ),
        .Q(\mem_reg[67][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][55]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[55]),
        .O(gmem_AWADDR[55]));
  MUXF7 \mem_reg[67][56]_mux 
       (.I0(\mem_reg[67][56]_srl32_n_0 ),
        .I1(\mem_reg[67][56]_srl32__0_n_0 ),
        .O(\mem_reg[67][56]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[56]),
        .Q(\mem_reg[67][56]_srl32_n_0 ),
        .Q31(\mem_reg[67][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32_n_1 ),
        .Q(\mem_reg[67][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32__0_n_1 ),
        .Q(\mem_reg[67][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][56]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[56]),
        .O(gmem_AWADDR[56]));
  MUXF7 \mem_reg[67][57]_mux 
       (.I0(\mem_reg[67][57]_srl32_n_0 ),
        .I1(\mem_reg[67][57]_srl32__0_n_0 ),
        .O(\mem_reg[67][57]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[57]),
        .Q(\mem_reg[67][57]_srl32_n_0 ),
        .Q31(\mem_reg[67][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32_n_1 ),
        .Q(\mem_reg[67][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32__0_n_1 ),
        .Q(\mem_reg[67][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][57]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[57]),
        .O(gmem_AWADDR[57]));
  MUXF7 \mem_reg[67][58]_mux 
       (.I0(\mem_reg[67][58]_srl32_n_0 ),
        .I1(\mem_reg[67][58]_srl32__0_n_0 ),
        .O(\mem_reg[67][58]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[58]),
        .Q(\mem_reg[67][58]_srl32_n_0 ),
        .Q31(\mem_reg[67][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32_n_1 ),
        .Q(\mem_reg[67][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32__0_n_1 ),
        .Q(\mem_reg[67][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][58]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[58]),
        .O(gmem_AWADDR[58]));
  MUXF7 \mem_reg[67][59]_mux 
       (.I0(\mem_reg[67][59]_srl32_n_0 ),
        .I1(\mem_reg[67][59]_srl32__0_n_0 ),
        .O(\mem_reg[67][59]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[59]),
        .Q(\mem_reg[67][59]_srl32_n_0 ),
        .Q31(\mem_reg[67][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32_n_1 ),
        .Q(\mem_reg[67][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32__0_n_1 ),
        .Q(\mem_reg[67][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][59]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[59]),
        .O(gmem_AWADDR[59]));
  MUXF7 \mem_reg[67][5]_mux 
       (.I0(\mem_reg[67][5]_srl32_n_0 ),
        .I1(\mem_reg[67][5]_srl32__0_n_0 ),
        .O(\mem_reg[67][5]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[5]),
        .Q(\mem_reg[67][5]_srl32_n_0 ),
        .Q31(\mem_reg[67][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32_n_1 ),
        .Q(\mem_reg[67][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32__0_n_1 ),
        .Q(\mem_reg[67][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][5]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[5]),
        .O(gmem_AWADDR[5]));
  MUXF7 \mem_reg[67][60]_mux 
       (.I0(\mem_reg[67][60]_srl32_n_0 ),
        .I1(\mem_reg[67][60]_srl32__0_n_0 ),
        .O(\mem_reg[67][60]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[60]),
        .Q(\mem_reg[67][60]_srl32_n_0 ),
        .Q31(\mem_reg[67][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32_n_1 ),
        .Q(\mem_reg[67][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32__0_n_1 ),
        .Q(\mem_reg[67][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][60]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[60]),
        .O(gmem_AWADDR[60]));
  MUXF7 \mem_reg[67][61]_mux 
       (.I0(\mem_reg[67][61]_srl32_n_0 ),
        .I1(\mem_reg[67][61]_srl32__0_n_0 ),
        .O(\mem_reg[67][61]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[61]),
        .Q(\mem_reg[67][61]_srl32_n_0 ),
        .Q31(\mem_reg[67][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32_n_1 ),
        .Q(\mem_reg[67][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32__0_n_1 ),
        .Q(\mem_reg[67][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][61]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[61]),
        .O(gmem_AWADDR[61]));
  MUXF7 \mem_reg[67][62]_mux 
       (.I0(\mem_reg[67][62]_srl32_n_0 ),
        .I1(\mem_reg[67][62]_srl32__0_n_0 ),
        .O(\mem_reg[67][62]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][62]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[62]),
        .Q(\mem_reg[67][62]_srl32_n_0 ),
        .Q31(\mem_reg[67][62]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][62]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][62]_srl32_n_1 ),
        .Q(\mem_reg[67][62]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][62]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][62]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][62]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][62]_srl32__0_n_1 ),
        .Q(\mem_reg[67][62]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][62]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][62]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[62]),
        .O(gmem_AWADDR[62]));
  MUXF7 \mem_reg[67][63]_mux 
       (.I0(\mem_reg[67][63]_srl32_n_0 ),
        .I1(\mem_reg[67][63]_srl32__0_n_0 ),
        .O(\mem_reg[67][63]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][63]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[63]),
        .Q(\mem_reg[67][63]_srl32_n_0 ),
        .Q31(\mem_reg[67][63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][63]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][63]_srl32_n_1 ),
        .Q(\mem_reg[67][63]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][63]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][63]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][63]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][63]_srl32__0_n_1 ),
        .Q(\mem_reg[67][63]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][63]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][63]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[63]),
        .O(gmem_AWADDR[63]));
  MUXF7 \mem_reg[67][64]_mux 
       (.I0(\mem_reg[67][64]_srl32_n_0 ),
        .I1(\mem_reg[67][64]_srl32__0_n_0 ),
        .O(\mem_reg[67][64]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[0]),
        .Q(\mem_reg[67][64]_srl32_n_0 ),
        .Q31(\mem_reg[67][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32_n_1 ),
        .Q(\mem_reg[67][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32__0_n_1 ),
        .Q(\mem_reg[67][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][64]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [0]),
        .O(gmem_AWLEN[0]));
  MUXF7 \mem_reg[67][65]_mux 
       (.I0(\mem_reg[67][65]_srl32_n_0 ),
        .I1(\mem_reg[67][65]_srl32__0_n_0 ),
        .O(\mem_reg[67][65]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[1]),
        .Q(\mem_reg[67][65]_srl32_n_0 ),
        .Q31(\mem_reg[67][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32_n_1 ),
        .Q(\mem_reg[67][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32__0_n_1 ),
        .Q(\mem_reg[67][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][65]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [1]),
        .O(gmem_AWLEN[1]));
  MUXF7 \mem_reg[67][66]_mux 
       (.I0(\mem_reg[67][66]_srl32_n_0 ),
        .I1(\mem_reg[67][66]_srl32__0_n_0 ),
        .O(\mem_reg[67][66]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[2]),
        .Q(\mem_reg[67][66]_srl32_n_0 ),
        .Q31(\mem_reg[67][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32_n_1 ),
        .Q(\mem_reg[67][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32__0_n_1 ),
        .Q(\mem_reg[67][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][66]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [2]),
        .O(gmem_AWLEN[2]));
  MUXF7 \mem_reg[67][67]_mux 
       (.I0(\mem_reg[67][67]_srl32_n_0 ),
        .I1(\mem_reg[67][67]_srl32__0_n_0 ),
        .O(\mem_reg[67][67]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[3]),
        .Q(\mem_reg[67][67]_srl32_n_0 ),
        .Q31(\mem_reg[67][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32_n_1 ),
        .Q(\mem_reg[67][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32__0_n_1 ),
        .Q(\mem_reg[67][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][67]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [3]),
        .O(gmem_AWLEN[3]));
  MUXF7 \mem_reg[67][68]_mux 
       (.I0(\mem_reg[67][68]_srl32_n_0 ),
        .I1(\mem_reg[67][68]_srl32__0_n_0 ),
        .O(\mem_reg[67][68]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[4]),
        .Q(\mem_reg[67][68]_srl32_n_0 ),
        .Q31(\mem_reg[67][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32_n_1 ),
        .Q(\mem_reg[67][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32__0_n_1 ),
        .Q(\mem_reg[67][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][68]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [4]),
        .O(gmem_AWLEN[4]));
  MUXF7 \mem_reg[67][69]_mux 
       (.I0(\mem_reg[67][69]_srl32_n_0 ),
        .I1(\mem_reg[67][69]_srl32__0_n_0 ),
        .O(\mem_reg[67][69]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[5]),
        .Q(\mem_reg[67][69]_srl32_n_0 ),
        .Q31(\mem_reg[67][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32_n_1 ),
        .Q(\mem_reg[67][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_n_1 ),
        .Q(\mem_reg[67][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][69]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [5]),
        .O(gmem_AWLEN[5]));
  MUXF7 \mem_reg[67][6]_mux 
       (.I0(\mem_reg[67][6]_srl32_n_0 ),
        .I1(\mem_reg[67][6]_srl32__0_n_0 ),
        .O(\mem_reg[67][6]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[6]),
        .Q(\mem_reg[67][6]_srl32_n_0 ),
        .Q31(\mem_reg[67][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32_n_1 ),
        .Q(\mem_reg[67][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32__0_n_1 ),
        .Q(\mem_reg[67][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][6]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[6]),
        .O(gmem_AWADDR[6]));
  MUXF7 \mem_reg[67][70]_mux 
       (.I0(\mem_reg[67][70]_srl32_n_0 ),
        .I1(\mem_reg[67][70]_srl32__0_n_0 ),
        .O(\mem_reg[67][70]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[6]),
        .Q(\mem_reg[67][70]_srl32_n_0 ),
        .Q31(\mem_reg[67][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32_n_1 ),
        .Q(\mem_reg[67][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32__0_n_1 ),
        .Q(\mem_reg[67][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][70]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [6]),
        .O(gmem_AWLEN[6]));
  MUXF7 \mem_reg[67][71]_mux 
       (.I0(\mem_reg[67][71]_srl32_n_0 ),
        .I1(\mem_reg[67][71]_srl32__0_n_0 ),
        .O(\mem_reg[67][71]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[7]),
        .Q(\mem_reg[67][71]_srl32_n_0 ),
        .Q31(\mem_reg[67][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32_n_1 ),
        .Q(\mem_reg[67][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32__0_n_1 ),
        .Q(\mem_reg[67][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][71]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [7]),
        .O(gmem_AWLEN[7]));
  MUXF7 \mem_reg[67][72]_mux 
       (.I0(\mem_reg[67][72]_srl32_n_0 ),
        .I1(\mem_reg[67][72]_srl32__0_n_0 ),
        .O(\mem_reg[67][72]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[8]),
        .Q(\mem_reg[67][72]_srl32_n_0 ),
        .Q31(\mem_reg[67][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32_n_1 ),
        .Q(\mem_reg[67][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32__0_n_1 ),
        .Q(\mem_reg[67][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][72]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [8]),
        .O(gmem_AWLEN[8]));
  MUXF7 \mem_reg[67][73]_mux 
       (.I0(\mem_reg[67][73]_srl32_n_0 ),
        .I1(\mem_reg[67][73]_srl32__0_n_0 ),
        .O(\mem_reg[67][73]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[9]),
        .Q(\mem_reg[67][73]_srl32_n_0 ),
        .Q31(\mem_reg[67][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32_n_1 ),
        .Q(\mem_reg[67][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32__0_n_1 ),
        .Q(\mem_reg[67][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][73]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [9]),
        .O(gmem_AWLEN[9]));
  MUXF7 \mem_reg[67][74]_mux 
       (.I0(\mem_reg[67][74]_srl32_n_0 ),
        .I1(\mem_reg[67][74]_srl32__0_n_0 ),
        .O(\mem_reg[67][74]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[10]),
        .Q(\mem_reg[67][74]_srl32_n_0 ),
        .Q31(\mem_reg[67][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32_n_1 ),
        .Q(\mem_reg[67][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32__0_n_1 ),
        .Q(\mem_reg[67][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][74]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [10]),
        .O(gmem_AWLEN[10]));
  MUXF7 \mem_reg[67][75]_mux 
       (.I0(\mem_reg[67][75]_srl32_n_0 ),
        .I1(\mem_reg[67][75]_srl32__0_n_0 ),
        .O(\mem_reg[67][75]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[11]),
        .Q(\mem_reg[67][75]_srl32_n_0 ),
        .Q31(\mem_reg[67][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32_n_1 ),
        .Q(\mem_reg[67][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32__0_n_1 ),
        .Q(\mem_reg[67][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][75]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [11]),
        .O(gmem_AWLEN[11]));
  MUXF7 \mem_reg[67][76]_mux 
       (.I0(\mem_reg[67][76]_srl32_n_0 ),
        .I1(\mem_reg[67][76]_srl32__0_n_0 ),
        .O(\mem_reg[67][76]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[12]),
        .Q(\mem_reg[67][76]_srl32_n_0 ),
        .Q31(\mem_reg[67][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32_n_1 ),
        .Q(\mem_reg[67][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32__0_n_1 ),
        .Q(\mem_reg[67][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][76]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [12]),
        .O(gmem_AWLEN[12]));
  MUXF7 \mem_reg[67][77]_mux 
       (.I0(\mem_reg[67][77]_srl32_n_0 ),
        .I1(\mem_reg[67][77]_srl32__0_n_0 ),
        .O(\mem_reg[67][77]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[13]),
        .Q(\mem_reg[67][77]_srl32_n_0 ),
        .Q31(\mem_reg[67][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32_n_1 ),
        .Q(\mem_reg[67][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32__0_n_1 ),
        .Q(\mem_reg[67][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][77]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [13]),
        .O(gmem_AWLEN[13]));
  MUXF7 \mem_reg[67][78]_mux 
       (.I0(\mem_reg[67][78]_srl32_n_0 ),
        .I1(\mem_reg[67][78]_srl32__0_n_0 ),
        .O(\mem_reg[67][78]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[14]),
        .Q(\mem_reg[67][78]_srl32_n_0 ),
        .Q31(\mem_reg[67][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32_n_1 ),
        .Q(\mem_reg[67][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32__0_n_1 ),
        .Q(\mem_reg[67][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][78]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [14]),
        .O(gmem_AWLEN[14]));
  MUXF7 \mem_reg[67][79]_mux 
       (.I0(\mem_reg[67][79]_srl32_n_0 ),
        .I1(\mem_reg[67][79]_srl32__0_n_0 ),
        .O(\mem_reg[67][79]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[15]),
        .Q(\mem_reg[67][79]_srl32_n_0 ),
        .Q31(\mem_reg[67][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32_n_1 ),
        .Q(\mem_reg[67][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32__0_n_1 ),
        .Q(\mem_reg[67][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][79]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [15]),
        .O(gmem_AWLEN[15]));
  MUXF7 \mem_reg[67][7]_mux 
       (.I0(\mem_reg[67][7]_srl32_n_0 ),
        .I1(\mem_reg[67][7]_srl32__0_n_0 ),
        .O(\mem_reg[67][7]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[7]),
        .Q(\mem_reg[67][7]_srl32_n_0 ),
        .Q31(\mem_reg[67][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32_n_1 ),
        .Q(\mem_reg[67][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32__0_n_1 ),
        .Q(\mem_reg[67][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][7]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[7]),
        .O(gmem_AWADDR[7]));
  MUXF7 \mem_reg[67][80]_mux 
       (.I0(\mem_reg[67][80]_srl32_n_0 ),
        .I1(\mem_reg[67][80]_srl32__0_n_0 ),
        .O(\mem_reg[67][80]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[16]),
        .Q(\mem_reg[67][80]_srl32_n_0 ),
        .Q31(\mem_reg[67][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32_n_1 ),
        .Q(\mem_reg[67][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32__0_n_1 ),
        .Q(\mem_reg[67][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][80]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [16]),
        .O(gmem_AWLEN[16]));
  MUXF7 \mem_reg[67][81]_mux 
       (.I0(\mem_reg[67][81]_srl32_n_0 ),
        .I1(\mem_reg[67][81]_srl32__0_n_0 ),
        .O(\mem_reg[67][81]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[17]),
        .Q(\mem_reg[67][81]_srl32_n_0 ),
        .Q31(\mem_reg[67][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32_n_1 ),
        .Q(\mem_reg[67][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32__0_n_1 ),
        .Q(\mem_reg[67][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][81]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [17]),
        .O(gmem_AWLEN[17]));
  MUXF7 \mem_reg[67][82]_mux 
       (.I0(\mem_reg[67][82]_srl32_n_0 ),
        .I1(\mem_reg[67][82]_srl32__0_n_0 ),
        .O(\mem_reg[67][82]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[18]),
        .Q(\mem_reg[67][82]_srl32_n_0 ),
        .Q31(\mem_reg[67][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32_n_1 ),
        .Q(\mem_reg[67][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32__0_n_1 ),
        .Q(\mem_reg[67][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][82]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [18]),
        .O(gmem_AWLEN[18]));
  MUXF7 \mem_reg[67][83]_mux 
       (.I0(\mem_reg[67][83]_srl32_n_0 ),
        .I1(\mem_reg[67][83]_srl32__0_n_0 ),
        .O(\mem_reg[67][83]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[19]),
        .Q(\mem_reg[67][83]_srl32_n_0 ),
        .Q31(\mem_reg[67][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32_n_1 ),
        .Q(\mem_reg[67][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32__0_n_1 ),
        .Q(\mem_reg[67][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][83]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [19]),
        .O(gmem_AWLEN[19]));
  MUXF7 \mem_reg[67][84]_mux 
       (.I0(\mem_reg[67][84]_srl32_n_0 ),
        .I1(\mem_reg[67][84]_srl32__0_n_0 ),
        .O(\mem_reg[67][84]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[20]),
        .Q(\mem_reg[67][84]_srl32_n_0 ),
        .Q31(\mem_reg[67][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32_n_1 ),
        .Q(\mem_reg[67][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32__0_n_1 ),
        .Q(\mem_reg[67][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][84]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [20]),
        .O(gmem_AWLEN[20]));
  MUXF7 \mem_reg[67][85]_mux 
       (.I0(\mem_reg[67][85]_srl32_n_0 ),
        .I1(\mem_reg[67][85]_srl32__0_n_0 ),
        .O(\mem_reg[67][85]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[21]),
        .Q(\mem_reg[67][85]_srl32_n_0 ),
        .Q31(\mem_reg[67][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32_n_1 ),
        .Q(\mem_reg[67][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32__0_n_1 ),
        .Q(\mem_reg[67][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][85]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [21]),
        .O(gmem_AWLEN[21]));
  MUXF7 \mem_reg[67][86]_mux 
       (.I0(\mem_reg[67][86]_srl32_n_0 ),
        .I1(\mem_reg[67][86]_srl32__0_n_0 ),
        .O(\mem_reg[67][86]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[22]),
        .Q(\mem_reg[67][86]_srl32_n_0 ),
        .Q31(\mem_reg[67][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32_n_1 ),
        .Q(\mem_reg[67][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32__0_n_1 ),
        .Q(\mem_reg[67][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][86]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [22]),
        .O(gmem_AWLEN[22]));
  MUXF7 \mem_reg[67][87]_mux 
       (.I0(\mem_reg[67][87]_srl32_n_0 ),
        .I1(\mem_reg[67][87]_srl32__0_n_0 ),
        .O(\mem_reg[67][87]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[23]),
        .Q(\mem_reg[67][87]_srl32_n_0 ),
        .Q31(\mem_reg[67][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32_n_1 ),
        .Q(\mem_reg[67][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32__0_n_1 ),
        .Q(\mem_reg[67][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][87]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [23]),
        .O(gmem_AWLEN[23]));
  MUXF7 \mem_reg[67][88]_mux 
       (.I0(\mem_reg[67][88]_srl32_n_0 ),
        .I1(\mem_reg[67][88]_srl32__0_n_0 ),
        .O(\mem_reg[67][88]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[24]),
        .Q(\mem_reg[67][88]_srl32_n_0 ),
        .Q31(\mem_reg[67][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32_n_1 ),
        .Q(\mem_reg[67][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32__0_n_1 ),
        .Q(\mem_reg[67][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][88]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [24]),
        .O(gmem_AWLEN[24]));
  MUXF7 \mem_reg[67][89]_mux 
       (.I0(\mem_reg[67][89]_srl32_n_0 ),
        .I1(\mem_reg[67][89]_srl32__0_n_0 ),
        .O(\mem_reg[67][89]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[25]),
        .Q(\mem_reg[67][89]_srl32_n_0 ),
        .Q31(\mem_reg[67][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32_n_1 ),
        .Q(\mem_reg[67][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32__0_n_1 ),
        .Q(\mem_reg[67][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][89]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [25]),
        .O(gmem_AWLEN[25]));
  MUXF7 \mem_reg[67][8]_mux 
       (.I0(\mem_reg[67][8]_srl32_n_0 ),
        .I1(\mem_reg[67][8]_srl32__0_n_0 ),
        .O(\mem_reg[67][8]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[8]),
        .Q(\mem_reg[67][8]_srl32_n_0 ),
        .Q31(\mem_reg[67][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32_n_1 ),
        .Q(\mem_reg[67][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32__0_n_1 ),
        .Q(\mem_reg[67][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][8]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[8]),
        .O(gmem_AWADDR[8]));
  MUXF7 \mem_reg[67][90]_mux 
       (.I0(\mem_reg[67][90]_srl32_n_0 ),
        .I1(\mem_reg[67][90]_srl32__0_n_0 ),
        .O(\mem_reg[67][90]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[26]),
        .Q(\mem_reg[67][90]_srl32_n_0 ),
        .Q31(\mem_reg[67][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32_n_1 ),
        .Q(\mem_reg[67][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32__0_n_1 ),
        .Q(\mem_reg[67][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][90]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [26]),
        .O(gmem_AWLEN[26]));
  MUXF7 \mem_reg[67][91]_mux 
       (.I0(\mem_reg[67][91]_srl32_n_0 ),
        .I1(\mem_reg[67][91]_srl32__0_n_0 ),
        .O(\mem_reg[67][91]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[27]),
        .Q(\mem_reg[67][91]_srl32_n_0 ),
        .Q31(\mem_reg[67][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32_n_1 ),
        .Q(\mem_reg[67][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32__0_n_1 ),
        .Q(\mem_reg[67][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][91]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [27]),
        .O(gmem_AWLEN[27]));
  MUXF7 \mem_reg[67][92]_mux 
       (.I0(\mem_reg[67][92]_srl32_n_0 ),
        .I1(\mem_reg[67][92]_srl32__0_n_0 ),
        .O(\mem_reg[67][92]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[28]),
        .Q(\mem_reg[67][92]_srl32_n_0 ),
        .Q31(\mem_reg[67][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32_n_1 ),
        .Q(\mem_reg[67][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32__0_n_1 ),
        .Q(\mem_reg[67][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][92]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [28]),
        .O(gmem_AWLEN[28]));
  MUXF7 \mem_reg[67][93]_mux 
       (.I0(\mem_reg[67][93]_srl32_n_0 ),
        .I1(\mem_reg[67][93]_srl32__0_n_0 ),
        .O(\mem_reg[67][93]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[29]),
        .Q(\mem_reg[67][93]_srl32_n_0 ),
        .Q31(\mem_reg[67][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32_n_1 ),
        .Q(\mem_reg[67][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32__0_n_1 ),
        .Q(\mem_reg[67][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][93]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [29]),
        .O(gmem_AWLEN[29]));
  MUXF7 \mem_reg[67][94]_mux 
       (.I0(\mem_reg[67][94]_srl32_n_0 ),
        .I1(\mem_reg[67][94]_srl32__0_n_0 ),
        .O(\mem_reg[67][94]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[30]),
        .Q(\mem_reg[67][94]_srl32_n_0 ),
        .Q31(\mem_reg[67][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32_n_1 ),
        .Q(\mem_reg[67][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_n_1 ),
        .Q(\mem_reg[67][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][94]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [30]),
        .O(gmem_AWLEN[30]));
  MUXF7 \mem_reg[67][95]_mux 
       (.I0(\mem_reg[67][95]_srl32_n_0 ),
        .I1(\mem_reg[67][95]_srl32__0_n_0 ),
        .O(\mem_reg[67][95]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][95]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWLEN[31]),
        .Q(\mem_reg[67][95]_srl32_n_0 ),
        .Q31(\mem_reg[67][95]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][95]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][95]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][95]_srl32_n_1 ),
        .Q(\mem_reg[67][95]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][95]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][95]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][95]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][95]_srl32__0_n_1 ),
        .Q(\mem_reg[67][95]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][95]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][95]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][95]_srl32_0 [31]),
        .O(gmem_AWLEN[31]));
  MUXF7 \mem_reg[67][9]_mux 
       (.I0(\mem_reg[67][9]_srl32_n_0 ),
        .I1(\mem_reg[67][9]_srl32__0_n_0 ),
        .O(\mem_reg[67][9]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(gmem_AWADDR[9]),
        .Q(\mem_reg[67][9]_srl32_n_0 ),
        .Q31(\mem_reg[67][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__0 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32_n_1 ),
        .Q(\mem_reg[67][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__1 
       (.A(addr[4:0]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32__0_n_1 ),
        .Q(\mem_reg[67][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][9]_srl32_i_1__0 
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(gmem_AWREADY),
        .I2(output_image[9]),
        .O(gmem_AWADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(\dout_reg[94]_0 [80]),
        .O(\dout_reg[80]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(\dout_reg[94]_0 [79]),
        .O(\dout_reg[80]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(\dout_reg[94]_0 [78]),
        .O(\dout_reg[80]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(\dout_reg[94]_0 [77]),
        .O(\dout_reg[80]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_5
       (.I0(\dout_reg[94]_0 [76]),
        .O(\dout_reg[80]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_6
       (.I0(\dout_reg[94]_0 [75]),
        .O(\dout_reg[80]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_7
       (.I0(\dout_reg[94]_0 [74]),
        .O(\dout_reg[80]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_8
       (.I0(\dout_reg[94]_0 [73]),
        .O(\dout_reg[80]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(\dout_reg[94]_0 [88]),
        .O(\dout_reg[88]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(\dout_reg[94]_0 [87]),
        .O(\dout_reg[88]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(\dout_reg[94]_0 [86]),
        .O(\dout_reg[88]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(\dout_reg[94]_0 [85]),
        .O(\dout_reg[88]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_5
       (.I0(\dout_reg[94]_0 [84]),
        .O(\dout_reg[88]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_6
       (.I0(\dout_reg[94]_0 [83]),
        .O(\dout_reg[88]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_7
       (.I0(\dout_reg[94]_0 [82]),
        .O(\dout_reg[88]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_8
       (.I0(\dout_reg[94]_0 [81]),
        .O(\dout_reg[88]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(wreq_len),
        .O(\dout_reg[95]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(\dout_reg[94]_0 [94]),
        .O(\dout_reg[95]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(\dout_reg[94]_0 [93]),
        .O(\dout_reg[95]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(\dout_reg[94]_0 [92]),
        .O(\dout_reg[95]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_5
       (.I0(\dout_reg[94]_0 [91]),
        .O(\dout_reg[95]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_6
       (.I0(\dout_reg[94]_0 [90]),
        .O(\dout_reg[95]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_7
       (.I0(\dout_reg[94]_0 [89]),
        .O(\dout_reg[95]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[94]_0 [72]),
        .O(\dout_reg[72]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[94]_0 [71]),
        .O(\dout_reg[72]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[94]_0 [70]),
        .O(\dout_reg[72]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4
       (.I0(\dout_reg[94]_0 [69]),
        .O(\dout_reg[72]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_5
       (.I0(\dout_reg[94]_0 [68]),
        .O(\dout_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_6
       (.I0(\dout_reg[94]_0 [67]),
        .O(\dout_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_7
       (.I0(\dout_reg[94]_0 [66]),
        .O(\dout_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_8
       (.I0(\dout_reg[94]_0 [65]),
        .O(\dout_reg[72]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[0]_i_1 
       (.I0(\dout_reg[94]_0 [64]),
        .O(D));
  LUT6 #(
    .INIT(64'h40FFFFFF40404040)) 
    tmp_valid_i_1
       (.I0(wreq_len),
        .I1(next_wreq),
        .I2(valid_length053_in),
        .I3(AWREADY_Dummy),
        .I4(\dout_reg[95]_3 ),
        .I5(\dout_reg[95]_4 ),
        .O(\dout_reg[95]_1 ));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized0_1
   (\dout_reg[94]_0 ,
    \dout_reg[80]_0 ,
    \dout_reg[72]_0 ,
    D,
    \dout_reg[88]_0 ,
    \dout_reg[95]_0 ,
    sel,
    \dout_reg[95]_1 ,
    \dout_reg[95]_2 ,
    \dout_reg[95]_3 ,
    \dout_reg[95]_4 ,
    ARREADY_Dummy,
    tmp_valid_reg,
    Q,
    gmem_ARREADY,
    input_image,
    \mem_reg[67][95]_srl32_0 ,
    addr,
    ap_clk,
    \dout_reg[0]_0 ,
    ap_rst_n_inv);
  output [94:0]\dout_reg[94]_0 ;
  output [7:0]\dout_reg[80]_0 ;
  output [7:0]\dout_reg[72]_0 ;
  output [0:0]D;
  output [7:0]\dout_reg[88]_0 ;
  output [6:0]\dout_reg[95]_0 ;
  output sel;
  output \dout_reg[95]_1 ;
  input \dout_reg[95]_2 ;
  input \dout_reg[95]_3 ;
  input \dout_reg[95]_4 ;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input [0:0]Q;
  input gmem_ARREADY;
  input [63:0]input_image;
  input [31:0]\mem_reg[67][95]_srl32_0 ;
  input [5:0]addr;
  input ap_clk;
  input [0:0]\dout_reg[0]_0 ;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire [5:0]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1__0_n_0 ;
  wire \dout[10]_i_1__0_n_0 ;
  wire \dout[11]_i_1__0_n_0 ;
  wire \dout[12]_i_1__0_n_0 ;
  wire \dout[13]_i_1__0_n_0 ;
  wire \dout[14]_i_1__0_n_0 ;
  wire \dout[15]_i_1__0_n_0 ;
  wire \dout[16]_i_1__0_n_0 ;
  wire \dout[17]_i_1__0_n_0 ;
  wire \dout[18]_i_1__0_n_0 ;
  wire \dout[19]_i_1__0_n_0 ;
  wire \dout[1]_i_1__0_n_0 ;
  wire \dout[20]_i_1__0_n_0 ;
  wire \dout[21]_i_1__0_n_0 ;
  wire \dout[22]_i_1__0_n_0 ;
  wire \dout[23]_i_1__0_n_0 ;
  wire \dout[24]_i_1__0_n_0 ;
  wire \dout[25]_i_1__0_n_0 ;
  wire \dout[26]_i_1__0_n_0 ;
  wire \dout[27]_i_1__0_n_0 ;
  wire \dout[28]_i_1__0_n_0 ;
  wire \dout[29]_i_1__0_n_0 ;
  wire \dout[2]_i_1__0_n_0 ;
  wire \dout[30]_i_1__0_n_0 ;
  wire \dout[31]_i_1__0_n_0 ;
  wire \dout[32]_i_1__0_n_0 ;
  wire \dout[33]_i_1__0_n_0 ;
  wire \dout[34]_i_1__0_n_0 ;
  wire \dout[35]_i_1__0_n_0 ;
  wire \dout[36]_i_1__0_n_0 ;
  wire \dout[37]_i_1__0_n_0 ;
  wire \dout[38]_i_1__0_n_0 ;
  wire \dout[39]_i_1__0_n_0 ;
  wire \dout[3]_i_1__0_n_0 ;
  wire \dout[40]_i_1__0_n_0 ;
  wire \dout[41]_i_1__0_n_0 ;
  wire \dout[42]_i_1__0_n_0 ;
  wire \dout[43]_i_1__0_n_0 ;
  wire \dout[44]_i_1__0_n_0 ;
  wire \dout[45]_i_1__0_n_0 ;
  wire \dout[46]_i_1__0_n_0 ;
  wire \dout[47]_i_1__0_n_0 ;
  wire \dout[48]_i_1__0_n_0 ;
  wire \dout[49]_i_1__0_n_0 ;
  wire \dout[4]_i_1__0_n_0 ;
  wire \dout[50]_i_1__0_n_0 ;
  wire \dout[51]_i_1__0_n_0 ;
  wire \dout[52]_i_1__0_n_0 ;
  wire \dout[53]_i_1__0_n_0 ;
  wire \dout[54]_i_1__0_n_0 ;
  wire \dout[55]_i_1__0_n_0 ;
  wire \dout[56]_i_1__0_n_0 ;
  wire \dout[57]_i_1__0_n_0 ;
  wire \dout[58]_i_1__0_n_0 ;
  wire \dout[59]_i_1__0_n_0 ;
  wire \dout[5]_i_1__0_n_0 ;
  wire \dout[60]_i_1__0_n_0 ;
  wire \dout[61]_i_1__0_n_0 ;
  wire \dout[62]_i_1__0_n_0 ;
  wire \dout[63]_i_1__0_n_0 ;
  wire \dout[64]_i_1__0_n_0 ;
  wire \dout[65]_i_1__0_n_0 ;
  wire \dout[66]_i_1__0_n_0 ;
  wire \dout[67]_i_1__0_n_0 ;
  wire \dout[68]_i_1__0_n_0 ;
  wire \dout[69]_i_1__0_n_0 ;
  wire \dout[6]_i_1__0_n_0 ;
  wire \dout[70]_i_1__0_n_0 ;
  wire \dout[71]_i_1__0_n_0 ;
  wire \dout[72]_i_1__0_n_0 ;
  wire \dout[73]_i_1__0_n_0 ;
  wire \dout[74]_i_1__0_n_0 ;
  wire \dout[75]_i_1__0_n_0 ;
  wire \dout[76]_i_1__0_n_0 ;
  wire \dout[77]_i_1__0_n_0 ;
  wire \dout[78]_i_1__0_n_0 ;
  wire \dout[79]_i_1__0_n_0 ;
  wire \dout[7]_i_1__0_n_0 ;
  wire \dout[80]_i_1__0_n_0 ;
  wire \dout[81]_i_1__0_n_0 ;
  wire \dout[82]_i_1__0_n_0 ;
  wire \dout[83]_i_1__0_n_0 ;
  wire \dout[84]_i_1__0_n_0 ;
  wire \dout[85]_i_1__0_n_0 ;
  wire \dout[86]_i_1__0_n_0 ;
  wire \dout[87]_i_1__0_n_0 ;
  wire \dout[88]_i_1__0_n_0 ;
  wire \dout[89]_i_1__0_n_0 ;
  wire \dout[8]_i_1__0_n_0 ;
  wire \dout[90]_i_1__0_n_0 ;
  wire \dout[91]_i_1__0_n_0 ;
  wire \dout[92]_i_1__0_n_0 ;
  wire \dout[93]_i_1__0_n_0 ;
  wire \dout[94]_i_1__0_n_0 ;
  wire \dout[95]_i_2__0_n_0 ;
  wire \dout[9]_i_1__0_n_0 ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [7:0]\dout_reg[72]_0 ;
  wire [7:0]\dout_reg[80]_0 ;
  wire [7:0]\dout_reg[88]_0 ;
  wire [94:0]\dout_reg[94]_0 ;
  wire [6:0]\dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire \dout_reg[95]_2 ;
  wire \dout_reg[95]_3 ;
  wire \dout_reg[95]_4 ;
  wire [63:0]gmem_ARADDR;
  wire [31:0]gmem_ARLEN;
  wire gmem_ARREADY;
  wire [63:0]input_image;
  wire \mem_reg[67][0]_mux_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_0 ;
  wire \mem_reg[67][0]_srl32__0_n_1 ;
  wire \mem_reg[67][0]_srl32__1_n_0 ;
  wire \mem_reg[67][0]_srl32_n_0 ;
  wire \mem_reg[67][0]_srl32_n_1 ;
  wire \mem_reg[67][10]_mux_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_0 ;
  wire \mem_reg[67][10]_srl32__0_n_1 ;
  wire \mem_reg[67][10]_srl32__1_n_0 ;
  wire \mem_reg[67][10]_srl32_n_0 ;
  wire \mem_reg[67][10]_srl32_n_1 ;
  wire \mem_reg[67][11]_mux_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_0 ;
  wire \mem_reg[67][11]_srl32__0_n_1 ;
  wire \mem_reg[67][11]_srl32__1_n_0 ;
  wire \mem_reg[67][11]_srl32_n_0 ;
  wire \mem_reg[67][11]_srl32_n_1 ;
  wire \mem_reg[67][12]_mux_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_0 ;
  wire \mem_reg[67][12]_srl32__0_n_1 ;
  wire \mem_reg[67][12]_srl32__1_n_0 ;
  wire \mem_reg[67][12]_srl32_n_0 ;
  wire \mem_reg[67][12]_srl32_n_1 ;
  wire \mem_reg[67][13]_mux_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_0 ;
  wire \mem_reg[67][13]_srl32__0_n_1 ;
  wire \mem_reg[67][13]_srl32__1_n_0 ;
  wire \mem_reg[67][13]_srl32_n_0 ;
  wire \mem_reg[67][13]_srl32_n_1 ;
  wire \mem_reg[67][14]_mux_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_0 ;
  wire \mem_reg[67][14]_srl32__0_n_1 ;
  wire \mem_reg[67][14]_srl32__1_n_0 ;
  wire \mem_reg[67][14]_srl32_n_0 ;
  wire \mem_reg[67][14]_srl32_n_1 ;
  wire \mem_reg[67][15]_mux_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_0 ;
  wire \mem_reg[67][15]_srl32__0_n_1 ;
  wire \mem_reg[67][15]_srl32__1_n_0 ;
  wire \mem_reg[67][15]_srl32_n_0 ;
  wire \mem_reg[67][15]_srl32_n_1 ;
  wire \mem_reg[67][16]_mux_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_0 ;
  wire \mem_reg[67][16]_srl32__0_n_1 ;
  wire \mem_reg[67][16]_srl32__1_n_0 ;
  wire \mem_reg[67][16]_srl32_n_0 ;
  wire \mem_reg[67][16]_srl32_n_1 ;
  wire \mem_reg[67][17]_mux_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_0 ;
  wire \mem_reg[67][17]_srl32__0_n_1 ;
  wire \mem_reg[67][17]_srl32__1_n_0 ;
  wire \mem_reg[67][17]_srl32_n_0 ;
  wire \mem_reg[67][17]_srl32_n_1 ;
  wire \mem_reg[67][18]_mux_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_0 ;
  wire \mem_reg[67][18]_srl32__0_n_1 ;
  wire \mem_reg[67][18]_srl32__1_n_0 ;
  wire \mem_reg[67][18]_srl32_n_0 ;
  wire \mem_reg[67][18]_srl32_n_1 ;
  wire \mem_reg[67][19]_mux_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_0 ;
  wire \mem_reg[67][19]_srl32__0_n_1 ;
  wire \mem_reg[67][19]_srl32__1_n_0 ;
  wire \mem_reg[67][19]_srl32_n_0 ;
  wire \mem_reg[67][19]_srl32_n_1 ;
  wire \mem_reg[67][1]_mux_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_0 ;
  wire \mem_reg[67][1]_srl32__0_n_1 ;
  wire \mem_reg[67][1]_srl32__1_n_0 ;
  wire \mem_reg[67][1]_srl32_n_0 ;
  wire \mem_reg[67][1]_srl32_n_1 ;
  wire \mem_reg[67][20]_mux_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_0 ;
  wire \mem_reg[67][20]_srl32__0_n_1 ;
  wire \mem_reg[67][20]_srl32__1_n_0 ;
  wire \mem_reg[67][20]_srl32_n_0 ;
  wire \mem_reg[67][20]_srl32_n_1 ;
  wire \mem_reg[67][21]_mux_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_0 ;
  wire \mem_reg[67][21]_srl32__0_n_1 ;
  wire \mem_reg[67][21]_srl32__1_n_0 ;
  wire \mem_reg[67][21]_srl32_n_0 ;
  wire \mem_reg[67][21]_srl32_n_1 ;
  wire \mem_reg[67][22]_mux_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_0 ;
  wire \mem_reg[67][22]_srl32__0_n_1 ;
  wire \mem_reg[67][22]_srl32__1_n_0 ;
  wire \mem_reg[67][22]_srl32_n_0 ;
  wire \mem_reg[67][22]_srl32_n_1 ;
  wire \mem_reg[67][23]_mux_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_0 ;
  wire \mem_reg[67][23]_srl32__0_n_1 ;
  wire \mem_reg[67][23]_srl32__1_n_0 ;
  wire \mem_reg[67][23]_srl32_n_0 ;
  wire \mem_reg[67][23]_srl32_n_1 ;
  wire \mem_reg[67][24]_mux_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_0 ;
  wire \mem_reg[67][24]_srl32__0_n_1 ;
  wire \mem_reg[67][24]_srl32__1_n_0 ;
  wire \mem_reg[67][24]_srl32_n_0 ;
  wire \mem_reg[67][24]_srl32_n_1 ;
  wire \mem_reg[67][25]_mux_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_0 ;
  wire \mem_reg[67][25]_srl32__0_n_1 ;
  wire \mem_reg[67][25]_srl32__1_n_0 ;
  wire \mem_reg[67][25]_srl32_n_0 ;
  wire \mem_reg[67][25]_srl32_n_1 ;
  wire \mem_reg[67][26]_mux_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_0 ;
  wire \mem_reg[67][26]_srl32__0_n_1 ;
  wire \mem_reg[67][26]_srl32__1_n_0 ;
  wire \mem_reg[67][26]_srl32_n_0 ;
  wire \mem_reg[67][26]_srl32_n_1 ;
  wire \mem_reg[67][27]_mux_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_0 ;
  wire \mem_reg[67][27]_srl32__0_n_1 ;
  wire \mem_reg[67][27]_srl32__1_n_0 ;
  wire \mem_reg[67][27]_srl32_n_0 ;
  wire \mem_reg[67][27]_srl32_n_1 ;
  wire \mem_reg[67][28]_mux_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_0 ;
  wire \mem_reg[67][28]_srl32__0_n_1 ;
  wire \mem_reg[67][28]_srl32__1_n_0 ;
  wire \mem_reg[67][28]_srl32_n_0 ;
  wire \mem_reg[67][28]_srl32_n_1 ;
  wire \mem_reg[67][29]_mux_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_0 ;
  wire \mem_reg[67][29]_srl32__0_n_1 ;
  wire \mem_reg[67][29]_srl32__1_n_0 ;
  wire \mem_reg[67][29]_srl32_n_0 ;
  wire \mem_reg[67][29]_srl32_n_1 ;
  wire \mem_reg[67][2]_mux_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_0 ;
  wire \mem_reg[67][2]_srl32__0_n_1 ;
  wire \mem_reg[67][2]_srl32__1_n_0 ;
  wire \mem_reg[67][2]_srl32_n_0 ;
  wire \mem_reg[67][2]_srl32_n_1 ;
  wire \mem_reg[67][30]_mux_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_0 ;
  wire \mem_reg[67][30]_srl32__0_n_1 ;
  wire \mem_reg[67][30]_srl32__1_n_0 ;
  wire \mem_reg[67][30]_srl32_n_0 ;
  wire \mem_reg[67][30]_srl32_n_1 ;
  wire \mem_reg[67][31]_mux_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_0 ;
  wire \mem_reg[67][31]_srl32__0_n_1 ;
  wire \mem_reg[67][31]_srl32__1_n_0 ;
  wire \mem_reg[67][31]_srl32_n_0 ;
  wire \mem_reg[67][31]_srl32_n_1 ;
  wire \mem_reg[67][32]_mux_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_0 ;
  wire \mem_reg[67][32]_srl32__0_n_1 ;
  wire \mem_reg[67][32]_srl32__1_n_0 ;
  wire \mem_reg[67][32]_srl32_n_0 ;
  wire \mem_reg[67][32]_srl32_n_1 ;
  wire \mem_reg[67][33]_mux_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_0 ;
  wire \mem_reg[67][33]_srl32__0_n_1 ;
  wire \mem_reg[67][33]_srl32__1_n_0 ;
  wire \mem_reg[67][33]_srl32_n_0 ;
  wire \mem_reg[67][33]_srl32_n_1 ;
  wire \mem_reg[67][34]_mux_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_0 ;
  wire \mem_reg[67][34]_srl32__0_n_1 ;
  wire \mem_reg[67][34]_srl32__1_n_0 ;
  wire \mem_reg[67][34]_srl32_n_0 ;
  wire \mem_reg[67][34]_srl32_n_1 ;
  wire \mem_reg[67][35]_mux_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_0 ;
  wire \mem_reg[67][35]_srl32__0_n_1 ;
  wire \mem_reg[67][35]_srl32__1_n_0 ;
  wire \mem_reg[67][35]_srl32_n_0 ;
  wire \mem_reg[67][35]_srl32_n_1 ;
  wire \mem_reg[67][36]_mux_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_0 ;
  wire \mem_reg[67][36]_srl32__0_n_1 ;
  wire \mem_reg[67][36]_srl32__1_n_0 ;
  wire \mem_reg[67][36]_srl32_n_0 ;
  wire \mem_reg[67][36]_srl32_n_1 ;
  wire \mem_reg[67][37]_mux_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_0 ;
  wire \mem_reg[67][37]_srl32__0_n_1 ;
  wire \mem_reg[67][37]_srl32__1_n_0 ;
  wire \mem_reg[67][37]_srl32_n_0 ;
  wire \mem_reg[67][37]_srl32_n_1 ;
  wire \mem_reg[67][38]_mux_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_0 ;
  wire \mem_reg[67][38]_srl32__0_n_1 ;
  wire \mem_reg[67][38]_srl32__1_n_0 ;
  wire \mem_reg[67][38]_srl32_n_0 ;
  wire \mem_reg[67][38]_srl32_n_1 ;
  wire \mem_reg[67][39]_mux_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_0 ;
  wire \mem_reg[67][39]_srl32__0_n_1 ;
  wire \mem_reg[67][39]_srl32__1_n_0 ;
  wire \mem_reg[67][39]_srl32_n_0 ;
  wire \mem_reg[67][39]_srl32_n_1 ;
  wire \mem_reg[67][3]_mux_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_0 ;
  wire \mem_reg[67][3]_srl32__0_n_1 ;
  wire \mem_reg[67][3]_srl32__1_n_0 ;
  wire \mem_reg[67][3]_srl32_n_0 ;
  wire \mem_reg[67][3]_srl32_n_1 ;
  wire \mem_reg[67][40]_mux_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_0 ;
  wire \mem_reg[67][40]_srl32__0_n_1 ;
  wire \mem_reg[67][40]_srl32__1_n_0 ;
  wire \mem_reg[67][40]_srl32_n_0 ;
  wire \mem_reg[67][40]_srl32_n_1 ;
  wire \mem_reg[67][41]_mux_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_0 ;
  wire \mem_reg[67][41]_srl32__0_n_1 ;
  wire \mem_reg[67][41]_srl32__1_n_0 ;
  wire \mem_reg[67][41]_srl32_n_0 ;
  wire \mem_reg[67][41]_srl32_n_1 ;
  wire \mem_reg[67][42]_mux_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_0 ;
  wire \mem_reg[67][42]_srl32__0_n_1 ;
  wire \mem_reg[67][42]_srl32__1_n_0 ;
  wire \mem_reg[67][42]_srl32_n_0 ;
  wire \mem_reg[67][42]_srl32_n_1 ;
  wire \mem_reg[67][43]_mux_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_0 ;
  wire \mem_reg[67][43]_srl32__0_n_1 ;
  wire \mem_reg[67][43]_srl32__1_n_0 ;
  wire \mem_reg[67][43]_srl32_n_0 ;
  wire \mem_reg[67][43]_srl32_n_1 ;
  wire \mem_reg[67][44]_mux_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_0 ;
  wire \mem_reg[67][44]_srl32__0_n_1 ;
  wire \mem_reg[67][44]_srl32__1_n_0 ;
  wire \mem_reg[67][44]_srl32_n_0 ;
  wire \mem_reg[67][44]_srl32_n_1 ;
  wire \mem_reg[67][45]_mux_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_0 ;
  wire \mem_reg[67][45]_srl32__0_n_1 ;
  wire \mem_reg[67][45]_srl32__1_n_0 ;
  wire \mem_reg[67][45]_srl32_n_0 ;
  wire \mem_reg[67][45]_srl32_n_1 ;
  wire \mem_reg[67][46]_mux_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_0 ;
  wire \mem_reg[67][46]_srl32__0_n_1 ;
  wire \mem_reg[67][46]_srl32__1_n_0 ;
  wire \mem_reg[67][46]_srl32_n_0 ;
  wire \mem_reg[67][46]_srl32_n_1 ;
  wire \mem_reg[67][47]_mux_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_0 ;
  wire \mem_reg[67][47]_srl32__0_n_1 ;
  wire \mem_reg[67][47]_srl32__1_n_0 ;
  wire \mem_reg[67][47]_srl32_n_0 ;
  wire \mem_reg[67][47]_srl32_n_1 ;
  wire \mem_reg[67][48]_mux_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_0 ;
  wire \mem_reg[67][48]_srl32__0_n_1 ;
  wire \mem_reg[67][48]_srl32__1_n_0 ;
  wire \mem_reg[67][48]_srl32_n_0 ;
  wire \mem_reg[67][48]_srl32_n_1 ;
  wire \mem_reg[67][49]_mux_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_0 ;
  wire \mem_reg[67][49]_srl32__0_n_1 ;
  wire \mem_reg[67][49]_srl32__1_n_0 ;
  wire \mem_reg[67][49]_srl32_n_0 ;
  wire \mem_reg[67][49]_srl32_n_1 ;
  wire \mem_reg[67][4]_mux_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_0 ;
  wire \mem_reg[67][4]_srl32__0_n_1 ;
  wire \mem_reg[67][4]_srl32__1_n_0 ;
  wire \mem_reg[67][4]_srl32_n_0 ;
  wire \mem_reg[67][4]_srl32_n_1 ;
  wire \mem_reg[67][50]_mux_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_0 ;
  wire \mem_reg[67][50]_srl32__0_n_1 ;
  wire \mem_reg[67][50]_srl32__1_n_0 ;
  wire \mem_reg[67][50]_srl32_n_0 ;
  wire \mem_reg[67][50]_srl32_n_1 ;
  wire \mem_reg[67][51]_mux_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_0 ;
  wire \mem_reg[67][51]_srl32__0_n_1 ;
  wire \mem_reg[67][51]_srl32__1_n_0 ;
  wire \mem_reg[67][51]_srl32_n_0 ;
  wire \mem_reg[67][51]_srl32_n_1 ;
  wire \mem_reg[67][52]_mux_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_0 ;
  wire \mem_reg[67][52]_srl32__0_n_1 ;
  wire \mem_reg[67][52]_srl32__1_n_0 ;
  wire \mem_reg[67][52]_srl32_n_0 ;
  wire \mem_reg[67][52]_srl32_n_1 ;
  wire \mem_reg[67][53]_mux_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_0 ;
  wire \mem_reg[67][53]_srl32__0_n_1 ;
  wire \mem_reg[67][53]_srl32__1_n_0 ;
  wire \mem_reg[67][53]_srl32_n_0 ;
  wire \mem_reg[67][53]_srl32_n_1 ;
  wire \mem_reg[67][54]_mux_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_0 ;
  wire \mem_reg[67][54]_srl32__0_n_1 ;
  wire \mem_reg[67][54]_srl32__1_n_0 ;
  wire \mem_reg[67][54]_srl32_n_0 ;
  wire \mem_reg[67][54]_srl32_n_1 ;
  wire \mem_reg[67][55]_mux_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_0 ;
  wire \mem_reg[67][55]_srl32__0_n_1 ;
  wire \mem_reg[67][55]_srl32__1_n_0 ;
  wire \mem_reg[67][55]_srl32_n_0 ;
  wire \mem_reg[67][55]_srl32_n_1 ;
  wire \mem_reg[67][56]_mux_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_0 ;
  wire \mem_reg[67][56]_srl32__0_n_1 ;
  wire \mem_reg[67][56]_srl32__1_n_0 ;
  wire \mem_reg[67][56]_srl32_n_0 ;
  wire \mem_reg[67][56]_srl32_n_1 ;
  wire \mem_reg[67][57]_mux_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_0 ;
  wire \mem_reg[67][57]_srl32__0_n_1 ;
  wire \mem_reg[67][57]_srl32__1_n_0 ;
  wire \mem_reg[67][57]_srl32_n_0 ;
  wire \mem_reg[67][57]_srl32_n_1 ;
  wire \mem_reg[67][58]_mux_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_0 ;
  wire \mem_reg[67][58]_srl32__0_n_1 ;
  wire \mem_reg[67][58]_srl32__1_n_0 ;
  wire \mem_reg[67][58]_srl32_n_0 ;
  wire \mem_reg[67][58]_srl32_n_1 ;
  wire \mem_reg[67][59]_mux_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_0 ;
  wire \mem_reg[67][59]_srl32__0_n_1 ;
  wire \mem_reg[67][59]_srl32__1_n_0 ;
  wire \mem_reg[67][59]_srl32_n_0 ;
  wire \mem_reg[67][59]_srl32_n_1 ;
  wire \mem_reg[67][5]_mux_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_0 ;
  wire \mem_reg[67][5]_srl32__0_n_1 ;
  wire \mem_reg[67][5]_srl32__1_n_0 ;
  wire \mem_reg[67][5]_srl32_n_0 ;
  wire \mem_reg[67][5]_srl32_n_1 ;
  wire \mem_reg[67][60]_mux_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_0 ;
  wire \mem_reg[67][60]_srl32__0_n_1 ;
  wire \mem_reg[67][60]_srl32__1_n_0 ;
  wire \mem_reg[67][60]_srl32_n_0 ;
  wire \mem_reg[67][60]_srl32_n_1 ;
  wire \mem_reg[67][61]_mux_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_0 ;
  wire \mem_reg[67][61]_srl32__0_n_1 ;
  wire \mem_reg[67][61]_srl32__1_n_0 ;
  wire \mem_reg[67][61]_srl32_n_0 ;
  wire \mem_reg[67][61]_srl32_n_1 ;
  wire \mem_reg[67][62]_mux_n_0 ;
  wire \mem_reg[67][62]_srl32__0_n_0 ;
  wire \mem_reg[67][62]_srl32__0_n_1 ;
  wire \mem_reg[67][62]_srl32__1_n_0 ;
  wire \mem_reg[67][62]_srl32_n_0 ;
  wire \mem_reg[67][62]_srl32_n_1 ;
  wire \mem_reg[67][63]_mux_n_0 ;
  wire \mem_reg[67][63]_srl32__0_n_0 ;
  wire \mem_reg[67][63]_srl32__0_n_1 ;
  wire \mem_reg[67][63]_srl32__1_n_0 ;
  wire \mem_reg[67][63]_srl32_n_0 ;
  wire \mem_reg[67][63]_srl32_n_1 ;
  wire \mem_reg[67][64]_mux_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_0 ;
  wire \mem_reg[67][64]_srl32__0_n_1 ;
  wire \mem_reg[67][64]_srl32__1_n_0 ;
  wire \mem_reg[67][64]_srl32_n_0 ;
  wire \mem_reg[67][64]_srl32_n_1 ;
  wire \mem_reg[67][65]_mux_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_0 ;
  wire \mem_reg[67][65]_srl32__0_n_1 ;
  wire \mem_reg[67][65]_srl32__1_n_0 ;
  wire \mem_reg[67][65]_srl32_n_0 ;
  wire \mem_reg[67][65]_srl32_n_1 ;
  wire \mem_reg[67][66]_mux_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_0 ;
  wire \mem_reg[67][66]_srl32__0_n_1 ;
  wire \mem_reg[67][66]_srl32__1_n_0 ;
  wire \mem_reg[67][66]_srl32_n_0 ;
  wire \mem_reg[67][66]_srl32_n_1 ;
  wire \mem_reg[67][67]_mux_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_0 ;
  wire \mem_reg[67][67]_srl32__0_n_1 ;
  wire \mem_reg[67][67]_srl32__1_n_0 ;
  wire \mem_reg[67][67]_srl32_n_0 ;
  wire \mem_reg[67][67]_srl32_n_1 ;
  wire \mem_reg[67][68]_mux_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_0 ;
  wire \mem_reg[67][68]_srl32__0_n_1 ;
  wire \mem_reg[67][68]_srl32__1_n_0 ;
  wire \mem_reg[67][68]_srl32_n_0 ;
  wire \mem_reg[67][68]_srl32_n_1 ;
  wire \mem_reg[67][69]_mux_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_0 ;
  wire \mem_reg[67][69]_srl32__0_n_1 ;
  wire \mem_reg[67][69]_srl32__1_n_0 ;
  wire \mem_reg[67][69]_srl32_n_0 ;
  wire \mem_reg[67][69]_srl32_n_1 ;
  wire \mem_reg[67][6]_mux_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_0 ;
  wire \mem_reg[67][6]_srl32__0_n_1 ;
  wire \mem_reg[67][6]_srl32__1_n_0 ;
  wire \mem_reg[67][6]_srl32_n_0 ;
  wire \mem_reg[67][6]_srl32_n_1 ;
  wire \mem_reg[67][70]_mux_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_0 ;
  wire \mem_reg[67][70]_srl32__0_n_1 ;
  wire \mem_reg[67][70]_srl32__1_n_0 ;
  wire \mem_reg[67][70]_srl32_n_0 ;
  wire \mem_reg[67][70]_srl32_n_1 ;
  wire \mem_reg[67][71]_mux_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_0 ;
  wire \mem_reg[67][71]_srl32__0_n_1 ;
  wire \mem_reg[67][71]_srl32__1_n_0 ;
  wire \mem_reg[67][71]_srl32_n_0 ;
  wire \mem_reg[67][71]_srl32_n_1 ;
  wire \mem_reg[67][72]_mux_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_0 ;
  wire \mem_reg[67][72]_srl32__0_n_1 ;
  wire \mem_reg[67][72]_srl32__1_n_0 ;
  wire \mem_reg[67][72]_srl32_n_0 ;
  wire \mem_reg[67][72]_srl32_n_1 ;
  wire \mem_reg[67][73]_mux_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_0 ;
  wire \mem_reg[67][73]_srl32__0_n_1 ;
  wire \mem_reg[67][73]_srl32__1_n_0 ;
  wire \mem_reg[67][73]_srl32_n_0 ;
  wire \mem_reg[67][73]_srl32_n_1 ;
  wire \mem_reg[67][74]_mux_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_0 ;
  wire \mem_reg[67][74]_srl32__0_n_1 ;
  wire \mem_reg[67][74]_srl32__1_n_0 ;
  wire \mem_reg[67][74]_srl32_n_0 ;
  wire \mem_reg[67][74]_srl32_n_1 ;
  wire \mem_reg[67][75]_mux_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_0 ;
  wire \mem_reg[67][75]_srl32__0_n_1 ;
  wire \mem_reg[67][75]_srl32__1_n_0 ;
  wire \mem_reg[67][75]_srl32_n_0 ;
  wire \mem_reg[67][75]_srl32_n_1 ;
  wire \mem_reg[67][76]_mux_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_0 ;
  wire \mem_reg[67][76]_srl32__0_n_1 ;
  wire \mem_reg[67][76]_srl32__1_n_0 ;
  wire \mem_reg[67][76]_srl32_n_0 ;
  wire \mem_reg[67][76]_srl32_n_1 ;
  wire \mem_reg[67][77]_mux_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_0 ;
  wire \mem_reg[67][77]_srl32__0_n_1 ;
  wire \mem_reg[67][77]_srl32__1_n_0 ;
  wire \mem_reg[67][77]_srl32_n_0 ;
  wire \mem_reg[67][77]_srl32_n_1 ;
  wire \mem_reg[67][78]_mux_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_0 ;
  wire \mem_reg[67][78]_srl32__0_n_1 ;
  wire \mem_reg[67][78]_srl32__1_n_0 ;
  wire \mem_reg[67][78]_srl32_n_0 ;
  wire \mem_reg[67][78]_srl32_n_1 ;
  wire \mem_reg[67][79]_mux_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_0 ;
  wire \mem_reg[67][79]_srl32__0_n_1 ;
  wire \mem_reg[67][79]_srl32__1_n_0 ;
  wire \mem_reg[67][79]_srl32_n_0 ;
  wire \mem_reg[67][79]_srl32_n_1 ;
  wire \mem_reg[67][7]_mux_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_0 ;
  wire \mem_reg[67][7]_srl32__0_n_1 ;
  wire \mem_reg[67][7]_srl32__1_n_0 ;
  wire \mem_reg[67][7]_srl32_n_0 ;
  wire \mem_reg[67][7]_srl32_n_1 ;
  wire \mem_reg[67][80]_mux_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_0 ;
  wire \mem_reg[67][80]_srl32__0_n_1 ;
  wire \mem_reg[67][80]_srl32__1_n_0 ;
  wire \mem_reg[67][80]_srl32_n_0 ;
  wire \mem_reg[67][80]_srl32_n_1 ;
  wire \mem_reg[67][81]_mux_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_0 ;
  wire \mem_reg[67][81]_srl32__0_n_1 ;
  wire \mem_reg[67][81]_srl32__1_n_0 ;
  wire \mem_reg[67][81]_srl32_n_0 ;
  wire \mem_reg[67][81]_srl32_n_1 ;
  wire \mem_reg[67][82]_mux_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_0 ;
  wire \mem_reg[67][82]_srl32__0_n_1 ;
  wire \mem_reg[67][82]_srl32__1_n_0 ;
  wire \mem_reg[67][82]_srl32_n_0 ;
  wire \mem_reg[67][82]_srl32_n_1 ;
  wire \mem_reg[67][83]_mux_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_0 ;
  wire \mem_reg[67][83]_srl32__0_n_1 ;
  wire \mem_reg[67][83]_srl32__1_n_0 ;
  wire \mem_reg[67][83]_srl32_n_0 ;
  wire \mem_reg[67][83]_srl32_n_1 ;
  wire \mem_reg[67][84]_mux_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_0 ;
  wire \mem_reg[67][84]_srl32__0_n_1 ;
  wire \mem_reg[67][84]_srl32__1_n_0 ;
  wire \mem_reg[67][84]_srl32_n_0 ;
  wire \mem_reg[67][84]_srl32_n_1 ;
  wire \mem_reg[67][85]_mux_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_0 ;
  wire \mem_reg[67][85]_srl32__0_n_1 ;
  wire \mem_reg[67][85]_srl32__1_n_0 ;
  wire \mem_reg[67][85]_srl32_n_0 ;
  wire \mem_reg[67][85]_srl32_n_1 ;
  wire \mem_reg[67][86]_mux_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_0 ;
  wire \mem_reg[67][86]_srl32__0_n_1 ;
  wire \mem_reg[67][86]_srl32__1_n_0 ;
  wire \mem_reg[67][86]_srl32_n_0 ;
  wire \mem_reg[67][86]_srl32_n_1 ;
  wire \mem_reg[67][87]_mux_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_0 ;
  wire \mem_reg[67][87]_srl32__0_n_1 ;
  wire \mem_reg[67][87]_srl32__1_n_0 ;
  wire \mem_reg[67][87]_srl32_n_0 ;
  wire \mem_reg[67][87]_srl32_n_1 ;
  wire \mem_reg[67][88]_mux_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_0 ;
  wire \mem_reg[67][88]_srl32__0_n_1 ;
  wire \mem_reg[67][88]_srl32__1_n_0 ;
  wire \mem_reg[67][88]_srl32_n_0 ;
  wire \mem_reg[67][88]_srl32_n_1 ;
  wire \mem_reg[67][89]_mux_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_0 ;
  wire \mem_reg[67][89]_srl32__0_n_1 ;
  wire \mem_reg[67][89]_srl32__1_n_0 ;
  wire \mem_reg[67][89]_srl32_n_0 ;
  wire \mem_reg[67][89]_srl32_n_1 ;
  wire \mem_reg[67][8]_mux_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_0 ;
  wire \mem_reg[67][8]_srl32__0_n_1 ;
  wire \mem_reg[67][8]_srl32__1_n_0 ;
  wire \mem_reg[67][8]_srl32_n_0 ;
  wire \mem_reg[67][8]_srl32_n_1 ;
  wire \mem_reg[67][90]_mux_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_0 ;
  wire \mem_reg[67][90]_srl32__0_n_1 ;
  wire \mem_reg[67][90]_srl32__1_n_0 ;
  wire \mem_reg[67][90]_srl32_n_0 ;
  wire \mem_reg[67][90]_srl32_n_1 ;
  wire \mem_reg[67][91]_mux_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_0 ;
  wire \mem_reg[67][91]_srl32__0_n_1 ;
  wire \mem_reg[67][91]_srl32__1_n_0 ;
  wire \mem_reg[67][91]_srl32_n_0 ;
  wire \mem_reg[67][91]_srl32_n_1 ;
  wire \mem_reg[67][92]_mux_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_0 ;
  wire \mem_reg[67][92]_srl32__0_n_1 ;
  wire \mem_reg[67][92]_srl32__1_n_0 ;
  wire \mem_reg[67][92]_srl32_n_0 ;
  wire \mem_reg[67][92]_srl32_n_1 ;
  wire \mem_reg[67][93]_mux_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_0 ;
  wire \mem_reg[67][93]_srl32__0_n_1 ;
  wire \mem_reg[67][93]_srl32__1_n_0 ;
  wire \mem_reg[67][93]_srl32_n_0 ;
  wire \mem_reg[67][93]_srl32_n_1 ;
  wire \mem_reg[67][94]_mux_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_0 ;
  wire \mem_reg[67][94]_srl32__0_n_1 ;
  wire \mem_reg[67][94]_srl32__1_n_0 ;
  wire \mem_reg[67][94]_srl32_n_0 ;
  wire \mem_reg[67][94]_srl32_n_1 ;
  wire \mem_reg[67][95]_mux_n_0 ;
  wire [31:0]\mem_reg[67][95]_srl32_0 ;
  wire \mem_reg[67][95]_srl32__0_n_0 ;
  wire \mem_reg[67][95]_srl32__0_n_1 ;
  wire \mem_reg[67][95]_srl32__1_n_0 ;
  wire \mem_reg[67][95]_srl32_n_0 ;
  wire \mem_reg[67][95]_srl32_n_1 ;
  wire \mem_reg[67][9]_mux_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_0 ;
  wire \mem_reg[67][9]_srl32__0_n_1 ;
  wire \mem_reg[67][9]_srl32__1_n_0 ;
  wire \mem_reg[67][9]_srl32_n_0 ;
  wire \mem_reg[67][9]_srl32_n_1 ;
  wire pop;
  wire [31:31]rreq_len;
  wire sel;
  wire tmp_valid_i_3_n_0;
  wire tmp_valid_i_4_n_0;
  wire tmp_valid_i_5_n_0;
  wire tmp_valid_i_6_n_0;
  wire tmp_valid_i_7_n_0;
  wire tmp_valid_i_8_n_0;
  wire tmp_valid_i_9_n_0;
  wire tmp_valid_reg;
  wire valid_length04_in;
  wire \NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][62]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][63]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][95]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[0]_i_1__0 
       (.I0(\mem_reg[67][0]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][0]_mux_n_0 ),
        .O(\dout[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[10]_i_1__0 
       (.I0(\mem_reg[67][10]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][10]_mux_n_0 ),
        .O(\dout[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[11]_i_1__0 
       (.I0(\mem_reg[67][11]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][11]_mux_n_0 ),
        .O(\dout[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[12]_i_1__0 
       (.I0(\mem_reg[67][12]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][12]_mux_n_0 ),
        .O(\dout[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[13]_i_1__0 
       (.I0(\mem_reg[67][13]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][13]_mux_n_0 ),
        .O(\dout[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[14]_i_1__0 
       (.I0(\mem_reg[67][14]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][14]_mux_n_0 ),
        .O(\dout[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[15]_i_1__0 
       (.I0(\mem_reg[67][15]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][15]_mux_n_0 ),
        .O(\dout[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[16]_i_1__0 
       (.I0(\mem_reg[67][16]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][16]_mux_n_0 ),
        .O(\dout[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[17]_i_1__0 
       (.I0(\mem_reg[67][17]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][17]_mux_n_0 ),
        .O(\dout[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[18]_i_1__0 
       (.I0(\mem_reg[67][18]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][18]_mux_n_0 ),
        .O(\dout[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[19]_i_1__0 
       (.I0(\mem_reg[67][19]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][19]_mux_n_0 ),
        .O(\dout[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[1]_i_1__0 
       (.I0(\mem_reg[67][1]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][1]_mux_n_0 ),
        .O(\dout[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[20]_i_1__0 
       (.I0(\mem_reg[67][20]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][20]_mux_n_0 ),
        .O(\dout[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[21]_i_1__0 
       (.I0(\mem_reg[67][21]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][21]_mux_n_0 ),
        .O(\dout[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[22]_i_1__0 
       (.I0(\mem_reg[67][22]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][22]_mux_n_0 ),
        .O(\dout[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[23]_i_1__0 
       (.I0(\mem_reg[67][23]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][23]_mux_n_0 ),
        .O(\dout[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[24]_i_1__0 
       (.I0(\mem_reg[67][24]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][24]_mux_n_0 ),
        .O(\dout[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[25]_i_1__0 
       (.I0(\mem_reg[67][25]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][25]_mux_n_0 ),
        .O(\dout[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[26]_i_1__0 
       (.I0(\mem_reg[67][26]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][26]_mux_n_0 ),
        .O(\dout[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[27]_i_1__0 
       (.I0(\mem_reg[67][27]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][27]_mux_n_0 ),
        .O(\dout[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[28]_i_1__0 
       (.I0(\mem_reg[67][28]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][28]_mux_n_0 ),
        .O(\dout[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[29]_i_1__0 
       (.I0(\mem_reg[67][29]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][29]_mux_n_0 ),
        .O(\dout[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[2]_i_1__0 
       (.I0(\mem_reg[67][2]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][2]_mux_n_0 ),
        .O(\dout[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[30]_i_1__0 
       (.I0(\mem_reg[67][30]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][30]_mux_n_0 ),
        .O(\dout[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[31]_i_1__0 
       (.I0(\mem_reg[67][31]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][31]_mux_n_0 ),
        .O(\dout[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[32]_i_1__0 
       (.I0(\mem_reg[67][32]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][32]_mux_n_0 ),
        .O(\dout[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[33]_i_1__0 
       (.I0(\mem_reg[67][33]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][33]_mux_n_0 ),
        .O(\dout[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[34]_i_1__0 
       (.I0(\mem_reg[67][34]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][34]_mux_n_0 ),
        .O(\dout[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[35]_i_1__0 
       (.I0(\mem_reg[67][35]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][35]_mux_n_0 ),
        .O(\dout[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[36]_i_1__0 
       (.I0(\mem_reg[67][36]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][36]_mux_n_0 ),
        .O(\dout[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[37]_i_1__0 
       (.I0(\mem_reg[67][37]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][37]_mux_n_0 ),
        .O(\dout[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[38]_i_1__0 
       (.I0(\mem_reg[67][38]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][38]_mux_n_0 ),
        .O(\dout[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[39]_i_1__0 
       (.I0(\mem_reg[67][39]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][39]_mux_n_0 ),
        .O(\dout[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[3]_i_1__0 
       (.I0(\mem_reg[67][3]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][3]_mux_n_0 ),
        .O(\dout[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[40]_i_1__0 
       (.I0(\mem_reg[67][40]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][40]_mux_n_0 ),
        .O(\dout[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[41]_i_1__0 
       (.I0(\mem_reg[67][41]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][41]_mux_n_0 ),
        .O(\dout[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[42]_i_1__0 
       (.I0(\mem_reg[67][42]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][42]_mux_n_0 ),
        .O(\dout[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[43]_i_1__0 
       (.I0(\mem_reg[67][43]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][43]_mux_n_0 ),
        .O(\dout[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[44]_i_1__0 
       (.I0(\mem_reg[67][44]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][44]_mux_n_0 ),
        .O(\dout[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[45]_i_1__0 
       (.I0(\mem_reg[67][45]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][45]_mux_n_0 ),
        .O(\dout[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[46]_i_1__0 
       (.I0(\mem_reg[67][46]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][46]_mux_n_0 ),
        .O(\dout[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[47]_i_1__0 
       (.I0(\mem_reg[67][47]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][47]_mux_n_0 ),
        .O(\dout[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[48]_i_1__0 
       (.I0(\mem_reg[67][48]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][48]_mux_n_0 ),
        .O(\dout[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[49]_i_1__0 
       (.I0(\mem_reg[67][49]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][49]_mux_n_0 ),
        .O(\dout[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[4]_i_1__0 
       (.I0(\mem_reg[67][4]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][4]_mux_n_0 ),
        .O(\dout[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[50]_i_1__0 
       (.I0(\mem_reg[67][50]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][50]_mux_n_0 ),
        .O(\dout[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[51]_i_1__0 
       (.I0(\mem_reg[67][51]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][51]_mux_n_0 ),
        .O(\dout[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[52]_i_1__0 
       (.I0(\mem_reg[67][52]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][52]_mux_n_0 ),
        .O(\dout[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[53]_i_1__0 
       (.I0(\mem_reg[67][53]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][53]_mux_n_0 ),
        .O(\dout[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[54]_i_1__0 
       (.I0(\mem_reg[67][54]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][54]_mux_n_0 ),
        .O(\dout[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[55]_i_1__0 
       (.I0(\mem_reg[67][55]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][55]_mux_n_0 ),
        .O(\dout[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[56]_i_1__0 
       (.I0(\mem_reg[67][56]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][56]_mux_n_0 ),
        .O(\dout[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[57]_i_1__0 
       (.I0(\mem_reg[67][57]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][57]_mux_n_0 ),
        .O(\dout[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[58]_i_1__0 
       (.I0(\mem_reg[67][58]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][58]_mux_n_0 ),
        .O(\dout[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[59]_i_1__0 
       (.I0(\mem_reg[67][59]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][59]_mux_n_0 ),
        .O(\dout[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[5]_i_1__0 
       (.I0(\mem_reg[67][5]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][5]_mux_n_0 ),
        .O(\dout[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[60]_i_1__0 
       (.I0(\mem_reg[67][60]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][60]_mux_n_0 ),
        .O(\dout[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[61]_i_1__0 
       (.I0(\mem_reg[67][61]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][61]_mux_n_0 ),
        .O(\dout[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[62]_i_1__0 
       (.I0(\mem_reg[67][62]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][62]_mux_n_0 ),
        .O(\dout[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[63]_i_1__0 
       (.I0(\mem_reg[67][63]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][63]_mux_n_0 ),
        .O(\dout[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[64]_i_1__0 
       (.I0(\mem_reg[67][64]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][64]_mux_n_0 ),
        .O(\dout[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[65]_i_1__0 
       (.I0(\mem_reg[67][65]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][65]_mux_n_0 ),
        .O(\dout[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[66]_i_1__0 
       (.I0(\mem_reg[67][66]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][66]_mux_n_0 ),
        .O(\dout[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[67]_i_1__0 
       (.I0(\mem_reg[67][67]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][67]_mux_n_0 ),
        .O(\dout[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[68]_i_1__0 
       (.I0(\mem_reg[67][68]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][68]_mux_n_0 ),
        .O(\dout[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[69]_i_1__0 
       (.I0(\mem_reg[67][69]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][69]_mux_n_0 ),
        .O(\dout[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[6]_i_1__0 
       (.I0(\mem_reg[67][6]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][6]_mux_n_0 ),
        .O(\dout[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[70]_i_1__0 
       (.I0(\mem_reg[67][70]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][70]_mux_n_0 ),
        .O(\dout[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[71]_i_1__0 
       (.I0(\mem_reg[67][71]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][71]_mux_n_0 ),
        .O(\dout[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[72]_i_1__0 
       (.I0(\mem_reg[67][72]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][72]_mux_n_0 ),
        .O(\dout[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[73]_i_1__0 
       (.I0(\mem_reg[67][73]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][73]_mux_n_0 ),
        .O(\dout[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[74]_i_1__0 
       (.I0(\mem_reg[67][74]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][74]_mux_n_0 ),
        .O(\dout[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[75]_i_1__0 
       (.I0(\mem_reg[67][75]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][75]_mux_n_0 ),
        .O(\dout[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[76]_i_1__0 
       (.I0(\mem_reg[67][76]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][76]_mux_n_0 ),
        .O(\dout[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[77]_i_1__0 
       (.I0(\mem_reg[67][77]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][77]_mux_n_0 ),
        .O(\dout[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[78]_i_1__0 
       (.I0(\mem_reg[67][78]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][78]_mux_n_0 ),
        .O(\dout[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[79]_i_1__0 
       (.I0(\mem_reg[67][79]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][79]_mux_n_0 ),
        .O(\dout[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[7]_i_1__0 
       (.I0(\mem_reg[67][7]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][7]_mux_n_0 ),
        .O(\dout[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[80]_i_1__0 
       (.I0(\mem_reg[67][80]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][80]_mux_n_0 ),
        .O(\dout[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[81]_i_1__0 
       (.I0(\mem_reg[67][81]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][81]_mux_n_0 ),
        .O(\dout[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[82]_i_1__0 
       (.I0(\mem_reg[67][82]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][82]_mux_n_0 ),
        .O(\dout[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[83]_i_1__0 
       (.I0(\mem_reg[67][83]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][83]_mux_n_0 ),
        .O(\dout[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[84]_i_1__0 
       (.I0(\mem_reg[67][84]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][84]_mux_n_0 ),
        .O(\dout[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[85]_i_1__0 
       (.I0(\mem_reg[67][85]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][85]_mux_n_0 ),
        .O(\dout[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[86]_i_1__0 
       (.I0(\mem_reg[67][86]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][86]_mux_n_0 ),
        .O(\dout[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[87]_i_1__0 
       (.I0(\mem_reg[67][87]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][87]_mux_n_0 ),
        .O(\dout[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[88]_i_1__0 
       (.I0(\mem_reg[67][88]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][88]_mux_n_0 ),
        .O(\dout[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[89]_i_1__0 
       (.I0(\mem_reg[67][89]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][89]_mux_n_0 ),
        .O(\dout[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[8]_i_1__0 
       (.I0(\mem_reg[67][8]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][8]_mux_n_0 ),
        .O(\dout[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[90]_i_1__0 
       (.I0(\mem_reg[67][90]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][90]_mux_n_0 ),
        .O(\dout[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[91]_i_1__0 
       (.I0(\mem_reg[67][91]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][91]_mux_n_0 ),
        .O(\dout[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[92]_i_1__0 
       (.I0(\mem_reg[67][92]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][92]_mux_n_0 ),
        .O(\dout[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[93]_i_1__0 
       (.I0(\mem_reg[67][93]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][93]_mux_n_0 ),
        .O(\dout[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[94]_i_1__0 
       (.I0(\mem_reg[67][94]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][94]_mux_n_0 ),
        .O(\dout[94]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \dout[95]_i_1__0 
       (.I0(\dout_reg[95]_2 ),
        .I1(\dout_reg[95]_3 ),
        .I2(\dout_reg[95]_4 ),
        .I3(ARREADY_Dummy),
        .I4(tmp_valid_reg),
        .O(pop));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[95]_i_2__0 
       (.I0(\mem_reg[67][95]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][95]_mux_n_0 ),
        .O(\dout[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[9]_i_1__0 
       (.I0(\mem_reg[67][9]_srl32__1_n_0 ),
        .I1(addr[5]),
        .I2(\dout_reg[0]_0 ),
        .I3(\mem_reg[67][9]_mux_n_0 ),
        .O(\dout[9]_i_1__0_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[0]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[10]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[11]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[12]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[13]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[14]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[15]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[16]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[17]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[18]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[19]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[1]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[20]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[21]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[22]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[23]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[24]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[25]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[26]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[27]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[28]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[29]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[2]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[30]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[31]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[32]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[33]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[34]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[35]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[36]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[37]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[38]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[39]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[3]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[40]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[41]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[42]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[43]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[44]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[45]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[46]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[47]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[48]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[49]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[4]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[50]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[51]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[52]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[53]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[54]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[55]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[56]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[57]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[58]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[59]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[5]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[60]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[61]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[62]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[63]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[64]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[65]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[66]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[67]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[68]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[69]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[6]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[70]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[71]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[72]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[73]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[74]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[75]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[76]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[77]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[78]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[79]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[7]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[80]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[81]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[82]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[83]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[84]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[85]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[86]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[87]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[88]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[89]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[8]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[90]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[91]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [91]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[92]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [92]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[93]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [93]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[94]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [94]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[95] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[95]_i_2__0_n_0 ),
        .Q(rreq_len),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[9]_i_1__0_n_0 ),
        .Q(\dout_reg[94]_0 [9]),
        .R(ap_rst_n_inv));
  MUXF7 \mem_reg[67][0]_mux 
       (.I0(\mem_reg[67][0]_srl32_n_0 ),
        .I1(\mem_reg[67][0]_srl32__0_n_0 ),
        .O(\mem_reg[67][0]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[0]),
        .Q(\mem_reg[67][0]_srl32_n_0 ),
        .Q31(\mem_reg[67][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32_n_1 ),
        .Q(\mem_reg[67][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32__0_n_1 ),
        .Q(\mem_reg[67][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[67][0]_srl32_i_1__0 
       (.I0(gmem_ARREADY),
        .I1(Q),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][0]_srl32_i_2 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[0]),
        .O(gmem_ARADDR[0]));
  MUXF7 \mem_reg[67][10]_mux 
       (.I0(\mem_reg[67][10]_srl32_n_0 ),
        .I1(\mem_reg[67][10]_srl32__0_n_0 ),
        .O(\mem_reg[67][10]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[10]),
        .Q(\mem_reg[67][10]_srl32_n_0 ),
        .Q31(\mem_reg[67][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32_n_1 ),
        .Q(\mem_reg[67][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32__0_n_1 ),
        .Q(\mem_reg[67][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][10]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[10]),
        .O(gmem_ARADDR[10]));
  MUXF7 \mem_reg[67][11]_mux 
       (.I0(\mem_reg[67][11]_srl32_n_0 ),
        .I1(\mem_reg[67][11]_srl32__0_n_0 ),
        .O(\mem_reg[67][11]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[11]),
        .Q(\mem_reg[67][11]_srl32_n_0 ),
        .Q31(\mem_reg[67][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32_n_1 ),
        .Q(\mem_reg[67][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32__0_n_1 ),
        .Q(\mem_reg[67][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][11]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[11]),
        .O(gmem_ARADDR[11]));
  MUXF7 \mem_reg[67][12]_mux 
       (.I0(\mem_reg[67][12]_srl32_n_0 ),
        .I1(\mem_reg[67][12]_srl32__0_n_0 ),
        .O(\mem_reg[67][12]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[12]),
        .Q(\mem_reg[67][12]_srl32_n_0 ),
        .Q31(\mem_reg[67][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32_n_1 ),
        .Q(\mem_reg[67][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32__0_n_1 ),
        .Q(\mem_reg[67][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][12]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[12]),
        .O(gmem_ARADDR[12]));
  MUXF7 \mem_reg[67][13]_mux 
       (.I0(\mem_reg[67][13]_srl32_n_0 ),
        .I1(\mem_reg[67][13]_srl32__0_n_0 ),
        .O(\mem_reg[67][13]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[13]),
        .Q(\mem_reg[67][13]_srl32_n_0 ),
        .Q31(\mem_reg[67][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32_n_1 ),
        .Q(\mem_reg[67][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32__0_n_1 ),
        .Q(\mem_reg[67][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][13]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[13]),
        .O(gmem_ARADDR[13]));
  MUXF7 \mem_reg[67][14]_mux 
       (.I0(\mem_reg[67][14]_srl32_n_0 ),
        .I1(\mem_reg[67][14]_srl32__0_n_0 ),
        .O(\mem_reg[67][14]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[14]),
        .Q(\mem_reg[67][14]_srl32_n_0 ),
        .Q31(\mem_reg[67][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32_n_1 ),
        .Q(\mem_reg[67][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32__0_n_1 ),
        .Q(\mem_reg[67][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][14]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[14]),
        .O(gmem_ARADDR[14]));
  MUXF7 \mem_reg[67][15]_mux 
       (.I0(\mem_reg[67][15]_srl32_n_0 ),
        .I1(\mem_reg[67][15]_srl32__0_n_0 ),
        .O(\mem_reg[67][15]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[15]),
        .Q(\mem_reg[67][15]_srl32_n_0 ),
        .Q31(\mem_reg[67][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32_n_1 ),
        .Q(\mem_reg[67][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32__0_n_1 ),
        .Q(\mem_reg[67][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][15]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[15]),
        .O(gmem_ARADDR[15]));
  MUXF7 \mem_reg[67][16]_mux 
       (.I0(\mem_reg[67][16]_srl32_n_0 ),
        .I1(\mem_reg[67][16]_srl32__0_n_0 ),
        .O(\mem_reg[67][16]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[16]),
        .Q(\mem_reg[67][16]_srl32_n_0 ),
        .Q31(\mem_reg[67][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32_n_1 ),
        .Q(\mem_reg[67][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32__0_n_1 ),
        .Q(\mem_reg[67][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][16]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[16]),
        .O(gmem_ARADDR[16]));
  MUXF7 \mem_reg[67][17]_mux 
       (.I0(\mem_reg[67][17]_srl32_n_0 ),
        .I1(\mem_reg[67][17]_srl32__0_n_0 ),
        .O(\mem_reg[67][17]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[17]),
        .Q(\mem_reg[67][17]_srl32_n_0 ),
        .Q31(\mem_reg[67][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32_n_1 ),
        .Q(\mem_reg[67][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32__0_n_1 ),
        .Q(\mem_reg[67][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][17]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[17]),
        .O(gmem_ARADDR[17]));
  MUXF7 \mem_reg[67][18]_mux 
       (.I0(\mem_reg[67][18]_srl32_n_0 ),
        .I1(\mem_reg[67][18]_srl32__0_n_0 ),
        .O(\mem_reg[67][18]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[18]),
        .Q(\mem_reg[67][18]_srl32_n_0 ),
        .Q31(\mem_reg[67][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32_n_1 ),
        .Q(\mem_reg[67][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32__0_n_1 ),
        .Q(\mem_reg[67][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][18]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[18]),
        .O(gmem_ARADDR[18]));
  MUXF7 \mem_reg[67][19]_mux 
       (.I0(\mem_reg[67][19]_srl32_n_0 ),
        .I1(\mem_reg[67][19]_srl32__0_n_0 ),
        .O(\mem_reg[67][19]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[19]),
        .Q(\mem_reg[67][19]_srl32_n_0 ),
        .Q31(\mem_reg[67][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32_n_1 ),
        .Q(\mem_reg[67][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32__0_n_1 ),
        .Q(\mem_reg[67][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][19]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[19]),
        .O(gmem_ARADDR[19]));
  MUXF7 \mem_reg[67][1]_mux 
       (.I0(\mem_reg[67][1]_srl32_n_0 ),
        .I1(\mem_reg[67][1]_srl32__0_n_0 ),
        .O(\mem_reg[67][1]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[1]),
        .Q(\mem_reg[67][1]_srl32_n_0 ),
        .Q31(\mem_reg[67][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32_n_1 ),
        .Q(\mem_reg[67][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32__0_n_1 ),
        .Q(\mem_reg[67][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][1]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[1]),
        .O(gmem_ARADDR[1]));
  MUXF7 \mem_reg[67][20]_mux 
       (.I0(\mem_reg[67][20]_srl32_n_0 ),
        .I1(\mem_reg[67][20]_srl32__0_n_0 ),
        .O(\mem_reg[67][20]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[20]),
        .Q(\mem_reg[67][20]_srl32_n_0 ),
        .Q31(\mem_reg[67][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32_n_1 ),
        .Q(\mem_reg[67][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32__0_n_1 ),
        .Q(\mem_reg[67][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][20]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[20]),
        .O(gmem_ARADDR[20]));
  MUXF7 \mem_reg[67][21]_mux 
       (.I0(\mem_reg[67][21]_srl32_n_0 ),
        .I1(\mem_reg[67][21]_srl32__0_n_0 ),
        .O(\mem_reg[67][21]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[21]),
        .Q(\mem_reg[67][21]_srl32_n_0 ),
        .Q31(\mem_reg[67][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32_n_1 ),
        .Q(\mem_reg[67][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32__0_n_1 ),
        .Q(\mem_reg[67][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][21]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[21]),
        .O(gmem_ARADDR[21]));
  MUXF7 \mem_reg[67][22]_mux 
       (.I0(\mem_reg[67][22]_srl32_n_0 ),
        .I1(\mem_reg[67][22]_srl32__0_n_0 ),
        .O(\mem_reg[67][22]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[22]),
        .Q(\mem_reg[67][22]_srl32_n_0 ),
        .Q31(\mem_reg[67][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32_n_1 ),
        .Q(\mem_reg[67][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32__0_n_1 ),
        .Q(\mem_reg[67][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][22]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[22]),
        .O(gmem_ARADDR[22]));
  MUXF7 \mem_reg[67][23]_mux 
       (.I0(\mem_reg[67][23]_srl32_n_0 ),
        .I1(\mem_reg[67][23]_srl32__0_n_0 ),
        .O(\mem_reg[67][23]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[23]),
        .Q(\mem_reg[67][23]_srl32_n_0 ),
        .Q31(\mem_reg[67][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32_n_1 ),
        .Q(\mem_reg[67][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32__0_n_1 ),
        .Q(\mem_reg[67][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][23]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[23]),
        .O(gmem_ARADDR[23]));
  MUXF7 \mem_reg[67][24]_mux 
       (.I0(\mem_reg[67][24]_srl32_n_0 ),
        .I1(\mem_reg[67][24]_srl32__0_n_0 ),
        .O(\mem_reg[67][24]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[24]),
        .Q(\mem_reg[67][24]_srl32_n_0 ),
        .Q31(\mem_reg[67][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32_n_1 ),
        .Q(\mem_reg[67][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32__0_n_1 ),
        .Q(\mem_reg[67][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][24]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[24]),
        .O(gmem_ARADDR[24]));
  MUXF7 \mem_reg[67][25]_mux 
       (.I0(\mem_reg[67][25]_srl32_n_0 ),
        .I1(\mem_reg[67][25]_srl32__0_n_0 ),
        .O(\mem_reg[67][25]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[25]),
        .Q(\mem_reg[67][25]_srl32_n_0 ),
        .Q31(\mem_reg[67][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32_n_1 ),
        .Q(\mem_reg[67][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32__0_n_1 ),
        .Q(\mem_reg[67][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][25]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[25]),
        .O(gmem_ARADDR[25]));
  MUXF7 \mem_reg[67][26]_mux 
       (.I0(\mem_reg[67][26]_srl32_n_0 ),
        .I1(\mem_reg[67][26]_srl32__0_n_0 ),
        .O(\mem_reg[67][26]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[26]),
        .Q(\mem_reg[67][26]_srl32_n_0 ),
        .Q31(\mem_reg[67][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32_n_1 ),
        .Q(\mem_reg[67][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32__0_n_1 ),
        .Q(\mem_reg[67][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][26]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[26]),
        .O(gmem_ARADDR[26]));
  MUXF7 \mem_reg[67][27]_mux 
       (.I0(\mem_reg[67][27]_srl32_n_0 ),
        .I1(\mem_reg[67][27]_srl32__0_n_0 ),
        .O(\mem_reg[67][27]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[27]),
        .Q(\mem_reg[67][27]_srl32_n_0 ),
        .Q31(\mem_reg[67][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32_n_1 ),
        .Q(\mem_reg[67][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32__0_n_1 ),
        .Q(\mem_reg[67][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][27]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[27]),
        .O(gmem_ARADDR[27]));
  MUXF7 \mem_reg[67][28]_mux 
       (.I0(\mem_reg[67][28]_srl32_n_0 ),
        .I1(\mem_reg[67][28]_srl32__0_n_0 ),
        .O(\mem_reg[67][28]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[28]),
        .Q(\mem_reg[67][28]_srl32_n_0 ),
        .Q31(\mem_reg[67][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32_n_1 ),
        .Q(\mem_reg[67][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32__0_n_1 ),
        .Q(\mem_reg[67][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][28]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[28]),
        .O(gmem_ARADDR[28]));
  MUXF7 \mem_reg[67][29]_mux 
       (.I0(\mem_reg[67][29]_srl32_n_0 ),
        .I1(\mem_reg[67][29]_srl32__0_n_0 ),
        .O(\mem_reg[67][29]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[29]),
        .Q(\mem_reg[67][29]_srl32_n_0 ),
        .Q31(\mem_reg[67][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32_n_1 ),
        .Q(\mem_reg[67][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32__0_n_1 ),
        .Q(\mem_reg[67][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][29]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[29]),
        .O(gmem_ARADDR[29]));
  MUXF7 \mem_reg[67][2]_mux 
       (.I0(\mem_reg[67][2]_srl32_n_0 ),
        .I1(\mem_reg[67][2]_srl32__0_n_0 ),
        .O(\mem_reg[67][2]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[2]),
        .Q(\mem_reg[67][2]_srl32_n_0 ),
        .Q31(\mem_reg[67][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32_n_1 ),
        .Q(\mem_reg[67][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32__0_n_1 ),
        .Q(\mem_reg[67][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][2]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[2]),
        .O(gmem_ARADDR[2]));
  MUXF7 \mem_reg[67][30]_mux 
       (.I0(\mem_reg[67][30]_srl32_n_0 ),
        .I1(\mem_reg[67][30]_srl32__0_n_0 ),
        .O(\mem_reg[67][30]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[30]),
        .Q(\mem_reg[67][30]_srl32_n_0 ),
        .Q31(\mem_reg[67][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32_n_1 ),
        .Q(\mem_reg[67][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32__0_n_1 ),
        .Q(\mem_reg[67][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][30]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[30]),
        .O(gmem_ARADDR[30]));
  MUXF7 \mem_reg[67][31]_mux 
       (.I0(\mem_reg[67][31]_srl32_n_0 ),
        .I1(\mem_reg[67][31]_srl32__0_n_0 ),
        .O(\mem_reg[67][31]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[31]),
        .Q(\mem_reg[67][31]_srl32_n_0 ),
        .Q31(\mem_reg[67][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32_n_1 ),
        .Q(\mem_reg[67][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32__0_n_1 ),
        .Q(\mem_reg[67][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][31]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[31]),
        .O(gmem_ARADDR[31]));
  MUXF7 \mem_reg[67][32]_mux 
       (.I0(\mem_reg[67][32]_srl32_n_0 ),
        .I1(\mem_reg[67][32]_srl32__0_n_0 ),
        .O(\mem_reg[67][32]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[32]),
        .Q(\mem_reg[67][32]_srl32_n_0 ),
        .Q31(\mem_reg[67][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32_n_1 ),
        .Q(\mem_reg[67][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32__0_n_1 ),
        .Q(\mem_reg[67][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][32]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[32]),
        .O(gmem_ARADDR[32]));
  MUXF7 \mem_reg[67][33]_mux 
       (.I0(\mem_reg[67][33]_srl32_n_0 ),
        .I1(\mem_reg[67][33]_srl32__0_n_0 ),
        .O(\mem_reg[67][33]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[33]),
        .Q(\mem_reg[67][33]_srl32_n_0 ),
        .Q31(\mem_reg[67][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32_n_1 ),
        .Q(\mem_reg[67][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32__0_n_1 ),
        .Q(\mem_reg[67][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][33]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[33]),
        .O(gmem_ARADDR[33]));
  MUXF7 \mem_reg[67][34]_mux 
       (.I0(\mem_reg[67][34]_srl32_n_0 ),
        .I1(\mem_reg[67][34]_srl32__0_n_0 ),
        .O(\mem_reg[67][34]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[34]),
        .Q(\mem_reg[67][34]_srl32_n_0 ),
        .Q31(\mem_reg[67][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32_n_1 ),
        .Q(\mem_reg[67][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32__0_n_1 ),
        .Q(\mem_reg[67][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][34]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[34]),
        .O(gmem_ARADDR[34]));
  MUXF7 \mem_reg[67][35]_mux 
       (.I0(\mem_reg[67][35]_srl32_n_0 ),
        .I1(\mem_reg[67][35]_srl32__0_n_0 ),
        .O(\mem_reg[67][35]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[35]),
        .Q(\mem_reg[67][35]_srl32_n_0 ),
        .Q31(\mem_reg[67][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32_n_1 ),
        .Q(\mem_reg[67][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32__0_n_1 ),
        .Q(\mem_reg[67][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][35]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[35]),
        .O(gmem_ARADDR[35]));
  MUXF7 \mem_reg[67][36]_mux 
       (.I0(\mem_reg[67][36]_srl32_n_0 ),
        .I1(\mem_reg[67][36]_srl32__0_n_0 ),
        .O(\mem_reg[67][36]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[36]),
        .Q(\mem_reg[67][36]_srl32_n_0 ),
        .Q31(\mem_reg[67][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32_n_1 ),
        .Q(\mem_reg[67][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32__0_n_1 ),
        .Q(\mem_reg[67][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][36]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[36]),
        .O(gmem_ARADDR[36]));
  MUXF7 \mem_reg[67][37]_mux 
       (.I0(\mem_reg[67][37]_srl32_n_0 ),
        .I1(\mem_reg[67][37]_srl32__0_n_0 ),
        .O(\mem_reg[67][37]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[37]),
        .Q(\mem_reg[67][37]_srl32_n_0 ),
        .Q31(\mem_reg[67][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32_n_1 ),
        .Q(\mem_reg[67][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32__0_n_1 ),
        .Q(\mem_reg[67][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][37]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[37]),
        .O(gmem_ARADDR[37]));
  MUXF7 \mem_reg[67][38]_mux 
       (.I0(\mem_reg[67][38]_srl32_n_0 ),
        .I1(\mem_reg[67][38]_srl32__0_n_0 ),
        .O(\mem_reg[67][38]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[38]),
        .Q(\mem_reg[67][38]_srl32_n_0 ),
        .Q31(\mem_reg[67][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32_n_1 ),
        .Q(\mem_reg[67][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32__0_n_1 ),
        .Q(\mem_reg[67][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][38]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[38]),
        .O(gmem_ARADDR[38]));
  MUXF7 \mem_reg[67][39]_mux 
       (.I0(\mem_reg[67][39]_srl32_n_0 ),
        .I1(\mem_reg[67][39]_srl32__0_n_0 ),
        .O(\mem_reg[67][39]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[39]),
        .Q(\mem_reg[67][39]_srl32_n_0 ),
        .Q31(\mem_reg[67][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32_n_1 ),
        .Q(\mem_reg[67][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32__0_n_1 ),
        .Q(\mem_reg[67][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][39]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[39]),
        .O(gmem_ARADDR[39]));
  MUXF7 \mem_reg[67][3]_mux 
       (.I0(\mem_reg[67][3]_srl32_n_0 ),
        .I1(\mem_reg[67][3]_srl32__0_n_0 ),
        .O(\mem_reg[67][3]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[3]),
        .Q(\mem_reg[67][3]_srl32_n_0 ),
        .Q31(\mem_reg[67][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32_n_1 ),
        .Q(\mem_reg[67][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32__0_n_1 ),
        .Q(\mem_reg[67][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][3]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[3]),
        .O(gmem_ARADDR[3]));
  MUXF7 \mem_reg[67][40]_mux 
       (.I0(\mem_reg[67][40]_srl32_n_0 ),
        .I1(\mem_reg[67][40]_srl32__0_n_0 ),
        .O(\mem_reg[67][40]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[40]),
        .Q(\mem_reg[67][40]_srl32_n_0 ),
        .Q31(\mem_reg[67][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32_n_1 ),
        .Q(\mem_reg[67][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32__0_n_1 ),
        .Q(\mem_reg[67][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][40]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[40]),
        .O(gmem_ARADDR[40]));
  MUXF7 \mem_reg[67][41]_mux 
       (.I0(\mem_reg[67][41]_srl32_n_0 ),
        .I1(\mem_reg[67][41]_srl32__0_n_0 ),
        .O(\mem_reg[67][41]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[41]),
        .Q(\mem_reg[67][41]_srl32_n_0 ),
        .Q31(\mem_reg[67][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32_n_1 ),
        .Q(\mem_reg[67][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32__0_n_1 ),
        .Q(\mem_reg[67][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][41]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[41]),
        .O(gmem_ARADDR[41]));
  MUXF7 \mem_reg[67][42]_mux 
       (.I0(\mem_reg[67][42]_srl32_n_0 ),
        .I1(\mem_reg[67][42]_srl32__0_n_0 ),
        .O(\mem_reg[67][42]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[42]),
        .Q(\mem_reg[67][42]_srl32_n_0 ),
        .Q31(\mem_reg[67][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32_n_1 ),
        .Q(\mem_reg[67][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32__0_n_1 ),
        .Q(\mem_reg[67][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][42]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[42]),
        .O(gmem_ARADDR[42]));
  MUXF7 \mem_reg[67][43]_mux 
       (.I0(\mem_reg[67][43]_srl32_n_0 ),
        .I1(\mem_reg[67][43]_srl32__0_n_0 ),
        .O(\mem_reg[67][43]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[43]),
        .Q(\mem_reg[67][43]_srl32_n_0 ),
        .Q31(\mem_reg[67][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32_n_1 ),
        .Q(\mem_reg[67][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32__0_n_1 ),
        .Q(\mem_reg[67][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][43]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[43]),
        .O(gmem_ARADDR[43]));
  MUXF7 \mem_reg[67][44]_mux 
       (.I0(\mem_reg[67][44]_srl32_n_0 ),
        .I1(\mem_reg[67][44]_srl32__0_n_0 ),
        .O(\mem_reg[67][44]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[44]),
        .Q(\mem_reg[67][44]_srl32_n_0 ),
        .Q31(\mem_reg[67][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32_n_1 ),
        .Q(\mem_reg[67][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32__0_n_1 ),
        .Q(\mem_reg[67][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][44]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[44]),
        .O(gmem_ARADDR[44]));
  MUXF7 \mem_reg[67][45]_mux 
       (.I0(\mem_reg[67][45]_srl32_n_0 ),
        .I1(\mem_reg[67][45]_srl32__0_n_0 ),
        .O(\mem_reg[67][45]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[45]),
        .Q(\mem_reg[67][45]_srl32_n_0 ),
        .Q31(\mem_reg[67][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32_n_1 ),
        .Q(\mem_reg[67][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32__0_n_1 ),
        .Q(\mem_reg[67][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][45]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[45]),
        .O(gmem_ARADDR[45]));
  MUXF7 \mem_reg[67][46]_mux 
       (.I0(\mem_reg[67][46]_srl32_n_0 ),
        .I1(\mem_reg[67][46]_srl32__0_n_0 ),
        .O(\mem_reg[67][46]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[46]),
        .Q(\mem_reg[67][46]_srl32_n_0 ),
        .Q31(\mem_reg[67][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32_n_1 ),
        .Q(\mem_reg[67][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32__0_n_1 ),
        .Q(\mem_reg[67][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][46]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[46]),
        .O(gmem_ARADDR[46]));
  MUXF7 \mem_reg[67][47]_mux 
       (.I0(\mem_reg[67][47]_srl32_n_0 ),
        .I1(\mem_reg[67][47]_srl32__0_n_0 ),
        .O(\mem_reg[67][47]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[47]),
        .Q(\mem_reg[67][47]_srl32_n_0 ),
        .Q31(\mem_reg[67][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32_n_1 ),
        .Q(\mem_reg[67][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32__0_n_1 ),
        .Q(\mem_reg[67][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][47]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[47]),
        .O(gmem_ARADDR[47]));
  MUXF7 \mem_reg[67][48]_mux 
       (.I0(\mem_reg[67][48]_srl32_n_0 ),
        .I1(\mem_reg[67][48]_srl32__0_n_0 ),
        .O(\mem_reg[67][48]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[48]),
        .Q(\mem_reg[67][48]_srl32_n_0 ),
        .Q31(\mem_reg[67][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32_n_1 ),
        .Q(\mem_reg[67][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32__0_n_1 ),
        .Q(\mem_reg[67][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][48]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[48]),
        .O(gmem_ARADDR[48]));
  MUXF7 \mem_reg[67][49]_mux 
       (.I0(\mem_reg[67][49]_srl32_n_0 ),
        .I1(\mem_reg[67][49]_srl32__0_n_0 ),
        .O(\mem_reg[67][49]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[49]),
        .Q(\mem_reg[67][49]_srl32_n_0 ),
        .Q31(\mem_reg[67][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32_n_1 ),
        .Q(\mem_reg[67][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32__0_n_1 ),
        .Q(\mem_reg[67][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][49]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[49]),
        .O(gmem_ARADDR[49]));
  MUXF7 \mem_reg[67][4]_mux 
       (.I0(\mem_reg[67][4]_srl32_n_0 ),
        .I1(\mem_reg[67][4]_srl32__0_n_0 ),
        .O(\mem_reg[67][4]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[4]),
        .Q(\mem_reg[67][4]_srl32_n_0 ),
        .Q31(\mem_reg[67][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32_n_1 ),
        .Q(\mem_reg[67][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32__0_n_1 ),
        .Q(\mem_reg[67][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][4]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[4]),
        .O(gmem_ARADDR[4]));
  MUXF7 \mem_reg[67][50]_mux 
       (.I0(\mem_reg[67][50]_srl32_n_0 ),
        .I1(\mem_reg[67][50]_srl32__0_n_0 ),
        .O(\mem_reg[67][50]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[50]),
        .Q(\mem_reg[67][50]_srl32_n_0 ),
        .Q31(\mem_reg[67][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32_n_1 ),
        .Q(\mem_reg[67][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32__0_n_1 ),
        .Q(\mem_reg[67][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][50]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[50]),
        .O(gmem_ARADDR[50]));
  MUXF7 \mem_reg[67][51]_mux 
       (.I0(\mem_reg[67][51]_srl32_n_0 ),
        .I1(\mem_reg[67][51]_srl32__0_n_0 ),
        .O(\mem_reg[67][51]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[51]),
        .Q(\mem_reg[67][51]_srl32_n_0 ),
        .Q31(\mem_reg[67][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32_n_1 ),
        .Q(\mem_reg[67][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32__0_n_1 ),
        .Q(\mem_reg[67][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][51]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[51]),
        .O(gmem_ARADDR[51]));
  MUXF7 \mem_reg[67][52]_mux 
       (.I0(\mem_reg[67][52]_srl32_n_0 ),
        .I1(\mem_reg[67][52]_srl32__0_n_0 ),
        .O(\mem_reg[67][52]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[52]),
        .Q(\mem_reg[67][52]_srl32_n_0 ),
        .Q31(\mem_reg[67][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32_n_1 ),
        .Q(\mem_reg[67][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32__0_n_1 ),
        .Q(\mem_reg[67][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][52]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[52]),
        .O(gmem_ARADDR[52]));
  MUXF7 \mem_reg[67][53]_mux 
       (.I0(\mem_reg[67][53]_srl32_n_0 ),
        .I1(\mem_reg[67][53]_srl32__0_n_0 ),
        .O(\mem_reg[67][53]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[53]),
        .Q(\mem_reg[67][53]_srl32_n_0 ),
        .Q31(\mem_reg[67][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32_n_1 ),
        .Q(\mem_reg[67][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32__0_n_1 ),
        .Q(\mem_reg[67][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][53]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[53]),
        .O(gmem_ARADDR[53]));
  MUXF7 \mem_reg[67][54]_mux 
       (.I0(\mem_reg[67][54]_srl32_n_0 ),
        .I1(\mem_reg[67][54]_srl32__0_n_0 ),
        .O(\mem_reg[67][54]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[54]),
        .Q(\mem_reg[67][54]_srl32_n_0 ),
        .Q31(\mem_reg[67][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32_n_1 ),
        .Q(\mem_reg[67][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32__0_n_1 ),
        .Q(\mem_reg[67][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][54]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[54]),
        .O(gmem_ARADDR[54]));
  MUXF7 \mem_reg[67][55]_mux 
       (.I0(\mem_reg[67][55]_srl32_n_0 ),
        .I1(\mem_reg[67][55]_srl32__0_n_0 ),
        .O(\mem_reg[67][55]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[55]),
        .Q(\mem_reg[67][55]_srl32_n_0 ),
        .Q31(\mem_reg[67][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32_n_1 ),
        .Q(\mem_reg[67][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32__0_n_1 ),
        .Q(\mem_reg[67][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][55]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[55]),
        .O(gmem_ARADDR[55]));
  MUXF7 \mem_reg[67][56]_mux 
       (.I0(\mem_reg[67][56]_srl32_n_0 ),
        .I1(\mem_reg[67][56]_srl32__0_n_0 ),
        .O(\mem_reg[67][56]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[56]),
        .Q(\mem_reg[67][56]_srl32_n_0 ),
        .Q31(\mem_reg[67][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32_n_1 ),
        .Q(\mem_reg[67][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32__0_n_1 ),
        .Q(\mem_reg[67][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][56]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[56]),
        .O(gmem_ARADDR[56]));
  MUXF7 \mem_reg[67][57]_mux 
       (.I0(\mem_reg[67][57]_srl32_n_0 ),
        .I1(\mem_reg[67][57]_srl32__0_n_0 ),
        .O(\mem_reg[67][57]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[57]),
        .Q(\mem_reg[67][57]_srl32_n_0 ),
        .Q31(\mem_reg[67][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32_n_1 ),
        .Q(\mem_reg[67][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32__0_n_1 ),
        .Q(\mem_reg[67][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][57]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[57]),
        .O(gmem_ARADDR[57]));
  MUXF7 \mem_reg[67][58]_mux 
       (.I0(\mem_reg[67][58]_srl32_n_0 ),
        .I1(\mem_reg[67][58]_srl32__0_n_0 ),
        .O(\mem_reg[67][58]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[58]),
        .Q(\mem_reg[67][58]_srl32_n_0 ),
        .Q31(\mem_reg[67][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32_n_1 ),
        .Q(\mem_reg[67][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32__0_n_1 ),
        .Q(\mem_reg[67][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][58]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[58]),
        .O(gmem_ARADDR[58]));
  MUXF7 \mem_reg[67][59]_mux 
       (.I0(\mem_reg[67][59]_srl32_n_0 ),
        .I1(\mem_reg[67][59]_srl32__0_n_0 ),
        .O(\mem_reg[67][59]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[59]),
        .Q(\mem_reg[67][59]_srl32_n_0 ),
        .Q31(\mem_reg[67][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32_n_1 ),
        .Q(\mem_reg[67][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32__0_n_1 ),
        .Q(\mem_reg[67][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][59]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[59]),
        .O(gmem_ARADDR[59]));
  MUXF7 \mem_reg[67][5]_mux 
       (.I0(\mem_reg[67][5]_srl32_n_0 ),
        .I1(\mem_reg[67][5]_srl32__0_n_0 ),
        .O(\mem_reg[67][5]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[5]),
        .Q(\mem_reg[67][5]_srl32_n_0 ),
        .Q31(\mem_reg[67][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32_n_1 ),
        .Q(\mem_reg[67][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32__0_n_1 ),
        .Q(\mem_reg[67][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][5]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[5]),
        .O(gmem_ARADDR[5]));
  MUXF7 \mem_reg[67][60]_mux 
       (.I0(\mem_reg[67][60]_srl32_n_0 ),
        .I1(\mem_reg[67][60]_srl32__0_n_0 ),
        .O(\mem_reg[67][60]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[60]),
        .Q(\mem_reg[67][60]_srl32_n_0 ),
        .Q31(\mem_reg[67][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32_n_1 ),
        .Q(\mem_reg[67][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32__0_n_1 ),
        .Q(\mem_reg[67][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][60]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[60]),
        .O(gmem_ARADDR[60]));
  MUXF7 \mem_reg[67][61]_mux 
       (.I0(\mem_reg[67][61]_srl32_n_0 ),
        .I1(\mem_reg[67][61]_srl32__0_n_0 ),
        .O(\mem_reg[67][61]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[61]),
        .Q(\mem_reg[67][61]_srl32_n_0 ),
        .Q31(\mem_reg[67][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32_n_1 ),
        .Q(\mem_reg[67][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][61]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][61]_srl32__0_n_1 ),
        .Q(\mem_reg[67][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][61]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][61]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[61]),
        .O(gmem_ARADDR[61]));
  MUXF7 \mem_reg[67][62]_mux 
       (.I0(\mem_reg[67][62]_srl32_n_0 ),
        .I1(\mem_reg[67][62]_srl32__0_n_0 ),
        .O(\mem_reg[67][62]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][62]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[62]),
        .Q(\mem_reg[67][62]_srl32_n_0 ),
        .Q31(\mem_reg[67][62]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][62]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][62]_srl32_n_1 ),
        .Q(\mem_reg[67][62]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][62]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][62]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][62]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][62]_srl32__0_n_1 ),
        .Q(\mem_reg[67][62]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][62]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][62]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[62]),
        .O(gmem_ARADDR[62]));
  MUXF7 \mem_reg[67][63]_mux 
       (.I0(\mem_reg[67][63]_srl32_n_0 ),
        .I1(\mem_reg[67][63]_srl32__0_n_0 ),
        .O(\mem_reg[67][63]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][63]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[63]),
        .Q(\mem_reg[67][63]_srl32_n_0 ),
        .Q31(\mem_reg[67][63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][63]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][63]_srl32_n_1 ),
        .Q(\mem_reg[67][63]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][63]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][63]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][63]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][63]_srl32__0_n_1 ),
        .Q(\mem_reg[67][63]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][63]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][63]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[63]),
        .O(gmem_ARADDR[63]));
  MUXF7 \mem_reg[67][64]_mux 
       (.I0(\mem_reg[67][64]_srl32_n_0 ),
        .I1(\mem_reg[67][64]_srl32__0_n_0 ),
        .O(\mem_reg[67][64]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[0]),
        .Q(\mem_reg[67][64]_srl32_n_0 ),
        .Q31(\mem_reg[67][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32_n_1 ),
        .Q(\mem_reg[67][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32__0_n_1 ),
        .Q(\mem_reg[67][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][64]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [0]),
        .O(gmem_ARLEN[0]));
  MUXF7 \mem_reg[67][65]_mux 
       (.I0(\mem_reg[67][65]_srl32_n_0 ),
        .I1(\mem_reg[67][65]_srl32__0_n_0 ),
        .O(\mem_reg[67][65]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[1]),
        .Q(\mem_reg[67][65]_srl32_n_0 ),
        .Q31(\mem_reg[67][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32_n_1 ),
        .Q(\mem_reg[67][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32__0_n_1 ),
        .Q(\mem_reg[67][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][65]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [1]),
        .O(gmem_ARLEN[1]));
  MUXF7 \mem_reg[67][66]_mux 
       (.I0(\mem_reg[67][66]_srl32_n_0 ),
        .I1(\mem_reg[67][66]_srl32__0_n_0 ),
        .O(\mem_reg[67][66]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[2]),
        .Q(\mem_reg[67][66]_srl32_n_0 ),
        .Q31(\mem_reg[67][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32_n_1 ),
        .Q(\mem_reg[67][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32__0_n_1 ),
        .Q(\mem_reg[67][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][66]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [2]),
        .O(gmem_ARLEN[2]));
  MUXF7 \mem_reg[67][67]_mux 
       (.I0(\mem_reg[67][67]_srl32_n_0 ),
        .I1(\mem_reg[67][67]_srl32__0_n_0 ),
        .O(\mem_reg[67][67]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[3]),
        .Q(\mem_reg[67][67]_srl32_n_0 ),
        .Q31(\mem_reg[67][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32_n_1 ),
        .Q(\mem_reg[67][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32__0_n_1 ),
        .Q(\mem_reg[67][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][67]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [3]),
        .O(gmem_ARLEN[3]));
  MUXF7 \mem_reg[67][68]_mux 
       (.I0(\mem_reg[67][68]_srl32_n_0 ),
        .I1(\mem_reg[67][68]_srl32__0_n_0 ),
        .O(\mem_reg[67][68]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[4]),
        .Q(\mem_reg[67][68]_srl32_n_0 ),
        .Q31(\mem_reg[67][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32_n_1 ),
        .Q(\mem_reg[67][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32__0_n_1 ),
        .Q(\mem_reg[67][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][68]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [4]),
        .O(gmem_ARLEN[4]));
  MUXF7 \mem_reg[67][69]_mux 
       (.I0(\mem_reg[67][69]_srl32_n_0 ),
        .I1(\mem_reg[67][69]_srl32__0_n_0 ),
        .O(\mem_reg[67][69]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[5]),
        .Q(\mem_reg[67][69]_srl32_n_0 ),
        .Q31(\mem_reg[67][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32_n_1 ),
        .Q(\mem_reg[67][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_n_1 ),
        .Q(\mem_reg[67][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][69]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [5]),
        .O(gmem_ARLEN[5]));
  MUXF7 \mem_reg[67][6]_mux 
       (.I0(\mem_reg[67][6]_srl32_n_0 ),
        .I1(\mem_reg[67][6]_srl32__0_n_0 ),
        .O(\mem_reg[67][6]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[6]),
        .Q(\mem_reg[67][6]_srl32_n_0 ),
        .Q31(\mem_reg[67][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32_n_1 ),
        .Q(\mem_reg[67][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32__0_n_1 ),
        .Q(\mem_reg[67][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][6]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[6]),
        .O(gmem_ARADDR[6]));
  MUXF7 \mem_reg[67][70]_mux 
       (.I0(\mem_reg[67][70]_srl32_n_0 ),
        .I1(\mem_reg[67][70]_srl32__0_n_0 ),
        .O(\mem_reg[67][70]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[6]),
        .Q(\mem_reg[67][70]_srl32_n_0 ),
        .Q31(\mem_reg[67][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32_n_1 ),
        .Q(\mem_reg[67][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][70]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][70]_srl32__0_n_1 ),
        .Q(\mem_reg[67][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][70]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][70]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [6]),
        .O(gmem_ARLEN[6]));
  MUXF7 \mem_reg[67][71]_mux 
       (.I0(\mem_reg[67][71]_srl32_n_0 ),
        .I1(\mem_reg[67][71]_srl32__0_n_0 ),
        .O(\mem_reg[67][71]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[7]),
        .Q(\mem_reg[67][71]_srl32_n_0 ),
        .Q31(\mem_reg[67][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32_n_1 ),
        .Q(\mem_reg[67][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][71]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][71]_srl32__0_n_1 ),
        .Q(\mem_reg[67][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][71]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][71]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [7]),
        .O(gmem_ARLEN[7]));
  MUXF7 \mem_reg[67][72]_mux 
       (.I0(\mem_reg[67][72]_srl32_n_0 ),
        .I1(\mem_reg[67][72]_srl32__0_n_0 ),
        .O(\mem_reg[67][72]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[8]),
        .Q(\mem_reg[67][72]_srl32_n_0 ),
        .Q31(\mem_reg[67][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32_n_1 ),
        .Q(\mem_reg[67][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][72]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][72]_srl32__0_n_1 ),
        .Q(\mem_reg[67][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][72]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][72]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [8]),
        .O(gmem_ARLEN[8]));
  MUXF7 \mem_reg[67][73]_mux 
       (.I0(\mem_reg[67][73]_srl32_n_0 ),
        .I1(\mem_reg[67][73]_srl32__0_n_0 ),
        .O(\mem_reg[67][73]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[9]),
        .Q(\mem_reg[67][73]_srl32_n_0 ),
        .Q31(\mem_reg[67][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32_n_1 ),
        .Q(\mem_reg[67][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][73]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][73]_srl32__0_n_1 ),
        .Q(\mem_reg[67][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][73]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][73]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [9]),
        .O(gmem_ARLEN[9]));
  MUXF7 \mem_reg[67][74]_mux 
       (.I0(\mem_reg[67][74]_srl32_n_0 ),
        .I1(\mem_reg[67][74]_srl32__0_n_0 ),
        .O(\mem_reg[67][74]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[10]),
        .Q(\mem_reg[67][74]_srl32_n_0 ),
        .Q31(\mem_reg[67][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32_n_1 ),
        .Q(\mem_reg[67][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][74]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][74]_srl32__0_n_1 ),
        .Q(\mem_reg[67][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][74]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][74]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [10]),
        .O(gmem_ARLEN[10]));
  MUXF7 \mem_reg[67][75]_mux 
       (.I0(\mem_reg[67][75]_srl32_n_0 ),
        .I1(\mem_reg[67][75]_srl32__0_n_0 ),
        .O(\mem_reg[67][75]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[11]),
        .Q(\mem_reg[67][75]_srl32_n_0 ),
        .Q31(\mem_reg[67][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32_n_1 ),
        .Q(\mem_reg[67][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][75]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][75]_srl32__0_n_1 ),
        .Q(\mem_reg[67][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][75]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][75]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [11]),
        .O(gmem_ARLEN[11]));
  MUXF7 \mem_reg[67][76]_mux 
       (.I0(\mem_reg[67][76]_srl32_n_0 ),
        .I1(\mem_reg[67][76]_srl32__0_n_0 ),
        .O(\mem_reg[67][76]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[12]),
        .Q(\mem_reg[67][76]_srl32_n_0 ),
        .Q31(\mem_reg[67][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32_n_1 ),
        .Q(\mem_reg[67][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][76]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][76]_srl32__0_n_1 ),
        .Q(\mem_reg[67][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][76]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][76]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [12]),
        .O(gmem_ARLEN[12]));
  MUXF7 \mem_reg[67][77]_mux 
       (.I0(\mem_reg[67][77]_srl32_n_0 ),
        .I1(\mem_reg[67][77]_srl32__0_n_0 ),
        .O(\mem_reg[67][77]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[13]),
        .Q(\mem_reg[67][77]_srl32_n_0 ),
        .Q31(\mem_reg[67][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32_n_1 ),
        .Q(\mem_reg[67][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][77]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][77]_srl32__0_n_1 ),
        .Q(\mem_reg[67][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][77]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][77]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [13]),
        .O(gmem_ARLEN[13]));
  MUXF7 \mem_reg[67][78]_mux 
       (.I0(\mem_reg[67][78]_srl32_n_0 ),
        .I1(\mem_reg[67][78]_srl32__0_n_0 ),
        .O(\mem_reg[67][78]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[14]),
        .Q(\mem_reg[67][78]_srl32_n_0 ),
        .Q31(\mem_reg[67][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32_n_1 ),
        .Q(\mem_reg[67][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][78]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][78]_srl32__0_n_1 ),
        .Q(\mem_reg[67][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][78]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][78]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [14]),
        .O(gmem_ARLEN[14]));
  MUXF7 \mem_reg[67][79]_mux 
       (.I0(\mem_reg[67][79]_srl32_n_0 ),
        .I1(\mem_reg[67][79]_srl32__0_n_0 ),
        .O(\mem_reg[67][79]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[15]),
        .Q(\mem_reg[67][79]_srl32_n_0 ),
        .Q31(\mem_reg[67][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32_n_1 ),
        .Q(\mem_reg[67][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][79]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][79]_srl32__0_n_1 ),
        .Q(\mem_reg[67][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][79]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][79]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [15]),
        .O(gmem_ARLEN[15]));
  MUXF7 \mem_reg[67][7]_mux 
       (.I0(\mem_reg[67][7]_srl32_n_0 ),
        .I1(\mem_reg[67][7]_srl32__0_n_0 ),
        .O(\mem_reg[67][7]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[7]),
        .Q(\mem_reg[67][7]_srl32_n_0 ),
        .Q31(\mem_reg[67][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32_n_1 ),
        .Q(\mem_reg[67][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32__0_n_1 ),
        .Q(\mem_reg[67][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][7]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[7]),
        .O(gmem_ARADDR[7]));
  MUXF7 \mem_reg[67][80]_mux 
       (.I0(\mem_reg[67][80]_srl32_n_0 ),
        .I1(\mem_reg[67][80]_srl32__0_n_0 ),
        .O(\mem_reg[67][80]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[16]),
        .Q(\mem_reg[67][80]_srl32_n_0 ),
        .Q31(\mem_reg[67][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32_n_1 ),
        .Q(\mem_reg[67][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][80]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][80]_srl32__0_n_1 ),
        .Q(\mem_reg[67][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][80]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][80]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [16]),
        .O(gmem_ARLEN[16]));
  MUXF7 \mem_reg[67][81]_mux 
       (.I0(\mem_reg[67][81]_srl32_n_0 ),
        .I1(\mem_reg[67][81]_srl32__0_n_0 ),
        .O(\mem_reg[67][81]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[17]),
        .Q(\mem_reg[67][81]_srl32_n_0 ),
        .Q31(\mem_reg[67][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32_n_1 ),
        .Q(\mem_reg[67][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][81]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][81]_srl32__0_n_1 ),
        .Q(\mem_reg[67][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][81]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][81]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [17]),
        .O(gmem_ARLEN[17]));
  MUXF7 \mem_reg[67][82]_mux 
       (.I0(\mem_reg[67][82]_srl32_n_0 ),
        .I1(\mem_reg[67][82]_srl32__0_n_0 ),
        .O(\mem_reg[67][82]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[18]),
        .Q(\mem_reg[67][82]_srl32_n_0 ),
        .Q31(\mem_reg[67][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32_n_1 ),
        .Q(\mem_reg[67][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][82]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][82]_srl32__0_n_1 ),
        .Q(\mem_reg[67][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][82]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][82]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [18]),
        .O(gmem_ARLEN[18]));
  MUXF7 \mem_reg[67][83]_mux 
       (.I0(\mem_reg[67][83]_srl32_n_0 ),
        .I1(\mem_reg[67][83]_srl32__0_n_0 ),
        .O(\mem_reg[67][83]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[19]),
        .Q(\mem_reg[67][83]_srl32_n_0 ),
        .Q31(\mem_reg[67][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32_n_1 ),
        .Q(\mem_reg[67][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][83]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][83]_srl32__0_n_1 ),
        .Q(\mem_reg[67][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][83]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][83]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [19]),
        .O(gmem_ARLEN[19]));
  MUXF7 \mem_reg[67][84]_mux 
       (.I0(\mem_reg[67][84]_srl32_n_0 ),
        .I1(\mem_reg[67][84]_srl32__0_n_0 ),
        .O(\mem_reg[67][84]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[20]),
        .Q(\mem_reg[67][84]_srl32_n_0 ),
        .Q31(\mem_reg[67][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32_n_1 ),
        .Q(\mem_reg[67][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][84]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][84]_srl32__0_n_1 ),
        .Q(\mem_reg[67][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][84]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][84]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [20]),
        .O(gmem_ARLEN[20]));
  MUXF7 \mem_reg[67][85]_mux 
       (.I0(\mem_reg[67][85]_srl32_n_0 ),
        .I1(\mem_reg[67][85]_srl32__0_n_0 ),
        .O(\mem_reg[67][85]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[21]),
        .Q(\mem_reg[67][85]_srl32_n_0 ),
        .Q31(\mem_reg[67][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32_n_1 ),
        .Q(\mem_reg[67][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][85]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][85]_srl32__0_n_1 ),
        .Q(\mem_reg[67][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][85]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][85]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [21]),
        .O(gmem_ARLEN[21]));
  MUXF7 \mem_reg[67][86]_mux 
       (.I0(\mem_reg[67][86]_srl32_n_0 ),
        .I1(\mem_reg[67][86]_srl32__0_n_0 ),
        .O(\mem_reg[67][86]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[22]),
        .Q(\mem_reg[67][86]_srl32_n_0 ),
        .Q31(\mem_reg[67][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32_n_1 ),
        .Q(\mem_reg[67][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][86]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][86]_srl32__0_n_1 ),
        .Q(\mem_reg[67][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][86]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][86]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [22]),
        .O(gmem_ARLEN[22]));
  MUXF7 \mem_reg[67][87]_mux 
       (.I0(\mem_reg[67][87]_srl32_n_0 ),
        .I1(\mem_reg[67][87]_srl32__0_n_0 ),
        .O(\mem_reg[67][87]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[23]),
        .Q(\mem_reg[67][87]_srl32_n_0 ),
        .Q31(\mem_reg[67][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32_n_1 ),
        .Q(\mem_reg[67][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][87]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][87]_srl32__0_n_1 ),
        .Q(\mem_reg[67][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][87]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][87]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [23]),
        .O(gmem_ARLEN[23]));
  MUXF7 \mem_reg[67][88]_mux 
       (.I0(\mem_reg[67][88]_srl32_n_0 ),
        .I1(\mem_reg[67][88]_srl32__0_n_0 ),
        .O(\mem_reg[67][88]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[24]),
        .Q(\mem_reg[67][88]_srl32_n_0 ),
        .Q31(\mem_reg[67][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32_n_1 ),
        .Q(\mem_reg[67][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][88]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][88]_srl32__0_n_1 ),
        .Q(\mem_reg[67][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][88]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][88]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [24]),
        .O(gmem_ARLEN[24]));
  MUXF7 \mem_reg[67][89]_mux 
       (.I0(\mem_reg[67][89]_srl32_n_0 ),
        .I1(\mem_reg[67][89]_srl32__0_n_0 ),
        .O(\mem_reg[67][89]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[25]),
        .Q(\mem_reg[67][89]_srl32_n_0 ),
        .Q31(\mem_reg[67][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32_n_1 ),
        .Q(\mem_reg[67][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][89]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][89]_srl32__0_n_1 ),
        .Q(\mem_reg[67][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][89]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][89]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [25]),
        .O(gmem_ARLEN[25]));
  MUXF7 \mem_reg[67][8]_mux 
       (.I0(\mem_reg[67][8]_srl32_n_0 ),
        .I1(\mem_reg[67][8]_srl32__0_n_0 ),
        .O(\mem_reg[67][8]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[8]),
        .Q(\mem_reg[67][8]_srl32_n_0 ),
        .Q31(\mem_reg[67][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32_n_1 ),
        .Q(\mem_reg[67][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32__0_n_1 ),
        .Q(\mem_reg[67][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][8]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[8]),
        .O(gmem_ARADDR[8]));
  MUXF7 \mem_reg[67][90]_mux 
       (.I0(\mem_reg[67][90]_srl32_n_0 ),
        .I1(\mem_reg[67][90]_srl32__0_n_0 ),
        .O(\mem_reg[67][90]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[26]),
        .Q(\mem_reg[67][90]_srl32_n_0 ),
        .Q31(\mem_reg[67][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32_n_1 ),
        .Q(\mem_reg[67][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][90]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][90]_srl32__0_n_1 ),
        .Q(\mem_reg[67][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][90]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][90]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [26]),
        .O(gmem_ARLEN[26]));
  MUXF7 \mem_reg[67][91]_mux 
       (.I0(\mem_reg[67][91]_srl32_n_0 ),
        .I1(\mem_reg[67][91]_srl32__0_n_0 ),
        .O(\mem_reg[67][91]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[27]),
        .Q(\mem_reg[67][91]_srl32_n_0 ),
        .Q31(\mem_reg[67][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32_n_1 ),
        .Q(\mem_reg[67][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][91]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][91]_srl32__0_n_1 ),
        .Q(\mem_reg[67][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][91]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][91]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [27]),
        .O(gmem_ARLEN[27]));
  MUXF7 \mem_reg[67][92]_mux 
       (.I0(\mem_reg[67][92]_srl32_n_0 ),
        .I1(\mem_reg[67][92]_srl32__0_n_0 ),
        .O(\mem_reg[67][92]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[28]),
        .Q(\mem_reg[67][92]_srl32_n_0 ),
        .Q31(\mem_reg[67][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32_n_1 ),
        .Q(\mem_reg[67][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][92]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][92]_srl32__0_n_1 ),
        .Q(\mem_reg[67][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][92]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][92]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [28]),
        .O(gmem_ARLEN[28]));
  MUXF7 \mem_reg[67][93]_mux 
       (.I0(\mem_reg[67][93]_srl32_n_0 ),
        .I1(\mem_reg[67][93]_srl32__0_n_0 ),
        .O(\mem_reg[67][93]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[29]),
        .Q(\mem_reg[67][93]_srl32_n_0 ),
        .Q31(\mem_reg[67][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32_n_1 ),
        .Q(\mem_reg[67][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][93]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][93]_srl32__0_n_1 ),
        .Q(\mem_reg[67][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][93]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][93]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [29]),
        .O(gmem_ARLEN[29]));
  MUXF7 \mem_reg[67][94]_mux 
       (.I0(\mem_reg[67][94]_srl32_n_0 ),
        .I1(\mem_reg[67][94]_srl32__0_n_0 ),
        .O(\mem_reg[67][94]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[30]),
        .Q(\mem_reg[67][94]_srl32_n_0 ),
        .Q31(\mem_reg[67][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32_n_1 ),
        .Q(\mem_reg[67][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][94]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][94]_srl32__0_n_1 ),
        .Q(\mem_reg[67][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][94]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][94]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [30]),
        .O(gmem_ARLEN[30]));
  MUXF7 \mem_reg[67][95]_mux 
       (.I0(\mem_reg[67][95]_srl32_n_0 ),
        .I1(\mem_reg[67][95]_srl32__0_n_0 ),
        .O(\mem_reg[67][95]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][95]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARLEN[31]),
        .Q(\mem_reg[67][95]_srl32_n_0 ),
        .Q31(\mem_reg[67][95]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][95]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][95]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][95]_srl32_n_1 ),
        .Q(\mem_reg[67][95]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][95]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][95]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][95]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][95]_srl32__0_n_1 ),
        .Q(\mem_reg[67][95]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][95]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][95]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(\mem_reg[67][95]_srl32_0 [31]),
        .O(gmem_ARLEN[31]));
  MUXF7 \mem_reg[67][9]_mux 
       (.I0(\mem_reg[67][9]_srl32_n_0 ),
        .I1(\mem_reg[67][9]_srl32__0_n_0 ),
        .O(\mem_reg[67][9]_mux_n_0 ),
        .S(addr[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_ARADDR[9]),
        .Q(\mem_reg[67][9]_srl32_n_0 ),
        .Q31(\mem_reg[67][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__0 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32_n_1 ),
        .Q(\mem_reg[67][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[67][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__1 
       (.A(addr[4:0]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32__0_n_1 ),
        .Q(\mem_reg[67][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][9]_srl32_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .I2(input_image[9]),
        .O(gmem_ARADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1__0
       (.I0(\dout_reg[94]_0 [80]),
        .O(\dout_reg[80]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2__0
       (.I0(\dout_reg[94]_0 [79]),
        .O(\dout_reg[80]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3__0
       (.I0(\dout_reg[94]_0 [78]),
        .O(\dout_reg[80]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4__0
       (.I0(\dout_reg[94]_0 [77]),
        .O(\dout_reg[80]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_5__0
       (.I0(\dout_reg[94]_0 [76]),
        .O(\dout_reg[80]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_6__0
       (.I0(\dout_reg[94]_0 [75]),
        .O(\dout_reg[80]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_7__0
       (.I0(\dout_reg[94]_0 [74]),
        .O(\dout_reg[80]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_8__0
       (.I0(\dout_reg[94]_0 [73]),
        .O(\dout_reg[80]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1__0
       (.I0(\dout_reg[94]_0 [88]),
        .O(\dout_reg[88]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2__0
       (.I0(\dout_reg[94]_0 [87]),
        .O(\dout_reg[88]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3__0
       (.I0(\dout_reg[94]_0 [86]),
        .O(\dout_reg[88]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4__0
       (.I0(\dout_reg[94]_0 [85]),
        .O(\dout_reg[88]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_5__0
       (.I0(\dout_reg[94]_0 [84]),
        .O(\dout_reg[88]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_6__0
       (.I0(\dout_reg[94]_0 [83]),
        .O(\dout_reg[88]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_7__0
       (.I0(\dout_reg[94]_0 [82]),
        .O(\dout_reg[88]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_8__0
       (.I0(\dout_reg[94]_0 [81]),
        .O(\dout_reg[88]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1__0
       (.I0(rreq_len),
        .O(\dout_reg[95]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2__0
       (.I0(\dout_reg[94]_0 [94]),
        .O(\dout_reg[95]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3__0
       (.I0(\dout_reg[94]_0 [93]),
        .O(\dout_reg[95]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4__0
       (.I0(\dout_reg[94]_0 [92]),
        .O(\dout_reg[95]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_5__0
       (.I0(\dout_reg[94]_0 [91]),
        .O(\dout_reg[95]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_6__0
       (.I0(\dout_reg[94]_0 [90]),
        .O(\dout_reg[95]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_7__0
       (.I0(\dout_reg[94]_0 [89]),
        .O(\dout_reg[95]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[94]_0 [72]),
        .O(\dout_reg[72]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(\dout_reg[94]_0 [71]),
        .O(\dout_reg[72]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3__0
       (.I0(\dout_reg[94]_0 [70]),
        .O(\dout_reg[72]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4__0
       (.I0(\dout_reg[94]_0 [69]),
        .O(\dout_reg[72]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_5__0
       (.I0(\dout_reg[94]_0 [68]),
        .O(\dout_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_6__0
       (.I0(\dout_reg[94]_0 [67]),
        .O(\dout_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_7__0
       (.I0(\dout_reg[94]_0 [66]),
        .O(\dout_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_8__0
       (.I0(\dout_reg[94]_0 [65]),
        .O(\dout_reg[72]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[0]_i_1__0 
       (.I0(\dout_reg[94]_0 [64]),
        .O(D));
  LUT6 #(
    .INIT(64'h7F553F003F003F00)) 
    tmp_valid_i_1__0
       (.I0(rreq_len),
        .I1(ARREADY_Dummy),
        .I2(\dout_reg[95]_4 ),
        .I3(\dout_reg[95]_3 ),
        .I4(tmp_valid_reg),
        .I5(valid_length04_in),
        .O(\dout_reg[95]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_2
       (.I0(\dout_reg[94]_0 [74]),
        .I1(\dout_reg[94]_0 [75]),
        .I2(tmp_valid_i_3_n_0),
        .I3(tmp_valid_i_4_n_0),
        .I4(tmp_valid_i_5_n_0),
        .I5(tmp_valid_i_6_n_0),
        .O(valid_length04_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_3
       (.I0(\dout_reg[94]_0 [81]),
        .I1(\dout_reg[94]_0 [80]),
        .I2(\dout_reg[94]_0 [83]),
        .I3(\dout_reg[94]_0 [82]),
        .I4(tmp_valid_i_7_n_0),
        .O(tmp_valid_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_4
       (.I0(tmp_valid_i_8_n_0),
        .I1(\dout_reg[94]_0 [90]),
        .I2(\dout_reg[94]_0 [91]),
        .I3(\dout_reg[94]_0 [88]),
        .I4(\dout_reg[94]_0 [89]),
        .I5(tmp_valid_i_9_n_0),
        .O(tmp_valid_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_5
       (.I0(\dout_reg[94]_0 [64]),
        .I1(\dout_reg[94]_0 [65]),
        .I2(\dout_reg[94]_0 [76]),
        .I3(\dout_reg[94]_0 [77]),
        .O(tmp_valid_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6
       (.I0(\dout_reg[94]_0 [68]),
        .I1(\dout_reg[94]_0 [69]),
        .I2(\dout_reg[94]_0 [66]),
        .I3(\dout_reg[94]_0 [67]),
        .O(tmp_valid_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_7
       (.I0(\dout_reg[94]_0 [78]),
        .I1(\dout_reg[94]_0 [79]),
        .I2(\dout_reg[94]_0 [71]),
        .I3(\dout_reg[94]_0 [70]),
        .I4(\dout_reg[94]_0 [73]),
        .I5(\dout_reg[94]_0 [72]),
        .O(tmp_valid_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_8
       (.I0(\dout_reg[94]_0 [86]),
        .I1(\dout_reg[94]_0 [87]),
        .I2(\dout_reg[94]_0 [84]),
        .I3(\dout_reg[94]_0 [85]),
        .O(tmp_valid_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_9
       (.I0(rreq_len),
        .I1(\dout_reg[94]_0 [94]),
        .I2(\dout_reg[94]_0 [92]),
        .I3(\dout_reg[94]_0 [93]),
        .O(tmp_valid_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized1
   (\dout_reg[0]_0 ,
    ap_rst_n_inv_reg,
    p_12_in,
    p_8_in,
    E,
    full_n_reg,
    D,
    \raddr_reg[2] ,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    \dout_reg[0]_1 ,
    valid_length,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    wrsp_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output \dout_reg[0]_0 ;
  output ap_rst_n_inv_reg;
  output p_12_in;
  output p_8_in;
  output [0:0]E;
  output full_n_reg;
  output [2:0]D;
  output [0:0]\raddr_reg[2] ;
  output [3:0]\mOutPtr_reg[0] ;
  output empty_n_reg;
  input \dout_reg[0]_1 ;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input wrsp_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire [3:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3__1_n_0 ;
  wire [0:0]\raddr_reg[2] ;
  wire valid_length;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_1),
        .I5(wrsp_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(dout_vld_reg),
        .I3(full_n_reg),
        .I4(wrsp_valid),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1__1 
       (.I0(wrsp_valid),
        .I1(full_n_reg),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[4]_i_3__1 
       (.I0(dout_vld_reg_1),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_4__0 
       (.I0(dout_vld_reg),
        .I1(full_n_reg),
        .I2(wrsp_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\dout_reg[0]_1 ),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__1_n_0 ),
        .I3(Q[1]),
        .I4(p_8_in),
        .I5(Q[0]),
        .O(\raddr_reg[2] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__1 
       (.I0(Q[3]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(\raddr[3]_i_3__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized1_3
   (last_resp,
    empty_n_reg,
    Q,
    ap_clk,
    ap_rst_n_inv,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    fifo_burst_ready,
    \dout_reg[0]_3 ,
    AWREADY_Dummy_0,
    dout_vld_reg,
    dout_vld_reg_0,
    ursp_ready,
    wrsp_type,
    dout_vld_reg_1);
  output last_resp;
  output empty_n_reg;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input fifo_burst_ready;
  input \dout_reg[0]_3 ;
  input AWREADY_Dummy_0;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input ursp_ready;
  input wrsp_type;
  input dout_vld_reg_1;

  wire AWREADY_Dummy_0;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_burst_ready;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1__3 
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__10
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .I2(fifo_burst_ready),
        .I3(\dout_reg[0]_3 ),
        .I4(AWREADY_Dummy_0),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized1_7
   (din,
    push,
    Q,
    ap_clk,
    ap_rst_n_inv,
    pop,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0]_0 ,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input push;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0]_0 ;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ar2r_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire [0:0]mem_reg_0;
  wire pop;
  wire push;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__3 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(mem_reg_0),
        .I2(last_burst),
        .O(din));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized3
   (ap_rst_n_inv_reg,
    E,
    p_8_in,
    \dout_reg[1]_0 ,
    D,
    p_12_in,
    \mOutPtr_reg[0] ,
    mem_reg,
    \dout_reg[3]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \dout_reg[2]_0 ,
    ap_rst_n_inv_reg_0,
    ready_for_outstanding,
    SR,
    pop,
    empty_n_reg,
    \bus_wide_gen.data_valid_reg ,
    full_n_reg,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    ap_rst_n_inv,
    p_1_in,
    full_n_reg_0,
    ARREADY_Dummy,
    full_n_reg_1,
    Q,
    \raddr_reg[3] ,
    dout_vld_reg,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    dout,
    beat_valid,
    \mOutPtr_reg[4] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \bus_wide_gen.data_buf_reg[31] ,
    p_15_in,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_2 ,
    \raddr_reg_reg[3] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_3 ,
    \raddr_reg[7]_i_4_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[1]_1 ,
    \bus_wide_gen.data_valid_reg_0 ,
    \dout_reg[3]_2 ,
    ap_clk);
  output ap_rst_n_inv_reg;
  output [0:0]E;
  output p_8_in;
  output \dout_reg[1]_0 ;
  output [2:0]D;
  output p_12_in;
  output [3:0]\mOutPtr_reg[0] ;
  output [23:0]mem_reg;
  output [0:0]\dout_reg[3]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [1:0]\dout_reg[2]_0 ;
  output ap_rst_n_inv_reg_0;
  output ready_for_outstanding;
  output [0:0]SR;
  output pop;
  output empty_n_reg;
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]full_n_reg;
  output \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input ap_rst_n_inv;
  input p_1_in;
  input full_n_reg_0;
  input ARREADY_Dummy;
  input full_n_reg_1;
  input [3:0]Q;
  input \raddr_reg[3] ;
  input dout_vld_reg;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [33:0]dout;
  input beat_valid;
  input [4:0]\mOutPtr_reg[4] ;
  input [15:0]\bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input p_15_in;
  input \bus_wide_gen.ready_for_data__0 ;
  input [1:0]\bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  input \raddr_reg_reg[3] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_3 ;
  input \raddr_reg[7]_i_4_0 ;
  input [1:0]\dout_reg[3]_1 ;
  input [1:0]\dout_reg[1]_1 ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \dout_reg[3]_2 ;
  input ap_clk;

  wire ARREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire beat_valid;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[0]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [0:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_8_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire [1:0]\bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_3 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [33:0]dout;
  wire \dout_reg[1]_0 ;
  wire [1:0]\dout_reg[1]_1 ;
  wire [1:0]\dout_reg[2]_0 ;
  wire [0:0]\dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [23:0]mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire p_12_in;
  wire p_15_in;
  wire p_1_in;
  wire p_8_in;
  wire pop;
  wire pop_0;
  wire \raddr[3]_i_3__2_n_0 ;
  wire \raddr_reg[3] ;
  wire \raddr_reg[7]_i_10_n_0 ;
  wire \raddr_reg[7]_i_11_n_0 ;
  wire \raddr_reg[7]_i_4_0 ;
  wire \raddr_reg[7]_i_6_n_0 ;
  wire \raddr_reg[7]_i_7_n_0 ;
  wire \raddr_reg[7]_i_8_n_0 ;
  wire \raddr_reg_reg[3] ;
  wire ready_for_outstanding;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[0]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[16]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[24]),
        .O(mem_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [0]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[8]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[0]),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[10]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[26]),
        .I4(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .O(mem_reg[10]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [10]),
        .I2(dout[18]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[11]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[27]),
        .I4(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .O(mem_reg[11]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [11]),
        .I2(dout[19]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[12]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[28]),
        .I4(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .O(mem_reg[12]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [12]),
        .I2(dout[20]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[13]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[29]),
        .I4(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .O(mem_reg[13]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [13]),
        .I2(dout[21]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[14]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[30]),
        .I4(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .O(mem_reg[14]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [14]),
        .I2(dout[22]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[15]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[31]),
        .I4(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .O(mem_reg[15]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf1 [0]),
        .I1(\bus_wide_gen.data_buf1 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [15]),
        .I2(dout[23]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[24]),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[16]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[16]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[25]),
        .I2(\bus_wide_gen.data_buf_reg[17] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[17]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[17]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[26]),
        .I2(\bus_wide_gen.data_buf_reg[18] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[18]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[18]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[27]),
        .I2(\bus_wide_gen.data_buf_reg[19] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[19]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[1]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[17]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[25]),
        .O(mem_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [1]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[9]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[1]),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[28]),
        .I2(\bus_wide_gen.data_buf_reg[20] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[20]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[20]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[29]),
        .I2(\bus_wide_gen.data_buf_reg[21] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[21]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[21]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[30]),
        .I2(\bus_wide_gen.data_buf_reg[22] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[22]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[31]),
        .I2(\bus_wide_gen.data_buf_reg[23] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[23]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[23]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf1 [0]),
        .I5(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1FFFFFFF00000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\bus_wide_gen.data_buf1 [0]),
        .I1(\bus_wide_gen.data_buf1 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I5(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[2]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[18]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[26]),
        .O(mem_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [2]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[10]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[2]),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.first_split ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[3]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[19]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[27]),
        .O(mem_reg[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [3]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[11]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[3]),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[4]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[20]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[28]),
        .O(mem_reg[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [4]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[12]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[4]),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[5]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[21]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[29]),
        .O(mem_reg[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [5]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[13]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[5]),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[6]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[22]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[30]),
        .O(mem_reg[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [6]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[14]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[6]),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[23]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[31]),
        .O(mem_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [7]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[15]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[7]),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[7]_i_3 
       (.I0(\bus_wide_gen.data_buf1 [0]),
        .I1(\bus_wide_gen.first_split ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I5(\bus_wide_gen.data_buf1 [1]),
        .O(\bus_wide_gen.data_buf[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[8]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[24]),
        .I4(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .O(mem_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [8]),
        .I2(dout[16]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[9]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[25]),
        .I4(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .O(mem_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [9]),
        .I2(dout[17]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\bus_wide_gen.data_valid_reg_0 ),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(\dout_reg[1]_0 ),
        .I3(dout[32]),
        .O(ap_rst_n_inv_reg_0));
  LUT6 #(
    .INIT(64'h5555555515555555)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_2 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf1 [0]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_2 [1]),
        .O(\dout_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\dout_reg[1]_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\dout_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h3333DCEC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.data_buf1 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_2 [1]),
        .I2(p_15_in),
        .I3(\bus_wide_gen.data_buf1 [1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_2 [0]),
        .O(\dout_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hC0000000AEAA0000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_8_n_0 ),
        .I2(\bus_wide_gen.data_buf1 [1]),
        .I3(p_15_in),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'h2A8A8888AAAA0888)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_2 [1]),
        .I2(p_15_in),
        .I3(\bus_wide_gen.data_buf1 [1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_2 [0]),
        .I5(\bus_wide_gen.data_buf1 [0]),
        .O(\bus_wide_gen.next_split__0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAA55555555)) 
    \bus_wide_gen.split_cnt_buf[1]_i_8 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_2 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_2 [1]),
        .I5(\bus_wide_gen.data_buf1 [0]),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[3]_i_1__2 
       (.I0(\dout_reg[1]_0 ),
        .I1(beat_valid),
        .I2(dout[32]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(dout_vld_reg),
        .O(pop_0));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\bus_wide_gen.data_buf1 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\bus_wide_gen.data_buf1 [1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__4
       (.I0(dout_vld_reg),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(dout[32]),
        .I3(beat_valid),
        .I4(\dout_reg[1]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    empty_n_i_3__0
       (.I0(\raddr_reg[3] ),
        .I1(dout_vld_reg),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(dout[32]),
        .I4(beat_valid),
        .I5(\dout_reg[1]_0 ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFAAAA)) 
    full_n_i_1__4
       (.I0(ap_rst_n_inv),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(ARREADY_Dummy),
        .I4(full_n_reg_1),
        .I5(pop_0),
        .O(ap_rst_n_inv_reg));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__8 
       (.I0(pop_0),
        .I1(full_n_reg_1),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h1151515151515151)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\raddr_reg[3] ),
        .I1(dout_vld_reg),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(dout[32]),
        .I4(beat_valid),
        .I5(\dout_reg[1]_0 ),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__4 
       (.I0(\dout_reg[3]_1 [0]),
        .I1(\dout_reg[1]_1 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mem_reg[14][1]_srl15_i_1__0 
       (.I0(\dout_reg[3]_1 [0]),
        .I1(\dout_reg[1]_1 [0]),
        .I2(\dout_reg[1]_1 [1]),
        .I3(\dout_reg[3]_1 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h8888804000000804)) 
    mem_reg_i_4
       (.I0(\bus_wide_gen.split_cnt__5 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\dout_reg_n_0_[1] ),
        .I3(\dout_reg_n_0_[0] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_3 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\dout_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    mem_reg_i_5
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_2 [1]),
        .I1(\bus_wide_gen.data_buf1 [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_2 [0]),
        .O(\bus_wide_gen.split_cnt__5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    mem_reg_i_7
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_2 [0]),
        .I1(\bus_wide_gen.data_buf1 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_2 [1]),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__2 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__2_n_0 ),
        .I3(Q[1]),
        .I4(p_8_in),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__2 
       (.I0(Q[3]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF80FFFFFFFFFF)) 
    \raddr[3]_i_3__2 
       (.I0(\dout_reg[1]_0 ),
        .I1(beat_valid),
        .I2(dout[32]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\raddr_reg[3] ),
        .I5(dout_vld_reg),
        .O(\raddr[3]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \raddr_reg[7]_i_10 
       (.I0(\dout_reg_n_0_[1] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\raddr_reg[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[7]_i_11 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(\dout_reg_n_0_[1] ),
        .O(\raddr_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5DDF500000000)) 
    \raddr_reg[7]_i_4 
       (.I0(beat_valid),
        .I1(\raddr_reg[7]_i_6_n_0 ),
        .I2(\raddr_reg[7]_i_7_n_0 ),
        .I3(\bus_wide_gen.split_cnt__5 ),
        .I4(\raddr_reg[7]_i_8_n_0 ),
        .I5(\raddr_reg_reg[3] ),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \raddr_reg[7]_i_6 
       (.I0(beat_valid),
        .I1(dout[32]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\dout_reg_n_0_[0] ),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\raddr_reg[7]_i_4_0 ),
        .O(\raddr_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \raddr_reg[7]_i_7 
       (.I0(beat_valid),
        .I1(dout[32]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\dout_reg_n_0_[0] ),
        .I5(\raddr_reg[7]_i_10_n_0 ),
        .O(\raddr_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA00000000)) 
    \raddr_reg[7]_i_8 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\raddr_reg[7]_i_11_n_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(dout[32]),
        .I4(beat_valid),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\raddr_reg[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(\dout_reg[1]_0 ),
        .I1(dout[33]),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized4
   (ap_rst_n_inv_reg,
    E,
    D,
    p_12_in,
    \mOutPtr_reg[0] ,
    SR,
    dout_vld_reg,
    in,
    \could_multi_bursts.loop_cnt_reg[2] ,
    empty_n_reg,
    WVALID_Dummy_reg,
    full_n_reg,
    ap_rst_n_inv,
    full_n_reg_0,
    \mOutPtr_reg[4] ,
    \could_multi_bursts.next_loop ,
    Q,
    \mOutPtr_reg[4]_0 ,
    fifo_resp_ready,
    \mOutPtr_reg[4]_1 ,
    AWREADY_Dummy_0,
    dout_vld_reg_0,
    \mOutPtr_reg[4]_2 ,
    dout_vld_reg_1,
    \len_cnt_reg[7] ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    WLAST_Dummy_reg_1,
    ap_clk);
  output ap_rst_n_inv_reg;
  output [0:0]E;
  output [2:0]D;
  output p_12_in;
  output [3:0]\mOutPtr_reg[0] ;
  output [0:0]SR;
  output [0:0]dout_vld_reg;
  output [3:0]in;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]full_n_reg;
  input ap_rst_n_inv;
  input full_n_reg_0;
  input \mOutPtr_reg[4] ;
  input \could_multi_bursts.next_loop ;
  input [3:0]Q;
  input \mOutPtr_reg[4]_0 ;
  input fifo_resp_ready;
  input \mOutPtr_reg[4]_1 ;
  input AWREADY_Dummy_0;
  input dout_vld_reg_0;
  input [4:0]\mOutPtr_reg[4]_2 ;
  input dout_vld_reg_1;
  input [7:0]\len_cnt_reg[7] ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input WLAST_Dummy_reg_1;
  input ap_clk;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_resp_ready;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire [7:0]\len_cnt_reg[7] ;
  wire [3:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire [4:0]\mOutPtr_reg[4]_2 ;
  wire \mem_reg[14][0]_srl15_i_4__0_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5__0_n_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire next_burst;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[3]_i_3__0_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1__1 
       (.I0(next_burst),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .O(pop));
  LUT5 #(
    .INIT(32'h00010000)) 
    \dout[3]_i_2 
       (.I0(\len_cnt_reg[7] [6]),
        .I1(\len_cnt_reg[7] [7]),
        .I2(\dout[3]_i_3_n_0 ),
        .I3(\dout[3]_i_4_n_0 ),
        .I4(dout_vld_reg),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_3 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(\len_cnt_reg[7] [0]),
        .I2(\dout_reg_n_0_[3] ),
        .I3(\len_cnt_reg[7] [3]),
        .I4(\len_cnt_reg[7] [4]),
        .I5(\len_cnt_reg[7] [5]),
        .O(\dout[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[3]_i_4 
       (.I0(\len_cnt_reg[7] [1]),
        .I1(\dout_reg_n_0_[1] ),
        .I2(\len_cnt_reg[7] [2]),
        .I3(\dout_reg_n_0_[2] ),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__7
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFEAFA)) 
    full_n_i_1__7
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[4] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n_inv),
        .O(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(dout_vld_reg_1),
        .I1(WVALID_Dummy),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [2]),
        .I3(\mOutPtr_reg[4]_2 [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [3]),
        .I3(\mOutPtr_reg[4]_2 [2]),
        .I4(\mOutPtr_reg[4]_2 [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_1__7 
       (.I0(pop),
        .I1(AWREADY_Dummy_0),
        .I2(\mOutPtr_reg[4]_1 ),
        .I3(fifo_resp_ready),
        .I4(\mOutPtr_reg[4]_0 ),
        .I5(\mOutPtr_reg[4] ),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_2 [0]),
        .I2(\mOutPtr_reg[4]_2 [4]),
        .I3(\mOutPtr_reg[4]_2 [1]),
        .I4(\mOutPtr_reg[4]_2 [2]),
        .I5(\mOutPtr_reg[4]_2 [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_1 ),
        .I4(AWREADY_Dummy_0),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \mem_reg[14][0]_srl15_i_3__1 
       (.I0(\mem_reg[14][0]_srl15_i_4__0_n_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [6]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I4(\could_multi_bursts.awlen_buf_reg[3] [9]),
        .I5(\mem_reg[14][0]_srl15_i_5__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_reg[14][0]_srl15_i_4__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\mem_reg[14][0]_srl15_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \mem_reg[14][0]_srl15_i_5__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .O(\mem_reg[14][0]_srl15_i_5__0_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout_vld_reg_0),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__0_n_0 ),
        .I3(p_8_in),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__0 
       (.I0(Q[3]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg_0),
        .O(\raddr[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFF7F00000000)) 
    \raddr[3]_i_4__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_1 ),
        .I4(AWREADY_Dummy_0),
        .I5(pop),
        .O(p_8_in));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized5
   (\dout_reg[67]_0 ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    \dout_reg[67]_1 ,
    rs_req_ready,
    \dout_reg[67]_2 ,
    \dout_reg[67]_3 ,
    in,
    Q,
    ap_clk,
    ap_rst_n_inv);
  output [65:0]\dout_reg[67]_0 ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input \dout_reg[67]_1 ;
  input rs_req_ready;
  input \dout_reg[67]_2 ;
  input \dout_reg[67]_3 ;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire \dout_reg[67]_1 ;
  wire \dout_reg[67]_2 ;
  wire \dout_reg[67]_3 ;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h0A8A)) 
    \dout[67]_i_1__1 
       (.I0(\dout_reg[67]_1 ),
        .I1(rs_req_ready),
        .I2(\dout_reg[67]_2 ),
        .I3(\dout_reg[67]_3 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg[2]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "image_thresholding_kernel00_gmem_m_axi_srl" *) 
module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_srl__parameterized6
   (flying_req_reg,
    Q,
    \last_cnt_reg[4] ,
    pop,
    \last_cnt_reg[0] ,
    E,
    D,
    m_axi_gmem_WREADY_0,
    dout_vld_reg,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    fifo_valid,
    \last_cnt_reg[4]_0 ,
    \data_p2_reg[2] ,
    \dout_reg[0]_0 ,
    \last_cnt_reg[1] ,
    \last_cnt_reg[1]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_0 ,
    ap_clk,
    ap_rst_n_inv);
  output flying_req_reg;
  output [36:0]Q;
  output \last_cnt_reg[4] ;
  output pop;
  output \last_cnt_reg[0] ;
  output [0:0]E;
  output [3:0]D;
  output m_axi_gmem_WREADY_0;
  output [0:0]dout_vld_reg;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input fifo_valid;
  input [4:0]\last_cnt_reg[4]_0 ;
  input \data_p2_reg[2] ;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[1] ;
  input \last_cnt_reg[1]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_0 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [3:0]D;
  wire [0:0]E;
  wire [36:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p2_reg[2] ;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[36]_0 ;
  wire [0:0]dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire last_cnt14_out__0;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire \last_cnt_reg[4] ;
  wire [4:0]\last_cnt_reg[4]_0 ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_fifo_valid;
  wire rs_req_ready;

  LUT3 #(
    .INIT(8'h40)) 
    \data_p2[67]_i_1 
       (.I0(flying_req_reg),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[31]_i_1__1 
       (.I0(\last_cnt_reg[0] ),
        .I1(m_axi_gmem_WREADY),
        .I2(fifo_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h55555557)) 
    dout_vld_i_3
       (.I0(p_8_in),
        .I1(\last_cnt_reg[4]_0 [4]),
        .I2(\last_cnt_reg[4]_0 [3]),
        .I3(\last_cnt_reg[4]_0 [2]),
        .I4(\last_cnt_reg[4]_0 [1]),
        .O(\last_cnt_reg[4] ));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    flying_req_i_1
       (.I0(dout_vld_reg),
        .I1(\last_cnt_reg[0] ),
        .I2(m_axi_gmem_WREADY),
        .I3(fifo_valid),
        .I4(Q[36]),
        .I5(flying_req_reg_0),
        .O(m_axi_gmem_WREADY_0));
  LUT6 #(
    .INIT(64'h9699999999999999)) 
    \last_cnt[1]_i_1 
       (.I0(\last_cnt_reg[4]_0 [1]),
        .I1(\last_cnt_reg[4]_0 [0]),
        .I2(p_8_in),
        .I3(\last_cnt_reg[1] ),
        .I4(\last_cnt_reg[1]_0 ),
        .I5(in[36]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \last_cnt[2]_i_1 
       (.I0(\last_cnt_reg[4]_0 [2]),
        .I1(last_cnt14_out__0),
        .I2(\last_cnt_reg[4]_0 [1]),
        .I3(\last_cnt_reg[4]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \last_cnt[3]_i_1 
       (.I0(\last_cnt_reg[4]_0 [3]),
        .I1(last_cnt14_out__0),
        .I2(\last_cnt_reg[4]_0 [0]),
        .I3(\last_cnt_reg[4]_0 [1]),
        .I4(\last_cnt_reg[4]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[1] ),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(in[36]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \last_cnt[4]_i_2 
       (.I0(\last_cnt_reg[4]_0 [4]),
        .I1(last_cnt14_out__0),
        .I2(\last_cnt_reg[4]_0 [0]),
        .I3(\last_cnt_reg[4]_0 [1]),
        .I4(\last_cnt_reg[4]_0 [2]),
        .I5(\last_cnt_reg[4]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \last_cnt[4]_i_3 
       (.I0(Q[36]),
        .I1(fifo_valid),
        .I2(m_axi_gmem_WREADY),
        .I3(\last_cnt_reg[0] ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \last_cnt[4]_i_4 
       (.I0(in[36]),
        .I1(\last_cnt_reg[1]_0 ),
        .I2(\last_cnt_reg[1] ),
        .I3(p_8_in),
        .O(last_cnt14_out__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(\last_cnt_reg[4]_0 [0]),
        .I1(\last_cnt_reg[4]_0 [1]),
        .I2(\last_cnt_reg[4]_0 [2]),
        .I3(\last_cnt_reg[4]_0 [3]),
        .I4(\last_cnt_reg[4]_0 [4]),
        .I5(flying_req_reg_0),
        .O(\last_cnt_reg[0] ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(\last_cnt_reg[1] ),
        .I1(\last_cnt_reg[1]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA2AAAAAAAFFFF)) 
    \state[0]_i_2 
       (.I0(flying_req_reg_0),
        .I1(m_axi_gmem_WREADY),
        .I2(fifo_valid),
        .I3(Q[36]),
        .I4(\last_cnt_reg[4]_0 [0]),
        .I5(\data_p2_reg[2] ),
        .O(flying_req_reg));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_store
   (wrsp_type,
    WSTRB_Dummy,
    \bus_wide_gen.offset_full_n ,
    wdata_valid,
    full_n_reg,
    dout_vld_reg,
    ursp_ready,
    tmp_valid,
    WVALID_Dummy,
    Q,
    \tmp_addr_reg[63]_0 ,
    \bus_wide_gen.last_pad__0 ,
    E,
    resp_ready__1,
    ap_block_pp0_stage0_subdone,
    full_n_reg_0,
    ap_ready,
    dout_vld_reg_0,
    full_n_reg_1,
    WDATA_Dummy,
    ap_clk,
    ap_rst_n_inv,
    \bus_wide_gen.first_pad ,
    AWREADY_Dummy,
    full_n_reg_2,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ,
    \mOutPtr_reg[6] ,
    ap_enable_reg_pp0_iter3,
    dout_vld_reg_1,
    last_resp,
    dout_vld_reg_2,
    need_wrsp,
    gmem_RVALID,
    ap_enable_reg_pp0_iter1,
    output_image,
    \mem_reg[67][95]_srl32 ,
    CO,
    we,
    din);
  output wrsp_type;
  output [3:0]WSTRB_Dummy;
  output \bus_wide_gen.offset_full_n ;
  output wdata_valid;
  output full_n_reg;
  output dout_vld_reg;
  output ursp_ready;
  output tmp_valid;
  output WVALID_Dummy;
  output [31:0]Q;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output \bus_wide_gen.last_pad__0 ;
  output [0:0]E;
  output resp_ready__1;
  output ap_block_pp0_stage0_subdone;
  output full_n_reg_0;
  output ap_ready;
  output [2:0]dout_vld_reg_0;
  output full_n_reg_1;
  output [31:0]WDATA_Dummy;
  input ap_clk;
  input ap_rst_n_inv;
  input \bus_wide_gen.first_pad ;
  input AWREADY_Dummy;
  input full_n_reg_2;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ;
  input \mOutPtr_reg[6] ;
  input ap_enable_reg_pp0_iter3;
  input [5:0]dout_vld_reg_1;
  input last_resp;
  input [0:0]dout_vld_reg_2;
  input need_wrsp;
  input gmem_RVALID;
  input ap_enable_reg_pp0_iter1;
  input [63:0]output_image;
  input [31:0]\mem_reg[67][95]_srl32 ;
  input [0:0]CO;
  input we;
  input [7:0]din;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_3;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.data_buf028_out ;
  wire \bus_wide_gen.data_buf036_out ;
  wire \bus_wide_gen.data_buf044_out ;
  wire \bus_wide_gen.data_buf051_out ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad17_in ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.last_beat0 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_7 ;
  wire \bus_wide_gen.last_beat0_carry_n_0 ;
  wire \bus_wide_gen.last_beat0_carry_n_1 ;
  wire \bus_wide_gen.last_beat0_carry_n_2 ;
  wire \bus_wide_gen.last_beat0_carry_n_3 ;
  wire \bus_wide_gen.last_beat0_carry_n_4 ;
  wire \bus_wide_gen.last_beat0_carry_n_5 ;
  wire \bus_wide_gen.last_beat0_carry_n_6 ;
  wire \bus_wide_gen.last_beat0_carry_n_7 ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.len_cnt[0]_i_5_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_12 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_13 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_14 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_15 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_12 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_13 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_14 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_15 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_12 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_13 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_14 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_15 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_12 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_13 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_14 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_15 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_2 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_3 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire \bus_wide_gen.wreq_offset_n_7 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire [7:0]din;
  wire dout_vld_reg;
  wire [2:0]dout_vld_reg_0;
  wire [5:0]dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_130;
  wire fifo_wreq_n_131;
  wire fifo_wreq_n_132;
  wire fifo_wreq_n_133;
  wire fifo_wreq_n_134;
  wire fifo_wreq_n_135;
  wire fifo_wreq_n_136;
  wire fifo_wreq_n_137;
  wire fifo_wreq_n_138;
  wire fifo_wreq_n_139;
  wire fifo_wreq_n_140;
  wire fifo_wreq_n_143;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire gmem_RVALID;
  wire last_resp;
  wire \mOutPtr_reg[6] ;
  wire [31:0]\mem_reg[67][95]_srl32 ;
  wire need_wrsp;
  wire next_wreq;
  wire [63:0]output_image;
  wire p_0_in35_in;
  wire p_0_in43_in;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_54_in;
  wire [4:0]raddr_reg;
  wire resp_ready__1;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [31:0]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry__0_n_6;
  wire tmp_len0_carry__0_n_7;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__1_n_4;
  wire tmp_len0_carry__1_n_5;
  wire tmp_len0_carry__1_n_6;
  wire tmp_len0_carry__1_n_7;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__2_n_4;
  wire tmp_len0_carry__2_n_5;
  wire tmp_len0_carry__2_n_6;
  wire tmp_len0_carry__2_n_7;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire tmp_valid;
  wire tmp_wstrb;
  wire ursp_ready;
  wire valid_length;
  wire wdata_valid;
  wire we;
  wire [30:0]wreq_len;
  wire wreq_valid;
  wire wrsp_read__0;
  wire wrsp_ready;
  wire wrsp_type;
  wire [7:0]\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED ;
  wire [7:2]\NLW_bus_wide_gen.last_beat0_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED ;
  wire [7:5]\NLW_bus_wide_gen.len_cnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_bus_wide_gen.len_cnt_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:6]NLW_tmp_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_tmp_len0_carry__2_O_UNCONNECTED;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized1 buff_wdata
       (.CO(\bus_wide_gen.last_beat0 ),
        .E(\bus_wide_gen.data_buf028_out ),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[3].strb_buf_reg[3] (\bus_wide_gen.wreq_offset_n_2 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_pad_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .din(din),
        .dout({tmp_wstrb,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16}),
        .dout_vld_reg_0(wdata_valid),
        .dout_vld_reg_1(buff_wdata_n_3),
        .dout_vld_reg_2(\bus_wide_gen.first_pad17_in ),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .full_n_reg_3(full_n_reg_2),
        .gmem_RVALID(gmem_RVALID),
        .\mOutPtr_reg[6]_0 (\mOutPtr_reg[6] ),
        .\mOutPtr_reg[6]_1 (dout_vld_reg_1[3:2]),
        .\output_pixel_req_reg_191_reg[7] (CO),
        .we(we));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[0]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[1]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[2]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[3]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[4]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[5]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[6]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[7]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[0]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[10]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[11]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[12]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[13]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[14]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[15]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[8]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[9]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[1]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[16]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[17]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[18]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[19]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[20]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[21]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[22]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[23]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[2]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[24]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[25]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[26]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[27]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[28]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[29]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[30]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[31]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[3]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(\bus_wide_gen.first_pad ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \bus_wide_gen.last_beat0_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\bus_wide_gen.last_beat0_carry_n_0 ,\bus_wide_gen.last_beat0_carry_n_1 ,\bus_wide_gen.last_beat0_carry_n_2 ,\bus_wide_gen.last_beat0_carry_n_3 ,\bus_wide_gen.last_beat0_carry_n_4 ,\bus_wide_gen.last_beat0_carry_n_5 ,\bus_wide_gen.last_beat0_carry_n_6 ,\bus_wide_gen.last_beat0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED [7:0]),
        .S({\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \bus_wide_gen.last_beat0_carry__0 
       (.CI(\bus_wide_gen.last_beat0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_bus_wide_gen.last_beat0_carry__0_CO_UNCONNECTED [7:2],\bus_wide_gen.last_beat0 ,\bus_wide_gen.last_beat0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(\bus_wide_gen.len_cnt[0]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_15 ),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \bus_wide_gen.len_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_1 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_3 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_10 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_11 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_12 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_13 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_14 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_15 }),
        .S({\bus_wide_gen.len_cnt_reg [7:1],\bus_wide_gen.len_cnt[0]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_13 ),
        .Q(\bus_wide_gen.len_cnt_reg [10]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_12 ),
        .Q(\bus_wide_gen.len_cnt_reg [11]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [12]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [13]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [14]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [15]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_15 ),
        .Q(\bus_wide_gen.len_cnt_reg [16]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \bus_wide_gen.len_cnt_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_11 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_12 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_13 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_14 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_15 }),
        .S(\bus_wide_gen.len_cnt_reg [23:16]));
  FDRE \bus_wide_gen.len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_14 ),
        .Q(\bus_wide_gen.len_cnt_reg [17]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_13 ),
        .Q(\bus_wide_gen.len_cnt_reg [18]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_12 ),
        .Q(\bus_wide_gen.len_cnt_reg [19]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_14 ),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [20]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [21]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [22]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [23]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_15 ),
        .Q(\bus_wide_gen.len_cnt_reg [24]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \bus_wide_gen.len_cnt_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_bus_wide_gen.len_cnt_reg[24]_i_1_CO_UNCONNECTED [7:5],\bus_wide_gen.len_cnt_reg[24]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bus_wide_gen.len_cnt_reg[24]_i_1_O_UNCONNECTED [7:6],\bus_wide_gen.len_cnt_reg[24]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_11 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_12 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_13 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_14 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,\bus_wide_gen.len_cnt_reg [29:24]}));
  FDRE \bus_wide_gen.len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_14 ),
        .Q(\bus_wide_gen.len_cnt_reg [25]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_13 ),
        .Q(\bus_wide_gen.len_cnt_reg [26]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_12 ),
        .Q(\bus_wide_gen.len_cnt_reg [27]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [28]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[29] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [29]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_13 ),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_12 ),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_15 ),
        .Q(\bus_wide_gen.len_cnt_reg [8]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \bus_wide_gen.len_cnt_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_11 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_12 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_13 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_14 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_15 }),
        .S(\bus_wide_gen.len_cnt_reg [15:8]));
  FDRE \bus_wide_gen.len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_14 ),
        .Q(\bus_wide_gen.len_cnt_reg [9]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(p_0_in43_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(p_0_in35_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(\bus_wide_gen.last_beat0 ),
        .D({p_0_in35_in,p_0_in43_in,\bus_wide_gen.wreq_offset_n_26 }),
        .E(\bus_wide_gen.data_buf051_out ),
        .Q(Q),
        .S({\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 }),
        .SR(\bus_wide_gen.wreq_offset_n_6 ),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (wdata_valid),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2] (\bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.data_valid_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.data_buf044_out ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.data_buf036_out ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[0] (buff_wdata_n_3),
        .\dout_reg[0]_0 ({\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[1] }),
        .\dout_reg[27] ({\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 }),
        .\dout_reg[30] (\bus_wide_gen.wreq_offset_n_12 ),
        .\dout_reg[31] (\bus_wide_gen.last_pad__0 ),
        .\dout_reg[32] (\bus_wide_gen.wreq_offset_n_7 ),
        .\dout_reg[33] (\bus_wide_gen.wreq_offset_n_2 ),
        .\dout_reg[33]_0 (\tmp_addr_reg[63]_0 [1:0]),
        .dout_vld_reg_0(\bus_wide_gen.wreq_offset_n_3 ),
        .dout_vld_reg_1(\bus_wide_gen.wreq_offset_n_8 ),
        .dout_vld_reg_2(\bus_wide_gen.wreq_offset_n_27 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(tmp_valid),
        .p_54_in(p_54_in),
        .sel(E));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0[0]),
        .DI(fifo_wreq_n_108),
        .Q(raddr_reg),
        .S({fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11}),
        .\ap_CS_fsm_reg[71] (dout_vld_reg_1[1:0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[72] ({fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117}),
        .\dout_reg[80] ({fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125}),
        .\dout_reg[88] ({fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130,fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133}),
        .\dout_reg[94] ({wreq_len,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107}),
        .\dout_reg[95] ({fifo_wreq_n_134,fifo_wreq_n_135,fifo_wreq_n_136,fifo_wreq_n_137,fifo_wreq_n_138,fifo_wreq_n_139,fifo_wreq_n_140}),
        .\dout_reg[95]_0 (fifo_wreq_n_143),
        .\dout_reg[95]_1 (\bus_wide_gen.offset_full_n ),
        .\dout_reg[95]_2 (tmp_valid),
        .full_n_reg_0(dout_vld_reg_0[1:0]),
        .\mem_reg[67][95]_srl32 (\mem_reg[67][95]_srl32 ),
        .next_wreq(next_wreq),
        .output_image(output_image),
        .\raddr_reg[6]_0 ({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(dout_vld_reg_2),
        .dout_vld_reg_1(ursp_ready),
        .last_resp(last_resp),
        .next_wreq(next_wreq),
        .\tmp_addr_reg[63] (tmp_valid),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_read__0(wrsp_read__0),
        .wrsp_ready(wrsp_ready));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(raddr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,raddr_reg[4:1],fifo_wreq_n_108}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11}));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_107),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_97),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_96),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_95),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_94),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_93),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_92),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_91),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_90),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_89),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_106),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_105),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_104),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_103),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_102),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_101),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_100),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_99),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(wreq_len[0]),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3,tmp_len0_carry_n_4,tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI(wreq_len[8:1]),
        .O(tmp_len0[8:1]),
        .S({fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3,tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5,tmp_len0_carry__0_n_6,tmp_len0_carry__0_n_7}),
        .DI(wreq_len[16:9]),
        .O(tmp_len0[16:9]),
        .S({fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3,tmp_len0_carry__1_n_4,tmp_len0_carry__1_n_5,tmp_len0_carry__1_n_6,tmp_len0_carry__1_n_7}),
        .DI(wreq_len[24:17]),
        .O(tmp_len0[24:17]),
        .S({fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130,fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry__2_CO_UNCONNECTED[7:6],tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3,tmp_len0_carry__2_n_4,tmp_len0_carry__2_n_5,tmp_len0_carry__2_n_6,tmp_len0_carry__2_n_7}),
        .DI({1'b0,1'b0,wreq_len[30:25]}),
        .O({NLW_tmp_len0_carry__2_O_UNCONNECTED[7],tmp_len0[31:25]}),
        .S({1'b0,fifo_wreq_n_134,fifo_wreq_n_135,fifo_wreq_n_136,fifo_wreq_n_137,fifo_wreq_n_138,fifo_wreq_n_139,fifo_wreq_n_140}));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_143),
        .Q(tmp_valid),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized3 user_resp
       (.ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0[2]),
        .dout_vld_reg_2(dout_vld_reg_1[5:4]),
        .full_n_reg_0(ursp_ready),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .resp_ready__1(resp_ready__1),
        .wrsp_read__0(wrsp_read__0),
        .wrsp_type(wrsp_type));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_throttle
   (AWREADY_Dummy_0,
    full_n_reg,
    data_buf,
    \bus_wide_gen.data_valid_reg ,
    Q,
    m_axi_gmem_WVALID,
    full_n_reg_0,
    ap_rst_n_inv_reg,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_rst_n_inv,
    ap_clk,
    \last_cnt_reg[1]_0 ,
    WVALID_Dummy,
    WVALID_Dummy_reg,
    wdata_valid,
    m_axi_gmem_WREADY,
    \dout_reg[36] ,
    \dout_reg[2] ,
    m_axi_gmem_AWREADY,
    in,
    \dout_reg[35] );
  output AWREADY_Dummy_0;
  output full_n_reg;
  output data_buf;
  output \bus_wide_gen.data_valid_reg ;
  output [36:0]Q;
  output m_axi_gmem_WVALID;
  output full_n_reg_0;
  output ap_rst_n_inv_reg;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \last_cnt_reg[1]_0 ;
  input WVALID_Dummy;
  input WVALID_Dummy_reg;
  input wdata_valid;
  input m_axi_gmem_WREADY;
  input \dout_reg[36] ;
  input \dout_reg[2] ;
  input m_axi_gmem_AWREADY;
  input [65:0]in;
  input [35:0]\dout_reg[35] ;

  wire AWREADY_Dummy_0;
  wire [36:0]Q;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \bus_wide_gen.data_valid_reg ;
  wire data_buf;
  wire data_fifo_n_3;
  wire data_fifo_n_41;
  wire data_fifo_n_43;
  wire data_fifo_n_44;
  wire data_fifo_n_45;
  wire data_fifo_n_46;
  wire data_fifo_n_47;
  wire data_fifo_n_48;
  wire [65:0]\data_p1_reg[67] ;
  wire \dout_reg[2] ;
  wire [35:0]\dout_reg[35] ;
  wire \dout_reg[36] ;
  wire flying_req0;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[1]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_4;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;
  wire wdata_valid;

  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized8 data_fifo
       (.D({data_fifo_n_44,data_fifo_n_45,data_fifo_n_46,data_fifo_n_47}),
        .E(data_fifo_n_43),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .data_buf(data_buf),
        .\data_p2_reg[2] (rs_req_n_1),
        .dout_vld_reg_0(flying_req0),
        .flying_req_reg(data_fifo_n_3),
        .flying_req_reg_0(flying_req_reg_n_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .in({\dout_reg[36] ,\dout_reg[35] }),
        .\last_cnt_reg[1] (\last_cnt_reg[1]_0 ),
        .\last_cnt_reg[4] (data_fifo_n_41),
        .\last_cnt_reg[4]_0 ({last_cnt_reg,last_cnt_reg__0}),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(data_fifo_n_48),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .wdata_valid(wdata_valid));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_48),
        .Q(flying_req_reg_n_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_43),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_43),
        .D(data_fifo_n_47),
        .Q(last_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_43),
        .D(data_fifo_n_46),
        .Q(last_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_43),
        .D(data_fifo_n_45),
        .Q(last_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_43),
        .D(data_fifo_n_44),
        .Q(last_cnt_reg[4]),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized7 req_fifo
       (.Q({last_cnt_reg,last_cnt_reg__0}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[2] (\dout_reg[2] ),
        .\dout_reg[67] ({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67}),
        .\dout_reg[67]_0 (data_fifo_n_3),
        .dout_vld_reg_0(flying_req_reg_n_0),
        .dout_vld_reg_1(data_fifo_n_41),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67}),
        .E(flying_req0),
        .\FSM_sequential_state_reg[0]_0 (data_fifo_n_3),
        .Q(last_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[1] (rs_req_n_1),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_write
   (last_resp,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    \bus_wide_gen.first_pad ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n_inv,
    WVALID_Dummy,
    wdata_valid,
    \bus_wide_gen.offset_full_n ,
    tmp_valid,
    resp_ready__1,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    ursp_ready,
    wrsp_type,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    \bus_wide_gen.last_pad__0 ,
    m_axi_gmem_AWREADY,
    E,
    WDATA_Dummy,
    WSTRB_Dummy);
  output last_resp;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output \bus_wide_gen.data_valid_reg ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output \bus_wide_gen.first_pad ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n_inv;
  input WVALID_Dummy;
  input wdata_valid;
  input \bus_wide_gen.offset_full_n ;
  input tmp_valid;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input ursp_ready;
  input wrsp_type;
  input [63:0]\data_p2_reg[63] ;
  input [31:0]\data_p2_reg[95] ;
  input \bus_wide_gen.last_pad__0 ;
  input m_axi_gmem_AWREADY;
  input [0:0]E;
  input [31:0]WDATA_Dummy;
  input [3:0]WSTRB_Dummy;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]WDATA_Dummy;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire burst_valid;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire data_buf;
  wire \data_buf_reg_n_0_[0] ;
  wire \data_buf_reg_n_0_[10] ;
  wire \data_buf_reg_n_0_[11] ;
  wire \data_buf_reg_n_0_[12] ;
  wire \data_buf_reg_n_0_[13] ;
  wire \data_buf_reg_n_0_[14] ;
  wire \data_buf_reg_n_0_[15] ;
  wire \data_buf_reg_n_0_[16] ;
  wire \data_buf_reg_n_0_[17] ;
  wire \data_buf_reg_n_0_[18] ;
  wire \data_buf_reg_n_0_[19] ;
  wire \data_buf_reg_n_0_[1] ;
  wire \data_buf_reg_n_0_[20] ;
  wire \data_buf_reg_n_0_[21] ;
  wire \data_buf_reg_n_0_[22] ;
  wire \data_buf_reg_n_0_[23] ;
  wire \data_buf_reg_n_0_[24] ;
  wire \data_buf_reg_n_0_[25] ;
  wire \data_buf_reg_n_0_[26] ;
  wire \data_buf_reg_n_0_[27] ;
  wire \data_buf_reg_n_0_[28] ;
  wire \data_buf_reg_n_0_[29] ;
  wire \data_buf_reg_n_0_[2] ;
  wire \data_buf_reg_n_0_[30] ;
  wire \data_buf_reg_n_0_[31] ;
  wire \data_buf_reg_n_0_[3] ;
  wire \data_buf_reg_n_0_[4] ;
  wire \data_buf_reg_n_0_[5] ;
  wire \data_buf_reg_n_0_[6] ;
  wire \data_buf_reg_n_0_[7] ;
  wire \data_buf_reg_n_0_[8] ;
  wire \data_buf_reg_n_0_[9] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [36:0]\dout_reg[36] ;
  wire \end_addr[15]_i_2_n_0 ;
  wire \end_addr[15]_i_3_n_0 ;
  wire \end_addr[15]_i_4_n_0 ;
  wire \end_addr[15]_i_5_n_0 ;
  wire \end_addr[15]_i_6_n_0 ;
  wire \end_addr[15]_i_7_n_0 ;
  wire \end_addr[15]_i_8_n_0 ;
  wire \end_addr[15]_i_9_n_0 ;
  wire \end_addr[23]_i_2_n_0 ;
  wire \end_addr[23]_i_3_n_0 ;
  wire \end_addr[23]_i_4_n_0 ;
  wire \end_addr[23]_i_5_n_0 ;
  wire \end_addr[23]_i_6_n_0 ;
  wire \end_addr[23]_i_7_n_0 ;
  wire \end_addr[23]_i_8_n_0 ;
  wire \end_addr[23]_i_9_n_0 ;
  wire \end_addr[31]_i_2_n_0 ;
  wire \end_addr[31]_i_3_n_0 ;
  wire \end_addr[31]_i_4_n_0 ;
  wire \end_addr[31]_i_5_n_0 ;
  wire \end_addr[31]_i_6_n_0 ;
  wire \end_addr[31]_i_7_n_0 ;
  wire \end_addr[31]_i_8_n_0 ;
  wire \end_addr[31]_i_9_n_0 ;
  wire \end_addr[7]_i_2_n_0 ;
  wire \end_addr[7]_i_3_n_0 ;
  wire \end_addr[7]_i_4_n_0 ;
  wire \end_addr[7]_i_5_n_0 ;
  wire \end_addr[7]_i_6_n_0 ;
  wire \end_addr[7]_i_7_n_0 ;
  wire \end_addr[7]_i_8_n_0 ;
  wire \end_addr[7]_i_9_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_i_5_n_0;
  wire first_sect_carry__0_i_6_n_0;
  wire first_sect_carry__0_i_7_n_0;
  wire first_sect_carry__0_i_8_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_i_5_n_0;
  wire first_sect_carry_i_6_n_0;
  wire first_sect_carry_i_7_n_0;
  wire first_sect_carry_i_8_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_i_5_n_0;
  wire last_sect_carry__0_i_6_n_0;
  wire last_sect_carry__0_i_7_n_0;
  wire last_sect_carry__0_i_8_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_i_5_n_0;
  wire last_sect_carry_i_6_n_0;
  wire last_sect_carry_i_7_n_0;
  wire last_sect_carry_i_8_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [11:0]p_1_in;
  wire resp_ready__1;
  wire rs_wreq_n_1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_190;
  wire rs_wreq_n_191;
  wire rs_wreq_n_192;
  wire rs_wreq_n_193;
  wire rs_wreq_n_194;
  wire rs_wreq_n_195;
  wire rs_wreq_n_196;
  wire rs_wreq_n_197;
  wire rs_wreq_n_198;
  wire rs_wreq_n_199;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_200;
  wire rs_wreq_n_201;
  wire rs_wreq_n_202;
  wire rs_wreq_n_203;
  wire rs_wreq_n_204;
  wire rs_wreq_n_205;
  wire rs_wreq_n_206;
  wire rs_wreq_n_207;
  wire rs_wreq_n_208;
  wire rs_wreq_n_209;
  wire rs_wreq_n_21;
  wire rs_wreq_n_210;
  wire rs_wreq_n_211;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_9;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [3:0]strb_buf;
  wire tmp_valid;
  wire ursp_ready;
  wire wdata_valid;
  wire wreq_handling_reg_n_0;
  wire wreq_throttle_n_42;
  wire wreq_throttle_n_43;
  wire wreq_valid;
  wire wrsp_type;
  wire [7:6]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_12),
        .Q(WLAST_Dummy_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_42),
        .Q(WVALID_Dummy_reg_0),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_11),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [2]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(data1[16:9]),
        .S(\could_multi_bursts.awaddr_buf [16:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(\could_multi_bursts.awaddr_buf [24:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(\could_multi_bursts.awaddr_buf [32:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(\could_multi_bursts.awaddr_buf [40:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(\could_multi_bursts.awaddr_buf [48:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(\could_multi_bursts.awaddr_buf [56:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [7:6],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_4 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:57]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .DI({\could_multi_bursts.awaddr_buf [8:2],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_5),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[0]),
        .Q(\data_buf_reg_n_0_[0] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[10]),
        .Q(\data_buf_reg_n_0_[10] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[11]),
        .Q(\data_buf_reg_n_0_[11] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[12]),
        .Q(\data_buf_reg_n_0_[12] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[13]),
        .Q(\data_buf_reg_n_0_[13] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[14]),
        .Q(\data_buf_reg_n_0_[14] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[15]),
        .Q(\data_buf_reg_n_0_[15] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[16]),
        .Q(\data_buf_reg_n_0_[16] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[17]),
        .Q(\data_buf_reg_n_0_[17] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[18]),
        .Q(\data_buf_reg_n_0_[18] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[19]),
        .Q(\data_buf_reg_n_0_[19] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[1]),
        .Q(\data_buf_reg_n_0_[1] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[20]),
        .Q(\data_buf_reg_n_0_[20] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[21]),
        .Q(\data_buf_reg_n_0_[21] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[22]),
        .Q(\data_buf_reg_n_0_[22] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[23]),
        .Q(\data_buf_reg_n_0_[23] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[24]),
        .Q(\data_buf_reg_n_0_[24] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[25]),
        .Q(\data_buf_reg_n_0_[25] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[26]),
        .Q(\data_buf_reg_n_0_[26] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[27]),
        .Q(\data_buf_reg_n_0_[27] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[28]),
        .Q(\data_buf_reg_n_0_[28] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[29]),
        .Q(\data_buf_reg_n_0_[29] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[2]),
        .Q(\data_buf_reg_n_0_[2] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[30]),
        .Q(\data_buf_reg_n_0_[30] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[31]),
        .Q(\data_buf_reg_n_0_[31] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[3]),
        .Q(\data_buf_reg_n_0_[3] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[4]),
        .Q(\data_buf_reg_n_0_[4] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[5]),
        .Q(\data_buf_reg_n_0_[5] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[6]),
        .Q(\data_buf_reg_n_0_[6] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[7]),
        .Q(\data_buf_reg_n_0_[7] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[8]),
        .Q(\data_buf_reg_n_0_[8] ),
        .R(wreq_throttle_n_43));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WDATA_Dummy[9]),
        .Q(\data_buf_reg_n_0_[9] ),
        .R(wreq_throttle_n_43));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_2 
       (.I0(rs_wreq_n_143),
        .I1(rs_wreq_n_79),
        .O(\end_addr[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_3 
       (.I0(rs_wreq_n_144),
        .I1(rs_wreq_n_80),
        .O(\end_addr[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_4 
       (.I0(rs_wreq_n_145),
        .I1(rs_wreq_n_81),
        .O(\end_addr[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_5 
       (.I0(rs_wreq_n_146),
        .I1(rs_wreq_n_82),
        .O(\end_addr[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_6 
       (.I0(rs_wreq_n_147),
        .I1(p_1_in[11]),
        .O(\end_addr[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_7 
       (.I0(rs_wreq_n_148),
        .I1(p_1_in[10]),
        .O(\end_addr[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_8 
       (.I0(rs_wreq_n_149),
        .I1(p_1_in[9]),
        .O(\end_addr[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_9 
       (.I0(rs_wreq_n_150),
        .I1(p_1_in[8]),
        .O(\end_addr[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_2 
       (.I0(rs_wreq_n_135),
        .I1(rs_wreq_n_71),
        .O(\end_addr[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_3 
       (.I0(rs_wreq_n_136),
        .I1(rs_wreq_n_72),
        .O(\end_addr[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_4 
       (.I0(rs_wreq_n_137),
        .I1(rs_wreq_n_73),
        .O(\end_addr[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_5 
       (.I0(rs_wreq_n_138),
        .I1(rs_wreq_n_74),
        .O(\end_addr[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_6 
       (.I0(rs_wreq_n_139),
        .I1(rs_wreq_n_75),
        .O(\end_addr[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_7 
       (.I0(rs_wreq_n_140),
        .I1(rs_wreq_n_76),
        .O(\end_addr[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_8 
       (.I0(rs_wreq_n_141),
        .I1(rs_wreq_n_77),
        .O(\end_addr[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_9 
       (.I0(rs_wreq_n_142),
        .I1(rs_wreq_n_78),
        .O(\end_addr[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_2 
       (.I0(rs_wreq_n_127),
        .I1(rs_wreq_n_63),
        .O(\end_addr[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_3 
       (.I0(rs_wreq_n_128),
        .I1(rs_wreq_n_64),
        .O(\end_addr[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_4 
       (.I0(rs_wreq_n_129),
        .I1(rs_wreq_n_65),
        .O(\end_addr[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_5 
       (.I0(rs_wreq_n_130),
        .I1(rs_wreq_n_66),
        .O(\end_addr[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_6 
       (.I0(rs_wreq_n_131),
        .I1(rs_wreq_n_67),
        .O(\end_addr[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_7 
       (.I0(rs_wreq_n_132),
        .I1(rs_wreq_n_68),
        .O(\end_addr[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_8 
       (.I0(rs_wreq_n_133),
        .I1(rs_wreq_n_69),
        .O(\end_addr[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_9 
       (.I0(rs_wreq_n_134),
        .I1(rs_wreq_n_70),
        .O(\end_addr[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_2 
       (.I0(rs_wreq_n_151),
        .I1(p_1_in[7]),
        .O(\end_addr[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_3 
       (.I0(rs_wreq_n_152),
        .I1(p_1_in[6]),
        .O(\end_addr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_4 
       (.I0(rs_wreq_n_153),
        .I1(p_1_in[5]),
        .O(\end_addr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_5 
       (.I0(rs_wreq_n_154),
        .I1(p_1_in[4]),
        .O(\end_addr[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_6 
       (.I0(rs_wreq_n_155),
        .I1(p_1_in[3]),
        .O(\end_addr[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_7 
       (.I0(rs_wreq_n_156),
        .I1(p_1_in[2]),
        .O(\end_addr[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_8 
       (.I0(rs_wreq_n_157),
        .I1(p_1_in[1]),
        .O(\end_addr[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_9 
       (.I0(rs_wreq_n_158),
        .I1(p_1_in[0]),
        .O(\end_addr[7]_i_9_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_54),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_53),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_52),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_51),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_50),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_49),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_48),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_47),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_46),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_45),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_44),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_43),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_42),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_41),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_40),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_39),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_38),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_37),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_36),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_35),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_62),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_34),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_33),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_32),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_31),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_30),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_29),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_28),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_27),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_26),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_25),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_61),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_24),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_23),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_22),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_21),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_20),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_19),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_18),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_17),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_16),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_15),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_60),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_14),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_13),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_12),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_11),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_10),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_9),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_8),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_7),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_6),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_5),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_59),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_4),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_3),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_2),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_1),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_58),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_57),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_56),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_55),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized6 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .Q(len_cnt_reg),
        .SR(fifo_burst_n_2),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(WREADY_Dummy),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_burst_n_11),
        .\could_multi_bursts.awlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .dout_vld_reg_0(burst_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[4]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\mOutPtr_reg[4]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_fifo__parameterized2_2 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(p_14_in),
        .Q(Q),
        .SR(fifo_resp_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_5),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_resp_n_6),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_resp_n_8),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_resp_n_10),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_resp_n_11),
        .\could_multi_bursts.sect_handling_reg_4 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_5 (wreq_handling_reg_n_0),
        .\dout_reg[0] (last_sect_buf_reg_n_0),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .next_wreq(next_wreq),
        .resp_ready__1(resp_ready__1),
        .\start_addr_reg[63] (last_sect),
        .\start_addr_reg[63]_0 (wreq_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0,first_sect_carry_i_5_n_0,first_sect_carry_i_6_n_0,first_sect_carry_i_7_n_0,first_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0,first_sect_carry__0_i_5_n_0,first_sect_carry__0_i_6_n_0,first_sect_carry__0_i_7_n_0,first_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_8_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0,last_sect_carry_i_5_n_0,last_sect_carry_i_6_n_0,last_sect_carry_i_7_n_0,last_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0,last_sect_carry__0_i_5_n_0,last_sect_carry__0_i_6_n_0,last_sect_carry__0_i_7_n_0,last_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[46]),
        .I1(\sect_cnt_reg_n_0_[46] ),
        .I2(p_0_in0_in[45]),
        .I3(\sect_cnt_reg_n_0_[45] ),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[43]),
        .I1(\sect_cnt_reg_n_0_[43] ),
        .I2(p_0_in0_in[42]),
        .I3(\sect_cnt_reg_n_0_[42] ),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[40]),
        .I1(\sect_cnt_reg_n_0_[40] ),
        .I2(p_0_in0_in[39]),
        .I3(\sect_cnt_reg_n_0_[39] ),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[37]),
        .I1(\sect_cnt_reg_n_0_[37] ),
        .I2(p_0_in0_in[36]),
        .I3(\sect_cnt_reg_n_0_[36] ),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5
       (.I0(p_0_in0_in[34]),
        .I1(\sect_cnt_reg_n_0_[34] ),
        .I2(p_0_in0_in[33]),
        .I3(\sect_cnt_reg_n_0_[33] ),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6
       (.I0(p_0_in0_in[31]),
        .I1(\sect_cnt_reg_n_0_[31] ),
        .I2(p_0_in0_in[30]),
        .I3(\sect_cnt_reg_n_0_[30] ),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7
       (.I0(p_0_in0_in[28]),
        .I1(\sect_cnt_reg_n_0_[28] ),
        .I2(p_0_in0_in[27]),
        .I3(\sect_cnt_reg_n_0_[27] ),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8
       (.I0(p_0_in0_in[25]),
        .I1(\sect_cnt_reg_n_0_[25] ),
        .I2(p_0_in0_in[24]),
        .I3(\sect_cnt_reg_n_0_[24] ),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[49]),
        .I1(\sect_cnt_reg_n_0_[49] ),
        .I2(p_0_in0_in[48]),
        .I3(\sect_cnt_reg_n_0_[48] ),
        .I4(\sect_cnt_reg_n_0_[50] ),
        .I5(p_0_in0_in[50]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[22]),
        .I1(\sect_cnt_reg_n_0_[22] ),
        .I2(p_0_in0_in[21]),
        .I3(\sect_cnt_reg_n_0_[21] ),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in0_in[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[16]),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(p_0_in0_in[15]),
        .I3(\sect_cnt_reg_n_0_[15] ),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[13]),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(p_0_in0_in[12]),
        .I3(\sect_cnt_reg_n_0_[12] ),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(p_0_in0_in[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(p_0_in0_in[9]),
        .I3(\sect_cnt_reg_n_0_[9] ),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(p_0_in0_in[6]),
        .I3(\sect_cnt_reg_n_0_[6] ),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(p_0_in0_in[3]),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8
       (.I0(p_0_in0_in[1]),
        .I1(\sect_cnt_reg_n_0_[1] ),
        .I2(p_0_in0_in[0]),
        .I3(\sect_cnt_reg_n_0_[0] ),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_4_n_0 ),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_2));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_reg_slice rs_wreq
       (.D({rs_wreq_n_1,rs_wreq_n_2,rs_wreq_n_3,rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62}),
        .E(E),
        .Q({rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,p_1_in,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158}),
        .S({\end_addr[7]_i_2_n_0 ,\end_addr[7]_i_3_n_0 ,\end_addr[7]_i_4_n_0 ,\end_addr[7]_i_5_n_0 ,\end_addr[7]_i_6_n_0 ,\end_addr[7]_i_7_n_0 ,\end_addr[7]_i_8_n_0 ,\end_addr[7]_i_9_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\data_p1_reg[63]_0 ({rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189,rs_wreq_n_190,rs_wreq_n_191,rs_wreq_n_192,rs_wreq_n_193,rs_wreq_n_194,rs_wreq_n_195,rs_wreq_n_196,rs_wreq_n_197,rs_wreq_n_198,rs_wreq_n_199,rs_wreq_n_200,rs_wreq_n_201,rs_wreq_n_202,rs_wreq_n_203,rs_wreq_n_204,rs_wreq_n_205,rs_wreq_n_206,rs_wreq_n_207,rs_wreq_n_208,rs_wreq_n_209,rs_wreq_n_210,rs_wreq_n_211}),
        .\data_p1_reg[74]_0 (beat_len1),
        .\data_p2_reg[95]_0 ({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .\end_addr_reg[15] ({\end_addr[15]_i_2_n_0 ,\end_addr[15]_i_3_n_0 ,\end_addr[15]_i_4_n_0 ,\end_addr[15]_i_5_n_0 ,\end_addr[15]_i_6_n_0 ,\end_addr[15]_i_7_n_0 ,\end_addr[15]_i_8_n_0 ,\end_addr[15]_i_9_n_0 }),
        .\end_addr_reg[23] ({\end_addr[23]_i_2_n_0 ,\end_addr[23]_i_3_n_0 ,\end_addr[23]_i_4_n_0 ,\end_addr[23]_i_5_n_0 ,\end_addr[23]_i_6_n_0 ,\end_addr[23]_i_7_n_0 ,\end_addr[23]_i_8_n_0 ,\end_addr[23]_i_9_n_0 }),
        .\end_addr_reg[31] ({\end_addr[31]_i_2_n_0 ,\end_addr[31]_i_3_n_0 ,\end_addr[31]_i_4_n_0 ,\end_addr[31]_i_5_n_0 ,\end_addr[31]_i_6_n_0 ,\end_addr[31]_i_7_n_0 ,\end_addr[31]_i_8_n_0 ,\end_addr[31]_i_9_n_0 }),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\state_reg[0]_0 (wreq_valid),
        .tmp_valid(tmp_valid));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_resp_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] ,\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] ,\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] ,\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] ,\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_211),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_201),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_200),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_199),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_198),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_197),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_196),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_195),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_194),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_193),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_192),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_210),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_191),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_190),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_189),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_188),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_187),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_186),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_185),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_184),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_183),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_182),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_209),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_181),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_180),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_179),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_178),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_177),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_176),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_175),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_174),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_173),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_172),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_208),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_171),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_170),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_169),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_168),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_167),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_166),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_165),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_164),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_163),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_162),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_207),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_161),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_160),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_206),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_205),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_204),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_203),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_202),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_6),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in_1[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in_1[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in_1[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in_1[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in_1[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in_1[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in_1[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in_1[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in_1[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in_1[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in_1[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in_1[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in_1[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in_1[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in_1[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in_1[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in_1[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in_1[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in_1[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in_1[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in_1[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in_1[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in_1[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in_1[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(p_0_in_1[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(p_0_in_1[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(p_0_in_1[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(p_0_in_1[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(p_0_in_1[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(p_0_in_1[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(p_0_in_1[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(p_0_in_1[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(p_0_in_1[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in_1[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in_1[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WSTRB_Dummy[0]),
        .Q(strb_buf[0]),
        .R(wreq_throttle_n_43));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WSTRB_Dummy[1]),
        .Q(strb_buf[1]),
        .R(wreq_throttle_n_43));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WSTRB_Dummy[2]),
        .Q(strb_buf[2]),
        .R(wreq_throttle_n_43));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(data_buf),
        .D(WSTRB_Dummy[3]),
        .Q(strb_buf[3]),
        .R(wreq_throttle_n_43));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_11),
        .Q(wreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(\dout_reg[36] ),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(burst_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(wreq_throttle_n_43),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .data_buf(data_buf),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[2] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\dout_reg[35] ({strb_buf,\data_buf_reg_n_0_[31] ,\data_buf_reg_n_0_[30] ,\data_buf_reg_n_0_[29] ,\data_buf_reg_n_0_[28] ,\data_buf_reg_n_0_[27] ,\data_buf_reg_n_0_[26] ,\data_buf_reg_n_0_[25] ,\data_buf_reg_n_0_[24] ,\data_buf_reg_n_0_[23] ,\data_buf_reg_n_0_[22] ,\data_buf_reg_n_0_[21] ,\data_buf_reg_n_0_[20] ,\data_buf_reg_n_0_[19] ,\data_buf_reg_n_0_[18] ,\data_buf_reg_n_0_[17] ,\data_buf_reg_n_0_[16] ,\data_buf_reg_n_0_[15] ,\data_buf_reg_n_0_[14] ,\data_buf_reg_n_0_[13] ,\data_buf_reg_n_0_[12] ,\data_buf_reg_n_0_[11] ,\data_buf_reg_n_0_[10] ,\data_buf_reg_n_0_[9] ,\data_buf_reg_n_0_[8] ,\data_buf_reg_n_0_[7] ,\data_buf_reg_n_0_[6] ,\data_buf_reg_n_0_[5] ,\data_buf_reg_n_0_[4] ,\data_buf_reg_n_0_[3] ,\data_buf_reg_n_0_[2] ,\data_buf_reg_n_0_[1] ,\data_buf_reg_n_0_[0] }),
        .\dout_reg[36] (WLAST_Dummy_reg_n_0),
        .full_n_reg(WREADY_Dummy),
        .full_n_reg_0(wreq_throttle_n_42),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .wdata_valid(wdata_valid));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    CO,
    \ap_CS_fsm_reg[71] ,
    \ap_CS_fsm_reg[71]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    D,
    \input_pixel_reg_reg_186_reg[7]_0 ,
    \ap_CS_fsm_reg[71]_1 ,
    din,
    ap_rst_n_inv,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    S,
    \output_pixel_req_reg_191_reg[7]_0 ,
    Q,
    gmem_WREADY,
    gmem_RVALID,
    \raddr_reg[7]_i_6 ,
    ap_loop_init_int_reg,
    grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg,
    ap_loop_init_int_reg_0,
    icmp_ln11_fu_123_p2_carry__0_0,
    icmp_ln14_fu_143_p2_carry_0,
    \input_pixel_reg_reg_186_reg[7]_1 ,
    \output_pixel_req_reg_191_reg[7]_1 ,
    \output_pixel_req_reg_191_reg[7]_2 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output [0:0]CO;
  output \ap_CS_fsm_reg[71] ;
  output \ap_CS_fsm_reg[71]_0 ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [1:0]D;
  output [7:0]\input_pixel_reg_reg_186_reg[7]_0 ;
  output \ap_CS_fsm_reg[71]_1 ;
  output [7:0]din;
  input ap_rst_n_inv;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]S;
  input [7:0]\output_pixel_req_reg_191_reg[7]_0 ;
  input [1:0]Q;
  input gmem_WREADY;
  input gmem_RVALID;
  input [0:0]\raddr_reg[7]_i_6 ;
  input ap_loop_init_int_reg;
  input grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg;
  input ap_loop_init_int_reg_0;
  input [31:0]icmp_ln11_fu_123_p2_carry__0_0;
  input [7:0]icmp_ln14_fu_143_p2_carry_0;
  input [7:0]\input_pixel_reg_reg_186_reg[7]_1 ;
  input \output_pixel_req_reg_191_reg[7]_1 ;
  input [7:0]\output_pixel_req_reg_191_reg[7]_2 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]Q;
  wire [7:0]S;
  wire [31:0]add_ln11_fu_129_p2;
  wire add_ln11_fu_129_p2_carry__0_n_0;
  wire add_ln11_fu_129_p2_carry__0_n_1;
  wire add_ln11_fu_129_p2_carry__0_n_2;
  wire add_ln11_fu_129_p2_carry__0_n_3;
  wire add_ln11_fu_129_p2_carry__0_n_4;
  wire add_ln11_fu_129_p2_carry__0_n_5;
  wire add_ln11_fu_129_p2_carry__0_n_6;
  wire add_ln11_fu_129_p2_carry__0_n_7;
  wire add_ln11_fu_129_p2_carry__1_n_0;
  wire add_ln11_fu_129_p2_carry__1_n_1;
  wire add_ln11_fu_129_p2_carry__1_n_2;
  wire add_ln11_fu_129_p2_carry__1_n_3;
  wire add_ln11_fu_129_p2_carry__1_n_4;
  wire add_ln11_fu_129_p2_carry__1_n_5;
  wire add_ln11_fu_129_p2_carry__1_n_6;
  wire add_ln11_fu_129_p2_carry__1_n_7;
  wire add_ln11_fu_129_p2_carry__2_n_2;
  wire add_ln11_fu_129_p2_carry__2_n_3;
  wire add_ln11_fu_129_p2_carry__2_n_4;
  wire add_ln11_fu_129_p2_carry__2_n_5;
  wire add_ln11_fu_129_p2_carry__2_n_6;
  wire add_ln11_fu_129_p2_carry__2_n_7;
  wire add_ln11_fu_129_p2_carry_n_0;
  wire add_ln11_fu_129_p2_carry_n_1;
  wire add_ln11_fu_129_p2_carry_n_2;
  wire add_ln11_fu_129_p2_carry_n_3;
  wire add_ln11_fu_129_p2_carry_n_4;
  wire add_ln11_fu_129_p2_carry_n_5;
  wire add_ln11_fu_129_p2_carry_n_6;
  wire add_ln11_fu_129_p2_carry_n_7;
  wire \ap_CS_fsm[73]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[71] ;
  wire \ap_CS_fsm_reg[71]_0 ;
  wire \ap_CS_fsm_reg[71]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire [31:0]ap_sig_allocacmp_i_1;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [7:0]din;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg;
  wire i_fu_56;
  wire \i_fu_56_reg_n_0_[0] ;
  wire \i_fu_56_reg_n_0_[10] ;
  wire \i_fu_56_reg_n_0_[11] ;
  wire \i_fu_56_reg_n_0_[12] ;
  wire \i_fu_56_reg_n_0_[13] ;
  wire \i_fu_56_reg_n_0_[14] ;
  wire \i_fu_56_reg_n_0_[15] ;
  wire \i_fu_56_reg_n_0_[16] ;
  wire \i_fu_56_reg_n_0_[17] ;
  wire \i_fu_56_reg_n_0_[18] ;
  wire \i_fu_56_reg_n_0_[19] ;
  wire \i_fu_56_reg_n_0_[1] ;
  wire \i_fu_56_reg_n_0_[20] ;
  wire \i_fu_56_reg_n_0_[21] ;
  wire \i_fu_56_reg_n_0_[22] ;
  wire \i_fu_56_reg_n_0_[23] ;
  wire \i_fu_56_reg_n_0_[24] ;
  wire \i_fu_56_reg_n_0_[25] ;
  wire \i_fu_56_reg_n_0_[26] ;
  wire \i_fu_56_reg_n_0_[27] ;
  wire \i_fu_56_reg_n_0_[28] ;
  wire \i_fu_56_reg_n_0_[29] ;
  wire \i_fu_56_reg_n_0_[2] ;
  wire \i_fu_56_reg_n_0_[30] ;
  wire \i_fu_56_reg_n_0_[31] ;
  wire \i_fu_56_reg_n_0_[3] ;
  wire \i_fu_56_reg_n_0_[4] ;
  wire \i_fu_56_reg_n_0_[5] ;
  wire \i_fu_56_reg_n_0_[6] ;
  wire \i_fu_56_reg_n_0_[7] ;
  wire \i_fu_56_reg_n_0_[8] ;
  wire \i_fu_56_reg_n_0_[9] ;
  wire icmp_ln11_fu_123_p2;
  wire [31:0]icmp_ln11_fu_123_p2_carry__0_0;
  wire icmp_ln11_fu_123_p2_carry__0_n_6;
  wire icmp_ln11_fu_123_p2_carry__0_n_7;
  wire icmp_ln11_fu_123_p2_carry_n_0;
  wire icmp_ln11_fu_123_p2_carry_n_1;
  wire icmp_ln11_fu_123_p2_carry_n_2;
  wire icmp_ln11_fu_123_p2_carry_n_3;
  wire icmp_ln11_fu_123_p2_carry_n_4;
  wire icmp_ln11_fu_123_p2_carry_n_5;
  wire icmp_ln11_fu_123_p2_carry_n_6;
  wire icmp_ln11_fu_123_p2_carry_n_7;
  wire [7:0]icmp_ln14_fu_143_p2_carry_0;
  wire icmp_ln14_fu_143_p2_carry__0_n_1;
  wire icmp_ln14_fu_143_p2_carry__0_n_2;
  wire icmp_ln14_fu_143_p2_carry__0_n_3;
  wire icmp_ln14_fu_143_p2_carry__0_n_4;
  wire icmp_ln14_fu_143_p2_carry__0_n_5;
  wire icmp_ln14_fu_143_p2_carry__0_n_6;
  wire icmp_ln14_fu_143_p2_carry__0_n_7;
  wire icmp_ln14_fu_143_p2_carry_i_1_n_0;
  wire icmp_ln14_fu_143_p2_carry_i_2_n_0;
  wire icmp_ln14_fu_143_p2_carry_i_3_n_0;
  wire icmp_ln14_fu_143_p2_carry_i_4_n_0;
  wire icmp_ln14_fu_143_p2_carry_n_0;
  wire icmp_ln14_fu_143_p2_carry_n_1;
  wire icmp_ln14_fu_143_p2_carry_n_2;
  wire icmp_ln14_fu_143_p2_carry_n_3;
  wire icmp_ln14_fu_143_p2_carry_n_4;
  wire icmp_ln14_fu_143_p2_carry_n_5;
  wire icmp_ln14_fu_143_p2_carry_n_6;
  wire icmp_ln14_fu_143_p2_carry_n_7;
  wire [7:0]\input_pixel_reg_reg_186_reg[7]_0 ;
  wire [7:0]\input_pixel_reg_reg_186_reg[7]_1 ;
  wire [7:0]\output_pixel_req_reg_191_reg[7]_0 ;
  wire \output_pixel_req_reg_191_reg[7]_1 ;
  wire [7:0]\output_pixel_req_reg_191_reg[7]_2 ;
  wire [0:0]\raddr_reg[7]_i_6 ;
  wire [7:6]NLW_add_ln11_fu_129_p2_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln11_fu_129_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln11_fu_123_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln11_fu_123_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln11_fu_123_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln14_fu_143_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln14_fu_143_p2_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln11_fu_129_p2_carry
       (.CI(ap_sig_allocacmp_i_1[0]),
        .CI_TOP(1'b0),
        .CO({add_ln11_fu_129_p2_carry_n_0,add_ln11_fu_129_p2_carry_n_1,add_ln11_fu_129_p2_carry_n_2,add_ln11_fu_129_p2_carry_n_3,add_ln11_fu_129_p2_carry_n_4,add_ln11_fu_129_p2_carry_n_5,add_ln11_fu_129_p2_carry_n_6,add_ln11_fu_129_p2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln11_fu_129_p2[8:1]),
        .S(ap_sig_allocacmp_i_1[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln11_fu_129_p2_carry__0
       (.CI(add_ln11_fu_129_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln11_fu_129_p2_carry__0_n_0,add_ln11_fu_129_p2_carry__0_n_1,add_ln11_fu_129_p2_carry__0_n_2,add_ln11_fu_129_p2_carry__0_n_3,add_ln11_fu_129_p2_carry__0_n_4,add_ln11_fu_129_p2_carry__0_n_5,add_ln11_fu_129_p2_carry__0_n_6,add_ln11_fu_129_p2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln11_fu_129_p2[16:9]),
        .S(ap_sig_allocacmp_i_1[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln11_fu_129_p2_carry__1
       (.CI(add_ln11_fu_129_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln11_fu_129_p2_carry__1_n_0,add_ln11_fu_129_p2_carry__1_n_1,add_ln11_fu_129_p2_carry__1_n_2,add_ln11_fu_129_p2_carry__1_n_3,add_ln11_fu_129_p2_carry__1_n_4,add_ln11_fu_129_p2_carry__1_n_5,add_ln11_fu_129_p2_carry__1_n_6,add_ln11_fu_129_p2_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln11_fu_129_p2[24:17]),
        .S(ap_sig_allocacmp_i_1[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln11_fu_129_p2_carry__2
       (.CI(add_ln11_fu_129_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln11_fu_129_p2_carry__2_CO_UNCONNECTED[7:6],add_ln11_fu_129_p2_carry__2_n_2,add_ln11_fu_129_p2_carry__2_n_3,add_ln11_fu_129_p2_carry__2_n_4,add_ln11_fu_129_p2_carry__2_n_5,add_ln11_fu_129_p2_carry__2_n_6,add_ln11_fu_129_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln11_fu_129_p2_carry__2_O_UNCONNECTED[7],add_ln11_fu_129_p2[31:25]}),
        .S({1'b0,ap_sig_allocacmp_i_1[31:25]}));
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[73]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_WREADY),
        .O(\ap_CS_fsm[73]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDD0D000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_WREADY),
        .I4(icmp_ln11_fu_123_p2),
        .I5(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E000E0FFFFFFFF)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(gmem_WREADY),
        .I5(gmem_RVALID),
        .O(\bus_wide_gen.ready_for_data__0 ));
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln11_fu_123_p2),
        .D(D),
        .E(i_fu_56),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_1),
        .\ap_CS_fsm_reg[71] (\ap_CS_fsm_reg[71]_1 ),
        .\ap_CS_fsm_reg[72] (\ap_CS_fsm[73]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg(grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121_ap_start_reg),
        .\i_fu_56_reg[0] (add_ln11_fu_129_p2[0]),
        .\i_fu_56_reg[0]_0 (ap_enable_reg_pp0_iter1),
        .\i_fu_56_reg[0]_1 (ap_enable_reg_pp0_iter3),
        .\i_fu_56_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .\i_fu_56_reg[31] ({\i_fu_56_reg_n_0_[31] ,\i_fu_56_reg_n_0_[30] ,\i_fu_56_reg_n_0_[29] ,\i_fu_56_reg_n_0_[28] ,\i_fu_56_reg_n_0_[27] ,\i_fu_56_reg_n_0_[26] ,\i_fu_56_reg_n_0_[25] ,\i_fu_56_reg_n_0_[24] ,\i_fu_56_reg_n_0_[23] ,\i_fu_56_reg_n_0_[22] ,\i_fu_56_reg_n_0_[21] ,\i_fu_56_reg_n_0_[20] ,\i_fu_56_reg_n_0_[19] ,\i_fu_56_reg_n_0_[18] ,\i_fu_56_reg_n_0_[17] ,\i_fu_56_reg_n_0_[16] ,\i_fu_56_reg_n_0_[15] ,\i_fu_56_reg_n_0_[14] ,\i_fu_56_reg_n_0_[13] ,\i_fu_56_reg_n_0_[12] ,\i_fu_56_reg_n_0_[11] ,\i_fu_56_reg_n_0_[10] ,\i_fu_56_reg_n_0_[9] ,\i_fu_56_reg_n_0_[8] ,\i_fu_56_reg_n_0_[7] ,\i_fu_56_reg_n_0_[6] ,\i_fu_56_reg_n_0_[5] ,\i_fu_56_reg_n_0_[4] ,\i_fu_56_reg_n_0_[3] ,\i_fu_56_reg_n_0_[2] ,\i_fu_56_reg_n_0_[1] ,\i_fu_56_reg_n_0_[0] }),
        .icmp_ln11_fu_123_p2_carry__0(icmp_ln11_fu_123_p2_carry__0_0));
  LUT6 #(
    .INIT(64'h1FFF1FFFFFFF1FFF)) 
    full_n_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(gmem_RVALID),
        .O(\ap_CS_fsm_reg[71] ));
  FDRE \i_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[0]),
        .Q(\i_fu_56_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[10]),
        .Q(\i_fu_56_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[11]),
        .Q(\i_fu_56_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[12]),
        .Q(\i_fu_56_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[13]),
        .Q(\i_fu_56_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[14]),
        .Q(\i_fu_56_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[15]),
        .Q(\i_fu_56_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[16]),
        .Q(\i_fu_56_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[17]),
        .Q(\i_fu_56_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[18]),
        .Q(\i_fu_56_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[19]),
        .Q(\i_fu_56_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[1]),
        .Q(\i_fu_56_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[20]),
        .Q(\i_fu_56_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[21]),
        .Q(\i_fu_56_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[22]),
        .Q(\i_fu_56_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[23]),
        .Q(\i_fu_56_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[24]),
        .Q(\i_fu_56_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[25]),
        .Q(\i_fu_56_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[26]),
        .Q(\i_fu_56_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[27]),
        .Q(\i_fu_56_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[28]),
        .Q(\i_fu_56_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[29]),
        .Q(\i_fu_56_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[2]),
        .Q(\i_fu_56_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[30]),
        .Q(\i_fu_56_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[31]),
        .Q(\i_fu_56_reg_n_0_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[3]),
        .Q(\i_fu_56_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[4]),
        .Q(\i_fu_56_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[5]),
        .Q(\i_fu_56_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[6]),
        .Q(\i_fu_56_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[7]),
        .Q(\i_fu_56_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[8]),
        .Q(\i_fu_56_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE \i_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln11_fu_129_p2[9]),
        .Q(\i_fu_56_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  CARRY8 icmp_ln11_fu_123_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln11_fu_123_p2_carry_n_0,icmp_ln11_fu_123_p2_carry_n_1,icmp_ln11_fu_123_p2_carry_n_2,icmp_ln11_fu_123_p2_carry_n_3,icmp_ln11_fu_123_p2_carry_n_4,icmp_ln11_fu_123_p2_carry_n_5,icmp_ln11_fu_123_p2_carry_n_6,icmp_ln11_fu_123_p2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln11_fu_123_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}));
  CARRY8 icmp_ln11_fu_123_p2_carry__0
       (.CI(icmp_ln11_fu_123_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln11_fu_123_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln11_fu_123_p2,icmp_ln11_fu_123_p2_carry__0_n_6,icmp_ln11_fu_123_p2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln11_fu_123_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln14_fu_143_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln14_fu_143_p2_carry_n_0,icmp_ln14_fu_143_p2_carry_n_1,icmp_ln14_fu_143_p2_carry_n_2,icmp_ln14_fu_143_p2_carry_n_3,icmp_ln14_fu_143_p2_carry_n_4,icmp_ln14_fu_143_p2_carry_n_5,icmp_ln14_fu_143_p2_carry_n_6,icmp_ln14_fu_143_p2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln14_fu_143_p2_carry_i_1_n_0,icmp_ln14_fu_143_p2_carry_i_2_n_0,icmp_ln14_fu_143_p2_carry_i_3_n_0,icmp_ln14_fu_143_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln14_fu_143_p2_carry_O_UNCONNECTED[7:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln14_fu_143_p2_carry__0
       (.CI(icmp_ln14_fu_143_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({CO,icmp_ln14_fu_143_p2_carry__0_n_1,icmp_ln14_fu_143_p2_carry__0_n_2,icmp_ln14_fu_143_p2_carry__0_n_3,icmp_ln14_fu_143_p2_carry__0_n_4,icmp_ln14_fu_143_p2_carry__0_n_5,icmp_ln14_fu_143_p2_carry__0_n_6,icmp_ln14_fu_143_p2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln14_fu_143_p2_carry__0_O_UNCONNECTED[7:0]),
        .S(\output_pixel_req_reg_191_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln14_fu_143_p2_carry_i_1
       (.I0(\input_pixel_reg_reg_186_reg[7]_0 [7]),
        .I1(icmp_ln14_fu_143_p2_carry_0[7]),
        .I2(\input_pixel_reg_reg_186_reg[7]_0 [6]),
        .I3(icmp_ln14_fu_143_p2_carry_0[6]),
        .O(icmp_ln14_fu_143_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln14_fu_143_p2_carry_i_2
       (.I0(\input_pixel_reg_reg_186_reg[7]_0 [5]),
        .I1(icmp_ln14_fu_143_p2_carry_0[5]),
        .I2(\input_pixel_reg_reg_186_reg[7]_0 [4]),
        .I3(icmp_ln14_fu_143_p2_carry_0[4]),
        .O(icmp_ln14_fu_143_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln14_fu_143_p2_carry_i_3
       (.I0(\input_pixel_reg_reg_186_reg[7]_0 [3]),
        .I1(icmp_ln14_fu_143_p2_carry_0[3]),
        .I2(\input_pixel_reg_reg_186_reg[7]_0 [2]),
        .I3(icmp_ln14_fu_143_p2_carry_0[2]),
        .O(icmp_ln14_fu_143_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln14_fu_143_p2_carry_i_4
       (.I0(\input_pixel_reg_reg_186_reg[7]_0 [1]),
        .I1(icmp_ln14_fu_143_p2_carry_0[1]),
        .I2(\input_pixel_reg_reg_186_reg[7]_0 [0]),
        .I3(icmp_ln14_fu_143_p2_carry_0[0]),
        .O(icmp_ln14_fu_143_p2_carry_i_4_n_0));
  FDRE \input_pixel_reg_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [0]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \input_pixel_reg_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [1]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \input_pixel_reg_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [2]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \input_pixel_reg_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [3]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \input_pixel_reg_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [4]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \input_pixel_reg_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [5]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \input_pixel_reg_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [6]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \input_pixel_reg_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\input_pixel_reg_reg_186_reg[7]_1 [7]),
        .Q(\input_pixel_reg_reg_186_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \output_pixel_req_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [0]),
        .Q(din[0]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  FDRE \output_pixel_req_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [1]),
        .Q(din[1]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  FDRE \output_pixel_req_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [2]),
        .Q(din[2]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  FDRE \output_pixel_req_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [3]),
        .Q(din[3]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  FDRE \output_pixel_req_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [4]),
        .Q(din[4]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  FDRE \output_pixel_req_reg_191_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [5]),
        .Q(din[5]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  FDRE \output_pixel_req_reg_191_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [6]),
        .Q(din[6]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  FDRE \output_pixel_req_reg_191_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_pixel_req_reg_191_reg[7]_2 [7]),
        .Q(din[7]),
        .R(\output_pixel_req_reg_191_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr_reg[7]_i_9 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\raddr_reg[7]_i_6 ),
        .O(\ap_CS_fsm_reg[71]_0 ));
endmodule

module vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00_mul_32s_32s_32_1_1
   (ap_clk_0,
    DSP_ALU_INST,
    E,
    ap_clk,
    ap_rst_n_inv,
    D,
    DSP_ALU_INST_0);
  output [31:0]ap_clk_0;
  input [0:0]DSP_ALU_INST;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]D;
  input [31:0]DSP_ALU_INST_0;

  wire [31:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire ap_clk;
  wire [31:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_58;
  wire dout__0_n_59;
  wire dout__0_n_60;
  wire dout__0_n_61;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_58;
  wire dout__1_n_59;
  wire dout__1_n_60;
  wire dout__1_n_61;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_89;
  wire dout_n_90;
  wire dout_n_91;
  wire dout_n_92;
  wire dout_n_93;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire \mul_reg_162[23]_i_2_n_0 ;
  wire \mul_reg_162[23]_i_3_n_0 ;
  wire \mul_reg_162[23]_i_4_n_0 ;
  wire \mul_reg_162[23]_i_5_n_0 ;
  wire \mul_reg_162[23]_i_6_n_0 ;
  wire \mul_reg_162[23]_i_7_n_0 ;
  wire \mul_reg_162[23]_i_8_n_0 ;
  wire \mul_reg_162[31]_i_2_n_0 ;
  wire \mul_reg_162[31]_i_3_n_0 ;
  wire \mul_reg_162[31]_i_4_n_0 ;
  wire \mul_reg_162[31]_i_5_n_0 ;
  wire \mul_reg_162[31]_i_6_n_0 ;
  wire \mul_reg_162[31]_i_7_n_0 ;
  wire \mul_reg_162[31]_i_8_n_0 ;
  wire \mul_reg_162[31]_i_9_n_0 ;
  wire \mul_reg_162_reg[23]_i_1_n_0 ;
  wire \mul_reg_162_reg[23]_i_1_n_1 ;
  wire \mul_reg_162_reg[23]_i_1_n_2 ;
  wire \mul_reg_162_reg[23]_i_1_n_3 ;
  wire \mul_reg_162_reg[23]_i_1_n_4 ;
  wire \mul_reg_162_reg[23]_i_1_n_5 ;
  wire \mul_reg_162_reg[23]_i_1_n_6 ;
  wire \mul_reg_162_reg[23]_i_1_n_7 ;
  wire \mul_reg_162_reg[31]_i_1_n_1 ;
  wire \mul_reg_162_reg[31]_i_1_n_2 ;
  wire \mul_reg_162_reg[31]_i_1_n_3 ;
  wire \mul_reg_162_reg[31]_i_1_n_4 ;
  wire \mul_reg_162_reg[31]_i_1_n_5 ;
  wire \mul_reg_162_reg[31]_i_1_n_6 ;
  wire \mul_reg_162_reg[31]_i_1_n_7 ;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_dout_XOROUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_dout__0_XOROUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_dout__1_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_mul_reg_162_reg[31]_i_1_CO_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,dout_n_89,dout_n_90,dout_n_91,dout_n_92,dout_n_93,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_dout_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_58,dout__0_n_59,dout__0_n_60,dout__0_n_61,dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,ap_clk_0[15:0]}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109,dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153}),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_dout__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_58,dout__1_n_59,dout__1_n_60,dout__1_n_61,dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109,dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_dout__1_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[23]_i_2 
       (.I0(dout__1_n_99),
        .I1(dout_n_99),
        .O(\mul_reg_162[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[23]_i_3 
       (.I0(dout__1_n_100),
        .I1(dout_n_100),
        .O(\mul_reg_162[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[23]_i_4 
       (.I0(dout__1_n_101),
        .I1(dout_n_101),
        .O(\mul_reg_162[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[23]_i_5 
       (.I0(dout__1_n_102),
        .I1(dout_n_102),
        .O(\mul_reg_162[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[23]_i_6 
       (.I0(dout__1_n_103),
        .I1(dout_n_103),
        .O(\mul_reg_162[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[23]_i_7 
       (.I0(dout__1_n_104),
        .I1(dout_n_104),
        .O(\mul_reg_162[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[23]_i_8 
       (.I0(dout__1_n_105),
        .I1(dout_n_105),
        .O(\mul_reg_162[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_2 
       (.I0(dout__1_n_91),
        .I1(dout_n_91),
        .O(\mul_reg_162[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_3 
       (.I0(dout__1_n_92),
        .I1(dout_n_92),
        .O(\mul_reg_162[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_4 
       (.I0(dout__1_n_93),
        .I1(dout_n_93),
        .O(\mul_reg_162[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_5 
       (.I0(dout__1_n_94),
        .I1(dout_n_94),
        .O(\mul_reg_162[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_6 
       (.I0(dout__1_n_95),
        .I1(dout_n_95),
        .O(\mul_reg_162[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_7 
       (.I0(dout__1_n_96),
        .I1(dout_n_96),
        .O(\mul_reg_162[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_8 
       (.I0(dout__1_n_97),
        .I1(dout_n_97),
        .O(\mul_reg_162[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_162[31]_i_9 
       (.I0(dout__1_n_98),
        .I1(dout_n_98),
        .O(\mul_reg_162[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_reg_162_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_reg_162_reg[23]_i_1_n_0 ,\mul_reg_162_reg[23]_i_1_n_1 ,\mul_reg_162_reg[23]_i_1_n_2 ,\mul_reg_162_reg[23]_i_1_n_3 ,\mul_reg_162_reg[23]_i_1_n_4 ,\mul_reg_162_reg[23]_i_1_n_5 ,\mul_reg_162_reg[23]_i_1_n_6 ,\mul_reg_162_reg[23]_i_1_n_7 }),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,1'b0}),
        .O(ap_clk_0[23:16]),
        .S({\mul_reg_162[23]_i_2_n_0 ,\mul_reg_162[23]_i_3_n_0 ,\mul_reg_162[23]_i_4_n_0 ,\mul_reg_162[23]_i_5_n_0 ,\mul_reg_162[23]_i_6_n_0 ,\mul_reg_162[23]_i_7_n_0 ,\mul_reg_162[23]_i_8_n_0 ,dout__0_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_reg_162_reg[31]_i_1 
       (.CI(\mul_reg_162_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_reg_162_reg[31]_i_1_CO_UNCONNECTED [7],\mul_reg_162_reg[31]_i_1_n_1 ,\mul_reg_162_reg[31]_i_1_n_2 ,\mul_reg_162_reg[31]_i_1_n_3 ,\mul_reg_162_reg[31]_i_1_n_4 ,\mul_reg_162_reg[31]_i_1_n_5 ,\mul_reg_162_reg[31]_i_1_n_6 ,\mul_reg_162_reg[31]_i_1_n_7 }),
        .DI({1'b0,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(ap_clk_0[31:24]),
        .S({\mul_reg_162[31]_i_2_n_0 ,\mul_reg_162[31]_i_3_n_0 ,\mul_reg_162[31]_i_4_n_0 ,\mul_reg_162[31]_i_5_n_0 ,\mul_reg_162[31]_i_6_n_0 ,\mul_reg_162[31]_i_7_n_0 ,\mul_reg_162[31]_i_8_n_0 ,\mul_reg_162[31]_i_9_n_0 }));
endmodule

(* CHECK_LICENSE_TYPE = "vitis_design_image_thresholding_kernel00_1_0,image_thresholding_kernel00,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "image_thresholding_kernel00,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module vitis_design_image_thresholding_kernel00_1_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BID,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARID,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 150000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 150000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "141'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "141'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "141'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "141'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "141'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "141'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "141'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "141'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "141'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "141'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "141'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "141'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "141'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "141'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "141'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "141'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "141'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "141'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "141'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "141'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state120 = "141'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state121 = "141'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state122 = "141'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state123 = "141'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state124 = "141'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state125 = "141'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state126 = "141'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state127 = "141'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state128 = "141'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state129 = "141'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state130 = "141'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state131 = "141'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state132 = "141'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state133 = "141'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state134 = "141'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state135 = "141'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state136 = "141'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state137 = "141'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state138 = "141'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state139 = "141'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state14 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state140 = "141'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state141 = "141'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state15 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "141'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "141'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "141'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "141'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "141'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "141'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "141'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "141'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "141'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "141'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "141'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "141'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "141'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "141'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "141'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "141'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "141'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "141'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "141'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "141'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "141'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "141'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "141'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "141'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "141'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "141'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "141'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "141'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "141'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "141'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  vitis_design_image_thresholding_kernel00_1_0_image_thresholding_kernel00 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
