{
  "processor": "K1810VM88",
  "manufacturer": "Angstrem/Kvazar (Soviet Union)",
  "year": 1986,
  "schema_version": "1.0",
  "source": "Soviet IC catalog; Intel iAPX 86/88 User's Manual cross-reference",
  "base_architecture": "i8086",
  "base_timing_reference": "../../intel/i8086/timing/i8086_timing.json",
  "timing_notes": "Soviet clone of Intel 8088 (8-bit bus version of 8086). Same instruction cycle counts as 8086, but 8-bit external data bus means 16-bit memory accesses take two bus cycles. Used in EC-1841 and other Soviet PC clones.",
  "instruction_count": 203,
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to register"},
    {"mnemonic": "MOV", "operands": "reg, mem", "bytes": 2, "cycles": 12, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Memory to register; 8 + EA"},
    {"mnemonic": "MOV", "operands": "mem, reg", "bytes": 2, "cycles": 13, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Register to memory; 9 + EA"},
    {"mnemonic": "MOV", "operands": "reg, imm", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to register"},
    {"mnemonic": "PUSH", "operands": "reg", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register"},
    {"mnemonic": "POP", "operands": "reg", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register"},
    {"mnemonic": "LEA", "operands": "reg, mem", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load effective address; 2 + EA"},
    {"mnemonic": "ADD", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Add register to register"},
    {"mnemonic": "ADD", "operands": "reg, mem", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "memory", "flags_affected": "ODITSZAPC", "notes": "9 + EA"},
    {"mnemonic": "ADD", "operands": "reg, imm", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "SUB", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Subtract"},
    {"mnemonic": "SUB", "operands": "reg, imm", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "CMP", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Compare"},
    {"mnemonic": "CMP", "operands": "reg, imm", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "AND", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "OR", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "XOR", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "NOT", "operands": "reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": ""},
    {"mnemonic": "NEG", "operands": "reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": ""},
    {"mnemonic": "INC", "operands": "reg16", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAP", "notes": ""},
    {"mnemonic": "DEC", "operands": "reg16", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAP", "notes": ""},
    {"mnemonic": "MUL", "operands": "reg8", "bytes": 2, "cycles": 77, "category": "multiply", "addressing_mode": "register", "flags_affected": "OC", "notes": "Unsigned multiply 8-bit; 70-77 cycles"},
    {"mnemonic": "MUL", "operands": "reg16", "bytes": 2, "cycles": 133, "category": "multiply", "addressing_mode": "register", "flags_affected": "OC", "notes": "Unsigned multiply 16-bit; 118-133 cycles"},
    {"mnemonic": "DIV", "operands": "reg8", "bytes": 2, "cycles": 90, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "80-90 cycles"},
    {"mnemonic": "DIV", "operands": "reg16", "bytes": 2, "cycles": 162, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "144-162 cycles"},
    {"mnemonic": "SHL", "operands": "reg, 1", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Shift left"},
    {"mnemonic": "SHR", "operands": "reg, 1", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "ODITSZAPC", "notes": "Shift right"},
    {"mnemonic": "JMP", "operands": "short", "bytes": 2, "cycles": 15, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump short"},
    {"mnemonic": "Jcc", "operands": "short", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "16 taken, 4 not taken"},
    {"mnemonic": "CALL", "operands": "near", "bytes": 3, "cycles": 19, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call near"},
    {"mnemonic": "RET", "operands": "", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return near"},
    {"mnemonic": "LOOP", "operands": "short", "bytes": 2, "cycles": 17, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "17 taken, 5 not taken"},
    {"mnemonic": "INT", "operands": "imm8", "bytes": 2, "cycles": 51, "category": "control", "addressing_mode": "immediate", "flags_affected": "TF IF", "notes": "Software interrupt"},
    {"mnemonic": "IRET", "operands": "", "bytes": 1, "cycles": 24, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Interrupt return"},
    {"mnemonic": "MOVSB", "operands": "", "bytes": 1, "cycles": 18, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Move string byte"},
    {"mnemonic": "STOSB", "operands": "", "bytes": 1, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store string byte"},
    {"mnemonic": "LODSB", "operands": "", "bytes": 1, "cycles": 12, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Load string byte"},
    {"mnemonic": "IN", "operands": "AL, imm8", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT", "operands": "imm8, AL", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": ""},
    {"mnemonic": "CLC", "operands": "", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": ""},
    {"mnemonic": "STC", "operands": "", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": ""},
    {"mnemonic": "CLI", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "I", "notes": ""},
    {"mnemonic": "STI", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "I", "notes": ""},
    {"mnemonic": "HLT", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": ""}
  ]
}
