Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 14 08:10:06 2017
| Host         : DESKTOP-TORUKLV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_control_sets_placed.rpt
| Design       : game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           28 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+------------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+---------------+------------------------------+------------------+----------------+
|  CLK4/clock4      |               |                              |                1 |              2 |
|  CLOCK_IBUF_BUFG  |               |                              |                4 |              4 |
|  CLK40/clockOUT   |               |                              |                7 |             16 |
|  clockCur_reg_n_0 | active        |                              |                5 |             16 |
|  CLOCK_IBUF_BUFG  |               | CLK1/clear                   |                7 |             25 |
|  CLOCK_IBUF_BUFG  |               | CLK4/COUNT[0]_i_1_n_0        |                7 |             25 |
|  CLOCK_IBUF_BUFG  |               | CLK40/COUNT0_inferred__0_n_0 |                7 |             25 |
|  CLOCK_IBUF_BUFG  |               | CLK8/COUNT0_inferred__0_n_0  |                7 |             25 |
+-------------------+---------------+------------------------------+------------------+----------------+


