/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h 1.794.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5675_a0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm53324_a0
 *		bcm56634_a0
 *		bcm56634_b0
 *		bcm56524_a0
 *		bcm56524_b0
 *		bcm56685_a0
 *		bcm56685_b0
 *		bcm56334_a0
 *		bcm56334_b0
 *		bcm88230_a0
 *		bcm88230_b0
 *		bcm88230_c0
 *		bcm56840_a0
 *		bcm56840_b0
 *		bcm56142_a0
 *		bcm88640_a0
 *		bcm88650_a0
 *		bcm88650_b0
 *		bcm88660_a0
 *		bcm88850_p3
 *		bcm88732_a0
 *		bcm56440_a0
 *		bcm56440_b0
 *		bcm88030_a0
 *		bcm88030_a1
 *		bcm88030_b0
 *		bcm56640_a0
 *		bcm88750_a0
 *		bcm88750_b0
 *		bcm88754_a0
 *		bcm56850_a0
 *		bcm56450_a0
 *		bcm56340_a0
 *		bcm56150_a0
 */

#ifndef _SOC_ALLENUM_H
#define _SOC_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5675_A0)
#  define BCM_5675_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_A0)
#  define BCM_56504_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_B0)
#  define BCM_56504_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56304_B0)
#  define BCM_56304_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56314_A0)
#  define BCM_56314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56102_A0)
#  define BCM_56102_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56112_A0)
#  define BCM_56112_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56800_A0)
#  define BCM_56800_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56580_A0)
#  define BCM_56800_A0
#  define BCM_56580_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56700_A0)
#  define BCM_56800_A0
#  define BCM_56700_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56218_A0)
#  define BCM_56218_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56514_A0)
#  define BCM_56514_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_A0)
#  define BCM_56624_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_B0)
#  define BCM_56624_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_A0)
#  define BCM_56680_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_B0)
#  define BCM_56680_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_A0)
#  define BCM_56224_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_B0)
#  define BCM_56224_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56820_A0)
#  define BCM_56820_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56725_A0)
#  define BCM_56725_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53314_A0)
#  define BCM_53314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53324_A0)
#  define BCM_53324_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_A0)
#  define BCM_56634_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_B0)
#  define BCM_56634_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_A0)
#  define BCM_56524_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_B0)
#  define BCM_56524_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_A0)
#  define BCM_56685_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_B0)
#  define BCM_56685_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_A0)
#  define BCM_56334_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_B0)
#  define BCM_56334_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_A0)
#  define BCM_88230_A0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_B0)
#  define BCM_88230_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_C0)
#  define BCM_88230_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_A0)
#  define BCM_56840_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_B0)
#  define BCM_56840_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56142_A0)
#  define BCM_56142_A0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88640_A0)
#  define BCM_88640_A0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88650_A0)
#  define BCM_88650_A0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88650_B0)
#  define BCM_88650_B0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88660_A0)
#  define BCM_88660_A0
# endif
#endif

#ifdef BCM_PETRA_SUPPORT
# if !defined(NO_BCM_88850_P3)
#  define BCM_88850_P3
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_88732_A0)
#  define BCM_88732_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56440_A0)
#  define BCM_56440_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56440_B0)
#  define BCM_56440_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88030_A0)
#  define BCM_88030_A0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88030_A1)
#  define BCM_88030_A1
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88030_B0)
#  define BCM_88030_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56640_A0)
#  define BCM_56640_A0
# endif
#endif

#ifdef BCM_DFE_SUPPORT
# if !defined(NO_BCM_88750_A0)
#  define BCM_88750_A0
# endif
#endif

#ifdef BCM_DFE_SUPPORT
# if !defined(NO_BCM_88750_B0)
#  define BCM_88750_B0
# endif
#endif

#ifdef BCM_DFE_SUPPORT
# if !defined(NO_BCM_88754_A0)
#  define BCM_88754_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56850_A0)
#  define BCM_56850_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56450_A0)
#  define BCM_56450_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56340_A0)
#  define BCM_56340_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56150_A0)
#  define BCM_56150_A0
# endif
#endif

typedef int soc_reg_t;

#define INVALIDr -1
#define A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr 0
#define A9JTAG_M0_IDM_IDM_RESET_STATUSr 1
#define A9JTAG_M0_IDM_IO_CONTROL_DIRECTr 2
#define A9JTAG_M0_IDM_IO_STATUSr 3
#define A9JTAG_M0_IDM_RESET_CONTROLr 4
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 5
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr 6
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr 7
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr 8
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr 9
#define A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr 10
#define A9JTAG_S0_IDM_IDM_INTERRUPT_STATUSr 11
#define A9JTAG_S0_IDM_IDM_RESET_READ_IDr 12
#define A9JTAG_S0_IDM_IDM_RESET_STATUSr 13
#define A9JTAG_S0_IDM_IDM_RESET_WRITE_IDr 14
#define A9JTAG_S0_IDM_RESET_CONTROLr 15
#define ACCEPTABLEFRAMETYPEr 16
#define ACCEPTABLEFRAMETYPETABLE_0r 17
#define ACCEPTABLEFRAMETYPETABLE_1r 18
#define ACL_GENERAL_CONFIGURATIONr 19
#define ACL_RECEIVEDr 20
#define ACL_TCAM_ACCESSENABLERr 21
#define ACTIONPROFILE1r 22
#define ACTIONPROFILE2r 23
#define ACTIONPROFILE3r 24
#define ACTIONPROFILEACCEPTABLEFRAMETYPESr 25
#define ACTIONPROFILEDANOTFOUNDMAPr 26
#define ACTIONPROFILEGENERALr 27
#define ACTIONPROFILEMCRPFr 28
#define ACTIONPROFILEPBPSADROPMAPr 29
#define ACTIONPROFILESADROPMAPr 30
#define ACTIONPROFILESAMEINTERFACEr 31
#define ACTIONPROFILESANOTFOUNDMAPr 32
#define ACTIONPROFILEUCRPFr 33
#define ACTION_CONTROL_TMr 34
#define ACTIVATETIMERr 35
#define ACTIVEPUSHQUEUEIDr 36
#define ACTIVEQUEUECOUNTr 37
#define AC_OPERATINGCONDITIONS1r 38
#define AC_OPERATINGCONDITIONS2r 39
#define AC_OPERATINGCONDITIONS3r 40
#define AC_OPERATINGCONDITIONS4r 41
#define ADVASTATISTICSENr 42
#define AGER_CONFIG0r 43
#define AGER_CONFIG1r 44
#define AGER_EVENT_STATUSr 45
#define AGER_EVENT_THRESHr 46
#define AGER_STATUSr 47
#define AGER_THRESH_0r 48
#define AGER_THRESH_1r 49
#define AGER_THRESH_2r 50
#define AGER_THRESH_3r 51
#define AGER_THRESH_4r 52
#define AGER_THRESH_5r 53
#define AGER_THRESH_6r 54
#define AGER_THRESH_7r 55
#define AGER_THRESH_8r 56
#define AGER_THRESH_9r 57
#define AGER_THRESH_10r 58
#define AGER_THRESH_11r 59
#define AGER_THRESH_12r 60
#define AGER_THRESH_13r 61
#define AGER_THRESH_14r 62
#define AGER_THRESH_15r 63
#define AGINGCTRMEMDEBUGr 64
#define AGINGEXPMEMDEBUGr 65
#define AGING_CTR_ECC_CONTROL_EXTr 66
#define AGING_CTR_ECC_CONTROL_INTr 67
#define AGING_CTR_MEM_DEBUGr 68
#define AGING_DFT_CNT_EXTr 69
#define AGING_DFT_CNT_INTr 70
#define AGING_ERROR_EXTr 71
#define AGING_ERROR_INTr 72
#define AGING_ERROR_MASK_EXTr 73
#define AGING_ERROR_MASK_INTr 74
#define AGING_EXP_ECC_CONTROL_EXTr 75
#define AGING_EXP_ECC_CONTROL_INTr 76
#define AGING_EXP_MEM_DEBUGr 77
#define AGING_LMT_ECC_CONTROL_EXTr 78
#define AGING_LMT_ECC_CONTROL_INTr 79
#define ALLESADIRBRIDGESr 80
#define ALLOWED_LINKSr 81
#define ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr 82
#define ALLRBRIDGESMACCONFIGr 83
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr 84
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr 85
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr 86
#define AMAC_IDM0_IDM_INTERRUPT_STATUSr 87
#define AMAC_IDM0_IDM_RESET_CONTROLr 88
#define AMAC_IDM0_IDM_RESET_STATUSr 89
#define AMAC_IDM0_IO_CONTROL_DIRECTr 90
#define AMAC_IDM0_IO_STATUSr 91
#define AMAC_IDM1_IDM_INTERRUPT_STATUSr 92
#define AMAC_IDM1_IDM_RESET_CONTROLr 93
#define AMAC_IDM1_IDM_RESET_STATUSr 94
#define AMAC_IDM1_IO_CONTROL_DIRECTr 95
#define AMAC_IDM1_IO_STATUSr 96
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr 97
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr 98
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr 99
#define ANY_RMEP_TLV_PORT_UP_STATUSr 100
#define AOPSTHr 101
#define APBV_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 102
#define APBV_S0_IDM_IDM_ERROR_LOG_COMPLETEr 103
#define APBV_S0_IDM_IDM_ERROR_LOG_CONTROLr 104
#define APBV_S0_IDM_IDM_ERROR_LOG_FLAGSr 105
#define APBV_S0_IDM_IDM_ERROR_LOG_IDr 106
#define APBV_S0_IDM_IDM_ERROR_LOG_STATUSr 107
#define APBV_S0_IDM_IDM_INTERRUPT_STATUSr 108
#define APBV_S0_IDM_IDM_RESET_CONTROLr 109
#define APBV_S0_IDM_IDM_RESET_READ_IDr 110
#define APBV_S0_IDM_IDM_RESET_STATUSr 111
#define APBV_S0_IDM_IDM_RESET_WRITE_IDr 112
#define APBW_IDM_IDM_ERROR_LOG_ADDR_LSBr 113
#define APBW_IDM_IDM_ERROR_LOG_COMPLETEr 114
#define APBW_IDM_IDM_ERROR_LOG_CONTROLr 115
#define APBW_IDM_IDM_ERROR_LOG_FLAGSr 116
#define APBW_IDM_IDM_ERROR_LOG_IDr 117
#define APBW_IDM_IDM_ERROR_LOG_STATUSr 118
#define APBW_IDM_IDM_INTERRUPT_STATUSr 119
#define APBW_IDM_IDM_IO_CONTROL_DIRECTr 120
#define APBW_IDM_IDM_IO_STATUSr 121
#define APBW_IDM_IDM_RESET_CONTROLr 122
#define APBW_IDM_IDM_RESET_READ_IDr 123
#define APBW_IDM_IDM_RESET_STATUSr 124
#define APBW_IDM_IDM_RESET_WRITE_IDr 125
#define APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr 126
#define APBX_IDM_IDM_ERROR_LOG_COMPLETEr 127
#define APBX_IDM_IDM_ERROR_LOG_CONTROLr 128
#define APBX_IDM_IDM_ERROR_LOG_FLAGSr 129
#define APBX_IDM_IDM_ERROR_LOG_IDr 130
#define APBX_IDM_IDM_ERROR_LOG_STATUSr 131
#define APBX_IDM_IDM_INTERRUPT_STATUSr 132
#define APBX_IDM_IDM_IO_CONTROL_DIRECTr 133
#define APBX_IDM_IDM_RESET_CONTROLr 134
#define APBX_IDM_IDM_RESET_READ_IDr 135
#define APBX_IDM_IDM_RESET_STATUSr 136
#define APBX_IDM_IDM_RESET_WRITE_IDr 137
#define APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 138
#define APBY_S0_IDM_IDM_ERROR_LOG_COMPLETEr 139
#define APBY_S0_IDM_IDM_ERROR_LOG_CONTROLr 140
#define APBY_S0_IDM_IDM_ERROR_LOG_FLAGSr 141
#define APBY_S0_IDM_IDM_ERROR_LOG_IDr 142
#define APBY_S0_IDM_IDM_ERROR_LOG_STATUSr 143
#define APBY_S0_IDM_IDM_INTERRUPT_STATUSr 144
#define APBY_S0_IDM_IDM_RESET_CONTROLr 145
#define APBY_S0_IDM_IDM_RESET_READ_IDr 146
#define APBY_S0_IDM_IDM_RESET_STATUSr 147
#define APBY_S0_IDM_IDM_RESET_WRITE_IDr 148
#define APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 149
#define APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETEr 150
#define APBZ_S0_IDM_IDM_ERROR_LOG_CONTROLr 151
#define APBZ_S0_IDM_IDM_ERROR_LOG_FLAGSr 152
#define APBZ_S0_IDM_IDM_ERROR_LOG_IDr 153
#define APBZ_S0_IDM_IDM_ERROR_LOG_STATUSr 154
#define APBZ_S0_IDM_IDM_INTERRUPT_STATUSr 155
#define APBZ_S0_IDM_IDM_RESET_CONTROLr 156
#define APBZ_S0_IDM_IDM_RESET_READ_IDr 157
#define APBZ_S0_IDM_IDM_RESET_STATUSr 158
#define APBZ_S0_IDM_IDM_RESET_WRITE_IDr 159
#define ARBITERCONFIGURATIONr 160
#define ARB_EOP_DEBUGr 161
#define ARB_RAM_DBGCTRLr 162
#define ARP_RARP_ENABLEr 163
#define ASDACPREFIXr 164
#define ASFCONFIGr 165
#define ASFPORTSPEEDr 166
#define ASF_PORT_CFGr 167
#define ASF_PORT_SPEEDr 168
#define ASYNCFIFOCONFIGr 169
#define ASYNCHRONOUSMODEINTERRUPTSr 170
#define ASYNCHRONOUSMODEINTERRUPTSMASKREGISTERr 171
#define ATSB1_TCID_0r 172
#define ATSB1_TCID_1r 173
#define ATSB1_TCID_2r 174
#define ATSB1_TCID_3r 175
#define ATSB1_TCID_4r 176
#define ATSB1_TCID_5r 177
#define ATSB1_TCID_6r 178
#define ATSB1_TCID_7r 179
#define ATSB1_TCID_8r 180
#define ATSB1_TCID_9r 181
#define ATSB1_TCID_10r 182
#define ATSB1_TCID_11r 183
#define ATSB1_TCID_12r 184
#define ATSB1_TCID_13r 185
#define ATSB1_TCID_14r 186
#define ATSB1_TCID_15r 187
#define ATSB2_TCID_0r 188
#define ATSB2_TCID_1r 189
#define ATSB2_TCID_2r 190
#define ATSB2_TCID_3r 191
#define ATSB2_TCID_4r 192
#define ATSB2_TCID_5r 193
#define ATSB2_TCID_6r 194
#define ATSB2_TCID_7r 195
#define ATSB2_TCID_8r 196
#define ATSB2_TCID_9r 197
#define ATSB2_TCID_10r 198
#define ATSB2_TCID_11r 199
#define ATSB2_TCID_12r 200
#define ATSB2_TCID_13r 201
#define ATSB2_TCID_14r 202
#define ATSB2_TCID_15r 203
#define ATSC_TCID_0r 204
#define ATSC_TCID_1r 205
#define ATSC_TCID_2r 206
#define ATSC_TCID_3r 207
#define ATSC_TCID_4r 208
#define ATSC_TCID_5r 209
#define ATSC_TCID_6r 210
#define ATSC_TCID_7r 211
#define ATSC_TCID_8r 212
#define ATSC_TCID_9r 213
#define ATSC_TCID_10r 214
#define ATSC_TCID_11r 215
#define ATSC_TCID_12r 216
#define ATSC_TCID_13r 217
#define ATSC_TCID_14r 218
#define ATSC_TCID_15r 219
#define ATSUM1_TCID_0r 220
#define ATSUM1_TCID_1r 221
#define ATSUM1_TCID_2r 222
#define ATSUM1_TCID_3r 223
#define ATSUM1_TCID_4r 224
#define ATSUM1_TCID_5r 225
#define ATSUM1_TCID_6r 226
#define ATSUM1_TCID_7r 227
#define ATSUM1_TCID_8r 228
#define ATSUM1_TCID_9r 229
#define ATSUM1_TCID_10r 230
#define ATSUM1_TCID_11r 231
#define ATSUM1_TCID_12r 232
#define ATSUM1_TCID_13r 233
#define ATSUM1_TCID_14r 234
#define ATSUM1_TCID_15r 235
#define ATSUM2_TCID_0r 236
#define ATSUM2_TCID_1r 237
#define ATSUM2_TCID_2r 238
#define ATSUM2_TCID_3r 239
#define ATSUM2_TCID_4r 240
#define ATSUM2_TCID_5r 241
#define ATSUM2_TCID_6r 242
#define ATSUM2_TCID_7r 243
#define ATSUM2_TCID_8r 244
#define ATSUM2_TCID_9r 245
#define ATSUM2_TCID_10r 246
#define ATSUM2_TCID_11r 247
#define ATSUM2_TCID_12r 248
#define ATSUM2_TCID_13r 249
#define ATSUM2_TCID_14r 250
#define ATSUM2_TCID_15r 251
#define ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr 252
#define ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr 253
#define AUTOCREDITMECHANISMQUEUEBOUNDARIESr 254
#define AUTOCREDITMECHANISMRATECONFIGURATIONr 255
#define AUTONEGCONFIG0r 256
#define AUTONEGCONFIG1r 257
#define AUTONEGCONFIG2r 258
#define AUTONEGCONFIG3r 259
#define AUTONEG_STATUS0r 260
#define AUTONEG_STATUS1r 261
#define AUTONEG_STATUS2r 262
#define AUTONEG_STATUS3r 263
#define AUTOVOIP_OUI_1r 264
#define AUTOVOIP_OUI_2r 265
#define AUTOVOIP_OUI_3r 266
#define AUTOVOIP_OUI_4r 267
#define AUTOVOIP_OUI_5r 268
#define AUTOVOIP_OUI_6r 269
#define AUX_ARB_CONTROLr 270
#define AUX_ARB_CONTROL_2r 271
#define AUX_L2_BULK_CONTROLr 272
#define AVAILABLEFREERESOURCESr 273
#define AXIIC_A9JTAG_M0_FN_MODr 274
#define AXIIC_A9JTAG_M0_READ_QOSr 275
#define AXIIC_A9JTAG_M0_WRITE_QOSr 276
#define AXIIC_A9JTAG_S0_FN_MOD_BM_ISSr 277
#define AXIIC_A9JTAG_S0_SECURITYr 278
#define AXIIC_AMAC_FA_M0_AR_Br 279
#define AXIIC_AMAC_FA_M0_AR_Pr 280
#define AXIIC_AMAC_FA_M0_AR_Rr 281
#define AXIIC_AMAC_FA_M0_AW_Br 282
#define AXIIC_AMAC_FA_M0_AW_Pr 283
#define AXIIC_AMAC_FA_M0_AW_Rr 284
#define AXIIC_AMAC_FA_M0_FN_MODr 285
#define AXIIC_AMAC_FA_M0_KIr 286
#define AXIIC_AMAC_FA_M0_MAX_COMB_OTr 287
#define AXIIC_AMAC_FA_M0_MAX_OTr 288
#define AXIIC_AMAC_FA_M0_QOS_CNTLr 289
#define AXIIC_AMAC_FA_M0_QOS_RANGEr 290
#define AXIIC_AMAC_FA_M0_READ_QOSr 291
#define AXIIC_AMAC_FA_M0_TGT_LATENCYr 292
#define AXIIC_AMAC_FA_M0_WRITE_QOSr 293
#define AXIIC_AMAC_FA_M1_AR_Br 294
#define AXIIC_AMAC_FA_M1_AR_Pr 295
#define AXIIC_AMAC_FA_M1_AR_Rr 296
#define AXIIC_AMAC_FA_M1_AW_Br 297
#define AXIIC_AMAC_FA_M1_AW_Pr 298
#define AXIIC_AMAC_FA_M1_AW_Rr 299
#define AXIIC_AMAC_FA_M1_FN_MODr 300
#define AXIIC_AMAC_FA_M1_KIr 301
#define AXIIC_AMAC_FA_M1_MAX_COMB_OTr 302
#define AXIIC_AMAC_FA_M1_MAX_OTr 303
#define AXIIC_AMAC_FA_M1_QOS_CNTLr 304
#define AXIIC_AMAC_FA_M1_QOS_RANGEr 305
#define AXIIC_AMAC_FA_M1_READ_QOSr 306
#define AXIIC_AMAC_FA_M1_TGT_LATENCYr 307
#define AXIIC_AMAC_FA_M1_WRITE_QOSr 308
#define AXIIC_AMAC_M0_AR_Br 309
#define AXIIC_AMAC_M0_AR_Pr 310
#define AXIIC_AMAC_M0_AR_Rr 311
#define AXIIC_AMAC_M0_AW_Br 312
#define AXIIC_AMAC_M0_AW_Pr 313
#define AXIIC_AMAC_M0_AW_Rr 314
#define AXIIC_AMAC_M0_FN_MODr 315
#define AXIIC_AMAC_M0_KIr 316
#define AXIIC_AMAC_M0_MAX_COMB_OTr 317
#define AXIIC_AMAC_M0_MAX_OTr 318
#define AXIIC_AMAC_M0_QOS_CNTLr 319
#define AXIIC_AMAC_M0_QOS_RANGEr 320
#define AXIIC_AMAC_M0_READ_QOSr 321
#define AXIIC_AMAC_M0_TGT_LATENCYr 322
#define AXIIC_AMAC_M0_WRITE_QOSr 323
#define AXIIC_AMAC_M1_AR_Br 324
#define AXIIC_AMAC_M1_AR_Pr 325
#define AXIIC_AMAC_M1_AR_Rr 326
#define AXIIC_AMAC_M1_AW_Br 327
#define AXIIC_AMAC_M1_AW_Pr 328
#define AXIIC_AMAC_M1_AW_Rr 329
#define AXIIC_AMAC_M1_FN_MODr 330
#define AXIIC_AMAC_M1_KIr 331
#define AXIIC_AMAC_M1_MAX_COMB_OTr 332
#define AXIIC_AMAC_M1_MAX_OTr 333
#define AXIIC_AMAC_M1_QOS_CNTLr 334
#define AXIIC_AMAC_M1_QOS_RANGEr 335
#define AXIIC_AMAC_M1_READ_QOSr 336
#define AXIIC_AMAC_M1_TGT_LATENCYr 337
#define AXIIC_AMAC_M1_WRITE_QOSr 338
#define AXIIC_APBV_S0_SECURITYr 339
#define AXIIC_APBW_S0_SECURITYr 340
#define AXIIC_APBX_S0_SECURITYr 341
#define AXIIC_APBY_S0_SECURITYr 342
#define AXIIC_APBZ_S0_SECURITYr 343
#define AXIIC_CMCID_M0_AR_Br 344
#define AXIIC_CMCID_M0_AR_Pr 345
#define AXIIC_CMCID_M0_AR_Rr 346
#define AXIIC_CMCID_M0_AW_Br 347
#define AXIIC_CMCID_M0_AW_Pr 348
#define AXIIC_CMCID_M0_AW_Rr 349
#define AXIIC_CMCID_M0_FN_MODr 350
#define AXIIC_CMCID_M0_KIr 351
#define AXIIC_CMCID_M0_MAX_COMB_OTr 352
#define AXIIC_CMCID_M0_MAX_OTr 353
#define AXIIC_CMCID_M0_QOS_CNTLr 354
#define AXIIC_CMCID_M0_QOS_RANGEr 355
#define AXIIC_CMCID_M0_READ_QOSr 356
#define AXIIC_CMCID_M0_TGT_LATENCYr 357
#define AXIIC_CMCID_M0_WRITE_QOSr 358
#define AXIIC_CMICD_S0_FN_MOD_BM_ISSr 359
#define AXIIC_COMPONENT_ID0r 360
#define AXIIC_COMPONENT_ID1r 361
#define AXIIC_COMPONENT_ID2r 362
#define AXIIC_COMPONENT_ID3r 363
#define AXIIC_DDR_S1_FN_MOD_BM_ISSr 364
#define AXIIC_DDR_S2_FN_MOD_BM_ISSr 365
#define AXIIC_DMA_M0_AR_Br 366
#define AXIIC_DMA_M0_AR_Pr 367
#define AXIIC_DMA_M0_AR_Rr 368
#define AXIIC_DMA_M0_AW_Br 369
#define AXIIC_DMA_M0_AW_Pr 370
#define AXIIC_DMA_M0_AW_Rr 371
#define AXIIC_DMA_M0_FN_MODr 372
#define AXIIC_DMA_M0_KIr 373
#define AXIIC_DMA_M0_MAX_COMB_OTr 374
#define AXIIC_DMA_M0_MAX_OTr 375
#define AXIIC_DMA_M0_QOS_CNTLr 376
#define AXIIC_DMA_M0_QOS_RANGEr 377
#define AXIIC_DMA_M0_READ_QOSr 378
#define AXIIC_DMA_M0_TGT_LATENCYr 379
#define AXIIC_DMA_M0_WRITE_QOSr 380
#define AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSBr 381
#define AXIIC_DS_0_IDM_ERROR_LOG_COMPLETEr 382
#define AXIIC_DS_0_IDM_ERROR_LOG_CONTROLr 383
#define AXIIC_DS_0_IDM_ERROR_LOG_FLAGSr 384
#define AXIIC_DS_0_IDM_ERROR_LOG_IDr 385
#define AXIIC_DS_0_IDM_ERROR_LOG_STATUSr 386
#define AXIIC_DS_0_IDM_INTERRUPT_STATUSr 387
#define AXIIC_DS_0_IDM_RESET_READ_IDr 388
#define AXIIC_DS_0_IDM_RESET_STATUSr 389
#define AXIIC_DS_0_IDM_RESET_WRITE_IDr 390
#define AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSBr 391
#define AXIIC_DS_1_IDM_ERROR_LOG_COMPLETEr 392
#define AXIIC_DS_1_IDM_ERROR_LOG_CONTROLr 393
#define AXIIC_DS_1_IDM_ERROR_LOG_FLAGSr 394
#define AXIIC_DS_1_IDM_ERROR_LOG_IDr 395
#define AXIIC_DS_1_IDM_ERROR_LOG_STATUSr 396
#define AXIIC_DS_1_IDM_INTERRUPT_STATUSr 397
#define AXIIC_DS_1_IDM_RESET_READ_IDr 398
#define AXIIC_DS_1_IDM_RESET_STATUSr 399
#define AXIIC_DS_1_IDM_RESET_WRITE_IDr 400
#define AXIIC_DS_3_IDM_ERROR_LOG_ADDR_LSBr 401
#define AXIIC_DS_3_IDM_ERROR_LOG_COMPLETEr 402
#define AXIIC_DS_3_IDM_ERROR_LOG_CONTROLr 403
#define AXIIC_DS_3_IDM_ERROR_LOG_FLAGSr 404
#define AXIIC_DS_3_IDM_ERROR_LOG_IDr 405
#define AXIIC_DS_3_IDM_ERROR_LOG_STATUSr 406
#define AXIIC_DS_3_IDM_INTERRUPT_STATUSr 407
#define AXIIC_DS_3_IDM_RESET_READ_IDr 408
#define AXIIC_DS_3_IDM_RESET_STATUSr 409
#define AXIIC_DS_3_IDM_RESET_WRITE_IDr 410
#define AXIIC_DS_4_IDM_ERROR_LOG_ADDR_LSBr 411
#define AXIIC_DS_4_IDM_ERROR_LOG_COMPLETEr 412
#define AXIIC_DS_4_IDM_ERROR_LOG_CONTROLr 413
#define AXIIC_DS_4_IDM_ERROR_LOG_FLAGSr 414
#define AXIIC_DS_4_IDM_ERROR_LOG_IDr 415
#define AXIIC_DS_4_IDM_ERROR_LOG_STATUSr 416
#define AXIIC_DS_4_IDM_INTERRUPT_STATUSr 417
#define AXIIC_DS_4_IDM_RESET_READ_IDr 418
#define AXIIC_DS_4_IDM_RESET_STATUSr 419
#define AXIIC_DS_4_IDM_RESET_WRITE_IDr 420
#define AXIIC_I2S_M0_FN_MODr 421
#define AXIIC_I2S_M0_READ_QOSr 422
#define AXIIC_I2S_M0_WRITE_QOSr 423
#define AXIIC_IHOST_ACP_FN_MOD_BM_ISSr 424
#define AXIIC_IHOST_ACP_SECURITYr 425
#define AXIIC_IHOST_M1_AR_Br 426
#define AXIIC_IHOST_M1_AR_Pr 427
#define AXIIC_IHOST_M1_AR_Rr 428
#define AXIIC_IHOST_M1_AW_Br 429
#define AXIIC_IHOST_M1_AW_Pr 430
#define AXIIC_IHOST_M1_AW_Rr 431
#define AXIIC_IHOST_M1_FN_MODr 432
#define AXIIC_IHOST_M1_KIr 433
#define AXIIC_IHOST_M1_MAX_COMB_OTr 434
#define AXIIC_IHOST_M1_MAX_OTr 435
#define AXIIC_IHOST_M1_QOS_CNTLr 436
#define AXIIC_IHOST_M1_QOS_RANGEr 437
#define AXIIC_IHOST_M1_READ_QOSr 438
#define AXIIC_IHOST_M1_TGT_LATENCYr 439
#define AXIIC_IHOST_M1_WRITE_QOSr 440
#define AXIIC_IHOST_S0_FN_MODr 441
#define AXIIC_IHOST_S0_FN_MOD_BM_ISSr 442
#define AXIIC_IHOST_S0_SECURITYr 443
#define AXIIC_JTAG_M0_FN_MODr 444
#define AXIIC_JTAG_M0_READ_QOSr 445
#define AXIIC_JTAG_M0_WRITE_QOSr 446
#define AXIIC_NAND_S0_FN_MOD_BM_ISSr 447
#define AXIIC_NAND_S0_SECURITYr 448
#define AXIIC_PCIE0_M0_AR_Br 449
#define AXIIC_PCIE0_M0_AR_Pr 450
#define AXIIC_PCIE0_M0_AR_Rr 451
#define AXIIC_PCIE0_M0_AW_Br 452
#define AXIIC_PCIE0_M0_AW_Pr 453
#define AXIIC_PCIE0_M0_AW_Rr 454
#define AXIIC_PCIE0_M0_FN_MODr 455
#define AXIIC_PCIE0_M0_KIr 456
#define AXIIC_PCIE0_M0_MAX_COMB_OTr 457
#define AXIIC_PCIE0_M0_MAX_OTr 458
#define AXIIC_PCIE0_M0_QOS_CNTLr 459
#define AXIIC_PCIE0_M0_QOS_RANGEr 460
#define AXIIC_PCIE0_M0_READ_QOSr 461
#define AXIIC_PCIE0_M0_TGT_LATENCYr 462
#define AXIIC_PCIE0_M0_WRITE_QOSr 463
#define AXIIC_PCIE0_S0_FN_MOD_BM_ISSr 464
#define AXIIC_PCIE0_S0_SECURITYr 465
#define AXIIC_PCIE1_M0_AR_Br 466
#define AXIIC_PCIE1_M0_AR_Pr 467
#define AXIIC_PCIE1_M0_AR_Rr 468
#define AXIIC_PCIE1_M0_AW_Br 469
#define AXIIC_PCIE1_M0_AW_Pr 470
#define AXIIC_PCIE1_M0_AW_Rr 471
#define AXIIC_PCIE1_M0_FN_MODr 472
#define AXIIC_PCIE1_M0_KIr 473
#define AXIIC_PCIE1_M0_MAX_COMB_OTr 474
#define AXIIC_PCIE1_M0_MAX_OTr 475
#define AXIIC_PCIE1_M0_QOS_CNTLr 476
#define AXIIC_PCIE1_M0_QOS_RANGEr 477
#define AXIIC_PCIE1_M0_READ_QOSr 478
#define AXIIC_PCIE1_M0_TGT_LATENCYr 479
#define AXIIC_PCIE1_M0_WRITE_QOSr 480
#define AXIIC_PCIE1_S0_FN_MOD_BM_ISSr 481
#define AXIIC_PCIE1_S0_SECURITYr 482
#define AXIIC_PCIE2_M0_AR_Br 483
#define AXIIC_PCIE2_M0_AR_Pr 484
#define AXIIC_PCIE2_M0_AR_Rr 485
#define AXIIC_PCIE2_M0_AW_Br 486
#define AXIIC_PCIE2_M0_AW_Pr 487
#define AXIIC_PCIE2_M0_AW_Rr 488
#define AXIIC_PCIE2_M0_FN_MODr 489
#define AXIIC_PCIE2_M0_KIr 490
#define AXIIC_PCIE2_M0_MAX_COMB_OTr 491
#define AXIIC_PCIE2_M0_MAX_OTr 492
#define AXIIC_PCIE2_M0_QOS_CNTLr 493
#define AXIIC_PCIE2_M0_QOS_RANGEr 494
#define AXIIC_PCIE2_M0_READ_QOSr 495
#define AXIIC_PCIE2_M0_TGT_LATENCYr 496
#define AXIIC_PCIE2_M0_WRITE_QOSr 497
#define AXIIC_PCIE2_S0_FN_MOD_BM_ISSr 498
#define AXIIC_PCIE2_S0_SECURITYr 499
#define AXIIC_PERIPHERAL_ID0r 500
#define AXIIC_PERIPHERAL_ID1r 501
#define AXIIC_PERIPHERAL_ID2r 502
#define AXIIC_PERIPHERAL_ID3r 503
#define AXIIC_PERIPHERAL_ID4r 504
#define AXIIC_PERIPHERAL_ID5r 505
#define AXIIC_PERIPHERAL_ID6r 506
#define AXIIC_PERIPHERAL_ID7r 507
#define AXIIC_PNOR_S0_FN_MOD_BM_ISSr 508
#define AXIIC_QSPI_S0_FN_MOD_BM_ISSr 509
#define AXIIC_QSPI_S0_SECURITYr 510
#define AXIIC_REMAPr 511
#define AXIIC_ROM_S0_FN_MOD_BM_ISSr 512
#define AXIIC_SATA_M0_AR_Br 513
#define AXIIC_SATA_M0_AR_Pr 514
#define AXIIC_SATA_M0_AR_Rr 515
#define AXIIC_SATA_M0_AW_Br 516
#define AXIIC_SATA_M0_AW_Pr 517
#define AXIIC_SATA_M0_AW_Rr 518
#define AXIIC_SATA_M0_FN_MODr 519
#define AXIIC_SATA_M0_KIr 520
#define AXIIC_SATA_M0_MAX_COMB_OTr 521
#define AXIIC_SATA_M0_MAX_OTr 522
#define AXIIC_SATA_M0_QOS_CNTLr 523
#define AXIIC_SATA_M0_QOS_RANGEr 524
#define AXIIC_SATA_M0_READ_QOSr 525
#define AXIIC_SATA_M0_TGT_LATENCYr 526
#define AXIIC_SATA_M0_WRITE_QOSr 527
#define AXIIC_SDIO_M0_AR_Br 528
#define AXIIC_SDIO_M0_AR_Pr 529
#define AXIIC_SDIO_M0_AR_Rr 530
#define AXIIC_SDIO_M0_AW_Br 531
#define AXIIC_SDIO_M0_AW_Pr 532
#define AXIIC_SDIO_M0_AW_Rr 533
#define AXIIC_SDIO_M0_FN_MODr 534
#define AXIIC_SDIO_M0_KIr 535
#define AXIIC_SDIO_M0_MAX_COMB_OTr 536
#define AXIIC_SDIO_M0_MAX_OTr 537
#define AXIIC_SDIO_M0_QOS_CNTLr 538
#define AXIIC_SDIO_M0_QOS_RANGEr 539
#define AXIIC_SDIO_M0_READ_QOSr 540
#define AXIIC_SDIO_M0_TGT_LATENCYr 541
#define AXIIC_SDIO_M0_WRITE_QOSr 542
#define AXIIC_SRAM_S0_FN_MOD_BM_ISSr 543
#define AXIIC_USB2D_M0_AR_Br 544
#define AXIIC_USB2D_M0_AR_Pr 545
#define AXIIC_USB2D_M0_AR_Rr 546
#define AXIIC_USB2D_M0_AW_Br 547
#define AXIIC_USB2D_M0_AW_Pr 548
#define AXIIC_USB2D_M0_AW_Rr 549
#define AXIIC_USB2D_M0_FN_MODr 550
#define AXIIC_USB2D_M0_KIr 551
#define AXIIC_USB2D_M0_MAX_COMB_OTr 552
#define AXIIC_USB2D_M0_MAX_OTr 553
#define AXIIC_USB2D_M0_QOS_CNTLr 554
#define AXIIC_USB2D_M0_QOS_RANGEr 555
#define AXIIC_USB2D_M0_READ_QOSr 556
#define AXIIC_USB2D_M0_TGT_LATENCYr 557
#define AXIIC_USB2D_M0_WRITE_QOSr 558
#define AXIIC_USB2H_M0_AR_Br 559
#define AXIIC_USB2H_M0_AR_Pr 560
#define AXIIC_USB2H_M0_AR_Rr 561
#define AXIIC_USB2H_M0_AW_Br 562
#define AXIIC_USB2H_M0_AW_Pr 563
#define AXIIC_USB2H_M0_AW_Rr 564
#define AXIIC_USB2H_M0_FN_MODr 565
#define AXIIC_USB2H_M0_KIr 566
#define AXIIC_USB2H_M0_MAX_COMB_OTr 567
#define AXIIC_USB2H_M0_MAX_OTr 568
#define AXIIC_USB2H_M0_QOS_CNTLr 569
#define AXIIC_USB2H_M0_QOS_RANGEr 570
#define AXIIC_USB2H_M0_READ_QOSr 571
#define AXIIC_USB2H_M0_TGT_LATENCYr 572
#define AXIIC_USB2H_M0_WRITE_QOSr 573
#define AXIIC_USB3H_M0_AR_Br 574
#define AXIIC_USB3H_M0_AR_Pr 575
#define AXIIC_USB3H_M0_AR_Rr 576
#define AXIIC_USB3H_M0_AW_Br 577
#define AXIIC_USB3H_M0_AW_Pr 578
#define AXIIC_USB3H_M0_AW_Rr 579
#define AXIIC_USB3H_M0_FN_MODr 580
#define AXIIC_USB3H_M0_KIr 581
#define AXIIC_USB3H_M0_MAX_COMB_OTr 582
#define AXIIC_USB3H_M0_MAX_OTr 583
#define AXIIC_USB3H_M0_QOS_CNTLr 584
#define AXIIC_USB3H_M0_QOS_RANGEr 585
#define AXIIC_USB3H_M0_READ_QOSr 586
#define AXIIC_USB3H_M0_TGT_LATENCYr 587
#define AXIIC_USB3H_M0_WRITE_QOSr 588
#define AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUSr 589
#define AXI_PCIE_M0_IDM_IDM_RESET_STATUSr 590
#define AXI_PCIE_M0_IDM_IO_CONTROL_DIRECTr 591
#define AXI_PCIE_M0_IDM_IO_STATUSr 592
#define AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROLr 593
#define AXI_PCIE_M1_IDM_IDM_INTERRUPT_STATUSr 594
#define AXI_PCIE_M1_IDM_IDM_RESET_STATUSr 595
#define AXI_PCIE_M1_IDM_IO_CONTROL_DIRECTr 596
#define AXI_PCIE_M1_IDM_IO_STATUSr 597
#define AXI_PCIE_M1_IDM_M_IDM_RESET_CONTROLr 598
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 599
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETEr 600
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROLr 601
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGSr 602
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_IDr 603
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUSr 604
#define AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUSr 605
#define AXI_PCIE_S0_IDM_IDM_RESET_READ_IDr 606
#define AXI_PCIE_S0_IDM_IDM_RESET_STATUSr 607
#define AXI_PCIE_S0_IDM_IDM_RESET_WRITE_IDr 608
#define AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROLr 609
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_ADDR_LSBr 610
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_COMPLETEr 611
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_CONTROLr 612
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_FLAGSr 613
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_IDr 614
#define AXI_PCIE_S1_IDM_IDM_ERROR_LOG_STATUSr 615
#define AXI_PCIE_S1_IDM_IDM_INTERRUPT_STATUSr 616
#define AXI_PCIE_S1_IDM_IDM_RESET_READ_IDr 617
#define AXI_PCIE_S1_IDM_IDM_RESET_STATUSr 618
#define AXI_PCIE_S1_IDM_IDM_RESET_WRITE_IDr 619
#define AXI_PCIE_S1_IDM_S_IDM_RESET_CONTROLr 620
#define AXI_SRAM_MEMC_CONFIGr 621
#define AXP_CH_DEBUG_PKT_DROPr 622
#define AXP_CH_INBUF_ECC_CONTROLr 623
#define AXP_CH_INBUF_ECC_STATUS_INTRr 624
#define AXP_CH_INT_MASKr 625
#define AXP_CH_INT_STATUSr 626
#define AXP_CH_IP_CREDIT_COUNTr 627
#define AXP_CH_LCL_INT_MASKr 628
#define AXP_CH_LCL_INT_STATUSr 629
#define AXP_CH_MAX_MMU_REQr 630
#define AXP_CH_MEM_CONTROLr 631
#define AXP_CH_MMU_REQ_COUNTr 632
#define AXP_CH_MMU_REQ_ENr 633
#define AXP_CH_NLFIB_CREDIT_COUNTr 634
#define AXP_CH_NLFIB_PTRr 635
#define AXP_CH_NLFOB_CREDIT_COUNTr 636
#define AXP_CH_NLFOB_CTRLr 637
#define AXP_CH_NLF_CLK_DISABLEr 638
#define AXP_CH_NLF_FLUSHr 639
#define AXP_CH_NLF_PORT_MAPPINGr 640
#define AXP_CH_OUTPUT_ARB_CONTROLr 641
#define AXP_CH_OUTPUT_ARB_STRICTPr 642
#define AXP_CH_OUTPUT_ARB_WERRr 643
#define AXP_SM_BULK_CLEAR_CONTROL0r 644
#define AXP_SM_BULK_CLEAR_CONTROL1r 645
#define AXP_SM_BULK_CLEAR_STATUSr 646
#define AXP_SM_BYTES_MATCHED_COUNTERr 647
#define AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr 648
#define AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr 649
#define AXP_SM_DEBUG_BESTMATCH_STATUSr 650
#define AXP_SM_DEBUG_FLAGDATA_STATUSr 651
#define AXP_SM_DEBUG_FLOWDATA_STATUS0r 652
#define AXP_SM_DEBUG_FLOWDATA_STATUS1r 653
#define AXP_SM_DEBUG_HEADERDATA_STATUS0r 654
#define AXP_SM_DEBUG_HEADERDATA_STATUS1r 655
#define AXP_SM_DEBUG_MATCHBUF_STATUSr 656
#define AXP_SM_DEBUG_MATCHDATA_STATUSr 657
#define AXP_SM_DEBUG_MATCH_PROC_CONTROLr 658
#define AXP_SM_DEBUG_METADATA_STATUS0r 659
#define AXP_SM_DEBUG_METADATA_STATUS1r 660
#define AXP_SM_DEBUG_METADATA_STATUS2r 661
#define AXP_SM_DEBUG_METADATA_STATUS3r 662
#define AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr 663
#define AXP_SM_DEBUG_PACKET_BUFFER_STATUSr 664
#define AXP_SM_DEBUG_REGEX_CONTROLr 665
#define AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r 666
#define AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r 667
#define AXP_SM_DEBUG_REGEX_PAUSE_STATUSr 668
#define AXP_SM_ECC_ERROR_COUNTERr 669
#define AXP_SM_FLOW_DONE_PACKET_DROP_COUNTERr 670
#define AXP_SM_FLOW_PACKET_NUM_ERROR_COUNTERr 671
#define AXP_SM_FLOW_TABLE_ECC_INTR_ENABLE_CONTROLr 672
#define AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr 673
#define AXP_SM_FLOW_TIMESTAMP_ERROR_COUNTERr 674
#define AXP_SM_FLOW_TRACKER_ERROR_COUNTERr 675
#define AXP_SM_FRAGMENTS_RECEIVED_COUNTERr 676
#define AXP_SM_IN_PACKET_ERROR_COUNTERr 677
#define AXP_SM_L4_CHECKSUM_ERROR_COUNTERr 678
#define AXP_SM_MATCHED_FLOWS_COUNTERr 679
#define AXP_SM_MATCH_COUNTER_ECC_INTR_ENABLE_CONTROLr 680
#define AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr 681
#define AXP_SM_MATCH_TABLE_ECC_INTR_ENABLE_CONTROLr 682
#define AXP_SM_MATCH_TABLE_ECC_INTR_STATUSr 683
#define AXP_SM_MEMORY_BULK_RESETr 684
#define AXP_SM_MEM_ECC_GEN_CONTROLr 685
#define AXP_SM_MEM_PDA_CONTROLr 686
#define AXP_SM_MEM_TM_CONTROLr 687
#define AXP_SM_PACKETS_DROPPED_COUNTERr 688
#define AXP_SM_PACKETS_RECEIVED_COUNTERr 689
#define AXP_SM_PACKETS_SENT_COUNTERr 690
#define AXP_SM_PACKET_BUFFER_ECC_INTR_ENABLE_CONTROLr 691
#define AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr 692
#define AXP_SM_PACKET_LENGTH_ERROR_COUNTERr 693
#define AXP_SM_REGEX_CONTROL0r 694
#define AXP_SM_REGEX_CONTROL1r 695
#define AXP_SM_REGEX_CONTROL2r 696
#define AXP_SM_REGEX_CONTROL3r 697
#define AXP_SM_REGEX_CONTROL4r 698
#define AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr 699
#define AXP_SM_REGEX_STATE_INTR_STATUS0r 700
#define AXP_SM_REGEX_STATE_INTR_STATUS1r 701
#define AXP_SM_REGEX_STATUS0r 702
#define AXP_SM_REGEX_STATUS1r 703
#define AXP_SM_REGEX_STATUS2r 704
#define AXP_SM_REPORT_PACKET_CONTROL0r 705
#define AXP_SM_REPORT_PACKET_CONTROL1r 706
#define AXP_SM_REPORT_PACKET_CONTROL2r 707
#define AXP_SM_REPORT_PACKET_CONTROL3r 708
#define AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r 709
#define AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r 710
#define AXP_SM_SIGNATURE_MATCH_CONTROLr 711
#define AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr 712
#define AXP_SM_SIGNATURE_MATCH_INTR_STATUSr 713
#define AXP_SM_STATE_TABLE_ECC_INTR_ENABLE_CONTROLr 714
#define AXP_SM_STATE_TABLE_ECC_INTR_STATUSr 715
#define AXP_SM_TOTAL_CROSS_SIG_FLAGS_COUNTERr 716
#define AXP_SM_TOTAL_MATCH_COUNTERr 717
#define AXP_SM_UNMATCHED_FLOWS_COUNTERr 718
#define AXP_WRX_CREDIT_CNTr 719
#define AXP_WRX_DEBUG1r 720
#define AXP_WRX_ERR_PKT_DROP_STAT_CNTr 721
#define AXP_WRX_ERR_STAT_CNTr 722
#define AXP_WRX_INTR_ENABLEr 723
#define AXP_WRX_INTR_STATUSr 724
#define AXP_WRX_MASTER_CTRLr 725
#define AXP_WRX_MEMORY_BULK_RESETr 726
#define AXP_WRX_MEMORY_TMr 727
#define AXP_WRX_PARITY_CONTROLr 728
#define AXP_WRX_PKT_IN_STAT_CNTr 729
#define AXP_WRX_PKT_OUT_STAT_CNTr 730
#define AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr 731
#define AXP_WRX_REASSEMBLED_PKT_STAT_CNTr 732
#define AXP_WRX_SVP_HASH_CTRLr 733
#define AXP_WRX_SVP_PARITY_STATUS_INTRr 734
#define AXP_WRX_SVP_PARITY_STATUS_NACKr 735
#define AXP_WRX_WCD_HASH_CTRLr 736
#define AXP_WRX_WCD_PARITY_STATUS_INTRr 737
#define AXP_WRX_WCD_PARITY_STATUS_NACKr 738
#define AXP_WTX_COPY_TO_CPU_COUNTr 739
#define AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr 740
#define AXP_WTX_DSCP_MAP_PAR_STATUS_NACKr 741
#define AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr 742
#define AXP_WTX_DVP_PROFILE_ECC_STATUS_NACKr 743
#define AXP_WTX_ENCAP_CONFIGr 744
#define AXP_WTX_ERR_CHK_ENr 745
#define AXP_WTX_FRAG_COUNTr 746
#define AXP_WTX_FRAG_ID_PAR_STATUS_INTRr 747
#define AXP_WTX_FRAG_ID_PAR_STATUS_NACKr 748
#define AXP_WTX_ICREDIT_CTLr 749
#define AXP_WTX_INBUF_CREDIT_COUNTr 750
#define AXP_WTX_INT_MASKr 751
#define AXP_WTX_INT_STATUSr 752
#define AXP_WTX_LKUP_DROP_COUNTr 753
#define AXP_WTX_MEMORY_BULK_RESETr 754
#define AXP_WTX_MEM_CONTROL_0r 755
#define AXP_WTX_MEM_CONTROL_1r 756
#define AXP_WTX_MEM_PDA_CONTROLr 757
#define AXP_WTX_MTU_DROP_COUNTr 758
#define AXP_WTX_OUTBUF_CREDIT_COUNTr 759
#define AXP_WTX_OUTBUF_FLOW_CTLr 760
#define AXP_WTX_PRI_MAP_PAR_STATUS_INTRr 761
#define AXP_WTX_PRI_MAP_PAR_STATUS_NACKr 762
#define AXP_WTX_SOFT_RESETr 763
#define AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_INTRr 764
#define AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_NACKr 765
#define AXP_WTX_TRUNK_DROP_COUNTr 766
#define AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_INTRr 767
#define AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_NACKr 768
#define AXP_WTX_TUNNEL_ECC_STATUS_INTRr 769
#define AXP_WTX_TUNNEL_ECC_STATUS_NACKr 770
#define AXP_WTX_TUNNEL_ID_MASKr 771
#define AXP_WTX_TUNNEL_TPIDr 772
#define BAA_CREDIT_THRESHr 773
#define BAA_EVENT_BLOCKr 774
#define BAA_LOOP_SIZEr 775
#define BAA_QUEUE_RANGEr 776
#define BADREPLIESCOUNTERr 777
#define BANKACCESSCONTROLLERCONFIGURATIONSr 778
#define BCAST_BLOCK_MASKr 779
#define BCAST_BLOCK_MASK_64r 780
#define BCAST_BLOCK_MASK_HIr 781
#define BCAST_BLOCK_MASK_PARITY_CONTROLr 782
#define BCAST_BLOCK_MASK_PARITY_STATUS_INTRr 783
#define BCAST_BLOCK_MASK_PARITY_STATUS_NACKr 784
#define BCAST_STORM_CONTROLr 785
#define BCNREGISTERr 786
#define BDBCONFIGURATIONr 787
#define BFD_RX_ACH_TYPE_CONTROL0r 788
#define BFD_RX_ACH_TYPE_CONTROL1r 789
#define BFD_RX_ACH_TYPE_MPLSTPr 790
#define BFD_RX_ACH_TYPE_MPLSTP1r 791
#define BFD_RX_ACH_TYPE_MPLSTP_1r 792
#define BFD_RX_UDP_CONTROLr 793
#define BFD_RX_UDP_CONTROL_1r 794
#define BFD_VERSION_CONTROLr 795
#define BFMC1CREDITCOUNTERr 796
#define BFMC2CREDITCOUNTERr 797
#define BFMC3CREDITCOUNTERr 798
#define BFMCCLASSCONFIGSr 799
#define BFMCSHAPERCONFIGSr 800
#define BHH_RX_ACH_TYPEr 801
#define BISR_DEBUG_DATAr 802
#define BISR_LOAD_DONE_STATUSr 803
#define BISR_LOAD_STATUSr 804
#define BISTADDRESSBITSNUMBERr 805
#define BISTBITMASKr 806
#define BISTBURSTMASK0r 807
#define BISTBURSTMASK1r 808
#define BISTCONFIGr 809
#define BISTCONFIG2r 810
#define BISTCONFIGURATIONSr 811
#define BISTDATASHIFTMODOFFSETr 812
#define BISTENDADDRESSr 813
#define BISTERRORADDRESSr 814
#define BISTERRORBITCOUNTERr 815
#define BISTERRORBURSTCOUNTERr 816
#define BISTERRORDATA1r 817
#define BISTERRORDATA2r 818
#define BISTERROROCCURREDr 819
#define BISTFINISHEDr 820
#define BISTFULLMASKERRORCOUNTERr 821
#define BISTFULLMASKWORD0r 822
#define BISTFULLMASKWORD1r 823
#define BISTFULLMASKWORD2r 824
#define BISTFULLMASKWORD3r 825
#define BISTFULLMASKWORD4r 826
#define BISTFULLMASKWORD5r 827
#define BISTFULLMASKWORD6r 828
#define BISTFULLMASKWORD7r 829
#define BISTGAPr 830
#define BISTGENERALCONFIGURATIONSr 831
#define BISTGLOBALERRORCOUNTERr 832
#define BISTINFINITETESTr 833
#define BISTLASTADDRERRr 834
#define BISTLASTDATAERRWORD0r 835
#define BISTLASTDATAERRWORD1r 836
#define BISTLASTDATAERRWORD2r 837
#define BISTLASTDATAERRWORD3r 838
#define BISTLASTDATAERRWORD4r 839
#define BISTLASTDATAERRWORD5r 840
#define BISTLASTDATAERRWORD6r 841
#define BISTLASTDATAERRWORD7r 842
#define BISTNUMBEROFACTIONSr 843
#define BISTOFFSETADDRESSr 844
#define BISTPATTERN0r 845
#define BISTPATTERN1r 846
#define BISTPATTERN2r 847
#define BISTPATTERN3r 848
#define BISTPATTERN4r 849
#define BISTPATTERN5r 850
#define BISTPATTERN6r 851
#define BISTPATTERN7r 852
#define BISTPATTERNWORD0r 853
#define BISTPATTERNWORD1r 854
#define BISTPATTERNWORD2r 855
#define BISTPATTERNWORD3r 856
#define BISTPATTERNWORD4r 857
#define BISTPATTERNWORD5r 858
#define BISTPATTERNWORD6r 859
#define BISTPATTERNWORD7r 860
#define BISTREADDELAYr 861
#define BISTREADNUMBERCONFIGURATIONREGISTERr 862
#define BISTSINGLEBITMASKr 863
#define BISTSINGLEBITMASKERRORCOUNTERr 864
#define BISTSTARTADDRESSr 865
#define BISTSTATUSESr 866
#define BISTTESTMODEr 867
#define BISTTHRESHOLDSr 868
#define BISTWRITENUMBERCONFIGURATIONREGISTERr 869
#define BIST_CONFIGURATIONSr 870
#define BIST_ENDADDRESSr 871
#define BIST_ERROROCCURREDr 872
#define BIST_FLOW_FIRST_DESCRIPTOR0r 873
#define BIST_FLOW_FIRST_DESCRIPTOR1r 874
#define BIST_FLOW_FIRST_DESCRIPTOR2r 875
#define BIST_FLOW_FIRST_DESCRIPTOR3r 876
#define BIST_FLOW__SECOND_DESCRIPTOR_0r 877
#define BIST_FLOW__SECOND_DESCRIPTOR_1r 878
#define BIST_FLOW__SECOND_DESCRIPTOR_2r 879
#define BIST_FLOW__SECOND_DESCRIPTOR_3r 880
#define BIST_FULLMASKERRORCOUNTERr 881
#define BIST_FULLMASKWORD0r 882
#define BIST_FULLMASKWORD1r 883
#define BIST_FULLMASKWORD2r 884
#define BIST_FULLMASKWORD3r 885
#define BIST_FULLMASKWORD4r 886
#define BIST_FULLMASKWORD5r 887
#define BIST_FULLMASKWORD6r 888
#define BIST_FULLMASKWORD7r 889
#define BIST_GENERAL_CONFIGURATIONr 890
#define BIST_GLOBALERRORCOUNTERr 891
#define BIST_NUMBEROFACTIONSr 892
#define BIST_PATTERNWORD0r 893
#define BIST_PATTERNWORD1r 894
#define BIST_PATTERNWORD2r 895
#define BIST_PATTERNWORD3r 896
#define BIST_PATTERNWORD4r 897
#define BIST_PATTERNWORD5r 898
#define BIST_PATTERNWORD6r 899
#define BIST_PATTERNWORD7r 900
#define BIST_RX_COUNTERS_1r 901
#define BIST_RX_COUNTERS_2r 902
#define BIST_RX_COUNTERS_3r 903
#define BIST_RX_FLOW_COUNTERr 904
#define BIST_RX_OK_BURSTS_COUNTERr 905
#define BIST_RX_SHAPERr 906
#define BIST_SEEDr 907
#define BIST_SINGLEBITMASKr 908
#define BIST_SINGLEBITMASKERRORCOUNTERr 909
#define BIST_STARTADDRESSr 910
#define BIST_STATUSr 911
#define BIST_STATUSESr 912
#define BIST_TX_ADDITIONAL_COUNTERr 913
#define BIST_TX_BURSTS_COUNTERr 914
#define BIST_TX_BURSTS_THRESHOLDr 915
#define BKPMETERINGBUCKETr 916
#define BKPMETERINGCONFIGr 917
#define BKPMETERINGCONFIG1r 918
#define BKPMETERINGCONFIG_64r 919
#define BKPMETERINGCONFIG_EXTr 920
#define BKPMETERINGDISCSTATUSr 921
#define BKPMETERINGDISCSTATUS0r 922
#define BKPMETERINGDISCSTATUS1r 923
#define BKPMETERINGDISCSTATUS0_64r 924
#define BKPMETERINGDISCSTATUS1_64r 925
#define BKPMETERINGDISCSTATUS_64r 926
#define BKPMETERINGDISCSTATUS_HIr 927
#define BKPMETERINGSTATUSr 928
#define BKPMETERINGSTATUS_HIr 929
#define BKPMETERINGWARNSTATUSr 930
#define BKPMETERINGWARNSTATUS0r 931
#define BKPMETERINGWARNSTATUS1r 932
#define BKPMETERINGWARNSTATUS0_64r 933
#define BKPMETERINGWARNSTATUS1_64r 934
#define BKPMETERINGWARNSTATUS_64r 935
#define BKP_CONFIGr 936
#define BKP_DISC_BMAPr 937
#define BKP_DISC_BMAP_HIr 938
#define BKP_DISC_PRIORITYr 939
#define BKP_STATUSr 940
#define BMAC_PFC_COS0_XOFF_CNTr 941
#define BMAC_PFC_COS10_XOFF_CNTr 942
#define BMAC_PFC_COS11_XOFF_CNTr 943
#define BMAC_PFC_COS12_XOFF_CNTr 944
#define BMAC_PFC_COS13_XOFF_CNTr 945
#define BMAC_PFC_COS14_XOFF_CNTr 946
#define BMAC_PFC_COS15_XOFF_CNTr 947
#define BMAC_PFC_COS1_XOFF_CNTr 948
#define BMAC_PFC_COS2_XOFF_CNTr 949
#define BMAC_PFC_COS3_XOFF_CNTr 950
#define BMAC_PFC_COS4_XOFF_CNTr 951
#define BMAC_PFC_COS5_XOFF_CNTr 952
#define BMAC_PFC_COS6_XOFF_CNTr 953
#define BMAC_PFC_COS7_XOFF_CNTr 954
#define BMAC_PFC_COS8_XOFF_CNTr 955
#define BMAC_PFC_COS9_XOFF_CNTr 956
#define BMAC_PFC_CTRLr 957
#define BMAC_PFC_DA_HIr 958
#define BMAC_PFC_DA_LOr 959
#define BMAC_PFC_OPCODEr 960
#define BMAC_PFC_TYPEr 961
#define BOMr 962
#define BP_CONFIG0r 963
#define BP_DEBUGr 964
#define BP_DP_XP4_TMr 965
#define BP_DP_XP5_TMr 966
#define BP_DP_XP6_TMr 967
#define BP_DP_XP7_TMr 968
#define BP_ECC_DEBUGr 969
#define BP_ECC_ERRORr 970
#define BP_ECC_ERROR_MASKr 971
#define BP_ECC_STATUS0r 972
#define BP_ECC_STATUS1r 973
#define BP_ERRORr 974
#define BP_ERROR_MASKr 975
#define BP_XP4_DP_CONFIGr 976
#define BP_XP4_FC_CONFIGr 977
#define BP_XP4_RECEIVE_FC_MSGSr 978
#define BP_XP5_DP_CONFIGr 979
#define BP_XP5_FC_CONFIGr 980
#define BP_XP5_RECEIVE_FC_MSGSr 981
#define BP_XP6_DP_CONFIGr 982
#define BP_XP6_FC_CONFIGr 983
#define BP_XP6_RECEIVE_FC_MSGSr 984
#define BP_XP7_DP_CONFIGr 985
#define BP_XP7_FC_CONFIGr 986
#define BP_XP7_RECEIVE_FC_MSGSr 987
#define BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr 988
#define BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr 989
#define BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr 990
#define BRDC_FMACH_BEC_CONFIGURATIONr 991
#define BRDC_FMACH_BEC_STATUSr 992
#define BRDC_FMACH_BER_GEN_BITMAPr 993
#define BRDC_FMACH_BER_GEN_PERIODr 994
#define BRDC_FMACH_CNTRL_INTRLVD_MODE_REGr 995
#define BRDC_FMACH_CONTROL_CELL_BURST_REGISTERr 996
#define BRDC_FMACH_ECC_1B_ERR_ADDRr 997
#define BRDC_FMACH_ECC_1B_ERR_CNTr 998
#define BRDC_FMACH_ECC_1B_ERR_MONITOR_MEM_MASKr 999
#define BRDC_FMACH_ECC_2B_ERR_ADDRr 1000
#define BRDC_FMACH_ECC_2B_ERR_CNTr 1001
#define BRDC_FMACH_ECC_2B_ERR_MONITOR_MEM_MASKr 1002
#define BRDC_FMACH_EDS_CONFIGURATIONr 1003
#define BRDC_FMACH_EDS_STATUSr 1004
#define BRDC_FMACH_ERROR_INITIATIONr 1005
#define BRDC_FMACH_ERROR_INITIATION_DATAr 1006
#define BRDC_FMACH_FBIST_CONFIGURATION_Ar 1007
#define BRDC_FMACH_FBIST_CONFIGURATION_Br 1008
#define BRDC_FMACH_FBIST_STATUSr 1009
#define BRDC_FMACH_FMAL_COMMA_BURST_CONFIGURATIONr 1010
#define BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr 1011
#define BRDC_FMACH_FMAL_STATISTICS_COUNT_CONTROLr 1012
#define BRDC_FMACH_FMAL_STATISTICS_GTIMERr 1013
#define BRDC_FMACH_FMAL_STATISTICS_OUTPUTr 1014
#define BRDC_FMACH_FMAL_STATISTICS_OUTPUT_CONTROLr 1015
#define BRDC_FMACH_FPS_CONFIGURATION_BERr 1016
#define BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr 1017
#define BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr 1018
#define BRDC_FMACH_FPS_RX_STATUSr 1019
#define BRDC_FMACH_FPS_TX_CONFIGURATIONr 1020
#define BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr 1021
#define BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr 1022
#define BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr 1023
#define BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Ar 1024
#define BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Br 1025
#define BRDC_FMACH_GTIMER_CONFIGURATIONr 1026
#define BRDC_FMACH_GTIMER_TRIGGERr 1027
#define BRDC_FMACH_INTERRUPT_MASK_REGISTERr 1028
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_1r 1029
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r 1030
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_3r 1031
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_4r 1032
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_5r 1033
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_6r 1034
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_7r 1035
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_8r 1036
#define BRDC_FMACH_INTERRUPT_MASK_REGISTER_9r 1037
#define BRDC_FMACH_INTERRUPT_REGISTERr 1038
#define BRDC_FMACH_INTERRUPT_REGISTER_1r 1039
#define BRDC_FMACH_INTERRUPT_REGISTER_2r 1040
#define BRDC_FMACH_INTERRUPT_REGISTER_3r 1041
#define BRDC_FMACH_INTERRUPT_REGISTER_4r 1042
#define BRDC_FMACH_INTERRUPT_REGISTER_5r 1043
#define BRDC_FMACH_INTERRUPT_REGISTER_6r 1044
#define BRDC_FMACH_INTERRUPT_REGISTER_7r 1045
#define BRDC_FMACH_INTERRUPT_REGISTER_8r 1046
#define BRDC_FMACH_INTERRUPT_REGISTER_9r 1047
#define BRDC_FMACH_KPCS_CONFIGURATIONr 1048
#define BRDC_FMACH_KPCS_RX_STATUSr 1049
#define BRDC_FMACH_KPCS_TEST_RX_CONFIGURATIONr 1050
#define BRDC_FMACH_KPCS_TEST_RX_STATUSr 1051
#define BRDC_FMACH_KPCS_TEST_TX_CONFIGURATIONr 1052
#define BRDC_FMACH_LEAKY_BUCKETr 1053
#define BRDC_FMACH_LEAKY_BUCKET_CONTROL_REGISTERr 1054
#define BRDC_FMACH_LFEC_CONFIGURATIONr 1055
#define BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 1056
#define BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 1057
#define BRDC_FMACH_LOOPBACK_ENABLE_REGISTERr 1058
#define BRDC_FMACH_RECEIVE_RESET_REGISTERr 1059
#define BRDC_FMACH_REG_0050r 1060
#define BRDC_FMACH_REG_0051r 1061
#define BRDC_FMACH_REG_0052r 1062
#define BRDC_FMACH_REG_0054r 1063
#define BRDC_FMACH_REG_0065r 1064
#define BRDC_FMACH_REG_0066r 1065
#define BRDC_FMACH_REG_0096r 1066
#define BRDC_FMACH_REG_0098r 1067
#define BRDC_FMACH_REG_0099r 1068
#define BRDC_FMACH_REG_0140r 1069
#define BRDC_FMACH_REG_005Ar 1070
#define BRDC_FMACH_REG_005Br 1071
#define BRDC_FMACH_REG_01A8r 1072
#define BRDC_FMACH_REG_01ACr 1073
#define BRDC_FMACH_REG_01E9r 1074
#define BRDC_FMACH_REG_01EAr 1075
#define BRDC_FMACH_REG_01EBr 1076
#define BRDC_FMACH_REG_01ECr 1077
#define BRDC_FMACH_REG_01EDr 1078
#define BRDC_FMACH_REG_01EEr 1079
#define BRDC_FMACH_REG_01EFr 1080
#define BRDC_FMACH_REG_01FAr 1081
#define BRDC_FMACH_REG_1E8r 1082
#define BRDC_FMACH_SBUS_BROADCAST_IDr 1083
#define BRDC_FMACH_SBUS_LAST_IN_CHAINr 1084
#define BRDC_FMACH_SPARE_REGISTER_3r 1085
#define BRDC_FMACH_TEST_CONFIGURATIONr 1086
#define BRDC_FMACH_TEST_STATUSr 1087
#define BRDC_FMACH_TX_CELL_LIMITr 1088
#define BRDC_FMACL_ASYNC_FIFO_ACCESS_READ_DATAr 1089
#define BRDC_FMACL_ASYNC_FIFO_ACCESS_TRIGGERr 1090
#define BRDC_FMACL_ASYNC_FIFO_CONFIGURATIONr 1091
#define BRDC_FMACL_BEC_CONFIGURATIONr 1092
#define BRDC_FMACL_BEC_STATUSr 1093
#define BRDC_FMACL_BER_GEN_BITMAPr 1094
#define BRDC_FMACL_BER_GEN_PERIODr 1095
#define BRDC_FMACL_CNTRL_INTRLVD_MODE_REGr 1096
#define BRDC_FMACL_CONTROL_CELL_BURST_REGISTERr 1097
#define BRDC_FMACL_ECC_1B_ERR_ADDRr 1098
#define BRDC_FMACL_ECC_1B_ERR_CNTr 1099
#define BRDC_FMACL_ECC_1B_ERR_MONITOR_MEM_MASKr 1100
#define BRDC_FMACL_ECC_2B_ERR_ADDRr 1101
#define BRDC_FMACL_ECC_2B_ERR_CNTr 1102
#define BRDC_FMACL_ECC_2B_ERR_MONITOR_MEM_MASKr 1103
#define BRDC_FMACL_EDS_CONFIGURATIONr 1104
#define BRDC_FMACL_EDS_STATUSr 1105
#define BRDC_FMACL_ERROR_INITIATIONr 1106
#define BRDC_FMACL_ERROR_INITIATION_DATAr 1107
#define BRDC_FMACL_FBIST_CONFIGURATION_Ar 1108
#define BRDC_FMACL_FBIST_CONFIGURATION_Br 1109
#define BRDC_FMACL_FBIST_STATUSr 1110
#define BRDC_FMACL_FMAL_COMMA_BURST_CONFIGURATIONr 1111
#define BRDC_FMACL_FMAL_GENERAL_CONFIGURATIONr 1112
#define BRDC_FMACL_FMAL_STATISTICS_COUNT_CONTROLr 1113
#define BRDC_FMACL_FMAL_STATISTICS_GTIMERr 1114
#define BRDC_FMACL_FMAL_STATISTICS_OUTPUTr 1115
#define BRDC_FMACL_FMAL_STATISTICS_OUTPUT_CONTROLr 1116
#define BRDC_FMACL_FPS_CONFIGURATION_BERr 1117
#define BRDC_FMACL_FPS_CONFIGURATION_RX_SYNCr 1118
#define BRDC_FMACL_FPS_RX_FEC_CONFIGURATIONr 1119
#define BRDC_FMACL_FPS_RX_STATUSr 1120
#define BRDC_FMACL_FPS_TX_CONFIGURATIONr 1121
#define BRDC_FMACL_GENERAL_CONFIGURATION_REGISTERr 1122
#define BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr 1123
#define BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr 1124
#define BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Ar 1125
#define BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Br 1126
#define BRDC_FMACL_GTIMER_CONFIGURATIONr 1127
#define BRDC_FMACL_GTIMER_TRIGGERr 1128
#define BRDC_FMACL_INTERRUPT_MASK_REGISTERr 1129
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_1r 1130
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_2r 1131
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_3r 1132
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_4r 1133
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_5r 1134
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_6r 1135
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_7r 1136
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_8r 1137
#define BRDC_FMACL_INTERRUPT_MASK_REGISTER_9r 1138
#define BRDC_FMACL_INTERRUPT_REGISTERr 1139
#define BRDC_FMACL_INTERRUPT_REGISTER_1r 1140
#define BRDC_FMACL_INTERRUPT_REGISTER_2r 1141
#define BRDC_FMACL_INTERRUPT_REGISTER_3r 1142
#define BRDC_FMACL_INTERRUPT_REGISTER_4r 1143
#define BRDC_FMACL_INTERRUPT_REGISTER_5r 1144
#define BRDC_FMACL_INTERRUPT_REGISTER_6r 1145
#define BRDC_FMACL_INTERRUPT_REGISTER_7r 1146
#define BRDC_FMACL_INTERRUPT_REGISTER_8r 1147
#define BRDC_FMACL_INTERRUPT_REGISTER_9r 1148
#define BRDC_FMACL_KPCS_CONFIGURATIONr 1149
#define BRDC_FMACL_KPCS_RX_STATUSr 1150
#define BRDC_FMACL_KPCS_TEST_RX_CONFIGURATIONr 1151
#define BRDC_FMACL_KPCS_TEST_RX_STATUSr 1152
#define BRDC_FMACL_KPCS_TEST_TX_CONFIGURATIONr 1153
#define BRDC_FMACL_LEAKY_BUCKETr 1154
#define BRDC_FMACL_LEAKY_BUCKET_CONTROL_REGISTERr 1155
#define BRDC_FMACL_LFEC_CONFIGURATIONr 1156
#define BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 1157
#define BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 1158
#define BRDC_FMACL_LOOPBACK_ENABLE_REGISTERr 1159
#define BRDC_FMACL_RECEIVE_RESET_REGISTERr 1160
#define BRDC_FMACL_REG_0050r 1161
#define BRDC_FMACL_REG_0051r 1162
#define BRDC_FMACL_REG_0052r 1163
#define BRDC_FMACL_REG_0054r 1164
#define BRDC_FMACL_REG_0065r 1165
#define BRDC_FMACL_REG_0066r 1166
#define BRDC_FMACL_REG_0096r 1167
#define BRDC_FMACL_REG_0098r 1168
#define BRDC_FMACL_REG_0099r 1169
#define BRDC_FMACL_REG_0140r 1170
#define BRDC_FMACL_REG_005Ar 1171
#define BRDC_FMACL_REG_005Br 1172
#define BRDC_FMACL_REG_01A8r 1173
#define BRDC_FMACL_REG_01ACr 1174
#define BRDC_FMACL_REG_01E9r 1175
#define BRDC_FMACL_REG_01EAr 1176
#define BRDC_FMACL_REG_01EBr 1177
#define BRDC_FMACL_REG_01ECr 1178
#define BRDC_FMACL_REG_01EDr 1179
#define BRDC_FMACL_REG_01EEr 1180
#define BRDC_FMACL_REG_01EFr 1181
#define BRDC_FMACL_REG_01FAr 1182
#define BRDC_FMACL_REG_1E8r 1183
#define BRDC_FMACL_SBUS_BROADCAST_IDr 1184
#define BRDC_FMACL_SBUS_LAST_IN_CHAINr 1185
#define BRDC_FMACL_SPARE_REGISTER_3r 1186
#define BRDC_FMACL_TEST_CONFIGURATIONr 1187
#define BRDC_FMACL_TEST_STATUSr 1188
#define BRDC_FMACL_TX_CELL_LIMITr 1189
#define BRDC_FMAC_ASYNC_FIFO_CONFIGURATIONr 1190
#define BRDC_FMAC_BEC_CONFIGURATIONr 1191
#define BRDC_FMAC_BEC_STATUSr 1192
#define BRDC_FMAC_BER_GEN_BITMAPr 1193
#define BRDC_FMAC_BER_GEN_PERIODr 1194
#define BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr 1195
#define BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr 1196
#define BRDC_FMAC_ECC_1B_ERR_ADDRr 1197
#define BRDC_FMAC_ECC_1B_ERR_CNTr 1198
#define BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr 1199
#define BRDC_FMAC_ECC_2B_ERR_ADDRr 1200
#define BRDC_FMAC_ECC_2B_ERR_CNTr 1201
#define BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr 1202
#define BRDC_FMAC_EDS_CONFIGURATIONr 1203
#define BRDC_FMAC_EDS_STATUSr 1204
#define BRDC_FMAC_ERROR_INITIATIONr 1205
#define BRDC_FMAC_ERROR_INITIATION_DATAr 1206
#define BRDC_FMAC_FABRIC_SYSTEM_CONFIG_0r 1207
#define BRDC_FMAC_FABRIC_SYSTEM_CONFIG_1r 1208
#define BRDC_FMAC_FBIST_CONFIGURATION_Ar 1209
#define BRDC_FMAC_FBIST_CONFIGURATION_Br 1210
#define BRDC_FMAC_FBIST_STATUSr 1211
#define BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr 1212
#define BRDC_FMAC_FMAL_GENERAL_CONFIGURATIONr 1213
#define BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr 1214
#define BRDC_FMAC_FMAL_STATISTICS_GTIMERr 1215
#define BRDC_FMAC_FMAL_STATISTICS_OUTPUTr 1216
#define BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr 1217
#define BRDC_FMAC_FPS_CONFIGURATION_BERr 1218
#define BRDC_FMAC_FPS_CONFIGURATION_RX_SYNCr 1219
#define BRDC_FMAC_FPS_RX_FEC_CONFIGURATIONr 1220
#define BRDC_FMAC_FPS_RX_STATUSr 1221
#define BRDC_FMAC_FPS_TX_CONFIGURATIONr 1222
#define BRDC_FMAC_GENERAL_CONFIGURATION_REGISTERr 1223
#define BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr 1224
#define BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr 1225
#define BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar 1226
#define BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br 1227
#define BRDC_FMAC_GTIMER_CONFIGURATIONr 1228
#define BRDC_FMAC_GTIMER_TRIGGERr 1229
#define BRDC_FMAC_INTERRUPT_MASK_REGISTERr 1230
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r 1231
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_2r 1232
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r 1233
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r 1234
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r 1235
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r 1236
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r 1237
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r 1238
#define BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r 1239
#define BRDC_FMAC_INTERRUPT_REGISTERr 1240
#define BRDC_FMAC_INTERRUPT_REGISTER_1r 1241
#define BRDC_FMAC_INTERRUPT_REGISTER_2r 1242
#define BRDC_FMAC_INTERRUPT_REGISTER_3r 1243
#define BRDC_FMAC_INTERRUPT_REGISTER_4r 1244
#define BRDC_FMAC_INTERRUPT_REGISTER_5r 1245
#define BRDC_FMAC_INTERRUPT_REGISTER_6r 1246
#define BRDC_FMAC_INTERRUPT_REGISTER_7r 1247
#define BRDC_FMAC_INTERRUPT_REGISTER_8r 1248
#define BRDC_FMAC_INTERRUPT_REGISTER_9r 1249
#define BRDC_FMAC_INTERRUPT_REGISTER_1_TESTr 1250
#define BRDC_FMAC_INTERRUPT_REGISTER_2_TESTr 1251
#define BRDC_FMAC_INTERRUPT_REGISTER_3_TESTr 1252
#define BRDC_FMAC_INTERRUPT_REGISTER_4_TESTr 1253
#define BRDC_FMAC_INTERRUPT_REGISTER_5_TESTr 1254
#define BRDC_FMAC_INTERRUPT_REGISTER_6_TESTr 1255
#define BRDC_FMAC_INTERRUPT_REGISTER_7_TESTr 1256
#define BRDC_FMAC_INTERRUPT_REGISTER_8_TESTr 1257
#define BRDC_FMAC_INTERRUPT_REGISTER_9_TESTr 1258
#define BRDC_FMAC_INTERRUPT_REGISTER_TESTr 1259
#define BRDC_FMAC_KPCS_CONFIGURATIONr 1260
#define BRDC_FMAC_KPCS_RX_STATUSr 1261
#define BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr 1262
#define BRDC_FMAC_KPCS_TEST_RX_STATUSr 1263
#define BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr 1264
#define BRDC_FMAC_LEAKY_BUCKETr 1265
#define BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr 1266
#define BRDC_FMAC_LFEC_CONFIGURATIONr 1267
#define BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 1268
#define BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 1269
#define BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr 1270
#define BRDC_FMAC_RECEIVE_RESET_REGISTERr 1271
#define BRDC_FMAC_REG_0050r 1272
#define BRDC_FMAC_REG_0051r 1273
#define BRDC_FMAC_REG_0052r 1274
#define BRDC_FMAC_REG_0053r 1275
#define BRDC_FMAC_REG_0054r 1276
#define BRDC_FMAC_REG_0058r 1277
#define BRDC_FMAC_REG_0068r 1278
#define BRDC_FMAC_REG_0096r 1279
#define BRDC_FMAC_REG_0098r 1280
#define BRDC_FMAC_REG_0099r 1281
#define BRDC_FMAC_REG_0140r 1282
#define BRDC_FMAC_REG_005Ar 1283
#define BRDC_FMAC_REG_005Br 1284
#define BRDC_FMAC_REG_005Cr 1285
#define BRDC_FMAC_REG_01A8r 1286
#define BRDC_FMAC_REG_01ACr 1287
#define BRDC_FMAC_REG_01FAr 1288
#define BRDC_FMAC_SBUS_BROADCAST_IDr 1289
#define BRDC_FMAC_SPARE_REGISTER_2r 1290
#define BRDC_FMAC_TEST_CONFIGURATIONr 1291
#define BRDC_FMAC_TEST_STATUSr 1292
#define BRDC_FMAC_TX_CELL_LIMITr 1293
#define BRDC_FSRD_INDIRECT_COMMANDr 1294
#define BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr 1295
#define BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr 1296
#define BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr 1297
#define BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr 1298
#define BRDC_FSRD_INTERRUPT_MASK_REGISTERr 1299
#define BRDC_FSRD_INTERRUPT_REGISTERr 1300
#define BRDC_FSRD_INTERRUPT_REGISTER_TESTr 1301
#define BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr 1302
#define BRDC_FSRD_QUAD_INTERRUPT_REGISTERr 1303
#define BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TESTr 1304
#define BRDC_FSRD_REG_0050r 1305
#define BRDC_FSRD_REG_0051r 1306
#define BRDC_FSRD_REG_0052r 1307
#define BRDC_FSRD_REG_0053r 1308
#define BRDC_FSRD_REG_0054r 1309
#define BRDC_FSRD_REG_0058r 1310
#define BRDC_FSRD_REG_0084r 1311
#define BRDC_FSRD_REG_0087r 1312
#define BRDC_FSRD_REG_0090r 1313
#define BRDC_FSRD_REG_0091r 1314
#define BRDC_FSRD_REG_0092r 1315
#define BRDC_FSRD_REG_0170r 1316
#define BRDC_FSRD_REG_00B0r 1317
#define BRDC_FSRD_REG_00B1r 1318
#define BRDC_FSRD_REG_00B2r 1319
#define BRDC_FSRD_REG_00B3r 1320
#define BRDC_FSRD_REG_00B4r 1321
#define BRDC_FSRD_REG_00B5r 1322
#define BRDC_FSRD_REG_00B6r 1323
#define BRDC_FSRD_REG_00B7r 1324
#define BRDC_FSRD_REG_01E9r 1325
#define BRDC_FSRD_REG_01EAr 1326
#define BRDC_FSRD_REG_01EBr 1327
#define BRDC_FSRD_REG_01ECr 1328
#define BRDC_FSRD_REG_01EDr 1329
#define BRDC_FSRD_REG_01EEr 1330
#define BRDC_FSRD_REG_01EFr 1331
#define BRDC_FSRD_REG_01F0r 1332
#define BRDC_FSRD_REG_01F1r 1333
#define BRDC_FSRD_REG_01F2r 1334
#define BRDC_FSRD_REG_01F3r 1335
#define BRDC_FSRD_REG_1E8r 1336
#define BRDC_FSRD_SBUS_BROADCAST_IDr 1337
#define BRDC_FSRD_SPARE_REGISTER_3r 1338
#define BRDC_FSRD_SRD_QUAD_CTRLr 1339
#define BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr 1340
#define BRDC_FSRD_SRD_QUAD_STATUSr 1341
#define BRDC_FSRD_WC_UC_MEM_ACCESSr 1342
#define BRDC_FSRD_WC_UC_MEM_MASK_BITMAPr 1343
#define BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_COMMANDr 1344
#define BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_STRENGTHr 1345
#define BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_CODEr 1346
#define BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_STRENGTHr 1347
#define BRIDGE_802_1X_SNOOP_COMMANDr 1348
#define BRIDGE_802_1X_SNOOP_STRENGTHr 1349
#define BRIDGE_802_1X_TRAP_CODEr 1350
#define BRIDGE_802_1X_TRAP_STRENGTHr 1351
#define BRIDGE_ARP_SNOOP_COMMANDr 1352
#define BRIDGE_ARP_SNOOP_STRENGTHr 1353
#define BRIDGE_ARP_TRAP_CODEr 1354
#define BRIDGE_ARP_TRAP_STRENGTHr 1355
#define BRIDGE_DHCPV4_CLIENT_SNOOP_COMMANDr 1356
#define BRIDGE_DHCPV4_CLIENT_SNOOP_STRENGTHr 1357
#define BRIDGE_DHCPV4_CLIENT_TRAP_CODEr 1358
#define BRIDGE_DHCPV4_CLIENT_TRAP_STRENGTHr 1359
#define BRIDGE_DHCPV4_SERVER_SNOOP_COMMANDr 1360
#define BRIDGE_DHCPV4_SERVER_SNOOP_STRENGTHr 1361
#define BRIDGE_DHCPV4_SERVER_TRAP_CODEr 1362
#define BRIDGE_DHCPV4_SERVER_TRAP_STRENGTHr 1363
#define BRIDGE_DHCPV6_CLIENT_SNOOP_COMMANDr 1364
#define BRIDGE_DHCPV6_CLIENT_SNOOP_STRENGTHr 1365
#define BRIDGE_DHCPV6_CLIENT_TRAP_CODEr 1366
#define BRIDGE_DHCPV6_CLIENT_TRAP_STRENGTHr 1367
#define BRIDGE_DHCPV6_SERVER_SNOOP_COMMANDr 1368
#define BRIDGE_DHCPV6_SERVER_SNOOP_STRENGTHr 1369
#define BRIDGE_DHCPV6_SERVER_TRAP_CODEr 1370
#define BRIDGE_DHCPV6_SERVER_TRAP_STRENGTHr 1371
#define BRIDGE_ENABLE_COMPATIBLE_MCr 1372
#define BRIDGE_FORWARDING_STRENGTHr 1373
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_COMMANDr 1374
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_STRENGTHr 1375
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_CODEr 1376
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_STRENGTHr 1377
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_COMMANDr 1378
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_STRENGTHr 1379
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_CODEr 1380
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_STRENGTHr 1381
#define BRIDGE_IGMP_UNDEFINED_SNOOP_COMMANDr 1382
#define BRIDGE_IGMP_UNDEFINED_SNOOP_STRENGTHr 1383
#define BRIDGE_IGMP_UNDEFINED_TRAP_CODEr 1384
#define BRIDGE_IGMP_UNDEFINED_TRAP_STRENGTHr 1385
#define BRIDGE_IIF_INACTIVE_SNOOP_COMMANDr 1386
#define BRIDGE_IIF_INACTIVE_SNOOP_STRENGTHr 1387
#define BRIDGE_IIF_INACTIVE_TRAP_CODEr 1388
#define BRIDGE_IIF_INACTIVE_TRAP_STRENGTHr 1389
#define BRIDGE_L3_IIF_DEFAULT_VALUEr 1390
#define BRIDGE_MC_MY_MAC0r 1391
#define BRIDGE_MC_MY_MAC1r 1392
#define BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_COMMANDr 1393
#define BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_STRENGTHr 1394
#define BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_CODEr 1395
#define BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_STRENGTHr 1396
#define BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_COMMANDr 1397
#define BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_STRENGTHr 1398
#define BRIDGE_MLD_REPORT_DONE_MSG_TRAP_CODEr 1399
#define BRIDGE_MLD_REPORT_DONE_MSG_TRAP_STRENGTHr 1400
#define BRIDGE_MLD_UNDEFINED_SNOOP_COMMANDr 1401
#define BRIDGE_MLD_UNDEFINED_SNOOP_STRENGTHr 1402
#define BRIDGE_MLD_UNDEFINED_TRAP_CODEr 1403
#define BRIDGE_MLD_UNDEFINED_TRAP_STRENGTHr 1404
#define BRIDGE_MY_ARP_IP1r 1405
#define BRIDGE_MY_ARP_IP2r 1406
#define BRIDGE_MY_ARP_SNOOP_COMMANDr 1407
#define BRIDGE_MY_ARP_SNOOP_STRENGTHr 1408
#define BRIDGE_MY_ARP_TRAP_CODEr 1409
#define BRIDGE_MY_ARP_TRAP_STRENGTHr 1410
#define BRIDGE_RIF_NOT_VALID_SNOOP_COMMANDr 1411
#define BRIDGE_RIF_NOT_VALID_SNOOP_STRENGTHr 1412
#define BRIDGE_RIF_NOT_VALID_TRAP_CODEr 1413
#define BRIDGE_RIF_NOT_VALID_TRAP_STRENGTHr 1414
#define BRIDGE_SAME_INTERFACE_MC_SNOOP_COMMANDr 1415
#define BRIDGE_SAME_INTERFACE_MC_SNOOP_STRENGTHr 1416
#define BRIDGE_SAME_INTERFACE_MC_TRAP_CODEr 1417
#define BRIDGE_SAME_INTERFACE_MC_TRAP_STRENGTHr 1418
#define BRIDGE_SAME_INTERFACE_UC_SNOOP_COMMANDr 1419
#define BRIDGE_SAME_INTERFACE_UC_SNOOP_STRENGTHr 1420
#define BRIDGE_SAME_INTERFACE_UC_TRAP_CODEr 1421
#define BRIDGE_SAME_INTERFACE_UC_TRAP_STRENGTHr 1422
#define BRIDGE_SA_EQUALS_DA_SNOOP_COMMANDr 1423
#define BRIDGE_SA_EQUALS_DA_SNOOP_STRENGTHr 1424
#define BRIDGE_SA_EQUALS_DA_TRAP_CODEr 1425
#define BRIDGE_SA_EQUALS_DA_TRAP_STRENGTHr 1426
#define BRIDGE_SA_MC_SNOOP_COMMANDr 1427
#define BRIDGE_SA_MC_SNOOP_STRENGTHr 1428
#define BRIDGE_SA_MC_TRAP_CODEr 1429
#define BRIDGE_SA_MC_TRAP_STRENGTHr 1430
#define BRIDGE_STP_STATE_BLOCK_SNOOP_COMMANDr 1431
#define BRIDGE_STP_STATE_BLOCK_SNOOP_STRENGTHr 1432
#define BRIDGE_STP_STATE_BLOCK_TRAP_CODEr 1433
#define BRIDGE_STP_STATE_BLOCK_TRAP_STRENGTHr 1434
#define BRIDGE_STP_STATE_LEARN_SNOOP_COMMANDr 1435
#define BRIDGE_STP_STATE_LEARN_SNOOP_STRENGTHr 1436
#define BRIDGE_STP_STATE_LEARN_TRAP_CODEr 1437
#define BRIDGE_STP_STATE_LEARN_TRAP_STRENGTHr 1438
#define BSAr 1439
#define BSAFE_GLB_CMD_CTRLr 1440
#define BSAFE_GLB_CMD_DATA_INr 1441
#define BSAFE_GLB_CMD_DATA_OUTr 1442
#define BSAFE_GLB_DEV_STATUSr 1443
#define BSAFE_GLB_INT_CTRLr 1444
#define BSAFE_GLB_MEM_PARAMr 1445
#define BSAFE_GLB_MEM_TST_CTLr 1446
#define BSAFE_GLB_PRESCALEr 1447
#define BSAFE_GLB_PROD_CFGr 1448
#define BSAFE_GLB_TIMERr 1449
#define BSAFE_GLB_UHSM_CFGr 1450
#define BST_HW_SNAPSHOT_ENr 1451
#define BST_SNAPSHOT_ACTION_ENr 1452
#define BST_TRACKING_CONFIGr 1453
#define BST_TRACKING_ENABLEr 1454
#define BUCKET_ECCr 1455
#define BUFFER_CELL_LIMIT_SPr 1456
#define BUFFER_CELL_LIMIT_SP_SHAREDr 1457
#define BUFFER_PACKET_LIMIT_SPr 1458
#define BUFFER_PACKET_LIMIT_SP_SHAREDr 1459
#define BUF_CFGr 1460
#define BYPASSSYSTEMVSIEMr 1461
#define BYTEACCESSORDERr 1462
#define CALENDAR_CONFIGr 1463
#define CALIB_BYPASSr 1464
#define CALIB_BYPASS_VECr 1465
#define CAPTUREQUEUEDESCRIPTORr 1466
#define CAPTUREQUEUEDESCRIPTORCONFIGr 1467
#define CASCHNG1_CID_0r 1468
#define CASCHNG1_CID_1r 1469
#define CASCHNG1_CID_2r 1470
#define CASCHNG1_CID_3r 1471
#define CASCHNG1_CID_4r 1472
#define CASCHNG1_CID_5r 1473
#define CASCHNG1_CID_6r 1474
#define CASCHNG1_CID_7r 1475
#define CASCHNG1_CID_8r 1476
#define CASCHNG1_CID_9r 1477
#define CASCHNG1_CID_10r 1478
#define CASCHNG1_CID_11r 1479
#define CASCHNG1_CID_12r 1480
#define CASCHNG1_CID_13r 1481
#define CASCHNG1_CID_14r 1482
#define CASCHNG1_CID_15r 1483
#define CASCHNG2_CID_0r 1484
#define CASCHNG2_CID_1r 1485
#define CASCHNG2_CID_2r 1486
#define CASCHNG2_CID_3r 1487
#define CASCHNG2_CID_4r 1488
#define CASCHNG2_CID_5r 1489
#define CASCHNG2_CID_6r 1490
#define CASCHNG2_CID_7r 1491
#define CASCHNG2_CID_8r 1492
#define CASCHNG2_CID_9r 1493
#define CASCHNG2_CID_10r 1494
#define CASCHNG2_CID_11r 1495
#define CASCHNG2_CID_12r 1496
#define CASCHNG2_CID_13r 1497
#define CASCHNG2_CID_14r 1498
#define CASCHNG2_CID_15r 1499
#define CASIDLEr 1500
#define CASMODRPC_CHID_0r 1501
#define CASMODRPC_CHID_1r 1502
#define CASMODRPC_CHID_2r 1503
#define CASMODRPC_CHID_3r 1504
#define CASMODRPC_CHID_4r 1505
#define CASMODRPC_CHID_5r 1506
#define CASMODRPC_CHID_6r 1507
#define CASMODRPC_CHID_7r 1508
#define CASMODRPC_CHID_8r 1509
#define CASMODRPC_CHID_9r 1510
#define CASMODRPC_CHID_10r 1511
#define CASMODRPC_CHID_11r 1512
#define CASMODRPC_CHID_12r 1513
#define CASMODRPC_CHID_13r 1514
#define CASMODRPC_CHID_14r 1515
#define CASMODRPC_CHID_15r 1516
#define CASMODRPC_CHID_16r 1517
#define CASMODRPC_CHID_17r 1518
#define CASMODRPC_CHID_18r 1519
#define CASMODRPC_CHID_19r 1520
#define CASMODRPC_CHID_20r 1521
#define CASMODRPC_CHID_21r 1522
#define CASMODRPC_CHID_22r 1523
#define CASMODRPC_CHID_23r 1524
#define CASMODRPC_CHID_24r 1525
#define CASMODRPC_CHID_25r 1526
#define CASMODRPC_CHID_26r 1527
#define CASMODRPC_CHID_27r 1528
#define CASMODRPC_CHID_28r 1529
#define CASMODRPC_CHID_29r 1530
#define CASMODRPC_CHID_30r 1531
#define CASMODRPC_CHID_31r 1532
#define CASMODRPC_CHID_32r 1533
#define CASMODRPC_CHID_33r 1534
#define CASMODRPC_CHID_34r 1535
#define CASMODRPC_CHID_35r 1536
#define CASMODRPC_CHID_36r 1537
#define CASMODRPC_CHID_37r 1538
#define CASMODRPC_CHID_38r 1539
#define CASMODRPC_CHID_39r 1540
#define CASMODRPC_CHID_40r 1541
#define CASMODRPC_CHID_41r 1542
#define CASMODRPC_CHID_42r 1543
#define CASMODRPC_CHID_43r 1544
#define CASMODRPC_CHID_44r 1545
#define CASMODRPC_CHID_45r 1546
#define CASMODRPC_CHID_46r 1547
#define CASMODRPC_CHID_47r 1548
#define CASMODRPC_CHID_48r 1549
#define CASMODRPC_CHID_49r 1550
#define CASMODRPC_CHID_50r 1551
#define CASMODRPC_CHID_51r 1552
#define CASMODRPC_CHID_52r 1553
#define CASMODRPC_CHID_53r 1554
#define CASMODRPC_CHID_54r 1555
#define CASMODRPC_CHID_55r 1556
#define CASMODRPC_CHID_56r 1557
#define CASMODRPC_CHID_57r 1558
#define CASMODRPC_CHID_58r 1559
#define CASMODRPC_CHID_59r 1560
#define CASMODRPC_CHID_60r 1561
#define CASMODRPC_CHID_61r 1562
#define CASMODRPC_CHID_62r 1563
#define CASMODRPC_CHID_63r 1564
#define CASOTPC_CHID_0r 1565
#define CASOTPC_CHID_1r 1566
#define CASOTPC_CHID_2r 1567
#define CASOTPC_CHID_3r 1568
#define CASOTPC_CHID_4r 1569
#define CASOTPC_CHID_5r 1570
#define CASOTPC_CHID_6r 1571
#define CASOTPC_CHID_7r 1572
#define CASOTPC_CHID_8r 1573
#define CASOTPC_CHID_9r 1574
#define CASOTPC_CHID_10r 1575
#define CASOTPC_CHID_11r 1576
#define CASOTPC_CHID_12r 1577
#define CASOTPC_CHID_13r 1578
#define CASOTPC_CHID_14r 1579
#define CASOTPC_CHID_15r 1580
#define CASOTPC_CHID_16r 1581
#define CASOTPC_CHID_17r 1582
#define CASOTPC_CHID_18r 1583
#define CASOTPC_CHID_19r 1584
#define CASOTPC_CHID_20r 1585
#define CASOTPC_CHID_21r 1586
#define CASOTPC_CHID_22r 1587
#define CASOTPC_CHID_23r 1588
#define CASOTPC_CHID_24r 1589
#define CASOTPC_CHID_25r 1590
#define CASOTPC_CHID_26r 1591
#define CASOTPC_CHID_27r 1592
#define CASOTPC_CHID_28r 1593
#define CASOTPC_CHID_29r 1594
#define CASOTPC_CHID_30r 1595
#define CASOTPC_CHID_31r 1596
#define CASOTPC_CHID_32r 1597
#define CASOTPC_CHID_33r 1598
#define CASOTPC_CHID_34r 1599
#define CASOTPC_CHID_35r 1600
#define CASOTPC_CHID_36r 1601
#define CASOTPC_CHID_37r 1602
#define CASOTPC_CHID_38r 1603
#define CASOTPC_CHID_39r 1604
#define CASOTPC_CHID_40r 1605
#define CASOTPC_CHID_41r 1606
#define CASOTPC_CHID_42r 1607
#define CASOTPC_CHID_43r 1608
#define CASOTPC_CHID_44r 1609
#define CASOTPC_CHID_45r 1610
#define CASOTPC_CHID_46r 1611
#define CASOTPC_CHID_47r 1612
#define CASOTPC_CHID_48r 1613
#define CASOTPC_CHID_49r 1614
#define CASOTPC_CHID_50r 1615
#define CASOTPC_CHID_51r 1616
#define CASOTPC_CHID_52r 1617
#define CASOTPC_CHID_53r 1618
#define CASOTPC_CHID_54r 1619
#define CASOTPC_CHID_55r 1620
#define CASOTPC_CHID_56r 1621
#define CASOTPC_CHID_57r 1622
#define CASOTPC_CHID_58r 1623
#define CASOTPC_CHID_59r 1624
#define CASOTPC_CHID_60r 1625
#define CASOTPC_CHID_61r 1626
#define CASOTPC_CHID_62r 1627
#define CASOTPC_CHID_63r 1628
#define CASREPL1_CID_0r 1629
#define CASREPL1_CID_1r 1630
#define CASREPL1_CID_2r 1631
#define CASREPL1_CID_3r 1632
#define CASREPL1_CID_4r 1633
#define CASREPL1_CID_5r 1634
#define CASREPL1_CID_6r 1635
#define CASREPL1_CID_7r 1636
#define CASREPL1_CID_8r 1637
#define CASREPL1_CID_9r 1638
#define CASREPL1_CID_10r 1639
#define CASREPL1_CID_11r 1640
#define CASREPL1_CID_12r 1641
#define CASREPL1_CID_13r 1642
#define CASREPL1_CID_14r 1643
#define CASREPL1_CID_15r 1644
#define CASREPL2_CID_0r 1645
#define CASREPL2_CID_1r 1646
#define CASREPL2_CID_2r 1647
#define CASREPL2_CID_3r 1648
#define CASREPL2_CID_4r 1649
#define CASREPL2_CID_5r 1650
#define CASREPL2_CID_6r 1651
#define CASREPL2_CID_7r 1652
#define CASREPL2_CID_8r 1653
#define CASREPL2_CID_9r 1654
#define CASREPL2_CID_10r 1655
#define CASREPL2_CID_11r 1656
#define CASREPL2_CID_12r 1657
#define CASREPL2_CID_13r 1658
#define CASREPL2_CID_14r 1659
#define CASREPL2_CID_15r 1660
#define CASSTAT_CHID_0r 1661
#define CASSTAT_CHID_1r 1662
#define CASSTAT_CHID_2r 1663
#define CASSTAT_CHID_3r 1664
#define CASSTAT_CHID_4r 1665
#define CASSTAT_CHID_5r 1666
#define CASSTAT_CHID_6r 1667
#define CASSTAT_CHID_7r 1668
#define CASSTAT_CHID_8r 1669
#define CASSTAT_CHID_9r 1670
#define CASSTAT_CHID_10r 1671
#define CASSTAT_CHID_11r 1672
#define CASSTAT_CHID_12r 1673
#define CASSTAT_CHID_13r 1674
#define CASSTAT_CHID_14r 1675
#define CASSTAT_CHID_15r 1676
#define CASSTAT_CHID_16r 1677
#define CASSTAT_CHID_17r 1678
#define CASSTAT_CHID_18r 1679
#define CASSTAT_CHID_19r 1680
#define CASSTAT_CHID_20r 1681
#define CASSTAT_CHID_21r 1682
#define CASSTAT_CHID_22r 1683
#define CASSTAT_CHID_23r 1684
#define CASSTAT_CHID_24r 1685
#define CASSTAT_CHID_25r 1686
#define CASSTAT_CHID_26r 1687
#define CASSTAT_CHID_27r 1688
#define CASSTAT_CHID_28r 1689
#define CASSTAT_CHID_29r 1690
#define CASSTAT_CHID_30r 1691
#define CASSTAT_CHID_31r 1692
#define CASSTAT_CHID_32r 1693
#define CASSTAT_CHID_33r 1694
#define CASSTAT_CHID_34r 1695
#define CASSTAT_CHID_35r 1696
#define CASSTAT_CHID_36r 1697
#define CASSTAT_CHID_37r 1698
#define CASSTAT_CHID_38r 1699
#define CASSTAT_CHID_39r 1700
#define CASSTAT_CHID_40r 1701
#define CASSTAT_CHID_41r 1702
#define CASSTAT_CHID_42r 1703
#define CASSTAT_CHID_43r 1704
#define CASSTAT_CHID_44r 1705
#define CASSTAT_CHID_45r 1706
#define CASSTAT_CHID_46r 1707
#define CASSTAT_CHID_47r 1708
#define CASSTAT_CHID_48r 1709
#define CASSTAT_CHID_49r 1710
#define CASSTAT_CHID_50r 1711
#define CASSTAT_CHID_51r 1712
#define CASSTAT_CHID_52r 1713
#define CASSTAT_CHID_53r 1714
#define CASSTAT_CHID_54r 1715
#define CASSTAT_CHID_55r 1716
#define CASSTAT_CHID_56r 1717
#define CASSTAT_CHID_57r 1718
#define CASSTAT_CHID_58r 1719
#define CASSTAT_CHID_59r 1720
#define CASSTAT_CHID_60r 1721
#define CASSTAT_CHID_61r 1722
#define CASSTAT_CHID_62r 1723
#define CASSTAT_CHID_63r 1724
#define CBL_ATTRIBUTEr 1725
#define CBPCELLCRCERRPTRr 1726
#define CBPCELLERRPTRr 1727
#define CBPCELLHDRMEMDEBUGr 1728
#define CBPCELLHDRPARITYERRPTRr 1729
#define CBPDATAMEM0DEBUGr 1730
#define CBPDATAMEM10DEBUGr 1731
#define CBPDATAMEM11DEBUGr 1732
#define CBPDATAMEM12DEBUGr 1733
#define CBPDATAMEM13DEBUGr 1734
#define CBPDATAMEM14DEBUGr 1735
#define CBPDATAMEM15DEBUGr 1736
#define CBPDATAMEM1DEBUGr 1737
#define CBPDATAMEM2DEBUGr 1738
#define CBPDATAMEM3DEBUGr 1739
#define CBPDATAMEM4DEBUGr 1740
#define CBPDATAMEM5DEBUGr 1741
#define CBPDATAMEM6DEBUGr 1742
#define CBPDATAMEM7DEBUGr 1743
#define CBPDATAMEM8DEBUGr 1744
#define CBPDATAMEM9DEBUGr 1745
#define CBPDATAMEMDEBUGr 1746
#define CBPMEMDEBUGr 1747
#define CBPPKTHDR0LMEMDEBUGr 1748
#define CBPPKTHDR0MEMDEBUGr 1749
#define CBPPKTHDR0UMEMDEBUGr 1750
#define CBPPKTHDR1MEMDEBUGr 1751
#define CBPPKTHDR2MEMDEBUGr 1752
#define CBPPKTHDRCPUMEMDEBUGr 1753
#define CBPPKTHDRMEM0DEBUGr 1754
#define CBPPKTHDRMEM1DEBUGr 1755
#define CBPPKTHDRMEM2DEBUGr 1756
#define CBPPKTHDRMEMEXTDEBUGr 1757
#define CBPPKTHDRPARITYERRPTRr 1758
#define CBPPOWERDOWN00r 1759
#define CBPPOWERDOWN01r 1760
#define CBPPOWERDOWN02r 1761
#define CBPPOWERDOWN10r 1762
#define CBPPOWERDOWN11r 1763
#define CBPPOWERDOWN12r 1764
#define CBPPOWERDOWN20r 1765
#define CBPPOWERDOWN21r 1766
#define CBPPOWERDOWN22r 1767
#define CBPPOWERDOWN30r 1768
#define CBPPOWERDOWN31r 1769
#define CBPPOWERDOWN32r 1770
#define CCM_COPYTO_CPU_CONTROLr 1771
#define CCM_INTERRUPT_CONTROLr 1772
#define CCM_READ_CONTROLr 1773
#define CCPE_MEMDEBUGr 1774
#define CCPFIFO_STSr 1775
#define CCPI_MEMDEBUGr 1776
#define CCPMEMDEBUGr 1777
#define CCPPARITYERRORPTRr 1778
#define CCP_ERRORr 1779
#define CCP_ERROR_MASKr 1780
#define CCP_FIFO_MEMDEBUGr 1781
#define CCP_MEM_DEBUGr 1782
#define CCP_STSr 1783
#define CCS_CAPTURED_CELLr 1784
#define CCS_CAPTURED_CELL_VALIDr 1785
#define CCS_CAPTURE_FIFO_DISCARD_CNTr 1786
#define CCS_CAPTURE_FILTER_CELL_0r 1787
#define CCS_CAPTURE_FILTER_CELL_1r 1788
#define CCS_CAPTURE_FILTER_MASK_0r 1789
#define CCS_CAPTURE_FILTER_MASK_1r 1790
#define CCS_CAPTURE_HIT_CNTr 1791
#define CCS_CCS_CONFIGURATIONSr 1792
#define CCS_CDMA_LP_CELLS_DISCARD_CNTr 1793
#define CCS_CDMB_LP_CELLS_DISCARD_CNTr 1794
#define CCS_CDM_OVERFLOW_FIFO_NUMBERr 1795
#define CCS_CPU_SOURCE_CELL_TRIGGERr 1796
#define CCS_CPU_SRC_CELL_DATAr 1797
#define CCS_CREDIT_CELLS_CNTr 1798
#define CCS_CRP_FIFO_WATER_MARKr 1799
#define CCS_CRP_PARITY_ERR_CNTr 1800
#define CCS_CRP_UNREACHABLE_CELL_DATAr 1801
#define CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNTr 1802
#define CCS_DEBUG_CONFIGURATIONSr 1803
#define CCS_ECC_1B_ERR_CNTr 1804
#define CCS_ECC_2B_ERR_CNTr 1805
#define CCS_ECC_ERR_MONITOR_MEM_MASKr 1806
#define CCS_ERROR_INITIATION_DATAr 1807
#define CCS_FLOW_STATUS_CELLS_CNTr 1808
#define CCS_GTIMER_CONFIGURATIONr 1809
#define CCS_GTIMER_TRIGGERr 1810
#define CCS_INITIATE_CELL_PARITY_ERRORr 1811
#define CCS_INITIATE_ECC_ERRORr 1812
#define CCS_INTERRUPT_MASK_REGISTERr 1813
#define CCS_INTERRUPT_REGISTERr 1814
#define CCS_MID_FIFOS_LP_WATER_MARKr 1815
#define CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARKr 1816
#define CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARKr 1817
#define CCS_REACHABILITY_CELLS_CNTr 1818
#define CCS_REG_0050r 1819
#define CCS_REG_0051r 1820
#define CCS_REG_0052r 1821
#define CCS_REG_0054r 1822
#define CCS_REG_0055r 1823
#define CCS_REG_0058r 1824
#define CCS_REG_0062r 1825
#define CCS_REG_0066r 1826
#define CCS_REG_0080r 1827
#define CCS_REG_0086r 1828
#define CCS_REG_0118r 1829
#define CCS_REG_0124r 1830
#define CCS_REG_0125r 1831
#define CCS_REG_0126r 1832
#define CCS_REG_005Ar 1833
#define CCS_REG_005Br 1834
#define CCS_REG_007Ar 1835
#define CCS_REG_007Br 1836
#define CCS_REG_007Cr 1837
#define CCS_REG_01F5r 1838
#define CCS_REG_01F6r 1839
#define CCS_REG_01F7r 1840
#define CCS_REG_01F8r 1841
#define CCS_REG_01FAr 1842
#define CCS_REG_01FBr 1843
#define CCS_REG_01FCr 1844
#define CCS_REG_01FDr 1845
#define CCS_REG_01FEr 1846
#define CCS_SELF_ROUTED_CELLS_CNTr 1847
#define CCS_SOURCE_ROUTED_CELLS_CNTr 1848
#define CCS_SPARE_REGISTER_3r 1849
#define CCS_TOTAL_CELLS_CNTr 1850
#define CCS_UNREACHABLE_DESTINATION_CELLS_CNTr 1851
#define CCS_VSC_256_LINK_BITMAP_REGISTERr 1852
#define CELLCHKMEMDEBUGr 1853
#define CELLCHK_POWERDOWN_S0r 1854
#define CELLCHK_POWERDOWN_S1r 1855
#define CELLCHK_POWERDOWN_S2r 1856
#define CELLDROPCOUNTER0r 1857
#define CELLDROPCOUNTER1r 1858
#define CELLLINKEMEMDEBUGr 1859
#define CELLLINKIMEMDEBUGr 1860
#define CELLLINKMEMDEBUGr 1861
#define CELL_ASM_0_CONTROLr 1862
#define CELL_ASM_CUT_THRU_THRESHOLDr 1863
#define CELL_BUFFER0_ECC_STATUSr 1864
#define CELL_BUFFER1_ECC_STATUSr 1865
#define CELL_BUFFER2_ECC_STATUSr 1866
#define CELL_BUFFER3_ECC_STATUSr 1867
#define CELL_BUFFER_PTR_STATUSr 1868
#define CELL_CHK_MEM_DEBUGr 1869
#define CELL_DATA_MEM_DEBUGr 1870
#define CELL_HDR_MEM_DEBUGr 1871
#define CELL_LINK_MEM_DEBUG_TMr 1872
#define CELL_RESET_LIMIT_OFFSET_SPr 1873
#define CELL_SPAP_RED_OFFSET_SPr 1874
#define CELL_SPAP_YELLOW_OFFSET_SPr 1875
#define CFAPBANK0STATUSr 1876
#define CFAPBANK10STATUSr 1877
#define CFAPBANK11STATUSr 1878
#define CFAPBANK12STATUSr 1879
#define CFAPBANK13STATUSr 1880
#define CFAPBANK14STATUSr 1881
#define CFAPBANK15STATUSr 1882
#define CFAPBANK1STATUSr 1883
#define CFAPBANK2STATUSr 1884
#define CFAPBANK3STATUSr 1885
#define CFAPBANK4STATUSr 1886
#define CFAPBANK5STATUSr 1887
#define CFAPBANK6STATUSr 1888
#define CFAPBANK7STATUSr 1889
#define CFAPBANK8STATUSr 1890
#define CFAPBANK9STATUSr 1891
#define CFAPBANKFULLr 1892
#define CFAPBANKPARITYERRORr 1893
#define CFAPBANKSTATUSr 1894
#define CFAPBSTSTATr 1895
#define CFAPBSTTHRSr 1896
#define CFAPCONFIGr 1897
#define CFAPDEBUGSCR0r 1898
#define CFAPDEBUGSCR1r 1899
#define CFAPDEBUGSCR2r 1900
#define CFAPECONFIGr 1901
#define CFAPEFULLRESETPOINTr 1902
#define CFAPEFULLSETPOINTr 1903
#define CFAPEINITr 1904
#define CFAPELOWWATERMARKr 1905
#define CFAPEMEMDEBUG_BITMAPr 1906
#define CFAPEMEMDEBUG_STACKr 1907
#define CFAPEOTPCONFIGr 1908
#define CFAPEREADPOINTERr 1909
#define CFAPESTACKSTATUSr 1910
#define CFAPE_BITMAP_ECC_STATUSr 1911
#define CFAPE_ECC_DEBUGr 1912
#define CFAPE_ECC_ERRORr 1913
#define CFAPE_ERROR_MASKr 1914
#define CFAPE_POOL_CONG_DETECT_THRESH_0r 1915
#define CFAPE_POOL_CONG_DETECT_THRESH_1r 1916
#define CFAPE_POOL_CONG_DETECT_THRESH_2r 1917
#define CFAPE_STACK_ECC_STATUSr 1918
#define CFAPFULLTHRESHOLDr 1919
#define CFAPFULLTHRESHOLD0r 1920
#define CFAPFULLTHRESHOLD1r 1921
#define CFAPFULLTHRESHOLDRESETr 1922
#define CFAPFULLTHRESHOLDSETr 1923
#define CFAPICONFIGr 1924
#define CFAPIFULLRESETPOINTr 1925
#define CFAPIFULLSETPOINTr 1926
#define CFAPIINITr 1927
#define CFAPILOWWATERMARKr 1928
#define CFAPIMEMDEBUG_BITMAPr 1929
#define CFAPIMEMDEBUG_STACKr 1930
#define CFAPINITr 1931
#define CFAPIOTPCONFIGr 1932
#define CFAPIREADPOINTERr 1933
#define CFAPISTACKSTATUSr 1934
#define CFAPI_BITMAP_ECC_STATUSr 1935
#define CFAPI_ECC_DEBUGr 1936
#define CFAPI_ECC_ERRORr 1937
#define CFAPI_ERROR_MASKr 1938
#define CFAPI_STACK_ECC_STATUSr 1939
#define CFAPMEMDEBUGr 1940
#define CFAPOTPCONFIGr 1941
#define CFAPPARITYERRORPTRr 1942
#define CFAPREADPOINTERr 1943
#define CFAP_ARBITER_CONTROLr 1944
#define CFAP_ARBITER_MASKr 1945
#define CFAP_ARBITER_RANDOM_SEEDr 1946
#define CFAP_ARBITER_RANKERr 1947
#define CFAP_DEBUG_CFG0r 1948
#define CFAP_DEBUG_CFG1r 1949
#define CFAP_DEBUG_SCR0r 1950
#define CFAP_DEBUG_SCR1r 1951
#define CFAP_DEBUG_SCR2r 1952
#define CFAP_DROP_PKT_CNTr 1953
#define CFAP_ECC_1B_COUNTERr 1954
#define CFAP_ECC_2B_COUNTERr 1955
#define CFAP_ERRORr 1956
#define CFAP_ERROR_MASKr 1957
#define CFAP_FULL_BP_STATUSr 1958
#define CFAP_MEM_DEBUGr 1959
#define CFAP_STACK_WATERMARKr 1960
#define CFCENABLERSr 1961
#define CFCFLOWCONTROLr 1962
#define CFC_CAT_2_TC_MAP_HCFC_ENAr 1963
#define CFC_CAT_2_TC_MAP_NIF_ENAr 1964
#define CFC_CFC_ENABLERSr 1965
#define CFC_CMIC_RX_FC_CFGr 1966
#define CFC_CMIC_RX_FC_STATUSr 1967
#define CFC_CMIC_TX_FCr 1968
#define CFC_CMIC_TX_FC_STATUSr 1969
#define CFC_EGQ_CNM_LLFC_STATUSr 1970
#define CFC_EGQ_CNM_PFC_STATUSr 1971
#define CFC_EGQ_FC_STATUSr 1972
#define CFC_EGQ_IF_FC_STATUSr 1973
#define CFC_EGQ_PFC_STATUSr 1974
#define CFC_EGQ_STATUS_SELr 1975
#define CFC_ERROR_INITIATION_DATAr 1976
#define CFC_FRC_EGQ_PFCr 1977
#define CFC_FRC_NIF_FAST_LLFCr 1978
#define CFC_FRC_NIF_LNK_FCr 1979
#define CFC_FRC_NIF_PFCr 1980
#define CFC_FRC_SCH_FCr 1981
#define CFC_FRC_SCH_IF_FCr 1982
#define CFC_FRC_SCH_PFCr 1983
#define CFC_GLB_RSC_TO_HCFC_HP_MAPr 1984
#define CFC_GLB_RSC_TO_HCFC_LP_MAPr 1985
#define CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr 1986
#define CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr 1987
#define CFC_GTIMER_CONFIGURATIONr 1988
#define CFC_GTIMER_TRIGGERr 1989
#define CFC_HCFC_OOB_0_CHANNEL_BASE_CFGr 1990
#define CFC_HCFC_OOB_0_MESSAGE_CFGr 1991
#define CFC_HCFC_OOB_1_CHANNEL_BASE_CFGr 1992
#define CFC_HCFC_OOB_1_MESSAGE_CFGr 1993
#define CFC_HCFC_OOB_RX_0_CRC_ERR_CTRr 1994
#define CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr 1995
#define CFC_HCFC_OOB_RX_1_CRC_ERR_CTRr 1996
#define CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr 1997
#define CFC_HCFC_OOB_RX_ERR_CFGr 1998
#define CFC_HCFC_OOB_RX_HEADER_CHECK_DISABLEr 1999
#define CFC_HCFC_OOB_RX_WD_EN_CFGr 2000
#define CFC_HCFC_OOB_RX_WD_ERR_STATUSr 2001
#define CFC_HCFC_OOB_TX_0_GENERAL_CFGr 2002
#define CFC_HCFC_OOB_TX_1_GENERAL_CFGr 2003
#define CFC_ILKN_0_MUB_TX_CALr 2004
#define CFC_ILKN_0_OOB_RX_CRC_ERR_CNTr 2005
#define CFC_ILKN_0_OOB_RX_LANES_STATUSr 2006
#define CFC_ILKN_1_MUB_TX_CALr 2007
#define CFC_ILKN_1_OOB_RX_CRC_ERR_CNTr 2008
#define CFC_ILKN_1_OOB_RX_LANES_STATUSr 2009
#define CFC_ILKN_MUB_ENABLEr 2010
#define CFC_ILKN_OOB_POLARITY_CFGr 2011
#define CFC_ILKN_OOB_RX_RT_CAL_CFGr 2012
#define CFC_ILKN_OOB_TX_FRCr 2013
#define CFC_ILKN_OOB_TX_MASK_CFGr 2014
#define CFC_ILKN_OOB_TX_RT_CAL_CFGr 2015
#define CFC_ILKN_RETRANSMIT_REQ_TIMERSr 2016
#define CFC_ILKN_RETRANSMIT_REQ_TIMERS_EXTr 2017
#define CFC_ILKN_RX_0_FC_STATUSr 2018
#define CFC_ILKN_RX_1_FC_STATUSr 2019
#define CFC_ILKN_RX_CONFIGURATIONr 2020
#define CFC_ILKN_TX_CONFIGURATIONr 2021
#define CFC_INDIRECTCOMMANDr 2022
#define CFC_INDIRECTCOMMANDADDRESSr 2023
#define CFC_INDIRECTCOMMANDDATAINCREMENTr 2024
#define CFC_INDIRECTCOMMANDRDDATAr 2025
#define CFC_INDIRECTCOMMANDWRDATAr 2026
#define CFC_INDIRECT_COMMANDr 2027
#define CFC_INDIRECT_COMMAND_ADDRESSr 2028
#define CFC_INDIRECT_COMMAND_DATA_INCREMENTr 2029
#define CFC_INDIRECT_COMMAND_RD_DATAr 2030
#define CFC_INDIRECT_COMMAND_WR_DATAr 2031
#define CFC_INDIRECT_WR_MASKr 2032
#define CFC_INITIATE_PAR_ERRr 2033
#define CFC_INTERRUPTMASKREGISTERr 2034
#define CFC_INTERRUPTREGISTERr 2035
#define CFC_INTERRUPT_MASK_REGISTERr 2036
#define CFC_INTERRUPT_REGISTERr 2037
#define CFC_INTERRUPT_REGISTER_TESTr 2038
#define CFC_IQM_GLBL_FC_STATUSr 2039
#define CFC_IQM_VSQ_FC_STATUS_SELr 2040
#define CFC_IQM_VSQ_GRPS_ABCD_FC_STATUSr 2041
#define CFC_IQM_VSQ_LLFC_STATUSr 2042
#define CFC_IQM_VSQ_PFC_STATUSr 2043
#define CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr 2044
#define CFC_NIF_AF_FC_STATUSr 2045
#define CFC_NIF_MUB_STATUSr 2046
#define CFC_NIF_PFC_STATUSr 2047
#define CFC_NIF_PFC_STATUS_SELr 2048
#define CFC_NIF_RT_STATUSr 2049
#define CFC_OOB_PAD_CONFIGURATIONr 2050
#define CFC_OOB_RX_ERRr 2051
#define CFC_PARITY_ERR_CNTr 2052
#define CFC_PARITY_ERR_MONITOR_MEM_MASKr 2053
#define CFC_PFC_GENERIC_BITMAP_0r 2054
#define CFC_PFC_GENERIC_BITMAP_1r 2055
#define CFC_PFC_GENERIC_BITMAP_2r 2056
#define CFC_PFC_GENERIC_BITMAP_3r 2057
#define CFC_PFC_GENERIC_BITMAP_4r 2058
#define CFC_PFC_GENERIC_BITMAP_5r 2059
#define CFC_PFC_GENERIC_BITMAP_6r 2060
#define CFC_PFC_GENERIC_BITMAP_7r 2061
#define CFC_PFC_GENERIC_BITMAP_8r 2062
#define CFC_PFC_GENERIC_BITMAP_9r 2063
#define CFC_PFC_GENERIC_BITMAP_10r 2064
#define CFC_PFC_GENERIC_BITMAP_11r 2065
#define CFC_PFC_GENERIC_BITMAP_12r 2066
#define CFC_PFC_GENERIC_BITMAP_13r 2067
#define CFC_PFC_GENERIC_BITMAP_14r 2068
#define CFC_PFC_GENERIC_BITMAP_15r 2069
#define CFC_REG_0085r 2070
#define CFC_REG_0086r 2071
#define CFC_REG_0087r 2072
#define CFC_REG_0090r 2073
#define CFC_REG_0091r 2074
#define CFC_REG_0092r 2075
#define CFC_REG_0093r 2076
#define CFC_REG_0284r 2077
#define CFC_REG_00A6r 2078
#define CFC_REG_00CFr 2079
#define CFC_SPI_OOB_CONFIGURATIONr 2080
#define CFC_SPI_OOB_RX_0_ERROR_COUNTERr 2081
#define CFC_SPI_OOB_RX_0_GEN_PFC_STATUSr 2082
#define CFC_SPI_OOB_RX_0_LLFC_STATUSr 2083
#define CFC_SPI_OOB_RX_0_PFC_STATUSr 2084
#define CFC_SPI_OOB_RX_1_ERROR_COUNTERr 2085
#define CFC_SPI_OOB_RX_1_GEN_PFC_STATUSr 2086
#define CFC_SPI_OOB_RX_1_LLFC_STATUSr 2087
#define CFC_SPI_OOB_RX_1_PFC_STATUSr 2088
#define CFC_SPI_OOB_RX_CONFIGURATION_0r 2089
#define CFC_SPI_OOB_RX_CONFIGURATION_1r 2090
#define CFC_SPI_OOB_RX_ERR_CFGr 2091
#define CFC_SPI_OOB_RX_PFC_SELr 2092
#define CFC_SPI_OOB_RX_WD_EN_CFGr 2093
#define CFC_SPI_OOB_RX_WD_PERIOD_CFGr 2094
#define CFC_SPI_OOB_TX_CONFIGURATIONr 2095
#define CFGBYTECNTr 2096
#define CFGBYTECNTSRCSELr 2097
#define CFGEVENTCNTr 2098
#define CFGEVENTCNTSELr 2099
#define CFG_RAM_CONTROLr 2100
#define CFG_RAM_DBGCTRLr 2101
#define CFG_SER_CONTROLr 2102
#define CGM_CGM_DB_TH_SP_OR_SHAREDr 2103
#define CGM_CGM_DISABLE_DISCARDS_TO_PQPr 2104
#define CGM_CGM_DISABLE_DISCARDS_TO_RQPr 2105
#define CGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCESr 2106
#define CGM_CGM_DROP_CTR_PKT_OR_DBr 2107
#define CGM_CGM_GENERAL_DB_THr 2108
#define CGM_CGM_GENERAL_FC_THr 2109
#define CGM_CGM_GENERAL_PD_THr 2110
#define CGM_CGM_MAP_IF_2_THr 2111
#define CGM_CGM_MAP_TC_TO_SPr 2112
#define CGM_CGM_MAX_VALUES_DISABLE_UPDATEr 2113
#define CGM_CGM_MC_DB_DROPPED_CNT_VALUEr 2114
#define CGM_CGM_MC_DB_SP_TC_THr 2115
#define CGM_CGM_MC_DB_TC_FC_THr 2116
#define CGM_CGM_MC_INTERFACE_MAP_THr 2117
#define CGM_CGM_MC_INTERFACE_PD_THr 2118
#define CGM_CGM_MC_PD_SP_TC_THr 2119
#define CGM_CGM_MC_PD_TC_FC_THr 2120
#define CGM_CGM_MC_REP_DB_DROPPED_CNT_VALUEr 2121
#define CGM_CGM_MC_REP_PD_DROPPED_CNT_VALUEr 2122
#define CGM_CGM_MC_RSVD_DB_SP_THr 2123
#define CGM_CGM_MC_RSVD_MAX_VALr 2124
#define CGM_CGM_PD_TH_SP_OR_SHAREDr 2125
#define CGM_CGM_UC_DB_DROPPED_BY_PQP_CNT_VALUEr 2126
#define CGM_CGM_UC_DB_DROPPED_BY_RQP_CNT_VALUEr 2127
#define CGM_CGM_UC_PD_DROPPED_CNT_VALUEr 2128
#define CGM_CGM_UC_PD_INTERFACE_FC_THr 2129
#define CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr 2130
#define CGM_MC_DB_CNTr 2131
#define CGM_MC_DB_CNT_MAX_VALUEr 2132
#define CGM_MC_DB_SP_0_CNTr 2133
#define CGM_MC_DB_SP_0_CNT_MAX_VALUEr 2134
#define CGM_MC_DB_SP_1_CNTr 2135
#define CGM_MC_DB_SP_1_CNT_MAX_VALUEr 2136
#define CGM_MC_DB_SP_TC_CNTr 2137
#define CGM_MC_DB_SP_TC_CNT_MAX_VALUEr 2138
#define CGM_MC_PD_CNTr 2139
#define CGM_MC_PD_CNT_MAX_VALUEr 2140
#define CGM_MC_PD_IF_CNTr 2141
#define CGM_MC_PD_IF_CNT_MAX_VALUEr 2142
#define CGM_MC_PD_SP_0_CNTr 2143
#define CGM_MC_PD_SP_0_CNT_MAX_VALUEr 2144
#define CGM_MC_PD_SP_1_CNTr 2145
#define CGM_MC_PD_SP_1_CNT_MAX_VALUEr 2146
#define CGM_MC_PD_SP_TC_CNTr 2147
#define CGM_MC_PD_SP_TC_CNT_MAX_VALUEr 2148
#define CGM_MC_RSVD_DB_SP_0_CNTr 2149
#define CGM_MC_RSVD_DB_SP_1_CNTr 2150
#define CGM_MC_RSVD_PD_SP_0_CNTr 2151
#define CGM_MC_RSVD_PD_SP_1_CNTr 2152
#define CGM_MC_SIZE_256_IF_CNTr 2153
#define CGM_MC_SIZE_256_IF_CNT_MAX_VALUEr 2154
#define CGM_PQP_DISCARD_REASONSr 2155
#define CGM_REG_0202r 2156
#define CGM_RQP_DISCARD_REASONSr 2157
#define CGM_SBUS_BROADCAST_IDr 2158
#define CGM_SBUS_LAST_IN_CHAINr 2159
#define CGM_TOTAL_DB_CNTr 2160
#define CGM_TOTAL_DB_CNT_MAX_VALUEr 2161
#define CGM_TOTAL_PD_CNTr 2162
#define CGM_TOTAL_PD_CNT_MAX_VALUEr 2163
#define CGM_UC_DB_CNTr 2164
#define CGM_UC_DB_CNT_MAX_VALUEr 2165
#define CGM_UC_PD_CNTr 2166
#define CGM_UC_PD_CNT_MAX_VALUEr 2167
#define CGM_UC_PD_IF_CNTr 2168
#define CGM_UC_PD_IF_CNT_MAX_VALUEr 2169
#define CGM_UC_SIZE_256_IF_CNTr 2170
#define CGM_UC_SIZE_256_IF_CNT_MAX_VALUEr 2171
#define CHANNEL_MASK_A_HIr 2172
#define CHANNEL_MASK_A_LOr 2173
#define CHANNEL_MASK_B_HIr 2174
#define CHANNEL_MASK_B_LOr 2175
#define CHECKBWTOOFPr 2176
#define CHECKBWTOPACKETDESCRIPTORr 2177
#define CHFC2PFC_STATEr 2178
#define CHFC_TC2PRI_TBL_ECC_CONFIGr 2179
#define CHFC_TC2PRI_TBL_ECC_ERR1r 2180
#define CHFC_TC2PRI_TBL_ECC_ERR2r 2181
#define CHFC_TC2PRI_TBL_ECC_ERR1_CNTr 2182
#define CHIPCOMMONA_CAPABILITIESEXTENSIONr 2183
#define CHIPCOMMONA_CHIPCTRLr 2184
#define CHIPCOMMONA_CHIPIDr 2185
#define CHIPCOMMONA_CHIPSTATUSr 2186
#define CHIPCOMMONA_CLKDIVr 2187
#define CHIPCOMMONA_CLKDIV2r 2188
#define CHIPCOMMONA_CLOCKCTLSTATUSr 2189
#define CHIPCOMMONA_CORECAPABILITIESr 2190
#define CHIPCOMMONA_CORECTRLr 2191
#define CHIPCOMMONA_EROM_PTR_OFFSETr 2192
#define CHIPCOMMONA_GPIODEBUGSELr 2193
#define CHIPCOMMONA_GPIOEVENTr 2194
#define CHIPCOMMONA_GPIOEVENTINTMASKr 2195
#define CHIPCOMMONA_GPIOEVENTINTPOLARITYr 2196
#define CHIPCOMMONA_GPIOINPUTr 2197
#define CHIPCOMMONA_GPIOINTMASKr 2198
#define CHIPCOMMONA_GPIOINTPOLARITYr 2199
#define CHIPCOMMONA_GPIOOUTr 2200
#define CHIPCOMMONA_GPIOOUTENr 2201
#define CHIPCOMMONA_GPIOTIMEROUTMASKr 2202
#define CHIPCOMMONA_GPIOTIMERVALr 2203
#define CHIPCOMMONA_GSIOADDRESSr 2204
#define CHIPCOMMONA_GSIOCTRLr 2205
#define CHIPCOMMONA_GSIODATAr 2206
#define CHIPCOMMONA_INTMASKr 2207
#define CHIPCOMMONA_INTSTATUSr 2208
#define CHIPCOMMONA_JTAGMASTERCMDr 2209
#define CHIPCOMMONA_JTAGMASTERCTRLr 2210
#define CHIPCOMMONA_JTAGMASTERDATAr 2211
#define CHIPCOMMONA_JTAGMASTERINSTRr 2212
#define CHIPCOMMONA_OTPCTRLr 2213
#define CHIPCOMMONA_OTPCTRL1r 2214
#define CHIPCOMMONA_OTPLAYOUTr 2215
#define CHIPCOMMONA_OTPPROGr 2216
#define CHIPCOMMONA_OTPSTATUSr 2217
#define CHIPCOMMONA_UART0_DLH_IERr 2218
#define CHIPCOMMONA_UART0_IIR_FCRr 2219
#define CHIPCOMMONA_UART0_LCRr 2220
#define CHIPCOMMONA_UART0_LSRr 2221
#define CHIPCOMMONA_UART0_MCRr 2222
#define CHIPCOMMONA_UART0_MSRr 2223
#define CHIPCOMMONA_UART0_RBR_THR_DLLr 2224
#define CHIPCOMMONA_UART0_SCRr 2225
#define CHIPCOMMONA_UART1_DLH_IERr 2226
#define CHIPCOMMONA_UART1_IIR_FCRr 2227
#define CHIPCOMMONA_UART1_LCRr 2228
#define CHIPCOMMONA_UART1_LSRr 2229
#define CHIPCOMMONA_UART1_MCRr 2230
#define CHIPCOMMONA_UART1_MSRr 2231
#define CHIPCOMMONA_UART1_RBR_THR_DLLr 2232
#define CHIPCOMMONA_UART1_SCRr 2233
#define CHIPCOMMONA_WATCHDOGCOUNTERr 2234
#define CHIPCOMMONB_GP_AUX_SELr 2235
#define CHIPCOMMONB_GP_DATA_INr 2236
#define CHIPCOMMONB_GP_DATA_OUTr 2237
#define CHIPCOMMONB_GP_INIT_VALr 2238
#define CHIPCOMMONB_GP_INT_CLRr 2239
#define CHIPCOMMONB_GP_INT_DEr 2240
#define CHIPCOMMONB_GP_INT_EDGEr 2241
#define CHIPCOMMONB_GP_INT_MSKr 2242
#define CHIPCOMMONB_GP_INT_MSTATr 2243
#define CHIPCOMMONB_GP_INT_STATr 2244
#define CHIPCOMMONB_GP_INT_TYPEr 2245
#define CHIPCOMMONB_GP_OUT_ENr 2246
#define CHIPCOMMONB_GP_PAD_RESr 2247
#define CHIPCOMMONB_GP_PRB_ENABLEr 2248
#define CHIPCOMMONB_GP_PRB_OEr 2249
#define CHIPCOMMONB_GP_RES_ENr 2250
#define CHIPCOMMONB_GP_TEST_ENABLEr 2251
#define CHIPCOMMONB_GP_TEST_INPUTr 2252
#define CHIPCOMMONB_GP_TEST_OUTPUTr 2253
#define CHIPCOMMONB_MII_MANAGEMENT_COMMAND_DATAr 2254
#define CHIPCOMMONB_MII_MANAGEMENT_CONTROLr 2255
#define CHIPCOMMONB_PKA_CONTROL_STATUSr 2256
#define CHIPCOMMONB_PKA_DATA_INPUTr 2257
#define CHIPCOMMONB_PKA_DATA_OUTPUTr 2258
#define CHIPCOMMONB_PKA_SCA_LFSR_SEEDr 2259
#define CHIPCOMMONB_PWMCTLr 2260
#define CHIPCOMMONB_PWM_DUTYHI_COUNT0r 2261
#define CHIPCOMMONB_PWM_DUTYHI_COUNT1r 2262
#define CHIPCOMMONB_PWM_DUTYHI_COUNT2r 2263
#define CHIPCOMMONB_PWM_DUTYHI_COUNT3r 2264
#define CHIPCOMMONB_PWM_PERIOD_COUNT0r 2265
#define CHIPCOMMONB_PWM_PERIOD_COUNT1r 2266
#define CHIPCOMMONB_PWM_PERIOD_COUNT2r 2267
#define CHIPCOMMONB_PWM_PERIOD_COUNT3r 2268
#define CHIPCOMMONB_PWM_PRESCALEr 2269
#define CHIPCOMMONB_RNG_CTRLr 2270
#define CHIPCOMMONB_RNG_DATAr 2271
#define CHIPCOMMONB_RNG_FF_THRESr 2272
#define CHIPCOMMONB_RNG_INT_MASKr 2273
#define CHIPCOMMONB_RNG_STATUSr 2274
#define CHIPCOMMONB_SMBUS1_SMBUS_ADDRESSr 2275
#define CHIPCOMMONB_SMBUS1_SMBUS_BIT_BANG_CONTROLr 2276
#define CHIPCOMMONB_SMBUS1_SMBUS_CONFIGr 2277
#define CHIPCOMMONB_SMBUS1_SMBUS_EVENT_ENABLEr 2278
#define CHIPCOMMONB_SMBUS1_SMBUS_EVENT_STATUSr 2279
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_COMMANDr 2280
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_READr 2281
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_WRITEr 2282
#define CHIPCOMMONB_SMBUS1_SMBUS_MASTER_FIFO_CONTROLr 2283
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_COMMANDr 2284
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_READr 2285
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_WRITEr 2286
#define CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_FIFO_CONTROLr 2287
#define CHIPCOMMONB_SMBUS1_SMBUS_TIMING_CONFIGr 2288
#define CHIPCOMMONB_SMBUS_ADDRESSr 2289
#define CHIPCOMMONB_SMBUS_BIT_BANG_CONTROLr 2290
#define CHIPCOMMONB_SMBUS_CONFIGr 2291
#define CHIPCOMMONB_SMBUS_EVENT_ENABLEr 2292
#define CHIPCOMMONB_SMBUS_EVENT_STATUSr 2293
#define CHIPCOMMONB_SMBUS_MASTER_COMMANDr 2294
#define CHIPCOMMONB_SMBUS_MASTER_DATA_READr 2295
#define CHIPCOMMONB_SMBUS_MASTER_DATA_WRITEr 2296
#define CHIPCOMMONB_SMBUS_MASTER_FIFO_CONTROLr 2297
#define CHIPCOMMONB_SMBUS_SLAVE_COMMANDr 2298
#define CHIPCOMMONB_SMBUS_SLAVE_DATA_READr 2299
#define CHIPCOMMONB_SMBUS_SLAVE_DATA_WRITEr 2300
#define CHIPCOMMONB_SMBUS_SLAVE_FIFO_CONTROLr 2301
#define CHIPCOMMONB_SMBUS_TIMING_CONFIGr 2302
#define CHIPCOMMONB_TIM0_TIM_TIMER1BGLOADr 2303
#define CHIPCOMMONB_TIM0_TIM_TIMER1CONTROLr 2304
#define CHIPCOMMONB_TIM0_TIM_TIMER1INTCLRr 2305
#define CHIPCOMMONB_TIM0_TIM_TIMER1LOADr 2306
#define CHIPCOMMONB_TIM0_TIM_TIMER1MISr 2307
#define CHIPCOMMONB_TIM0_TIM_TIMER1RISr 2308
#define CHIPCOMMONB_TIM0_TIM_TIMER1VALUEr 2309
#define CHIPCOMMONB_TIM0_TIM_TIMER2BGLOADr 2310
#define CHIPCOMMONB_TIM0_TIM_TIMER2CONTROLr 2311
#define CHIPCOMMONB_TIM0_TIM_TIMER2INTCLRr 2312
#define CHIPCOMMONB_TIM0_TIM_TIMER2LOADr 2313
#define CHIPCOMMONB_TIM0_TIM_TIMER2MISr 2314
#define CHIPCOMMONB_TIM0_TIM_TIMER2RISr 2315
#define CHIPCOMMONB_TIM0_TIM_TIMER2VALUEr 2316
#define CHIPCOMMONB_TIM0_TIM_TIMERITCRr 2317
#define CHIPCOMMONB_TIM0_TIM_TIMERITOPr 2318
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID0r 2319
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID1r 2320
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID2r 2321
#define CHIPCOMMONB_TIM0_TIM_TIMERPCELLID3r 2322
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID0r 2323
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID1r 2324
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID2r 2325
#define CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID3r 2326
#define CHIPCOMMONB_TIM1_TIM_TIMER1BGLOADr 2327
#define CHIPCOMMONB_TIM1_TIM_TIMER1CONTROLr 2328
#define CHIPCOMMONB_TIM1_TIM_TIMER1INTCLRr 2329
#define CHIPCOMMONB_TIM1_TIM_TIMER1LOADr 2330
#define CHIPCOMMONB_TIM1_TIM_TIMER1MISr 2331
#define CHIPCOMMONB_TIM1_TIM_TIMER1RISr 2332
#define CHIPCOMMONB_TIM1_TIM_TIMER1VALUEr 2333
#define CHIPCOMMONB_TIM1_TIM_TIMER2BGLOADr 2334
#define CHIPCOMMONB_TIM1_TIM_TIMER2CONTROLr 2335
#define CHIPCOMMONB_TIM1_TIM_TIMER2INTCLRr 2336
#define CHIPCOMMONB_TIM1_TIM_TIMER2LOADr 2337
#define CHIPCOMMONB_TIM1_TIM_TIMER2MISr 2338
#define CHIPCOMMONB_TIM1_TIM_TIMER2RISr 2339
#define CHIPCOMMONB_TIM1_TIM_TIMER2VALUEr 2340
#define CHIPCOMMONB_TIM1_TIM_TIMERITCRr 2341
#define CHIPCOMMONB_TIM1_TIM_TIMERITOPr 2342
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID0r 2343
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID1r 2344
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID2r 2345
#define CHIPCOMMONB_TIM1_TIM_TIMERPCELLID3r 2346
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID0r 2347
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID1r 2348
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID2r 2349
#define CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID3r 2350
#define CHIPCOMMONB_UART0_CPRr 2351
#define CHIPCOMMONB_UART0_CTRr 2352
#define CHIPCOMMONB_UART0_DLH_IERr 2353
#define CHIPCOMMONB_UART0_DMASAr 2354
#define CHIPCOMMONB_UART0_FARr 2355
#define CHIPCOMMONB_UART0_HTXr 2356
#define CHIPCOMMONB_UART0_IIR_FCRr 2357
#define CHIPCOMMONB_UART0_LCRr 2358
#define CHIPCOMMONB_UART0_LPDLHr 2359
#define CHIPCOMMONB_UART0_LPDLLr 2360
#define CHIPCOMMONB_UART0_LSRr 2361
#define CHIPCOMMONB_UART0_MCRr 2362
#define CHIPCOMMONB_UART0_MSRr 2363
#define CHIPCOMMONB_UART0_RBR_THR_DLLr 2364
#define CHIPCOMMONB_UART0_RFLr 2365
#define CHIPCOMMONB_UART0_RFWr 2366
#define CHIPCOMMONB_UART0_SBCRr 2367
#define CHIPCOMMONB_UART0_SCRr 2368
#define CHIPCOMMONB_UART0_SDMAMr 2369
#define CHIPCOMMONB_UART0_SFEr 2370
#define CHIPCOMMONB_UART0_SRBR_STHRr 2371
#define CHIPCOMMONB_UART0_SRRr 2372
#define CHIPCOMMONB_UART0_SRTr 2373
#define CHIPCOMMONB_UART0_SRTSr 2374
#define CHIPCOMMONB_UART0_STETr 2375
#define CHIPCOMMONB_UART0_TFLr 2376
#define CHIPCOMMONB_UART0_TFRr 2377
#define CHIPCOMMONB_UART0_UCVr 2378
#define CHIPCOMMONB_UART0_USRr 2379
#define CHIPCOMMONB_WDT_WDOGCONTROLr 2380
#define CHIPCOMMONB_WDT_WDOGINTCLRr 2381
#define CHIPCOMMONB_WDT_WDOGITCRr 2382
#define CHIPCOMMONB_WDT_WDOGITOPr 2383
#define CHIPCOMMONB_WDT_WDOGLOADr 2384
#define CHIPCOMMONB_WDT_WDOGLOCKr 2385
#define CHIPCOMMONB_WDT_WDOGMISr 2386
#define CHIPCOMMONB_WDT_WDOGPCELLID0r 2387
#define CHIPCOMMONB_WDT_WDOGPCELLID1r 2388
#define CHIPCOMMONB_WDT_WDOGPCELLID2r 2389
#define CHIPCOMMONB_WDT_WDOGPCELLID3r 2390
#define CHIPCOMMONB_WDT_WDOGPERIPHID0r 2391
#define CHIPCOMMONB_WDT_WDOGPERIPHID1r 2392
#define CHIPCOMMONB_WDT_WDOGPERIPHID2r 2393
#define CHIPCOMMONB_WDT_WDOGPERIPHID3r 2394
#define CHIPCOMMONB_WDT_WDOGRISr 2395
#define CHIPCOMMONB_WDT_WDOGVALUEr 2396
#define CHIP_CONFIG_ECC_STATUSr 2397
#define CHLBSELr 2398
#define CH_BASE_EXPECTEDr 2399
#define CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2400
#define CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2401
#define CI0_TX_SB_DEBUGr 2402
#define CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2403
#define CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2404
#define CI1_TX_SB_DEBUGr 2405
#define CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2406
#define CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2407
#define CI2_TX_SB_DEBUGr 2408
#define CI3_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2409
#define CI3_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2410
#define CI3_TX_SB_DEBUGr 2411
#define CI4_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2412
#define CI4_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2413
#define CI4_TX_SB_DEBUGr 2414
#define CI5_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 2415
#define CI5_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 2416
#define CI5_TX_SB_DEBUGr 2417
#define CI6_TX_SB_DEBUGr 2418
#define CI7_TX_SB_DEBUGr 2419
#define CI8_TX_SB_DEBUGr 2420
#define CI9_TX_SB_DEBUGr 2421
#define CI_CONFIG0r 2422
#define CI_CONFIG1r 2423
#define CI_CONFIG2r 2424
#define CI_CONFIG3r 2425
#define CI_CONFIG4r 2426
#define CI_CONFIG5r 2427
#define CI_CONFIG6r 2428
#define CI_CONFIG7r 2429
#define CI_CONFIG8r 2430
#define CI_DDR_AUTOINITr 2431
#define CI_DDR_BURSTr 2432
#define CI_DDR_CALIBRATIONr 2433
#define CI_DDR_ITERr 2434
#define CI_DDR_MR0r 2435
#define CI_DDR_MR1r 2436
#define CI_DDR_MR2r 2437
#define CI_DDR_MR3r 2438
#define CI_DDR_PHY_BISTr 2439
#define CI_DDR_PHY_BIST_SEEDr 2440
#define CI_DDR_PHY_REG_CTRLr 2441
#define CI_DDR_PHY_REG_DATAr 2442
#define CI_DDR_STARTr 2443
#define CI_DDR_STEPr 2444
#define CI_DDR_TESTr 2445
#define CI_DDR_TEST_ALT_DATA0r 2446
#define CI_DDR_TEST_ALT_DATA1r 2447
#define CI_DDR_TEST_ALT_DATA2r 2448
#define CI_DDR_TEST_ALT_DATA3r 2449
#define CI_DDR_TEST_ALT_DATA4r 2450
#define CI_DDR_TEST_ALT_DATA5r 2451
#define CI_DDR_TEST_ALT_DATA6r 2452
#define CI_DDR_TEST_ALT_DATA7r 2453
#define CI_DDR_TEST_DATA0r 2454
#define CI_DDR_TEST_DATA1r 2455
#define CI_DDR_TEST_DATA2r 2456
#define CI_DDR_TEST_DATA3r 2457
#define CI_DDR_TEST_DATA4r 2458
#define CI_DDR_TEST_DATA5r 2459
#define CI_DDR_TEST_DATA6r 2460
#define CI_DDR_TEST_DATA7r 2461
#define CI_DDR_TEST_FAILED_DATA0r 2462
#define CI_DDR_TEST_FAILED_DATA1r 2463
#define CI_DDR_TEST_FAILED_DATA2r 2464
#define CI_DDR_TEST_FAILED_DATA3r 2465
#define CI_DDR_TEST_FAILED_DATA4r 2466
#define CI_DDR_TEST_FAILED_DATA5r 2467
#define CI_DDR_TEST_FAILED_DATA6r 2468
#define CI_DDR_TEST_FAILED_DATA7r 2469
#define CI_DEBUGr 2470
#define CI_DEBUG_BANK0_READr 2471
#define CI_DEBUG_BANK0_WRITEr 2472
#define CI_DEBUG_BANK1_READr 2473
#define CI_DEBUG_BANK1_WRITEr 2474
#define CI_DEBUG_BANK2_READr 2475
#define CI_DEBUG_BANK2_WRITEr 2476
#define CI_DEBUG_BANK3_READr 2477
#define CI_DEBUG_BANK3_WRITEr 2478
#define CI_DEBUG_BANK4_READr 2479
#define CI_DEBUG_BANK4_WRITEr 2480
#define CI_DEBUG_BANK5_READr 2481
#define CI_DEBUG_BANK5_WRITEr 2482
#define CI_DEBUG_BANK6_READr 2483
#define CI_DEBUG_BANK6_WRITEr 2484
#define CI_DEBUG_BANK7_READr 2485
#define CI_DEBUG_BANK7_WRITEr 2486
#define CI_DEBUG_RD_LINEr 2487
#define CI_DEBUG_RD_LINESr 2488
#define CI_DEBUG_SKID_BUFr 2489
#define CI_DEBUG_TRACE_RB_CONTROLr 2490
#define CI_DEBUG_TRACE_RB_COUNTERr 2491
#define CI_DEBUG_TRACE_RB_FIELD_CAPT0r 2492
#define CI_DEBUG_TRACE_RB_FIELD_CAPT1r 2493
#define CI_DEBUG_TRACE_RB_FIELD_MASK0r 2494
#define CI_DEBUG_TRACE_RB_FIELD_MASK1r 2495
#define CI_DEBUG_TRACE_RB_FIELD_VALUE0r 2496
#define CI_DEBUG_TRACE_RB_FIELD_VALUE1r 2497
#define CI_DEBUG_TRACE_STATUSr 2498
#define CI_DEBUG_TRACE_STATUS_MASKr 2499
#define CI_DEBUG_TRACE_TX_CONTROLr 2500
#define CI_DEBUG_TRACE_TX_COUNTERr 2501
#define CI_DEBUG_TRACE_TX_FIELD_CAPT0r 2502
#define CI_DEBUG_TRACE_TX_FIELD_CAPT1r 2503
#define CI_DEBUG_TRACE_TX_FIELD_MASK0r 2504
#define CI_DEBUG_TRACE_TX_FIELD_MASK1r 2505
#define CI_DEBUG_TRACE_TX_FIELD_VALUE0r 2506
#define CI_DEBUG_TRACE_TX_FIELD_VALUE1r 2507
#define CI_DEBUG_WR_LINEr 2508
#define CI_DEBUG_WR_LINESr 2509
#define CI_ECC_DEBUGr 2510
#define CI_ECC_STATUSr 2511
#define CI_ERRORr 2512
#define CI_ERROR_MASKr 2513
#define CI_FAILED_ADDRr 2514
#define CI_FAILED_DATA0r 2515
#define CI_FAILED_DATA1r 2516
#define CI_FAILED_DATA2r 2517
#define CI_FAILED_DATA3r 2518
#define CI_FAILED_DATA4r 2519
#define CI_FAILED_DATA5r 2520
#define CI_FAILED_DATA6r 2521
#define CI_FAILED_DATA7r 2522
#define CI_MEM_ACC_CTRLr 2523
#define CI_MEM_ACC_DATA0r 2524
#define CI_MEM_ACC_DATA1r 2525
#define CI_MEM_ACC_DATA2r 2526
#define CI_MEM_ACC_DATA3r 2527
#define CI_MEM_ACC_DATA4r 2528
#define CI_MEM_ACC_DATA5r 2529
#define CI_MEM_ACC_DATA6r 2530
#define CI_MEM_ACC_DATA7r 2531
#define CI_MEM_DEBUGr 2532
#define CI_MEM_DEBUG0r 2533
#define CI_MEM_DEBUG1r 2534
#define CI_MR0r 2535
#define CI_MR1r 2536
#define CI_MR2r 2537
#define CI_MR3r 2538
#define CI_MRS_CMDr 2539
#define CI_MR_CMDr 2540
#define CI_PD_ASSISTr 2541
#define CI_PHY_AUXr 2542
#define CI_PHY_CONTROLr 2543
#define CI_PHY_STRAPS0r 2544
#define CI_PHY_STRAPS1r 2545
#define CI_PHY_STRAPS0_RETr 2546
#define CI_PHY_STRAPS1_RETr 2547
#define CI_PRBS_TEST_CTLr 2548
#define CI_PRBS_TEST_ERROR01r 2549
#define CI_PRBS_TEST_ERROR23r 2550
#define CI_PRBS_TEST_FORCE_ERROR01r 2551
#define CI_PRBS_TEST_FORCE_ERROR23r 2552
#define CI_PRBS_TEST_MASK01r 2553
#define CI_PRBS_TEST_MASK23r 2554
#define CI_PRBS_TEST_SEED01r 2555
#define CI_PRBS_TEST_SEED23r 2556
#define CI_RB_RBTAG_SB_DEBUGr 2557
#define CI_RESETr 2558
#define CI_TEST_ALT_DATA0r 2559
#define CI_TEST_ALT_DATA1r 2560
#define CI_TEST_ALT_DATA2r 2561
#define CI_TEST_ALT_DATA3r 2562
#define CI_TEST_ALT_DATA4r 2563
#define CI_TEST_ALT_DATA5r 2564
#define CI_TEST_ALT_DATA6r 2565
#define CI_TEST_ALT_DATA7r 2566
#define CI_TEST_DATA0r 2567
#define CI_TEST_DATA1r 2568
#define CI_TEST_DATA2r 2569
#define CI_TEST_DATA3r 2570
#define CI_TEST_DATA4r 2571
#define CI_TEST_DATA5r 2572
#define CI_TEST_DATA6r 2573
#define CI_TEST_DATA7r 2574
#define CI_TRACE_IF_CI_TM_CAPT_0r 2575
#define CI_TRACE_IF_CI_TM_CAPT_1r 2576
#define CI_TRACE_IF_CI_TM_CAPT_2r 2577
#define CI_TRACE_IF_CI_TM_CONTROLr 2578
#define CI_TRACE_IF_CI_TM_COUNTERr 2579
#define CI_TRACE_IF_CI_TM_FIELD_MASK0r 2580
#define CI_TRACE_IF_CI_TM_FIELD_MASK1r 2581
#define CI_TRACE_IF_CI_TM_FIELD_MASK2r 2582
#define CI_TRACE_IF_CI_TM_FIELD_VALUE0r 2583
#define CI_TRACE_IF_CI_TM_FIELD_VALUE1r 2584
#define CI_TRACE_IF_CI_TM_FIELD_VALUE2r 2585
#define CI_TRACE_IF_STATUSr 2586
#define CI_TRACE_IF_STATUS_MASKr 2587
#define CI_TRACE_IF_TM_RD_CAPT_0r 2588
#define CI_TRACE_IF_TM_RD_CAPT_1r 2589
#define CI_TRACE_IF_TM_RD_CONTROLr 2590
#define CI_TRACE_IF_TM_RD_COUNTERr 2591
#define CI_TRACE_IF_TM_RD_FIELD_MASK0r 2592
#define CI_TRACE_IF_TM_RD_FIELD_MASK1r 2593
#define CI_TRACE_IF_TM_RD_FIELD_VALUE0r 2594
#define CI_TRACE_IF_TM_RD_FIELD_VALUE1r 2595
#define CI_TRACE_IF_TM_WR_CAPT_0r 2596
#define CI_TRACE_IF_TM_WR_CAPT_1r 2597
#define CI_TRACE_IF_TM_WR_CAPT_2r 2598
#define CI_TRACE_IF_TM_WR_CAPT_3r 2599
#define CI_TRACE_IF_TM_WR_CAPT_4r 2600
#define CI_TRACE_IF_TM_WR_CAPT_5r 2601
#define CI_TRACE_IF_TM_WR_CONTROLr 2602
#define CI_TRACE_IF_TM_WR_COUNTERr 2603
#define CI_TRACE_IF_TM_WR_FIELD_MASK0r 2604
#define CI_TRACE_IF_TM_WR_FIELD_MASK1r 2605
#define CI_TRACE_IF_TM_WR_FIELD_MASK2r 2606
#define CI_TRACE_IF_TM_WR_FIELD_MASK3r 2607
#define CI_TRACE_IF_TM_WR_FIELD_MASK4r 2608
#define CI_TRACE_IF_TM_WR_FIELD_MASK5r 2609
#define CI_TRACE_IF_TM_WR_FIELD_VALUE0r 2610
#define CI_TRACE_IF_TM_WR_FIELD_VALUE1r 2611
#define CI_TRACE_IF_TM_WR_FIELD_VALUE2r 2612
#define CI_TRACE_IF_TM_WR_FIELD_VALUE3r 2613
#define CI_TRACE_IF_TM_WR_FIELD_VALUE4r 2614
#define CI_TRACE_IF_TM_WR_FIELD_VALUE5r 2615
#define CI_ZQ_CMDr 2616
#define CLCHPMC1_CHID_0r 2617
#define CLCHPMC1_CHID_1r 2618
#define CLCHPMC1_CHID_2r 2619
#define CLCHPMC1_CHID_3r 2620
#define CLCHPMC1_CHID_4r 2621
#define CLCHPMC1_CHID_5r 2622
#define CLCHPMC1_CHID_6r 2623
#define CLCHPMC1_CHID_7r 2624
#define CLCHPMC1_CHID_8r 2625
#define CLCHPMC1_CHID_9r 2626
#define CLCHPMC1_CHID_10r 2627
#define CLCHPMC1_CHID_11r 2628
#define CLCHPMC1_CHID_12r 2629
#define CLCHPMC1_CHID_13r 2630
#define CLCHPMC1_CHID_14r 2631
#define CLCHPMC1_CHID_15r 2632
#define CLCHPMC1_CHID_16r 2633
#define CLCHPMC1_CHID_17r 2634
#define CLCHPMC1_CHID_18r 2635
#define CLCHPMC1_CHID_19r 2636
#define CLCHPMC1_CHID_20r 2637
#define CLCHPMC1_CHID_21r 2638
#define CLCHPMC1_CHID_22r 2639
#define CLCHPMC1_CHID_23r 2640
#define CLCHPMC1_CHID_24r 2641
#define CLCHPMC1_CHID_25r 2642
#define CLCHPMC1_CHID_26r 2643
#define CLCHPMC1_CHID_27r 2644
#define CLCHPMC1_CHID_28r 2645
#define CLCHPMC1_CHID_29r 2646
#define CLCHPMC1_CHID_30r 2647
#define CLCHPMC1_CHID_31r 2648
#define CLCHPMC1_CHID_32r 2649
#define CLCHPMC1_CHID_33r 2650
#define CLCHPMC1_CHID_34r 2651
#define CLCHPMC1_CHID_35r 2652
#define CLCHPMC1_CHID_36r 2653
#define CLCHPMC1_CHID_37r 2654
#define CLCHPMC1_CHID_38r 2655
#define CLCHPMC1_CHID_39r 2656
#define CLCHPMC1_CHID_40r 2657
#define CLCHPMC1_CHID_41r 2658
#define CLCHPMC1_CHID_42r 2659
#define CLCHPMC1_CHID_43r 2660
#define CLCHPMC1_CHID_44r 2661
#define CLCHPMC1_CHID_45r 2662
#define CLCHPMC1_CHID_46r 2663
#define CLCHPMC1_CHID_47r 2664
#define CLCHPMC1_CHID_48r 2665
#define CLCHPMC1_CHID_49r 2666
#define CLCHPMC1_CHID_50r 2667
#define CLCHPMC1_CHID_51r 2668
#define CLCHPMC1_CHID_52r 2669
#define CLCHPMC1_CHID_53r 2670
#define CLCHPMC1_CHID_54r 2671
#define CLCHPMC1_CHID_55r 2672
#define CLCHPMC1_CHID_56r 2673
#define CLCHPMC1_CHID_57r 2674
#define CLCHPMC1_CHID_58r 2675
#define CLCHPMC1_CHID_59r 2676
#define CLCHPMC1_CHID_60r 2677
#define CLCHPMC1_CHID_61r 2678
#define CLCHPMC1_CHID_62r 2679
#define CLCHPMC1_CHID_63r 2680
#define CLCHPMC2_CHID_0r 2681
#define CLCHPMC2_CHID_1r 2682
#define CLCHPMC2_CHID_2r 2683
#define CLCHPMC2_CHID_3r 2684
#define CLCHPMC2_CHID_4r 2685
#define CLCHPMC2_CHID_5r 2686
#define CLCHPMC2_CHID_6r 2687
#define CLCHPMC2_CHID_7r 2688
#define CLCHPMC2_CHID_8r 2689
#define CLCHPMC2_CHID_9r 2690
#define CLCHPMC2_CHID_10r 2691
#define CLCHPMC2_CHID_11r 2692
#define CLCHPMC2_CHID_12r 2693
#define CLCHPMC2_CHID_13r 2694
#define CLCHPMC2_CHID_14r 2695
#define CLCHPMC2_CHID_15r 2696
#define CLCHPMC2_CHID_16r 2697
#define CLCHPMC2_CHID_17r 2698
#define CLCHPMC2_CHID_18r 2699
#define CLCHPMC2_CHID_19r 2700
#define CLCHPMC2_CHID_20r 2701
#define CLCHPMC2_CHID_21r 2702
#define CLCHPMC2_CHID_22r 2703
#define CLCHPMC2_CHID_23r 2704
#define CLCHPMC2_CHID_24r 2705
#define CLCHPMC2_CHID_25r 2706
#define CLCHPMC2_CHID_26r 2707
#define CLCHPMC2_CHID_27r 2708
#define CLCHPMC2_CHID_28r 2709
#define CLCHPMC2_CHID_29r 2710
#define CLCHPMC2_CHID_30r 2711
#define CLCHPMC2_CHID_31r 2712
#define CLCHPMC2_CHID_32r 2713
#define CLCHPMC2_CHID_33r 2714
#define CLCHPMC2_CHID_34r 2715
#define CLCHPMC2_CHID_35r 2716
#define CLCHPMC2_CHID_36r 2717
#define CLCHPMC2_CHID_37r 2718
#define CLCHPMC2_CHID_38r 2719
#define CLCHPMC2_CHID_39r 2720
#define CLCHPMC2_CHID_40r 2721
#define CLCHPMC2_CHID_41r 2722
#define CLCHPMC2_CHID_42r 2723
#define CLCHPMC2_CHID_43r 2724
#define CLCHPMC2_CHID_44r 2725
#define CLCHPMC2_CHID_45r 2726
#define CLCHPMC2_CHID_46r 2727
#define CLCHPMC2_CHID_47r 2728
#define CLCHPMC2_CHID_48r 2729
#define CLCHPMC2_CHID_49r 2730
#define CLCHPMC2_CHID_50r 2731
#define CLCHPMC2_CHID_51r 2732
#define CLCHPMC2_CHID_52r 2733
#define CLCHPMC2_CHID_53r 2734
#define CLCHPMC2_CHID_54r 2735
#define CLCHPMC2_CHID_55r 2736
#define CLCHPMC2_CHID_56r 2737
#define CLCHPMC2_CHID_57r 2738
#define CLCHPMC2_CHID_58r 2739
#define CLCHPMC2_CHID_59r 2740
#define CLCHPMC2_CHID_60r 2741
#define CLCHPMC2_CHID_61r 2742
#define CLCHPMC2_CHID_62r 2743
#define CLCHPMC2_CHID_63r 2744
#define CLCHPMC3_CHID_0r 2745
#define CLCHPMC3_CHID_1r 2746
#define CLCHPMC3_CHID_2r 2747
#define CLCHPMC3_CHID_3r 2748
#define CLCHPMC3_CHID_4r 2749
#define CLCHPMC3_CHID_5r 2750
#define CLCHPMC3_CHID_6r 2751
#define CLCHPMC3_CHID_7r 2752
#define CLCHPMC3_CHID_8r 2753
#define CLCHPMC3_CHID_9r 2754
#define CLCHPMC3_CHID_10r 2755
#define CLCHPMC3_CHID_11r 2756
#define CLCHPMC3_CHID_12r 2757
#define CLCHPMC3_CHID_13r 2758
#define CLCHPMC3_CHID_14r 2759
#define CLCHPMC3_CHID_15r 2760
#define CLCHPMC3_CHID_16r 2761
#define CLCHPMC3_CHID_17r 2762
#define CLCHPMC3_CHID_18r 2763
#define CLCHPMC3_CHID_19r 2764
#define CLCHPMC3_CHID_20r 2765
#define CLCHPMC3_CHID_21r 2766
#define CLCHPMC3_CHID_22r 2767
#define CLCHPMC3_CHID_23r 2768
#define CLCHPMC3_CHID_24r 2769
#define CLCHPMC3_CHID_25r 2770
#define CLCHPMC3_CHID_26r 2771
#define CLCHPMC3_CHID_27r 2772
#define CLCHPMC3_CHID_28r 2773
#define CLCHPMC3_CHID_29r 2774
#define CLCHPMC3_CHID_30r 2775
#define CLCHPMC3_CHID_31r 2776
#define CLCHPMC3_CHID_32r 2777
#define CLCHPMC3_CHID_33r 2778
#define CLCHPMC3_CHID_34r 2779
#define CLCHPMC3_CHID_35r 2780
#define CLCHPMC3_CHID_36r 2781
#define CLCHPMC3_CHID_37r 2782
#define CLCHPMC3_CHID_38r 2783
#define CLCHPMC3_CHID_39r 2784
#define CLCHPMC3_CHID_40r 2785
#define CLCHPMC3_CHID_41r 2786
#define CLCHPMC3_CHID_42r 2787
#define CLCHPMC3_CHID_43r 2788
#define CLCHPMC3_CHID_44r 2789
#define CLCHPMC3_CHID_45r 2790
#define CLCHPMC3_CHID_46r 2791
#define CLCHPMC3_CHID_47r 2792
#define CLCHPMC3_CHID_48r 2793
#define CLCHPMC3_CHID_49r 2794
#define CLCHPMC3_CHID_50r 2795
#define CLCHPMC3_CHID_51r 2796
#define CLCHPMC3_CHID_52r 2797
#define CLCHPMC3_CHID_53r 2798
#define CLCHPMC3_CHID_54r 2799
#define CLCHPMC3_CHID_55r 2800
#define CLCHPMC3_CHID_56r 2801
#define CLCHPMC3_CHID_57r 2802
#define CLCHPMC3_CHID_58r 2803
#define CLCHPMC3_CHID_59r 2804
#define CLCHPMC3_CHID_60r 2805
#define CLCHPMC3_CHID_61r 2806
#define CLCHPMC3_CHID_62r 2807
#define CLCHPMC3_CHID_63r 2808
#define CLCHPMC4_CHID_0r 2809
#define CLCHPMC4_CHID_1r 2810
#define CLCHPMC4_CHID_2r 2811
#define CLCHPMC4_CHID_3r 2812
#define CLCHPMC4_CHID_4r 2813
#define CLCHPMC4_CHID_5r 2814
#define CLCHPMC4_CHID_6r 2815
#define CLCHPMC4_CHID_7r 2816
#define CLCHPMC4_CHID_8r 2817
#define CLCHPMC4_CHID_9r 2818
#define CLCHPMC4_CHID_10r 2819
#define CLCHPMC4_CHID_11r 2820
#define CLCHPMC4_CHID_12r 2821
#define CLCHPMC4_CHID_13r 2822
#define CLCHPMC4_CHID_14r 2823
#define CLCHPMC4_CHID_15r 2824
#define CLCHPMC4_CHID_16r 2825
#define CLCHPMC4_CHID_17r 2826
#define CLCHPMC4_CHID_18r 2827
#define CLCHPMC4_CHID_19r 2828
#define CLCHPMC4_CHID_20r 2829
#define CLCHPMC4_CHID_21r 2830
#define CLCHPMC4_CHID_22r 2831
#define CLCHPMC4_CHID_23r 2832
#define CLCHPMC4_CHID_24r 2833
#define CLCHPMC4_CHID_25r 2834
#define CLCHPMC4_CHID_26r 2835
#define CLCHPMC4_CHID_27r 2836
#define CLCHPMC4_CHID_28r 2837
#define CLCHPMC4_CHID_29r 2838
#define CLCHPMC4_CHID_30r 2839
#define CLCHPMC4_CHID_31r 2840
#define CLCHPMC4_CHID_32r 2841
#define CLCHPMC4_CHID_33r 2842
#define CLCHPMC4_CHID_34r 2843
#define CLCHPMC4_CHID_35r 2844
#define CLCHPMC4_CHID_36r 2845
#define CLCHPMC4_CHID_37r 2846
#define CLCHPMC4_CHID_38r 2847
#define CLCHPMC4_CHID_39r 2848
#define CLCHPMC4_CHID_40r 2849
#define CLCHPMC4_CHID_41r 2850
#define CLCHPMC4_CHID_42r 2851
#define CLCHPMC4_CHID_43r 2852
#define CLCHPMC4_CHID_44r 2853
#define CLCHPMC4_CHID_45r 2854
#define CLCHPMC4_CHID_46r 2855
#define CLCHPMC4_CHID_47r 2856
#define CLCHPMC4_CHID_48r 2857
#define CLCHPMC4_CHID_49r 2858
#define CLCHPMC4_CHID_50r 2859
#define CLCHPMC4_CHID_51r 2860
#define CLCHPMC4_CHID_52r 2861
#define CLCHPMC4_CHID_53r 2862
#define CLCHPMC4_CHID_54r 2863
#define CLCHPMC4_CHID_55r 2864
#define CLCHPMC4_CHID_56r 2865
#define CLCHPMC4_CHID_57r 2866
#define CLCHPMC4_CHID_58r 2867
#define CLCHPMC4_CHID_59r 2868
#define CLCHPMC4_CHID_60r 2869
#define CLCHPMC4_CHID_61r 2870
#define CLCHPMC4_CHID_62r 2871
#define CLCHPMC4_CHID_63r 2872
#define CLDROPCr 2873
#define CLEARMPLSLABELENCOUNTEREDBITr 2874
#define CLGPMC1r 2875
#define CLGPMC2r 2876
#define CLGPMC3r 2877
#define CLGPMC4r 2878
#define CLGPMC5r 2879
#define CLGPMC6r 2880
#define CLGPMC7r 2881
#define CLGPMC8r 2882
#define CLINK_ERRORr 2883
#define CLINK_ERROR_MASKr 2884
#define CLKACTr 2885
#define CLP_CMAC_CLEAR_ECC_STATUSr 2886
#define CLP_CMAC_CLEAR_FIFO_STATUSr 2887
#define CLP_CMAC_CLEAR_RX_LSS_STATUSr 2888
#define CLP_CMAC_CTRLr 2889
#define CLP_CMAC_ECC_CTRLr 2890
#define CLP_CMAC_ECC_STATUSr 2891
#define CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr 2892
#define CLP_CMAC_EEE_CTRLr 2893
#define CLP_CMAC_EEE_TIMERSr 2894
#define CLP_CMAC_FIFO_STATUSr 2895
#define CLP_CMAC_LLFC_CTRLr 2896
#define CLP_CMAC_MODEr 2897
#define CLP_CMAC_PAUSE_CTRLr 2898
#define CLP_CMAC_PFC_CTRLr 2899
#define CLP_CMAC_PFC_DAr 2900
#define CLP_CMAC_PFC_OPCODEr 2901
#define CLP_CMAC_PFC_TYPEr 2902
#define CLP_CMAC_RX_CTRLr 2903
#define CLP_CMAC_RX_LLFC_MSG_FIELDSr 2904
#define CLP_CMAC_RX_LSS_CTRLr 2905
#define CLP_CMAC_RX_LSS_STATUSr 2906
#define CLP_CMAC_RX_MAC_SAr 2907
#define CLP_CMAC_RX_MAX_SIZEr 2908
#define CLP_CMAC_RX_VLAN_TAGr 2909
#define CLP_CMAC_TIMESTAMP_ADJUSTr 2910
#define CLP_CMAC_TX_CTRLr 2911
#define CLP_CMAC_TX_FIFO_CREDITSr 2912
#define CLP_CMAC_TX_LLFC_MSG_FIELDSr 2913
#define CLP_CMAC_TX_MAC_SAr 2914
#define CLP_CMAC_TX_TIMESTAMP_FIFO_DATAr 2915
#define CLP_CMAC_TX_TIMESTAMP_FIFO_STATUSr 2916
#define CLP_CMAC_VERSION_IDr 2917
#define CLP_PORT_CMAC_MODEr 2918
#define CLP_REG_040200r 2919
#define CLP_REG_040300r 2920
#define CLP_REG_041500r 2921
#define CLP_REG_060200r 2922
#define CLP_REG_060300r 2923
#define CLP_REG_061500r 2924
#define CLP_REG_062000r 2925
#define CLP_REG_062200r 2926
#define CLP_REG_062500r 2927
#define CLP_REG_041F00r 2928
#define CLP_REG_061E00r 2929
#define CLP_REG_061F00r 2930
#define CLP_XMAC_CLEAR_FIFO_STATUSr 2931
#define CLP_XMAC_CLEAR_RX_LSS_STATUSr 2932
#define CLP_XMAC_CTRLr 2933
#define CLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr 2934
#define CLP_XMAC_EEE_CTRLr 2935
#define CLP_XMAC_EEE_TIMERSr 2936
#define CLP_XMAC_FIFO_STATUSr 2937
#define CLP_XMAC_GMII_EEE_CTRLr 2938
#define CLP_XMAC_LH_HDR_3r 2939
#define CLP_XMAC_LLFC_CTRLr 2940
#define CLP_XMAC_MODEr 2941
#define CLP_XMAC_OSTS_TIMESTAMP_ADJUSTr 2942
#define CLP_XMAC_PAUSE_CTRLr 2943
#define CLP_XMAC_PFC_CTRLr 2944
#define CLP_XMAC_PFC_DAr 2945
#define CLP_XMAC_PFC_OPCODEr 2946
#define CLP_XMAC_PFC_TYPEr 2947
#define CLP_XMAC_RX_CTRLr 2948
#define CLP_XMAC_RX_LLFC_MSG_FIELDSr 2949
#define CLP_XMAC_RX_LSS_CTRLr 2950
#define CLP_XMAC_RX_LSS_STATUSr 2951
#define CLP_XMAC_RX_MAC_SAr 2952
#define CLP_XMAC_RX_MAX_SIZEr 2953
#define CLP_XMAC_RX_VLAN_TAGr 2954
#define CLP_XMAC_TX_CTRLr 2955
#define CLP_XMAC_TX_FIFO_CREDITSr 2956
#define CLP_XMAC_TX_LLFC_MSG_FIELDSr 2957
#define CLP_XMAC_TX_MAC_SAr 2958
#define CLP_XMAC_TX_TIMESTAMP_FIFO_DATAr 2959
#define CLP_XMAC_TX_TIMESTAMP_FIFO_STATUSr 2960
#define CLP_XMAC_VERSION_IDr 2961
#define CMAC_CLEAR_ECC_STATUSr 2962
#define CMAC_CLEAR_FIFO_STATUSr 2963
#define CMAC_CLEAR_RX_LSS_STATUSr 2964
#define CMAC_CTRLr 2965
#define CMAC_ECC_CTRLr 2966
#define CMAC_ECC_STATUSr 2967
#define CMAC_EEE_1_SEC_LINK_STATUS_TIMERr 2968
#define CMAC_EEE_CTRLr 2969
#define CMAC_EEE_TIMERSr 2970
#define CMAC_FIFO_STATUSr 2971
#define CMAC_HCFC_CTRLr 2972
#define CMAC_LAG_FAILOVER_STATUSr 2973
#define CMAC_LLFC_CTRLr 2974
#define CMAC_MACSEC_CTRLr 2975
#define CMAC_MODEr 2976
#define CMAC_PAUSE_CTRLr 2977
#define CMAC_PFC_CTRLr 2978
#define CMAC_PFC_DAr 2979
#define CMAC_PFC_OPCODEr 2980
#define CMAC_PFC_TYPEr 2981
#define CMAC_RX_CTRLr 2982
#define CMAC_RX_LLFC_MSG_FIELDSr 2983
#define CMAC_RX_LSS_CTRLr 2984
#define CMAC_RX_LSS_STATUSr 2985
#define CMAC_RX_MAC_SAr 2986
#define CMAC_RX_MAX_SIZEr 2987
#define CMAC_RX_VLAN_TAGr 2988
#define CMAC_SPARE0r 2989
#define CMAC_SPARE1r 2990
#define CMAC_TIMESTAMP_ADJUSTr 2991
#define CMAC_TX_CTRLr 2992
#define CMAC_TX_FIFO_CREDITSr 2993
#define CMAC_TX_LLFC_MSG_FIELDSr 2994
#define CMAC_TX_MAC_SAr 2995
#define CMAC_TX_MEMORY_TM_CTRLr 2996
#define CMAC_TX_TIMESTAMP_FIFO_DATAr 2997
#define CMAC_TX_TIMESTAMP_FIFO_STATUSr 2998
#define CMAC_VERSION_IDr 2999
#define CMICD_M0_IDM_IDM_INTERRUPT_STATUSr 3000
#define CMICD_M0_IDM_IDM_RESET_CONTROLr 3001
#define CMICD_M0_IDM_IDM_RESET_STATUSr 3002
#define CMICD_M0_IDM_IO_CONTROL_DIRECTr 3003
#define CMICD_M0_IDM_IO_STATUSr 3004
#define CMICD_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr 3005
#define CMICD_S0_IDM_IDM_ERROR_LOG_COMPLETEr 3006
#define CMICD_S0_IDM_IDM_ERROR_LOG_CONTROLr 3007
#define CMICD_S0_IDM_IDM_ERROR_LOG_FLAGSr 3008
#define CMICD_S0_IDM_IDM_ERROR_LOG_IDr 3009
#define CMICD_S0_IDM_IDM_ERROR_LOG_STATUSr 3010
#define CMICD_S0_IDM_IDM_INTERRUPT_STATUSr 3011
#define CMICD_S0_IDM_IDM_IO_CONTROL_DIRECTr 3012
#define CMICD_S0_IDM_IDM_IO_STATUSr 3013
#define CMICD_S0_IDM_IDM_RESET_CONTROLr 3014
#define CMICD_S0_IDM_IDM_RESET_READ_IDr 3015
#define CMICD_S0_IDM_IDM_RESET_STATUSr 3016
#define CMICD_S0_IDM_IDM_RESET_WRITE_IDr 3017
#define CMICMINTIMERr 3018
#define CMICM_BSPI_B0_CNTRLr 3019
#define CMICM_BSPI_B0_STATUSr 3020
#define CMICM_BSPI_B1_CNTRLr 3021
#define CMICM_BSPI_B1_STATUSr 3022
#define CMICM_BSPI_BUSY_STATUSr 3023
#define CMICM_BSPI_INTR_STATUSr 3024
#define CMICM_BSPI_MAST_N_BOOTr 3025
#define CMICM_COMMON_CONFIGr 3026
#define CMICM_REVIDr 3027
#define CMICTXCOSMASKr 3028
#define CMIC_1000_BASE_X_MODEr 3029
#define CMIC_64BIT_STATS_CFGr 3030
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRLr 3031
#define CMIC_BS0_CLK_CTRLr 3032
#define CMIC_BS0_CONFIGr 3033
#define CMIC_BS0_HEARTBEAT_CTRLr 3034
#define CMIC_BS0_HEARTBEAT_DOWN_DURATIONr 3035
#define CMIC_BS0_HEARTBEAT_UP_DURATIONr 3036
#define CMIC_BS0_INITIAL_CRCr 3037
#define CMIC_BS0_INPUT_TIME_0r 3038
#define CMIC_BS0_INPUT_TIME_1r 3039
#define CMIC_BS0_INPUT_TIME_2r 3040
#define CMIC_BS0_OUTPUT_TIME_0r 3041
#define CMIC_BS0_OUTPUT_TIME_1r 3042
#define CMIC_BS0_OUTPUT_TIME_2r 3043
#define CMIC_BS1_CLK_CTRLr 3044
#define CMIC_BS1_CONFIGr 3045
#define CMIC_BS1_HEARTBEAT_CTRLr 3046
#define CMIC_BS1_HEARTBEAT_DOWN_DURATIONr 3047
#define CMIC_BS1_HEARTBEAT_UP_DURATIONr 3048
#define CMIC_BS1_INITIAL_CRCr 3049
#define CMIC_BS1_INPUT_TIME_0r 3050
#define CMIC_BS1_INPUT_TIME_1r 3051
#define CMIC_BS1_INPUT_TIME_2r 3052
#define CMIC_BS1_OUTPUT_TIME_0r 3053
#define CMIC_BS1_OUTPUT_TIME_1r 3054
#define CMIC_BS1_OUTPUT_TIME_2r 3055
#define CMIC_BS_CAPTURE_CTRLr 3056
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_0r 3057
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_1r 3058
#define CMIC_BS_CAPTURE_STATUSr 3059
#define CMIC_BS_CAPTURE_SYNC_TIME_0r 3060
#define CMIC_BS_CAPTURE_SYNC_TIME_1r 3061
#define CMIC_BS_CAPTURE_SYNT_TIME_0r 3062
#define CMIC_BS_CAPTURE_SYNT_TIME_1r 3063
#define CMIC_BS_CLK_CTRLr 3064
#define CMIC_BS_CLK_CTRL_0r 3065
#define CMIC_BS_CLK_CTRL_1r 3066
#define CMIC_BS_CLK_TOGGLE_TIME_0r 3067
#define CMIC_BS_CLK_TOGGLE_TIME_1r 3068
#define CMIC_BS_CLK_TOGGLE_TIME_2r 3069
#define CMIC_BS_CONFIGr 3070
#define CMIC_BS_DRIFT_RATEr 3071
#define CMIC_BS_HEARTBEAT_CTRLr 3072
#define CMIC_BS_HEARTBEAT_DOWN_DURATIONr 3073
#define CMIC_BS_HEARTBEAT_UP_DURATIONr 3074
#define CMIC_BS_INITIAL_CRCr 3075
#define CMIC_BS_INPUT_TIME_0r 3076
#define CMIC_BS_INPUT_TIME_1r 3077
#define CMIC_BS_INPUT_TIME_2r 3078
#define CMIC_BS_OFFSET_ADJUST_0r 3079
#define CMIC_BS_OFFSET_ADJUST_1r 3080
#define CMIC_BS_OUTPUT_TIME_0r 3081
#define CMIC_BS_OUTPUT_TIME_1r 3082
#define CMIC_BS_OUTPUT_TIME_2r 3083
#define CMIC_BS_REF_CLK_GEN_CTRLr 3084
#define CMIC_CHIP_MODE_CONTROLr 3085
#define CMIC_CHIP_PARITY_INTR_ENABLEr 3086
#define CMIC_CHIP_PARITY_INTR_STATUSr 3087
#define CMIC_CLK_ENABLEr 3088
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUSr 3089
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr 3090
#define CMIC_CMC0_CCM_DMA_CFGr 3091
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr 3092
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr 3093
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDRr 3094
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr 3095
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr 3096
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr 3097
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr 3098
#define CMIC_CMC0_CCM_DMA_STATr 3099
#define CMIC_CMC0_CCM_DMA_STATUS_CLRr 3100
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r 3101
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r 3102
#define CMIC_CMC0_CH0_DMA_CTRLr 3103
#define CMIC_CMC0_CH0_DMA_CURR_DESCr 3104
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r 3105
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r 3106
#define CMIC_CMC0_CH1_DMA_CTRLr 3107
#define CMIC_CMC0_CH1_DMA_CURR_DESCr 3108
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r 3109
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r 3110
#define CMIC_CMC0_CH2_DMA_CTRLr 3111
#define CMIC_CMC0_CH2_DMA_CURR_DESCr 3112
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r 3113
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r 3114
#define CMIC_CMC0_CH3_DMA_CTRLr 3115
#define CMIC_CMC0_CH3_DMA_CURR_DESCr 3116
#define CMIC_CMC0_CONFIGr 3117
#define CMIC_CMC0_DMA_CH0_INTR_COALr 3118
#define CMIC_CMC0_DMA_CH1_INTR_COALr 3119
#define CMIC_CMC0_DMA_CH2_INTR_COALr 3120
#define CMIC_CMC0_DMA_CH3_INTR_COALr 3121
#define CMIC_CMC0_DMA_DESC0r 3122
#define CMIC_CMC0_DMA_DESC1r 3123
#define CMIC_CMC0_DMA_DESC2r 3124
#define CMIC_CMC0_DMA_DESC3r 3125
#define CMIC_CMC0_DMA_STATr 3126
#define CMIC_CMC0_DMA_STAT_CLRr 3127
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr 3128
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3129
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr 3130
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr 3131
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3132
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3133
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3134
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3135
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3136
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3137
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr 3138
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 3139
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3140
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr 3141
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr 3142
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr 3143
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3144
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr 3145
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr 3146
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3147
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3148
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3149
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3150
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3151
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3152
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr 3153
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 3154
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3155
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr 3156
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr 3157
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr 3158
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3159
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr 3160
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr 3161
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 3162
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 3163
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 3164
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 3165
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3166
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3167
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr 3168
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 3169
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 3170
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr 3171
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr 3172
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr 3173
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3174
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr 3175
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr 3176
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 3177
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 3178
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 3179
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 3180
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3181
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3182
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr 3183
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 3184
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 3185
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr 3186
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr 3187
#define CMIC_CMC0_FIFO_RD_DMA_DEBUGr 3188
#define CMIC_CMC0_FSCHAN_ADDRESSr 3189
#define CMIC_CMC0_FSCHAN_DATA32r 3190
#define CMIC_CMC0_FSCHAN_DATA64_HIr 3191
#define CMIC_CMC0_FSCHAN_DATA64_LOr 3192
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 3193
#define CMIC_CMC0_FSCHAN_OPCODEr 3194
#define CMIC_CMC0_FSCHAN_STATUSr 3195
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r 3196
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r 3197
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r 3198
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r 3199
#define CMIC_CMC0_IRQ_STAT0r 3200
#define CMIC_CMC0_IRQ_STAT1r 3201
#define CMIC_CMC0_IRQ_STAT2r 3202
#define CMIC_CMC0_IRQ_STAT3r 3203
#define CMIC_CMC0_IRQ_STAT4r 3204
#define CMIC_CMC0_MIIM_ADDRESSr 3205
#define CMIC_CMC0_MIIM_CTRLr 3206
#define CMIC_CMC0_MIIM_PARAMr 3207
#define CMIC_CMC0_MIIM_READ_DATAr 3208
#define CMIC_CMC0_MIIM_STATr 3209
#define CMIC_CMC0_PCIE_IRQ_MASK0r 3210
#define CMIC_CMC0_PCIE_IRQ_MASK1r 3211
#define CMIC_CMC0_PCIE_IRQ_MASK2r 3212
#define CMIC_CMC0_PCIE_IRQ_MASK3r 3213
#define CMIC_CMC0_PCIE_IRQ_MASK4r 3214
#define CMIC_CMC0_PCIE_MISCELr 3215
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr 3216
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr 3217
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr 3218
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr 3219
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr 3220
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr 3221
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr 3222
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr 3223
#define CMIC_CMC0_PKT_COUNT_RXPKTr 3224
#define CMIC_CMC0_PKT_COUNT_TXPKTr 3225
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r 3226
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r 3227
#define CMIC_CMC0_RCPU_IRQ_MASK0r 3228
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr 3229
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr 3230
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr 3231
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr 3232
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr 3233
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 3234
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3235
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 3236
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 3237
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3238
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 3239
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr 3240
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr 3241
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr 3242
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr 3243
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr 3244
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr 3245
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 3246
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr 3247
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr 3248
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr 3249
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr 3250
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr 3251
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr 3252
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr 3253
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr 3254
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr 3255
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 3256
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3257
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 3258
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 3259
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3260
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 3261
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr 3262
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr 3263
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr 3264
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr 3265
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr 3266
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr 3267
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 3268
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr 3269
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr 3270
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr 3271
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr 3272
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr 3273
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr 3274
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr 3275
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr 3276
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr 3277
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 3278
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3279
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 3280
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 3281
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3282
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 3283
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr 3284
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr 3285
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr 3286
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr 3287
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr 3288
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr 3289
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 3290
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr 3291
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr 3292
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr 3293
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr 3294
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr 3295
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr 3296
#define CMIC_CMC0_SCHAN_CTRLr 3297
#define CMIC_CMC0_SCHAN_ERRr 3298
#define CMIC_CMC0_SCHAN_MESSAGEr 3299
#define CMIC_CMC0_SCHAN_MESSAGE0r 3300
#define CMIC_CMC0_SCHAN_MESSAGE1r 3301
#define CMIC_CMC0_SCHAN_MESSAGE2r 3302
#define CMIC_CMC0_SCHAN_MESSAGE3r 3303
#define CMIC_CMC0_SCHAN_MESSAGE4r 3304
#define CMIC_CMC0_SCHAN_MESSAGE5r 3305
#define CMIC_CMC0_SCHAN_MESSAGE6r 3306
#define CMIC_CMC0_SCHAN_MESSAGE7r 3307
#define CMIC_CMC0_SCHAN_MESSAGE8r 3308
#define CMIC_CMC0_SCHAN_MESSAGE9r 3309
#define CMIC_CMC0_SCHAN_MESSAGE10r 3310
#define CMIC_CMC0_SCHAN_MESSAGE11r 3311
#define CMIC_CMC0_SCHAN_MESSAGE12r 3312
#define CMIC_CMC0_SCHAN_MESSAGE13r 3313
#define CMIC_CMC0_SCHAN_MESSAGE14r 3314
#define CMIC_CMC0_SCHAN_MESSAGE15r 3315
#define CMIC_CMC0_SCHAN_MESSAGE16r 3316
#define CMIC_CMC0_SCHAN_MESSAGE17r 3317
#define CMIC_CMC0_SCHAN_MESSAGE18r 3318
#define CMIC_CMC0_SCHAN_MESSAGE19r 3319
#define CMIC_CMC0_SCHAN_MESSAGE20r 3320
#define CMIC_CMC0_SCHAN_MESSAGE21r 3321
#define CMIC_CMC0_SLAM_DMA_CFGr 3322
#define CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 3323
#define CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr 3324
#define CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr 3325
#define CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr 3326
#define CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr 3327
#define CMIC_CMC0_SLAM_DMA_STATr 3328
#define CMIC_CMC0_STAT_DMA_ADDRr 3329
#define CMIC_CMC0_STAT_DMA_CFGr 3330
#define CMIC_CMC0_STAT_DMA_CURRENTr 3331
#define CMIC_CMC0_STAT_DMA_PORTS_0r 3332
#define CMIC_CMC0_STAT_DMA_PORTS_1r 3333
#define CMIC_CMC0_STAT_DMA_PORTS_2r 3334
#define CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr 3335
#define CMIC_CMC0_STAT_DMA_STATr 3336
#define CMIC_CMC0_SW_INTR_CONFIGr 3337
#define CMIC_CMC0_TABLE_DMA_CFGr 3338
#define CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 3339
#define CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr 3340
#define CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr 3341
#define CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr 3342
#define CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr 3343
#define CMIC_CMC0_TABLE_DMA_STATr 3344
#define CMIC_CMC0_TM_CONTROL_0r 3345
#define CMIC_CMC0_TM_CONTROL_1r 3346
#define CMIC_CMC0_UC0_IRQ_MASK0r 3347
#define CMIC_CMC0_UC0_IRQ_MASK1r 3348
#define CMIC_CMC0_UC0_IRQ_MASK2r 3349
#define CMIC_CMC0_UC0_IRQ_MASK3r 3350
#define CMIC_CMC0_UC0_IRQ_MASK4r 3351
#define CMIC_CMC0_UC1_IRQ_MASK0r 3352
#define CMIC_CMC0_UC1_IRQ_MASK1r 3353
#define CMIC_CMC0_UC1_IRQ_MASK2r 3354
#define CMIC_CMC0_UC1_IRQ_MASK3r 3355
#define CMIC_CMC0_UC1_IRQ_MASK4r 3356
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUSr 3357
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr 3358
#define CMIC_CMC1_CCM_DMA_CFGr 3359
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr 3360
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr 3361
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDRr 3362
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr 3363
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr 3364
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr 3365
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr 3366
#define CMIC_CMC1_CCM_DMA_STATr 3367
#define CMIC_CMC1_CCM_DMA_STATUS_CLRr 3368
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r 3369
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r 3370
#define CMIC_CMC1_CH0_DMA_CTRLr 3371
#define CMIC_CMC1_CH0_DMA_CURR_DESCr 3372
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r 3373
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r 3374
#define CMIC_CMC1_CH1_DMA_CTRLr 3375
#define CMIC_CMC1_CH1_DMA_CURR_DESCr 3376
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r 3377
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r 3378
#define CMIC_CMC1_CH2_DMA_CTRLr 3379
#define CMIC_CMC1_CH2_DMA_CURR_DESCr 3380
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r 3381
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r 3382
#define CMIC_CMC1_CH3_DMA_CTRLr 3383
#define CMIC_CMC1_CH3_DMA_CURR_DESCr 3384
#define CMIC_CMC1_CONFIGr 3385
#define CMIC_CMC1_DMA_CH0_INTR_COALr 3386
#define CMIC_CMC1_DMA_CH1_INTR_COALr 3387
#define CMIC_CMC1_DMA_CH2_INTR_COALr 3388
#define CMIC_CMC1_DMA_CH3_INTR_COALr 3389
#define CMIC_CMC1_DMA_DESC0r 3390
#define CMIC_CMC1_DMA_DESC1r 3391
#define CMIC_CMC1_DMA_DESC2r 3392
#define CMIC_CMC1_DMA_DESC3r 3393
#define CMIC_CMC1_DMA_STATr 3394
#define CMIC_CMC1_DMA_STAT_CLRr 3395
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr 3396
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3397
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr 3398
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr 3399
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3400
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3401
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3402
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3403
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3404
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3405
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr 3406
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 3407
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3408
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr 3409
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr 3410
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr 3411
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3412
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr 3413
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr 3414
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3415
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3416
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3417
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3418
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3419
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3420
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr 3421
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 3422
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3423
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr 3424
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr 3425
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr 3426
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3427
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr 3428
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr 3429
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 3430
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 3431
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 3432
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 3433
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3434
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3435
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr 3436
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 3437
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 3438
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr 3439
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr 3440
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr 3441
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3442
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr 3443
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr 3444
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 3445
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 3446
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 3447
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 3448
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3449
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3450
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr 3451
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 3452
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 3453
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr 3454
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr 3455
#define CMIC_CMC1_FIFO_RD_DMA_DEBUGr 3456
#define CMIC_CMC1_FSCHAN_ADDRESSr 3457
#define CMIC_CMC1_FSCHAN_DATA32r 3458
#define CMIC_CMC1_FSCHAN_DATA64_HIr 3459
#define CMIC_CMC1_FSCHAN_DATA64_LOr 3460
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 3461
#define CMIC_CMC1_FSCHAN_OPCODEr 3462
#define CMIC_CMC1_FSCHAN_STATUSr 3463
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r 3464
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r 3465
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r 3466
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r 3467
#define CMIC_CMC1_IRQ_STAT0r 3468
#define CMIC_CMC1_IRQ_STAT1r 3469
#define CMIC_CMC1_IRQ_STAT2r 3470
#define CMIC_CMC1_IRQ_STAT3r 3471
#define CMIC_CMC1_IRQ_STAT4r 3472
#define CMIC_CMC1_MIIM_ADDRESSr 3473
#define CMIC_CMC1_MIIM_CTRLr 3474
#define CMIC_CMC1_MIIM_PARAMr 3475
#define CMIC_CMC1_MIIM_READ_DATAr 3476
#define CMIC_CMC1_MIIM_STATr 3477
#define CMIC_CMC1_PCIE_IRQ_MASK0r 3478
#define CMIC_CMC1_PCIE_IRQ_MASK1r 3479
#define CMIC_CMC1_PCIE_IRQ_MASK2r 3480
#define CMIC_CMC1_PCIE_IRQ_MASK3r 3481
#define CMIC_CMC1_PCIE_IRQ_MASK4r 3482
#define CMIC_CMC1_PCIE_MISCELr 3483
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr 3484
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr 3485
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr 3486
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr 3487
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr 3488
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr 3489
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr 3490
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr 3491
#define CMIC_CMC1_PKT_COUNT_RXPKTr 3492
#define CMIC_CMC1_PKT_COUNT_TXPKTr 3493
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r 3494
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r 3495
#define CMIC_CMC1_RCPU_IRQ_MASK0r 3496
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr 3497
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr 3498
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr 3499
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr 3500
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr 3501
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 3502
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3503
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 3504
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 3505
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3506
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 3507
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr 3508
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr 3509
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr 3510
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr 3511
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr 3512
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr 3513
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 3514
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr 3515
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr 3516
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr 3517
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr 3518
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr 3519
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr 3520
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr 3521
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr 3522
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr 3523
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 3524
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3525
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 3526
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 3527
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3528
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 3529
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr 3530
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr 3531
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr 3532
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr 3533
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr 3534
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr 3535
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 3536
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr 3537
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr 3538
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr 3539
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr 3540
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr 3541
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr 3542
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr 3543
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr 3544
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr 3545
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 3546
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3547
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 3548
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 3549
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3550
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 3551
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr 3552
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr 3553
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr 3554
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr 3555
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr 3556
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr 3557
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 3558
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr 3559
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr 3560
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr 3561
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr 3562
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr 3563
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr 3564
#define CMIC_CMC1_SCHAN_CTRLr 3565
#define CMIC_CMC1_SCHAN_ERRr 3566
#define CMIC_CMC1_SCHAN_MESSAGEr 3567
#define CMIC_CMC1_SCHAN_MESSAGE0r 3568
#define CMIC_CMC1_SCHAN_MESSAGE1r 3569
#define CMIC_CMC1_SCHAN_MESSAGE2r 3570
#define CMIC_CMC1_SCHAN_MESSAGE3r 3571
#define CMIC_CMC1_SCHAN_MESSAGE4r 3572
#define CMIC_CMC1_SCHAN_MESSAGE5r 3573
#define CMIC_CMC1_SCHAN_MESSAGE6r 3574
#define CMIC_CMC1_SCHAN_MESSAGE7r 3575
#define CMIC_CMC1_SCHAN_MESSAGE8r 3576
#define CMIC_CMC1_SCHAN_MESSAGE9r 3577
#define CMIC_CMC1_SCHAN_MESSAGE10r 3578
#define CMIC_CMC1_SCHAN_MESSAGE11r 3579
#define CMIC_CMC1_SCHAN_MESSAGE12r 3580
#define CMIC_CMC1_SCHAN_MESSAGE13r 3581
#define CMIC_CMC1_SCHAN_MESSAGE14r 3582
#define CMIC_CMC1_SCHAN_MESSAGE15r 3583
#define CMIC_CMC1_SCHAN_MESSAGE16r 3584
#define CMIC_CMC1_SCHAN_MESSAGE17r 3585
#define CMIC_CMC1_SCHAN_MESSAGE18r 3586
#define CMIC_CMC1_SCHAN_MESSAGE19r 3587
#define CMIC_CMC1_SCHAN_MESSAGE20r 3588
#define CMIC_CMC1_SCHAN_MESSAGE21r 3589
#define CMIC_CMC1_SLAM_DMA_CFGr 3590
#define CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 3591
#define CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr 3592
#define CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr 3593
#define CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr 3594
#define CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr 3595
#define CMIC_CMC1_SLAM_DMA_STATr 3596
#define CMIC_CMC1_STAT_DMA_ADDRr 3597
#define CMIC_CMC1_STAT_DMA_CFGr 3598
#define CMIC_CMC1_STAT_DMA_CURRENTr 3599
#define CMIC_CMC1_STAT_DMA_PORTS_0r 3600
#define CMIC_CMC1_STAT_DMA_PORTS_1r 3601
#define CMIC_CMC1_STAT_DMA_PORTS_2r 3602
#define CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr 3603
#define CMIC_CMC1_STAT_DMA_STATr 3604
#define CMIC_CMC1_SW_INTR_CONFIGr 3605
#define CMIC_CMC1_TABLE_DMA_CFGr 3606
#define CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 3607
#define CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr 3608
#define CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr 3609
#define CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr 3610
#define CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr 3611
#define CMIC_CMC1_TABLE_DMA_STATr 3612
#define CMIC_CMC1_TM_CONTROL_0r 3613
#define CMIC_CMC1_TM_CONTROL_1r 3614
#define CMIC_CMC1_UC0_IRQ_MASK0r 3615
#define CMIC_CMC1_UC0_IRQ_MASK1r 3616
#define CMIC_CMC1_UC0_IRQ_MASK2r 3617
#define CMIC_CMC1_UC0_IRQ_MASK3r 3618
#define CMIC_CMC1_UC0_IRQ_MASK4r 3619
#define CMIC_CMC1_UC1_IRQ_MASK0r 3620
#define CMIC_CMC1_UC1_IRQ_MASK1r 3621
#define CMIC_CMC1_UC1_IRQ_MASK2r 3622
#define CMIC_CMC1_UC1_IRQ_MASK3r 3623
#define CMIC_CMC1_UC1_IRQ_MASK4r 3624
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUSr 3625
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr 3626
#define CMIC_CMC2_CCM_DMA_CFGr 3627
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr 3628
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr 3629
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDRr 3630
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr 3631
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr 3632
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr 3633
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr 3634
#define CMIC_CMC2_CCM_DMA_STATr 3635
#define CMIC_CMC2_CCM_DMA_STATUS_CLRr 3636
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r 3637
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r 3638
#define CMIC_CMC2_CH0_DMA_CTRLr 3639
#define CMIC_CMC2_CH0_DMA_CURR_DESCr 3640
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r 3641
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r 3642
#define CMIC_CMC2_CH1_DMA_CTRLr 3643
#define CMIC_CMC2_CH1_DMA_CURR_DESCr 3644
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r 3645
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r 3646
#define CMIC_CMC2_CH2_DMA_CTRLr 3647
#define CMIC_CMC2_CH2_DMA_CURR_DESCr 3648
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r 3649
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r 3650
#define CMIC_CMC2_CH3_DMA_CTRLr 3651
#define CMIC_CMC2_CH3_DMA_CURR_DESCr 3652
#define CMIC_CMC2_CONFIGr 3653
#define CMIC_CMC2_DMA_CH0_INTR_COALr 3654
#define CMIC_CMC2_DMA_CH1_INTR_COALr 3655
#define CMIC_CMC2_DMA_CH2_INTR_COALr 3656
#define CMIC_CMC2_DMA_CH3_INTR_COALr 3657
#define CMIC_CMC2_DMA_DESC0r 3658
#define CMIC_CMC2_DMA_DESC1r 3659
#define CMIC_CMC2_DMA_DESC2r 3660
#define CMIC_CMC2_DMA_DESC3r 3661
#define CMIC_CMC2_DMA_STATr 3662
#define CMIC_CMC2_DMA_STAT_CLRr 3663
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr 3664
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3665
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr 3666
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr 3667
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3668
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3669
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3670
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3671
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3672
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3673
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr 3674
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 3675
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3676
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr 3677
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr 3678
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr 3679
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3680
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr 3681
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr 3682
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3683
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3684
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3685
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3686
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3687
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3688
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr 3689
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 3690
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3691
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr 3692
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr 3693
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr 3694
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3695
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr 3696
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr 3697
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 3698
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 3699
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 3700
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 3701
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3702
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3703
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr 3704
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 3705
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 3706
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr 3707
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr 3708
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr 3709
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr 3710
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr 3711
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr 3712
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 3713
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 3714
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 3715
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 3716
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 3717
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 3718
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr 3719
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 3720
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 3721
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr 3722
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr 3723
#define CMIC_CMC2_FIFO_RD_DMA_DEBUGr 3724
#define CMIC_CMC2_FSCHAN_ADDRESSr 3725
#define CMIC_CMC2_FSCHAN_DATA32r 3726
#define CMIC_CMC2_FSCHAN_DATA64_HIr 3727
#define CMIC_CMC2_FSCHAN_DATA64_LOr 3728
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 3729
#define CMIC_CMC2_FSCHAN_OPCODEr 3730
#define CMIC_CMC2_FSCHAN_STATUSr 3731
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r 3732
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r 3733
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r 3734
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r 3735
#define CMIC_CMC2_IRQ_STAT0r 3736
#define CMIC_CMC2_IRQ_STAT1r 3737
#define CMIC_CMC2_IRQ_STAT2r 3738
#define CMIC_CMC2_IRQ_STAT3r 3739
#define CMIC_CMC2_IRQ_STAT4r 3740
#define CMIC_CMC2_MIIM_ADDRESSr 3741
#define CMIC_CMC2_MIIM_CTRLr 3742
#define CMIC_CMC2_MIIM_PARAMr 3743
#define CMIC_CMC2_MIIM_READ_DATAr 3744
#define CMIC_CMC2_MIIM_STATr 3745
#define CMIC_CMC2_PCIE_IRQ_MASK0r 3746
#define CMIC_CMC2_PCIE_IRQ_MASK1r 3747
#define CMIC_CMC2_PCIE_IRQ_MASK2r 3748
#define CMIC_CMC2_PCIE_IRQ_MASK3r 3749
#define CMIC_CMC2_PCIE_IRQ_MASK4r 3750
#define CMIC_CMC2_PCIE_MISCELr 3751
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr 3752
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr 3753
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr 3754
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr 3755
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr 3756
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr 3757
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr 3758
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr 3759
#define CMIC_CMC2_PKT_COUNT_RXPKTr 3760
#define CMIC_CMC2_PKT_COUNT_TXPKTr 3761
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r 3762
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r 3763
#define CMIC_CMC2_RCPU_IRQ_MASK0r 3764
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr 3765
#define CMIC_CMC2_SBUSDMA_CH0_CONTROLr 3766
#define CMIC_CMC2_SBUSDMA_CH0_COUNTr 3767
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr 3768
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr 3769
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 3770
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3771
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 3772
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 3773
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3774
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 3775
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr 3776
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr 3777
#define CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr 3778
#define CMIC_CMC2_SBUSDMA_CH0_OPCODEr 3779
#define CMIC_CMC2_SBUSDMA_CH0_REQUESTr 3780
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr 3781
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 3782
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr 3783
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr 3784
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr 3785
#define CMIC_CMC2_SBUSDMA_CH0_STATUSr 3786
#define CMIC_CMC2_SBUSDMA_CH0_TIMERr 3787
#define CMIC_CMC2_SBUSDMA_CH1_CONTROLr 3788
#define CMIC_CMC2_SBUSDMA_CH1_COUNTr 3789
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr 3790
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr 3791
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 3792
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3793
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 3794
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 3795
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3796
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 3797
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr 3798
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr 3799
#define CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr 3800
#define CMIC_CMC2_SBUSDMA_CH1_OPCODEr 3801
#define CMIC_CMC2_SBUSDMA_CH1_REQUESTr 3802
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr 3803
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 3804
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr 3805
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr 3806
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr 3807
#define CMIC_CMC2_SBUSDMA_CH1_STATUSr 3808
#define CMIC_CMC2_SBUSDMA_CH1_TIMERr 3809
#define CMIC_CMC2_SBUSDMA_CH2_CONTROLr 3810
#define CMIC_CMC2_SBUSDMA_CH2_COUNTr 3811
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr 3812
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr 3813
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 3814
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr 3815
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 3816
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 3817
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 3818
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 3819
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr 3820
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr 3821
#define CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr 3822
#define CMIC_CMC2_SBUSDMA_CH2_OPCODEr 3823
#define CMIC_CMC2_SBUSDMA_CH2_REQUESTr 3824
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr 3825
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 3826
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr 3827
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr 3828
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr 3829
#define CMIC_CMC2_SBUSDMA_CH2_STATUSr 3830
#define CMIC_CMC2_SBUSDMA_CH2_TIMERr 3831
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr 3832
#define CMIC_CMC2_SCHAN_CTRLr 3833
#define CMIC_CMC2_SCHAN_ERRr 3834
#define CMIC_CMC2_SCHAN_MESSAGEr 3835
#define CMIC_CMC2_SCHAN_MESSAGE0r 3836
#define CMIC_CMC2_SCHAN_MESSAGE1r 3837
#define CMIC_CMC2_SCHAN_MESSAGE2r 3838
#define CMIC_CMC2_SCHAN_MESSAGE3r 3839
#define CMIC_CMC2_SCHAN_MESSAGE4r 3840
#define CMIC_CMC2_SCHAN_MESSAGE5r 3841
#define CMIC_CMC2_SCHAN_MESSAGE6r 3842
#define CMIC_CMC2_SCHAN_MESSAGE7r 3843
#define CMIC_CMC2_SCHAN_MESSAGE8r 3844
#define CMIC_CMC2_SCHAN_MESSAGE9r 3845
#define CMIC_CMC2_SCHAN_MESSAGE10r 3846
#define CMIC_CMC2_SCHAN_MESSAGE11r 3847
#define CMIC_CMC2_SCHAN_MESSAGE12r 3848
#define CMIC_CMC2_SCHAN_MESSAGE13r 3849
#define CMIC_CMC2_SCHAN_MESSAGE14r 3850
#define CMIC_CMC2_SCHAN_MESSAGE15r 3851
#define CMIC_CMC2_SCHAN_MESSAGE16r 3852
#define CMIC_CMC2_SCHAN_MESSAGE17r 3853
#define CMIC_CMC2_SCHAN_MESSAGE18r 3854
#define CMIC_CMC2_SCHAN_MESSAGE19r 3855
#define CMIC_CMC2_SCHAN_MESSAGE20r 3856
#define CMIC_CMC2_SCHAN_MESSAGE21r 3857
#define CMIC_CMC2_SLAM_DMA_CFGr 3858
#define CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 3859
#define CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr 3860
#define CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr 3861
#define CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr 3862
#define CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr 3863
#define CMIC_CMC2_SLAM_DMA_STATr 3864
#define CMIC_CMC2_STAT_DMA_ADDRr 3865
#define CMIC_CMC2_STAT_DMA_CFGr 3866
#define CMIC_CMC2_STAT_DMA_CURRENTr 3867
#define CMIC_CMC2_STAT_DMA_PORTS_0r 3868
#define CMIC_CMC2_STAT_DMA_PORTS_1r 3869
#define CMIC_CMC2_STAT_DMA_PORTS_2r 3870
#define CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr 3871
#define CMIC_CMC2_STAT_DMA_STATr 3872
#define CMIC_CMC2_SW_INTR_CONFIGr 3873
#define CMIC_CMC2_TABLE_DMA_CFGr 3874
#define CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 3875
#define CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr 3876
#define CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr 3877
#define CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr 3878
#define CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr 3879
#define CMIC_CMC2_TABLE_DMA_STATr 3880
#define CMIC_CMC2_TM_CONTROL_0r 3881
#define CMIC_CMC2_TM_CONTROL_1r 3882
#define CMIC_CMC2_UC0_IRQ_MASK0r 3883
#define CMIC_CMC2_UC0_IRQ_MASK1r 3884
#define CMIC_CMC2_UC0_IRQ_MASK2r 3885
#define CMIC_CMC2_UC0_IRQ_MASK3r 3886
#define CMIC_CMC2_UC0_IRQ_MASK4r 3887
#define CMIC_CMC2_UC1_IRQ_MASK0r 3888
#define CMIC_CMC2_UC1_IRQ_MASK1r 3889
#define CMIC_CMC2_UC1_IRQ_MASK2r 3890
#define CMIC_CMC2_UC1_IRQ_MASK3r 3891
#define CMIC_CMC2_UC1_IRQ_MASK4r 3892
#define CMIC_CMICE_BISR_REG_RD_DATAr 3893
#define CMIC_COMMON_BSPI_BIGENDIANr 3894
#define CMIC_COMMON_I2C_PIO_ENDIANESSr 3895
#define CMIC_COMMON_MIIM_ADDRESSr 3896
#define CMIC_COMMON_MIIM_CTRLr 3897
#define CMIC_COMMON_MIIM_PARAMr 3898
#define CMIC_COMMON_MIIM_READ_DATAr 3899
#define CMIC_COMMON_MIIM_STATr 3900
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr 3901
#define CMIC_COMMON_RPE_PIO_ENDIANESSr 3902
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr 3903
#define CMIC_COMMON_SCHAN_CTRLr 3904
#define CMIC_COMMON_SCHAN_ERRr 3905
#define CMIC_COMMON_SCHAN_MESSAGEr 3906
#define CMIC_COMMON_SCHAN_MESSAGE0r 3907
#define CMIC_COMMON_SCHAN_MESSAGE1r 3908
#define CMIC_COMMON_SCHAN_MESSAGE2r 3909
#define CMIC_COMMON_SCHAN_MESSAGE3r 3910
#define CMIC_COMMON_SCHAN_MESSAGE4r 3911
#define CMIC_COMMON_SCHAN_MESSAGE5r 3912
#define CMIC_COMMON_SCHAN_MESSAGE6r 3913
#define CMIC_COMMON_SCHAN_MESSAGE7r 3914
#define CMIC_COMMON_SCHAN_MESSAGE8r 3915
#define CMIC_COMMON_SCHAN_MESSAGE9r 3916
#define CMIC_COMMON_SCHAN_MESSAGE10r 3917
#define CMIC_COMMON_SCHAN_MESSAGE11r 3918
#define CMIC_COMMON_SCHAN_MESSAGE12r 3919
#define CMIC_COMMON_SCHAN_MESSAGE13r 3920
#define CMIC_COMMON_SCHAN_MESSAGE14r 3921
#define CMIC_COMMON_SCHAN_MESSAGE15r 3922
#define CMIC_COMMON_SCHAN_MESSAGE16r 3923
#define CMIC_COMMON_SCHAN_MESSAGE17r 3924
#define CMIC_COMMON_SCHAN_MESSAGE18r 3925
#define CMIC_COMMON_SCHAN_MESSAGE19r 3926
#define CMIC_COMMON_SCHAN_MESSAGE20r 3927
#define CMIC_COMMON_SCHAN_MESSAGE21r 3928
#define CMIC_COMMON_SPI_PIO_ENDIANESSr 3929
#define CMIC_COMMON_STRAP_STATUS_0r 3930
#define CMIC_COMMON_STRAP_STATUS_1r 3931
#define CMIC_COMMON_UC0_PIO_ENDIANESSr 3932
#define CMIC_COMMON_UC1_PIO_ENDIANESSr 3933
#define CMIC_CONFIGr 3934
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r 3935
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r 3936
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r 3937
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r 3938
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r 3939
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r 3940
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r 3941
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r 3942
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r 3943
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r 3944
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r 3945
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r 3946
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r 3947
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r 3948
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r 3949
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r 3950
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r 3951
#define CMIC_COS_CTRL_RXr 3952
#define CMIC_COS_CTRL_RX_0r 3953
#define CMIC_COS_CTRL_RX_1r 3954
#define CMIC_COS_CTRL_RX_2r 3955
#define CMIC_COS_CTRL_RX_3r 3956
#define CMIC_COS_CTRL_RX_4r 3957
#define CMIC_COS_CTRL_RX_5r 3958
#define CMIC_COS_CTRL_RX_6r 3959
#define CMIC_COS_CTRL_RX_7r 3960
#define CMIC_COS_CTRL_RX_HIr 3961
#define CMIC_CPS_RESETr 3962
#define CMIC_DEVICE_IDr 3963
#define CMIC_DEV_REV_IDr 3964
#define CMIC_DMA_CTRLr 3965
#define CMIC_DMA_DESC0r 3966
#define CMIC_DMA_DESC1r 3967
#define CMIC_DMA_DESC2r 3968
#define CMIC_DMA_DESC3r 3969
#define CMIC_DMA_IC_AR_ARB_MI0r 3970
#define CMIC_DMA_IC_AR_ARB_MI1r 3971
#define CMIC_DMA_IC_AW_ARB_MI0r 3972
#define CMIC_DMA_IC_AW_ARB_MI1r 3973
#define CMIC_DMA_IC_CFG_REG_0r 3974
#define CMIC_DMA_IC_CFG_REG_1r 3975
#define CMIC_DMA_IC_CFG_REG_2r 3976
#define CMIC_DMA_IC_ID_REG_0r 3977
#define CMIC_DMA_IC_ID_REG_1r 3978
#define CMIC_DMA_IC_ID_REG_2r 3979
#define CMIC_DMA_IC_ID_REG_3r 3980
#define CMIC_DMA_IC_PER_REG_0r 3981
#define CMIC_DMA_IC_PER_REG_1r 3982
#define CMIC_DMA_IC_PER_REG_2r 3983
#define CMIC_DMA_IC_PER_REG_3r 3984
#define CMIC_DMA_STATr 3985
#define CMIC_EB3_VLI_CONFIG_REGISTERr 3986
#define CMIC_ENDIANESS_SELr 3987
#define CMIC_FIFO_CH0_RD_DMA_CFGr 3988
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 3989
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 3990
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 3991
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 3992
#define CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 3993
#define CMIC_FIFO_CH1_RD_DMA_CFGr 3994
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 3995
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 3996
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 3997
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 3998
#define CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 3999
#define CMIC_FIFO_CH2_RD_DMA_CFGr 4000
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 4001
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 4002
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 4003
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 4004
#define CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 4005
#define CMIC_FIFO_CH3_RD_DMA_CFGr 4006
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 4007
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 4008
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 4009
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 4010
#define CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 4011
#define CMIC_FIFO_DMA_SB_ARB_CTRLr 4012
#define CMIC_FIFO_RD_DMA_DEBUGr 4013
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr 4014
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr 4015
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr 4016
#define CMIC_FSCHAN_ADDRESSr 4017
#define CMIC_FSCHAN_DATA32r 4018
#define CMIC_FSCHAN_DATA64_HIr 4019
#define CMIC_FSCHAN_DATA64_LOr 4020
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 4021
#define CMIC_FSCHAN_OPCODEr 4022
#define CMIC_FSCHAN_STATUSr 4023
#define CMIC_FSRF_STBY_CONTROLr 4024
#define CMIC_GFPORT_CLOCK_CONFIGr 4025
#define CMIC_GP_AUX_SELr 4026
#define CMIC_GP_DATA_INr 4027
#define CMIC_GP_DATA_OUTr 4028
#define CMIC_GP_INIT_VALr 4029
#define CMIC_GP_INT_CLRr 4030
#define CMIC_GP_INT_DEr 4031
#define CMIC_GP_INT_EDGEr 4032
#define CMIC_GP_INT_MSKr 4033
#define CMIC_GP_INT_MSTATr 4034
#define CMIC_GP_INT_STATr 4035
#define CMIC_GP_INT_TYPEr 4036
#define CMIC_GP_OUT_ENr 4037
#define CMIC_GP_PAD_RESr 4038
#define CMIC_GP_PRB_ENABLEr 4039
#define CMIC_GP_PRB_OEr 4040
#define CMIC_GP_RES_ENr 4041
#define CMIC_GP_TEST_ENABLEr 4042
#define CMIC_GP_TEST_INPUTr 4043
#define CMIC_GP_TEST_OUTPUTr 4044
#define CMIC_I2CM_SMBUS_ADDRESSr 4045
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr 4046
#define CMIC_I2CM_SMBUS_CONFIGr 4047
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr 4048
#define CMIC_I2CM_SMBUS_EVENT_STATUSr 4049
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr 4050
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr 4051
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr 4052
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr 4053
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr 4054
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr 4055
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr 4056
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr 4057
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr 4058
#define CMIC_I2C_CTRLr 4059
#define CMIC_I2C_DATAr 4060
#define CMIC_I2C_RESETr 4061
#define CMIC_I2C_SLAVE_ADDRr 4062
#define CMIC_I2C_SLAVE_XADDRr 4063
#define CMIC_I2C_STATr 4064
#define CMIC_INTR_PKT_PACING_DELAYr 4065
#define CMIC_INTR_WAIT_CYCLESr 4066
#define CMIC_IRQ_CLR_3r 4067
#define CMIC_IRQ_MASKr 4068
#define CMIC_IRQ_MASK_1r 4069
#define CMIC_IRQ_MASK_2r 4070
#define CMIC_IRQ_MASK_3r 4071
#define CMIC_IRQ_STATr 4072
#define CMIC_IRQ_STAT_1r 4073
#define CMIC_IRQ_STAT_2r 4074
#define CMIC_IRQ_STAT_3r 4075
#define CMIC_JTAGr 4076
#define CMIC_LEDCLK_PARAMSr 4077
#define CMIC_LEDUP0_CLK_PARAMSr 4078
#define CMIC_LEDUP0_CTRLr 4079
#define CMIC_LEDUP0_DATA_RAMr 4080
#define CMIC_LEDUP0_DATA_RAM0r 4081
#define CMIC_LEDUP0_DATA_RAM1r 4082
#define CMIC_LEDUP0_DATA_RAM2r 4083
#define CMIC_LEDUP0_DATA_RAM3r 4084
#define CMIC_LEDUP0_DATA_RAM4r 4085
#define CMIC_LEDUP0_DATA_RAM5r 4086
#define CMIC_LEDUP0_DATA_RAM6r 4087
#define CMIC_LEDUP0_DATA_RAM7r 4088
#define CMIC_LEDUP0_DATA_RAM8r 4089
#define CMIC_LEDUP0_DATA_RAM9r 4090
#define CMIC_LEDUP0_DATA_RAM10r 4091
#define CMIC_LEDUP0_DATA_RAM11r 4092
#define CMIC_LEDUP0_DATA_RAM12r 4093
#define CMIC_LEDUP0_DATA_RAM13r 4094
#define CMIC_LEDUP0_DATA_RAM14r 4095
#define CMIC_LEDUP0_DATA_RAM15r 4096
#define CMIC_LEDUP0_DATA_RAM16r 4097
#define CMIC_LEDUP0_DATA_RAM17r 4098
#define CMIC_LEDUP0_DATA_RAM18r 4099
#define CMIC_LEDUP0_DATA_RAM19r 4100
#define CMIC_LEDUP0_DATA_RAM20r 4101
#define CMIC_LEDUP0_DATA_RAM21r 4102
#define CMIC_LEDUP0_DATA_RAM22r 4103
#define CMIC_LEDUP0_DATA_RAM23r 4104
#define CMIC_LEDUP0_DATA_RAM24r 4105
#define CMIC_LEDUP0_DATA_RAM25r 4106
#define CMIC_LEDUP0_DATA_RAM26r 4107
#define CMIC_LEDUP0_DATA_RAM27r 4108
#define CMIC_LEDUP0_DATA_RAM28r 4109
#define CMIC_LEDUP0_DATA_RAM29r 4110
#define CMIC_LEDUP0_DATA_RAM30r 4111
#define CMIC_LEDUP0_DATA_RAM31r 4112
#define CMIC_LEDUP0_DATA_RAM32r 4113
#define CMIC_LEDUP0_DATA_RAM33r 4114
#define CMIC_LEDUP0_DATA_RAM34r 4115
#define CMIC_LEDUP0_DATA_RAM35r 4116
#define CMIC_LEDUP0_DATA_RAM36r 4117
#define CMIC_LEDUP0_DATA_RAM37r 4118
#define CMIC_LEDUP0_DATA_RAM38r 4119
#define CMIC_LEDUP0_DATA_RAM39r 4120
#define CMIC_LEDUP0_DATA_RAM40r 4121
#define CMIC_LEDUP0_DATA_RAM41r 4122
#define CMIC_LEDUP0_DATA_RAM42r 4123
#define CMIC_LEDUP0_DATA_RAM43r 4124
#define CMIC_LEDUP0_DATA_RAM44r 4125
#define CMIC_LEDUP0_DATA_RAM45r 4126
#define CMIC_LEDUP0_DATA_RAM46r 4127
#define CMIC_LEDUP0_DATA_RAM47r 4128
#define CMIC_LEDUP0_DATA_RAM48r 4129
#define CMIC_LEDUP0_DATA_RAM49r 4130
#define CMIC_LEDUP0_DATA_RAM50r 4131
#define CMIC_LEDUP0_DATA_RAM51r 4132
#define CMIC_LEDUP0_DATA_RAM52r 4133
#define CMIC_LEDUP0_DATA_RAM53r 4134
#define CMIC_LEDUP0_DATA_RAM54r 4135
#define CMIC_LEDUP0_DATA_RAM55r 4136
#define CMIC_LEDUP0_DATA_RAM56r 4137
#define CMIC_LEDUP0_DATA_RAM57r 4138
#define CMIC_LEDUP0_DATA_RAM58r 4139
#define CMIC_LEDUP0_DATA_RAM59r 4140
#define CMIC_LEDUP0_DATA_RAM60r 4141
#define CMIC_LEDUP0_DATA_RAM61r 4142
#define CMIC_LEDUP0_DATA_RAM62r 4143
#define CMIC_LEDUP0_DATA_RAM63r 4144
#define CMIC_LEDUP0_DATA_RAM64r 4145
#define CMIC_LEDUP0_DATA_RAM65r 4146
#define CMIC_LEDUP0_DATA_RAM66r 4147
#define CMIC_LEDUP0_DATA_RAM67r 4148
#define CMIC_LEDUP0_DATA_RAM68r 4149
#define CMIC_LEDUP0_DATA_RAM69r 4150
#define CMIC_LEDUP0_DATA_RAM70r 4151
#define CMIC_LEDUP0_DATA_RAM71r 4152
#define CMIC_LEDUP0_DATA_RAM72r 4153
#define CMIC_LEDUP0_DATA_RAM73r 4154
#define CMIC_LEDUP0_DATA_RAM74r 4155
#define CMIC_LEDUP0_DATA_RAM75r 4156
#define CMIC_LEDUP0_DATA_RAM76r 4157
#define CMIC_LEDUP0_DATA_RAM77r 4158
#define CMIC_LEDUP0_DATA_RAM78r 4159
#define CMIC_LEDUP0_DATA_RAM79r 4160
#define CMIC_LEDUP0_DATA_RAM80r 4161
#define CMIC_LEDUP0_DATA_RAM81r 4162
#define CMIC_LEDUP0_DATA_RAM82r 4163
#define CMIC_LEDUP0_DATA_RAM83r 4164
#define CMIC_LEDUP0_DATA_RAM84r 4165
#define CMIC_LEDUP0_DATA_RAM85r 4166
#define CMIC_LEDUP0_DATA_RAM86r 4167
#define CMIC_LEDUP0_DATA_RAM87r 4168
#define CMIC_LEDUP0_DATA_RAM88r 4169
#define CMIC_LEDUP0_DATA_RAM89r 4170
#define CMIC_LEDUP0_DATA_RAM90r 4171
#define CMIC_LEDUP0_DATA_RAM91r 4172
#define CMIC_LEDUP0_DATA_RAM92r 4173
#define CMIC_LEDUP0_DATA_RAM93r 4174
#define CMIC_LEDUP0_DATA_RAM94r 4175
#define CMIC_LEDUP0_DATA_RAM95r 4176
#define CMIC_LEDUP0_DATA_RAM96r 4177
#define CMIC_LEDUP0_DATA_RAM97r 4178
#define CMIC_LEDUP0_DATA_RAM98r 4179
#define CMIC_LEDUP0_DATA_RAM99r 4180
#define CMIC_LEDUP0_DATA_RAM100r 4181
#define CMIC_LEDUP0_DATA_RAM101r 4182
#define CMIC_LEDUP0_DATA_RAM102r 4183
#define CMIC_LEDUP0_DATA_RAM103r 4184
#define CMIC_LEDUP0_DATA_RAM104r 4185
#define CMIC_LEDUP0_DATA_RAM105r 4186
#define CMIC_LEDUP0_DATA_RAM106r 4187
#define CMIC_LEDUP0_DATA_RAM107r 4188
#define CMIC_LEDUP0_DATA_RAM108r 4189
#define CMIC_LEDUP0_DATA_RAM109r 4190
#define CMIC_LEDUP0_DATA_RAM110r 4191
#define CMIC_LEDUP0_DATA_RAM111r 4192
#define CMIC_LEDUP0_DATA_RAM112r 4193
#define CMIC_LEDUP0_DATA_RAM113r 4194
#define CMIC_LEDUP0_DATA_RAM114r 4195
#define CMIC_LEDUP0_DATA_RAM115r 4196
#define CMIC_LEDUP0_DATA_RAM116r 4197
#define CMIC_LEDUP0_DATA_RAM117r 4198
#define CMIC_LEDUP0_DATA_RAM118r 4199
#define CMIC_LEDUP0_DATA_RAM119r 4200
#define CMIC_LEDUP0_DATA_RAM120r 4201
#define CMIC_LEDUP0_DATA_RAM121r 4202
#define CMIC_LEDUP0_DATA_RAM122r 4203
#define CMIC_LEDUP0_DATA_RAM123r 4204
#define CMIC_LEDUP0_DATA_RAM124r 4205
#define CMIC_LEDUP0_DATA_RAM125r 4206
#define CMIC_LEDUP0_DATA_RAM126r 4207
#define CMIC_LEDUP0_DATA_RAM127r 4208
#define CMIC_LEDUP0_DATA_RAM128r 4209
#define CMIC_LEDUP0_DATA_RAM129r 4210
#define CMIC_LEDUP0_DATA_RAM130r 4211
#define CMIC_LEDUP0_DATA_RAM131r 4212
#define CMIC_LEDUP0_DATA_RAM132r 4213
#define CMIC_LEDUP0_DATA_RAM133r 4214
#define CMIC_LEDUP0_DATA_RAM134r 4215
#define CMIC_LEDUP0_DATA_RAM135r 4216
#define CMIC_LEDUP0_DATA_RAM136r 4217
#define CMIC_LEDUP0_DATA_RAM137r 4218
#define CMIC_LEDUP0_DATA_RAM138r 4219
#define CMIC_LEDUP0_DATA_RAM139r 4220
#define CMIC_LEDUP0_DATA_RAM140r 4221
#define CMIC_LEDUP0_DATA_RAM141r 4222
#define CMIC_LEDUP0_DATA_RAM142r 4223
#define CMIC_LEDUP0_DATA_RAM143r 4224
#define CMIC_LEDUP0_DATA_RAM144r 4225
#define CMIC_LEDUP0_DATA_RAM145r 4226
#define CMIC_LEDUP0_DATA_RAM146r 4227
#define CMIC_LEDUP0_DATA_RAM147r 4228
#define CMIC_LEDUP0_DATA_RAM148r 4229
#define CMIC_LEDUP0_DATA_RAM149r 4230
#define CMIC_LEDUP0_DATA_RAM150r 4231
#define CMIC_LEDUP0_DATA_RAM151r 4232
#define CMIC_LEDUP0_DATA_RAM152r 4233
#define CMIC_LEDUP0_DATA_RAM153r 4234
#define CMIC_LEDUP0_DATA_RAM154r 4235
#define CMIC_LEDUP0_DATA_RAM155r 4236
#define CMIC_LEDUP0_DATA_RAM156r 4237
#define CMIC_LEDUP0_DATA_RAM157r 4238
#define CMIC_LEDUP0_DATA_RAM158r 4239
#define CMIC_LEDUP0_DATA_RAM159r 4240
#define CMIC_LEDUP0_DATA_RAM160r 4241
#define CMIC_LEDUP0_DATA_RAM161r 4242
#define CMIC_LEDUP0_DATA_RAM162r 4243
#define CMIC_LEDUP0_DATA_RAM163r 4244
#define CMIC_LEDUP0_DATA_RAM164r 4245
#define CMIC_LEDUP0_DATA_RAM165r 4246
#define CMIC_LEDUP0_DATA_RAM166r 4247
#define CMIC_LEDUP0_DATA_RAM167r 4248
#define CMIC_LEDUP0_DATA_RAM168r 4249
#define CMIC_LEDUP0_DATA_RAM169r 4250
#define CMIC_LEDUP0_DATA_RAM170r 4251
#define CMIC_LEDUP0_DATA_RAM171r 4252
#define CMIC_LEDUP0_DATA_RAM172r 4253
#define CMIC_LEDUP0_DATA_RAM173r 4254
#define CMIC_LEDUP0_DATA_RAM174r 4255
#define CMIC_LEDUP0_DATA_RAM175r 4256
#define CMIC_LEDUP0_DATA_RAM176r 4257
#define CMIC_LEDUP0_DATA_RAM177r 4258
#define CMIC_LEDUP0_DATA_RAM178r 4259
#define CMIC_LEDUP0_DATA_RAM179r 4260
#define CMIC_LEDUP0_DATA_RAM180r 4261
#define CMIC_LEDUP0_DATA_RAM181r 4262
#define CMIC_LEDUP0_DATA_RAM182r 4263
#define CMIC_LEDUP0_DATA_RAM183r 4264
#define CMIC_LEDUP0_DATA_RAM184r 4265
#define CMIC_LEDUP0_DATA_RAM185r 4266
#define CMIC_LEDUP0_DATA_RAM186r 4267
#define CMIC_LEDUP0_DATA_RAM187r 4268
#define CMIC_LEDUP0_DATA_RAM188r 4269
#define CMIC_LEDUP0_DATA_RAM189r 4270
#define CMIC_LEDUP0_DATA_RAM190r 4271
#define CMIC_LEDUP0_DATA_RAM191r 4272
#define CMIC_LEDUP0_DATA_RAM192r 4273
#define CMIC_LEDUP0_DATA_RAM193r 4274
#define CMIC_LEDUP0_DATA_RAM194r 4275
#define CMIC_LEDUP0_DATA_RAM195r 4276
#define CMIC_LEDUP0_DATA_RAM196r 4277
#define CMIC_LEDUP0_DATA_RAM197r 4278
#define CMIC_LEDUP0_DATA_RAM198r 4279
#define CMIC_LEDUP0_DATA_RAM199r 4280
#define CMIC_LEDUP0_DATA_RAM200r 4281
#define CMIC_LEDUP0_DATA_RAM201r 4282
#define CMIC_LEDUP0_DATA_RAM202r 4283
#define CMIC_LEDUP0_DATA_RAM203r 4284
#define CMIC_LEDUP0_DATA_RAM204r 4285
#define CMIC_LEDUP0_DATA_RAM205r 4286
#define CMIC_LEDUP0_DATA_RAM206r 4287
#define CMIC_LEDUP0_DATA_RAM207r 4288
#define CMIC_LEDUP0_DATA_RAM208r 4289
#define CMIC_LEDUP0_DATA_RAM209r 4290
#define CMIC_LEDUP0_DATA_RAM210r 4291
#define CMIC_LEDUP0_DATA_RAM211r 4292
#define CMIC_LEDUP0_DATA_RAM212r 4293
#define CMIC_LEDUP0_DATA_RAM213r 4294
#define CMIC_LEDUP0_DATA_RAM214r 4295
#define CMIC_LEDUP0_DATA_RAM215r 4296
#define CMIC_LEDUP0_DATA_RAM216r 4297
#define CMIC_LEDUP0_DATA_RAM217r 4298
#define CMIC_LEDUP0_DATA_RAM218r 4299
#define CMIC_LEDUP0_DATA_RAM219r 4300
#define CMIC_LEDUP0_DATA_RAM220r 4301
#define CMIC_LEDUP0_DATA_RAM221r 4302
#define CMIC_LEDUP0_DATA_RAM222r 4303
#define CMIC_LEDUP0_DATA_RAM223r 4304
#define CMIC_LEDUP0_DATA_RAM224r 4305
#define CMIC_LEDUP0_DATA_RAM225r 4306
#define CMIC_LEDUP0_DATA_RAM226r 4307
#define CMIC_LEDUP0_DATA_RAM227r 4308
#define CMIC_LEDUP0_DATA_RAM228r 4309
#define CMIC_LEDUP0_DATA_RAM229r 4310
#define CMIC_LEDUP0_DATA_RAM230r 4311
#define CMIC_LEDUP0_DATA_RAM231r 4312
#define CMIC_LEDUP0_DATA_RAM232r 4313
#define CMIC_LEDUP0_DATA_RAM233r 4314
#define CMIC_LEDUP0_DATA_RAM234r 4315
#define CMIC_LEDUP0_DATA_RAM235r 4316
#define CMIC_LEDUP0_DATA_RAM236r 4317
#define CMIC_LEDUP0_DATA_RAM237r 4318
#define CMIC_LEDUP0_DATA_RAM238r 4319
#define CMIC_LEDUP0_DATA_RAM239r 4320
#define CMIC_LEDUP0_DATA_RAM240r 4321
#define CMIC_LEDUP0_DATA_RAM241r 4322
#define CMIC_LEDUP0_DATA_RAM242r 4323
#define CMIC_LEDUP0_DATA_RAM243r 4324
#define CMIC_LEDUP0_DATA_RAM244r 4325
#define CMIC_LEDUP0_DATA_RAM245r 4326
#define CMIC_LEDUP0_DATA_RAM246r 4327
#define CMIC_LEDUP0_DATA_RAM247r 4328
#define CMIC_LEDUP0_DATA_RAM248r 4329
#define CMIC_LEDUP0_DATA_RAM249r 4330
#define CMIC_LEDUP0_DATA_RAM250r 4331
#define CMIC_LEDUP0_DATA_RAM251r 4332
#define CMIC_LEDUP0_DATA_RAM252r 4333
#define CMIC_LEDUP0_DATA_RAM253r 4334
#define CMIC_LEDUP0_DATA_RAM254r 4335
#define CMIC_LEDUP0_DATA_RAM255r 4336
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r 4337
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r 4338
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r 4339
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r 4340
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r 4341
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r 4342
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r 4343
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r 4344
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r 4345
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r 4346
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r 4347
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r 4348
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r 4349
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r 4350
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r 4351
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r 4352
#define CMIC_LEDUP0_PROGRAM_RAMr 4353
#define CMIC_LEDUP0_PROGRAM_RAM0r 4354
#define CMIC_LEDUP0_PROGRAM_RAM1r 4355
#define CMIC_LEDUP0_PROGRAM_RAM2r 4356
#define CMIC_LEDUP0_PROGRAM_RAM3r 4357
#define CMIC_LEDUP0_PROGRAM_RAM4r 4358
#define CMIC_LEDUP0_PROGRAM_RAM5r 4359
#define CMIC_LEDUP0_PROGRAM_RAM6r 4360
#define CMIC_LEDUP0_PROGRAM_RAM7r 4361
#define CMIC_LEDUP0_PROGRAM_RAM8r 4362
#define CMIC_LEDUP0_PROGRAM_RAM9r 4363
#define CMIC_LEDUP0_PROGRAM_RAM10r 4364
#define CMIC_LEDUP0_PROGRAM_RAM11r 4365
#define CMIC_LEDUP0_PROGRAM_RAM12r 4366
#define CMIC_LEDUP0_PROGRAM_RAM13r 4367
#define CMIC_LEDUP0_PROGRAM_RAM14r 4368
#define CMIC_LEDUP0_PROGRAM_RAM15r 4369
#define CMIC_LEDUP0_PROGRAM_RAM16r 4370
#define CMIC_LEDUP0_PROGRAM_RAM17r 4371
#define CMIC_LEDUP0_PROGRAM_RAM18r 4372
#define CMIC_LEDUP0_PROGRAM_RAM19r 4373
#define CMIC_LEDUP0_PROGRAM_RAM20r 4374
#define CMIC_LEDUP0_PROGRAM_RAM21r 4375
#define CMIC_LEDUP0_PROGRAM_RAM22r 4376
#define CMIC_LEDUP0_PROGRAM_RAM23r 4377
#define CMIC_LEDUP0_PROGRAM_RAM24r 4378
#define CMIC_LEDUP0_PROGRAM_RAM25r 4379
#define CMIC_LEDUP0_PROGRAM_RAM26r 4380
#define CMIC_LEDUP0_PROGRAM_RAM27r 4381
#define CMIC_LEDUP0_PROGRAM_RAM28r 4382
#define CMIC_LEDUP0_PROGRAM_RAM29r 4383
#define CMIC_LEDUP0_PROGRAM_RAM30r 4384
#define CMIC_LEDUP0_PROGRAM_RAM31r 4385
#define CMIC_LEDUP0_PROGRAM_RAM32r 4386
#define CMIC_LEDUP0_PROGRAM_RAM33r 4387
#define CMIC_LEDUP0_PROGRAM_RAM34r 4388
#define CMIC_LEDUP0_PROGRAM_RAM35r 4389
#define CMIC_LEDUP0_PROGRAM_RAM36r 4390
#define CMIC_LEDUP0_PROGRAM_RAM37r 4391
#define CMIC_LEDUP0_PROGRAM_RAM38r 4392
#define CMIC_LEDUP0_PROGRAM_RAM39r 4393
#define CMIC_LEDUP0_PROGRAM_RAM40r 4394
#define CMIC_LEDUP0_PROGRAM_RAM41r 4395
#define CMIC_LEDUP0_PROGRAM_RAM42r 4396
#define CMIC_LEDUP0_PROGRAM_RAM43r 4397
#define CMIC_LEDUP0_PROGRAM_RAM44r 4398
#define CMIC_LEDUP0_PROGRAM_RAM45r 4399
#define CMIC_LEDUP0_PROGRAM_RAM46r 4400
#define CMIC_LEDUP0_PROGRAM_RAM47r 4401
#define CMIC_LEDUP0_PROGRAM_RAM48r 4402
#define CMIC_LEDUP0_PROGRAM_RAM49r 4403
#define CMIC_LEDUP0_PROGRAM_RAM50r 4404
#define CMIC_LEDUP0_PROGRAM_RAM51r 4405
#define CMIC_LEDUP0_PROGRAM_RAM52r 4406
#define CMIC_LEDUP0_PROGRAM_RAM53r 4407
#define CMIC_LEDUP0_PROGRAM_RAM54r 4408
#define CMIC_LEDUP0_PROGRAM_RAM55r 4409
#define CMIC_LEDUP0_PROGRAM_RAM56r 4410
#define CMIC_LEDUP0_PROGRAM_RAM57r 4411
#define CMIC_LEDUP0_PROGRAM_RAM58r 4412
#define CMIC_LEDUP0_PROGRAM_RAM59r 4413
#define CMIC_LEDUP0_PROGRAM_RAM60r 4414
#define CMIC_LEDUP0_PROGRAM_RAM61r 4415
#define CMIC_LEDUP0_PROGRAM_RAM62r 4416
#define CMIC_LEDUP0_PROGRAM_RAM63r 4417
#define CMIC_LEDUP0_PROGRAM_RAM64r 4418
#define CMIC_LEDUP0_PROGRAM_RAM65r 4419
#define CMIC_LEDUP0_PROGRAM_RAM66r 4420
#define CMIC_LEDUP0_PROGRAM_RAM67r 4421
#define CMIC_LEDUP0_PROGRAM_RAM68r 4422
#define CMIC_LEDUP0_PROGRAM_RAM69r 4423
#define CMIC_LEDUP0_PROGRAM_RAM70r 4424
#define CMIC_LEDUP0_PROGRAM_RAM71r 4425
#define CMIC_LEDUP0_PROGRAM_RAM72r 4426
#define CMIC_LEDUP0_PROGRAM_RAM73r 4427
#define CMIC_LEDUP0_PROGRAM_RAM74r 4428
#define CMIC_LEDUP0_PROGRAM_RAM75r 4429
#define CMIC_LEDUP0_PROGRAM_RAM76r 4430
#define CMIC_LEDUP0_PROGRAM_RAM77r 4431
#define CMIC_LEDUP0_PROGRAM_RAM78r 4432
#define CMIC_LEDUP0_PROGRAM_RAM79r 4433
#define CMIC_LEDUP0_PROGRAM_RAM80r 4434
#define CMIC_LEDUP0_PROGRAM_RAM81r 4435
#define CMIC_LEDUP0_PROGRAM_RAM82r 4436
#define CMIC_LEDUP0_PROGRAM_RAM83r 4437
#define CMIC_LEDUP0_PROGRAM_RAM84r 4438
#define CMIC_LEDUP0_PROGRAM_RAM85r 4439
#define CMIC_LEDUP0_PROGRAM_RAM86r 4440
#define CMIC_LEDUP0_PROGRAM_RAM87r 4441
#define CMIC_LEDUP0_PROGRAM_RAM88r 4442
#define CMIC_LEDUP0_PROGRAM_RAM89r 4443
#define CMIC_LEDUP0_PROGRAM_RAM90r 4444
#define CMIC_LEDUP0_PROGRAM_RAM91r 4445
#define CMIC_LEDUP0_PROGRAM_RAM92r 4446
#define CMIC_LEDUP0_PROGRAM_RAM93r 4447
#define CMIC_LEDUP0_PROGRAM_RAM94r 4448
#define CMIC_LEDUP0_PROGRAM_RAM95r 4449
#define CMIC_LEDUP0_PROGRAM_RAM96r 4450
#define CMIC_LEDUP0_PROGRAM_RAM97r 4451
#define CMIC_LEDUP0_PROGRAM_RAM98r 4452
#define CMIC_LEDUP0_PROGRAM_RAM99r 4453
#define CMIC_LEDUP0_PROGRAM_RAM100r 4454
#define CMIC_LEDUP0_PROGRAM_RAM101r 4455
#define CMIC_LEDUP0_PROGRAM_RAM102r 4456
#define CMIC_LEDUP0_PROGRAM_RAM103r 4457
#define CMIC_LEDUP0_PROGRAM_RAM104r 4458
#define CMIC_LEDUP0_PROGRAM_RAM105r 4459
#define CMIC_LEDUP0_PROGRAM_RAM106r 4460
#define CMIC_LEDUP0_PROGRAM_RAM107r 4461
#define CMIC_LEDUP0_PROGRAM_RAM108r 4462
#define CMIC_LEDUP0_PROGRAM_RAM109r 4463
#define CMIC_LEDUP0_PROGRAM_RAM110r 4464
#define CMIC_LEDUP0_PROGRAM_RAM111r 4465
#define CMIC_LEDUP0_PROGRAM_RAM112r 4466
#define CMIC_LEDUP0_PROGRAM_RAM113r 4467
#define CMIC_LEDUP0_PROGRAM_RAM114r 4468
#define CMIC_LEDUP0_PROGRAM_RAM115r 4469
#define CMIC_LEDUP0_PROGRAM_RAM116r 4470
#define CMIC_LEDUP0_PROGRAM_RAM117r 4471
#define CMIC_LEDUP0_PROGRAM_RAM118r 4472
#define CMIC_LEDUP0_PROGRAM_RAM119r 4473
#define CMIC_LEDUP0_PROGRAM_RAM120r 4474
#define CMIC_LEDUP0_PROGRAM_RAM121r 4475
#define CMIC_LEDUP0_PROGRAM_RAM122r 4476
#define CMIC_LEDUP0_PROGRAM_RAM123r 4477
#define CMIC_LEDUP0_PROGRAM_RAM124r 4478
#define CMIC_LEDUP0_PROGRAM_RAM125r 4479
#define CMIC_LEDUP0_PROGRAM_RAM126r 4480
#define CMIC_LEDUP0_PROGRAM_RAM127r 4481
#define CMIC_LEDUP0_PROGRAM_RAM128r 4482
#define CMIC_LEDUP0_PROGRAM_RAM129r 4483
#define CMIC_LEDUP0_PROGRAM_RAM130r 4484
#define CMIC_LEDUP0_PROGRAM_RAM131r 4485
#define CMIC_LEDUP0_PROGRAM_RAM132r 4486
#define CMIC_LEDUP0_PROGRAM_RAM133r 4487
#define CMIC_LEDUP0_PROGRAM_RAM134r 4488
#define CMIC_LEDUP0_PROGRAM_RAM135r 4489
#define CMIC_LEDUP0_PROGRAM_RAM136r 4490
#define CMIC_LEDUP0_PROGRAM_RAM137r 4491
#define CMIC_LEDUP0_PROGRAM_RAM138r 4492
#define CMIC_LEDUP0_PROGRAM_RAM139r 4493
#define CMIC_LEDUP0_PROGRAM_RAM140r 4494
#define CMIC_LEDUP0_PROGRAM_RAM141r 4495
#define CMIC_LEDUP0_PROGRAM_RAM142r 4496
#define CMIC_LEDUP0_PROGRAM_RAM143r 4497
#define CMIC_LEDUP0_PROGRAM_RAM144r 4498
#define CMIC_LEDUP0_PROGRAM_RAM145r 4499
#define CMIC_LEDUP0_PROGRAM_RAM146r 4500
#define CMIC_LEDUP0_PROGRAM_RAM147r 4501
#define CMIC_LEDUP0_PROGRAM_RAM148r 4502
#define CMIC_LEDUP0_PROGRAM_RAM149r 4503
#define CMIC_LEDUP0_PROGRAM_RAM150r 4504
#define CMIC_LEDUP0_PROGRAM_RAM151r 4505
#define CMIC_LEDUP0_PROGRAM_RAM152r 4506
#define CMIC_LEDUP0_PROGRAM_RAM153r 4507
#define CMIC_LEDUP0_PROGRAM_RAM154r 4508
#define CMIC_LEDUP0_PROGRAM_RAM155r 4509
#define CMIC_LEDUP0_PROGRAM_RAM156r 4510
#define CMIC_LEDUP0_PROGRAM_RAM157r 4511
#define CMIC_LEDUP0_PROGRAM_RAM158r 4512
#define CMIC_LEDUP0_PROGRAM_RAM159r 4513
#define CMIC_LEDUP0_PROGRAM_RAM160r 4514
#define CMIC_LEDUP0_PROGRAM_RAM161r 4515
#define CMIC_LEDUP0_PROGRAM_RAM162r 4516
#define CMIC_LEDUP0_PROGRAM_RAM163r 4517
#define CMIC_LEDUP0_PROGRAM_RAM164r 4518
#define CMIC_LEDUP0_PROGRAM_RAM165r 4519
#define CMIC_LEDUP0_PROGRAM_RAM166r 4520
#define CMIC_LEDUP0_PROGRAM_RAM167r 4521
#define CMIC_LEDUP0_PROGRAM_RAM168r 4522
#define CMIC_LEDUP0_PROGRAM_RAM169r 4523
#define CMIC_LEDUP0_PROGRAM_RAM170r 4524
#define CMIC_LEDUP0_PROGRAM_RAM171r 4525
#define CMIC_LEDUP0_PROGRAM_RAM172r 4526
#define CMIC_LEDUP0_PROGRAM_RAM173r 4527
#define CMIC_LEDUP0_PROGRAM_RAM174r 4528
#define CMIC_LEDUP0_PROGRAM_RAM175r 4529
#define CMIC_LEDUP0_PROGRAM_RAM176r 4530
#define CMIC_LEDUP0_PROGRAM_RAM177r 4531
#define CMIC_LEDUP0_PROGRAM_RAM178r 4532
#define CMIC_LEDUP0_PROGRAM_RAM179r 4533
#define CMIC_LEDUP0_PROGRAM_RAM180r 4534
#define CMIC_LEDUP0_PROGRAM_RAM181r 4535
#define CMIC_LEDUP0_PROGRAM_RAM182r 4536
#define CMIC_LEDUP0_PROGRAM_RAM183r 4537
#define CMIC_LEDUP0_PROGRAM_RAM184r 4538
#define CMIC_LEDUP0_PROGRAM_RAM185r 4539
#define CMIC_LEDUP0_PROGRAM_RAM186r 4540
#define CMIC_LEDUP0_PROGRAM_RAM187r 4541
#define CMIC_LEDUP0_PROGRAM_RAM188r 4542
#define CMIC_LEDUP0_PROGRAM_RAM189r 4543
#define CMIC_LEDUP0_PROGRAM_RAM190r 4544
#define CMIC_LEDUP0_PROGRAM_RAM191r 4545
#define CMIC_LEDUP0_PROGRAM_RAM192r 4546
#define CMIC_LEDUP0_PROGRAM_RAM193r 4547
#define CMIC_LEDUP0_PROGRAM_RAM194r 4548
#define CMIC_LEDUP0_PROGRAM_RAM195r 4549
#define CMIC_LEDUP0_PROGRAM_RAM196r 4550
#define CMIC_LEDUP0_PROGRAM_RAM197r 4551
#define CMIC_LEDUP0_PROGRAM_RAM198r 4552
#define CMIC_LEDUP0_PROGRAM_RAM199r 4553
#define CMIC_LEDUP0_PROGRAM_RAM200r 4554
#define CMIC_LEDUP0_PROGRAM_RAM201r 4555
#define CMIC_LEDUP0_PROGRAM_RAM202r 4556
#define CMIC_LEDUP0_PROGRAM_RAM203r 4557
#define CMIC_LEDUP0_PROGRAM_RAM204r 4558
#define CMIC_LEDUP0_PROGRAM_RAM205r 4559
#define CMIC_LEDUP0_PROGRAM_RAM206r 4560
#define CMIC_LEDUP0_PROGRAM_RAM207r 4561
#define CMIC_LEDUP0_PROGRAM_RAM208r 4562
#define CMIC_LEDUP0_PROGRAM_RAM209r 4563
#define CMIC_LEDUP0_PROGRAM_RAM210r 4564
#define CMIC_LEDUP0_PROGRAM_RAM211r 4565
#define CMIC_LEDUP0_PROGRAM_RAM212r 4566
#define CMIC_LEDUP0_PROGRAM_RAM213r 4567
#define CMIC_LEDUP0_PROGRAM_RAM214r 4568
#define CMIC_LEDUP0_PROGRAM_RAM215r 4569
#define CMIC_LEDUP0_PROGRAM_RAM216r 4570
#define CMIC_LEDUP0_PROGRAM_RAM217r 4571
#define CMIC_LEDUP0_PROGRAM_RAM218r 4572
#define CMIC_LEDUP0_PROGRAM_RAM219r 4573
#define CMIC_LEDUP0_PROGRAM_RAM220r 4574
#define CMIC_LEDUP0_PROGRAM_RAM221r 4575
#define CMIC_LEDUP0_PROGRAM_RAM222r 4576
#define CMIC_LEDUP0_PROGRAM_RAM223r 4577
#define CMIC_LEDUP0_PROGRAM_RAM224r 4578
#define CMIC_LEDUP0_PROGRAM_RAM225r 4579
#define CMIC_LEDUP0_PROGRAM_RAM226r 4580
#define CMIC_LEDUP0_PROGRAM_RAM227r 4581
#define CMIC_LEDUP0_PROGRAM_RAM228r 4582
#define CMIC_LEDUP0_PROGRAM_RAM229r 4583
#define CMIC_LEDUP0_PROGRAM_RAM230r 4584
#define CMIC_LEDUP0_PROGRAM_RAM231r 4585
#define CMIC_LEDUP0_PROGRAM_RAM232r 4586
#define CMIC_LEDUP0_PROGRAM_RAM233r 4587
#define CMIC_LEDUP0_PROGRAM_RAM234r 4588
#define CMIC_LEDUP0_PROGRAM_RAM235r 4589
#define CMIC_LEDUP0_PROGRAM_RAM236r 4590
#define CMIC_LEDUP0_PROGRAM_RAM237r 4591
#define CMIC_LEDUP0_PROGRAM_RAM238r 4592
#define CMIC_LEDUP0_PROGRAM_RAM239r 4593
#define CMIC_LEDUP0_PROGRAM_RAM240r 4594
#define CMIC_LEDUP0_PROGRAM_RAM241r 4595
#define CMIC_LEDUP0_PROGRAM_RAM242r 4596
#define CMIC_LEDUP0_PROGRAM_RAM243r 4597
#define CMIC_LEDUP0_PROGRAM_RAM244r 4598
#define CMIC_LEDUP0_PROGRAM_RAM245r 4599
#define CMIC_LEDUP0_PROGRAM_RAM246r 4600
#define CMIC_LEDUP0_PROGRAM_RAM247r 4601
#define CMIC_LEDUP0_PROGRAM_RAM248r 4602
#define CMIC_LEDUP0_PROGRAM_RAM249r 4603
#define CMIC_LEDUP0_PROGRAM_RAM250r 4604
#define CMIC_LEDUP0_PROGRAM_RAM251r 4605
#define CMIC_LEDUP0_PROGRAM_RAM252r 4606
#define CMIC_LEDUP0_PROGRAM_RAM253r 4607
#define CMIC_LEDUP0_PROGRAM_RAM254r 4608
#define CMIC_LEDUP0_PROGRAM_RAM255r 4609
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr 4610
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPERr 4611
#define CMIC_LEDUP0_STATUSr 4612
#define CMIC_LEDUP0_TM_CONTROLr 4613
#define CMIC_LEDUP1_CLK_PARAMSr 4614
#define CMIC_LEDUP1_CTRLr 4615
#define CMIC_LEDUP1_DATA_RAMr 4616
#define CMIC_LEDUP1_DATA_RAM0r 4617
#define CMIC_LEDUP1_DATA_RAM1r 4618
#define CMIC_LEDUP1_DATA_RAM2r 4619
#define CMIC_LEDUP1_DATA_RAM3r 4620
#define CMIC_LEDUP1_DATA_RAM4r 4621
#define CMIC_LEDUP1_DATA_RAM5r 4622
#define CMIC_LEDUP1_DATA_RAM6r 4623
#define CMIC_LEDUP1_DATA_RAM7r 4624
#define CMIC_LEDUP1_DATA_RAM8r 4625
#define CMIC_LEDUP1_DATA_RAM9r 4626
#define CMIC_LEDUP1_DATA_RAM10r 4627
#define CMIC_LEDUP1_DATA_RAM11r 4628
#define CMIC_LEDUP1_DATA_RAM12r 4629
#define CMIC_LEDUP1_DATA_RAM13r 4630
#define CMIC_LEDUP1_DATA_RAM14r 4631
#define CMIC_LEDUP1_DATA_RAM15r 4632
#define CMIC_LEDUP1_DATA_RAM16r 4633
#define CMIC_LEDUP1_DATA_RAM17r 4634
#define CMIC_LEDUP1_DATA_RAM18r 4635
#define CMIC_LEDUP1_DATA_RAM19r 4636
#define CMIC_LEDUP1_DATA_RAM20r 4637
#define CMIC_LEDUP1_DATA_RAM21r 4638
#define CMIC_LEDUP1_DATA_RAM22r 4639
#define CMIC_LEDUP1_DATA_RAM23r 4640
#define CMIC_LEDUP1_DATA_RAM24r 4641
#define CMIC_LEDUP1_DATA_RAM25r 4642
#define CMIC_LEDUP1_DATA_RAM26r 4643
#define CMIC_LEDUP1_DATA_RAM27r 4644
#define CMIC_LEDUP1_DATA_RAM28r 4645
#define CMIC_LEDUP1_DATA_RAM29r 4646
#define CMIC_LEDUP1_DATA_RAM30r 4647
#define CMIC_LEDUP1_DATA_RAM31r 4648
#define CMIC_LEDUP1_DATA_RAM32r 4649
#define CMIC_LEDUP1_DATA_RAM33r 4650
#define CMIC_LEDUP1_DATA_RAM34r 4651
#define CMIC_LEDUP1_DATA_RAM35r 4652
#define CMIC_LEDUP1_DATA_RAM36r 4653
#define CMIC_LEDUP1_DATA_RAM37r 4654
#define CMIC_LEDUP1_DATA_RAM38r 4655
#define CMIC_LEDUP1_DATA_RAM39r 4656
#define CMIC_LEDUP1_DATA_RAM40r 4657
#define CMIC_LEDUP1_DATA_RAM41r 4658
#define CMIC_LEDUP1_DATA_RAM42r 4659
#define CMIC_LEDUP1_DATA_RAM43r 4660
#define CMIC_LEDUP1_DATA_RAM44r 4661
#define CMIC_LEDUP1_DATA_RAM45r 4662
#define CMIC_LEDUP1_DATA_RAM46r 4663
#define CMIC_LEDUP1_DATA_RAM47r 4664
#define CMIC_LEDUP1_DATA_RAM48r 4665
#define CMIC_LEDUP1_DATA_RAM49r 4666
#define CMIC_LEDUP1_DATA_RAM50r 4667
#define CMIC_LEDUP1_DATA_RAM51r 4668
#define CMIC_LEDUP1_DATA_RAM52r 4669
#define CMIC_LEDUP1_DATA_RAM53r 4670
#define CMIC_LEDUP1_DATA_RAM54r 4671
#define CMIC_LEDUP1_DATA_RAM55r 4672
#define CMIC_LEDUP1_DATA_RAM56r 4673
#define CMIC_LEDUP1_DATA_RAM57r 4674
#define CMIC_LEDUP1_DATA_RAM58r 4675
#define CMIC_LEDUP1_DATA_RAM59r 4676
#define CMIC_LEDUP1_DATA_RAM60r 4677
#define CMIC_LEDUP1_DATA_RAM61r 4678
#define CMIC_LEDUP1_DATA_RAM62r 4679
#define CMIC_LEDUP1_DATA_RAM63r 4680
#define CMIC_LEDUP1_DATA_RAM64r 4681
#define CMIC_LEDUP1_DATA_RAM65r 4682
#define CMIC_LEDUP1_DATA_RAM66r 4683
#define CMIC_LEDUP1_DATA_RAM67r 4684
#define CMIC_LEDUP1_DATA_RAM68r 4685
#define CMIC_LEDUP1_DATA_RAM69r 4686
#define CMIC_LEDUP1_DATA_RAM70r 4687
#define CMIC_LEDUP1_DATA_RAM71r 4688
#define CMIC_LEDUP1_DATA_RAM72r 4689
#define CMIC_LEDUP1_DATA_RAM73r 4690
#define CMIC_LEDUP1_DATA_RAM74r 4691
#define CMIC_LEDUP1_DATA_RAM75r 4692
#define CMIC_LEDUP1_DATA_RAM76r 4693
#define CMIC_LEDUP1_DATA_RAM77r 4694
#define CMIC_LEDUP1_DATA_RAM78r 4695
#define CMIC_LEDUP1_DATA_RAM79r 4696
#define CMIC_LEDUP1_DATA_RAM80r 4697
#define CMIC_LEDUP1_DATA_RAM81r 4698
#define CMIC_LEDUP1_DATA_RAM82r 4699
#define CMIC_LEDUP1_DATA_RAM83r 4700
#define CMIC_LEDUP1_DATA_RAM84r 4701
#define CMIC_LEDUP1_DATA_RAM85r 4702
#define CMIC_LEDUP1_DATA_RAM86r 4703
#define CMIC_LEDUP1_DATA_RAM87r 4704
#define CMIC_LEDUP1_DATA_RAM88r 4705
#define CMIC_LEDUP1_DATA_RAM89r 4706
#define CMIC_LEDUP1_DATA_RAM90r 4707
#define CMIC_LEDUP1_DATA_RAM91r 4708
#define CMIC_LEDUP1_DATA_RAM92r 4709
#define CMIC_LEDUP1_DATA_RAM93r 4710
#define CMIC_LEDUP1_DATA_RAM94r 4711
#define CMIC_LEDUP1_DATA_RAM95r 4712
#define CMIC_LEDUP1_DATA_RAM96r 4713
#define CMIC_LEDUP1_DATA_RAM97r 4714
#define CMIC_LEDUP1_DATA_RAM98r 4715
#define CMIC_LEDUP1_DATA_RAM99r 4716
#define CMIC_LEDUP1_DATA_RAM100r 4717
#define CMIC_LEDUP1_DATA_RAM101r 4718
#define CMIC_LEDUP1_DATA_RAM102r 4719
#define CMIC_LEDUP1_DATA_RAM103r 4720
#define CMIC_LEDUP1_DATA_RAM104r 4721
#define CMIC_LEDUP1_DATA_RAM105r 4722
#define CMIC_LEDUP1_DATA_RAM106r 4723
#define CMIC_LEDUP1_DATA_RAM107r 4724
#define CMIC_LEDUP1_DATA_RAM108r 4725
#define CMIC_LEDUP1_DATA_RAM109r 4726
#define CMIC_LEDUP1_DATA_RAM110r 4727
#define CMIC_LEDUP1_DATA_RAM111r 4728
#define CMIC_LEDUP1_DATA_RAM112r 4729
#define CMIC_LEDUP1_DATA_RAM113r 4730
#define CMIC_LEDUP1_DATA_RAM114r 4731
#define CMIC_LEDUP1_DATA_RAM115r 4732
#define CMIC_LEDUP1_DATA_RAM116r 4733
#define CMIC_LEDUP1_DATA_RAM117r 4734
#define CMIC_LEDUP1_DATA_RAM118r 4735
#define CMIC_LEDUP1_DATA_RAM119r 4736
#define CMIC_LEDUP1_DATA_RAM120r 4737
#define CMIC_LEDUP1_DATA_RAM121r 4738
#define CMIC_LEDUP1_DATA_RAM122r 4739
#define CMIC_LEDUP1_DATA_RAM123r 4740
#define CMIC_LEDUP1_DATA_RAM124r 4741
#define CMIC_LEDUP1_DATA_RAM125r 4742
#define CMIC_LEDUP1_DATA_RAM126r 4743
#define CMIC_LEDUP1_DATA_RAM127r 4744
#define CMIC_LEDUP1_DATA_RAM128r 4745
#define CMIC_LEDUP1_DATA_RAM129r 4746
#define CMIC_LEDUP1_DATA_RAM130r 4747
#define CMIC_LEDUP1_DATA_RAM131r 4748
#define CMIC_LEDUP1_DATA_RAM132r 4749
#define CMIC_LEDUP1_DATA_RAM133r 4750
#define CMIC_LEDUP1_DATA_RAM134r 4751
#define CMIC_LEDUP1_DATA_RAM135r 4752
#define CMIC_LEDUP1_DATA_RAM136r 4753
#define CMIC_LEDUP1_DATA_RAM137r 4754
#define CMIC_LEDUP1_DATA_RAM138r 4755
#define CMIC_LEDUP1_DATA_RAM139r 4756
#define CMIC_LEDUP1_DATA_RAM140r 4757
#define CMIC_LEDUP1_DATA_RAM141r 4758
#define CMIC_LEDUP1_DATA_RAM142r 4759
#define CMIC_LEDUP1_DATA_RAM143r 4760
#define CMIC_LEDUP1_DATA_RAM144r 4761
#define CMIC_LEDUP1_DATA_RAM145r 4762
#define CMIC_LEDUP1_DATA_RAM146r 4763
#define CMIC_LEDUP1_DATA_RAM147r 4764
#define CMIC_LEDUP1_DATA_RAM148r 4765
#define CMIC_LEDUP1_DATA_RAM149r 4766
#define CMIC_LEDUP1_DATA_RAM150r 4767
#define CMIC_LEDUP1_DATA_RAM151r 4768
#define CMIC_LEDUP1_DATA_RAM152r 4769
#define CMIC_LEDUP1_DATA_RAM153r 4770
#define CMIC_LEDUP1_DATA_RAM154r 4771
#define CMIC_LEDUP1_DATA_RAM155r 4772
#define CMIC_LEDUP1_DATA_RAM156r 4773
#define CMIC_LEDUP1_DATA_RAM157r 4774
#define CMIC_LEDUP1_DATA_RAM158r 4775
#define CMIC_LEDUP1_DATA_RAM159r 4776
#define CMIC_LEDUP1_DATA_RAM160r 4777
#define CMIC_LEDUP1_DATA_RAM161r 4778
#define CMIC_LEDUP1_DATA_RAM162r 4779
#define CMIC_LEDUP1_DATA_RAM163r 4780
#define CMIC_LEDUP1_DATA_RAM164r 4781
#define CMIC_LEDUP1_DATA_RAM165r 4782
#define CMIC_LEDUP1_DATA_RAM166r 4783
#define CMIC_LEDUP1_DATA_RAM167r 4784
#define CMIC_LEDUP1_DATA_RAM168r 4785
#define CMIC_LEDUP1_DATA_RAM169r 4786
#define CMIC_LEDUP1_DATA_RAM170r 4787
#define CMIC_LEDUP1_DATA_RAM171r 4788
#define CMIC_LEDUP1_DATA_RAM172r 4789
#define CMIC_LEDUP1_DATA_RAM173r 4790
#define CMIC_LEDUP1_DATA_RAM174r 4791
#define CMIC_LEDUP1_DATA_RAM175r 4792
#define CMIC_LEDUP1_DATA_RAM176r 4793
#define CMIC_LEDUP1_DATA_RAM177r 4794
#define CMIC_LEDUP1_DATA_RAM178r 4795
#define CMIC_LEDUP1_DATA_RAM179r 4796
#define CMIC_LEDUP1_DATA_RAM180r 4797
#define CMIC_LEDUP1_DATA_RAM181r 4798
#define CMIC_LEDUP1_DATA_RAM182r 4799
#define CMIC_LEDUP1_DATA_RAM183r 4800
#define CMIC_LEDUP1_DATA_RAM184r 4801
#define CMIC_LEDUP1_DATA_RAM185r 4802
#define CMIC_LEDUP1_DATA_RAM186r 4803
#define CMIC_LEDUP1_DATA_RAM187r 4804
#define CMIC_LEDUP1_DATA_RAM188r 4805
#define CMIC_LEDUP1_DATA_RAM189r 4806
#define CMIC_LEDUP1_DATA_RAM190r 4807
#define CMIC_LEDUP1_DATA_RAM191r 4808
#define CMIC_LEDUP1_DATA_RAM192r 4809
#define CMIC_LEDUP1_DATA_RAM193r 4810
#define CMIC_LEDUP1_DATA_RAM194r 4811
#define CMIC_LEDUP1_DATA_RAM195r 4812
#define CMIC_LEDUP1_DATA_RAM196r 4813
#define CMIC_LEDUP1_DATA_RAM197r 4814
#define CMIC_LEDUP1_DATA_RAM198r 4815
#define CMIC_LEDUP1_DATA_RAM199r 4816
#define CMIC_LEDUP1_DATA_RAM200r 4817
#define CMIC_LEDUP1_DATA_RAM201r 4818
#define CMIC_LEDUP1_DATA_RAM202r 4819
#define CMIC_LEDUP1_DATA_RAM203r 4820
#define CMIC_LEDUP1_DATA_RAM204r 4821
#define CMIC_LEDUP1_DATA_RAM205r 4822
#define CMIC_LEDUP1_DATA_RAM206r 4823
#define CMIC_LEDUP1_DATA_RAM207r 4824
#define CMIC_LEDUP1_DATA_RAM208r 4825
#define CMIC_LEDUP1_DATA_RAM209r 4826
#define CMIC_LEDUP1_DATA_RAM210r 4827
#define CMIC_LEDUP1_DATA_RAM211r 4828
#define CMIC_LEDUP1_DATA_RAM212r 4829
#define CMIC_LEDUP1_DATA_RAM213r 4830
#define CMIC_LEDUP1_DATA_RAM214r 4831
#define CMIC_LEDUP1_DATA_RAM215r 4832
#define CMIC_LEDUP1_DATA_RAM216r 4833
#define CMIC_LEDUP1_DATA_RAM217r 4834
#define CMIC_LEDUP1_DATA_RAM218r 4835
#define CMIC_LEDUP1_DATA_RAM219r 4836
#define CMIC_LEDUP1_DATA_RAM220r 4837
#define CMIC_LEDUP1_DATA_RAM221r 4838
#define CMIC_LEDUP1_DATA_RAM222r 4839
#define CMIC_LEDUP1_DATA_RAM223r 4840
#define CMIC_LEDUP1_DATA_RAM224r 4841
#define CMIC_LEDUP1_DATA_RAM225r 4842
#define CMIC_LEDUP1_DATA_RAM226r 4843
#define CMIC_LEDUP1_DATA_RAM227r 4844
#define CMIC_LEDUP1_DATA_RAM228r 4845
#define CMIC_LEDUP1_DATA_RAM229r 4846
#define CMIC_LEDUP1_DATA_RAM230r 4847
#define CMIC_LEDUP1_DATA_RAM231r 4848
#define CMIC_LEDUP1_DATA_RAM232r 4849
#define CMIC_LEDUP1_DATA_RAM233r 4850
#define CMIC_LEDUP1_DATA_RAM234r 4851
#define CMIC_LEDUP1_DATA_RAM235r 4852
#define CMIC_LEDUP1_DATA_RAM236r 4853
#define CMIC_LEDUP1_DATA_RAM237r 4854
#define CMIC_LEDUP1_DATA_RAM238r 4855
#define CMIC_LEDUP1_DATA_RAM239r 4856
#define CMIC_LEDUP1_DATA_RAM240r 4857
#define CMIC_LEDUP1_DATA_RAM241r 4858
#define CMIC_LEDUP1_DATA_RAM242r 4859
#define CMIC_LEDUP1_DATA_RAM243r 4860
#define CMIC_LEDUP1_DATA_RAM244r 4861
#define CMIC_LEDUP1_DATA_RAM245r 4862
#define CMIC_LEDUP1_DATA_RAM246r 4863
#define CMIC_LEDUP1_DATA_RAM247r 4864
#define CMIC_LEDUP1_DATA_RAM248r 4865
#define CMIC_LEDUP1_DATA_RAM249r 4866
#define CMIC_LEDUP1_DATA_RAM250r 4867
#define CMIC_LEDUP1_DATA_RAM251r 4868
#define CMIC_LEDUP1_DATA_RAM252r 4869
#define CMIC_LEDUP1_DATA_RAM253r 4870
#define CMIC_LEDUP1_DATA_RAM254r 4871
#define CMIC_LEDUP1_DATA_RAM255r 4872
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r 4873
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r 4874
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r 4875
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r 4876
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r 4877
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r 4878
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r 4879
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r 4880
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r 4881
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r 4882
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r 4883
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r 4884
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r 4885
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r 4886
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r 4887
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r 4888
#define CMIC_LEDUP1_PROGRAM_RAMr 4889
#define CMIC_LEDUP1_PROGRAM_RAM0r 4890
#define CMIC_LEDUP1_PROGRAM_RAM1r 4891
#define CMIC_LEDUP1_PROGRAM_RAM2r 4892
#define CMIC_LEDUP1_PROGRAM_RAM3r 4893
#define CMIC_LEDUP1_PROGRAM_RAM4r 4894
#define CMIC_LEDUP1_PROGRAM_RAM5r 4895
#define CMIC_LEDUP1_PROGRAM_RAM6r 4896
#define CMIC_LEDUP1_PROGRAM_RAM7r 4897
#define CMIC_LEDUP1_PROGRAM_RAM8r 4898
#define CMIC_LEDUP1_PROGRAM_RAM9r 4899
#define CMIC_LEDUP1_PROGRAM_RAM10r 4900
#define CMIC_LEDUP1_PROGRAM_RAM11r 4901
#define CMIC_LEDUP1_PROGRAM_RAM12r 4902
#define CMIC_LEDUP1_PROGRAM_RAM13r 4903
#define CMIC_LEDUP1_PROGRAM_RAM14r 4904
#define CMIC_LEDUP1_PROGRAM_RAM15r 4905
#define CMIC_LEDUP1_PROGRAM_RAM16r 4906
#define CMIC_LEDUP1_PROGRAM_RAM17r 4907
#define CMIC_LEDUP1_PROGRAM_RAM18r 4908
#define CMIC_LEDUP1_PROGRAM_RAM19r 4909
#define CMIC_LEDUP1_PROGRAM_RAM20r 4910
#define CMIC_LEDUP1_PROGRAM_RAM21r 4911
#define CMIC_LEDUP1_PROGRAM_RAM22r 4912
#define CMIC_LEDUP1_PROGRAM_RAM23r 4913
#define CMIC_LEDUP1_PROGRAM_RAM24r 4914
#define CMIC_LEDUP1_PROGRAM_RAM25r 4915
#define CMIC_LEDUP1_PROGRAM_RAM26r 4916
#define CMIC_LEDUP1_PROGRAM_RAM27r 4917
#define CMIC_LEDUP1_PROGRAM_RAM28r 4918
#define CMIC_LEDUP1_PROGRAM_RAM29r 4919
#define CMIC_LEDUP1_PROGRAM_RAM30r 4920
#define CMIC_LEDUP1_PROGRAM_RAM31r 4921
#define CMIC_LEDUP1_PROGRAM_RAM32r 4922
#define CMIC_LEDUP1_PROGRAM_RAM33r 4923
#define CMIC_LEDUP1_PROGRAM_RAM34r 4924
#define CMIC_LEDUP1_PROGRAM_RAM35r 4925
#define CMIC_LEDUP1_PROGRAM_RAM36r 4926
#define CMIC_LEDUP1_PROGRAM_RAM37r 4927
#define CMIC_LEDUP1_PROGRAM_RAM38r 4928
#define CMIC_LEDUP1_PROGRAM_RAM39r 4929
#define CMIC_LEDUP1_PROGRAM_RAM40r 4930
#define CMIC_LEDUP1_PROGRAM_RAM41r 4931
#define CMIC_LEDUP1_PROGRAM_RAM42r 4932
#define CMIC_LEDUP1_PROGRAM_RAM43r 4933
#define CMIC_LEDUP1_PROGRAM_RAM44r 4934
#define CMIC_LEDUP1_PROGRAM_RAM45r 4935
#define CMIC_LEDUP1_PROGRAM_RAM46r 4936
#define CMIC_LEDUP1_PROGRAM_RAM47r 4937
#define CMIC_LEDUP1_PROGRAM_RAM48r 4938
#define CMIC_LEDUP1_PROGRAM_RAM49r 4939
#define CMIC_LEDUP1_PROGRAM_RAM50r 4940
#define CMIC_LEDUP1_PROGRAM_RAM51r 4941
#define CMIC_LEDUP1_PROGRAM_RAM52r 4942
#define CMIC_LEDUP1_PROGRAM_RAM53r 4943
#define CMIC_LEDUP1_PROGRAM_RAM54r 4944
#define CMIC_LEDUP1_PROGRAM_RAM55r 4945
#define CMIC_LEDUP1_PROGRAM_RAM56r 4946
#define CMIC_LEDUP1_PROGRAM_RAM57r 4947
#define CMIC_LEDUP1_PROGRAM_RAM58r 4948
#define CMIC_LEDUP1_PROGRAM_RAM59r 4949
#define CMIC_LEDUP1_PROGRAM_RAM60r 4950
#define CMIC_LEDUP1_PROGRAM_RAM61r 4951
#define CMIC_LEDUP1_PROGRAM_RAM62r 4952
#define CMIC_LEDUP1_PROGRAM_RAM63r 4953
#define CMIC_LEDUP1_PROGRAM_RAM64r 4954
#define CMIC_LEDUP1_PROGRAM_RAM65r 4955
#define CMIC_LEDUP1_PROGRAM_RAM66r 4956
#define CMIC_LEDUP1_PROGRAM_RAM67r 4957
#define CMIC_LEDUP1_PROGRAM_RAM68r 4958
#define CMIC_LEDUP1_PROGRAM_RAM69r 4959
#define CMIC_LEDUP1_PROGRAM_RAM70r 4960
#define CMIC_LEDUP1_PROGRAM_RAM71r 4961
#define CMIC_LEDUP1_PROGRAM_RAM72r 4962
#define CMIC_LEDUP1_PROGRAM_RAM73r 4963
#define CMIC_LEDUP1_PROGRAM_RAM74r 4964
#define CMIC_LEDUP1_PROGRAM_RAM75r 4965
#define CMIC_LEDUP1_PROGRAM_RAM76r 4966
#define CMIC_LEDUP1_PROGRAM_RAM77r 4967
#define CMIC_LEDUP1_PROGRAM_RAM78r 4968
#define CMIC_LEDUP1_PROGRAM_RAM79r 4969
#define CMIC_LEDUP1_PROGRAM_RAM80r 4970
#define CMIC_LEDUP1_PROGRAM_RAM81r 4971
#define CMIC_LEDUP1_PROGRAM_RAM82r 4972
#define CMIC_LEDUP1_PROGRAM_RAM83r 4973
#define CMIC_LEDUP1_PROGRAM_RAM84r 4974
#define CMIC_LEDUP1_PROGRAM_RAM85r 4975
#define CMIC_LEDUP1_PROGRAM_RAM86r 4976
#define CMIC_LEDUP1_PROGRAM_RAM87r 4977
#define CMIC_LEDUP1_PROGRAM_RAM88r 4978
#define CMIC_LEDUP1_PROGRAM_RAM89r 4979
#define CMIC_LEDUP1_PROGRAM_RAM90r 4980
#define CMIC_LEDUP1_PROGRAM_RAM91r 4981
#define CMIC_LEDUP1_PROGRAM_RAM92r 4982
#define CMIC_LEDUP1_PROGRAM_RAM93r 4983
#define CMIC_LEDUP1_PROGRAM_RAM94r 4984
#define CMIC_LEDUP1_PROGRAM_RAM95r 4985
#define CMIC_LEDUP1_PROGRAM_RAM96r 4986
#define CMIC_LEDUP1_PROGRAM_RAM97r 4987
#define CMIC_LEDUP1_PROGRAM_RAM98r 4988
#define CMIC_LEDUP1_PROGRAM_RAM99r 4989
#define CMIC_LEDUP1_PROGRAM_RAM100r 4990
#define CMIC_LEDUP1_PROGRAM_RAM101r 4991
#define CMIC_LEDUP1_PROGRAM_RAM102r 4992
#define CMIC_LEDUP1_PROGRAM_RAM103r 4993
#define CMIC_LEDUP1_PROGRAM_RAM104r 4994
#define CMIC_LEDUP1_PROGRAM_RAM105r 4995
#define CMIC_LEDUP1_PROGRAM_RAM106r 4996
#define CMIC_LEDUP1_PROGRAM_RAM107r 4997
#define CMIC_LEDUP1_PROGRAM_RAM108r 4998
#define CMIC_LEDUP1_PROGRAM_RAM109r 4999
#define CMIC_LEDUP1_PROGRAM_RAM110r 5000
#define CMIC_LEDUP1_PROGRAM_RAM111r 5001
#define CMIC_LEDUP1_PROGRAM_RAM112r 5002
#define CMIC_LEDUP1_PROGRAM_RAM113r 5003
#define CMIC_LEDUP1_PROGRAM_RAM114r 5004
#define CMIC_LEDUP1_PROGRAM_RAM115r 5005
#define CMIC_LEDUP1_PROGRAM_RAM116r 5006
#define CMIC_LEDUP1_PROGRAM_RAM117r 5007
#define CMIC_LEDUP1_PROGRAM_RAM118r 5008
#define CMIC_LEDUP1_PROGRAM_RAM119r 5009
#define CMIC_LEDUP1_PROGRAM_RAM120r 5010
#define CMIC_LEDUP1_PROGRAM_RAM121r 5011
#define CMIC_LEDUP1_PROGRAM_RAM122r 5012
#define CMIC_LEDUP1_PROGRAM_RAM123r 5013
#define CMIC_LEDUP1_PROGRAM_RAM124r 5014
#define CMIC_LEDUP1_PROGRAM_RAM125r 5015
#define CMIC_LEDUP1_PROGRAM_RAM126r 5016
#define CMIC_LEDUP1_PROGRAM_RAM127r 5017
#define CMIC_LEDUP1_PROGRAM_RAM128r 5018
#define CMIC_LEDUP1_PROGRAM_RAM129r 5019
#define CMIC_LEDUP1_PROGRAM_RAM130r 5020
#define CMIC_LEDUP1_PROGRAM_RAM131r 5021
#define CMIC_LEDUP1_PROGRAM_RAM132r 5022
#define CMIC_LEDUP1_PROGRAM_RAM133r 5023
#define CMIC_LEDUP1_PROGRAM_RAM134r 5024
#define CMIC_LEDUP1_PROGRAM_RAM135r 5025
#define CMIC_LEDUP1_PROGRAM_RAM136r 5026
#define CMIC_LEDUP1_PROGRAM_RAM137r 5027
#define CMIC_LEDUP1_PROGRAM_RAM138r 5028
#define CMIC_LEDUP1_PROGRAM_RAM139r 5029
#define CMIC_LEDUP1_PROGRAM_RAM140r 5030
#define CMIC_LEDUP1_PROGRAM_RAM141r 5031
#define CMIC_LEDUP1_PROGRAM_RAM142r 5032
#define CMIC_LEDUP1_PROGRAM_RAM143r 5033
#define CMIC_LEDUP1_PROGRAM_RAM144r 5034
#define CMIC_LEDUP1_PROGRAM_RAM145r 5035
#define CMIC_LEDUP1_PROGRAM_RAM146r 5036
#define CMIC_LEDUP1_PROGRAM_RAM147r 5037
#define CMIC_LEDUP1_PROGRAM_RAM148r 5038
#define CMIC_LEDUP1_PROGRAM_RAM149r 5039
#define CMIC_LEDUP1_PROGRAM_RAM150r 5040
#define CMIC_LEDUP1_PROGRAM_RAM151r 5041
#define CMIC_LEDUP1_PROGRAM_RAM152r 5042
#define CMIC_LEDUP1_PROGRAM_RAM153r 5043
#define CMIC_LEDUP1_PROGRAM_RAM154r 5044
#define CMIC_LEDUP1_PROGRAM_RAM155r 5045
#define CMIC_LEDUP1_PROGRAM_RAM156r 5046
#define CMIC_LEDUP1_PROGRAM_RAM157r 5047
#define CMIC_LEDUP1_PROGRAM_RAM158r 5048
#define CMIC_LEDUP1_PROGRAM_RAM159r 5049
#define CMIC_LEDUP1_PROGRAM_RAM160r 5050
#define CMIC_LEDUP1_PROGRAM_RAM161r 5051
#define CMIC_LEDUP1_PROGRAM_RAM162r 5052
#define CMIC_LEDUP1_PROGRAM_RAM163r 5053
#define CMIC_LEDUP1_PROGRAM_RAM164r 5054
#define CMIC_LEDUP1_PROGRAM_RAM165r 5055
#define CMIC_LEDUP1_PROGRAM_RAM166r 5056
#define CMIC_LEDUP1_PROGRAM_RAM167r 5057
#define CMIC_LEDUP1_PROGRAM_RAM168r 5058
#define CMIC_LEDUP1_PROGRAM_RAM169r 5059
#define CMIC_LEDUP1_PROGRAM_RAM170r 5060
#define CMIC_LEDUP1_PROGRAM_RAM171r 5061
#define CMIC_LEDUP1_PROGRAM_RAM172r 5062
#define CMIC_LEDUP1_PROGRAM_RAM173r 5063
#define CMIC_LEDUP1_PROGRAM_RAM174r 5064
#define CMIC_LEDUP1_PROGRAM_RAM175r 5065
#define CMIC_LEDUP1_PROGRAM_RAM176r 5066
#define CMIC_LEDUP1_PROGRAM_RAM177r 5067
#define CMIC_LEDUP1_PROGRAM_RAM178r 5068
#define CMIC_LEDUP1_PROGRAM_RAM179r 5069
#define CMIC_LEDUP1_PROGRAM_RAM180r 5070
#define CMIC_LEDUP1_PROGRAM_RAM181r 5071
#define CMIC_LEDUP1_PROGRAM_RAM182r 5072
#define CMIC_LEDUP1_PROGRAM_RAM183r 5073
#define CMIC_LEDUP1_PROGRAM_RAM184r 5074
#define CMIC_LEDUP1_PROGRAM_RAM185r 5075
#define CMIC_LEDUP1_PROGRAM_RAM186r 5076
#define CMIC_LEDUP1_PROGRAM_RAM187r 5077
#define CMIC_LEDUP1_PROGRAM_RAM188r 5078
#define CMIC_LEDUP1_PROGRAM_RAM189r 5079
#define CMIC_LEDUP1_PROGRAM_RAM190r 5080
#define CMIC_LEDUP1_PROGRAM_RAM191r 5081
#define CMIC_LEDUP1_PROGRAM_RAM192r 5082
#define CMIC_LEDUP1_PROGRAM_RAM193r 5083
#define CMIC_LEDUP1_PROGRAM_RAM194r 5084
#define CMIC_LEDUP1_PROGRAM_RAM195r 5085
#define CMIC_LEDUP1_PROGRAM_RAM196r 5086
#define CMIC_LEDUP1_PROGRAM_RAM197r 5087
#define CMIC_LEDUP1_PROGRAM_RAM198r 5088
#define CMIC_LEDUP1_PROGRAM_RAM199r 5089
#define CMIC_LEDUP1_PROGRAM_RAM200r 5090
#define CMIC_LEDUP1_PROGRAM_RAM201r 5091
#define CMIC_LEDUP1_PROGRAM_RAM202r 5092
#define CMIC_LEDUP1_PROGRAM_RAM203r 5093
#define CMIC_LEDUP1_PROGRAM_RAM204r 5094
#define CMIC_LEDUP1_PROGRAM_RAM205r 5095
#define CMIC_LEDUP1_PROGRAM_RAM206r 5096
#define CMIC_LEDUP1_PROGRAM_RAM207r 5097
#define CMIC_LEDUP1_PROGRAM_RAM208r 5098
#define CMIC_LEDUP1_PROGRAM_RAM209r 5099
#define CMIC_LEDUP1_PROGRAM_RAM210r 5100
#define CMIC_LEDUP1_PROGRAM_RAM211r 5101
#define CMIC_LEDUP1_PROGRAM_RAM212r 5102
#define CMIC_LEDUP1_PROGRAM_RAM213r 5103
#define CMIC_LEDUP1_PROGRAM_RAM214r 5104
#define CMIC_LEDUP1_PROGRAM_RAM215r 5105
#define CMIC_LEDUP1_PROGRAM_RAM216r 5106
#define CMIC_LEDUP1_PROGRAM_RAM217r 5107
#define CMIC_LEDUP1_PROGRAM_RAM218r 5108
#define CMIC_LEDUP1_PROGRAM_RAM219r 5109
#define CMIC_LEDUP1_PROGRAM_RAM220r 5110
#define CMIC_LEDUP1_PROGRAM_RAM221r 5111
#define CMIC_LEDUP1_PROGRAM_RAM222r 5112
#define CMIC_LEDUP1_PROGRAM_RAM223r 5113
#define CMIC_LEDUP1_PROGRAM_RAM224r 5114
#define CMIC_LEDUP1_PROGRAM_RAM225r 5115
#define CMIC_LEDUP1_PROGRAM_RAM226r 5116
#define CMIC_LEDUP1_PROGRAM_RAM227r 5117
#define CMIC_LEDUP1_PROGRAM_RAM228r 5118
#define CMIC_LEDUP1_PROGRAM_RAM229r 5119
#define CMIC_LEDUP1_PROGRAM_RAM230r 5120
#define CMIC_LEDUP1_PROGRAM_RAM231r 5121
#define CMIC_LEDUP1_PROGRAM_RAM232r 5122
#define CMIC_LEDUP1_PROGRAM_RAM233r 5123
#define CMIC_LEDUP1_PROGRAM_RAM234r 5124
#define CMIC_LEDUP1_PROGRAM_RAM235r 5125
#define CMIC_LEDUP1_PROGRAM_RAM236r 5126
#define CMIC_LEDUP1_PROGRAM_RAM237r 5127
#define CMIC_LEDUP1_PROGRAM_RAM238r 5128
#define CMIC_LEDUP1_PROGRAM_RAM239r 5129
#define CMIC_LEDUP1_PROGRAM_RAM240r 5130
#define CMIC_LEDUP1_PROGRAM_RAM241r 5131
#define CMIC_LEDUP1_PROGRAM_RAM242r 5132
#define CMIC_LEDUP1_PROGRAM_RAM243r 5133
#define CMIC_LEDUP1_PROGRAM_RAM244r 5134
#define CMIC_LEDUP1_PROGRAM_RAM245r 5135
#define CMIC_LEDUP1_PROGRAM_RAM246r 5136
#define CMIC_LEDUP1_PROGRAM_RAM247r 5137
#define CMIC_LEDUP1_PROGRAM_RAM248r 5138
#define CMIC_LEDUP1_PROGRAM_RAM249r 5139
#define CMIC_LEDUP1_PROGRAM_RAM250r 5140
#define CMIC_LEDUP1_PROGRAM_RAM251r 5141
#define CMIC_LEDUP1_PROGRAM_RAM252r 5142
#define CMIC_LEDUP1_PROGRAM_RAM253r 5143
#define CMIC_LEDUP1_PROGRAM_RAM254r 5144
#define CMIC_LEDUP1_PROGRAM_RAM255r 5145
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr 5146
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPERr 5147
#define CMIC_LEDUP1_STATUSr 5148
#define CMIC_LEDUP1_TM_CONTROLr 5149
#define CMIC_LEDUP_CTRLr 5150
#define CMIC_LEDUP_DATA_RAMr 5151
#define CMIC_LEDUP_PROGRAM_RAMr 5152
#define CMIC_LEDUP_STATUSr 5153
#define CMIC_LED_CONTROLr 5154
#define CMIC_LED_PORT_ORDER_REMAP_0_4r 5155
#define CMIC_LED_PORT_ORDER_REMAP_10_14r 5156
#define CMIC_LED_PORT_ORDER_REMAP_15_19r 5157
#define CMIC_LED_PORT_ORDER_REMAP_20_24r 5158
#define CMIC_LED_PORT_ORDER_REMAP_25_29r 5159
#define CMIC_LED_PORT_ORDER_REMAP_30_34r 5160
#define CMIC_LED_PORT_ORDER_REMAP_35_39r 5161
#define CMIC_LED_PORT_ORDER_REMAP_40_44r 5162
#define CMIC_LED_PORT_ORDER_REMAP_45_49r 5163
#define CMIC_LED_PORT_ORDER_REMAP_50_54r 5164
#define CMIC_LED_PORT_ORDER_REMAP_5_9r 5165
#define CMIC_LED_STATUSr 5166
#define CMIC_LINK_STATr 5167
#define CMIC_LINK_STATUS_CHANGE_STICKYr 5168
#define CMIC_LINK_STAT_HIr 5169
#define CMIC_LINK_STAT_HI_2r 5170
#define CMIC_LINK_STAT_HI_3r 5171
#define CMIC_MCS_IC_AR_ARB_MI0r 5172
#define CMIC_MCS_IC_AR_ARB_MI1r 5173
#define CMIC_MCS_IC_AR_ARB_MI2r 5174
#define CMIC_MCS_IC_AR_ARB_MI3r 5175
#define CMIC_MCS_IC_AR_ARB_MI4r 5176
#define CMIC_MCS_IC_AR_ARB_MI5r 5177
#define CMIC_MCS_IC_AR_ARB_MI6r 5178
#define CMIC_MCS_IC_AR_ARB_MI7r 5179
#define CMIC_MCS_IC_AR_ARB_MI8r 5180
#define CMIC_MCS_IC_AR_ARB_MI9r 5181
#define CMIC_MCS_IC_AR_ARB_MI10r 5182
#define CMIC_MCS_IC_AR_ARB_MI11r 5183
#define CMIC_MCS_IC_AR_ARB_MI12r 5184
#define CMIC_MCS_IC_AR_ARB_MI13r 5185
#define CMIC_MCS_IC_AW_ARB_MI0r 5186
#define CMIC_MCS_IC_AW_ARB_MI1r 5187
#define CMIC_MCS_IC_AW_ARB_MI2r 5188
#define CMIC_MCS_IC_AW_ARB_MI3r 5189
#define CMIC_MCS_IC_AW_ARB_MI4r 5190
#define CMIC_MCS_IC_AW_ARB_MI5r 5191
#define CMIC_MCS_IC_AW_ARB_MI6r 5192
#define CMIC_MCS_IC_AW_ARB_MI7r 5193
#define CMIC_MCS_IC_AW_ARB_MI8r 5194
#define CMIC_MCS_IC_AW_ARB_MI9r 5195
#define CMIC_MCS_IC_AW_ARB_MI10r 5196
#define CMIC_MCS_IC_AW_ARB_MI11r 5197
#define CMIC_MCS_IC_AW_ARB_MI12r 5198
#define CMIC_MCS_IC_AW_ARB_MI13r 5199
#define CMIC_MCS_IC_CFG_REG_0r 5200
#define CMIC_MCS_IC_CFG_REG_1r 5201
#define CMIC_MCS_IC_CFG_REG_2r 5202
#define CMIC_MCS_IC_ID_REG_0r 5203
#define CMIC_MCS_IC_ID_REG_1r 5204
#define CMIC_MCS_IC_ID_REG_2r 5205
#define CMIC_MCS_IC_ID_REG_3r 5206
#define CMIC_MCS_IC_PER_REG_0r 5207
#define CMIC_MCS_IC_PER_REG_1r 5208
#define CMIC_MCS_IC_PER_REG_2r 5209
#define CMIC_MCS_IC_PER_REG_3r 5210
#define CMIC_MIIM_ADDRESSr 5211
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr 5212
#define CMIC_MIIM_BUS_MAP_19_10r 5213
#define CMIC_MIIM_BUS_MAP_29_20r 5214
#define CMIC_MIIM_BUS_MAP_39_30r 5215
#define CMIC_MIIM_BUS_MAP_49_40r 5216
#define CMIC_MIIM_BUS_MAP_59_50r 5217
#define CMIC_MIIM_BUS_MAP_69_60r 5218
#define CMIC_MIIM_BUS_MAP_79_70r 5219
#define CMIC_MIIM_BUS_MAP_9_0r 5220
#define CMIC_MIIM_BUS_SEL_MAP_109_100r 5221
#define CMIC_MIIM_BUS_SEL_MAP_119_110r 5222
#define CMIC_MIIM_BUS_SEL_MAP_127_120r 5223
#define CMIC_MIIM_BUS_SEL_MAP_19_10r 5224
#define CMIC_MIIM_BUS_SEL_MAP_29_20r 5225
#define CMIC_MIIM_BUS_SEL_MAP_39_30r 5226
#define CMIC_MIIM_BUS_SEL_MAP_49_40r 5227
#define CMIC_MIIM_BUS_SEL_MAP_59_50r 5228
#define CMIC_MIIM_BUS_SEL_MAP_69_60r 5229
#define CMIC_MIIM_BUS_SEL_MAP_79_70r 5230
#define CMIC_MIIM_BUS_SEL_MAP_89_80r 5231
#define CMIC_MIIM_BUS_SEL_MAP_95_90r 5232
#define CMIC_MIIM_BUS_SEL_MAP_99_90r 5233
#define CMIC_MIIM_BUS_SEL_MAP_9_0r 5234
#define CMIC_MIIM_CLR_SCAN_STATUSr 5235
#define CMIC_MIIM_CONFIGr 5236
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r 5237
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r 5238
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r 5239
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r 5240
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r 5241
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r 5242
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r 5243
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r 5244
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r 5245
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r 5246
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r 5247
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r 5248
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r 5249
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r 5250
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r 5251
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r 5252
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r 5253
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r 5254
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r 5255
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r 5256
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r 5257
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r 5258
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r 5259
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r 5260
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r 5261
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r 5262
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r 5263
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r 5264
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r 5265
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r 5266
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r 5267
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r 5268
#define CMIC_MIIM_INT_SEL_MAPr 5269
#define CMIC_MIIM_INT_SEL_MAP_0r 5270
#define CMIC_MIIM_INT_SEL_MAP_1r 5271
#define CMIC_MIIM_INT_SEL_MAP_2r 5272
#define CMIC_MIIM_INT_SEL_MAP_3r 5273
#define CMIC_MIIM_INT_SEL_MAP_HIr 5274
#define CMIC_MIIM_INT_SEL_MAP_HI_2r 5275
#define CMIC_MIIM_INT_SEL_MAP_HI_3r 5276
#define CMIC_MIIM_LINK_STATUS_0r 5277
#define CMIC_MIIM_LINK_STATUS_1r 5278
#define CMIC_MIIM_LINK_STATUS_2r 5279
#define CMIC_MIIM_LINK_STATUS_3r 5280
#define CMIC_MIIM_PARAMr 5281
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr 5282
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r 5283
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r 5284
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r 5285
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3r 5286
#define CMIC_MIIM_PORT_TYPE_MAPr 5287
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2r 5288
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr 5289
#define CMIC_MIIM_PORT_TYPE_MAP_HIr 5290
#define CMIC_MIIM_PROTOCOL_MAPr 5291
#define CMIC_MIIM_PROTOCOL_MAP_0r 5292
#define CMIC_MIIM_PROTOCOL_MAP_1r 5293
#define CMIC_MIIM_PROTOCOL_MAP_2r 5294
#define CMIC_MIIM_PROTOCOL_MAP_3r 5295
#define CMIC_MIIM_PROTOCOL_MAP_HIr 5296
#define CMIC_MIIM_PROTOCOL_MAP_HI_2r 5297
#define CMIC_MIIM_READ_DATAr 5298
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r 5299
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r 5300
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r 5301
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3r 5302
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r 5303
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r 5304
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r 5305
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r 5306
#define CMIC_MIIM_RX_PAUSE_STATUS_0r 5307
#define CMIC_MIIM_RX_PAUSE_STATUS_1r 5308
#define CMIC_MIIM_RX_PAUSE_STATUS_2r 5309
#define CMIC_MIIM_RX_PAUSE_STATUS_3r 5310
#define CMIC_MIIM_SCAN_CTRLr 5311
#define CMIC_MIIM_SCAN_PORTS_0r 5312
#define CMIC_MIIM_SCAN_PORTS_1r 5313
#define CMIC_MIIM_SCAN_PORTS_2r 5314
#define CMIC_MIIM_SCAN_PORTS_3r 5315
#define CMIC_MIIM_SCAN_STATUSr 5316
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r 5317
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r 5318
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r 5319
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3r 5320
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r 5321
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r 5322
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r 5323
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r 5324
#define CMIC_MIIM_TX_PAUSE_STATUS_0r 5325
#define CMIC_MIIM_TX_PAUSE_STATUS_1r 5326
#define CMIC_MIIM_TX_PAUSE_STATUS_2r 5327
#define CMIC_MIIM_TX_PAUSE_STATUS_3r 5328
#define CMIC_MISC_CONTROLr 5329
#define CMIC_MISC_STATUSr 5330
#define CMIC_MMUIRQ_MASKr 5331
#define CMIC_MMUIRQ_STATr 5332
#define CMIC_MMU_COSLC_COUNT_ADDRr 5333
#define CMIC_MMU_COSLC_COUNT_DATAr 5334
#define CMIC_OVERRIDE_STRAPr 5335
#define CMIC_PAUSE_MIIM_ADDRESSr 5336
#define CMIC_PAUSE_SCAN_PORTSr 5337
#define CMIC_PCIE_CFG_ADDRESSr 5338
#define CMIC_PCIE_CFG_READ_DATAr 5339
#define CMIC_PCIE_CFG_WRITE_DATAr 5340
#define CMIC_PCIE_CONFIGr 5341
#define CMIC_PCIE_ERROR_STATUSr 5342
#define CMIC_PCIE_ERROR_STATUS_CLRr 5343
#define CMIC_PCIE_MISCELr 5344
#define CMIC_PCIE_USERIF_PURGE_CONTROLr 5345
#define CMIC_PCIE_USERIF_PURGE_STATUSr 5346
#define CMIC_PCIE_USERIF_STATUSr 5347
#define CMIC_PCIE_USERIF_STATUS_CLRr 5348
#define CMIC_PCIE_USERIF_STATUS_MASKr 5349
#define CMIC_PCIE_USERIF_TIMEOUTr 5350
#define CMIC_PEAK_THERMAL_MON_RESULTr 5351
#define CMIC_PIO_IC_AR_ARB_MI0r 5352
#define CMIC_PIO_IC_AR_ARB_MI1r 5353
#define CMIC_PIO_IC_AR_ARB_MI2r 5354
#define CMIC_PIO_IC_AR_ARB_MI3r 5355
#define CMIC_PIO_IC_AR_ARB_MI4r 5356
#define CMIC_PIO_IC_AR_ARB_MI5r 5357
#define CMIC_PIO_IC_AR_ARB_MI6r 5358
#define CMIC_PIO_IC_AR_ARB_MI7r 5359
#define CMIC_PIO_IC_AW_ARB_MI0r 5360
#define CMIC_PIO_IC_AW_ARB_MI1r 5361
#define CMIC_PIO_IC_AW_ARB_MI2r 5362
#define CMIC_PIO_IC_AW_ARB_MI3r 5363
#define CMIC_PIO_IC_AW_ARB_MI4r 5364
#define CMIC_PIO_IC_AW_ARB_MI5r 5365
#define CMIC_PIO_IC_AW_ARB_MI6r 5366
#define CMIC_PIO_IC_AW_ARB_MI7r 5367
#define CMIC_PIO_IC_CFG_REG_0r 5368
#define CMIC_PIO_IC_CFG_REG_1r 5369
#define CMIC_PIO_IC_CFG_REG_2r 5370
#define CMIC_PIO_IC_ID_REG_0r 5371
#define CMIC_PIO_IC_ID_REG_1r 5372
#define CMIC_PIO_IC_ID_REG_2r 5373
#define CMIC_PIO_IC_ID_REG_3r 5374
#define CMIC_PIO_IC_PER_REG_0r 5375
#define CMIC_PIO_IC_PER_REG_1r 5376
#define CMIC_PIO_IC_PER_REG_2r 5377
#define CMIC_PIO_IC_PER_REG_3r 5378
#define CMIC_PIO_MCS_ACCESS_PAGEr 5379
#define CMIC_PIO_WAIT_CYCLESr 5380
#define CMIC_PKT_COSr 5381
#define CMIC_PKT_COS_0r 5382
#define CMIC_PKT_COS_1r 5383
#define CMIC_PKT_COS_HIr 5384
#define CMIC_PKT_COS_QUEUES_HIr 5385
#define CMIC_PKT_COS_QUEUES_LOr 5386
#define CMIC_PKT_COUNT_FROMCPUr 5387
#define CMIC_PKT_COUNT_FROMCPU_MHr 5388
#define CMIC_PKT_COUNT_INTRr 5389
#define CMIC_PKT_COUNT_PIOr 5390
#define CMIC_PKT_COUNT_PIO_REPLYr 5391
#define CMIC_PKT_COUNT_SCHANr 5392
#define CMIC_PKT_COUNT_SCHAN_REPr 5393
#define CMIC_PKT_COUNT_TOCPUDr 5394
#define CMIC_PKT_COUNT_TOCPUDMr 5395
#define CMIC_PKT_COUNT_TOCPUEr 5396
#define CMIC_PKT_COUNT_TOCPUEMr 5397
#define CMIC_PKT_COUNT_TOCPUNr 5398
#define CMIC_PKT_CTRLr 5399
#define CMIC_PKT_ETHER_SIGr 5400
#define CMIC_PKT_HEADERr 5401
#define CMIC_PKT_LMAC0_HIr 5402
#define CMIC_PKT_LMAC0_LOr 5403
#define CMIC_PKT_LMAC1_HIr 5404
#define CMIC_PKT_LMAC1_LOr 5405
#define CMIC_PKT_PORTSr 5406
#define CMIC_PKT_PORTS_0r 5407
#define CMIC_PKT_PORTS_1r 5408
#define CMIC_PKT_PORTS_2r 5409
#define CMIC_PKT_PORTS_3r 5410
#define CMIC_PKT_PORTS_HIr 5411
#define CMIC_PKT_PORTS_HI_2r 5412
#define CMIC_PKT_PRI_MAP_TABLEr 5413
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r 5414
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r 5415
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r 5416
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r 5417
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r 5418
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r 5419
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r 5420
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r 5421
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r 5422
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r 5423
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r 5424
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r 5425
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r 5426
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r 5427
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r 5428
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r 5429
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r 5430
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r 5431
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r 5432
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r 5433
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r 5434
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r 5435
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r 5436
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r 5437
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r 5438
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r 5439
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r 5440
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r 5441
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r 5442
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r 5443
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r 5444
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r 5445
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r 5446
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r 5447
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r 5448
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r 5449
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r 5450
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r 5451
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r 5452
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r 5453
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r 5454
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r 5455
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r 5456
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r 5457
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r 5458
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r 5459
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r 5460
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r 5461
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r 5462
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r 5463
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r 5464
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r 5465
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r 5466
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r 5467
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r 5468
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r 5469
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r 5470
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r 5471
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r 5472
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r 5473
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r 5474
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r 5475
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r 5476
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r 5477
#define CMIC_PKT_REASONr 5478
#define CMIC_PKT_REASON_0_TYPEr 5479
#define CMIC_PKT_REASON_1_TYPEr 5480
#define CMIC_PKT_REASON_2_TYPEr 5481
#define CMIC_PKT_REASON_DIRECTr 5482
#define CMIC_PKT_REASON_DIRECT_0_TYPEr 5483
#define CMIC_PKT_REASON_DIRECT_1_TYPEr 5484
#define CMIC_PKT_REASON_DIRECT_2_TYPEr 5485
#define CMIC_PKT_REASON_DIRECT_HIr 5486
#define CMIC_PKT_REASON_HIr 5487
#define CMIC_PKT_REASON_MINIr 5488
#define CMIC_PKT_REASON_MINI_0_TYPEr 5489
#define CMIC_PKT_REASON_MINI_1_TYPEr 5490
#define CMIC_PKT_REASON_MINI_2_TYPEr 5491
#define CMIC_PKT_REASON_MINI_HIr 5492
#define CMIC_PKT_RMACr 5493
#define CMIC_PKT_RMAC_HIr 5494
#define CMIC_PKT_RMH0r 5495
#define CMIC_PKT_RMH1r 5496
#define CMIC_PKT_RMH2r 5497
#define CMIC_PKT_RMH3r 5498
#define CMIC_PKT_VLANr 5499
#define CMIC_QGPHY_QSGMII_CONTROLr 5500
#define CMIC_RATE_ADJUSTr 5501
#define CMIC_RATE_ADJUST_EXT_MDIOr 5502
#define CMIC_RATE_ADJUST_I2Cr 5503
#define CMIC_RATE_ADJUST_INT_MDIOr 5504
#define CMIC_RATE_ADJUST_STDMAr 5505
#define CMIC_RPE_IRQ_STAT0r 5506
#define CMIC_RPE_IRQ_STAT1r 5507
#define CMIC_RPE_IRQ_STAT2r 5508
#define CMIC_RPE_IRQ_STAT3r 5509
#define CMIC_RPE_IRQ_STAT4r 5510
#define CMIC_RPE_MAX_CELL_LIMITr 5511
#define CMIC_RPE_MIIM_ADDRESSr 5512
#define CMIC_RPE_MIIM_CTRLr 5513
#define CMIC_RPE_MIIM_PARAMr 5514
#define CMIC_RPE_MIIM_READ_DATAr 5515
#define CMIC_RPE_MIIM_STATr 5516
#define CMIC_RPE_PCIE_IRQ_MASK0r 5517
#define CMIC_RPE_RCPU_IRQ_MASK0r 5518
#define CMIC_RPE_RCPU_IRQ_MASK1r 5519
#define CMIC_RPE_RCPU_IRQ_MASK2r 5520
#define CMIC_RPE_RCPU_IRQ_MASK3r 5521
#define CMIC_RPE_RCPU_IRQ_MASK4r 5522
#define CMIC_RPE_STATr 5523
#define CMIC_RPE_STAT_CLRr 5524
#define CMIC_RPE_SW_INTR_CONFIGr 5525
#define CMIC_RPE_UC0_IRQ_MASK0r 5526
#define CMIC_RPE_UC1_IRQ_MASK0r 5527
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr 5528
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr 5529
#define CMIC_RXBUF_CONFIGr 5530
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5531
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5532
#define CMIC_RXBUF_ECCERR_CONTROLr 5533
#define CMIC_RXBUF_EPINTF_BUF_DEPTHr 5534
#define CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr 5535
#define CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr 5536
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr 5537
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr 5538
#define CMIC_RX_PAUSE_CAPABILITYr 5539
#define CMIC_RX_PAUSE_OVERRIDE_CONTROLr 5540
#define CMIC_RX_PAUSE_STATr 5541
#define CMIC_SBUS_RING_MAPr 5542
#define CMIC_SBUS_RING_MAP_0r 5543
#define CMIC_SBUS_RING_MAP_1r 5544
#define CMIC_SBUS_RING_MAP_2r 5545
#define CMIC_SBUS_RING_MAP_3r 5546
#define CMIC_SBUS_RING_MAP_4r 5547
#define CMIC_SBUS_RING_MAP_5r 5548
#define CMIC_SBUS_RING_MAP_6r 5549
#define CMIC_SBUS_RING_MAP_7r 5550
#define CMIC_SBUS_RING_MAP_0_7r 5551
#define CMIC_SBUS_RING_MAP_16_23r 5552
#define CMIC_SBUS_RING_MAP_24_31r 5553
#define CMIC_SBUS_RING_MAP_32_39r 5554
#define CMIC_SBUS_RING_MAP_40_47r 5555
#define CMIC_SBUS_RING_MAP_48_55r 5556
#define CMIC_SBUS_RING_MAP_56_63r 5557
#define CMIC_SBUS_RING_MAP_8_15r 5558
#define CMIC_SBUS_TIMEOUTr 5559
#define CMIC_SCAN_PORTSr 5560
#define CMIC_SCAN_PORTS_HIr 5561
#define CMIC_SCAN_PORTS_HI_2r 5562
#define CMIC_SCAN_PORTS_HI_3r 5563
#define CMIC_SCHAN_CTRLr 5564
#define CMIC_SCHAN_ERRr 5565
#define CMIC_SCHAN_MESSAGEr 5566
#define CMIC_SCHAN_MESSAGE_EXTr 5567
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr 5568
#define CMIC_SEMAPHORE_1r 5569
#define CMIC_SEMAPHORE_2r 5570
#define CMIC_SEMAPHORE_3r 5571
#define CMIC_SEMAPHORE_4r 5572
#define CMIC_SEMAPHORE_5r 5573
#define CMIC_SEMAPHORE_6r 5574
#define CMIC_SEMAPHORE_7r 5575
#define CMIC_SEMAPHORE_8r 5576
#define CMIC_SEMAPHORE_9r 5577
#define CMIC_SEMAPHORE_10r 5578
#define CMIC_SEMAPHORE_11r 5579
#define CMIC_SEMAPHORE_12r 5580
#define CMIC_SEMAPHORE_13r 5581
#define CMIC_SEMAPHORE_14r 5582
#define CMIC_SEMAPHORE_15r 5583
#define CMIC_SEMAPHORE_16r 5584
#define CMIC_SEMAPHORE_17r 5585
#define CMIC_SEMAPHORE_18r 5586
#define CMIC_SEMAPHORE_19r 5587
#define CMIC_SEMAPHORE_20r 5588
#define CMIC_SEMAPHORE_21r 5589
#define CMIC_SEMAPHORE_22r 5590
#define CMIC_SEMAPHORE_23r 5591
#define CMIC_SEMAPHORE_24r 5592
#define CMIC_SEMAPHORE_25r 5593
#define CMIC_SEMAPHORE_26r 5594
#define CMIC_SEMAPHORE_27r 5595
#define CMIC_SEMAPHORE_28r 5596
#define CMIC_SEMAPHORE_29r 5597
#define CMIC_SEMAPHORE_30r 5598
#define CMIC_SEMAPHORE_31r 5599
#define CMIC_SEMAPHORE_32r 5600
#define CMIC_SEMAPHORE_10_SHADOWr 5601
#define CMIC_SEMAPHORE_11_SHADOWr 5602
#define CMIC_SEMAPHORE_12_SHADOWr 5603
#define CMIC_SEMAPHORE_13_SHADOWr 5604
#define CMIC_SEMAPHORE_14_SHADOWr 5605
#define CMIC_SEMAPHORE_15_SHADOWr 5606
#define CMIC_SEMAPHORE_16_SHADOWr 5607
#define CMIC_SEMAPHORE_17_SHADOWr 5608
#define CMIC_SEMAPHORE_18_SHADOWr 5609
#define CMIC_SEMAPHORE_19_SHADOWr 5610
#define CMIC_SEMAPHORE_1_SHADOWr 5611
#define CMIC_SEMAPHORE_20_SHADOWr 5612
#define CMIC_SEMAPHORE_21_SHADOWr 5613
#define CMIC_SEMAPHORE_22_SHADOWr 5614
#define CMIC_SEMAPHORE_23_SHADOWr 5615
#define CMIC_SEMAPHORE_24_SHADOWr 5616
#define CMIC_SEMAPHORE_25_SHADOWr 5617
#define CMIC_SEMAPHORE_26_SHADOWr 5618
#define CMIC_SEMAPHORE_27_SHADOWr 5619
#define CMIC_SEMAPHORE_28_SHADOWr 5620
#define CMIC_SEMAPHORE_29_SHADOWr 5621
#define CMIC_SEMAPHORE_2_SHADOWr 5622
#define CMIC_SEMAPHORE_30_SHADOWr 5623
#define CMIC_SEMAPHORE_31_SHADOWr 5624
#define CMIC_SEMAPHORE_32_SHADOWr 5625
#define CMIC_SEMAPHORE_3_SHADOWr 5626
#define CMIC_SEMAPHORE_4_SHADOWr 5627
#define CMIC_SEMAPHORE_5_SHADOWr 5628
#define CMIC_SEMAPHORE_6_SHADOWr 5629
#define CMIC_SEMAPHORE_7_SHADOWr 5630
#define CMIC_SEMAPHORE_8_SHADOWr 5631
#define CMIC_SEMAPHORE_9_SHADOWr 5632
#define CMIC_SER0_END_ADDR_0r 5633
#define CMIC_SER0_END_ADDR_1r 5634
#define CMIC_SER0_END_ADDR_2r 5635
#define CMIC_SER0_END_ADDR_3r 5636
#define CMIC_SER0_END_ADDR_4r 5637
#define CMIC_SER0_END_ADDR_5r 5638
#define CMIC_SER0_END_ADDR_6r 5639
#define CMIC_SER0_END_ADDR_7r 5640
#define CMIC_SER0_END_ADDR_8r 5641
#define CMIC_SER0_END_ADDR_9r 5642
#define CMIC_SER0_END_ADDR_10r 5643
#define CMIC_SER0_END_ADDR_11r 5644
#define CMIC_SER0_END_ADDR_12r 5645
#define CMIC_SER0_END_ADDR_13r 5646
#define CMIC_SER0_END_ADDR_14r 5647
#define CMIC_SER0_END_ADDR_15r 5648
#define CMIC_SER0_END_ADDR_16r 5649
#define CMIC_SER0_END_ADDR_17r 5650
#define CMIC_SER0_END_ADDR_18r 5651
#define CMIC_SER0_END_ADDR_19r 5652
#define CMIC_SER0_END_ADDR_20r 5653
#define CMIC_SER0_END_ADDR_21r 5654
#define CMIC_SER0_END_ADDR_22r 5655
#define CMIC_SER0_END_ADDR_23r 5656
#define CMIC_SER0_END_ADDR_24r 5657
#define CMIC_SER0_END_ADDR_25r 5658
#define CMIC_SER0_END_ADDR_26r 5659
#define CMIC_SER0_END_ADDR_27r 5660
#define CMIC_SER0_END_ADDR_28r 5661
#define CMIC_SER0_END_ADDR_29r 5662
#define CMIC_SER0_END_ADDR_30r 5663
#define CMIC_SER0_END_ADDR_31r 5664
#define CMIC_SER0_FAIL_CNTr 5665
#define CMIC_SER0_FAIL_ENTRYr 5666
#define CMIC_SER0_INTERLEAVE_PARITYr 5667
#define CMIC_SER0_MEM_ADDRr 5668
#define CMIC_SER0_MEM_ADDR_0r 5669
#define CMIC_SER0_MEM_ADDR_1r 5670
#define CMIC_SER0_MEM_ADDR_2r 5671
#define CMIC_SER0_MEM_ADDR_3r 5672
#define CMIC_SER0_MEM_ADDR_4r 5673
#define CMIC_SER0_MEM_ADDR_5r 5674
#define CMIC_SER0_MEM_ADDR_6r 5675
#define CMIC_SER0_MEM_ADDR_7r 5676
#define CMIC_SER0_MEM_ADDR_8r 5677
#define CMIC_SER0_MEM_ADDR_9r 5678
#define CMIC_SER0_MEM_ADDR_10r 5679
#define CMIC_SER0_MEM_ADDR_11r 5680
#define CMIC_SER0_MEM_ADDR_12r 5681
#define CMIC_SER0_MEM_ADDR_13r 5682
#define CMIC_SER0_MEM_ADDR_14r 5683
#define CMIC_SER0_MEM_ADDR_15r 5684
#define CMIC_SER0_MEM_ADDR_16r 5685
#define CMIC_SER0_MEM_ADDR_17r 5686
#define CMIC_SER0_MEM_ADDR_18r 5687
#define CMIC_SER0_MEM_ADDR_19r 5688
#define CMIC_SER0_MEM_ADDR_20r 5689
#define CMIC_SER0_MEM_ADDR_21r 5690
#define CMIC_SER0_MEM_ADDR_22r 5691
#define CMIC_SER0_MEM_ADDR_23r 5692
#define CMIC_SER0_MEM_ADDR_24r 5693
#define CMIC_SER0_MEM_ADDR_25r 5694
#define CMIC_SER0_MEM_ADDR_26r 5695
#define CMIC_SER0_MEM_ADDR_27r 5696
#define CMIC_SER0_MEM_ADDR_28r 5697
#define CMIC_SER0_MEM_ADDR_29r 5698
#define CMIC_SER0_MEM_ADDR_30r 5699
#define CMIC_SER0_MEM_ADDR_31r 5700
#define CMIC_SER0_MEM_DATAr 5701
#define CMIC_SER0_PARITY_MODE_SEL_15_0r 5702
#define CMIC_SER0_PARITY_MODE_SEL_31_16r 5703
#define CMIC_SER0_POWER_DOWN_MEM_LOWERr 5704
#define CMIC_SER0_POWER_DOWN_MEM_UPPERr 5705
#define CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr 5706
#define CMIC_SER0_RANGE0_DATAENTRY_LENr 5707
#define CMIC_SER0_RANGE10_DATAENTRY_LENr 5708
#define CMIC_SER0_RANGE11_DATAENTRY_LENr 5709
#define CMIC_SER0_RANGE12_DATAENTRY_LENr 5710
#define CMIC_SER0_RANGE13_DATAENTRY_LENr 5711
#define CMIC_SER0_RANGE14_DATAENTRY_LENr 5712
#define CMIC_SER0_RANGE15_DATAENTRY_LENr 5713
#define CMIC_SER0_RANGE16_DATAENTRY_LENr 5714
#define CMIC_SER0_RANGE17_DATAENTRY_LENr 5715
#define CMIC_SER0_RANGE18_DATAENTRY_LENr 5716
#define CMIC_SER0_RANGE19_DATAENTRY_LENr 5717
#define CMIC_SER0_RANGE1_DATAENTRY_LENr 5718
#define CMIC_SER0_RANGE20_DATAENTRY_LENr 5719
#define CMIC_SER0_RANGE21_DATAENTRY_LENr 5720
#define CMIC_SER0_RANGE22_DATAENTRY_LENr 5721
#define CMIC_SER0_RANGE23_DATAENTRY_LENr 5722
#define CMIC_SER0_RANGE24_DATAENTRY_LENr 5723
#define CMIC_SER0_RANGE25_DATAENTRY_LENr 5724
#define CMIC_SER0_RANGE26_DATAENTRY_LENr 5725
#define CMIC_SER0_RANGE27_DATAENTRY_LENr 5726
#define CMIC_SER0_RANGE28_DATAENTRY_LENr 5727
#define CMIC_SER0_RANGE29_DATAENTRY_LENr 5728
#define CMIC_SER0_RANGE2_DATAENTRY_LENr 5729
#define CMIC_SER0_RANGE30_DATAENTRY_LENr 5730
#define CMIC_SER0_RANGE31_DATAENTRY_LENr 5731
#define CMIC_SER0_RANGE3_DATAENTRY_LENr 5732
#define CMIC_SER0_RANGE4_DATAENTRY_LENr 5733
#define CMIC_SER0_RANGE5_DATAENTRY_LENr 5734
#define CMIC_SER0_RANGE6_DATAENTRY_LENr 5735
#define CMIC_SER0_RANGE7_DATAENTRY_LENr 5736
#define CMIC_SER0_RANGE8_DATAENTRY_LENr 5737
#define CMIC_SER0_RANGE9_DATAENTRY_LENr 5738
#define CMIC_SER0_START_ADDR_0r 5739
#define CMIC_SER0_START_ADDR_1r 5740
#define CMIC_SER0_START_ADDR_2r 5741
#define CMIC_SER0_START_ADDR_3r 5742
#define CMIC_SER0_START_ADDR_4r 5743
#define CMIC_SER0_START_ADDR_5r 5744
#define CMIC_SER0_START_ADDR_6r 5745
#define CMIC_SER0_START_ADDR_7r 5746
#define CMIC_SER0_START_ADDR_8r 5747
#define CMIC_SER0_START_ADDR_9r 5748
#define CMIC_SER0_START_ADDR_10r 5749
#define CMIC_SER0_START_ADDR_11r 5750
#define CMIC_SER0_START_ADDR_12r 5751
#define CMIC_SER0_START_ADDR_13r 5752
#define CMIC_SER0_START_ADDR_14r 5753
#define CMIC_SER0_START_ADDR_15r 5754
#define CMIC_SER0_START_ADDR_16r 5755
#define CMIC_SER0_START_ADDR_17r 5756
#define CMIC_SER0_START_ADDR_18r 5757
#define CMIC_SER0_START_ADDR_19r 5758
#define CMIC_SER0_START_ADDR_20r 5759
#define CMIC_SER0_START_ADDR_21r 5760
#define CMIC_SER0_START_ADDR_22r 5761
#define CMIC_SER0_START_ADDR_23r 5762
#define CMIC_SER0_START_ADDR_24r 5763
#define CMIC_SER0_START_ADDR_25r 5764
#define CMIC_SER0_START_ADDR_26r 5765
#define CMIC_SER0_START_ADDR_27r 5766
#define CMIC_SER0_START_ADDR_28r 5767
#define CMIC_SER0_START_ADDR_29r 5768
#define CMIC_SER0_START_ADDR_30r 5769
#define CMIC_SER0_START_ADDR_31r 5770
#define CMIC_SER1_END_ADDR_0r 5771
#define CMIC_SER1_END_ADDR_1r 5772
#define CMIC_SER1_END_ADDR_2r 5773
#define CMIC_SER1_END_ADDR_3r 5774
#define CMIC_SER1_END_ADDR_4r 5775
#define CMIC_SER1_END_ADDR_5r 5776
#define CMIC_SER1_END_ADDR_6r 5777
#define CMIC_SER1_END_ADDR_7r 5778
#define CMIC_SER1_END_ADDR_8r 5779
#define CMIC_SER1_END_ADDR_9r 5780
#define CMIC_SER1_END_ADDR_10r 5781
#define CMIC_SER1_END_ADDR_11r 5782
#define CMIC_SER1_END_ADDR_12r 5783
#define CMIC_SER1_END_ADDR_13r 5784
#define CMIC_SER1_END_ADDR_14r 5785
#define CMIC_SER1_END_ADDR_15r 5786
#define CMIC_SER1_END_ADDR_16r 5787
#define CMIC_SER1_END_ADDR_17r 5788
#define CMIC_SER1_END_ADDR_18r 5789
#define CMIC_SER1_END_ADDR_19r 5790
#define CMIC_SER1_END_ADDR_20r 5791
#define CMIC_SER1_END_ADDR_21r 5792
#define CMIC_SER1_END_ADDR_22r 5793
#define CMIC_SER1_END_ADDR_23r 5794
#define CMIC_SER1_END_ADDR_24r 5795
#define CMIC_SER1_END_ADDR_25r 5796
#define CMIC_SER1_END_ADDR_26r 5797
#define CMIC_SER1_END_ADDR_27r 5798
#define CMIC_SER1_END_ADDR_28r 5799
#define CMIC_SER1_END_ADDR_29r 5800
#define CMIC_SER1_END_ADDR_30r 5801
#define CMIC_SER1_END_ADDR_31r 5802
#define CMIC_SER1_FAIL_CNTr 5803
#define CMIC_SER1_FAIL_ENTRYr 5804
#define CMIC_SER1_INTERLEAVE_PARITYr 5805
#define CMIC_SER1_MEM_ADDRr 5806
#define CMIC_SER1_MEM_ADDR_0r 5807
#define CMIC_SER1_MEM_ADDR_1r 5808
#define CMIC_SER1_MEM_ADDR_2r 5809
#define CMIC_SER1_MEM_ADDR_3r 5810
#define CMIC_SER1_MEM_ADDR_4r 5811
#define CMIC_SER1_MEM_ADDR_5r 5812
#define CMIC_SER1_MEM_ADDR_6r 5813
#define CMIC_SER1_MEM_ADDR_7r 5814
#define CMIC_SER1_MEM_ADDR_8r 5815
#define CMIC_SER1_MEM_ADDR_9r 5816
#define CMIC_SER1_MEM_ADDR_10r 5817
#define CMIC_SER1_MEM_ADDR_11r 5818
#define CMIC_SER1_MEM_ADDR_12r 5819
#define CMIC_SER1_MEM_ADDR_13r 5820
#define CMIC_SER1_MEM_ADDR_14r 5821
#define CMIC_SER1_MEM_ADDR_15r 5822
#define CMIC_SER1_MEM_ADDR_16r 5823
#define CMIC_SER1_MEM_ADDR_17r 5824
#define CMIC_SER1_MEM_ADDR_18r 5825
#define CMIC_SER1_MEM_ADDR_19r 5826
#define CMIC_SER1_MEM_ADDR_20r 5827
#define CMIC_SER1_MEM_ADDR_21r 5828
#define CMIC_SER1_MEM_ADDR_22r 5829
#define CMIC_SER1_MEM_ADDR_23r 5830
#define CMIC_SER1_MEM_ADDR_24r 5831
#define CMIC_SER1_MEM_ADDR_25r 5832
#define CMIC_SER1_MEM_ADDR_26r 5833
#define CMIC_SER1_MEM_ADDR_27r 5834
#define CMIC_SER1_MEM_ADDR_28r 5835
#define CMIC_SER1_MEM_ADDR_29r 5836
#define CMIC_SER1_MEM_ADDR_30r 5837
#define CMIC_SER1_MEM_ADDR_31r 5838
#define CMIC_SER1_MEM_DATAr 5839
#define CMIC_SER1_PARITY_MODE_SEL_15_0r 5840
#define CMIC_SER1_PARITY_MODE_SEL_31_16r 5841
#define CMIC_SER1_POWER_DOWN_MEM_LOWERr 5842
#define CMIC_SER1_POWER_DOWN_MEM_UPPERr 5843
#define CMIC_SER1_PROTECT_ADDR_RANGE_VALIDr 5844
#define CMIC_SER1_RANGE0_DATAENTRY_LENr 5845
#define CMIC_SER1_RANGE10_DATAENTRY_LENr 5846
#define CMIC_SER1_RANGE11_DATAENTRY_LENr 5847
#define CMIC_SER1_RANGE12_DATAENTRY_LENr 5848
#define CMIC_SER1_RANGE13_DATAENTRY_LENr 5849
#define CMIC_SER1_RANGE14_DATAENTRY_LENr 5850
#define CMIC_SER1_RANGE15_DATAENTRY_LENr 5851
#define CMIC_SER1_RANGE16_DATAENTRY_LENr 5852
#define CMIC_SER1_RANGE17_DATAENTRY_LENr 5853
#define CMIC_SER1_RANGE18_DATAENTRY_LENr 5854
#define CMIC_SER1_RANGE19_DATAENTRY_LENr 5855
#define CMIC_SER1_RANGE1_DATAENTRY_LENr 5856
#define CMIC_SER1_RANGE20_DATAENTRY_LENr 5857
#define CMIC_SER1_RANGE21_DATAENTRY_LENr 5858
#define CMIC_SER1_RANGE22_DATAENTRY_LENr 5859
#define CMIC_SER1_RANGE23_DATAENTRY_LENr 5860
#define CMIC_SER1_RANGE24_DATAENTRY_LENr 5861
#define CMIC_SER1_RANGE25_DATAENTRY_LENr 5862
#define CMIC_SER1_RANGE26_DATAENTRY_LENr 5863
#define CMIC_SER1_RANGE27_DATAENTRY_LENr 5864
#define CMIC_SER1_RANGE28_DATAENTRY_LENr 5865
#define CMIC_SER1_RANGE29_DATAENTRY_LENr 5866
#define CMIC_SER1_RANGE2_DATAENTRY_LENr 5867
#define CMIC_SER1_RANGE30_DATAENTRY_LENr 5868
#define CMIC_SER1_RANGE31_DATAENTRY_LENr 5869
#define CMIC_SER1_RANGE3_DATAENTRY_LENr 5870
#define CMIC_SER1_RANGE4_DATAENTRY_LENr 5871
#define CMIC_SER1_RANGE5_DATAENTRY_LENr 5872
#define CMIC_SER1_RANGE6_DATAENTRY_LENr 5873
#define CMIC_SER1_RANGE7_DATAENTRY_LENr 5874
#define CMIC_SER1_RANGE8_DATAENTRY_LENr 5875
#define CMIC_SER1_RANGE9_DATAENTRY_LENr 5876
#define CMIC_SER1_START_ADDR_0r 5877
#define CMIC_SER1_START_ADDR_1r 5878
#define CMIC_SER1_START_ADDR_2r 5879
#define CMIC_SER1_START_ADDR_3r 5880
#define CMIC_SER1_START_ADDR_4r 5881
#define CMIC_SER1_START_ADDR_5r 5882
#define CMIC_SER1_START_ADDR_6r 5883
#define CMIC_SER1_START_ADDR_7r 5884
#define CMIC_SER1_START_ADDR_8r 5885
#define CMIC_SER1_START_ADDR_9r 5886
#define CMIC_SER1_START_ADDR_10r 5887
#define CMIC_SER1_START_ADDR_11r 5888
#define CMIC_SER1_START_ADDR_12r 5889
#define CMIC_SER1_START_ADDR_13r 5890
#define CMIC_SER1_START_ADDR_14r 5891
#define CMIC_SER1_START_ADDR_15r 5892
#define CMIC_SER1_START_ADDR_16r 5893
#define CMIC_SER1_START_ADDR_17r 5894
#define CMIC_SER1_START_ADDR_18r 5895
#define CMIC_SER1_START_ADDR_19r 5896
#define CMIC_SER1_START_ADDR_20r 5897
#define CMIC_SER1_START_ADDR_21r 5898
#define CMIC_SER1_START_ADDR_22r 5899
#define CMIC_SER1_START_ADDR_23r 5900
#define CMIC_SER1_START_ADDR_24r 5901
#define CMIC_SER1_START_ADDR_25r 5902
#define CMIC_SER1_START_ADDR_26r 5903
#define CMIC_SER1_START_ADDR_27r 5904
#define CMIC_SER1_START_ADDR_28r 5905
#define CMIC_SER1_START_ADDR_29r 5906
#define CMIC_SER1_START_ADDR_30r 5907
#define CMIC_SER1_START_ADDR_31r 5908
#define CMIC_SER_END_ADDR_0r 5909
#define CMIC_SER_END_ADDR_1r 5910
#define CMIC_SER_END_ADDR_2r 5911
#define CMIC_SER_END_ADDR_3r 5912
#define CMIC_SER_END_ADDR_4r 5913
#define CMIC_SER_END_ADDR_5r 5914
#define CMIC_SER_END_ADDR_6r 5915
#define CMIC_SER_END_ADDR_7r 5916
#define CMIC_SER_END_ADDR_8r 5917
#define CMIC_SER_END_ADDR_9r 5918
#define CMIC_SER_END_ADDR_10r 5919
#define CMIC_SER_END_ADDR_11r 5920
#define CMIC_SER_END_ADDR_12r 5921
#define CMIC_SER_END_ADDR_13r 5922
#define CMIC_SER_END_ADDR_14r 5923
#define CMIC_SER_END_ADDR_15r 5924
#define CMIC_SER_END_ADDR_16r 5925
#define CMIC_SER_END_ADDR_17r 5926
#define CMIC_SER_END_ADDR_18r 5927
#define CMIC_SER_END_ADDR_19r 5928
#define CMIC_SER_END_ADDR_20r 5929
#define CMIC_SER_END_ADDR_21r 5930
#define CMIC_SER_END_ADDR_22r 5931
#define CMIC_SER_END_ADDR_23r 5932
#define CMIC_SER_END_ADDR_24r 5933
#define CMIC_SER_END_ADDR_25r 5934
#define CMIC_SER_END_ADDR_26r 5935
#define CMIC_SER_END_ADDR_27r 5936
#define CMIC_SER_END_ADDR_28r 5937
#define CMIC_SER_END_ADDR_29r 5938
#define CMIC_SER_END_ADDR_30r 5939
#define CMIC_SER_END_ADDR_31r 5940
#define CMIC_SER_FAIL_CNTr 5941
#define CMIC_SER_FAIL_ENTRYr 5942
#define CMIC_SER_INTERLEAVE_PARITYr 5943
#define CMIC_SER_MEM_ADDRr 5944
#define CMIC_SER_MEM_ADDR_0r 5945
#define CMIC_SER_MEM_ADDR_1r 5946
#define CMIC_SER_MEM_ADDR_2r 5947
#define CMIC_SER_MEM_ADDR_3r 5948
#define CMIC_SER_MEM_ADDR_4r 5949
#define CMIC_SER_MEM_ADDR_5r 5950
#define CMIC_SER_MEM_ADDR_6r 5951
#define CMIC_SER_MEM_ADDR_7r 5952
#define CMIC_SER_MEM_ADDR_8r 5953
#define CMIC_SER_MEM_ADDR_9r 5954
#define CMIC_SER_MEM_ADDR_10r 5955
#define CMIC_SER_MEM_ADDR_11r 5956
#define CMIC_SER_MEM_ADDR_12r 5957
#define CMIC_SER_MEM_ADDR_13r 5958
#define CMIC_SER_MEM_ADDR_14r 5959
#define CMIC_SER_MEM_ADDR_15r 5960
#define CMIC_SER_MEM_ADDR_16r 5961
#define CMIC_SER_MEM_ADDR_17r 5962
#define CMIC_SER_MEM_ADDR_18r 5963
#define CMIC_SER_MEM_ADDR_19r 5964
#define CMIC_SER_MEM_ADDR_20r 5965
#define CMIC_SER_MEM_ADDR_21r 5966
#define CMIC_SER_MEM_ADDR_22r 5967
#define CMIC_SER_MEM_ADDR_23r 5968
#define CMIC_SER_MEM_ADDR_24r 5969
#define CMIC_SER_MEM_ADDR_25r 5970
#define CMIC_SER_MEM_ADDR_26r 5971
#define CMIC_SER_MEM_ADDR_27r 5972
#define CMIC_SER_MEM_ADDR_28r 5973
#define CMIC_SER_MEM_ADDR_29r 5974
#define CMIC_SER_MEM_ADDR_30r 5975
#define CMIC_SER_MEM_ADDR_31r 5976
#define CMIC_SER_MEM_DATAr 5977
#define CMIC_SER_PARITY_MODE_SELr 5978
#define CMIC_SER_PARITY_MODE_SEL_15_0r 5979
#define CMIC_SER_PARITY_MODE_SEL_31_16r 5980
#define CMIC_SER_POWER_DOWN_MEM_LOWERr 5981
#define CMIC_SER_POWER_DOWN_MEM_UPPERr 5982
#define CMIC_SER_PROTECT_ADDR_RANGE_VALIDr 5983
#define CMIC_SER_RANGE0_DATAENTRY_LENr 5984
#define CMIC_SER_RANGE10_DATAENTRY_LENr 5985
#define CMIC_SER_RANGE11_DATAENTRY_LENr 5986
#define CMIC_SER_RANGE12_DATAENTRY_LENr 5987
#define CMIC_SER_RANGE13_DATAENTRY_LENr 5988
#define CMIC_SER_RANGE14_DATAENTRY_LENr 5989
#define CMIC_SER_RANGE15_DATAENTRY_LENr 5990
#define CMIC_SER_RANGE16_DATAENTRY_LENr 5991
#define CMIC_SER_RANGE17_DATAENTRY_LENr 5992
#define CMIC_SER_RANGE18_DATAENTRY_LENr 5993
#define CMIC_SER_RANGE19_DATAENTRY_LENr 5994
#define CMIC_SER_RANGE1_DATAENTRY_LENr 5995
#define CMIC_SER_RANGE20_DATAENTRY_LENr 5996
#define CMIC_SER_RANGE21_DATAENTRY_LENr 5997
#define CMIC_SER_RANGE22_DATAENTRY_LENr 5998
#define CMIC_SER_RANGE23_DATAENTRY_LENr 5999
#define CMIC_SER_RANGE24_DATAENTRY_LENr 6000
#define CMIC_SER_RANGE25_DATAENTRY_LENr 6001
#define CMIC_SER_RANGE26_DATAENTRY_LENr 6002
#define CMIC_SER_RANGE27_DATAENTRY_LENr 6003
#define CMIC_SER_RANGE28_DATAENTRY_LENr 6004
#define CMIC_SER_RANGE29_DATAENTRY_LENr 6005
#define CMIC_SER_RANGE2_DATAENTRY_LENr 6006
#define CMIC_SER_RANGE30_DATAENTRY_LENr 6007
#define CMIC_SER_RANGE31_DATAENTRY_LENr 6008
#define CMIC_SER_RANGE3_DATAENTRY_LENr 6009
#define CMIC_SER_RANGE4_DATAENTRY_LENr 6010
#define CMIC_SER_RANGE5_DATAENTRY_LENr 6011
#define CMIC_SER_RANGE6_DATAENTRY_LENr 6012
#define CMIC_SER_RANGE7_DATAENTRY_LENr 6013
#define CMIC_SER_RANGE8_DATAENTRY_LENr 6014
#define CMIC_SER_RANGE9_DATAENTRY_LENr 6015
#define CMIC_SER_START_ADDR_0r 6016
#define CMIC_SER_START_ADDR_1r 6017
#define CMIC_SER_START_ADDR_2r 6018
#define CMIC_SER_START_ADDR_3r 6019
#define CMIC_SER_START_ADDR_4r 6020
#define CMIC_SER_START_ADDR_5r 6021
#define CMIC_SER_START_ADDR_6r 6022
#define CMIC_SER_START_ADDR_7r 6023
#define CMIC_SER_START_ADDR_8r 6024
#define CMIC_SER_START_ADDR_9r 6025
#define CMIC_SER_START_ADDR_10r 6026
#define CMIC_SER_START_ADDR_11r 6027
#define CMIC_SER_START_ADDR_12r 6028
#define CMIC_SER_START_ADDR_13r 6029
#define CMIC_SER_START_ADDR_14r 6030
#define CMIC_SER_START_ADDR_15r 6031
#define CMIC_SER_START_ADDR_16r 6032
#define CMIC_SER_START_ADDR_17r 6033
#define CMIC_SER_START_ADDR_18r 6034
#define CMIC_SER_START_ADDR_19r 6035
#define CMIC_SER_START_ADDR_20r 6036
#define CMIC_SER_START_ADDR_21r 6037
#define CMIC_SER_START_ADDR_22r 6038
#define CMIC_SER_START_ADDR_23r 6039
#define CMIC_SER_START_ADDR_24r 6040
#define CMIC_SER_START_ADDR_25r 6041
#define CMIC_SER_START_ADDR_26r 6042
#define CMIC_SER_START_ADDR_27r 6043
#define CMIC_SER_START_ADDR_28r 6044
#define CMIC_SER_START_ADDR_29r 6045
#define CMIC_SER_START_ADDR_30r 6046
#define CMIC_SER_START_ADDR_31r 6047
#define CMIC_SKIP_STATS_CFGr 6048
#define CMIC_SLAM_DMA_CFGr 6049
#define CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 6050
#define CMIC_SLAM_DMA_ENTRY_COUNTr 6051
#define CMIC_SLAM_DMA_PCIMEM_START_ADDRr 6052
#define CMIC_SLAM_DMA_SBUS_START_ADDRr 6053
#define CMIC_SOFT_RESET_REGr 6054
#define CMIC_SOFT_RESET_REG_2r 6055
#define CMIC_SRAM_TM0_CONTROLr 6056
#define CMIC_SRAM_TM1_CONTROLr 6057
#define CMIC_SRAM_TM2_CONTROLr 6058
#define CMIC_SRAM_TM3_CONTROLr 6059
#define CMIC_SRAM_TM_CONTROLr 6060
#define CMIC_SRAM_TM_CONTROL_2r 6061
#define CMIC_STAT_DMA_ADDRr 6062
#define CMIC_STAT_DMA_BLKNUM_MAP_95r 6063
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10r 6064
#define CMIC_STAT_DMA_BLKNUM_MAP_15_8r 6065
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15r 6066
#define CMIC_STAT_DMA_BLKNUM_MAP_23_16r 6067
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20r 6068
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25r 6069
#define CMIC_STAT_DMA_BLKNUM_MAP_31_24r 6070
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30r 6071
#define CMIC_STAT_DMA_BLKNUM_MAP_39_32r 6072
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35r 6073
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40r 6074
#define CMIC_STAT_DMA_BLKNUM_MAP_47_40r 6075
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45r 6076
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0r 6077
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50r 6078
#define CMIC_STAT_DMA_BLKNUM_MAP_55_48r 6079
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55r 6080
#define CMIC_STAT_DMA_BLKNUM_MAP_63_56r 6081
#define CMIC_STAT_DMA_BLKNUM_MAP_63_60r 6082
#define CMIC_STAT_DMA_BLKNUM_MAP_64_60r 6083
#define CMIC_STAT_DMA_BLKNUM_MAP_69_65r 6084
#define CMIC_STAT_DMA_BLKNUM_MAP_74_70r 6085
#define CMIC_STAT_DMA_BLKNUM_MAP_79_75r 6086
#define CMIC_STAT_DMA_BLKNUM_MAP_7_0r 6087
#define CMIC_STAT_DMA_BLKNUM_MAP_84_80r 6088
#define CMIC_STAT_DMA_BLKNUM_MAP_89_85r 6089
#define CMIC_STAT_DMA_BLKNUM_MAP_94_90r 6090
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5r 6091
#define CMIC_STAT_DMA_CURRENTr 6092
#define CMIC_STAT_DMA_EGR_STATS_CFGr 6093
#define CMIC_STAT_DMA_ING_STATS_CFGr 6094
#define CMIC_STAT_DMA_MAC_STATS_CFGr 6095
#define CMIC_STAT_DMA_PORTNUM_MAP_11_6r 6096
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r 6097
#define CMIC_STAT_DMA_PORTNUM_MAP_15_8r 6098
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r 6099
#define CMIC_STAT_DMA_PORTNUM_MAP_17_12r 6100
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r 6101
#define CMIC_STAT_DMA_PORTNUM_MAP_23_16r 6102
#define CMIC_STAT_DMA_PORTNUM_MAP_23_18r 6103
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r 6104
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r 6105
#define CMIC_STAT_DMA_PORTNUM_MAP_31_24r 6106
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r 6107
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r 6108
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r 6109
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r 6110
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r 6111
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r 6112
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r 6113
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r 6114
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r 6115
#define CMIC_STAT_DMA_PORTNUM_MAP_5_0r 6116
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r 6117
#define CMIC_STAT_DMA_PORTNUM_MAP_67_64r 6118
#define CMIC_STAT_DMA_PORTNUM_MAP_71_68r 6119
#define CMIC_STAT_DMA_PORTNUM_MAP_75_72r 6120
#define CMIC_STAT_DMA_PORTNUM_MAP_79_76r 6121
#define CMIC_STAT_DMA_PORTNUM_MAP_7_0r 6122
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r 6123
#define CMIC_STAT_DMA_PORTNUM_MAP_83_80r 6124
#define CMIC_STAT_DMA_PORTNUM_MAP_87_84r 6125
#define CMIC_STAT_DMA_PORTNUM_MAP_91_88r 6126
#define CMIC_STAT_DMA_PORTNUM_MAP_95_92r 6127
#define CMIC_STAT_DMA_PORTSr 6128
#define CMIC_STAT_DMA_PORTS_HIr 6129
#define CMIC_STAT_DMA_PORTS_HI_2r 6130
#define CMIC_STAT_DMA_PORT_TYPE_MAPr 6131
#define CMIC_STAT_DMA_PORT_TYPE_MAP_0r 6132
#define CMIC_STAT_DMA_PORT_TYPE_MAP_1r 6133
#define CMIC_STAT_DMA_PORT_TYPE_MAP_2r 6134
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HIr 6135
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r 6136
#define CMIC_STAT_DMA_SBUS_START_ADDRESSr 6137
#define CMIC_STAT_DMA_SETUPr 6138
#define CMIC_STRAP_OPTIONSr 6139
#define CMIC_SWITCH_FEATURE_ENABLEr 6140
#define CMIC_SWITCH_FEATURE_ENABLE_1r 6141
#define CMIC_SWITCH_FEATURE_ENABLE_2r 6142
#define CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr 6143
#define CMIC_SW_RSTr 6144
#define CMIC_TABLE_DMA_CFGr 6145
#define CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 6146
#define CMIC_TABLE_DMA_ENTRY_COUNTr 6147
#define CMIC_TABLE_DMA_PCIMEM_START_ADDRr 6148
#define CMIC_TABLE_DMA_SBUS_START_ADDRr 6149
#define CMIC_TAP_CONTROLr 6150
#define CMIC_THERMAL_MON_CALIBRATIONr 6151
#define CMIC_THERMAL_MON_CTRLr 6152
#define CMIC_THERMAL_MON_RESULTr 6153
#define CMIC_THERMAL_MON_RESULT_0r 6154
#define CMIC_THERMAL_MON_RESULT_1r 6155
#define CMIC_THERMAL_MON_RESULT_2r 6156
#define CMIC_THERMAL_MON_RESULT_3r 6157
#define CMIC_THERMAL_MON_RESULT_4r 6158
#define CMIC_THERMAL_MON_RESULT_5r 6159
#define CMIC_THERMAL_MON_RESULT_6r 6160
#define CMIC_THERMAL_MON_RESULT_7r 6161
#define CMIC_TIM0_TIMER1BGLOADr 6162
#define CMIC_TIM0_TIMER1CONTROLr 6163
#define CMIC_TIM0_TIMER1INTCLRr 6164
#define CMIC_TIM0_TIMER1LOADr 6165
#define CMIC_TIM0_TIMER1MISr 6166
#define CMIC_TIM0_TIMER1RISr 6167
#define CMIC_TIM0_TIMER1VALUEr 6168
#define CMIC_TIM0_TIMER2BGLOADr 6169
#define CMIC_TIM0_TIMER2CONTROLr 6170
#define CMIC_TIM0_TIMER2INTCLRr 6171
#define CMIC_TIM0_TIMER2LOADr 6172
#define CMIC_TIM0_TIMER2MISr 6173
#define CMIC_TIM0_TIMER2RISr 6174
#define CMIC_TIM0_TIMER2VALUEr 6175
#define CMIC_TIM0_TIMERITCRr 6176
#define CMIC_TIM0_TIMERITOPr 6177
#define CMIC_TIM0_TIMERPCELLID0r 6178
#define CMIC_TIM0_TIMERPCELLID1r 6179
#define CMIC_TIM0_TIMERPCELLID2r 6180
#define CMIC_TIM0_TIMERPCELLID3r 6181
#define CMIC_TIM0_TIMERPERIPHID0r 6182
#define CMIC_TIM0_TIMERPERIPHID1r 6183
#define CMIC_TIM0_TIMERPERIPHID2r 6184
#define CMIC_TIM0_TIMERPERIPHID3r 6185
#define CMIC_TIM1_TIMER1BGLOADr 6186
#define CMIC_TIM1_TIMER1CONTROLr 6187
#define CMIC_TIM1_TIMER1INTCLRr 6188
#define CMIC_TIM1_TIMER1LOADr 6189
#define CMIC_TIM1_TIMER1MISr 6190
#define CMIC_TIM1_TIMER1RISr 6191
#define CMIC_TIM1_TIMER1VALUEr 6192
#define CMIC_TIM1_TIMER2BGLOADr 6193
#define CMIC_TIM1_TIMER2CONTROLr 6194
#define CMIC_TIM1_TIMER2INTCLRr 6195
#define CMIC_TIM1_TIMER2LOADr 6196
#define CMIC_TIM1_TIMER2MISr 6197
#define CMIC_TIM1_TIMER2RISr 6198
#define CMIC_TIM1_TIMER2VALUEr 6199
#define CMIC_TIM1_TIMERITCRr 6200
#define CMIC_TIM1_TIMERITOPr 6201
#define CMIC_TIM1_TIMERPCELLID0r 6202
#define CMIC_TIM1_TIMERPCELLID1r 6203
#define CMIC_TIM1_TIMERPCELLID2r 6204
#define CMIC_TIM1_TIMERPCELLID3r 6205
#define CMIC_TIM1_TIMERPERIPHID0r 6206
#define CMIC_TIM1_TIMERPERIPHID1r 6207
#define CMIC_TIM1_TIMERPERIPHID2r 6208
#define CMIC_TIM1_TIMERPERIPHID3r 6209
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr 6210
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr 6211
#define CMIC_TIMESYNC_CAPTURE_STATUS_1r 6212
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r 6213
#define CMIC_TIMESYNC_CONTROLr 6214
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr 6215
#define CMIC_TIMESYNC_FIFO_STATUSr 6216
#define CMIC_TIMESYNC_GPIO_0_CTRLr 6217
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr 6218
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr 6219
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr 6220
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr 6221
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr 6222
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr 6223
#define CMIC_TIMESYNC_GPIO_1_CTRLr 6224
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr 6225
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr 6226
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr 6227
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr 6228
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr 6229
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr 6230
#define CMIC_TIMESYNC_GPIO_2_CTRLr 6231
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr 6232
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr 6233
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr 6234
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr 6235
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr 6236
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr 6237
#define CMIC_TIMESYNC_GPIO_3_CTRLr 6238
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr 6239
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr 6240
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr 6241
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr 6242
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr 6243
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr 6244
#define CMIC_TIMESYNC_GPIO_4_CTRLr 6245
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr 6246
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr 6247
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr 6248
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr 6249
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr 6250
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr 6251
#define CMIC_TIMESYNC_GPIO_5_CTRLr 6252
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr 6253
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr 6254
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr 6255
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr 6256
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr 6257
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr 6258
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr 6259
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr 6260
#define CMIC_TIMESYNC_INTERRUPT_CLRr 6261
#define CMIC_TIMESYNC_INTERRUPT_ENABLEr 6262
#define CMIC_TIMESYNC_INTERRUPT_STATUSr 6263
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr 6264
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr 6265
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr 6266
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr 6267
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr 6268
#define CMIC_TIMESYNC_TIMERr 6269
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr 6270
#define CMIC_TIMESYNC_TIME_CAPTURE_MODEr 6271
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLEr 6272
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr 6273
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr 6274
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr 6275
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLEr 6276
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr 6277
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr 6278
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr 6279
#define CMIC_TO_CORE_PLL_CONTROL_1r 6280
#define CMIC_TO_CORE_PLL_CONTROL_2r 6281
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_1r 6282
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_2r 6283
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_1r 6284
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_2r 6285
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_1r 6286
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_2r 6287
#define CMIC_TS_CAPTURE_STATUSr 6288
#define CMIC_TS_CAPTURE_STATUS_CLRr 6289
#define CMIC_TS_FIFO_STATUSr 6290
#define CMIC_TS_FREQ_CTRL_LOWERr 6291
#define CMIC_TS_FREQ_CTRL_UPPERr 6292
#define CMIC_TS_GPIO_1_CTRLr 6293
#define CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr 6294
#define CMIC_TS_GPIO_1_OUTPUT_ENABLEr 6295
#define CMIC_TS_GPIO_1_PHASE_ADJUSTr 6296
#define CMIC_TS_GPIO_1_UP_EVENT_CTRLr 6297
#define CMIC_TS_GPIO_2_CTRLr 6298
#define CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr 6299
#define CMIC_TS_GPIO_2_OUTPUT_ENABLEr 6300
#define CMIC_TS_GPIO_2_PHASE_ADJUSTr 6301
#define CMIC_TS_GPIO_2_UP_EVENT_CTRLr 6302
#define CMIC_TS_GPIO_3_CTRLr 6303
#define CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr 6304
#define CMIC_TS_GPIO_3_OUTPUT_ENABLEr 6305
#define CMIC_TS_GPIO_3_PHASE_ADJUSTr 6306
#define CMIC_TS_GPIO_3_UP_EVENT_CTRLr 6307
#define CMIC_TS_GPIO_4_CTRLr 6308
#define CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr 6309
#define CMIC_TS_GPIO_4_OUTPUT_ENABLEr 6310
#define CMIC_TS_GPIO_4_PHASE_ADJUSTr 6311
#define CMIC_TS_GPIO_4_UP_EVENT_CTRLr 6312
#define CMIC_TS_GPIO_5_CTRLr 6313
#define CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr 6314
#define CMIC_TS_GPIO_5_OUTPUT_ENABLEr 6315
#define CMIC_TS_GPIO_5_PHASE_ADJUSTr 6316
#define CMIC_TS_GPIO_5_UP_EVENT_CTRLr 6317
#define CMIC_TS_GPIO_6_CTRLr 6318
#define CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr 6319
#define CMIC_TS_GPIO_6_OUTPUT_ENABLEr 6320
#define CMIC_TS_GPIO_6_PHASE_ADJUSTr 6321
#define CMIC_TS_GPIO_6_UP_EVENT_CTRLr 6322
#define CMIC_TS_INPUT_TIME_FIFO_IDr 6323
#define CMIC_TS_INPUT_TIME_FIFO_TSr 6324
#define CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr 6325
#define CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr 6326
#define CMIC_TS_LCPLL_CLK_COUNT_CTRLr 6327
#define CMIC_TS_TIME_CAPTURE_CTRLr 6328
#define CMIC_TXBUF_CMC0_PKT_CNTr 6329
#define CMIC_TXBUF_CMC1_PKT_CNTr 6330
#define CMIC_TXBUF_CMC2_PKT_CNTr 6331
#define CMIC_TXBUF_CONFIGr 6332
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 6333
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr 6334
#define CMIC_TXBUF_DEBUGr 6335
#define CMIC_TXBUF_ECCERR_CONTROLr 6336
#define CMIC_TXBUF_IPINTF_BUF_DEPTHr 6337
#define CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr 6338
#define CMIC_TXBUF_MAX_BUF_LIMITSr 6339
#define CMIC_TXBUF_MIN_BUF_LIMITSr 6340
#define CMIC_TXBUF_RPE_PKT_CNTr 6341
#define CMIC_TXBUF_STATr 6342
#define CMIC_TXBUF_STAT_CLRr 6343
#define CMIC_TX_PAUSE_CAPABILITYr 6344
#define CMIC_TX_PAUSE_OVERRIDE_CONTROLr 6345
#define CMIC_TX_PAUSE_STATr 6346
#define CMIC_UART0_CPRr 6347
#define CMIC_UART0_CTRr 6348
#define CMIC_UART0_DLH_IERr 6349
#define CMIC_UART0_DMASAr 6350
#define CMIC_UART0_FARr 6351
#define CMIC_UART0_HTXr 6352
#define CMIC_UART0_IIR_FCRr 6353
#define CMIC_UART0_LCRr 6354
#define CMIC_UART0_LPDLHr 6355
#define CMIC_UART0_LPDLLr 6356
#define CMIC_UART0_LSRr 6357
#define CMIC_UART0_MCRr 6358
#define CMIC_UART0_MSRr 6359
#define CMIC_UART0_RBR_THR_DLLr 6360
#define CMIC_UART0_RFLr 6361
#define CMIC_UART0_RFWr 6362
#define CMIC_UART0_SBCRr 6363
#define CMIC_UART0_SCRr 6364
#define CMIC_UART0_SDMAMr 6365
#define CMIC_UART0_SFEr 6366
#define CMIC_UART0_SRBR_STHRr 6367
#define CMIC_UART0_SRRr 6368
#define CMIC_UART0_SRTr 6369
#define CMIC_UART0_SRTSr 6370
#define CMIC_UART0_STETr 6371
#define CMIC_UART0_TFLr 6372
#define CMIC_UART0_TFRr 6373
#define CMIC_UART0_UCVr 6374
#define CMIC_UART0_USRr 6375
#define CMIC_UART1_CPRr 6376
#define CMIC_UART1_CTRr 6377
#define CMIC_UART1_DLH_IERr 6378
#define CMIC_UART1_DMASAr 6379
#define CMIC_UART1_FARr 6380
#define CMIC_UART1_HTXr 6381
#define CMIC_UART1_IIR_FCRr 6382
#define CMIC_UART1_LCRr 6383
#define CMIC_UART1_LPDLHr 6384
#define CMIC_UART1_LPDLLr 6385
#define CMIC_UART1_LSRr 6386
#define CMIC_UART1_MCRr 6387
#define CMIC_UART1_MSRr 6388
#define CMIC_UART1_RBR_THR_DLLr 6389
#define CMIC_UART1_RFLr 6390
#define CMIC_UART1_RFWr 6391
#define CMIC_UART1_SBCRr 6392
#define CMIC_UART1_SCRr 6393
#define CMIC_UART1_SDMAMr 6394
#define CMIC_UART1_SFEr 6395
#define CMIC_UART1_SRBR_STHRr 6396
#define CMIC_UART1_SRRr 6397
#define CMIC_UART1_SRTr 6398
#define CMIC_UART1_SRTSr 6399
#define CMIC_UART1_STETr 6400
#define CMIC_UART1_TFLr 6401
#define CMIC_UART1_TFRr 6402
#define CMIC_UART1_UCVr 6403
#define CMIC_UART1_USRr 6404
#define CMIC_UC0_CONFIGr 6405
#define CMIC_UC1_CONFIGr 6406
#define CMIC_XGXS0_PLL_CONTROL_1r 6407
#define CMIC_XGXS0_PLL_CONTROL_2r 6408
#define CMIC_XGXS0_PLL_CONTROL_3r 6409
#define CMIC_XGXS0_PLL_CONTROL_4r 6410
#define CMIC_XGXS0_PLL_STATUSr 6411
#define CMIC_XGXS1_PLL_CONTROL_1r 6412
#define CMIC_XGXS1_PLL_CONTROL_2r 6413
#define CMIC_XGXS1_PLL_CONTROL_3r 6414
#define CMIC_XGXS1_PLL_CONTROL_4r 6415
#define CMIC_XGXS1_PLL_STATUSr 6416
#define CMIC_XGXS2_PLL_CONTROL_1r 6417
#define CMIC_XGXS2_PLL_CONTROL_2r 6418
#define CMIC_XGXS2_PLL_CONTROL_3r 6419
#define CMIC_XGXS2_PLL_CONTROL_4r 6420
#define CMIC_XGXS2_PLL_STATUSr 6421
#define CMIC_XGXS3_PLL_CONTROL_1r 6422
#define CMIC_XGXS3_PLL_CONTROL_2r 6423
#define CMIC_XGXS3_PLL_CONTROL_3r 6424
#define CMIC_XGXS3_PLL_CONTROL_4r 6425
#define CMIC_XGXS3_PLL_STATUSr 6426
#define CMIC_XGXS_MDIO_CONFIG_0r 6427
#define CMIC_XGXS_MDIO_CONFIG_1r 6428
#define CMIC_XGXS_MDIO_CONFIG_2r 6429
#define CMIC_XGXS_MDIO_CONFIG_3r 6430
#define CMIC_XGXS_MDIO_CONFIG_4r 6431
#define CMIC_XGXS_MDIO_CONFIG_5r 6432
#define CMIC_XGXS_MDIO_CONFIG_6r 6433
#define CMIC_XGXS_MDIO_CONFIG_7r 6434
#define CMIC_XGXS_MDIO_CONFIG_8r 6435
#define CMIC_XGXS_MDIO_CONFIG_9r 6436
#define CMIC_XGXS_MDIO_CONFIG_10r 6437
#define CMIC_XGXS_MDIO_CONFIG_11r 6438
#define CMIC_XGXS_MDIO_CONFIG_12r 6439
#define CMIC_XGXS_MDIO_CONFIG_13r 6440
#define CMIC_XGXS_MDIO_CONFIG_14r 6441
#define CMIC_XGXS_MDIO_CONFIG_15r 6442
#define CMIC_XGXS_MDIO_CONFIG_16r 6443
#define CMIC_XGXS_MDIO_CONFIG_17r 6444
#define CMIC_XGXS_MDIO_CONFIG_18r 6445
#define CMIC_XGXS_MDIO_CONFIG_19r 6446
#define CMIC_XGXS_MDIO_CONFIG_20r 6447
#define CMIC_XGXS_MDIO_CONFIG_21r 6448
#define CMIC_XGXS_MDIO_CONFIG_22r 6449
#define CMIC_XGXS_MDIO_CONFIG_23r 6450
#define CMIC_XGXS_MDIO_CONFIG_24r 6451
#define CMIC_XGXS_PLL_CONTROL_1r 6452
#define CMIC_XGXS_PLL_CONTROL_2r 6453
#define CMIC_XGXS_PLL_CONTROL_3r 6454
#define CMIC_XGXS_PLL_CONTROL_4r 6455
#define CMIC_XGXS_PLL_STATUSr 6456
#define CM_BACKGROUND_EJECT_ENABLEr 6457
#define CM_BACKGROUND_EJECT_RATEr 6458
#define CM_BACKGROUND_EJECT_STATUSr 6459
#define CM_CF0_MAX_DEPTHr 6460
#define CM_CF1_MAX_DEPTHr 6461
#define CM_CONTROL_REGISTERr 6462
#define CM_DEBUG_CONTROL_REGISTERr 6463
#define CM_DISABLED_SEGMENT_ERRORr 6464
#define CM_DISABLED_SEGMENT_ERROR_MASKr 6465
#define CM_ECC_DEBUG_0r 6466
#define CM_ECC_DEBUG_1r 6467
#define CM_ECC_ERRORr 6468
#define CM_ECC_ERROR_MASKr 6469
#define CM_ECC_STATUS0r 6470
#define CM_ECC_STATUS1r 6471
#define CM_ECC_STATUS2r 6472
#define CM_ECC_STATUS3r 6473
#define CM_ECC_STATUS4r 6474
#define CM_ECC_STATUS5r 6475
#define CM_ECC_STATUS6r 6476
#define CM_EF_FIFO_THRESHr 6477
#define CM_EF_MAX_DEPTHr 6478
#define CM_ERROR_STATUSr 6479
#define CM_ERROR_STATUS_MASKr 6480
#define CM_INTERRUPT_STATUSr 6481
#define CM_INTERRUPT_STATUS_MASKr 6482
#define CM_MANUAL_EJECT_CONFIGr 6483
#define CM_MANUAL_EJECT_LIMITr 6484
#define CM_MANUAL_EJECT_RATEr 6485
#define CM_MANUAL_EJECT_STATUSr 6486
#define CM_MEM_DEBUGr 6487
#define CM_PD_ASSIST_DEBUGr 6488
#define CM_SEGMENT_ENABLEr 6489
#define CM_SEGMENT_LIMIT_ERRORr 6490
#define CM_SEGMENT_LIMIT_ERROR_MASKr 6491
#define CM_SEGMENT_TABLE_CONFIGr 6492
#define CM_SEGMENT_TABLE_LIMITr 6493
#define CM_SEGMENT_TABLE_OCM_BASEr 6494
#define CM_SEGMENT_TABLE_PCI_BASEr 6495
#define CM_STACE_LFSR_CONTROLr 6496
#define CM_STACE_LFSR_SEEDr 6497
#define CM_TRACE_IF_LRP_CAPT_0r 6498
#define CM_TRACE_IF_LRP_CAPT_1r 6499
#define CM_TRACE_IF_LRP_CONTROLr 6500
#define CM_TRACE_IF_LRP_COUNTERr 6501
#define CM_TRACE_IF_LRP_FIELD_MASK0r 6502
#define CM_TRACE_IF_LRP_FIELD_MASK1r 6503
#define CM_TRACE_IF_LRP_FIELD_VALUE0r 6504
#define CM_TRACE_IF_LRP_FIELD_VALUE1r 6505
#define CM_TRACE_IF_OCM_P0_CAPT_0r 6506
#define CM_TRACE_IF_OCM_P0_CAPT_1r 6507
#define CM_TRACE_IF_OCM_P0_CAPT_2r 6508
#define CM_TRACE_IF_OCM_P0_CAPT_3r 6509
#define CM_TRACE_IF_OCM_P0_CAPT_4r 6510
#define CM_TRACE_IF_OCM_P0_CONTROLr 6511
#define CM_TRACE_IF_OCM_P0_COUNTERr 6512
#define CM_TRACE_IF_OCM_P0_FIELD_MASK0r 6513
#define CM_TRACE_IF_OCM_P0_FIELD_MASK1r 6514
#define CM_TRACE_IF_OCM_P0_FIELD_MASK2r 6515
#define CM_TRACE_IF_OCM_P0_FIELD_MASK3r 6516
#define CM_TRACE_IF_OCM_P0_FIELD_MASK4r 6517
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE0r 6518
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE1r 6519
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE2r 6520
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE3r 6521
#define CM_TRACE_IF_OCM_P0_FIELD_VALUE4r 6522
#define CM_TRACE_IF_OCM_P1_CAPT_0r 6523
#define CM_TRACE_IF_OCM_P1_CAPT_1r 6524
#define CM_TRACE_IF_OCM_P1_CAPT_2r 6525
#define CM_TRACE_IF_OCM_P1_CAPT_3r 6526
#define CM_TRACE_IF_OCM_P1_CAPT_4r 6527
#define CM_TRACE_IF_OCM_P1_CONTROLr 6528
#define CM_TRACE_IF_OCM_P1_COUNTERr 6529
#define CM_TRACE_IF_OCM_P1_FIELD_MASK0r 6530
#define CM_TRACE_IF_OCM_P1_FIELD_MASK1r 6531
#define CM_TRACE_IF_OCM_P1_FIELD_MASK2r 6532
#define CM_TRACE_IF_OCM_P1_FIELD_MASK3r 6533
#define CM_TRACE_IF_OCM_P1_FIELD_MASK4r 6534
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE0r 6535
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE1r 6536
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE2r 6537
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE3r 6538
#define CM_TRACE_IF_OCM_P1_FIELD_VALUE4r 6539
#define CM_TRACE_IF_STATUSr 6540
#define CM_TRACE_IF_STATUS_MASKr 6541
#define CNG0COSDROPRATEr 6542
#define CNG1COSDROPRATEr 6543
#define CNGCOSCELLLIMIT0r 6544
#define CNGCOSCELLLIMIT1r 6545
#define CNGCOSPKTLIMIT0r 6546
#define CNGCOSPKTLIMIT1r 6547
#define CNGDROPCOUNT0r 6548
#define CNGDROPCOUNT1r 6549
#define CNGDYNCELLLIMIT0r 6550
#define CNGDYNCELLLIMIT1r 6551
#define CNGPORTPKTLIMIT0r 6552
#define CNGPORTPKTLIMIT1r 6553
#define CNGTOTALDYNCELLLIMIT0r 6554
#define CNGTOTALDYNCELLLIMIT1r 6555
#define CNG_MAPr 6556
#define CNMCONTORLr 6557
#define CNMCPIDTOFCTYPE0r 6558
#define CNMCPIDTOFCTYPE1r 6559
#define CNMCPIDTOFCTYPE2r 6560
#define CNMETHERTYPEr 6561
#define CNMFTMHr 6562
#define CNMGENERALCONFIGr 6563
#define CNMINGRESSVLANEDITCMDMAP_0r 6564
#define CNMINGRESSVLANEDITCMDMAP_1r 6565
#define CNMMACSAr 6566
#define CNMPCKTCNTr 6567
#define CNMPDUr 6568
#define CNMPDUCPIDMSBr 6569
#define CNMPPHr 6570
#define CNMTIMERGRANULARITYREGr 6571
#define CNMVLANTAGr 6572
#define CNM_VERSION_CONTROLr 6573
#define CNTINTREGr 6574
#define CNTINTREGMASKr 6575
#define CNTPROCCESSOADIRECTRDRESULT0r 6576
#define CNTPROCCESSOADIRECTRDRESULT1r 6577
#define CNTPROCCESSOADIRECTRDRESULT2r 6578
#define CNTPROCCESSOARDRESULT0r 6579
#define CNTPROCCESSOARDRESULT1r 6580
#define CNTPROCCESSOARDRESULT2r 6581
#define CNTPROCCESSOBDIRECTRDRESULT0r 6582
#define CNTPROCCESSOBDIRECTRDRESULT1r 6583
#define CNTPROCCESSOBDIRECTRDRESULT2r 6584
#define CNTPROCCESSOBRDRESULT0r 6585
#define CNTPROCCESSOBRDRESULT1r 6586
#define CNTPROCCESSOBRDRESULT2r 6587
#define CNTPROCESSORAREADr 6588
#define CNTPROCESSORASHIFTCFG1r 6589
#define CNTPROCESSORBREADr 6590
#define CNTPROCESSORBSHIFTCFG1r 6591
#define CNTPROCESSORCONFIG1r 6592
#define CNTPROCESSORCONFIG2r 6593
#define CNTPROCESSORCONFIG3r 6594
#define CNTPROCESSORCONFIG4r 6595
#define CNTRLINTRLVDMODEREGr 6596
#define CNTX_AGING_LIMITr 6597
#define CNTX_LRU_ENr 6598
#define COEXISTDUPX2UNICASTBITMAP_0r 6599
#define COEXISTDUPX2UNICASTBITMAP_1r 6600
#define COE_FLOW_CONTROL_CONFIGr 6601
#define COE_VLAN_PAUSE_RX_DA_LSr 6602
#define COE_VLAN_PAUSE_RX_DA_MSr 6603
#define COE_VLAN_PAUSE_RX_ETHER_TYPEr 6604
#define COE_VLAN_PAUSE_RX_OPCODEr 6605
#define COLOR_AWAREr 6606
#define COMMAND_CONFIGr 6607
#define CONFIG_ECCr 6608
#define CONFIG_EVENT_FIFOr 6609
#define CONFIG_QPP_EVENT_BLOCKr 6610
#define CONFIG_QPP_PUP_BPr 6611
#define CONFIG_QPP_TS_BPr 6612
#define CONGESTION_STATE_BYTESr 6613
#define CONNECTIVITYMAPCHANGEEVENTREGISTERS0r 6614
#define CONNECTIVITYMAPCHANGEEVENTREGISTERS1r 6615
#define CONNECTIVITYMAPREGISTERS0r 6616
#define CONNECTIVITYMAPREGISTERS1r 6617
#define CONNECTIVITYMAPREGISTERS2r 6618
#define CONNECTIVITYMAPREGISTERS3r 6619
#define CONNECTIVITYMAPREGISTERS4r 6620
#define CONNECTIVITYMAPREGISTERS5r 6621
#define CONNECTIVITYMAPREGISTERS6r 6622
#define CONNECTIVITYMAPREGISTERS7r 6623
#define CONNECTIVITYMAPREGISTERS8r 6624
#define CONNECTIVITYMAPREGISTERS9r 6625
#define CONNECTIVITYMAPREGISTERS10r 6626
#define CONNECTIVITYMAPREGISTERS11r 6627
#define CONNECTIVITYMAPREGISTERS12r 6628
#define CONNECTIVITYMAPREGISTERS13r 6629
#define CONNECTIVITYMAPREGISTERS14r 6630
#define CONNECTIVITYMAPREGISTERS15r 6631
#define CONNECTIVITYMAPREGISTERS16r 6632
#define CONNECTIVITYMAPREGISTERS17r 6633
#define CONNECTIVITYMAPREGISTERS18r 6634
#define CONNECTIVITYMAPREGISTERS19r 6635
#define CONNECTIVITYMAPREGISTERS20r 6636
#define CONNECTIVITYMAPREGISTERS21r 6637
#define CONNECTIVITYMAPREGISTERS22r 6638
#define CONNECTIVITYMAPREGISTERS23r 6639
#define CONNECTIVITYMAPREGISTERS24r 6640
#define CONNECTIVITYMAPREGISTERS25r 6641
#define CONNECTIVITYMAPREGISTERS26r 6642
#define CONNECTIVITYMAPREGISTERS27r 6643
#define CONNECTIVITYMAPREGISTERS28r 6644
#define CONNECTIVITYMAPREGISTERS29r 6645
#define CONNECTIVITYMAPREGISTERS30r 6646
#define CONNECTIVITYMAPREGISTERS31r 6647
#define CONNECTIVITYMAPREGISTERS32r 6648
#define CONNECTIVITYMAPREGISTERS33r 6649
#define CONNECTIVITYMAPREGISTERS34r 6650
#define CONNECTIVITYMAPREGISTERS35r 6651
#define CONTEXTCELLCOUNTERr 6652
#define CONTEXTOUTBOUNDMIRRORr 6653
#define CONTROLCELLBURSTREGISTERr 6654
#define CONTROLCELLFIFOBUFFER_0r 6655
#define CONTROLCELLFIFOBUFFER_1r 6656
#define COREIDr 6657
#define CORRECTED_ECC_ERRORr 6658
#define CORRECTED_ECC_ERROR_MASKr 6659
#define COSDP_REMAP_CONTROLr 6660
#define COSLCCOUNTr 6661
#define COSMASKr 6662
#define COSMASK_CPUr 6663
#define COSMASK_CPU1r 6664
#define COSPKTCOUNTr 6665
#define COSPROFILEUSAGEr 6666
#define COSWEIGHTSr 6667
#define COS_MAP_SELr 6668
#define COS_MODEr 6669
#define COS_MODE_64r 6670
#define COS_MODE_Xr 6671
#define COS_MODE_X_64r 6672
#define COS_MODE_Yr 6673
#define COS_MODE_Y_64r 6674
#define COS_SELr 6675
#define COS_SEL_2r 6676
#define COUNTERBASEREG0r 6677
#define COUNTERBASEREG1r 6678
#define COUNTERDPMAPr 6679
#define COUNTERRANGEHIGHREG0r 6680
#define COUNTERRANGEHIGHREG1r 6681
#define COUNTERRANGELOWREG0r 6682
#define COUNTERRANGELOWREG1r 6683
#define COUNTERSFAPPORTSr 6684
#define COUNTOUTOFRANGEr 6685
#define CO_CACHE_DATA_ECC_STATUSr 6686
#define CO_ECC_DEBUGr 6687
#define CO_ECC_ERRORr 6688
#define CO_ECC_ERROR_MASKr 6689
#define CO_ERRORr 6690
#define CO_ERROR_MASKr 6691
#define CO_GLOBAL_CONFIGr 6692
#define CO_INJECT_CTRLr 6693
#define CO_INJECT_DATA0r 6694
#define CO_INJECT_DATA1r 6695
#define CO_INJECT_DATA2r 6696
#define CO_INJECT_STATUSr 6697
#define CO_INJECT_STATUS_MASKr 6698
#define CO_MEMORY_INITr 6699
#define CO_MEMORY_INIT_DONEr 6700
#define CO_MEM_DEBUGr 6701
#define CO_METER_BUCKET_OVERFLOW_STATUSr 6702
#define CO_METER_MONITOR_CONFIGr 6703
#define CO_METER_MONITOR_COUNTER_ECC_STATUSr 6704
#define CO_METER_PROFILE_ECC_STATUSr 6705
#define CO_OCM_CORRUPTED_STATUSr 6706
#define CO_PD_ASSISTr 6707
#define CO_REFRESH_OVERFLOW_ERRORr 6708
#define CO_REFRESH_OVERFLOW_ERROR_MASKr 6709
#define CO_SEGMENT_BASEr 6710
#define CO_SEGMENT_CONFIGr 6711
#define CO_SEGMENT_DISABLE_ERRORr 6712
#define CO_SEGMENT_DISABLE_ERROR_MASKr 6713
#define CO_SEGMENT_ENABLEr 6714
#define CO_SEGMENT_LIMITr 6715
#define CO_SEGMENT_MISC_CONFIG_HIr 6716
#define CO_SEGMENT_MISC_CONFIG_LOr 6717
#define CO_SEGMENT_RANGE_ERRORr 6718
#define CO_SEGMENT_RANGE_ERROR_MASKr 6719
#define CO_SEGMENT_VISIT_INTERVALr 6720
#define CO_TIMER_EXPIRED_FIFO_ECC_STATUSr 6721
#define CO_TRACE_IF_LRP_CAPT_0r 6722
#define CO_TRACE_IF_LRP_CAPT_1r 6723
#define CO_TRACE_IF_LRP_CAPT_2r 6724
#define CO_TRACE_IF_LRP_CAPT_3r 6725
#define CO_TRACE_IF_LRP_CONTROLr 6726
#define CO_TRACE_IF_LRP_COUNTERr 6727
#define CO_TRACE_IF_LRP_FIELD_MASK0r 6728
#define CO_TRACE_IF_LRP_FIELD_MASK1r 6729
#define CO_TRACE_IF_LRP_FIELD_MASK2r 6730
#define CO_TRACE_IF_LRP_FIELD_MASK3r 6731
#define CO_TRACE_IF_LRP_FIELD_VALUE0r 6732
#define CO_TRACE_IF_LRP_FIELD_VALUE1r 6733
#define CO_TRACE_IF_LRP_FIELD_VALUE2r 6734
#define CO_TRACE_IF_LRP_FIELD_VALUE3r 6735
#define CO_TRACE_IF_OCM_CAPT_0r 6736
#define CO_TRACE_IF_OCM_CAPT_1r 6737
#define CO_TRACE_IF_OCM_CAPT_2r 6738
#define CO_TRACE_IF_OCM_CONTROLr 6739
#define CO_TRACE_IF_OCM_COUNTERr 6740
#define CO_TRACE_IF_OCM_FIELD_MASK0r 6741
#define CO_TRACE_IF_OCM_FIELD_MASK1r 6742
#define CO_TRACE_IF_OCM_FIELD_MASK2r 6743
#define CO_TRACE_IF_OCM_FIELD_VALUE0r 6744
#define CO_TRACE_IF_OCM_FIELD_VALUE1r 6745
#define CO_TRACE_IF_OCM_FIELD_VALUE2r 6746
#define CO_TRACE_IF_STATUSr 6747
#define CO_TRACE_IF_STATUS_MASKr 6748
#define CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUSr 6749
#define CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUS_MASKr 6750
#define CO_WB_BUFFER_ECC_STATUSr 6751
#define CPATHBISRDBGRDDATAr 6752
#define CPB_PARITY_CONTROLr 6753
#define CPB_PARITY_STATUS_INTRr 6754
#define CPCONFIGURATIONr 6755
#define CPORT_CDC_RXFIFO_CELL_CNTr 6756
#define CPORT_CDC_RXFIFO_ECC_STATUSr 6757
#define CPORT_CDC_RXFIFO_OVRFLWr 6758
#define CPORT_CDC_TXFIFO_CELL_CNTr 6759
#define CPORT_CDC_TXFIFO_CELL_REQ_CNTr 6760
#define CPORT_CDC_TXFIFO_ECC_STATUSr 6761
#define CPORT_CDC_TXFIFO_OVRFLWr 6762
#define CPORT_CONFIGr 6763
#define CPORT_ECC_CONTROLr 6764
#define CPORT_EEE_CLOCK_GATEr 6765
#define CPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 6766
#define CPORT_EEE_COUNTER_MODEr 6767
#define CPORT_EEE_DURATION_TIMER_PULSEr 6768
#define CPORT_ENABLE_REGr 6769
#define CPORT_FAULT_LINK_STATUSr 6770
#define CPORT_FORCE_DOUBLE_BIT_ERRORr 6771
#define CPORT_FORCE_SINGLE_BIT_ERRORr 6772
#define CPORT_INTR_ENABLEr 6773
#define CPORT_INTR_STATUSr 6774
#define CPORT_LAG_FAILOVER_CONFIGr 6775
#define CPORT_LED_CHAIN_CONFIGr 6776
#define CPORT_LINKSTATUS_DOWNr 6777
#define CPORT_LINKSTATUS_DOWN_CLEARr 6778
#define CPORT_MAC_CONTROLr 6779
#define CPORT_MAC_MODEr 6780
#define CPORT_MODE_REGr 6781
#define CPORT_POWER_SAVEr 6782
#define CPORT_SGNDET_EARLYCRSr 6783
#define CPORT_SOFT_RESETr 6784
#define CPORT_SPARE0_REGr 6785
#define CPORT_TXFIFO0_ECC_STATUSr 6786
#define CPORT_TXFIFO_CELL_CNTr 6787
#define CPORT_TXFIFO_CELL_REQ_CNTr 6788
#define CPORT_TXFIFO_OVRFLWr 6789
#define CPORT_TXFIFO_PKT_DROP_CTLr 6790
#define CPORT_XGXS0_LN0_STATUS0_REGr 6791
#define CPORT_XHOL_D0r 6792
#define CPORT_XHOL_D1r 6793
#define CPORT_XHOL_D2r 6794
#define CPORT_XHOL_D3r 6795
#define CPORT_XHOL_MH0r 6796
#define CPORT_XHOL_MH1r 6797
#define CPORT_XHOL_MH2r 6798
#define CPORT_XHOL_MH3r 6799
#define CPORT_XHOL_RX_MH_DATA0r 6800
#define CPORT_XHOL_RX_MH_DATA1r 6801
#define CPORT_XHOL_RX_MH_DATA2r 6802
#define CPORT_XHOL_RX_MH_DATA3r 6803
#define CPORT_XHOL_RX_MH_MASK0r 6804
#define CPORT_XHOL_RX_MH_MASK1r 6805
#define CPORT_XHOL_RX_MH_MASK2r 6806
#define CPORT_XHOL_RX_MH_MASK3r 6807
#define CPORT_XHOL_RX_PKT_DATA0r 6808
#define CPORT_XHOL_RX_PKT_DATA1r 6809
#define CPORT_XHOL_RX_PKT_DATA2r 6810
#define CPORT_XHOL_RX_PKT_DATA3r 6811
#define CPORT_XHOL_RX_PKT_MASK0r 6812
#define CPORT_XHOL_RX_PKT_MASK1r 6813
#define CPORT_XHOL_RX_PKT_MASK2r 6814
#define CPORT_XHOL_RX_PKT_MASK3r 6815
#define CPORT_XMODID_DUAL_ENr 6816
#define CPORT_XPAUSE_D0r 6817
#define CPORT_XPAUSE_D1r 6818
#define CPORT_XPAUSE_D2r 6819
#define CPORT_XPAUSE_D3r 6820
#define CPORT_XPAUSE_MH0r 6821
#define CPORT_XPAUSE_MH1r 6822
#define CPORT_XPAUSE_MH2r 6823
#define CPORT_XPAUSE_MH3r 6824
#define CPORT_XPAUSE_RX_DA_LSr 6825
#define CPORT_XPAUSE_RX_DA_MSr 6826
#define CPORT_XPAUSE_RX_LENGTH_TYPEr 6827
#define CPORT_XPAUSE_RX_OPCODEr 6828
#define CPORT_XPAUSE_TX_PKT_XOFF_VALr 6829
#define CPORT_XPAUSE_WATCHDOG_INIT_VALr 6830
#define CPORT_XPAUSE_WATCHDOG_THRESHr 6831
#define CPORT_XTPSEr 6832
#define CPQLINKMEMDEBUGr 6833
#define CPQUEUESRANGEr 6834
#define CPQ_COS_EMPTY_REGr 6835
#define CPUASYNCHRONOUSPACKETDATAr 6836
#define CPUDATACELLA_0r 6837
#define CPUDATACELLA_1r 6838
#define CPUDATACELLA_2r 6839
#define CPUDATACELLA_3r 6840
#define CPUDATACELLA_4r 6841
#define CPUDATACELLB_0r 6842
#define CPUDATACELLB_1r 6843
#define CPUDATACELLB_2r 6844
#define CPUDATACELLB_3r 6845
#define CPUDATACELLB_4r 6846
#define CPUDATACELLC_0r 6847
#define CPUDATACELLC_1r 6848
#define CPUDATACELLC_2r 6849
#define CPUDATACELLC_3r 6850
#define CPUDATACELLC_4r 6851
#define CPUDATACELLD_0r 6852
#define CPUDATACELLD_1r 6853
#define CPUDATACELLD_2r 6854
#define CPUDATACELLD_3r 6855
#define CPUDATACELLD_4r 6856
#define CPUDATACELL_0r 6857
#define CPUDATACELL_1r 6858
#define CPUDATACELL_2r 6859
#define CPUDATACELL_3r 6860
#define CPUDATACELL_4r 6861
#define CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTERr 6862
#define CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTERr 6863
#define CPULASTHEADERr 6864
#define CPULOOKUPKEYr 6865
#define CPUMAXBUCKETr 6866
#define CPUMAXBUCKETCONFIG_64r 6867
#define CPUOLPRCYPORTDELAYCONFIGURATIONr 6868
#define CPUPACKETCONTROLr 6869
#define CPUPACKETWORDS_0r 6870
#define CPUPACKETWORDS_1r 6871
#define CPUPACKETWORDS_2r 6872
#define CPUPACKETWORDS_3r 6873
#define CPUPKTECCr 6874
#define CPUPKTMAXBUCKETr 6875
#define CPUPKTMAXBUCKETCONFIGr 6876
#define CPUPKTPORTMAXBUCKETr 6877
#define CPUPKTPORTMAXBUCKETCONFIGr 6878
#define CPUPORTMAXBUCKETr 6879
#define CPUPORTMAXBUCKETCONFIG_64r 6880
#define CPUSLOTMINTIMERr 6881
#define CPUSTREAMINGINTERFACECONFIGURATIONSr 6882
#define CPUSTREAMINGINTERFACEINTERRUPTSr 6883
#define CPUSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr 6884
#define CPUTRANSMITCELL1r 6885
#define CPUTRANSMITCELL2r 6886
#define CPUTRANSMITCELL3r 6887
#define CPUTRANSMITCELLLINKNUMBERr 6888
#define CPUTRANSMITCELLSTRIGGERr 6889
#define CPU_BWr 6890
#define CPU_CAL_CONFIGURATION_REGISTERr 6891
#define CPU_COMMANDSr 6892
#define CPU_CONTROL_0r 6893
#define CPU_CONTROL_1r 6894
#define CPU_CONTROL_2r 6895
#define CPU_CONTROL_3r 6896
#define CPU_CONTROL_4r 6897
#define CPU_CONTROL_Mr 6898
#define CPU_COS14_MASKr 6899
#define CPU_COS15_MASKr 6900
#define CPU_COS1_MASKr 6901
#define CPU_COS2_MASKr 6902
#define CPU_COS3_MASKr 6903
#define CPU_COS4_MASKr 6904
#define CPU_COS5_MASKr 6905
#define CPU_COS6_MASKr 6906
#define CPU_COS7_MASKr 6907
#define CPU_COS_CAM_BIST_CONFIGr 6908
#define CPU_COS_CAM_BIST_DBG_DATAr 6909
#define CPU_COS_CAM_BIST_STATUSr 6910
#define CPU_COS_CAM_DBGCTRLr 6911
#define CPU_COS_SELr 6912
#define CPU_COS_SEL_2r 6913
#define CPU_PRIORITY_SELr 6914
#define CPU_PRIORITY_SEL_2r 6915
#define CPU_QL_CONTROLr 6916
#define CPU_RATE1r 6917
#define CPU_RATES0r 6918
#define CPU_SLOT_COUNTr 6919
#define CPU_TS_PARITY_CONTROLr 6920
#define CPU_TS_PARITY_STATUS_INTRr 6921
#define CPU_TS_PARITY_STATUS_NACKr 6922
#define CRC32_LANE_ERR_INDICATIONr 6923
#define CRC32_LANE_VALID_INDICATIONr 6924
#define CRCDROPPEDCELLCNTr 6925
#define CRCDROPPEDPCKCNTr 6926
#define CRCERRORCOUNTERr 6927
#define CRCERRORCOUNTER0r 6928
#define CRCERRORCOUNTER1r 6929
#define CRCERRORCOUNTER2r 6930
#define CRCERRORCOUNTER3r 6931
#define CRCERRORCOUNTER4r 6932
#define CRCERRORCOUNTER5r 6933
#define CRCERRORCOUNTER6r 6934
#define CRCERRORCOUNTER7r 6935
#define CRCERRORCOUNTER8r 6936
#define CRCERRORCOUNTER9r 6937
#define CRCERRORCOUNTER10r 6938
#define CRCERRORCOUNTER11r 6939
#define CRCERRRATECONFIGURATIONREGISTER0r 6940
#define CRCERRRATECONFIGURATIONREGISTER1r 6941
#define CRCERRWEIGHTCONFIGURATIONREGISTER0r 6942
#define CRCERRWEIGHTCONFIGURATIONREGISTER1r 6943
#define CRC_APPEND_ENABLEr 6944
#define CREDITCELLSCOUNTERr 6945
#define CREDITFABRICLATENCYCOUNTERr 6946
#define CREDITOVERFLOWQUEUENUMr 6947
#define CREDITWATCHDOGCONFIGURATIONr 6948
#define CREDITWATCHDOGQUEUEBOUNDARIESr 6949
#define CREDIT_COUNTERr 6950
#define CREDIT_COUNTER_CONFIGURATION_REG1r 6951
#define CREDIT_COUNTER_CONFIGURATION_REG2r 6952
#define CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr 6953
#define CRPSACOUNTERSTSr 6954
#define CRPSACOUNTERSTS1r 6955
#define CRPSBCOUNTERSTSr 6956
#define CRPSBCOUNTERSTS1r 6957
#define CRPSCNTOVRFSTSr 6958
#define CRPSINTERRUPTREGISTERr 6959
#define CRPSINTERRUPTREGISTERMASKr 6960
#define CRPS_CNT_PROCESSOR_READr 6961
#define CRPS_CRPS_CACHE_RD_RESULTSr 6962
#define CRPS_CRPS_CNT_OVRF_STSr 6963
#define CRPS_CRPS_CNT_SRC_CFGr 6964
#define CRPS_CRPS_CNT_SRC_GROUP_SIZESr 6965
#define CRPS_CRPS_COUNTER_STS_1r 6966
#define CRPS_CRPS_DIRECT_RD_RESULTr 6967
#define CRPS_CRPS_DO_NOT_COUNT_FILTERr 6968
#define CRPS_CRPS_GENERAL_CFGr 6969
#define CRPS_CRPS_LAST_CMD_RCVDr 6970
#define CRPS_CRPS_MAX_REFRESH_CFGr 6971
#define CRPS_CRPS_ONE_ENTRY_MODE_CNT_CMDr 6972
#define CRPS_CRPS_OVTH_MEM_STS_SELr 6973
#define CRPS_CRPS_PIPE_COUNTERSr 6974
#define CRPS_CRPS_PIPE_COUNTERS_2r 6975
#define CRPS_CRPS_PREFETCH_TIMERS_CFGr 6976
#define CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFGr 6977
#define CRPS_CRPS_PRE_RD_FIFO_STS_1r 6978
#define CRPS_CRPS_SEQUENTIAL_TMR_CFGr 6979
#define CRPS_CRPS_THRESHOLDS_CFGr 6980
#define CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr 6981
#define CRPS_ERROR_INITIATION_DATAr 6982
#define CRPS_GTIMER_CONFIGURATIONr 6983
#define CRPS_GTIMER_TRIGGERr 6984
#define CRPS_INDIRECT_COMMANDr 6985
#define CRPS_INDIRECT_COMMAND_ADDRESSr 6986
#define CRPS_INDIRECT_COMMAND_DATA_INCREMENTr 6987
#define CRPS_INDIRECT_COMMAND_RD_DATAr 6988
#define CRPS_INDIRECT_COMMAND_WR_DATAr 6989
#define CRPS_INDIRECT_WR_MASKr 6990
#define CRPS_INTERRUPT_MASK_REGISTERr 6991
#define CRPS_INTERRUPT_REGISTERr 6992
#define CRPS_INTERRUPT_REGISTER_TESTr 6993
#define CRPS_PARITY_ERR_CNTr 6994
#define CRPS_PAR_ERR_INITIATEr 6995
#define CRPS_PAR_ERR_INTERRUPT_MASK_REGISTERr 6996
#define CRPS_PAR_ERR_INTERRUPT_REGISTERr 6997
#define CRPS_PAR_ERR_INTERRUPT_REGISTER_TESTr 6998
#define CRPS_PAR_ERR_MEM_MASKr 6999
#define CRPS_REG_0085r 7000
#define CRPS_REG_0086r 7001
#define CRPS_REG_0087r 7002
#define CRPS_REG_0090r 7003
#define CRPS_REG_0091r 7004
#define CRPS_REG_0092r 7005
#define CRPS_REG_0093r 7006
#define CRPS_REG_00AFr 7007
#define CRPS_REG_00CEr 7008
#define CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr 7009
#define CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr 7010
#define CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr 7011
#define CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr 7012
#define CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr 7013
#define CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr 7014
#define CRU_CONTROLr 7015
#define CRU_CPU0_POWERDOWNr 7016
#define CRU_DEBUGr 7017
#define CRU_IHOST_PWRDWN_ENr 7018
#define CRU_IHOST_PWRDWN_STATUSr 7019
#define CRWDEVENTCOUNTERr 7020
#define CSRCSEL_CHID_0r 7021
#define CSRCSEL_CHID_1r 7022
#define CSRCSEL_CHID_2r 7023
#define CSRCSEL_CHID_3r 7024
#define CSRCSEL_CHID_4r 7025
#define CSRCSEL_CHID_5r 7026
#define CSRCSEL_CHID_6r 7027
#define CSRCSEL_CHID_7r 7028
#define CSRCSEL_CHID_8r 7029
#define CSRCSEL_CHID_9r 7030
#define CSRCSEL_CHID_10r 7031
#define CSRCSEL_CHID_11r 7032
#define CSRCSEL_CHID_12r 7033
#define CSRCSEL_CHID_13r 7034
#define CSRCSEL_CHID_14r 7035
#define CSRCSEL_CHID_15r 7036
#define CSRCSEL_CHID_16r 7037
#define CSRCSEL_CHID_17r 7038
#define CSRCSEL_CHID_18r 7039
#define CSRCSEL_CHID_19r 7040
#define CSRCSEL_CHID_20r 7041
#define CSRCSEL_CHID_21r 7042
#define CSRCSEL_CHID_22r 7043
#define CSRCSEL_CHID_23r 7044
#define CSRCSEL_CHID_24r 7045
#define CSRCSEL_CHID_25r 7046
#define CSRCSEL_CHID_26r 7047
#define CSRCSEL_CHID_27r 7048
#define CSRCSEL_CHID_28r 7049
#define CSRCSEL_CHID_29r 7050
#define CSRCSEL_CHID_30r 7051
#define CSRCSEL_CHID_31r 7052
#define CSRCSEL_CHID_32r 7053
#define CSRCSEL_CHID_33r 7054
#define CSRCSEL_CHID_34r 7055
#define CSRCSEL_CHID_35r 7056
#define CSRCSEL_CHID_36r 7057
#define CSRCSEL_CHID_37r 7058
#define CSRCSEL_CHID_38r 7059
#define CSRCSEL_CHID_39r 7060
#define CSRCSEL_CHID_40r 7061
#define CSRCSEL_CHID_41r 7062
#define CSRCSEL_CHID_42r 7063
#define CSRCSEL_CHID_43r 7064
#define CSRCSEL_CHID_44r 7065
#define CSRCSEL_CHID_45r 7066
#define CSRCSEL_CHID_46r 7067
#define CSRCSEL_CHID_47r 7068
#define CSRCSEL_CHID_48r 7069
#define CSRCSEL_CHID_49r 7070
#define CSRCSEL_CHID_50r 7071
#define CSRCSEL_CHID_51r 7072
#define CSRCSEL_CHID_52r 7073
#define CSRCSEL_CHID_53r 7074
#define CSRCSEL_CHID_54r 7075
#define CSRCSEL_CHID_55r 7076
#define CSRCSEL_CHID_56r 7077
#define CSRCSEL_CHID_57r 7078
#define CSRCSEL_CHID_58r 7079
#define CSRCSEL_CHID_59r 7080
#define CSRCSEL_CHID_60r 7081
#define CSRCSEL_CHID_61r 7082
#define CSRCSEL_CHID_62r 7083
#define CSRCSEL_CHID_63r 7084
#define CS_ACE_BYTE_THRESHOLDr 7085
#define CS_ACE_CTRLr 7086
#define CS_ACE_EVENT_THRESHOLDr 7087
#define CS_ACE_RANDOM_SEEDr 7088
#define CS_BRICK_TMr 7089
#define CS_COLLISION_ERRORr 7090
#define CS_COLLISION_ERROR_MASKr 7091
#define CS_CONFIG0r 7092
#define CS_CONFIG_BACKGROUND_ENABLEr 7093
#define CS_CONFIG_BACKGROUND_RATEr 7094
#define CS_CONFIG_SHIFT_SEG15_TO_SEG0r 7095
#define CS_CONFIG_SHIFT_SEG31_TO_SEG16r 7096
#define CS_DEBUGr 7097
#define CS_DEBUG_CNTR0_ADDRr 7098
#define CS_DEBUG_CNTR0_AMOUNT_HIGHr 7099
#define CS_DEBUG_CNTR0_AMOUNT_LOWr 7100
#define CS_DEBUG_CNTR0_EVENT_HIGHr 7101
#define CS_DEBUG_CNTR0_EVENT_LOWr 7102
#define CS_DEBUG_CNTR1_ADDRr 7103
#define CS_DEBUG_CNTR1_AMOUNT_HIGHr 7104
#define CS_DEBUG_CNTR1_AMOUNT_LOWr 7105
#define CS_DEBUG_CNTR1_EVENT_HIGHr 7106
#define CS_DEBUG_CNTR1_EVENT_LOWr 7107
#define CS_DEBUG_CNTR2_ADDRr 7108
#define CS_DEBUG_CNTR2_AMOUNT_HIGHr 7109
#define CS_DEBUG_CNTR2_AMOUNT_LOWr 7110
#define CS_DEBUG_CNTR2_EVENT_HIGHr 7111
#define CS_DEBUG_CNTR2_EVENT_LOWr 7112
#define CS_DEBUG_CNTR3_ADDRr 7113
#define CS_DEBUG_CNTR3_AMOUNT_HIGHr 7114
#define CS_DEBUG_CNTR3_AMOUNT_LOWr 7115
#define CS_DEBUG_CNTR3_EVENT_HIGHr 7116
#define CS_DEBUG_CNTR3_EVENT_LOWr 7117
#define CS_DEBUG_CNTR_HALTr 7118
#define CS_DEBUG_CNTR_INJECTr 7119
#define CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr 7120
#define CS_DEBUG_CNTR_INJECT_VALUESr 7121
#define CS_DEBUG_CNTR_UPDATEr 7122
#define CS_DMA_FIFO_CONFIGr 7123
#define CS_DMA_FIFO_CTRLr 7124
#define CS_DMA_FIFO_TMr 7125
#define CS_DMA_MESSAGE_SIZEr 7126
#define CS_DROP_ERRORr 7127
#define CS_DROP_ERROR_MASKr 7128
#define CS_ECC_DEBUG0r 7129
#define CS_ECC_ERRORr 7130
#define CS_ECC_STATUS0r 7131
#define CS_ECC_STATUS1r 7132
#define CS_ECC_STATUS2r 7133
#define CS_ECC_STATUS3r 7134
#define CS_ECC_STATUS4r 7135
#define CS_ECC_STATUS5r 7136
#define CS_ECC_STATUS6r 7137
#define CS_ECC_STATUS7r 7138
#define CS_ECC_STATUS8r 7139
#define CS_ECC_STATUS9r 7140
#define CS_ECC_STATUS10r 7141
#define CS_ECC_STATUS11r 7142
#define CS_ECC_STATUS12r 7143
#define CS_ECC_STATUS13r 7144
#define CS_ECC_STATUS14r 7145
#define CS_ECC_STATUS15r 7146
#define CS_ECC_STATUS16r 7147
#define CS_ECC_STATUS17r 7148
#define CS_EJECT_OVERFLOW_ERRORr 7149
#define CS_EJECT_OVERFLOW_ERROR_MASKr 7150
#define CS_EJECT_THRESH_ERRORr 7151
#define CS_EJECT_THRESH_ERROR_MASKr 7152
#define CS_MANUAL_EJECT_COMMIT_TIMERr 7153
#define CS_MANUAL_EJECT_CONFIG0r 7154
#define CS_MANUAL_EJECT_CONFIG1r 7155
#define CS_MANUAL_EJECT_CONFIG2r 7156
#define CS_MANUAL_EJECT_CONFIG3r 7157
#define CS_MANUAL_EJECT_CTRLr 7158
#define CS_MESSAGE_READYr 7159
#define CS_MESSAGE_READY_MASKr 7160
#define CS_PARITY_DEBUG0r 7161
#define CS_PARITY_DEBUG1r 7162
#define CS_PARITY_ERRORr 7163
#define CS_PARITY_ERROR_MASKr 7164
#define CS_THRESHOLD_EVENTr 7165
#define CS_THRESHOLD_EVENT_MASKr 7166
#define CS_UNMAPPED_ERRORr 7167
#define CS_UNMAPPED_ERROR_MASKr 7168
#define CTRL_DA1r 7169
#define CTRL_DA2r 7170
#define CTRL_DA3r 7171
#define CTRL_DA4r 7172
#define CTRL_DA5r 7173
#define CTRL_DA6r 7174
#define CTRL_ETHERTYPE1r 7175
#define CTRL_ETHERTYPE2r 7176
#define CTR_DEQ_DEBUGr 7177
#define CTR_DEQ_DTYPE_TBL0r 7178
#define CTR_DEQ_DTYPE_TBL1r 7179
#define CTR_DEQ_DTYPE_TBL2r 7180
#define CTR_DEQ_STATS_CFGr 7181
#define CTR_DEQ_STATUS_ECC_STATUSr 7182
#define CTR_ECC_DEBUGr 7183
#define CTR_ENQ_DEBUGr 7184
#define CTR_ENQ_STATS_CFGr 7185
#define CTR_ERRORr 7186
#define CTR_ERROR_MASKr 7187
#define CTR_FLEX_CNT_ECC_STATUSr 7188
#define CTR_MEM_CFGr 7189
#define CTR_MEM_DEBUGr 7190
#define CTR_MEM_TMr 7191
#define CTR_Q_STATS_MAPr 7192
#define CTR_RQE_FIFO_ECC_STATUSr 7193
#define CTR_SEGMENT_STARTr 7194
#define CTR_SYS_CONTROLr 7195
#define CUSTOMCONFIGr 7196
#define CWINTEQr 7197
#define CWINTMSKr 7198
#define CWINTQSTr 7199
#define CWINTS_CHID_0r 7200
#define CWINTS_CHID_1r 7201
#define CWINTS_CHID_2r 7202
#define CWINTS_CHID_3r 7203
#define CWINTS_CHID_4r 7204
#define CWINTS_CHID_5r 7205
#define CWINTS_CHID_6r 7206
#define CWINTS_CHID_7r 7207
#define CWINTS_CHID_8r 7208
#define CWINTS_CHID_9r 7209
#define CWINTS_CHID_10r 7210
#define CWINTS_CHID_11r 7211
#define CWINTS_CHID_12r 7212
#define CWINTS_CHID_13r 7213
#define CWINTS_CHID_14r 7214
#define CWINTS_CHID_15r 7215
#define CWINTS_CHID_16r 7216
#define CWINTS_CHID_17r 7217
#define CWINTS_CHID_18r 7218
#define CWINTS_CHID_19r 7219
#define CWINTS_CHID_20r 7220
#define CWINTS_CHID_21r 7221
#define CWINTS_CHID_22r 7222
#define CWINTS_CHID_23r 7223
#define CWINTS_CHID_24r 7224
#define CWINTS_CHID_25r 7225
#define CWINTS_CHID_26r 7226
#define CWINTS_CHID_27r 7227
#define CWINTS_CHID_28r 7228
#define CWINTS_CHID_29r 7229
#define CWINTS_CHID_30r 7230
#define CWINTS_CHID_31r 7231
#define CWINTS_CHID_32r 7232
#define CWINTS_CHID_33r 7233
#define CWINTS_CHID_34r 7234
#define CWINTS_CHID_35r 7235
#define CWINTS_CHID_36r 7236
#define CWINTS_CHID_37r 7237
#define CWINTS_CHID_38r 7238
#define CWINTS_CHID_39r 7239
#define CWINTS_CHID_40r 7240
#define CWINTS_CHID_41r 7241
#define CWINTS_CHID_42r 7242
#define CWINTS_CHID_43r 7243
#define CWINTS_CHID_44r 7244
#define CWINTS_CHID_45r 7245
#define CWINTS_CHID_46r 7246
#define CWINTS_CHID_47r 7247
#define CWINTS_CHID_48r 7248
#define CWINTS_CHID_49r 7249
#define CWINTS_CHID_50r 7250
#define CWINTS_CHID_51r 7251
#define CWINTS_CHID_52r 7252
#define CWINTS_CHID_53r 7253
#define CWINTS_CHID_54r 7254
#define CWINTS_CHID_55r 7255
#define CWINTS_CHID_56r 7256
#define CWINTS_CHID_57r 7257
#define CWINTS_CHID_58r 7258
#define CWINTS_CHID_59r 7259
#define CWINTS_CHID_60r 7260
#define CWINTS_CHID_61r 7261
#define CWINTS_CHID_62r 7262
#define CWINTS_CHID_63r 7263
#define CW_PD_CELL_CTRLr 7264
#define CW_PD_CELL_GOr 7265
#define CW_PE_CELL_CTRLr 7266
#define CW_PE_CELL_GOr 7267
#define CW_PKT_CELL_DATA0r 7268
#define CW_PKT_CELL_DATA1r 7269
#define CW_PKT_CELL_DATA2r 7270
#define CW_PKT_CELL_DATA3r 7271
#define CW_PKT_CELL_DATA4r 7272
#define CW_PKT_CELL_DATA5r 7273
#define CW_PKT_CELL_DATA6r 7274
#define CW_PKT_CELL_DATA7r 7275
#define CW_PKT_CELL_DATA8r 7276
#define CW_PKT_CELL_DATA9r 7277
#define CW_PKT_CELL_DATA10r 7278
#define CW_PKT_CELL_DATA11r 7279
#define CW_PKT_CELL_DATA12r 7280
#define CW_PKT_CELL_DATA13r 7281
#define CW_PKT_CELL_DATA14r 7282
#define CW_PKT_CELL_DATA15r 7283
#define CW_PKT_CELL_DATA16r 7284
#define CW_PKT_CELL_DATA17r 7285
#define CW_PKT_CELL_DATA18r 7286
#define CW_PKT_CELL_DATA19r 7287
#define CW_PKT_CELL_DATA20r 7288
#define CW_PKT_CELL_DATA21r 7289
#define CW_PKT_CELL_DATA22r 7290
#define CW_PKT_CELL_DATA23r 7291
#define CW_PKT_CELL_DATA24r 7292
#define CW_PKT_CELL_DATA25r 7293
#define CW_PKT_CELL_DATA26r 7294
#define CW_PKT_CELL_DATA27r 7295
#define CW_PKT_CELL_DATA28r 7296
#define CW_PKT_CELL_DATA29r 7297
#define CW_PKT_CELL_DATA30r 7298
#define CW_PKT_CELL_DATA31r 7299
#define CX_BIT_BANG_TAP_CONTROLr 7300
#define CX_BS_PLL_AUX_CTRLr 7301
#define CX_BS_PLL_CHANNEL_0r 7302
#define CX_BS_PLL_CHANNEL_1r 7303
#define CX_BS_PLL_CHANNEL_2r 7304
#define CX_BS_PLL_CHANNEL_3r 7305
#define CX_BS_PLL_CHANNEL_4r 7306
#define CX_BS_PLL_CHANNEL_5r 7307
#define CX_BS_PLL_CONTROLr 7308
#define CX_BS_PLL_GAINr 7309
#define CX_BS_PLL_NDIV_FRACTIONr 7310
#define CX_BS_PLL_NDIV_INTEGERr 7311
#define CX_BS_PLL_PREDIVr 7312
#define CX_BS_PLL_RESETr 7313
#define CX_BS_PLL_SSC_CTRLr 7314
#define CX_BS_PLL_SSC_LIMITr 7315
#define CX_BS_PLL_STATUSr 7316
#define CX_CONFIGr 7317
#define CX_DDR03_PLL_AUX_CTRLr 7318
#define CX_DDR03_PLL_CHANNEL_0r 7319
#define CX_DDR03_PLL_CHANNEL_1r 7320
#define CX_DDR03_PLL_CHANNEL_2r 7321
#define CX_DDR03_PLL_CHANNEL_3r 7322
#define CX_DDR03_PLL_CHANNEL_4r 7323
#define CX_DDR03_PLL_CHANNEL_5r 7324
#define CX_DDR03_PLL_CONTROLr 7325
#define CX_DDR03_PLL_GAINr 7326
#define CX_DDR03_PLL_NDIV_FRACTIONr 7327
#define CX_DDR03_PLL_NDIV_INTEGERr 7328
#define CX_DDR03_PLL_PREDIVr 7329
#define CX_DDR03_PLL_RESETr 7330
#define CX_DDR03_PLL_SSC_CTRLr 7331
#define CX_DDR03_PLL_SSC_LIMITr 7332
#define CX_DDR0_PLL_STATUSr 7333
#define CX_DDR1_PLL_STATUSr 7334
#define CX_DDR2_PLL_STATUSr 7335
#define CX_DDR3_PLL_STATUSr 7336
#define CX_DEBUG_LED_INITIAL_DELAYr 7337
#define CX_DEBUG_LED_LENGTH_0r 7338
#define CX_DEBUG_LED_LENGTH_1r 7339
#define CX_DEBUG_LED_LENGTH_2r 7340
#define CX_DEBUG_LED_LENGTH_3r 7341
#define CX_DEBUG_LED_LENGTH_4r 7342
#define CX_DEBUG_LED_LENGTH_5r 7343
#define CX_DEBUG_LED_LENGTH_6r 7344
#define CX_DEBUG_LED_LENGTH_7r 7345
#define CX_DEBUG_LED_LENGTH_8r 7346
#define CX_DEBUG_LED_LENGTH_9r 7347
#define CX_DEBUG_LED_LENGTH_10r 7348
#define CX_DEBUG_LED_LENGTH_11r 7349
#define CX_DEBUG_LED_LENGTH_12r 7350
#define CX_DEBUG_LED_LENGTH_13r 7351
#define CX_DEBUG_LED_LENGTH_14r 7352
#define CX_DEBUG_LED_LENGTH_15r 7353
#define CX_DEBUG_LED_LENGTH_16r 7354
#define CX_DEBUG_LED_LENGTH_17r 7355
#define CX_DEBUG_LED_LENGTH_18r 7356
#define CX_DEBUG_LED_LENGTH_19r 7357
#define CX_DEBUG_LED_LENGTH_20r 7358
#define CX_DEBUG_LED_LENGTH_21r 7359
#define CX_DEBUG_LED_LENGTH_22r 7360
#define CX_DEBUG_LED_LENGTH_23r 7361
#define CX_DEBUG_LED_LENGTH_24r 7362
#define CX_DEBUG_LED_LENGTH_25r 7363
#define CX_DEBUG_LED_LENGTH_26r 7364
#define CX_DEBUG_LED_LENGTH_27r 7365
#define CX_DEBUG_LED_LENGTH_28r 7366
#define CX_DEBUG_LED_LENGTH_29r 7367
#define CX_DEBUG_LED_LENGTH_30r 7368
#define CX_DEBUG_LED_LENGTH_31r 7369
#define CX_DEBUG_LED_LENGTH_32r 7370
#define CX_DEBUG_LED_LENGTH_33r 7371
#define CX_DEBUG_LED_LENGTH_34r 7372
#define CX_DEBUG_LED_LENGTH_35r 7373
#define CX_DEBUG_LED_LENGTH_36r 7374
#define CX_DEBUG_LED_LENGTH_37r 7375
#define CX_DEBUG_LED_LENGTH_38r 7376
#define CX_DEBUG_LED_LENGTH_39r 7377
#define CX_DEBUG_LED_LENGTH_40r 7378
#define CX_DEBUG_LED_LENGTH_41r 7379
#define CX_DEBUG_LED_LENGTH_42r 7380
#define CX_DEBUG_LED_LENGTH_43r 7381
#define CX_DEBUG_LED_LENGTH_44r 7382
#define CX_DEBUG_LED_LENGTH_45r 7383
#define CX_DEBUG_LED_LENGTH_46r 7384
#define CX_DEBUG_LED_LENGTH_47r 7385
#define CX_DEBUG_LED_LENGTH_48r 7386
#define CX_DEBUG_LED_LENGTH_49r 7387
#define CX_DEBUG_LED_LENGTH_50r 7388
#define CX_DEBUG_LED_LENGTH_51r 7389
#define CX_DEBUG_LED_LENGTH_52r 7390
#define CX_DEBUG_LED_LENGTH_53r 7391
#define CX_DEBUG_LED_LENGTH_54r 7392
#define CX_DEBUG_LED_LENGTH_55r 7393
#define CX_DEBUG_LED_LENGTH_56r 7394
#define CX_DEBUG_LED_LENGTH_57r 7395
#define CX_DEBUG_LED_LENGTH_58r 7396
#define CX_DEBUG_LED_LENGTH_59r 7397
#define CX_DEBUG_LED_LENGTH_60r 7398
#define CX_DEBUG_LED_LENGTH_61r 7399
#define CX_DEBUG_LED_LENGTH_62r 7400
#define CX_DEBUG_LED_LENGTH_63r 7401
#define CX_DEBUG_LED_SCAN_SELECT_0r 7402
#define CX_DEBUG_LED_SCAN_SELECT_1r 7403
#define CX_DEBUG_LED_SCAN_SELECT_2r 7404
#define CX_DEBUG_LED_SCAN_SELECT_3r 7405
#define CX_DEBUG_LED_SCAN_SELECT_4r 7406
#define CX_DEBUG_LED_SCAN_SELECT_5r 7407
#define CX_GLOBAL_DEBUGr 7408
#define CX_GPIO_DIRECTION_0r 7409
#define CX_GPIO_DIRECTION_1r 7410
#define CX_GPIO_INPUT_0r 7411
#define CX_GPIO_INPUT_1r 7412
#define CX_GPIO_OUTPUT_0r 7413
#define CX_GPIO_OUTPUT_1r 7414
#define CX_HPP_PLL_AUX_CTRLr 7415
#define CX_HPP_PLL_CHANNEL_0r 7416
#define CX_HPP_PLL_CHANNEL_1r 7417
#define CX_HPP_PLL_CHANNEL_2r 7418
#define CX_HPP_PLL_CHANNEL_3r 7419
#define CX_HPP_PLL_CHANNEL_4r 7420
#define CX_HPP_PLL_CHANNEL_5r 7421
#define CX_HPP_PLL_CONTROLr 7422
#define CX_HPP_PLL_GAINr 7423
#define CX_HPP_PLL_NDIV_FRACTIONr 7424
#define CX_HPP_PLL_NDIV_INTEGERr 7425
#define CX_HPP_PLL_PREDIVr 7426
#define CX_HPP_PLL_RESETr 7427
#define CX_HPP_PLL_SSC_CTRLr 7428
#define CX_HPP_PLL_SSC_LIMITr 7429
#define CX_HPP_PLL_STATUSr 7430
#define CX_MAC_PLL_AUX_CTRLr 7431
#define CX_MAC_PLL_CHANNEL_0r 7432
#define CX_MAC_PLL_CHANNEL_1r 7433
#define CX_MAC_PLL_CHANNEL_2r 7434
#define CX_MAC_PLL_CHANNEL_3r 7435
#define CX_MAC_PLL_CHANNEL_4r 7436
#define CX_MAC_PLL_CHANNEL_5r 7437
#define CX_MAC_PLL_CONTROLr 7438
#define CX_MAC_PLL_GAINr 7439
#define CX_MAC_PLL_NDIV_FRACTIONr 7440
#define CX_MAC_PLL_NDIV_INTEGERr 7441
#define CX_MAC_PLL_PREDIVr 7442
#define CX_MAC_PLL_RESETr 7443
#define CX_MAC_PLL_SSC_CTRLr 7444
#define CX_MAC_PLL_SSC_LIMITr 7445
#define CX_MAC_PLL_STATUSr 7446
#define CX_PD_ASSIST_DEBUGr 7447
#define CX_PHY_PORT_CONFIGr 7448
#define CX_PLL_CTRLr 7449
#define CX_PLL_LOCK_LOST_STATUSr 7450
#define CX_PLL_LOCK_LOST_STATUS_MASKr 7451
#define CX_PVT_MON_CONTROL_0r 7452
#define CX_PVT_MON_CONTROL_1r 7453
#define CX_PVT_MON_THERMAL_DATAr 7454
#define CX_ROV_CONTROL_STATUSr 7455
#define CX_SD_MAP_0r 7456
#define CX_SD_MAP_1r 7457
#define CX_SD_MAP_2r 7458
#define CX_SD_MAP_3r 7459
#define CX_SD_MAP_4r 7460
#define CX_SD_MAP_5r 7461
#define CX_SD_MAP_6r 7462
#define CX_SD_MAP_7r 7463
#define CX_SD_MAP_8r 7464
#define CX_SD_MAP_9r 7465
#define CX_SD_MAP_10r 7466
#define CX_SD_MAP_11r 7467
#define CX_SD_MAP_12r 7468
#define CX_SD_MAP_13r 7469
#define CX_SD_MAP_14r 7470
#define CX_SD_MAP_15r 7471
#define CX_SD_MAP_16r 7472
#define CX_SD_MAP_17r 7473
#define CX_SD_MAP_18r 7474
#define CX_SD_MAP_19r 7475
#define CX_SD_MAP_20r 7476
#define CX_SD_MAP_21r 7477
#define CX_SD_MAP_22r 7478
#define CX_SD_MAP_23r 7479
#define CX_SD_MAP_24r 7480
#define CX_SD_MAP_25r 7481
#define CX_SD_MAP_26r 7482
#define CX_SD_MAP_27r 7483
#define CX_SE0_PLL_CHANNEL_0r 7484
#define CX_SE0_PLL_CHANNEL_1r 7485
#define CX_SE0_PLL_CHANNEL_2r 7486
#define CX_SE0_PLL_CHANNEL_3r 7487
#define CX_SE0_PLL_CHANNEL_4r 7488
#define CX_SE0_PLL_CHANNEL_5r 7489
#define CX_SE0_PLL_CONTROLr 7490
#define CX_SE0_PLL_GAINr 7491
#define CX_SE0_PLL_NDIV_FRACTIONr 7492
#define CX_SE0_PLL_NDIV_INTEGERr 7493
#define CX_SE0_PLL_PREDIVr 7494
#define CX_SE0_PLL_RESETr 7495
#define CX_SE0_PLL_SSC_CTRLr 7496
#define CX_SE0_PLL_SSC_LIMITr 7497
#define CX_SE0_PLL_STATUSr 7498
#define CX_SE1_PLL_CHANNEL_0r 7499
#define CX_SE1_PLL_CHANNEL_1r 7500
#define CX_SE1_PLL_CHANNEL_2r 7501
#define CX_SE1_PLL_CHANNEL_3r 7502
#define CX_SE1_PLL_CHANNEL_4r 7503
#define CX_SE1_PLL_CHANNEL_5r 7504
#define CX_SE1_PLL_CONTROLr 7505
#define CX_SE1_PLL_GAINr 7506
#define CX_SE1_PLL_NDIV_FRACTIONr 7507
#define CX_SE1_PLL_NDIV_INTEGERr 7508
#define CX_SE1_PLL_PREDIVr 7509
#define CX_SE1_PLL_RESETr 7510
#define CX_SE1_PLL_SSC_CTRLr 7511
#define CX_SE1_PLL_SSC_LIMITr 7512
#define CX_SE1_PLL_STATUSr 7513
#define CX_SIG_DETECTr 7514
#define CX_SOFT_RESET_0r 7515
#define CX_SOFT_RESET_1r 7516
#define CX_SWS_PLL_AUX_CTRLr 7517
#define CX_SWS_PLL_CHANNEL_0r 7518
#define CX_SWS_PLL_CHANNEL_1r 7519
#define CX_SWS_PLL_CHANNEL_2r 7520
#define CX_SWS_PLL_CHANNEL_3r 7521
#define CX_SWS_PLL_CHANNEL_4r 7522
#define CX_SWS_PLL_CHANNEL_5r 7523
#define CX_SWS_PLL_CONTROLr 7524
#define CX_SWS_PLL_GAINr 7525
#define CX_SWS_PLL_NDIV_FRACTIONr 7526
#define CX_SWS_PLL_NDIV_INTEGERr 7527
#define CX_SWS_PLL_PREDIVr 7528
#define CX_SWS_PLL_RESETr 7529
#define CX_SWS_PLL_SSC_CTRLr 7530
#define CX_SWS_PLL_SSC_LIMITr 7531
#define CX_SWS_PLL_STATUSr 7532
#define CX_SW_OPTr 7533
#define CX_SYNCE_CONFIGr 7534
#define CX_TAP_CONTROLr 7535
#define CX_TAP_READ_DATAr 7536
#define CX_TAP_WRITE_DATAr 7537
#define CX_TMU_PLL_AUX_CTRLr 7538
#define CX_TMU_PLL_CHANNEL_0r 7539
#define CX_TMU_PLL_CHANNEL_1r 7540
#define CX_TMU_PLL_CHANNEL_2r 7541
#define CX_TMU_PLL_CHANNEL_3r 7542
#define CX_TMU_PLL_CHANNEL_4r 7543
#define CX_TMU_PLL_CHANNEL_5r 7544
#define CX_TMU_PLL_CONTROLr 7545
#define CX_TMU_PLL_GAINr 7546
#define CX_TMU_PLL_NDIV_FRACTIONr 7547
#define CX_TMU_PLL_NDIV_INTEGERr 7548
#define CX_TMU_PLL_PREDIVr 7549
#define CX_TMU_PLL_RESETr 7550
#define CX_TMU_PLL_SSC_CTRLr 7551
#define CX_TMU_PLL_SSC_LIMITr 7552
#define CX_TMU_PLL_STATUSr 7553
#define CX_TOP_PD_ASSIST_CONTROL_DEBUGr 7554
#define CX_TOP_PD_ASSIST_STATUS_DEBUGr 7555
#define CX_TS_COMPr 7556
#define CX_TS_PLL_AUX_CTRLr 7557
#define CX_TS_PLL_CHANNEL_0r 7558
#define CX_TS_PLL_CHANNEL_1r 7559
#define CX_TS_PLL_CHANNEL_2r 7560
#define CX_TS_PLL_CHANNEL_3r 7561
#define CX_TS_PLL_CHANNEL_4r 7562
#define CX_TS_PLL_CHANNEL_5r 7563
#define CX_TS_PLL_CONTROLr 7564
#define CX_TS_PLL_GAINr 7565
#define CX_TS_PLL_NDIV_FRACTIONr 7566
#define CX_TS_PLL_NDIV_INTEGERr 7567
#define CX_TS_PLL_PREDIVr 7568
#define CX_TS_PLL_RESETr 7569
#define CX_TS_PLL_SSC_CTRLr 7570
#define CX_TS_PLL_SSC_LIMITr 7571
#define CX_TS_PLL_STATUSr 7572
#define CX_WC_PLL_CHANNEL_0r 7573
#define CX_WC_PLL_CHANNEL_1r 7574
#define CX_WC_PLL_CHANNEL_2r 7575
#define CX_WC_PLL_CHANNEL_3r 7576
#define CX_WC_PLL_CHANNEL_4r 7577
#define CX_WC_PLL_CHANNEL_5r 7578
#define CX_WC_PLL_CONTROLr 7579
#define CX_WC_PLL_GAINr 7580
#define CX_WC_PLL_NDIV_FRACTIONr 7581
#define CX_WC_PLL_NDIV_INTEGERr 7582
#define CX_WC_PLL_PREDIVr 7583
#define CX_WC_PLL_RESETr 7584
#define CX_WC_PLL_SSC_CTRLr 7585
#define CX_WC_PLL_SSC_LIMITr 7586
#define CX_WC_PLL_STATUSr 7587
#define DATAQUEUEEGQTHRESHOLDr 7588
#define DBGETHKEYr 7589
#define DBGFEMr 7590
#define DBGFEM0KEYr 7591
#define DBGFEM1KEYr 7592
#define DBGFEM2KEYr 7593
#define DBGFEM3KEYr 7594
#define DBGFEM4KEYr 7595
#define DBGFEM5KEYr 7596
#define DBGFEM6KEYr 7597
#define DBGFEM7KEYr 7598
#define DBGFEM_STATUSr 7599
#define DBGFERTRAPr 7600
#define DBGFLPFIFOr 7601
#define DBGFLPTRAP0r 7602
#define DBGFLPTRAP1r 7603
#define DBGFLPTRAP2r 7604
#define DBGFREEZEFEMr 7605
#define DBGIPV4KEYr 7606
#define DBGIPV6KEYr 7607
#define DBGKEYAr 7608
#define DBGKEYBr 7609
#define DBGLASTRESOLVEDTRAPr 7610
#define DBGLASTTRAPCHANGEDESTINATIONr 7611
#define DBGLLRTRAP0r 7612
#define DBGLLRTRAP1r 7613
#define DBGPROGRAMSELECTIONMAPr 7614
#define DBGSELECTEDPROGRAMr 7615
#define DBG_FEM0r 7616
#define DBG_FEM1r 7617
#define DBG_FEM2r 7618
#define DBG_FEM3r 7619
#define DBG_FEM4r 7620
#define DBG_FEM5r 7621
#define DBG_FEM6r 7622
#define DBG_FEM7r 7623
#define DCH_CELL_TYPE_ERR_SRCr 7624
#define DCH_CPU_DATA_CELL_APr 7625
#define DCH_CPU_DATA_CELL_ASr 7626
#define DCH_CPU_DATA_CELL_BPr 7627
#define DCH_CPU_DATA_CELL_BSr 7628
#define DCH_DCH_DROPPED_LOW_MUL_CNT_Pr 7629
#define DCH_DCH_DROPPED_LOW_MUL_CNT_Sr 7630
#define DCH_DCH_LOCAL_GCI_TYPE_0_TH_Pr 7631
#define DCH_DCH_LOCAL_GCI_TYPE_0_TH_Sr 7632
#define DCH_DCH_LOCAL_GCI_TYPE_1_TH_Pr 7633
#define DCH_DCH_LOCAL_GCI_TYPE_1_TH_Sr 7634
#define DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Pr 7635
#define DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Sr 7636
#define DCH_DCH_REORD_DISCARD_COUNTER_Pr 7637
#define DCH_DCH_REORD_DISCARD_COUNTER_Sr 7638
#define DCH_DCH_TOTAL_CELL_CNT_Pr 7639
#define DCH_DCH_TOTAL_CELL_CNT_Sr 7640
#define DCH_DCH_TOTAL_OUT_CELL_CNT_Pr 7641
#define DCH_DCH_TOTAL_OUT_CELL_CNT_Sr 7642
#define DCH_DCMM_FLOW_CNTROL_CNTr 7643
#define DCH_DCMU_FLOW_CNTROL_CNTr 7644
#define DCH_DROP_LOW_PRI_CNT_Pr 7645
#define DCH_DROP_LOW_PRI_CNT_Sr 7646
#define DCH_ECC_1B_ERR_ADDRr 7647
#define DCH_ECC_1B_ERR_CNTr 7648
#define DCH_ECC_2B_ERR_ADDRr 7649
#define DCH_ECC_2B_ERR_CNTr 7650
#define DCH_ECC_ERR_MONITOR_MEM_MASKr 7651
#define DCH_ERROR_FILTERr 7652
#define DCH_ERROR_FILTER_CNT_Pr 7653
#define DCH_ERROR_FILTER_CNT_Sr 7654
#define DCH_ERROR_FILTER_MASKr 7655
#define DCH_ERROR_FILTER_MASK_ENr 7656
#define DCH_ERROR_INITIATION_DATAr 7657
#define DCH_FE_1600_B_0_ENABLERSr 7658
#define DCH_FIFO_DISCARD_COUNTER_Pr 7659
#define DCH_FIFO_DISCARD_COUNTER_Sr 7660
#define DCH_FILTER_MATCH_INPUT_LINKr 7661
#define DCH_GEN_ERR_MEMr 7662
#define DCH_GTIMER_CONFIGURATIONr 7663
#define DCH_GTIMER_TRIGGERr 7664
#define DCH_INTERRUPT_MASK_REGISTERr 7665
#define DCH_INTERRUPT_MASK_REGISTER_1r 7666
#define DCH_INTERRUPT_MASK_REGISTER_2r 7667
#define DCH_INTERRUPT_REGISTERr 7668
#define DCH_INTERRUPT_REGISTER_1r 7669
#define DCH_INTERRUPT_REGISTER_2r 7670
#define DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Pr 7671
#define DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Sr 7672
#define DCH_LINK_LEVEL_FLOW_CONTROL_Pr 7673
#define DCH_LINK_LEVEL_FLOW_CONTROL_Sr 7674
#define DCH_LINK_UP_STATUS_FROM_DCHPr 7675
#define DCH_LINK_UP_STATUS_FROM_DCHSr 7676
#define DCH_LOW_PR_MUL_0r 7677
#define DCH_LOW_PR_MUL_1r 7678
#define DCH_MID_PR_MUL_0r 7679
#define DCH_MID_PR_MUL_1r 7680
#define DCH_PARITY_ERR_ADDRr 7681
#define DCH_PARITY_ERR_CNTr 7682
#define DCH_PETRA_BMPr 7683
#define DCH_PETRA_PIPE_BMPr 7684
#define DCH_PROGRAMMABLE_CELLS_COUNTER_Pr 7685
#define DCH_PROGRAMMABLE_CELLS_COUNTER_Sr 7686
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_0r 7687
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_1r 7688
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_2r 7689
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r 7690
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r 7691
#define DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_2r 7692
#define DCH_REG_0050r 7693
#define DCH_REG_0051r 7694
#define DCH_REG_0052r 7695
#define DCH_REG_0054r 7696
#define DCH_REG_0055r 7697
#define DCH_REG_0058r 7698
#define DCH_REG_0060r 7699
#define DCH_REG_0061r 7700
#define DCH_REG_0062r 7701
#define DCH_REG_0063r 7702
#define DCH_REG_0064r 7703
#define DCH_REG_0075r 7704
#define DCH_REG_0077r 7705
#define DCH_REG_0091r 7706
#define DCH_REG_0094r 7707
#define DCH_REG_0107r 7708
#define DCH_REG_0108r 7709
#define DCH_REG_0109r 7710
#define DCH_REG_0110r 7711
#define DCH_REG_0111r 7712
#define DCH_REG_0112r 7713
#define DCH_REG_0113r 7714
#define DCH_REG_0114r 7715
#define DCH_REG_0115r 7716
#define DCH_REG_0116r 7717
#define DCH_REG_0117r 7718
#define DCH_REG_005Ar 7719
#define DCH_REG_005Br 7720
#define DCH_REG_005Cr 7721
#define DCH_REG_005Dr 7722
#define DCH_REG_00EDr 7723
#define DCH_REG_00EEr 7724
#define DCH_REG_00EFr 7725
#define DCH_REG_00F0r 7726
#define DCH_REG_00F1r 7727
#define DCH_REG_00F3r 7728
#define DCH_REG_00F5r 7729
#define DCH_REG_010Ar 7730
#define DCH_REG_010Dr 7731
#define DCH_REG_010Er 7732
#define DCH_SPARE_REGISTER_3r 7733
#define DCH_STAT_ROUT_TBL_0r 7734
#define DCH_STAT_ROUT_TBL_1r 7735
#define DCH_STAT_ROUT_TBL_2r 7736
#define DCH_STAT_ROUT_TBL_3r 7737
#define DCH_STAT_ROUT_TBL_4r 7738
#define DCH_STAT_ROUT_TBL_5r 7739
#define DCH_STAT_ROUT_TBL_6r 7740
#define DCH_STAT_ROUT_TBL_7r 7741
#define DCH_UN_REACH_DEST_0_Pr 7742
#define DCH_UN_REACH_DEST_0_Sr 7743
#define DCL_CCP_0_DSCRD_CNTr 7744
#define DCL_CCP_0_ILLEGAL_CELLS_DATAr 7745
#define DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTERr 7746
#define DCL_CCP_1_DSCRD_CNTr 7747
#define DCL_CCP_1_ILLEGAL_CELLS_DATAr 7748
#define DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTERr 7749
#define DCL_CCP_CONFIGURATIONSr 7750
#define DCL_CCP_FIFOS_WATER_MARKr 7751
#define DCL_CONNECTIVITY_LINKS_EVENTSr 7752
#define DCL_CONNECTIVITY_LINK_0r 7753
#define DCL_CONNECTIVITY_LINK_1r 7754
#define DCL_CONNECTIVITY_LINK_2r 7755
#define DCL_CONNECTIVITY_LINK_3r 7756
#define DCL_CONNECTIVITY_LINK_4r 7757
#define DCL_CONNECTIVITY_LINK_5r 7758
#define DCL_CONNECTIVITY_LINK_6r 7759
#define DCL_CONNECTIVITY_LINK_7r 7760
#define DCL_CONNECTIVITY_LINK_8r 7761
#define DCL_CONNECTIVITY_LINK_9r 7762
#define DCL_CONNECTIVITY_LINK_10r 7763
#define DCL_CONNECTIVITY_LINK_11r 7764
#define DCL_CONNECTIVITY_LINK_12r 7765
#define DCL_CONNECTIVITY_LINK_13r 7766
#define DCL_CONNECTIVITY_LINK_14r 7767
#define DCL_CONNECTIVITY_LINK_15r 7768
#define DCL_CONNECTIVITY_LINK_16r 7769
#define DCL_CONNECTIVITY_LINK_17r 7770
#define DCL_CONNECTIVITY_LINK_18r 7771
#define DCL_CONNECTIVITY_LINK_19r 7772
#define DCL_CONNECTIVITY_LINK_20r 7773
#define DCL_CONNECTIVITY_LINK_21r 7774
#define DCL_CONNECTIVITY_LINK_22r 7775
#define DCL_CONNECTIVITY_LINK_23r 7776
#define DCL_CONNECTIVITY_LINK_24r 7777
#define DCL_CONNECTIVITY_LINK_25r 7778
#define DCL_CONNECTIVITY_LINK_26r 7779
#define DCL_CONNECTIVITY_LINK_27r 7780
#define DCL_CONNECTIVITY_LINK_28r 7781
#define DCL_CONNECTIVITY_LINK_29r 7782
#define DCL_CONNECTIVITY_LINK_30r 7783
#define DCL_CONNECTIVITY_LINK_31r 7784
#define DCL_CPU_DATA_CELL_0r 7785
#define DCL_CPU_DATA_CELL_1r 7786
#define DCL_CPU_DATA_CELL_2r 7787
#define DCL_CPU_DATA_CELL_3r 7788
#define DCL_CPU_DATA_CELL_4r 7789
#define DCL_DATA_CRC_ERR_CNTr 7790
#define DCL_DCL_DROPPED_P_0_CNT_Pr 7791
#define DCL_DCL_DROPPED_P_0_CNT_Sr 7792
#define DCL_DCL_DROPPED_P_1_CNT_Pr 7793
#define DCL_DCL_DROPPED_P_1_CNT_Sr 7794
#define DCL_DCL_DROPPED_P_2_CNT_Pr 7795
#define DCL_DCL_DROPPED_P_2_CNT_Sr 7796
#define DCL_DCL_DROPPED_P_3_CNT_Pr 7797
#define DCL_DCL_DROPPED_P_3_CNT_Sr 7798
#define DCL_DCL_ENABLERS_REGISTERr 7799
#define DCL_DCL_LLFC_THr 7800
#define DCL_DCL_TOTAL_IN_CELL_CNT_Pr 7801
#define DCL_DCL_TOTAL_IN_CELL_CNT_Sr 7802
#define DCL_DCL_TOTAL_IN_WORD_CNT_Pr 7803
#define DCL_DCL_TOTAL_IN_WORD_CNT_Sr 7804
#define DCL_DCL_TOTAL_OUT_CELL_CNT_Pr 7805
#define DCL_DCL_TOTAL_OUT_CELL_CNT_Sr 7806
#define DCL_DCL_TOTAL_OUT_WORD_CNT_Pr 7807
#define DCL_DCL_TOTAL_OUT_WORD_CNT_Sr 7808
#define DCL_ECC_1B_ERR_ADDRr 7809
#define DCL_ECC_1B_ERR_CNTr 7810
#define DCL_ECC_2B_ERR_ADDRr 7811
#define DCL_ECC_2B_ERR_CNTr 7812
#define DCL_ECC_ERR_MONITOR_MEM_MASKr 7813
#define DCL_ERROR_INITIATION_DATAr 7814
#define DCL_GEN_ERR_MEMr 7815
#define DCL_GTIMER_CONFIGURATIONr 7816
#define DCL_GTIMER_TRIGGERr 7817
#define DCL_INTERRUPT_MASK_REGISTERr 7818
#define DCL_INTERRUPT_REGISTERr 7819
#define DCL_LINKS_WEIGHT_CONFIG_0r 7820
#define DCL_LINKS_WEIGHT_CONFIG_1r 7821
#define DCL_LINKS_WEIGHT_CONFIG_2r 7822
#define DCL_LINKS_WEIGHT_CONFIG_3r 7823
#define DCL_LINKS_WEIGHT_CONFIG_4r 7824
#define DCL_LINKS_WEIGHT_CONFIG_5r 7825
#define DCL_LINKS_WEIGHT_CONFIG_6r 7826
#define DCL_LINKS_WEIGHT_CONFIG_7r 7827
#define DCL_LINKS_WEIGHT_CONFIG_8r 7828
#define DCL_LINKS_WEIGHT_CONFIG_9r 7829
#define DCL_LINKS_WEIGHT_CONFIG_10r 7830
#define DCL_LINKS_WEIGHT_CONFIG_11r 7831
#define DCL_LINKS_WEIGHT_CONFIG_12r 7832
#define DCL_LINKS_WEIGHT_CONFIG_13r 7833
#define DCL_LINKS_WEIGHT_CONFIG_14r 7834
#define DCL_LINKS_WEIGHT_CONFIG_15r 7835
#define DCL_LINK_LEVEL_FLOW_CONTROL_Pr 7836
#define DCL_LINK_LEVEL_FLOW_CONTROL_Sr 7837
#define DCL_LINK_TYPE_BMP_Pr 7838
#define DCL_LINK_TYPE_BMP_Sr 7839
#define DCL_LLFC_RATE_CNT_Pr 7840
#define DCL_LLFC_RATE_CNT_Sr 7841
#define DCL_MAX_OCUPANCY_FIFO_Pr 7842
#define DCL_MAX_OCUPANCY_FIFO_Sr 7843
#define DCL_MUL_SHAPER_RATEr 7844
#define DCL_PARITY_ERR_ADDRr 7845
#define DCL_PARITY_ERR_CNTr 7846
#define DCL_PETRA_BMPr 7847
#define DCL_PETRA_PIPE_BMPr 7848
#define DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTERr 7849
#define DCL_REG_0050r 7850
#define DCL_REG_0051r 7851
#define DCL_REG_0052r 7852
#define DCL_REG_0054r 7853
#define DCL_REG_0055r 7854
#define DCL_REG_0058r 7855
#define DCL_REG_0101r 7856
#define DCL_REG_0103r 7857
#define DCL_REG_005Ar 7858
#define DCL_REG_005Br 7859
#define DCL_REG_005Cr 7860
#define DCL_REG_00A2r 7861
#define DCL_REG_00A3r 7862
#define DCL_REG_00A6r 7863
#define DCL_REG_00A9r 7864
#define DCL_REG_00AAr 7865
#define DCL_REG_00AEr 7866
#define DCL_SPARE_REGISTER_3r 7867
#define DCL_TAG_PAR_ERR_CNTr 7868
#define DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr 7869
#define DCL_TRANSMIT_DATA_CELL_TRIGGERr 7870
#define DCL_TYPE_01_RCI_TH_Pr 7871
#define DCL_TYPE_01_RCI_TH_Sr 7872
#define DCL_TYPE_0_ALM_FULL_Pr 7873
#define DCL_TYPE_0_ALM_FULL_Sr 7874
#define DCL_TYPE_0_DRP_PPr 7875
#define DCL_TYPE_0_DRP_PSr 7876
#define DCL_TYPE_0_GCI_TH_Pr 7877
#define DCL_TYPE_0_GCI_TH_Sr 7878
#define DCL_TYPE_1_ALM_FULL_Pr 7879
#define DCL_TYPE_1_ALM_FULL_Sr 7880
#define DCL_TYPE_1_DRP_PPr 7881
#define DCL_TYPE_1_DRP_PSr 7882
#define DCL_TYPE_1_GCI_TH_Pr 7883
#define DCL_TYPE_1_GCI_TH_Sr 7884
#define DCMA_DCLM_FLOW_CNTROL_CNTr 7885
#define DCMA_DCLU_FLOW_CNTROL_CNTr 7886
#define DCMA_DCMMA_DCM_MAX_OCUPP_SECONDARYr 7887
#define DCMA_DCMMA_DROPPED_IP_0r 7888
#define DCMA_DCMMA_DROPPED_IP_1r 7889
#define DCMA_DCMMA_DROPPED_IP_2r 7890
#define DCMA_DCMMA_DROPPED_IP_3r 7891
#define DCMA_DCMMA_DROPPED_TOTAL_CNTr 7892
#define DCMA_DCMMA_GCI_THr 7893
#define DCMA_DCMMA_PRIORITY_DROP_THRESHOLDr 7894
#define DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r 7895
#define DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r 7896
#define DCMA_DCMM_ALM_FULL_0r 7897
#define DCMA_DCMUA_DCM_MAX_OCUPP_PRIMERYr 7898
#define DCMA_DCMUA_DROPPED_IP_0r 7899
#define DCMA_DCMUA_DROPPED_IP_1r 7900
#define DCMA_DCMUA_DROPPED_IP_2r 7901
#define DCMA_DCMUA_DROPPED_IP_3r 7902
#define DCMA_DCMUA_DROPPED_TOTAL_CNTr 7903
#define DCMA_DCMUA_GCI_THr 7904
#define DCMA_DCMUA_PRIORITY_DROP_THRESHOLDr 7905
#define DCMA_DCMUA_TOTAL_IN_CELL_CNT_0r 7906
#define DCMA_DCMUA_TOTAL_IN_CELL_CNT_1r 7907
#define DCMA_DCMU_ALM_FULL_0r 7908
#define DCMA_DCM_ENABLERS_REGISTERr 7909
#define DCMA_ECC_1B_ERR_ADDRr 7910
#define DCMA_ECC_1B_ERR_CNTr 7911
#define DCMA_ECC_2B_ERR_ADDRr 7912
#define DCMA_ECC_2B_ERR_CNTr 7913
#define DCMA_ECC_ERR_MONITOR_MEM_MASK_Ar 7914
#define DCMA_ERROR_INITIATION_DATAr 7915
#define DCMA_GEN_ERR_MEM_Ar 7916
#define DCMA_GTIMER_CONFIGURATIONr 7917
#define DCMA_GTIMER_TRIGGERr 7918
#define DCMA_INTERRUPT_MASK_REGISTERr 7919
#define DCMA_INTERRUPT_REGISTERr 7920
#define DCMA_PARITY_ERR_ADDRr 7921
#define DCMA_PARITY_ERR_CNTr 7922
#define DCMA_REG_0050r 7923
#define DCMA_REG_0051r 7924
#define DCMA_REG_0052r 7925
#define DCMA_REG_0054r 7926
#define DCMA_REG_0055r 7927
#define DCMA_REG_0058r 7928
#define DCMA_REG_0084r 7929
#define DCMA_REG_0085r 7930
#define DCMA_REG_0086r 7931
#define DCMA_REG_0087r 7932
#define DCMA_REG_005Ar 7933
#define DCMA_REG_005Br 7934
#define DCMA_REG_005Dr 7935
#define DCMA_SPARE_REGISTER_3r 7936
#define DCMB_DCLM_FLOW_CNTROL_CNTr 7937
#define DCMB_DCLU_FLOW_CNTROL_CNTr 7938
#define DCMB_DCMMBLM_FULL_0r 7939
#define DCMB_DCMMB_DCM_MAX_OCUPP_SECONDARYr 7940
#define DCMB_DCMMB_DROPPED_IP_0r 7941
#define DCMB_DCMMB_DROPPED_IP_1r 7942
#define DCMB_DCMMB_DROPPED_IP_2r 7943
#define DCMB_DCMMB_DROPPED_IP_3r 7944
#define DCMB_DCMMB_DROPPED_TOTAL_CNTr 7945
#define DCMB_DCMMB_GCI_THr 7946
#define DCMB_DCMMB_PRIORITY_DROP_THRESHOLDr 7947
#define DCMB_DCMMB_TOTAL_IN_CELL_CNT_0r 7948
#define DCMB_DCMMB_TOTAL_IN_CELL_CNT_1r 7949
#define DCMB_DCMUBLM_FULL_0r 7950
#define DCMB_DCMUB_DCM_MAX_OCUPP_PRIMERYr 7951
#define DCMB_DCMUB_DROPPED_IP_0r 7952
#define DCMB_DCMUB_DROPPED_IP_1r 7953
#define DCMB_DCMUB_DROPPED_IP_2r 7954
#define DCMB_DCMUB_DROPPED_IP_3r 7955
#define DCMB_DCMUB_DROPPED_TOTAL_CNTr 7956
#define DCMB_DCMUB_GCI_THr 7957
#define DCMB_DCMUB_PRIORITY_DROP_THRESHOLDr 7958
#define DCMB_DCMUB_TOTAL_IN_CELL_CNT_0r 7959
#define DCMB_DCMUB_TOTAL_IN_CELL_CNT_1r 7960
#define DCMB_DCM_ENABLERS_REGISTERr 7961
#define DCMB_ECC_1B_ERR_ADDRr 7962
#define DCMB_ECC_1B_ERR_CNTr 7963
#define DCMB_ECC_2B_ERR_ADDRr 7964
#define DCMB_ECC_2B_ERR_CNTr 7965
#define DCMB_ECC_ERR_MONITOR_MEM_MASK_Ar 7966
#define DCMB_ERROR_INITIATION_DATAr 7967
#define DCMB_GEN_ERR_MEM_Ar 7968
#define DCMB_GTIMER_CONFIGURATIONr 7969
#define DCMB_GTIMER_TRIGGERr 7970
#define DCMB_INTERRUPT_MASK_REGISTERr 7971
#define DCMB_INTERRUPT_REGISTERr 7972
#define DCMB_PARITY_ERR_ADDRr 7973
#define DCMB_PARITY_ERR_CNTr 7974
#define DCMB_REG_0050r 7975
#define DCMB_REG_0051r 7976
#define DCMB_REG_0052r 7977
#define DCMB_REG_0054r 7978
#define DCMB_REG_0055r 7979
#define DCMB_REG_0058r 7980
#define DCMB_REG_0084r 7981
#define DCMB_REG_0085r 7982
#define DCMB_REG_0086r 7983
#define DCMB_REG_0087r 7984
#define DCMB_REG_005Ar 7985
#define DCMB_REG_005Br 7986
#define DCMB_REG_005Dr 7987
#define DCMB_SPARE_REGISTER_3r 7988
#define DCMC_DCM_ENABLERS_REGISTERr 7989
#define DCMC_GTIMER_CONFIGURATIONr 7990
#define DCMC_GTIMER_TRIGGERr 7991
#define DCMC_INTERRUPT_MASK_REGISTERr 7992
#define DCMC_INTERRUPT_REGISTERr 7993
#define DCMC_LINK_BUNDLE_0_TH_0r 7994
#define DCMC_LINK_BUNDLE_0_TH_1r 7995
#define DCMC_LINK_BUNDLE_0_TH_2r 7996
#define DCMC_LINK_BUNDLE_1_TH_0r 7997
#define DCMC_LINK_BUNDLE_1_TH_1r 7998
#define DCMC_LINK_BUNDLE_1_TH_2r 7999
#define DCMC_LINK_BUNDLE_2_TH_0r 8000
#define DCMC_LINK_BUNDLE_2_TH_1r 8001
#define DCMC_LINK_BUNDLE_2_TH_2r 8002
#define DCMC_LINK_BUNDLE_3_TH_0r 8003
#define DCMC_LINK_BUNDLE_3_TH_1r 8004
#define DCMC_LINK_BUNDLE_3_TH_2r 8005
#define DCMC_LINK_BUNDLE_BMP_0r 8006
#define DCMC_LINK_BUNDLE_BMP_1r 8007
#define DCMC_LINK_BUNDLE_BMP_2r 8008
#define DCMC_LINK_BUNDLE_BMP_3r 8009
#define DCMC_LINK_LOAD_THr 8010
#define DCMC_LINK_LOAD_TH_PASS_Pr 8011
#define DCMC_LINK_LOAD_TH_PASS_Sr 8012
#define DCMC_LINK_LOAD_TH_PASS_WMARK_Pr 8013
#define DCMC_LINK_LOAD_TH_PASS_WMARK_Sr 8014
#define DCMC_RCI_CNT_MAX_SIZEr 8015
#define DCMC_REG_0000r 8016
#define DCMC_REG_0010r 8017
#define DCMC_REG_0050r 8018
#define DCMC_REG_0051r 8019
#define DCMC_REG_0052r 8020
#define DCMC_REG_0054r 8021
#define DCMC_REG_0055r 8022
#define DCMC_REG_005Ar 8023
#define DCMC_REG_005Br 8024
#define DCMC_REG_00AFr 8025
#define DCMC_REG_00B0r 8026
#define DCMC_REG_00B1r 8027
#define DCMC_REG_00B2r 8028
#define DCMC_REG_00B3r 8029
#define DCMC_REG_00B4r 8030
#define DCMC_REG_00B5r 8031
#define DCMC_REG_00B6r 8032
#define DCMC_REG_00B7r 8033
#define DCMC_REG_00B8r 8034
#define DCMC_REG_00B9r 8035
#define DCMC_REG_00BAr 8036
#define DCMC_REPEATER_ROUTING_TABLE_0r 8037
#define DCMC_REPEATER_ROUTING_TABLE_1r 8038
#define DCMC_REPEATER_ROUTING_TABLE_2r 8039
#define DCMC_REPEATER_ROUTING_TABLE_3r 8040
#define DCMC_REPEATER_ROUTING_TABLE_4r 8041
#define DCMC_REPEATER_ROUTING_TABLE_5r 8042
#define DCMC_REPEATER_ROUTING_TABLE_6r 8043
#define DCMC_REPEATER_ROUTING_TABLE_7r 8044
#define DCMC_REPEATER_ROUTING_TABLE_8r 8045
#define DCMC_REPEATER_ROUTING_TABLE_9r 8046
#define DCMC_REPEATER_ROUTING_TABLE_10r 8047
#define DCMC_REPEATER_ROUTING_TABLE_11r 8048
#define DCMC_REPEATER_ROUTING_TABLE_12r 8049
#define DCMC_REPEATER_ROUTING_TABLE_13r 8050
#define DCMC_REPEATER_ROUTING_TABLE_14r 8051
#define DCMC_REPEATER_ROUTING_TABLE_15r 8052
#define DCMC_REPEATER_ROUTING_TABLE_16r 8053
#define DCMC_REPEATER_ROUTING_TABLE_17r 8054
#define DCMC_REPEATER_ROUTING_TABLE_18r 8055
#define DCMC_REPEATER_ROUTING_TABLE_19r 8056
#define DCMC_REPEATER_ROUTING_TABLE_20r 8057
#define DCMC_REPEATER_ROUTING_TABLE_21r 8058
#define DCMC_REPEATER_ROUTING_TABLE_22r 8059
#define DCMC_REPEATER_ROUTING_TABLE_23r 8060
#define DCMC_REPEATER_ROUTING_TABLE_24r 8061
#define DCMC_REPEATER_ROUTING_TABLE_25r 8062
#define DCMC_REPEATER_ROUTING_TABLE_26r 8063
#define DCMC_REPEATER_ROUTING_TABLE_27r 8064
#define DCMC_REPEATER_ROUTING_TABLE_28r 8065
#define DCMC_REPEATER_ROUTING_TABLE_29r 8066
#define DCMC_REPEATER_ROUTING_TABLE_30r 8067
#define DCMC_REPEATER_ROUTING_TABLE_31r 8068
#define DCMC_SPARE_REGISTER_3r 8069
#define DCRCSSr 8070
#define DDL1_CTRL_0r 8071
#define DDL1_STATr 8072
#define DDL2_STATr 8073
#define DDL3_STATr 8074
#define DDL4_STATr 8075
#define DDLPERIODICTRAININGREGISTERr 8076
#define DDP_C0_PORT_AC_CMDr 8077
#define DDP_C0_PORT_AC_DATAr 8078
#define DDP_C0_PORT_A_RADDRr 8079
#define DDP_C0_PORT_BD_CMDr 8080
#define DDP_C0_PORT_BD_DATAr 8081
#define DDP_C0_PORT_B_RADDRr 8082
#define DDP_C0_PORT_C_WADDRr 8083
#define DDP_C0_PORT_D_WADDRr 8084
#define DDP_C1_PORT_AC_CMDr 8085
#define DDP_C1_PORT_AC_DATAr 8086
#define DDP_C1_PORT_A_RADDRr 8087
#define DDP_C1_PORT_BD_CMDr 8088
#define DDP_C1_PORT_BD_DATAr 8089
#define DDP_C1_PORT_B_RADDRr 8090
#define DDP_C1_PORT_C_WADDRr 8091
#define DDP_C1_PORT_D_WADDRr 8092
#define DDP_C2_PORT_AC_CMDr 8093
#define DDP_C2_PORT_AC_DATAr 8094
#define DDP_C2_PORT_A_RADDRr 8095
#define DDP_C2_PORT_BD_CMDr 8096
#define DDP_C2_PORT_BD_DATAr 8097
#define DDP_C2_PORT_B_RADDRr 8098
#define DDP_C2_PORT_C_WADDRr 8099
#define DDP_C2_PORT_D_WADDRr 8100
#define DDP_C3_PORT_AC_CMDr 8101
#define DDP_C3_PORT_AC_DATAr 8102
#define DDP_C3_PORT_A_RADDRr 8103
#define DDP_C3_PORT_BD_CMDr 8104
#define DDP_C3_PORT_BD_DATAr 8105
#define DDP_C3_PORT_B_RADDRr 8106
#define DDP_C3_PORT_C_WADDRr 8107
#define DDP_C3_PORT_D_WADDRr 8108
#define DDP_MODULE_CONTROLr 8109
#define DDP_PROGRAM_GOr 8110
#define DDR2EXTENDEDMODEWR3REGISTERr 8111
#define DDR3_PLL_CTRL_REGISTER_0r 8112
#define DDR3_PLL_CTRL_REGISTER_1r 8113
#define DDR3_PLL_CTRL_REGISTER_2r 8114
#define DDR3_PLL_CTRL_REGISTER_3r 8115
#define DDR3_PLL_CTRL_REGISTER_4r 8116
#define DDR3_PLL_STATUSr 8117
#define DDRABPLLCONFIGr 8118
#define DDRABPLLEXTPROGr 8119
#define DDRABPLLHSCONFIGr 8120
#define DDREFPLLCONFIGr 8121
#define DDREFPLLEXTPROGr 8122
#define DDREFPLLHSCONFIGr 8123
#define DDRPLLCONFIGr 8124
#define DDRPLLEXTPROGr 8125
#define DDRPLLHSCONFIGr 8126
#define DDR_BISTCONFIGr 8127
#define DDR_BISTCONFIG2r 8128
#define DDR_BISTCONFIGURATIONSr 8129
#define DDR_BISTENDADDRESSr 8130
#define DDR_BISTERROROCCURREDr 8131
#define DDR_BISTFULLMASKERRORCOUNTERr 8132
#define DDR_BISTFULLMASKWORD0r 8133
#define DDR_BISTFULLMASKWORD1r 8134
#define DDR_BISTFULLMASKWORD2r 8135
#define DDR_BISTFULLMASKWORD3r 8136
#define DDR_BISTFULLMASKWORD4r 8137
#define DDR_BISTFULLMASKWORD5r 8138
#define DDR_BISTFULLMASKWORD6r 8139
#define DDR_BISTFULLMASKWORD7r 8140
#define DDR_BISTGENERALCONFIGURATIONSr 8141
#define DDR_BISTGLOBALERRORCOUNTERr 8142
#define DDR_BISTLASTADDRERRr 8143
#define DDR_BISTLASTDATAERRWORD0r 8144
#define DDR_BISTLASTDATAERRWORD1r 8145
#define DDR_BISTLASTDATAERRWORD2r 8146
#define DDR_BISTLASTDATAERRWORD3r 8147
#define DDR_BISTLASTDATAERRWORD4r 8148
#define DDR_BISTLASTDATAERRWORD5r 8149
#define DDR_BISTLASTDATAERRWORD6r 8150
#define DDR_BISTLASTDATAERRWORD7r 8151
#define DDR_BISTNUMBEROFACTIONSr 8152
#define DDR_BISTPATTERNWORD0r 8153
#define DDR_BISTPATTERNWORD1r 8154
#define DDR_BISTPATTERNWORD2r 8155
#define DDR_BISTPATTERNWORD3r 8156
#define DDR_BISTPATTERNWORD4r 8157
#define DDR_BISTPATTERNWORD5r 8158
#define DDR_BISTPATTERNWORD6r 8159
#define DDR_BISTPATTERNWORD7r 8160
#define DDR_BISTSINGLEBITMASKr 8161
#define DDR_BISTSINGLEBITMASKERRORCOUNTERr 8162
#define DDR_BISTSTARTADDRESSr 8163
#define DDR_BISTSTATUSESr 8164
#define DDR_CONTROLLERTRIGGERSr 8165
#define DDR_DENALI_CTL_00r 8166
#define DDR_DENALI_CTL_01r 8167
#define DDR_DENALI_CTL_03r 8168
#define DDR_DENALI_CTL_04r 8169
#define DDR_DENALI_CTL_05r 8170
#define DDR_DENALI_CTL_06r 8171
#define DDR_DENALI_CTL_07r 8172
#define DDR_DENALI_CTL_08r 8173
#define DDR_DENALI_CTL_09r 8174
#define DDR_DENALI_CTL_10r 8175
#define DDR_DENALI_CTL_11r 8176
#define DDR_DENALI_CTL_12r 8177
#define DDR_DENALI_CTL_13r 8178
#define DDR_DENALI_CTL_14r 8179
#define DDR_DENALI_CTL_15r 8180
#define DDR_DENALI_CTL_16r 8181
#define DDR_DENALI_CTL_17r 8182
#define DDR_DENALI_CTL_18r 8183
#define DDR_DENALI_CTL_19r 8184
#define DDR_DENALI_CTL_20r 8185
#define DDR_DENALI_CTL_21r 8186
#define DDR_DENALI_CTL_22r 8187
#define DDR_DENALI_CTL_23r 8188
#define DDR_DENALI_CTL_24r 8189
#define DDR_DENALI_CTL_25r 8190
#define DDR_DENALI_CTL_26r 8191
#define DDR_DENALI_CTL_27r 8192
#define DDR_DENALI_CTL_28r 8193
#define DDR_DENALI_CTL_29r 8194
#define DDR_DENALI_CTL_30r 8195
#define DDR_DENALI_CTL_31r 8196
#define DDR_DENALI_CTL_32r 8197
#define DDR_DENALI_CTL_35r 8198
#define DDR_DENALI_CTL_36r 8199
#define DDR_DENALI_CTL_37r 8200
#define DDR_DENALI_CTL_38r 8201
#define DDR_DENALI_CTL_39r 8202
#define DDR_DENALI_CTL_40r 8203
#define DDR_DENALI_CTL_41r 8204
#define DDR_DENALI_CTL_42r 8205
#define DDR_DENALI_CTL_43r 8206
#define DDR_DENALI_CTL_44r 8207
#define DDR_DENALI_CTL_45r 8208
#define DDR_DENALI_CTL_46r 8209
#define DDR_DENALI_CTL_47r 8210
#define DDR_DENALI_CTL_48r 8211
#define DDR_DENALI_CTL_49r 8212
#define DDR_DENALI_CTL_50r 8213
#define DDR_DENALI_CTL_51r 8214
#define DDR_DENALI_CTL_52r 8215
#define DDR_DENALI_CTL_53r 8216
#define DDR_DENALI_CTL_54r 8217
#define DDR_DENALI_CTL_55r 8218
#define DDR_DENALI_CTL_56r 8219
#define DDR_DENALI_CTL_57r 8220
#define DDR_DENALI_CTL_58r 8221
#define DDR_DENALI_CTL_59r 8222
#define DDR_DENALI_CTL_60r 8223
#define DDR_DENALI_CTL_61r 8224
#define DDR_DENALI_CTL_62r 8225
#define DDR_DENALI_CTL_63r 8226
#define DDR_DENALI_CTL_64r 8227
#define DDR_DENALI_CTL_65r 8228
#define DDR_DENALI_CTL_66r 8229
#define DDR_DENALI_CTL_67r 8230
#define DDR_DENALI_CTL_68r 8231
#define DDR_DENALI_CTL_69r 8232
#define DDR_DENALI_CTL_70r 8233
#define DDR_DENALI_CTL_71r 8234
#define DDR_DENALI_CTL_72r 8235
#define DDR_DENALI_CTL_73r 8236
#define DDR_DENALI_CTL_74r 8237
#define DDR_DENALI_CTL_75r 8238
#define DDR_DENALI_CTL_76r 8239
#define DDR_DENALI_CTL_77r 8240
#define DDR_DENALI_CTL_78r 8241
#define DDR_DENALI_CTL_79r 8242
#define DDR_DENALI_CTL_80r 8243
#define DDR_DENALI_CTL_81r 8244
#define DDR_DENALI_CTL_82r 8245
#define DDR_DENALI_CTL_83r 8246
#define DDR_DENALI_CTL_84r 8247
#define DDR_DENALI_CTL_85r 8248
#define DDR_DENALI_CTL_86r 8249
#define DDR_DENALI_CTL_87r 8250
#define DDR_DENALI_CTL_88r 8251
#define DDR_DENALI_CTL_89r 8252
#define DDR_DENALI_CTL_91r 8253
#define DDR_DENALI_CTL_92r 8254
#define DDR_DENALI_CTL_93r 8255
#define DDR_DENALI_CTL_94r 8256
#define DDR_DENALI_CTL_95r 8257
#define DDR_DENALI_CTL_96r 8258
#define DDR_DENALI_CTL_97r 8259
#define DDR_DENALI_CTL_98r 8260
#define DDR_DENALI_CTL_99r 8261
#define DDR_DENALI_CTL_100r 8262
#define DDR_DENALI_CTL_101r 8263
#define DDR_DENALI_CTL_102r 8264
#define DDR_DENALI_CTL_103r 8265
#define DDR_DENALI_CTL_104r 8266
#define DDR_DENALI_CTL_105r 8267
#define DDR_DENALI_CTL_106r 8268
#define DDR_DENALI_CTL_107r 8269
#define DDR_DENALI_CTL_108r 8270
#define DDR_DENALI_CTL_109r 8271
#define DDR_DENALI_CTL_110r 8272
#define DDR_DENALI_CTL_111r 8273
#define DDR_DENALI_CTL_112r 8274
#define DDR_DENALI_CTL_113r 8275
#define DDR_DENALI_CTL_114r 8276
#define DDR_DENALI_CTL_115r 8277
#define DDR_DENALI_CTL_116r 8278
#define DDR_DENALI_CTL_117r 8279
#define DDR_DENALI_CTL_118r 8280
#define DDR_DENALI_CTL_119r 8281
#define DDR_DENALI_CTL_120r 8282
#define DDR_DENALI_CTL_121r 8283
#define DDR_DENALI_CTL_122r 8284
#define DDR_DENALI_CTL_123r 8285
#define DDR_DENALI_CTL_124r 8286
#define DDR_DENALI_CTL_125r 8287
#define DDR_DENALI_CTL_126r 8288
#define DDR_DENALI_CTL_127r 8289
#define DDR_DENALI_CTL_128r 8290
#define DDR_DENALI_CTL_129r 8291
#define DDR_DENALI_CTL_130r 8292
#define DDR_DENALI_CTL_131r 8293
#define DDR_DENALI_CTL_132r 8294
#define DDR_DENALI_CTL_133r 8295
#define DDR_DENALI_CTL_134r 8296
#define DDR_DENALI_CTL_135r 8297
#define DDR_DENALI_CTL_136r 8298
#define DDR_DENALI_CTL_137r 8299
#define DDR_DENALI_CTL_138r 8300
#define DDR_DENALI_CTL_139r 8301
#define DDR_DENALI_CTL_140r 8302
#define DDR_DENALI_CTL_141r 8303
#define DDR_DENALI_CTL_142r 8304
#define DDR_DENALI_CTL_143r 8305
#define DDR_DENALI_CTL_144r 8306
#define DDR_DENALI_CTL_145r 8307
#define DDR_DENALI_CTL_146r 8308
#define DDR_DENALI_CTL_147r 8309
#define DDR_DENALI_CTL_148r 8310
#define DDR_DENALI_CTL_149r 8311
#define DDR_DENALI_CTL_150r 8312
#define DDR_DENALI_CTL_151r 8313
#define DDR_DENALI_CTL_152r 8314
#define DDR_DENALI_CTL_153r 8315
#define DDR_DENALI_CTL_156r 8316
#define DDR_DENALI_CTL_157r 8317
#define DDR_DENALI_CTL_158r 8318
#define DDR_DENALI_CTL_160r 8319
#define DDR_DENALI_CTL_161r 8320
#define DDR_DENALI_CTL_162r 8321
#define DDR_DENALI_CTL_163r 8322
#define DDR_DENALI_CTL_165r 8323
#define DDR_DENALI_CTL_166r 8324
#define DDR_DENALI_CTL_167r 8325
#define DDR_DENALI_CTL_168r 8326
#define DDR_DENALI_CTL_169r 8327
#define DDR_DENALI_CTL_170r 8328
#define DDR_DENALI_CTL_171r 8329
#define DDR_DENALI_CTL_172r 8330
#define DDR_DENALI_CTL_173r 8331
#define DDR_DENALI_CTL_174r 8332
#define DDR_DENALI_CTL_175r 8333
#define DDR_DENALI_CTL_176r 8334
#define DDR_DENALI_CTL_177r 8335
#define DDR_DENALI_CTL_178r 8336
#define DDR_DENALI_CTL_179r 8337
#define DDR_DENALI_CTL_180r 8338
#define DDR_DENALI_CTL_181r 8339
#define DDR_DENALI_CTL_182r 8340
#define DDR_DENALI_CTL_183r 8341
#define DDR_DENALI_CTL_184r 8342
#define DDR_DENALI_CTL_185r 8343
#define DDR_DENALI_CTL_186r 8344
#define DDR_DENALI_CTL_187r 8345
#define DDR_DENALI_CTL_188r 8346
#define DDR_DENALI_CTL_189r 8347
#define DDR_DENALI_CTL_190r 8348
#define DDR_DENALI_CTL_191r 8349
#define DDR_DENALI_CTL_192r 8350
#define DDR_DENALI_CTL_193r 8351
#define DDR_DENALI_CTL_194r 8352
#define DDR_DENALI_CTL_195r 8353
#define DDR_DENALI_CTL_197r 8354
#define DDR_DENALI_CTL_198r 8355
#define DDR_DENALI_CTL_199r 8356
#define DDR_DENALI_CTL_200r 8357
#define DDR_DENALI_CTL_201r 8358
#define DDR_DENALI_CTL_202r 8359
#define DDR_DENALI_CTL_203r 8360
#define DDR_DENALI_CTL_204r 8361
#define DDR_DENALI_CTL_206r 8362
#define DDR_DENALI_CTL_207r 8363
#define DDR_DENALI_CTL_210r 8364
#define DDR_DENALI_CTL_211r 8365
#define DDR_DENALI_CTL_212r 8366
#define DDR_DENALI_CTL_213r 8367
#define DDR_DENALI_CTL_214r 8368
#define DDR_DENALI_CTL_215r 8369
#define DDR_DENALI_CTL_216r 8370
#define DDR_DENALI_CTL_217r 8371
#define DDR_EXTENDEDMODEREGISTER1r 8372
#define DDR_EXTENDEDMODEREGISTER2r 8373
#define DDR_EXTENDEDMODEREGISTER3r 8374
#define DDR_MODEREGISTER1r 8375
#define DDR_MODEREGISTER2r 8376
#define DDR_PHY_CONTROL_REGS_AUX_CONTROLr 8377
#define DDR_PHY_CONTROL_REGS_CLK_PM_CTRLr 8378
#define DDR_PHY_CONTROL_REGS_COMMAND_REGr 8379
#define DDR_PHY_CONTROL_REGS_DATAPATH_LOOPBACKr 8380
#define DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr 8381
#define DDR_PHY_CONTROL_REGS_DRIVE_PAD_CTLr 8382
#define DDR_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr 8383
#define DDR_PHY_CONTROL_REGS_MODE_REG0r 8384
#define DDR_PHY_CONTROL_REGS_MODE_REG1r 8385
#define DDR_PHY_CONTROL_REGS_MODE_REG2r 8386
#define DDR_PHY_CONTROL_REGS_MODE_REG3r 8387
#define DDR_PHY_CONTROL_REGS_PHYBIST_CNTRLr 8388
#define DDR_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr 8389
#define DDR_PHY_CONTROL_REGS_PHYBIST_DQ_STATUSr 8390
#define DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUSr 8391
#define DDR_PHY_CONTROL_REGS_PHYBIST_SEEDr 8392
#define DDR_PHY_CONTROL_REGS_PHYBIST_STATUSr 8393
#define DDR_PHY_CONTROL_REGS_PLL_CONFIGr 8394
#define DDR_PHY_CONTROL_REGS_PLL_CONTROLr 8395
#define DDR_PHY_CONTROL_REGS_PLL_DIVIDERSr 8396
#define DDR_PHY_CONTROL_REGS_PLL_STATUSr 8397
#define DDR_PHY_CONTROL_REGS_REVISIONr 8398
#define DDR_PHY_CONTROL_REGS_STANDBY_CONTROLr 8399
#define DDR_PHY_CONTROL_REGS_STRAP_CONTROLr 8400
#define DDR_PHY_CONTROL_REGS_STRAP_CONTROL2r 8401
#define DDR_PHY_CONTROL_REGS_STRAP_STATUSr 8402
#define DDR_PHY_CONTROL_REGS_STRAP_STATUS2r 8403
#define DDR_PHY_CONTROL_REGS_VDL_CALIBRATEr 8404
#define DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUSr 8405
#define DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS_ECCr 8406
#define DDR_PHY_CONTROL_REGS_VDL_DQ_CALIB_STATUSr 8407
#define DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BIT_CTLr 8408
#define DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BYTE_CTLr 8409
#define DDR_PHY_CONTROL_REGS_VDL_RD_DATA_DLY_STATUSr 8410
#define DDR_PHY_CONTROL_REGS_VDL_RD_EN_CALIB_STATUSr 8411
#define DDR_PHY_CONTROL_REGS_VDL_WR_CHAN_CALIB_STATUSr 8412
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr 8413
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr 8414
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr 8415
#define DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr 8416
#define DDR_PHY_CONTROL_REGS_VREF_DAC_CONTROLr 8417
#define DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTLr 8418
#define DDR_PHY_ECC_LANE_CLOCK_PAD_DISABLEr 8419
#define DDR_PHY_ECC_LANE_DRIVE_PAD_CTLr 8420
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Nr 8421
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Pr 8422
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_Wr 8423
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr 8424
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Pr 8425
#define DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_Wr 8426
#define DDR_PHY_ECC_LANE_IDLE_PAD_CONTROLr 8427
#define DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJr 8428
#define DDR_PHY_ECC_LANE_READ_CONTROLr 8429
#define DDR_PHY_ECC_LANE_READ_DATA_DLYr 8430
#define DDR_PHY_ECC_LANE_READ_FIFO_CLEARr 8431
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r 8432
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_1r 8433
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_2r 8434
#define DDR_PHY_ECC_LANE_READ_FIFO_DATA_3r 8435
#define DDR_PHY_ECC_LANE_READ_FIFO_STATUSr 8436
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr 8437
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Pr 8438
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_Wr 8439
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_Nr 8440
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_Pr 8441
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_Wr 8442
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_Nr 8443
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_Pr 8444
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_Wr 8445
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_Nr 8446
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_Pr 8447
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_Wr 8448
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT_RD_ENr 8449
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_DM_Wr 8450
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_RD_ENr 8451
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_Nr 8452
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_Pr 8453
#define DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_Wr 8454
#define DDR_PHY_ECC_LANE_WR_PREAMBLE_MODEr 8455
#define DDR_PHY_REG_CTRLr 8456
#define DDR_PHY_REG_DATAr 8457
#define DDR_PHY_WORD_LANE_0_CLOCK_PAD_DISABLEr 8458
#define DDR_PHY_WORD_LANE_0_DRIVE_PAD_CTLr 8459
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr 8460
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Pr 8461
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_Wr 8462
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_Nr 8463
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_Pr 8464
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_Wr 8465
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_Nr 8466
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_Pr 8467
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_Wr 8468
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_Nr 8469
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_Pr 8470
#define DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_Wr 8471
#define DDR_PHY_WORD_LANE_0_IDLE_PAD_CONTROLr 8472
#define DDR_PHY_WORD_LANE_0_PHYBIST_VDL_ADJr 8473
#define DDR_PHY_WORD_LANE_0_READ_CONTROLr 8474
#define DDR_PHY_WORD_LANE_0_READ_DATA_DLYr 8475
#define DDR_PHY_WORD_LANE_0_READ_FIFO_CLEARr 8476
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r 8477
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_1r 8478
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_2r 8479
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_3r 8480
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_0r 8481
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_1r 8482
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_2r 8483
#define DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_3r 8484
#define DDR_PHY_WORD_LANE_0_READ_FIFO_STATUSr 8485
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr 8486
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Pr 8487
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_Wr 8488
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_Nr 8489
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_Pr 8490
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_Wr 8491
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_Nr 8492
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_Pr 8493
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_Wr 8494
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_Nr 8495
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_Pr 8496
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_Wr 8497
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_Nr 8498
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_Pr 8499
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_Wr 8500
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_Nr 8501
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_Pr 8502
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_Wr 8503
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_Nr 8504
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_Pr 8505
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_Wr 8506
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_Nr 8507
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_Pr 8508
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_Wr 8509
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT_RD_ENr 8510
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_DM_Wr 8511
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_Nr 8512
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_Pr 8513
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_Wr 8514
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_Nr 8515
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_Pr 8516
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_Wr 8517
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_Nr 8518
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_Pr 8519
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_Wr 8520
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_Nr 8521
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_Pr 8522
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_Wr 8523
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_Nr 8524
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_Pr 8525
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_Wr 8526
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_Nr 8527
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_Pr 8528
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_Wr 8529
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_Nr 8530
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_Pr 8531
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_Wr 8532
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_Nr 8533
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_Pr 8534
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_Wr 8535
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_Nr 8536
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_Pr 8537
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_Wr 8538
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT_RD_ENr 8539
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_DM_Wr 8540
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_Nr 8541
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_Pr 8542
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_Wr 8543
#define DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE_RD_ENr 8544
#define DDR_PHY_WORD_LANE_0_WR_PREAMBLE_MODEr 8545
#define DDR_PHY_WORD_LANE_1_CLOCK_PAD_DISABLEr 8546
#define DDR_PHY_WORD_LANE_1_DRIVE_PAD_CTLr 8547
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr 8548
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_Pr 8549
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_Wr 8550
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_Nr 8551
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_Pr 8552
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_Wr 8553
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_Nr 8554
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_Pr 8555
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_Wr 8556
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_Nr 8557
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_Pr 8558
#define DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_Wr 8559
#define DDR_PHY_WORD_LANE_1_IDLE_PAD_CONTROLr 8560
#define DDR_PHY_WORD_LANE_1_PHYBIST_VDL_ADJr 8561
#define DDR_PHY_WORD_LANE_1_READ_CONTROLr 8562
#define DDR_PHY_WORD_LANE_1_READ_DATA_DLYr 8563
#define DDR_PHY_WORD_LANE_1_READ_FIFO_CLEARr 8564
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_0r 8565
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_1r 8566
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_2r 8567
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_3r 8568
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_0r 8569
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_1r 8570
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_2r 8571
#define DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_3r 8572
#define DDR_PHY_WORD_LANE_1_READ_FIFO_STATUSr 8573
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_Nr 8574
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_Pr 8575
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_Wr 8576
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_Nr 8577
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_Pr 8578
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_Wr 8579
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_Nr 8580
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_Pr 8581
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_Wr 8582
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_Nr 8583
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_Pr 8584
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_Wr 8585
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_Nr 8586
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_Pr 8587
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_Wr 8588
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_Nr 8589
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_Pr 8590
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_Wr 8591
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_Nr 8592
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_Pr 8593
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_Wr 8594
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_Nr 8595
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_Pr 8596
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_Wr 8597
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT_RD_ENr 8598
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_DM_Wr 8599
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_Nr 8600
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_Pr 8601
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_Wr 8602
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_Nr 8603
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_Pr 8604
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_Wr 8605
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_Nr 8606
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_Pr 8607
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_Wr 8608
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_Nr 8609
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_Pr 8610
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_Wr 8611
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_Nr 8612
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_Pr 8613
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_Wr 8614
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_Nr 8615
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_Pr 8616
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_Wr 8617
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_Nr 8618
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_Pr 8619
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_Wr 8620
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_Nr 8621
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_Pr 8622
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_Wr 8623
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_Nr 8624
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_Pr 8625
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_Wr 8626
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT_RD_ENr 8627
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_DM_Wr 8628
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_Nr 8629
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_Pr 8630
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_Wr 8631
#define DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE_RD_ENr 8632
#define DDR_PHY_WORD_LANE_1_WR_PREAMBLE_MODEr 8633
#define DDR_S1_IDM_ERROR_LOG_ADDR_LSBr 8634
#define DDR_S1_IDM_ERROR_LOG_COMPLETEr 8635
#define DDR_S1_IDM_ERROR_LOG_CONTROLr 8636
#define DDR_S1_IDM_ERROR_LOG_FLAGSr 8637
#define DDR_S1_IDM_ERROR_LOG_IDr 8638
#define DDR_S1_IDM_ERROR_LOG_STATUSr 8639
#define DDR_S1_IDM_INTERRUPT_STATUSr 8640
#define DDR_S1_IDM_IO_CONTROL_DIRECTr 8641
#define DDR_S1_IDM_IO_STATUSr 8642
#define DDR_S1_IDM_RESET_CONTROLr 8643
#define DDR_S1_IDM_RESET_READ_IDr 8644
#define DDR_S1_IDM_RESET_STATUSr 8645
#define DDR_S1_IDM_RESET_WRITE_IDr 8646
#define DDR_S2_IDM_ERROR_LOG_ADDR_LSBr 8647
#define DDR_S2_IDM_ERROR_LOG_COMPLETEr 8648
#define DDR_S2_IDM_ERROR_LOG_CONTROLr 8649
#define DDR_S2_IDM_ERROR_LOG_FLAGSr 8650
#define DDR_S2_IDM_ERROR_LOG_IDr 8651
#define DDR_S2_IDM_ERROR_LOG_STATUSr 8652
#define DDR_S2_IDM_INTERRUPT_STATUSr 8653
#define DDR_S2_IDM_IO_CONTROL_DIRECTr 8654
#define DDR_S2_IDM_IO_STATUSr 8655
#define DDR_S2_IDM_RESET_CONTROLr 8656
#define DDR_S2_IDM_RESET_READ_IDr 8657
#define DDR_S2_IDM_RESET_STATUSr 8658
#define DDR_S2_IDM_RESET_WRITE_IDr 8659
#define DEBOUNCED_LINK_STATUSr 8660
#define DEBOUNCED_LINK_STATUS_0r 8661
#define DEBOUNCED_LINK_STATUS_1r 8662
#define DEBOUNCED_LINK_STATUS_CHANGEr 8663
#define DEBOUNCED_LINK_STATUS_CHANGE_0r 8664
#define DEBOUNCED_LINK_STATUS_CHANGE_1r 8665
#define DEBOUNCED_LINK_STATUS_CHANGE_MASKr 8666
#define DEBOUNCED_LINK_STATUS_CHANGE_MASK_0r 8667
#define DEBOUNCED_LINK_STATUS_CHANGE_MASK_1r 8668
#define DEBOUNCED_LINK_STATUS_STICKYr 8669
#define DEBOUNCED_LINK_STATUS_STICKY_0r 8670
#define DEBOUNCED_LINK_STATUS_STICKY_1r 8671
#define DEBUG0r 8672
#define DEBUG1r 8673
#define DEBUG10r 8674
#define DEBUG20r 8675
#define DEBUG0_EXTr 8676
#define DEBUG0_INTr 8677
#define DEBUG1_EXTr 8678
#define DEBUG1_INTr 8679
#define DEBUGCONTROLSr 8680
#define DEBUGRAM_ECC_STATUSr 8681
#define DEBUG_CAPTURE_ECC_STATUSr 8682
#define DEBUG_COLOR_STATUSr 8683
#define DEBUG_COMP_CLKEN_RST_CONTROLr 8684
#define DEBUG_ENQ_DROP_COSr 8685
#define DEBUG_ENQ_DROP_PGr 8686
#define DEBUG_ENQ_DROP_SOURCEr 8687
#define DEBUG_HOL_STATUSr 8688
#define DEBUG_MEM_DCM_CONTROLr 8689
#define DEBUG_PG_COUNT_STATUS0r 8690
#define DEBUG_PG_COUNT_STATUS1r 8691
#define DEBUG_PORT_COUNT_STATUS0r 8692
#define DEBUG_PORT_COUNT_STATUS1r 8693
#define DEBUG_PORT_SELECTr 8694
#define DEBUG_PORT_SHARED_STATUSr 8695
#define DEBUG_QUEUE_MIN_STATUSr 8696
#define DEBUG_QUEUE_SHARED_STATUSr 8697
#define DEBUG_THDI_ERRORr 8698
#define DEBUG_THDI_ERROR_MASKr 8699
#define DEBUG_THDO_ERRORr 8700
#define DEBUG_THDO_ERROR_MASKr 8701
#define DEBUG_TOQ_QEN_ACCOUNT_0r 8702
#define DEBUG_TOQ_QEN_ACCOUNT_1r 8703
#define DEBUG_TOQ_QUEUE_STATEr 8704
#define DEFAULTSEMINDEXr 8705
#define DEFERAL_QUEUE_DEBUGr 8706
#define DELETEDPACKETCOUNTERr 8707
#define DELQUEUENUMBERr 8708
#define DEQCMDBYTECOUNTERr 8709
#define DEQCMDCOUNTERr 8710
#define DEQCMDTIMEOUTQUEUENUMr 8711
#define DEQCOMMANDTIMEOUTCONFIGURATIONr 8712
#define DEQUEUEBYTECOUNTERr 8713
#define DEQUEUEPACKETCOUNTERr 8714
#define DEQ_AGED_PKT_CNTr 8715
#define DEQ_AGINGMASKr 8716
#define DEQ_AGINGMASK_64r 8717
#define DEQ_AGINGMASK_CPU_PORTr 8718
#define DEQ_AGINGMASK_CPU_PORT_0r 8719
#define DEQ_AGINGMASK_CPU_PORT_1r 8720
#define DEQ_AGINGMASK_RDEr 8721
#define DEQ_AGINGMASK_UCQ_0r 8722
#define DEQ_AGINGMASK_UCQ_1r 8723
#define DEQ_AGINGMASK_UCQ_2r 8724
#define DEQ_AGINGMASK_UCQ_3r 8725
#define DEQ_AGINGMASK_UCQ_4r 8726
#define DEQ_AGINGMASK_UCQ_5r 8727
#define DEQ_AGINGMASK_UCQ_6r 8728
#define DEQ_AGINGMASK_UCQ_7r 8729
#define DEQ_AGINGMASK_UCQ_8r 8730
#define DEQ_AGINGMASK_UCQ_9r 8731
#define DEQ_AGINGMASK_UCQ_10r 8732
#define DEQ_AGINGMASK_UCQ_11r 8733
#define DEQ_AGINGMASK_UCQ_12r 8734
#define DEQ_AGINGMASK_UCQ_13r 8735
#define DEQ_AGINGMASK_UCQ_14r 8736
#define DEQ_AGINGMASK_UCQ_15r 8737
#define DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr 8738
#define DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr 8739
#define DEQ_BYPASSMMUr 8740
#define DEQ_CBPERRPTRr 8741
#define DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr 8742
#define DEQ_CCBE_TRACE_IF_CAPT_0r 8743
#define DEQ_CCBE_TRACE_IF_CAPT_1r 8744
#define DEQ_CCBE_TRACE_IF_CONTROLr 8745
#define DEQ_CCBE_TRACE_IF_COUNTERr 8746
#define DEQ_CCBE_TRACE_IF_MASK_FIELD_0r 8747
#define DEQ_CCBE_TRACE_IF_MASK_FIELD_1r 8748
#define DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r 8749
#define DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r 8750
#define DEQ_CCPE_FIFO_CFGr 8751
#define DEQ_CELL_CLASSIFICATION_EXT_ERROR_CODE_DEBUGr 8752
#define DEQ_CELL_CLASSIFICATION_INT_ERROR_CODE_DEBUGr 8753
#define DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_MEMORY_DEBUGr 8754
#define DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr 8755
#define DEQ_CFGr 8756
#define DEQ_DEBUG0r 8757
#define DEQ_DEBUG1r 8758
#define DEQ_ECC_DEBUGr 8759
#define DEQ_ECC_DEBUG_0r 8760
#define DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr 8761
#define DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr 8762
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr 8763
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr 8764
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr 8765
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr 8766
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr 8767
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr 8768
#define DEQ_EFIFO_CFGr 8769
#define DEQ_EFIFO_CFG_COMPLETEr 8770
#define DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr 8771
#define DEQ_EFIFO_STATUS_DEBUGr 8772
#define DEQ_EFIFO_WATERMARK_DEBUGr 8773
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr 8774
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr 8775
#define DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr 8776
#define DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr 8777
#define DEQ_EP_REDIRECT_BUFFER_ECC_STATUS_DEBUGr 8778
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_0_DEBUGr 8779
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_1_DEBUGr 8780
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_2_DEBUGr 8781
#define DEQ_ERRORr 8782
#define DEQ_ERROR_0r 8783
#define DEQ_ERROR_1r 8784
#define DEQ_ERROR_2r 8785
#define DEQ_ERROR_3r 8786
#define DEQ_ERROR_4r 8787
#define DEQ_ERROR_MASK_0r 8788
#define DEQ_ERROR_MASK_1r 8789
#define DEQ_ERROR_MASK_2r 8790
#define DEQ_ERROR_MASK_3r 8791
#define DEQ_ERROR_MASK_4r 8792
#define DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr 8793
#define DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr 8794
#define DEQ_GLOBAL_CELL_COUNT_DEBUGr 8795
#define DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr 8796
#define DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr 8797
#define DEQ_GLOBAL_PKT_COUNT_DEBUGr 8798
#define DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr 8799
#define DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr 8800
#define DEQ_LENGTHERRPTRr 8801
#define DEQ_MARKED_PKT_CNTr 8802
#define DEQ_MEMDEBUGr 8803
#define DEQ_MEMDEBUG0r 8804
#define DEQ_MEMDEBUG1r 8805
#define DEQ_MISCELLANEOUS_CFG_DEBUGr 8806
#define DEQ_MPBERRPTRr 8807
#define DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr 8808
#define DEQ_PKTHDR0ERRPTRr 8809
#define DEQ_PKTHDR2ERRPTRr 8810
#define DEQ_PKTHDRCPUERRPTRr 8811
#define DEQ_PKTHDRERRPTRr 8812
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr 8813
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr 8814
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr 8815
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr 8816
#define DEQ_PURGE_PKT_CNTr 8817
#define DEQ_QCN_LB_COSr 8818
#define DEQ_RDEDESCPERRPTRr 8819
#define DEQ_RDEHDRERRPTRr 8820
#define DEQ_RDE_TRACE_IF_CAPT_0r 8821
#define DEQ_RDE_TRACE_IF_CAPT_1r 8822
#define DEQ_RDE_TRACE_IF_CONTROLr 8823
#define DEQ_RDE_TRACE_IF_COUNTERr 8824
#define DEQ_RDE_TRACE_IF_MASK_FIELD_0r 8825
#define DEQ_RDE_TRACE_IF_MASK_FIELD_1r 8826
#define DEQ_RDE_TRACE_IF_VALUE_FIELD_0r 8827
#define DEQ_RDE_TRACE_IF_VALUE_FIELD_1r 8828
#define DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr 8829
#define DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr 8830
#define DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr 8831
#define DEQ_REPLISTERRPTRr 8832
#define DEQ_SMERRPTRr 8833
#define DEQ_SPAREr 8834
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr 8835
#define DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr 8836
#define DEQ_TRACE_IF_CAPT_0r 8837
#define DEQ_TRACE_IF_CAPT_1r 8838
#define DEQ_TRACE_IF_CONTROLr 8839
#define DEQ_TRACE_IF_COUNTERr 8840
#define DEQ_TRACE_IF_MASK_FIELD_0r 8841
#define DEQ_TRACE_IF_MASK_FIELD_1r 8842
#define DEQ_TRACE_IF_VALUE_FIELD_0r 8843
#define DEQ_TRACE_IF_VALUE_FIELD_1r 8844
#define DESCCELLCOUNTERr 8845
#define DEST_PORT_CFG_0r 8846
#define DEST_PORT_CFG_1r 8847
#define DETODPMAPr 8848
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr 8849
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_INTRr 8850
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_NACKr 8851
#define DIAG_LOOPBACK_CNT0r 8852
#define DIAG_LOOPBACK_CNT1r 8853
#define DISABLEECCr 8854
#define DISABLEMCIr 8855
#define DISCARDEDOCTETS0CNTr 8856
#define DISCARDEDOCTETS1CNTr 8857
#define DISCARDEDOCTETS2CNTr 8858
#define DISCARDEDOCTETS3CNTr 8859
#define DISCARDEDPACKETS0CNTr 8860
#define DISCARDEDPACKETS1CNTr 8861
#define DISCARDEDPACKETS2CNTr 8862
#define DISCARDEDPACKETS3CNTr 8863
#define DLB_ECMP_CLEAR_METRIC_STATE_64r 8864
#define DLB_ECMP_CURRENT_TIMEr 8865
#define DLB_ECMP_EOP_BUFFERr 8866
#define DLB_ECMP_FLOWSET_PDA_CONTROLr 8867
#define DLB_ECMP_MEMBER_HW_STATE_64r 8868
#define DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr 8869
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr 8870
#define DLB_ECMP_RAM_CONTROLr 8871
#define DLB_ECMP_RANDOM_SELECTION_CONTROLr 8872
#define DLB_ECMP_REFRESH_INDEXr 8873
#define DLB_ECMP_SER_CONTROLr 8874
#define DLB_HGT_CURRENT_TIMEr 8875
#define DLB_HGT_FINAL_PORT_QUALITY_MEASUREr 8876
#define DLB_HGT_FLOWSET_PDA_CONTROLr 8877
#define DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr 8878
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr 8879
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr 8880
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr 8881
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr 8882
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr 8883
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr 8884
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr 8885
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr 8886
#define DLB_HGT_MEMBER_HW_STATEr 8887
#define DLB_HGT_PORT_AVG_QUALITY_MEASUREr 8888
#define DLB_HGT_PORT_INST_QUALITY_MEASUREr 8889
#define DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr 8890
#define DLB_HGT_QUALITY_MEASURE_CONTROLr 8891
#define DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr 8892
#define DLB_HGT_QUANTIZE_CONTROLr 8893
#define DLB_HGT_RANDOM_SELECTION_CONTROLr 8894
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Xr 8895
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Yr 8896
#define DLB_HGT_REFRESH_INDEXr 8897
#define DLB_HGT_REFRESH_INDEX_Xr 8898
#define DLB_HGT_REFRESH_INDEX_Yr 8899
#define DLB_HGT_SER_CONTROLr 8900
#define DLB_LAG_CLEAR_METRIC_STATE_64r 8901
#define DLB_LAG_CURRENT_TIMEr 8902
#define DLB_LAG_EOP_BUFFERr 8903
#define DLB_LAG_FLOWSET_PDA_CONTROLr 8904
#define DLB_LAG_MEMBER_HW_STATE_64r 8905
#define DLB_LAG_PLA_QUALITY_MEASURE_CONTROLr 8906
#define DLB_LAG_QUALITY_MEASURE_CONTROLr 8907
#define DLB_LAG_RAM_CONTROLr 8908
#define DLB_LAG_RANDOM_SELECTION_CONTROLr 8909
#define DLB_LAG_REFRESH_INDEXr 8910
#define DLB_LAG_SER_CONTROLr 8911
#define DLFBC_STORM_CONTROLr 8912
#define DLLCONTROLr 8913
#define DLLUPDATEPERIODr 8914
#define DLLUPDTATECOUNTERr 8915
#define DMAC_M0_IDM_IDM_INTERRUPT_STATUSr 8916
#define DMAC_M0_IDM_IDM_RESET_STATUSr 8917
#define DMAC_M0_IDM_IO_CONTROL_DIRECTr 8918
#define DMAC_M0_IDM_IO_STATUSr 8919
#define DMAC_M0_IDM_RESET_CONTROLr 8920
#define DMAC_PL330_CC_0r 8921
#define DMAC_PL330_CC_1r 8922
#define DMAC_PL330_CC_2r 8923
#define DMAC_PL330_CC_3r 8924
#define DMAC_PL330_CC_4r 8925
#define DMAC_PL330_CC_5r 8926
#define DMAC_PL330_CC_6r 8927
#define DMAC_PL330_CC_7r 8928
#define DMAC_PL330_CPC0r 8929
#define DMAC_PL330_CPC1r 8930
#define DMAC_PL330_CPC2r 8931
#define DMAC_PL330_CPC3r 8932
#define DMAC_PL330_CPC4r 8933
#define DMAC_PL330_CPC5r 8934
#define DMAC_PL330_CPC6r 8935
#define DMAC_PL330_CPC7r 8936
#define DMAC_PL330_CR0r 8937
#define DMAC_PL330_CR1r 8938
#define DMAC_PL330_CR2r 8939
#define DMAC_PL330_CR3r 8940
#define DMAC_PL330_CR4r 8941
#define DMAC_PL330_CRDNr 8942
#define DMAC_PL330_CS0r 8943
#define DMAC_PL330_CS1r 8944
#define DMAC_PL330_CS2r 8945
#define DMAC_PL330_CS3r 8946
#define DMAC_PL330_CS4r 8947
#define DMAC_PL330_CS5r 8948
#define DMAC_PL330_CS6r 8949
#define DMAC_PL330_CS7r 8950
#define DMAC_PL330_DA_0r 8951
#define DMAC_PL330_DA_1r 8952
#define DMAC_PL330_DA_2r 8953
#define DMAC_PL330_DA_3r 8954
#define DMAC_PL330_DA_4r 8955
#define DMAC_PL330_DA_5r 8956
#define DMAC_PL330_DA_6r 8957
#define DMAC_PL330_DA_7r 8958
#define DMAC_PL330_DBGCMDr 8959
#define DMAC_PL330_DBGINST0r 8960
#define DMAC_PL330_DBGINST1r 8961
#define DMAC_PL330_DBGSTATUSr 8962
#define DMAC_PL330_DPCr 8963
#define DMAC_PL330_DSr 8964
#define DMAC_PL330_FSCr 8965
#define DMAC_PL330_FSMr 8966
#define DMAC_PL330_FTC0r 8967
#define DMAC_PL330_FTC1r 8968
#define DMAC_PL330_FTC2r 8969
#define DMAC_PL330_FTC3r 8970
#define DMAC_PL330_FTC4r 8971
#define DMAC_PL330_FTC5r 8972
#define DMAC_PL330_FTC6r 8973
#define DMAC_PL330_FTC7r 8974
#define DMAC_PL330_FTMr 8975
#define DMAC_PL330_INTCLRr 8976
#define DMAC_PL330_INTENr 8977
#define DMAC_PL330_INTSTATUSr 8978
#define DMAC_PL330_INT_EVENT_RISr 8979
#define DMAC_PL330_LC0_0r 8980
#define DMAC_PL330_LC0_1r 8981
#define DMAC_PL330_LC0_2r 8982
#define DMAC_PL330_LC0_3r 8983
#define DMAC_PL330_LC0_4r 8984
#define DMAC_PL330_LC0_5r 8985
#define DMAC_PL330_LC0_6r 8986
#define DMAC_PL330_LC0_7r 8987
#define DMAC_PL330_LC1_0r 8988
#define DMAC_PL330_LC1_1r 8989
#define DMAC_PL330_LC1_2r 8990
#define DMAC_PL330_LC1_3r 8991
#define DMAC_PL330_LC1_4r 8992
#define DMAC_PL330_LC1_5r 8993
#define DMAC_PL330_LC1_6r 8994
#define DMAC_PL330_LC1_7r 8995
#define DMAC_PL330_SA_0r 8996
#define DMAC_PL330_SA_1r 8997
#define DMAC_PL330_SA_2r 8998
#define DMAC_PL330_SA_3r 8999
#define DMAC_PL330_SA_4r 9000
#define DMAC_PL330_SA_5r 9001
#define DMAC_PL330_SA_6r 9002
#define DMAC_PL330_SA_7r 9003
#define DMAC_PL330_WDr 9004
#define DMU_CRU_IHOST_PWR_CONTROLr 9005
#define DMU_CRU_IHOST_PWR_CONTROL_STATUSr 9006
#define DMU_CRU_IPROC_DEBUG_SELr 9007
#define DMU_CRU_IPROC_DEBUG_STATUSr 9008
#define DMU_CRU_RESETr 9009
#define DMU_PCU_CHIP_PLL_LOCK_CONTROLr 9010
#define DMU_PCU_CHIP_PLL_LOCK_STATUSr 9011
#define DMU_PCU_CRU_RESET_REASONr 9012
#define DMU_PCU_DEBUG_BUSr 9013
#define DMU_PCU_DEBUG_BUS_SELr 9014
#define DMU_PCU_IPROC_CONTROLr 9015
#define DMU_PCU_IPROC_RESET_REASONr 9016
#define DMU_PCU_IPROC_STATUSr 9017
#define DMU_PCU_IPROC_STRAPS_CAPTUREDr 9018
#define DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr 9019
#define DMU_PCU_OTP_CONFIGr 9020
#define DMU_PCU_OTP_SW_OVERRIDEr 9021
#define DMU_PCU_OTP_SW_OVERRIDE_ENr 9022
#define DMU_PCU_PCIE_SLAVE_RESET_MODEr 9023
#define DMU_PCU_POR_CONTROLr 9024
#define DMU_PCU_SOFT_RESETr 9025
#define DMU_PCU_SWITCH_RESET_REASONr 9026
#define DMU_PCU_WATCHDOG_RESET_MODEr 9027
#define DMVOQ_WRED_CONFIGr 9028
#define DNAT_DISCARDSr 9029
#define DNAT_TRANSLATIONSr 9030
#define DOS_CONTROLr 9031
#define DOS_CONTROL_2r 9032
#define DOS_CONTROL_3r 9033
#define DPATHBISRDBGRDDATAr 9034
#define DPI_INDIRECTCOMMANDr 9035
#define DPI_INDIRECTCOMMANDADDRESSr 9036
#define DPI_INDIRECTCOMMANDRDDATAr 9037
#define DPI_INDIRECTCOMMANDWRDATAr 9038
#define DPI_INIT_STATUSr 9039
#define DPI_INTERRUPTMASKREGISTERr 9040
#define DPI_INTERRUPTREGISTERr 9041
#define DPI_SPAREREGISTER2r 9042
#define DQCQIDFILTERr 9043
#define DQCQMAXOCCUPANCYHPr 9044
#define DQCQMAXOCCUPANCYLPr 9045
#define DRAMBUFFERPOINTERQUEUEMULTICASTTHRESHOLD4_5r 9046
#define DRAMBUFFERPOINTERQUEUESIZE0_1r 9047
#define DRAMBUFFERPOINTERQUEUESIZE10_11r 9048
#define DRAMBUFFERPOINTERQUEUESIZE12_13r 9049
#define DRAMBUFFERPOINTERQUEUESIZE14_15r 9050
#define DRAMBUFFERPOINTERQUEUESIZE2_3r 9051
#define DRAMBUFFERPOINTERQUEUESIZE4_5r 9052
#define DRAMBUFFERPOINTERQUEUESIZE6_7r 9053
#define DRAMBUFFERPOINTERQUEUESIZE8_9r 9054
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS0_1r 9055
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS10_11r 9056
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS12_13r 9057
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS14_15r 9058
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS2_3r 9059
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS4_5r 9060
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS6_7r 9061
#define DRAMBUFFERPOINTERQUEUESTARTADDRESS8_9r 9062
#define DRAMBUFFERPOINTERQUEUETHRESHOLD01r 9063
#define DRAMBUFFERPOINTERQUEUETHRESHOLD10_11r 9064
#define DRAMBUFFERPOINTERQUEUETHRESHOLD12_13r 9065
#define DRAMBUFFERPOINTERQUEUETHRESHOLD14_15r 9066
#define DRAMBUFFERPOINTERQUEUETHRESHOLD2_3r 9067
#define DRAMBUFFERPOINTERQUEUETHRESHOLD4_5r 9068
#define DRAMBUFFERPOINTERQUEUETHRESHOLD6_7r 9069
#define DRAMBUFFERPOINTERQUEUETHRESHOLD8_9r 9070
#define DRAMDYNREJECTPACKETCOUNTERSr 9071
#define DRAMDYNSIZECNTr 9072
#define DRAMDYNSIZETHCFG0r 9073
#define DRAMDYNSIZETHCFG1r 9074
#define DRAMDYNSIZETHCFG2r 9075
#define DRAMDYNSIZETHCFG3r 9076
#define DRAMPERIODICTRAININGr 9077
#define DRAM_COMPLIANCECONFIGURATIONREGISTERr 9078
#define DRCA_AC_OPERATING_CONDITIONS_1r 9079
#define DRCA_AC_OPERATING_CONDITIONS_2r 9080
#define DRCA_AC_OPERATING_CONDITIONS_3r 9081
#define DRCA_AC_OPERATING_CONDITIONS_4r 9082
#define DRCA_BIST_CONFIGURATIONSr 9083
#define DRCA_BIST_END_ADDRESSr 9084
#define DRCA_BIST_ERROR_OCCURREDr 9085
#define DRCA_BIST_FULL_MASK_ERROR_COUNTERr 9086
#define DRCA_BIST_FULL_MASK_WORD_0r 9087
#define DRCA_BIST_FULL_MASK_WORD_1r 9088
#define DRCA_BIST_FULL_MASK_WORD_2r 9089
#define DRCA_BIST_FULL_MASK_WORD_3r 9090
#define DRCA_BIST_FULL_MASK_WORD_4r 9091
#define DRCA_BIST_FULL_MASK_WORD_5r 9092
#define DRCA_BIST_FULL_MASK_WORD_6r 9093
#define DRCA_BIST_FULL_MASK_WORD_7r 9094
#define DRCA_BIST_GLOBAL_ERROR_COUNTERr 9095
#define DRCA_BIST_LAST_ADDR_ERRr 9096
#define DRCA_BIST_LAST_DATA_ERRr 9097
#define DRCA_BIST_NUMBER_OF_ACTIONSr 9098
#define DRCA_BIST_PATTERN_WORD_0r 9099
#define DRCA_BIST_PATTERN_WORD_1r 9100
#define DRCA_BIST_PATTERN_WORD_2r 9101
#define DRCA_BIST_PATTERN_WORD_3r 9102
#define DRCA_BIST_PATTERN_WORD_4r 9103
#define DRCA_BIST_PATTERN_WORD_5r 9104
#define DRCA_BIST_PATTERN_WORD_6r 9105
#define DRCA_BIST_PATTERN_WORD_7r 9106
#define DRCA_BIST_RATE_LIMITERr 9107
#define DRCA_BIST_SINGLE_BIT_MASKr 9108
#define DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9109
#define DRCA_BIST_START_ADDRESSr 9110
#define DRCA_BIST_STATUSESr 9111
#define DRCA_CALIBRATION_SEQUENCE_ADDRESSr 9112
#define DRCA_CALIB_BIST_ERROR_OCCURREDr 9113
#define DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9114
#define DRCA_CLAM_SHELLr 9115
#define DRCA_CPU_COMMANDSr 9116
#define DRCA_DATA_LOCKr 9117
#define DRCA_DATA_LOCK_TIMEOUT_PRDr 9118
#define DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9119
#define DRCA_DDR_CONTROLLER_TRIGGERSr 9120
#define DRCA_DDR_EXTENDED_MODE_REGISTER_1r 9121
#define DRCA_DDR_EXTENDED_MODE_REGISTER_2r 9122
#define DRCA_DDR_EXTENDED_MODE_REGISTER_3r 9123
#define DRCA_DDR_MODE_REGISTER_1r 9124
#define DRCA_DDR_MODE_REGISTER_2r 9125
#define DRCA_DPI_POWERr 9126
#define DRCA_DPI_STATUSr 9127
#define DRCA_DPI_STAT_CNTRLr 9128
#define DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9129
#define DRCA_DRAM_INIT_FINISHEDr 9130
#define DRCA_DRAM_SETr 9131
#define DRCA_DRAM_TIME_PARAMSr 9132
#define DRCA_EXTENDED_MODE_WR_2_REGISTERr 9133
#define DRCA_GENERAL_CONFIGURATIONSr 9134
#define DRCA_GLUE_LOGIC_REGISTERr 9135
#define DRCA_INIT_SEQUENCE_REGISTERr 9136
#define DRCA_INTERRUPT_MASK_REGISTERr 9137
#define DRCA_INTERRUPT_REGISTERr 9138
#define DRCA_INTERRUPT_REGISTER_TESTr 9139
#define DRCA_INTIAL_CALIB_USE_MPRr 9140
#define DRCA_LOOPBACK_CONFIGr 9141
#define DRCA_LOOPBACK_CONTROLr 9142
#define DRCA_LOOPBACK_ERROR_OCCURREDr 9143
#define DRCA_LOOPBACK_FULL_ERR_CNTr 9144
#define DRCA_LOOPBACK_MASK_WORDr 9145
#define DRCA_LOOPBACK_PATTERN_WORDr 9146
#define DRCA_ODT_CONFIGURATION_REGISTERr 9147
#define DRCA_PHY_CALIBRATIONr 9148
#define DRCA_PHY_CALIB_FINISHEDr 9149
#define DRCA_RBUS_ADDRr 9150
#define DRCA_RBUS_RDATAr 9151
#define DRCA_RBUS_RD_RESULTr 9152
#define DRCA_RBUS_WDATAr 9153
#define DRCA_REG_0085r 9154
#define DRCA_REG_90r 9155
#define DRCA_REG_0091r 9156
#define DRCA_REG_0092r 9157
#define DRCA_REG_0209r 9158
#define DRCA_REG_0210r 9159
#define DRCA_REG_0211r 9160
#define DRCA_REG_0212r 9161
#define DRCA_REG_0242r 9162
#define DRCA_REG_0243r 9163
#define DRCA_REG_00B0r 9164
#define DRCA_REG_00B1r 9165
#define DRCA_REG_00B2r 9166
#define DRCA_REG_00B3r 9167
#define DRCA_REG_00B4r 9168
#define DRCA_REG_00B5r 9169
#define DRCA_REG_00B6r 9170
#define DRCA_REG_00B7r 9171
#define DRCA_REG_020Ar 9172
#define DRCA_REG_020Br 9173
#define DRCA_REG_020Cr 9174
#define DRCA_REG_020Dr 9175
#define DRCA_REG_020Er 9176
#define DRCA_REG_020Fr 9177
#define DRCA_REG_021Cr 9178
#define DRCA_SBUS_BROADCAST_IDr 9179
#define DRCA_SBUS_LAST_IN_CHAINr 9180
#define DRCA_SPARE_REGISTERr 9181
#define DRCA_SPARE_REGISTER_3r 9182
#define DRCA_VDL_CNTRLr 9183
#define DRCA_WRITE_READ_RATESr 9184
#define DRCBISTENABLESr 9185
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_1r 9186
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_2r 9187
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_3r 9188
#define DRCBROADCAST_AC_OPERATING_CONDITIONS_4r 9189
#define DRCBROADCAST_BIST_CONFIGURATIONSr 9190
#define DRCBROADCAST_BIST_END_ADDRESSr 9191
#define DRCBROADCAST_BIST_ERROR_OCCURREDr 9192
#define DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTERr 9193
#define DRCBROADCAST_BIST_FULL_MASK_WORD_0r 9194
#define DRCBROADCAST_BIST_FULL_MASK_WORD_1r 9195
#define DRCBROADCAST_BIST_FULL_MASK_WORD_2r 9196
#define DRCBROADCAST_BIST_FULL_MASK_WORD_3r 9197
#define DRCBROADCAST_BIST_FULL_MASK_WORD_4r 9198
#define DRCBROADCAST_BIST_FULL_MASK_WORD_5r 9199
#define DRCBROADCAST_BIST_FULL_MASK_WORD_6r 9200
#define DRCBROADCAST_BIST_FULL_MASK_WORD_7r 9201
#define DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTERr 9202
#define DRCBROADCAST_BIST_LAST_ADDR_ERRr 9203
#define DRCBROADCAST_BIST_LAST_DATA_ERRr 9204
#define DRCBROADCAST_BIST_NUMBER_OF_ACTIONSr 9205
#define DRCBROADCAST_BIST_PATTERN_WORD_0r 9206
#define DRCBROADCAST_BIST_PATTERN_WORD_1r 9207
#define DRCBROADCAST_BIST_PATTERN_WORD_2r 9208
#define DRCBROADCAST_BIST_PATTERN_WORD_3r 9209
#define DRCBROADCAST_BIST_PATTERN_WORD_4r 9210
#define DRCBROADCAST_BIST_PATTERN_WORD_5r 9211
#define DRCBROADCAST_BIST_PATTERN_WORD_6r 9212
#define DRCBROADCAST_BIST_PATTERN_WORD_7r 9213
#define DRCBROADCAST_BIST_RATE_LIMITERr 9214
#define DRCBROADCAST_BIST_SINGLE_BIT_MASKr 9215
#define DRCBROADCAST_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9216
#define DRCBROADCAST_BIST_START_ADDRESSr 9217
#define DRCBROADCAST_BIST_STATUSESr 9218
#define DRCBROADCAST_CALIBRATION_SEQUENCE_ADDRESSr 9219
#define DRCBROADCAST_CALIB_BIST_ERROR_OCCURREDr 9220
#define DRCBROADCAST_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9221
#define DRCBROADCAST_CLAM_SHELLr 9222
#define DRCBROADCAST_CPU_COMMANDSr 9223
#define DRCBROADCAST_DATA_LOCKr 9224
#define DRCBROADCAST_DATA_LOCK_TIMEOUT_PRDr 9225
#define DRCBROADCAST_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9226
#define DRCBROADCAST_DDR_CONTROLLER_TRIGGERSr 9227
#define DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_1r 9228
#define DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_2r 9229
#define DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_3r 9230
#define DRCBROADCAST_DDR_MODE_REGISTER_1r 9231
#define DRCBROADCAST_DDR_MODE_REGISTER_2r 9232
#define DRCBROADCAST_DPI_POWERr 9233
#define DRCBROADCAST_DPI_STATUSr 9234
#define DRCBROADCAST_DPI_STAT_CNTRLr 9235
#define DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9236
#define DRCBROADCAST_DRAM_INIT_FINISHEDr 9237
#define DRCBROADCAST_DRAM_SETr 9238
#define DRCBROADCAST_DRAM_TIME_PARAMSr 9239
#define DRCBROADCAST_EXTENDED_MODE_WR_2_REGISTERr 9240
#define DRCBROADCAST_GENERAL_CONFIGURATIONSr 9241
#define DRCBROADCAST_GLUE_LOGIC_REGISTERr 9242
#define DRCBROADCAST_INIT_SEQUENCE_REGISTERr 9243
#define DRCBROADCAST_INTERRUPT_MASK_REGISTERr 9244
#define DRCBROADCAST_INTERRUPT_REGISTERr 9245
#define DRCBROADCAST_INTERRUPT_REGISTER_TESTr 9246
#define DRCBROADCAST_INTIAL_CALIB_USE_MPRr 9247
#define DRCBROADCAST_LOOPBACK_CONFIGr 9248
#define DRCBROADCAST_LOOPBACK_CONTROLr 9249
#define DRCBROADCAST_LOOPBACK_ERROR_OCCURREDr 9250
#define DRCBROADCAST_LOOPBACK_FULL_ERR_CNTr 9251
#define DRCBROADCAST_LOOPBACK_MASK_WORDr 9252
#define DRCBROADCAST_LOOPBACK_PATTERN_WORDr 9253
#define DRCBROADCAST_ODT_CONFIGURATION_REGISTERr 9254
#define DRCBROADCAST_PHY_CALIBRATIONr 9255
#define DRCBROADCAST_PHY_CALIB_FINISHEDr 9256
#define DRCBROADCAST_RBUS_ADDRr 9257
#define DRCBROADCAST_RBUS_RDATAr 9258
#define DRCBROADCAST_RBUS_RD_RESULTr 9259
#define DRCBROADCAST_RBUS_WDATAr 9260
#define DRCBROADCAST_REG_0085r 9261
#define DRCBROADCAST_REG_90r 9262
#define DRCBROADCAST_REG_0091r 9263
#define DRCBROADCAST_REG_0092r 9264
#define DRCBROADCAST_REG_0209r 9265
#define DRCBROADCAST_REG_0210r 9266
#define DRCBROADCAST_REG_0211r 9267
#define DRCBROADCAST_REG_0212r 9268
#define DRCBROADCAST_REG_0242r 9269
#define DRCBROADCAST_REG_0243r 9270
#define DRCBROADCAST_REG_00B0r 9271
#define DRCBROADCAST_REG_00B1r 9272
#define DRCBROADCAST_REG_00B2r 9273
#define DRCBROADCAST_REG_00B3r 9274
#define DRCBROADCAST_REG_00B4r 9275
#define DRCBROADCAST_REG_00B5r 9276
#define DRCBROADCAST_REG_00B6r 9277
#define DRCBROADCAST_REG_00B7r 9278
#define DRCBROADCAST_REG_020Ar 9279
#define DRCBROADCAST_REG_020Br 9280
#define DRCBROADCAST_REG_020Cr 9281
#define DRCBROADCAST_REG_020Dr 9282
#define DRCBROADCAST_REG_020Er 9283
#define DRCBROADCAST_REG_020Fr 9284
#define DRCBROADCAST_REG_021Cr 9285
#define DRCBROADCAST_SBUS_BROADCAST_IDr 9286
#define DRCBROADCAST_SBUS_LAST_IN_CHAINr 9287
#define DRCBROADCAST_SPARE_REGISTERr 9288
#define DRCBROADCAST_SPARE_REGISTER_3r 9289
#define DRCBROADCAST_VDL_CNTRLr 9290
#define DRCBROADCAST_WRITE_READ_RATESr 9291
#define DRCB_AC_OPERATING_CONDITIONS_1r 9292
#define DRCB_AC_OPERATING_CONDITIONS_2r 9293
#define DRCB_AC_OPERATING_CONDITIONS_3r 9294
#define DRCB_AC_OPERATING_CONDITIONS_4r 9295
#define DRCB_BIST_CONFIGURATIONSr 9296
#define DRCB_BIST_END_ADDRESSr 9297
#define DRCB_BIST_ERROR_OCCURREDr 9298
#define DRCB_BIST_FULL_MASK_ERROR_COUNTERr 9299
#define DRCB_BIST_FULL_MASK_WORD_0r 9300
#define DRCB_BIST_FULL_MASK_WORD_1r 9301
#define DRCB_BIST_FULL_MASK_WORD_2r 9302
#define DRCB_BIST_FULL_MASK_WORD_3r 9303
#define DRCB_BIST_FULL_MASK_WORD_4r 9304
#define DRCB_BIST_FULL_MASK_WORD_5r 9305
#define DRCB_BIST_FULL_MASK_WORD_6r 9306
#define DRCB_BIST_FULL_MASK_WORD_7r 9307
#define DRCB_BIST_GLOBAL_ERROR_COUNTERr 9308
#define DRCB_BIST_LAST_ADDR_ERRr 9309
#define DRCB_BIST_LAST_DATA_ERRr 9310
#define DRCB_BIST_NUMBER_OF_ACTIONSr 9311
#define DRCB_BIST_PATTERN_WORD_0r 9312
#define DRCB_BIST_PATTERN_WORD_1r 9313
#define DRCB_BIST_PATTERN_WORD_2r 9314
#define DRCB_BIST_PATTERN_WORD_3r 9315
#define DRCB_BIST_PATTERN_WORD_4r 9316
#define DRCB_BIST_PATTERN_WORD_5r 9317
#define DRCB_BIST_PATTERN_WORD_6r 9318
#define DRCB_BIST_PATTERN_WORD_7r 9319
#define DRCB_BIST_RATE_LIMITERr 9320
#define DRCB_BIST_SINGLE_BIT_MASKr 9321
#define DRCB_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9322
#define DRCB_BIST_START_ADDRESSr 9323
#define DRCB_BIST_STATUSESr 9324
#define DRCB_CALIBRATION_SEQUENCE_ADDRESSr 9325
#define DRCB_CALIB_BIST_ERROR_OCCURREDr 9326
#define DRCB_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9327
#define DRCB_CLAM_SHELLr 9328
#define DRCB_CPU_COMMANDSr 9329
#define DRCB_DATA_LOCKr 9330
#define DRCB_DATA_LOCK_TIMEOUT_PRDr 9331
#define DRCB_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9332
#define DRCB_DDR_CONTROLLER_TRIGGERSr 9333
#define DRCB_DDR_EXTENDED_MODE_REGISTER_1r 9334
#define DRCB_DDR_EXTENDED_MODE_REGISTER_2r 9335
#define DRCB_DDR_EXTENDED_MODE_REGISTER_3r 9336
#define DRCB_DDR_MODE_REGISTER_1r 9337
#define DRCB_DDR_MODE_REGISTER_2r 9338
#define DRCB_DPI_POWERr 9339
#define DRCB_DPI_STATUSr 9340
#define DRCB_DPI_STAT_CNTRLr 9341
#define DRCB_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9342
#define DRCB_DRAM_INIT_FINISHEDr 9343
#define DRCB_DRAM_SETr 9344
#define DRCB_DRAM_TIME_PARAMSr 9345
#define DRCB_EXTENDED_MODE_WR_2_REGISTERr 9346
#define DRCB_GENERAL_CONFIGURATIONSr 9347
#define DRCB_GLUE_LOGIC_REGISTERr 9348
#define DRCB_INIT_SEQUENCE_REGISTERr 9349
#define DRCB_INTERRUPT_MASK_REGISTERr 9350
#define DRCB_INTERRUPT_REGISTERr 9351
#define DRCB_INTERRUPT_REGISTER_TESTr 9352
#define DRCB_INTIAL_CALIB_USE_MPRr 9353
#define DRCB_LOOPBACK_CONFIGr 9354
#define DRCB_LOOPBACK_CONTROLr 9355
#define DRCB_LOOPBACK_ERROR_OCCURREDr 9356
#define DRCB_LOOPBACK_FULL_ERR_CNTr 9357
#define DRCB_LOOPBACK_MASK_WORDr 9358
#define DRCB_LOOPBACK_PATTERN_WORDr 9359
#define DRCB_ODT_CONFIGURATION_REGISTERr 9360
#define DRCB_PHY_CALIBRATIONr 9361
#define DRCB_PHY_CALIB_FINISHEDr 9362
#define DRCB_RBUS_ADDRr 9363
#define DRCB_RBUS_RDATAr 9364
#define DRCB_RBUS_RD_RESULTr 9365
#define DRCB_RBUS_WDATAr 9366
#define DRCB_REG_0085r 9367
#define DRCB_REG_90r 9368
#define DRCB_REG_0091r 9369
#define DRCB_REG_0092r 9370
#define DRCB_REG_0209r 9371
#define DRCB_REG_0210r 9372
#define DRCB_REG_0211r 9373
#define DRCB_REG_0212r 9374
#define DRCB_REG_0242r 9375
#define DRCB_REG_0243r 9376
#define DRCB_REG_00B0r 9377
#define DRCB_REG_00B1r 9378
#define DRCB_REG_00B2r 9379
#define DRCB_REG_00B3r 9380
#define DRCB_REG_00B4r 9381
#define DRCB_REG_00B5r 9382
#define DRCB_REG_00B6r 9383
#define DRCB_REG_00B7r 9384
#define DRCB_REG_020Ar 9385
#define DRCB_REG_020Br 9386
#define DRCB_REG_020Cr 9387
#define DRCB_REG_020Dr 9388
#define DRCB_REG_020Er 9389
#define DRCB_REG_020Fr 9390
#define DRCB_REG_021Cr 9391
#define DRCB_SBUS_BROADCAST_IDr 9392
#define DRCB_SBUS_LAST_IN_CHAINr 9393
#define DRCB_SPARE_REGISTERr 9394
#define DRCB_SPARE_REGISTER_3r 9395
#define DRCB_VDL_CNTRLr 9396
#define DRCB_WRITE_READ_RATESr 9397
#define DRCC_AC_OPERATING_CONDITIONS_1r 9398
#define DRCC_AC_OPERATING_CONDITIONS_2r 9399
#define DRCC_AC_OPERATING_CONDITIONS_3r 9400
#define DRCC_AC_OPERATING_CONDITIONS_4r 9401
#define DRCC_BIST_CONFIGURATIONSr 9402
#define DRCC_BIST_END_ADDRESSr 9403
#define DRCC_BIST_ERROR_OCCURREDr 9404
#define DRCC_BIST_FULL_MASK_ERROR_COUNTERr 9405
#define DRCC_BIST_FULL_MASK_WORD_0r 9406
#define DRCC_BIST_FULL_MASK_WORD_1r 9407
#define DRCC_BIST_FULL_MASK_WORD_2r 9408
#define DRCC_BIST_FULL_MASK_WORD_3r 9409
#define DRCC_BIST_FULL_MASK_WORD_4r 9410
#define DRCC_BIST_FULL_MASK_WORD_5r 9411
#define DRCC_BIST_FULL_MASK_WORD_6r 9412
#define DRCC_BIST_FULL_MASK_WORD_7r 9413
#define DRCC_BIST_GLOBAL_ERROR_COUNTERr 9414
#define DRCC_BIST_LAST_ADDR_ERRr 9415
#define DRCC_BIST_LAST_DATA_ERRr 9416
#define DRCC_BIST_NUMBER_OF_ACTIONSr 9417
#define DRCC_BIST_PATTERN_WORD_0r 9418
#define DRCC_BIST_PATTERN_WORD_1r 9419
#define DRCC_BIST_PATTERN_WORD_2r 9420
#define DRCC_BIST_PATTERN_WORD_3r 9421
#define DRCC_BIST_PATTERN_WORD_4r 9422
#define DRCC_BIST_PATTERN_WORD_5r 9423
#define DRCC_BIST_PATTERN_WORD_6r 9424
#define DRCC_BIST_PATTERN_WORD_7r 9425
#define DRCC_BIST_RATE_LIMITERr 9426
#define DRCC_BIST_SINGLE_BIT_MASKr 9427
#define DRCC_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9428
#define DRCC_BIST_START_ADDRESSr 9429
#define DRCC_BIST_STATUSESr 9430
#define DRCC_CALIBRATION_SEQUENCE_ADDRESSr 9431
#define DRCC_CALIB_BIST_ERROR_OCCURREDr 9432
#define DRCC_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9433
#define DRCC_CLAM_SHELLr 9434
#define DRCC_CPU_COMMANDSr 9435
#define DRCC_DATA_LOCKr 9436
#define DRCC_DATA_LOCK_TIMEOUT_PRDr 9437
#define DRCC_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9438
#define DRCC_DDR_CONTROLLER_TRIGGERSr 9439
#define DRCC_DDR_EXTENDED_MODE_REGISTER_1r 9440
#define DRCC_DDR_EXTENDED_MODE_REGISTER_2r 9441
#define DRCC_DDR_EXTENDED_MODE_REGISTER_3r 9442
#define DRCC_DDR_MODE_REGISTER_1r 9443
#define DRCC_DDR_MODE_REGISTER_2r 9444
#define DRCC_DPI_POWERr 9445
#define DRCC_DPI_STATUSr 9446
#define DRCC_DPI_STAT_CNTRLr 9447
#define DRCC_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9448
#define DRCC_DRAM_INIT_FINISHEDr 9449
#define DRCC_DRAM_SETr 9450
#define DRCC_DRAM_TIME_PARAMSr 9451
#define DRCC_EXTENDED_MODE_WR_2_REGISTERr 9452
#define DRCC_GENERAL_CONFIGURATIONSr 9453
#define DRCC_GLUE_LOGIC_REGISTERr 9454
#define DRCC_INIT_SEQUENCE_REGISTERr 9455
#define DRCC_INTERRUPT_MASK_REGISTERr 9456
#define DRCC_INTERRUPT_REGISTERr 9457
#define DRCC_INTERRUPT_REGISTER_TESTr 9458
#define DRCC_INTIAL_CALIB_USE_MPRr 9459
#define DRCC_LOOPBACK_CONFIGr 9460
#define DRCC_LOOPBACK_CONTROLr 9461
#define DRCC_LOOPBACK_ERROR_OCCURREDr 9462
#define DRCC_LOOPBACK_FULL_ERR_CNTr 9463
#define DRCC_LOOPBACK_MASK_WORDr 9464
#define DRCC_LOOPBACK_PATTERN_WORDr 9465
#define DRCC_ODT_CONFIGURATION_REGISTERr 9466
#define DRCC_PHY_CALIBRATIONr 9467
#define DRCC_PHY_CALIB_FINISHEDr 9468
#define DRCC_RBUS_ADDRr 9469
#define DRCC_RBUS_RDATAr 9470
#define DRCC_RBUS_RD_RESULTr 9471
#define DRCC_RBUS_WDATAr 9472
#define DRCC_REG_0085r 9473
#define DRCC_REG_90r 9474
#define DRCC_REG_0091r 9475
#define DRCC_REG_0092r 9476
#define DRCC_REG_0209r 9477
#define DRCC_REG_0210r 9478
#define DRCC_REG_0211r 9479
#define DRCC_REG_0212r 9480
#define DRCC_REG_0242r 9481
#define DRCC_REG_0243r 9482
#define DRCC_REG_00B0r 9483
#define DRCC_REG_00B1r 9484
#define DRCC_REG_00B2r 9485
#define DRCC_REG_00B3r 9486
#define DRCC_REG_00B4r 9487
#define DRCC_REG_00B5r 9488
#define DRCC_REG_00B6r 9489
#define DRCC_REG_00B7r 9490
#define DRCC_REG_020Ar 9491
#define DRCC_REG_020Br 9492
#define DRCC_REG_020Cr 9493
#define DRCC_REG_020Dr 9494
#define DRCC_REG_020Er 9495
#define DRCC_REG_020Fr 9496
#define DRCC_REG_021Cr 9497
#define DRCC_SBUS_BROADCAST_IDr 9498
#define DRCC_SBUS_LAST_IN_CHAINr 9499
#define DRCC_SPARE_REGISTERr 9500
#define DRCC_SPARE_REGISTER_3r 9501
#define DRCC_VDL_CNTRLr 9502
#define DRCC_WRITE_READ_RATESr 9503
#define DRCD_AC_OPERATING_CONDITIONS_1r 9504
#define DRCD_AC_OPERATING_CONDITIONS_2r 9505
#define DRCD_AC_OPERATING_CONDITIONS_3r 9506
#define DRCD_AC_OPERATING_CONDITIONS_4r 9507
#define DRCD_BIST_CONFIGURATIONSr 9508
#define DRCD_BIST_END_ADDRESSr 9509
#define DRCD_BIST_ERROR_OCCURREDr 9510
#define DRCD_BIST_FULL_MASK_ERROR_COUNTERr 9511
#define DRCD_BIST_FULL_MASK_WORD_0r 9512
#define DRCD_BIST_FULL_MASK_WORD_1r 9513
#define DRCD_BIST_FULL_MASK_WORD_2r 9514
#define DRCD_BIST_FULL_MASK_WORD_3r 9515
#define DRCD_BIST_FULL_MASK_WORD_4r 9516
#define DRCD_BIST_FULL_MASK_WORD_5r 9517
#define DRCD_BIST_FULL_MASK_WORD_6r 9518
#define DRCD_BIST_FULL_MASK_WORD_7r 9519
#define DRCD_BIST_GLOBAL_ERROR_COUNTERr 9520
#define DRCD_BIST_LAST_ADDR_ERRr 9521
#define DRCD_BIST_LAST_DATA_ERRr 9522
#define DRCD_BIST_NUMBER_OF_ACTIONSr 9523
#define DRCD_BIST_PATTERN_WORD_0r 9524
#define DRCD_BIST_PATTERN_WORD_1r 9525
#define DRCD_BIST_PATTERN_WORD_2r 9526
#define DRCD_BIST_PATTERN_WORD_3r 9527
#define DRCD_BIST_PATTERN_WORD_4r 9528
#define DRCD_BIST_PATTERN_WORD_5r 9529
#define DRCD_BIST_PATTERN_WORD_6r 9530
#define DRCD_BIST_PATTERN_WORD_7r 9531
#define DRCD_BIST_RATE_LIMITERr 9532
#define DRCD_BIST_SINGLE_BIT_MASKr 9533
#define DRCD_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9534
#define DRCD_BIST_START_ADDRESSr 9535
#define DRCD_BIST_STATUSESr 9536
#define DRCD_CALIBRATION_SEQUENCE_ADDRESSr 9537
#define DRCD_CALIB_BIST_ERROR_OCCURREDr 9538
#define DRCD_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9539
#define DRCD_CLAM_SHELLr 9540
#define DRCD_CPU_COMMANDSr 9541
#define DRCD_DATA_LOCKr 9542
#define DRCD_DATA_LOCK_TIMEOUT_PRDr 9543
#define DRCD_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9544
#define DRCD_DDR_CONTROLLER_TRIGGERSr 9545
#define DRCD_DDR_EXTENDED_MODE_REGISTER_1r 9546
#define DRCD_DDR_EXTENDED_MODE_REGISTER_2r 9547
#define DRCD_DDR_EXTENDED_MODE_REGISTER_3r 9548
#define DRCD_DDR_MODE_REGISTER_1r 9549
#define DRCD_DDR_MODE_REGISTER_2r 9550
#define DRCD_DPI_POWERr 9551
#define DRCD_DPI_STATUSr 9552
#define DRCD_DPI_STAT_CNTRLr 9553
#define DRCD_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9554
#define DRCD_DRAM_INIT_FINISHEDr 9555
#define DRCD_DRAM_SETr 9556
#define DRCD_DRAM_TIME_PARAMSr 9557
#define DRCD_EXTENDED_MODE_WR_2_REGISTERr 9558
#define DRCD_GENERAL_CONFIGURATIONSr 9559
#define DRCD_GLUE_LOGIC_REGISTERr 9560
#define DRCD_INIT_SEQUENCE_REGISTERr 9561
#define DRCD_INTERRUPT_MASK_REGISTERr 9562
#define DRCD_INTERRUPT_REGISTERr 9563
#define DRCD_INTERRUPT_REGISTER_TESTr 9564
#define DRCD_INTIAL_CALIB_USE_MPRr 9565
#define DRCD_LOOPBACK_CONFIGr 9566
#define DRCD_LOOPBACK_CONTROLr 9567
#define DRCD_LOOPBACK_ERROR_OCCURREDr 9568
#define DRCD_LOOPBACK_FULL_ERR_CNTr 9569
#define DRCD_LOOPBACK_MASK_WORDr 9570
#define DRCD_LOOPBACK_PATTERN_WORDr 9571
#define DRCD_ODT_CONFIGURATION_REGISTERr 9572
#define DRCD_PHY_CALIBRATIONr 9573
#define DRCD_PHY_CALIB_FINISHEDr 9574
#define DRCD_RBUS_ADDRr 9575
#define DRCD_RBUS_RDATAr 9576
#define DRCD_RBUS_RD_RESULTr 9577
#define DRCD_RBUS_WDATAr 9578
#define DRCD_REG_0085r 9579
#define DRCD_REG_90r 9580
#define DRCD_REG_0091r 9581
#define DRCD_REG_0092r 9582
#define DRCD_REG_0209r 9583
#define DRCD_REG_0210r 9584
#define DRCD_REG_0211r 9585
#define DRCD_REG_0212r 9586
#define DRCD_REG_0242r 9587
#define DRCD_REG_0243r 9588
#define DRCD_REG_00B0r 9589
#define DRCD_REG_00B1r 9590
#define DRCD_REG_00B2r 9591
#define DRCD_REG_00B3r 9592
#define DRCD_REG_00B4r 9593
#define DRCD_REG_00B5r 9594
#define DRCD_REG_00B6r 9595
#define DRCD_REG_00B7r 9596
#define DRCD_REG_020Ar 9597
#define DRCD_REG_020Br 9598
#define DRCD_REG_020Cr 9599
#define DRCD_REG_020Dr 9600
#define DRCD_REG_020Er 9601
#define DRCD_REG_020Fr 9602
#define DRCD_REG_021Cr 9603
#define DRCD_SBUS_BROADCAST_IDr 9604
#define DRCD_SBUS_LAST_IN_CHAINr 9605
#define DRCD_SPARE_REGISTERr 9606
#define DRCD_SPARE_REGISTER_3r 9607
#define DRCD_VDL_CNTRLr 9608
#define DRCD_WRITE_READ_RATESr 9609
#define DRCE_AC_OPERATING_CONDITIONS_1r 9610
#define DRCE_AC_OPERATING_CONDITIONS_2r 9611
#define DRCE_AC_OPERATING_CONDITIONS_3r 9612
#define DRCE_AC_OPERATING_CONDITIONS_4r 9613
#define DRCE_BIST_CONFIGURATIONSr 9614
#define DRCE_BIST_END_ADDRESSr 9615
#define DRCE_BIST_ERROR_OCCURREDr 9616
#define DRCE_BIST_FULL_MASK_ERROR_COUNTERr 9617
#define DRCE_BIST_FULL_MASK_WORD_0r 9618
#define DRCE_BIST_FULL_MASK_WORD_1r 9619
#define DRCE_BIST_FULL_MASK_WORD_2r 9620
#define DRCE_BIST_FULL_MASK_WORD_3r 9621
#define DRCE_BIST_FULL_MASK_WORD_4r 9622
#define DRCE_BIST_FULL_MASK_WORD_5r 9623
#define DRCE_BIST_FULL_MASK_WORD_6r 9624
#define DRCE_BIST_FULL_MASK_WORD_7r 9625
#define DRCE_BIST_GLOBAL_ERROR_COUNTERr 9626
#define DRCE_BIST_LAST_ADDR_ERRr 9627
#define DRCE_BIST_LAST_DATA_ERRr 9628
#define DRCE_BIST_NUMBER_OF_ACTIONSr 9629
#define DRCE_BIST_PATTERN_WORD_0r 9630
#define DRCE_BIST_PATTERN_WORD_1r 9631
#define DRCE_BIST_PATTERN_WORD_2r 9632
#define DRCE_BIST_PATTERN_WORD_3r 9633
#define DRCE_BIST_PATTERN_WORD_4r 9634
#define DRCE_BIST_PATTERN_WORD_5r 9635
#define DRCE_BIST_PATTERN_WORD_6r 9636
#define DRCE_BIST_PATTERN_WORD_7r 9637
#define DRCE_BIST_RATE_LIMITERr 9638
#define DRCE_BIST_SINGLE_BIT_MASKr 9639
#define DRCE_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9640
#define DRCE_BIST_START_ADDRESSr 9641
#define DRCE_BIST_STATUSESr 9642
#define DRCE_CALIBRATION_SEQUENCE_ADDRESSr 9643
#define DRCE_CALIB_BIST_ERROR_OCCURREDr 9644
#define DRCE_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9645
#define DRCE_CLAM_SHELLr 9646
#define DRCE_CPU_COMMANDSr 9647
#define DRCE_DATA_LOCKr 9648
#define DRCE_DATA_LOCK_TIMEOUT_PRDr 9649
#define DRCE_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9650
#define DRCE_DDR_CONTROLLER_TRIGGERSr 9651
#define DRCE_DDR_EXTENDED_MODE_REGISTER_1r 9652
#define DRCE_DDR_EXTENDED_MODE_REGISTER_2r 9653
#define DRCE_DDR_EXTENDED_MODE_REGISTER_3r 9654
#define DRCE_DDR_MODE_REGISTER_1r 9655
#define DRCE_DDR_MODE_REGISTER_2r 9656
#define DRCE_DPI_POWERr 9657
#define DRCE_DPI_STATUSr 9658
#define DRCE_DPI_STAT_CNTRLr 9659
#define DRCE_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9660
#define DRCE_DRAM_INIT_FINISHEDr 9661
#define DRCE_DRAM_SETr 9662
#define DRCE_DRAM_TIME_PARAMSr 9663
#define DRCE_EXTENDED_MODE_WR_2_REGISTERr 9664
#define DRCE_GENERAL_CONFIGURATIONSr 9665
#define DRCE_GLUE_LOGIC_REGISTERr 9666
#define DRCE_INIT_SEQUENCE_REGISTERr 9667
#define DRCE_INTERRUPT_MASK_REGISTERr 9668
#define DRCE_INTERRUPT_REGISTERr 9669
#define DRCE_INTERRUPT_REGISTER_TESTr 9670
#define DRCE_INTIAL_CALIB_USE_MPRr 9671
#define DRCE_LOOPBACK_CONFIGr 9672
#define DRCE_LOOPBACK_CONTROLr 9673
#define DRCE_LOOPBACK_ERROR_OCCURREDr 9674
#define DRCE_LOOPBACK_FULL_ERR_CNTr 9675
#define DRCE_LOOPBACK_MASK_WORDr 9676
#define DRCE_LOOPBACK_PATTERN_WORDr 9677
#define DRCE_ODT_CONFIGURATION_REGISTERr 9678
#define DRCE_PHY_CALIBRATIONr 9679
#define DRCE_PHY_CALIB_FINISHEDr 9680
#define DRCE_RBUS_ADDRr 9681
#define DRCE_RBUS_RDATAr 9682
#define DRCE_RBUS_RD_RESULTr 9683
#define DRCE_RBUS_WDATAr 9684
#define DRCE_REG_0085r 9685
#define DRCE_REG_90r 9686
#define DRCE_REG_0091r 9687
#define DRCE_REG_0092r 9688
#define DRCE_REG_0209r 9689
#define DRCE_REG_0210r 9690
#define DRCE_REG_0211r 9691
#define DRCE_REG_0212r 9692
#define DRCE_REG_0242r 9693
#define DRCE_REG_0243r 9694
#define DRCE_REG_00B0r 9695
#define DRCE_REG_00B1r 9696
#define DRCE_REG_00B2r 9697
#define DRCE_REG_00B3r 9698
#define DRCE_REG_00B4r 9699
#define DRCE_REG_00B5r 9700
#define DRCE_REG_00B6r 9701
#define DRCE_REG_00B7r 9702
#define DRCE_REG_020Ar 9703
#define DRCE_REG_020Br 9704
#define DRCE_REG_020Cr 9705
#define DRCE_REG_020Dr 9706
#define DRCE_REG_020Er 9707
#define DRCE_REG_020Fr 9708
#define DRCE_REG_021Cr 9709
#define DRCE_SBUS_BROADCAST_IDr 9710
#define DRCE_SBUS_LAST_IN_CHAINr 9711
#define DRCE_SPARE_REGISTERr 9712
#define DRCE_SPARE_REGISTER_3r 9713
#define DRCE_VDL_CNTRLr 9714
#define DRCE_WRITE_READ_RATESr 9715
#define DRCF_AC_OPERATING_CONDITIONS_1r 9716
#define DRCF_AC_OPERATING_CONDITIONS_2r 9717
#define DRCF_AC_OPERATING_CONDITIONS_3r 9718
#define DRCF_AC_OPERATING_CONDITIONS_4r 9719
#define DRCF_BIST_CONFIGURATIONSr 9720
#define DRCF_BIST_END_ADDRESSr 9721
#define DRCF_BIST_ERROR_OCCURREDr 9722
#define DRCF_BIST_FULL_MASK_ERROR_COUNTERr 9723
#define DRCF_BIST_FULL_MASK_WORD_0r 9724
#define DRCF_BIST_FULL_MASK_WORD_1r 9725
#define DRCF_BIST_FULL_MASK_WORD_2r 9726
#define DRCF_BIST_FULL_MASK_WORD_3r 9727
#define DRCF_BIST_FULL_MASK_WORD_4r 9728
#define DRCF_BIST_FULL_MASK_WORD_5r 9729
#define DRCF_BIST_FULL_MASK_WORD_6r 9730
#define DRCF_BIST_FULL_MASK_WORD_7r 9731
#define DRCF_BIST_GLOBAL_ERROR_COUNTERr 9732
#define DRCF_BIST_LAST_ADDR_ERRr 9733
#define DRCF_BIST_LAST_DATA_ERRr 9734
#define DRCF_BIST_NUMBER_OF_ACTIONSr 9735
#define DRCF_BIST_PATTERN_WORD_0r 9736
#define DRCF_BIST_PATTERN_WORD_1r 9737
#define DRCF_BIST_PATTERN_WORD_2r 9738
#define DRCF_BIST_PATTERN_WORD_3r 9739
#define DRCF_BIST_PATTERN_WORD_4r 9740
#define DRCF_BIST_PATTERN_WORD_5r 9741
#define DRCF_BIST_PATTERN_WORD_6r 9742
#define DRCF_BIST_PATTERN_WORD_7r 9743
#define DRCF_BIST_RATE_LIMITERr 9744
#define DRCF_BIST_SINGLE_BIT_MASKr 9745
#define DRCF_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9746
#define DRCF_BIST_START_ADDRESSr 9747
#define DRCF_BIST_STATUSESr 9748
#define DRCF_CALIBRATION_SEQUENCE_ADDRESSr 9749
#define DRCF_CALIB_BIST_ERROR_OCCURREDr 9750
#define DRCF_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9751
#define DRCF_CLAM_SHELLr 9752
#define DRCF_CPU_COMMANDSr 9753
#define DRCF_DATA_LOCKr 9754
#define DRCF_DATA_LOCK_TIMEOUT_PRDr 9755
#define DRCF_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9756
#define DRCF_DDR_CONTROLLER_TRIGGERSr 9757
#define DRCF_DDR_EXTENDED_MODE_REGISTER_1r 9758
#define DRCF_DDR_EXTENDED_MODE_REGISTER_2r 9759
#define DRCF_DDR_EXTENDED_MODE_REGISTER_3r 9760
#define DRCF_DDR_MODE_REGISTER_1r 9761
#define DRCF_DDR_MODE_REGISTER_2r 9762
#define DRCF_DPI_POWERr 9763
#define DRCF_DPI_STATUSr 9764
#define DRCF_DPI_STAT_CNTRLr 9765
#define DRCF_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9766
#define DRCF_DRAM_INIT_FINISHEDr 9767
#define DRCF_DRAM_SETr 9768
#define DRCF_DRAM_TIME_PARAMSr 9769
#define DRCF_EXTENDED_MODE_WR_2_REGISTERr 9770
#define DRCF_GENERAL_CONFIGURATIONSr 9771
#define DRCF_GLUE_LOGIC_REGISTERr 9772
#define DRCF_INIT_SEQUENCE_REGISTERr 9773
#define DRCF_INTERRUPT_MASK_REGISTERr 9774
#define DRCF_INTERRUPT_REGISTERr 9775
#define DRCF_INTERRUPT_REGISTER_TESTr 9776
#define DRCF_INTIAL_CALIB_USE_MPRr 9777
#define DRCF_LOOPBACK_CONFIGr 9778
#define DRCF_LOOPBACK_CONTROLr 9779
#define DRCF_LOOPBACK_ERROR_OCCURREDr 9780
#define DRCF_LOOPBACK_FULL_ERR_CNTr 9781
#define DRCF_LOOPBACK_MASK_WORDr 9782
#define DRCF_LOOPBACK_PATTERN_WORDr 9783
#define DRCF_ODT_CONFIGURATION_REGISTERr 9784
#define DRCF_PHY_CALIBRATIONr 9785
#define DRCF_PHY_CALIB_FINISHEDr 9786
#define DRCF_RBUS_ADDRr 9787
#define DRCF_RBUS_RDATAr 9788
#define DRCF_RBUS_RD_RESULTr 9789
#define DRCF_RBUS_WDATAr 9790
#define DRCF_REG_0085r 9791
#define DRCF_REG_90r 9792
#define DRCF_REG_0091r 9793
#define DRCF_REG_0092r 9794
#define DRCF_REG_0209r 9795
#define DRCF_REG_0210r 9796
#define DRCF_REG_0211r 9797
#define DRCF_REG_0212r 9798
#define DRCF_REG_0242r 9799
#define DRCF_REG_0243r 9800
#define DRCF_REG_00B0r 9801
#define DRCF_REG_00B1r 9802
#define DRCF_REG_00B2r 9803
#define DRCF_REG_00B3r 9804
#define DRCF_REG_00B4r 9805
#define DRCF_REG_00B5r 9806
#define DRCF_REG_00B6r 9807
#define DRCF_REG_00B7r 9808
#define DRCF_REG_020Ar 9809
#define DRCF_REG_020Br 9810
#define DRCF_REG_020Cr 9811
#define DRCF_REG_020Dr 9812
#define DRCF_REG_020Er 9813
#define DRCF_REG_020Fr 9814
#define DRCF_REG_021Cr 9815
#define DRCF_SBUS_BROADCAST_IDr 9816
#define DRCF_SBUS_LAST_IN_CHAINr 9817
#define DRCF_SPARE_REGISTERr 9818
#define DRCF_SPARE_REGISTER_3r 9819
#define DRCF_VDL_CNTRLr 9820
#define DRCF_WRITE_READ_RATESr 9821
#define DRCG_AC_OPERATING_CONDITIONS_1r 9822
#define DRCG_AC_OPERATING_CONDITIONS_2r 9823
#define DRCG_AC_OPERATING_CONDITIONS_3r 9824
#define DRCG_AC_OPERATING_CONDITIONS_4r 9825
#define DRCG_BIST_CONFIGURATIONSr 9826
#define DRCG_BIST_END_ADDRESSr 9827
#define DRCG_BIST_ERROR_OCCURREDr 9828
#define DRCG_BIST_FULL_MASK_ERROR_COUNTERr 9829
#define DRCG_BIST_FULL_MASK_WORD_0r 9830
#define DRCG_BIST_FULL_MASK_WORD_1r 9831
#define DRCG_BIST_FULL_MASK_WORD_2r 9832
#define DRCG_BIST_FULL_MASK_WORD_3r 9833
#define DRCG_BIST_FULL_MASK_WORD_4r 9834
#define DRCG_BIST_FULL_MASK_WORD_5r 9835
#define DRCG_BIST_FULL_MASK_WORD_6r 9836
#define DRCG_BIST_FULL_MASK_WORD_7r 9837
#define DRCG_BIST_GLOBAL_ERROR_COUNTERr 9838
#define DRCG_BIST_LAST_ADDR_ERRr 9839
#define DRCG_BIST_LAST_DATA_ERRr 9840
#define DRCG_BIST_NUMBER_OF_ACTIONSr 9841
#define DRCG_BIST_PATTERN_WORD_0r 9842
#define DRCG_BIST_PATTERN_WORD_1r 9843
#define DRCG_BIST_PATTERN_WORD_2r 9844
#define DRCG_BIST_PATTERN_WORD_3r 9845
#define DRCG_BIST_PATTERN_WORD_4r 9846
#define DRCG_BIST_PATTERN_WORD_5r 9847
#define DRCG_BIST_PATTERN_WORD_6r 9848
#define DRCG_BIST_PATTERN_WORD_7r 9849
#define DRCG_BIST_RATE_LIMITERr 9850
#define DRCG_BIST_SINGLE_BIT_MASKr 9851
#define DRCG_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9852
#define DRCG_BIST_START_ADDRESSr 9853
#define DRCG_BIST_STATUSESr 9854
#define DRCG_CALIBRATION_SEQUENCE_ADDRESSr 9855
#define DRCG_CALIB_BIST_ERROR_OCCURREDr 9856
#define DRCG_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9857
#define DRCG_CLAM_SHELLr 9858
#define DRCG_CPU_COMMANDSr 9859
#define DRCG_DATA_LOCKr 9860
#define DRCG_DATA_LOCK_TIMEOUT_PRDr 9861
#define DRCG_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9862
#define DRCG_DDR_CONTROLLER_TRIGGERSr 9863
#define DRCG_DDR_EXTENDED_MODE_REGISTER_1r 9864
#define DRCG_DDR_EXTENDED_MODE_REGISTER_2r 9865
#define DRCG_DDR_EXTENDED_MODE_REGISTER_3r 9866
#define DRCG_DDR_MODE_REGISTER_1r 9867
#define DRCG_DDR_MODE_REGISTER_2r 9868
#define DRCG_DPI_POWERr 9869
#define DRCG_DPI_STATUSr 9870
#define DRCG_DPI_STAT_CNTRLr 9871
#define DRCG_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9872
#define DRCG_DRAM_INIT_FINISHEDr 9873
#define DRCG_DRAM_SETr 9874
#define DRCG_DRAM_TIME_PARAMSr 9875
#define DRCG_EXTENDED_MODE_WR_2_REGISTERr 9876
#define DRCG_GENERAL_CONFIGURATIONSr 9877
#define DRCG_GLUE_LOGIC_REGISTERr 9878
#define DRCG_INIT_SEQUENCE_REGISTERr 9879
#define DRCG_INTERRUPT_MASK_REGISTERr 9880
#define DRCG_INTERRUPT_REGISTERr 9881
#define DRCG_INTERRUPT_REGISTER_TESTr 9882
#define DRCG_INTIAL_CALIB_USE_MPRr 9883
#define DRCG_LOOPBACK_CONFIGr 9884
#define DRCG_LOOPBACK_CONTROLr 9885
#define DRCG_LOOPBACK_ERROR_OCCURREDr 9886
#define DRCG_LOOPBACK_FULL_ERR_CNTr 9887
#define DRCG_LOOPBACK_MASK_WORDr 9888
#define DRCG_LOOPBACK_PATTERN_WORDr 9889
#define DRCG_ODT_CONFIGURATION_REGISTERr 9890
#define DRCG_PHY_CALIBRATIONr 9891
#define DRCG_PHY_CALIB_FINISHEDr 9892
#define DRCG_RBUS_ADDRr 9893
#define DRCG_RBUS_RDATAr 9894
#define DRCG_RBUS_RD_RESULTr 9895
#define DRCG_RBUS_WDATAr 9896
#define DRCG_REG_0085r 9897
#define DRCG_REG_90r 9898
#define DRCG_REG_0091r 9899
#define DRCG_REG_0092r 9900
#define DRCG_REG_0209r 9901
#define DRCG_REG_0210r 9902
#define DRCG_REG_0211r 9903
#define DRCG_REG_0212r 9904
#define DRCG_REG_0242r 9905
#define DRCG_REG_0243r 9906
#define DRCG_REG_00B0r 9907
#define DRCG_REG_00B1r 9908
#define DRCG_REG_00B2r 9909
#define DRCG_REG_00B3r 9910
#define DRCG_REG_00B4r 9911
#define DRCG_REG_00B5r 9912
#define DRCG_REG_00B6r 9913
#define DRCG_REG_00B7r 9914
#define DRCG_REG_020Ar 9915
#define DRCG_REG_020Br 9916
#define DRCG_REG_020Cr 9917
#define DRCG_REG_020Dr 9918
#define DRCG_REG_020Er 9919
#define DRCG_REG_020Fr 9920
#define DRCG_REG_021Cr 9921
#define DRCG_SBUS_BROADCAST_IDr 9922
#define DRCG_SBUS_LAST_IN_CHAINr 9923
#define DRCG_SPARE_REGISTERr 9924
#define DRCG_SPARE_REGISTER_3r 9925
#define DRCG_VDL_CNTRLr 9926
#define DRCG_WRITE_READ_RATESr 9927
#define DRCH_AC_OPERATING_CONDITIONS_1r 9928
#define DRCH_AC_OPERATING_CONDITIONS_2r 9929
#define DRCH_AC_OPERATING_CONDITIONS_3r 9930
#define DRCH_AC_OPERATING_CONDITIONS_4r 9931
#define DRCH_BIST_CONFIGURATIONSr 9932
#define DRCH_BIST_END_ADDRESSr 9933
#define DRCH_BIST_ERROR_OCCURREDr 9934
#define DRCH_BIST_FULL_MASK_ERROR_COUNTERr 9935
#define DRCH_BIST_FULL_MASK_WORD_0r 9936
#define DRCH_BIST_FULL_MASK_WORD_1r 9937
#define DRCH_BIST_FULL_MASK_WORD_2r 9938
#define DRCH_BIST_FULL_MASK_WORD_3r 9939
#define DRCH_BIST_FULL_MASK_WORD_4r 9940
#define DRCH_BIST_FULL_MASK_WORD_5r 9941
#define DRCH_BIST_FULL_MASK_WORD_6r 9942
#define DRCH_BIST_FULL_MASK_WORD_7r 9943
#define DRCH_BIST_GLOBAL_ERROR_COUNTERr 9944
#define DRCH_BIST_LAST_ADDR_ERRr 9945
#define DRCH_BIST_LAST_DATA_ERRr 9946
#define DRCH_BIST_NUMBER_OF_ACTIONSr 9947
#define DRCH_BIST_PATTERN_WORD_0r 9948
#define DRCH_BIST_PATTERN_WORD_1r 9949
#define DRCH_BIST_PATTERN_WORD_2r 9950
#define DRCH_BIST_PATTERN_WORD_3r 9951
#define DRCH_BIST_PATTERN_WORD_4r 9952
#define DRCH_BIST_PATTERN_WORD_5r 9953
#define DRCH_BIST_PATTERN_WORD_6r 9954
#define DRCH_BIST_PATTERN_WORD_7r 9955
#define DRCH_BIST_RATE_LIMITERr 9956
#define DRCH_BIST_SINGLE_BIT_MASKr 9957
#define DRCH_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr 9958
#define DRCH_BIST_START_ADDRESSr 9959
#define DRCH_BIST_STATUSESr 9960
#define DRCH_CALIBRATION_SEQUENCE_ADDRESSr 9961
#define DRCH_CALIB_BIST_ERROR_OCCURREDr 9962
#define DRCH_CALIB_BIST_FULL_MASK_ERROR_COUNTERr 9963
#define DRCH_CLAM_SHELLr 9964
#define DRCH_CPU_COMMANDSr 9965
#define DRCH_DATA_LOCKr 9966
#define DRCH_DATA_LOCK_TIMEOUT_PRDr 9967
#define DRCH_DDR_2_EXTENDED_MODE_WR_3_REGISTERr 9968
#define DRCH_DDR_CONTROLLER_TRIGGERSr 9969
#define DRCH_DDR_EXTENDED_MODE_REGISTER_1r 9970
#define DRCH_DDR_EXTENDED_MODE_REGISTER_2r 9971
#define DRCH_DDR_EXTENDED_MODE_REGISTER_3r 9972
#define DRCH_DDR_MODE_REGISTER_1r 9973
#define DRCH_DDR_MODE_REGISTER_2r 9974
#define DRCH_DPI_POWERr 9975
#define DRCH_DPI_STATUSr 9976
#define DRCH_DPI_STAT_CNTRLr 9977
#define DRCH_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr 9978
#define DRCH_DRAM_INIT_FINISHEDr 9979
#define DRCH_DRAM_SETr 9980
#define DRCH_DRAM_TIME_PARAMSr 9981
#define DRCH_EXTENDED_MODE_WR_2_REGISTERr 9982
#define DRCH_GENERAL_CONFIGURATIONSr 9983
#define DRCH_GLUE_LOGIC_REGISTERr 9984
#define DRCH_INIT_SEQUENCE_REGISTERr 9985
#define DRCH_INTERRUPT_MASK_REGISTERr 9986
#define DRCH_INTERRUPT_REGISTERr 9987
#define DRCH_INTERRUPT_REGISTER_TESTr 9988
#define DRCH_INTIAL_CALIB_USE_MPRr 9989
#define DRCH_LOOPBACK_CONFIGr 9990
#define DRCH_LOOPBACK_CONTROLr 9991
#define DRCH_LOOPBACK_ERROR_OCCURREDr 9992
#define DRCH_LOOPBACK_FULL_ERR_CNTr 9993
#define DRCH_LOOPBACK_MASK_WORDr 9994
#define DRCH_LOOPBACK_PATTERN_WORDr 9995
#define DRCH_ODT_CONFIGURATION_REGISTERr 9996
#define DRCH_PHY_CALIBRATIONr 9997
#define DRCH_PHY_CALIB_FINISHEDr 9998
#define DRCH_RBUS_ADDRr 9999
#define DRCH_RBUS_RDATAr 10000
#define DRCH_RBUS_RD_RESULTr 10001
#define DRCH_RBUS_WDATAr 10002
#define DRCH_REG_0085r 10003
#define DRCH_REG_90r 10004
#define DRCH_REG_0091r 10005
#define DRCH_REG_0092r 10006
#define DRCH_REG_0209r 10007
#define DRCH_REG_0210r 10008
#define DRCH_REG_0211r 10009
#define DRCH_REG_0212r 10010
#define DRCH_REG_0242r 10011
#define DRCH_REG_0243r 10012
#define DRCH_REG_00B0r 10013
#define DRCH_REG_00B1r 10014
#define DRCH_REG_00B2r 10015
#define DRCH_REG_00B3r 10016
#define DRCH_REG_00B4r 10017
#define DRCH_REG_00B5r 10018
#define DRCH_REG_00B6r 10019
#define DRCH_REG_00B7r 10020
#define DRCH_REG_020Ar 10021
#define DRCH_REG_020Br 10022
#define DRCH_REG_020Cr 10023
#define DRCH_REG_020Dr 10024
#define DRCH_REG_020Er 10025
#define DRCH_REG_020Fr 10026
#define DRCH_REG_021Cr 10027
#define DRCH_SBUS_BROADCAST_IDr 10028
#define DRCH_SBUS_LAST_IN_CHAINr 10029
#define DRCH_SPARE_REGISTERr 10030
#define DRCH_SPARE_REGISTER_3r 10031
#define DRCH_VDL_CNTRLr 10032
#define DRCH_WRITE_READ_RATESr 10033
#define DRC_GENERALCONFIGURATIONSr 10034
#define DROPPRECEDENCEMAPPCPr 10035
#define DROP_AGGr 10036
#define DROP_BYTE_CNTr 10037
#define DROP_BYTE_CNT_INGr 10038
#define DROP_BYTE_CNT_ING_64r 10039
#define DROP_CBPr 10040
#define DROP_CBP_64r 10041
#define DROP_CONTROL_0r 10042
#define DROP_ICV_FAILED_PKTSr 10043
#define DROP_MACSEC_ERROR_PKTSr 10044
#define DROP_PKT_CNTr 10045
#define DROP_PKT_CNT_INGr 10046
#define DROP_PKT_CNT_OVQr 10047
#define DROP_PKT_CNT_REDr 10048
#define DROP_PKT_CNT_RQE_BYTE_64r 10049
#define DROP_PKT_CNT_RQE_PKTr 10050
#define DROP_PKT_CNT_RQE_REDr 10051
#define DROP_PKT_CNT_RQE_YELr 10052
#define DROP_PKT_CNT_YELr 10053
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSr 10054
#define DSCP_CONTROLr 10055
#define DSCP_DBGCTRLr 10056
#define DSCP_TABLE_PARITY_CONTROLr 10057
#define DSCP_TABLE_PARITY_STATUSr 10058
#define DSCP_TABLE_PARITY_STATUS_INTRr 10059
#define DSCP_TABLE_PARITY_STATUS_NACKr 10060
#define DSPENGINECONFIGURATION0r 10061
#define DSPENGINECONFIGURATION1r 10062
#define DSPEVENTTABLEr 10063
#define DSPHEADER0r 10064
#define DSPHEADER1r 10065
#define DVCFCTH_0r 10066
#define DVCFCTH_1r 10067
#define DVS_CREDIT_COUNTERr 10068
#define DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr 10069
#define DVS_FC_AND_RCI_COUNTERS_CONFIGURATION_REGISTERr 10070
#define DVS_FLOW_CONTROL_COUNTERr 10071
#define DVS_LINK_STATUSr 10072
#define DVS_RCI_COUNTERr 10073
#define DYNAMIC_PORT_RECFG_VECTOR_CFG_31_00r 10074
#define DYNAMIC_PORT_RECFG_VECTOR_CFG_41_32r 10075
#define DYNCELLCOUNTr 10076
#define DYNCELLLIMITr 10077
#define DYNPKTCNTPORTr 10078
#define DYNRESETLIMPORTr 10079
#define DYNXQCNTPORTr 10080
#define E2ECC_HOL_ENr 10081
#define E2ECC_HOL_PBMr 10082
#define E2ECC_MAX_TX_TIMERr 10083
#define E2ECC_MIN_TX_TIMERr 10084
#define E2ECC_PORT_MAPPINGr 10085
#define E2ECC_PORT_MAPPING_CONFIGr 10086
#define E2ECC_TX_ENABLE_BMPr 10087
#define E2ECC_TX_MODEr 10088
#define E2ECC_TX_PORTS_NUMr 10089
#define E2ECONFIGr 10090
#define E2EFCEMA_CNT_DISC_LIMITr 10091
#define E2EFCEMA_CNT_RESET_LIMITr 10092
#define E2EFCEMA_CNT_SET_LIMITr 10093
#define E2EFCEMA_CNT_VALr 10094
#define E2EFCEMA_TX_RMT_DISC0r 10095
#define E2EFCEMA_TX_RMT_DISC1r 10096
#define E2EFCEMA_TX_RMT_IBP0r 10097
#define E2EFCEMA_TX_RMT_IBP1r 10098
#define E2EFCEXT_CNT_DISC_LIMITr 10099
#define E2EFCEXT_CNT_RESET_LIMITr 10100
#define E2EFCEXT_CNT_SET_LIMITr 10101
#define E2EFCEXT_CNT_VALr 10102
#define E2EFCEXT_TX_RMT_DISC0r 10103
#define E2EFCEXT_TX_RMT_DISC1r 10104
#define E2EFCEXT_TX_RMT_IBP0r 10105
#define E2EFCEXT_TX_RMT_IBP1r 10106
#define E2EFCINT_CNT_DISC_LIMITr 10107
#define E2EFCINT_CNT_RESET_LIMITr 10108
#define E2EFCINT_CNT_SET_LIMITr 10109
#define E2EFCINT_CNT_VALr 10110
#define E2EFCINT_TX_RMT_DISC0r 10111
#define E2EFCINT_TX_RMT_DISC1r 10112
#define E2EFCINT_TX_RMT_IBP0r 10113
#define E2EFCINT_TX_RMT_IBP1r 10114
#define E2EFCQEN_CNT_DISC_LIMITr 10115
#define E2EFCQEN_CNT_RESET_LIMITr 10116
#define E2EFCQEN_CNT_SET_LIMITr 10117
#define E2EFCQEN_CNT_VALr 10118
#define E2EFCQEN_TX_RMT_DISC0r 10119
#define E2EFCQEN_TX_RMT_DISC1r 10120
#define E2EFCQEN_TX_RMT_IBP0r 10121
#define E2EFCQEN_TX_RMT_IBP1r 10122
#define E2EFCRQE_CNT_DISC_LIMITr 10123
#define E2EFCRQE_CNT_RESET_LIMITr 10124
#define E2EFCRQE_CNT_SET_LIMITr 10125
#define E2EFCRQE_CNT_VALr 10126
#define E2EFCRQE_TX_RMT_DISC0r 10127
#define E2EFCRQE_TX_RMT_DISC1r 10128
#define E2EFCRQE_TX_RMT_IBP0r 10129
#define E2EFCRQE_TX_RMT_IBP1r 10130
#define E2EFC_CNT_ATTRr 10131
#define E2EFC_CNT_DISC_LIMITr 10132
#define E2EFC_CNT_RESET_LIMITr 10133
#define E2EFC_CNT_SET_LIMITr 10134
#define E2EFC_CNT_VALr 10135
#define E2EFC_CONFIGr 10136
#define E2EFC_HG_MAX_TX_TIMERr 10137
#define E2EFC_HG_MIN_TX_TIMERr 10138
#define E2EFC_IBP_ENr 10139
#define E2EFC_IBP_HG_RMODr 10140
#define E2EFC_MAX_TX_TIMERr 10141
#define E2EFC_MIN_TX_TIMERr 10142
#define E2EFC_PARITYERRORPTRr 10143
#define E2EFC_PORT_MAPPINGr 10144
#define E2EFC_PORT_MAPPING_CONFIGr 10145
#define E2EFC_RMOD_CFGr 10146
#define E2EFC_RX_RMODIDr 10147
#define E2EFC_RX_RMODID_0r 10148
#define E2EFC_RX_RMODID_1r 10149
#define E2EFC_RX_RMODID_64r 10150
#define E2EFC_RX_RMT_IBP0r 10151
#define E2EFC_RX_RMT_IBP1r 10152
#define E2EFC_RX_RMT_TIMEOUTr 10153
#define E2EFC_TX_RMODIDr 10154
#define E2EFC_TX_RMODID_0r 10155
#define E2EFC_TX_RMODID_1r 10156
#define E2EFC_TX_RMODID_64r 10157
#define E2EFC_TX_RMT_DISC0r 10158
#define E2EFC_TX_RMT_DISC1r 10159
#define E2EFC_TX_RMT_IBP0r 10160
#define E2EFC_TX_RMT_IBP1r 10161
#define E2EIBPBKPSTATUSr 10162
#define E2EIBPCELLCOUNTr 10163
#define E2EIBPCELLSETLIMITr 10164
#define E2EIBPDISCARDSETLIMITr 10165
#define E2EIBPDISCSTATUSr 10166
#define E2EIBPPKTCOUNTr 10167
#define E2EIBPPKTSETLIMITr 10168
#define E2E_CONTROL_FIELDr 10169
#define E2E_DROP_COUNTr 10170
#define E2E_DROP_COUNT_Xr 10171
#define E2E_DROP_COUNT_Yr 10172
#define E2E_HOL_ENr 10173
#define E2E_HOL_PBMr 10174
#define E2E_HOL_RX_DA_LSr 10175
#define E2E_HOL_RX_DA_MSr 10176
#define E2E_HOL_RX_LENGTH_TYPEr 10177
#define E2E_HOL_RX_OPCODEr 10178
#define E2E_HOL_STATUS0_ECC_STATUSr 10179
#define E2E_HOL_STATUS1_ECC_STATUSr 10180
#define E2E_HOL_STATUS2_ECC_STATUSr 10181
#define E2E_HOL_STATUS3_ECC_STATUSr 10182
#define E2E_HOL_STATUS_1_PARITY_CONTROLr 10183
#define E2E_HOL_STATUS_1_PARITY_STATUS_INTRr 10184
#define E2E_HOL_STATUS_1_PARITY_STATUS_NACKr 10185
#define E2E_HOL_STATUS_PARITY_CONTROLr 10186
#define E2E_HOL_STATUS_PARITY_STATUS_INTRr 10187
#define E2E_HOL_STATUS_PARITY_STATUS_NACKr 10188
#define E2E_HOL_XBMr 10189
#define E2E_IBP_RX_DA_LSr 10190
#define E2E_IBP_RX_DA_MSr 10191
#define E2E_IBP_RX_LENGTH_TYPEr 10192
#define E2E_IBP_RX_OPCODEr 10193
#define E2E_MAX_TX_TIMERr 10194
#define E2E_MIN_TX_TIMERr 10195
#define E2E_YELLOW_OFFSET_TABLEr 10196
#define EAVBUCKETCONFIG_EXTr 10197
#define EAV_ENABLE_BMAPr 10198
#define EAV_MAXBUCKET_64r 10199
#define EAV_MAXBUCKET_24Qr 10200
#define EAV_MINBUCKET_64r 10201
#define EAV_MINBUCKET_24Qr 10202
#define EB_AGING_DFT_CNTr 10203
#define EB_AGING_MASK0r 10204
#define EB_AGING_MASK1r 10205
#define EB_AGING_MASK2r 10206
#define EB_AGING_MASK3r 10207
#define EB_AGING_MASK4r 10208
#define EB_AGING_MASK5r 10209
#define EB_AGING_MASK6r 10210
#define EB_AGING_MASK7r 10211
#define EB_AGING_MASK8r 10212
#define EB_AGING_MASK9r 10213
#define EB_AGING_MASK10r 10214
#define EB_AGING_MASK11r 10215
#define EB_AGING_MASK12r 10216
#define EB_AGING_MASK13r 10217
#define EB_AGING_MASK14r 10218
#define EB_AGING_MASK15r 10219
#define EB_AGING_MASK16r 10220
#define EB_CCP_ECC_STATUSr 10221
#define EB_CELL_DATA_ECC_STATUSr 10222
#define EB_CELL_HDR_ECC_STATUSr 10223
#define EB_CFAP_CONFIGr 10224
#define EB_CFAP_ECC_STATUSr 10225
#define EB_CFAP_RD_PTRr 10226
#define EB_CONFIGr 10227
#define EB_CTR_PARITY_STATUSr 10228
#define EB_ECCP_DEBUG0r 10229
#define EB_ECCP_DEBUG1r 10230
#define EB_ERRORr 10231
#define EB_ERROR_MASKr 10232
#define EB_EXP_PARITY_STATUSr 10233
#define EB_SW_AGINGr 10234
#define EB_TRACE_IF_CAPT_0r 10235
#define EB_TRACE_IF_CONTROLr 10236
#define EB_TRACE_IF_COUNTERr 10237
#define EB_TRACE_IF_FIELD_MASK0r 10238
#define EB_TRACE_IF_FIELD_MASK1r 10239
#define EB_TRACE_IF_FIELD_MASK2r 10240
#define EB_TRACE_IF_FIELD_MASK3r 10241
#define EB_TRACE_IF_FIELD_MASK4r 10242
#define EB_TRACE_IF_FIELD_MASK5r 10243
#define EB_TRACE_IF_FIELD_MASK6r 10244
#define EB_TRACE_IF_FIELD_MASK7r 10245
#define EB_TRACE_IF_FIELD_VALUE0r 10246
#define EB_TRACE_IF_FIELD_VALUE1r 10247
#define EB_TRACE_IF_FIELD_VALUE2r 10248
#define EB_TRACE_IF_FIELD_VALUE3r 10249
#define EB_TRACE_IF_FIELD_VALUE4r 10250
#define EB_TRACE_IF_FIELD_VALUE5r 10251
#define EB_TRACE_IF_FIELD_VALUE6r 10252
#define EB_TRACE_IF_FIELD_VALUE7r 10253
#define EB_TRACE_IF_STATUSr 10254
#define EB_TRACE_IF_STATUS_MASKr 10255
#define ECCP_1B_ERR_INT_CTRr 10256
#define ECCP_1B_ERR_INT_STATr 10257
#define ECC_ADDR0r 10258
#define ECC_ADDR1r 10259
#define ECC_ADDR2r 10260
#define ECC_ADDR3r 10261
#define ECC_ADDR4r 10262
#define ECC_ADDR5r 10263
#define ECC_ADDR6r 10264
#define ECC_ADDR7r 10265
#define ECC_ADDR8r 10266
#define ECC_ADDR9r 10267
#define ECC_ADDR10r 10268
#define ECC_ADDR11r 10269
#define ECC_ADDR12r 10270
#define ECC_ADDR13r 10271
#define ECC_ADDR14r 10272
#define ECC_ADDR15r 10273
#define ECC_ADDR16r 10274
#define ECC_ADDR17r 10275
#define ECC_ADDR18r 10276
#define ECC_ADDR19r 10277
#define ECC_ADDR20r 10278
#define ECC_ADDR21r 10279
#define ECC_ADDR22r 10280
#define ECC_ADDR23r 10281
#define ECC_ADDR24r 10282
#define ECC_ADDR25r 10283
#define ECC_ADDR26r 10284
#define ECC_ADDR27r 10285
#define ECC_ADDR28r 10286
#define ECC_ADDR29r 10287
#define ECC_ADDR30r 10288
#define ECC_ADDR31r 10289
#define ECC_ADDR32r 10290
#define ECC_ADDR33r 10291
#define ECC_ADDR34r 10292
#define ECC_ADDR35r 10293
#define ECC_ADDR36r 10294
#define ECC_CONFIG0r 10295
#define ECC_CONFIG1r 10296
#define ECC_CONFIG2r 10297
#define ECC_CONFIG3r 10298
#define ECC_CONFIG4r 10299
#define ECC_CONFIG5r 10300
#define ECC_CONFIG6r 10301
#define ECC_CONFIG7r 10302
#define ECC_CONFIG8r 10303
#define ECC_CONFIG9r 10304
#define ECC_CONFIG10r 10305
#define ECC_CONFIG11r 10306
#define ECC_CONFIG12r 10307
#define ECC_CONFIG13r 10308
#define ECC_CONFIG14r 10309
#define ECC_CONFIG15r 10310
#define ECC_CONFIG16r 10311
#define ECC_CONFIG17r 10312
#define ECC_CONFIG18r 10313
#define ECC_CONFIG19r 10314
#define ECC_CONFIG20r 10315
#define ECC_CONFIG21r 10316
#define ECC_CONFIG22r 10317
#define ECC_CONFIG23r 10318
#define ECC_CONFIG24r 10319
#define ECC_CONFIG25r 10320
#define ECC_CONFIG26r 10321
#define ECC_CONFIG27r 10322
#define ECC_CONFIG28r 10323
#define ECC_CONFIG29r 10324
#define ECC_CONFIG30r 10325
#define ECC_CONFIG31r 10326
#define ECC_CONFIG32r 10327
#define ECC_CONFIG33r 10328
#define ECC_CONFIG34r 10329
#define ECC_CONFIG35r 10330
#define ECC_CONFIG36r 10331
#define ECC_DATA1r 10332
#define ECC_DATA12r 10333
#define ECC_DATA13r 10334
#define ECC_DATA14r 10335
#define ECC_DATA20r 10336
#define ECC_DATA24r 10337
#define ECC_DATA27r 10338
#define ECC_DATA28r 10339
#define ECC_DATA29r 10340
#define ECC_DATA30r 10341
#define ECC_DATA31r 10342
#define ECC_DATA33r 10343
#define ECC_DEBUG0r 10344
#define ECC_DEBUG1r 10345
#define ECC_ERROR0r 10346
#define ECC_ERROR1r 10347
#define ECC_ERROR2r 10348
#define ECC_ERROR3r 10349
#define ECC_ERROR4r 10350
#define ECC_ERROR0_MASKr 10351
#define ECC_ERROR1_MASKr 10352
#define ECC_ERROR2_MASKr 10353
#define ECC_ERROR3_MASKr 10354
#define ECC_ERROR4_MASKr 10355
#define ECC_ERROR_SINGLE_BIT_ERROR_CNTr 10356
#define ECC_ERR_PTR_CTR_EXTr 10357
#define ECC_ERR_PTR_CTR_INTr 10358
#define ECC_ERR_PTR_EXP_EXTr 10359
#define ECC_ERR_PTR_EXP_INTr 10360
#define ECC_ERR_PTR_LMT_EXTr 10361
#define ECC_ERR_PTR_LMT_INTr 10362
#define ECC_SINGLE_BIT_ERRORSr 10363
#define ECHCTL_CHID_0r 10364
#define ECHCTL_CHID_1r 10365
#define ECHCTL_CHID_2r 10366
#define ECHCTL_CHID_3r 10367
#define ECHCTL_CHID_4r 10368
#define ECHCTL_CHID_5r 10369
#define ECHCTL_CHID_6r 10370
#define ECHCTL_CHID_7r 10371
#define ECHCTL_CHID_8r 10372
#define ECHCTL_CHID_9r 10373
#define ECHCTL_CHID_10r 10374
#define ECHCTL_CHID_11r 10375
#define ECHCTL_CHID_12r 10376
#define ECHCTL_CHID_13r 10377
#define ECHCTL_CHID_14r 10378
#define ECHCTL_CHID_15r 10379
#define ECHCTL_CHID_16r 10380
#define ECHCTL_CHID_17r 10381
#define ECHCTL_CHID_18r 10382
#define ECHCTL_CHID_19r 10383
#define ECHCTL_CHID_20r 10384
#define ECHCTL_CHID_21r 10385
#define ECHCTL_CHID_22r 10386
#define ECHCTL_CHID_23r 10387
#define ECHCTL_CHID_24r 10388
#define ECHCTL_CHID_25r 10389
#define ECHCTL_CHID_26r 10390
#define ECHCTL_CHID_27r 10391
#define ECHCTL_CHID_28r 10392
#define ECHCTL_CHID_29r 10393
#define ECHCTL_CHID_30r 10394
#define ECHCTL_CHID_31r 10395
#define ECHCTL_CHID_32r 10396
#define ECHCTL_CHID_33r 10397
#define ECHCTL_CHID_34r 10398
#define ECHCTL_CHID_35r 10399
#define ECHCTL_CHID_36r 10400
#define ECHCTL_CHID_37r 10401
#define ECHCTL_CHID_38r 10402
#define ECHCTL_CHID_39r 10403
#define ECHCTL_CHID_40r 10404
#define ECHCTL_CHID_41r 10405
#define ECHCTL_CHID_42r 10406
#define ECHCTL_CHID_43r 10407
#define ECHCTL_CHID_44r 10408
#define ECHCTL_CHID_45r 10409
#define ECHCTL_CHID_46r 10410
#define ECHCTL_CHID_47r 10411
#define ECHCTL_CHID_48r 10412
#define ECHCTL_CHID_49r 10413
#define ECHCTL_CHID_50r 10414
#define ECHCTL_CHID_51r 10415
#define ECHCTL_CHID_52r 10416
#define ECHCTL_CHID_53r 10417
#define ECHCTL_CHID_54r 10418
#define ECHCTL_CHID_55r 10419
#define ECHCTL_CHID_56r 10420
#define ECHCTL_CHID_57r 10421
#define ECHCTL_CHID_58r 10422
#define ECHCTL_CHID_59r 10423
#define ECHCTL_CHID_60r 10424
#define ECHCTL_CHID_61r 10425
#define ECHCTL_CHID_62r 10426
#define ECHCTL_CHID_63r 10427
#define ECI_AVS_STATUSr 10428
#define ECI_BLOCKS_POWER_DOWNr 10429
#define ECI_BLOCKS_SOFT_INITr 10430
#define ECI_BLOCKS_SOFT_RESETr 10431
#define ECI_BS_PLL_CONFIGr 10432
#define ECI_BS_PLL_STATUSr 10433
#define ECI_CMICM_STRAP_CONFIGr 10434
#define ECI_CORE_PLL_STATUSr 10435
#define ECI_DDR_0_PLL_CONFIGr 10436
#define ECI_DDR_0_PLL_STATUSr 10437
#define ECI_DDR_1_PLL_CONFIGr 10438
#define ECI_DDR_1_PLL_STATUSr 10439
#define ECI_DDR_2_PLL_CONFIGr 10440
#define ECI_DDR_2_PLL_STATUSr 10441
#define ECI_DDR_3_PLL_CONFIGr 10442
#define ECI_DDR_3_PLL_STATUSr 10443
#define ECI_DRC_BIST_ENABLESr 10444
#define ECI_ECC_ERR_MONITOR_MEM_MASKr 10445
#define ECI_ECI_INTERNAL_INTERRUPT_MASK_REGISTERr 10446
#define ECI_ECI_INTERNAL_INTERRUPT_REGISTERr 10447
#define ECI_ERROR_INITIATION_DATAr 10448
#define ECI_FE_1600_SOFT_INITr 10449
#define ECI_FE_1600_SOFT_RESETr 10450
#define ECI_GENERAL_CONFIGURATION_1r 10451
#define ECI_GENERAL_CONFIGURATION_2r 10452
#define ECI_GLOBALAr 10453
#define ECI_GLOBALBr 10454
#define ECI_GLOBALCr 10455
#define ECI_GLOBALDr 10456
#define ECI_GLOBALEr 10457
#define ECI_GLOBALFr 10458
#define ECI_GLOBAL_0r 10459
#define ECI_GLOBAL_1r 10460
#define ECI_GLOBAL_2r 10461
#define ECI_GLOBAL_3r 10462
#define ECI_GLOBAL_4r 10463
#define ECI_GLOBAL_5r 10464
#define ECI_GLOBAL_6r 10465
#define ECI_GLOBAL_7r 10466
#define ECI_GLOBAL_8r 10467
#define ECI_GLOBAL_9r 10468
#define ECI_GLOBAL_10r 10469
#define ECI_GLOBAL_12r 10470
#define ECI_GLOBAL_13r 10471
#define ECI_GLOBAL_14r 10472
#define ECI_GLOBAL_15r 10473
#define ECI_GLOBAL_16r 10474
#define ECI_GLOBAL_17r 10475
#define ECI_GLOBAL_18r 10476
#define ECI_GLOBAL_19r 10477
#define ECI_GLOBAL_1_Ar 10478
#define ECI_GLOBAL_1_Br 10479
#define ECI_GPIO_TS_SELr 10480
#define ECI_GTIMERCONFIGURATIONr 10481
#define ECI_GTIMERTRIGGERr 10482
#define ECI_GTIMER_CONFIGURATIONr 10483
#define ECI_GTIMER_TRIGGERr 10484
#define ECI_INDIRECT_COMMANDr 10485
#define ECI_INDIRECT_COMMAND_ADDRESSr 10486
#define ECI_INDIRECT_COMMAND_DATA_INCREMENTr 10487
#define ECI_INDIRECT_COMMAND_RD_DATAr 10488
#define ECI_INDIRECT_COMMAND_WR_DATAr 10489
#define ECI_INTERRUPT_FORCE_ECI_REGISTERr 10490
#define ECI_INTERRUPT_FORCE_REGISTERr 10491
#define ECI_INTERRUPT_MASK_REGISTERr 10492
#define ECI_INTERRUPT_REGISTERr 10493
#define ECI_LSBMIRRORDATABUSr 10494
#define ECI_MAC_INTERRUPT_MASK_REGISTERr 10495
#define ECI_MAC_INTERRUPT_REGISTERr 10496
#define ECI_MBIST_TEST_PORTSr 10497
#define ECI_MDIO_ST_CONFIGr 10498
#define ECI_MSBMIRRORDATABUSr 10499
#define ECI_PAD_CONFIGURATION_REGISTERr 10500
#define ECI_PARITY_ERR_ADDRr 10501
#define ECI_PARITY_ERR_CNTr 10502
#define ECI_PAR_ERR_INITIATEr 10503
#define ECI_POWERUP_CONFIGr 10504
#define ECI_POWER_UP_CONFIGURATIONr 10505
#define ECI_POWER_UP_MACHINEr 10506
#define ECI_POWER_UP_MACHINE_GENERALr 10507
#define ECI_PVT_MON_A_CONTROL_REGr 10508
#define ECI_PVT_MON_A_THERMAL_DATAr 10509
#define ECI_PVT_MON_B_CONTROL_REGr 10510
#define ECI_PVT_MON_B_THERMAL_DATAr 10511
#define ECI_REG_0001r 10512
#define ECI_REG_0007r 10513
#define ECI_REG_0008r 10514
#define ECI_REG_0011r 10515
#define ECI_REG_0017r 10516
#define ECI_REG_0018r 10517
#define ECI_REG_0020r 10518
#define ECI_REG_0040r 10519
#define ECI_REG_0050r 10520
#define ECI_REG_0051r 10521
#define ECI_REG_0052r 10522
#define ECI_REG_0053r 10523
#define ECI_REG_0054r 10524
#define ECI_REG_0058r 10525
#define ECI_REG_0060r 10526
#define ECI_REG_0070r 10527
#define ECI_REG_0071r 10528
#define ECI_REG_0072r 10529
#define ECI_REG_0075r 10530
#define ECI_REG_0076r 10531
#define ECI_REG_0078r 10532
#define ECI_REG_0080r 10533
#define ECI_REG_0081r 10534
#define ECI_REG_0082r 10535
#define ECI_REG_0084r 10536
#define ECI_REG_0085r 10537
#define ECI_REG_0086r 10538
#define ECI_REG_0087r 10539
#define ECI_REG_0090r 10540
#define ECI_REG_0091r 10541
#define ECI_REG_0092r 10542
#define ECI_REG_0093r 10543
#define ECI_REG_0098r 10544
#define ECI_REG_0100r 10545
#define ECI_REG_0101r 10546
#define ECI_REG_0102r 10547
#define ECI_REG_0103r 10548
#define ECI_REG_0104r 10549
#define ECI_REG_0105r 10550
#define ECI_REG_0106r 10551
#define ECI_REG_0107r 10552
#define ECI_REG_0108r 10553
#define ECI_REG_0109r 10554
#define ECI_REG_0120r 10555
#define ECI_REG_0121r 10556
#define ECI_REG_0122r 10557
#define ECI_REG_0123r 10558
#define ECI_REG_0124r 10559
#define ECI_REG_0125r 10560
#define ECI_REG_0130r 10561
#define ECI_REG_0140r 10562
#define ECI_REG_0240r 10563
#define ECI_REG_0241r 10564
#define ECI_REG_0242r 10565
#define ECI_REG_0243r 10566
#define ECI_REG_0244r 10567
#define ECI_REG_0246r 10568
#define ECI_REG_0250r 10569
#define ECI_REG_0251r 10570
#define ECI_REG_0252r 10571
#define ECI_REG_0262r 10572
#define ECI_REG_0270r 10573
#define ECI_REG_0271r 10574
#define ECI_REG_0272r 10575
#define ECI_REG_0280r 10576
#define ECI_REG_000Ar 10577
#define ECI_REG_001Fr 10578
#define ECI_REG_007Cr 10579
#define ECI_REG_00A0r 10580
#define ECI_REG_00A3r 10581
#define ECI_REG_00AAr 10582
#define ECI_REG_00AFr 10583
#define ECI_REG_00B4r 10584
#define ECI_REG_00B5r 10585
#define ECI_REG_00B6r 10586
#define ECI_REG_00B7r 10587
#define ECI_REG_00B8r 10588
#define ECI_REG_00B9r 10589
#define ECI_REG_00BAr 10590
#define ECI_REG_00BBr 10591
#define ECI_REG_00BCr 10592
#define ECI_REG_00BDr 10593
#define ECI_REG_00BEr 10594
#define ECI_REG_00BFr 10595
#define ECI_REG_00D1r 10596
#define ECI_REG_00F0r 10597
#define ECI_REG_00F1r 10598
#define ECI_REG_00F2r 10599
#define ECI_REG_00F3r 10600
#define ECI_REG_00F4r 10601
#define ECI_REG_00F5r 10602
#define ECI_REG_00F6r 10603
#define ECI_REG_00F7r 10604
#define ECI_REG_00F8r 10605
#define ECI_REG_00F9r 10606
#define ECI_REG_00FAr 10607
#define ECI_REG_00FBr 10608
#define ECI_REG_00FCr 10609
#define ECI_REG_00FDr 10610
#define ECI_REG_00FEr 10611
#define ECI_REG_00FFr 10612
#define ECI_REG_010Ar 10613
#define ECI_REG_010Br 10614
#define ECI_REG_010Cr 10615
#define ECI_REG_010Dr 10616
#define ECI_REG_010Er 10617
#define ECI_REG_010Fr 10618
#define ECI_REG_012Br 10619
#define ECI_REG_022Fr 10620
#define ECI_REG_024Br 10621
#define ECI_SBUS_BROADCAST_IDr 10622
#define ECI_SB_RSTN_AND_POWER_DOWNr 10623
#define ECI_SCRATCH_PAD_0r 10624
#define ECI_SCRATCH_PAD_1r 10625
#define ECI_SCRATCH_PAD_2r 10626
#define ECI_SCRATCH_PAD_3r 10627
#define ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADSr 10628
#define ECI_SPARE_REGISTERr 10629
#define ECI_SRD_0_PLL_CONFIGr 10630
#define ECI_SRD_0_PLL_STATUSr 10631
#define ECI_SRD_1_PLL_CONFIGr 10632
#define ECI_SRD_1_PLL_STATUSr 10633
#define ECI_TAP_CONTROLr 10634
#define ECI_TEST_REGISTERr 10635
#define ECI_TOD_COMMANDr 10636
#define ECI_TOD_COMMAND_RD_DATAr 10637
#define ECI_TOD_COMMAND_WR_DATAr 10638
#define ECI_TOD_GENERAL_CONFIGURATIONr 10639
#define ECI_TS_PLL_CONFIGr 10640
#define ECI_TS_PLL_STATUSr 10641
#define ECI_UC_PLL_STATUSr 10642
#define ECI_VERSION_REGISTERr 10643
#define ECI_WCMEM_ADDRr 10644
#define ECMAP0_CID_0r 10645
#define ECMAP0_CID_1r 10646
#define ECMAP0_CID_2r 10647
#define ECMAP0_CID_3r 10648
#define ECMAP0_CID_4r 10649
#define ECMAP0_CID_5r 10650
#define ECMAP0_CID_6r 10651
#define ECMAP0_CID_7r 10652
#define ECMAP0_CID_8r 10653
#define ECMAP0_CID_9r 10654
#define ECMAP0_CID_10r 10655
#define ECMAP0_CID_11r 10656
#define ECMAP0_CID_12r 10657
#define ECMAP0_CID_13r 10658
#define ECMAP0_CID_14r 10659
#define ECMAP0_CID_15r 10660
#define ECMAP10_CID_0r 10661
#define ECMAP10_CID_1r 10662
#define ECMAP10_CID_2r 10663
#define ECMAP10_CID_3r 10664
#define ECMAP10_CID_4r 10665
#define ECMAP10_CID_5r 10666
#define ECMAP10_CID_6r 10667
#define ECMAP10_CID_7r 10668
#define ECMAP10_CID_8r 10669
#define ECMAP10_CID_9r 10670
#define ECMAP10_CID_10r 10671
#define ECMAP10_CID_11r 10672
#define ECMAP10_CID_12r 10673
#define ECMAP10_CID_13r 10674
#define ECMAP10_CID_14r 10675
#define ECMAP10_CID_15r 10676
#define ECMAP11_CID_0r 10677
#define ECMAP11_CID_1r 10678
#define ECMAP11_CID_2r 10679
#define ECMAP11_CID_3r 10680
#define ECMAP11_CID_4r 10681
#define ECMAP11_CID_5r 10682
#define ECMAP11_CID_6r 10683
#define ECMAP11_CID_7r 10684
#define ECMAP11_CID_8r 10685
#define ECMAP11_CID_9r 10686
#define ECMAP11_CID_10r 10687
#define ECMAP11_CID_11r 10688
#define ECMAP11_CID_12r 10689
#define ECMAP11_CID_13r 10690
#define ECMAP11_CID_14r 10691
#define ECMAP11_CID_15r 10692
#define ECMAP12_CID_0r 10693
#define ECMAP12_CID_1r 10694
#define ECMAP12_CID_2r 10695
#define ECMAP12_CID_3r 10696
#define ECMAP12_CID_4r 10697
#define ECMAP12_CID_5r 10698
#define ECMAP12_CID_6r 10699
#define ECMAP12_CID_7r 10700
#define ECMAP12_CID_8r 10701
#define ECMAP12_CID_9r 10702
#define ECMAP12_CID_10r 10703
#define ECMAP12_CID_11r 10704
#define ECMAP12_CID_12r 10705
#define ECMAP12_CID_13r 10706
#define ECMAP12_CID_14r 10707
#define ECMAP12_CID_15r 10708
#define ECMAP13_CID_0r 10709
#define ECMAP13_CID_1r 10710
#define ECMAP13_CID_2r 10711
#define ECMAP13_CID_3r 10712
#define ECMAP13_CID_4r 10713
#define ECMAP13_CID_5r 10714
#define ECMAP13_CID_6r 10715
#define ECMAP13_CID_7r 10716
#define ECMAP13_CID_8r 10717
#define ECMAP13_CID_9r 10718
#define ECMAP13_CID_10r 10719
#define ECMAP13_CID_11r 10720
#define ECMAP13_CID_12r 10721
#define ECMAP13_CID_13r 10722
#define ECMAP13_CID_14r 10723
#define ECMAP13_CID_15r 10724
#define ECMAP14_CID_0r 10725
#define ECMAP14_CID_1r 10726
#define ECMAP14_CID_2r 10727
#define ECMAP14_CID_3r 10728
#define ECMAP14_CID_4r 10729
#define ECMAP14_CID_5r 10730
#define ECMAP14_CID_6r 10731
#define ECMAP14_CID_7r 10732
#define ECMAP14_CID_8r 10733
#define ECMAP14_CID_9r 10734
#define ECMAP14_CID_10r 10735
#define ECMAP14_CID_11r 10736
#define ECMAP14_CID_12r 10737
#define ECMAP14_CID_13r 10738
#define ECMAP14_CID_14r 10739
#define ECMAP14_CID_15r 10740
#define ECMAP15_CID_0r 10741
#define ECMAP15_CID_1r 10742
#define ECMAP15_CID_2r 10743
#define ECMAP15_CID_3r 10744
#define ECMAP15_CID_4r 10745
#define ECMAP15_CID_5r 10746
#define ECMAP15_CID_6r 10747
#define ECMAP15_CID_7r 10748
#define ECMAP15_CID_8r 10749
#define ECMAP15_CID_9r 10750
#define ECMAP15_CID_10r 10751
#define ECMAP15_CID_11r 10752
#define ECMAP15_CID_12r 10753
#define ECMAP15_CID_13r 10754
#define ECMAP15_CID_14r 10755
#define ECMAP15_CID_15r 10756
#define ECMAP16_CID_0r 10757
#define ECMAP16_CID_1r 10758
#define ECMAP16_CID_2r 10759
#define ECMAP16_CID_3r 10760
#define ECMAP16_CID_4r 10761
#define ECMAP16_CID_5r 10762
#define ECMAP16_CID_6r 10763
#define ECMAP16_CID_7r 10764
#define ECMAP16_CID_8r 10765
#define ECMAP16_CID_9r 10766
#define ECMAP16_CID_10r 10767
#define ECMAP16_CID_11r 10768
#define ECMAP16_CID_12r 10769
#define ECMAP16_CID_13r 10770
#define ECMAP16_CID_14r 10771
#define ECMAP16_CID_15r 10772
#define ECMAP17_CID_0r 10773
#define ECMAP17_CID_1r 10774
#define ECMAP17_CID_2r 10775
#define ECMAP17_CID_3r 10776
#define ECMAP17_CID_4r 10777
#define ECMAP17_CID_5r 10778
#define ECMAP17_CID_6r 10779
#define ECMAP17_CID_7r 10780
#define ECMAP17_CID_8r 10781
#define ECMAP17_CID_9r 10782
#define ECMAP17_CID_10r 10783
#define ECMAP17_CID_11r 10784
#define ECMAP17_CID_12r 10785
#define ECMAP17_CID_13r 10786
#define ECMAP17_CID_14r 10787
#define ECMAP17_CID_15r 10788
#define ECMAP18_CID_0r 10789
#define ECMAP18_CID_1r 10790
#define ECMAP18_CID_2r 10791
#define ECMAP18_CID_3r 10792
#define ECMAP18_CID_4r 10793
#define ECMAP18_CID_5r 10794
#define ECMAP18_CID_6r 10795
#define ECMAP18_CID_7r 10796
#define ECMAP18_CID_8r 10797
#define ECMAP18_CID_9r 10798
#define ECMAP18_CID_10r 10799
#define ECMAP18_CID_11r 10800
#define ECMAP18_CID_12r 10801
#define ECMAP18_CID_13r 10802
#define ECMAP18_CID_14r 10803
#define ECMAP18_CID_15r 10804
#define ECMAP19_CID_0r 10805
#define ECMAP19_CID_1r 10806
#define ECMAP19_CID_2r 10807
#define ECMAP19_CID_3r 10808
#define ECMAP19_CID_4r 10809
#define ECMAP19_CID_5r 10810
#define ECMAP19_CID_6r 10811
#define ECMAP19_CID_7r 10812
#define ECMAP19_CID_8r 10813
#define ECMAP19_CID_9r 10814
#define ECMAP19_CID_10r 10815
#define ECMAP19_CID_11r 10816
#define ECMAP19_CID_12r 10817
#define ECMAP19_CID_13r 10818
#define ECMAP19_CID_14r 10819
#define ECMAP19_CID_15r 10820
#define ECMAP1_CID_0r 10821
#define ECMAP1_CID_1r 10822
#define ECMAP1_CID_2r 10823
#define ECMAP1_CID_3r 10824
#define ECMAP1_CID_4r 10825
#define ECMAP1_CID_5r 10826
#define ECMAP1_CID_6r 10827
#define ECMAP1_CID_7r 10828
#define ECMAP1_CID_8r 10829
#define ECMAP1_CID_9r 10830
#define ECMAP1_CID_10r 10831
#define ECMAP1_CID_11r 10832
#define ECMAP1_CID_12r 10833
#define ECMAP1_CID_13r 10834
#define ECMAP1_CID_14r 10835
#define ECMAP1_CID_15r 10836
#define ECMAP20_CID_0r 10837
#define ECMAP20_CID_1r 10838
#define ECMAP20_CID_2r 10839
#define ECMAP20_CID_3r 10840
#define ECMAP20_CID_4r 10841
#define ECMAP20_CID_5r 10842
#define ECMAP20_CID_6r 10843
#define ECMAP20_CID_7r 10844
#define ECMAP20_CID_8r 10845
#define ECMAP20_CID_9r 10846
#define ECMAP20_CID_10r 10847
#define ECMAP20_CID_11r 10848
#define ECMAP20_CID_12r 10849
#define ECMAP20_CID_13r 10850
#define ECMAP20_CID_14r 10851
#define ECMAP20_CID_15r 10852
#define ECMAP21_CID_0r 10853
#define ECMAP21_CID_1r 10854
#define ECMAP21_CID_2r 10855
#define ECMAP21_CID_3r 10856
#define ECMAP21_CID_4r 10857
#define ECMAP21_CID_5r 10858
#define ECMAP21_CID_6r 10859
#define ECMAP21_CID_7r 10860
#define ECMAP21_CID_8r 10861
#define ECMAP21_CID_9r 10862
#define ECMAP21_CID_10r 10863
#define ECMAP21_CID_11r 10864
#define ECMAP21_CID_12r 10865
#define ECMAP21_CID_13r 10866
#define ECMAP21_CID_14r 10867
#define ECMAP21_CID_15r 10868
#define ECMAP22_CID_0r 10869
#define ECMAP22_CID_1r 10870
#define ECMAP22_CID_2r 10871
#define ECMAP22_CID_3r 10872
#define ECMAP22_CID_4r 10873
#define ECMAP22_CID_5r 10874
#define ECMAP22_CID_6r 10875
#define ECMAP22_CID_7r 10876
#define ECMAP22_CID_8r 10877
#define ECMAP22_CID_9r 10878
#define ECMAP22_CID_10r 10879
#define ECMAP22_CID_11r 10880
#define ECMAP22_CID_12r 10881
#define ECMAP22_CID_13r 10882
#define ECMAP22_CID_14r 10883
#define ECMAP22_CID_15r 10884
#define ECMAP23_CID_0r 10885
#define ECMAP23_CID_1r 10886
#define ECMAP23_CID_2r 10887
#define ECMAP23_CID_3r 10888
#define ECMAP23_CID_4r 10889
#define ECMAP23_CID_5r 10890
#define ECMAP23_CID_6r 10891
#define ECMAP23_CID_7r 10892
#define ECMAP23_CID_8r 10893
#define ECMAP23_CID_9r 10894
#define ECMAP23_CID_10r 10895
#define ECMAP23_CID_11r 10896
#define ECMAP23_CID_12r 10897
#define ECMAP23_CID_13r 10898
#define ECMAP23_CID_14r 10899
#define ECMAP23_CID_15r 10900
#define ECMAP24_CID_0r 10901
#define ECMAP24_CID_1r 10902
#define ECMAP24_CID_2r 10903
#define ECMAP24_CID_3r 10904
#define ECMAP24_CID_4r 10905
#define ECMAP24_CID_5r 10906
#define ECMAP24_CID_6r 10907
#define ECMAP24_CID_7r 10908
#define ECMAP24_CID_8r 10909
#define ECMAP24_CID_9r 10910
#define ECMAP24_CID_10r 10911
#define ECMAP24_CID_11r 10912
#define ECMAP24_CID_12r 10913
#define ECMAP24_CID_13r 10914
#define ECMAP24_CID_14r 10915
#define ECMAP24_CID_15r 10916
#define ECMAP25_CID_0r 10917
#define ECMAP25_CID_1r 10918
#define ECMAP25_CID_2r 10919
#define ECMAP25_CID_3r 10920
#define ECMAP25_CID_4r 10921
#define ECMAP25_CID_5r 10922
#define ECMAP25_CID_6r 10923
#define ECMAP25_CID_7r 10924
#define ECMAP25_CID_8r 10925
#define ECMAP25_CID_9r 10926
#define ECMAP25_CID_10r 10927
#define ECMAP25_CID_11r 10928
#define ECMAP25_CID_12r 10929
#define ECMAP25_CID_13r 10930
#define ECMAP25_CID_14r 10931
#define ECMAP25_CID_15r 10932
#define ECMAP26_CID_0r 10933
#define ECMAP26_CID_1r 10934
#define ECMAP26_CID_2r 10935
#define ECMAP26_CID_3r 10936
#define ECMAP26_CID_4r 10937
#define ECMAP26_CID_5r 10938
#define ECMAP26_CID_6r 10939
#define ECMAP26_CID_7r 10940
#define ECMAP26_CID_8r 10941
#define ECMAP26_CID_9r 10942
#define ECMAP26_CID_10r 10943
#define ECMAP26_CID_11r 10944
#define ECMAP26_CID_12r 10945
#define ECMAP26_CID_13r 10946
#define ECMAP26_CID_14r 10947
#define ECMAP26_CID_15r 10948
#define ECMAP27_CID_0r 10949
#define ECMAP27_CID_1r 10950
#define ECMAP27_CID_2r 10951
#define ECMAP27_CID_3r 10952
#define ECMAP27_CID_4r 10953
#define ECMAP27_CID_5r 10954
#define ECMAP27_CID_6r 10955
#define ECMAP27_CID_7r 10956
#define ECMAP27_CID_8r 10957
#define ECMAP27_CID_9r 10958
#define ECMAP27_CID_10r 10959
#define ECMAP27_CID_11r 10960
#define ECMAP27_CID_12r 10961
#define ECMAP27_CID_13r 10962
#define ECMAP27_CID_14r 10963
#define ECMAP27_CID_15r 10964
#define ECMAP28_CID_0r 10965
#define ECMAP28_CID_1r 10966
#define ECMAP28_CID_2r 10967
#define ECMAP28_CID_3r 10968
#define ECMAP28_CID_4r 10969
#define ECMAP28_CID_5r 10970
#define ECMAP28_CID_6r 10971
#define ECMAP28_CID_7r 10972
#define ECMAP28_CID_8r 10973
#define ECMAP28_CID_9r 10974
#define ECMAP28_CID_10r 10975
#define ECMAP28_CID_11r 10976
#define ECMAP28_CID_12r 10977
#define ECMAP28_CID_13r 10978
#define ECMAP28_CID_14r 10979
#define ECMAP28_CID_15r 10980
#define ECMAP29_CID_0r 10981
#define ECMAP29_CID_1r 10982
#define ECMAP29_CID_2r 10983
#define ECMAP29_CID_3r 10984
#define ECMAP29_CID_4r 10985
#define ECMAP29_CID_5r 10986
#define ECMAP29_CID_6r 10987
#define ECMAP29_CID_7r 10988
#define ECMAP29_CID_8r 10989
#define ECMAP29_CID_9r 10990
#define ECMAP29_CID_10r 10991
#define ECMAP29_CID_11r 10992
#define ECMAP29_CID_12r 10993
#define ECMAP29_CID_13r 10994
#define ECMAP29_CID_14r 10995
#define ECMAP29_CID_15r 10996
#define ECMAP2_CID_0r 10997
#define ECMAP2_CID_1r 10998
#define ECMAP2_CID_2r 10999
#define ECMAP2_CID_3r 11000
#define ECMAP2_CID_4r 11001
#define ECMAP2_CID_5r 11002
#define ECMAP2_CID_6r 11003
#define ECMAP2_CID_7r 11004
#define ECMAP2_CID_8r 11005
#define ECMAP2_CID_9r 11006
#define ECMAP2_CID_10r 11007
#define ECMAP2_CID_11r 11008
#define ECMAP2_CID_12r 11009
#define ECMAP2_CID_13r 11010
#define ECMAP2_CID_14r 11011
#define ECMAP2_CID_15r 11012
#define ECMAP30_CID_0r 11013
#define ECMAP30_CID_1r 11014
#define ECMAP30_CID_2r 11015
#define ECMAP30_CID_3r 11016
#define ECMAP30_CID_4r 11017
#define ECMAP30_CID_5r 11018
#define ECMAP30_CID_6r 11019
#define ECMAP30_CID_7r 11020
#define ECMAP30_CID_8r 11021
#define ECMAP30_CID_9r 11022
#define ECMAP30_CID_10r 11023
#define ECMAP30_CID_11r 11024
#define ECMAP30_CID_12r 11025
#define ECMAP30_CID_13r 11026
#define ECMAP30_CID_14r 11027
#define ECMAP30_CID_15r 11028
#define ECMAP31_CID_0r 11029
#define ECMAP31_CID_1r 11030
#define ECMAP31_CID_2r 11031
#define ECMAP31_CID_3r 11032
#define ECMAP31_CID_4r 11033
#define ECMAP31_CID_5r 11034
#define ECMAP31_CID_6r 11035
#define ECMAP31_CID_7r 11036
#define ECMAP31_CID_8r 11037
#define ECMAP31_CID_9r 11038
#define ECMAP31_CID_10r 11039
#define ECMAP31_CID_11r 11040
#define ECMAP31_CID_12r 11041
#define ECMAP31_CID_13r 11042
#define ECMAP31_CID_14r 11043
#define ECMAP31_CID_15r 11044
#define ECMAP3_CID_0r 11045
#define ECMAP3_CID_1r 11046
#define ECMAP3_CID_2r 11047
#define ECMAP3_CID_3r 11048
#define ECMAP3_CID_4r 11049
#define ECMAP3_CID_5r 11050
#define ECMAP3_CID_6r 11051
#define ECMAP3_CID_7r 11052
#define ECMAP3_CID_8r 11053
#define ECMAP3_CID_9r 11054
#define ECMAP3_CID_10r 11055
#define ECMAP3_CID_11r 11056
#define ECMAP3_CID_12r 11057
#define ECMAP3_CID_13r 11058
#define ECMAP3_CID_14r 11059
#define ECMAP3_CID_15r 11060
#define ECMAP4_CID_0r 11061
#define ECMAP4_CID_1r 11062
#define ECMAP4_CID_2r 11063
#define ECMAP4_CID_3r 11064
#define ECMAP4_CID_4r 11065
#define ECMAP4_CID_5r 11066
#define ECMAP4_CID_6r 11067
#define ECMAP4_CID_7r 11068
#define ECMAP4_CID_8r 11069
#define ECMAP4_CID_9r 11070
#define ECMAP4_CID_10r 11071
#define ECMAP4_CID_11r 11072
#define ECMAP4_CID_12r 11073
#define ECMAP4_CID_13r 11074
#define ECMAP4_CID_14r 11075
#define ECMAP4_CID_15r 11076
#define ECMAP5_CID_0r 11077
#define ECMAP5_CID_1r 11078
#define ECMAP5_CID_2r 11079
#define ECMAP5_CID_3r 11080
#define ECMAP5_CID_4r 11081
#define ECMAP5_CID_5r 11082
#define ECMAP5_CID_6r 11083
#define ECMAP5_CID_7r 11084
#define ECMAP5_CID_8r 11085
#define ECMAP5_CID_9r 11086
#define ECMAP5_CID_10r 11087
#define ECMAP5_CID_11r 11088
#define ECMAP5_CID_12r 11089
#define ECMAP5_CID_13r 11090
#define ECMAP5_CID_14r 11091
#define ECMAP5_CID_15r 11092
#define ECMAP6_CID_0r 11093
#define ECMAP6_CID_1r 11094
#define ECMAP6_CID_2r 11095
#define ECMAP6_CID_3r 11096
#define ECMAP6_CID_4r 11097
#define ECMAP6_CID_5r 11098
#define ECMAP6_CID_6r 11099
#define ECMAP6_CID_7r 11100
#define ECMAP6_CID_8r 11101
#define ECMAP6_CID_9r 11102
#define ECMAP6_CID_10r 11103
#define ECMAP6_CID_11r 11104
#define ECMAP6_CID_12r 11105
#define ECMAP6_CID_13r 11106
#define ECMAP6_CID_14r 11107
#define ECMAP6_CID_15r 11108
#define ECMAP7_CID_0r 11109
#define ECMAP7_CID_1r 11110
#define ECMAP7_CID_2r 11111
#define ECMAP7_CID_3r 11112
#define ECMAP7_CID_4r 11113
#define ECMAP7_CID_5r 11114
#define ECMAP7_CID_6r 11115
#define ECMAP7_CID_7r 11116
#define ECMAP7_CID_8r 11117
#define ECMAP7_CID_9r 11118
#define ECMAP7_CID_10r 11119
#define ECMAP7_CID_11r 11120
#define ECMAP7_CID_12r 11121
#define ECMAP7_CID_13r 11122
#define ECMAP7_CID_14r 11123
#define ECMAP7_CID_15r 11124
#define ECMAP8_CID_0r 11125
#define ECMAP8_CID_1r 11126
#define ECMAP8_CID_2r 11127
#define ECMAP8_CID_3r 11128
#define ECMAP8_CID_4r 11129
#define ECMAP8_CID_5r 11130
#define ECMAP8_CID_6r 11131
#define ECMAP8_CID_7r 11132
#define ECMAP8_CID_8r 11133
#define ECMAP8_CID_9r 11134
#define ECMAP8_CID_10r 11135
#define ECMAP8_CID_11r 11136
#define ECMAP8_CID_12r 11137
#define ECMAP8_CID_13r 11138
#define ECMAP8_CID_14r 11139
#define ECMAP8_CID_15r 11140
#define ECMAP9_CID_0r 11141
#define ECMAP9_CID_1r 11142
#define ECMAP9_CID_2r 11143
#define ECMAP9_CID_3r 11144
#define ECMAP9_CID_4r 11145
#define ECMAP9_CID_5r 11146
#define ECMAP9_CID_6r 11147
#define ECMAP9_CID_7r 11148
#define ECMAP9_CID_8r 11149
#define ECMAP9_CID_9r 11150
#define ECMAP9_CID_10r 11151
#define ECMAP9_CID_11r 11152
#define ECMAP9_CID_12r 11153
#define ECMAP9_CID_13r 11154
#define ECMAP9_CID_14r 11155
#define ECMAP9_CID_15r 11156
#define ECMPLBKEYCFGr 11157
#define ECMP_LB_KEYSELECTr 11158
#define ECN_CONFIGr 11159
#define ECRCr 11160
#define ECRC_LIMITr 11161
#define EDATABUF_DBG_MMU_INTF_RESETr 11162
#define EDATABUF_DBG_PORT_INTF_RESETr 11163
#define EDATABUF_DBG_SFT_RESETr 11164
#define EDATABUF_MIN_STARTCNTr 11165
#define EDATABUF_PARITY_CONTROLr 11166
#define EDATABUF_RAM_CONTROLr 11167
#define EDATABUF_RAM_CONTROL2r 11168
#define EDATABUF_RAM_CONTROL3r 11169
#define EDATABUF_RAM_CONTROL4r 11170
#define EDATABUF_RAM_CONTROL5r 11171
#define EDATABUF_RAM_CONTROL6r 11172
#define EDATABUF_RAM_CONTROL7r 11173
#define EDATABUF_RAM_CONTROL8r 11174
#define EDATABUF_RAM_CONTROL9r 11175
#define EDATABUF_RAM_CONTROL10r 11176
#define EDATABUF_RAM_CONTROL11r 11177
#define EDATABUF_RAM_DBGCTRLr 11178
#define EDATABUF_XQP_FLEXPORT_CONFIGr 11179
#define EEE_BB_ENABLEr 11180
#define EEE_BB_TX_Nr 11181
#define EEE_DELAY_ENTRY_TIMERr 11182
#define EEE_GLOBAL_BUF_THRESHr 11183
#define EEE_LIMIT_STATEr 11184
#define EEE_LPI_STATEr 11185
#define EEE_MAX_PKT_LAT_0r 11186
#define EEE_MAX_PKT_LAT_1r 11187
#define EEE_MAX_PKT_LAT_2r 11188
#define EEE_MAX_PKT_LAT_3r 11189
#define EEE_PKT_TIMER_0r 11190
#define EEE_PKT_TIMER_1r 11191
#define EEE_PKT_TIMER_2r 11192
#define EEE_PKT_TIMER_3r 11193
#define EEE_PKT_TIMER_4r 11194
#define EEE_PKT_TIMER_5r 11195
#define EEE_PKT_TIMER_6r 11196
#define EEE_PKT_TIMER_7r 11197
#define EEE_PROFILE_SEL_0r 11198
#define EEE_PROFILE_SEL_1r 11199
#define EEE_PROFILE_SEL_2r 11200
#define EEE_PROFILE_SEL_3r 11201
#define EEE_PROFILE_SEL_4r 11202
#define EEE_PROFILE_SEL_5r 11203
#define EEE_PROFILE_SEL_6r 11204
#define EEE_PROFILE_SEL_7r 11205
#define EEE_QUEUE_THRESH_0r 11206
#define EEE_QUEUE_THRESH_1r 11207
#define EEE_QUEUE_THRESH_2r 11208
#define EEE_QUEUE_THRESH_3r 11209
#define EEE_WAKE_TIMERr 11210
#define EEPLIMITr 11211
#define EEPTUNNELRANGEr 11212
#define EFP_BUS_PARITY_CONTROLr 11213
#define EFP_BUS_PARITY_ERRORr 11214
#define EFP_CAM_BIST_CONFIGr 11215
#define EFP_CAM_BIST_CONTROLr 11216
#define EFP_CAM_BIST_DBG_DATAr 11217
#define EFP_CAM_BIST_DEBUG_DATA_VALIDr 11218
#define EFP_CAM_BIST_DEBUG_SENDr 11219
#define EFP_CAM_BIST_ENABLEr 11220
#define EFP_CAM_BIST_S10_STATUSr 11221
#define EFP_CAM_BIST_S12_STATUSr 11222
#define EFP_CAM_BIST_S14_STATUSr 11223
#define EFP_CAM_BIST_S15_STATUSr 11224
#define EFP_CAM_BIST_S2_STATUSr 11225
#define EFP_CAM_BIST_S3_STATUSr 11226
#define EFP_CAM_BIST_S5_STATUSr 11227
#define EFP_CAM_BIST_S6_STATUSr 11228
#define EFP_CAM_BIST_S8_STATUSr 11229
#define EFP_CAM_BIST_STATUSr 11230
#define EFP_CAM_CONTROL_3_THRU_0r 11231
#define EFP_CAM_DEBUG_DATA_0r 11232
#define EFP_CAM_DEBUG_DATA_1r 11233
#define EFP_CAM_DEBUG_DATA_2r 11234
#define EFP_CAM_DEBUG_DATA_3r 11235
#define EFP_CAM_DEBUG_DATA_4r 11236
#define EFP_CAM_DEBUG_DATA_5r 11237
#define EFP_CAM_DEBUG_GLOBAL_MASKr 11238
#define EFP_CAM_DEBUG_SENDr 11239
#define EFP_CLASSID_SELECTORr 11240
#define EFP_KEY4_DVP_SELECTORr 11241
#define EFP_KEY4_MDL_SELECTORr 11242
#define EFP_METER_CONTROLr 11243
#define EFP_METER_CONTROL_2r 11244
#define EFP_METER_PARITY_CONTROLr 11245
#define EFP_METER_PARITY_STATUS_INTRr 11246
#define EFP_METER_PARITY_STATUS_NACKr 11247
#define EFP_METER_TM_CONTROLr 11248
#define EFP_PARITY_CONTROLr 11249
#define EFP_POLICY_PARITY_CONTROLr 11250
#define EFP_POLICY_PARITY_STATUS_INTRr 11251
#define EFP_POLICY_PARITY_STATUS_NACKr 11252
#define EFP_POLICY_PDAr 11253
#define EFP_RAM_CONTROLr 11254
#define EFP_RAM_CONTROL_1r 11255
#define EFP_RAM_CONTROL_2r 11256
#define EFP_SLICE_CONTROLr 11257
#define EFP_SLICE_MAPr 11258
#define EFP_TCAM_BLKSELr 11259
#define EGQBLOCKINITSTATUSr 11260
#define EGQCLSBFCr 11261
#define EGQFCSELr 11262
#define EGQFCSTATUSr 11263
#define EGQLLFCr 11264
#define EGQLOCALANDFABRICARBITERr 11265
#define EGQOFPFCr 11266
#define EGQPKTCNTr 11267
#define EGQQUERYCNTr 11268
#define EGQTXQRDADDRr 11269
#define EGQTXQWRADDRr 11270
#define EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr 11271
#define EGQ_ACTION_PROFILE_1r 11272
#define EGQ_ACTION_PROFILE_2r 11273
#define EGQ_ACTION_PROFILE_3r 11274
#define EGQ_ACTION_PROFILE_4r 11275
#define EGQ_ACTION_PROFILE_5r 11276
#define EGQ_ALMOST_EMPTY_THRESHOLD_VALUEr 11277
#define EGQ_AUXILIARY_DATA_TABLEr 11278
#define EGQ_BOUNCE_BACKr 11279
#define EGQ_CFC_FLOW_CONTROLr 11280
#define EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1r 11281
#define EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2r 11282
#define EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr 11283
#define EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr 11284
#define EGQ_CHANNELIZED_INTERFACE_RATEr 11285
#define EGQ_CHECK_BW_TO_IFCr 11286
#define EGQ_CHECK_BW_TO_OFPr 11287
#define EGQ_CNM_COUNTER_CFGr 11288
#define EGQ_CNM_CPID_TO_FC_TYPE_0r 11289
#define EGQ_CNM_CPID_TO_FC_TYPE_1r 11290
#define EGQ_CNM_CPID_TO_FC_TYPE_2r 11291
#define EGQ_CNM_GENERAL_CONFIGr 11292
#define EGQ_CNM_PACKETS_CNTr 11293
#define EGQ_CNM_TIMER_GRANULARITY_REGr 11294
#define EGQ_CONTEXT_FIFO_THRESHOLD_VALUESr 11295
#define EGQ_COPY_LAST_FSR_VSC_128_HDRr 11296
#define EGQ_COPY_LAST_LSR_SOP_HEADERr 11297
#define EGQ_COPY_LAST_PRP_SOP_HEADERr 11298
#define EGQ_COPY_LAST_PRP_SOP_HEADER_ADD_INFORMATIONr 11299
#define EGQ_COUNTER_PROCESSOR_POINTER_MASKINGr 11300
#define EGQ_COUNTER_PROFILE_OFFSETr 11301
#define EGQ_CPUPACKETCOUNTERr 11302
#define EGQ_CPU_LAST_HEADERr 11303
#define EGQ_CPU_PACKET_CONTROLr 11304
#define EGQ_CPU_PACKET_COUNTERr 11305
#define EGQ_CPU_PACKET_WORDSr 11306
#define EGQ_CSR_INTERFACE_SOP_COUNTERr 11307
#define EGQ_DBF_ECC_1B_ERR_ADDRr 11308
#define EGQ_DBF_ECC_1B_ERR_CNTr 11309
#define EGQ_DBF_ECC_2B_ERR_ADDRr 11310
#define EGQ_DBF_ECC_2B_ERR_CNTr 11311
#define EGQ_DBG_COMMANDr 11312
#define EGQ_DBG_DATAr 11313
#define EGQ_DELETE_FIFO_CONFIGURATIONr 11314
#define EGQ_DELETE_FIFO_STATUSr 11315
#define EGQ_DISABLE_EGRESS_OFPr 11316
#define EGQ_DISCARDED_SOP_COUNTER_SELr 11317
#define EGQ_ECCCORECCTIONDISABLEr 11318
#define EGQ_ECCINTREGr 11319
#define EGQ_ECCINTREGMASKr 11320
#define EGQ_ECC_1B_ERR_CNTr 11321
#define EGQ_ECC_2B_ERR_CNTr 11322
#define EGQ_ECC_ERR_1B_INITIATEr 11323
#define EGQ_ECC_ERR_1B_MONITOR_MEM_MASKr 11324
#define EGQ_ECC_ERR_2B_INITIATEr 11325
#define EGQ_ECC_ERR_2B_MONITOR_MEM_MASKr 11326
#define EGQ_ECC_INTERRUPT_REGISTERr 11327
#define EGQ_ECC_INTERRUPT_REGISTER_MASKr 11328
#define EGQ_ECC_INTERRUPT_REGISTER_TESTr 11329
#define EGQ_EGQ_BLOCK_INIT_STATUSr 11330
#define EGQ_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr 11331
#define EGQ_EGRESS_INTERFACE_FAST_PORT_CONFIGURATIONr 11332
#define EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr 11333
#define EGQ_EGRESS_REPLICATION_GENERAL_CONFIGr 11334
#define EGQ_EGRESS_REPLICATION_MCID_MASKr 11335
#define EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUSr 11336
#define EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTHr 11337
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_0r 11338
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_1r 11339
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_2r 11340
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_3r 11341
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_4r 11342
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_5r 11343
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_6r 11344
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_7r 11345
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_8r 11346
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_9r 11347
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_NON_CHAN_INTERFACESr 11348
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_QPAIRr 11349
#define EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_TCGr 11350
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_0r 11351
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_1r 11352
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_2r 11353
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_3r 11354
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_4r 11355
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_5r 11356
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_6r 11357
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_7r 11358
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_8r 11359
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_9r 11360
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_NON_CHAN_INTERFACESr 11361
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_QPAIRr 11362
#define EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_TCGr 11363
#define EGQ_EGRESS_SHAPER_ENABLE_SETTINGSr 11364
#define EGQ_EHP_BUBBLE_CONFIGURATIONr 11365
#define EGQ_EHP_BUBBLE_TRIGGERr 11366
#define EGQ_EHP_DISCARD_PACKET_COUNTERr 11367
#define EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTERr 11368
#define EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTERr 11369
#define EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTERr 11370
#define EGQ_EHP_MULTICAST_LOW_PACKET_COUNTERr 11371
#define EGQ_EHP_UNICAST_PACKET_COUNTERr 11372
#define EGQ_EMPTY_MCID_COUNTERr 11373
#define EGQ_EMPTY_PORT_MAX_CREDIT_VALUEr 11374
#define EGQ_ENABLE_DYNAMIC_MEMORY_ACCESSr 11375
#define EGQ_ERPP_DISCARD_INT_REGr 11376
#define EGQ_ERPP_DISCARD_INT_REG_2r 11377
#define EGQ_ERPP_DISCARD_INT_REG_2_TESTr 11378
#define EGQ_ERPP_DISCARD_INT_REG_MASKr 11379
#define EGQ_ERPP_DISCARD_INT_REG_MASK_2r 11380
#define EGQ_ERPP_DISCARD_INT_REG_TESTr 11381
#define EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTERr 11382
#define EGQ_ERPP_PMF_DISCARDS_COUNTERr 11383
#define EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTERr 11384
#define EGQ_ERROR_INITIATION_DATAr 11385
#define EGQ_ETHERNET_TYPESr 11386
#define EGQ_FABRIC_MULTICAST_ROUTE_INTERFACE_SOP_COUNTERr 11387
#define EGQ_FABRIC_UNICAST_ROUTE_INTERFACE_SOP_COUNTERr 11388
#define EGQ_FABRIC_VSC_128_SOP_COUNTERr 11389
#define EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr 11390
#define EGQ_FDR_PRIMARY_LAST_HEADERr 11391
#define EGQ_FDR_PRIMARY_PACKET_COUNTERr 11392
#define EGQ_FDR_SECONDARY_LAST_HEADERr 11393
#define EGQ_FDR_SECONDARY_PACKET_COUNTERr 11394
#define EGQ_FQP_BUBBLE_CONFIGURATIONr 11395
#define EGQ_FQP_BUBBLE_TRIGGERr 11396
#define EGQ_FQP_CELL_COUNTERr 11397
#define EGQ_FQP_CONFIGURATIONr 11398
#define EGQ_FQP_DEBUG_HALT_CONFIGURATIONr 11399
#define EGQ_FQP_PACKET_COUNTERr 11400
#define EGQ_FQP_SCHEDULER_CONFIGURATIONr 11401
#define EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATIONr 11402
#define EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr 11403
#define EGQ_GENERAL_RQP_CONFIGr 11404
#define EGQ_GLOBAL_CONFIGr 11405
#define EGQ_GTIMERCONFIGr 11406
#define EGQ_GTIMERCONFIGCONTr 11407
#define EGQ_GTIMERCONFIGURATIONr 11408
#define EGQ_GTIMERTRIGGERr 11409
#define EGQ_GTIMER_CONFIGr 11410
#define EGQ_GTIMER_CONFIGURATIONr 11411
#define EGQ_GTIMER_CONFIG_CONTr 11412
#define EGQ_GTIMER_TRIGGERr 11413
#define EGQ_HIGHER_REQ_EN_PER_MALr 11414
#define EGQ_IFC_CANCEL_ENr 11415
#define EGQ_IFC_DELAY_CONFIGURATIONr 11416
#define EGQ_INDIRECTCOMMANDr 11417
#define EGQ_INDIRECTCOMMANDADDRESSr 11418
#define EGQ_INDIRECTCOMMANDDATAINCREMENTr 11419
#define EGQ_INDIRECTCOMMANDRDDATA_0r 11420
#define EGQ_INDIRECTCOMMANDRDDATA_1r 11421
#define EGQ_INDIRECTCOMMANDRDDATA_2r 11422
#define EGQ_INDIRECTCOMMANDRDDATA_3r 11423
#define EGQ_INDIRECTCOMMANDRDDATA_4r 11424
#define EGQ_INDIRECTCOMMANDWRDATA_0r 11425
#define EGQ_INDIRECTCOMMANDWRDATA_1r 11426
#define EGQ_INDIRECTCOMMANDWRDATA_2r 11427
#define EGQ_INDIRECTCOMMANDWRDATA_3r 11428
#define EGQ_INDIRECTCOMMANDWRDATA_4r 11429
#define EGQ_INDIRECT_COMMANDr 11430
#define EGQ_INDIRECT_COMMAND_ADDRESSr 11431
#define EGQ_INDIRECT_COMMAND_DATA_INCREMENTr 11432
#define EGQ_INDIRECT_COMMAND_RD_DATAr 11433
#define EGQ_INDIRECT_COMMAND_WR_DATAr 11434
#define EGQ_INDIRECT_WR_MASKr 11435
#define EGQ_INIT_FQP_TXI_CMICMr 11436
#define EGQ_INIT_FQP_TXI_OAMr 11437
#define EGQ_INIT_FQP_TXI_OLPr 11438
#define EGQ_INIT_FQP_TXI_RCYr 11439
#define EGQ_INTERRUPTMASKREGISTERr 11440
#define EGQ_INTERRUPTREGISTERr 11441
#define EGQ_INTERRUPTREGISTERMASKr 11442
#define EGQ_INTERRUPT_MASK_REGISTERr 11443
#define EGQ_INTERRUPT_REGISTERr 11444
#define EGQ_INTERRUPT_REGISTER_TESTr 11445
#define EGQ_INVALID_OTMr 11446
#define EGQ_INVALID_OUTLIFr 11447
#define EGQ_IPT_LAST_HEADERr 11448
#define EGQ_IPT_PACKET_COUNTERr 11449
#define EGQ_KEYA_DATA_BASE_PROFILEr 11450
#define EGQ_KEYB_DATA_BASE_PROFILEr 11451
#define EGQ_LAG_FILTER_ENABLEr 11452
#define EGQ_LAST_FSR_MC_VSC_256_HDRr 11453
#define EGQ_LAST_FSR_UC_VSC_256_HDRr 11454
#define EGQ_LAST_REASSEMBLY_ERROR_MCIDr 11455
#define EGQ_LOCAL_ROUTE_INTERFACE_SOP_COUNTERr 11456
#define EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr 11457
#define EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZEr 11458
#define EGQ_MC_CONTEXT_FIFO_STATUSr 11459
#define EGQ_MC_PRIORITY_LOOKUP_TABLEr 11460
#define EGQ_MTUr 11461
#define EGQ_MTU_CHECK_ENABLEr 11462
#define EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar 11463
#define EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br 11464
#define EGQ_MULTICAST_FIFOS_CONFIGURATIONr 11465
#define EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr 11466
#define EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr 11467
#define EGQ_NIF_CANCEL_EN_REGISTER_1r 11468
#define EGQ_NIF_CANCEL_EN_REGISTER_2r 11469
#define EGQ_NIF_CANCEL_EN_REGISTER_3r 11470
#define EGQ_NIF_CANCEL_EN_REGISTER_4r 11471
#define EGQ_NIF_FLOW_CONTROLr 11472
#define EGQ_NRDY_TH_0_2r 11473
#define EGQ_NRDY_TH_3_5r 11474
#define EGQ_NRDY_TH_6_7r 11475
#define EGQ_NRDY_TH_SELr 11476
#define EGQ_OFP2TDMMAP_0r 11477
#define EGQ_OFP2TDMMAP_1r 11478
#define EGQ_OPP_LEARNING_DISABLEr 11479
#define EGQ_OTM_LEARNING_DISABLEr 11480
#define EGQ_OUTLIF_MSB_MAPPEDr 11481
#define EGQ_OUTLIF_MSB_MAPPED_SHIFTr 11482
#define EGQ_PACKET_RATE_SHAPER_ENr 11483
#define EGQ_PARITY_ERR_CNTr 11484
#define EGQ_PARSER_LAST_NWK_RECORDr 11485
#define EGQ_PARSER_LAST_SYS_RECORDr 11486
#define EGQ_PAR_ERR_INITIATEr 11487
#define EGQ_PAR_ERR_MEM_MASKr 11488
#define EGQ_PETRAB_EEI_CFGr 11489
#define EGQ_PETRAB_EEI_MPLS_MAPr 11490
#define EGQ_PETRAB_FHEI_SIZE_MAPr 11491
#define EGQ_PETRAB_LEARN_ASD_TYPE_MAPr 11492
#define EGQ_PKT_REAS_INT_REGr 11493
#define EGQ_PKT_REAS_INT_REG_MASKr 11494
#define EGQ_PKT_REAS_INT_REG_TESTr 11495
#define EGQ_PORT_ALMOST_EMPTY_FORCEr 11496
#define EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr 11497
#define EGQ_PP_CONFIGr 11498
#define EGQ_PQP_2_FQP_OFP_STOPr 11499
#define EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTERr 11500
#define EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTERr 11501
#define EGQ_PQP_MULTICAST_BYTES_COUNTERr 11502
#define EGQ_PQP_MULTICAST_PACKET_COUNTERr 11503
#define EGQ_PQP_UNICAST_BYTES_COUNTERr 11504
#define EGQ_PQP_UNICAST_PACKET_COUNTERr 11505
#define EGQ_PRIVATE_VLAN_FILTERr 11506
#define EGQ_PRP_SOP_CNTr 11507
#define EGQ_PS_MODEr 11508
#define EGQ_QPAIR_SPR_DISr 11509
#define EGQ_QP_MAX_CREDIT_VALUEr 11510
#define EGQ_REASSEMBLY_SCHEDULER_CONFIGURATIONr 11511
#define EGQ_REG_0085r 11512
#define EGQ_REG_0090r 11513
#define EGQ_REG_0091r 11514
#define EGQ_REG_0092r 11515
#define EGQ_REG_0093r 11516
#define EGQ_REG_0100r 11517
#define EGQ_REG_0102r 11518
#define EGQ_REG_0104r 11519
#define EGQ_REG_0106r 11520
#define EGQ_REG_0108r 11521
#define EGQ_REG_0177r 11522
#define EGQ_REG_0178r 11523
#define EGQ_REG_0180r 11524
#define EGQ_REG_0194r 11525
#define EGQ_REG_0195r 11526
#define EGQ_REG_0196r 11527
#define EGQ_REG_0291r 11528
#define EGQ_REG_0296r 11529
#define EGQ_REG_001Cr 11530
#define EGQ_REG_00AFr 11531
#define EGQ_REG_00B0r 11532
#define EGQ_REG_00B1r 11533
#define EGQ_REG_00B2r 11534
#define EGQ_REG_00B3r 11535
#define EGQ_REG_00BCr 11536
#define EGQ_REG_00BDr 11537
#define EGQ_REG_00BEr 11538
#define EGQ_REG_00BFr 11539
#define EGQ_REG_00C1r 11540
#define EGQ_REG_00CFr 11541
#define EGQ_REG_00D0r 11542
#define EGQ_REG_00D2r 11543
#define EGQ_REG_00D3r 11544
#define EGQ_REG_00D4r 11545
#define EGQ_REG_00D5r 11546
#define EGQ_REG_00DAr 11547
#define EGQ_REG_00DFr 11548
#define EGQ_REG_00F6r 11549
#define EGQ_REG_00F7r 11550
#define EGQ_REG_00F8r 11551
#define EGQ_REG_00F9r 11552
#define EGQ_REG_00FAr 11553
#define EGQ_REG_00FBr 11554
#define EGQ_REG_00FCr 11555
#define EGQ_REG_00FEr 11556
#define EGQ_REG_010Cr 11557
#define EGQ_REG_01B4r 11558
#define EGQ_REG_01B7r 11559
#define EGQ_REG_01C4r 11560
#define EGQ_REG_01D2r 11561
#define EGQ_REG_01DFr 11562
#define EGQ_RQP_DISCARD_MULTICAST_PACKET_COUNTERr 11563
#define EGQ_RQP_DISCARD_PACKET_COUNTERr 11564
#define EGQ_RQP_DISCARD_SOP_COUNTERr 11565
#define EGQ_RQP_PACKET_COUNTERr 11566
#define EGQ_SAME_INTERFACE_FILTERr 11567
#define EGQ_SBUS_BROADCAST_IDr 11568
#define EGQ_SBUS_LAST_IN_CHAINr 11569
#define EGQ_SHAPER_MAP_CH_ARB_TO_IFCr 11570
#define EGQ_SOP_IFC_DELAY_CONFIGURATIONr 11571
#define EGQ_SPLIT_HORIZON_FILTERr 11572
#define EGQ_SYSTEM_HEADERS_FORMAT_CODEr 11573
#define EGQ_SYSTEM_HEADERS_VALUE_1_OFFSETr 11574
#define EGQ_SYSTEM_HEADERS_VALUE_2_OFFSETr 11575
#define EGQ_TCG_SPR_DISr 11576
#define EGQ_TDM_GENERAL_CONFIGURATIONr 11577
#define EGQ_TDM_MAP_QUEUE_TO_TDMr 11578
#define EGQ_TPID_PROFILESr 11579
#define EGQ_TRILLCONFIGr 11580
#define EGQ_TRILL_CONFIGr 11581
#define EGQ_TTL_SCOPEr 11582
#define EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar 11583
#define EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br 11584
#define EGQ_WDRR_PACKET_SIZEr 11585
#define EGQ_WFQ_PACKET_SIZEr 11586
#define EGQ_WFQ_TCG_DISr 11587
#define EGRDROPPKTCOUNTr 11588
#define EGRDROPPKTCOUNT_COSr 11589
#define EGRESSAGINGSETTINGSr 11590
#define EGRESSCELLREQUESTCOUNTr 11591
#define EGRESSDEQUEUESCHEMEr 11592
#define EGRESSPORTPRIORITYCONFIGURATIONPQP_0r 11593
#define EGRESSPORTPRIORITYCONFIGURATIONPQP_1r 11594
#define EGRESSPORTPRIORITYCONFIGURATIONPQP_2r 11595
#define EGRESSPORTPRIORITYCONFIGURATION_0r 11596
#define EGRESSPORTPRIORITYCONFIGURATION_1r 11597
#define EGRESSPORTPRIORITYCONFIGURATION_2r 11598
#define EGRESSPPCONFIGURATIONREGISTERr 11599
#define EGRESSREPBITMAPGROUPVALUEr 11600
#define EGRESSSHAPERCALENDARSARBITRATIONCYCLELENGTHr 11601
#define EGRESSSHAPERCONFIGURATIONAFORECIPORTSr 11602
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS0TO3LENGTHr 11603
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS12TO15LENGTHr 11604
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS4TO7LENGTHr 11605
#define EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS8TO11LENGTHr 11606
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL0r 11607
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL1r 11608
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL2r 11609
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL3r 11610
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL4r 11611
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL5r 11612
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL6r 11613
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL7r 11614
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL8r 11615
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL9r 11616
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL10r 11617
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL11r 11618
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL12r 11619
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL13r 11620
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL14r 11621
#define EGRESSSHAPERCONFIGURATIONAFORNIFMAL15r 11622
#define EGRESSSHAPERCONFIGURATIONAFOROTHERCALENDARSLENGTHr 11623
#define EGRESSSHAPERCONFIGURATIONBFORECIPORTSr 11624
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS0TO3LENGTHr 11625
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS12TO15LENGTHr 11626
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS4TO7LENGTHr 11627
#define EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS8TO11LENGTHr 11628
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL0r 11629
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL1r 11630
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL2r 11631
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL3r 11632
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL4r 11633
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL5r 11634
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL6r 11635
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL7r 11636
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL8r 11637
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL9r 11638
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL10r 11639
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL11r 11640
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL12r 11641
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL13r 11642
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL14r 11643
#define EGRESSSHAPERCONFIGURATIONBFORNIFMAL15r 11644
#define EGRESSSHAPERCONFIGURATIONBFOROTHERCALENDARSLENGTHr 11645
#define EGRESSSHAPERCONFIGURATIONBFORRECYCLEINTERFACEPORTSr 11646
#define EGRESSSHAPERCONFIGURATIONFOROLPPORTr 11647
#define EGRESSSHAPERCONFIGURATIONFORRECYCLEINTERFACEPORTSr 11648
#define EGRESSSHAPERENABLESETTINGSr 11649
#define EGRESSSHAPERSCREDITMEMORYINITSTATUSr 11650
#define EGRMETERINGBUCKETr 11651
#define EGRMETERINGCONFIGr 11652
#define EGRMETERINGCONFIG1r 11653
#define EGRMETERINGCONFIG_64r 11654
#define EGRSHAPEPARITYERRORPTRr 11655
#define EGRTXPKTCTRr 11656
#define EGRTXPKTCTR0r 11657
#define EGRTXPKTCTR1r 11658
#define EGRTXPKTCTR2r 11659
#define EGRTXPKTCTR3r 11660
#define EGRTXPKTCTR4r 11661
#define EGRTXPKTCTR5r 11662
#define EGRTXPKTCTR6r 11663
#define EGRTXPKTCTR7r 11664
#define EGRTXPKTCTRCONFIGr 11665
#define EGRTXPKTCTRCONFIG0r 11666
#define EGRTXPKTCTRCONFIG1r 11667
#define EGRTXPKTCTRCONFIG2r 11668
#define EGRTXPKTCTRCONFIG3r 11669
#define EGRTXPKTCTRCONFIG4r 11670
#define EGRTXPKTCTRCONFIG5r 11671
#define EGRTXPKTCTRCONFIG6r 11672
#define EGRTXPKTCTRCONFIG7r 11673
#define EGR_1588OMPLSr 11674
#define EGR_1588_EGRESS_CTRLr 11675
#define EGR_1588_INGRESS_CTRLr 11676
#define EGR_1588_LINK_DELAYr 11677
#define EGR_1588_LINK_DELAY_64r 11678
#define EGR_1588_LINK_DELAY_64_PARITY_CONTROLr 11679
#define EGR_1588_LINK_DELAY_64_PARITY_STATUS_INTRr 11680
#define EGR_1588_LINK_DELAY_64_PARITY_STATUS_NACKr 11681
#define EGR_1588_PARSING_CONTROLr 11682
#define EGR_1588_SA_PARITY_CONTROLr 11683
#define EGR_1588_SA_PARITY_STATUS_INTRr 11684
#define EGR_1588_SA_PARITY_STATUS_NACKr 11685
#define EGR_1588_TIMER_DEBUGr 11686
#define EGR_1588_TIMER_VALUEr 11687
#define EGR_ACCU_8BEATSr 11688
#define EGR_ARB_MISC_CONTROLr 11689
#define EGR_ARB_TIMEOUT_CONTROLr 11690
#define EGR_BUS_PARITY_ERR_COUNTERr 11691
#define EGR_BYPASS_CTRLr 11692
#define EGR_CAPWAP_FRAG_CONTROLr 11693
#define EGR_CLPORT_BUFFER_SFT_RESETr 11694
#define EGR_CM_BUFFER_STATUS_INTRr 11695
#define EGR_CM_DBITS_PARITY_STATUSr 11696
#define EGR_CM_DBUF_PARITY_CONTROLr 11697
#define EGR_CM_DBUF_PARITY_STATUSr 11698
#define EGR_CONFIGr 11699
#define EGR_CONFIG_1r 11700
#define EGR_CONFIG_2r 11701
#define EGR_COUNTER_CONTROLr 11702
#define EGR_CPU_CONTROLr 11703
#define EGR_CPU_CONTROL_1_64r 11704
#define EGR_CPU_CONTROL_2_64r 11705
#define EGR_CPU_COS_CONTROL_2r 11706
#define EGR_CPU_COS_CONTROL_1_64r 11707
#define EGR_DATABUF_RAM_CONTROL_1r 11708
#define EGR_DATABUF_RAM_CONTROL_2r 11709
#define EGR_DATABUF_RAM_CONTROL_DCMr 11710
#define EGR_DATABUF_RAM_CONTROL_PMr 11711
#define EGR_DATABUF_RAM_CONTROL_STBYr 11712
#define EGR_DATAPATH_STATUS_INTR_0r 11713
#define EGR_DATAPATH_STATUS_INTR_1r 11714
#define EGR_DBGr 11715
#define EGR_DROP_VECTORr 11716
#define EGR_DROP_VECTOR_Xr 11717
#define EGR_DROP_VECTOR_Yr 11718
#define EGR_DSCP_TABLE_PARITY_STATUS_INTRr 11719
#define EGR_DSCP_TABLE_PARITY_STATUS_NACKr 11720
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr 11721
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr 11722
#define EGR_DVP_ATTRIBUTE_PDA_CTRLr 11723
#define EGR_EARB_CBE_ECC_STATUSr 11724
#define EGR_EARB_ECC_DEBUGr 11725
#define EGR_EARB_ECC_ERRORr 11726
#define EGR_EARB_PBE_ECC_STATUSr 11727
#define EGR_EAV_CLASSr 11728
#define EGR_ECC_CONTROLr 11729
#define EGR_ECC_STATUSr 11730
#define EGR_EDATABUF_EN_COR_ERR_RPTr 11731
#define EGR_EDATABUF_EN_COR_ERR_RPT_1r 11732
#define EGR_EDATABUF_PARITY_CONTROLr 11733
#define EGR_EDATABUF_PDA_CONTROLr 11734
#define EGR_EDATABUF_PDA_CONTROL_1r 11735
#define EGR_EDATABUF_STBY_CONTROLr 11736
#define EGR_EDB_BUS_PARITY_DEBUGr 11737
#define EGR_EDB_CM_ECC_STATUSr 11738
#define EGR_EDB_CTRL_PARITY_ENr 11739
#define EGR_EDB_CTRL_PDA_ENr 11740
#define EGR_EDB_DEBUG_SFT_RESETr 11741
#define EGR_EDB_ECC_DEBUGr 11742
#define EGR_EDB_ECC_ERRORr 11743
#define EGR_EDB_HW_CONTROLr 11744
#define EGR_EDB_IX0A_ECC_STATUSr 11745
#define EGR_EDB_IX0B_ECC_STATUSr 11746
#define EGR_EDB_IX1A_ECC_STATUSr 11747
#define EGR_EDB_IX1B_ECC_STATUSr 11748
#define EGR_EDB_MIN_STARTCNTr 11749
#define EGR_EDB_MISC_CTRLr 11750
#define EGR_EDB_MS0_ECC_STATUSr 11751
#define EGR_EDB_MS1_ECC_STATUSr 11752
#define EGR_EDB_PARITY_ERRORr 11753
#define EGR_EFPPARS_PARITY_CONTROLr 11754
#define EGR_EFPPARS_SER_CONTROLr 11755
#define EGR_EFPPARS_TABLE_CONTROLr 11756
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr 11757
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr 11758
#define EGR_EHCPM_BUS_PARITY_DEBUGr 11759
#define EGR_EHCPM_ECC_DEBUGr 11760
#define EGR_EHCPM_ECC_ERRORr 11761
#define EGR_EHCPM_ECC_PARITY_CONTROLr 11762
#define EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr 11763
#define EGR_EHCPM_EN_COR_ERR_RPTr 11764
#define EGR_EHCPM_PARITY_ERRORr 11765
#define EGR_EHCPM_RAM_CONTROLr 11766
#define EGR_EHCPM_RAM_CONTROL_STBYr 11767
#define EGR_EHCPM_SCI_TABLE_ECC_STATUSr 11768
#define EGR_EHCPM_SER_CONTROLr 11769
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr 11770
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr 11771
#define EGR_EIPT_ECC_CONTROLr 11772
#define EGR_EIPT_RAM_CONTROLr 11773
#define EGR_EL3_ECC_PARITY_CONTROLr 11774
#define EGR_EL3_EN_COR_ERR_RPTr 11775
#define EGR_EL3_PARITY_CONTROLr 11776
#define EGR_EL3_PM_CONTROLr 11777
#define EGR_EL3_RAM_CONTROLr 11778
#define EGR_EL3_RAM_CONTROL_2r 11779
#define EGR_EL3_SER_CONTROLr 11780
#define EGR_EL3_STBY_CONTROLr 11781
#define EGR_EMOP_BUFFER_ECC_STATUS_INTRr 11782
#define EGR_ENABLEr 11783
#define EGR_ENABLE_SELECTr 11784
#define EGR_EOAM_ECC_PARITY_CONTROLr 11785
#define EGR_EOAM_RAM_CONTROLr 11786
#define EGR_EOAM_RAM_CONTROL_1r 11787
#define EGR_EOAM_RAM_CONTROL_DCMr 11788
#define EGR_EOAM_RAM_CONTROL_PMr 11789
#define EGR_EPARS_BUS_PARITY_DEBUGr 11790
#define EGR_EPARS_PARITY_ERRORr 11791
#define EGR_EPMOD_BUS_PARITY_DEBUGr 11792
#define EGR_EPMOD_ECC_CONTROLr 11793
#define EGR_EPMOD_PARITY_CONTROLr 11794
#define EGR_EPMOD_PARITY_ERRORr 11795
#define EGR_EPMOD_PLB_PARITY_STATUS_INTRr 11796
#define EGR_EPMOD_RAM_CONTROLr 11797
#define EGR_EPMOD_SER_CONTROLr 11798
#define EGR_ETAG_MULTICAST_RANGEr 11799
#define EGR_EVENT_DEBUGr 11800
#define EGR_EVLAN_BUS_PARITY_DEBUGr 11801
#define EGR_EVLAN_ECC_DEBUGr 11802
#define EGR_EVLAN_ECC_ERRORr 11803
#define EGR_EVLAN_PARITY_ERRORr 11804
#define EGR_EVLAN_SER_CONTROLr 11805
#define EGR_EVLAN_VLAN_ECC_STATUSr 11806
#define EGR_EVLAN_VLAN_STG_ECC_STATUSr 11807
#define EGR_EVXLT_BUS_PARITY_DEBUGr 11808
#define EGR_EVXLT_DSCP_ECC_STATUSr 11809
#define EGR_EVXLT_ECC_DEBUGr 11810
#define EGR_EVXLT_ECC_ERRORr 11811
#define EGR_EVXLT_PARITY_ERRORr 11812
#define EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr 11813
#define EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr 11814
#define EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr 11815
#define EGR_FCOE_DELIMITER_ERROR_FRAMESr 11816
#define EGR_FCOE_DELIMITER_ERROR_FRAMES_Xr 11817
#define EGR_FCOE_DELIMITER_ERROR_FRAMES_Yr 11818
#define EGR_FCOE_ETHERTYPEr 11819
#define EGR_FCOE_INVALID_CRC_FRAMESr 11820
#define EGR_FCOE_INVALID_CRC_FRAMES_Xr 11821
#define EGR_FCOE_INVALID_CRC_FRAMES_Yr 11822
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 11823
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r 11824
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r 11825
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r 11826
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r 11827
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r 11828
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r 11829
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r 11830
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r 11831
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r 11832
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r 11833
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r 11834
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r 11835
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r 11836
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r 11837
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r 11838
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r 11839
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r 11840
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r 11841
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r 11842
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r 11843
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r 11844
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r 11845
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r 11846
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r 11847
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r 11848
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r 11849
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r 11850
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r 11851
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r 11852
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r 11853
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r 11854
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r 11855
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r 11856
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r 11857
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r 11858
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r 11859
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r 11860
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r 11861
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r 11862
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r 11863
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r 11864
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r 11865
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r 11866
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r 11867
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r 11868
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r 11869
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r 11870
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r 11871
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r 11872
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r 11873
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r 11874
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r 11875
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r 11876
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r 11877
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r 11878
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r 11879
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r 11880
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r 11881
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r 11882
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r 11883
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r 11884
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r 11885
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r 11886
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r 11887
#define EGR_FP_COUNTER_PARITY_CONTROLr 11888
#define EGR_FP_COUNTER_PARITY_STATUSr 11889
#define EGR_FP_COUNTER_TABLE_DEBUGr 11890
#define EGR_FP_COUNTER_TABLE_STATUS_INTRr 11891
#define EGR_FP_COUNTER_TABLE_STATUS_NACKr 11892
#define EGR_FRAGMENT_ID_ECC_STATUS_INTRr 11893
#define EGR_FRAGMENT_ID_ECC_STATUS_NACKr 11894
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr 11895
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr 11896
#define EGR_FRAG_HEADER_ECC_STATUS_INTRr 11897
#define EGR_FRAG_PACKET_ECC_STATUS_INTRr 11898
#define EGR_FUSE_REGS_ADDRr 11899
#define EGR_FUSE_REGS_DATAr 11900
#define EGR_GP0_BUFFER_STATUS_INTRr 11901
#define EGR_GP0_DBITS_PARITY_STATUSr 11902
#define EGR_GP0_DBUF_PARITY_CONTROLr 11903
#define EGR_GP0_DBUF_PARITY_STATUSr 11904
#define EGR_GP1_BUFFER_STATUS_INTRr 11905
#define EGR_GP1_DBITS_PARITY_STATUSr 11906
#define EGR_GP1_DBUF_PARITY_CONTROLr 11907
#define EGR_GP1_DBUF_PARITY_STATUSr 11908
#define EGR_GP2_BUFFER_STATUS_INTRr 11909
#define EGR_GP2_DBITS_PARITY_STATUSr 11910
#define EGR_GP2_DBUF_PARITY_CONTROLr 11911
#define EGR_GP2_DBUF_PARITY_STATUSr 11912
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr 11913
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr 11914
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr 11915
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr 11916
#define EGR_GP_RESI_DBITS_PARITY_STATUSr 11917
#define EGR_GSBU_CONFIGr 11918
#define EGR_HBFC_CNM_ETHERTYPEr 11919
#define EGR_HBFC_CNTAG_ETHERTYPEr 11920
#define EGR_HBFC_CNTAG_ETHERTYPE_2r 11921
#define EGR_HG_EH_CONTROL_64r 11922
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr 11923
#define EGR_HW_CONTROLr 11924
#define EGR_HW_RESET_CONTROL_0r 11925
#define EGR_HW_RESET_CONTROL_1r 11926
#define EGR_HW_RESET_CONTROL_1_Xr 11927
#define EGR_HW_RESET_CONTROL_1_Yr 11928
#define EGR_INGRESS_PORT_TPID_SELECTr 11929
#define EGR_INITBUF_ECC_CONTROLr 11930
#define EGR_INITBUF_ECC_STATUS_DBEr 11931
#define EGR_INITBUF_ECC_STATUS_INTRr 11932
#define EGR_INITBUF_ECC_STATUS_SBEr 11933
#define EGR_INTR0r 11934
#define EGR_INTR1r 11935
#define EGR_INTR0_ENABLEr 11936
#define EGR_INTR0_MASKr 11937
#define EGR_INTR0_STATUSr 11938
#define EGR_INTR1_ENABLEr 11939
#define EGR_INTR1_MASKr 11940
#define EGR_INTR1_STATUSr 11941
#define EGR_INTR2_ENABLEr 11942
#define EGR_INTR2_STATUSr 11943
#define EGR_INTR_ENABLEr 11944
#define EGR_INTR_STATUSr 11945
#define EGR_INT_LOOPBACK_MAX_FRr 11946
#define EGR_IN_BAND_CRC_CONTROLr 11947
#define EGR_IN_BAND_CRC_COUNTERr 11948
#define EGR_IPFIX_AGE_CONTROLr 11949
#define EGR_IPFIX_CONFIGr 11950
#define EGR_IPFIX_CURRENT_TIMEr 11951
#define EGR_IPFIX_DBG_CONTROLr 11952
#define EGR_IPFIX_EOP_BUF_PARITY_CONTROLr 11953
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 11954
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 11955
#define EGR_IPFIX_EXPORT_FIFO_COUNTERr 11956
#define EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 11957
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr 11958
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 11959
#define EGR_IPFIX_EXPORT_FIFO_READ_PTRr 11960
#define EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr 11961
#define EGR_IPFIX_HASH_CONTROLr 11962
#define EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr 11963
#define EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr 11964
#define EGR_IPFIX_MINIMUM_LIVE_TIME_SETr 11965
#define EGR_IPFIX_MIRROR_CONTROL_64r 11966
#define EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr 11967
#define EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr 11968
#define EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr 11969
#define EGR_IPFIX_PDA_CONTROLr 11970
#define EGR_IPFIX_PORT_CONFIGr 11971
#define EGR_IPFIX_PORT_LIMIT_STATUSr 11972
#define EGR_IPFIX_PORT_RECORD_COUNTr 11973
#define EGR_IPFIX_PORT_RECORD_LIMIT_SETr 11974
#define EGR_IPFIX_PORT_SAMPLING_COUNTERr 11975
#define EGR_IPFIX_RAM_CONTROLr 11976
#define EGR_IPFIX_SAMPLING_LIMIT_SETr 11977
#define EGR_IPFIX_SER_CONTROLr 11978
#define EGR_IPFIX_SESSION_PARITY_CONTROLr 11979
#define EGR_IPFIX_SESSION_PARITY_STATUSr 11980
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r 11981
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r 11982
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r 11983
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r 11984
#define EGR_IPMC_CFG2r 11985
#define EGR_IPMC_CFG2_PARITY_STATUS_INTRr 11986
#define EGR_IPMC_CFG2_PARITY_STATUS_NACKr 11987
#define EGR_IPMC_PARITY_STATUS_INTRr 11988
#define EGR_IPMC_PARITY_STATUS_NACKr 11989
#define EGR_IP_TUNNEL_PARITY_CONTROLr 11990
#define EGR_IP_TUNNEL_PARITY_STATUSr 11991
#define EGR_IP_TUNNEL_PARITY_STATUS_INTRr 11992
#define EGR_IP_TUNNEL_PARITY_STATUS_NACKr 11993
#define EGR_L1_CLK_RECOVERY_CTRLr 11994
#define EGR_L2GRE_CONTROLr 11995
#define EGR_L2_MTUr 11996
#define EGR_L3_INTF_PARITY_CONTROLr 11997
#define EGR_L3_INTF_PARITY_STATUSr 11998
#define EGR_L3_INTF_PARITY_STATUS_INTRr 11999
#define EGR_L3_INTF_PARITY_STATUS_NACKr 12000
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr 12001
#define EGR_L3_NEXT_HOP_PARITY_STATUSr 12002
#define EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr 12003
#define EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr 12004
#define EGR_L3_NEXT_HOP_PDA_CTRL0r 12005
#define EGR_L3_NEXT_HOP_PDA_CTRL1r 12006
#define EGR_L3_NEXT_HOP_PDA_CTRL2r 12007
#define EGR_L3_NEXT_HOP_PDA_CTRL3r 12008
#define EGR_L3_TUNNEL_PFM_VIDr 12009
#define EGR_LBP_BUFFER_STATUS_INTRr 12010
#define EGR_LLTAG_TPIDr 12011
#define EGR_LLTAG_TPID_2r 12012
#define EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr 12013
#define EGR_LOOPBACK_PORT_TPIDr 12014
#define EGR_LP_BUFFER_STATUS_INTRr 12015
#define EGR_LP_DBUF_PARITY_CONTROLr 12016
#define EGR_LP_DBUF_PARITY_STATUSr 12017
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr 12018
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr 12019
#define EGR_MAP_MH_PARITY_STATUS_INTRr 12020
#define EGR_MAP_MH_PARITY_STATUS_NACKr 12021
#define EGR_MAP_MH_PRI0r 12022
#define EGR_MAP_MH_PRI1r 12023
#define EGR_MASK_ECC_STATUSr 12024
#define EGR_MASK_MODBASE_PARITY_CONTROLr 12025
#define EGR_MASK_MODBASE_PARITY_STATUS_INTRr 12026
#define EGR_MASK_MODBASE_PARITY_STATUS_NACKr 12027
#define EGR_MASK_PARITY_CONTROLr 12028
#define EGR_MASK_PARITY_STATUSr 12029
#define EGR_MASK_PARITY_STATUS_INTRr 12030
#define EGR_MASK_PARITY_STATUS_NACKr 12031
#define EGR_MA_INDEX_PARITY_STATUS_INTRr 12032
#define EGR_MA_INDEX_PARITY_STATUS_NACKr 12033
#define EGR_MC_CONTROL_1r 12034
#define EGR_MC_CONTROL_2r 12035
#define EGR_MEM_ECC_ERR_COUNTERr 12036
#define EGR_MIM_ETHERTYPEr 12037
#define EGR_MIRROR_SELECTr 12038
#define EGR_MMU_REQUESTSr 12039
#define EGR_MODMAP_CTRLr 12040
#define EGR_MOD_MAP_PARITY_STATUS_INTRr 12041
#define EGR_MOD_MAP_PARITY_STATUS_NACKr 12042
#define EGR_MPB_ECC_STATUS_INTRr 12043
#define EGR_MPLS_ENTROPY_LABEL_CONTROLr 12044
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr 12045
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr 12046
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr 12047
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr 12048
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr 12049
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr 12050
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr 12051
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr 12052
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr 12053
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr 12054
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr 12055
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr 12056
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr 12057
#define EGR_MP_GROUP_HASH_CONTROLr 12058
#define EGR_MP_GROUP_PARITY_STATUS_INTR_0r 12059
#define EGR_MP_GROUP_PARITY_STATUS_INTR_1r 12060
#define EGR_MP_GROUP_PARITY_STATUS_NACK_0r 12061
#define EGR_MP_GROUP_PARITY_STATUS_NACK_1r 12062
#define EGR_MTUr 12063
#define EGR_MTU_SIZEr 12064
#define EGR_NEXT_HOP_PARITY_CONTROLr 12065
#define EGR_NEXT_HOP_PARITY_STATUSr 12066
#define EGR_NIV_CONFIGr 12067
#define EGR_NIV_ETHERTYPEr 12068
#define EGR_NIV_ETHERTYPE_2r 12069
#define EGR_OAM_CONTROLr 12070
#define EGR_OAM_C_INTERFACE_DROP_CONTROL_64r 12071
#define EGR_OAM_DVP_INTERFACE_DROP_CONTROL_64r 12072
#define EGR_OAM_ERROR_CONTROLr 12073
#define EGR_OAM_LM_CNG_CONTROLr 12074
#define EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr 12075
#define EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_NACKr 12076
#define EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_INTRr 12077
#define EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_NACKr 12078
#define EGR_OAM_PORT_INTERFACE_DROP_CONTROL_64r 12079
#define EGR_OAM_S_C_INTERFACE_DROP_CONTROL_64r 12080
#define EGR_OAM_S_INTERFACE_DROP_CONTROL_64r 12081
#define EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr 12082
#define EGR_OLP_VLANr 12083
#define EGR_OUTER_TPIDr 12084
#define EGR_OUTER_TPID_0r 12085
#define EGR_OUTER_TPID_1r 12086
#define EGR_OUTER_TPID_2r 12087
#define EGR_OUTER_TPID_3r 12088
#define EGR_PCP_DE_MAPPING_PARITY_STATUS_INTRr 12089
#define EGR_PCP_DE_MAPPING_PARITY_STATUS_NACKr 12090
#define EGR_PERQ_COUNTER_PARITY_CONTROLr 12091
#define EGR_PERQ_COUNTER_PARITY_STATUSr 12092
#define EGR_PERQ_XMT_COUNTERSr 12093
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr 12094
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr 12095
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr 12096
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr 12097
#define EGR_PERQ_XMT_COUNTERS_STATUS_INTRr 12098
#define EGR_PERQ_XMT_COUNTERS_STATUS_NACKr 12099
#define EGR_PERQ_XMT_COUNTER_ECC_STATUSr 12100
#define EGR_PE_ETHERTYPEr 12101
#define EGR_PE_ETHERTYPE_2r 12102
#define EGR_PKT_MODS_CONTROLr 12103
#define EGR_PORTr 12104
#define EGR_PORT_1r 12105
#define EGR_PORT_64r 12106
#define EGR_PORT_BUFFER_CLK_SHUTDOWNr 12107
#define EGR_PORT_BUFFER_SFT_RESETr 12108
#define EGR_PORT_L3UC_MODSr 12109
#define EGR_PORT_MODEr 12110
#define EGR_PORT_PARITY_STATUS_INTRr 12111
#define EGR_PORT_PARITY_STATUS_NACKr 12112
#define EGR_PORT_REQUESTSr 12113
#define EGR_PORT_TO_NHI_MAPPINGr 12114
#define EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr 12115
#define EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr 12116
#define EGR_PVLAN_EPORT_CONTROLr 12117
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr 12118
#define EGR_PW_INIT_COUNTERS_PARITY_STATUSr 12119
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr 12120
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr 12121
#define EGR_QCN_CNM_CONTROL_1r 12122
#define EGR_QCN_CNM_CONTROL_2r 12123
#define EGR_QCN_CNM_ETHERTYPEr 12124
#define EGR_QCN_CNM_LBMH_CONTROLr 12125
#define EGR_QCN_CNTAG_ETHERTYPEr 12126
#define EGR_QCN_CNTAG_ETHERTYPE_2r 12127
#define EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_INTRr 12128
#define EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_NACKr 12129
#define EGR_Q_BEGINr 12130
#define EGR_Q_ENDr 12131
#define EGR_RESI_BUFFER_STATUS_INTRr 12132
#define EGR_RSPAN_VLAN_TAGr 12133
#define EGR_SBS_CONTROLr 12134
#define EGR_SD_TAG_CONTROLr 12135
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 12136
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 12137
#define EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr 12138
#define EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr 12139
#define EGR_SER_FIFO_CTRLr 12140
#define EGR_SER_FIFO_STATUSr 12141
#define EGR_SF_SRC_MODID_CHECKr 12142
#define EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_INTRr 12143
#define EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_NACKr 12144
#define EGR_SHAPING_CONTROLr 12145
#define EGR_SPARE_REG0r 12146
#define EGR_SRC_PORTr 12147
#define EGR_START_XMIT_AFTER_MOP_ARRIVALr 12148
#define EGR_STATS_COUNTER_ECC_STATUSr 12149
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUSr 12150
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr 12151
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr 12152
#define EGR_STATS_COUNTER_TABLE_STATUS_INTRr 12153
#define EGR_STATS_COUNTER_TABLE_STATUS_NACKr 12154
#define EGR_SYS_RSVD_VIDr 12155
#define EGR_TDM_ERRr 12156
#define EGR_TRILL_HEADER_ATTRIBUTESr 12157
#define EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 12158
#define EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 12159
#define EGR_TRILL_TX_PKTSr 12160
#define EGR_TUNNEL_CONTROLr 12161
#define EGR_TUNNEL_ID_MASKr 12162
#define EGR_TUNNEL_PIMDR1_CFG0r 12163
#define EGR_TUNNEL_PIMDR1_CFG1r 12164
#define EGR_TUNNEL_PIMDR2_CFG0r 12165
#define EGR_TUNNEL_PIMDR2_CFG1r 12166
#define EGR_VFI_PARITY_STATUS_INTRr 12167
#define EGR_VFI_PARITY_STATUS_NACKr 12168
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 12169
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 12170
#define EGR_VINTF_COUNTER_TABLE_STATUS_INTRr 12171
#define EGR_VINTF_COUNTER_TABLE_STATUS_NACKr 12172
#define EGR_VLAN_CONTROL_1r 12173
#define EGR_VLAN_CONTROL_2r 12174
#define EGR_VLAN_CONTROL_3r 12175
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr 12176
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr 12177
#define EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr 12178
#define EGR_VLAN_PARITY_CONTROLr 12179
#define EGR_VLAN_PARITY_STATUSr 12180
#define EGR_VLAN_PARITY_STATUS_INTRr 12181
#define EGR_VLAN_PARITY_STATUS_NACKr 12182
#define EGR_VLAN_PDA_CTRLr 12183
#define EGR_VLAN_RAM_CONTROL_1r 12184
#define EGR_VLAN_RAM_CONTROL_2r 12185
#define EGR_VLAN_RAM_CONTROL_3r 12186
#define EGR_VLAN_RAM_CONTROL_4r 12187
#define EGR_VLAN_RAM_CONTROL_DCMr 12188
#define EGR_VLAN_RAM_CONTROL_PDAHr 12189
#define EGR_VLAN_RAM_CONTROL_PMr 12190
#define EGR_VLAN_RAM_CONTROL_STBYr 12191
#define EGR_VLAN_SER_CONTROLr 12192
#define EGR_VLAN_STG_ADDR_MASKr 12193
#define EGR_VLAN_STG_PARITY_CONTROLr 12194
#define EGR_VLAN_STG_PARITY_STATUSr 12195
#define EGR_VLAN_STG_PARITY_STATUS_INTRr 12196
#define EGR_VLAN_STG_PARITY_STATUS_NACKr 12197
#define EGR_VLAN_TABLE_PARITY_CONTROLr 12198
#define EGR_VLAN_TABLE_PARITY_STATUSr 12199
#define EGR_VLAN_XLATE_CONTROLr 12200
#define EGR_VLAN_XLATE_HASH_CONTROLr 12201
#define EGR_VLAN_XLATE_PARITY_CONTROLr 12202
#define EGR_VLAN_XLATE_PARITY_STATUSr 12203
#define EGR_VLAN_XLATE_PARITY_STATUS_0r 12204
#define EGR_VLAN_XLATE_PARITY_STATUS_1r 12205
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r 12206
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r 12207
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r 12208
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r 12209
#define EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr 12210
#define EGR_VXLAN_CONTROLr 12211
#define EGR_VXLT_CAM_BIST_CONFIGr 12212
#define EGR_VXLT_CAM_BIST_CONTROLr 12213
#define EGR_VXLT_CAM_BIST_DBG_DATAr 12214
#define EGR_VXLT_CAM_BIST_S10_STATUSr 12215
#define EGR_VXLT_CAM_BIST_S2_STATUSr 12216
#define EGR_VXLT_CAM_BIST_S3_STATUSr 12217
#define EGR_VXLT_CAM_BIST_S5_STATUSr 12218
#define EGR_VXLT_CAM_BIST_S6_STATUSr 12219
#define EGR_VXLT_CAM_BIST_S8_STATUSr 12220
#define EGR_VXLT_CAM_BIST_STATUSr 12221
#define EGR_VXLT_CAM_CONTROLr 12222
#define EGR_WESP_PROTO_CONTROLr 12223
#define EGR_WLAN_DVP_PARITY_STATUS_INTRr 12224
#define EGR_WLAN_DVP_PARITY_STATUS_NACKr 12225
#define EGR_XLP0_BUFFER_STATUS_INTRr 12226
#define EGR_XLP1_BUFFER_STATUS_INTRr 12227
#define EGR_XLP2_BUFFER_STATUS_INTRr 12228
#define EGR_XLP3_BUFFER_STATUS_INTRr 12229
#define EGR_XLP4_BUFFER_STATUS_INTRr 12230
#define EGR_XLP5_BUFFER_STATUS_INTRr 12231
#define EGR_XLP6_BUFFER_STATUS_INTRr 12232
#define EGR_XLP7_BUFFER_STATUS_INTRr 12233
#define EGR_XLP8_BUFFER_STATUS_INTRr 12234
#define EGR_XLPORT_BUFFER_SFT_RESET_0r 12235
#define EGR_XLPORT_BUFFER_SFT_RESET_1r 12236
#define EGR_XLPORT_BUFFER_SFT_RESET_0_Xr 12237
#define EGR_XLPORT_BUFFER_SFT_RESET_0_Yr 12238
#define EGR_XLPORT_BUFFER_SFT_RESET_1_Xr 12239
#define EGR_XLPORT_BUFFER_SFT_RESET_1_Yr 12240
#define EGR_XP0_DBITS_PARITY_STATUSr 12241
#define EGR_XP1_DBITS_PARITY_STATUSr 12242
#define EGR_XP2_DBITS_PARITY_STATUSr 12243
#define EGR_XP3_DBITS_PARITY_STATUSr 12244
#define EGR_XP4_DBITS_PARITY_STATUSr 12245
#define EGR_XP5_DBITS_PARITY_STATUSr 12246
#define EGR_XP6_DBITS_PARITY_STATUSr 12247
#define EGR_XP7_DBITS_PARITY_STATUSr 12248
#define EGR_XQ0_BUFFER_STATUS_INTRr 12249
#define EGR_XQ0_DBUF_PARITY_CONTROLr 12250
#define EGR_XQ0_DBUF_PARITY_STATUSr 12251
#define EGR_XQ0_PFC_CONTROLr 12252
#define EGR_XQ1_BUFFER_STATUS_INTRr 12253
#define EGR_XQ1_DBUF_PARITY_CONTROLr 12254
#define EGR_XQ1_DBUF_PARITY_STATUSr 12255
#define EGR_XQ1_PFC_CONTROLr 12256
#define EGR_XQ2_BUFFER_STATUS_INTRr 12257
#define EGR_XQ2_DBUF_PARITY_CONTROLr 12258
#define EGR_XQ2_DBUF_PARITY_STATUSr 12259
#define EGR_XQ2_PFC_CONTROLr 12260
#define EGR_XQ3_BUFFER_STATUS_INTRr 12261
#define EGR_XQ3_DBUF_PARITY_CONTROLr 12262
#define EGR_XQ3_DBUF_PARITY_STATUSr 12263
#define EGR_XQ3_PFC_CONTROLr 12264
#define EGR_XQ4_BUFFER_STATUS_INTRr 12265
#define EGR_XQ4_PFC_CONTROLr 12266
#define EGR_XQ5_BUFFER_STATUS_INTRr 12267
#define EGR_XQ5_PFC_CONTROLr 12268
#define EGR_XQ6_BUFFER_STATUS_INTRr 12269
#define EGR_XQ6_PFC_CONTROLr 12270
#define EGR_XQ7_BUFFER_STATUS_INTRr 12271
#define EGR_XQ7_PFC_CONTROLr 12272
#define EHCPM_RAM_DBGCTRLr 12273
#define EHG_RX_CONTROLr 12274
#define EHG_RX_PKT_DROPr 12275
#define EHG_TPIDr 12276
#define EHG_TX_CONTROLr 12277
#define EHG_TX_IPV4IDr 12278
#define EHPDISCARDPACKETCOUNTERr 12279
#define EHPGENERALSETTINGSr 12280
#define EHPMULTICASTHIGHPACKETCOUNTERr 12281
#define EHPMULTICASTLOWPACKETCOUNTERr 12282
#define EHPUNICASTPACKETCOUNTERr 12283
#define EL3_RAM_CONTROLr 12284
#define EL3_RAM_DBGCTRLr 12285
#define EL3_TM_REG_1r 12286
#define ELKCFGr 12287
#define EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr 12288
#define EMC_CFGr 12289
#define EMC_CI_FULL_STATUS_DEBUGr 12290
#define EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr 12291
#define EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr 12292
#define EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr 12293
#define EMC_CSDB_3_BUFFER_PAR_STATUS_DEBUGr 12294
#define EMC_CSDB_4_BUFFER_PAR_STATUS_DEBUGr 12295
#define EMC_CSDB_5_BUFFER_PAR_STATUS_DEBUGr 12296
#define EMC_CSDB_MEM_DEBUGr 12297
#define EMC_ECC_DEBUGr 12298
#define EMC_ECC_DEBUG_0r 12299
#define EMC_ECC_DEBUG_1r 12300
#define EMC_ERRB_0_BUFFER_ECC_STATUS_DEBUGr 12301
#define EMC_ERRB_0_BUFFER_FILL_LEVEL_DEBUGr 12302
#define EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr 12303
#define EMC_ERRB_0_MEM_DEBUGr 12304
#define EMC_ERRB_1_BUFFER_ECC_STATUS_DEBUGr 12305
#define EMC_ERRB_1_BUFFER_FILL_LEVEL_DEBUGr 12306
#define EMC_ERRB_1_BUFFER_WATERMARK_DEBUGr 12307
#define EMC_ERRB_1_MEM_DEBUGr 12308
#define EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr 12309
#define EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr 12310
#define EMC_ERRB_BUFFER_WATERMARK_DEBUGr 12311
#define EMC_ERRB_FIFO_NFULL_THRESHOLDr 12312
#define EMC_ERRB_MEM_DEBUGr 12313
#define EMC_ERRORr 12314
#define EMC_ERROR_0r 12315
#define EMC_ERROR_1r 12316
#define EMC_ERROR_2r 12317
#define EMC_ERROR_3r 12318
#define EMC_ERROR_MASK_0r 12319
#define EMC_ERROR_MASK_1r 12320
#define EMC_ERROR_MASK_2r 12321
#define EMC_ERROR_MASK_3r 12322
#define EMC_EWRB_0_BUFFER_0_ECC_STATUS_DEBUGr 12323
#define EMC_EWRB_0_BUFFER_1_ECC_STATUS_DEBUGr 12324
#define EMC_EWRB_0_BUFFER_FILL_LEVEL_DEBUGr 12325
#define EMC_EWRB_0_BUFFER_WATERMARK_DEBUGr 12326
#define EMC_EWRB_0_MEM_DEBUGr 12327
#define EMC_EWRB_1_BUFFER_0_ECC_STATUS_DEBUGr 12328
#define EMC_EWRB_1_BUFFER_1_ECC_STATUS_DEBUGr 12329
#define EMC_EWRB_1_BUFFER_FILL_LEVEL_DEBUGr 12330
#define EMC_EWRB_1_BUFFER_WATERMARK_DEBUGr 12331
#define EMC_EWRB_1_MEM_DEBUGr 12332
#define EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr 12333
#define EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr 12334
#define EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr 12335
#define EMC_EWRB_BUFFER_WATERMARK_DEBUGr 12336
#define EMC_EWRB_FIFO_NFULL_THRESHOLDr 12337
#define EMC_EWRB_MEM_DEBUGr 12338
#define EMC_FREE_POOL_SIZESr 12339
#define EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr 12340
#define EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr 12341
#define EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr 12342
#define EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr 12343
#define EMC_IRRB_BUFFER_WATERMARK_DEBUGr 12344
#define EMC_IRRB_THRESHOLDSr 12345
#define EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr 12346
#define EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr 12347
#define EMC_IWRB_BUFFER_WATERMARK_DEBUGr 12348
#define EMC_IWRB_MEM_DEBUGr 12349
#define EMC_IWRB_SIZEr 12350
#define EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr 12351
#define EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr 12352
#define EMC_RFCQ_BUFFER_WATERMARK_DEBUGr 12353
#define EMC_RFCQ_MEM_DEBUGr 12354
#define EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr 12355
#define EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr 12356
#define EMC_RSFP_MEM_DEBUGr 12357
#define EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr 12358
#define EMC_SWAT_MEM_DEBUGr 12359
#define EMC_TO_CI0_RD_REQ_COUNT_DEBUGr 12360
#define EMC_TO_CI0_WR_REQ_COUNT_DEBUGr 12361
#define EMC_TO_CI1_RD_REQ_COUNT_DEBUGr 12362
#define EMC_TO_CI1_WR_REQ_COUNT_DEBUGr 12363
#define EMC_TO_CI2_RD_REQ_COUNT_DEBUGr 12364
#define EMC_TO_CI2_WR_REQ_COUNT_DEBUGr 12365
#define EMC_TO_CI3_RD_REQ_COUNT_DEBUGr 12366
#define EMC_TO_CI3_WR_REQ_COUNT_DEBUGr 12367
#define EMC_TO_CI4_RD_REQ_COUNT_DEBUGr 12368
#define EMC_TO_CI4_WR_REQ_COUNT_DEBUGr 12369
#define EMC_TO_CI5_RD_REQ_COUNT_DEBUGr 12370
#define EMC_TO_CI5_WR_REQ_COUNT_DEBUGr 12371
#define EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr 12372
#define EMC_WCMT_MEM_DEBUGr 12373
#define EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 12374
#define EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 12375
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr 12376
#define EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 12377
#define EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 12378
#define EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 12379
#define EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 12380
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr 12381
#define EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 12382
#define EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 12383
#define EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 12384
#define EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 12385
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr 12386
#define EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 12387
#define EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 12388
#define EMC_WLCT_MEM_DEBUGr 12389
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUGr 12390
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLDr 12391
#define EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr 12392
#define EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr 12393
#define EMC_WTFP_MEM_DEBUGr 12394
#define EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr 12395
#define EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr 12396
#define EMC_WTOQ_MEM_DEBUGr 12397
#define EMIRROR_CONTROLr 12398
#define EMIRROR_CONTROL1r 12399
#define EMIRROR_CONTROL1_64r 12400
#define EMIRROR_CONTROL1_PARITY_CONTROLr 12401
#define EMIRROR_CONTROL1_PARITY_STATUS_INTRr 12402
#define EMIRROR_CONTROL1_PARITY_STATUS_NACKr 12403
#define EMIRROR_CONTROL2_64r 12404
#define EMIRROR_CONTROL2_PARITY_CONTROLr 12405
#define EMIRROR_CONTROL2_PARITY_STATUS_INTRr 12406
#define EMIRROR_CONTROL2_PARITY_STATUS_NACKr 12407
#define EMIRROR_CONTROL3_64r 12408
#define EMIRROR_CONTROL3_PARITY_CONTROLr 12409
#define EMIRROR_CONTROL3_PARITY_STATUS_INTRr 12410
#define EMIRROR_CONTROL3_PARITY_STATUS_NACKr 12411
#define EMIRROR_CONTROL_64r 12412
#define EMIRROR_CONTROL_HIr 12413
#define EMIRROR_CONTROL_PARITY_CONTROLr 12414
#define EMIRROR_CONTROL_PARITY_STATUS_INTRr 12415
#define EMIRROR_CONTROL_PARITY_STATUS_NACKr 12416
#define EMMU_FUSE_DEBUG0r 12417
#define EMMU_FUSE_DEBUG1r 12418
#define EMMU_FUSE_DEBUG2r 12419
#define EMPTYDQCQIDr 12420
#define ENABLEREGISTERr 12421
#define ENABLE_INTERLAKENr 12422
#define ENDIANMODEr 12423
#define ENDPOINT_QUEUE_MAP_HASH_CONTROLr 12424
#define ENHANCED_HASHING_CONTROLr 12425
#define ENQPKTCNTr 12426
#define ENQUEUEBYTECOUNTERr 12427
#define ENQUEUEPACKETCOUNTERr 12428
#define ENQ_ASF_ERRORr 12429
#define ENQ_ASF_HS_OVERSUB_ENr 12430
#define ENQ_ASF_MASKr 12431
#define ENQ_CONFIGr 12432
#define ENQ_CTRL_PKT_MODEr 12433
#define ENQ_IPMCGRP_TBL_PARITYERRORPTRr 12434
#define ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr 12435
#define ENQ_IP_PKT_MONr 12436
#define ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr 12437
#define ENQ_PRI_TO_RQE_CPU_LO_QUEUE_MAPPINGr 12438
#define ENQ_PRI_TO_RQE_MIRROR_QUEUE_MAPPINGr 12439
#define EPC_LINK_BMAPr 12440
#define EPC_LINK_BMAP_64r 12441
#define EPC_LINK_BMAP_HIr 12442
#define EPEBYTESCOUNTERr 12443
#define EPEPACKETCOUNTERr 12444
#define EPNI_ACCEPTABLE_FRAME_TYPEr 12445
#define EPNI_AUXILIARY_DATA_TABLEr 12446
#define EPNI_BSAr 12447
#define EPNI_CFG_48_BITS_1588_TS_ENABLEr 12448
#define EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1r 12449
#define EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2r 12450
#define EPNI_CFG_DC_OVERLAYr 12451
#define EPNI_CFG_ENABLE_DSCP_MARKINGr 12452
#define EPNI_CFG_ENABLE_ETAGr 12453
#define EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODEr 12454
#define EPNI_CFG_EVE_ETAG_FORMATr 12455
#define EPNI_CFG_GRE_ETHERTYPE_ETHERNETr 12456
#define EPNI_CFG_GRE_ETHERTYPE_IPr 12457
#define EPNI_CFG_KEEP_ING_ECIDr 12458
#define EPNI_CFG_MARKING_DP_MAPr 12459
#define EPNI_CFG_NATIVE_ETHERNET_COMPENSATIONr 12460
#define EPNI_CFG_OUTER_TAGr 12461
#define EPNI_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr 12462
#define EPNI_CFG_TRILL_NICKNAME_BRIDGINGr 12463
#define EPNI_CFG_TRILL_NICKNAME_ROUTINGr 12464
#define EPNI_CFG_VXLAN_UDP_FIELDSr 12465
#define EPNI_CHECK_BW_TO_PACKET_DESCRIPTORr 12466
#define EPNI_CMICM_CREDITS_ON_INITr 12467
#define EPNI_CONFIGURES_EGRESS_INTERFACESr 12468
#define EPNI_COUNTER_0_BASEr 12469
#define EPNI_COUNTER_1_BASEr 12470
#define EPNI_COUNTER_OUT_LIF_RANGE_0r 12471
#define EPNI_COUNTER_OUT_LIF_RANGE_1r 12472
#define EPNI_COUNTER_PORT_TMr 12473
#define EPNI_DBG_COMMANDr 12474
#define EPNI_DBG_DATAr 12475
#define EPNI_DEFAULT_AC_ENTRYr 12476
#define EPNI_ECCCORECCTIONDISABLEr 12477
#define EPNI_ECCINTREGr 12478
#define EPNI_ECCINTREGMASKr 12479
#define EPNI_ECC_1B_ERR_CNTr 12480
#define EPNI_ECC_2B_ERR_CNTr 12481
#define EPNI_ECC_ERR_1B_INITIATEr 12482
#define EPNI_ECC_ERR_1B_MONITOR_MEM_MASKr 12483
#define EPNI_ECC_ERR_2B_INITIATEr 12484
#define EPNI_ECC_ERR_2B_MONITOR_MEM_MASKr 12485
#define EPNI_ECC_INTERRUPT_REGISTERr 12486
#define EPNI_ECC_INTERRUPT_REGISTER_MASKr 12487
#define EPNI_ECC_INTERRUPT_REGISTER_TESTr 12488
#define EPNI_ECN_IP_MAPr 12489
#define EPNI_ECN_MPLS_MAPr 12490
#define EPNI_ECN_REMARKr 12491
#define EPNI_EEDB_OUTLIF_ACCESSr 12492
#define EPNI_EEDB_OUTLIF_BASEr 12493
#define EPNI_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr 12494
#define EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATIONr 12495
#define EPNI_ENABLE_DYNAMIC_MEMORY_ACCESSr 12496
#define EPNI_ENTROPY_LABEL_MSBSr 12497
#define EPNI_EPE_BYTES_COUNTERr 12498
#define EPNI_EPE_DISCARDED_PACKETS_COUNTERr 12499
#define EPNI_EPE_PACKET_COUNTERr 12500
#define EPNI_ERROR_INITIATION_DATAr 12501
#define EPNI_ESEM_CAM_ENTRIES_COUNTERr 12502
#define EPNI_ESEM_DIAGNOSTICSr 12503
#define EPNI_ESEM_DIAGNOSTICS_ACCESSED_MODEr 12504
#define EPNI_ESEM_DIAGNOSTICS_INDEXr 12505
#define EPNI_ESEM_DIAGNOSTICS_KEYr 12506
#define EPNI_ESEM_DIAGNOSTICS_LOOKUP_RESULTr 12507
#define EPNI_ESEM_DIAGNOSTICS_READ_RESULTr 12508
#define EPNI_ESEM_ENTRIES_COUNTERr 12509
#define EPNI_ESEM_ERROR_CAM_TABLE_FULL_COUNTERr 12510
#define EPNI_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 12511
#define EPNI_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 12512
#define EPNI_ESEM_ERROR_TABLE_COHERENCY_COUNTERr 12513
#define EPNI_ESEM_GENERAL_EM_CONFIGURATION_REGISTERr 12514
#define EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr 12515
#define EPNI_ESEM_INTERRUPT_REGISTER_ONEr 12516
#define EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr 12517
#define EPNI_ESEM_KEY_TABLE_ENTRY_LIMITr 12518
#define EPNI_ESEM_LAST_LOOKUPr 12519
#define EPNI_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERr 12520
#define EPNI_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 12521
#define EPNI_ESEM_MANAGEMENT_UNIT_FAILUREr 12522
#define EPNI_ESEM_REQUESTS_COUNTERr 12523
#define EPNI_ESEM_RESET_STATUS_REGISTERr 12524
#define EPNI_ESEM_WARNING_INSERTED_EXISTING_COUNTERr 12525
#define EPNI_ETHERNET_IPr 12526
#define EPNI_ETHERNET_TYPESr 12527
#define EPNI_ETHERTYPE_CUSTOMr 12528
#define EPNI_ETHERTYPE_DEFAULTr 12529
#define EPNI_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr 12530
#define EPNI_FHEI_MPLS_COMMANDr 12531
#define EPNI_GLOBAL_CONFIGr 12532
#define EPNI_GTIMERCONFIGr 12533
#define EPNI_GTIMERCONFIGCONTr 12534
#define EPNI_GTIMERCONFIGURATIONr 12535
#define EPNI_GTIMERTRIGGERr 12536
#define EPNI_GTIMER_CONFIGr 12537
#define EPNI_GTIMER_CONFIGURATIONr 12538
#define EPNI_GTIMER_CONFIG_CONTr 12539
#define EPNI_GTIMER_TRIGGERr 12540
#define EPNI_HEADER_EDITING_SIZEr 12541
#define EPNI_IEEE_1588r 12542
#define EPNI_IEEE_1588_TS_MSB_COUNTERr 12543
#define EPNI_INDIRECTCOMMANDr 12544
#define EPNI_INDIRECTCOMMANDADDRESSr 12545
#define EPNI_INDIRECTCOMMANDDATAINCREMENTr 12546
#define EPNI_INDIRECTCOMMANDRDDATA_0r 12547
#define EPNI_INDIRECTCOMMANDRDDATA_1r 12548
#define EPNI_INDIRECTCOMMANDRDDATA_2r 12549
#define EPNI_INDIRECTCOMMANDRDDATA_3r 12550
#define EPNI_INDIRECTCOMMANDRDDATA_4r 12551
#define EPNI_INDIRECTCOMMANDWRDATA_0r 12552
#define EPNI_INDIRECTCOMMANDWRDATA_1r 12553
#define EPNI_INDIRECTCOMMANDWRDATA_2r 12554
#define EPNI_INDIRECTCOMMANDWRDATA_3r 12555
#define EPNI_INDIRECTCOMMANDWRDATA_4r 12556
#define EPNI_INDIRECT_COMMANDr 12557
#define EPNI_INDIRECT_COMMAND_ADDRESSr 12558
#define EPNI_INDIRECT_COMMAND_DATA_INCREMENTr 12559
#define EPNI_INDIRECT_COMMAND_RD_DATAr 12560
#define EPNI_INDIRECT_COMMAND_WR_DATAr 12561
#define EPNI_INDIRECT_WR_MASKr 12562
#define EPNI_INIT_TXI_CONFIGr 12563
#define EPNI_INTERRUPTMASKREGISTERr 12564
#define EPNI_INTERRUPTREGISTERr 12565
#define EPNI_INTERRUPT_MASK_REGISTERr 12566
#define EPNI_INTERRUPT_REGISTERr 12567
#define EPNI_INTERRUPT_REGISTER_TESTr 12568
#define EPNI_INVALID_OUTLIFr 12569
#define EPNI_IPV4_EXP_TO_TOS_MAPr 12570
#define EPNI_IPV4_SIPr 12571
#define EPNI_IPV4_SIP_ROUTINGr 12572
#define EPNI_IPV4_SIZE_WITH_ETH_IP_KEYr 12573
#define EPNI_IPV4_SIZE_WITH_GRE_4_KEYr 12574
#define EPNI_IPV4_SIZE_WITH_GRE_8_KEYr 12575
#define EPNI_IPV4_TOSr 12576
#define EPNI_IPV4_TOS_MODELr 12577
#define EPNI_IPV4_TOS_TO_FLAGSr 12578
#define EPNI_IPV4_TTLr 12579
#define EPNI_IPV4_TTL_MODELr 12580
#define EPNI_IPV4_TUNNEL_REMARKr 12581
#define EPNI_IPV4_UNKNOWN_HEADER_CODE_CFGr 12582
#define EPNI_IPV6_EXP_TO_TC_MAPr 12583
#define EPNI_IP_PROTOCOL_CUSTOMr 12584
#define EPNI_IP_PROTOCOL_GREr 12585
#define EPNI_ITAG_TC_DP_MAPr 12586
#define EPNI_LINK_FILTER_ENABLEr 12587
#define EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTORr 12588
#define EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr 12589
#define EPNI_MIRROR_CHANNELr 12590
#define EPNI_MIRROR_VID_REGr 12591
#define EPNI_MIRR_FIFO_CONFIGURATIONr 12592
#define EPNI_MPLS_CONTROL_WORDr 12593
#define EPNI_MTUr 12594
#define EPNI_MY_MACr 12595
#define EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr 12596
#define EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr 12597
#define EPNI_OAM_INVALID_LIFr 12598
#define EPNI_OAM_PROCESS_MAPr 12599
#define EPNI_OFP2TDMMAP_0r 12600
#define EPNI_OFP2TDMMAP_1r 12601
#define EPNI_OUTLIF_MSB_MAPPEDr 12602
#define EPNI_OUTLIF_MSB_MAPPED_SHIFTr 12603
#define EPNI_PACKET_HAS_OUTER_VIDr 12604
#define EPNI_PARITY_ERR_CNTr 12605
#define EPNI_PAR_ERR_INITIATEr 12606
#define EPNI_PAR_ERR_MEM_MASKr 12607
#define EPNI_PCP_DEI_PROFILEr 12608
#define EPNI_PETRAB_EEIr 12609
#define EPNI_PETRAB_EEI_MPLS_MAPr 12610
#define EPNI_PETRAB_FHEI_SIZE_MAPr 12611
#define EPNI_PETRAB_LEARN_ASD_TYPE_MAPr 12612
#define EPNI_PMC_PARITY_ENr 12613
#define EPNI_PP_CONFIGr 12614
#define EPNI_PP_INT_REGr 12615
#define EPNI_PP_INT_REG_MASKr 12616
#define EPNI_PP_INT_REG_TESTr 12617
#define EPNI_REG_0085r 12618
#define EPNI_REG_0090r 12619
#define EPNI_REG_0091r 12620
#define EPNI_REG_0092r 12621
#define EPNI_REG_0093r 12622
#define EPNI_REG_00AFr 12623
#define EPNI_REG_00C1r 12624
#define EPNI_REG_00CFr 12625
#define EPNI_REG_00D0r 12626
#define EPNI_REG_00D2r 12627
#define EPNI_REG_00D3r 12628
#define EPNI_REG_00D4r 12629
#define EPNI_REG_00D5r 12630
#define EPNI_REG_00D6r 12631
#define EPNI_REG_00DAr 12632
#define EPNI_REG_00DCr 12633
#define EPNI_REG_01A1r 12634
#define EPNI_REG_01AFr 12635
#define EPNI_REMARK_PROFILE_CONFIGURATIONr 12636
#define EPNI_SBUS_BROADCAST_IDr 12637
#define EPNI_SBUS_LAST_IN_CHAINr 12638
#define EPNI_STATISTICS_REPORTING_CONFIGURATIONr 12639
#define EPNI_SYSTEM_HEADERS_FORMAT_CODEr 12640
#define EPNI_SYSTEM_HEADERS_VALUE_1_OFFSETr 12641
#define EPNI_SYSTEM_HEADERS_VALUE_2_OFFSETr 12642
#define EPNI_TDM_EN_CRC_PER_PORTr 12643
#define EPNI_TDM_EPE_CONFIGURATIONr 12644
#define EPNI_TERMINATE_HEADERr 12645
#define EPNI_TPID_PROFILESr 12646
#define EPNI_TRILLCONFIGr 12647
#define EPNI_TRILL_CONFIGr 12648
#define EPNI_TTL_DECREMENT_ENABLEr 12649
#define EP_BISRr 12650
#define EP_BUFFER_WATER_MARKr 12651
#define EP_CLASS_RESOLUTION_ECC_STATUSr 12652
#define EP_CM_BUFFER_ECC_STATUSr 12653
#define EP_CONFIGr 12654
#define EP_DATAPATH_INTR_ENABLEr 12655
#define EP_DEBUGr 12656
#define EP_DEST_PORT_MAP_ECC_STATUSr 12657
#define EP_DROP_STICKYr 12658
#define EP_ECC_DEBUGr 12659
#define EP_ECC_ERRORr 12660
#define EP_ECC_ERROR_MASKr 12661
#define EP_EDB_MISC_CONTROLr 12662
#define EP_ERROR_DROPr 12663
#define EP_ERROR_PKT_XMTr 12664
#define EP_FLUSH_DROPr 12665
#define EP_INTERFACE0_AGED_DROPr 12666
#define EP_INTERFACE0_CONFIGr 12667
#define EP_INTERFACE0_PKT_XMT_BYTEr 12668
#define EP_INTERFACE0_PKT_XMT_CTRLr 12669
#define EP_INTERFACE0_PKT_XMT_PKTr 12670
#define EP_INTERFACE0_REQUEST_STATUSr 12671
#define EP_INTERFACE1_AGED_DROPr 12672
#define EP_INTERFACE1_CONFIGr 12673
#define EP_INTERFACE1_PKT_XMT_BYTEr 12674
#define EP_INTERFACE1_PKT_XMT_CTRLr 12675
#define EP_INTERFACE1_PKT_XMT_PKTr 12676
#define EP_INTERFACE1_REQUEST_STATUSr 12677
#define EP_INTERFACE2_AGED_DROPr 12678
#define EP_INTERFACE2_CONFIGr 12679
#define EP_INTERFACE2_PKT_XMT_BYTEr 12680
#define EP_INTERFACE2_PKT_XMT_CTRLr 12681
#define EP_INTERFACE2_PKT_XMT_PKTr 12682
#define EP_INTERFACE2_REQUEST_STATUSr 12683
#define EP_INTERFACE3_AGED_DROPr 12684
#define EP_INTERFACE3_CONFIGr 12685
#define EP_INTERFACE3_PKT_XMT_BYTEr 12686
#define EP_INTERFACE3_PKT_XMT_CTRLr 12687
#define EP_INTERFACE3_PKT_XMT_PKTr 12688
#define EP_INTERFACE3_REQUEST_STATUSr 12689
#define EP_INTERFACE4_AGED_DROPr 12690
#define EP_INTERFACE4_CONFIGr 12691
#define EP_INTERFACE4_PKT_XMT_BYTEr 12692
#define EP_INTERFACE4_PKT_XMT_CTRLr 12693
#define EP_INTERFACE4_PKT_XMT_PKTr 12694
#define EP_INTERFACE4_REQUEST_STATUSr 12695
#define EP_INTERFACE5_AGED_DROPr 12696
#define EP_INTERFACE5_CONFIGr 12697
#define EP_INTERFACE5_PKT_XMT_BYTEr 12698
#define EP_INTERFACE5_PKT_XMT_CTRLr 12699
#define EP_INTERFACE5_PKT_XMT_PKTr 12700
#define EP_INTERFACE5_REQUEST_STATUSr 12701
#define EP_INTERFACE6_AGED_DROPr 12702
#define EP_INTERFACE6_CONFIGr 12703
#define EP_INTERFACE6_PKT_XMT_BYTEr 12704
#define EP_INTERFACE6_PKT_XMT_CTRLr 12705
#define EP_INTERFACE6_PKT_XMT_PKTr 12706
#define EP_INTERFACE6_REQUEST_STATUSr 12707
#define EP_INTR0_ENABLEr 12708
#define EP_INTR0_STATUSr 12709
#define EP_INTR1_ENABLEr 12710
#define EP_INTR1_STATUSr 12711
#define EP_INTR_ENABLEr 12712
#define EP_INTR_STATUSr 12713
#define EP_MEM_DEBUG0r 12714
#define EP_NUM_NORM_CELLS_RECVDr 12715
#define EP_NUM_NORM_PKTS_DROPPEDr 12716
#define EP_NUM_NORM_PKTS_RECVDr 12717
#define EP_NUM_UNMOD_CELLS_RECVDr 12718
#define EP_NUM_UNMOD_PKTS_DROPPEDr 12719
#define EP_NUM_UNMOD_PKTS_RECVDr 12720
#define EP_OI2QB_MAP_ECC_STATUSr 12721
#define EP_PARITY_INTR_STATUSr 12722
#define EP_REQP_BUFFER_ECC_STATUSr 12723
#define EP_STATS_CTRL_ECC_STATUSr 12724
#define EP_TRACE_IF_CONTROLr 12725
#define EP_TRACE_IF_COUNTERr 12726
#define EP_TRACE_IF_FIELD_MASK0r 12727
#define EP_TRACE_IF_FIELD_MASK1r 12728
#define EP_TRACE_IF_FIELD_MASK2r 12729
#define EP_TRACE_IF_FIELD_MASK3r 12730
#define EP_TRACE_IF_FIELD_MASK4r 12731
#define EP_TRACE_IF_FIELD_VALUE0r 12732
#define EP_TRACE_IF_FIELD_VALUE1r 12733
#define EP_TRACE_IF_FIELD_VALUE2r 12734
#define EP_TRACE_IF_FIELD_VALUE3r 12735
#define EP_TRACE_IF_FIELD_VALUE4r 12736
#define EP_TRACE_IF_STATUSr 12737
#define EP_TRACE_IF_STATUS_MASKr 12738
#define EP_XMT_FIFO_FULLr 12739
#define EP_XMT_FIFO_FULL_MASKr 12740
#define EP_XP_BUFFER_ECC_STATUSr 12741
#define ERBFIFO_STATUSr 12742
#define ERB_CTLr 12743
#define ERB_INTR_CLEARr 12744
#define ERB_INTR_ENABLEr 12745
#define ERB_INTR_STATUSr 12746
#define ERB_IPCF_PTR_MISMATCH_INFOr 12747
#define ERPPDEBUGCONFIGURATIONr 12748
#define ERPPDISCARDINTREGr 12749
#define ERPPDISCARDINTREGMASKr 12750
#define ERP_CONFIGr 12751
#define ERRINTERRUPTMASKREGISTERr 12752
#define ERRINTERRUPTREGISTERr 12753
#define ERRISMAXREPLICATIONMCIDr 12754
#define ERRMAXREPLICATIONMCIDr 12755
#define ERRORFILTER2_0r 12756
#define ERRORFILTER2_1r 12757
#define ERRORFILTERCNTr 12758
#define ERRORFILTERMASK2_0r 12759
#define ERRORFILTERMASK2_1r 12760
#define ERRORFILTERMASKENr 12761
#define ERRORFILTERMASK_0r 12762
#define ERRORFILTERMASK_1r 12763
#define ERRORFILTER_0r 12764
#define ERRORFILTER_1r 12765
#define ERROR_CCM_DEFECT_STATUSr 12766
#define ERR_PKT_CNTr 12767
#define ES01C_ERB_CTLr 12768
#define ES01C_EXTFP_POLICY_DED_INFOr 12769
#define ES01C_EXTFP_POLICY_SEC_INFOr 12770
#define ES01C_FP0RSPFIFO_RS_CTLr 12771
#define ES01C_FP0RSPFIFO_RS_STATUSr 12772
#define ES01C_FP1RSPFIFO_RS_CTLr 12773
#define ES01C_FP1RSPFIFO_RS_STATUSr 12774
#define ES01C_FPCREQFIFO_WS_STATUSr 12775
#define ES01C_INTR_CLEARr 12776
#define ES01C_INTR_ENABLEr 12777
#define ES01C_INTR_STATUSr 12778
#define ES01C_L2L3RSPFIFO_RS_CTLr 12779
#define ES01C_L2L3RSPFIFO_RS_STATUSr 12780
#define ES01_ADFPCNTR_DED_INFOr 12781
#define ES01_ADFPCNTR_SEC_INFOr 12782
#define ES01_ADL2DST_DED_INFOr 12783
#define ES01_ADL2DST_SEC_INFOr 12784
#define ES01_ADL2SRC_DED_INFOr 12785
#define ES01_ADL2SRC_SEC_INFOr 12786
#define ES01_ADL3DST_DED_INFOr 12787
#define ES01_ADL3DST_SEC_INFOr 12788
#define ES01_ADL3SRC_DED_INFOr 12789
#define ES01_ADL3SRC_SEC_INFOr 12790
#define ES01_ADREQ0FIFO_RS_CTLr 12791
#define ES01_ADREQ0FIFO_RS_STATUSr 12792
#define ES01_ADREQ1FIFO_RS_CTLr 12793
#define ES01_ADREQ1FIFO_RS_STATUSr 12794
#define ES01_BYT_CNT_WRAP_INFOr 12795
#define ES01_INTR_CLEARr 12796
#define ES01_INTR_ENABLEr 12797
#define ES01_INTR_STATUSr 12798
#define ES01_MISC_CTLr 12799
#define ES01_MISC_STATUSr 12800
#define ES01_PKT_CNT_WRAP_INFOr 12801
#define ES0_DDR36_CONFIG_REG1_ISr 12802
#define ES0_DDR36_CONFIG_REG2_ISr 12803
#define ES0_DDR36_CONFIG_REG3_ISr 12804
#define ES0_DDR36_STATUS_REG1_ISr 12805
#define ES0_DDR36_STATUS_REG2_ISr 12806
#define ES0_DTU_ATE_STS0r 12807
#define ES0_DTU_ATE_STS1r 12808
#define ES0_DTU_ATE_STS2r 12809
#define ES0_DTU_ATE_STS3r 12810
#define ES0_DTU_ATE_STS4r 12811
#define ES0_DTU_ATE_TMODEr 12812
#define ES0_DTU_LTE_ADR0r 12813
#define ES0_DTU_LTE_ADR1r 12814
#define ES0_DTU_LTE_D0F_0r 12815
#define ES0_DTU_LTE_D0F_1r 12816
#define ES0_DTU_LTE_D0R_0r 12817
#define ES0_DTU_LTE_D0R_1r 12818
#define ES0_DTU_LTE_D1F_0r 12819
#define ES0_DTU_LTE_D1F_1r 12820
#define ES0_DTU_LTE_D1R_0r 12821
#define ES0_DTU_LTE_D1R_1r 12822
#define ES0_DTU_LTE_STS_DONEr 12823
#define ES0_DTU_LTE_STS_ERR_ADRr 12824
#define ES0_DTU_LTE_STS_ERR_DF_0r 12825
#define ES0_DTU_LTE_STS_ERR_DF_1r 12826
#define ES0_DTU_LTE_STS_ERR_DR_0r 12827
#define ES0_DTU_LTE_STS_ERR_DR_1r 12828
#define ES0_DTU_LTE_TMODE0r 12829
#define ES0_DTU_LTE_TMODE1r 12830
#define ES0_DTU_MODEr 12831
#define ES0_MCU_ENr 12832
#define ES0_MCU_STATUSr 12833
#define ES0_SRAM_CTLr 12834
#define ES1_DDR36_CONFIG_REG1_ISr 12835
#define ES1_DDR36_CONFIG_REG2_ISr 12836
#define ES1_DDR36_CONFIG_REG3_ISr 12837
#define ES1_DDR36_STATUS_REG1_ISr 12838
#define ES1_DDR36_STATUS_REG2_ISr 12839
#define ES1_DTU_ATE_STS0r 12840
#define ES1_DTU_ATE_STS1r 12841
#define ES1_DTU_ATE_STS2r 12842
#define ES1_DTU_ATE_STS3r 12843
#define ES1_DTU_ATE_STS4r 12844
#define ES1_DTU_ATE_TMODEr 12845
#define ES1_DTU_LTE_ADR0r 12846
#define ES1_DTU_LTE_ADR1r 12847
#define ES1_DTU_LTE_D0F_0r 12848
#define ES1_DTU_LTE_D0F_1r 12849
#define ES1_DTU_LTE_D0R_0r 12850
#define ES1_DTU_LTE_D0R_1r 12851
#define ES1_DTU_LTE_D1F_0r 12852
#define ES1_DTU_LTE_D1F_1r 12853
#define ES1_DTU_LTE_D1R_0r 12854
#define ES1_DTU_LTE_D1R_1r 12855
#define ES1_DTU_LTE_STS_DONEr 12856
#define ES1_DTU_LTE_STS_ERR_ADRr 12857
#define ES1_DTU_LTE_STS_ERR_DF_0r 12858
#define ES1_DTU_LTE_STS_ERR_DF_1r 12859
#define ES1_DTU_LTE_STS_ERR_DR_0r 12860
#define ES1_DTU_LTE_STS_ERR_DR_1r 12861
#define ES1_DTU_LTE_TMODE0r 12862
#define ES1_DTU_LTE_TMODE1r 12863
#define ES1_DTU_MODEr 12864
#define ES1_MCU_ENr 12865
#define ES1_MCU_STATUSr 12866
#define ES1_SRAM_CTLr 12867
#define ESA0r 12868
#define ESA1r 12869
#define ESA2r 12870
#define ESCONFIGr 12871
#define ESEC_DEBUGFF_ECC_STATUSr 12872
#define ESEC_DEBUG_1r 12873
#define ESEC_DEBUG_CTRLr 12874
#define ESEC_DEBUG_GLOBAL_1r 12875
#define ESEC_DEBUG_GLOBAL_2r 12876
#define ESEC_ECC_DEBUGr 12877
#define ESEC_ECC_ERRORr 12878
#define ESEC_ECC_ERROR_MASKr 12879
#define ESEC_FIPS_INDIRECT_ACCESSr 12880
#define ESEC_FIPS_INDIRECT_ADDRr 12881
#define ESEC_FIPS_INDIRECT_RD_DATAr 12882
#define ESEC_FIPS_INDIRECT_WR_DATAr 12883
#define ESEC_GLOBAL_CTRLr 12884
#define ESEC_GLOBAL_PRE_SCALEr 12885
#define ESEC_GLOBAL_TICK_TIMEr 12886
#define ESEC_GLOBAL_TIMERr 12887
#define ESEC_HEADER_CAPTURE_CTRLr 12888
#define ESEC_LKUPFF_ECC_STATUSr 12889
#define ESEC_MASTER_CTRLr 12890
#define ESEC_MIB1_ECC_STATUSr 12891
#define ESEC_MIB2_ECC_STATUSr 12892
#define ESEC_MIB3_ECC_STATUSr 12893
#define ESEC_MIB4_ECC_STATUSr 12894
#define ESEC_MIB5_ECC_STATUSr 12895
#define ESEC_PDCFF_ECC_STATUSr 12896
#define ESEC_PN_THDr 12897
#define ESEC_SADB_ECC_STATUSr 12898
#define ESEC_SAKEY_ECC_STATUSr 12899
#define ESEC_SA_EXPIRY_INTr 12900
#define ESEC_SA_EXPIRY_INT_MASKr 12901
#define ESEC_SA_TABLE_DEBUGr 12902
#define ESEC_SCDB_ECC_STATUSr 12903
#define ESEC_SOFT_SA_EXPIRY_INTr 12904
#define ESEC_SOFT_SA_EXPIRY_INT_MASKr 12905
#define ESEC_XLCFF_ECC_STATUSr 12906
#define ESEC_XMIT_CREDIT_EMPTY_INTr 12907
#define ESEC_XMIT_CREDIT_EMPTY_INT_MASKr 12908
#define ESEMCAMENTRIESCOUNTERr 12909
#define ESEMDIAGNOSTICSr 12910
#define ESEMDIAGNOSTICSINDEXr 12911
#define ESEMDIAGNOSTICSKEYr 12912
#define ESEMDIAGNOSTICSLOOKUPRESULTr 12913
#define ESEMDIAGNOSTICSREADRESULTr 12914
#define ESEMEMCDEFRAGCONFIGURATIONREGISTERr 12915
#define ESEMENTRIESCOUNTERr 12916
#define ESEMERRORCAMTABLEFULLCOUNTERr 12917
#define ESEMERRORDELETEUNKNOWNKEYCOUNTERr 12918
#define ESEMERRORREACHEDMAXENTRYLIMITCOUNTERr 12919
#define ESEMINTREGr 12920
#define ESEMINTREGMASKr 12921
#define ESEMKEYTABLEENTRYLIMITr 12922
#define ESEMLASTLOOKUPr 12923
#define ESEMLOOKUPARBITERLOOKUPCOUNTERr 12924
#define ESEMMANAGEMENTUNITCONFIGURATIONREGISTERr 12925
#define ESEMMANAGEMENTUNITFAILUREr 12926
#define ESEMREQUESTSCOUNTERr 12927
#define ESEMRESETSTATUSREGISTERr 12928
#define ESEMWARNINGINSERTEDEXISTINGCOUNTERr 12929
#define ESMIF_ADM_CTRL_STATUSr 12930
#define ESMIF_CNP_SEARCH_REQ_COUNTr 12931
#define ESMIF_CUR_PENDING_COST0r 12932
#define ESMIF_CUR_PENDING_COST1r 12933
#define ESMIF_CUR_PENDING_COST2r 12934
#define ESMIF_DROP_COUNTr 12935
#define ESMIF_INIT_CONFIGr 12936
#define ESMIF_MAX_PENDING_COST0r 12937
#define ESMIF_MAX_PENDING_COST1r 12938
#define ESMIF_MAX_PENDING_COST2r 12939
#define ESMIF_MULTI_ECC_PARITY_ERROR_LOGr 12940
#define ESM_ADM_CTRL_FIFO_STATUSr 12941
#define ESM_ADM_THR_DROP_ALL_COST0r 12942
#define ESM_ADM_THR_DROP_ALL_COST1r 12943
#define ESM_ADM_THR_DROP_ALL_COST2r 12944
#define ESM_ADM_THR_DROP_ALL_RESET_COST0r 12945
#define ESM_ADM_THR_DROP_ALL_RESET_COST1r 12946
#define ESM_ADM_THR_DROP_ALL_RESET_COST2r 12947
#define ESM_ADM_THR_DROP_OPT_COST0r 12948
#define ESM_ADM_THR_DROP_OPT_COST1r 12949
#define ESM_ADM_THR_DROP_OPT_COST2r 12950
#define ESM_ADM_THR_DROP_OPT_RESET_COST0r 12951
#define ESM_ADM_THR_DROP_OPT_RESET_COST1r 12952
#define ESM_ADM_THR_DROP_OPT_RESET_COST2r 12953
#define ESM_AGE_CNTr 12954
#define ESM_AXP_THR_XOFF_COST0r 12955
#define ESM_AXP_THR_XOFF_COST1r 12956
#define ESM_AXP_THR_XOFF_COST2r 12957
#define ESM_AXP_THR_XOFF_RESET_COST0r 12958
#define ESM_AXP_THR_XOFF_RESET_COST1r 12959
#define ESM_AXP_THR_XOFF_RESET_COST2r 12960
#define ESM_CONTAINER_SELECTr 12961
#define ESM_CTLr 12962
#define ESM_ERR_CTLr 12963
#define ESM_ET_HWTL_CONTROLr 12964
#define ESM_ET_HWTL_EVENT_ERR_INFOr 12965
#define ESM_ET_HWTL_MM_INFOr 12966
#define ESM_ET_HWTL_STATUS_0r 12967
#define ESM_ET_HWTL_STATUS_1r 12968
#define ESM_ET_RSP_CBA_MM_INFOr 12969
#define ESM_ET_RSP_FIFO_STATUSr 12970
#define ESM_EVENT_ERR_STATUS_INTRr 12971
#define ESM_EVENT_ERR_STATUS_INTR_ENABLEr 12972
#define ESM_EXT_HITBIT_CONTROLr 12973
#define ESM_FIFO_MAX_COUNTSr 12974
#define ESM_KEYGEN_CTLr 12975
#define ESM_L2_AGE_CTLr 12976
#define ESM_L2_AGE_STATUSr 12977
#define ESM_MAX_LATENCY_RECORDEDr 12978
#define ESM_MEMORY_DBGCTRL_0r 12979
#define ESM_MEMORY_DBGCTRL_1r 12980
#define ESM_MEMORY_DBGCTRL_2r 12981
#define ESM_MEMORY_DBGCTRL_3r 12982
#define ESM_MEMORY_DBGCTRL_4r 12983
#define ESM_MISC_CONTROLr 12984
#define ESM_MISC_STATUSr 12985
#define ESM_MODE_PER_PORTr 12986
#define ESM_OPT_REQ_INTERVALr 12987
#define ESM_PER_PORT_AGE_CONTROLr 12988
#define ESM_PER_PORT_REPL_CONTROLr 12989
#define ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr 12990
#define ESM_PKT_TYPE_ID_CAM_BIST_DBGCTRLr 12991
#define ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr 12992
#define ESM_PKT_TYPE_ID_CAM_BIST_STATUSr 12993
#define ESM_PKT_TYPE_ID_CAM_DBGCTRLr 12994
#define ESM_PPA_STATUSr 12995
#define ESM_REQUEST_LANE_MAPr 12996
#define ESM_REUSE_COUNTER_0r 12997
#define ESM_REUSE_COUNTER_1r 12998
#define ESM_REUSE_COUNTER_2r 12999
#define ESM_REUSE_COUNTER_3r 13000
#define ESM_SEARCH_PROFILE_BASEr 13001
#define ESTDMCONFIGr 13002
#define ES_BYPASSMMUr 13003
#define ES_CONFIGr 13004
#define ES_CPU_SCHEDULERr 13005
#define ES_DEBUG3r 13006
#define ES_DEBUG4r 13007
#define ES_ECC_DEBUG0r 13008
#define ES_ECC_DEBUG1r 13009
#define ES_ECC_ERRORr 13010
#define ES_ECC_ERROR_MASKr 13011
#define ES_ECC_STATUS0r 13012
#define ES_ECC_STATUS1r 13013
#define ES_ECC_STATUS2r 13014
#define ES_ECC_STATUS3r 13015
#define ES_ECC_STATUS4r 13016
#define ES_ECC_STATUS5r 13017
#define ES_ECC_STATUS6r 13018
#define ES_ECC_STATUS7r 13019
#define ES_ECC_STATUS8r 13020
#define ES_ECC_STATUS9r 13021
#define ES_ECC_STATUS10r 13022
#define ES_ERRORr 13023
#define ES_ERROR_INFOr 13024
#define ES_ERROR_MASKr 13025
#define ES_LLS_SOFT_RESETr 13026
#define ES_LL_FC_CONFIGr 13027
#define ES_PIPE0_ASF_CREDIT_THRESH_HIr 13028
#define ES_PIPE0_ASF_CREDIT_THRESH_LOr 13029
#define ES_PIPE0_LLS_CONFIG0r 13030
#define ES_PIPE0_LLS_CONFIG_SP_MIN_PRIORITYr 13031
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L0r 13032
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L1r 13033
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L2r 13034
#define ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr 13035
#define ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK0r 13036
#define ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK1r 13037
#define ES_PIPE0_LLS_DEBUG_INJECT_ACTIVATIONr 13038
#define ES_PIPE0_LLS_DEBUG_P_WERR_MAX_SC_RESETr 13039
#define ES_PIPE0_LLS_DEBUG_SPECIALr 13040
#define ES_PIPE0_LLS_EN_COR_ERR_RPT_1r 13041
#define ES_PIPE0_LLS_EN_COR_ERR_RPT_2r 13042
#define ES_PIPE0_LLS_ERROR_VIOLATE_1IN11_TDMr 13043
#define ES_PIPE0_LLS_FC_CONFIGr 13044
#define ES_PIPE0_LLS_FIXED_DEQ_LENr 13045
#define ES_PIPE0_LLS_MEM_L0_TM_0r 13046
#define ES_PIPE0_LLS_MEM_L0_TM_1r 13047
#define ES_PIPE0_LLS_MEM_L0_TM_2r 13048
#define ES_PIPE0_LLS_MEM_L0_TM_3r 13049
#define ES_PIPE0_LLS_MEM_L0_TM_4r 13050
#define ES_PIPE0_LLS_MEM_L0_TM_5r 13051
#define ES_PIPE0_LLS_MEM_L0_TM_6r 13052
#define ES_PIPE0_LLS_MEM_L0_TM_7r 13053
#define ES_PIPE0_LLS_MEM_L0_TM_8r 13054
#define ES_PIPE0_LLS_MEM_L0_TM_9r 13055
#define ES_PIPE0_LLS_MEM_L1_TM_0r 13056
#define ES_PIPE0_LLS_MEM_L1_TM_1r 13057
#define ES_PIPE0_LLS_MEM_L1_TM_2r 13058
#define ES_PIPE0_LLS_MEM_L1_TM_3r 13059
#define ES_PIPE0_LLS_MEM_L1_TM_4r 13060
#define ES_PIPE0_LLS_MEM_L1_TM_5r 13061
#define ES_PIPE0_LLS_MEM_L1_TM_6r 13062
#define ES_PIPE0_LLS_MEM_L1_TM_7r 13063
#define ES_PIPE0_LLS_MEM_L1_TM_8r 13064
#define ES_PIPE0_LLS_MEM_L1_TM_9r 13065
#define ES_PIPE0_LLS_MEM_L2_TM_0r 13066
#define ES_PIPE0_LLS_MEM_L2_TM_2r 13067
#define ES_PIPE0_LLS_MEM_L2_TM_3r 13068
#define ES_PIPE0_LLS_MEM_L2_TM_4r 13069
#define ES_PIPE0_LLS_MEM_L2_TM_5r 13070
#define ES_PIPE0_LLS_MEM_L2_TM_6r 13071
#define ES_PIPE0_LLS_MEM_PORT_TM_0r 13072
#define ES_PIPE0_LLS_MEM_PORT_TM_1r 13073
#define ES_PIPE0_LLS_MEM_PORT_TM_2r 13074
#define ES_PIPE0_LLS_MEM_PORT_TM_3r 13075
#define ES_PIPE0_LLS_MEM_PORT_TM_4r 13076
#define ES_PIPE0_LLS_PKT_ACC_CONFIG1r 13077
#define ES_PIPE0_LLS_PKT_ACC_CONFIG2r 13078
#define ES_PIPE0_MMU_PORT_CREDITr 13079
#define ES_PIPE0_OVR_SUB_GRP0_TBLr 13080
#define ES_PIPE0_OVR_SUB_GRP0_WTr 13081
#define ES_PIPE0_OVR_SUB_GRP1_TBLr 13082
#define ES_PIPE0_OVR_SUB_GRP1_WTr 13083
#define ES_PIPE0_OVR_SUB_GRP2_TBLr 13084
#define ES_PIPE0_OVR_SUB_GRP2_WTr 13085
#define ES_PIPE0_OVR_SUB_GRP3_TBLr 13086
#define ES_PIPE0_OVR_SUB_GRP3_WTr 13087
#define ES_PIPE0_OVR_SUB_GRP_CFGr 13088
#define ES_PIPE0_TDM_CONFIGr 13089
#define ES_PIPE1_ASF_CREDIT_THRESH_HIr 13090
#define ES_PIPE1_ASF_CREDIT_THRESH_LOr 13091
#define ES_PIPE1_LLS_CONFIG0r 13092
#define ES_PIPE1_LLS_CONFIG_SP_MIN_PRIORITYr 13093
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L0r 13094
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L1r 13095
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L2r 13096
#define ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_PORTr 13097
#define ES_PIPE1_LLS_DEBUG_INJECT_ACTIVATIONr 13098
#define ES_PIPE1_LLS_DEBUG_P_WERR_MAX_SC_RESETr 13099
#define ES_PIPE1_LLS_DEBUG_SPECIALr 13100
#define ES_PIPE1_LLS_EN_COR_ERR_RPT_1r 13101
#define ES_PIPE1_LLS_EN_COR_ERR_RPT_2r 13102
#define ES_PIPE1_LLS_ERROR_VIOLATE_1IN11_TDMr 13103
#define ES_PIPE1_LLS_FC_CONFIGr 13104
#define ES_PIPE1_LLS_FIXED_DEQ_LENr 13105
#define ES_PIPE1_LLS_MEM_L0_TM_0r 13106
#define ES_PIPE1_LLS_MEM_L0_TM_1r 13107
#define ES_PIPE1_LLS_MEM_L0_TM_2r 13108
#define ES_PIPE1_LLS_MEM_L0_TM_3r 13109
#define ES_PIPE1_LLS_MEM_L0_TM_4r 13110
#define ES_PIPE1_LLS_MEM_L0_TM_5r 13111
#define ES_PIPE1_LLS_MEM_L0_TM_6r 13112
#define ES_PIPE1_LLS_MEM_L0_TM_7r 13113
#define ES_PIPE1_LLS_MEM_L0_TM_8r 13114
#define ES_PIPE1_LLS_MEM_L0_TM_9r 13115
#define ES_PIPE1_LLS_MEM_L1_TM_0r 13116
#define ES_PIPE1_LLS_MEM_L1_TM_1r 13117
#define ES_PIPE1_LLS_MEM_L1_TM_2r 13118
#define ES_PIPE1_LLS_MEM_L1_TM_3r 13119
#define ES_PIPE1_LLS_MEM_L1_TM_4r 13120
#define ES_PIPE1_LLS_MEM_L1_TM_5r 13121
#define ES_PIPE1_LLS_MEM_L1_TM_6r 13122
#define ES_PIPE1_LLS_MEM_L1_TM_7r 13123
#define ES_PIPE1_LLS_MEM_L1_TM_8r 13124
#define ES_PIPE1_LLS_MEM_L1_TM_9r 13125
#define ES_PIPE1_LLS_MEM_L2_TM_0r 13126
#define ES_PIPE1_LLS_MEM_L2_TM_2r 13127
#define ES_PIPE1_LLS_MEM_L2_TM_3r 13128
#define ES_PIPE1_LLS_MEM_L2_TM_4r 13129
#define ES_PIPE1_LLS_MEM_L2_TM_5r 13130
#define ES_PIPE1_LLS_MEM_L2_TM_6r 13131
#define ES_PIPE1_LLS_MEM_PORT_TM_0r 13132
#define ES_PIPE1_LLS_MEM_PORT_TM_1r 13133
#define ES_PIPE1_LLS_MEM_PORT_TM_2r 13134
#define ES_PIPE1_LLS_MEM_PORT_TM_3r 13135
#define ES_PIPE1_LLS_MEM_PORT_TM_4r 13136
#define ES_PIPE1_LLS_PKT_ACC_CONFIG1r 13137
#define ES_PIPE1_LLS_PKT_ACC_CONFIG2r 13138
#define ES_PIPE1_MMU_PORT_CREDITr 13139
#define ES_PIPE1_OVR_SUB_GRP0_TBLr 13140
#define ES_PIPE1_OVR_SUB_GRP0_WTr 13141
#define ES_PIPE1_OVR_SUB_GRP1_TBLr 13142
#define ES_PIPE1_OVR_SUB_GRP1_WTr 13143
#define ES_PIPE1_OVR_SUB_GRP2_TBLr 13144
#define ES_PIPE1_OVR_SUB_GRP2_WTr 13145
#define ES_PIPE1_OVR_SUB_GRP3_TBLr 13146
#define ES_PIPE1_OVR_SUB_GRP3_WTr 13147
#define ES_PIPE1_OVR_SUB_GRP_CFGr 13148
#define ES_PIPE1_TDM_CONFIGr 13149
#define ES_PORTGRP_WDRR_WEIGHTSr 13150
#define ES_PURGEQ_PORT_ENABLEr 13151
#define ES_QUEUE_TO_PRIOr 13152
#define ES_QUEUE_TO_PRIO_P54r 13153
#define ES_S2_MEMORY_CREDIT_TM_0r 13154
#define ES_S2_MEMORY_CREDIT_TM_1r 13155
#define ES_S2_MEMORY_PARITY_STATUS_0r 13156
#define ES_S2_MEMORY_PARITY_STATUS_1r 13157
#define ES_S2_MEMORY_TM_0r 13158
#define ES_S2_MEMORY_TM_1r 13159
#define ES_S3_MEMORY_CREDIT_TM_0r 13160
#define ES_S3_MEMORY_CREDIT_TM_1r 13161
#define ES_S3_MEMORY_PARITY_STATUS_0r 13162
#define ES_S3_MEMORY_PARITY_STATUS_1r 13163
#define ES_S3_MEMORY_TM_0r 13164
#define ES_S3_MEMORY_TM_1r 13165
#define ES_TDM_CAL_CFGr 13166
#define ES_TDM_CONFIGr 13167
#define ES_TDM_ENr 13168
#define ES_TM_ENABLE_DEBUG2r 13169
#define ES_TRACE_IF_CONTROLr 13170
#define ES_TRACE_IF_COUNTERr 13171
#define ES_TRACE_IF_FIELD_MASK0r 13172
#define ES_TRACE_IF_FIELD_VALUE0r 13173
#define ES_TRACE_IF_STATUSr 13174
#define ES_TRACE_IF_STATUS_MASKr 13175
#define ETAG_MULTICAST_RANGEr 13176
#define ETB_AUTHENTICATION_STATUSr 13177
#define ETB_CLAIM_TAG_CLEARr 13178
#define ETB_CLAIM_TAG_SETr 13179
#define ETB_COMPONENT_ID_0r 13180
#define ETB_COMPONENT_ID_1r 13181
#define ETB_COMPONENT_ID_2r 13182
#define ETB_COMPONENT_ID_3r 13183
#define ETB_CTLr 13184
#define ETB_DEVICE_IDr 13185
#define ETB_DEVICE_TYPE_IDr 13186
#define ETB_FFCRr 13187
#define ETB_FFSRr 13188
#define ETB_IITRFLINr 13189
#define ETB_IITRFLINACKr 13190
#define ETB_INTEG_MODE_CTRLr 13191
#define ETB_ITATBCTR0r 13192
#define ETB_ITATBCTR1r 13193
#define ETB_ITATBCTR2r 13194
#define ETB_ITATBDATA0r 13195
#define ETB_ITMISCOP0r 13196
#define ETB_LOCK_ACCESSr 13197
#define ETB_LOCK_STATUSr 13198
#define ETB_PERIPHERAL_ID_0r 13199
#define ETB_PERIPHERAL_ID_1r 13200
#define ETB_PERIPHERAL_ID_2r 13201
#define ETB_PERIPHERAL_ID_3r 13202
#define ETB_PERIPHERAL_ID_4r 13203
#define ETB_PERIPHERAL_ID_5r 13204
#define ETB_PERIPHERAL_ID_6r 13205
#define ETB_PERIPHERAL_ID_7r 13206
#define ETB_RDPr 13207
#define ETB_RRDr 13208
#define ETB_RRPr 13209
#define ETB_RWDr 13210
#define ETB_RWPr 13211
#define ETB_STSr 13212
#define ETC_CTLr 13213
#define ETHERNETACTIONPROFILES0r 13214
#define ETHERNETACTIONPROFILES1r 13215
#define ETHERNETTYPESREG0r 13216
#define ETHERNETTYPESREG1r 13217
#define ETHERNETTYPESREG2r 13218
#define ETHERNETTYPESREG3r 13219
#define ETHERNETTYPESREG4r 13220
#define ETHERNET_TYPE_MPLS_CONFIGURATION_REGISTERr 13221
#define ETHERNET_TYPE_TRILL_CONFIGURATION_REGISTERr 13222
#define ETHMCBMACADDRPREFIXr 13223
#define ETMDETODPMAPr 13224
#define ETM_ADDR_CMP_ACCESS_TYPE_1r 13225
#define ETM_ADDR_CMP_ACCESS_TYPE_2r 13226
#define ETM_ADDR_CMP_ACCESS_TYPE_3r 13227
#define ETM_ADDR_CMP_ACCESS_TYPE_4r 13228
#define ETM_ADDR_CMP_ACCESS_TYPE_5r 13229
#define ETM_ADDR_CMP_ACCESS_TYPE_6r 13230
#define ETM_ADDR_CMP_ACCESS_TYPE_7r 13231
#define ETM_ADDR_CMP_ACCESS_TYPE_8r 13232
#define ETM_ADDR_CMP_VALUE_1r 13233
#define ETM_ADDR_CMP_VALUE_2r 13234
#define ETM_ADDR_CMP_VALUE_3r 13235
#define ETM_ADDR_CMP_VALUE_4r 13236
#define ETM_ADDR_CMP_VALUE_5r 13237
#define ETM_ADDR_CMP_VALUE_6r 13238
#define ETM_ADDR_CMP_VALUE_7r 13239
#define ETM_ADDR_CMP_VALUE_8r 13240
#define ETM_ASIC_CONTROLr 13241
#define ETM_AUTHENTICATION_STATUSr 13242
#define ETM_CFG_CODEr 13243
#define ETM_CFG_CODE_EXTr 13244
#define ETM_CLAIM_TAG_CLEARr 13245
#define ETM_CLAIM_TAG_SETr 13246
#define ETM_COMPONENT_ID_0r 13247
#define ETM_COMPONENT_ID_1r 13248
#define ETM_COMPONENT_ID_2r 13249
#define ETM_COMPONENT_ID_3r 13250
#define ETM_CONTEXT_ID_CMP_MASKr 13251
#define ETM_CONTEXT_ID_CMP_VALUEr 13252
#define ETM_CORESIGHT_TRACE_IDr 13253
#define ETM_COUNTER_ENABLE_EVENT_1r 13254
#define ETM_COUNTER_ENABLE_EVENT_2r 13255
#define ETM_COUNTER_RELOAD_EVENT_1r 13256
#define ETM_COUNTER_RELOAD_EVENT_2r 13257
#define ETM_COUNTER_RELOAD_VALUE_1r 13258
#define ETM_COUNTER_RELOAD_VALUE_2r 13259
#define ETM_COUNTER_VALUE_1r 13260
#define ETM_COUNTER_VALUE_2r 13261
#define ETM_CURRENT_SEQ_STATEr 13262
#define ETM_DATA_CMP_MASK_1r 13263
#define ETM_DATA_CMP_MASK_3r 13264
#define ETM_DATA_CMP_VALUE_1r 13265
#define ETM_DATA_CMP_VALUE_3r 13266
#define ETM_DEVICE_CONFIGr 13267
#define ETM_DEVICE_TYPEr 13268
#define ETM_ETM_CONTROLr 13269
#define ETM_ETM_IDr 13270
#define ETM_ETM_STATUSr 13271
#define ETM_EXTENDED_EXT_INPUT_SELECTORr 13272
#define ETM_EXT_OUTPUT_EVENT_1r 13273
#define ETM_EXT_OUTPUT_EVENT_2r 13274
#define ETM_FIFOFULL_LEVELr 13275
#define ETM_INTEGRATION_MODE_CONTROLr 13276
#define ETM_ITATBCTR0r 13277
#define ETM_ITATBCTR1r 13278
#define ETM_ITATBCTR2r 13279
#define ETM_ITATBDATA0r 13280
#define ETM_ITETMIFr 13281
#define ETM_ITMISCINr 13282
#define ETM_ITMISCOUTr 13283
#define ETM_ITTRIGGERACKr 13284
#define ETM_ITTRIGGERREQr 13285
#define ETM_LOCK_ACCESSr 13286
#define ETM_LOCK_STATUSr 13287
#define ETM_PERIPHERAL_ID_0r 13288
#define ETM_PERIPHERAL_ID_1r 13289
#define ETM_PERIPHERAL_ID_2r 13290
#define ETM_PERIPHERAL_ID_3r 13291
#define ETM_PERIPHERAL_ID_4r 13292
#define ETM_PERIPHERAL_ID_5r 13293
#define ETM_PERIPHERAL_ID_6r 13294
#define ETM_PERIPHERAL_ID_7r 13295
#define ETM_POWER_DOWN_STATUSr 13296
#define ETM_SEQ_STATE_TRN_EVENT_1r 13297
#define ETM_SEQ_STATE_TRN_EVENT_2r 13298
#define ETM_SEQ_STATE_TRN_EVENT_3r 13299
#define ETM_SEQ_STATE_TRN_EVENT_4r 13300
#define ETM_SEQ_STATE_TRN_EVENT_5r 13301
#define ETM_SEQ_STATE_TRN_EVENT_6r 13302
#define ETM_SYNC_FREQr 13303
#define ETM_SYSTEM_CFGr 13304
#define ETM_TRIGGER_EVENTr 13305
#define ETM_TR_EN_CTRL_1r 13306
#define ETM_TR_EN_CTRL_2r 13307
#define ETM_TR_EN_EVENTr 13308
#define ETM_TR_EN_START_STOP_RESOURCE_CTRLr 13309
#define ETM_VIEW_DATA_CONTROL_1r 13310
#define ETM_VIEW_DATA_EVENTr 13311
#define ETPPDEBUGCONFIGURATIONr 13312
#define ETU_ATE_CONFIG_REG2_ISr 13313
#define ETU_BIST_CTLr 13314
#define ETU_BIST_PATTERN0r 13315
#define ETU_BIST_PATTERN1r 13316
#define ETU_BIST_STSr 13317
#define ETU_BKGND_PROC_ERR_INFOr 13318
#define ETU_BKGND_PROC_SEC_INFOr 13319
#define ETU_CONFIG0r 13320
#define ETU_CONFIG1r 13321
#define ETU_CONFIG2r 13322
#define ETU_CONFIG3r 13323
#define ETU_CONFIG4r 13324
#define ETU_CP_CMD_ERR_STATEr 13325
#define ETU_CP_FIFO_CMD_ERR_INFO1r 13326
#define ETU_CP_FIFO_CMD_ERR_INFO2r 13327
#define ETU_CP_FIFO_CTLr 13328
#define ETU_CP_FIFO_DBE_STSr 13329
#define ETU_CP_FIFO_INTR_CLRr 13330
#define ETU_CP_FIFO_INTR_ENABLEr 13331
#define ETU_CP_FIFO_INTR_STSr 13332
#define ETU_CP_FIFO_SBE_STSr 13333
#define ETU_CP_FIFO_STSr 13334
#define ETU_CP_TIMEOUT_LATENCYr 13335
#define ETU_DBG_IPIPE_ERR_RSP_COUNTr 13336
#define ETU_DBG_IPIPE_REQ_RSP_COUNTr 13337
#define ETU_DBG_PD_TMr 13338
#define ETU_DBG_SMr 13339
#define ETU_DDR72_CONFIG_REG1_ISr 13340
#define ETU_DDR72_CONFIG_REG2_ISr 13341
#define ETU_DDR72_CONFIG_REG3_ISr 13342
#define ETU_DDR72_STATUS_REG1_ISr 13343
#define ETU_DDR72_STATUS_REG2_ISr 13344
#define ETU_DDR72_STATUS_REG3_ISr 13345
#define ETU_DFT_CTLr 13346
#define ETU_DFT_CTL2r 13347
#define ETU_DTU_ATE_CAPT_DATr 13348
#define ETU_DTU_ATE_CONFIG_REG1_ISr 13349
#define ETU_DTU_ATE_EXP_DATr 13350
#define ETU_DTU_ATE_STS1r 13351
#define ETU_ET_INST_REQr 13352
#define ETU_ET_INST_STATUSr 13353
#define ETU_EXT_L2_BULK_INFOr 13354
#define ETU_EXT_L2_CMD_ERR_INFO1r 13355
#define ETU_EXT_L2_CMD_ERR_INFO2r 13356
#define ETU_GLOBAL_INTR_CLEARr 13357
#define ETU_GLOBAL_INTR_ENABLEr 13358
#define ETU_GLOBAL_INTR_STSr 13359
#define ETU_INST_OPCr 13360
#define ETU_INTR_CLEARr 13361
#define ETU_INTR_ENABLEr 13362
#define ETU_INTR_STATUSr 13363
#define ETU_INT_MEM_RSTr 13364
#define ETU_L2MODFIFO_STATUSr 13365
#define ETU_L2SEARCH72_INSTr 13366
#define ETU_LTE_BIST_CTLr 13367
#define ETU_LTE_BIST_REF_SEARCH0r 13368
#define ETU_LTE_BIST_REF_SEARCH1r 13369
#define ETU_LTE_BIST_STATUSr 13370
#define ETU_LUREQFIFO_RS_CTLr 13371
#define ETU_LUREQFIFO_RS_STATUSr 13372
#define ETU_PP_XLAT0_PERR_INFOr 13373
#define ETU_PP_XLAT1_PERR_INFOr 13374
#define ETU_RDDATA72_INSTr 13375
#define ETU_RDMASK72_INSTr 13376
#define ETU_RRFE_WAIT_FULL_INFOr 13377
#define ETU_RRFE_WAIT_PENDING0_INFOr 13378
#define ETU_RRFE_WAIT_TIMERr 13379
#define ETU_RSLT_DAT0r 13380
#define ETU_RSLT_DAT1r 13381
#define ETU_RSLT_DAT2r 13382
#define ETU_RX_CW_ERR_CHANOUTr 13383
#define ETU_RX_CW_ERR_DW0_HIr 13384
#define ETU_RX_CW_ERR_DW0_LOr 13385
#define ETU_RX_CW_ERR_DW1_HIr 13386
#define ETU_RX_CW_ERR_DW1_LOr 13387
#define ETU_RX_CW_ERR_INFO1r 13388
#define ETU_RX_CW_ERR_INFO2r 13389
#define ETU_RX_ERS0_CHANOUTr 13390
#define ETU_RX_ERS0_DW0_HIr 13391
#define ETU_RX_ERS0_DW0_LOr 13392
#define ETU_RX_ERS0_DW1_HIr 13393
#define ETU_RX_ERS0_DW1_LOr 13394
#define ETU_RX_ERS0_INFO2r 13395
#define ETU_RX_RSP_FIFO_CTLr 13396
#define ETU_RX_RSP_FIFO_EV_DBE_STSr 13397
#define ETU_RX_RSP_FIFO_EV_SBE_STSr 13398
#define ETU_RX_RSP_FIFO_INTR_CLRr 13399
#define ETU_RX_RSP_FIFO_INTR_ENABLEr 13400
#define ETU_RX_RSP_FIFO_INTR_STSr 13401
#define ETU_RX_RSP_FIFO_OD_DBE_STSr 13402
#define ETU_RX_RSP_FIFO_OD_SBE_STSr 13403
#define ETU_RX_RSP_FIFO_STSr 13404
#define ETU_S0_RBUS_PERR_INFOr 13405
#define ETU_S1_RBUS_PERR_INFOr 13406
#define ETU_SBUS_CMD_ERR_INFO1r 13407
#define ETU_SBUS_CMD_ERR_INFO2r 13408
#define ETU_SBUS_CMD_SEC_INFOr 13409
#define ETU_SEARCH0_RESULTr 13410
#define ETU_SEARCH1_RESULTr 13411
#define ETU_TX_CP_MAX_LATENCYr 13412
#define ETU_TX_EXT_L2_MAX_LATENCYr 13413
#define ETU_TX_PIPE_CTL_FIFO_CTLr 13414
#define ETU_TX_PIPE_CTL_FIFO_DBE_STSr 13415
#define ETU_TX_PIPE_CTL_FIFO_INTR_CLRr 13416
#define ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr 13417
#define ETU_TX_PIPE_CTL_FIFO_INTR_STSr 13418
#define ETU_TX_PIPE_CTL_FIFO_SBE_STSr 13419
#define ETU_TX_PIPE_CTL_FIFO_STSr 13420
#define ETU_TX_RAW_REQ_CONTROL_WORDr 13421
#define ETU_TX_REQ_FIFO_CTLr 13422
#define ETU_TX_REQ_FIFO_EV_DBE_STSr 13423
#define ETU_TX_REQ_FIFO_EV_SBE_STSr 13424
#define ETU_TX_REQ_FIFO_INTR_CLRr 13425
#define ETU_TX_REQ_FIFO_INTR_ENABLEr 13426
#define ETU_TX_REQ_FIFO_INTR_STSr 13427
#define ETU_TX_REQ_FIFO_OD_DBE_STSr 13428
#define ETU_TX_REQ_FIFO_OD_SBE_STSr 13429
#define ETU_TX_REQ_FIFO_STSr 13430
#define ETU_WRAP_ECC_ERRORr 13431
#define ETU_WRAP_GLOBAL_CONFIGr 13432
#define ETU_WRAP_GLOBAL_DEBUGr 13433
#define ETU_WRAP_INTERRUPTr 13434
#define ETU_WRAP_INTERRUPT_MASKr 13435
#define ETU_WRAP_LATENCY_CONFIGr 13436
#define ETU_WRAP_LATENCY_MEASUREr 13437
#define ETU_WRAP_PD_ASSISTr 13438
#define ETU_WRAP_PROGID_EXTENSIONr 13439
#define ETU_WRAP_PROGID_LOCATIONr 13440
#define ETU_WRAP_TRACEPOINT_CONFIGr 13441
#define ETU_WRAP_TRACEPOINT_DELAY_CONFIG_ETUr 13442
#define ETU_WRAP_TRACEPOINT_DELAY_CONFIG_LRPr 13443
#define ETU_WRAP_TRACEPOINT_DELAY_CONFIG_RSPr 13444
#define ETU_WRAP_TRACEPOINT_ETU_KEY_CAPTr 13445
#define ETU_WRAP_TRACEPOINT_ETU_KEY_DATAMASKr 13446
#define ETU_WRAP_TRACEPOINT_ETU_KEY_VALUEr 13447
#define ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_CAPTr 13448
#define ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_DATAMASKr 13449
#define ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_VALUEr 13450
#define ETU_WRAP_TRACEPOINT_ETU_RSP_CAPTr 13451
#define ETU_WRAP_TRACEPOINT_ETU_RSP_DATAMASKr 13452
#define ETU_WRAP_TRACEPOINT_ETU_RSP_VALUEr 13453
#define ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_CAPTr 13454
#define ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_DATAMASKr 13455
#define ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_VALUEr 13456
#define ETU_WRAP_TRACEPOINT_LRP_DATA_KEYr 13457
#define ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_DATAMASKr 13458
#define ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_VALUEr 13459
#define ETU_WRAP_TRACE_ETU_COUNTERr 13460
#define ETU_WRAP_TRACE_INTERRUPTr 13461
#define ETU_WRAP_TRACE_INTERRUPT_MASKr 13462
#define ETU_WRAP_TRACE_LRP_COUNTERr 13463
#define ETU_WRAP_TRACE_RSP_COUNTERr 13464
#define ETU_WRDM72_INSTr 13465
#define ETU_WR_DB_V0_DATA0r 13466
#define ETU_WR_DB_V0_DATA1r 13467
#define ETU_WR_DB_V0_DATA2r 13468
#define ETU_WR_DB_V0_MASK0r 13469
#define ETU_WR_DB_V0_MASK1r 13470
#define ETU_WR_DB_V0_MASK2r 13471
#define EVLAN_RAM_DBGCTRLr 13472
#define EVLAN_TM_REG_1r 13473
#define EVLAN_WW_REG_1r 13474
#define EVXLT_RAM_CONTROL_1r 13475
#define EVXLT_RAM_CONTROL_2r 13476
#define EVXLT_RAM_DBGCTRLr 13477
#define EVXLT_TM_REG_1r 13478
#define EVXLT_WW_REG_1r 13479
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_0r 13480
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_1r 13481
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_2r 13482
#define EXCLUDE_DEST_ID_FOR_MC_LINKS_3r 13483
#define EXT1_RESET_ON_EMPTY_MAX_PORT1r 13484
#define EXT1_RESET_ON_EMPTY_MAX_PORT2r 13485
#define EXT1_RESET_ON_EMPTY_MAX_PORT3r 13486
#define EXT1_RESET_ON_EMPTY_MAX_PORT4r 13487
#define EXT1_RESET_ON_EMPTY_MAX_PORT34r 13488
#define EXT1_RESET_ON_EMPTY_MAX_PORT35r 13489
#define EXT1_RESET_ON_EMPTY_MAX_PORT36r 13490
#define EXT1_RESET_ON_EMPTY_MAX_PORT37r 13491
#define EXT1_SHAPING_CONTROL_PORT1r 13492
#define EXT1_SHAPING_CONTROL_PORT2r 13493
#define EXT1_SHAPING_CONTROL_PORT3r 13494
#define EXT1_SHAPING_CONTROL_PORT4r 13495
#define EXT1_SHAPING_CONTROL_PORT34r 13496
#define EXT1_SHAPING_CONTROL_PORT35r 13497
#define EXT1_SHAPING_CONTROL_PORT36r 13498
#define EXT1_SHAPING_CONTROL_PORT37r 13499
#define EXTADDRr 13500
#define EXTENDEDMODEWR2REGISTERr 13501
#define EXT_BUFFER_POOL_CONG_STATEr 13502
#define EXT_IFP_ACT_PARITY_CONTROLr 13503
#define EXT_IFP_ACT_PARITY_STATUS_INTRr 13504
#define EXT_IFP_ACT_PARITY_STATUS_NACKr 13505
#define EXT_TCAM_ATTRr 13506
#define FABRICHEADEREXTENDEDMODEr 13507
#define FABRICMCBASEQUEUEr 13508
#define FABRICMULTICASTQUEUEBOUNDARIESr 13509
#define FAPPORTCONFIGURATIONr 13510
#define FASTPORTCONFIGURATIONr 13511
#define FASTPORTWDRRWEIGHTSr 13512
#define FAST_TX_FLUSHr 13513
#define FATPIPECONFIGURATIONr 13514
#define FBCCACHECONFIGURATIONr 13515
#define FBCEXTERNALFULLMULTICASTLIMITHIGHr 13516
#define FBCEXTERNALFULLMULTICASTLIMITLOWr 13517
#define FBCEXTERNALMINIMULTICASTLIMITHIGHr 13518
#define FBCEXTERNALMINIMULTICASTLIMITLOWr 13519
#define FBCEXTERNALUNICASTLIMITHIGHr 13520
#define FBCEXTERNALUNICASTLIMITLOWr 13521
#define FBCFULLMULTICASTAUTOGENENDr 13522
#define FBCFULLMULTICASTAUTOGENSTARTr 13523
#define FBCFULLMULTICASTTHRESHOLDSr 13524
#define FBCMINIMULTICASTAUTOGENENDr 13525
#define FBCMINIMULTICASTAUTOGENSTARTr 13526
#define FBCMINIMULTICASTTHRESHOLDSr 13527
#define FBCUNICASTAUTOGENENDr 13528
#define FBCUNICASTAUTOGENSTARTr 13529
#define FBCUNICASTTHRESHOLDSr 13530
#define FCBISTr 13531
#define FCBISTCYCLE1r 13532
#define FCBISTCYCLE2r 13533
#define FCCBFCMAPPING0r 13534
#define FCCBFCMAPPING1r 13535
#define FCCBFCMAPPING2r 13536
#define FCCBFCMAPPING3r 13537
#define FCFROMCFCHIGHENABLE_0r 13538
#define FCFROMCFCHIGHENABLE_1r 13539
#define FCGROUPSr 13540
#define FCHTHr 13541
#define FCILKNRX0CHFCr 13542
#define FCILKNRX0CHFCENCFCr 13543
#define FCILKNRX0CHFCFORCEr 13544
#define FCILKNRX0LLFCFROMRXCNTr 13545
#define FCILKNRX1CHFCr 13546
#define FCILKNRX1CHFCENCFCr 13547
#define FCILKNRX1CHFCFORCEr 13548
#define FCILKNRX1LLFCFROMRXCNTr 13549
#define FCILKNTX0GENCHFCENCFCr 13550
#define FCILKNTX0GENCHFCFORCEr 13551
#define FCILKNTX0GENLLFCCNTr 13552
#define FCILKNTX0LLFCSTOPTXCNTr 13553
#define FCILKNTX1GENCHFCENCFCr 13554
#define FCILKNTX1GENCHFCFORCEr 13555
#define FCILKNTX1GENLLFCCNTr 13556
#define FCILKNTX1LLFCSTOPTXCNTr 13557
#define FCLLFCSTOPTXENCFCr 13558
#define FCLLFCSTOPTXFORCEr 13559
#define FCLTHr 13560
#define FCOE_ING_CONTROLr 13561
#define FCRCREDITCOUNTERr 13562
#define FCRENABLERSANDFILTERMATCHINPUTLINKr 13563
#define FCRESETr 13564
#define FCRTMr 13565
#define FCRTMTHRESHOLDr 13566
#define FCRTMTIMERr 13567
#define FCRXCBFCFROMMALr 13568
#define FCRXGENLLFCFROMMLFr 13569
#define FCR_ACTIVATEGTIMERr 13570
#define FCR_CELL_DROP_COUNTER_0r 13571
#define FCR_CELL_DROP_COUNTER_1r 13572
#define FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERSr 13573
#define FCR_CONNECTIVITY_MAP_REGISTERSr 13574
#define FCR_CONTROL_CELL_FIFO_BUFFERr 13575
#define FCR_CREDIT_CELLS_COUNTERr 13576
#define FCR_ECC_1B_ERR_CNTr 13577
#define FCR_ECC_1B_ERR_MONITOR_MEM_MASKr 13578
#define FCR_ECC_2B_ERR_CNTr 13579
#define FCR_ECC_2B_ERR_MONITOR_MEM_MASKr 13580
#define FCR_ERROR_INITIATION_DATAr 13581
#define FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINKr 13582
#define FCR_FLOW_STATUS_CELLS_COUNTERr 13583
#define FCR_GTIMER_CONFIGURATIONr 13584
#define FCR_GTIMER_CONFIGURATION_REGISTERr 13585
#define FCR_GTIMER_TRIGGERr 13586
#define FCR_INDIRECT_COMMANDr 13587
#define FCR_INDIRECT_COMMAND_ADDRESSr 13588
#define FCR_INDIRECT_COMMAND_DATA_INCREMENTr 13589
#define FCR_INDIRECT_COMMAND_RD_DATAr 13590
#define FCR_INDIRECT_COMMAND_WR_DATAr 13591
#define FCR_INITIATE_ECC_1B_ERRORSr 13592
#define FCR_INITIATE_ECC_2B_ERRORSr 13593
#define FCR_INTERRUPTMASKREGISTERr 13594
#define FCR_INTERRUPTREGISTERr 13595
#define FCR_INTERRUPT_MASK_REGISTERr 13596
#define FCR_INTERRUPT_REGISTERr 13597
#define FCR_INTERRUPT_REGISTER_TESTr 13598
#define FCR_PROGRAMMABLECELLSCOUNTERr 13599
#define FCR_PROGRAMMABLE_CELLS_COUNTERr 13600
#define FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr 13601
#define FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r 13602
#define FCR_REACHABILITY_CELLS_COUNTERr 13603
#define FCR_REG_0085r 13604
#define FCR_REG_0090r 13605
#define FCR_REG_0091r 13606
#define FCR_REG_0092r 13607
#define FCR_REG_0093r 13608
#define FCR_REG_0167r 13609
#define FCR_REG_0197r 13610
#define FCR_REG_00AFr 13611
#define FCR_REG_00CEr 13612
#define FCR_REG_00CFr 13613
#define FCR_REG_01B0r 13614
#define FCR_REG_01B1r 13615
#define FCR_REG_01B2r 13616
#define FCR_SBUS_BROADCAST_IDr 13617
#define FCR_SBUS_LAST_IN_CHAINr 13618
#define FCR_TOTAL_CELLS_COUNTERr 13619
#define FCTENABLERREGISTERr 13620
#define FCTXGENCBFCENCFCr 13621
#define FCTXGENCBFCENMLFr 13622
#define FCTXGENCBFCFORCEr 13623
#define FCTXGENLLFCENCFCr 13624
#define FCTXGENLLFCENMLFr 13625
#define FCTXGENLLFCFORCEr 13626
#define FCTXGENLLFCFROMCFCr 13627
#define FCTXLLFCSTOPTXFROMCFCr 13628
#define FCT_CPU_TRANSMIT_CELLr 13629
#define FCT_CPU_TRANSMIT_CELLS_TRIGGERr 13630
#define FCT_CPU_TRANSMIT_CELL_LINK_NUMBERr 13631
#define FCT_FCT_ENABLER_REGISTERr 13632
#define FCT_GTIMER_CONFIGURATIONr 13633
#define FCT_GTIMER_TRIGGERr 13634
#define FCT_INTERRUPTMASKREGISTERr 13635
#define FCT_INTERRUPTREGISTERr 13636
#define FCT_INTERRUPT_MASK_REGISTERr 13637
#define FCT_INTERRUPT_REGISTERr 13638
#define FCT_INTERRUPT_REGISTER_TESTr 13639
#define FCT_LOCAL_ROUTE_CELLS_COUNTERr 13640
#define FCT_REG_0085r 13641
#define FCT_REG_0086r 13642
#define FCT_REG_0090r 13643
#define FCT_REG_0091r 13644
#define FCT_REG_0092r 13645
#define FCT_REG_0093r 13646
#define FCT_REG_0107r 13647
#define FCT_REG_0108r 13648
#define FCT_REG_0123r 13649
#define FCT_REG_0124r 13650
#define FCT_REG_00B8r 13651
#define FCT_REG_00B9r 13652
#define FCT_REG_00BAr 13653
#define FCT_REG_00BBr 13654
#define FCT_REG_00C0r 13655
#define FCT_REG_00C1r 13656
#define FCT_REG_00CEr 13657
#define FCT_REG_010Ar 13658
#define FCT_REG_010Br 13659
#define FCT_REG_010Dr 13660
#define FCT_SBUS_LAST_IN_CHAINr 13661
#define FCT_TRANSMITTED_CONTROL_CELLS_COUNTERr 13662
#define FCT_TRANSMITTED_CR_CELLS_COUNTERr 13663
#define FCT_TRANSMITTED_FS_CELLS_COUNTERr 13664
#define FCT_UNREACHABLE_DESTINATIONr 13665
#define FC_DST_PORT_MAPPING_TABLE_0r 13666
#define FC_DST_PORT_MAPPING_TABLE_1r 13667
#define FC_DST_PORT_MAPPING_TABLE_2r 13668
#define FC_ILKNr 13669
#define FC_MAP_DEBUG_TMr 13670
#define FC_MAP_TBL2_ECC_ERR1r 13671
#define FC_MAP_TBL2_ECC_ERR2r 13672
#define FDRLASTHEADERr 13673
#define FDROVERFLOWSANDFIFOSSTATUSESFDRAr 13674
#define FDROVERFLOWSANDFIFOSSTATUSESFDRBr 13675
#define FDRPACKETCOUNTERr 13676
#define FDR_ACTIVATEGTIMERr 13677
#define FDR_CELL_IN_CNT_PRIMARYr 13678
#define FDR_CELL_IN_CNT_SECONDARYr 13679
#define FDR_CELL_IN_CNT_TOTALr 13680
#define FDR_CELL_OUT_CNT_PRIMARYr 13681
#define FDR_CELL_OUT_CNT_SECONDARYr 13682
#define FDR_CPU_DATA_CELL_A_PRIMARYr 13683
#define FDR_CPU_DATA_CELL_B_PRIMARYr 13684
#define FDR_CPU_DATA_CELL_C_PRIMARYr 13685
#define FDR_CPU_DATA_CELL_D_PRIMARYr 13686
#define FDR_ECC_1B_ERR_CNT_PRIMARYr 13687
#define FDR_ECC_1B_ERR_CNT_SECONDARYr 13688
#define FDR_ECC_1B_ERR_MONITOR_MEM_MASK_PRIMARYr 13689
#define FDR_ECC_1B_ERR_MONITOR_MEM_MASK_SECONDARYr 13690
#define FDR_ECC_2B_ERR_CNT_PRIMARYr 13691
#define FDR_ECC_2B_ERR_CNT_SECONDARYr 13692
#define FDR_ECC_2B_ERR_MONITOR_MEM_MASK_PRIMARYr 13693
#define FDR_ECC_2B_ERR_MONITOR_MEM_MASK_SECONDARYr 13694
#define FDR_ERROR_FILTERr 13695
#define FDR_ERROR_FILTER_2r 13696
#define FDR_ERROR_FILTER_CNT_PRIMARYr 13697
#define FDR_ERROR_FILTER_CNT_SECONDARYr 13698
#define FDR_ERROR_FILTER_MASKr 13699
#define FDR_ERROR_FILTER_MASK_2r 13700
#define FDR_ERROR_FILTER_MASK_ENr 13701
#define FDR_ERROR_INITIATION_DATAr 13702
#define FDR_FDR_DISCARD_COUNTER_A_PRIMARYr 13703
#define FDR_FDR_DISCARD_COUNTER_A_SECONDARYr 13704
#define FDR_FDR_DISCARD_COUNTER_B_PRIMARYr 13705
#define FDR_FDR_DISCARD_COUNTER_B_SECONDARYr 13706
#define FDR_FDR_ENABLERS_REGISTER_1r 13707
#define FDR_FDR_ENABLERS_REGISTER_2r 13708
#define FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARYr 13709
#define FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARYr 13710
#define FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARYr 13711
#define FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARYr 13712
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_PRIMARYr 13713
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA_SECONDARYr 13714
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_PRIMARYr 13715
#define FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B_SECONDARYr 13716
#define FDR_FILTER_MATCH_INPUT_LINKr 13717
#define FDR_GTIMER_CONFIGURATIONr 13718
#define FDR_GTIMER_CONFIGURATION_REGISTERr 13719
#define FDR_GTIMER_TRIGGERr 13720
#define FDR_INBAND_HEADERr 13721
#define FDR_INBAND_HEADER_VALIDr 13722
#define FDR_INBAND_PAYLOAD_LSBr 13723
#define FDR_INBAND_PAYLOAD_MSBr 13724
#define FDR_INITIATE_ECC_1B_ERRORS_PRIMARYr 13725
#define FDR_INITIATE_ECC_1B_ERRORS_SECONDARYr 13726
#define FDR_INITIATE_ECC_2B_ERRORS_PRIMARYr 13727
#define FDR_INITIATE_ECC_2B_ERRORS_SECONDARYr 13728
#define FDR_INTERRUPTMASKREGISTERr 13729
#define FDR_INTERRUPTREGISTERr 13730
#define FDR_INTERRUPT_MASK_REGISTERr 13731
#define FDR_INTERRUPT_MASK_REGISTER_1r 13732
#define FDR_INTERRUPT_MASK_REGISTER_2r 13733
#define FDR_INTERRUPT_MASK_REGISTER_3r 13734
#define FDR_INTERRUPT_REGISTERr 13735
#define FDR_INTERRUPT_REGISTER_1r 13736
#define FDR_INTERRUPT_REGISTER_2r 13737
#define FDR_INTERRUPT_REGISTER_3r 13738
#define FDR_INTERRUPT_REGISTER_1_TESTr 13739
#define FDR_INTERRUPT_REGISTER_2_TESTr 13740
#define FDR_INTERRUPT_REGISTER_3_TESTr 13741
#define FDR_INTERRUPT_REGISTER_TESTr 13742
#define FDR_LINK_FIFO_STATUS_PRIMARYr 13743
#define FDR_LINK_FIFO_STATUS_SECONDARYr 13744
#define FDR_LINK_LEVEL_FLOW_CONTROLr 13745
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARYr 13746
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_SECONDARYr 13747
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARYr 13748
#define FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_SECONDARYr 13749
#define FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARYr 13750
#define FDR_LINK_UP_STATUS_FROM_FDRA_SECONDARYr 13751
#define FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARYr 13752
#define FDR_LINK_UP_STATUS_FROM_FDRB_SECONDARYr 13753
#define FDR_LOCAL_FIFO_RCI_LEVELr 13754
#define FDR_PROGRAMMABLECELLSCOUNTERr 13755
#define FDR_PROGRAMMABLE_CELLS_COUNTER_PRIMARYr 13756
#define FDR_PROGRAMMABLE_CELLS_COUNTER_SECONDARYr 13757
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r 13758
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1r 13759
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r 13760
#define FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r 13761
#define FDR_REG_0085r 13762
#define FDR_REG_0086r 13763
#define FDR_REG_0090r 13764
#define FDR_REG_0091r 13765
#define FDR_REG_0092r 13766
#define FDR_REG_0093r 13767
#define FDR_REG_0163r 13768
#define FDR_REG_0164r 13769
#define FDR_REG_0221r 13770
#define FDR_REG_0223r 13771
#define FDR_REG_0239r 13772
#define FDR_REG_0241r 13773
#define FDR_REG_0242r 13774
#define FDR_REG_0243r 13775
#define FDR_REG_0245r 13776
#define FDR_REG_0246r 13777
#define FDR_REG_0247r 13778
#define FDR_REG_0256r 13779
#define FDR_REG_0257r 13780
#define FDR_REG_0258r 13781
#define FDR_REG_00AFr 13782
#define FDR_REG_00CEr 13783
#define FDR_REG_00CFr 13784
#define FDR_REG_00D0r 13785
#define FDR_REG_016Ar 13786
#define FDR_REG_01B7r 13787
#define FDR_REG_01CAr 13788
#define FDR_REG_01DDr 13789
#define FDR_REG_01F0r 13790
#define FDR_REG_021Dr 13791
#define FDR_REG_021Fr 13792
#define FDR_REG_023Ar 13793
#define FDR_REG_023Br 13794
#define FDR_REG_023Dr 13795
#define FDR_REG_023Er 13796
#define FDR_REG_023Fr 13797
#define FDR_SBUS_LAST_IN_CHAINr 13798
#define FDR_SORTERFIFODISCARDCOUNTERAr 13799
#define FDTENABLERREGISTERr 13800
#define FDTNUMLINKSSTATUS0r 13801
#define FDTNUMLINKSSTATUS1r 13802
#define FDTPKTCNTr 13803
#define FDTQNUMCNTSELr 13804
#define FDTTXQRDADDRr 13805
#define FDTTXQWRADDRr 13806
#define FDT_BUNDLE_GROUPSr 13807
#define FDT_BUNDLE_GROUPS_CNTr 13808
#define FDT_CONTEXT_CELL_COUNTERr 13809
#define FDT_CPU_DATA_CELL_0r 13810
#define FDT_CPU_DATA_CELL_1r 13811
#define FDT_CPU_DATA_CELL_2r 13812
#define FDT_CPU_DATA_CELL_3r 13813
#define FDT_CRC_DROPPED_CELL_CNTr 13814
#define FDT_CRC_DROPPED_PCK_CNTr 13815
#define FDT_ECC_1B_ERR_CNTr 13816
#define FDT_ECC_1B_ERR_MONITOR_MEM_MASKr 13817
#define FDT_ECC_2B_ERR_CNTr 13818
#define FDT_ECC_2B_ERR_MONITOR_MEM_MASKr 13819
#define FDT_ERROR_INITIATION_DATAr 13820
#define FDT_FABRIC_DATA_BYTE_CNTr 13821
#define FDT_FDT_ENABLER_REGISTERr 13822
#define FDT_FDT_SEGMENTATION_AND_INTERLEAVINGr 13823
#define FDT_FMC_GCI_FLOW_CONTROLr 13824
#define FDT_GCI_LINK_MASKr 13825
#define FDT_GTIMER_CONFIGURATIONr 13826
#define FDT_GTIMER_TRIGGERr 13827
#define FDT_INDIRECT_COMMANDr 13828
#define FDT_INDIRECT_COMMAND_ADDRESSr 13829
#define FDT_INDIRECT_COMMAND_DATA_INCREMENTr 13830
#define FDT_INDIRECT_COMMAND_RD_DATAr 13831
#define FDT_INDIRECT_COMMAND_WR_DATAr 13832
#define FDT_INITIATE_ECC_1B_ERRORSr 13833
#define FDT_INITIATE_ECC_2B_ERRORSr 13834
#define FDT_INITIATE_PARITY_ERRORSr 13835
#define FDT_INTERRUPTMASKREGISTERr 13836
#define FDT_INTERRUPTREGISTERr 13837
#define FDT_INTERRUPT_MASK_REGISTERr 13838
#define FDT_INTERRUPT_REGISTERr 13839
#define FDT_INTERRUPT_REGISTER_TESTr 13840
#define FDT_IN_BAND_MANAGMENENTr 13841
#define FDT_IN_BAND_STATUS_Ar 13842
#define FDT_IN_BAND_STATUS_Br 13843
#define FDT_IPT_CTRL_FIFO_SER_FREEZEr 13844
#define FDT_IPT_DESC_CELL_COUNTERr 13845
#define FDT_IPT_FIFOS_WFQ_CONFIGURATIONr 13846
#define FDT_IRE_DESC_CELL_COUNTERr 13847
#define FDT_LINK_BITMAP_CONFIGURATIONr 13848
#define FDT_LINK_BUNDLE_BITMAPr 13849
#define FDT_LINK_LOAD_CONFIGURATIONr 13850
#define FDT_LOAD_BALANCING_CONFIGURATIONr 13851
#define FDT_LOCAL_TDM_CELLS_COUNTERr 13852
#define FDT_MULTICAST_ID_MASKr 13853
#define FDT_NON_TDM_LINK_MASKr 13854
#define FDT_PARITY_ERR_CNTr 13855
#define FDT_PARITY_ERR_MONITOR_MEM_MASKr 13856
#define FDT_REG_0085r 13857
#define FDT_REG_0086r 13858
#define FDT_REG_0090r 13859
#define FDT_REG_0091r 13860
#define FDT_REG_0092r 13861
#define FDT_REG_0093r 13862
#define FDT_REG_00AFr 13863
#define FDT_REG_00C0r 13864
#define FDT_REG_00C1r 13865
#define FDT_REG_00CEr 13866
#define FDT_REG_00CFr 13867
#define FDT_REG_00D0r 13868
#define FDT_REG_020Br 13869
#define FDT_SBUS_LAST_IN_CHAINr 13870
#define FDT_TDM_CELLS_COUNTERr 13871
#define FDT_TDM_CONFIGURATIONr 13872
#define FDT_TDM_LINK_MASKr 13873
#define FDT_TRANSMITTED_DATA_CELLS_COUNTERr 13874
#define FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr 13875
#define FDT_TRANSMIT_DATA_CELL_TRIGGERr 13876
#define FDT_UNREACHABLE_DESTINATION_DISCARDEDr 13877
#define FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTERr 13878
#define FD_BAD_MVR_DROP_COUNTr 13879
#define FD_CFAPFULLTHRESHOLDr 13880
#define FD_CFAPPOOLSIZEr 13881
#define FD_CONFIGr 13882
#define FD_ECC_DEBUGr 13883
#define FD_ECC_ERRORr 13884
#define FD_ECC_ERROR_MASKr 13885
#define FD_FCT_ECC_STATUSr 13886
#define FD_GMT_ECC_STATUSr 13887
#define FD_LAG0_0r 13888
#define FD_LAG0_1r 13889
#define FD_LAG0_2r 13890
#define FD_LAG0_3r 13891
#define FD_LAG0_4r 13892
#define FD_LAG1_0r 13893
#define FD_LAG1_1r 13894
#define FD_LAG1_2r 13895
#define FD_LAG1_3r 13896
#define FD_LAG1_4r 13897
#define FD_MDB_A_ECC_STATUSr 13898
#define FD_MDB_B_ECC_STATUSr 13899
#define FD_NULL_MVR_DROP_COUNTr 13900
#define FD_PACKET_DROP_COUNTr 13901
#define FD_PACKET_DROP_COUNT_REDr 13902
#define FD_PACKET_DROP_COUNT_YELLOWr 13903
#define FD_PORT_ENABLE_0r 13904
#define FD_PORT_ENABLE_1r 13905
#define FD_PORT_ENABLE_2r 13906
#define FD_PORT_ENABLE_3r 13907
#define FD_PORT_ENABLE_4r 13908
#define FD_SVT_ECC_STATUSr 13909
#define FD_TMr 13910
#define FD_TOTAL_BUFFER_COUNTr 13911
#define FD_TOTAL_BUFFER_LIMITr 13912
#define FD_TOTAL_BUFFER_LIMIT_REDr 13913
#define FD_TOTAL_BUFFER_LIMIT_YELLOWr 13914
#define FD_TRACE_IF_CAPT_0r 13915
#define FD_TRACE_IF_CAPT_1r 13916
#define FD_TRACE_IF_CAPT_2r 13917
#define FD_TRACE_IF_CONTROLr 13918
#define FD_TRACE_IF_COUNTERr 13919
#define FD_TRACE_IF_FIELD_MASK0r 13920
#define FD_TRACE_IF_FIELD_MASK1r 13921
#define FD_TRACE_IF_FIELD_MASK2r 13922
#define FD_TRACE_IF_FIELD_MASK3r 13923
#define FD_TRACE_IF_FIELD_VALUE0r 13924
#define FD_TRACE_IF_FIELD_VALUE1r 13925
#define FD_TRACE_IF_FIELD_VALUE2r 13926
#define FD_TRACE_IF_FIELD_VALUE3r 13927
#define FD_TRACE_IF_STATUSr 13928
#define FD_TRACE_IF_STATUS_MASKr 13929
#define FECTRASMITTIONERRORCOUNTER0r 13930
#define FECTRASMITTIONERRORCOUNTER1r 13931
#define FECTRASMITTIONERRORCOUNTER2r 13932
#define FECTRASMITTIONERRORCOUNTER3r 13933
#define FECTRASMITTIONERRORCOUNTER4r 13934
#define FECTRASMITTIONERRORCOUNTER5r 13935
#define FECTRASMITTIONERRORCOUNTER6r 13936
#define FECTRASMITTIONERRORCOUNTER7r 13937
#define FECTRASMITTIONERRORCOUNTER8r 13938
#define FECTRASMITTIONERRORCOUNTER9r 13939
#define FECTRASMITTIONERRORCOUNTER10r 13940
#define FECTRASMITTIONERRORCOUNTER11r 13941
#define FE_CLRTr 13942
#define FE_EXCESSIVE_DEFER_LIMITr 13943
#define FE_IPGRr 13944
#define FE_IPGTr 13945
#define FE_MAC1r 13946
#define FE_MAC2r 13947
#define FE_MAXFr 13948
#define FE_SUPPr 13949
#define FE_TESTr 13950
#define FFM_ECC_DEBUG0r 13951
#define FFM_ECC_DEBUG1r 13952
#define FFM_ECC_ERRORr 13953
#define FFM_ECC_ERROR_MASKr 13954
#define FFM_ECC_STATUS0r 13955
#define FFM_ECC_STATUS1r 13956
#define FFM_ECC_STATUS2r 13957
#define FFM_ECC_STATUS3r 13958
#define FFM_ECC_STATUS4r 13959
#define FFM_ECC_STATUS5r 13960
#define FFM_ECC_STATUS6r 13961
#define FFM_ECC_STATUS7r 13962
#define FFM_ECC_STATUS8r 13963
#define FFM_ECC_STATUS9r 13964
#define FFM_ECC_STATUS10r 13965
#define FFM_ECC_STATUS11r 13966
#define FFM_ECC_STATUS12r 13967
#define FF_CONFIGr 13968
#define FF_DEF_POINTERSr 13969
#define FF_FC_CTRL_NUMBERr 13970
#define FF_FC_CTRL_POINTERSr 13971
#define FF_FC_UNDERFLOWr 13972
#define FF_FC_UNDERFLOW_STATUSr 13973
#define FF_FC_UNDERFLOW_STATUS_MASKr 13974
#define FF_FLUSHr 13975
#define FF_TRACE_IF_CAPT_0r 13976
#define FF_TRACE_IF_CONTROLr 13977
#define FF_TRACE_IF_COUNTERr 13978
#define FF_TRACE_IF_FIELD_MASK0r 13979
#define FF_TRACE_IF_FIELD_MASK1r 13980
#define FF_TRACE_IF_FIELD_MASK2r 13981
#define FF_TRACE_IF_FIELD_MASK3r 13982
#define FF_TRACE_IF_FIELD_MASK4r 13983
#define FF_TRACE_IF_FIELD_MASK5r 13984
#define FF_TRACE_IF_FIELD_VALUE0r 13985
#define FF_TRACE_IF_FIELD_VALUE1r 13986
#define FF_TRACE_IF_FIELD_VALUE2r 13987
#define FF_TRACE_IF_FIELD_VALUE3r 13988
#define FF_TRACE_IF_FIELD_VALUE4r 13989
#define FF_TRACE_IF_FIELD_VALUE5r 13990
#define FF_TRACE_IF_STATUSr 13991
#define FF_TRACE_IF_STATUS_MASKr 13992
#define FIFOSMAXOC1r 13993
#define FIFOSMAXOCC0r 13994
#define FIFOSTATUSHISTOGRAMPORT0BIN1r 13995
#define FIFO_CACHE_DEBUGr 13996
#define FIFO_STATUS_HISTOGRAM_PORT0_BIN0r 13997
#define FIFO_STATUS_HISTOGRAM_PORT0_BIN2r 13998
#define FIFO_STATUS_HISTOGRAM_PORT0_BIN3r 13999
#define FIFO_STATUS_HISTOGRAM_PORT0_THr 14000
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN0r 14001
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN1r 14002
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN2r 14003
#define FIFO_STATUS_HISTOGRAM_PORT1_BIN3r 14004
#define FIFO_STATUS_HISTOGRAM_PORT1_THr 14005
#define FIFO_STATUS_HISTOGRAM_PORTSr 14006
#define FIFO_WRITE_POINTER_MLF_SELECTr 14007
#define FIFO_WRITE_POINTER_RESULTr 14008
#define FILTERINGACTIONPROFILESr 14009
#define FILTERMATCHCOUNT_ECC_STATUSr 14010
#define FILTERMATCHINPUTLINKr 14011
#define FIRST_FRAGMENT_DROP_STATE_CELLr 14012
#define FIRST_FRAGMENT_DROP_STATE_PACKETr 14013
#define FLEXIBLE_IPV6_EXT_HDRr 14014
#define FLOOD_LEARN_CONTROLr 14015
#define FLOOD_LEARN_KEY_TYPE_PORT_Ar 14016
#define FLOOD_LEARN_KEY_TYPE_PORT_Br 14017
#define FLOOD_LEARN_MATCH_PORT_Ar 14018
#define FLOOD_LEARN_MATCH_PORT_Br 14019
#define FLOWCONTROLCOUNTERr 14020
#define FLOWCONTROLCOUNTSELECTr 14021
#define FLOWCONTROLRXr 14022
#define FLOWCONTROLRX2r 14023
#define FLOWCONTROLRXOVERRIDES1r 14024
#define FLOWCONTROLRXOVERRIDES2r 14025
#define FLOWCONTROLSOURCEADDRr 14026
#define FLOWCONTROLSTATUSr 14027
#define FLOWCONTROLTHRESHOLDSr 14028
#define FLOWCONTROLTXr 14029
#define FLOWCONTROLTXCBFCr 14030
#define FLOWCONTROLTXOVERRIDESr 14031
#define FLOWCONTROLTXQUANTAr 14032
#define FLOWCONTROLTXREFRESHTIMERr 14033
#define FLOWSTATUSCELLSCOUNTERr 14034
#define FLOWSTATUSFILTERr 14035
#define FLOWSTATUSFILTERMASKr 14036
#define FLOW_CONTROL_XOFF_STATEr 14037
#define FLPGENERALCFGr 14038
#define FLPQUERYCNTr 14039
#define FLUSH_CONTROLr 14040
#define FMAC_ASYNC_FIFO_ACCESS_READ_DATAr 14041
#define FMAC_ASYNC_FIFO_ACCESS_TRIGGERr 14042
#define FMAC_ASYNC_FIFO_CONFIGURATIONr 14043
#define FMAC_BEC_CONFIGURATIONr 14044
#define FMAC_BEC_STATUSr 14045
#define FMAC_BER_GEN_BITMAPr 14046
#define FMAC_BER_GEN_PERIODr 14047
#define FMAC_CNTRL_INTRLVD_MODE_REGr 14048
#define FMAC_CONTROL_CELL_BURST_REGISTERr 14049
#define FMAC_ECC_1B_ERR_ADDRr 14050
#define FMAC_ECC_1B_ERR_CNTr 14051
#define FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr 14052
#define FMAC_ECC_2B_ERR_ADDRr 14053
#define FMAC_ECC_2B_ERR_CNTr 14054
#define FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr 14055
#define FMAC_EDS_CONFIGURATIONr 14056
#define FMAC_EDS_STATUSr 14057
#define FMAC_ERROR_INITIATIONr 14058
#define FMAC_ERROR_INITIATION_DATAr 14059
#define FMAC_FABRIC_SYSTEM_CONFIG_0r 14060
#define FMAC_FABRIC_SYSTEM_CONFIG_1r 14061
#define FMAC_FBIST_CONFIGURATION_Ar 14062
#define FMAC_FBIST_CONFIGURATION_Br 14063
#define FMAC_FBIST_STATUSr 14064
#define FMAC_FMAL_COMMA_BURST_CONFIGURATIONr 14065
#define FMAC_FMAL_GENERAL_CONFIGURATIONr 14066
#define FMAC_FMAL_STATISTICS_COUNT_CONTROLr 14067
#define FMAC_FMAL_STATISTICS_GTIMERr 14068
#define FMAC_FMAL_STATISTICS_OUTPUTr 14069
#define FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr 14070
#define FMAC_FPS_CONFIGURATION_BERr 14071
#define FMAC_FPS_CONFIGURATION_RX_SYNCr 14072
#define FMAC_FPS_RX_FEC_CONFIGURATIONr 14073
#define FMAC_FPS_RX_STATUSr 14074
#define FMAC_FPS_TX_CONFIGURATIONr 14075
#define FMAC_GENERAL_CONFIGURATION_REGISTERr 14076
#define FMAC_GLOBAL_TEST_RX_IDL_PTRNr 14077
#define FMAC_GLOBAL_TEST_TX_IDL_PTRNr 14078
#define FMAC_GLOBAL_TEST_TX_PR_SEED_Ar 14079
#define FMAC_GLOBAL_TEST_TX_PR_SEED_Br 14080
#define FMAC_GTIMER_CONFIGURATIONr 14081
#define FMAC_GTIMER_TRIGGERr 14082
#define FMAC_INTERRUPT_MASK_REGISTERr 14083
#define FMAC_INTERRUPT_MASK_REGISTER_1r 14084
#define FMAC_INTERRUPT_MASK_REGISTER_2r 14085
#define FMAC_INTERRUPT_MASK_REGISTER_3r 14086
#define FMAC_INTERRUPT_MASK_REGISTER_4r 14087
#define FMAC_INTERRUPT_MASK_REGISTER_5r 14088
#define FMAC_INTERRUPT_MASK_REGISTER_6r 14089
#define FMAC_INTERRUPT_MASK_REGISTER_7r 14090
#define FMAC_INTERRUPT_MASK_REGISTER_8r 14091
#define FMAC_INTERRUPT_MASK_REGISTER_9r 14092
#define FMAC_INTERRUPT_REGISTERr 14093
#define FMAC_INTERRUPT_REGISTER_1r 14094
#define FMAC_INTERRUPT_REGISTER_2r 14095
#define FMAC_INTERRUPT_REGISTER_3r 14096
#define FMAC_INTERRUPT_REGISTER_4r 14097
#define FMAC_INTERRUPT_REGISTER_5r 14098
#define FMAC_INTERRUPT_REGISTER_6r 14099
#define FMAC_INTERRUPT_REGISTER_7r 14100
#define FMAC_INTERRUPT_REGISTER_8r 14101
#define FMAC_INTERRUPT_REGISTER_9r 14102
#define FMAC_INTERRUPT_REGISTER_1_TESTr 14103
#define FMAC_INTERRUPT_REGISTER_2_TESTr 14104
#define FMAC_INTERRUPT_REGISTER_3_TESTr 14105
#define FMAC_INTERRUPT_REGISTER_4_TESTr 14106
#define FMAC_INTERRUPT_REGISTER_5_TESTr 14107
#define FMAC_INTERRUPT_REGISTER_6_TESTr 14108
#define FMAC_INTERRUPT_REGISTER_7_TESTr 14109
#define FMAC_INTERRUPT_REGISTER_8_TESTr 14110
#define FMAC_INTERRUPT_REGISTER_9_TESTr 14111
#define FMAC_INTERRUPT_REGISTER_TESTr 14112
#define FMAC_KPCS_CONFIGURATIONr 14113
#define FMAC_KPCS_RX_STATUSr 14114
#define FMAC_KPCS_TEST_RX_CONFIGURATIONr 14115
#define FMAC_KPCS_TEST_RX_STATUSr 14116
#define FMAC_KPCS_TEST_TX_CONFIGURATIONr 14117
#define FMAC_LEAKY_BUCKETr 14118
#define FMAC_LEAKY_BUCKET_CONTROL_REGISTERr 14119
#define FMAC_LFEC_CONFIGURATIONr 14120
#define FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr 14121
#define FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr 14122
#define FMAC_LOOPBACK_ENABLE_REGISTERr 14123
#define FMAC_RECEIVE_RESET_REGISTERr 14124
#define FMAC_REG_0050r 14125
#define FMAC_REG_0051r 14126
#define FMAC_REG_0052r 14127
#define FMAC_REG_0053r 14128
#define FMAC_REG_0054r 14129
#define FMAC_REG_0058r 14130
#define FMAC_REG_0065r 14131
#define FMAC_REG_0066r 14132
#define FMAC_REG_0068r 14133
#define FMAC_REG_0096r 14134
#define FMAC_REG_0098r 14135
#define FMAC_REG_0099r 14136
#define FMAC_REG_0140r 14137
#define FMAC_REG_005Ar 14138
#define FMAC_REG_005Br 14139
#define FMAC_REG_005Cr 14140
#define FMAC_REG_01A8r 14141
#define FMAC_REG_01ACr 14142
#define FMAC_REG_01E9r 14143
#define FMAC_REG_01EAr 14144
#define FMAC_REG_01EBr 14145
#define FMAC_REG_01ECr 14146
#define FMAC_REG_01EDr 14147
#define FMAC_REG_01EEr 14148
#define FMAC_REG_01EFr 14149
#define FMAC_REG_01FAr 14150
#define FMAC_REG_1E8r 14151
#define FMAC_SBUS_BROADCAST_IDr 14152
#define FMAC_SBUS_LAST_IN_CHAINr 14153
#define FMAC_SPARE_REGISTER_2r 14154
#define FMAC_SPARE_REGISTER_3r 14155
#define FMAC_TEST_CONFIGURATIONr 14156
#define FMAC_TEST_STATUSr 14157
#define FMAC_TX_CELL_LIMITr 14158
#define FMCCREDITFLOWCONTROLTHRESHOLDr 14159
#define FMCFCSTATUSVECr 14160
#define FMCSCHEDULERCONFIGSr 14161
#define FMSDELAYCOUNTERr 14162
#define FMSFLOWSTATUSCOUNTERr 14163
#define FMSMAXOCCUPANCYr 14164
#define FMSPARAMETERSr 14165
#define FORCEAGGRFC_REGISTER_0r 14166
#define FORCEAGGRFC_REGISTER_1r 14167
#define FORCEAGGRFC_REGISTER_2r 14168
#define FORCEAGGRFC_REGISTER_3r 14169
#define FORCECMNr 14170
#define FORCEFC_CONFIGURATION_REGISTERr 14171
#define FORCEHIGHFC_REGISTER_0r 14172
#define FORCEHIGHFC_REGISTER_1r 14173
#define FORCEHIGHFC_REGISTER_2r 14174
#define FORCELOCALORFABRICr 14175
#define FORCELOWFC_REGISTER_0r 14176
#define FORCELOWFC_REGISTER_1r 14177
#define FORCELOWFC_REGISTER_2r 14178
#define FORCESCHEDULERFLOWCONTROLr 14179
#define FORCE_LINK_ENABLE_Ar 14180
#define FORCE_LINK_ENABLE_Br 14181
#define FORWARDERRORCORRECTIONCONFIGURATIONr 14182
#define FORWARDERRORCORRECTIONENABLERr 14183
#define FPALCFG_CID_0r 14184
#define FPALCFG_CID_1r 14185
#define FPALCFG_CID_2r 14186
#define FPALCFG_CID_3r 14187
#define FPALCFG_CID_4r 14188
#define FPALCFG_CID_5r 14189
#define FPALCFG_CID_6r 14190
#define FPALCFG_CID_7r 14191
#define FPALCFG_CID_8r 14192
#define FPALCFG_CID_9r 14193
#define FPALCFG_CID_10r 14194
#define FPALCFG_CID_11r 14195
#define FPALCFG_CID_12r 14196
#define FPALCFG_CID_13r 14197
#define FPALCFG_CID_14r 14198
#define FPALCFG_CID_15r 14199
#define FPCFG_CID_0r 14200
#define FPCFG_CID_1r 14201
#define FPCFG_CID_2r 14202
#define FPCFG_CID_3r 14203
#define FPCFG_CID_4r 14204
#define FPCFG_CID_5r 14205
#define FPCFG_CID_6r 14206
#define FPCFG_CID_7r 14207
#define FPCFG_CID_8r 14208
#define FPCFG_CID_9r 14209
#define FPCFG_CID_10r 14210
#define FPCFG_CID_11r 14211
#define FPCFG_CID_12r 14212
#define FPCFG_CID_13r 14213
#define FPCFG_CID_14r 14214
#define FPCFG_CID_15r 14215
#define FPCRCEC_CID_0r 14216
#define FPCRCEC_CID_1r 14217
#define FPCRCEC_CID_2r 14218
#define FPCRCEC_CID_3r 14219
#define FPCRCEC_CID_4r 14220
#define FPCRCEC_CID_5r 14221
#define FPCRCEC_CID_6r 14222
#define FPCRCEC_CID_7r 14223
#define FPCRCEC_CID_8r 14224
#define FPCRCEC_CID_9r 14225
#define FPCRCEC_CID_10r 14226
#define FPCRCEC_CID_11r 14227
#define FPCRCEC_CID_12r 14228
#define FPCRCEC_CID_13r 14229
#define FPCRCEC_CID_14r 14230
#define FPCRCEC_CID_15r 14231
#define FPDLCFG_CID_0r 14232
#define FPDLCFG_CID_1r 14233
#define FPDLCFG_CID_2r 14234
#define FPDLCFG_CID_3r 14235
#define FPDLCFG_CID_4r 14236
#define FPDLCFG_CID_5r 14237
#define FPDLCFG_CID_6r 14238
#define FPDLCFG_CID_7r 14239
#define FPDLCFG_CID_8r 14240
#define FPDLCFG_CID_9r 14241
#define FPDLCFG_CID_10r 14242
#define FPDLCFG_CID_11r 14243
#define FPDLCFG_CID_12r 14244
#define FPDLCFG_CID_13r 14245
#define FPDLCFG_CID_14r 14246
#define FPDLCFG_CID_15r 14247
#define FPDLSTAT_CID_0r 14248
#define FPDLSTAT_CID_1r 14249
#define FPDLSTAT_CID_2r 14250
#define FPDLSTAT_CID_3r 14251
#define FPDLSTAT_CID_4r 14252
#define FPDLSTAT_CID_5r 14253
#define FPDLSTAT_CID_6r 14254
#define FPDLSTAT_CID_7r 14255
#define FPDLSTAT_CID_8r 14256
#define FPDLSTAT_CID_9r 14257
#define FPDLSTAT_CID_10r 14258
#define FPDLSTAT_CID_11r 14259
#define FPDLSTAT_CID_12r 14260
#define FPDLSTAT_CID_13r 14261
#define FPDLSTAT_CID_14r 14262
#define FPDLSTAT_CID_15r 14263
#define FPEBEC_CID_0r 14264
#define FPEBEC_CID_1r 14265
#define FPEBEC_CID_2r 14266
#define FPEBEC_CID_3r 14267
#define FPEBEC_CID_4r 14268
#define FPEBEC_CID_5r 14269
#define FPEBEC_CID_6r 14270
#define FPEBEC_CID_7r 14271
#define FPEBEC_CID_8r 14272
#define FPEBEC_CID_9r 14273
#define FPEBEC_CID_10r 14274
#define FPEBEC_CID_11r 14275
#define FPEBEC_CID_12r 14276
#define FPEBEC_CID_13r 14277
#define FPEBEC_CID_14r 14278
#define FPEBEC_CID_15r 14279
#define FPFAESLC_CID_0r 14280
#define FPFAESLC_CID_1r 14281
#define FPFAESLC_CID_2r 14282
#define FPFAESLC_CID_3r 14283
#define FPFAESLC_CID_4r 14284
#define FPFAESLC_CID_5r 14285
#define FPFAESLC_CID_6r 14286
#define FPFAESLC_CID_7r 14287
#define FPFAESLC_CID_8r 14288
#define FPFAESLC_CID_9r 14289
#define FPFAESLC_CID_10r 14290
#define FPFAESLC_CID_11r 14291
#define FPFAESLC_CID_12r 14292
#define FPFAESLC_CID_13r 14293
#define FPFAESLC_CID_14r 14294
#define FPFAESLC_CID_15r 14295
#define FPHDLCTL_CID_0r 14296
#define FPHDLCTL_CID_1r 14297
#define FPHDLCTL_CID_2r 14298
#define FPHDLCTL_CID_3r 14299
#define FPHDLCTL_CID_4r 14300
#define FPHDLCTL_CID_5r 14301
#define FPHDLCTL_CID_6r 14302
#define FPHDLCTL_CID_7r 14303
#define FPHDLCTL_CID_8r 14304
#define FPHDLCTL_CID_9r 14305
#define FPHDLCTL_CID_10r 14306
#define FPHDLCTL_CID_11r 14307
#define FPHDLCTL_CID_12r 14308
#define FPHDLCTL_CID_13r 14309
#define FPHDLCTL_CID_14r 14310
#define FPHDLCTL_CID_15r 14311
#define FPHDLRXD_CID_0r 14312
#define FPHDLRXD_CID_1r 14313
#define FPHDLRXD_CID_2r 14314
#define FPHDLRXD_CID_3r 14315
#define FPHDLRXD_CID_4r 14316
#define FPHDLRXD_CID_5r 14317
#define FPHDLRXD_CID_6r 14318
#define FPHDLRXD_CID_7r 14319
#define FPHDLRXD_CID_8r 14320
#define FPHDLRXD_CID_9r 14321
#define FPHDLRXD_CID_10r 14322
#define FPHDLRXD_CID_11r 14323
#define FPHDLRXD_CID_12r 14324
#define FPHDLRXD_CID_13r 14325
#define FPHDLRXD_CID_14r 14326
#define FPHDLRXD_CID_15r 14327
#define FPHDLTXD_CID_0r 14328
#define FPHDLTXD_CID_1r 14329
#define FPHDLTXD_CID_2r 14330
#define FPHDLTXD_CID_3r 14331
#define FPHDLTXD_CID_4r 14332
#define FPHDLTXD_CID_5r 14333
#define FPHDLTXD_CID_6r 14334
#define FPHDLTXD_CID_7r 14335
#define FPHDLTXD_CID_8r 14336
#define FPHDLTXD_CID_9r 14337
#define FPHDLTXD_CID_10r 14338
#define FPHDLTXD_CID_11r 14339
#define FPHDLTXD_CID_12r 14340
#define FPHDLTXD_CID_13r 14341
#define FPHDLTXD_CID_14r 14342
#define FPHDLTXD_CID_15r 14343
#define FPINTE1_CID_0r 14344
#define FPINTE1_CID_1r 14345
#define FPINTE1_CID_2r 14346
#define FPINTE1_CID_3r 14347
#define FPINTE1_CID_4r 14348
#define FPINTE1_CID_5r 14349
#define FPINTE1_CID_6r 14350
#define FPINTE1_CID_7r 14351
#define FPINTE1_CID_8r 14352
#define FPINTE1_CID_9r 14353
#define FPINTE1_CID_10r 14354
#define FPINTE1_CID_11r 14355
#define FPINTE1_CID_12r 14356
#define FPINTE1_CID_13r 14357
#define FPINTE1_CID_14r 14358
#define FPINTE1_CID_15r 14359
#define FPINTS1_CID_0r 14360
#define FPINTS1_CID_1r 14361
#define FPINTS1_CID_2r 14362
#define FPINTS1_CID_3r 14363
#define FPINTS1_CID_4r 14364
#define FPINTS1_CID_5r 14365
#define FPINTS1_CID_6r 14366
#define FPINTS1_CID_7r 14367
#define FPINTS1_CID_8r 14368
#define FPINTS1_CID_9r 14369
#define FPINTS1_CID_10r 14370
#define FPINTS1_CID_11r 14371
#define FPINTS1_CID_12r 14372
#define FPINTS1_CID_13r 14373
#define FPINTS1_CID_14r 14374
#define FPINTS1_CID_15r 14375
#define FPINTS2_CID_0r 14376
#define FPINTS2_CID_1r 14377
#define FPINTS2_CID_2r 14378
#define FPINTS2_CID_3r 14379
#define FPINTS2_CID_4r 14380
#define FPINTS2_CID_5r 14381
#define FPINTS2_CID_6r 14382
#define FPINTS2_CID_7r 14383
#define FPINTS2_CID_8r 14384
#define FPINTS2_CID_9r 14385
#define FPINTS2_CID_10r 14386
#define FPINTS2_CID_11r 14387
#define FPINTS2_CID_12r 14388
#define FPINTS2_CID_13r 14389
#define FPINTS2_CID_14r 14390
#define FPINTS2_CID_15r 14391
#define FPLCVEC_CID_0r 14392
#define FPLCVEC_CID_1r 14393
#define FPLCVEC_CID_2r 14394
#define FPLCVEC_CID_3r 14395
#define FPLCVEC_CID_4r 14396
#define FPLCVEC_CID_5r 14397
#define FPLCVEC_CID_6r 14398
#define FPLCVEC_CID_7r 14399
#define FPLCVEC_CID_8r 14400
#define FPLCVEC_CID_9r 14401
#define FPLCVEC_CID_10r 14402
#define FPLCVEC_CID_11r 14403
#define FPLCVEC_CID_12r 14404
#define FPLCVEC_CID_13r 14405
#define FPLCVEC_CID_14r 14406
#define FPLCVEC_CID_15r 14407
#define FPMTSLP_CID_0r 14408
#define FPMTSLP_CID_1r 14409
#define FPMTSLP_CID_2r 14410
#define FPMTSLP_CID_3r 14411
#define FPMTSLP_CID_4r 14412
#define FPMTSLP_CID_5r 14413
#define FPMTSLP_CID_6r 14414
#define FPMTSLP_CID_7r 14415
#define FPMTSLP_CID_8r 14416
#define FPMTSLP_CID_9r 14417
#define FPMTSLP_CID_10r 14418
#define FPMTSLP_CID_11r 14419
#define FPMTSLP_CID_12r 14420
#define FPMTSLP_CID_13r 14421
#define FPMTSLP_CID_14r 14422
#define FPMTSLP_CID_15r 14423
#define FPNINTE2_CID_0r 14424
#define FPNINTE2_CID_1r 14425
#define FPNINTE2_CID_2r 14426
#define FPNINTE2_CID_3r 14427
#define FPNINTE2_CID_4r 14428
#define FPNINTE2_CID_5r 14429
#define FPNINTE2_CID_6r 14430
#define FPNINTE2_CID_7r 14431
#define FPNINTE2_CID_8r 14432
#define FPNINTE2_CID_9r 14433
#define FPNINTE2_CID_10r 14434
#define FPNINTE2_CID_11r 14435
#define FPNINTE2_CID_12r 14436
#define FPNINTE2_CID_13r 14437
#define FPNINTE2_CID_14r 14438
#define FPNINTE2_CID_15r 14439
#define FPRBCFG1r 14440
#define FPRBCFG2r 14441
#define FPRHFD_CID_0r 14442
#define FPRHFD_CID_1r 14443
#define FPRHFD_CID_2r 14444
#define FPRHFD_CID_3r 14445
#define FPRHFD_CID_4r 14446
#define FPRHFD_CID_5r 14447
#define FPRHFD_CID_6r 14448
#define FPRHFD_CID_7r 14449
#define FPRHFD_CID_8r 14450
#define FPRHFD_CID_9r 14451
#define FPRHFD_CID_10r 14452
#define FPRHFD_CID_11r 14453
#define FPRHFD_CID_12r 14454
#define FPRHFD_CID_13r 14455
#define FPRHFD_CID_14r 14456
#define FPRHFD_CID_15r 14457
#define FPRSBRP_CID_0r 14458
#define FPRSBRP_CID_1r 14459
#define FPRSBRP_CID_2r 14460
#define FPRSBRP_CID_3r 14461
#define FPRSBRP_CID_4r 14462
#define FPRSBRP_CID_5r 14463
#define FPRSBRP_CID_6r 14464
#define FPRSBRP_CID_7r 14465
#define FPRSBRP_CID_8r 14466
#define FPRSBRP_CID_9r 14467
#define FPRSBRP_CID_10r 14468
#define FPRSBRP_CID_11r 14469
#define FPRSBRP_CID_12r 14470
#define FPRSBRP_CID_13r 14471
#define FPRSBRP_CID_14r 14472
#define FPRSBRP_CID_15r 14473
#define FPRSBWP_CID_0r 14474
#define FPRSBWP_CID_1r 14475
#define FPRSBWP_CID_2r 14476
#define FPRSBWP_CID_3r 14477
#define FPRSBWP_CID_4r 14478
#define FPRSBWP_CID_5r 14479
#define FPRSBWP_CID_6r 14480
#define FPRSBWP_CID_7r 14481
#define FPRSBWP_CID_8r 14482
#define FPRSBWP_CID_9r 14483
#define FPRSBWP_CID_10r 14484
#define FPRSBWP_CID_11r 14485
#define FPRSBWP_CID_12r 14486
#define FPRSBWP_CID_13r 14487
#define FPRSBWP_CID_14r 14488
#define FPRSBWP_CID_15r 14489
#define FPRSIG1_CID_0r 14490
#define FPRSIG1_CID_1r 14491
#define FPRSIG1_CID_2r 14492
#define FPRSIG1_CID_3r 14493
#define FPRSIG1_CID_4r 14494
#define FPRSIG1_CID_5r 14495
#define FPRSIG1_CID_6r 14496
#define FPRSIG1_CID_7r 14497
#define FPRSIG1_CID_8r 14498
#define FPRSIG1_CID_9r 14499
#define FPRSIG1_CID_10r 14500
#define FPRSIG1_CID_11r 14501
#define FPRSIG1_CID_12r 14502
#define FPRSIG1_CID_13r 14503
#define FPRSIG1_CID_14r 14504
#define FPRSIG1_CID_15r 14505
#define FPRSIG2_CID_0r 14506
#define FPRSIG2_CID_1r 14507
#define FPRSIG2_CID_2r 14508
#define FPRSIG2_CID_3r 14509
#define FPRSIG2_CID_4r 14510
#define FPRSIG2_CID_5r 14511
#define FPRSIG2_CID_6r 14512
#define FPRSIG2_CID_7r 14513
#define FPRSIG2_CID_8r 14514
#define FPRSIG2_CID_9r 14515
#define FPRSIG2_CID_10r 14516
#define FPRSIG2_CID_11r 14517
#define FPRSIG2_CID_12r 14518
#define FPRSIG2_CID_13r 14519
#define FPRSIG2_CID_14r 14520
#define FPRSIG2_CID_15r 14521
#define FPRSIG3_CID_0r 14522
#define FPRSIG3_CID_1r 14523
#define FPRSIG3_CID_2r 14524
#define FPRSIG3_CID_3r 14525
#define FPRSIG3_CID_4r 14526
#define FPRSIG3_CID_5r 14527
#define FPRSIG3_CID_6r 14528
#define FPRSIG3_CID_7r 14529
#define FPRSIG3_CID_8r 14530
#define FPRSIG3_CID_9r 14531
#define FPRSIG3_CID_10r 14532
#define FPRSIG3_CID_11r 14533
#define FPRSIG3_CID_12r 14534
#define FPRSIG3_CID_13r 14535
#define FPRSIG3_CID_14r 14536
#define FPRSIG3_CID_15r 14537
#define FPRSIG4_CID_0r 14538
#define FPRSIG4_CID_1r 14539
#define FPRSIG4_CID_2r 14540
#define FPRSIG4_CID_3r 14541
#define FPRSIG4_CID_4r 14542
#define FPRSIG4_CID_5r 14543
#define FPRSIG4_CID_6r 14544
#define FPRSIG4_CID_7r 14545
#define FPRSIG4_CID_8r 14546
#define FPRSIG4_CID_9r 14547
#define FPRSIG4_CID_10r 14548
#define FPRSIG4_CID_11r 14549
#define FPRSIG4_CID_12r 14550
#define FPRSIG4_CID_13r 14551
#define FPRSIG4_CID_14r 14552
#define FPRSIG4_CID_15r 14553
#define FPRSIG5_CID_0r 14554
#define FPRSIG5_CID_1r 14555
#define FPRSIG5_CID_2r 14556
#define FPRSIG5_CID_3r 14557
#define FPRSIG5_CID_4r 14558
#define FPRSIG5_CID_5r 14559
#define FPRSIG5_CID_6r 14560
#define FPRSIG5_CID_7r 14561
#define FPRSIG5_CID_8r 14562
#define FPRSIG5_CID_9r 14563
#define FPRSIG5_CID_10r 14564
#define FPRSIG5_CID_11r 14565
#define FPRSIG5_CID_12r 14566
#define FPRSIG5_CID_13r 14567
#define FPRSIG5_CID_14r 14568
#define FPRSIG5_CID_15r 14569
#define FPRSIG6_CID_0r 14570
#define FPRSIG6_CID_1r 14571
#define FPRSIG6_CID_2r 14572
#define FPRSIG6_CID_3r 14573
#define FPRSIG6_CID_4r 14574
#define FPRSIG6_CID_5r 14575
#define FPRSIG6_CID_6r 14576
#define FPRSIG6_CID_7r 14577
#define FPRSIG6_CID_8r 14578
#define FPRSIG6_CID_9r 14579
#define FPRSIG6_CID_10r 14580
#define FPRSIG6_CID_11r 14581
#define FPRSIG6_CID_12r 14582
#define FPRSIG6_CID_13r 14583
#define FPRSIG6_CID_14r 14584
#define FPRSIG6_CID_15r 14585
#define FPRSIG7_CID_0r 14586
#define FPRSIG7_CID_1r 14587
#define FPRSIG7_CID_2r 14588
#define FPRSIG7_CID_3r 14589
#define FPRSIG7_CID_4r 14590
#define FPRSIG7_CID_5r 14591
#define FPRSIG7_CID_6r 14592
#define FPRSIG7_CID_7r 14593
#define FPRSIG7_CID_8r 14594
#define FPRSIG7_CID_9r 14595
#define FPRSIG7_CID_10r 14596
#define FPRSIG7_CID_11r 14597
#define FPRSIG7_CID_12r 14598
#define FPRSIG7_CID_13r 14599
#define FPRSIG7_CID_14r 14600
#define FPRSIG7_CID_15r 14601
#define FPRSIG8_CID_0r 14602
#define FPRSIG8_CID_1r 14603
#define FPRSIG8_CID_2r 14604
#define FPRSIG8_CID_3r 14605
#define FPRSIG8_CID_4r 14606
#define FPRSIG8_CID_5r 14607
#define FPRSIG8_CID_6r 14608
#define FPRSIG8_CID_7r 14609
#define FPRSIG8_CID_8r 14610
#define FPRSIG8_CID_9r 14611
#define FPRSIG8_CID_10r 14612
#define FPRSIG8_CID_11r 14613
#define FPRSIG8_CID_12r 14614
#define FPRSIG8_CID_13r 14615
#define FPRSIG8_CID_14r 14616
#define FPRSIG8_CID_15r 14617
#define FPRXNB1_CID_0r 14618
#define FPRXNB1_CID_1r 14619
#define FPRXNB1_CID_2r 14620
#define FPRXNB1_CID_3r 14621
#define FPRXNB1_CID_4r 14622
#define FPRXNB1_CID_5r 14623
#define FPRXNB1_CID_6r 14624
#define FPRXNB1_CID_7r 14625
#define FPRXNB1_CID_8r 14626
#define FPRXNB1_CID_9r 14627
#define FPRXNB1_CID_10r 14628
#define FPRXNB1_CID_11r 14629
#define FPRXNB1_CID_12r 14630
#define FPRXNB1_CID_13r 14631
#define FPRXNB1_CID_14r 14632
#define FPRXNB1_CID_15r 14633
#define FPRXNB2_CID_0r 14634
#define FPRXNB2_CID_1r 14635
#define FPRXNB2_CID_2r 14636
#define FPRXNB2_CID_3r 14637
#define FPRXNB2_CID_4r 14638
#define FPRXNB2_CID_5r 14639
#define FPRXNB2_CID_6r 14640
#define FPRXNB2_CID_7r 14641
#define FPRXNB2_CID_8r 14642
#define FPRXNB2_CID_9r 14643
#define FPRXNB2_CID_10r 14644
#define FPRXNB2_CID_11r 14645
#define FPRXNB2_CID_12r 14646
#define FPRXNB2_CID_13r 14647
#define FPRXNB2_CID_14r 14648
#define FPRXNB2_CID_15r 14649
#define FPRXNB3_CID_0r 14650
#define FPRXNB3_CID_1r 14651
#define FPRXNB3_CID_2r 14652
#define FPRXNB3_CID_3r 14653
#define FPRXNB3_CID_4r 14654
#define FPRXNB3_CID_5r 14655
#define FPRXNB3_CID_6r 14656
#define FPRXNB3_CID_7r 14657
#define FPRXNB3_CID_8r 14658
#define FPRXNB3_CID_9r 14659
#define FPRXNB3_CID_10r 14660
#define FPRXNB3_CID_11r 14661
#define FPRXNB3_CID_12r 14662
#define FPRXNB3_CID_13r 14663
#define FPRXNB3_CID_14r 14664
#define FPRXNB3_CID_15r 14665
#define FPSEFC_CID_0r 14666
#define FPSEFC_CID_1r 14667
#define FPSEFC_CID_2r 14668
#define FPSEFC_CID_3r 14669
#define FPSEFC_CID_4r 14670
#define FPSEFC_CID_5r 14671
#define FPSEFC_CID_6r 14672
#define FPSEFC_CID_7r 14673
#define FPSEFC_CID_8r 14674
#define FPSEFC_CID_9r 14675
#define FPSEFC_CID_10r 14676
#define FPSEFC_CID_11r 14677
#define FPSEFC_CID_12r 14678
#define FPSEFC_CID_13r 14679
#define FPSEFC_CID_14r 14680
#define FPSEFC_CID_15r 14681
#define FPSTAT1_CID_0r 14682
#define FPSTAT1_CID_1r 14683
#define FPSTAT1_CID_2r 14684
#define FPSTAT1_CID_3r 14685
#define FPSTAT1_CID_4r 14686
#define FPSTAT1_CID_5r 14687
#define FPSTAT1_CID_6r 14688
#define FPSTAT1_CID_7r 14689
#define FPSTAT1_CID_8r 14690
#define FPSTAT1_CID_9r 14691
#define FPSTAT1_CID_10r 14692
#define FPSTAT1_CID_11r 14693
#define FPSTAT1_CID_12r 14694
#define FPSTAT1_CID_13r 14695
#define FPSTAT1_CID_14r 14696
#define FPSTAT1_CID_15r 14697
#define FPSTAT2_CID_0r 14698
#define FPSTAT2_CID_1r 14699
#define FPSTAT2_CID_2r 14700
#define FPSTAT2_CID_3r 14701
#define FPSTAT2_CID_4r 14702
#define FPSTAT2_CID_5r 14703
#define FPSTAT2_CID_6r 14704
#define FPSTAT2_CID_7r 14705
#define FPSTAT2_CID_8r 14706
#define FPSTAT2_CID_9r 14707
#define FPSTAT2_CID_10r 14708
#define FPSTAT2_CID_11r 14709
#define FPSTAT2_CID_12r 14710
#define FPSTAT2_CID_13r 14711
#define FPSTAT2_CID_14r 14712
#define FPSTAT2_CID_15r 14713
#define FPTSBRP_CID_0r 14714
#define FPTSBRP_CID_1r 14715
#define FPTSBRP_CID_2r 14716
#define FPTSBRP_CID_3r 14717
#define FPTSBRP_CID_4r 14718
#define FPTSBRP_CID_5r 14719
#define FPTSBRP_CID_6r 14720
#define FPTSBRP_CID_7r 14721
#define FPTSBRP_CID_8r 14722
#define FPTSBRP_CID_9r 14723
#define FPTSBRP_CID_10r 14724
#define FPTSBRP_CID_11r 14725
#define FPTSBRP_CID_12r 14726
#define FPTSBRP_CID_13r 14727
#define FPTSBRP_CID_14r 14728
#define FPTSBRP_CID_15r 14729
#define FPTSBWP_CID_0r 14730
#define FPTSBWP_CID_1r 14731
#define FPTSBWP_CID_2r 14732
#define FPTSBWP_CID_3r 14733
#define FPTSBWP_CID_4r 14734
#define FPTSBWP_CID_5r 14735
#define FPTSBWP_CID_6r 14736
#define FPTSBWP_CID_7r 14737
#define FPTSBWP_CID_8r 14738
#define FPTSBWP_CID_9r 14739
#define FPTSBWP_CID_10r 14740
#define FPTSBWP_CID_11r 14741
#define FPTSBWP_CID_12r 14742
#define FPTSBWP_CID_13r 14743
#define FPTSBWP_CID_14r 14744
#define FPTSBWP_CID_15r 14745
#define FPTSIG1_CID_0r 14746
#define FPTSIG1_CID_1r 14747
#define FPTSIG1_CID_2r 14748
#define FPTSIG1_CID_3r 14749
#define FPTSIG1_CID_4r 14750
#define FPTSIG1_CID_5r 14751
#define FPTSIG1_CID_6r 14752
#define FPTSIG1_CID_7r 14753
#define FPTSIG1_CID_8r 14754
#define FPTSIG1_CID_9r 14755
#define FPTSIG1_CID_10r 14756
#define FPTSIG1_CID_11r 14757
#define FPTSIG1_CID_12r 14758
#define FPTSIG1_CID_13r 14759
#define FPTSIG1_CID_14r 14760
#define FPTSIG1_CID_15r 14761
#define FPTSIG2_CID_0r 14762
#define FPTSIG2_CID_1r 14763
#define FPTSIG2_CID_2r 14764
#define FPTSIG2_CID_3r 14765
#define FPTSIG2_CID_4r 14766
#define FPTSIG2_CID_5r 14767
#define FPTSIG2_CID_6r 14768
#define FPTSIG2_CID_7r 14769
#define FPTSIG2_CID_8r 14770
#define FPTSIG2_CID_9r 14771
#define FPTSIG2_CID_10r 14772
#define FPTSIG2_CID_11r 14773
#define FPTSIG2_CID_12r 14774
#define FPTSIG2_CID_13r 14775
#define FPTSIG2_CID_14r 14776
#define FPTSIG2_CID_15r 14777
#define FPTSIG3_CID_0r 14778
#define FPTSIG3_CID_1r 14779
#define FPTSIG3_CID_2r 14780
#define FPTSIG3_CID_3r 14781
#define FPTSIG3_CID_4r 14782
#define FPTSIG3_CID_5r 14783
#define FPTSIG3_CID_6r 14784
#define FPTSIG3_CID_7r 14785
#define FPTSIG3_CID_8r 14786
#define FPTSIG3_CID_9r 14787
#define FPTSIG3_CID_10r 14788
#define FPTSIG3_CID_11r 14789
#define FPTSIG3_CID_12r 14790
#define FPTSIG3_CID_13r 14791
#define FPTSIG3_CID_14r 14792
#define FPTSIG3_CID_15r 14793
#define FPTSIG4_CID_0r 14794
#define FPTSIG4_CID_1r 14795
#define FPTSIG4_CID_2r 14796
#define FPTSIG4_CID_3r 14797
#define FPTSIG4_CID_4r 14798
#define FPTSIG4_CID_5r 14799
#define FPTSIG4_CID_6r 14800
#define FPTSIG4_CID_7r 14801
#define FPTSIG4_CID_8r 14802
#define FPTSIG4_CID_9r 14803
#define FPTSIG4_CID_10r 14804
#define FPTSIG4_CID_11r 14805
#define FPTSIG4_CID_12r 14806
#define FPTSIG4_CID_13r 14807
#define FPTSIG4_CID_14r 14808
#define FPTSIG4_CID_15r 14809
#define FPTSIG5_CID_0r 14810
#define FPTSIG5_CID_1r 14811
#define FPTSIG5_CID_2r 14812
#define FPTSIG5_CID_3r 14813
#define FPTSIG5_CID_4r 14814
#define FPTSIG5_CID_5r 14815
#define FPTSIG5_CID_6r 14816
#define FPTSIG5_CID_7r 14817
#define FPTSIG5_CID_8r 14818
#define FPTSIG5_CID_9r 14819
#define FPTSIG5_CID_10r 14820
#define FPTSIG5_CID_11r 14821
#define FPTSIG5_CID_12r 14822
#define FPTSIG5_CID_13r 14823
#define FPTSIG5_CID_14r 14824
#define FPTSIG5_CID_15r 14825
#define FPTSIG6_CID_0r 14826
#define FPTSIG6_CID_1r 14827
#define FPTSIG6_CID_2r 14828
#define FPTSIG6_CID_3r 14829
#define FPTSIG6_CID_4r 14830
#define FPTSIG6_CID_5r 14831
#define FPTSIG6_CID_6r 14832
#define FPTSIG6_CID_7r 14833
#define FPTSIG6_CID_8r 14834
#define FPTSIG6_CID_9r 14835
#define FPTSIG6_CID_10r 14836
#define FPTSIG6_CID_11r 14837
#define FPTSIG6_CID_12r 14838
#define FPTSIG6_CID_13r 14839
#define FPTSIG6_CID_14r 14840
#define FPTSIG6_CID_15r 14841
#define FPTSIG7_CID_0r 14842
#define FPTSIG7_CID_1r 14843
#define FPTSIG7_CID_2r 14844
#define FPTSIG7_CID_3r 14845
#define FPTSIG7_CID_4r 14846
#define FPTSIG7_CID_5r 14847
#define FPTSIG7_CID_6r 14848
#define FPTSIG7_CID_7r 14849
#define FPTSIG7_CID_8r 14850
#define FPTSIG7_CID_9r 14851
#define FPTSIG7_CID_10r 14852
#define FPTSIG7_CID_11r 14853
#define FPTSIG7_CID_12r 14854
#define FPTSIG7_CID_13r 14855
#define FPTSIG7_CID_14r 14856
#define FPTSIG7_CID_15r 14857
#define FPTSIG8_CID_0r 14858
#define FPTSIG8_CID_1r 14859
#define FPTSIG8_CID_2r 14860
#define FPTSIG8_CID_3r 14861
#define FPTSIG8_CID_4r 14862
#define FPTSIG8_CID_5r 14863
#define FPTSIG8_CID_6r 14864
#define FPTSIG8_CID_7r 14865
#define FPTSIG8_CID_8r 14866
#define FPTSIG8_CID_9r 14867
#define FPTSIG8_CID_10r 14868
#define FPTSIG8_CID_11r 14869
#define FPTSIG8_CID_12r 14870
#define FPTSIG8_CID_13r 14871
#define FPTSIG8_CID_14r 14872
#define FPTSIG8_CID_15r 14873
#define FPTSLB1_CID_0r 14874
#define FPTSLB1_CID_1r 14875
#define FPTSLB1_CID_2r 14876
#define FPTSLB1_CID_3r 14877
#define FPTSLB1_CID_4r 14878
#define FPTSLB1_CID_5r 14879
#define FPTSLB1_CID_6r 14880
#define FPTSLB1_CID_7r 14881
#define FPTSLB1_CID_8r 14882
#define FPTSLB1_CID_9r 14883
#define FPTSLB1_CID_10r 14884
#define FPTSLB1_CID_11r 14885
#define FPTSLB1_CID_12r 14886
#define FPTSLB1_CID_13r 14887
#define FPTSLB1_CID_14r 14888
#define FPTSLB1_CID_15r 14889
#define FPTSLB2_CID_0r 14890
#define FPTSLB2_CID_1r 14891
#define FPTSLB2_CID_2r 14892
#define FPTSLB2_CID_3r 14893
#define FPTSLB2_CID_4r 14894
#define FPTSLB2_CID_5r 14895
#define FPTSLB2_CID_6r 14896
#define FPTSLB2_CID_7r 14897
#define FPTSLB2_CID_8r 14898
#define FPTSLB2_CID_9r 14899
#define FPTSLB2_CID_10r 14900
#define FPTSLB2_CID_11r 14901
#define FPTSLB2_CID_12r 14902
#define FPTSLB2_CID_13r 14903
#define FPTSLB2_CID_14r 14904
#define FPTSLB2_CID_15r 14905
#define FPTXNB1_CID_0r 14906
#define FPTXNB1_CID_1r 14907
#define FPTXNB1_CID_2r 14908
#define FPTXNB1_CID_3r 14909
#define FPTXNB1_CID_4r 14910
#define FPTXNB1_CID_5r 14911
#define FPTXNB1_CID_6r 14912
#define FPTXNB1_CID_7r 14913
#define FPTXNB1_CID_8r 14914
#define FPTXNB1_CID_9r 14915
#define FPTXNB1_CID_10r 14916
#define FPTXNB1_CID_11r 14917
#define FPTXNB1_CID_12r 14918
#define FPTXNB1_CID_13r 14919
#define FPTXNB1_CID_14r 14920
#define FPTXNB1_CID_15r 14921
#define FPTXNB2_CID_0r 14922
#define FPTXNB2_CID_1r 14923
#define FPTXNB2_CID_2r 14924
#define FPTXNB2_CID_3r 14925
#define FPTXNB2_CID_4r 14926
#define FPTXNB2_CID_5r 14927
#define FPTXNB2_CID_6r 14928
#define FPTXNB2_CID_7r 14929
#define FPTXNB2_CID_8r 14930
#define FPTXNB2_CID_9r 14931
#define FPTXNB2_CID_10r 14932
#define FPTXNB2_CID_11r 14933
#define FPTXNB2_CID_12r 14934
#define FPTXNB2_CID_13r 14935
#define FPTXNB2_CID_14r 14936
#define FPTXNB2_CID_15r 14937
#define FPTXNB3_CID_0r 14938
#define FPTXNB3_CID_1r 14939
#define FPTXNB3_CID_2r 14940
#define FPTXNB3_CID_3r 14941
#define FPTXNB3_CID_4r 14942
#define FPTXNB3_CID_5r 14943
#define FPTXNB3_CID_6r 14944
#define FPTXNB3_CID_7r 14945
#define FPTXNB3_CID_8r 14946
#define FPTXNB3_CID_9r 14947
#define FPTXNB3_CID_10r 14948
#define FPTXNB3_CID_11r 14949
#define FPTXNB3_CID_12r 14950
#define FPTXNB3_CID_13r 14951
#define FPTXNB3_CID_14r 14952
#define FPTXNB3_CID_15r 14953
#define FP_BUS_PARITY_CONTROLr 14954
#define FP_BUS_PARITY_ERRORr 14955
#define FP_CAM_BIST_CONFIGr 14956
#define FP_CAM_BIST_CONTROLr 14957
#define FP_CAM_BIST_DBG_DATAr 14958
#define FP_CAM_BIST_DBG_DATA_VALIDr 14959
#define FP_CAM_BIST_DEBUG_CONTROLr 14960
#define FP_CAM_BIST_DEBUG_DATAr 14961
#define FP_CAM_BIST_DEBUG_SENDr 14962
#define FP_CAM_BIST_ENABLEr 14963
#define FP_CAM_BIST_ENABLE_LOWERr 14964
#define FP_CAM_BIST_ENABLE_ONE_TCAMr 14965
#define FP_CAM_BIST_ENABLE_TWO_TCAMr 14966
#define FP_CAM_BIST_ENABLE_UPPERr 14967
#define FP_CAM_BIST_S10_STATUSr 14968
#define FP_CAM_BIST_S12_STATUSr 14969
#define FP_CAM_BIST_S14_STATUSr 14970
#define FP_CAM_BIST_S15_STATUSr 14971
#define FP_CAM_BIST_S2_STATUSr 14972
#define FP_CAM_BIST_S3_STATUSr 14973
#define FP_CAM_BIST_S5_STATUSr 14974
#define FP_CAM_BIST_S6_STATUSr 14975
#define FP_CAM_BIST_S8_STATUSr 14976
#define FP_CAM_BIST_STATUSr 14977
#define FP_CAM_CONTROLr 14978
#define FP_CAM_CONTROL_15r 14979
#define FP_CAM_CONTROL_64r 14980
#define FP_CAM_CONTROL_14_THRU_10r 14981
#define FP_CAM_CONTROL_4_THRU_0r 14982
#define FP_CAM_CONTROL_9_THRU_5r 14983
#define FP_CAM_CONTROL_LOWERr 14984
#define FP_CAM_CONTROL_SLICE_11_4r 14985
#define FP_CAM_CONTROL_SLICE_11_8r 14986
#define FP_CAM_CONTROL_SLICE_15_8r 14987
#define FP_CAM_CONTROL_SLICE_15_12r 14988
#define FP_CAM_CONTROL_SLICE_3_0r 14989
#define FP_CAM_CONTROL_SLICE_7_0r 14990
#define FP_CAM_CONTROL_SLICE_7_4r 14991
#define FP_CAM_CONTROL_SLICE_9_4r 14992
#define FP_CAM_CONTROL_TM_13_THRU_0r 14993
#define FP_CAM_CONTROL_TM_7_THRU_0r 14994
#define FP_CAM_CONTROL_UPPERr 14995
#define FP_CAM_DEBUG_CONTROLr 14996
#define FP_CAM_DEBUG_DATAr 14997
#define FP_CAM_DEBUG_DATA_0r 14998
#define FP_CAM_DEBUG_DATA_1r 14999
#define FP_CAM_DEBUG_DATA_2r 15000
#define FP_CAM_DEBUG_DATA_3r 15001
#define FP_CAM_DEBUG_DATA_4r 15002
#define FP_CAM_DEBUG_DATA_5r 15003
#define FP_CAM_DEBUG_GLOBAL_MASKr 15004
#define FP_CAM_DEBUG_SENDr 15005
#define FP_CAM_ENABLEr 15006
#define FP_COUNTER_PDAr 15007
#define FP_COUNTER_RAM_INIT_DATA0r 15008
#define FP_COUNTER_RAM_INIT_DATA1r 15009
#define FP_COUNTER_TM_POOLS_0_3r 15010
#define FP_COUNTER_TM_POOLS_12_15r 15011
#define FP_COUNTER_TM_POOLS_4_7r 15012
#define FP_COUNTER_TM_POOLS_8_11r 15013
#define FP_DEBUG_CONTROLr 15014
#define FP_DEBUG_EVENTr 15015
#define FP_DEBUG_EVENT_MASKr 15016
#define FP_DEBUG_STATUS_0r 15017
#define FP_DEBUG_STATUS_1r 15018
#define FP_DEBUG_STATUS_2r 15019
#define FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr 15020
#define FP_DOUBLE_WIDE_F4_SELECTr 15021
#define FP_DOUBLE_WIDE_SELECTr 15022
#define FP_ECMP_HASH_CONTROLr 15023
#define FP_F4_SELECTr 15024
#define FP_FIELD_SEL_PARITY_CONTROLr 15025
#define FP_FIELD_SEL_PARITY_STATUS_INTRr 15026
#define FP_FIELD_SEL_PARITY_STATUS_NACKr 15027
#define FP_FORCE_FORWARDING_FIELDr 15028
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4r 15029
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_8r 15030
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r 15031
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_12r 15032
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r 15033
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r 15034
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_4r 15035
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r 15036
#define FP_GM_TCAM_BLK_SELr 15037
#define FP_LOOKUP_ENABLEr 15038
#define FP_LOWER_GM_TCAM_BLK_SELr 15039
#define FP_LOWER_TCAM_BLK_SELr 15040
#define FP_METER_CONTROLr 15041
#define FP_METER_RAM_INIT_DATA0r 15042
#define FP_METER_RAM_INIT_DATA1r 15043
#define FP_METER_STBYr 15044
#define FP_METER_TABLE_POOL0_TMr 15045
#define FP_METER_TABLE_POOL1_TMr 15046
#define FP_METER_TABLE_POOL2_TMr 15047
#define FP_METER_TABLE_POOL3_TMr 15048
#define FP_METER_TABLE_POOL4_TMr 15049
#define FP_METER_TABLE_POOL5_TMr 15050
#define FP_METER_TABLE_POOL6_TMr 15051
#define FP_METER_TABLE_POOL7_TMr 15052
#define FP_METER_TABLE_TMr 15053
#define FP_METER_TM_0r 15054
#define FP_METER_TM_1r 15055
#define FP_METER_TM_2r 15056
#define FP_METER_TM_CONTROLr 15057
#define FP_METER_TM_LOWERr 15058
#define FP_NON_ROTATED_CAM_CONTROLr 15059
#define FP_POLICY_CONTROLr 15060
#define FP_POLICY_LP_CONTROL_UPPERr 15061
#define FP_POLICY_PARITY_CONTROLr 15062
#define FP_POLICY_PARITY_STATUSr 15063
#define FP_POLICY_PDAr 15064
#define FP_POLICY_PMr 15065
#define FP_POLICY_RAM_INIT_DATA0r 15066
#define FP_POLICY_RAM_INIT_DATA1r 15067
#define FP_POLICY_RAM_INIT_DATA2r 15068
#define FP_POLICY_TABLE_TM_CONTROLr 15069
#define FP_POLICY_TM0r 15070
#define FP_POLICY_TM1r 15071
#define FP_POLICY_TM2r 15072
#define FP_POLICY_TM3r 15073
#define FP_POLICY_TM_LOWERr 15074
#define FP_POLICY_TM_SLICES_0_3r 15075
#define FP_POLICY_TM_SLICES_12_15r 15076
#define FP_POLICY_TM_SLICES_4_7r 15077
#define FP_POLICY_TM_SLICES_8_11r 15078
#define FP_POLICY_TM_UPPERr 15079
#define FP_RAM_CONTROL_1r 15080
#define FP_RAM_CONTROL_64r 15081
#define FP_RAM_DBGCTRLr 15082
#define FP_ROTATED_CAM_CONTROLr 15083
#define FP_SLICE_CONFIGr 15084
#define FP_SLICE_ENABLEr 15085
#define FP_SLICE_INDEX_CONTROLr 15086
#define FP_SLICE_METER_MAP_ENABLEr 15087
#define FP_STORM_RAM_INIT_DATAr 15088
#define FP_TCAM_BLK_SELr 15089
#define FP_TCAM_ECC_RAM_INIT_DATAr 15090
#define FP_UDF_PARITY_CONTROLr 15091
#define FP_UDF_PARITY_STATUS_INTRr 15092
#define FP_UDF_PARITY_STATUS_NACKr 15093
#define FP_UPPER_GM_TCAM_BLK_SELr 15094
#define FP_UPPER_TCAM_BLK_SELr 15095
#define FQPCONFIGURATIONr 15096
#define FQPPACKETCOUNTERr 15097
#define FQPSCHEDULERCONFIGURATIONr 15098
#define FQPSPRPERPORTDIS_0r 15099
#define FQPSPRPERPORTDIS_1r 15100
#define FRAGMENTATIONQUEUESREADYWORDSTHRESHOLDr 15101
#define FRAME_PAD_ENABLEr 15102
#define FRAME_PAD_SIZEr 15103
#define FRBINTE1r 15104
#define FRBINTE2r 15105
#define FRBINTS1r 15106
#define FRBINTS2r 15107
#define FRCEGQOFPFC_0r 15108
#define FRCEGQOFPFC_1r 15109
#define FRCFG1r 15110
#define FRCFG2r 15111
#define FRCNIFCLSBFC_0r 15112
#define FRCNIFCLSBFC_1r 15113
#define FRCNIFFASTLLFCr 15114
#define FRCNIFLNKFCr 15115
#define FRCSCHHRFC_0r 15116
#define FRCSCHHRFC_1r 15117
#define FRCSCHOFPHRFC_0r 15118
#define FRCSCHOFPHRFC_1r 15119
#define FREEBDBRANGEVALUESr 15120
#define FREEBDBTHRESHOLD0r 15121
#define FREEBDBTHRESHOLD1r 15122
#define FREEBDBTHRESHOLD2r 15123
#define FREEFULLMULTICASTDBUFFRANGEVALUESr 15124
#define FREEFULLMULTICASTDBUFFSCOUNTERr 15125
#define FREEFULLMULTICASTDBUFFSMINIMUMOCCUPANCYr 15126
#define FREEFULLMULTICASTDBUFFTHRESHOLD0r 15127
#define FREEFULLMULTICASTDBUFFTHRESHOLD1r 15128
#define FREEFULLMULTICASTDBUFFTHRESHOLD2r 15129
#define FREEMINIMULTICASTDBUFFSCOUNTERr 15130
#define FREEMINIMULTICASTDBUFFSMINIMUMOCCUPANCYr 15131
#define FREERESOURCEREJECTEDPACKETCOUNTER1r 15132
#define FREERESOURCEREJECTEDPACKETCOUNTER2r 15133
#define FREEUNICASTDBUFFRANGEVALUESr 15134
#define FREEUNICASTDBUFFSCOUNTERr 15135
#define FREEUNICASTDBUFFSMINIMUMOCCUPANCYr 15136
#define FREEUNICASTDBUFFTHRESHOLD0r 15137
#define FREEUNICASTDBUFFTHRESHOLD1r 15138
#define FREEUNICASTDBUFFTHRESHOLD2r 15139
#define FREE_LIST_DEBUG_TMr 15140
#define FRM_ECC_ADDR0r 15141
#define FRM_ECC_ADDR1r 15142
#define FRM_ECC_ADDR2r 15143
#define FRM_ECC_ADDR3r 15144
#define FRM_ECC_ADDR4r 15145
#define FRM_ECC_ADDR5r 15146
#define FRM_ECC_ADDR6r 15147
#define FRM_ECC_ADDR7r 15148
#define FRM_ECC_ADDR8r 15149
#define FRM_ECC_ADDR9r 15150
#define FRM_ECC_ADDR10r 15151
#define FRM_ECC_ADDR11r 15152
#define FRM_ECC_ADDR12r 15153
#define FRM_ECC_ADDR13r 15154
#define FRM_ECC_ADDR14r 15155
#define FRM_ECC_ADDR15r 15156
#define FRM_ECC_ADDR16r 15157
#define FRM_ECC_ADDR17r 15158
#define FRM_ECC_ADDR18r 15159
#define FRM_ECC_ADDR19r 15160
#define FRM_ECC_ADDR20r 15161
#define FRM_ECC_ADDR21r 15162
#define FRM_ECC_ADDR22r 15163
#define FRM_ECC_ADDR23r 15164
#define FRM_ECC_ADDR24r 15165
#define FRM_ECC_ADDR25r 15166
#define FRM_ECC_ADDR26r 15167
#define FRM_ECC_ADDR27r 15168
#define FRM_ECC_ADDR28r 15169
#define FRM_ECC_ADDR29r 15170
#define FRM_ECC_ADDR30r 15171
#define FRM_ECC_ADDR31r 15172
#define FRM_ECC_CONFIG0r 15173
#define FRM_ECC_CONFIG1r 15174
#define FRM_ECC_CONFIG2r 15175
#define FRM_ECC_CONFIG3r 15176
#define FRM_ECC_CONFIG4r 15177
#define FRM_ECC_CONFIG5r 15178
#define FRM_ECC_CONFIG6r 15179
#define FRM_ECC_CONFIG7r 15180
#define FRM_ECC_CONFIG8r 15181
#define FRM_ECC_CONFIG9r 15182
#define FRM_ECC_CONFIG10r 15183
#define FRM_ECC_CONFIG11r 15184
#define FRM_ECC_CONFIG12r 15185
#define FRM_ECC_CONFIG13r 15186
#define FRM_ECC_CONFIG14r 15187
#define FRM_ECC_CONFIG15r 15188
#define FRM_ECC_CONFIG16r 15189
#define FRM_ECC_CONFIG17r 15190
#define FRM_ECC_CONFIG18r 15191
#define FRM_ECC_CONFIG19r 15192
#define FRM_ECC_CONFIG20r 15193
#define FRM_ECC_CONFIG21r 15194
#define FRM_ECC_CONFIG22r 15195
#define FRM_ECC_CONFIG23r 15196
#define FRM_ECC_CONFIG24r 15197
#define FRM_ECC_CONFIG25r 15198
#define FRM_ECC_CONFIG26r 15199
#define FRM_ECC_CONFIG27r 15200
#define FRM_ECC_CONFIG28r 15201
#define FRM_ECC_CONFIG29r 15202
#define FRM_ECC_CONFIG30r 15203
#define FRM_ECC_CONFIG31r 15204
#define FRM_ECC_ERROR0r 15205
#define FRM_ECC_ERROR1r 15206
#define FRM_ECC_ERROR2r 15207
#define FRM_ECC_ERROR3r 15208
#define FRM_ECC_ERROR0_MASKr 15209
#define FRM_ECC_ERROR1_MASKr 15210
#define FRM_ECC_ERROR2_MASKr 15211
#define FRM_ECC_ERROR3_MASKr 15212
#define FRM_LENGTHr 15213
#define FRPRBPAT1r 15214
#define FRPRBPAT2r 15215
#define FRPRBSTAT1r 15216
#define FRPRBSTAT2r 15217
#define FRPRTSEL1_1r 15218
#define FRPRTSEL1_2r 15219
#define FRPRTSEL2_1r 15220
#define FRPRTSEL2_2r 15221
#define FR_CONFIG0r 15222
#define FR_CONFIG1r 15223
#define FR_CONFIG2r 15224
#define FR_CONFIG3r 15225
#define FR_CONFIG4r 15226
#define FR_CONFIG5r 15227
#define FR_CONFIG6r 15228
#define FR_CONFIG7r 15229
#define FR_CONFIG8r 15230
#define FR_CONFIG9r 15231
#define FR_CONFIG10r 15232
#define FR_CONFIG11r 15233
#define FR_CONFIG12r 15234
#define FR_CONFIG13r 15235
#define FR_CONFIG14r 15236
#define FR_CONFIG15r 15237
#define FR_CONFIG16r 15238
#define FR_CONFIG17r 15239
#define FR_DEBUGr 15240
#define FR_ECC_DEBUGr 15241
#define FR_ECC_ERROR0r 15242
#define FR_ECC_ERROR0_MASKr 15243
#define FR_ECC_STATUS0r 15244
#define FR_ECC_STATUS1r 15245
#define FR_ERROR0r 15246
#define FR_ERROR1r 15247
#define FR_ERROR2r 15248
#define FR_ERROR3r 15249
#define FR_ERROR4r 15250
#define FR_ERROR5r 15251
#define FR_ERROR6r 15252
#define FR_ERROR7r 15253
#define FR_ERROR8r 15254
#define FR_ERROR0_MASKr 15255
#define FR_ERROR1_MASKr 15256
#define FR_ERROR2_MASKr 15257
#define FR_ERROR3_MASKr 15258
#define FR_ERROR4_MASKr 15259
#define FR_ERROR5_MASKr 15260
#define FR_ERROR6_MASKr 15261
#define FR_ERROR7_MASKr 15262
#define FR_ERROR8_MASKr 15263
#define FR_FLOW_CTL_GLOBALr 15264
#define FR_FLOW_CTL_GLOBAL_CNTr 15265
#define FR_FLOW_CTL_UNICASTr 15266
#define FR_FLOW_CTL_UNICAST_CNTr 15267
#define FR_FULL_STATUS_DEBUG0r 15268
#define FR_FULL_STATUS_DEBUG1r 15269
#define FR_FULL_STATUS_DEBUG2r 15270
#define FR_FULL_STATUS_DEBUG3r 15271
#define FR_FULL_STATUS_DEBUG4r 15272
#define FR_FULL_STATUS_DEBUG5r 15273
#define FR_FULL_STATUS_DEBUG6r 15274
#define FR_FULL_STATUS_DEBUG7r 15275
#define FR_FULL_STATUS_DEBUG8r 15276
#define FR_MATRIX_OVERFLOW_STATUS0r 15277
#define FR_MATRIX_OVERFLOW_STATUS1r 15278
#define FR_PARTIAL_PKT_CNT_Ar 15279
#define FR_PARTIAL_PKT_CNT_Br 15280
#define FR_PKT_CNT_Ar 15281
#define FR_PKT_CNT_Br 15282
#define FR_RAM_TM0r 15283
#define FR_SC0_LINK_EN_REMAP0r 15284
#define FR_SC0_LINK_EN_REMAP1r 15285
#define FR_SC0_LINK_EN_REMAP2r 15286
#define FR_SC0_LINK_EN_REMAP3r 15287
#define FR_SC1_LINK_EN_REMAP0r 15288
#define FR_SC1_LINK_EN_REMAP1r 15289
#define FR_SC1_LINK_EN_REMAP2r 15290
#define FR_SC1_LINK_EN_REMAP3r 15291
#define FR_SF_BUFFER_WATER_MARKr 15292
#define FR_SKEW_STATUS0r 15293
#define FR_SKEW_STATUS1r 15294
#define FR_STATUS0r 15295
#define FR_STATUS1r 15296
#define FR_STATUS2r 15297
#define FR_STATUS3r 15298
#define FR_TRACE_IF_CAPT_0r 15299
#define FR_TRACE_IF_CAPT_1r 15300
#define FR_TRACE_IF_CAPT_2r 15301
#define FR_TRACE_IF_CAPT_3r 15302
#define FR_TRACE_IF_CONTROLr 15303
#define FR_TRACE_IF_COUNTERr 15304
#define FR_TRACE_IF_FIELD_MASK0r 15305
#define FR_TRACE_IF_FIELD_VALUE0r 15306
#define FR_TRACE_IF_STATUSr 15307
#define FR_TRACE_IF_STATUS_MASKr 15308
#define FR_TS_TEST_CNT_Ar 15309
#define FR_TS_TEST_CNT_Br 15310
#define FSF_COMPOSITE_CONFIGURATIONr 15311
#define FSMONMESSAGESHAPERr 15312
#define FSMRQDELAYCOUNTERr 15313
#define FSMRQFLOWSTATUSCOUNTERr 15314
#define FSMRQMAXOCCUPANCYr 15315
#define FSRD_INDIRECT_COMMANDr 15316
#define FSRD_INDIRECT_COMMAND_ADDRESSr 15317
#define FSRD_INDIRECT_COMMAND_DATA_INCREMENTr 15318
#define FSRD_INDIRECT_COMMAND_RD_DATAr 15319
#define FSRD_INDIRECT_COMMAND_WR_DATAr 15320
#define FSRD_INTERRUPT_MASK_REGISTERr 15321
#define FSRD_INTERRUPT_REGISTERr 15322
#define FSRD_INTERRUPT_REGISTER_TESTr 15323
#define FSRD_QUAD_INTERRUPT_MASK_REGISTERr 15324
#define FSRD_QUAD_INTERRUPT_REGISTERr 15325
#define FSRD_QUAD_INTERRUPT_REGISTER_TESTr 15326
#define FSRD_REG_0050r 15327
#define FSRD_REG_0051r 15328
#define FSRD_REG_0052r 15329
#define FSRD_REG_0053r 15330
#define FSRD_REG_0054r 15331
#define FSRD_REG_0058r 15332
#define FSRD_REG_0084r 15333
#define FSRD_REG_0087r 15334
#define FSRD_REG_0090r 15335
#define FSRD_REG_0091r 15336
#define FSRD_REG_0092r 15337
#define FSRD_REG_0170r 15338
#define FSRD_REG_00B0r 15339
#define FSRD_REG_00B1r 15340
#define FSRD_REG_00B2r 15341
#define FSRD_REG_00B3r 15342
#define FSRD_REG_00B4r 15343
#define FSRD_REG_00B5r 15344
#define FSRD_REG_00B6r 15345
#define FSRD_REG_00B7r 15346
#define FSRD_REG_01E9r 15347
#define FSRD_REG_01EAr 15348
#define FSRD_REG_01EBr 15349
#define FSRD_REG_01ECr 15350
#define FSRD_REG_01EDr 15351
#define FSRD_REG_01EEr 15352
#define FSRD_REG_01EFr 15353
#define FSRD_REG_01F0r 15354
#define FSRD_REG_01F1r 15355
#define FSRD_REG_01F2r 15356
#define FSRD_REG_01F3r 15357
#define FSRD_REG_1E8r 15358
#define FSRD_SBUS_BROADCAST_IDr 15359
#define FSRD_SPARE_REGISTER_3r 15360
#define FSRD_SRD_QUAD_CTRLr 15361
#define FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr 15362
#define FSRD_SRD_QUAD_STATUSr 15363
#define FSRD_WC_UC_MEM_ACCESSr 15364
#define FSRD_WC_UC_MEM_MASK_BITMAPr 15365
#define FT_ACTION_INHIBITEDr 15366
#define FT_AGE_CONTROLr 15367
#define FT_CMDWAIT_TIMEOUTr 15368
#define FT_CNTR_FIFO_STATUSr 15369
#define FT_CNTR_RAM_CONTROLr 15370
#define FT_CNTR_SER_CONTROLr 15371
#define FT_CONFIGr 15372
#define FT_CTR_POOLr 15373
#define FT_CURRENT_TIMEr 15374
#define FT_EVENT_CONFIGr 15375
#define FT_EXPORT_FIFO_COUNTERr 15376
#define FT_EXPORT_FIFO_READ_PTRr 15377
#define FT_EXPORT_FIFO_WRITE_PTRr 15378
#define FT_FLOWS_CREATEDr 15379
#define FT_FLOWS_MISSED_TCPr 15380
#define FT_FLOWS_MISSED_UDPr 15381
#define FT_HASH_CONTROLr 15382
#define FT_HOLDWAIT_TIMEOUTr 15383
#define FT_IN_USEr 15384
#define FT_L4_INVALIDr 15385
#define FT_L4_PORTS_EXCLUDEDr 15386
#define FT_NEW_TIMEOUTr 15387
#define FT_NO_COMMANDr 15388
#define FT_PDA_CONTROLr 15389
#define FT_POLICY_TMr 15390
#define FT_RAM_CONTROLr 15391
#define FT_REFRESH_CFGr 15392
#define FT_RESULT_DA_LSr 15393
#define FT_RESULT_DA_MSr 15394
#define FT_RESULT_EXT_PORTr 15395
#define FT_RESULT_LENGTH_TYPEr 15396
#define FT_SER_CONTROLr 15397
#define FT_SYN_DATAr 15398
#define FT_UPDATE_ERRr 15399
#define FULLMULTICASTDBUFFPOINTERSENDr 15400
#define FULLMULTICASTDBUFFPOINTERSSTARTr 15401
#define FUNCTIONAL_REFRESH_ENr 15402
#define FUSE_REGS_FP_TCAM0r 15403
#define FUSE_REGS_ING_L3_NEXT_HOP_0r 15404
#define FUSE_REGS_L2_ENTRY_0r 15405
#define FUSE_REGS_L2_ENTRY_1r 15406
#define FUSE_REGS_VLAN_MAC_0r 15407
#define GCIBACKOFFCSWEIGHTSr 15408
#define GCIBACKOFFMASKr 15409
#define GCIBACKOFFRANGETHRESHOLDSr 15410
#define GCIBKFFLEVELr 15411
#define GCILEAKYBUCKETCONFIGURATIONREGISTER1r 15412
#define GCILEAKYBUCKETCONFIGURATIONREGISTER2r 15413
#define GCILINKMASKr 15414
#define GCILKYMAXOC1r 15415
#define GCIMCICNTr 15416
#define GCIMCILEAKYBUCKETCONFIGURATIONREGISTER0r 15417
#define GCPOLr 15418
#define GCTRLr 15419
#define GE0_EEE_CONFIGr 15420
#define GE0_GBODE_CELL_CNTr 15421
#define GE0_GBODE_CELL_REQ_CNTr 15422
#define GE0_GBOD_OVRFLWr 15423
#define GE0_S3MII_SPEED_DEBUGr 15424
#define GE10_GBODE_CELL_CNTr 15425
#define GE10_GBODE_CELL_REQ_CNTr 15426
#define GE10_GBOD_OVRFLWr 15427
#define GE11_GBODE_CELL_CNTr 15428
#define GE11_GBODE_CELL_REQ_CNTr 15429
#define GE11_GBOD_OVRFLWr 15430
#define GE1_EEE_CONFIGr 15431
#define GE1_GBODE_CELL_CNTr 15432
#define GE1_GBODE_CELL_REQ_CNTr 15433
#define GE1_GBOD_OVRFLWr 15434
#define GE1_S3MII_SPEED_DEBUGr 15435
#define GE2_EEE_CONFIGr 15436
#define GE2_GBODE_CELL_CNTr 15437
#define GE2_GBODE_CELL_REQ_CNTr 15438
#define GE2_GBOD_OVRFLWr 15439
#define GE2_S3MII_SPEED_DEBUGr 15440
#define GE3_EEE_CONFIGr 15441
#define GE3_GBODE_CELL_CNTr 15442
#define GE3_GBODE_CELL_REQ_CNTr 15443
#define GE3_GBOD_OVRFLWr 15444
#define GE3_S3MII_SPEED_DEBUGr 15445
#define GE4_EEE_CONFIGr 15446
#define GE4_GBODE_CELL_CNTr 15447
#define GE4_GBODE_CELL_REQ_CNTr 15448
#define GE4_GBOD_OVRFLWr 15449
#define GE4_S3MII_SPEED_DEBUGr 15450
#define GE5_EEE_CONFIGr 15451
#define GE5_GBODE_CELL_CNTr 15452
#define GE5_GBODE_CELL_REQ_CNTr 15453
#define GE5_GBOD_OVRFLWr 15454
#define GE5_S3MII_SPEED_DEBUGr 15455
#define GE6_EEE_CONFIGr 15456
#define GE6_GBODE_CELL_CNTr 15457
#define GE6_GBODE_CELL_REQ_CNTr 15458
#define GE6_GBOD_OVRFLWr 15459
#define GE6_S3MII_SPEED_DEBUGr 15460
#define GE7_EEE_CONFIGr 15461
#define GE7_GBODE_CELL_CNTr 15462
#define GE7_GBODE_CELL_REQ_CNTr 15463
#define GE7_GBOD_OVRFLWr 15464
#define GE7_S3MII_SPEED_DEBUGr 15465
#define GE8_GBODE_CELL_CNTr 15466
#define GE8_GBODE_CELL_REQ_CNTr 15467
#define GE8_GBOD_OVRFLWr 15468
#define GE9_GBODE_CELL_CNTr 15469
#define GE9_GBODE_CELL_REQ_CNTr 15470
#define GE9_GBOD_OVRFLWr 15471
#define GENERALCLEARFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr 15472
#define GENERALCLEARFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr 15473
#define GENERALCONFIGURATION0r 15474
#define GENERALCONFIGURATION1r 15475
#define GENERALCONTROLSr 15476
#define GENERALFLOWCONTROLCONFIGURATIONBDBHIGHPRIORITYr 15477
#define GENERALFLOWCONTROLCONFIGURATIONBDBLOWPRIORITYr 15478
#define GENERALPPCONFIGr 15479
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS0r 15480
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS1r 15481
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS2r 15482
#define GENERALREJECTCLEARCONFIGURATIONDBUFFS3r 15483
#define GENERALREJECTCONFIGURATIONBDBS0r 15484
#define GENERALREJECTCONFIGURATIONBDBS1r 15485
#define GENERALREJECTCONFIGURATIONBDBS2r 15486
#define GENERALREJECTCONFIGURATIONBDBS3r 15487
#define GENERALREJECTCONFIGURATIONBDS0r 15488
#define GENERALREJECTCONFIGURATIONBDS1r 15489
#define GENERALREJECTCONFIGURATIONBDS2r 15490
#define GENERALREJECTCONFIGURATIONBDS3r 15491
#define GENERALREJECTSETCONFIGURATIONDBUFFS0r 15492
#define GENERALREJECTSETCONFIGURATIONDBUFFS1r 15493
#define GENERALREJECTSETCONFIGURATIONDBUFFS2r 15494
#define GENERALREJECTSETCONFIGURATIONDBUFFS3r 15495
#define GENERALSETFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr 15496
#define GENERALSETFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr 15497
#define GENERALTRAP0_0r 15498
#define GENERALTRAP0_1r 15499
#define GENERALTRAP0_2r 15500
#define GENERALTRAP1_0r 15501
#define GENERALTRAP1_1r 15502
#define GENERALTRAP1_2r 15503
#define GENERALTRAP2_0r 15504
#define GENERALTRAP2_1r 15505
#define GENERALTRAP2_2r 15506
#define GENERALTRAP3_0r 15507
#define GENERALTRAP3_1r 15508
#define GENERALTRAP3_2r 15509
#define GENFCSTATUSVECr 15510
#define GE_EGR_PKT_DROP_CTLr 15511
#define GE_GBODE_CELL_CNTr 15512
#define GE_GBODE_CELL_REQ_CNTr 15513
#define GE_GBOD_OVRFLWr 15514
#define GE_PORT_CONFIGr 15515
#define GFMCCREDITCOUNTERr 15516
#define GFMCSHAPERCONFIGSr 15517
#define GGI_CONFIG0r 15518
#define GGI_CONFIG1r 15519
#define GGI_CONFIG2r 15520
#define GGI_CONFIG3r 15521
#define GGI_CONFIG4r 15522
#define GGI_CONFIG5r 15523
#define GGI_CONFIG6r 15524
#define GGP_NPRI_HI_DEBUGr 15525
#define GGP_NPRI_LO_DEBUGr 15526
#define GGP_PRI_HI_DEBUGr 15527
#define GGP_PRI_LO_DEBUGr 15528
#define GGP_RANK_HI_DEBUGr 15529
#define GGP_RANK_LO_DEBUGr 15530
#define GG_CI_BP_BSAr 15531
#define GG_CI_BP_BSBr 15532
#define GG_CONFIG0r 15533
#define GG_EF_TYPE_DECODEr 15534
#define GG_LOCAL_BSr 15535
#define GG_QM_BP_BSAr 15536
#define GG_QM_BP_BSBr 15537
#define GINTEr 15538
#define GINTSr 15539
#define GLBRSCTORCLOFPHPMAP_0r 15540
#define GLBRSCTORCLOFPHPMAP_1r 15541
#define GLBRSCTORCLOFPLPMAP_0r 15542
#define GLBRSCTORCLOFPLPMAP_1r 15543
#define GLBRSCTOSCHRCLHRMAPr 15544
#define GLOBALCREDITCOUNTERr 15545
#define GLOBALFLOWCONTROLSTATEr 15546
#define GLOBALFLOWSTATUSCOUNTERr 15547
#define GLOBALIQMREPORTCOUNTERr 15548
#define GLOBALREJECTSTATEr 15549
#define GLOBALRESOURCECOUNTERSr 15550
#define GLOBALRESOURCECOUNTERS2r 15551
#define GLOBALRESOURCECOUNTERSBDr 15552
#define GLOBALRESOURCEMINIMUMOCCUPANCYr 15553
#define GLOBALTIMECOUNTERCONFIGURATIONr 15554
#define GLOBAL_EMIRROR_DROP_COUNT_64r 15555
#define GLOBAL_HDRM_COUNTr 15556
#define GLOBAL_HDRM_LIMITr 15557
#define GLOBAL_MPLS_RANGE_1_LOWERr 15558
#define GLOBAL_MPLS_RANGE_1_UPPERr 15559
#define GLOBAL_MPLS_RANGE_2_LOWERr 15560
#define GLOBAL_MPLS_RANGE_2_UPPERr 15561
#define GLOBAL_SHARED_FILL_STATE_CONFIGr 15562
#define GLOBAL_SP_WRED_AVG_QSIZEr 15563
#define GLOBAL_SP_WRED_CONFIGr 15564
#define GLOBAL_TIMER_ACTIVATION_REGISTERr 15565
#define GLOBAL_TIMER_CONFIGURATION_REGISTERr 15566
#define GLOBAL_WREDAVGQSIZE_CELLr 15567
#define GLOBAL_WREDAVGQSIZE_PACKETr 15568
#define GLOBAL_WREDCONFIG_CELLr 15569
#define GLOBAL_WREDCONFIG_ECCPr 15570
#define GLOBAL_WREDCONFIG_PACKETr 15571
#define GLOBAL_WREDPARAM_CELLr 15572
#define GLOBAL_WREDPARAM_END_CELLr 15573
#define GLOBAL_WREDPARAM_NONTCP_CELLr 15574
#define GLOBAL_WREDPARAM_NONTCP_PACKETr 15575
#define GLOBAL_WREDPARAM_PACKETr 15576
#define GLOBAL_WREDPARAM_PRI0_END_CELLr 15577
#define GLOBAL_WREDPARAM_PRI0_START_CELLr 15578
#define GLOBAL_WREDPARAM_RED_CELLr 15579
#define GLOBAL_WREDPARAM_RED_END_CELLr 15580
#define GLOBAL_WREDPARAM_RED_PACKETr 15581
#define GLOBAL_WREDPARAM_RED_START_CELLr 15582
#define GLOBAL_WREDPARAM_START_CELLr 15583
#define GLOBAL_WREDPARAM_YELLOW_CELLr 15584
#define GLOBAL_WREDPARAM_YELLOW_END_CELLr 15585
#define GLOBAL_WREDPARAM_YELLOW_PACKETr 15586
#define GLOBAL_WREDPARAM_YELLOW_START_CELLr 15587
#define GLOBAL_WRED_AVG_QSIZE_BUFFEREr 15588
#define GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r 15589
#define GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r 15590
#define GLOBAL_WRED_AVG_QSIZE_BUFFERIr 15591
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr 15592
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r 15593
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r 15594
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr 15595
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr 15596
#define GLOBAL_WRED_AVG_QSIZE_QENTRYr 15597
#define GLOBAL_WRED_CONFIG_BUFFEREr 15598
#define GLOBAL_WRED_CONFIG_BUFFERE_POOL0r 15599
#define GLOBAL_WRED_CONFIG_BUFFERE_POOL1r 15600
#define GLOBAL_WRED_CONFIG_BUFFERIr 15601
#define GLOBAL_WRED_CONFIG_QENTRYr 15602
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr 15603
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r 15604
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r 15605
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr 15606
#define GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr 15607
#define GLOBAL_WRED_DROP_THD_TCP_BUFFEREr 15608
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r 15609
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r 15610
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERIr 15611
#define GLOBAL_WRED_DROP_THD_TCP_QENTRYr 15612
#define GLOBAL_WRED_THD_0_ECCPr 15613
#define GLOBAL_WRED_THD_1_ECCPr 15614
#define GMAC0_BISTSTATUSr 15615
#define GMAC0_CLOCKCONTROLSTATUSr 15616
#define GMAC0_DEVCONTROLr 15617
#define GMAC0_DEVSTATUSr 15618
#define GMAC0_FIFOACCESSADDRr 15619
#define GMAC0_FIFOACCESSBYTEr 15620
#define GMAC0_FIFOACCESSDATAr 15621
#define GMAC0_FLOWCNTL_THr 15622
#define GMAC0_GMACIDLE_CNT_THr 15623
#define GMAC0_GPIOOUTPUTENr 15624
#define GMAC0_GPIOSELECTr 15625
#define GMAC0_GPTIMERr 15626
#define GMAC0_INTMASKr 15627
#define GMAC0_INTRCVLAZYr 15628
#define GMAC0_INTSTATUSr 15629
#define GMAC0_MEMORYECCSTATUSr 15630
#define GMAC0_PHYACCESSr 15631
#define GMAC0_PHYCONTROLr 15632
#define GMAC0_POWERCONTROLr 15633
#define GMAC0_RCVADDR_HIGHr 15634
#define GMAC0_RCVADDR_LOWr 15635
#define GMAC0_RCVCONTROLr 15636
#define GMAC0_RCVPTRr 15637
#define GMAC0_RCVSTATUS0r 15638
#define GMAC0_RCVSTATUS1r 15639
#define GMAC0_RXQCONTROLr 15640
#define GMAC0_RXSACHANGESr 15641
#define GMAC0_RXUNICASTPKTSr 15642
#define GMAC0_RX_64r 15643
#define GMAC0_RX_1024_1522r 15644
#define GMAC0_RX_128_255r 15645
#define GMAC0_RX_1523_2047r 15646
#define GMAC0_RX_2048_4095r 15647
#define GMAC0_RX_256_511r 15648
#define GMAC0_RX_4096_8191r 15649
#define GMAC0_RX_512_1023r 15650
#define GMAC0_RX_65_127r 15651
#define GMAC0_RX_8192_MAXr 15652
#define GMAC0_RX_ALIGNr 15653
#define GMAC0_RX_ALL_OCTETS_HIr 15654
#define GMAC0_RX_ALL_OCTETS_LOr 15655
#define GMAC0_RX_ALL_PKTSr 15656
#define GMAC0_RX_BRDCASTr 15657
#define GMAC0_RX_CNTRLr 15658
#define GMAC0_RX_CRCr 15659
#define GMAC0_RX_CRC_ALIGNr 15660
#define GMAC0_RX_DROPr 15661
#define GMAC0_RX_FRAGr 15662
#define GMAC0_RX_GD_OCTETS_HIr 15663
#define GMAC0_RX_GD_OCTETS_LOr 15664
#define GMAC0_RX_GD_PKTSr 15665
#define GMAC0_RX_JABr 15666
#define GMAC0_RX_MULTr 15667
#define GMAC0_RX_OVRr 15668
#define GMAC0_RX_PAUSr 15669
#define GMAC0_RX_SYMr 15670
#define GMAC0_RX_UNDr 15671
#define GMAC0_SERDESCONTROLr 15672
#define GMAC0_SERDESSTATUS0r 15673
#define GMAC0_SERDESSTATUS1r 15674
#define GMAC0_TXARB_WRR_THr 15675
#define GMAC0_TXQCONTROLr 15676
#define GMAC0_TXQOSQ0OCTET_HIr 15677
#define GMAC0_TXQOSQ0OCTET_LOr 15678
#define GMAC0_TXQOSQ0PKTr 15679
#define GMAC0_TXQOSQ1OCTET_HIr 15680
#define GMAC0_TXQOSQ1OCTET_LOr 15681
#define GMAC0_TXQOSQ1PKTr 15682
#define GMAC0_TXQOSQ2OCTET_HIr 15683
#define GMAC0_TXQOSQ2OCTET_LOr 15684
#define GMAC0_TXQOSQ2PKTr 15685
#define GMAC0_TXQOSQ3OCTET_HIr 15686
#define GMAC0_TXQOSQ3OCTET_LOr 15687
#define GMAC0_TXQOSQ3PKTr 15688
#define GMAC0_TXQRXQMEMORYCONTROLr 15689
#define GMAC0_TXUNICASTPKTr 15690
#define GMAC0_TX_64r 15691
#define GMAC0_TX_1024_1522r 15692
#define GMAC0_TX_128_255r 15693
#define GMAC0_TX_1523_2047r 15694
#define GMAC0_TX_1_COLr 15695
#define GMAC0_TX_2048_4095r 15696
#define GMAC0_TX_256_511r 15697
#define GMAC0_TX_4096_8191r 15698
#define GMAC0_TX_512_1023r 15699
#define GMAC0_TX_65_127r 15700
#define GMAC0_TX_8192_MAXr 15701
#define GMAC0_TX_ALL_OCTETS_HIr 15702
#define GMAC0_TX_ALL_OCTETS_LOr 15703
#define GMAC0_TX_ALL_PKTSr 15704
#define GMAC0_TX_BRDCASTr 15705
#define GMAC0_TX_COLr 15706
#define GMAC0_TX_CRSr 15707
#define GMAC0_TX_DEFr 15708
#define GMAC0_TX_EX_COLr 15709
#define GMAC0_TX_FRAGr 15710
#define GMAC0_TX_GD_OCTETS_HIr 15711
#define GMAC0_TX_GD_OCTETS_LOr 15712
#define GMAC0_TX_GD_PKTSr 15713
#define GMAC0_TX_JABr 15714
#define GMAC0_TX_LATEr 15715
#define GMAC0_TX_MULTr 15716
#define GMAC0_TX_M_COLr 15717
#define GMAC0_TX_OVERr 15718
#define GMAC0_TX_PAUSr 15719
#define GMAC0_TX_UNDERRUNr 15720
#define GMAC0_XMTADDR_HIGH_0r 15721
#define GMAC0_XMTADDR_LOW_0r 15722
#define GMAC0_XMTCONTROL_0r 15723
#define GMAC0_XMTPTR_0r 15724
#define GMAC0_XMTSTATUS0_0r 15725
#define GMAC0_XMTSTATUS1_0r 15726
#define GMAC1_BISTSTATUSr 15727
#define GMAC1_CLOCKCONTROLSTATUSr 15728
#define GMAC1_DEVCONTROLr 15729
#define GMAC1_DEVSTATUSr 15730
#define GMAC1_FIFOACCESSADDRr 15731
#define GMAC1_FIFOACCESSBYTEr 15732
#define GMAC1_FIFOACCESSDATAr 15733
#define GMAC1_FLOWCNTL_THr 15734
#define GMAC1_GMACIDLE_CNT_THr 15735
#define GMAC1_GPIOOUTPUTENr 15736
#define GMAC1_GPIOSELECTr 15737
#define GMAC1_GPTIMERr 15738
#define GMAC1_INTMASKr 15739
#define GMAC1_INTRCVLAZYr 15740
#define GMAC1_INTSTATUSr 15741
#define GMAC1_MEMORYECCSTATUSr 15742
#define GMAC1_PHYACCESSr 15743
#define GMAC1_PHYCONTROLr 15744
#define GMAC1_POWERCONTROLr 15745
#define GMAC1_RCVADDR_HIGHr 15746
#define GMAC1_RCVADDR_LOWr 15747
#define GMAC1_RCVCONTROLr 15748
#define GMAC1_RCVPTRr 15749
#define GMAC1_RCVSTATUS0r 15750
#define GMAC1_RCVSTATUS1r 15751
#define GMAC1_RXQCONTROLr 15752
#define GMAC1_RXSACHANGESr 15753
#define GMAC1_RXUNICASTPKTSr 15754
#define GMAC1_RX_64r 15755
#define GMAC1_RX_1024_1522r 15756
#define GMAC1_RX_128_255r 15757
#define GMAC1_RX_1523_2047r 15758
#define GMAC1_RX_2048_4095r 15759
#define GMAC1_RX_256_511r 15760
#define GMAC1_RX_4096_8191r 15761
#define GMAC1_RX_512_1023r 15762
#define GMAC1_RX_65_127r 15763
#define GMAC1_RX_8192_MAXr 15764
#define GMAC1_RX_ALIGNr 15765
#define GMAC1_RX_ALL_OCTETS_HIr 15766
#define GMAC1_RX_ALL_OCTETS_LOr 15767
#define GMAC1_RX_ALL_PKTSr 15768
#define GMAC1_RX_BRDCASTr 15769
#define GMAC1_RX_CNTRLr 15770
#define GMAC1_RX_CRCr 15771
#define GMAC1_RX_CRC_ALIGNr 15772
#define GMAC1_RX_DROPr 15773
#define GMAC1_RX_FRAGr 15774
#define GMAC1_RX_GD_OCTETS_HIr 15775
#define GMAC1_RX_GD_OCTETS_LOr 15776
#define GMAC1_RX_GD_PKTSr 15777
#define GMAC1_RX_JABr 15778
#define GMAC1_RX_MULTr 15779
#define GMAC1_RX_OVRr 15780
#define GMAC1_RX_PAUSr 15781
#define GMAC1_RX_SYMr 15782
#define GMAC1_RX_UNDr 15783
#define GMAC1_SERDESCONTROLr 15784
#define GMAC1_SERDESSTATUS0r 15785
#define GMAC1_SERDESSTATUS1r 15786
#define GMAC1_TXARB_WRR_THr 15787
#define GMAC1_TXQCONTROLr 15788
#define GMAC1_TXQOSQ0OCTET_HIr 15789
#define GMAC1_TXQOSQ0OCTET_LOr 15790
#define GMAC1_TXQOSQ0PKTr 15791
#define GMAC1_TXQOSQ1OCTET_HIr 15792
#define GMAC1_TXQOSQ1OCTET_LOr 15793
#define GMAC1_TXQOSQ1PKTr 15794
#define GMAC1_TXQOSQ2OCTET_HIr 15795
#define GMAC1_TXQOSQ2OCTET_LOr 15796
#define GMAC1_TXQOSQ2PKTr 15797
#define GMAC1_TXQOSQ3OCTET_HIr 15798
#define GMAC1_TXQOSQ3OCTET_LOr 15799
#define GMAC1_TXQOSQ3PKTr 15800
#define GMAC1_TXQRXQMEMORYCONTROLr 15801
#define GMAC1_TXUNICASTPKTr 15802
#define GMAC1_TX_64r 15803
#define GMAC1_TX_1024_1522r 15804
#define GMAC1_TX_128_255r 15805
#define GMAC1_TX_1523_2047r 15806
#define GMAC1_TX_1_COLr 15807
#define GMAC1_TX_2048_4095r 15808
#define GMAC1_TX_256_511r 15809
#define GMAC1_TX_4096_8191r 15810
#define GMAC1_TX_512_1023r 15811
#define GMAC1_TX_65_127r 15812
#define GMAC1_TX_8192_MAXr 15813
#define GMAC1_TX_ALL_OCTETS_HIr 15814
#define GMAC1_TX_ALL_OCTETS_LOr 15815
#define GMAC1_TX_ALL_PKTSr 15816
#define GMAC1_TX_BRDCASTr 15817
#define GMAC1_TX_COLr 15818
#define GMAC1_TX_CRSr 15819
#define GMAC1_TX_DEFr 15820
#define GMAC1_TX_EX_COLr 15821
#define GMAC1_TX_FRAGr 15822
#define GMAC1_TX_GD_OCTETS_HIr 15823
#define GMAC1_TX_GD_OCTETS_LOr 15824
#define GMAC1_TX_GD_PKTSr 15825
#define GMAC1_TX_JABr 15826
#define GMAC1_TX_LATEr 15827
#define GMAC1_TX_MULTr 15828
#define GMAC1_TX_M_COLr 15829
#define GMAC1_TX_OVERr 15830
#define GMAC1_TX_PAUSr 15831
#define GMAC1_TX_UNDERRUNr 15832
#define GMAC1_XMTADDR_HIGH_0r 15833
#define GMAC1_XMTADDR_LOW_0r 15834
#define GMAC1_XMTCONTROL_0r 15835
#define GMAC1_XMTPTR_0r 15836
#define GMAC1_XMTSTATUS0_0r 15837
#define GMAC1_XMTSTATUS1_0r 15838
#define GMACC0r 15839
#define GMACC1r 15840
#define GMACC2r 15841
#define GMHIGHBANKr 15842
#define GMII_CONFIG1r 15843
#define GMII_CONFIG2r 15844
#define GMII_EEE_DELAY_ENTRY_TIMERr 15845
#define GMII_EEE_WAKE_TIMERr 15846
#define GMLOWBANKr 15847
#define GMMEMWARMUPr 15848
#define GOODREPLIESCOUNTERr 15849
#define GPCSCr 15850
#define GPORT_CNTMAXSIZEr 15851
#define GPORT_CONFIGr 15852
#define GPORT_DROP_ON_WRONG_SOP_S0_CNTr 15853
#define GPORT_DROP_ON_WRONG_SOP_S1_CNTr 15854
#define GPORT_DROP_ON_WRONG_SOP_S3_CNTr 15855
#define GPORT_DROP_ON_WRONG_SOP_S4_CNTr 15856
#define GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 15857
#define GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 15858
#define GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 15859
#define GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 15860
#define GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 15861
#define GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 15862
#define GPORT_EXTRA_SERDES_CTLr 15863
#define GPORT_FORCE_DOUBLE_BIT_ERRORr 15864
#define GPORT_FORCE_SINGLE_BIT_ERRORr 15865
#define GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr 15866
#define GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr 15867
#define GPORT_INTR_ENABLEr 15868
#define GPORT_INTR_STATUSr 15869
#define GPORT_LINK_STATUS_TO_CMICr 15870
#define GPORT_MAC_CRS_SELr 15871
#define GPORT_MODE_REGr 15872
#define GPORT_PARITY_CONTROLr 15873
#define GPORT_RSV_MASKr 15874
#define GPORT_RX_EEE_LPI_DURATION_COUNTERr 15875
#define GPORT_RX_EEE_LPI_EVENT_COUNTERr 15876
#define GPORT_SERDES_CTLr 15877
#define GPORT_SGNDET_EARLYCRSr 15878
#define GPORT_SGN_DET_SELr 15879
#define GPORT_SOP_S0r 15880
#define GPORT_SOP_S1r 15881
#define GPORT_SOP_S3r 15882
#define GPORT_SOP_S4r 15883
#define GPORT_STAT_UPDATE_MASKr 15884
#define GPORT_SW_FLOW_CONTROLr 15885
#define GPORT_TPIDr 15886
#define GPORT_TS_TIMER_31_0_REGr 15887
#define GPORT_TS_TIMER_47_32_REGr 15888
#define GPORT_TX_EEE_LPI_DURATION_COUNTERr 15889
#define GPORT_TX_EEE_LPI_EVENT_COUNTERr 15890
#define GPORT_UMAC_CONTROLr 15891
#define GR64r 15892
#define GR127r 15893
#define GR255r 15894
#define GR511r 15895
#define GR1023r 15896
#define GR1518r 15897
#define GR2047r 15898
#define GR4095r 15899
#define GR9216r 15900
#define GR16383r 15901
#define GRALNr 15902
#define GRBCAr 15903
#define GRBYTr 15904
#define GRCDEr 15905
#define GREETHTYPECUSTOMr 15906
#define GREETHTYPEIPV4r 15907
#define GREETHTYPEIPV6r 15908
#define GREETHTYPEMPLSr 15909
#define GRFCRr 15910
#define GRFCSr 15911
#define GRFLRr 15912
#define GRFRGr 15913
#define GRJBRr 15914
#define GRMCAr 15915
#define GRMGVr 15916
#define GRMTUEr 15917
#define GRNTBYTESSET0r 15918
#define GRNTBYTESSET1r 15919
#define GROVRr 15920
#define GRPKTr 15921
#define GRPOKr 15922
#define GRRBYTr 15923
#define GRRPKTr 15924
#define GRUCr 15925
#define GRUNDr 15926
#define GRXCFr 15927
#define GRXPFr 15928
#define GRXPPr 15929
#define GRXUOr 15930
#define GRX_EEE_LPI_DURATION_COUNTERr 15931
#define GRX_EEE_LPI_EVENT_COUNTERr 15932
#define GSA0r 15933
#define GSA1r 15934
#define GSBU_OVERSUB_FC_CONFIG1r 15935
#define GT64r 15936
#define GT127r 15937
#define GT255r 15938
#define GT511r 15939
#define GT1023r 15940
#define GT1518r 15941
#define GT2047r 15942
#define GT4095r 15943
#define GT9216r 15944
#define GT16383r 15945
#define GTBCAr 15946
#define GTBYTr 15947
#define GTDFRr 15948
#define GTEDFr 15949
#define GTFCSr 15950
#define GTFRGr 15951
#define GTJBRr 15952
#define GTLCLr 15953
#define GTMCAr 15954
#define GTMCLr 15955
#define GTMGVr 15956
#define GTNCLr 15957
#define GTOVRr 15958
#define GTPKTr 15959
#define GTPOKr 15960
#define GTSCLr 15961
#define GTUCr 15962
#define GTXCFr 15963
#define GTXCLr 15964
#define GTXPFr 15965
#define GTXPPr 15966
#define GTX_EEE_LPI_DURATION_COUNTERr 15967
#define GTX_EEE_LPI_EVENT_COUNTERr 15968
#define GXPORT_LAG_FAILOVER_CONFIGr 15969
#define GXPORT_LAG_FAILOVER_STATUSr 15970
#define HASH_CONTROLr 15971
#define HASH_TABLE_PARITY_CONTROLr 15972
#define HCFC_ERRr 15973
#define HDR_CAPTURE_CONTROLr 15974
#define HDR_CAPTURE_DATAr 15975
#define HDR_CAPTURE_MDATA0r 15976
#define HDR_CAPTURE_MDATA1r 15977
#define HEADERSTACKEXCEEDPROGRAMADDRESSr 15978
#define HEAD_PKT_LEN_ERR_QUEUE_CAPTr 15979
#define HEAD_PKT_LEN_ERR_STATUSr 15980
#define HEAD_PKT_LEN_ERR_STATUS_MASKr 15981
#define HES_L0_CONFIGr 15982
#define HES_PORT_CONFIGr 15983
#define HES_Q_COSMASKr 15984
#define HES_Q_COSWEIGHTSr 15985
#define HES_Q_MINSPr 15986
#define HES_Q_WERRCOUNTr 15987
#define HG_COUNTERS_PARITY_CONTROLr 15988
#define HG_COUNTERS_PARITY_STATUS_INTRr 15989
#define HG_COUNTERS_PARITY_STATUS_NACKr 15990
#define HG_EH_CONTROLr 15991
#define HG_LOOKUP_DESTINATIONr 15992
#define HG_TRUNK_BITMAPr 15993
#define HG_TRUNK_BITMAP_64r 15994
#define HG_TRUNK_FAILOVER_ENABLEr 15995
#define HG_TRUNK_FAILOVER_ENABLE_64r 15996
#define HG_TRUNK_GROUPr 15997
#define HG_TRUNK_GROUP_HIr 15998
#define HIGHPRIORITYDQCQDEPTHCONFIG1r 15999
#define HIGHPRIORITYDQCQDEPTHCONFIG2r 16000
#define HIGH_SPEED_PORT_BMP_0r 16001
#define HIGH_SPEED_PORT_BMP_1r 16002
#define HIGIG_BITMAPr 16003
#define HIGIG_BITMAP_64r 16004
#define HIGIG_TRUNK_CONTROLr 16005
#define HIGIG_TRUNK_CONTROL_64r 16006
#define HIGIG_TRUNK_GROUPr 16007
#define HOLCOS0MINXQCNTr 16008
#define HOLCOS1MINXQCNTr 16009
#define HOLCOS2MINXQCNTr 16010
#define HOLCOS3MINXQCNTr 16011
#define HOLCOSCELLMAXLIMITr 16012
#define HOLCOSMINXQCNTr 16013
#define HOLCOSPKTRESETLIMITr 16014
#define HOLCOSPKTSETLIMITr 16015
#define HOLCOSSTATUSr 16016
#define HOLCOSSTATUS_HIr 16017
#define HOLDr 16018
#define HOLDROP_PKT_CNTr 16019
#define HOLD_COS0r 16020
#define HOLD_COS1r 16021
#define HOLD_COS2r 16022
#define HOLD_COS3r 16023
#define HOLD_COS4r 16024
#define HOLD_COS5r 16025
#define HOLD_COS6r 16026
#define HOLD_COS7r 16027
#define HOLD_COS0_Xr 16028
#define HOLD_COS0_Yr 16029
#define HOLD_COS1_Xr 16030
#define HOLD_COS1_Yr 16031
#define HOLD_COS2_Xr 16032
#define HOLD_COS2_Yr 16033
#define HOLD_COS3_Xr 16034
#define HOLD_COS3_Yr 16035
#define HOLD_COS4_Xr 16036
#define HOLD_COS4_Yr 16037
#define HOLD_COS5_Xr 16038
#define HOLD_COS5_Yr 16039
#define HOLD_COS6_Xr 16040
#define HOLD_COS6_Yr 16041
#define HOLD_COS7_Xr 16042
#define HOLD_COS7_Yr 16043
#define HOLD_COS_PORT_SELECTr 16044
#define HOLD_COS_QMr 16045
#define HOLD_COS_QM_Xr 16046
#define HOLD_COS_QM_Yr 16047
#define HOLD_COS_SCr 16048
#define HOLD_COS_SC_Xr 16049
#define HOLD_COS_SC_Yr 16050
#define HOLD_Xr 16051
#define HOLD_Yr 16052
#define HOL_DROPr 16053
#define HOL_STAT_BMAPr 16054
#define HOL_STAT_BMAP_HIr 16055
#define HOL_STAT_CPUr 16056
#define HOL_STAT_PORTr 16057
#define HPTE_ECC_ERROR0r 16058
#define HPTE_ECC_ERROR0_MASKr 16059
#define HPTE_ECC_STATUS0r 16060
#define HPTE_ECC_STATUS1r 16061
#define HPTE_ECC_STATUS2r 16062
#define HRPORTEN_REGISTER_1r 16063
#define HRPORTEN_REGISTER_2r 16064
#define HRPORTEN_REGISTER_3r 16065
#define HR_FLOW_CONTROL_MASK_0_1r 16066
#define HR_FLOW_CONTROL_MASK_2_3r 16067
#define HSP_CONFIGr 16068
#define HSP_EMPTY_STATUS_P0r 16069
#define HSP_EMPTY_STATUS_P1r 16070
#define HSP_EN_COR_ERR_RPTr 16071
#define HSP_MEMORY_TMr 16072
#define HSP_PIPEX_SPECIAL_CONFIGr 16073
#define HSP_PIPEY_SPECIAL_CONFIGr 16074
#define HSP_SCHED_GLOBAL_CONFIGr 16075
#define HSP_SCHED_L0_NODE_CONFIGr 16076
#define HSP_SCHED_L0_NODE_CONNECTION_CONFIGr 16077
#define HSP_SCHED_L0_NODE_WEIGHTr 16078
#define HSP_SCHED_L1_NODE_CONFIGr 16079
#define HSP_SCHED_L1_NODE_WEIGHTr 16080
#define HSP_SCHED_L2_MC_QUEUE_CONFIGr 16081
#define HSP_SCHED_L2_MC_QUEUE_WEIGHTr 16082
#define HSP_SCHED_L2_UC_QUEUE_CONFIGr 16083
#define HSP_SCHED_L2_UC_QUEUE_WEIGHTr 16084
#define HSP_SCHED_PORT_CONFIGr 16085
#define IARB_DBGCTRLr 16086
#define IARB_DEBUGr 16087
#define IARB_ECC_ERRORr 16088
#define IARB_ECC_ERROR_MASKr 16089
#define IARB_EN_COR_ERR_RPTr 16090
#define IARB_ERRORr 16091
#define IARB_ERROR_MASKr 16092
#define IARB_HDR_ECC_CONTROLr 16093
#define IARB_HDR_ECC_STATUS_INTRr 16094
#define IARB_HW_CONTROLr 16095
#define IARB_IL_ECC_STATUSr 16096
#define IARB_LEARN_CONTROLr 16097
#define IARB_LEARN_FIFO_ECC_CONTROLr 16098
#define IARB_OAM_REFRESH_CONTROLr 16099
#define IARB_OLP_CONFIGr 16100
#define IARB_OLP_CONFIG_1r 16101
#define IARB_PDU_ECC_STATUSr 16102
#define IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr 16103
#define IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr 16104
#define IARB_PKT_ECC_CONTROLr 16105
#define IARB_PKT_ECC_STATUS_INTRr 16106
#define IARB_REGS_DEBUGr 16107
#define IARB_SBUS_TIMERr 16108
#define IARB_SER_CONTROLr 16109
#define IARB_TDM_CONTROLr 16110
#define IARB_TDM_MAPr 16111
#define IBCASTr 16112
#define IBCAST_BLOCK_MASKr 16113
#define IBCAST_BLOCK_MASK_64r 16114
#define IBCAST_BLOCK_MASK_HIr 16115
#define IBOD_BOD_FIFO_CONTROLr 16116
#define IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16117
#define IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16118
#define IBOD_CL0_FIFO_ECC_STATUS_INTRr 16119
#define IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16120
#define IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16121
#define IBOD_CL1_FIFO_ECC_STATUS_INTRr 16122
#define IBOD_CL2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16123
#define IBOD_CL2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16124
#define IBOD_CL2_FIFO_ECC_STATUS_INTRr 16125
#define IBOD_CLK_SHUTDOWNr 16126
#define IBOD_FIFO_EMPTYr 16127
#define IBOD_FIFO_FULL_ERR_STATUSr 16128
#define IBOD_INTR_MASKr 16129
#define IBOD_INTR_STATUSr 16130
#define IBOD_MEM_STBYr 16131
#define IBOD_MOOSE_CLP0_CTRLr 16132
#define IBOD_MOOSE_CLP0_MH_0r 16133
#define IBOD_MOOSE_CLP0_MH_1r 16134
#define IBOD_MOOSE_CLP0_MH_2r 16135
#define IBOD_MOOSE_CLP0_MH_3r 16136
#define IBOD_MOOSE_CLP0_SHr 16137
#define IBOD_MOOSE_CLP0_TSr 16138
#define IBOD_MOOSE_CLP1_CTRLr 16139
#define IBOD_MOOSE_CLP1_MH_0r 16140
#define IBOD_MOOSE_CLP1_MH_1r 16141
#define IBOD_MOOSE_CLP1_MH_2r 16142
#define IBOD_MOOSE_CLP1_MH_3r 16143
#define IBOD_MOOSE_CLP1_SHr 16144
#define IBOD_MOOSE_CLP1_TSr 16145
#define IBOD_MOOSE_XLP0_CTRLr 16146
#define IBOD_MOOSE_XLP0_MH_0r 16147
#define IBOD_MOOSE_XLP0_MH_1r 16148
#define IBOD_MOOSE_XLP0_MH_2r 16149
#define IBOD_MOOSE_XLP0_MH_3r 16150
#define IBOD_MOOSE_XLP0_SHr 16151
#define IBOD_MOOSE_XLP0_TSr 16152
#define IBOD_MOOSE_XLP1_CTRLr 16153
#define IBOD_MOOSE_XLP1_MH_0r 16154
#define IBOD_MOOSE_XLP1_MH_1r 16155
#define IBOD_MOOSE_XLP1_MH_2r 16156
#define IBOD_MOOSE_XLP1_MH_3r 16157
#define IBOD_MOOSE_XLP1_SHr 16158
#define IBOD_MOOSE_XLP1_TSr 16159
#define IBOD_MOOSE_XTP0_CTRLr 16160
#define IBOD_MOOSE_XTP0_MH_0r 16161
#define IBOD_MOOSE_XTP0_MH_1r 16162
#define IBOD_MOOSE_XTP0_MH_2r 16163
#define IBOD_MOOSE_XTP0_MH_3r 16164
#define IBOD_MOOSE_XTP0_SHr 16165
#define IBOD_MOOSE_XTP0_TSr 16166
#define IBOD_MOOSE_XTP1_CTRLr 16167
#define IBOD_MOOSE_XTP1_MH_0r 16168
#define IBOD_MOOSE_XTP1_MH_1r 16169
#define IBOD_MOOSE_XTP1_MH_2r 16170
#define IBOD_MOOSE_XTP1_MH_3r 16171
#define IBOD_MOOSE_XTP1_SHr 16172
#define IBOD_MOOSE_XTP1_TSr 16173
#define IBOD_MOOSE_XTP2_CTRLr 16174
#define IBOD_MOOSE_XTP2_MH_0r 16175
#define IBOD_MOOSE_XTP2_MH_1r 16176
#define IBOD_MOOSE_XTP2_MH_2r 16177
#define IBOD_MOOSE_XTP2_MH_3r 16178
#define IBOD_MOOSE_XTP2_SHr 16179
#define IBOD_MOOSE_XTP2_TSr 16180
#define IBOD_MOOSE_XTP3_CTRLr 16181
#define IBOD_MOOSE_XTP3_MH_0r 16182
#define IBOD_MOOSE_XTP3_MH_1r 16183
#define IBOD_MOOSE_XTP3_MH_2r 16184
#define IBOD_MOOSE_XTP3_MH_3r 16185
#define IBOD_MOOSE_XTP3_SHr 16186
#define IBOD_MOOSE_XTP3_TSr 16187
#define IBOD_XL0_FIFO_ECC_STATUS_INTRr 16188
#define IBOD_XL1_FIFO_ECC_STATUS_INTRr 16189
#define IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLDr 16190
#define IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16191
#define IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16192
#define IBOD_XT0_FIFO_ECC_STATUS_INTRr 16193
#define IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16194
#define IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16195
#define IBOD_XT1_FIFO_ECC_STATUS_INTRr 16196
#define IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16197
#define IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16198
#define IBOD_XT2_FIFO_ECC_STATUS_INTRr 16199
#define IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr 16200
#define IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr 16201
#define IBOD_XT3_FIFO_ECC_STATUS_INTRr 16202
#define IBPBKPSTATUSr 16203
#define IBPBKPSTATUS_HIr 16204
#define IBPCELLCOUNTr 16205
#define IBPCELLSETLIMITr 16206
#define IBPDISCARDSETLIMITr 16207
#define IBPDISCSTATUSr 16208
#define IBPDISCSTATUS_HIr 16209
#define IBPPKTCOUNTr 16210
#define IBPPKTSETLIMITr 16211
#define IBP_DROP_PKT_CNTr 16212
#define ICFG_EN_COR_ERR_RPTr 16213
#define ICFG_SER_CONTROLr 16214
#define ICHCTL_CHID_0r 16215
#define ICHCTL_CHID_1r 16216
#define ICHCTL_CHID_2r 16217
#define ICHCTL_CHID_3r 16218
#define ICHCTL_CHID_4r 16219
#define ICHCTL_CHID_5r 16220
#define ICHCTL_CHID_6r 16221
#define ICHCTL_CHID_7r 16222
#define ICHCTL_CHID_8r 16223
#define ICHCTL_CHID_9r 16224
#define ICHCTL_CHID_10r 16225
#define ICHCTL_CHID_11r 16226
#define ICHCTL_CHID_12r 16227
#define ICHCTL_CHID_13r 16228
#define ICHCTL_CHID_14r 16229
#define ICHCTL_CHID_15r 16230
#define ICHCTL_CHID_16r 16231
#define ICHCTL_CHID_17r 16232
#define ICHCTL_CHID_18r 16233
#define ICHCTL_CHID_19r 16234
#define ICHCTL_CHID_20r 16235
#define ICHCTL_CHID_21r 16236
#define ICHCTL_CHID_22r 16237
#define ICHCTL_CHID_23r 16238
#define ICHCTL_CHID_24r 16239
#define ICHCTL_CHID_25r 16240
#define ICHCTL_CHID_26r 16241
#define ICHCTL_CHID_27r 16242
#define ICHCTL_CHID_28r 16243
#define ICHCTL_CHID_29r 16244
#define ICHCTL_CHID_30r 16245
#define ICHCTL_CHID_31r 16246
#define ICHCTL_CHID_32r 16247
#define ICHCTL_CHID_33r 16248
#define ICHCTL_CHID_34r 16249
#define ICHCTL_CHID_35r 16250
#define ICHCTL_CHID_36r 16251
#define ICHCTL_CHID_37r 16252
#define ICHCTL_CHID_38r 16253
#define ICHCTL_CHID_39r 16254
#define ICHCTL_CHID_40r 16255
#define ICHCTL_CHID_41r 16256
#define ICHCTL_CHID_42r 16257
#define ICHCTL_CHID_43r 16258
#define ICHCTL_CHID_44r 16259
#define ICHCTL_CHID_45r 16260
#define ICHCTL_CHID_46r 16261
#define ICHCTL_CHID_47r 16262
#define ICHCTL_CHID_48r 16263
#define ICHCTL_CHID_49r 16264
#define ICHCTL_CHID_50r 16265
#define ICHCTL_CHID_51r 16266
#define ICHCTL_CHID_52r 16267
#define ICHCTL_CHID_53r 16268
#define ICHCTL_CHID_54r 16269
#define ICHCTL_CHID_55r 16270
#define ICHCTL_CHID_56r 16271
#define ICHCTL_CHID_57r 16272
#define ICHCTL_CHID_58r 16273
#define ICHCTL_CHID_59r 16274
#define ICHCTL_CHID_60r 16275
#define ICHCTL_CHID_61r 16276
#define ICHCTL_CHID_62r 16277
#define ICHCTL_CHID_63r 16278
#define ICMAP0_CID_0r 16279
#define ICMAP0_CID_1r 16280
#define ICMAP0_CID_2r 16281
#define ICMAP0_CID_3r 16282
#define ICMAP0_CID_4r 16283
#define ICMAP0_CID_5r 16284
#define ICMAP0_CID_6r 16285
#define ICMAP0_CID_7r 16286
#define ICMAP0_CID_8r 16287
#define ICMAP0_CID_9r 16288
#define ICMAP0_CID_10r 16289
#define ICMAP0_CID_11r 16290
#define ICMAP0_CID_12r 16291
#define ICMAP0_CID_13r 16292
#define ICMAP0_CID_14r 16293
#define ICMAP0_CID_15r 16294
#define ICMAP10_CID_0r 16295
#define ICMAP10_CID_1r 16296
#define ICMAP10_CID_2r 16297
#define ICMAP10_CID_3r 16298
#define ICMAP10_CID_4r 16299
#define ICMAP10_CID_5r 16300
#define ICMAP10_CID_6r 16301
#define ICMAP10_CID_7r 16302
#define ICMAP10_CID_8r 16303
#define ICMAP10_CID_9r 16304
#define ICMAP10_CID_10r 16305
#define ICMAP10_CID_11r 16306
#define ICMAP10_CID_12r 16307
#define ICMAP10_CID_13r 16308
#define ICMAP10_CID_14r 16309
#define ICMAP10_CID_15r 16310
#define ICMAP11_CID_0r 16311
#define ICMAP11_CID_1r 16312
#define ICMAP11_CID_2r 16313
#define ICMAP11_CID_3r 16314
#define ICMAP11_CID_4r 16315
#define ICMAP11_CID_5r 16316
#define ICMAP11_CID_6r 16317
#define ICMAP11_CID_7r 16318
#define ICMAP11_CID_8r 16319
#define ICMAP11_CID_9r 16320
#define ICMAP11_CID_10r 16321
#define ICMAP11_CID_11r 16322
#define ICMAP11_CID_12r 16323
#define ICMAP11_CID_13r 16324
#define ICMAP11_CID_14r 16325
#define ICMAP11_CID_15r 16326
#define ICMAP12_CID_0r 16327
#define ICMAP12_CID_1r 16328
#define ICMAP12_CID_2r 16329
#define ICMAP12_CID_3r 16330
#define ICMAP12_CID_4r 16331
#define ICMAP12_CID_5r 16332
#define ICMAP12_CID_6r 16333
#define ICMAP12_CID_7r 16334
#define ICMAP12_CID_8r 16335
#define ICMAP12_CID_9r 16336
#define ICMAP12_CID_10r 16337
#define ICMAP12_CID_11r 16338
#define ICMAP12_CID_12r 16339
#define ICMAP12_CID_13r 16340
#define ICMAP12_CID_14r 16341
#define ICMAP12_CID_15r 16342
#define ICMAP13_CID_0r 16343
#define ICMAP13_CID_1r 16344
#define ICMAP13_CID_2r 16345
#define ICMAP13_CID_3r 16346
#define ICMAP13_CID_4r 16347
#define ICMAP13_CID_5r 16348
#define ICMAP13_CID_6r 16349
#define ICMAP13_CID_7r 16350
#define ICMAP13_CID_8r 16351
#define ICMAP13_CID_9r 16352
#define ICMAP13_CID_10r 16353
#define ICMAP13_CID_11r 16354
#define ICMAP13_CID_12r 16355
#define ICMAP13_CID_13r 16356
#define ICMAP13_CID_14r 16357
#define ICMAP13_CID_15r 16358
#define ICMAP14_CID_0r 16359
#define ICMAP14_CID_1r 16360
#define ICMAP14_CID_2r 16361
#define ICMAP14_CID_3r 16362
#define ICMAP14_CID_4r 16363
#define ICMAP14_CID_5r 16364
#define ICMAP14_CID_6r 16365
#define ICMAP14_CID_7r 16366
#define ICMAP14_CID_8r 16367
#define ICMAP14_CID_9r 16368
#define ICMAP14_CID_10r 16369
#define ICMAP14_CID_11r 16370
#define ICMAP14_CID_12r 16371
#define ICMAP14_CID_13r 16372
#define ICMAP14_CID_14r 16373
#define ICMAP14_CID_15r 16374
#define ICMAP15_CID_0r 16375
#define ICMAP15_CID_1r 16376
#define ICMAP15_CID_2r 16377
#define ICMAP15_CID_3r 16378
#define ICMAP15_CID_4r 16379
#define ICMAP15_CID_5r 16380
#define ICMAP15_CID_6r 16381
#define ICMAP15_CID_7r 16382
#define ICMAP15_CID_8r 16383
#define ICMAP15_CID_9r 16384
#define ICMAP15_CID_10r 16385
#define ICMAP15_CID_11r 16386
#define ICMAP15_CID_12r 16387
#define ICMAP15_CID_13r 16388
#define ICMAP15_CID_14r 16389
#define ICMAP15_CID_15r 16390
#define ICMAP16_CID_0r 16391
#define ICMAP16_CID_1r 16392
#define ICMAP16_CID_2r 16393
#define ICMAP16_CID_3r 16394
#define ICMAP16_CID_4r 16395
#define ICMAP16_CID_5r 16396
#define ICMAP16_CID_6r 16397
#define ICMAP16_CID_7r 16398
#define ICMAP16_CID_8r 16399
#define ICMAP16_CID_9r 16400
#define ICMAP16_CID_10r 16401
#define ICMAP16_CID_11r 16402
#define ICMAP16_CID_12r 16403
#define ICMAP16_CID_13r 16404
#define ICMAP16_CID_14r 16405
#define ICMAP16_CID_15r 16406
#define ICMAP17_CID_0r 16407
#define ICMAP17_CID_1r 16408
#define ICMAP17_CID_2r 16409
#define ICMAP17_CID_3r 16410
#define ICMAP17_CID_4r 16411
#define ICMAP17_CID_5r 16412
#define ICMAP17_CID_6r 16413
#define ICMAP17_CID_7r 16414
#define ICMAP17_CID_8r 16415
#define ICMAP17_CID_9r 16416
#define ICMAP17_CID_10r 16417
#define ICMAP17_CID_11r 16418
#define ICMAP17_CID_12r 16419
#define ICMAP17_CID_13r 16420
#define ICMAP17_CID_14r 16421
#define ICMAP17_CID_15r 16422
#define ICMAP18_CID_0r 16423
#define ICMAP18_CID_1r 16424
#define ICMAP18_CID_2r 16425
#define ICMAP18_CID_3r 16426
#define ICMAP18_CID_4r 16427
#define ICMAP18_CID_5r 16428
#define ICMAP18_CID_6r 16429
#define ICMAP18_CID_7r 16430
#define ICMAP18_CID_8r 16431
#define ICMAP18_CID_9r 16432
#define ICMAP18_CID_10r 16433
#define ICMAP18_CID_11r 16434
#define ICMAP18_CID_12r 16435
#define ICMAP18_CID_13r 16436
#define ICMAP18_CID_14r 16437
#define ICMAP18_CID_15r 16438
#define ICMAP19_CID_0r 16439
#define ICMAP19_CID_1r 16440
#define ICMAP19_CID_2r 16441
#define ICMAP19_CID_3r 16442
#define ICMAP19_CID_4r 16443
#define ICMAP19_CID_5r 16444
#define ICMAP19_CID_6r 16445
#define ICMAP19_CID_7r 16446
#define ICMAP19_CID_8r 16447
#define ICMAP19_CID_9r 16448
#define ICMAP19_CID_10r 16449
#define ICMAP19_CID_11r 16450
#define ICMAP19_CID_12r 16451
#define ICMAP19_CID_13r 16452
#define ICMAP19_CID_14r 16453
#define ICMAP19_CID_15r 16454
#define ICMAP1_CID_0r 16455
#define ICMAP1_CID_1r 16456
#define ICMAP1_CID_2r 16457
#define ICMAP1_CID_3r 16458
#define ICMAP1_CID_4r 16459
#define ICMAP1_CID_5r 16460
#define ICMAP1_CID_6r 16461
#define ICMAP1_CID_7r 16462
#define ICMAP1_CID_8r 16463
#define ICMAP1_CID_9r 16464
#define ICMAP1_CID_10r 16465
#define ICMAP1_CID_11r 16466
#define ICMAP1_CID_12r 16467
#define ICMAP1_CID_13r 16468
#define ICMAP1_CID_14r 16469
#define ICMAP1_CID_15r 16470
#define ICMAP20_CID_0r 16471
#define ICMAP20_CID_1r 16472
#define ICMAP20_CID_2r 16473
#define ICMAP20_CID_3r 16474
#define ICMAP20_CID_4r 16475
#define ICMAP20_CID_5r 16476
#define ICMAP20_CID_6r 16477
#define ICMAP20_CID_7r 16478
#define ICMAP20_CID_8r 16479
#define ICMAP20_CID_9r 16480
#define ICMAP20_CID_10r 16481
#define ICMAP20_CID_11r 16482
#define ICMAP20_CID_12r 16483
#define ICMAP20_CID_13r 16484
#define ICMAP20_CID_14r 16485
#define ICMAP20_CID_15r 16486
#define ICMAP21_CID_0r 16487
#define ICMAP21_CID_1r 16488
#define ICMAP21_CID_2r 16489
#define ICMAP21_CID_3r 16490
#define ICMAP21_CID_4r 16491
#define ICMAP21_CID_5r 16492
#define ICMAP21_CID_6r 16493
#define ICMAP21_CID_7r 16494
#define ICMAP21_CID_8r 16495
#define ICMAP21_CID_9r 16496
#define ICMAP21_CID_10r 16497
#define ICMAP21_CID_11r 16498
#define ICMAP21_CID_12r 16499
#define ICMAP21_CID_13r 16500
#define ICMAP21_CID_14r 16501
#define ICMAP21_CID_15r 16502
#define ICMAP22_CID_0r 16503
#define ICMAP22_CID_1r 16504
#define ICMAP22_CID_2r 16505
#define ICMAP22_CID_3r 16506
#define ICMAP22_CID_4r 16507
#define ICMAP22_CID_5r 16508
#define ICMAP22_CID_6r 16509
#define ICMAP22_CID_7r 16510
#define ICMAP22_CID_8r 16511
#define ICMAP22_CID_9r 16512
#define ICMAP22_CID_10r 16513
#define ICMAP22_CID_11r 16514
#define ICMAP22_CID_12r 16515
#define ICMAP22_CID_13r 16516
#define ICMAP22_CID_14r 16517
#define ICMAP22_CID_15r 16518
#define ICMAP23_CID_0r 16519
#define ICMAP23_CID_1r 16520
#define ICMAP23_CID_2r 16521
#define ICMAP23_CID_3r 16522
#define ICMAP23_CID_4r 16523
#define ICMAP23_CID_5r 16524
#define ICMAP23_CID_6r 16525
#define ICMAP23_CID_7r 16526
#define ICMAP23_CID_8r 16527
#define ICMAP23_CID_9r 16528
#define ICMAP23_CID_10r 16529
#define ICMAP23_CID_11r 16530
#define ICMAP23_CID_12r 16531
#define ICMAP23_CID_13r 16532
#define ICMAP23_CID_14r 16533
#define ICMAP23_CID_15r 16534
#define ICMAP24_CID_0r 16535
#define ICMAP24_CID_1r 16536
#define ICMAP24_CID_2r 16537
#define ICMAP24_CID_3r 16538
#define ICMAP24_CID_4r 16539
#define ICMAP24_CID_5r 16540
#define ICMAP24_CID_6r 16541
#define ICMAP24_CID_7r 16542
#define ICMAP24_CID_8r 16543
#define ICMAP24_CID_9r 16544
#define ICMAP24_CID_10r 16545
#define ICMAP24_CID_11r 16546
#define ICMAP24_CID_12r 16547
#define ICMAP24_CID_13r 16548
#define ICMAP24_CID_14r 16549
#define ICMAP24_CID_15r 16550
#define ICMAP25_CID_0r 16551
#define ICMAP25_CID_1r 16552
#define ICMAP25_CID_2r 16553
#define ICMAP25_CID_3r 16554
#define ICMAP25_CID_4r 16555
#define ICMAP25_CID_5r 16556
#define ICMAP25_CID_6r 16557
#define ICMAP25_CID_7r 16558
#define ICMAP25_CID_8r 16559
#define ICMAP25_CID_9r 16560
#define ICMAP25_CID_10r 16561
#define ICMAP25_CID_11r 16562
#define ICMAP25_CID_12r 16563
#define ICMAP25_CID_13r 16564
#define ICMAP25_CID_14r 16565
#define ICMAP25_CID_15r 16566
#define ICMAP26_CID_0r 16567
#define ICMAP26_CID_1r 16568
#define ICMAP26_CID_2r 16569
#define ICMAP26_CID_3r 16570
#define ICMAP26_CID_4r 16571
#define ICMAP26_CID_5r 16572
#define ICMAP26_CID_6r 16573
#define ICMAP26_CID_7r 16574
#define ICMAP26_CID_8r 16575
#define ICMAP26_CID_9r 16576
#define ICMAP26_CID_10r 16577
#define ICMAP26_CID_11r 16578
#define ICMAP26_CID_12r 16579
#define ICMAP26_CID_13r 16580
#define ICMAP26_CID_14r 16581
#define ICMAP26_CID_15r 16582
#define ICMAP27_CID_0r 16583
#define ICMAP27_CID_1r 16584
#define ICMAP27_CID_2r 16585
#define ICMAP27_CID_3r 16586
#define ICMAP27_CID_4r 16587
#define ICMAP27_CID_5r 16588
#define ICMAP27_CID_6r 16589
#define ICMAP27_CID_7r 16590
#define ICMAP27_CID_8r 16591
#define ICMAP27_CID_9r 16592
#define ICMAP27_CID_10r 16593
#define ICMAP27_CID_11r 16594
#define ICMAP27_CID_12r 16595
#define ICMAP27_CID_13r 16596
#define ICMAP27_CID_14r 16597
#define ICMAP27_CID_15r 16598
#define ICMAP28_CID_0r 16599
#define ICMAP28_CID_1r 16600
#define ICMAP28_CID_2r 16601
#define ICMAP28_CID_3r 16602
#define ICMAP28_CID_4r 16603
#define ICMAP28_CID_5r 16604
#define ICMAP28_CID_6r 16605
#define ICMAP28_CID_7r 16606
#define ICMAP28_CID_8r 16607
#define ICMAP28_CID_9r 16608
#define ICMAP28_CID_10r 16609
#define ICMAP28_CID_11r 16610
#define ICMAP28_CID_12r 16611
#define ICMAP28_CID_13r 16612
#define ICMAP28_CID_14r 16613
#define ICMAP28_CID_15r 16614
#define ICMAP29_CID_0r 16615
#define ICMAP29_CID_1r 16616
#define ICMAP29_CID_2r 16617
#define ICMAP29_CID_3r 16618
#define ICMAP29_CID_4r 16619
#define ICMAP29_CID_5r 16620
#define ICMAP29_CID_6r 16621
#define ICMAP29_CID_7r 16622
#define ICMAP29_CID_8r 16623
#define ICMAP29_CID_9r 16624
#define ICMAP29_CID_10r 16625
#define ICMAP29_CID_11r 16626
#define ICMAP29_CID_12r 16627
#define ICMAP29_CID_13r 16628
#define ICMAP29_CID_14r 16629
#define ICMAP29_CID_15r 16630
#define ICMAP2_CID_0r 16631
#define ICMAP2_CID_1r 16632
#define ICMAP2_CID_2r 16633
#define ICMAP2_CID_3r 16634
#define ICMAP2_CID_4r 16635
#define ICMAP2_CID_5r 16636
#define ICMAP2_CID_6r 16637
#define ICMAP2_CID_7r 16638
#define ICMAP2_CID_8r 16639
#define ICMAP2_CID_9r 16640
#define ICMAP2_CID_10r 16641
#define ICMAP2_CID_11r 16642
#define ICMAP2_CID_12r 16643
#define ICMAP2_CID_13r 16644
#define ICMAP2_CID_14r 16645
#define ICMAP2_CID_15r 16646
#define ICMAP30_CID_0r 16647
#define ICMAP30_CID_1r 16648
#define ICMAP30_CID_2r 16649
#define ICMAP30_CID_3r 16650
#define ICMAP30_CID_4r 16651
#define ICMAP30_CID_5r 16652
#define ICMAP30_CID_6r 16653
#define ICMAP30_CID_7r 16654
#define ICMAP30_CID_8r 16655
#define ICMAP30_CID_9r 16656
#define ICMAP30_CID_10r 16657
#define ICMAP30_CID_11r 16658
#define ICMAP30_CID_12r 16659
#define ICMAP30_CID_13r 16660
#define ICMAP30_CID_14r 16661
#define ICMAP30_CID_15r 16662
#define ICMAP31_CID_0r 16663
#define ICMAP31_CID_1r 16664
#define ICMAP31_CID_2r 16665
#define ICMAP31_CID_3r 16666
#define ICMAP31_CID_4r 16667
#define ICMAP31_CID_5r 16668
#define ICMAP31_CID_6r 16669
#define ICMAP31_CID_7r 16670
#define ICMAP31_CID_8r 16671
#define ICMAP31_CID_9r 16672
#define ICMAP31_CID_10r 16673
#define ICMAP31_CID_11r 16674
#define ICMAP31_CID_12r 16675
#define ICMAP31_CID_13r 16676
#define ICMAP31_CID_14r 16677
#define ICMAP31_CID_15r 16678
#define ICMAP3_CID_0r 16679
#define ICMAP3_CID_1r 16680
#define ICMAP3_CID_2r 16681
#define ICMAP3_CID_3r 16682
#define ICMAP3_CID_4r 16683
#define ICMAP3_CID_5r 16684
#define ICMAP3_CID_6r 16685
#define ICMAP3_CID_7r 16686
#define ICMAP3_CID_8r 16687
#define ICMAP3_CID_9r 16688
#define ICMAP3_CID_10r 16689
#define ICMAP3_CID_11r 16690
#define ICMAP3_CID_12r 16691
#define ICMAP3_CID_13r 16692
#define ICMAP3_CID_14r 16693
#define ICMAP3_CID_15r 16694
#define ICMAP4_CID_0r 16695
#define ICMAP4_CID_1r 16696
#define ICMAP4_CID_2r 16697
#define ICMAP4_CID_3r 16698
#define ICMAP4_CID_4r 16699
#define ICMAP4_CID_5r 16700
#define ICMAP4_CID_6r 16701
#define ICMAP4_CID_7r 16702
#define ICMAP4_CID_8r 16703
#define ICMAP4_CID_9r 16704
#define ICMAP4_CID_10r 16705
#define ICMAP4_CID_11r 16706
#define ICMAP4_CID_12r 16707
#define ICMAP4_CID_13r 16708
#define ICMAP4_CID_14r 16709
#define ICMAP4_CID_15r 16710
#define ICMAP5_CID_0r 16711
#define ICMAP5_CID_1r 16712
#define ICMAP5_CID_2r 16713
#define ICMAP5_CID_3r 16714
#define ICMAP5_CID_4r 16715
#define ICMAP5_CID_5r 16716
#define ICMAP5_CID_6r 16717
#define ICMAP5_CID_7r 16718
#define ICMAP5_CID_8r 16719
#define ICMAP5_CID_9r 16720
#define ICMAP5_CID_10r 16721
#define ICMAP5_CID_11r 16722
#define ICMAP5_CID_12r 16723
#define ICMAP5_CID_13r 16724
#define ICMAP5_CID_14r 16725
#define ICMAP5_CID_15r 16726
#define ICMAP6_CID_0r 16727
#define ICMAP6_CID_1r 16728
#define ICMAP6_CID_2r 16729
#define ICMAP6_CID_3r 16730
#define ICMAP6_CID_4r 16731
#define ICMAP6_CID_5r 16732
#define ICMAP6_CID_6r 16733
#define ICMAP6_CID_7r 16734
#define ICMAP6_CID_8r 16735
#define ICMAP6_CID_9r 16736
#define ICMAP6_CID_10r 16737
#define ICMAP6_CID_11r 16738
#define ICMAP6_CID_12r 16739
#define ICMAP6_CID_13r 16740
#define ICMAP6_CID_14r 16741
#define ICMAP6_CID_15r 16742
#define ICMAP7_CID_0r 16743
#define ICMAP7_CID_1r 16744
#define ICMAP7_CID_2r 16745
#define ICMAP7_CID_3r 16746
#define ICMAP7_CID_4r 16747
#define ICMAP7_CID_5r 16748
#define ICMAP7_CID_6r 16749
#define ICMAP7_CID_7r 16750
#define ICMAP7_CID_8r 16751
#define ICMAP7_CID_9r 16752
#define ICMAP7_CID_10r 16753
#define ICMAP7_CID_11r 16754
#define ICMAP7_CID_12r 16755
#define ICMAP7_CID_13r 16756
#define ICMAP7_CID_14r 16757
#define ICMAP7_CID_15r 16758
#define ICMAP8_CID_0r 16759
#define ICMAP8_CID_1r 16760
#define ICMAP8_CID_2r 16761
#define ICMAP8_CID_3r 16762
#define ICMAP8_CID_4r 16763
#define ICMAP8_CID_5r 16764
#define ICMAP8_CID_6r 16765
#define ICMAP8_CID_7r 16766
#define ICMAP8_CID_8r 16767
#define ICMAP8_CID_9r 16768
#define ICMAP8_CID_10r 16769
#define ICMAP8_CID_11r 16770
#define ICMAP8_CID_12r 16771
#define ICMAP8_CID_13r 16772
#define ICMAP8_CID_14r 16773
#define ICMAP8_CID_15r 16774
#define ICMAP9_CID_0r 16775
#define ICMAP9_CID_1r 16776
#define ICMAP9_CID_2r 16777
#define ICMAP9_CID_3r 16778
#define ICMAP9_CID_4r 16779
#define ICMAP9_CID_5r 16780
#define ICMAP9_CID_6r 16781
#define ICMAP9_CID_7r 16782
#define ICMAP9_CID_8r 16783
#define ICMAP9_CID_9r 16784
#define ICMAP9_CID_10r 16785
#define ICMAP9_CID_11r 16786
#define ICMAP9_CID_12r 16787
#define ICMAP9_CID_13r 16788
#define ICMAP9_CID_14r 16789
#define ICMAP9_CID_15r 16790
#define ICMPACTIONPROFILESr 16791
#define ICMPREDIRECTENABLEr 16792
#define ICMP_ERROR_TYPEr 16793
#define ICONTROL_OPCODEr 16794
#define ICONTROL_OPCODE_BITMAPr 16795
#define ICONTROL_OPCODE_BITMAP_64r 16796
#define ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr 16797
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr 16798
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr 16799
#define ICOS_MAP_SELr 16800
#define ICOS_SELr 16801
#define ICOS_SEL_2r 16802
#define ICTRLr 16803
#define IDENTIFICATIONREGISTERr 16804
#define IDRDESCRIPTORCOUNTERr 16805
#define IDRERRORREJECTPACKETCOUNTERSr 16806
#define IDR_BCN_REGISTERr 16807
#define IDR_COMPATIBILITY_REGISTERr 16808
#define IDR_COUNTERS_FAP_PORTSr 16809
#define IDR_DISCARDED_OCTETS_CNTr 16810
#define IDR_DISCARDED_PACKETS_CNTr 16811
#define IDR_DROP_DESTINATION_CONFIGURATIONr 16812
#define IDR_DYNAMICCONFIGURATIONr 16813
#define IDR_DYNAMIC_CONFIGURATIONr 16814
#define IDR_ECC_1B_ERR_CNTr 16815
#define IDR_ECC_2B_ERR_CNTr 16816
#define IDR_ECC_ERR_1B_INITIATEr 16817
#define IDR_ECC_ERR_1B_MONITOR_MEM_MASKr 16818
#define IDR_ECC_ERR_2B_INITIATEr 16819
#define IDR_ECC_ERR_2B_MONITOR_MEM_MASKr 16820
#define IDR_ECC_INTERRUPT_REGISTERr 16821
#define IDR_ECC_INTERRUPT_REGISTER_MASKr 16822
#define IDR_ECC_INTERRUPT_REGISTER_TESTr 16823
#define IDR_ENABLE_DYNAMIC_MEMORY_ACCESSr 16824
#define IDR_ERROR_INITIATION_DATAr 16825
#define IDR_FBC_CACHE_CONFIGURATIONr 16826
#define IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_HIGHr 16827
#define IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_LOWr 16828
#define IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_HIGHr 16829
#define IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_LOWr 16830
#define IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_HIGHr 16831
#define IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_LOWr 16832
#define IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_HIGHr 16833
#define IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_LOWr 16834
#define IDR_FBC_EXTERNAL_UNICAST_LIMIT_HIGHr 16835
#define IDR_FBC_EXTERNAL_UNICAST_LIMIT_LOWr 16836
#define IDR_FBC_FULL_MULTICAST_AUTOGEN_ENDr 16837
#define IDR_FBC_FULL_MULTICAST_AUTOGEN_STARTr 16838
#define IDR_FBC_FULL_MULTICAST_THRESHOLDSr 16839
#define IDR_FBC_MINI_MULTICAST_AUTOGEN_ENDr 16840
#define IDR_FBC_MINI_MULTICAST_AUTOGEN_STARTr 16841
#define IDR_FBC_MINI_MULTICAST_THRESHOLDSr 16842
#define IDR_FBC_OCB_MULTICAST_AUTOGEN_ENDr 16843
#define IDR_FBC_OCB_MULTICAST_AUTOGEN_STARTr 16844
#define IDR_FBC_OCB_MULTICAST_THRESHOLDSr 16845
#define IDR_FBC_OCB_UNICAST_AUTOGEN_ENDr 16846
#define IDR_FBC_OCB_UNICAST_AUTOGEN_STARTr 16847
#define IDR_FBC_OCB_UNICAST_THRESHOLDSr 16848
#define IDR_FBC_UNICAST_AUTOGEN_ENDr 16849
#define IDR_FBC_UNICAST_AUTOGEN_STARTr 16850
#define IDR_FBC_UNICAST_THRESHOLDSr 16851
#define IDR_FORCE_CRC_ERRORr 16852
#define IDR_GLBL_CFGr 16853
#define IDR_GTIMERCONFIGURATIONr 16854
#define IDR_GTIMERTRIGGERr 16855
#define IDR_GTIMER_CONFIGURATIONr 16856
#define IDR_GTIMER_TRIGGERr 16857
#define IDR_INDIRECTCOMMANDr 16858
#define IDR_INDIRECTCOMMANDADDRESSr 16859
#define IDR_INDIRECTCOMMANDDATAINCREMENTr 16860
#define IDR_INDIRECTCOMMANDRDDATA_0r 16861
#define IDR_INDIRECTCOMMANDRDDATA_1r 16862
#define IDR_INDIRECTCOMMANDRDDATA_2r 16863
#define IDR_INDIRECTCOMMANDRDDATA_3r 16864
#define IDR_INDIRECTCOMMANDWRDATA_0r 16865
#define IDR_INDIRECTCOMMANDWRDATA_1r 16866
#define IDR_INDIRECTCOMMANDWRDATA_2r 16867
#define IDR_INDIRECTCOMMANDWRDATA_3r 16868
#define IDR_INDIRECT_COMMANDr 16869
#define IDR_INDIRECT_COMMAND_ADDRESSr 16870
#define IDR_INDIRECT_COMMAND_DATA_INCREMENTr 16871
#define IDR_INDIRECT_COMMAND_RD_DATAr 16872
#define IDR_INDIRECT_COMMAND_WR_DATAr 16873
#define IDR_INDIRECT_WR_MASKr 16874
#define IDR_INGRESS_MULTICAST_INDICATIONr 16875
#define IDR_INTERRUPTREGISTERr 16876
#define IDR_INTERRUPTREGISTERMASKr 16877
#define IDR_INTERRUPT_MASK_REGISTERr 16878
#define IDR_INTERRUPT_REGISTERr 16879
#define IDR_INTERRUPT_REGISTER_TESTr 16880
#define IDR_INVALID_METER_POINTERr 16881
#define IDR_IRE_READY_CLKS_CNTr 16882
#define IDR_MCDA_CBL_STAT_CTRr 16883
#define IDR_MCDA_CFGr 16884
#define IDR_MCDA_EBL_STAT_CTRr 16885
#define IDR_MCDA_LAST_CMD_INDEXr 16886
#define IDR_MCDA_REFRESH_CFGr 16887
#define IDR_MCDA_STAT_CFGr 16888
#define IDR_MCDB_CBL_STAT_CTRr 16889
#define IDR_MCDB_CFGr 16890
#define IDR_MCDB_EBL_STAT_CTRr 16891
#define IDR_MCDB_LAST_CMD_INDEXr 16892
#define IDR_MCDB_REFRESH_CFGr 16893
#define IDR_MCDB_STAT_CFGr 16894
#define IDR_MEMORYINTERRUPTREGISTER0r 16895
#define IDR_MEMORYINTERRUPTREGISTER1r 16896
#define IDR_MEMORYINTERRUPTREGISTER2r 16897
#define IDR_MEMORYINTERRUPTREGISTER0MASKr 16898
#define IDR_MEMORYINTERRUPTREGISTER1MASKr 16899
#define IDR_MEMORYINTERRUPTREGISTER2MASKr 16900
#define IDR_MMU_DESC_CREDITS_CNTr 16901
#define IDR_MMU_ECC_ERR_CNTr 16902
#define IDR_MMU_ECC_ERR_REGr 16903
#define IDR_OCB_MULTICAST_RANGE_0r 16904
#define IDR_OCB_MULTICAST_RANGE_1r 16905
#define IDR_OCCUPIED_DBUFF_STATUSr 16906
#define IDR_OCCUPIED_DBUFF_THRESHOLDr 16907
#define IDR_PACKET_SIZESr 16908
#define IDR_PARITY_ERR_CNTr 16909
#define IDR_PAR_ERR_INITIATEr 16910
#define IDR_PAR_ERR_MEM_MASKr 16911
#define IDR_RCT_CPU_REQUEST_REGISTERr 16912
#define IDR_REASSEMBLY_ERRORSr 16913
#define IDR_REASSEMBLY_ERRORS_HITr 16914
#define IDR_REASSEMBLY_INTERRUPT_REGISTERr 16915
#define IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr 16916
#define IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr 16917
#define IDR_REASSEMBLY_TIMEOUTr 16918
#define IDR_RECEIVED_OCTETS_CNTr 16919
#define IDR_RECEIVED_PACKETS_CNTr 16920
#define IDR_REG_0085r 16921
#define IDR_REG_0090r 16922
#define IDR_REG_0091r 16923
#define IDR_REG_0092r 16924
#define IDR_REG_0093r 16925
#define IDR_REG_0151r 16926
#define IDR_REG_0220r 16927
#define IDR_REG_0221r 16928
#define IDR_REG_0222r 16929
#define IDR_REG_0223r 16930
#define IDR_REG_0224r 16931
#define IDR_REG_0225r 16932
#define IDR_REG_0226r 16933
#define IDR_REG_0227r 16934
#define IDR_REG_0228r 16935
#define IDR_REG_0229r 16936
#define IDR_REG_0230r 16937
#define IDR_REG_0231r 16938
#define IDR_REG_0232r 16939
#define IDR_REG_0233r 16940
#define IDR_REG_0234r 16941
#define IDR_REG_0235r 16942
#define IDR_REG_0236r 16943
#define IDR_REG_0237r 16944
#define IDR_REG_0238r 16945
#define IDR_REG_0239r 16946
#define IDR_REG_0241r 16947
#define IDR_REG_0250r 16948
#define IDR_REG_00AFr 16949
#define IDR_REG_00B4r 16950
#define IDR_REG_00B5r 16951
#define IDR_REG_00B6r 16952
#define IDR_REG_00B7r 16953
#define IDR_REG_00C1r 16954
#define IDR_REG_00C4r 16955
#define IDR_REG_00C5r 16956
#define IDR_REG_00C6r 16957
#define IDR_REG_00C7r 16958
#define IDR_REG_00C8r 16959
#define IDR_REG_00C9r 16960
#define IDR_REG_00CAr 16961
#define IDR_REG_00CBr 16962
#define IDR_REG_00CCr 16963
#define IDR_REG_00CDr 16964
#define IDR_REG_00CFr 16965
#define IDR_REG_021Br 16966
#define IDR_REG_021Cr 16967
#define IDR_REG_021Dr 16968
#define IDR_REG_021Er 16969
#define IDR_REG_021Fr 16970
#define IDR_REG_022Ar 16971
#define IDR_REG_022Br 16972
#define IDR_REG_022Cr 16973
#define IDR_REG_022Dr 16974
#define IDR_REG_022Er 16975
#define IDR_REG_022Fr 16976
#define IDR_REG_023Ar 16977
#define IDR_REG_023Br 16978
#define IDR_REG_023Cr 16979
#define IDR_REG_023Dr 16980
#define IDR_REG_023Er 16981
#define IDR_REG_023Fr 16982
#define IDR_REG_025Fr 16983
#define IDR_REG_026Er 16984
#define IDR_REG_027Dr 16985
#define IDR_REG_028Cr 16986
#define IDR_REG_029Br 16987
#define IDR_REG_02AAr 16988
#define IDR_REG_02B9r 16989
#define IDR_REG_02C8r 16990
#define IDR_RESET_STATUS_REGISTERr 16991
#define IDR_SBUS_BROADCAST_IDr 16992
#define IDR_SBUS_LAST_IN_CHAINr 16993
#define IDR_SPARE_REGISTER_2r 16994
#define IDR_STATICCONFIGURATIONr 16995
#define IDR_STATIC_CONFIGURATIONr 16996
#define IDR_TIMEOUT_REGr 16997
#define IDR_WATERMARK_REG_1r 16998
#define IDR_WATERMARK_REG_2r 16999
#define IDR_WATERMARK_REG_3r 17000
#define IDR_WATERMARK_REG_4r 17001
#define IDR_WATERMARK_REG_5r 17002
#define IDR_WATERMARK_REG_6r 17003
#define IDR_WATERMARK_REG_7r 17004
#define IE2E_CONTROLr 17005
#define IEEE1588_TIME_CONTROLr 17006
#define IEEE1588_TIME_FRAC_SEC_LOWERr 17007
#define IEEE1588_TIME_FRAC_SEC_UPPERr 17008
#define IEEE1588_TIME_FREQ_CONTROLr 17009
#define IEEE1588_TIME_LEAP_SEC_CONTROLr 17010
#define IEEE1588_TIME_SECr 17011
#define IEEE_1588r 17012
#define IEEE_1588_RXr 17013
#define IEEE_1588_TIMERr 17014
#define IEEE_1588_TXr 17015
#define IEGRBLKr 17016
#define IEGR_PORTr 17017
#define IEGR_PORT_64r 17018
#define IEGR_PORT_L3UC_MODSr 17019
#define IEMIRROR_CONTROLr 17020
#define IEMIRROR_CONTROL1r 17021
#define IEMIRROR_CONTROL1_64r 17022
#define IEMIRROR_CONTROL2_64r 17023
#define IEMIRROR_CONTROL3_64r 17024
#define IEMIRROR_CONTROL_64r 17025
#define IEMIRROR_CONTROL_HIr 17026
#define IESMIF_CONTROLr 17027
#define IESMIF_CONTROL2r 17028
#define IESMIF_ECB_ECC_STATUS_DBEr 17029
#define IESMIF_ECB_ECC_STATUS_SBEr 17030
#define IESMIF_ECB_SBE_SYNDROME12r 17031
#define IESMIF_ECC_CONTROLr 17032
#define IESMIF_EN_COR_ERR_RPTr 17033
#define IESMIF_INTR_CLEARr 17034
#define IESMIF_INTR_ENABLEr 17035
#define IESMIF_INTR_STATUSr 17036
#define IESMIF_MEMORY_CONTROLr 17037
#define IESMIF_PARITY_CONTROLr 17038
#define IESMIF_STATUS2r 17039
#define IESMIF_STATUS3r 17040
#define IESMIF_STATUS4r 17041
#define IESMIF_STATUS5r 17042
#define IESMIF_STATUS6r 17043
#define IESMIF_STATUS7r 17044
#define IFP_BUS_PARITY_DEBUGr 17045
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr 17046
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 17047
#define IFP_COUNTER_PARITY_CONTROLr 17048
#define IFP_COUNTER_PARITY_STATUSr 17049
#define IFP_COUNTER_PARITY_STATUS_INTRr 17050
#define IFP_COUNTER_PARITY_STATUS_NACKr 17051
#define IFP_COUNTER_TMr 17052
#define IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr 17053
#define IFP_HW_CONTROLr 17054
#define IFP_ING_DVP_2_CONTROLr 17055
#define IFP_ING_DVP_2_PARITY_CONTROLr 17056
#define IFP_ING_DVP_2_PARITY_STATUS_INTRr 17057
#define IFP_ING_DVP_2_PARITY_STATUS_NACKr 17058
#define IFP_KEY_CLASSID_SELECTr 17059
#define IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr 17060
#define IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 17061
#define IFP_METER_PARITY_CONTROLr 17062
#define IFP_METER_PARITY_STATUSr 17063
#define IFP_METER_PARITY_STATUS_INTRr 17064
#define IFP_METER_PARITY_STATUS_NACKr 17065
#define IFP_METER_TABLE_TM_SLICE_0_2r 17066
#define IFP_METER_TABLE_TM_SLICE_12_14r 17067
#define IFP_METER_TABLE_TM_SLICE_15_15r 17068
#define IFP_METER_TABLE_TM_SLICE_3_5r 17069
#define IFP_METER_TABLE_TM_SLICE_6_8r 17070
#define IFP_METER_TABLE_TM_SLICE_9_11r 17071
#define IFP_METER_WRITE_LAST_REFRESH_NUMBERr 17072
#define IFP_PARITY_CONTROLr 17073
#define IFP_PARITY_ERRORr 17074
#define IFP_PARITY_ERROR_MASKr 17075
#define IFP_POLICY_PARITY_CONTROLr 17076
#define IFP_POLICY_PARITY_STATUSr 17077
#define IFP_POLICY_PARITY_STATUS_INTRr 17078
#define IFP_POLICY_PARITY_STATUS_NACKr 17079
#define IFP_POLICY_TABLE_PARITY_CONTROLr 17080
#define IFP_POLICY_TABLE_PARITY_STATUSr 17081
#define IFP_PORT_METER_MAP_CONTROLr 17082
#define IFP_PWR_WATCH_DOG_CONTROLr 17083
#define IFP_PWR_WATCH_DOG_STATUSr 17084
#define IFP_REDIRECTION_PROFILE_PARITY_CONTROLr 17085
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr 17086
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr 17087
#define IFP_STORM_CONTROL_PARITY_CONTROLr 17088
#define IFP_STORM_CONTROL_PARITY_STATUSr 17089
#define IFP_STORM_CONTROL_PARITY_STATUS_INTRr 17090
#define IFP_STORM_CONTROL_PARITY_STATUS_NACKr 17091
#define IGMP_MLD_PKT_CONTROLr 17092
#define IHB_ACTION_DISABLEr 17093
#define IHB_ACTION_PROFILE_GENERALr 17094
#define IHB_ACTION_PROFILE_IEEE_1588r 17095
#define IHB_ACTION_PROFILE_RPFr 17096
#define IHB_ACTION_PROFILE_SAME_INTERFACEr 17097
#define IHB_ACTION_PROFILE_SA_DROP_MAPr 17098
#define IHB_ACTION_PROFILE_SA_NOT_FOUND_MAPr 17099
#define IHB_ALL_ESADI_RBRIDGESr 17100
#define IHB_APP_PREFIX_CONTROLr 17101
#define IHB_BAD_REPLIES_COUNTERr 17102
#define IHB_BUILD_OAM_TS_HEADERr 17103
#define IHB_CONSISTENT_HASHING_CONFIGRATIONr 17104
#define IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr 17105
#define IHB_CONSISTENT_HASHING_LB_KEY_CFGr 17106
#define IHB_CONSISTENT_HASHING_VARIABLESr 17107
#define IHB_COS_PROFILE_TO_USE_LAYER_2_PCP_MAPr 17108
#define IHB_CPU_INFO_REPLY_COUNTERr 17109
#define IHB_CPU_INFO_REPLY_ERROR_COUNTERr 17110
#define IHB_CPU_INFO_REPLY_OVF_COUNTERr 17111
#define IHB_CPU_LOOKUP_REPLY_COUNTERr 17112
#define IHB_CPU_LOOKUP_REPLY_ERROR_COUNTERr 17113
#define IHB_CPU_LOOKUP_REPLY_OVF_COUNTERr 17114
#define IHB_CPU_RECORDS_COUNTERr 17115
#define IHB_CPU_RECORD_CONTROLr 17116
#define IHB_CPU_RECORD_DATA_LSBr 17117
#define IHB_CPU_RECORD_DATA_MSBr 17118
#define IHB_CPU_RECORD_OPCODEr 17119
#define IHB_CPU_RECORD_PRIOr 17120
#define IHB_CPU_TRAP_CODE_PROFILEr 17121
#define IHB_DBGDATA_1r 17122
#define IHB_DBGDATA_2r 17123
#define IHB_DBGDATA_3r 17124
#define IHB_DBG_FER_TRAPr 17125
#define IHB_DBG_FIRST_TM_COMMANDr 17126
#define IHB_DBG_FLP_CONSISTENT_HASHING_PROGRAMr 17127
#define IHB_DBG_FLP_FIFOr 17128
#define IHB_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNTr 17129
#define IHB_DBG_FLP_PROGRAM_SELECTION_CAM_LINEr 17130
#define IHB_DBG_FLP_SELECTED_PROGRAMr 17131
#define IHB_DBG_FLP_TRAP_0r 17132
#define IHB_DBG_FLP_TRAP_1r 17133
#define IHB_DBG_IEEE_1588_IDENTIFICATION_CAM_LINEr 17134
#define IHB_DBG_LAST_KEY_Ar 17135
#define IHB_DBG_LAST_KEY_Br 17136
#define IHB_DBG_LAST_KEY_Cr 17137
#define IHB_DBG_LAST_KEY_Dr 17138
#define IHB_DBG_LAST_RESOLVED_TRAPr 17139
#define IHB_DBG_LAST_TRAP_CHANGE_DESTINATIONr 17140
#define IHB_DBG_PMF_SELECTED_CAM_LINE_0r 17141
#define IHB_DBG_PMF_SELECTED_CAM_LINE_1r 17142
#define IHB_DBG_PMF_SELECTED_PROGRAMr 17143
#define IHB_DEFAULT_LEM_PAYLOADr 17144
#define IHB_DEFAULT_TCAM_ACTIONr 17145
#define IHB_ECC_1B_ERR_CNTr 17146
#define IHB_ECC_2B_ERR_CNTr 17147
#define IHB_ECC_ERR_1B_INITIATEr 17148
#define IHB_ECC_ERR_1B_MONITOR_MEM_MASKr 17149
#define IHB_ECC_ERR_2B_INITIATEr 17150
#define IHB_ECC_ERR_2B_MONITOR_MEM_MASKr 17151
#define IHB_ECMP_LB_KEY_CFGr 17152
#define IHB_ELK_RESULT_CFGr 17153
#define IHB_ENABLE_DYNAMIC_MEMORY_ACCESSr 17154
#define IHB_ERROR_INITIATION_DATAr 17155
#define IHB_ETHERNET_ACTION_PROFILESr 17156
#define IHB_FC_ACTION_PROFILESr 17157
#define IHB_FLP_GENERAL_CFGr 17158
#define IHB_GENERAL_CFGSr 17159
#define IHB_GOOD_REPLIES_COUNTERr 17160
#define IHB_GTIMERCONFIGURATIONr 17161
#define IHB_GTIMERTRIGGERr 17162
#define IHB_GTIMER_CONFIGURATIONr 17163
#define IHB_GTIMER_TRIGGERr 17164
#define IHB_ICMP_ACTION_PROFILESr 17165
#define IHB_IGMP_ACTION_PROFILESr 17166
#define IHB_IGNORE_CP_CFGr 17167
#define IHB_INDIRECTCOMMANDr 17168
#define IHB_INDIRECTCOMMANDADDRESSr 17169
#define IHB_INDIRECTCOMMANDDATAINCREMENTr 17170
#define IHB_INDIRECTCOMMANDRDDATA_0r 17171
#define IHB_INDIRECTCOMMANDRDDATA_1r 17172
#define IHB_INDIRECTCOMMANDRDDATA_2r 17173
#define IHB_INDIRECTCOMMANDRDDATA_3r 17174
#define IHB_INDIRECTCOMMANDRDDATA_4r 17175
#define IHB_INDIRECTCOMMANDWRDATA_0r 17176
#define IHB_INDIRECTCOMMANDWRDATA_1r 17177
#define IHB_INDIRECTCOMMANDWRDATA_2r 17178
#define IHB_INDIRECTCOMMANDWRDATA_3r 17179
#define IHB_INDIRECTCOMMANDWRDATA_4r 17180
#define IHB_INDIRECT_COMMANDr 17181
#define IHB_INDIRECT_COMMAND_ADDRESSr 17182
#define IHB_INDIRECT_COMMAND_DATA_INCREMENTr 17183
#define IHB_INDIRECT_COMMAND_RD_DATAr 17184
#define IHB_INDIRECT_COMMAND_WR_DATAr 17185
#define IHB_INDIRECT_WR_MASKr 17186
#define IHB_INFO_DATAr 17187
#define IHB_INFO_OPCODEr 17188
#define IHB_INFO_REPLYr 17189
#define IHB_INFO_REPLY_DATAr 17190
#define IHB_INFO_SEQ_NUMr 17191
#define IHB_INTERLAKEN_CFGSr 17192
#define IHB_INTERNAL_FIELDS_DATAr 17193
#define IHB_INTERRUPTMASKREGISTERr 17194
#define IHB_INTERRUPTREGISTERr 17195
#define IHB_INTERRUPT_MASK_REGISTERr 17196
#define IHB_INTERRUPT_REGISTERr 17197
#define IHB_INTERRUPT_REGISTER_TESTr 17198
#define IHB_INVALID_DESTINATIONr 17199
#define IHB_IN_LIF_UC_RPF_MODEL_IS_STRICTr 17200
#define IHB_IPV4_ACTION_PROFILESr 17201
#define IHB_IPV6_ACTION_PROFILES_0r 17202
#define IHB_IPV6_ACTION_PROFILES_1r 17203
#define IHB_KEY_D_XOR_MASKSr 17204
#define IHB_LAG_LB_KEY_CFGr 17205
#define IHB_LAST_ERROR_SEQUENCE_RXr 17206
#define IHB_LBP_FIFOS_STATUSr 17207
#define IHB_LBP_GENERAL_CONFIG_0r 17208
#define IHB_LBP_GENERAL_CONFIG_1r 17209
#define IHB_LBP_GENERAL_CONFIG_2r 17210
#define IHB_LBP_GENERAL_CONFIG_3r 17211
#define IHB_LBP_GENERAL_CONFIG_4r 17212
#define IHB_LBP_GENERAL_CONFIG_5r 17213
#define IHB_LBP_GENERAL_CONFIG_6r 17214
#define IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILEr 17215
#define IHB_LEARNING_CFGr 17216
#define IHB_LEARNS_COUNTERr 17217
#define IHB_LOOKUPS_COUNTERr 17218
#define IHB_LOOKUP_REPLYr 17219
#define IHB_LOOKUP_REPLY_DATAr 17220
#define IHB_LOOKUP_REPLY_OPCODEr 17221
#define IHB_LOOKUP_REPLY_SEQ_NUMr 17222
#define IHB_LPM_QUERY_CNTr 17223
#define IHB_LPM_QUERY_CONFIGURATIONr 17224
#define IHB_LPM_QUERY_KEYr 17225
#define IHB_LPM_QUERY_PAYLOADr 17226
#define IHB_LSR_ACTION_PROFILEr 17227
#define IHB_LSR_ELSP_RANGEr 17228
#define IHB_LSR_P2P_SERVICE_CFGr 17229
#define IHB_MEF_L_2_CP_DROP_BITMAPr 17230
#define IHB_MEF_L_2_CP_PEER_BITMAPr 17231
#define IHB_MPLS_ACTION_PROFILESr 17232
#define IHB_MPLS_EXP_MAPr 17233
#define IHB_NIF_PHYSICAL_ERR_COUNTERr 17234
#define IHB_OAM_BFD_MISCONFIGr 17235
#define IHB_OAM_BFD_OVER_IP_CFGr 17236
#define IHB_OAM_BFD_YOUR_DISCR_TO_LIF_CFGr 17237
#define IHB_OAM_COUNTER_DISABLE_MAPr 17238
#define IHB_OAM_COUNTER_INCREMENT_BITMAPr 17239
#define IHB_OAM_COUNTER_IN_RANGE_CFGr 17240
#define IHB_OAM_COUNTER_NOT_IN_RANGE_CFGr 17241
#define IHB_OAM_COUNTER_RANGEr 17242
#define IHB_OAM_DEFAULT_ACC_MEP_PROFILESr 17243
#define IHB_OAM_DEFAULT_COUNTERSr 17244
#define IHB_OAM_DEFAULT_EGRESS_BITMAPSr 17245
#define IHB_OAM_ETHERNET_CFGr 17246
#define IHB_OAM_IDENTIFICATION_ENABLEr 17247
#define IHB_OAM_IN_LIF_PROFILE_MAPr 17248
#define IHB_OAM_MEP_BITMAPr 17249
#define IHB_OAM_MEP_PASSIVE_ACTIVE_ENABLEr 17250
#define IHB_OAM_MIP_BITMAPr 17251
#define IHB_OAM_PACKET_INJECTED_BITMAPr 17252
#define IHB_OAM_SUB_TYPE_MAPr 17253
#define IHB_OEMA_CAM_ENTRIES_COUNTERr 17254
#define IHB_OEMA_DIAGNOSTICSr 17255
#define IHB_OEMA_DIAGNOSTICS_ACCESSED_MODEr 17256
#define IHB_OEMA_DIAGNOSTICS_INDEXr 17257
#define IHB_OEMA_DIAGNOSTICS_KEYr 17258
#define IHB_OEMA_DIAGNOSTICS_LOOKUP_RESULTr 17259
#define IHB_OEMA_DIAGNOSTICS_READ_RESULTr 17260
#define IHB_OEMA_ENTRIES_COUNTERr 17261
#define IHB_OEMA_ERROR_CAM_TABLE_FULL_COUNTERr 17262
#define IHB_OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 17263
#define IHB_OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 17264
#define IHB_OEMA_ERROR_TABLE_COHERENCY_COUNTERr 17265
#define IHB_OEMA_GENERAL_EM_CONFIGURATION_REGISTERr 17266
#define IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr 17267
#define IHB_OEMA_INTERRUPT_REGISTER_ONEr 17268
#define IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr 17269
#define IHB_OEMA_KEY_TABLE_ENTRY_LIMITr 17270
#define IHB_OEMA_LAST_LOOKUPr 17271
#define IHB_OEMA_LOOKUP_ARBITER_LOOKUP_COUNTERr 17272
#define IHB_OEMA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 17273
#define IHB_OEMA_MANAGEMENT_UNIT_FAILUREr 17274
#define IHB_OEMA_REQUESTS_COUNTERr 17275
#define IHB_OEMA_RESET_STATUS_REGISTERr 17276
#define IHB_OEMA_WARNING_INSERTED_EXISTING_COUNTERr 17277
#define IHB_OEMB_CAM_ENTRIES_COUNTERr 17278
#define IHB_OEMB_DIAGNOSTICSr 17279
#define IHB_OEMB_DIAGNOSTICS_ACCESSED_MODEr 17280
#define IHB_OEMB_DIAGNOSTICS_INDEXr 17281
#define IHB_OEMB_DIAGNOSTICS_KEYr 17282
#define IHB_OEMB_DIAGNOSTICS_LOOKUP_RESULTr 17283
#define IHB_OEMB_DIAGNOSTICS_READ_RESULTr 17284
#define IHB_OEMB_ENTRIES_COUNTERr 17285
#define IHB_OEMB_ERROR_CAM_TABLE_FULL_COUNTERr 17286
#define IHB_OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 17287
#define IHB_OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 17288
#define IHB_OEMB_ERROR_TABLE_COHERENCY_COUNTERr 17289
#define IHB_OEMB_GENERAL_EM_CONFIGURATION_REGISTERr 17290
#define IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr 17291
#define IHB_OEMB_INTERRUPT_REGISTER_ONEr 17292
#define IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr 17293
#define IHB_OEMB_KEY_TABLE_ENTRY_LIMITr 17294
#define IHB_OEMB_LAST_LOOKUPr 17295
#define IHB_OEMB_LOOKUP_ARBITER_LOOKUP_COUNTERr 17296
#define IHB_OEMB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 17297
#define IHB_OEMB_MANAGEMENT_UNIT_FAILUREr 17298
#define IHB_OEMB_REQUESTS_COUNTERr 17299
#define IHB_OEMB_RESET_STATUS_REGISTERr 17300
#define IHB_OEMB_WARNING_INSERTED_EXISTING_COUNTERr 17301
#define IHB_OUT_LIF_RANGEr 17302
#define IHB_PACKET_HEADER_SIZE_RANGEr 17303
#define IHB_PACKET_SIZEr 17304
#define IHB_PARITY_ERR_CNTr 17305
#define IHB_PAR_ERR_INITIATEr 17306
#define IHB_PAR_ERR_MEM_MASKr 17307
#define IHB_PETRAB_EEI_POP_COMMANDr 17308
#define IHB_PETRAB_PPH_EEP_SOURCEr 17309
#define IHB_PETRA_OUTLIF_MSB_MAPPEDr 17310
#define IHB_PHY_CHANNEL_CFGSr 17311
#define IHB_PMF_GENERALr 17312
#define IHB_PPH_FHEI_EEI_SIZEr 17313
#define IHB_PPH_FHEI_FWD_SIZEr 17314
#define IHB_PPH_FHEI_IVE_SIZEr 17315
#define IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr 17316
#define IHB_RECEIVE_FIFO_STATUSr 17317
#define IHB_REG_0085r 17318
#define IHB_REG_0090r 17319
#define IHB_REG_0091r 17320
#define IHB_REG_0092r 17321
#define IHB_REG_0093r 17322
#define IHB_REG_0281r 17323
#define IHB_REG_0305r 17324
#define IHB_REG_0307r 17325
#define IHB_REG_0309r 17326
#define IHB_REG_008Ar 17327
#define IHB_REG_008Br 17328
#define IHB_REG_008Cr 17329
#define IHB_REG_009A_1r 17330
#define IHB_REG_009A_2r 17331
#define IHB_REG_00A4_1r 17332
#define IHB_REG_00A4_2r 17333
#define IHB_REG_00AAr 17334
#define IHB_REG_00AFr 17335
#define IHB_REG_00B4r 17336
#define IHB_REG_00B5r 17337
#define IHB_REG_00B6r 17338
#define IHB_REG_00B7r 17339
#define IHB_REG_00E0r 17340
#define IHB_REG_00E1r 17341
#define IHB_REG_028Dr 17342
#define IHB_REG_02C1r 17343
#define IHB_REG_02CDr 17344
#define IHB_REG_030Ar 17345
#define IHB_RPF_CFGr 17346
#define IHB_SA_LOOKUP_RESULT_MAPPINGr 17347
#define IHB_SBUS_BROADCAST_IDr 17348
#define IHB_SBUS_LAST_IN_CHAINr 17349
#define IHB_SEQUENCE_EXPECTEDr 17350
#define IHB_SEQUENCE_TXr 17351
#define IHB_SPAREREGISTER2r 17352
#define IHB_SPR_CFGSr 17353
#define IHB_SPR_DLY_CFGSr 17354
#define IHB_TCAM_ACCESS_COUNTERr 17355
#define IHB_TCAM_ACCESS_COUNTER_SELECTORr 17356
#define IHB_TCAM_BANK_BLOCK_OWNERr 17357
#define IHB_TCAM_INTERFACE_ACCESS_BITMAPr 17358
#define IHB_TCAM_MANAGER_0r 17359
#define IHB_TCAM_MANAGER_1r 17360
#define IHB_TCAM_MATCH_BITMAPr 17361
#define IHB_TCAM_PROTECTION_ERRORr 17362
#define IHB_TCAM_QUERY_FAILUREr 17363
#define IHB_TCAM_RESET_BLOCK_BITMAPr 17364
#define IHB_TCP_ACTION_PROFILESr 17365
#define IHB_TOD_LAST_VALUEr 17366
#define IHB_TRANSMIT_CFGSr 17367
#define IHB_TRANSMIT_FIFO_STATUSr 17368
#define IHB_TRAP_IF_ACCESSEDr 17369
#define IHB_TX_APP_PREFIXr 17370
#define IHB_UDP_ACTION_PROFILESr 17371
#define IHB_VID_VALIDr 17372
#define IHG_LOOKUPr 17373
#define IHIGIG_CONTROLr 17374
#define IHOLDr 17375
#define IHOST_A9CPU0_AUTHSTATUSr 17376
#define IHOST_A9CPU0_BCR0r 17377
#define IHOST_A9CPU0_BCR1r 17378
#define IHOST_A9CPU0_BCR2r 17379
#define IHOST_A9CPU0_BCR3r 17380
#define IHOST_A9CPU0_BCR4r 17381
#define IHOST_A9CPU0_BCR5r 17382
#define IHOST_A9CPU0_BVR0r 17383
#define IHOST_A9CPU0_BVR1r 17384
#define IHOST_A9CPU0_BVR2r 17385
#define IHOST_A9CPU0_BVR3r 17386
#define IHOST_A9CPU0_BVR4r 17387
#define IHOST_A9CPU0_BVR5r 17388
#define IHOST_A9CPU0_CLAIMCLRr 17389
#define IHOST_A9CPU0_CLAIMSETr 17390
#define IHOST_A9CPU0_COMPID0r 17391
#define IHOST_A9CPU0_COMPID1r 17392
#define IHOST_A9CPU0_COMPID2r 17393
#define IHOST_A9CPU0_COMPID3r 17394
#define IHOST_A9CPU0_DEVTYPEr 17395
#define IHOST_A9CPU0_DIDRr 17396
#define IHOST_A9CPU0_DRCRr 17397
#define IHOST_A9CPU0_DSCRr 17398
#define IHOST_A9CPU0_DTRRXr 17399
#define IHOST_A9CPU0_DTRTXr 17400
#define IHOST_A9CPU0_ICTRLr 17401
#define IHOST_A9CPU0_LOCKACCESSr 17402
#define IHOST_A9CPU0_LOCKSTATUSr 17403
#define IHOST_A9CPU0_PCSRr 17404
#define IHOST_A9CPU0_PERID0r 17405
#define IHOST_A9CPU0_PERID1r 17406
#define IHOST_A9CPU0_PERID2r 17407
#define IHOST_A9CPU0_PERID3r 17408
#define IHOST_A9CPU0_PERID4r 17409
#define IHOST_A9CPU0_PRCRr 17410
#define IHOST_A9CPU0_PRSRr 17411
#define IHOST_A9CPU0_VCRr 17412
#define IHOST_A9CPU0_WCR0r 17413
#define IHOST_A9CPU0_WCR1r 17414
#define IHOST_A9CPU0_WCR2r 17415
#define IHOST_A9CPU0_WCR3r 17416
#define IHOST_A9CPU0_WCR4r 17417
#define IHOST_A9CPU0_WCR5r 17418
#define IHOST_A9CPU0_WFARr 17419
#define IHOST_A9CPU0_WVR0r 17420
#define IHOST_A9CPU0_WVR1r 17421
#define IHOST_A9CPU0_WVR2r 17422
#define IHOST_A9CPU0_WVR3r 17423
#define IHOST_A9CPU0_WVR4r 17424
#define IHOST_A9CPU0_WVR5r 17425
#define IHOST_A9CPU1_AUTHSTATUSr 17426
#define IHOST_A9CPU1_BCR0r 17427
#define IHOST_A9CPU1_BCR1r 17428
#define IHOST_A9CPU1_BCR2r 17429
#define IHOST_A9CPU1_BCR3r 17430
#define IHOST_A9CPU1_BCR4r 17431
#define IHOST_A9CPU1_BCR5r 17432
#define IHOST_A9CPU1_BVR0r 17433
#define IHOST_A9CPU1_BVR1r 17434
#define IHOST_A9CPU1_BVR2r 17435
#define IHOST_A9CPU1_BVR3r 17436
#define IHOST_A9CPU1_BVR4r 17437
#define IHOST_A9CPU1_BVR5r 17438
#define IHOST_A9CPU1_CLAIMCLRr 17439
#define IHOST_A9CPU1_CLAIMSETr 17440
#define IHOST_A9CPU1_COMPID0r 17441
#define IHOST_A9CPU1_COMPID1r 17442
#define IHOST_A9CPU1_COMPID2r 17443
#define IHOST_A9CPU1_COMPID3r 17444
#define IHOST_A9CPU1_DEVTYPEr 17445
#define IHOST_A9CPU1_DIDRr 17446
#define IHOST_A9CPU1_DRCRr 17447
#define IHOST_A9CPU1_DSCRr 17448
#define IHOST_A9CPU1_DTRRXr 17449
#define IHOST_A9CPU1_DTRTXr 17450
#define IHOST_A9CPU1_ICTRLr 17451
#define IHOST_A9CPU1_LOCKACCESSr 17452
#define IHOST_A9CPU1_LOCKSTATUSr 17453
#define IHOST_A9CPU1_PCSRr 17454
#define IHOST_A9CPU1_PERID0r 17455
#define IHOST_A9CPU1_PERID1r 17456
#define IHOST_A9CPU1_PERID2r 17457
#define IHOST_A9CPU1_PERID3r 17458
#define IHOST_A9CPU1_PERID4r 17459
#define IHOST_A9CPU1_PRCRr 17460
#define IHOST_A9CPU1_PRSRr 17461
#define IHOST_A9CPU1_VCRr 17462
#define IHOST_A9CPU1_WCR0r 17463
#define IHOST_A9CPU1_WCR1r 17464
#define IHOST_A9CPU1_WCR2r 17465
#define IHOST_A9CPU1_WCR3r 17466
#define IHOST_A9CPU1_WCR4r 17467
#define IHOST_A9CPU1_WCR5r 17468
#define IHOST_A9CPU1_WFARr 17469
#define IHOST_A9CPU1_WVR0r 17470
#define IHOST_A9CPU1_WVR1r 17471
#define IHOST_A9CPU1_WVR2r 17472
#define IHOST_A9CPU1_WVR3r 17473
#define IHOST_A9CPU1_WVR4r 17474
#define IHOST_A9CPU1_WVR5r 17475
#define IHOST_A9CTI0_ASICCTLr 17476
#define IHOST_A9CTI0_AUTHSTATUSr 17477
#define IHOST_A9CTI0_CLAIMCLRr 17478
#define IHOST_A9CTI0_CLAIMSETr 17479
#define IHOST_A9CTI0_COMPID0r 17480
#define IHOST_A9CTI0_COMPID1r 17481
#define IHOST_A9CTI0_COMPID2r 17482
#define IHOST_A9CTI0_COMPID3r 17483
#define IHOST_A9CTI0_CTIAPPCLEARr 17484
#define IHOST_A9CTI0_CTIAPPPULSEr 17485
#define IHOST_A9CTI0_CTIAPPSETr 17486
#define IHOST_A9CTI0_CTICHGATEr 17487
#define IHOST_A9CTI0_CTICHINSTATUSr 17488
#define IHOST_A9CTI0_CTICHOUTSTATUSr 17489
#define IHOST_A9CTI0_CTICONTROLr 17490
#define IHOST_A9CTI0_CTIINEN0r 17491
#define IHOST_A9CTI0_CTIINEN1r 17492
#define IHOST_A9CTI0_CTIINEN2r 17493
#define IHOST_A9CTI0_CTIINEN3r 17494
#define IHOST_A9CTI0_CTIINEN4r 17495
#define IHOST_A9CTI0_CTIINEN5r 17496
#define IHOST_A9CTI0_CTIINEN6r 17497
#define IHOST_A9CTI0_CTIINEN7r 17498
#define IHOST_A9CTI0_CTIINTACKr 17499
#define IHOST_A9CTI0_CTIOUTEN0r 17500
#define IHOST_A9CTI0_CTIOUTEN1r 17501
#define IHOST_A9CTI0_CTIOUTEN2r 17502
#define IHOST_A9CTI0_CTIOUTEN3r 17503
#define IHOST_A9CTI0_CTIOUTEN4r 17504
#define IHOST_A9CTI0_CTIOUTEN5r 17505
#define IHOST_A9CTI0_CTIOUTEN6r 17506
#define IHOST_A9CTI0_CTIOUTEN7r 17507
#define IHOST_A9CTI0_CTITRIGINSTATUSr 17508
#define IHOST_A9CTI0_CTITRIGOUTSTATUSr 17509
#define IHOST_A9CTI0_DEVIDr 17510
#define IHOST_A9CTI0_DEVTYPEr 17511
#define IHOST_A9CTI0_ICTRLr 17512
#define IHOST_A9CTI0_ITCHINr 17513
#define IHOST_A9CTI0_ITCHINACKr 17514
#define IHOST_A9CTI0_ITCHOUTr 17515
#define IHOST_A9CTI0_ITCHOUTACKr 17516
#define IHOST_A9CTI0_ITTRIGINr 17517
#define IHOST_A9CTI0_ITTRIGINACKr 17518
#define IHOST_A9CTI0_ITTRIGOUTr 17519
#define IHOST_A9CTI0_ITTRIGOUTACKr 17520
#define IHOST_A9CTI0_LOCKACCESSr 17521
#define IHOST_A9CTI0_LOCKSTATUSr 17522
#define IHOST_A9CTI0_PERID0r 17523
#define IHOST_A9CTI0_PERID1r 17524
#define IHOST_A9CTI0_PERID2r 17525
#define IHOST_A9CTI0_PERID3r 17526
#define IHOST_A9CTI0_PERID4r 17527
#define IHOST_A9CTI1_ASICCTLr 17528
#define IHOST_A9CTI1_AUTHSTATUSr 17529
#define IHOST_A9CTI1_CLAIMCLRr 17530
#define IHOST_A9CTI1_CLAIMSETr 17531
#define IHOST_A9CTI1_COMPID0r 17532
#define IHOST_A9CTI1_COMPID1r 17533
#define IHOST_A9CTI1_COMPID2r 17534
#define IHOST_A9CTI1_COMPID3r 17535
#define IHOST_A9CTI1_CTIAPPCLEARr 17536
#define IHOST_A9CTI1_CTIAPPPULSEr 17537
#define IHOST_A9CTI1_CTIAPPSETr 17538
#define IHOST_A9CTI1_CTICHGATEr 17539
#define IHOST_A9CTI1_CTICHINSTATUSr 17540
#define IHOST_A9CTI1_CTICHOUTSTATUSr 17541
#define IHOST_A9CTI1_CTICONTROLr 17542
#define IHOST_A9CTI1_CTIINEN0r 17543
#define IHOST_A9CTI1_CTIINEN1r 17544
#define IHOST_A9CTI1_CTIINEN2r 17545
#define IHOST_A9CTI1_CTIINEN3r 17546
#define IHOST_A9CTI1_CTIINEN4r 17547
#define IHOST_A9CTI1_CTIINEN5r 17548
#define IHOST_A9CTI1_CTIINEN6r 17549
#define IHOST_A9CTI1_CTIINEN7r 17550
#define IHOST_A9CTI1_CTIINTACKr 17551
#define IHOST_A9CTI1_CTIOUTEN0r 17552
#define IHOST_A9CTI1_CTIOUTEN1r 17553
#define IHOST_A9CTI1_CTIOUTEN2r 17554
#define IHOST_A9CTI1_CTIOUTEN3r 17555
#define IHOST_A9CTI1_CTIOUTEN4r 17556
#define IHOST_A9CTI1_CTIOUTEN5r 17557
#define IHOST_A9CTI1_CTIOUTEN6r 17558
#define IHOST_A9CTI1_CTIOUTEN7r 17559
#define IHOST_A9CTI1_CTITRIGINSTATUSr 17560
#define IHOST_A9CTI1_CTITRIGOUTSTATUSr 17561
#define IHOST_A9CTI1_DEVIDr 17562
#define IHOST_A9CTI1_DEVTYPEr 17563
#define IHOST_A9CTI1_ICTRLr 17564
#define IHOST_A9CTI1_ITCHINr 17565
#define IHOST_A9CTI1_ITCHINACKr 17566
#define IHOST_A9CTI1_ITCHOUTr 17567
#define IHOST_A9CTI1_ITCHOUTACKr 17568
#define IHOST_A9CTI1_ITTRIGINr 17569
#define IHOST_A9CTI1_ITTRIGINACKr 17570
#define IHOST_A9CTI1_ITTRIGOUTr 17571
#define IHOST_A9CTI1_ITTRIGOUTACKr 17572
#define IHOST_A9CTI1_LOCKACCESSr 17573
#define IHOST_A9CTI1_LOCKSTATUSr 17574
#define IHOST_A9CTI1_PERID0r 17575
#define IHOST_A9CTI1_PERID1r 17576
#define IHOST_A9CTI1_PERID2r 17577
#define IHOST_A9CTI1_PERID3r 17578
#define IHOST_A9CTI1_PERID4r 17579
#define IHOST_A9PMU0_PMCCNTRr 17580
#define IHOST_A9PMU0_PMCNTENCLRr 17581
#define IHOST_A9PMU0_PMCNTENSETr 17582
#define IHOST_A9PMU0_PMCRr 17583
#define IHOST_A9PMU0_PMEVCNTR0r 17584
#define IHOST_A9PMU0_PMEVCNTR1r 17585
#define IHOST_A9PMU0_PMEVCNTR2r 17586
#define IHOST_A9PMU0_PMEVCNTR3r 17587
#define IHOST_A9PMU0_PMEVCNTR4r 17588
#define IHOST_A9PMU0_PMEVCNTR5r 17589
#define IHOST_A9PMU0_PMINTENCLRr 17590
#define IHOST_A9PMU0_PMINTENSETr 17591
#define IHOST_A9PMU0_PMOVSRr 17592
#define IHOST_A9PMU0_PMSWINCr 17593
#define IHOST_A9PMU0_PMUSERENRr 17594
#define IHOST_A9PMU0_PMXEVTYPER0r 17595
#define IHOST_A9PMU0_PMXEVTYPER1r 17596
#define IHOST_A9PMU0_PMXEVTYPER2r 17597
#define IHOST_A9PMU0_PMXEVTYPER3r 17598
#define IHOST_A9PMU0_PMXEVTYPER4r 17599
#define IHOST_A9PMU0_PMXEVTYPER5r 17600
#define IHOST_A9PMU1_PMCCNTRr 17601
#define IHOST_A9PMU1_PMCNTENCLRr 17602
#define IHOST_A9PMU1_PMCNTENSETr 17603
#define IHOST_A9PMU1_PMCRr 17604
#define IHOST_A9PMU1_PMEVCNTR0r 17605
#define IHOST_A9PMU1_PMEVCNTR1r 17606
#define IHOST_A9PMU1_PMEVCNTR2r 17607
#define IHOST_A9PMU1_PMEVCNTR3r 17608
#define IHOST_A9PMU1_PMEVCNTR4r 17609
#define IHOST_A9PMU1_PMEVCNTR5r 17610
#define IHOST_A9PMU1_PMINTENCLRr 17611
#define IHOST_A9PMU1_PMINTENSETr 17612
#define IHOST_A9PMU1_PMOVSRr 17613
#define IHOST_A9PMU1_PMSWINCr 17614
#define IHOST_A9PMU1_PMUSERENRr 17615
#define IHOST_A9PMU1_PMXEVTYPER0r 17616
#define IHOST_A9PMU1_PMXEVTYPER1r 17617
#define IHOST_A9PMU1_PMXEVTYPER2r 17618
#define IHOST_A9PMU1_PMXEVTYPER3r 17619
#define IHOST_A9PMU1_PMXEVTYPER4r 17620
#define IHOST_A9PMU1_PMXEVTYPER5r 17621
#define IHOST_A9PTM0_COMPID0r 17622
#define IHOST_A9PTM0_COMPID1r 17623
#define IHOST_A9PTM0_COMPID2r 17624
#define IHOST_A9PTM0_COMPID3r 17625
#define IHOST_A9PTM0_ETMACTR1r 17626
#define IHOST_A9PTM0_ETMACTR2r 17627
#define IHOST_A9PTM0_ETMACTR3r 17628
#define IHOST_A9PTM0_ETMACTR4r 17629
#define IHOST_A9PTM0_ETMACTR5r 17630
#define IHOST_A9PTM0_ETMACTR6r 17631
#define IHOST_A9PTM0_ETMACTR7r 17632
#define IHOST_A9PTM0_ETMACTR8r 17633
#define IHOST_A9PTM0_ETMACVR1r 17634
#define IHOST_A9PTM0_ETMACVR2r 17635
#define IHOST_A9PTM0_ETMACVR3r 17636
#define IHOST_A9PTM0_ETMACVR4r 17637
#define IHOST_A9PTM0_ETMACVR5r 17638
#define IHOST_A9PTM0_ETMACVR6r 17639
#define IHOST_A9PTM0_ETMACVR7r 17640
#define IHOST_A9PTM0_ETMACVR8r 17641
#define IHOST_A9PTM0_ETMAUXCRr 17642
#define IHOST_A9PTM0_ETMCCERr 17643
#define IHOST_A9PTM0_ETMCCRr 17644
#define IHOST_A9PTM0_ETMCIDCMRr 17645
#define IHOST_A9PTM0_ETMCIDCVR1r 17646
#define IHOST_A9PTM0_ETMCNTENR1r 17647
#define IHOST_A9PTM0_ETMCNTENR2r 17648
#define IHOST_A9PTM0_ETMCNTRLDEVR1r 17649
#define IHOST_A9PTM0_ETMCNTRLDEVR2r 17650
#define IHOST_A9PTM0_ETMCNTRLDVR1r 17651
#define IHOST_A9PTM0_ETMCNTRLDVR2r 17652
#define IHOST_A9PTM0_ETMCNTVR1r 17653
#define IHOST_A9PTM0_ETMCNTVR2r 17654
#define IHOST_A9PTM0_ETMCRr 17655
#define IHOST_A9PTM0_ETMEXTINSELRr 17656
#define IHOST_A9PTM0_ETMEXTOUTEVR1r 17657
#define IHOST_A9PTM0_ETMEXTOUTEVR2r 17658
#define IHOST_A9PTM0_ETMIDRr 17659
#define IHOST_A9PTM0_ETMPDSRr 17660
#define IHOST_A9PTM0_ETMSCRr 17661
#define IHOST_A9PTM0_ETMSQ12EVRr 17662
#define IHOST_A9PTM0_ETMSQ13EVRr 17663
#define IHOST_A9PTM0_ETMSQ21EVRr 17664
#define IHOST_A9PTM0_ETMSQ23EVRr 17665
#define IHOST_A9PTM0_ETMSQ31EVRr 17666
#define IHOST_A9PTM0_ETMSQ32EVRr 17667
#define IHOST_A9PTM0_ETMSQRr 17668
#define IHOST_A9PTM0_ETMSRr 17669
#define IHOST_A9PTM0_ETMSSCRr 17670
#define IHOST_A9PTM0_ETMSYNCFRr 17671
#define IHOST_A9PTM0_ETMTECR1r 17672
#define IHOST_A9PTM0_ETMTEEVRr 17673
#define IHOST_A9PTM0_ETMTRACEIDRr 17674
#define IHOST_A9PTM0_ETMTRIGGERr 17675
#define IHOST_A9PTM0_ETMTSEVRr 17676
#define IHOST_A9PTM0_ITATBCTR0r 17677
#define IHOST_A9PTM0_ITATBCTR1r 17678
#define IHOST_A9PTM0_ITATBCTR2r 17679
#define IHOST_A9PTM0_ITATBDATA0r 17680
#define IHOST_A9PTM0_ITCTRLr 17681
#define IHOST_A9PTM0_ITMISCINr 17682
#define IHOST_A9PTM0_ITMISCOUTr 17683
#define IHOST_A9PTM0_ITTRIGGERr 17684
#define IHOST_A9PTM0_PERID0r 17685
#define IHOST_A9PTM0_PERID1r 17686
#define IHOST_A9PTM0_PERID2r 17687
#define IHOST_A9PTM0_PERID3r 17688
#define IHOST_A9PTM0_PERID4r 17689
#define IHOST_A9PTM1_COMPID0r 17690
#define IHOST_A9PTM1_COMPID1r 17691
#define IHOST_A9PTM1_COMPID2r 17692
#define IHOST_A9PTM1_COMPID3r 17693
#define IHOST_A9PTM1_ETMACTR1r 17694
#define IHOST_A9PTM1_ETMACTR2r 17695
#define IHOST_A9PTM1_ETMACTR3r 17696
#define IHOST_A9PTM1_ETMACTR4r 17697
#define IHOST_A9PTM1_ETMACTR5r 17698
#define IHOST_A9PTM1_ETMACTR6r 17699
#define IHOST_A9PTM1_ETMACTR7r 17700
#define IHOST_A9PTM1_ETMACTR8r 17701
#define IHOST_A9PTM1_ETMACVR1r 17702
#define IHOST_A9PTM1_ETMACVR2r 17703
#define IHOST_A9PTM1_ETMACVR3r 17704
#define IHOST_A9PTM1_ETMACVR4r 17705
#define IHOST_A9PTM1_ETMACVR5r 17706
#define IHOST_A9PTM1_ETMACVR6r 17707
#define IHOST_A9PTM1_ETMACVR7r 17708
#define IHOST_A9PTM1_ETMACVR8r 17709
#define IHOST_A9PTM1_ETMAUXCRr 17710
#define IHOST_A9PTM1_ETMCCERr 17711
#define IHOST_A9PTM1_ETMCCRr 17712
#define IHOST_A9PTM1_ETMCIDCMRr 17713
#define IHOST_A9PTM1_ETMCIDCVR1r 17714
#define IHOST_A9PTM1_ETMCNTENR1r 17715
#define IHOST_A9PTM1_ETMCNTENR2r 17716
#define IHOST_A9PTM1_ETMCNTRLDEVR1r 17717
#define IHOST_A9PTM1_ETMCNTRLDEVR2r 17718
#define IHOST_A9PTM1_ETMCNTRLDVR1r 17719
#define IHOST_A9PTM1_ETMCNTRLDVR2r 17720
#define IHOST_A9PTM1_ETMCNTVR1r 17721
#define IHOST_A9PTM1_ETMCNTVR2r 17722
#define IHOST_A9PTM1_ETMCRr 17723
#define IHOST_A9PTM1_ETMEXTINSELRr 17724
#define IHOST_A9PTM1_ETMEXTOUTEVR1r 17725
#define IHOST_A9PTM1_ETMEXTOUTEVR2r 17726
#define IHOST_A9PTM1_ETMIDRr 17727
#define IHOST_A9PTM1_ETMPDSRr 17728
#define IHOST_A9PTM1_ETMSCRr 17729
#define IHOST_A9PTM1_ETMSQ12EVRr 17730
#define IHOST_A9PTM1_ETMSQ13EVRr 17731
#define IHOST_A9PTM1_ETMSQ21EVRr 17732
#define IHOST_A9PTM1_ETMSQ23EVRr 17733
#define IHOST_A9PTM1_ETMSQ31EVRr 17734
#define IHOST_A9PTM1_ETMSQ32EVRr 17735
#define IHOST_A9PTM1_ETMSQRr 17736
#define IHOST_A9PTM1_ETMSRr 17737
#define IHOST_A9PTM1_ETMSSCRr 17738
#define IHOST_A9PTM1_ETMSYNCFRr 17739
#define IHOST_A9PTM1_ETMTECR1r 17740
#define IHOST_A9PTM1_ETMTEEVRr 17741
#define IHOST_A9PTM1_ETMTRACEIDRr 17742
#define IHOST_A9PTM1_ETMTRIGGERr 17743
#define IHOST_A9PTM1_ETMTSEVRr 17744
#define IHOST_A9PTM1_ITATBCTR0r 17745
#define IHOST_A9PTM1_ITATBCTR1r 17746
#define IHOST_A9PTM1_ITATBCTR2r 17747
#define IHOST_A9PTM1_ITATBDATA0r 17748
#define IHOST_A9PTM1_ITCTRLr 17749
#define IHOST_A9PTM1_ITMISCINr 17750
#define IHOST_A9PTM1_ITMISCOUTr 17751
#define IHOST_A9PTM1_ITTRIGGERr 17752
#define IHOST_A9PTM1_PERID0r 17753
#define IHOST_A9PTM1_PERID1r 17754
#define IHOST_A9PTM1_PERID2r 17755
#define IHOST_A9PTM1_PERID3r 17756
#define IHOST_A9PTM1_PERID4r 17757
#define IHOST_ARM_FUNNEL_AUTHSTATUSr 17758
#define IHOST_ARM_FUNNEL_CLAIM_TAG_CLEARr 17759
#define IHOST_ARM_FUNNEL_CLAIM_TAG_SETr 17760
#define IHOST_ARM_FUNNEL_COMPONENT_ID0r 17761
#define IHOST_ARM_FUNNEL_COMPONENT_ID1r 17762
#define IHOST_ARM_FUNNEL_COMPONENT_ID2r 17763
#define IHOST_ARM_FUNNEL_COMPONENT_ID3r 17764
#define IHOST_ARM_FUNNEL_DEVICE_IDr 17765
#define IHOST_ARM_FUNNEL_DEVICE_TYPE_IDENTIFIERr 17766
#define IHOST_ARM_FUNNEL_FUNNEL_CONTROLr 17767
#define IHOST_ARM_FUNNEL_ITATBCTR0r 17768
#define IHOST_ARM_FUNNEL_ITATBCTR1r 17769
#define IHOST_ARM_FUNNEL_ITATBCTR2r 17770
#define IHOST_ARM_FUNNEL_ITATBDATA0r 17771
#define IHOST_ARM_FUNNEL_ITCTRLr 17772
#define IHOST_ARM_FUNNEL_LOCKACCESSr 17773
#define IHOST_ARM_FUNNEL_LOCKSTATUSr 17774
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID0r 17775
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID1r 17776
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID2r 17777
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID3r 17778
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID4r 17779
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID5r 17780
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID6r 17781
#define IHOST_ARM_FUNNEL_PERIPHERAL_ID7r 17782
#define IHOST_ARM_FUNNEL_PRIORITY_CONTROLr 17783
#define IHOST_AXITRACE_ACP_ATM_ADDRHIGH_0r 17784
#define IHOST_AXITRACE_ACP_ATM_ADDRHIGH_1r 17785
#define IHOST_AXITRACE_ACP_ATM_ADDRLOW_0r 17786
#define IHOST_AXITRACE_ACP_ATM_ADDRLOW_1r 17787
#define IHOST_AXITRACE_ACP_ATM_ARBUSYr 17788
#define IHOST_AXITRACE_ACP_ATM_ARCYCLESr 17789
#define IHOST_AXITRACE_ACP_ATM_AWBUSYr 17790
#define IHOST_AXITRACE_ACP_ATM_AWCYCLESr 17791
#define IHOST_AXITRACE_ACP_ATM_BBUSYr 17792
#define IHOST_AXITRACE_ACP_ATM_BCYCLESr 17793
#define IHOST_AXITRACE_ACP_ATM_CMDr 17794
#define IHOST_AXITRACE_ACP_ATM_CONFIGr 17795
#define IHOST_AXITRACE_ACP_ATM_FILTER_0r 17796
#define IHOST_AXITRACE_ACP_ATM_FILTER_1r 17797
#define IHOST_AXITRACE_ACP_ATM_OUTIDSr 17798
#define IHOST_AXITRACE_ACP_ATM_RBUSYr 17799
#define IHOST_AXITRACE_ACP_ATM_RCYCLESr 17800
#define IHOST_AXITRACE_ACP_ATM_RDBEATSr 17801
#define IHOST_AXITRACE_ACP_ATM_RDCMDSr 17802
#define IHOST_AXITRACE_ACP_ATM_RDMAXr 17803
#define IHOST_AXITRACE_ACP_ATM_RDMINr 17804
#define IHOST_AXITRACE_ACP_ATM_RDOUTSr 17805
#define IHOST_AXITRACE_ACP_ATM_RDSUMr 17806
#define IHOST_AXITRACE_ACP_ATM_STATUSr 17807
#define IHOST_AXITRACE_ACP_ATM_WBUSYr 17808
#define IHOST_AXITRACE_ACP_ATM_WCYCLESr 17809
#define IHOST_AXITRACE_ACP_ATM_WRBEATSr 17810
#define IHOST_AXITRACE_ACP_ATM_WRCMDSr 17811
#define IHOST_AXITRACE_ACP_ATM_WRMAXr 17812
#define IHOST_AXITRACE_ACP_ATM_WRMINr 17813
#define IHOST_AXITRACE_ACP_ATM_WROUTSr 17814
#define IHOST_AXITRACE_ACP_ATM_WRSUMr 17815
#define IHOST_AXITRACE_M0_ATM_ADDRHIGH_0r 17816
#define IHOST_AXITRACE_M0_ATM_ADDRHIGH_1r 17817
#define IHOST_AXITRACE_M0_ATM_ADDRLOW_0r 17818
#define IHOST_AXITRACE_M0_ATM_ADDRLOW_1r 17819
#define IHOST_AXITRACE_M0_ATM_ARBUSYr 17820
#define IHOST_AXITRACE_M0_ATM_ARCYCLESr 17821
#define IHOST_AXITRACE_M0_ATM_AWBUSYr 17822
#define IHOST_AXITRACE_M0_ATM_AWCYCLESr 17823
#define IHOST_AXITRACE_M0_ATM_BBUSYr 17824
#define IHOST_AXITRACE_M0_ATM_BCYCLESr 17825
#define IHOST_AXITRACE_M0_ATM_CMDr 17826
#define IHOST_AXITRACE_M0_ATM_CONFIGr 17827
#define IHOST_AXITRACE_M0_ATM_FILTER_0r 17828
#define IHOST_AXITRACE_M0_ATM_FILTER_1r 17829
#define IHOST_AXITRACE_M0_ATM_OUTIDSr 17830
#define IHOST_AXITRACE_M0_ATM_RBUSYr 17831
#define IHOST_AXITRACE_M0_ATM_RCYCLESr 17832
#define IHOST_AXITRACE_M0_ATM_RDBEATSr 17833
#define IHOST_AXITRACE_M0_ATM_RDCMDSr 17834
#define IHOST_AXITRACE_M0_ATM_RDMAXr 17835
#define IHOST_AXITRACE_M0_ATM_RDMINr 17836
#define IHOST_AXITRACE_M0_ATM_RDOUTSr 17837
#define IHOST_AXITRACE_M0_ATM_RDSUMr 17838
#define IHOST_AXITRACE_M0_ATM_STATUSr 17839
#define IHOST_AXITRACE_M0_ATM_WBUSYr 17840
#define IHOST_AXITRACE_M0_ATM_WCYCLESr 17841
#define IHOST_AXITRACE_M0_ATM_WRBEATSr 17842
#define IHOST_AXITRACE_M0_ATM_WRCMDSr 17843
#define IHOST_AXITRACE_M0_ATM_WRMAXr 17844
#define IHOST_AXITRACE_M0_ATM_WRMINr 17845
#define IHOST_AXITRACE_M0_ATM_WROUTSr 17846
#define IHOST_AXITRACE_M0_ATM_WRSUMr 17847
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_0r 17848
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_1r 17849
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_2r 17850
#define IHOST_AXITRACE_M1_ATM_ADDRHIGH_3r 17851
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_0r 17852
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_1r 17853
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_2r 17854
#define IHOST_AXITRACE_M1_ATM_ADDRLOW_3r 17855
#define IHOST_AXITRACE_M1_ATM_ARBUSYr 17856
#define IHOST_AXITRACE_M1_ATM_ARCYCLESr 17857
#define IHOST_AXITRACE_M1_ATM_AWBUSYr 17858
#define IHOST_AXITRACE_M1_ATM_AWCYCLESr 17859
#define IHOST_AXITRACE_M1_ATM_BBUSYr 17860
#define IHOST_AXITRACE_M1_ATM_BCYCLESr 17861
#define IHOST_AXITRACE_M1_ATM_CMDr 17862
#define IHOST_AXITRACE_M1_ATM_CONFIGr 17863
#define IHOST_AXITRACE_M1_ATM_FILTER_0r 17864
#define IHOST_AXITRACE_M1_ATM_FILTER_1r 17865
#define IHOST_AXITRACE_M1_ATM_FILTER_2r 17866
#define IHOST_AXITRACE_M1_ATM_FILTER_3r 17867
#define IHOST_AXITRACE_M1_ATM_OUTIDSr 17868
#define IHOST_AXITRACE_M1_ATM_RBUSYr 17869
#define IHOST_AXITRACE_M1_ATM_RCYCLESr 17870
#define IHOST_AXITRACE_M1_ATM_RDBEATSr 17871
#define IHOST_AXITRACE_M1_ATM_RDCMDSr 17872
#define IHOST_AXITRACE_M1_ATM_RDMAXr 17873
#define IHOST_AXITRACE_M1_ATM_RDMINr 17874
#define IHOST_AXITRACE_M1_ATM_RDOUTSr 17875
#define IHOST_AXITRACE_M1_ATM_RDSUMr 17876
#define IHOST_AXITRACE_M1_ATM_STATUSr 17877
#define IHOST_AXITRACE_M1_ATM_WBUSYr 17878
#define IHOST_AXITRACE_M1_ATM_WCYCLESr 17879
#define IHOST_AXITRACE_M1_ATM_WRBEATSr 17880
#define IHOST_AXITRACE_M1_ATM_WRCMDSr 17881
#define IHOST_AXITRACE_M1_ATM_WRMAXr 17882
#define IHOST_AXITRACE_M1_ATM_WRMINr 17883
#define IHOST_AXITRACE_M1_ATM_WROUTSr 17884
#define IHOST_AXITRACE_M1_ATM_WRSUMr 17885
#define IHOST_GICCPU_ALIAS_BIN_PT_NSr 17886
#define IHOST_GICCPU_BIN_PTr 17887
#define IHOST_GICCPU_CONTROLr 17888
#define IHOST_GICCPU_CPU_IDENTr 17889
#define IHOST_GICCPU_EOIr 17890
#define IHOST_GICCPU_HI_PENDr 17891
#define IHOST_GICCPU_INTEG_ENABLEr 17892
#define IHOST_GICCPU_INTEG_MATCHr 17893
#define IHOST_GICCPU_INT_ACKr 17894
#define IHOST_GICCPU_INT_CFGr 17895
#define IHOST_GICCPU_INT_FIQ_SETr 17896
#define IHOST_GICCPU_PRIORITY_MASKr 17897
#define IHOST_GICCPU_RUN_PRIORITYr 17898
#define IHOST_GICDIST_ACTIVE_STATUS0r 17899
#define IHOST_GICDIST_ACTIVE_STATUS1r 17900
#define IHOST_GICDIST_ACTIVE_STATUS2r 17901
#define IHOST_GICDIST_ACTIVE_STATUS3r 17902
#define IHOST_GICDIST_ACTIVE_STATUS4r 17903
#define IHOST_GICDIST_ACTIVE_STATUS5r 17904
#define IHOST_GICDIST_ACTIVE_STATUS6r 17905
#define IHOST_GICDIST_ACTIVE_STATUS7r 17906
#define IHOST_GICDIST_DIST_IDENT_REGr 17907
#define IHOST_GICDIST_ENABLE_CLR0r 17908
#define IHOST_GICDIST_ENABLE_CLR1r 17909
#define IHOST_GICDIST_ENABLE_CLR2r 17910
#define IHOST_GICDIST_ENABLE_CLR3r 17911
#define IHOST_GICDIST_ENABLE_CLR4r 17912
#define IHOST_GICDIST_ENABLE_CLR5r 17913
#define IHOST_GICDIST_ENABLE_CLR6r 17914
#define IHOST_GICDIST_ENABLE_CLR7r 17915
#define IHOST_GICDIST_ENABLE_Sr 17916
#define IHOST_GICDIST_ENABLE_SET0r 17917
#define IHOST_GICDIST_ENABLE_SET1r 17918
#define IHOST_GICDIST_ENABLE_SET2r 17919
#define IHOST_GICDIST_ENABLE_SET3r 17920
#define IHOST_GICDIST_ENABLE_SET4r 17921
#define IHOST_GICDIST_ENABLE_SET5r 17922
#define IHOST_GICDIST_ENABLE_SET6r 17923
#define IHOST_GICDIST_ENABLE_SET7r 17924
#define IHOST_GICDIST_IC_TYPE_REGr 17925
#define IHOST_GICDIST_INT_CONFIG0r 17926
#define IHOST_GICDIST_INT_CONFIG1r 17927
#define IHOST_GICDIST_INT_CONFIG2r 17928
#define IHOST_GICDIST_INT_CONFIG3r 17929
#define IHOST_GICDIST_INT_CONFIG4r 17930
#define IHOST_GICDIST_INT_CONFIG5r 17931
#define IHOST_GICDIST_INT_CONFIG6r 17932
#define IHOST_GICDIST_INT_CONFIG7r 17933
#define IHOST_GICDIST_INT_CONFIG8r 17934
#define IHOST_GICDIST_INT_CONFIG9r 17935
#define IHOST_GICDIST_INT_CONFIG10r 17936
#define IHOST_GICDIST_INT_CONFIG11r 17937
#define IHOST_GICDIST_INT_CONFIG12r 17938
#define IHOST_GICDIST_INT_CONFIG13r 17939
#define IHOST_GICDIST_INT_CONFIG14r 17940
#define IHOST_GICDIST_INT_CONFIG15r 17941
#define IHOST_GICDIST_INT_SECURITY0r 17942
#define IHOST_GICDIST_INT_SECURITY1r 17943
#define IHOST_GICDIST_INT_SECURITY2r 17944
#define IHOST_GICDIST_INT_SECURITY3r 17945
#define IHOST_GICDIST_INT_SECURITY4r 17946
#define IHOST_GICDIST_INT_SECURITY5r 17947
#define IHOST_GICDIST_INT_SECURITY6r 17948
#define IHOST_GICDIST_INT_SECURITY7r 17949
#define IHOST_GICDIST_PCELL_ID_0r 17950
#define IHOST_GICDIST_PCELL_ID_1r 17951
#define IHOST_GICDIST_PCELL_ID_2r 17952
#define IHOST_GICDIST_PCELL_ID_3r 17953
#define IHOST_GICDIST_PENDING_CLR0r 17954
#define IHOST_GICDIST_PENDING_CLR1r 17955
#define IHOST_GICDIST_PENDING_CLR2r 17956
#define IHOST_GICDIST_PENDING_CLR3r 17957
#define IHOST_GICDIST_PENDING_CLR4r 17958
#define IHOST_GICDIST_PENDING_CLR5r 17959
#define IHOST_GICDIST_PENDING_CLR6r 17960
#define IHOST_GICDIST_PENDING_CLR7r 17961
#define IHOST_GICDIST_PENDING_SET0r 17962
#define IHOST_GICDIST_PENDING_SET1r 17963
#define IHOST_GICDIST_PENDING_SET2r 17964
#define IHOST_GICDIST_PENDING_SET3r 17965
#define IHOST_GICDIST_PENDING_SET4r 17966
#define IHOST_GICDIST_PENDING_SET5r 17967
#define IHOST_GICDIST_PENDING_SET6r 17968
#define IHOST_GICDIST_PENDING_SET7r 17969
#define IHOST_GICDIST_PERIPH_ID_1r 17970
#define IHOST_GICDIST_PERIPH_ID_2r 17971
#define IHOST_GICDIST_PERIPH_ID_3r 17972
#define IHOST_GICDIST_PERIPH_ID_4r 17973
#define IHOST_GICDIST_PERIPH_ID_5r 17974
#define IHOST_GICDIST_PERIPH_ID_6r 17975
#define IHOST_GICDIST_PERIPH_ID_7r 17976
#define IHOST_GICDIST_PPI_STATUSr 17977
#define IHOST_GICDIST_PRIORITY_LEVEL0r 17978
#define IHOST_GICDIST_PRIORITY_LEVEL1r 17979
#define IHOST_GICDIST_PRIORITY_LEVEL2r 17980
#define IHOST_GICDIST_PRIORITY_LEVEL3r 17981
#define IHOST_GICDIST_PRIORITY_LEVEL4r 17982
#define IHOST_GICDIST_PRIORITY_LEVEL5r 17983
#define IHOST_GICDIST_PRIORITY_LEVEL6r 17984
#define IHOST_GICDIST_PRIORITY_LEVEL7r 17985
#define IHOST_GICDIST_PRIORITY_LEVEL8r 17986
#define IHOST_GICDIST_PRIORITY_LEVEL9r 17987
#define IHOST_GICDIST_PRIORITY_LEVEL10r 17988
#define IHOST_GICDIST_PRIORITY_LEVEL11r 17989
#define IHOST_GICDIST_PRIORITY_LEVEL12r 17990
#define IHOST_GICDIST_PRIORITY_LEVEL13r 17991
#define IHOST_GICDIST_PRIORITY_LEVEL14r 17992
#define IHOST_GICDIST_PRIORITY_LEVEL15r 17993
#define IHOST_GICDIST_PRIORITY_LEVEL16r 17994
#define IHOST_GICDIST_PRIORITY_LEVEL17r 17995
#define IHOST_GICDIST_PRIORITY_LEVEL18r 17996
#define IHOST_GICDIST_PRIORITY_LEVEL19r 17997
#define IHOST_GICDIST_PRIORITY_LEVEL20r 17998
#define IHOST_GICDIST_PRIORITY_LEVEL21r 17999
#define IHOST_GICDIST_PRIORITY_LEVEL22r 18000
#define IHOST_GICDIST_PRIORITY_LEVEL23r 18001
#define IHOST_GICDIST_PRIORITY_LEVEL24r 18002
#define IHOST_GICDIST_PRIORITY_LEVEL25r 18003
#define IHOST_GICDIST_PRIORITY_LEVEL26r 18004
#define IHOST_GICDIST_PRIORITY_LEVEL27r 18005
#define IHOST_GICDIST_PRIORITY_LEVEL28r 18006
#define IHOST_GICDIST_PRIORITY_LEVEL29r 18007
#define IHOST_GICDIST_PRIORITY_LEVEL30r 18008
#define IHOST_GICDIST_PRIORITY_LEVEL31r 18009
#define IHOST_GICDIST_PRIORITY_LEVEL32r 18010
#define IHOST_GICDIST_PRIORITY_LEVEL33r 18011
#define IHOST_GICDIST_PRIORITY_LEVEL34r 18012
#define IHOST_GICDIST_PRIORITY_LEVEL35r 18013
#define IHOST_GICDIST_PRIORITY_LEVEL36r 18014
#define IHOST_GICDIST_PRIORITY_LEVEL37r 18015
#define IHOST_GICDIST_PRIORITY_LEVEL38r 18016
#define IHOST_GICDIST_PRIORITY_LEVEL39r 18017
#define IHOST_GICDIST_PRIORITY_LEVEL40r 18018
#define IHOST_GICDIST_PRIORITY_LEVEL41r 18019
#define IHOST_GICDIST_PRIORITY_LEVEL42r 18020
#define IHOST_GICDIST_PRIORITY_LEVEL43r 18021
#define IHOST_GICDIST_PRIORITY_LEVEL44r 18022
#define IHOST_GICDIST_PRIORITY_LEVEL45r 18023
#define IHOST_GICDIST_PRIORITY_LEVEL46r 18024
#define IHOST_GICDIST_PRIORITY_LEVEL47r 18025
#define IHOST_GICDIST_PRIORITY_LEVEL48r 18026
#define IHOST_GICDIST_PRIORITY_LEVEL49r 18027
#define IHOST_GICDIST_PRIORITY_LEVEL50r 18028
#define IHOST_GICDIST_PRIORITY_LEVEL51r 18029
#define IHOST_GICDIST_PRIORITY_LEVEL52r 18030
#define IHOST_GICDIST_PRIORITY_LEVEL53r 18031
#define IHOST_GICDIST_PRIORITY_LEVEL54r 18032
#define IHOST_GICDIST_PRIORITY_LEVEL55r 18033
#define IHOST_GICDIST_PRIORITY_LEVEL56r 18034
#define IHOST_GICDIST_PRIORITY_LEVEL57r 18035
#define IHOST_GICDIST_PRIORITY_LEVEL58r 18036
#define IHOST_GICDIST_PRIORITY_LEVEL59r 18037
#define IHOST_GICDIST_PRIORITY_LEVEL60r 18038
#define IHOST_GICDIST_PRIORITY_LEVEL61r 18039
#define IHOST_GICDIST_PRIORITY_LEVEL62r 18040
#define IHOST_GICDIST_PRIORITY_LEVEL63r 18041
#define IHOST_GICDIST_SPI_STATUS0r 18042
#define IHOST_GICDIST_SPI_STATUS1r 18043
#define IHOST_GICDIST_SPI_STATUS2r 18044
#define IHOST_GICDIST_SPI_STATUS3r 18045
#define IHOST_GICDIST_SPI_STATUS4r 18046
#define IHOST_GICDIST_SPI_STATUS5r 18047
#define IHOST_GICDIST_SPI_STATUS6r 18048
#define IHOST_GICDIST_SPI_TARGET0r 18049
#define IHOST_GICDIST_SPI_TARGET1r 18050
#define IHOST_GICDIST_SPI_TARGET2r 18051
#define IHOST_GICDIST_SPI_TARGET3r 18052
#define IHOST_GICDIST_SPI_TARGET4r 18053
#define IHOST_GICDIST_SPI_TARGET5r 18054
#define IHOST_GICDIST_SPI_TARGET6r 18055
#define IHOST_GICDIST_SPI_TARGET7r 18056
#define IHOST_GICDIST_SPI_TARGET8r 18057
#define IHOST_GICDIST_SPI_TARGET9r 18058
#define IHOST_GICDIST_SPI_TARGET10r 18059
#define IHOST_GICDIST_SPI_TARGET11r 18060
#define IHOST_GICDIST_SPI_TARGET12r 18061
#define IHOST_GICDIST_SPI_TARGET13r 18062
#define IHOST_GICDIST_SPI_TARGET14r 18063
#define IHOST_GICDIST_SPI_TARGET15r 18064
#define IHOST_GICDIST_SPI_TARGET16r 18065
#define IHOST_GICDIST_SPI_TARGET17r 18066
#define IHOST_GICDIST_SPI_TARGET18r 18067
#define IHOST_GICDIST_SPI_TARGET19r 18068
#define IHOST_GICDIST_SPI_TARGET20r 18069
#define IHOST_GICDIST_SPI_TARGET21r 18070
#define IHOST_GICDIST_SPI_TARGET22r 18071
#define IHOST_GICDIST_SPI_TARGET23r 18072
#define IHOST_GICDIST_SPI_TARGET24r 18073
#define IHOST_GICDIST_SPI_TARGET25r 18074
#define IHOST_GICDIST_SPI_TARGET26r 18075
#define IHOST_GICDIST_SPI_TARGET27r 18076
#define IHOST_GICDIST_SPI_TARGET28r 18077
#define IHOST_GICDIST_SPI_TARGET29r 18078
#define IHOST_GICDIST_SPI_TARGET30r 18079
#define IHOST_GICDIST_SPI_TARGET31r 18080
#define IHOST_GICDIST_SPI_TARGET32r 18081
#define IHOST_GICDIST_SPI_TARGET33r 18082
#define IHOST_GICDIST_SPI_TARGET34r 18083
#define IHOST_GICDIST_SPI_TARGET35r 18084
#define IHOST_GICDIST_SPI_TARGET36r 18085
#define IHOST_GICDIST_SPI_TARGET37r 18086
#define IHOST_GICDIST_SPI_TARGET38r 18087
#define IHOST_GICDIST_SPI_TARGET39r 18088
#define IHOST_GICDIST_SPI_TARGET40r 18089
#define IHOST_GICDIST_SPI_TARGET41r 18090
#define IHOST_GICDIST_SPI_TARGET42r 18091
#define IHOST_GICDIST_SPI_TARGET43r 18092
#define IHOST_GICDIST_SPI_TARGET44r 18093
#define IHOST_GICDIST_SPI_TARGET45r 18094
#define IHOST_GICDIST_SPI_TARGET46r 18095
#define IHOST_GICDIST_SPI_TARGET47r 18096
#define IHOST_GICDIST_SPI_TARGET48r 18097
#define IHOST_GICDIST_SPI_TARGET49r 18098
#define IHOST_GICDIST_SPI_TARGET50r 18099
#define IHOST_GICDIST_SPI_TARGET51r 18100
#define IHOST_GICDIST_SPI_TARGET52r 18101
#define IHOST_GICDIST_SPI_TARGET53r 18102
#define IHOST_GICDIST_SPI_TARGET54r 18103
#define IHOST_GICDIST_SPI_TARGET55r 18104
#define IHOST_GICDIST_SPI_TARGET56r 18105
#define IHOST_GICDIST_SPI_TARGET57r 18106
#define IHOST_GICDIST_SPI_TARGET58r 18107
#define IHOST_GICDIST_SPI_TARGET59r 18108
#define IHOST_GICDIST_SPI_TARGET60r 18109
#define IHOST_GICDIST_SPI_TARGET61r 18110
#define IHOST_GICDIST_SPI_TARGET62r 18111
#define IHOST_GICDIST_SPI_TARGET63r 18112
#define IHOST_GICDIST_STI_CONTROLr 18113
#define IHOST_GICTR_GIC_CMDr 18114
#define IHOST_GICTR_GIC_CONFIGr 18115
#define IHOST_GICTR_GIC_FIQ_LAT0r 18116
#define IHOST_GICTR_GIC_FIQ_LAT1r 18117
#define IHOST_GICTR_GIC_IRQ_LAT0r 18118
#define IHOST_GICTR_GIC_IRQ_LAT1r 18119
#define IHOST_GICTR_GIC_OUTIDSr 18120
#define IHOST_GICTR_GIC_STATUSr 18121
#define IHOST_GTIM_GLOB_COMP_HIr 18122
#define IHOST_GTIM_GLOB_COMP_LOWr 18123
#define IHOST_GTIM_GLOB_CTRLr 18124
#define IHOST_GTIM_GLOB_HIr 18125
#define IHOST_GTIM_GLOB_INCRr 18126
#define IHOST_GTIM_GLOB_LOWr 18127
#define IHOST_GTIM_GLOB_STATUSr 18128
#define IHOST_L2C_AUX_CONTROLr 18129
#define IHOST_L2C_CACHE_IDr 18130
#define IHOST_L2C_CACHE_SYNCr 18131
#define IHOST_L2C_CACHE_TYPEr 18132
#define IHOST_L2C_CLEAN_INDEX_WAYr 18133
#define IHOST_L2C_CLEAN_PAr 18134
#define IHOST_L2C_CLEAN_WAYr 18135
#define IHOST_L2C_CONTROLr 18136
#define IHOST_L2C_C_I_INDEX_WAYr 18137
#define IHOST_L2C_C_I_PAr 18138
#define IHOST_L2C_C_I_WAYr 18139
#define IHOST_L2C_DATA_LOCKDOWNr 18140
#define IHOST_L2C_DATA_RAM_CTRLr 18141
#define IHOST_L2C_DEBUG_CTRLr 18142
#define IHOST_L2C_EVENT_CTR0r 18143
#define IHOST_L2C_EVENT_CTR1r 18144
#define IHOST_L2C_EVENT_CTR_CFG0r 18145
#define IHOST_L2C_EVENT_CTR_CFG1r 18146
#define IHOST_L2C_EVENT_CTR_CTRLr 18147
#define IHOST_L2C_FILT_ENDr 18148
#define IHOST_L2C_FILT_STARTr 18149
#define IHOST_L2C_INSTR_LOCKDOWNr 18150
#define IHOST_L2C_INT_CLEARr 18151
#define IHOST_L2C_INT_MASKr 18152
#define IHOST_L2C_INT_RAW_STATUSr 18153
#define IHOST_L2C_INT_STATUSr 18154
#define IHOST_L2C_INV_PAr 18155
#define IHOST_L2C_INV_WAYr 18156
#define IHOST_L2C_PREFETCH_OFFSr 18157
#define IHOST_L2C_PWR_CTRLr 18158
#define IHOST_L2C_TAG_RAM_CTRLr 18159
#define IHOST_M0_IDM_INTERRUPT_STATUSr 18160
#define IHOST_M0_IDM_RESET_STATUSr 18161
#define IHOST_M0_IO_CONTROL_DIRECTr 18162
#define IHOST_M0_IO_STATUSr 18163
#define IHOST_M0_RESET_CONTROLr 18164
#define IHOST_PROC_CLK_ACTIVITY_MON1r 18165
#define IHOST_PROC_CLK_ACTIVITY_MON2r 18166
#define IHOST_PROC_CLK_APB0_CLKGATEr 18167
#define IHOST_PROC_CLK_APB_CLKGATE_DBG1r 18168
#define IHOST_PROC_CLK_APB_DIVr 18169
#define IHOST_PROC_CLK_APB_DIV_TRIGGERr 18170
#define IHOST_PROC_CLK_ARM_DIVr 18171
#define IHOST_PROC_CLK_ARM_PERIPH_CLKGATEr 18172
#define IHOST_PROC_CLK_ARM_SEG_TRGr 18173
#define IHOST_PROC_CLK_ARM_SEG_TRG_OVERRIDEr 18174
#define IHOST_PROC_CLK_ARM_SWITCH_CLKGATEr 18175
#define IHOST_PROC_CLK_ARM_SWITCH_DIVr 18176
#define IHOST_PROC_CLK_ARM_SWITCH_TRIGGERr 18177
#define IHOST_PROC_CLK_BUS_QUIESCr 18178
#define IHOST_PROC_CLK_CLKGATE_DBGr 18179
#define IHOST_PROC_CLK_CLKMONr 18180
#define IHOST_PROC_CLK_CORE0_CLKGATEr 18181
#define IHOST_PROC_CLK_CORE1_CLKGATEr 18182
#define IHOST_PROC_CLK_INTENr 18183
#define IHOST_PROC_CLK_INTSTATr 18184
#define IHOST_PROC_CLK_KPROC_CCU_PROF_CNTr 18185
#define IHOST_PROC_CLK_KPROC_CCU_PROF_CTLr 18186
#define IHOST_PROC_CLK_KPROC_CCU_PROF_DBGr 18187
#define IHOST_PROC_CLK_KPROC_CCU_PROF_SELr 18188
#define IHOST_PROC_CLK_LVM0_3r 18189
#define IHOST_PROC_CLK_LVM4_7r 18190
#define IHOST_PROC_CLK_LVM_ENr 18191
#define IHOST_PROC_CLK_PL310_DIVr 18192
#define IHOST_PROC_CLK_PL310_TRIGGERr 18193
#define IHOST_PROC_CLK_PLLARMAr 18194
#define IHOST_PROC_CLK_PLLARMBr 18195
#define IHOST_PROC_CLK_PLLARMCr 18196
#define IHOST_PROC_CLK_PLLARMCTRL0r 18197
#define IHOST_PROC_CLK_PLLARMCTRL1r 18198
#define IHOST_PROC_CLK_PLLARMCTRL2r 18199
#define IHOST_PROC_CLK_PLLARMCTRL3r 18200
#define IHOST_PROC_CLK_PLLARMCTRL4r 18201
#define IHOST_PROC_CLK_PLLARMCTRL5r 18202
#define IHOST_PROC_CLK_PLLARM_OFFSETr 18203
#define IHOST_PROC_CLK_PLL_DEBUGr 18204
#define IHOST_PROC_CLK_POLICY0_MASKr 18205
#define IHOST_PROC_CLK_POLICY1_MASKr 18206
#define IHOST_PROC_CLK_POLICY2_MASKr 18207
#define IHOST_PROC_CLK_POLICY3_MASKr 18208
#define IHOST_PROC_CLK_POLICY_CTLr 18209
#define IHOST_PROC_CLK_POLICY_DBGr 18210
#define IHOST_PROC_CLK_POLICY_FREQr 18211
#define IHOST_PROC_CLK_TGTMASK_DBG1r 18212
#define IHOST_PROC_CLK_VLT0_3r 18213
#define IHOST_PROC_CLK_VLT4_7r 18214
#define IHOST_PROC_CLK_WR_ACCESSr 18215
#define IHOST_PROC_RST_A9_CORE_SOFT_RSTNr 18216
#define IHOST_PROC_RST_SOFT_RSTNr 18217
#define IHOST_PROC_RST_WR_ACCESSr 18218
#define IHOST_PTIM_TIMER_COUNTERr 18219
#define IHOST_PTIM_TIMER_CTRLr 18220
#define IHOST_PTIM_TIMER_LOADr 18221
#define IHOST_PTIM_TIMER_STATUSr 18222
#define IHOST_PTIM_WATCHDOG_COUNTERr 18223
#define IHOST_PTIM_WATCHDOG_CTRLr 18224
#define IHOST_PTIM_WATCHDOG_DISABLEr 18225
#define IHOST_PTIM_WATCHDOG_LOADr 18226
#define IHOST_PTIM_WATCHDOG_RESET_STATUSr 18227
#define IHOST_PTIM_WATCHDOG_STATUSr 18228
#define IHOST_PWRWDOG0_IRDROP_CNTr 18229
#define IHOST_PWRWDOG0_IRDROP_CTRLr 18230
#define IHOST_PWRWDOG0_PWRWDOG_ACCU_CTRLr 18231
#define IHOST_PWRWDOG0_PWRWDOG_ACCU_STATr 18232
#define IHOST_PWRWDOG0_PWRWDOG_CTRLr 18233
#define IHOST_PWRWDOG0_PWRWDOG_DLYEN_CNTr 18234
#define IHOST_PWRWDOG0_PWRWDOG_STATr 18235
#define IHOST_PWRWDOG0_PWRWDOG_STAT_CNTr 18236
#define IHOST_S0_IDM_ERROR_LOG_ADDR_LSBr 18237
#define IHOST_S0_IDM_ERROR_LOG_COMPLETEr 18238
#define IHOST_S0_IDM_ERROR_LOG_CONTROLr 18239
#define IHOST_S0_IDM_ERROR_LOG_FLAGSr 18240
#define IHOST_S0_IDM_ERROR_LOG_IDr 18241
#define IHOST_S0_IDM_ERROR_LOG_STATUSr 18242
#define IHOST_S0_IDM_INTERRUPT_STATUSr 18243
#define IHOST_S0_IDM_RESET_READ_IDr 18244
#define IHOST_S0_IDM_RESET_STATUSr 18245
#define IHOST_S0_IDM_RESET_WRITE_IDr 18246
#define IHOST_S0_IO_CONTROL_DIRECTr 18247
#define IHOST_S0_IO_STATUSr 18248
#define IHOST_S0_RESET_CONTROLr 18249
#define IHOST_S1_IDM_ERROR_LOG_ADDR_LSBr 18250
#define IHOST_S1_IDM_ERROR_LOG_COMPLETEr 18251
#define IHOST_S1_IDM_ERROR_LOG_CONTROLr 18252
#define IHOST_S1_IDM_ERROR_LOG_FLAGSr 18253
#define IHOST_S1_IDM_ERROR_LOG_IDr 18254
#define IHOST_S1_IDM_ERROR_LOG_STATUSr 18255
#define IHOST_S1_IDM_INTERRUPT_STATUSr 18256
#define IHOST_S1_IDM_RESET_READ_IDr 18257
#define IHOST_S1_IDM_RESET_STATUSr 18258
#define IHOST_S1_IDM_RESET_WRITE_IDr 18259
#define IHOST_S1_IO_CONTROL_DIRECTr 18260
#define IHOST_S1_IO_STATUSr 18261
#define IHOST_S1_RESET_CONTROLr 18262
#define IHOST_SCU_ACCESS_CONTROLr 18263
#define IHOST_SCU_CONFIGr 18264
#define IHOST_SCU_CONTROLr 18265
#define IHOST_SCU_FILTER_ENDr 18266
#define IHOST_SCU_FILTER_STARTr 18267
#define IHOST_SCU_INVALIDATE_ALLr 18268
#define IHOST_SCU_POWER_STATUSr 18269
#define IHOST_SCU_SECURE_ACCESSr 18270
#define IHOST_SECTRAP_M0_TRAP_ADDRESSr 18271
#define IHOST_SECTRAP_M0_TRAP_CONFIGr 18272
#define IHOST_SECTRAP_M0_TRAP_STATUSr 18273
#define IHOST_SECTRAP_M1_TRAP_ADDRESSr 18274
#define IHOST_SECTRAP_M1_TRAP_CONFIGr 18275
#define IHOST_SECTRAP_M1_TRAP_STATUSr 18276
#define IHOST_SWSTM_R_CONFIGr 18277
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN00r 18278
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN01r 18279
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN02r 18280
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN03r 18281
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN04r 18282
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN05r 18283
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN06r 18284
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN07r 18285
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN08r 18286
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN09r 18287
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN10r 18288
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN11r 18289
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN12r 18290
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN13r 18291
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN14r 18292
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN15r 18293
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN16r 18294
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN17r 18295
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN18r 18296
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN19r 18297
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN20r 18298
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN21r 18299
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN22r 18300
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN23r 18301
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN24r 18302
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN25r 18303
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN26r 18304
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN27r 18305
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN28r 18306
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN29r 18307
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN30r 18308
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN31r 18309
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN32r 18310
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN33r 18311
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN34r 18312
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN35r 18313
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN36r 18314
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN37r 18315
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN38r 18316
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN39r 18317
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN40r 18318
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN41r 18319
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN42r 18320
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN43r 18321
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN44r 18322
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN45r 18323
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN46r 18324
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN47r 18325
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN48r 18326
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN49r 18327
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN50r 18328
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN51r 18329
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN52r 18330
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN53r 18331
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN54r 18332
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN55r 18333
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN56r 18334
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN57r 18335
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN58r 18336
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN59r 18337
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN60r 18338
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN61r 18339
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN62r 18340
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN63r 18341
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN64r 18342
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN65r 18343
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN66r 18344
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN67r 18345
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN68r 18346
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN69r 18347
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN70r 18348
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN71r 18349
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN72r 18350
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN73r 18351
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN74r 18352
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN75r 18353
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN76r 18354
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN77r 18355
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN78r 18356
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN79r 18357
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN80r 18358
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN81r 18359
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN82r 18360
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN83r 18361
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN84r 18362
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN85r 18363
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN86r 18364
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN87r 18365
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN88r 18366
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN89r 18367
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN90r 18368
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN91r 18369
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN92r 18370
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN93r 18371
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN94r 18372
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN95r 18373
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN96r 18374
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN97r 18375
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN98r 18376
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN99r 18377
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Ar 18378
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Br 18379
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Cr 18380
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Dr 18381
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Er 18382
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN0Fr 18383
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Ar 18384
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Br 18385
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Cr 18386
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Dr 18387
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Er 18388
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN1Fr 18389
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Ar 18390
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Br 18391
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Cr 18392
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Dr 18393
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Er 18394
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN2Fr 18395
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Ar 18396
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Br 18397
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Cr 18398
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Dr 18399
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Er 18400
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN3Fr 18401
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Ar 18402
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Br 18403
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Cr 18404
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Dr 18405
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Er 18406
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN4Fr 18407
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Ar 18408
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Br 18409
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Cr 18410
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Dr 18411
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Er 18412
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN5Fr 18413
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Ar 18414
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Br 18415
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Cr 18416
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Dr 18417
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Er 18418
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN6Fr 18419
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Ar 18420
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Br 18421
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Cr 18422
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Dr 18423
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Er 18424
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN7Fr 18425
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Ar 18426
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Br 18427
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Cr 18428
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Dr 18429
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Er 18430
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN8Fr 18431
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Ar 18432
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Br 18433
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Cr 18434
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Dr 18435
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Er 18436
#define IHOST_SWSTM_R_VAL_1BYTE_CHAN9Fr 18437
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA0r 18438
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA1r 18439
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA2r 18440
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA3r 18441
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA4r 18442
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA5r 18443
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA6r 18444
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA7r 18445
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA8r 18446
#define IHOST_SWSTM_R_VAL_1BYTE_CHANA9r 18447
#define IHOST_SWSTM_R_VAL_1BYTE_CHANAAr 18448
#define IHOST_SWSTM_R_VAL_1BYTE_CHANABr 18449
#define IHOST_SWSTM_R_VAL_1BYTE_CHANACr 18450
#define IHOST_SWSTM_R_VAL_1BYTE_CHANADr 18451
#define IHOST_SWSTM_R_VAL_1BYTE_CHANAEr 18452
#define IHOST_SWSTM_R_VAL_1BYTE_CHANAFr 18453
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB0r 18454
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB1r 18455
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB2r 18456
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB3r 18457
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB4r 18458
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB5r 18459
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB6r 18460
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB7r 18461
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB8r 18462
#define IHOST_SWSTM_R_VAL_1BYTE_CHANB9r 18463
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBAr 18464
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBBr 18465
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBCr 18466
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBDr 18467
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBEr 18468
#define IHOST_SWSTM_R_VAL_1BYTE_CHANBFr 18469
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC0r 18470
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC1r 18471
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC2r 18472
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC3r 18473
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC4r 18474
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC5r 18475
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC6r 18476
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC7r 18477
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC8r 18478
#define IHOST_SWSTM_R_VAL_1BYTE_CHANC9r 18479
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCAr 18480
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCBr 18481
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCCr 18482
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCDr 18483
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCEr 18484
#define IHOST_SWSTM_R_VAL_1BYTE_CHANCFr 18485
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND0r 18486
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND1r 18487
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND2r 18488
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND3r 18489
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND4r 18490
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND5r 18491
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND6r 18492
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND7r 18493
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND8r 18494
#define IHOST_SWSTM_R_VAL_1BYTE_CHAND9r 18495
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDAr 18496
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDBr 18497
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDCr 18498
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDDr 18499
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDEr 18500
#define IHOST_SWSTM_R_VAL_1BYTE_CHANDFr 18501
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE0r 18502
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE1r 18503
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE2r 18504
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE3r 18505
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE4r 18506
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE5r 18507
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE6r 18508
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE7r 18509
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE8r 18510
#define IHOST_SWSTM_R_VAL_1BYTE_CHANE9r 18511
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEAr 18512
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEBr 18513
#define IHOST_SWSTM_R_VAL_1BYTE_CHANECr 18514
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEDr 18515
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEEr 18516
#define IHOST_SWSTM_R_VAL_1BYTE_CHANEFr 18517
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF0r 18518
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF1r 18519
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF2r 18520
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF3r 18521
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF4r 18522
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF5r 18523
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF6r 18524
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF7r 18525
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF8r 18526
#define IHOST_SWSTM_R_VAL_1BYTE_CHANF9r 18527
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFAr 18528
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFBr 18529
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFCr 18530
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFDr 18531
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFEr 18532
#define IHOST_SWSTM_R_VAL_1BYTE_CHANFFr 18533
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN00r 18534
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN01r 18535
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN02r 18536
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN03r 18537
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN04r 18538
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN05r 18539
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN06r 18540
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN07r 18541
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN08r 18542
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN09r 18543
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN10r 18544
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN11r 18545
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN12r 18546
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN13r 18547
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN14r 18548
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN15r 18549
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN16r 18550
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN17r 18551
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN18r 18552
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN19r 18553
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN20r 18554
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN21r 18555
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN22r 18556
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN23r 18557
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN24r 18558
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN25r 18559
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN26r 18560
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN27r 18561
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN28r 18562
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN29r 18563
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN30r 18564
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN31r 18565
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN32r 18566
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN33r 18567
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN34r 18568
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN35r 18569
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN36r 18570
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN37r 18571
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN38r 18572
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN39r 18573
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN40r 18574
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN41r 18575
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN42r 18576
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN43r 18577
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN44r 18578
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN45r 18579
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN46r 18580
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN47r 18581
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN48r 18582
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN49r 18583
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN50r 18584
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN51r 18585
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN52r 18586
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN53r 18587
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN54r 18588
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN55r 18589
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN56r 18590
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN57r 18591
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN58r 18592
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN59r 18593
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN60r 18594
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN61r 18595
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN62r 18596
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN63r 18597
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN64r 18598
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN65r 18599
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN66r 18600
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN67r 18601
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN68r 18602
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN69r 18603
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN70r 18604
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN71r 18605
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN72r 18606
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN73r 18607
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN74r 18608
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN75r 18609
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN76r 18610
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN77r 18611
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN78r 18612
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN79r 18613
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN80r 18614
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN81r 18615
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN82r 18616
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN83r 18617
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN84r 18618
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN85r 18619
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN86r 18620
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN87r 18621
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN88r 18622
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN89r 18623
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN90r 18624
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN91r 18625
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN92r 18626
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN93r 18627
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN94r 18628
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN95r 18629
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN96r 18630
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN97r 18631
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN98r 18632
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN99r 18633
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Ar 18634
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Br 18635
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Cr 18636
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Dr 18637
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Er 18638
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN0Fr 18639
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Ar 18640
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Br 18641
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Cr 18642
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Dr 18643
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Er 18644
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN1Fr 18645
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Ar 18646
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Br 18647
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Cr 18648
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Dr 18649
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Er 18650
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN2Fr 18651
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Ar 18652
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Br 18653
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Cr 18654
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Dr 18655
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Er 18656
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN3Fr 18657
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Ar 18658
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Br 18659
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Cr 18660
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Dr 18661
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Er 18662
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN4Fr 18663
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Ar 18664
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Br 18665
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Cr 18666
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Dr 18667
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Er 18668
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN5Fr 18669
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Ar 18670
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Br 18671
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Cr 18672
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Dr 18673
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Er 18674
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN6Fr 18675
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Ar 18676
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Br 18677
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Cr 18678
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Dr 18679
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Er 18680
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN7Fr 18681
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Ar 18682
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Br 18683
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Cr 18684
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Dr 18685
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Er 18686
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN8Fr 18687
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Ar 18688
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Br 18689
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Cr 18690
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Dr 18691
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Er 18692
#define IHOST_SWSTM_R_VAL_2BYTE_CHAN9Fr 18693
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA0r 18694
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA1r 18695
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA2r 18696
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA3r 18697
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA4r 18698
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA5r 18699
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA6r 18700
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA7r 18701
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA8r 18702
#define IHOST_SWSTM_R_VAL_2BYTE_CHANA9r 18703
#define IHOST_SWSTM_R_VAL_2BYTE_CHANAAr 18704
#define IHOST_SWSTM_R_VAL_2BYTE_CHANABr 18705
#define IHOST_SWSTM_R_VAL_2BYTE_CHANACr 18706
#define IHOST_SWSTM_R_VAL_2BYTE_CHANADr 18707
#define IHOST_SWSTM_R_VAL_2BYTE_CHANAEr 18708
#define IHOST_SWSTM_R_VAL_2BYTE_CHANAFr 18709
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB0r 18710
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB1r 18711
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB2r 18712
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB3r 18713
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB4r 18714
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB5r 18715
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB6r 18716
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB7r 18717
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB8r 18718
#define IHOST_SWSTM_R_VAL_2BYTE_CHANB9r 18719
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBAr 18720
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBBr 18721
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBCr 18722
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBDr 18723
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBEr 18724
#define IHOST_SWSTM_R_VAL_2BYTE_CHANBFr 18725
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC0r 18726
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC1r 18727
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC2r 18728
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC3r 18729
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC4r 18730
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC5r 18731
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC6r 18732
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC7r 18733
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC8r 18734
#define IHOST_SWSTM_R_VAL_2BYTE_CHANC9r 18735
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCAr 18736
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCBr 18737
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCCr 18738
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCDr 18739
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCEr 18740
#define IHOST_SWSTM_R_VAL_2BYTE_CHANCFr 18741
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND0r 18742
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND1r 18743
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND2r 18744
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND3r 18745
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND4r 18746
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND5r 18747
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND6r 18748
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND7r 18749
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND8r 18750
#define IHOST_SWSTM_R_VAL_2BYTE_CHAND9r 18751
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDAr 18752
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDBr 18753
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDCr 18754
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDDr 18755
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDEr 18756
#define IHOST_SWSTM_R_VAL_2BYTE_CHANDFr 18757
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE0r 18758
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE1r 18759
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE2r 18760
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE3r 18761
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE4r 18762
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE5r 18763
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE6r 18764
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE7r 18765
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE8r 18766
#define IHOST_SWSTM_R_VAL_2BYTE_CHANE9r 18767
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEAr 18768
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEBr 18769
#define IHOST_SWSTM_R_VAL_2BYTE_CHANECr 18770
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEDr 18771
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEEr 18772
#define IHOST_SWSTM_R_VAL_2BYTE_CHANEFr 18773
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF0r 18774
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF1r 18775
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF2r 18776
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF3r 18777
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF4r 18778
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF5r 18779
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF6r 18780
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF7r 18781
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF8r 18782
#define IHOST_SWSTM_R_VAL_2BYTE_CHANF9r 18783
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFAr 18784
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFBr 18785
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFCr 18786
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFDr 18787
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFEr 18788
#define IHOST_SWSTM_R_VAL_2BYTE_CHANFFr 18789
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN00r 18790
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN01r 18791
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN02r 18792
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN03r 18793
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN04r 18794
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN05r 18795
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN06r 18796
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN07r 18797
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN08r 18798
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN09r 18799
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN10r 18800
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN11r 18801
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN12r 18802
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN13r 18803
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN14r 18804
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN15r 18805
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN16r 18806
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN17r 18807
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN18r 18808
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN19r 18809
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN20r 18810
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN21r 18811
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN22r 18812
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN23r 18813
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN24r 18814
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN25r 18815
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN26r 18816
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN27r 18817
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN28r 18818
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN29r 18819
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN30r 18820
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN31r 18821
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN32r 18822
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN33r 18823
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN34r 18824
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN35r 18825
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN36r 18826
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN37r 18827
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN38r 18828
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN39r 18829
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN40r 18830
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN41r 18831
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN42r 18832
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN43r 18833
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN44r 18834
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN45r 18835
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN46r 18836
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN47r 18837
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN48r 18838
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN49r 18839
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN50r 18840
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN51r 18841
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN52r 18842
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN53r 18843
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN54r 18844
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN55r 18845
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN56r 18846
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN57r 18847
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN58r 18848
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN59r 18849
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN60r 18850
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN61r 18851
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN62r 18852
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN63r 18853
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN64r 18854
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN65r 18855
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN66r 18856
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN67r 18857
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN68r 18858
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN69r 18859
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN70r 18860
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN71r 18861
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN72r 18862
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN73r 18863
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN74r 18864
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN75r 18865
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN76r 18866
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN77r 18867
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN78r 18868
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN79r 18869
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN80r 18870
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN81r 18871
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN82r 18872
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN83r 18873
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN84r 18874
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN85r 18875
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN86r 18876
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN87r 18877
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN88r 18878
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN89r 18879
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN90r 18880
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN91r 18881
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN92r 18882
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN93r 18883
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN94r 18884
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN95r 18885
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN96r 18886
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN97r 18887
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN98r 18888
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN99r 18889
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Ar 18890
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Br 18891
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Cr 18892
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Dr 18893
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Er 18894
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN0Fr 18895
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Ar 18896
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Br 18897
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Cr 18898
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Dr 18899
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Er 18900
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN1Fr 18901
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Ar 18902
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Br 18903
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Cr 18904
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Dr 18905
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Er 18906
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN2Fr 18907
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Ar 18908
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Br 18909
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Cr 18910
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Dr 18911
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Er 18912
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN3Fr 18913
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Ar 18914
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Br 18915
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Cr 18916
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Dr 18917
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Er 18918
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN4Fr 18919
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Ar 18920
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Br 18921
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Cr 18922
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Dr 18923
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Er 18924
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN5Fr 18925
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Ar 18926
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Br 18927
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Cr 18928
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Dr 18929
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Er 18930
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN6Fr 18931
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Ar 18932
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Br 18933
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Cr 18934
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Dr 18935
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Er 18936
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN7Fr 18937
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Ar 18938
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Br 18939
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Cr 18940
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Dr 18941
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Er 18942
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN8Fr 18943
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Ar 18944
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Br 18945
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Cr 18946
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Dr 18947
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Er 18948
#define IHOST_SWSTM_R_VAL_4BYTE_CHAN9Fr 18949
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA0r 18950
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA1r 18951
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA2r 18952
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA3r 18953
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA4r 18954
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA5r 18955
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA6r 18956
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA7r 18957
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA8r 18958
#define IHOST_SWSTM_R_VAL_4BYTE_CHANA9r 18959
#define IHOST_SWSTM_R_VAL_4BYTE_CHANAAr 18960
#define IHOST_SWSTM_R_VAL_4BYTE_CHANABr 18961
#define IHOST_SWSTM_R_VAL_4BYTE_CHANACr 18962
#define IHOST_SWSTM_R_VAL_4BYTE_CHANADr 18963
#define IHOST_SWSTM_R_VAL_4BYTE_CHANAEr 18964
#define IHOST_SWSTM_R_VAL_4BYTE_CHANAFr 18965
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB0r 18966
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB1r 18967
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB2r 18968
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB3r 18969
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB4r 18970
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB5r 18971
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB6r 18972
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB7r 18973
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB8r 18974
#define IHOST_SWSTM_R_VAL_4BYTE_CHANB9r 18975
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBAr 18976
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBBr 18977
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBCr 18978
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBDr 18979
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBEr 18980
#define IHOST_SWSTM_R_VAL_4BYTE_CHANBFr 18981
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC0r 18982
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC1r 18983
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC2r 18984
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC3r 18985
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC4r 18986
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC5r 18987
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC6r 18988
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC7r 18989
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC8r 18990
#define IHOST_SWSTM_R_VAL_4BYTE_CHANC9r 18991
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCAr 18992
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCBr 18993
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCCr 18994
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCDr 18995
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCEr 18996
#define IHOST_SWSTM_R_VAL_4BYTE_CHANCFr 18997
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND0r 18998
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND1r 18999
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND2r 19000
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND3r 19001
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND4r 19002
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND5r 19003
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND6r 19004
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND7r 19005
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND8r 19006
#define IHOST_SWSTM_R_VAL_4BYTE_CHAND9r 19007
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDAr 19008
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDBr 19009
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDCr 19010
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDDr 19011
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDEr 19012
#define IHOST_SWSTM_R_VAL_4BYTE_CHANDFr 19013
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE0r 19014
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE1r 19015
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE2r 19016
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE3r 19017
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE4r 19018
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE5r 19019
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE6r 19020
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE7r 19021
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE8r 19022
#define IHOST_SWSTM_R_VAL_4BYTE_CHANE9r 19023
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEAr 19024
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEBr 19025
#define IHOST_SWSTM_R_VAL_4BYTE_CHANECr 19026
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEDr 19027
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEEr 19028
#define IHOST_SWSTM_R_VAL_4BYTE_CHANEFr 19029
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF0r 19030
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF1r 19031
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF2r 19032
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF3r 19033
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF4r 19034
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF5r 19035
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF6r 19036
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF7r 19037
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF8r 19038
#define IHOST_SWSTM_R_VAL_4BYTE_CHANF9r 19039
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFAr 19040
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFBr 19041
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFCr 19042
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFDr 19043
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFEr 19044
#define IHOST_SWSTM_R_VAL_4BYTE_CHANFFr 19045
#define IHOST_SWSTM_TS_R_CONFIGr 19046
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN00r 19047
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN01r 19048
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN02r 19049
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN03r 19050
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN04r 19051
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN05r 19052
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN06r 19053
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN07r 19054
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN08r 19055
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN09r 19056
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN10r 19057
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN11r 19058
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN12r 19059
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN13r 19060
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN14r 19061
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN15r 19062
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN16r 19063
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN17r 19064
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN18r 19065
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN19r 19066
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN20r 19067
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN21r 19068
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN22r 19069
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN23r 19070
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN24r 19071
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN25r 19072
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN26r 19073
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN27r 19074
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN28r 19075
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN29r 19076
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN30r 19077
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN31r 19078
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN32r 19079
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN33r 19080
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN34r 19081
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN35r 19082
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN36r 19083
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN37r 19084
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN38r 19085
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN39r 19086
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN40r 19087
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN41r 19088
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN42r 19089
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN43r 19090
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN44r 19091
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN45r 19092
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN46r 19093
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN47r 19094
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN48r 19095
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN49r 19096
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN50r 19097
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN51r 19098
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN52r 19099
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN53r 19100
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN54r 19101
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN55r 19102
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN56r 19103
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN57r 19104
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN58r 19105
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN59r 19106
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN60r 19107
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN61r 19108
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN62r 19109
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN63r 19110
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN64r 19111
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN65r 19112
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN66r 19113
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN67r 19114
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN68r 19115
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN69r 19116
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN70r 19117
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN71r 19118
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN72r 19119
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN73r 19120
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN74r 19121
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN75r 19122
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN76r 19123
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN77r 19124
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN78r 19125
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN79r 19126
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN80r 19127
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN81r 19128
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN82r 19129
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN83r 19130
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN84r 19131
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN85r 19132
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN86r 19133
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN87r 19134
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN88r 19135
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN89r 19136
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN90r 19137
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN91r 19138
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN92r 19139
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN93r 19140
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN94r 19141
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN95r 19142
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN96r 19143
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN97r 19144
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN98r 19145
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN99r 19146
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Ar 19147
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Br 19148
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Cr 19149
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Dr 19150
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Er 19151
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Fr 19152
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Ar 19153
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Br 19154
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Cr 19155
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Dr 19156
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Er 19157
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Fr 19158
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Ar 19159
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Br 19160
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Cr 19161
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Dr 19162
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Er 19163
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Fr 19164
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Ar 19165
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Br 19166
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Cr 19167
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Dr 19168
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Er 19169
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Fr 19170
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Ar 19171
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Br 19172
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Cr 19173
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Dr 19174
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Er 19175
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Fr 19176
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Ar 19177
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Br 19178
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Cr 19179
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Dr 19180
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Er 19181
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Fr 19182
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Ar 19183
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Br 19184
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Cr 19185
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Dr 19186
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Er 19187
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Fr 19188
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Ar 19189
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Br 19190
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Cr 19191
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Dr 19192
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Er 19193
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Fr 19194
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Ar 19195
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Br 19196
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Cr 19197
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Dr 19198
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Er 19199
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Fr 19200
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Ar 19201
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Br 19202
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Cr 19203
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Dr 19204
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Er 19205
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Fr 19206
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA0r 19207
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA1r 19208
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA2r 19209
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA3r 19210
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA4r 19211
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA5r 19212
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA6r 19213
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA7r 19214
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA8r 19215
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA9r 19216
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAAr 19217
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANABr 19218
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANACr 19219
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANADr 19220
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAEr 19221
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAFr 19222
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB0r 19223
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB1r 19224
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB2r 19225
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB3r 19226
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB4r 19227
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB5r 19228
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB6r 19229
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB7r 19230
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB8r 19231
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB9r 19232
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBAr 19233
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBBr 19234
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBCr 19235
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBDr 19236
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBEr 19237
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBFr 19238
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC0r 19239
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC1r 19240
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC2r 19241
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC3r 19242
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC4r 19243
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC5r 19244
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC6r 19245
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC7r 19246
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC8r 19247
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC9r 19248
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCAr 19249
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCBr 19250
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCCr 19251
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCDr 19252
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCEr 19253
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCFr 19254
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND0r 19255
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND1r 19256
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND2r 19257
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND3r 19258
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND4r 19259
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND5r 19260
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND6r 19261
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND7r 19262
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND8r 19263
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND9r 19264
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDAr 19265
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDBr 19266
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDCr 19267
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDDr 19268
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDEr 19269
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDFr 19270
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE0r 19271
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE1r 19272
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE2r 19273
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE3r 19274
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE4r 19275
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE5r 19276
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE6r 19277
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE7r 19278
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE8r 19279
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE9r 19280
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEAr 19281
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEBr 19282
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANECr 19283
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEDr 19284
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEEr 19285
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEFr 19286
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF0r 19287
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF1r 19288
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF2r 19289
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF3r 19290
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF4r 19291
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF5r 19292
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF6r 19293
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF7r 19294
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF8r 19295
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF9r 19296
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFAr 19297
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFBr 19298
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFCr 19299
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFDr 19300
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFEr 19301
#define IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFFr 19302
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN00r 19303
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN01r 19304
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN02r 19305
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN03r 19306
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN04r 19307
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN05r 19308
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN06r 19309
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN07r 19310
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN08r 19311
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN09r 19312
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN10r 19313
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN11r 19314
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN12r 19315
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN13r 19316
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN14r 19317
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN15r 19318
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN16r 19319
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN17r 19320
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN18r 19321
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN19r 19322
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN20r 19323
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN21r 19324
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN22r 19325
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN23r 19326
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN24r 19327
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN25r 19328
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN26r 19329
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN27r 19330
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN28r 19331
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN29r 19332
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN30r 19333
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN31r 19334
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN32r 19335
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN33r 19336
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN34r 19337
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN35r 19338
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN36r 19339
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN37r 19340
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN38r 19341
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN39r 19342
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN40r 19343
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN41r 19344
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN42r 19345
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN43r 19346
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN44r 19347
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN45r 19348
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN46r 19349
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN47r 19350
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN48r 19351
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN49r 19352
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN50r 19353
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN51r 19354
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN52r 19355
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN53r 19356
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN54r 19357
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN55r 19358
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN56r 19359
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN57r 19360
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN58r 19361
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN59r 19362
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN60r 19363
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN61r 19364
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN62r 19365
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN63r 19366
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN64r 19367
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN65r 19368
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN66r 19369
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN67r 19370
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN68r 19371
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN69r 19372
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN70r 19373
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN71r 19374
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN72r 19375
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN73r 19376
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN74r 19377
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN75r 19378
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN76r 19379
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN77r 19380
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN78r 19381
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN79r 19382
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN80r 19383
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN81r 19384
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN82r 19385
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN83r 19386
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN84r 19387
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN85r 19388
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN86r 19389
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN87r 19390
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN88r 19391
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN89r 19392
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN90r 19393
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN91r 19394
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN92r 19395
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN93r 19396
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN94r 19397
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN95r 19398
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN96r 19399
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN97r 19400
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN98r 19401
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN99r 19402
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Ar 19403
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Br 19404
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Cr 19405
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Dr 19406
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Er 19407
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Fr 19408
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Ar 19409
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Br 19410
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Cr 19411
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Dr 19412
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Er 19413
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Fr 19414
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Ar 19415
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Br 19416
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Cr 19417
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Dr 19418
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Er 19419
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Fr 19420
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Ar 19421
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Br 19422
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Cr 19423
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Dr 19424
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Er 19425
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Fr 19426
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Ar 19427
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Br 19428
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Cr 19429
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Dr 19430
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Er 19431
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Fr 19432
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Ar 19433
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Br 19434
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Cr 19435
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Dr 19436
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Er 19437
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Fr 19438
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Ar 19439
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Br 19440
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Cr 19441
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Dr 19442
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Er 19443
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Fr 19444
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Ar 19445
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Br 19446
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Cr 19447
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Dr 19448
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Er 19449
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Fr 19450
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Ar 19451
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Br 19452
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Cr 19453
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Dr 19454
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Er 19455
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Fr 19456
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Ar 19457
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Br 19458
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Cr 19459
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Dr 19460
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Er 19461
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Fr 19462
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA0r 19463
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA1r 19464
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA2r 19465
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA3r 19466
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA4r 19467
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA5r 19468
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA6r 19469
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA7r 19470
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA8r 19471
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA9r 19472
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAAr 19473
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANABr 19474
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANACr 19475
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANADr 19476
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAEr 19477
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAFr 19478
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB0r 19479
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB1r 19480
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB2r 19481
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB3r 19482
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB4r 19483
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB5r 19484
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB6r 19485
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB7r 19486
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB8r 19487
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB9r 19488
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBAr 19489
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBBr 19490
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBCr 19491
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBDr 19492
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBEr 19493
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBFr 19494
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC0r 19495
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC1r 19496
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC2r 19497
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC3r 19498
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC4r 19499
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC5r 19500
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC6r 19501
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC7r 19502
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC8r 19503
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC9r 19504
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCAr 19505
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCBr 19506
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCCr 19507
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCDr 19508
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCEr 19509
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCFr 19510
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND0r 19511
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND1r 19512
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND2r 19513
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND3r 19514
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND4r 19515
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND5r 19516
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND6r 19517
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND7r 19518
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND8r 19519
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND9r 19520
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDAr 19521
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDBr 19522
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDCr 19523
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDDr 19524
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDEr 19525
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDFr 19526
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE0r 19527
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE1r 19528
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE2r 19529
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE3r 19530
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE4r 19531
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE5r 19532
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE6r 19533
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE7r 19534
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE8r 19535
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE9r 19536
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEAr 19537
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEBr 19538
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANECr 19539
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEDr 19540
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEEr 19541
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEFr 19542
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF0r 19543
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF1r 19544
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF2r 19545
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF3r 19546
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF4r 19547
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF5r 19548
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF6r 19549
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF7r 19550
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF8r 19551
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF9r 19552
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFAr 19553
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFBr 19554
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFCr 19555
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFDr 19556
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFEr 19557
#define IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFFr 19558
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN00r 19559
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN01r 19560
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN02r 19561
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN03r 19562
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN04r 19563
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN05r 19564
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN06r 19565
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN07r 19566
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN08r 19567
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN09r 19568
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN10r 19569
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN11r 19570
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN12r 19571
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN13r 19572
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN14r 19573
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN15r 19574
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN16r 19575
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN17r 19576
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN18r 19577
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN19r 19578
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN20r 19579
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN21r 19580
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN22r 19581
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN23r 19582
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN24r 19583
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN25r 19584
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN26r 19585
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN27r 19586
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN28r 19587
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN29r 19588
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN30r 19589
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN31r 19590
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN32r 19591
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN33r 19592
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN34r 19593
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN35r 19594
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN36r 19595
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN37r 19596
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN38r 19597
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN39r 19598
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN40r 19599
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN41r 19600
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN42r 19601
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN43r 19602
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN44r 19603
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN45r 19604
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN46r 19605
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN47r 19606
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN48r 19607
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN49r 19608
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN50r 19609
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN51r 19610
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN52r 19611
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN53r 19612
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN54r 19613
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN55r 19614
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN56r 19615
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN57r 19616
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN58r 19617
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN59r 19618
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN60r 19619
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN61r 19620
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN62r 19621
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN63r 19622
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN64r 19623
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN65r 19624
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN66r 19625
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN67r 19626
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN68r 19627
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN69r 19628
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN70r 19629
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN71r 19630
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN72r 19631
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN73r 19632
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN74r 19633
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN75r 19634
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN76r 19635
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN77r 19636
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN78r 19637
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN79r 19638
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN80r 19639
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN81r 19640
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN82r 19641
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN83r 19642
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN84r 19643
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN85r 19644
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN86r 19645
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN87r 19646
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN88r 19647
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN89r 19648
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN90r 19649
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN91r 19650
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN92r 19651
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN93r 19652
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN94r 19653
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN95r 19654
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN96r 19655
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN97r 19656
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN98r 19657
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN99r 19658
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Ar 19659
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Br 19660
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Cr 19661
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Dr 19662
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Er 19663
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Fr 19664
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Ar 19665
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Br 19666
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Cr 19667
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Dr 19668
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Er 19669
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Fr 19670
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Ar 19671
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Br 19672
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Cr 19673
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Dr 19674
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Er 19675
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Fr 19676
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Ar 19677
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Br 19678
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Cr 19679
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Dr 19680
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Er 19681
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Fr 19682
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Ar 19683
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Br 19684
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Cr 19685
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Dr 19686
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Er 19687
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Fr 19688
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Ar 19689
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Br 19690
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Cr 19691
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Dr 19692
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Er 19693
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Fr 19694
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Ar 19695
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Br 19696
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Cr 19697
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Dr 19698
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Er 19699
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Fr 19700
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Ar 19701
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Br 19702
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Cr 19703
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Dr 19704
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Er 19705
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Fr 19706
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Ar 19707
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Br 19708
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Cr 19709
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Dr 19710
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Er 19711
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Fr 19712
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Ar 19713
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Br 19714
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Cr 19715
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Dr 19716
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Er 19717
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Fr 19718
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA0r 19719
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA1r 19720
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA2r 19721
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA3r 19722
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA4r 19723
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA5r 19724
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA6r 19725
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA7r 19726
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA8r 19727
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA9r 19728
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAAr 19729
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANABr 19730
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANACr 19731
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANADr 19732
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAEr 19733
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAFr 19734
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB0r 19735
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB1r 19736
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB2r 19737
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB3r 19738
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB4r 19739
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB5r 19740
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB6r 19741
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB7r 19742
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB8r 19743
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB9r 19744
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBAr 19745
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBBr 19746
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBCr 19747
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBDr 19748
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBEr 19749
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBFr 19750
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC0r 19751
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC1r 19752
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC2r 19753
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC3r 19754
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC4r 19755
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC5r 19756
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC6r 19757
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC7r 19758
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC8r 19759
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC9r 19760
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCAr 19761
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCBr 19762
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCCr 19763
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCDr 19764
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCEr 19765
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCFr 19766
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND0r 19767
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND1r 19768
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND2r 19769
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND3r 19770
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND4r 19771
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND5r 19772
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND6r 19773
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND7r 19774
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND8r 19775
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND9r 19776
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDAr 19777
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDBr 19778
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDCr 19779
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDDr 19780
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDEr 19781
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDFr 19782
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE0r 19783
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE1r 19784
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE2r 19785
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE3r 19786
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE4r 19787
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE5r 19788
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE6r 19789
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE7r 19790
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE8r 19791
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE9r 19792
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEAr 19793
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEBr 19794
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANECr 19795
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEDr 19796
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEEr 19797
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEFr 19798
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF0r 19799
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF1r 19800
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF2r 19801
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF3r 19802
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF4r 19803
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF5r 19804
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF6r 19805
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF7r 19806
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF8r 19807
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF9r 19808
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFAr 19809
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFBr 19810
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFCr 19811
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFDr 19812
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFEr 19813
#define IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFFr 19814
#define IHPENABLERSr 19815
#define IHPFIFOSTATUSr 19816
#define IHPFIFOTHRESHOLDSr 19817
#define IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPESr 19818
#define IHP_ACTION_PROFILE_PBP_SA_DROP_MAPr 19819
#define IHP_ALL_RBRIDGES_MAC_CONFIGr 19820
#define IHP_CONSISTENT_HASHING_CONFIGRATIONr 19821
#define IHP_COS_PROFILE_USE_L_2r 19822
#define IHP_COS_PROFILE_USE_L_3r 19823
#define IHP_DBGDATA_1r 19824
#define IHP_DBGDATA_2r 19825
#define IHP_DBGDATA_3r 19826
#define IHP_DBG_LLR_TRAP_0r 19827
#define IHP_DBG_LLR_TRAP_1r 19828
#define IHP_DE_TO_DP_MAPr 19829
#define IHP_DROP_PRECEDENCE_MAP_PCPr 19830
#define IHP_ECC_1B_ERR_CNTr 19831
#define IHP_ECC_2B_ERR_CNTr 19832
#define IHP_ECC_ERR_1B_MONITOR_MEM_MASKr 19833
#define IHP_ECC_ERR_2B_MONITOR_MEM_MASKr 19834
#define IHP_ERROR_INITIATION_DATAr 19835
#define IHP_ETHERNET_TAG_FORMATr 19836
#define IHP_ETHER_IP_CONFIGr 19837
#define IHP_FILTERING_ACTION_PROFILESr 19838
#define IHP_GENERAL_TRAPr 19839
#define IHP_GRE_ETH_TYPE_CUSTOMr 19840
#define IHP_GRE_ETH_TYPE_ETHERNETr 19841
#define IHP_GRE_ETH_TYPE_IPV4r 19842
#define IHP_GRE_ETH_TYPE_IPV6r 19843
#define IHP_GRE_ETH_TYPE_MPLSr 19844
#define IHP_GTIMERCONFIGURATIONr 19845
#define IHP_GTIMERTRIGGERr 19846
#define IHP_GTIMER_CONFIGURATIONr 19847
#define IHP_GTIMER_TRIGGERr 19848
#define IHP_HEADER_STACK_EXCEED_PROGRAM_ADDRESSr 19849
#define IHP_HIGH_VSI_CONFIGr 19850
#define IHP_HIGH_VSI_PROFILEr 19851
#define IHP_IHP_ENABLERSr 19852
#define IHP_INCOMING_UP_MAPr 19853
#define IHP_INDIRECTCOMMANDr 19854
#define IHP_INDIRECTCOMMANDADDRESSr 19855
#define IHP_INDIRECTCOMMANDDATAINCREMENTr 19856
#define IHP_INDIRECTCOMMANDRDDATA_0r 19857
#define IHP_INDIRECTCOMMANDRDDATA_1r 19858
#define IHP_INDIRECTCOMMANDRDDATA_2r 19859
#define IHP_INDIRECTCOMMANDRDDATA_3r 19860
#define IHP_INDIRECTCOMMANDRDDATA_4r 19861
#define IHP_INDIRECTCOMMANDWRDATA_0r 19862
#define IHP_INDIRECTCOMMANDWRDATA_1r 19863
#define IHP_INDIRECTCOMMANDWRDATA_2r 19864
#define IHP_INDIRECTCOMMANDWRDATA_3r 19865
#define IHP_INDIRECTCOMMANDWRDATA_4r 19866
#define IHP_INDIRECT_COMMANDr 19867
#define IHP_INDIRECT_COMMAND_ADDRESSr 19868
#define IHP_INDIRECT_COMMAND_DATA_INCREMENTr 19869
#define IHP_INDIRECT_COMMAND_RD_DATAr 19870
#define IHP_INDIRECT_COMMAND_WR_DATAr 19871
#define IHP_INDIRECT_WR_MASKr 19872
#define IHP_INITIAL_VLAN_ACTION_PROFILESr 19873
#define IHP_INITIATE_ECC_1B_ERRORSr 19874
#define IHP_INITIATE_ECC_2B_ERRORSr 19875
#define IHP_INITIATE_PAR_ERRr 19876
#define IHP_INTERRUPTMASKREGISTERr 19877
#define IHP_INTERRUPTREGISTERr 19878
#define IHP_INTERRUPT_MASK_REGISTERr 19879
#define IHP_INTERRUPT_REGISTERr 19880
#define IHP_INTERRUPT_REGISTER_TESTr 19881
#define IHP_IP_DEFAULT_ETHERNET_VSIr 19882
#define IHP_ISA_CAM_ENTRIES_COUNTERr 19883
#define IHP_ISA_DIAGNOSTICSr 19884
#define IHP_ISA_DIAGNOSTICS_ACCESSED_MODEr 19885
#define IHP_ISA_DIAGNOSTICS_INDEXr 19886
#define IHP_ISA_DIAGNOSTICS_KEYr 19887
#define IHP_ISA_DIAGNOSTICS_LOOKUP_RESULTr 19888
#define IHP_ISA_DIAGNOSTICS_READ_RESULTr 19889
#define IHP_ISA_ENTRIES_COUNTERr 19890
#define IHP_ISA_ERROR_CAM_TABLE_FULL_COUNTERr 19891
#define IHP_ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 19892
#define IHP_ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 19893
#define IHP_ISA_ERROR_TABLE_COHERENCY_COUNTERr 19894
#define IHP_ISA_GENERAL_EM_CONFIGURATION_REGISTERr 19895
#define IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr 19896
#define IHP_ISA_INTERRUPT_REGISTER_ONEr 19897
#define IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr 19898
#define IHP_ISA_KEY_TABLE_ENTRY_LIMITr 19899
#define IHP_ISA_LAST_LOOKUPr 19900
#define IHP_ISA_LOOKUP_ARBITER_LOOKUP_COUNTERr 19901
#define IHP_ISA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 19902
#define IHP_ISA_MANAGEMENT_UNIT_FAILUREr 19903
#define IHP_ISA_REQUESTS_COUNTERr 19904
#define IHP_ISA_RESET_STATUS_REGISTERr 19905
#define IHP_ISA_WARNING_INSERTED_EXISTING_COUNTERr 19906
#define IHP_ISB_CAM_ENTRIES_COUNTERr 19907
#define IHP_ISB_DIAGNOSTICSr 19908
#define IHP_ISB_DIAGNOSTICS_ACCESSED_MODEr 19909
#define IHP_ISB_DIAGNOSTICS_INDEXr 19910
#define IHP_ISB_DIAGNOSTICS_KEYr 19911
#define IHP_ISB_DIAGNOSTICS_LOOKUP_RESULTr 19912
#define IHP_ISB_DIAGNOSTICS_READ_RESULTr 19913
#define IHP_ISB_ENTRIES_COUNTERr 19914
#define IHP_ISB_ERROR_CAM_TABLE_FULL_COUNTERr 19915
#define IHP_ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 19916
#define IHP_ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 19917
#define IHP_ISB_ERROR_TABLE_COHERENCY_COUNTERr 19918
#define IHP_ISB_GENERAL_EM_CONFIGURATION_REGISTERr 19919
#define IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr 19920
#define IHP_ISB_INTERRUPT_REGISTER_ONEr 19921
#define IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr 19922
#define IHP_ISB_KEY_TABLE_ENTRY_LIMITr 19923
#define IHP_ISB_LAST_LOOKUPr 19924
#define IHP_ISB_LOOKUP_ARBITER_LOOKUP_COUNTERr 19925
#define IHP_ISB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 19926
#define IHP_ISB_MANAGEMENT_UNIT_FAILUREr 19927
#define IHP_ISB_REQUESTS_COUNTERr 19928
#define IHP_ISB_RESET_STATUS_REGISTERr 19929
#define IHP_ISB_WARNING_INSERTED_EXISTING_COUNTERr 19930
#define IHP_LAST_GENERATED_VALUESr 19931
#define IHP_LAST_RECEIVED_HEADER_REG_0r 19932
#define IHP_LAST_RECEIVED_HEADER_REG_1r 19933
#define IHP_LAST_RECEIVED_PORTr 19934
#define IHP_LEARN_DATA_VALUES_0r 19935
#define IHP_LEARN_DATA_VALUES_1r 19936
#define IHP_LINK_LAYER_LOOKUP_CFGr 19937
#define IHP_LL_MIRROR_VID_01r 19938
#define IHP_LL_MIRROR_VID_23r 19939
#define IHP_LL_MIRROR_VID_45r 19940
#define IHP_L_4_PORT_RANGES_2_TC_TABLEr 19941
#define IHP_MACT_AGE_AGING_MODEr 19942
#define IHP_MACT_AGE_AGING_RESOLUTIONr 19943
#define IHP_MACT_AGE_MACHINE_CONFIGURATIONr 19944
#define IHP_MACT_AGE_MACHINE_CURRENT_INDEXr 19945
#define IHP_MACT_AGE_MACHINE_META_CYCLEr 19946
#define IHP_MACT_AGE_MACHINE_STATUSr 19947
#define IHP_MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTERr 19948
#define IHP_MACT_CAM_ENTRIES_COUNTERr 19949
#define IHP_MACT_CMD_TO_CMD_TRANSLATIONr 19950
#define IHP_MACT_COUNTER_DB_CNTR_PTR_CONFIGURATIONr 19951
#define IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr 19952
#define IHP_MACT_COUNTER_LIMIT_CONFIGURATIONr 19953
#define IHP_MACT_COUNTER_LIMIT_MACT_DB_ENTRIES_COUNTr 19954
#define IHP_MACT_CPU_REQUEST_REQUESTr 19955
#define IHP_MACT_CPU_REQUEST_TRIGGERr 19956
#define IHP_MACT_DIAGNOSTICSr 19957
#define IHP_MACT_DIAGNOSTICS_ACCESSED_MODEr 19958
#define IHP_MACT_DIAGNOSTICS_INDEXr 19959
#define IHP_MACT_DIAGNOSTICS_KEYr 19960
#define IHP_MACT_DIAGNOSTICS_LOOKUP_RESULTr 19961
#define IHP_MACT_DIAGNOSTICS_READ_RESULTr 19962
#define IHP_MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTERr 19963
#define IHP_MACT_ENTRIES_COUNTERr 19964
#define IHP_MACT_ERROR_CAM_TABLE_FULL_COUNTERr 19965
#define IHP_MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTERr 19966
#define IHP_MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTERr 19967
#define IHP_MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 19968
#define IHP_MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTERr 19969
#define IHP_MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 19970
#define IHP_MACT_ERROR_TABLE_COHERENCY_COUNTERr 19971
#define IHP_MACT_EVENTr 19972
#define IHP_MACT_EVENT_EXCEED_LIMIT_COUNTERSr 19973
#define IHP_MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTRr 19974
#define IHP_MACT_EVENT_FIFO_CONFIGURATIONr 19975
#define IHP_MACT_EVENT_FIFO_EVENT_COUNTERr 19976
#define IHP_MACT_EVENT_FIFO_EVENT_DROP_COUNTERSr 19977
#define IHP_MACT_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNTr 19978
#define IHP_MACT_EVENT_FIFO_HIGH_THRESHOLDr 19979
#define IHP_MACT_EVENT_FIFO_WATERMARKr 19980
#define IHP_MACT_FCNT_RESET_SEQUENCE_CONTROLr 19981
#define IHP_MACT_FLU_MACHINE_CONFIGURATIONr 19982
#define IHP_MACT_FLU_MACHINE_CURRENT_INDEXr 19983
#define IHP_MACT_FLU_MACHINE_END_INDEXr 19984
#define IHP_MACT_FLU_MACHINE_HIT_COUNTERr 19985
#define IHP_MACT_FLU_MACHINE_STATUSr 19986
#define IHP_MACT_GENERAL_EM_CONFIGURATION_REGISTERr 19987
#define IHP_MACT_INGRESS_LEARN_TYPEr 19988
#define IHP_MACT_INTERRUPT_MASK_REGISTER_ONEr 19989
#define IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr 19990
#define IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr 19991
#define IHP_MACT_INTERRUPT_REGISTER_ONEr 19992
#define IHP_MACT_INTERRUPT_REGISTER_ONE_TESTr 19993
#define IHP_MACT_INTERRUPT_REGISTER_THREEr 19994
#define IHP_MACT_INTERRUPT_REGISTER_THREE_TESTr 19995
#define IHP_MACT_INTERRUPT_REGISTER_TWOr 19996
#define IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr 19997
#define IHP_MACT_KEY_TABLE_ENTRY_LIMITr 19998
#define IHP_MACT_LEARN_FILTER_PROPERTIESr 19999
#define IHP_MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTERr 20000
#define IHP_MACT_LEARN_LOOKUP_GENERAL_CONFIGURATIONr 20001
#define IHP_MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTERr 20002
#define IHP_MACT_LEARN_NOT_NEEDED_DROP_COUNTERr 20003
#define IHP_MACT_LEL_ERR_DATAr 20004
#define IHP_MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTERr 20005
#define IHP_MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTERr 20006
#define IHP_MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTERr 20007
#define IHP_MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTERr 20008
#define IHP_MACT_LOOKUP_BURST_FIFO_PROPERTIESr 20009
#define IHP_MACT_LOOKUP_FILTER_PROPERTIESr 20010
#define IHP_MACT_LOOKUP_LOOKUP_MODEr 20011
#define IHP_MACT_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 20012
#define IHP_MACT_MANAGEMENT_UNIT_FAILUREr 20013
#define IHP_MACT_MNGMNT_REQ_CONFIGURATIONr 20014
#define IHP_MACT_MNGMNT_REQ_COUNTERS_Ar 20015
#define IHP_MACT_MNGMNT_REQ_COUNTERS_Br 20016
#define IHP_MACT_MNGMNT_REQ_COUNTERS_Cr 20017
#define IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FIDr 20018
#define IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_FIDr 20019
#define IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FIDr 20020
#define IHP_MACT_MNGMNT_REQ_FLU_DB_CONFIGURATIONr 20021
#define IHP_MACT_MNGMNT_REQ_REQUEST_COUNTERr 20022
#define IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNTr 20023
#define IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_WATERMARKr 20024
#define IHP_MACT_OLP_REQUEST_REQUESTr 20025
#define IHP_MACT_OLP_REQUEST_TRIGGERr 20026
#define IHP_MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTERr 20027
#define IHP_MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTERr 20028
#define IHP_MACT_REPLYr 20029
#define IHP_MACT_REPLY_FIFO_CONFIGURATIONr 20030
#define IHP_MACT_REPLY_FIFO_HIGH_THRESHOLDr 20031
#define IHP_MACT_REPLY_FIFO_REPLY_COUNTERr 20032
#define IHP_MACT_REPLY_FIFO_REPLY_DROP_COUNTERSr 20033
#define IHP_MACT_REPLY_FIFO_REPLY_FIFO_ENTRY_COUNTr 20034
#define IHP_MACT_REPLY_FIFO_WATERMARKr 20035
#define IHP_MACT_REQUESTS_COUNTERr 20036
#define IHP_MACT_RESET_STATUS_REGISTERr 20037
#define IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTERr 20038
#define IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTERr 20039
#define IHP_MACT_WARNING_INSERTED_EXISTING_COUNTERr 20040
#define IHP_MACT_WARNING_LEARN_OVER_EXISTING_COUNTERr 20041
#define IHP_MAC_LAYER_TRAP_ARPr 20042
#define IHP_MAC_LAYER_TRAP_DHCPr 20043
#define IHP_MAC_LAYER_TRAP_ICMPr 20044
#define IHP_MAC_LAYER_TRAP_IGMPr 20045
#define IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr 20046
#define IHP_METER_TRAFFIC_CLASS_BITMAPr 20047
#define IHP_MPLS_LABEL_RANGE_BASE_LIFr 20048
#define IHP_MPLS_LABEL_RANGE_HIGHr 20049
#define IHP_MPLS_LABEL_RANGE_LOWr 20050
#define IHP_MY_ARP_IP_1r 20051
#define IHP_MY_ARP_IP_2r 20052
#define IHP_MY_B_MAC_LSB_BITMAPr 20053
#define IHP_MY_B_MAC_MCr 20054
#define IHP_MY_B_MAC_MSBr 20055
#define IHP_MY_MACr 20056
#define IHP_MY_TRILL_NICKNAMEr 20057
#define IHP_PARITY_ERR_CNTr 20058
#define IHP_PAR_0_ERR_MEM_MASKr 20059
#define IHP_PAR_1_ERR_MEM_MASKr 20060
#define IHP_PAR_3_ERR_MEM_MASKr 20061
#define IHP_PAR_ERR_MONITOR_MEM_MASKr 20062
#define IHP_PBP_ACTION_PROFILESr 20063
#define IHP_PBP_TE_BVID_RANGEr 20064
#define IHP_PCP_DECODING_TABLEr 20065
#define IHP_PROGRAM_ILLEGEL_ADDRESSr 20066
#define IHP_RCVD_PACKET_COUNTERr 20067
#define IHP_REG_0070r 20068
#define IHP_REG_0071r 20069
#define IHP_REG_0072r 20070
#define IHP_REG_0073r 20071
#define IHP_REG_0080r 20072
#define IHP_REG_0084r 20073
#define IHP_REG_0085r 20074
#define IHP_REG_0146r 20075
#define IHP_REG_0154r 20076
#define IHP_REG_0166r 20077
#define IHP_REG_0174r 20078
#define IHP_REG_0201r 20079
#define IHP_REG_0232r 20080
#define IHP_REG_0261r 20081
#define IHP_REG_0273r 20082
#define IHP_REG_007Ar 20083
#define IHP_REG_00A0r 20084
#define IHP_REG_00A5r 20085
#define IHP_REG_00A6r 20086
#define IHP_REG_00B0r 20087
#define IHP_REG_00B1r 20088
#define IHP_REG_00B2r 20089
#define IHP_REG_00B3r 20090
#define IHP_REG_00C1r 20091
#define IHP_REG_00CFr 20092
#define IHP_REG_00D2r 20093
#define IHP_REG_00D3r 20094
#define IHP_REG_00D4r 20095
#define IHP_REG_00D5r 20096
#define IHP_REG_00D6r 20097
#define IHP_REG_00D9r 20098
#define IHP_REG_00DAr 20099
#define IHP_REG_00DBr 20100
#define IHP_REG_00E0r 20101
#define IHP_REG_00E1r 20102
#define IHP_REG_01CCr 20103
#define IHP_REG_01CDr 20104
#define IHP_REG_01CEr 20105
#define IHP_REG_01CFr 20106
#define IHP_REG_01D4r 20107
#define IHP_REG_01D5r 20108
#define IHP_REG_022Br 20109
#define IHP_REG_022Cr 20110
#define IHP_REG_028Ar 20111
#define IHP_REG_02A1r 20112
#define IHP_REG_02B3r 20113
#define IHP_SBUS_LAST_IN_CHAINr 20114
#define IHP_SERVICE_TYPE_VALUESr 20115
#define IHP_SHARED_BFIDr 20116
#define IHP_SYNC_COUNTERr 20117
#define IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr 20118
#define IHP_TRAFFIC_CLASS_L_4_RANGEr 20119
#define IHP_TRAFFIC_CLASS_L_4_RANGE_CFGr 20120
#define IHP_TRAFFIC_CLASS_TO_USER_PRIORITYr 20121
#define IHP_TRILL_DEFAULT_VSIr 20122
#define IHP_TT_LIF_BANK_CONTETION_STATUSr 20123
#define IHP_UNDEF_PROGRAM_DATAr 20124
#define IHP_VRID_MY_MACr 20125
#define IHP_VSI_MASKS_BASEr 20126
#define IHP_VSI_MASKS_KEY_Ar 20127
#define IHP_VSI_MASKS_KEY_Br 20128
#define IHP_VSI_MASKS_KEY_Cr 20129
#define IHP_VSI_MASKS_RESULT_Ar 20130
#define IHP_VSI_MASKS_RESULT_Br 20131
#define IHP_VSI_MASKS_RESULT_Cr 20132
#define IHP_VSI_MASK_PROFILE_MAPr 20133
#define IHP_VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLEr 20134
#define IHP_VSI_PROFILE_TO_VSI_TABLEr 20135
#define IHP_VTT_GENERAL_CONFIGS_0r 20136
#define IHP_VTT_GENERAL_CONFIGS_1r 20137
#define IHP_VTT_PROGRAM_ENCOUNTEREDr 20138
#define IHP_VTT_TRAPS_ENCOUNTEREDr 20139
#define IHP_VTT_TRAP_STRENGTHS_0r 20140
#define IHP_VTT_TRAP_STRENGTHS_1r 20141
#define IHP_VTT_TRAP_STRENGTHS_2r 20142
#define IHP_VTT_TRAP_STRENGTHS_3r 20143
#define IHP_VTT_TRAP_STRENGTHS_4r 20144
#define IHP_VTT_TRAP_STRENGTHS_5r 20145
#define IHP_VTT_TRAP_STRENGTHS_6r 20146
#define IHP_VTT_TRAP_STRENGTHS_8r 20147
#define IHP_VTT_TRAP_STRENGTHS_9r 20148
#define IHP_VTT_TRAP_STRENGTHS_10r 20149
#define IHP_VT_LIF_BANK_CONTETION_STATUSr 20150
#define IING_EGRMSKBMAPr 20151
#define IING_EGRMSKBMAP_64r 20152
#define IIPMCr 20153
#define IIPPKTSr 20154
#define IIRSEL_TM_REG_1r 20155
#define IKNOWN_MCAST_BLOCK_MASKr 20156
#define IKNOWN_MCAST_BLOCK_MASK_64r 20157
#define IL2L3_BUS_SER_CONTROLr 20158
#define IL2LU_INTR_ENABLEr 20159
#define IL2LU_INTR_STATUSr 20160
#define IL2LU_PWR_WATCH_DOG_CONTROLr 20161
#define IL2LU_PWR_WATCH_DOG_STATUSr 20162
#define IL2LU_SER_CONTROLr 20163
#define IL2LU_TM_REG_1r 20164
#define IL2LU_WW_REG_1r 20165
#define IL2MC_TM_REG_1r 20166
#define IL3LU_TM_REG_1r 20167
#define IL3MC_ERBFIFO_STATUSr 20168
#define IL3MC_ERB_CTLr 20169
#define IL3MC_ERB_INTR_CLEARr 20170
#define IL3MC_ERB_INTR_ENABLEr 20171
#define IL3MC_ERB_INTR_STATUSr 20172
#define IL3MC_EXTFP_POLICY_DED_INFOr 20173
#define IL3MC_EXTFP_POLICY_SEC_INFOr 20174
#define IL3MC_FP0RSPFIFO_RS_CTLr 20175
#define IL3MC_FP0RSPFIFO_RS_STATUSr 20176
#define IL3MC_FP1RSPFIFO_RS_CTLr 20177
#define IL3MC_FP1RSPFIFO_RS_STATUSr 20178
#define IL3MC_FPCREQFIFO_WS_STATUSr 20179
#define IL3MC_IPCF_PTR_MISMATCH_INFOr 20180
#define IL3MC_L2L3RSPFIFO_RS_CTLr 20181
#define IL3MC_L2L3RSPFIFO_RS_STATUSr 20182
#define IL3MC_TM_REG_1r 20183
#define ILAMAC_DEBUG_COUNTr 20184
#define ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr 20185
#define ILAMAC_RX_ALIGNMENT_FAILURES_ERRORS_COUNTr 20186
#define ILAMAC_RX_BAD_PACKETS_COUNTr 20187
#define ILAMAC_RX_BAD_TYPE_ERRORS_COUNTr 20188
#define ILAMAC_RX_BURSTMAX_ERRORS_COUNTr 20189
#define ILAMAC_RX_BYTES_COUNTr 20190
#define ILAMAC_RX_CHANOUT0r 20191
#define ILAMAC_RX_CHANOUT1r 20192
#define ILAMAC_RX_CONFIGr 20193
#define ILAMAC_RX_CRC_ERRORS_COUNTr 20194
#define ILAMAC_RX_DESCRAM_ERRORS_COUNTr 20195
#define ILAMAC_RX_FRAMING_ERRORS_COUNTr 20196
#define ILAMAC_RX_INTF_INTR0_CLEARr 20197
#define ILAMAC_RX_INTF_INTR0_ENABLEr 20198
#define ILAMAC_RX_INTF_INTR0_STSr 20199
#define ILAMAC_RX_INTF_INTR1_CLEARr 20200
#define ILAMAC_RX_INTF_INTR1_ENABLEr 20201
#define ILAMAC_RX_INTF_INTR1_STSr 20202
#define ILAMAC_RX_INTF_STATE0r 20203
#define ILAMAC_RX_INTF_STATE1r 20204
#define ILAMAC_RX_LANE_CRC_ERRORS_COUNTr 20205
#define ILAMAC_RX_LANE_INTR0_CLEARr 20206
#define ILAMAC_RX_LANE_INTR0_ENABLEr 20207
#define ILAMAC_RX_LANE_INTR0_STSr 20208
#define ILAMAC_RX_LANE_INTR1_CLEARr 20209
#define ILAMAC_RX_LANE_INTR1_ENABLEr 20210
#define ILAMAC_RX_LANE_INTR1_STSr 20211
#define ILAMAC_RX_LANE_INTR2_CLEARr 20212
#define ILAMAC_RX_LANE_INTR2_ENABLEr 20213
#define ILAMAC_RX_LANE_INTR2_STSr 20214
#define ILAMAC_RX_LANE_INTR3_CLEARr 20215
#define ILAMAC_RX_LANE_INTR3_ENABLEr 20216
#define ILAMAC_RX_LANE_INTR3_STSr 20217
#define ILAMAC_RX_LANE_STATEr 20218
#define ILAMAC_RX_PACKETS_COUNTr 20219
#define ILAMAC_RX_WORD_SYNC_ERRORS_COUNTr 20220
#define ILAMAC_TX_BYTES_COUNTr 20221
#define ILAMAC_TX_CONFIG0r 20222
#define ILAMAC_TX_CONFIG1r 20223
#define ILAMAC_TX_CONFIG2r 20224
#define ILAMAC_TX_CONFIG3r 20225
#define ILAMAC_TX_CONFIG4r 20226
#define ILAMAC_TX_CONFIG5r 20227
#define ILAMAC_TX_INTF_STATEr 20228
#define ILAMAC_TX_INTR_CLEARr 20229
#define ILAMAC_TX_INTR_ENABLEr 20230
#define ILAMAC_TX_INTR_STSr 20231
#define ILAMAC_TX_PACKETS_COUNTr 20232
#define ILKN0CONFIGURATIONr 20233
#define ILKN0IBRXFCSTATUSr 20234
#define ILKN0MULTIPLEUSEBITSr 20235
#define ILKN0NUMLANESCONFIGr 20236
#define ILKN0OOBRXCRCERRCNTr 20237
#define ILKN0OOBRXFCSTATUSr 20238
#define ILKN0OOBRXLANESSTATUSr 20239
#define ILKN1CONFIGURATIONr 20240
#define ILKN1IBRXFCSTATUSr 20241
#define ILKN1MULTIPLEUSEBITSr 20242
#define ILKN1NUMLANESCONFIGr 20243
#define ILKN1OOBRXCRCERRCNTr 20244
#define ILKN1OOBRXFCSTATUSr 20245
#define ILKN1OOBRXLANESSTATUSr 20246
#define ILKNINTERRUPTMASKREGISTERr 20247
#define ILKNINTERRUPTREGISTERr 20248
#define ILKNINVERTPOLARITYSIGNALSr 20249
#define ILKNMEMORYCONTROLr 20250
#define ILKNOOBCONFIGURATIONr 20251
#define ILKNOOBRXFCSTATUSSELr 20252
#define ILKNOOBTXFORCEr 20253
#define ILKNOOBTXMASKr 20254
#define ILKNRESETr 20255
#define ILKNRX0CONTROLLERCONFIG1r 20256
#define ILKNRX1CONTROLLERCONFIG1r 20257
#define ILKNRXCONTROLLERMAXOCCUPANCYr 20258
#define ILKNRXCONTROLLERSTATUSr 20259
#define ILKNRXLANESRESETr 20260
#define ILKNRXMULTIPLEUSEBITSSTATUSr 20261
#define ILKNRXTOSCHHRMASK_0r 20262
#define ILKNRXTOSCHHRMASK_1r 20263
#define ILKNTX0CONTROLLER_CONFIGr 20264
#define ILKNTX1CONTROLLER_CONFIGr 20265
#define ILKNTXCONTROLLERSTATUSr 20266
#define ILKNTXLANESRESETr 20267
#define ILNKBLKr 20268
#define ILOCAL_SW_DISABLE_DEFAULT_PBMr 20269
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_64r 20270
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 20271
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 20272
#define ILPM_MEMORY_DBGCTRL_1r 20273
#define ILPM_SER_CONTROLr 20274
#define ILPM_SER_CONTROL_1r 20275
#define ILPM_TM_REG_1r 20276
#define ILPM_TM_REG_2r 20277
#define ILTOMCr 20278
#define IL_DEBUG_CAT4K_OOBFCr 20279
#define IL_DEBUG_CONFIGr 20280
#define IL_DEBUG_CREDITr 20281
#define IL_ECC_DEBUG0r 20282
#define IL_ECC_ERROR_ADDR_0r 20283
#define IL_ECC_ERROR_ADDR_1r 20284
#define IL_ECC_ERROR_L2_INTERRUPT_MASKr 20285
#define IL_ECC_ERROR_L2_INTRr 20286
#define IL_ECC_ERROR_L2_INTR_MASKr 20287
#define IL_ERRINJ_CMDSTS_DONEr 20288
#define IL_ERRINJ_CMDSTS_GOr 20289
#define IL_ERRINJ_CONFIG_CONTINUOUSr 20290
#define IL_ERRINJ_CONFIG_COUNTr 20291
#define IL_ERRINJ_CONFIG_LANE_0r 20292
#define IL_FLOWCONTROL_CONFIGr 20293
#define IL_FLOWCONTROL_L2_INTERRUPT_MASKr 20294
#define IL_FLOWCONTROL_L2_INTRr 20295
#define IL_FLOWCONTROL_L2_INTR_MASKr 20296
#define IL_FLOWCONTROL_OOB_RX_STSr 20297
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r 20298
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r 20299
#define IL_FLOWCONTROL_RXFC_STS0r 20300
#define IL_FLOWCONTROL_RXFC_STS1r 20301
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r 20302
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r 20303
#define IL_FLOWCONTROL_TXFC_STS0r 20304
#define IL_FLOWCONTROL_TXFC_STS1r 20305
#define IL_GLOBAL_CONFIGr 20306
#define IL_GLOBAL_CONTROLr 20307
#define IL_GLOBAL_ERROR_STATUSr 20308
#define IL_HCFC_DEBUGr 20309
#define IL_HCFC_INTRr 20310
#define IL_HCFC_INTR_MASKr 20311
#define IL_HCFC_RX_CONFIG0r 20312
#define IL_HCFC_RX_CONFIG1r 20313
#define IL_HCFC_RX_CONFIG2r 20314
#define IL_HCFC_RX_CONFIG3r 20315
#define IL_HCFC_RX_CONFIG4r 20316
#define IL_HCFC_RX_REMAP0r 20317
#define IL_HCFC_RX_REMAP1r 20318
#define IL_HCFC_RX_REMAP2r 20319
#define IL_HCFC_RX_REMAP3r 20320
#define IL_HCFC_RX_REMAP4r 20321
#define IL_HCFC_RX_REMAP5r 20322
#define IL_HCFC_RX_REMAP6r 20323
#define IL_HCFC_RX_REMAP7r 20324
#define IL_HCFC_RX_REMAP8r 20325
#define IL_HCFC_RX_REMAP9r 20326
#define IL_HCFC_RX_REMAP10r 20327
#define IL_HCFC_RX_REMAP11r 20328
#define IL_HCFC_RX_REMAP12r 20329
#define IL_HCFC_RX_STATUS0r 20330
#define IL_HCFC_RX_STATUS1r 20331
#define IL_HCFC_TX_CONFIG0r 20332
#define IL_HCFC_TX_CONFIG1r 20333
#define IL_HCFC_TX_CONFIG2r 20334
#define IL_HCFC_TX_CONFIG3r 20335
#define IL_HCFC_TX_CONFIG4r 20336
#define IL_HCFC_TX_CONFIG5r 20337
#define IL_HCFC_TX_REMAP0r 20338
#define IL_HCFC_TX_REMAP1r 20339
#define IL_HCFC_TX_REMAP2r 20340
#define IL_HCFC_TX_REMAP3r 20341
#define IL_HCFC_TX_REMAP4r 20342
#define IL_HCFC_TX_REMAP5r 20343
#define IL_HCFC_TX_REMAP6r 20344
#define IL_HCFC_TX_REMAP7r 20345
#define IL_HCFC_TX_REMAP8r 20346
#define IL_HCFC_TX_REMAP9r 20347
#define IL_HCFC_TX_REMAP10r 20348
#define IL_HCFC_TX_REMAP11r 20349
#define IL_HCFC_TX_REMAP12r 20350
#define IL_HCFC_TX_STATUS0r 20351
#define IL_HCFC_TX_STATUS1r 20352
#define IL_IEEE_CRC32_CONFIGr 20353
#define IL_LOOPBACK_CONFIGr 20354
#define IL_MEMORY_INITr 20355
#define IL_MEMORY_INIT_DONEr 20356
#define IL_MEM_DEBUG0r 20357
#define IL_MEM_DEBUG1r 20358
#define IL_MEM_DEBUG2r 20359
#define IL_MU_LLFC_CONTROLr 20360
#define IL_MU_LLFC_STATUSr 20361
#define IL_PKTCAP_CHANNEL_SEL_0r 20362
#define IL_PKTCAP_CHANNEL_SEL_1r 20363
#define IL_PKTCAP_CONFIGr 20364
#define IL_PKTCAP_CONTROLr 20365
#define IL_PKTCAP_PKTHDR_0r 20366
#define IL_PKTCAP_PKTHDR_1r 20367
#define IL_PKTCAP_PKTHDR_2r 20368
#define IL_PKTCAP_PKTHDR_3r 20369
#define IL_PKTCAP_PKTHDR_4r 20370
#define IL_PKTCAP_PKTHDR_5r 20371
#define IL_PKTCAP_PKTHDR_6r 20372
#define IL_PKTCAP_PKTHDR_7r 20373
#define IL_PKTCAP_PKTHDR_8r 20374
#define IL_PKTCAP_PKTHDR_9r 20375
#define IL_PKTCAP_PKTHDR_10r 20376
#define IL_PKTCAP_PKTHDR_11r 20377
#define IL_PKTCAP_PKTHDR_12r 20378
#define IL_PKTCAP_PKTHDR_13r 20379
#define IL_PKTCAP_PKTHDR_14r 20380
#define IL_PKTCAP_PKTHDR_15r 20381
#define IL_PKTCAP_PKTHDR_16r 20382
#define IL_PKTCAP_PKTHDR_17r 20383
#define IL_PKTCAP_PKTHDR_18r 20384
#define IL_PKTCAP_PKTHDR_19r 20385
#define IL_PKTCAP_PKTHDR_20r 20386
#define IL_PKTCAP_PKTHDR_21r 20387
#define IL_PKTCAP_PKTHDR_22r 20388
#define IL_PKTCAP_PKTHDR_23r 20389
#define IL_PKTCAP_PKTHDR_24r 20390
#define IL_PKTCAP_PKTHDR_25r 20391
#define IL_PKTCAP_PKTHDR_26r 20392
#define IL_PKTCAP_PKTHDR_27r 20393
#define IL_PKTCAP_PKTHDR_28r 20394
#define IL_PKTCAP_PKTHDR_29r 20395
#define IL_PKTCAP_PKTHDR_30r 20396
#define IL_PKTCAP_PKTHDR_31r 20397
#define IL_PKTCAP_PKTHDR_32r 20398
#define IL_PKTCAP_PKTHDR_33r 20399
#define IL_PKTCAP_PKTHDR_34r 20400
#define IL_PKTCAP_PKTHDR_35r 20401
#define IL_PKTCAP_PKTHDR_36r 20402
#define IL_PKTCAP_PKTHDR_37r 20403
#define IL_PKTCAP_PKTHDR_38r 20404
#define IL_PKTCAP_PKTHDR_39r 20405
#define IL_PKTCAP_PKTHDR_40r 20406
#define IL_PKTCAP_PKTHDR_41r 20407
#define IL_PKTCAP_PKTHDR_42r 20408
#define IL_PKTCAP_PKTHDR_43r 20409
#define IL_PKTCAP_PKTHDR_44r 20410
#define IL_PKTCAP_PKTHDR_45r 20411
#define IL_PKTCAP_PKTHDR_46r 20412
#define IL_PKTCAP_PKTHDR_47r 20413
#define IL_PKTCAP_PKTHDR_48r 20414
#define IL_PKTCAP_PKTHDR_49r 20415
#define IL_PKTCAP_PKTHDR_50r 20416
#define IL_PKTCAP_PKTHDR_51r 20417
#define IL_PKTCAP_PKTHDR_52r 20418
#define IL_PKTCAP_PKTHDR_53r 20419
#define IL_PKTCAP_PKTHDR_54r 20420
#define IL_PKTCAP_PKTHDR_55r 20421
#define IL_PKTCAP_PKTHDR_56r 20422
#define IL_PKTCAP_PKTHDR_57r 20423
#define IL_PKTCAP_PKTHDR_58r 20424
#define IL_PKTCAP_PKTHDR_59r 20425
#define IL_PKTCAP_PKTHDR_60r 20426
#define IL_PKTCAP_PKTHDR_61r 20427
#define IL_PKTCAP_PKTHDR_62r 20428
#define IL_PKTCAP_PKTHDR_63r 20429
#define IL_PKTCAP_PKTSB_0r 20430
#define IL_PKTCAP_PKTSB_1r 20431
#define IL_PKTCAP_PKTSB_2r 20432
#define IL_PKTCAP_PKTSB_3r 20433
#define IL_PKTCAP_PKTSB_4r 20434
#define IL_PKTCAP_PKTSB_5r 20435
#define IL_PKTCAP_PKTSB_6r 20436
#define IL_PKTCAP_PKTSB_7r 20437
#define IL_PKTCAP_STATUSr 20438
#define IL_PKTINJ_CONFIG0r 20439
#define IL_PKTINJ_CONFIG1r 20440
#define IL_PKTINJ_CONFIG2r 20441
#define IL_PKTINJ_CONFIG3r 20442
#define IL_PKTINJ_CONFIG4r 20443
#define IL_PKTINJ_CONFIG5r 20444
#define IL_PKTINJ_CONTROLr 20445
#define IL_PKTINJ_PKTHDR_0r 20446
#define IL_PKTINJ_PKTHDR_1r 20447
#define IL_PKTINJ_PKTHDR_2r 20448
#define IL_PKTINJ_PKTHDR_3r 20449
#define IL_PKTINJ_PKTHDR_4r 20450
#define IL_PKTINJ_PKTHDR_5r 20451
#define IL_PKTINJ_PKTHDR_6r 20452
#define IL_PKTINJ_PKTHDR_7r 20453
#define IL_PKTINJ_PKTHDR_8r 20454
#define IL_PKTINJ_PKTHDR_9r 20455
#define IL_PKTINJ_PKTHDR_10r 20456
#define IL_PKTINJ_PKTHDR_11r 20457
#define IL_PKTINJ_PKTHDR_12r 20458
#define IL_PKTINJ_PKTHDR_13r 20459
#define IL_PKTINJ_PKTHDR_14r 20460
#define IL_PKTINJ_PKTHDR_15r 20461
#define IL_PKTINJ_PKTHDR_16r 20462
#define IL_PKTINJ_PKTHDR_17r 20463
#define IL_PKTINJ_PKTHDR_18r 20464
#define IL_PKTINJ_PKTHDR_19r 20465
#define IL_PKTINJ_PKTHDR_20r 20466
#define IL_PKTINJ_PKTHDR_21r 20467
#define IL_PKTINJ_PKTHDR_22r 20468
#define IL_PKTINJ_PKTHDR_23r 20469
#define IL_PKTINJ_PKTHDR_24r 20470
#define IL_PKTINJ_PKTHDR_25r 20471
#define IL_PKTINJ_PKTHDR_26r 20472
#define IL_PKTINJ_PKTHDR_27r 20473
#define IL_PKTINJ_PKTHDR_28r 20474
#define IL_PKTINJ_PKTHDR_29r 20475
#define IL_PKTINJ_PKTHDR_30r 20476
#define IL_PKTINJ_PKTHDR_31r 20477
#define IL_PKTINJ_PKTHDR_32r 20478
#define IL_PKTINJ_PKTHDR_33r 20479
#define IL_PKTINJ_PKTHDR_34r 20480
#define IL_PKTINJ_PKTHDR_35r 20481
#define IL_PKTINJ_PKTHDR_36r 20482
#define IL_PKTINJ_PKTHDR_37r 20483
#define IL_PKTINJ_PKTHDR_38r 20484
#define IL_PKTINJ_PKTHDR_39r 20485
#define IL_PKTINJ_PKTHDR_40r 20486
#define IL_PKTINJ_PKTHDR_41r 20487
#define IL_PKTINJ_PKTHDR_42r 20488
#define IL_PKTINJ_PKTHDR_43r 20489
#define IL_PKTINJ_PKTHDR_44r 20490
#define IL_PKTINJ_PKTHDR_45r 20491
#define IL_PKTINJ_PKTHDR_46r 20492
#define IL_PKTINJ_PKTHDR_47r 20493
#define IL_PKTINJ_PKTHDR_48r 20494
#define IL_PKTINJ_PKTHDR_49r 20495
#define IL_PKTINJ_PKTHDR_50r 20496
#define IL_PKTINJ_PKTHDR_51r 20497
#define IL_PKTINJ_PKTHDR_52r 20498
#define IL_PKTINJ_PKTHDR_53r 20499
#define IL_PKTINJ_PKTHDR_54r 20500
#define IL_PKTINJ_PKTHDR_55r 20501
#define IL_PKTINJ_PKTHDR_56r 20502
#define IL_PKTINJ_PKTHDR_57r 20503
#define IL_PKTINJ_PKTHDR_58r 20504
#define IL_PKTINJ_PKTHDR_59r 20505
#define IL_PKTINJ_PKTHDR_60r 20506
#define IL_PKTINJ_PKTHDR_61r 20507
#define IL_PKTINJ_PKTHDR_62r 20508
#define IL_PKTINJ_PKTHDR_63r 20509
#define IL_PKTINJ_STATUSr 20510
#define IL_RX_CDR_LOCK_CONTROLr 20511
#define IL_RX_CHAN_ENABLE0r 20512
#define IL_RX_CHAN_ENABLE1r 20513
#define IL_RX_CONFIGr 20514
#define IL_RX_CORE_CONFIG0r 20515
#define IL_RX_CORE_CONFIG1r 20516
#define IL_RX_CORE_CONTROL0r 20517
#define IL_RX_CORE_STATUS0r 20518
#define IL_RX_CORE_STATUS1r 20519
#define IL_RX_CORE_STATUS2r 20520
#define IL_RX_CORE_STAT_MU_0r 20521
#define IL_RX_ERRDET0_L2_INTERRUPT_MASKr 20522
#define IL_RX_ERRDET0_L2_INTRr 20523
#define IL_RX_ERRDET0_L2_INTR_MASKr 20524
#define IL_RX_ERRDET1_L2_INTERRUPT_MASKr 20525
#define IL_RX_ERRDET1_L2_INTRr 20526
#define IL_RX_ERRDET1_L2_INTR_MASKr 20527
#define IL_RX_ERRDET2_L2_INTERRUPT_MASKr 20528
#define IL_RX_ERRDET2_L2_INTRr 20529
#define IL_RX_ERRDET2_L2_INTR_MASKr 20530
#define IL_RX_ERRDET3_L2_INTERRUPT_MASKr 20531
#define IL_RX_ERRDET3_L2_INTRr 20532
#define IL_RX_ERRDET3_L2_INTR_MASKr 20533
#define IL_RX_ERRDET4_L2_INTERRUPT_MASKr 20534
#define IL_RX_ERRDET4_L2_INTRr 20535
#define IL_RX_ERRDET4_L2_INTR_MASKr 20536
#define IL_RX_ERRDET5_L2_INTERRUPT_MASKr 20537
#define IL_RX_ERRDET5_L2_INTRr 20538
#define IL_RX_ERRDET5_L2_INTR_MASKr 20539
#define IL_RX_LANE_SWAP_CONTROL_0r 20540
#define IL_RX_LANE_SWAP_CONTROL_1r 20541
#define IL_RX_LANE_SWAP_CONTROL_2r 20542
#define IL_RX_LANE_SWAP_CONTROL_3r 20543
#define IL_RX_LANE_SWAP_CONTROL_4r 20544
#define IL_RX_LANE_SWAP_CONTROL_5r 20545
#define IL_RX_LANE_SWAP_CONTROL_6r 20546
#define IL_RX_LANE_SWAP_CONTROL_7r 20547
#define IL_RX_LANE_SWAP_CONTROL_8r 20548
#define IL_RX_LANE_SWAP_CONTROL_9r 20549
#define IL_RX_LANE_SWAP_CONTROL_10r 20550
#define IL_RX_LANE_SWAP_CONTROL_11r 20551
#define IL_RX_LANE_SWAP_CONTROL_12r 20552
#define IL_RX_LANE_SWAP_CONTROL_13r 20553
#define IL_RX_LANE_SWAP_CONTROL_14r 20554
#define IL_RX_LANE_SWAP_CONTROL_15r 20555
#define IL_STATS_RXSAT0_INTERRUPT_MASKr 20556
#define IL_STATS_RXSAT0_INTRr 20557
#define IL_STATS_RXSAT0_INTR_MASKr 20558
#define IL_STATS_RXSAT1_INTERRUPT_MASKr 20559
#define IL_STATS_RXSAT1_INTRr 20560
#define IL_STATS_RXSAT1_INTR_MASKr 20561
#define IL_STATS_TXSAT0_INTERRUPT_MASKr 20562
#define IL_STATS_TXSAT0_INTRr 20563
#define IL_STATS_TXSAT0_INTR_MASKr 20564
#define IL_STATS_TXSAT1_INTERRUPT_MASKr 20565
#define IL_STATS_TXSAT1_INTRr 20566
#define IL_STATS_TXSAT1_INTR_MASKr 20567
#define IL_TX_CHAN_ENABLE0r 20568
#define IL_TX_CHAN_ENABLE1r 20569
#define IL_TX_CONFIGr 20570
#define IL_TX_CORE_CONFIG0r 20571
#define IL_TX_CORE_CONFIG1r 20572
#define IL_TX_CORE_CONFIG2r 20573
#define IL_TX_CORE_CONTROL0r 20574
#define IL_TX_CORE_CONTROL_MU_0r 20575
#define IL_TX_ERRDET0_L2_INTERRUPT_MASKr 20576
#define IL_TX_ERRDET0_L2_INTRr 20577
#define IL_TX_ERRDET0_L2_INTR_MASKr 20578
#define IL_TX_LANE_SWAP_CONTROL_0r 20579
#define IL_TX_LANE_SWAP_CONTROL_1r 20580
#define IL_TX_LANE_SWAP_CONTROL_2r 20581
#define IL_TX_LANE_SWAP_CONTROL_3r 20582
#define IL_TX_LANE_SWAP_CONTROL_4r 20583
#define IL_TX_LANE_SWAP_CONTROL_5r 20584
#define IL_TX_LANE_SWAP_CONTROL_6r 20585
#define IL_TX_LANE_SWAP_CONTROL_7r 20586
#define IL_TX_LANE_SWAP_CONTROL_8r 20587
#define IL_TX_LANE_SWAP_CONTROL_9r 20588
#define IL_TX_LANE_SWAP_CONTROL_10r 20589
#define IL_TX_LANE_SWAP_CONTROL_11r 20590
#define IL_TX_LANE_SWAP_CONTROL_12r 20591
#define IL_TX_LANE_SWAP_CONTROL_13r 20592
#define IL_TX_LANE_SWAP_CONTROL_14r 20593
#define IL_TX_LANE_SWAP_CONTROL_15r 20594
#define IL_TX_REF_CLOCK_SELECTr 20595
#define IMIRRORr 20596
#define IMIRROR_BITMAPr 20597
#define IMIRROR_BITMAP_64r 20598
#define IMIRROR_BITMAP_PARITY_CONTROLr 20599
#define IMIRROR_BITMAP_PARITY_STATUS_INTRr 20600
#define IMIRROR_BITMAP_PARITY_STATUS_NACKr 20601
#define IMIRROR_CONTROLr 20602
#define IMMU_FUSE_DEBUG0r 20603
#define IMMU_FUSE_DEBUG1r 20604
#define IMMU_FUSE_DEBUG2r 20605
#define IMPLS_SER_CONTROLr 20606
#define IMRP4r 20607
#define IMRP6r 20608
#define INCOMINGUPMAP0r 20609
#define INCOMINGUPMAP1r 20610
#define INCOMINGUPMAP2r 20611
#define INCOMINGUPMAP3r 20612
#define INCORRECT_STATUS_MESSAGE___REGISTER_1r 20613
#define INCORRECT_STATUS_MESSAGE___REGISTER_2r 20614
#define INCREMENTALMODECONFIGURATIONSr 20615
#define INGRESSMULTICASTINDICATIONr 20616
#define INGRESSSHAPESCHEDULERCONFIGr 20617
#define INGRESSSHAPINGQUEUEBOUNDARIESr 20618
#define INGRESS_SHAPING_PORT_CONFIGURATIONr 20619
#define ING_1588OMPLSr 20620
#define ING_1588_INGRESS_CTRL_PARITY_CONTROLr 20621
#define ING_1588_PARSING_CONTROLr 20622
#define ING_BYPASS_CTRLr 20623
#define ING_CONFIGr 20624
#define ING_CONFIG_2r 20625
#define ING_CONFIG_64r 20626
#define ING_COS_MAPr 20627
#define ING_COS_MODEr 20628
#define ING_COS_MODE_64r 20629
#define ING_CPUTOBMAPr 20630
#define ING_CTRLr 20631
#define ING_CTRL2r 20632
#define ING_DNAT_ADDRESS_TYPE_B0_PDAr 20633
#define ING_DNAT_ADDRESS_TYPE_B0_TMr 20634
#define ING_DNAT_ADDRESS_TYPE_B1_PDAr 20635
#define ING_DNAT_ADDRESS_TYPE_B1_TMr 20636
#define ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr 20637
#define ING_DVP_PARITY_CONTROLr 20638
#define ING_DVP_PARITY_STATUS_INTRr 20639
#define ING_DVP_PARITY_STATUS_NACKr 20640
#define ING_DVP_TABLE_DBGCTRL_0r 20641
#define ING_DVP_TABLE_PARITY_CONTROLr 20642
#define ING_DVP_TABLE_PARITY_STATUS_INTRr 20643
#define ING_DVP_TABLE_PARITY_STATUS_NACKr 20644
#define ING_EAV_CLASSr 20645
#define ING_EGRMSKBMAPr 20646
#define ING_EGRMSKBMAP_64r 20647
#define ING_EGRMSKBMAP_PARITY_CONTROLr 20648
#define ING_EGRMSKBMAP_PARITY_STATUS_INTRr 20649
#define ING_EGRMSKBMAP_PARITY_STATUS_NACKr 20650
#define ING_EN_EFILTER_BITMAPr 20651
#define ING_EN_EFILTER_BITMAP_64r 20652
#define ING_EPC_LNKBMAPr 20653
#define ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr 20654
#define ING_EVENT_DEBUGr 20655
#define ING_EVENT_DEBUG_2r 20656
#define ING_EVENT_DEBUG_3r 20657
#define ING_EVENT_DEBUG_2_Xr 20658
#define ING_EVENT_DEBUG_2_Yr 20659
#define ING_EVENT_DEBUG_3_Xr 20660
#define ING_EVENT_DEBUG_3_Yr 20661
#define ING_EVENT_DEBUG_MASKr 20662
#define ING_EVENT_DEBUG_Xr 20663
#define ING_EVENT_DEBUG_Yr 20664
#define ING_FCOE_ETHERTYPEr 20665
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r 20666
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r 20667
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r 20668
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r 20669
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r 20670
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r 20671
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r 20672
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r 20673
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r 20674
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r 20675
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r 20676
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r 20677
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r 20678
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r 20679
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r 20680
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r 20681
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r 20682
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r 20683
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r 20684
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r 20685
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r 20686
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r 20687
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r 20688
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r 20689
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r 20690
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r 20691
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r 20692
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r 20693
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r 20694
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r 20695
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r 20696
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r 20697
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r 20698
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r 20699
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r 20700
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r 20701
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r 20702
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r 20703
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r 20704
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r 20705
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r 20706
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r 20707
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r 20708
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r 20709
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r 20710
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r 20711
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r 20712
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r 20713
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r 20714
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r 20715
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r 20716
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r 20717
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r 20718
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r 20719
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r 20720
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r 20721
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r 20722
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r 20723
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r 20724
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r 20725
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r 20726
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r 20727
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r 20728
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r 20729
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r 20730
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r 20731
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r 20732
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r 20733
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r 20734
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r 20735
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r 20736
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r 20737
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r 20738
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r 20739
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r 20740
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r 20741
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r 20742
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r 20743
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r 20744
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r 20745
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r 20746
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r 20747
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r 20748
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r 20749
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r 20750
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r 20751
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r 20752
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r 20753
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r 20754
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r 20755
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r 20756
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r 20757
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r 20758
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r 20759
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r 20760
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r 20761
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_CONTROLr 20762
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_INTRr 20763
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_NACKr 20764
#define ING_GTP_CONTROLr 20765
#define ING_HASH_CONFIG_0r 20766
#define ING_HBFC_CNM_ETHERTYPEr 20767
#define ING_HBFC_CNTAG_ETHERTYPEr 20768
#define ING_HGTRUNKr 20769
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr 20770
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr 20771
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr 20772
#define ING_HW_RESET_CONTROL_1r 20773
#define ING_HW_RESET_CONTROL_2r 20774
#define ING_HW_RESET_CONTROL_2_Xr 20775
#define ING_HW_RESET_CONTROL_2_Yr 20776
#define ING_ICNM_IDr 20777
#define ING_ICNM_MACDA_LSr 20778
#define ING_ICNM_MACDA_MSr 20779
#define ING_ICNM_MACSA_LSr 20780
#define ING_ICNM_MACSA_MSr 20781
#define ING_IPFIX_CONFIGr 20782
#define ING_IPFIX_CURRENT_TIMEr 20783
#define ING_IPFIX_DBG_CONTROLr 20784
#define ING_IPFIX_EOP_BUF_PARITY_CONTROLr 20785
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 20786
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 20787
#define ING_IPFIX_EXPORT_FIFO_COUNTERr 20788
#define ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 20789
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr 20790
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 20791
#define ING_IPFIX_EXPORT_FIFO_READ_PTRr 20792
#define ING_IPFIX_EXPORT_FIFO_WRITE_PTRr 20793
#define ING_IPFIX_FLOW_PARITY_CONTROLr 20794
#define ING_IPFIX_FLOW_PARITY_STATUS_INTRr 20795
#define ING_IPFIX_FLOW_PARITY_STATUS_NACKr 20796
#define ING_IPFIX_FLOW_RATE_CONTROLr 20797
#define ING_IPFIX_HASH_CONTROLr 20798
#define ING_IPFIX_MAXIMUM_IDLE_AGE_SETr 20799
#define ING_IPFIX_MAXIMUM_LIVE_TIME_SETr 20800
#define ING_IPFIX_MINIMUM_LIVE_TIME_SETr 20801
#define ING_IPFIX_MIRROR_CONTROL_64r 20802
#define ING_IPFIX_MISSED_BUCKET_FULL_COUNTr 20803
#define ING_IPFIX_MISSED_EXPORT_FULL_COUNTr 20804
#define ING_IPFIX_MISSED_PORT_LIMIT_COUNTr 20805
#define ING_IPFIX_PDA_CONTROLr 20806
#define ING_IPFIX_PORT_CONFIGr 20807
#define ING_IPFIX_PORT_LIMIT_STATUSr 20808
#define ING_IPFIX_PORT_RECORD_COUNTr 20809
#define ING_IPFIX_PORT_RECORD_LIMIT_SETr 20810
#define ING_IPFIX_PORT_SAMPLING_COUNTERr 20811
#define ING_IPFIX_RAM_CONTROLr 20812
#define ING_IPFIX_SAMPLING_LIMIT_SETr 20813
#define ING_IPFIX_SER_CONTROLr 20814
#define ING_IPFIX_SESSION_PARITY_CONTROLr 20815
#define ING_IPFIX_SESSION_PARITY_STATUSr 20816
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r 20817
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r 20818
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r 20819
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r 20820
#define ING_IPMC_PTR_CTRLr 20821
#define ING_L2_TUNNEL_PARSE_CONTROLr 20822
#define ING_L3_NEXT_HOP_DBGCTRLr 20823
#define ING_L3_NEXT_HOP_DEBUGr 20824
#define ING_L3_NEXT_HOP_PARITY_CONTROLr 20825
#define ING_L3_NEXT_HOP_PARITY_STATUSr 20826
#define ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 20827
#define ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 20828
#define ING_LLTAG_TPIDr 20829
#define ING_MIRROR_COS_CONTROLr 20830
#define ING_MIRTOBMAPr 20831
#define ING_MISC_CONFIGr 20832
#define ING_MISC_CONFIG2r 20833
#define ING_MISC_PORT_CONFIGr 20834
#define ING_MODMAP_CTRLr 20835
#define ING_MPLS_INNER_TPIDr 20836
#define ING_MPLS_TPIDr 20837
#define ING_MPLS_TPID_0r 20838
#define ING_MPLS_TPID_1r 20839
#define ING_MPLS_TPID_2r 20840
#define ING_MPLS_TPID_3r 20841
#define ING_NIV_CONFIGr 20842
#define ING_NIV_RX_FRAMES_ERROR_DROPr 20843
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr 20844
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr 20845
#define ING_OLP_CONFIG_0_64r 20846
#define ING_OLP_CONFIG_1_64r 20847
#define ING_OUTER_TPIDr 20848
#define ING_OUTER_TPID_0r 20849
#define ING_OUTER_TPID_1r 20850
#define ING_OUTER_TPID_2r 20851
#define ING_OUTER_TPID_3r 20852
#define ING_PHYSICAL_PORT_TABLE_PARITY_CONTROLr 20853
#define ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr 20854
#define ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_NACKr 20855
#define ING_PORT_THROTTLE_CFGr 20856
#define ING_PORT_THROTTLE_ENABLE_64r 20857
#define ING_PRI_CNG_MAP_PARITY_CONTROLr 20858
#define ING_PRI_CNG_MAP_PARITY_STATUS_INTRr 20859
#define ING_PRI_CNG_MAP_PARITY_STATUS_NACKr 20860
#define ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr 20861
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr 20862
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr 20863
#define ING_QCN_CNM_ETHERTYPEr 20864
#define ING_QCN_CNTAG_ETHERTYPEr 20865
#define ING_QUEUE_MAP_PARITY_CONTROLr 20866
#define ING_QUEUE_MAP_PARITY_STATUS_INTRr 20867
#define ING_QUEUE_MAP_PARITY_STATUS_NACKr 20868
#define ING_Q_BEGINr 20869
#define ING_SCTP_CONTROLr 20870
#define ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr 20871
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 20872
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 20873
#define ING_SER_FIFO_CTRLr 20874
#define ING_SNAT_CAM_BIST_CONFIGr 20875
#define ING_SNAT_CAM_BIST_CONTROLr 20876
#define ING_SNAT_CAM_BIST_DBG_DATAr 20877
#define ING_SNAT_CAM_BIST_STATUSr 20878
#define ING_SVM_CONTROLr 20879
#define ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr 20880
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr 20881
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr 20882
#define ING_SVM_METER_TABLE_CONTROLr 20883
#define ING_SVM_METER_TABLE_PARITY_STATUS_INTRr 20884
#define ING_SVM_METER_TABLE_PARITY_STATUS_NACKr 20885
#define ING_SVM_METER_TABLE_PDAr 20886
#define ING_SVM_OFFSET_TABLE_CONTROLr 20887
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr 20888
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr 20889
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_0r 20890
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_1r 20891
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_2r 20892
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_3r 20893
#define ING_SVM_POLICY_TABLE_CONTROLr 20894
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr 20895
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr 20896
#define ING_SYS_RSVD_VIDr 20897
#define ING_TRILL_ADJACENCYr 20898
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 20899
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 20900
#define ING_TRILL_RX_PKTSr 20901
#define ING_UNTAGGED_PHB_PARITY_CONTROLr 20902
#define ING_UNTAGGED_PHB_PARITY_STATUS_INTRr 20903
#define ING_UNTAGGED_PHB_PARITY_STATUS_NACKr 20904
#define ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr 20905
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 20906
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 20907
#define ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr 20908
#define ING_VOQFC_IDr 20909
#define ING_VOQFC_MACDA_LSr 20910
#define ING_VOQFC_MACDA_MSr 20911
#define ING_VP_VLAN_MEMBERSHIP_B0_PDAr 20912
#define ING_VP_VLAN_MEMBERSHIP_B0_TMr 20913
#define ING_VP_VLAN_MEMBERSHIP_B1_PDAr 20914
#define ING_VP_VLAN_MEMBERSHIP_B1_TMr 20915
#define ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr 20916
#define ING_WESP_PROTO_CONTROLr 20917
#define INITIALVLANACTIONPROFILESr 20918
#define INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr 20919
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr 20920
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 20921
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 20922
#define INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr 20923
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr 20924
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr 20925
#define INITIAL_L3_ECMP_PARITY_CONTROLr 20926
#define INITIAL_L3_ECMP_PARITY_STATUS_INTRr 20927
#define INITIAL_L3_ECMP_PARITY_STATUS_NACKr 20928
#define INITIAL_NHOP_PARITY_CONTROLr 20929
#define INITIAL_NHOP_PARITY_STATUSr 20930
#define INITIAL_NHOP_PARITY_STATUS_INTRr 20931
#define INITIAL_NHOP_PARITY_STATUS_NACKr 20932
#define INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_CONTROLr 20933
#define INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_INTRr 20934
#define INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_NACKr 20935
#define INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr 20936
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr 20937
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr 20938
#define INITSEQUENCEREGISTERr 20939
#define INI_ECMP_GRP_PARITY_CONTROLr 20940
#define INI_ECMP_GRP_PARITY_STATUS_INTRr 20941
#define INI_ECMP_GRP_PARITY_STATUS_NACKr 20942
#define INI_L3_ECMP_PARITY_CONTROLr 20943
#define INI_L3_ECMP_PARITY_STATUS_INTRr 20944
#define INI_L3_ECMP_PARITY_STATUS_NACKr 20945
#define INI_PROT_NHI_PARITY_CONTROLr 20946
#define INI_PROT_NHI_PARITY_STATUS_INTRr 20947
#define INI_PROT_NHI_PARITY_STATUS_NACKr 20948
#define INNER_TPIDr 20949
#define INONIPr 20950
#define INPUT_PORT_RX_ENABLEr 20951
#define INPUT_PORT_RX_ENABLE0_64r 20952
#define INPUT_PORT_RX_ENABLE1_64r 20953
#define INPUT_PORT_RX_ENABLE_64r 20954
#define INTERDIGITATEDMODEr 20955
#define INTERRUPTBLOCKMASKREGISTERr 20956
#define INTERRUPTBLOCKMASKREGISTERCONTr 20957
#define INTERRUPTBLOCKSOURCEREGISTERr 20958
#define INTERRUPTBLOCKSOURCEREGISTERCONTr 20959
#define INTERRUPTMASKREGISTER1r 20960
#define INTERRUPTMASKREGISTER2r 20961
#define INTERRUPTMASKREGISTER3r 20962
#define INTERRUPTMASKREGISTER4r 20963
#define INTERRUPTMASKREGISTER5r 20964
#define INTERRUPTREGISTER1r 20965
#define INTERRUPTREGISTER2r 20966
#define INTERRUPTREGISTER3r 20967
#define INTERRUPTREGISTER4r 20968
#define INTERRUPTREGISTER5r 20969
#define INTERRUPT_MASK_DATAr 20970
#define INTERRUPT_REGISTERr 20971
#define INTFI_CFGr 20972
#define INTFI_DEBUGr 20973
#define INTFI_DEBUG_FIFO_WR_POINTERr 20974
#define INTFI_ECC_1B_COUNTERr 20975
#define INTFI_ECC_2B_COUNTERr 20976
#define INTFI_ECC_CONTROLr 20977
#define INTFI_ECC_DEBUGr 20978
#define INTFI_ECC_ERRORr 20979
#define INTFI_ECC_INTR_MASKr 20980
#define INTFI_ECC_STATUSr 20981
#define INTFI_EN_COR_ERR_RPTr 20982
#define INTFI_ERROR_MASKr 20983
#define INTFI_ERROR_STATUSr 20984
#define INTFI_HCFC_DEBUGr 20985
#define INTFI_MAP_L0_TBL_ADDRr 20986
#define INTFI_MAP_L1_TBL_ADDRr 20987
#define INTFI_MAP_L2_TBL_ADDRr 20988
#define INTFI_MAP_TBL_ADDRr 20989
#define INTFI_MEMDEBUGr 20990
#define INTFI_OOBFC_MSG_RX_FAILED_CNTr 20991
#define INTFI_OOB_HCFC_BAD_RXD_COUNTr 20992
#define INTFI_OOB_HCFC_CAPTURE0r 20993
#define INTFI_OOB_HCFC_CAPTURE1r 20994
#define INTFI_OOB_HCFC_CAPTURE2r 20995
#define INTFI_OOB_HCFC_CAPTURE3r 20996
#define INTFI_OOB_HCFC_GOOD_RXD_COUNTr 20997
#define INTFI_PORT_CFGr 20998
#define INTFO_CONGST_STr 20999
#define INTFO_E2ECC_MERGE_MCQ_POOLr 21000
#define INTFO_E2ECC_MERGE_RQE_POOLr 21001
#define INTFO_E2ECC_POOL_STATE_REPORT_ENABLEr 21002
#define INTFO_FCN_ENr 21003
#define INTFO_HW_UPDATE_DISr 21004
#define INTFO_OOBFC_MSG_RX_FAILED_CNTr 21005
#define INTFO_OOBFC_MSG_RX_FAILED_CNT0r 21006
#define INTFO_OOBFC_MSG_RX_FAILED_CNT1r 21007
#define INTFO_OOBFC_MSG_RX_FAILED_CNT2r 21008
#define INTFO_OOBFC_MSG_RX_FAILED_CNT3r 21009
#define INTFO_QCN_SRAM_TMr 21010
#define INTLPDQCQFCCONFIGr 21011
#define INTLPDQCQFCSTATUSr 21012
#define INVALIDDESTINATIONr 21013
#define INVALIDPORTr 21014
#define IP0_BISRr 21015
#define IP0_BISR_REGr 21016
#define IP0_EP_BISR_RD_DATAr 21017
#define IP0_INTR_ENABLEr 21018
#define IP0_INTR_STATUSr 21019
#define IP1_BISRr 21020
#define IP1_BISR_RD_DATAr 21021
#define IP1_BISR_REGr 21022
#define IP1_INTR_ENABLEr 21023
#define IP1_INTR_ENABLE_1r 21024
#define IP1_INTR_STATUSr 21025
#define IP1_INTR_STATUS_1r 21026
#define IP1_PARITY_INTR_STATUSr 21027
#define IP2_BISRr 21028
#define IP2_BISR_RD_DATAr 21029
#define IP2_BISR_REGr 21030
#define IP2_INTR_ENABLEr 21031
#define IP2_INTR_ENABLE_1r 21032
#define IP2_INTR_ENABLE_2r 21033
#define IP2_INTR_STATUSr 21034
#define IP2_INTR_STATUS_1r 21035
#define IP2_INTR_STATUS_2r 21036
#define IP2_PARITY_INTR_STATUSr 21037
#define IP3_BISRr 21038
#define IP3_BISR_REGr 21039
#define IP3_INTR_ENABLEr 21040
#define IP3_INTR_ENABLE_1r 21041
#define IP3_INTR_ENABLE_2r 21042
#define IP3_INTR_STATUSr 21043
#define IP3_INTR_STATUS_1r 21044
#define IP3_INTR_STATUS_2r 21045
#define IP3_PARITY_INTR_STATUSr 21046
#define IP4FDr 21047
#define IP4_BISR_REGr 21048
#define IP4_INTR_ENABLEr 21049
#define IP4_INTR_STATUSr 21050
#define IP4_PARITY_STATUSr 21051
#define IP5_INTR_ENABLEr 21052
#define IP5_INTR_ENABLE_1r 21053
#define IP5_INTR_ENABLE_2r 21054
#define IP5_INTR_STATUSr 21055
#define IP5_INTR_STATUS_1r 21056
#define IP5_INTR_STATUS_2r 21057
#define IP6FDr 21058
#define IPARS_BUS_PARITY_DEBUGr 21059
#define IPARS_DBGCTRLr 21060
#define IPARS_DEBUGr 21061
#define IPARS_ECC_ERRORr 21062
#define IPARS_ECC_ERROR_MASKr 21063
#define IPARS_ECC_STATUSr 21064
#define IPARS_EN_COR_ERR_RPTr 21065
#define IPARS_HW_CONTROLr 21066
#define IPARS_MEM_INITr 21067
#define IPARS_PARITY_ERRORr 21068
#define IPARS_PARITY_ERROR_MASKr 21069
#define IPARS_REGS_DEBUGr 21070
#define IPARS_SER_CONTROLr 21071
#define IPARS_STM_ECCr 21072
#define IPARS_TM_REG_1r 21073
#define IPDSCPTOEXPMAP_0r 21074
#define IPDSCPTOEXPMAP_1r 21075
#define IPDSCPTOEXPMAP_2r 21076
#define IPFIX_AGE_CONTROLr 21077
#define IPFIX_RAM_CONTROLr 21078
#define IPG_HD_BKP_CNTLr 21079
#define IPIPE_PERR_CONTROLr 21080
#define IPMCGROUPMEMDEBUGr 21081
#define IPMCGROUPTBLMEMDEBUGr 21082
#define IPMCGRPMEMDEBUGr 21083
#define IPMCIDXINCACONFIGr 21084
#define IPMCIDXINCAENr 21085
#define IPMCIDXINCAEN_64r 21086
#define IPMCIDXINCBCONFIGr 21087
#define IPMCIDXINCBENr 21088
#define IPMCIDXINCBEN_64r 21089
#define IPMCIDXINCCCONFIGr 21090
#define IPMCIDXINCCENr 21091
#define IPMCIDXINCCEN_64r 21092
#define IPMCIDXINCCONFIGr 21093
#define IPMCINTFTBLMEMDEBUGr 21094
#define IPMCPARITYERRORPTRr 21095
#define IPMCREPLICATIONCFGr 21096
#define IPMCREPLICATIONCFG0r 21097
#define IPMCREPLICATIONCFG1r 21098
#define IPMCREPLICATIONCOUNTr 21099
#define IPMCREPLICATIONCOUNT0r 21100
#define IPMCREPLICATIONCOUNT1r 21101
#define IPMCREPOVERLMTPBMr 21102
#define IPMCREP_SRCHFAILr 21103
#define IPMCREP_SRCHFAIL_64r 21104
#define IPMCVLANMEMDEBUGr 21105
#define IPMC_L2_MTUr 21106
#define IPMC_L2_MTU_0r 21107
#define IPMC_L2_MTU_1r 21108
#define IPMC_L2_MTU_2r 21109
#define IPMC_L2_MTU_3r 21110
#define IPMC_L2_MTU_4r 21111
#define IPMC_L2_MTU_5r 21112
#define IPMC_L2_MTU_6r 21113
#define IPMC_L2_MTU_7r 21114
#define IPMC_L3_MTUr 21115
#define IPMC_L3_MTU_0r 21116
#define IPMC_L3_MTU_1r 21117
#define IPMC_L3_MTU_2r 21118
#define IPMC_L3_MTU_3r 21119
#define IPMC_L3_MTU_4r 21120
#define IPMC_L3_MTU_5r 21121
#define IPMC_L3_MTU_6r 21122
#define IPMC_L3_MTU_7r 21123
#define IPMC_MEMORY_DEBUG_TMr 21124
#define IPMC_MTU_CONFIGr 21125
#define IPROC_DDR_PLL_CTRL_REGISTER_0r 21126
#define IPROC_DDR_PLL_CTRL_REGISTER_1r 21127
#define IPROC_DDR_PLL_CTRL_REGISTER_2r 21128
#define IPROC_DDR_PLL_CTRL_REGISTER_3r 21129
#define IPROC_DDR_PLL_CTRL_REGISTER_4r 21130
#define IPROC_DDR_PLL_CTRL_REGISTER_5r 21131
#define IPROC_DDR_PLL_STATUSr 21132
#define IPROC_WRAP_GEN_PLL_CTRL0r 21133
#define IPROC_WRAP_GEN_PLL_CTRL1r 21134
#define IPROC_WRAP_GEN_PLL_CTRL2r 21135
#define IPROC_WRAP_GEN_PLL_CTRL3r 21136
#define IPROC_WRAP_GEN_PLL_CTRL4r 21137
#define IPROC_WRAP_GEN_PLL_CTRL5r 21138
#define IPROC_WRAP_GEN_PLL_STATUSr 21139
#define IPROC_WRAP_IPROC_XGPLL_CTRL_0r 21140
#define IPROC_WRAP_IPROC_XGPLL_CTRL_1r 21141
#define IPROC_WRAP_IPROC_XGPLL_CTRL_2r 21142
#define IPROC_WRAP_IPROC_XGPLL_CTRL_3r 21143
#define IPROC_WRAP_IPROC_XGPLL_CTRL_4r 21144
#define IPROC_WRAP_IPROC_XGPLL_STATUSr 21145
#define IPROC_WRAP_MISC_CONTROLr 21146
#define IPROC_WRAP_MISC_STATUSr 21147
#define IPROC_WRAP_PERST_CNT_MAX_VALr 21148
#define IPROC_WRAP_USBPHY_CTRLr 21149
#define IPSCREDITCONFIGr 21150
#define IPSGENERALCONFIGURATIONSr 21151
#define IPS_ACTIVATE_TIMERr 21152
#define IPS_ACTIVE_PUSH_QUEUE_IDr 21153
#define IPS_ACTIVE_QUEUE_COUNTr 21154
#define IPS_AUTO_CREDIT_MECHANISM_FIRST_QUEUEr 21155
#define IPS_AUTO_CREDIT_MECHANISM_LAST_QUEUEr 21156
#define IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATIONr 21157
#define IPS_BFMC_1_CREDIT_COUNTERr 21158
#define IPS_BFMC_2_CREDIT_COUNTERr 21159
#define IPS_BFMC_3_CREDIT_COUNTERr 21160
#define IPS_BFMC_CLASS_CONFIGSr 21161
#define IPS_BFMC_SHAPER_CONFIGSr 21162
#define IPS_CAPTURE_QUEUE_DESCRIPTORr 21163
#define IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIGr 21164
#define IPS_CREDIT_FABRIC_LATENCY_COUNTERr 21165
#define IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIGr 21166
#define IPS_CREDIT_OVERFLOW_QUEUE_NUMr 21167
#define IPS_CREDIT_WATCHDOG_CONFIGURATIONr 21168
#define IPS_CREDIT_WATCHDOG_CURRENT_TIMEr 21169
#define IPS_CRWD_EVENT_COUNTERr 21170
#define IPS_CR_WD_BOTTOM_Qr 21171
#define IPS_CR_WD_TOP_Qr 21172
#define IPS_DEL_QUEUE_NUMBERr 21173
#define IPS_DEQ_CMD_BYTE_COUNTERr 21174
#define IPS_DEQ_CMD_COUNTERr 21175
#define IPS_DEQ_CMD_TIMEOUT_QUEUE_NUMr 21176
#define IPS_DEQ_COMMAND_TIMEOUT_CONFIGURATIONr 21177
#define IPS_DQCQ_ID_FILTERr 21178
#define IPS_DQCQ_MAX_OCCUPANCY_HPr 21179
#define IPS_DQCQ_MAX_OCCUPANCY_LPr 21180
#define IPS_ECC_1B_ERR_CNTr 21181
#define IPS_ECC_2B_ERR_CNTr 21182
#define IPS_ECC_CONFIGURATION_REGISTERr 21183
#define IPS_ECC_ERR_1B_INITIATEr 21184
#define IPS_ECC_ERR_1B_MONITOR_MEM_MASKr 21185
#define IPS_ECC_ERR_2B_INITIATEr 21186
#define IPS_ECC_ERR_2B_MONITOR_MEM_MASKr 21187
#define IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_THRESHOLDr 21188
#define IPS_EMPTY_DQCQ_IDr 21189
#define IPS_ENABLE_DYNAMIC_MEMORY_ACCESSr 21190
#define IPS_ENQ_BLOCK_OVERFLOW_QNUMr 21191
#define IPS_ERROR_INITIATION_DATAr 21192
#define IPS_FCR_CREDIT_COUNTERr 21193
#define IPS_FLOW_CONTROL_COUNTERr 21194
#define IPS_FLOW_CONTROL_COUNT_SELECTr 21195
#define IPS_FLOW_STATUS_FILTERr 21196
#define IPS_FLOW_STATUS_FILTER_MASKr 21197
#define IPS_FMC_CREDIT_FLOW_CONTROL_THRESHOLDr 21198
#define IPS_FMC_SCHEDULER_CONFIGSr 21199
#define IPS_FMS_DELAY_COUNTERr 21200
#define IPS_FMS_DELAY_COUNTER_CONFIGSr 21201
#define IPS_FMS_FLOW_STATUS_COUNTERr 21202
#define IPS_FMS_MAX_OCCUPANCYr 21203
#define IPS_FMS_PARAMETERSr 21204
#define IPS_FSMRQ_DELAY_COUNTERr 21205
#define IPS_FSMRQ_DELAY_COUNTER_CONFIGSr 21206
#define IPS_FSMRQ_FLOW_STATUS_COUNTERr 21207
#define IPS_FSMRQ_MAX_OCCUPANCYr 21208
#define IPS_FSMRQ_REQ_QUEUESr 21209
#define IPS_FSM_ON_MESSAGE_SHAPERr 21210
#define IPS_GFMC_CREDIT_COUNTERr 21211
#define IPS_GFMC_SHAPER_CONFIGSr 21212
#define IPS_GLOBAL_CREDIT_COUNTERr 21213
#define IPS_GLOBAL_FLOW_STATUS_COUNTERr 21214
#define IPS_GLOBAL_IQM_REPORT_COUNTERr 21215
#define IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_1r 21216
#define IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_2r 21217
#define IPS_INDIRECTCOMMANDr 21218
#define IPS_INDIRECTCOMMANDADDRESSr 21219
#define IPS_INDIRECTCOMMANDDATAINCREMENTr 21220
#define IPS_INDIRECTCOMMANDRDDATAr 21221
#define IPS_INDIRECTCOMMANDWRDATAr 21222
#define IPS_INDIRECT_COMMANDr 21223
#define IPS_INDIRECT_COMMAND_ADDRESSr 21224
#define IPS_INDIRECT_COMMAND_DATA_INCREMENTr 21225
#define IPS_INDIRECT_COMMAND_RD_DATAr 21226
#define IPS_INDIRECT_COMMAND_WR_DATAr 21227
#define IPS_INGRESS_SHAPE_DEQ_CONFIGr 21228
#define IPS_INGRESS_SHAPE_SCHEDULER_CONFIGr 21229
#define IPS_INS_CREDIT_FABRIC_LATENCY_COUNTERr 21230
#define IPS_INS_FMS_DELAY_COUNTERr 21231
#define IPS_INS_FSMRQ_DELAY_COUNTERr 21232
#define IPS_INTERDIGITATED_MODEr 21233
#define IPS_INTERRUPTMASKREGISTERr 21234
#define IPS_INTERRUPTREGISTERr 21235
#define IPS_INTERRUPT_MASK_REGISTERr 21236
#define IPS_INTERRUPT_REGISTERr 21237
#define IPS_INTERRUPT_REGISTER_TESTr 21238
#define IPS_INT_LP_DQCQ_FC_CONFIGr 21239
#define IPS_INT_LP_DQCQ_FC_STATUSr 21240
#define IPS_IPS_CREDIT_CONFIGr 21241
#define IPS_IPS_CREDIT_CONFIG_1r 21242
#define IPS_IPS_CREDIT_CONFIG_2r 21243
#define IPS_IPS_CREDIT_CONFIG_3r 21244
#define IPS_IPS_CREDIT_CONFIG_4r 21245
#define IPS_IPS_GENERAL_CONFIGURATIONSr 21246
#define IPS_IPT_FLOW_CONTROL_CONFIGURATIONr 21247
#define IPS_IQM_REPORT_FILTERr 21248
#define IPS_IS_CREDIT_FLOW_CONTROL_THRESHOLDr 21249
#define IPS_LOST_CREDIT_QUEUE_NUMBERr 21250
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_1r 21251
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_2r 21252
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_3r 21253
#define IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_4r 21254
#define IPS_MANUAL_QUEUE_OPERATIONr 21255
#define IPS_MANUAL_QUEUE_OPERATION_QUEUE_IDr 21256
#define IPS_MASKED_IQM_EVENT_COUNTERr 21257
#define IPS_MAX_ACTIVE_QUEUE_COUNTr 21258
#define IPS_MAX_CR_BALr 21259
#define IPS_MAX_CR_BAL_QUEUEr 21260
#define IPS_MAX_DEQ_COMMAND_CREDIT_CONFIGr 21261
#define IPS_MAX_FSMRQ_REQ_QUEUESr 21262
#define IPS_MAX_PORT_QUEUE_SIZEr 21263
#define IPS_MIN_CR_BALr 21264
#define IPS_MIN_CR_BAL_QUEUEr 21265
#define IPS_OVERFLOW_DQCQ_IDr 21266
#define IPS_PARITY_ERR_CNTr 21267
#define IPS_PAR_ERR_INITIATEr 21268
#define IPS_PAR_ERR_MEM_MASKr 21269
#define IPS_PROGRAMMABLE_IQM_REPORT_COUNTERr 21270
#define IPS_PUSH_QUEUE_TYPES_CONFIGr 21271
#define IPS_QTYPE_FILTERr 21272
#define IPS_QUEUE_NUM_FILTERr 21273
#define IPS_QUEUE_NUM_FILTER_MASKr 21274
#define IPS_REG_0090r 21275
#define IPS_REG_0091r 21276
#define IPS_REG_0092r 21277
#define IPS_REG_0093r 21278
#define IPS_REG_0096r 21279
#define IPS_REG_0097r 21280
#define IPS_REG_0098r 21281
#define IPS_REG_0101r 21282
#define IPS_REG_0104r 21283
#define IPS_REG_0105r 21284
#define IPS_REG_0141r 21285
#define IPS_REG_0144r 21286
#define IPS_REG_0147r 21287
#define IPS_REG_0169r 21288
#define IPS_REG_0170r 21289
#define IPS_REG_0189r 21290
#define IPS_REG_0210r 21291
#define IPS_REG_0211r 21292
#define IPS_REG_00BFr 21293
#define IPS_REG_00C0r 21294
#define IPS_REG_00C1r 21295
#define IPS_REG_00C2r 21296
#define IPS_REG_00C3r 21297
#define IPS_REG_00C4r 21298
#define IPS_REG_00C5r 21299
#define IPS_REG_00C6r 21300
#define IPS_REG_014Ar 21301
#define IPS_REG_014Br 21302
#define IPS_REG_014Dr 21303
#define IPS_REG_014Er 21304
#define IPS_REG_016Ar 21305
#define IPS_REG_016Cr 21306
#define IPS_REG_016Dr 21307
#define IPS_REG_016Fr 21308
#define IPS_RETURNED_CREDIT_COUNTERr 21309
#define IPS_STORED_CREDITS_USAGE_CONFIGURATIONr 21310
#define IPS_SYSTEM_RED_AGING_CONFIGURATIONr 21311
#define IPS_TIMER_CONFIGURATIONr 21312
#define IPS_TIME_IN_NORMr 21313
#define IPS_TIME_IN_SLOWr 21314
#define IPTDATAFIFOCONFIGURATIONREGISTERr 21315
#define IPTDESCRIPTORCOUNTERr 21316
#define IPTENABLESr 21317
#define IPTE_DEBUG_ERROR0r 21318
#define IPTE_DEBUG_ERROR1r 21319
#define IPTE_DEBUG_ERROR2r 21320
#define IPTE_DEBUG_ERROR0_MASKr 21321
#define IPTE_DEBUG_ERROR1_MASKr 21322
#define IPTE_DEBUG_ERROR2_MASKr 21323
#define IPTE_ECC_ERROR0r 21324
#define IPTE_ECC_ERROR1r 21325
#define IPTE_ECC_ERROR0_MASKr 21326
#define IPTE_ECC_ERROR1_MASKr 21327
#define IPTE_ECC_STATUS0r 21328
#define IPTE_ECC_STATUS1r 21329
#define IPTE_ECC_STATUS2r 21330
#define IPTE_ECC_STATUS3r 21331
#define IPTE_ECC_STATUS4r 21332
#define IPTFLOWCONTROLCONFIGURATIONr 21333
#define IPTFMCIPSFCMAP1r 21334
#define IPTFMCIPSFCMAP2r 21335
#define IPTINTRNLFMCFCMAPr 21336
#define IPTLASTHEADERr 21337
#define IPTPACKETCOUNTERr 21338
#define IPT_ARAD_PACKETS_FORMATr 21339
#define IPT_CFG_BYTE_CNTr 21340
#define IPT_CFG_BYTE_CNT_SRC_SELr 21341
#define IPT_CFG_EVENT_CNTr 21342
#define IPT_CFG_EVENT_CNT_SELr 21343
#define IPT_CNM_CONTORLr 21344
#define IPT_CNM_ETHER_TYPEr 21345
#define IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZEr 21346
#define IPT_CNM_FTMHr 21347
#define IPT_CNM_FTMH_2r 21348
#define IPT_CNM_FTMH_3r 21349
#define IPT_CNM_FTMH_DSP_EXTr 21350
#define IPT_CNM_FTMH_LB_EXTr 21351
#define IPT_CNM_FTMH_STACK_EXTr 21352
#define IPT_CNM_GENERATED_PACKET_ACTUAL_SIZEr 21353
#define IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr 21354
#define IPT_CNM_MAC_SAr 21355
#define IPT_CNM_PDUr 21356
#define IPT_CNM_PDU_CN_TAGr 21357
#define IPT_CNM_PDU_CPID_MSBr 21358
#define IPT_CNM_PPHr 21359
#define IPT_CNM_PPHFHEIr 21360
#define IPT_CNM_PPH_INLIFr 21361
#define IPT_CNM_PPH_VSIr 21362
#define IPT_CNM_XGS_FORMAT_CONTROLr 21363
#define IPT_CNM_XGS_FORMAT_CPID_HIGHr 21364
#define IPT_CNM_XGS_FORMAT_DATAr 21365
#define IPT_CNM_XGS_FORMAT_FRC_LITEr 21366
#define IPT_CNM_XGS_FORMAT_PPD_0r 21367
#define IPT_CNM_XGS_FORMAT_SAMPLED_DATA_SIZEr 21368
#define IPT_CNM_XGS_FORMAT_SIGNATURE_DAr 21369
#define IPT_CNM_XGS_FORMAT_SIGNATURE_ETHER_TYPEr 21370
#define IPT_CNM_XGS_FORMAT_SIGNATURE_SAr 21371
#define IPT_CPU_DEL_BUFF_CNTr 21372
#define IPT_CPU_D_BUFF_DELETE_CONTROLr 21373
#define IPT_CPU_D_BUFF_RELEASE_CONTROLr 21374
#define IPT_CPU_REL_BUFF_CNTr 21375
#define IPT_CRC_ERROR_COUNTERr 21376
#define IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGSr 21377
#define IPT_CRC_ERR_BUFF_FIFO_FULL_CNTr 21378
#define IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEADr 21379
#define IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUSr 21380
#define IPT_CRC_ERR_DEL_BUFF_CNTr 21381
#define IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_0r 21382
#define IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_1r 21383
#define IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_0r 21384
#define IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_1r 21385
#define IPT_DATA_QUEUE_EGQ_THRESHOLDr 21386
#define IPT_DEBUG_CONTROLSr 21387
#define IPT_DESTINATION_ID_FORMAT_TO_FABRICr 21388
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_01r 21389
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_23r 21390
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_10_11r 21391
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_12_13r 21392
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_14_15r 21393
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_4_5r 21394
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_6_7r 21395
#define IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_8_9r 21396
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_0_1r 21397
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_10_11r 21398
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_12_13r 21399
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_14_15r 21400
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_2_3r 21401
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_4_5r 21402
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_6_7r 21403
#define IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_8_9r 21404
#define IPT_DRAM_BUFFER_POINTER_QUEUE_MULTICAST_THRESHOLDr 21405
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_0_1r 21406
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_10_11r 21407
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_12_13r 21408
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_14_15r 21409
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_2_3r 21410
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_4_5r 21411
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_6_7r 21412
#define IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_8_9r 21413
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_0_1r 21414
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_10_11r 21415
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_12_13r 21416
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_14_15r 21417
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_2_3r 21418
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_4_5r 21419
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_6_7r 21420
#define IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_8_9r 21421
#define IPT_ECC_1B_ERR_CNTr 21422
#define IPT_ECC_2B_ERR_CNTr 21423
#define IPT_ECC_ERR_1B_INITIATEr 21424
#define IPT_ECC_ERR_1B_MONITOR_MEM_MASKr 21425
#define IPT_ECC_ERR_2B_INITIATEr 21426
#define IPT_ECC_ERR_2B_MONITOR_MEM_MASKr 21427
#define IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr 21428
#define IPT_ECC_ERR_INTERRUPT_REGISTERr 21429
#define IPT_ECC_ERR_INTERRUPT_REGISTER_TESTr 21430
#define IPT_EGQ_PKT_CNTr 21431
#define IPT_ENABLE_DYNAMIC_MEMORY_ACCESSr 21432
#define IPT_ENQ_PKT_CNTr 21433
#define IPT_ERROR_INITIATION_DATAr 21434
#define IPT_FABRIC_HEADER_EXTENDED_MODEr 21435
#define IPT_FDT_CTRL_IRDY_CNTr 21436
#define IPT_FDT_NUM_LINKS_STATUS_0r 21437
#define IPT_FDT_NUM_LINKS_STATUS_1r 21438
#define IPT_FDT_PKT_CNTr 21439
#define IPT_FDT_QNUM_CNT_SELr 21440
#define IPT_FIFOS_MAX_OCC_0r 21441
#define IPT_FIFOS_MAX_OC_1r 21442
#define IPT_FIFOS_STATEr 21443
#define IPT_FMC_FC_STATUS_VECr 21444
#define IPT_FORCE_LOCAL_OR_FABRICr 21445
#define IPT_GCI_BACKOFF_CS_WEIGHTSr 21446
#define IPT_GCI_BACKOFF_RANGE_THRESHOLDSr 21447
#define IPT_GCI_BKFF_LEVELr 21448
#define IPT_GCI_CNTr 21449
#define IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_0r 21450
#define IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_1r 21451
#define IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_2r 21452
#define IPT_GCI_LKY_MAX_OC_1r 21453
#define IPT_GTIMERCONFIGr 21454
#define IPT_GTIMERCONFIGCONTr 21455
#define IPT_GTIMER_CONFIGURATIONr 21456
#define IPT_GTIMER_TRIGGERr 21457
#define IPT_HEADER_FIELDS_STAMP_WHEN_OTHERr 21458
#define IPT_INDIRECTCOMMANDr 21459
#define IPT_INDIRECTCOMMANDADDRESSr 21460
#define IPT_INDIRECTCOMMANDDATAINCREMENTr 21461
#define IPT_INDIRECTCOMMANDRDDATA_0r 21462
#define IPT_INDIRECTCOMMANDRDDATA_1r 21463
#define IPT_INDIRECTCOMMANDRDDATA_2r 21464
#define IPT_INDIRECTCOMMANDRDDATA_3r 21465
#define IPT_INDIRECTCOMMANDRDDATA_4r 21466
#define IPT_INDIRECTCOMMANDRDDATA_5r 21467
#define IPT_INDIRECTCOMMANDRDDATA_6r 21468
#define IPT_INDIRECTCOMMANDRDDATA_7r 21469
#define IPT_INDIRECTCOMMANDWRDATA_0r 21470
#define IPT_INDIRECTCOMMANDWRDATA_1r 21471
#define IPT_INDIRECTCOMMANDWRDATA_2r 21472
#define IPT_INDIRECTCOMMANDWRDATA_3r 21473
#define IPT_INDIRECTCOMMANDWRDATA_4r 21474
#define IPT_INDIRECTCOMMANDWRDATA_5r 21475
#define IPT_INDIRECTCOMMANDWRDATA_6r 21476
#define IPT_INDIRECTCOMMANDWRDATA_7r 21477
#define IPT_INDIRECT_COMMANDr 21478
#define IPT_INDIRECT_COMMAND_ADDRESSr 21479
#define IPT_INDIRECT_COMMAND_DATA_INCREMENTr 21480
#define IPT_INDIRECT_COMMAND_RD_DATAr 21481
#define IPT_INDIRECT_COMMAND_WR_DATAr 21482
#define IPT_INDIRECT_WR_MASKr 21483
#define IPT_INTERRUPTMASKREGISTERr 21484
#define IPT_INTERRUPTREGISTERr 21485
#define IPT_INTERRUPT_MASK_REGISTERr 21486
#define IPT_INTERRUPT_REGISTERr 21487
#define IPT_INTERRUPT_REGISTER_TESTr 21488
#define IPT_IPT_2_IPS_FC_STATUS_VECr 21489
#define IPT_IPT_2_IPS_FC_STATUS_VEC_2r 21490
#define IPT_IPT_ENABLESr 21491
#define IPT_IPT_FMC_IPS_FC_MAP_1r 21492
#define IPT_IPT_INTRNL_FMC_FC_MAPr 21493
#define IPT_LSBMIRRORDATABUSr 21494
#define IPT_LST_RD_DBUFFr 21495
#define IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKETr 21496
#define IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKETr 21497
#define IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKETr 21498
#define IPT_MAPPING_TRAFFIC_CLASSr 21499
#define IPT_MC_TRAFFIC_JITTER_SHAPER_4r 21500
#define IPT_MC_TRAFFIC_JITTER_SHAPER_5r 21501
#define IPT_MSBMIRRORDATABUSr 21502
#define IPT_PARITY_ERR_CNTr 21503
#define IPT_PAR_ERR_INITIATEr 21504
#define IPT_PAR_ERR_MEM_MASKr 21505
#define IPT_QNUM_CNT_SELr 21506
#define IPT_REG_0085r 21507
#define IPT_REG_0086r 21508
#define IPT_REG_0087r 21509
#define IPT_REG_0090r 21510
#define IPT_REG_0091r 21511
#define IPT_REG_0092r 21512
#define IPT_REG_0093r 21513
#define IPT_REG_0101r 21514
#define IPT_REG_00AFr 21515
#define IPT_REG_00C0r 21516
#define IPT_REG_00C1r 21517
#define IPT_REG_00CEr 21518
#define IPT_REG_00CFr 21519
#define IPT_REG_01C0r 21520
#define IPT_REG_01C1r 21521
#define IPT_SHAPERS_GENERAL_CONFIGSr 21522
#define IPT_SHAPER_01_CALr 21523
#define IPT_SHAPER_01_DELAYr 21524
#define IPT_SHAPER_01_MAX_CREDITr 21525
#define IPT_SHAPER_23_CALr 21526
#define IPT_SHAPER_23_DELAYr 21527
#define IPT_SHAPER_23_MAX_CREDITr 21528
#define IPT_SHAPER_45_CALr 21529
#define IPT_SHAPER_45_DELAYr 21530
#define IPT_SHAPER_45_MAX_CREDITr 21531
#define IPT_SHAPER_4_SLOW_START_CALr 21532
#define IPT_SHAPER_4_SLOW_START_DELAYr 21533
#define IPT_SHAPER_5_SLOW_START_CALr 21534
#define IPT_SHAPER_5_SLOW_START_DELAYr 21535
#define IPT_SHAPER_67_CALr 21536
#define IPT_SHAPER_67_DELAYr 21537
#define IPT_SHAPER_67_MAX_CREDITr 21538
#define IPT_SHAPER_8_CALr 21539
#define IPT_SHAPER_8_DELAYr 21540
#define IPT_SHAPER_8_MAX_CREDITr 21541
#define IPT_SLOW_START_CFG_TIMER_PERIODr 21542
#define IPT_STAMPING_FABRIC_HEADER_ENABLEr 21543
#define IPT_STAMPING_FTMH_OUTLIF_ENABLEr 21544
#define IPT_STAMPING_USR_DEF_OUTLIF_ENABLEr 21545
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_6r 21546
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_0_1r 21547
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_2_3r 21548
#define IPT_TRANSMIT_DATA_QUEUE_SIZE_4_5r 21549
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_6r 21550
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_0_1r 21551
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_2_3r 21552
#define IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_4_5r 21553
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_6r 21554
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_0_1r 21555
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_2_3r 21556
#define IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_4_5r 21557
#define IPT_WFQ_GENERAL_CONFIGSr 21558
#define IPT_WFQ_WEIGHT_0r 21559
#define IPT_WFQ_WEIGHT_1r 21560
#define IPV4ACTIONPROFILES0r 21561
#define IPV4ACTIONPROFILES1r 21562
#define IPV4CFGr 21563
#define IPV4EXPTOTOSMAP_0r 21564
#define IPV4EXPTOTOSMAP_1r 21565
#define IPV4EXPTOTOSMAP_2r 21566
#define IPV4EXPTOTOSMAP_3r 21567
#define IPV4IPMCIDXINCCONFIGr 21568
#define IPV4SIPr 21569
#define IPV4TOSr 21570
#define IPV4TTLr 21571
#define IPV4_FRAME_CHECKSr 21572
#define IPV6ACTIONPROFILES0r 21573
#define IPV6ACTIONPROFILES1r 21574
#define IPV6ACTIONPROFILES2r 21575
#define IPV6CFGr 21576
#define IPV6EXPTOTCMAP_0r 21577
#define IPV6EXPTOTCMAP_1r 21578
#define IPV6EXPTOTCMAP_2r 21579
#define IPV6EXPTOTCMAP_3r 21580
#define IPV6IPMCIDXINCCONFIGr 21581
#define IPV6_EXT_HEADER0r 21582
#define IPV6_EXT_HEADER1r 21583
#define IPV6_EXT_HEADER2r 21584
#define IPV6_EXT_HEADER3r 21585
#define IPV6_FRAME_CHECKSr 21586
#define IPV6_MIN_FRAG_SIZEr 21587
#define IP_COUNTERS_PARITY_CONTROLr 21588
#define IP_COUNTERS_PARITY_STATUS_INTRr 21589
#define IP_COUNTERS_PARITY_STATUS_NACKr 21590
#define IP_MULTICAST_TCAM_BIST_CONFIGr 21591
#define IP_MULTICAST_TCAM_BIST_CONTROLr 21592
#define IP_MULTICAST_TCAM_BIST_DBG_DATAr 21593
#define IP_MULTICAST_TCAM_BIST_STATUSr 21594
#define IP_PROTOCOL_FILTERr 21595
#define IP_TO_AXP_CREDIT_TRANSFERr 21596
#define IP_TO_CMICM_CREDIT_TRANSFERr 21597
#define IQMENABLERSr 21598
#define IQMGLBLFCSTATUSr 21599
#define IQMINITr 21600
#define IQMREPORTFILTERr 21601
#define IQMVSQFCSTATUSr 21602
#define IQMVSQFCSTATUSSELr 21603
#define IQM_BDB_CONFIGURATIONr 21604
#define IQM_BDB_DYN_SIZE_CNTr 21605
#define IQM_BDB_DYN_SIZE_TH_CFG_1r 21606
#define IQM_BDB_DYN_SIZE_TH_CFG_2r 21607
#define IQM_BDB_DYN_SIZE_TH_CFG_3r 21608
#define IQM_BDB_DYN_SIZE_TH_CFG_4r 21609
#define IQM_BUFF_DYN_SIZE_CNTr 21610
#define IQM_BUFF_DYN_SIZE_TH_CFG_1r 21611
#define IQM_BUFF_DYN_SIZE_TH_CFG_2r 21612
#define IQM_BUFF_DYN_SIZE_TH_CFG_3r 21613
#define IQM_BUFF_DYN_SIZE_TH_CFG_4r 21614
#define IQM_CNI_PACKET_COUNTERSr 21615
#define IQM_CNM_PCKT_CNTr 21616
#define IQM_CNTPROCESSOR_CONFIG_1r 21617
#define IQM_CNT_COMMAN_CFG_1_Ar 21618
#define IQM_CNT_COMMAN_CFG_1_Br 21619
#define IQM_CNT_COMMAN_CFG_1_Cr 21620
#define IQM_CNT_COMMAN_CFG_1_Dr 21621
#define IQM_CNT_COMMAN_CFG_2_Ar 21622
#define IQM_CNT_COMMAN_CFG_2_Br 21623
#define IQM_CNT_COMMAN_CFG_2_Cr 21624
#define IQM_CNT_COMMAN_CFG_2_Dr 21625
#define IQM_CNT_PROCESSOR_CONFIG_2r 21626
#define IQM_CP_CONFIGURATIONr 21627
#define IQM_CP_QUEUES_RANGE_0r 21628
#define IQM_CP_QUEUES_RANGE_1r 21629
#define IQM_DELETED_PACKET_COUNTERr 21630
#define IQM_DEQUEUE_BYTE_COUNTERr 21631
#define IQM_DEQUEUE_PACKET_COUNTERr 21632
#define IQM_DRAM_DYN_SIZE_CNTr 21633
#define IQM_DRAM_DYN_SIZE_TH_CFG_0r 21634
#define IQM_DRAM_DYN_SIZE_TH_CFG_1r 21635
#define IQM_DRAM_DYN_SIZE_TH_CFG_2r 21636
#define IQM_DRAM_DYN_SIZE_TH_CFG_3r 21637
#define IQM_DYN_REJECT_PACKET_COUNTERSr 21638
#define IQM_ECCINTERRUPTREGISTERr 21639
#define IQM_ECCINTERRUPTREGISTERMASKr 21640
#define IQM_ECC_1B_ERR_CNTr 21641
#define IQM_ECC_2B_ERR_CNTr 21642
#define IQM_ECC_CONFIGURATION_REGISTERr 21643
#define IQM_ECC_ERR_1B_MONITOR_MEM_MASKr 21644
#define IQM_ECC_ERR_2B_MONITOR_MEM_MASKr 21645
#define IQM_ECC_INTERRUPT_REGISTERr 21646
#define IQM_ECC_INTERRUPT_REGISTER_MASKr 21647
#define IQM_ECC_INTERRUPT_REGISTER_TESTr 21648
#define IQM_ECN_CONFIGURATIONr 21649
#define IQM_ECN_DSCRD_MSK_PACKET_COUNTERr 21650
#define IQM_ENABLE_DYNAMIC_MEMORY_ACCESSr 21651
#define IQM_ENQUEUE_BYTE_COUNTERr 21652
#define IQM_ENQUEUE_PACKET_COUNTERr 21653
#define IQM_ERROR_INITIATION_DATAr 21654
#define IQM_FORCE_CMNr 21655
#define IQM_FREE_BDB_RANGE_VALUESr 21656
#define IQM_FREE_BDB_THRESHOLD_0r 21657
#define IQM_FREE_BDB_THRESHOLD_1r 21658
#define IQM_FREE_BDB_THRESHOLD_2r 21659
#define IQM_FREE_FULL_MULTICAST_DBUFFS_COUNTERr 21660
#define IQM_FREE_FULL_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr 21661
#define IQM_FREE_FULL_MULTICAST_DBUFF_RANGE_VALUESr 21662
#define IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_0r 21663
#define IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_1r 21664
#define IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_2r 21665
#define IQM_FREE_MINI_MULTICAST_DBUFFS_COUNTERr 21666
#define IQM_FREE_MINI_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr 21667
#define IQM_FREE_OCB_COUNTERSr 21668
#define IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_1r 21669
#define IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_2r 21670
#define IQM_FREE_UNICAST_DBUFFS_COUNTERr 21671
#define IQM_FREE_UNICAST_DBUFFS_MINIMUM_OCCUPANCYr 21672
#define IQM_FREE_UNICAST_DBUFF_RANGE_VALUESr 21673
#define IQM_FREE_UNICAST_DBUFF_THRESHOLD_0r 21674
#define IQM_FREE_UNICAST_DBUFF_THRESHOLD_1r 21675
#define IQM_FREE_UNICAST_DBUFF_THRESHOLD_2r 21676
#define IQM_FR_OCB_PRM_SEL_THr 21677
#define IQM_FR_RSRC_DYN_TH_SETTINGSr 21678
#define IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr 21679
#define IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr 21680
#define IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_HIGH_PRIORITYr 21681
#define IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_LOW_PRIORITYr 21682
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_0r 21683
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_1r 21684
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_2r 21685
#define IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_3r 21686
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_0r 21687
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_1r 21688
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_2r 21689
#define IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_3r 21690
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_0r 21691
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_1r 21692
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_2r 21693
#define IQM_GENERAL_REJECT_CONFIGURATION_B_DS_3r 21694
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_0r 21695
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_1r 21696
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_2r 21697
#define IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_3r 21698
#define IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr 21699
#define IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr 21700
#define IQM_GLOBALTIMECOUNTERr 21701
#define IQM_GLOBALTIMECOUNTERTRIGGERr 21702
#define IQM_GLOBAL_FLOW_CONTROL_STATEr 21703
#define IQM_GLOBAL_REJECT_STATEr 21704
#define IQM_GLOBAL_RESOURCE_COUNTERSr 21705
#define IQM_GLOBAL_RESOURCE_COUNTERS_2r 21706
#define IQM_GLOBAL_RESOURCE_COUNTERS_BDr 21707
#define IQM_GLOBAL_RESOURCE_COUNTERS_BD_2r 21708
#define IQM_GLOBAL_RESOURCE_MINIMUM_OCCUPANCYr 21709
#define IQM_GLOBAL_TIME_COUNTER_CONFIGURATIONr 21710
#define IQM_GTIMER_CONFIGURATIONr 21711
#define IQM_GTIMER_TRIGGERr 21712
#define IQM_IDR_ERROR_REJECT_PACKET_COUNTERSr 21713
#define IQM_INDIRECTCOMMANDr 21714
#define IQM_INDIRECTCOMMANDADDRESSr 21715
#define IQM_INDIRECTCOMMANDDATAINCREMENTr 21716
#define IQM_INDIRECTCOMMANDRDDATA_0r 21717
#define IQM_INDIRECTCOMMANDRDDATA_1r 21718
#define IQM_INDIRECTCOMMANDRDDATA_2r 21719
#define IQM_INDIRECT_COMMANDr 21720
#define IQM_INDIRECT_COMMAND_ADDRESSr 21721
#define IQM_INDIRECT_COMMAND_DATA_INCREMENTr 21722
#define IQM_INDIRECT_COMMAND_RD_DATAr 21723
#define IQM_INDIRECT_COMMAND_WR_DATAr 21724
#define IQM_INDIRECT_WR_MASKr 21725
#define IQM_INTERRUPTMASKREGISTERr 21726
#define IQM_INTERRUPTREGISTERr 21727
#define IQM_INTERRUPT_MASK_REGISTERr 21728
#define IQM_INTERRUPT_REGISTERr 21729
#define IQM_INTERRUPT_REGISTER_TESTr 21730
#define IQM_IQM_ENABLERSr 21731
#define IQM_IQM_INITr 21732
#define IQM_IRR_ERROR_REJECTED_PACKET_COUNTERSr 21733
#define IQM_ISP_PACKET_COUNTERr 21734
#define IQM_LST_PDM_READ_ADDRr 21735
#define IQM_LST_PDM_READ_DATAr 21736
#define IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r 21737
#define IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_1r 21738
#define IQM_OCCUPIED_UNICAST_DBUFFS_COUNTERr 21739
#define IQM_ONE_WAY_BYPASS_MODEr 21740
#define IQM_PACKET_QUEUES_CATEGORIES_0r 21741
#define IQM_PACKET_QUEUES_CATEGORIES_1r 21742
#define IQM_PACKET_QUEUES_CATEGORIES_2r 21743
#define IQM_PARITY_ERR_CNTr 21744
#define IQM_PAR_ERR_MEM_MASKr 21745
#define IQM_PDM_READ_CNTr 21746
#define IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_0r 21747
#define IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_1r 21748
#define IQM_QDC_TAG_CTRL_DBGr 21749
#define IQM_QDC_TAG_CTRL_DBG_SELr 21750
#define IQM_QUEUE_DELETED_PACKET_COUNTERr 21751
#define IQM_QUEUE_DEQUEUE_PACKET_COUNTERr 21752
#define IQM_QUEUE_ENQUEUE_PACKET_COUNTERr 21753
#define IQM_QUEUE_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r 21754
#define IQM_QUEUE_TOTAL_DISCARDED_PACKET_COUNTERr 21755
#define IQM_RATE_CLASS_RD_WEIGHTr 21756
#define IQM_REG_0085r 21757
#define IQM_REG_0090r 21758
#define IQM_REG_0091r 21759
#define IQM_REG_0092r 21760
#define IQM_REG_0093r 21761
#define IQM_REG_0124r 21762
#define IQM_REG_0236r 21763
#define IQM_REG_0237r 21764
#define IQM_REG_0239r 21765
#define IQM_REG_0241r 21766
#define IQM_REG_0243r 21767
#define IQM_REG_0245r 21768
#define IQM_REG_0258r 21769
#define IQM_REG_00A4_1r 21770
#define IQM_REG_00A4_2r 21771
#define IQM_REG_00AAr 21772
#define IQM_REG_00B0r 21773
#define IQM_REG_00B1r 21774
#define IQM_REG_00B2r 21775
#define IQM_REG_00B3r 21776
#define IQM_REG_00B8r 21777
#define IQM_REG_00B9r 21778
#define IQM_REG_00BAr 21779
#define IQM_REG_00BBr 21780
#define IQM_REG_00BCr 21781
#define IQM_REG_00BDr 21782
#define IQM_REG_00BEr 21783
#define IQM_REG_00BFr 21784
#define IQM_REG_00C0r 21785
#define IQM_REG_00C1r 21786
#define IQM_REG_00C2r 21787
#define IQM_REG_00C3r 21788
#define IQM_REG_00C4r 21789
#define IQM_REG_00C5r 21790
#define IQM_REG_00C6r 21791
#define IQM_REG_00C7r 21792
#define IQM_REG_00C8r 21793
#define IQM_REG_00C9r 21794
#define IQM_REG_00CAr 21795
#define IQM_REG_00CBr 21796
#define IQM_REG_00CDr 21797
#define IQM_REG_00CEr 21798
#define IQM_REG_023Br 21799
#define IQM_REG_023Dr 21800
#define IQM_REG_023Fr 21801
#define IQM_REG_AFr 21802
#define IQM_REJECT_ADMISSION_Ar 21803
#define IQM_REJECT_ADMISSION_Br 21804
#define IQM_REJECT_STATUS_BMPr 21805
#define IQM_RJCT_CNM_PCKT_CNTr 21806
#define IQM_RJCT_MC_OCB_TH_0r 21807
#define IQM_RJCT_MC_OCB_TH_1r 21808
#define IQM_RJCT_MC_OCB_TH_2r 21809
#define IQM_RJCT_MC_OCB_TH_3r 21810
#define IQM_RJCT_UC_OCB_TH_0r 21811
#define IQM_RJCT_UC_OCB_TH_1r 21812
#define IQM_RJCT_UC_OCB_TH_2r 21813
#define IQM_RJCT_UC_OCB_TH_3r 21814
#define IQM_SBUS_BROADCAST_IDr 21815
#define IQM_SBUS_LAST_IN_CHAINr 21816
#define IQM_STATISTICST_DROP_COUNTER_0r 21817
#define IQM_STATISTICST_DROP_COUNTER_1r 21818
#define IQM_STATISTICS_REPORT_CONFIGURATIONSr 21819
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_2r 21820
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_3r 21821
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_4r 21822
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_5r 21823
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_6r 21824
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_7r 21825
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_8r 21826
#define IQM_STATISTICS_REPORT_CONFIGURATIONS_9r 21827
#define IQM_STATISTICS_TAG_CONFIGURATIONr 21828
#define IQM_STE_ENABLERSr 21829
#define IQM_TOTAL_DISCARDED_PACKET_COUNTERr 21830
#define IQM_TOT_DSCRD_BYTE_COUNTERr 21831
#define IQM_VSQ_DEQUEUE_PACKET_COUNTERr 21832
#define IQM_VSQ_ENQUEUE_PACKET_COUNTERr 21833
#define IQM_VSQ_MAXIMUM_OCCUPANCY_0r 21834
#define IQM_VSQ_MAXIMUM_OCCUPANCY_1r 21835
#define IQM_VSQ_PROGRAMMABLE_COUNTER_SELECTr 21836
#define IR64r 21837
#define IR127r 21838
#define IR255r 21839
#define IR511r 21840
#define IR1023r 21841
#define IR1518r 21842
#define IR2047r 21843
#define IR4095r 21844
#define IR8191r 21845
#define IR9216r 21846
#define IR16383r 21847
#define IRAGEr 21848
#define IRBCAr 21849
#define IRBYTr 21850
#define IRDISCr 21851
#define IRERBYTr 21852
#define IREREADYCLKSCNTr 21853
#define IRERPKTr 21854
#define IRE_CPUPACKETCOUNTERr 21855
#define IRE_CPU_CHANNELr 21856
#define IRE_CPU_CREDITS_CNTr 21857
#define IRE_CPU_PACKET_COUNTERr 21858
#define IRE_DYNAMICCONFIGURATIONr 21859
#define IRE_ECC_1B_ERR_CNTr 21860
#define IRE_ECC_2B_ERR_CNTr 21861
#define IRE_ECC_ERR_1B_INITIATEr 21862
#define IRE_ECC_ERR_1B_MONITOR_MEM_MASKr 21863
#define IRE_ECC_ERR_2B_INITIATEr 21864
#define IRE_ECC_ERR_2B_MONITOR_MEM_MASKr 21865
#define IRE_ECC_INTERRUPT_REGISTERr 21866
#define IRE_ECC_INTERRUPT_REGISTER_MASKr 21867
#define IRE_ECC_INTERRUPT_REGISTER_TESTr 21868
#define IRE_ENABLE_DYNAMIC_MEMORY_ACCESSr 21869
#define IRE_ERROR_INITIATION_DATAr 21870
#define IRE_FDT_CREDITS_CNTr 21871
#define IRE_GTIMERCONFIGURATIONr 21872
#define IRE_GTIMERTRIGGERr 21873
#define IRE_GTIMER_CONFIGURATIONr 21874
#define IRE_GTIMER_TRIGGERr 21875
#define IRE_IHP_FIFO_STATUSr 21876
#define IRE_IHP_FIFO_THRESHOLDSr 21877
#define IRE_IHP_SHAPERr 21878
#define IRE_IHP_SYNC_CLKS_CNTr 21879
#define IRE_INDIRECTCOMMANDr 21880
#define IRE_INDIRECTCOMMANDADDRESSr 21881
#define IRE_INDIRECTCOMMANDDATAINCREMENTr 21882
#define IRE_INDIRECTCOMMANDRDDATA_0r 21883
#define IRE_INDIRECTCOMMANDRDDATA_1r 21884
#define IRE_INDIRECTCOMMANDWRDATA_0r 21885
#define IRE_INDIRECTCOMMANDWRDATA_1r 21886
#define IRE_INDIRECT_COMMANDr 21887
#define IRE_INDIRECT_COMMAND_ADDRESSr 21888
#define IRE_INDIRECT_COMMAND_DATA_INCREMENTr 21889
#define IRE_INDIRECT_COMMAND_RD_DATAr 21890
#define IRE_INDIRECT_COMMAND_WR_DATAr 21891
#define IRE_INDIRECT_WR_MASKr 21892
#define IRE_INTERRUPTMASKREGISTERr 21893
#define IRE_INTERRUPTREGISTERr 21894
#define IRE_INTERRUPT_MASK_REGISTERr 21895
#define IRE_INTERRUPT_REGISTERr 21896
#define IRE_INTERRUPT_REGISTER_TESTr 21897
#define IRE_INVALID_INTERFACEr 21898
#define IRE_NETWORK_INTERFACE_SHAPERr 21899
#define IRE_NIF_CREDITS_CNTr 21900
#define IRE_NIF_PACKET_COUNTERr 21901
#define IRE_OAMP_CREDITS_CNTr 21902
#define IRE_OAMP_FAP_PORT_CONFIGURATIONr 21903
#define IRE_OAMP_PACKET_COUNTERr 21904
#define IRE_OLP_CREDITS_CNTr 21905
#define IRE_OLP_FAP_PORT_CONFIGURATIONr 21906
#define IRE_OLP_PACKET_COUNTERr 21907
#define IRE_PACKET_EDIT_FIFO_STATUSr 21908
#define IRE_PACKET_EDIT_FIFO_THRESHOLDSr 21909
#define IRE_PARITY_ERR_CNTr 21910
#define IRE_PAR_ERR_INITIATEr 21911
#define IRE_PAR_ERR_MEM_MASKr 21912
#define IRE_RCY_CREDITS_CNTr 21913
#define IRE_RCY_PACKET_COUNTERr 21914
#define IRE_RECYCLING_SHAPERr 21915
#define IRE_REGISTER_INTERFACE_PACKET_CONTROLr 21916
#define IRE_REGI_PACKET_COUNTERr 21917
#define IRE_REGI_PKT_DATAr 21918
#define IRE_REG_0085r 21919
#define IRE_REG_0090r 21920
#define IRE_REG_0091r 21921
#define IRE_REG_0092r 21922
#define IRE_REG_0093r 21923
#define IRE_REG_0118r 21924
#define IRE_REG_0200r 21925
#define IRE_REG_00AFr 21926
#define IRE_REG_00B8r 21927
#define IRE_REG_00B9r 21928
#define IRE_REG_00BAr 21929
#define IRE_REG_00BBr 21930
#define IRE_REG_00C1r 21931
#define IRE_REG_00CFr 21932
#define IRE_REG_012Dr 21933
#define IRE_REG_FAP_PORT_CONFIGURATIONr 21934
#define IRE_SBUS_BROADCAST_IDr 21935
#define IRE_SBUS_LAST_IN_CHAINr 21936
#define IRE_SET_FTMH_VERSIONr 21937
#define IRE_STATIC_CONFIGURATIONr 21938
#define IRE_TAG_SWAP_ENABLEr 21939
#define IRE_TDM_CONTEXT_MAPr 21940
#define IRE_TDM_MODE_MAPr 21941
#define IRE_TDM_SIZEr 21942
#define IRE_WATERMARK_REGr 21943
#define IRE_WORD_FIFO_STATUSr 21944
#define IRE_WORD_FIFO_THRESHOLDSr 21945
#define IRFCSr 21946
#define IRFLRr 21947
#define IRFRGr 21948
#define IRJBRr 21949
#define IRJUNKr 21950
#define IRMAXr 21951
#define IRMCAr 21952
#define IRMEBr 21953
#define IRMEGr 21954
#define IROVRr 21955
#define IRPKTr 21956
#define IRPOKr 21957
#define IRRDPTOENQDPMAPr 21958
#define IRRERRORREJECTEDPACKETCOUNTERSr 21959
#define IRR_ARBITER_CONFIGURATIONr 21960
#define IRR_COMPATIBILITY_REGISTERr 21961
#define IRR_DYNAMICCONFIGURATIONr 21962
#define IRR_DYNAMIC_CONFIGURATIONr 21963
#define IRR_ECC_1B_ERR_CNTr 21964
#define IRR_ECC_2B_ERR_CNTr 21965
#define IRR_ECC_ERR_1B_INITIATEr 21966
#define IRR_ECC_ERR_1B_MONITOR_MEM_MASKr 21967
#define IRR_ECC_ERR_2B_INITIATEr 21968
#define IRR_ECC_ERR_2B_MONITOR_MEM_MASKr 21969
#define IRR_ECC_INTERRUPT_REGISTERr 21970
#define IRR_ECC_INTERRUPT_REGISTER_MASKr 21971
#define IRR_ECC_INTERRUPT_REGISTER_TESTr 21972
#define IRR_ENABLE_DYNAMIC_MEMORY_ACCESSr 21973
#define IRR_ERROR_INITIATION_DATAr 21974
#define IRR_ERR_IS_MAX_REPLICATION_MCIDr 21975
#define IRR_ERR_IS_REPLICATION_EMPTY_MCIDr 21976
#define IRR_ERR_MAX_REPLICATION_MCIDr 21977
#define IRR_ERR_REPLICATION_EMPTY_MCIDr 21978
#define IRR_FABRIC_MC_BASE_QUEUEr 21979
#define IRR_FLOW_BASE_QUEUEr 21980
#define IRR_FLOW_CONTROL_THRESHOLDSr 21981
#define IRR_GTIMERCONFIGURATIONr 21982
#define IRR_GTIMERTRIGGERr 21983
#define IRR_GTIMER_CONFIGURATIONr 21984
#define IRR_GTIMER_TRIGGERr 21985
#define IRR_IDR_READY_CLKS_CNTr 21986
#define IRR_INDIRECTCOMMANDr 21987
#define IRR_INDIRECTCOMMANDADDRESSr 21988
#define IRR_INDIRECTCOMMANDDATAINCREMENTr 21989
#define IRR_INDIRECTCOMMANDRDDATAr 21990
#define IRR_INDIRECTCOMMANDWRDATAr 21991
#define IRR_INDIRECT_COMMANDr 21992
#define IRR_INDIRECT_COMMAND_ADDRESSr 21993
#define IRR_INDIRECT_COMMAND_DATA_INCREMENTr 21994
#define IRR_INDIRECT_COMMAND_RD_DATAr 21995
#define IRR_INDIRECT_COMMAND_WR_DATAr 21996
#define IRR_INDIRECT_WR_MASKr 21997
#define IRR_INTERRUPTREGISTERr 21998
#define IRR_INTERRUPTREGISTERMASKr 21999
#define IRR_INTERRUPT_MASK_REGISTERr 22000
#define IRR_INTERRUPT_REGISTERr 22001
#define IRR_INTERRUPT_REGISTER_TESTr 22002
#define IRR_IQM_CREDITS_CNTr 22003
#define IRR_IQM_DATA_READY_CLKS_CNTr 22004
#define IRR_IRR_CREDITS_CNTr 22005
#define IRR_MAX_REPLICATIONSr 22006
#define IRR_MCR_FIFO_CONFIGr 22007
#define IRR_MEMORYINTERRUPTREGISTER0r 22008
#define IRR_MEMORYINTERRUPTREGISTER1r 22009
#define IRR_MEMORYINTERRUPTREGISTER2r 22010
#define IRR_MEMORYINTERRUPTREGISTER0MASKr 22011
#define IRR_MEMORYINTERRUPTREGISTER1MASKr 22012
#define IRR_MEMORYINTERRUPTREGISTER2MASKr 22013
#define IRR_MULTICAST_FIFO_THRESHOLDr 22014
#define IRR_OUTLIF_SELECTIONr 22015
#define IRR_PARITY_ERR_CNTr 22016
#define IRR_PAR_ERR_INITIATEr 22017
#define IRR_PAR_ERR_MEM_MASKr 22018
#define IRR_PORT_IS_OUTBOUND_MIRRORr 22019
#define IRR_REG_0085r 22020
#define IRR_REG_0090r 22021
#define IRR_REG_0091r 22022
#define IRR_REG_0092r 22023
#define IRR_REG_0093r 22024
#define IRR_REG_0168r 22025
#define IRR_REG_0200r 22026
#define IRR_REG_0201r 22027
#define IRR_REG_0202r 22028
#define IRR_REG_0208r 22029
#define IRR_REG_0209r 22030
#define IRR_REG_0210r 22031
#define IRR_REG_0216r 22032
#define IRR_REG_0217r 22033
#define IRR_REG_0218r 22034
#define IRR_REG_0219r 22035
#define IRR_REG_00AFr 22036
#define IRR_REG_00B0r 22037
#define IRR_REG_00B1r 22038
#define IRR_REG_00B2r 22039
#define IRR_REG_00B3r 22040
#define IRR_REG_00CFr 22041
#define IRR_REG_020Fr 22042
#define IRR_REG_021Ar 22043
#define IRR_RESEQUENCER_FIFO_INDEXr 22044
#define IRR_SBUS_BROADCAST_IDr 22045
#define IRR_SBUS_LAST_IN_CHAINr 22046
#define IRR_SNOOP_SIZEr 22047
#define IRR_STATICCONFIGURATIONr 22048
#define IRR_STATIC_CONFIGURATIONr 22049
#define IRR_UC_FIFO_FULL_DROP_CNTr 22050
#define IRR_UC_FIFO_MIRROR_DROP_CNTr 22051
#define IRR_UC_FIFO_SNOOP_DROP_CNTr 22052
#define IRR_UC_FIFO_TH_CONFIGr 22053
#define IRR_WATERMARK_REG_0r 22054
#define IRR_WATERMARK_REG_1r 22055
#define IRR_WATERMARK_REG_2r 22056
#define IRR_WATERMARK_REG_3r 22057
#define IRR_WATERMARK_REG_4r 22058
#define IRSEL1_RMEP_PDA_CONTROLr 22059
#define IRSEL1_SER_CONTROLr 22060
#define IRSEL2_IPMC_PDA_CONTROLr 22061
#define IRSEL2_NEXT_HOP_PDA_CONTROLr 22062
#define IRSEL2_SER_CONTROLr 22063
#define IRSEL_TM_REG_1r 22064
#define IRUCr 22065
#define IRUCAr 22066
#define IRUNDr 22067
#define IRXCFr 22068
#define IRXPFr 22069
#define IRXPPr 22070
#define IRXUOr 22071
#define ISCREDITFLOWCONTROLTHRESHOLDr 22072
#define ISEC_DEBUG_1r 22073
#define ISEC_DEBUG_PKT_CAPTUREr 22074
#define ISEC_ECC_ERRORr 22075
#define ISEC_ECC_ERROR_MASKr 22076
#define ISEC_ERR_PKT_CNTr 22077
#define ISEC_FIPS_INDIRECT_ACCESSr 22078
#define ISEC_FIPS_INDIRECT_ADDRr 22079
#define ISEC_FIPS_INDIRECT_RD_DATAr 22080
#define ISEC_FIPS_INDIRECT_WR_DATAr 22081
#define ISEC_GLOBAL_CTRLr 22082
#define ISEC_GLOBAL_PRE_SCALEr 22083
#define ISEC_GLOBAL_TICK_TIMEr 22084
#define ISEC_GLOBAL_TIMERr 22085
#define ISEC_MASTER_CTRLr 22086
#define ISEC_PN_THDr 22087
#define ISEC_RUNT_PKT_CNTr 22088
#define ISEC_RUNT_THRESHOLDr 22089
#define ISEC_SA_EXPIRY_INTr 22090
#define ISEC_SA_EXPIRY_INT_MASKr 22091
#define ISEC_SOFT_SA_EXPIRY_INTr 22092
#define ISEC_SOFT_SA_EXPIRY_INT_MASKr 22093
#define ISEC_TOT_PKT_CNTr 22094
#define ISEMCAMENTRIESCOUNTERr 22095
#define ISEMDIAGNOSTICSr 22096
#define ISEMDIAGNOSTICSINDEXr 22097
#define ISEMDIAGNOSTICSKEYr 22098
#define ISEMDIAGNOSTICSLOOKUPRESULTr 22099
#define ISEMDIAGNOSTICSREADRESULTr 22100
#define ISEMEMCDEFRAGCONFIGURATIONREGISTERr 22101
#define ISEMENTRIESCOUNTERr 22102
#define ISEMERRORCAMTABLEFULLCOUNTERr 22103
#define ISEMERRORDELETEUNKNOWNKEYCOUNTERr 22104
#define ISEMERRORREACHEDMAXENTRYLIMITCOUNTERr 22105
#define ISEMINTERRUPTMASKREGISTERr 22106
#define ISEMINTERRUPTREGISTERr 22107
#define ISEMKEYTABLEENTRYLIMITr 22108
#define ISEMLOOKUPARBITERCOUNTERSr 22109
#define ISEMMANAGEMENTUNITCONFIGURATIONREGISTERr 22110
#define ISEMMANAGEMENTUNITFAILUREr 22111
#define ISEMREQUESTSCOUNTERr 22112
#define ISEMRESETSTATUSREGISTERr 22113
#define ISEMWARNINGINSERTEDEXISTINGCOUNTERr 22114
#define ISMODBLKr 22115
#define ISM_HW_RESET_CONTROL_0r 22116
#define ISM_HW_RESET_CONTROL_1r 22117
#define ISM_INTRr 22118
#define ISM_INTR_MASKr 22119
#define ISM_SER_FIFO_CTRLr 22120
#define ISPPACKETCOUNTERr 22121
#define ISS_MEMORY_CONTROL_0r 22122
#define ISS_MEMORY_CONTROL_1r 22123
#define ISS_MEMORY_CONTROL_2r 22124
#define ISS_MEMORY_CONTROL_3r 22125
#define ISS_MEMORY_CONTROL_4r 22126
#define ISS_MEMORY_CONTROL_5r 22127
#define ISS_MEMORY_CONTROL_6r 22128
#define ISS_MEMORY_CONTROL_7r 22129
#define ISS_MEMORY_CONTROL_8r 22130
#define ISS_MEMORY_CONTROL_9r 22131
#define ISS_MEMORY_CONTROL_10r 22132
#define ISS_MEMORY_CONTROL_11r 22133
#define ISS_MEMORY_CONTROL_12r 22134
#define ISS_MEMORY_CONTROL_13r 22135
#define ISS_MEMORY_CONTROL_14r 22136
#define ISS_MEMORY_CONTROL_15r 22137
#define ISS_MEMORY_CONTROL_16r 22138
#define ISS_MEMORY_CONTROL_17r 22139
#define ISS_MEMORY_CONTROL_18r 22140
#define ISS_MEMORY_CONTROL_19r 22141
#define ISS_MEMORY_CONTROL_20r 22142
#define ISS_MEMORY_CONTROL_21r 22143
#define ISS_MEMORY_CONTROL_22r 22144
#define ISS_MEMORY_CONTROL_23r 22145
#define ISS_MEMORY_CONTROL_24r 22146
#define ISS_MEMORY_CONTROL_25r 22147
#define ISS_MEMORY_CONTROL_26r 22148
#define ISS_MEMORY_CONTROL_27r 22149
#define ISS_MEMORY_CONTROL_28r 22150
#define ISS_MEMORY_CONTROL_29r 22151
#define ISS_MEMORY_CONTROL_30r 22152
#define ISS_MEMORY_CONTROL_31r 22153
#define ISS_MEMORY_CONTROL_32r 22154
#define ISS_MEMORY_CONTROL_33r 22155
#define ISS_MEMORY_CONTROL_34r 22156
#define ISS_MEMORY_CONTROL_35r 22157
#define ISS_MEMORY_CONTROL_36r 22158
#define ISS_MEMORY_CONTROL_37r 22159
#define ISS_MEMORY_CONTROL_38r 22160
#define ISS_MEMORY_CONTROL_39r 22161
#define ISS_MEMORY_CONTROL_40r 22162
#define ISS_MEMORY_CONTROL_41r 22163
#define ISS_MEMORY_CONTROL_42r 22164
#define ISS_MEMORY_CONTROL_43r 22165
#define ISS_MEMORY_CONTROL_44r 22166
#define ISS_MEMORY_CONTROL_45r 22167
#define ISS_MEMORY_CONTROL_46r 22168
#define ISS_MEMORY_CONTROL_47r 22169
#define ISS_MEMORY_CONTROL_48r 22170
#define ISS_MEMORY_CONTROL_49r 22171
#define ISS_MEMORY_CONTROL_50r 22172
#define ISS_MEMORY_CONTROL_51r 22173
#define ISS_MEMORY_CONTROL_52r 22174
#define ISS_MEMORY_CONTROL_53r 22175
#define ISS_MEMORY_CONTROL_54r 22176
#define ISS_MEMORY_CONTROL_55r 22177
#define ISS_MEMORY_CONTROL_56r 22178
#define ISS_MEMORY_CONTROL_57r 22179
#define ISS_MEMORY_CONTROL_58r 22180
#define ISS_MEMORY_CONTROL_59r 22181
#define ISS_MEMORY_CONTROL_60r 22182
#define ISS_MEMORY_CONTROL_61r 22183
#define ISS_MEMORY_CONTROL_62r 22184
#define ISS_MEMORY_CONTROL_63r 22185
#define ISS_MEMORY_CONTROL_64r 22186
#define ISS_MEMORY_CONTROL_65r 22187
#define ISS_MEMORY_CONTROL_66r 22188
#define ISS_MEMORY_CONTROL_67r 22189
#define ISS_MEMORY_CONTROL_68r 22190
#define ISS_MEMORY_CONTROL_69r 22191
#define ISS_MEMORY_CONTROL_70r 22192
#define ISS_MEMORY_CONTROL_71r 22193
#define ISS_MEMORY_CONTROL_72r 22194
#define ISS_MEMORY_CONTROL_73r 22195
#define ISS_MEMORY_CONTROL_74r 22196
#define ISS_MEMORY_CONTROL_75r 22197
#define ISS_MEMORY_CONTROL_76r 22198
#define ISS_MEMORY_CONTROL_77r 22199
#define ISS_MEMORY_CONTROL_78r 22200
#define ISS_MEMORY_CONTROL_79r 22201
#define ISS_MEMORY_CONTROL_80r 22202
#define ISS_MEMORY_CONTROL_81r 22203
#define ISS_MEMORY_CONTROL_82r 22204
#define ISS_MEMORY_CONTROL_83r 22205
#define ISS_MEMORY_CONTROL_84r 22206
#define ISW1_BUS_PARITY_DEBUGr 22207
#define ISW1_DSCP_TABLE_ECC_STATUSr 22208
#define ISW1_ECC_DEBUGr 22209
#define ISW1_ECC_ERRORr 22210
#define ISW1_ECC_ERROR_MASKr 22211
#define ISW1_ERRORr 22212
#define ISW1_ERROR_MASKr 22213
#define ISW1_HW_CONTROLr 22214
#define ISW1_INIT_DATAr 22215
#define ISW1_MEM_DEBUGr 22216
#define ISW1_MEM_INITr 22217
#define ISW1_PARITY_ERRORr 22218
#define ISW1_PARITY_ERROR_MASKr 22219
#define ISW1_REGS_DEBUGr 22220
#define ISW1_SER_CONTROLr 22221
#define ISW1_TM_REG_1r 22222
#define ISW1_UFLOW_A_0_ECC_STATUSr 22223
#define ISW1_UFLOW_A_1_ECC_STATUSr 22224
#define ISW1_UFLOW_B_0_ECC_STATUSr 22225
#define ISW1_UFLOW_B_1_ECC_STATUSr 22226
#define ISW2_BUS_PARITY_DEBUGr 22227
#define ISW2_DEBUG0r 22228
#define ISW2_DEBUG1r 22229
#define ISW2_DEBUG2r 22230
#define ISW2_DEBUG3r 22231
#define ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr 22232
#define ISW2_DEBUG_CAPTURE_CSRr 22233
#define ISW2_DEBUG_CAPTURE_ING_EVENT_SELr 22234
#define ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr 22235
#define ISW2_ECC_ERROR0r 22236
#define ISW2_ECC_ERROR1r 22237
#define ISW2_ECC_ERROR2r 22238
#define ISW2_ECC_ERROR0_MASKr 22239
#define ISW2_ECC_ERROR1_MASKr 22240
#define ISW2_ECC_ERROR2_MASKr 22241
#define ISW2_HW_CONTROLr 22242
#define ISW2_INIT_DATA0r 22243
#define ISW2_INIT_DATA1r 22244
#define ISW2_INIT_DATA2r 22245
#define ISW2_INIT_DATA3r 22246
#define ISW2_INIT_DATA4r 22247
#define ISW2_MEM_INIT0r 22248
#define ISW2_MEM_INIT1r 22249
#define ISW2_MEM_INIT2r 22250
#define ISW2_PARITY_ERRORr 22251
#define ISW2_PARITY_ERROR_MASKr 22252
#define ISW2_REGS_DEBUGr 22253
#define ISW2_SER_CONTROL_0r 22254
#define ISW2_SER_CONTROL_1r 22255
#define ISW2_SER_CONTROL_2r 22256
#define ISW2_TM_REG_1r 22257
#define IT64r 22258
#define IT127r 22259
#define IT255r 22260
#define IT511r 22261
#define IT1023r 22262
#define IT1518r 22263
#define IT2047r 22264
#define IT4095r 22265
#define IT8191r 22266
#define IT9216r 22267
#define IT16383r 22268
#define ITAGEr 22269
#define ITAGTCDPMAP_0r 22270
#define ITAGTCDPMAP_1r 22271
#define ITAG_ETHERTYPEr 22272
#define ITBCAr 22273
#define ITBYTr 22274
#define ITERRr 22275
#define ITE_CONFIGr 22276
#define ITE_SCHED_WRR_WEIGHT_COS0r 22277
#define ITE_SCHED_WRR_WEIGHT_COS1r 22278
#define ITE_SCHED_WRR_WEIGHT_COS2r 22279
#define ITE_SCHED_WRR_WEIGHT_COS3r 22280
#define ITE_SCHED_WRR_WEIGHT_COS4r 22281
#define ITE_SCHED_WRR_WEIGHT_COS5r 22282
#define ITE_SCHED_WRR_WEIGHT_COS6r 22283
#define ITE_SCHED_WRR_WEIGHT_COS7r 22284
#define ITFCSr 22285
#define ITFRGr 22286
#define ITMAXr 22287
#define ITMCAr 22288
#define ITOVRr 22289
#define ITPKTr 22290
#define ITPOKr 22291
#define ITUCr 22292
#define ITUCAr 22293
#define ITUFLr 22294
#define ITXPFr 22295
#define ITXPPr 22296
#define IUCASTr 22297
#define IUNHGIr 22298
#define IUNKHDRr 22299
#define IUNKNOWN_MCAST_BLOCK_MASKr 22300
#define IUNKNOWN_MCAST_BLOCK_MASK_64r 22301
#define IUNKNOWN_MCAST_BLOCK_MASK_HIr 22302
#define IUNKNOWN_OPCODEr 22303
#define IUNKNOWN_OPCODE_HIr 22304
#define IUNKNOWN_UCAST_BLOCK_MASKr 22305
#define IUNKNOWN_UCAST_BLOCK_MASK_64r 22306
#define IUNKNOWN_UCAST_BLOCK_MASK_HIr 22307
#define IUNKOPCr 22308
#define IUSER_TRUNK_HASH_SELECTr 22309
#define IVLAN_BUS_PARITY_DEBUGr 22310
#define IVLAN_DBGCTRLr 22311
#define IVLAN_ECC_ERRORr 22312
#define IVLAN_ECC_ERROR_MASKr 22313
#define IVLAN_INITr 22314
#define IVLAN_INIT_DATA0r 22315
#define IVLAN_INIT_DATA1r 22316
#define IVLAN_PARITY_ERRORr 22317
#define IVLAN_PARITY_ERROR_MASKr 22318
#define IVLAN_REGS_DEBUGr 22319
#define IVLAN_SER_CONTROLr 22320
#define IVLAN_TM_REG_1r 22321
#define IVXLT_BUS_PARITY_DEBUGr 22322
#define IVXLT_PARITY_ERRORr 22323
#define IVXLT_PARITY_ERROR_MASKr 22324
#define IVXLT_SER_CONTROLr 22325
#define IVXLT_TM_REG_1r 22326
#define IVXLT_TM_REG_2r 22327
#define JBCASCFG_CHID_0r 22328
#define JBCASCFG_CHID_1r 22329
#define JBCASCFG_CHID_2r 22330
#define JBCASCFG_CHID_3r 22331
#define JBCASCFG_CHID_4r 22332
#define JBCASCFG_CHID_5r 22333
#define JBCASCFG_CHID_6r 22334
#define JBCASCFG_CHID_7r 22335
#define JBCASCFG_CHID_8r 22336
#define JBCASCFG_CHID_9r 22337
#define JBCASCFG_CHID_10r 22338
#define JBCASCFG_CHID_11r 22339
#define JBCASCFG_CHID_12r 22340
#define JBCASCFG_CHID_13r 22341
#define JBCASCFG_CHID_14r 22342
#define JBCASCFG_CHID_15r 22343
#define JBCASCFG_CHID_16r 22344
#define JBCASCFG_CHID_17r 22345
#define JBCASCFG_CHID_18r 22346
#define JBCASCFG_CHID_19r 22347
#define JBCASCFG_CHID_20r 22348
#define JBCASCFG_CHID_21r 22349
#define JBCASCFG_CHID_22r 22350
#define JBCASCFG_CHID_23r 22351
#define JBCASCFG_CHID_24r 22352
#define JBCASCFG_CHID_25r 22353
#define JBCASCFG_CHID_26r 22354
#define JBCASCFG_CHID_27r 22355
#define JBCASCFG_CHID_28r 22356
#define JBCASCFG_CHID_29r 22357
#define JBCASCFG_CHID_30r 22358
#define JBCASCFG_CHID_31r 22359
#define JBCASCFG_CHID_32r 22360
#define JBCASCFG_CHID_33r 22361
#define JBCASCFG_CHID_34r 22362
#define JBCASCFG_CHID_35r 22363
#define JBCASCFG_CHID_36r 22364
#define JBCASCFG_CHID_37r 22365
#define JBCASCFG_CHID_38r 22366
#define JBCASCFG_CHID_39r 22367
#define JBCASCFG_CHID_40r 22368
#define JBCASCFG_CHID_41r 22369
#define JBCASCFG_CHID_42r 22370
#define JBCASCFG_CHID_43r 22371
#define JBCASCFG_CHID_44r 22372
#define JBCASCFG_CHID_45r 22373
#define JBCASCFG_CHID_46r 22374
#define JBCASCFG_CHID_47r 22375
#define JBCASCFG_CHID_48r 22376
#define JBCASCFG_CHID_49r 22377
#define JBCASCFG_CHID_50r 22378
#define JBCASCFG_CHID_51r 22379
#define JBCASCFG_CHID_52r 22380
#define JBCASCFG_CHID_53r 22381
#define JBCASCFG_CHID_54r 22382
#define JBCASCFG_CHID_55r 22383
#define JBCASCFG_CHID_56r 22384
#define JBCASCFG_CHID_57r 22385
#define JBCASCFG_CHID_58r 22386
#define JBCASCFG_CHID_59r 22387
#define JBCASCFG_CHID_60r 22388
#define JBCASCFG_CHID_61r 22389
#define JBCASCFG_CHID_62r 22390
#define JBCASCFG_CHID_63r 22391
#define JBCASWINr 22392
#define JBCHCFG1_CHID_0r 22393
#define JBCHCFG1_CHID_1r 22394
#define JBCHCFG1_CHID_2r 22395
#define JBCHCFG1_CHID_3r 22396
#define JBCHCFG1_CHID_4r 22397
#define JBCHCFG1_CHID_5r 22398
#define JBCHCFG1_CHID_6r 22399
#define JBCHCFG1_CHID_7r 22400
#define JBCHCFG1_CHID_8r 22401
#define JBCHCFG1_CHID_9r 22402
#define JBCHCFG1_CHID_10r 22403
#define JBCHCFG1_CHID_11r 22404
#define JBCHCFG1_CHID_12r 22405
#define JBCHCFG1_CHID_13r 22406
#define JBCHCFG1_CHID_14r 22407
#define JBCHCFG1_CHID_15r 22408
#define JBCHCFG1_CHID_16r 22409
#define JBCHCFG1_CHID_17r 22410
#define JBCHCFG1_CHID_18r 22411
#define JBCHCFG1_CHID_19r 22412
#define JBCHCFG1_CHID_20r 22413
#define JBCHCFG1_CHID_21r 22414
#define JBCHCFG1_CHID_22r 22415
#define JBCHCFG1_CHID_23r 22416
#define JBCHCFG1_CHID_24r 22417
#define JBCHCFG1_CHID_25r 22418
#define JBCHCFG1_CHID_26r 22419
#define JBCHCFG1_CHID_27r 22420
#define JBCHCFG1_CHID_28r 22421
#define JBCHCFG1_CHID_29r 22422
#define JBCHCFG1_CHID_30r 22423
#define JBCHCFG1_CHID_31r 22424
#define JBCHCFG1_CHID_32r 22425
#define JBCHCFG1_CHID_33r 22426
#define JBCHCFG1_CHID_34r 22427
#define JBCHCFG1_CHID_35r 22428
#define JBCHCFG1_CHID_36r 22429
#define JBCHCFG1_CHID_37r 22430
#define JBCHCFG1_CHID_38r 22431
#define JBCHCFG1_CHID_39r 22432
#define JBCHCFG1_CHID_40r 22433
#define JBCHCFG1_CHID_41r 22434
#define JBCHCFG1_CHID_42r 22435
#define JBCHCFG1_CHID_43r 22436
#define JBCHCFG1_CHID_44r 22437
#define JBCHCFG1_CHID_45r 22438
#define JBCHCFG1_CHID_46r 22439
#define JBCHCFG1_CHID_47r 22440
#define JBCHCFG1_CHID_48r 22441
#define JBCHCFG1_CHID_49r 22442
#define JBCHCFG1_CHID_50r 22443
#define JBCHCFG1_CHID_51r 22444
#define JBCHCFG1_CHID_52r 22445
#define JBCHCFG1_CHID_53r 22446
#define JBCHCFG1_CHID_54r 22447
#define JBCHCFG1_CHID_55r 22448
#define JBCHCFG1_CHID_56r 22449
#define JBCHCFG1_CHID_57r 22450
#define JBCHCFG1_CHID_58r 22451
#define JBCHCFG1_CHID_59r 22452
#define JBCHCFG1_CHID_60r 22453
#define JBCHCFG1_CHID_61r 22454
#define JBCHCFG1_CHID_62r 22455
#define JBCHCFG1_CHID_63r 22456
#define JBCHCFG2_CHID_0r 22457
#define JBCHCFG2_CHID_1r 22458
#define JBCHCFG2_CHID_2r 22459
#define JBCHCFG2_CHID_3r 22460
#define JBCHCFG2_CHID_4r 22461
#define JBCHCFG2_CHID_5r 22462
#define JBCHCFG2_CHID_6r 22463
#define JBCHCFG2_CHID_7r 22464
#define JBCHCFG2_CHID_8r 22465
#define JBCHCFG2_CHID_9r 22466
#define JBCHCFG2_CHID_10r 22467
#define JBCHCFG2_CHID_11r 22468
#define JBCHCFG2_CHID_12r 22469
#define JBCHCFG2_CHID_13r 22470
#define JBCHCFG2_CHID_14r 22471
#define JBCHCFG2_CHID_15r 22472
#define JBCHCFG2_CHID_16r 22473
#define JBCHCFG2_CHID_17r 22474
#define JBCHCFG2_CHID_18r 22475
#define JBCHCFG2_CHID_19r 22476
#define JBCHCFG2_CHID_20r 22477
#define JBCHCFG2_CHID_21r 22478
#define JBCHCFG2_CHID_22r 22479
#define JBCHCFG2_CHID_23r 22480
#define JBCHCFG2_CHID_24r 22481
#define JBCHCFG2_CHID_25r 22482
#define JBCHCFG2_CHID_26r 22483
#define JBCHCFG2_CHID_27r 22484
#define JBCHCFG2_CHID_28r 22485
#define JBCHCFG2_CHID_29r 22486
#define JBCHCFG2_CHID_30r 22487
#define JBCHCFG2_CHID_31r 22488
#define JBCHCFG2_CHID_32r 22489
#define JBCHCFG2_CHID_33r 22490
#define JBCHCFG2_CHID_34r 22491
#define JBCHCFG2_CHID_35r 22492
#define JBCHCFG2_CHID_36r 22493
#define JBCHCFG2_CHID_37r 22494
#define JBCHCFG2_CHID_38r 22495
#define JBCHCFG2_CHID_39r 22496
#define JBCHCFG2_CHID_40r 22497
#define JBCHCFG2_CHID_41r 22498
#define JBCHCFG2_CHID_42r 22499
#define JBCHCFG2_CHID_43r 22500
#define JBCHCFG2_CHID_44r 22501
#define JBCHCFG2_CHID_45r 22502
#define JBCHCFG2_CHID_46r 22503
#define JBCHCFG2_CHID_47r 22504
#define JBCHCFG2_CHID_48r 22505
#define JBCHCFG2_CHID_49r 22506
#define JBCHCFG2_CHID_50r 22507
#define JBCHCFG2_CHID_51r 22508
#define JBCHCFG2_CHID_52r 22509
#define JBCHCFG2_CHID_53r 22510
#define JBCHCFG2_CHID_54r 22511
#define JBCHCFG2_CHID_55r 22512
#define JBCHCFG2_CHID_56r 22513
#define JBCHCFG2_CHID_57r 22514
#define JBCHCFG2_CHID_58r 22515
#define JBCHCFG2_CHID_59r 22516
#define JBCHCFG2_CHID_60r 22517
#define JBCHCFG2_CHID_61r 22518
#define JBCHCFG2_CHID_62r 22519
#define JBCHCFG2_CHID_63r 22520
#define JBCSTAT_CHID_0r 22521
#define JBCSTAT_CHID_1r 22522
#define JBCSTAT_CHID_2r 22523
#define JBCSTAT_CHID_3r 22524
#define JBCSTAT_CHID_4r 22525
#define JBCSTAT_CHID_5r 22526
#define JBCSTAT_CHID_6r 22527
#define JBCSTAT_CHID_7r 22528
#define JBCSTAT_CHID_8r 22529
#define JBCSTAT_CHID_9r 22530
#define JBCSTAT_CHID_10r 22531
#define JBCSTAT_CHID_11r 22532
#define JBCSTAT_CHID_12r 22533
#define JBCSTAT_CHID_13r 22534
#define JBCSTAT_CHID_14r 22535
#define JBCSTAT_CHID_15r 22536
#define JBCSTAT_CHID_16r 22537
#define JBCSTAT_CHID_17r 22538
#define JBCSTAT_CHID_18r 22539
#define JBCSTAT_CHID_19r 22540
#define JBCSTAT_CHID_20r 22541
#define JBCSTAT_CHID_21r 22542
#define JBCSTAT_CHID_22r 22543
#define JBCSTAT_CHID_23r 22544
#define JBCSTAT_CHID_24r 22545
#define JBCSTAT_CHID_25r 22546
#define JBCSTAT_CHID_26r 22547
#define JBCSTAT_CHID_27r 22548
#define JBCSTAT_CHID_28r 22549
#define JBCSTAT_CHID_29r 22550
#define JBCSTAT_CHID_30r 22551
#define JBCSTAT_CHID_31r 22552
#define JBCSTAT_CHID_32r 22553
#define JBCSTAT_CHID_33r 22554
#define JBCSTAT_CHID_34r 22555
#define JBCSTAT_CHID_35r 22556
#define JBCSTAT_CHID_36r 22557
#define JBCSTAT_CHID_37r 22558
#define JBCSTAT_CHID_38r 22559
#define JBCSTAT_CHID_39r 22560
#define JBCSTAT_CHID_40r 22561
#define JBCSTAT_CHID_41r 22562
#define JBCSTAT_CHID_42r 22563
#define JBCSTAT_CHID_43r 22564
#define JBCSTAT_CHID_44r 22565
#define JBCSTAT_CHID_45r 22566
#define JBCSTAT_CHID_46r 22567
#define JBCSTAT_CHID_47r 22568
#define JBCSTAT_CHID_48r 22569
#define JBCSTAT_CHID_49r 22570
#define JBCSTAT_CHID_50r 22571
#define JBCSTAT_CHID_51r 22572
#define JBCSTAT_CHID_52r 22573
#define JBCSTAT_CHID_53r 22574
#define JBCSTAT_CHID_54r 22575
#define JBCSTAT_CHID_55r 22576
#define JBCSTAT_CHID_56r 22577
#define JBCSTAT_CHID_57r 22578
#define JBCSTAT_CHID_58r 22579
#define JBCSTAT_CHID_59r 22580
#define JBCSTAT_CHID_60r 22581
#define JBCSTAT_CHID_61r 22582
#define JBCSTAT_CHID_62r 22583
#define JBCSTAT_CHID_63r 22584
#define JBDEPC_TCID_0r 22585
#define JBDEPC_TCID_1r 22586
#define JBDEPC_TCID_2r 22587
#define JBDEPC_TCID_3r 22588
#define JBDEPC_TCID_4r 22589
#define JBDEPC_TCID_5r 22590
#define JBDEPC_TCID_6r 22591
#define JBDEPC_TCID_7r 22592
#define JBDEPC_TCID_8r 22593
#define JBDEPC_TCID_9r 22594
#define JBDEPC_TCID_10r 22595
#define JBDEPC_TCID_11r 22596
#define JBDEPC_TCID_12r 22597
#define JBDEPC_TCID_13r 22598
#define JBDEPC_TCID_14r 22599
#define JBDEPC_TCID_15r 22600
#define JBDMAX1_CHID_0r 22601
#define JBDMAX1_CHID_1r 22602
#define JBDMAX1_CHID_2r 22603
#define JBDMAX1_CHID_3r 22604
#define JBDMAX1_CHID_4r 22605
#define JBDMAX1_CHID_5r 22606
#define JBDMAX1_CHID_6r 22607
#define JBDMAX1_CHID_7r 22608
#define JBDMAX1_CHID_8r 22609
#define JBDMAX1_CHID_9r 22610
#define JBDMAX1_CHID_10r 22611
#define JBDMAX1_CHID_11r 22612
#define JBDMAX1_CHID_12r 22613
#define JBDMAX1_CHID_13r 22614
#define JBDMAX1_CHID_14r 22615
#define JBDMAX1_CHID_15r 22616
#define JBDMAX1_CHID_16r 22617
#define JBDMAX1_CHID_17r 22618
#define JBDMAX1_CHID_18r 22619
#define JBDMAX1_CHID_19r 22620
#define JBDMAX1_CHID_20r 22621
#define JBDMAX1_CHID_21r 22622
#define JBDMAX1_CHID_22r 22623
#define JBDMAX1_CHID_23r 22624
#define JBDMAX1_CHID_24r 22625
#define JBDMAX1_CHID_25r 22626
#define JBDMAX1_CHID_26r 22627
#define JBDMAX1_CHID_27r 22628
#define JBDMAX1_CHID_28r 22629
#define JBDMAX1_CHID_29r 22630
#define JBDMAX1_CHID_30r 22631
#define JBDMAX1_CHID_31r 22632
#define JBDMAX1_CHID_32r 22633
#define JBDMAX1_CHID_33r 22634
#define JBDMAX1_CHID_34r 22635
#define JBDMAX1_CHID_35r 22636
#define JBDMAX1_CHID_36r 22637
#define JBDMAX1_CHID_37r 22638
#define JBDMAX1_CHID_38r 22639
#define JBDMAX1_CHID_39r 22640
#define JBDMAX1_CHID_40r 22641
#define JBDMAX1_CHID_41r 22642
#define JBDMAX1_CHID_42r 22643
#define JBDMAX1_CHID_43r 22644
#define JBDMAX1_CHID_44r 22645
#define JBDMAX1_CHID_45r 22646
#define JBDMAX1_CHID_46r 22647
#define JBDMAX1_CHID_47r 22648
#define JBDMAX1_CHID_48r 22649
#define JBDMAX1_CHID_49r 22650
#define JBDMAX1_CHID_50r 22651
#define JBDMAX1_CHID_51r 22652
#define JBDMAX1_CHID_52r 22653
#define JBDMAX1_CHID_53r 22654
#define JBDMAX1_CHID_54r 22655
#define JBDMAX1_CHID_55r 22656
#define JBDMAX1_CHID_56r 22657
#define JBDMAX1_CHID_57r 22658
#define JBDMAX1_CHID_58r 22659
#define JBDMAX1_CHID_59r 22660
#define JBDMAX1_CHID_60r 22661
#define JBDMAX1_CHID_61r 22662
#define JBDMAX1_CHID_62r 22663
#define JBDMAX1_CHID_63r 22664
#define JBDMAX2_CHID_0r 22665
#define JBDMAX2_CHID_1r 22666
#define JBDMAX2_CHID_2r 22667
#define JBDMAX2_CHID_3r 22668
#define JBDMAX2_CHID_4r 22669
#define JBDMAX2_CHID_5r 22670
#define JBDMAX2_CHID_6r 22671
#define JBDMAX2_CHID_7r 22672
#define JBDMAX2_CHID_8r 22673
#define JBDMAX2_CHID_9r 22674
#define JBDMAX2_CHID_10r 22675
#define JBDMAX2_CHID_11r 22676
#define JBDMAX2_CHID_12r 22677
#define JBDMAX2_CHID_13r 22678
#define JBDMAX2_CHID_14r 22679
#define JBDMAX2_CHID_15r 22680
#define JBDMAX2_CHID_16r 22681
#define JBDMAX2_CHID_17r 22682
#define JBDMAX2_CHID_18r 22683
#define JBDMAX2_CHID_19r 22684
#define JBDMAX2_CHID_20r 22685
#define JBDMAX2_CHID_21r 22686
#define JBDMAX2_CHID_22r 22687
#define JBDMAX2_CHID_23r 22688
#define JBDMAX2_CHID_24r 22689
#define JBDMAX2_CHID_25r 22690
#define JBDMAX2_CHID_26r 22691
#define JBDMAX2_CHID_27r 22692
#define JBDMAX2_CHID_28r 22693
#define JBDMAX2_CHID_29r 22694
#define JBDMAX2_CHID_30r 22695
#define JBDMAX2_CHID_31r 22696
#define JBDMAX2_CHID_32r 22697
#define JBDMAX2_CHID_33r 22698
#define JBDMAX2_CHID_34r 22699
#define JBDMAX2_CHID_35r 22700
#define JBDMAX2_CHID_36r 22701
#define JBDMAX2_CHID_37r 22702
#define JBDMAX2_CHID_38r 22703
#define JBDMAX2_CHID_39r 22704
#define JBDMAX2_CHID_40r 22705
#define JBDMAX2_CHID_41r 22706
#define JBDMAX2_CHID_42r 22707
#define JBDMAX2_CHID_43r 22708
#define JBDMAX2_CHID_44r 22709
#define JBDMAX2_CHID_45r 22710
#define JBDMAX2_CHID_46r 22711
#define JBDMAX2_CHID_47r 22712
#define JBDMAX2_CHID_48r 22713
#define JBDMAX2_CHID_49r 22714
#define JBDMAX2_CHID_50r 22715
#define JBDMAX2_CHID_51r 22716
#define JBDMAX2_CHID_52r 22717
#define JBDMAX2_CHID_53r 22718
#define JBDMAX2_CHID_54r 22719
#define JBDMAX2_CHID_55r 22720
#define JBDMAX2_CHID_56r 22721
#define JBDMAX2_CHID_57r 22722
#define JBDMAX2_CHID_58r 22723
#define JBDMAX2_CHID_59r 22724
#define JBDMAX2_CHID_60r 22725
#define JBDMAX2_CHID_61r 22726
#define JBDMAX2_CHID_62r 22727
#define JBDMAX2_CHID_63r 22728
#define JBDMIN1_CHID_0r 22729
#define JBDMIN1_CHID_1r 22730
#define JBDMIN1_CHID_2r 22731
#define JBDMIN1_CHID_3r 22732
#define JBDMIN1_CHID_4r 22733
#define JBDMIN1_CHID_5r 22734
#define JBDMIN1_CHID_6r 22735
#define JBDMIN1_CHID_7r 22736
#define JBDMIN1_CHID_8r 22737
#define JBDMIN1_CHID_9r 22738
#define JBDMIN1_CHID_10r 22739
#define JBDMIN1_CHID_11r 22740
#define JBDMIN1_CHID_12r 22741
#define JBDMIN1_CHID_13r 22742
#define JBDMIN1_CHID_14r 22743
#define JBDMIN1_CHID_15r 22744
#define JBDMIN1_CHID_16r 22745
#define JBDMIN1_CHID_17r 22746
#define JBDMIN1_CHID_18r 22747
#define JBDMIN1_CHID_19r 22748
#define JBDMIN1_CHID_20r 22749
#define JBDMIN1_CHID_21r 22750
#define JBDMIN1_CHID_22r 22751
#define JBDMIN1_CHID_23r 22752
#define JBDMIN1_CHID_24r 22753
#define JBDMIN1_CHID_25r 22754
#define JBDMIN1_CHID_26r 22755
#define JBDMIN1_CHID_27r 22756
#define JBDMIN1_CHID_28r 22757
#define JBDMIN1_CHID_29r 22758
#define JBDMIN1_CHID_30r 22759
#define JBDMIN1_CHID_31r 22760
#define JBDMIN1_CHID_32r 22761
#define JBDMIN1_CHID_33r 22762
#define JBDMIN1_CHID_34r 22763
#define JBDMIN1_CHID_35r 22764
#define JBDMIN1_CHID_36r 22765
#define JBDMIN1_CHID_37r 22766
#define JBDMIN1_CHID_38r 22767
#define JBDMIN1_CHID_39r 22768
#define JBDMIN1_CHID_40r 22769
#define JBDMIN1_CHID_41r 22770
#define JBDMIN1_CHID_42r 22771
#define JBDMIN1_CHID_43r 22772
#define JBDMIN1_CHID_44r 22773
#define JBDMIN1_CHID_45r 22774
#define JBDMIN1_CHID_46r 22775
#define JBDMIN1_CHID_47r 22776
#define JBDMIN1_CHID_48r 22777
#define JBDMIN1_CHID_49r 22778
#define JBDMIN1_CHID_50r 22779
#define JBDMIN1_CHID_51r 22780
#define JBDMIN1_CHID_52r 22781
#define JBDMIN1_CHID_53r 22782
#define JBDMIN1_CHID_54r 22783
#define JBDMIN1_CHID_55r 22784
#define JBDMIN1_CHID_56r 22785
#define JBDMIN1_CHID_57r 22786
#define JBDMIN1_CHID_58r 22787
#define JBDMIN1_CHID_59r 22788
#define JBDMIN1_CHID_60r 22789
#define JBDMIN1_CHID_61r 22790
#define JBDMIN1_CHID_62r 22791
#define JBDMIN1_CHID_63r 22792
#define JBDMIN2_CHID_0r 22793
#define JBDMIN2_CHID_1r 22794
#define JBDMIN2_CHID_2r 22795
#define JBDMIN2_CHID_3r 22796
#define JBDMIN2_CHID_4r 22797
#define JBDMIN2_CHID_5r 22798
#define JBDMIN2_CHID_6r 22799
#define JBDMIN2_CHID_7r 22800
#define JBDMIN2_CHID_8r 22801
#define JBDMIN2_CHID_9r 22802
#define JBDMIN2_CHID_10r 22803
#define JBDMIN2_CHID_11r 22804
#define JBDMIN2_CHID_12r 22805
#define JBDMIN2_CHID_13r 22806
#define JBDMIN2_CHID_14r 22807
#define JBDMIN2_CHID_15r 22808
#define JBDMIN2_CHID_16r 22809
#define JBDMIN2_CHID_17r 22810
#define JBDMIN2_CHID_18r 22811
#define JBDMIN2_CHID_19r 22812
#define JBDMIN2_CHID_20r 22813
#define JBDMIN2_CHID_21r 22814
#define JBDMIN2_CHID_22r 22815
#define JBDMIN2_CHID_23r 22816
#define JBDMIN2_CHID_24r 22817
#define JBDMIN2_CHID_25r 22818
#define JBDMIN2_CHID_26r 22819
#define JBDMIN2_CHID_27r 22820
#define JBDMIN2_CHID_28r 22821
#define JBDMIN2_CHID_29r 22822
#define JBDMIN2_CHID_30r 22823
#define JBDMIN2_CHID_31r 22824
#define JBDMIN2_CHID_32r 22825
#define JBDMIN2_CHID_33r 22826
#define JBDMIN2_CHID_34r 22827
#define JBDMIN2_CHID_35r 22828
#define JBDMIN2_CHID_36r 22829
#define JBDMIN2_CHID_37r 22830
#define JBDMIN2_CHID_38r 22831
#define JBDMIN2_CHID_39r 22832
#define JBDMIN2_CHID_40r 22833
#define JBDMIN2_CHID_41r 22834
#define JBDMIN2_CHID_42r 22835
#define JBDMIN2_CHID_43r 22836
#define JBDMIN2_CHID_44r 22837
#define JBDMIN2_CHID_45r 22838
#define JBDMIN2_CHID_46r 22839
#define JBDMIN2_CHID_47r 22840
#define JBDMIN2_CHID_48r 22841
#define JBDMIN2_CHID_49r 22842
#define JBDMIN2_CHID_50r 22843
#define JBDMIN2_CHID_51r 22844
#define JBDMIN2_CHID_52r 22845
#define JBDMIN2_CHID_53r 22846
#define JBDMIN2_CHID_54r 22847
#define JBDMIN2_CHID_55r 22848
#define JBDMIN2_CHID_56r 22849
#define JBDMIN2_CHID_57r 22850
#define JBDMIN2_CHID_58r 22851
#define JBDMIN2_CHID_59r 22852
#define JBDMIN2_CHID_60r 22853
#define JBDMIN2_CHID_61r 22854
#define JBDMIN2_CHID_62r 22855
#define JBDMIN2_CHID_63r 22856
#define JBDSUM1_TCID_0r 22857
#define JBDSUM1_TCID_1r 22858
#define JBDSUM1_TCID_2r 22859
#define JBDSUM1_TCID_3r 22860
#define JBDSUM1_TCID_4r 22861
#define JBDSUM1_TCID_5r 22862
#define JBDSUM1_TCID_6r 22863
#define JBDSUM1_TCID_7r 22864
#define JBDSUM1_TCID_8r 22865
#define JBDSUM1_TCID_9r 22866
#define JBDSUM1_TCID_10r 22867
#define JBDSUM1_TCID_11r 22868
#define JBDSUM1_TCID_12r 22869
#define JBDSUM1_TCID_13r 22870
#define JBDSUM1_TCID_14r 22871
#define JBDSUM1_TCID_15r 22872
#define JBDSUM2_TCID_0r 22873
#define JBDSUM2_TCID_1r 22874
#define JBDSUM2_TCID_2r 22875
#define JBDSUM2_TCID_3r 22876
#define JBDSUM2_TCID_4r 22877
#define JBDSUM2_TCID_5r 22878
#define JBDSUM2_TCID_6r 22879
#define JBDSUM2_TCID_7r 22880
#define JBDSUM2_TCID_8r 22881
#define JBDSUM2_TCID_9r 22882
#define JBDSUM2_TCID_10r 22883
#define JBDSUM2_TCID_11r 22884
#define JBDSUM2_TCID_12r 22885
#define JBDSUM2_TCID_13r 22886
#define JBDSUM2_TCID_14r 22887
#define JBDSUM2_TCID_15r 22888
#define JBMISSPC_CHID_0r 22889
#define JBMISSPC_CHID_1r 22890
#define JBMISSPC_CHID_2r 22891
#define JBMISSPC_CHID_3r 22892
#define JBMISSPC_CHID_4r 22893
#define JBMISSPC_CHID_5r 22894
#define JBMISSPC_CHID_6r 22895
#define JBMISSPC_CHID_7r 22896
#define JBMISSPC_CHID_8r 22897
#define JBMISSPC_CHID_9r 22898
#define JBMISSPC_CHID_10r 22899
#define JBMISSPC_CHID_11r 22900
#define JBMISSPC_CHID_12r 22901
#define JBMISSPC_CHID_13r 22902
#define JBMISSPC_CHID_14r 22903
#define JBMISSPC_CHID_15r 22904
#define JBMISSPC_CHID_16r 22905
#define JBMISSPC_CHID_17r 22906
#define JBMISSPC_CHID_18r 22907
#define JBMISSPC_CHID_19r 22908
#define JBMISSPC_CHID_20r 22909
#define JBMISSPC_CHID_21r 22910
#define JBMISSPC_CHID_22r 22911
#define JBMISSPC_CHID_23r 22912
#define JBMISSPC_CHID_24r 22913
#define JBMISSPC_CHID_25r 22914
#define JBMISSPC_CHID_26r 22915
#define JBMISSPC_CHID_27r 22916
#define JBMISSPC_CHID_28r 22917
#define JBMISSPC_CHID_29r 22918
#define JBMISSPC_CHID_30r 22919
#define JBMISSPC_CHID_31r 22920
#define JBMISSPC_CHID_32r 22921
#define JBMISSPC_CHID_33r 22922
#define JBMISSPC_CHID_34r 22923
#define JBMISSPC_CHID_35r 22924
#define JBMISSPC_CHID_36r 22925
#define JBMISSPC_CHID_37r 22926
#define JBMISSPC_CHID_38r 22927
#define JBMISSPC_CHID_39r 22928
#define JBMISSPC_CHID_40r 22929
#define JBMISSPC_CHID_41r 22930
#define JBMISSPC_CHID_42r 22931
#define JBMISSPC_CHID_43r 22932
#define JBMISSPC_CHID_44r 22933
#define JBMISSPC_CHID_45r 22934
#define JBMISSPC_CHID_46r 22935
#define JBMISSPC_CHID_47r 22936
#define JBMISSPC_CHID_48r 22937
#define JBMISSPC_CHID_49r 22938
#define JBMISSPC_CHID_50r 22939
#define JBMISSPC_CHID_51r 22940
#define JBMISSPC_CHID_52r 22941
#define JBMISSPC_CHID_53r 22942
#define JBMISSPC_CHID_54r 22943
#define JBMISSPC_CHID_55r 22944
#define JBMISSPC_CHID_56r 22945
#define JBMISSPC_CHID_57r 22946
#define JBMISSPC_CHID_58r 22947
#define JBMISSPC_CHID_59r 22948
#define JBMISSPC_CHID_60r 22949
#define JBMISSPC_CHID_61r 22950
#define JBMISSPC_CHID_62r 22951
#define JBMISSPC_CHID_63r 22952
#define JBRSTRT_CHID_0r 22953
#define JBRSTRT_CHID_1r 22954
#define JBRSTRT_CHID_2r 22955
#define JBRSTRT_CHID_3r 22956
#define JBRSTRT_CHID_4r 22957
#define JBRSTRT_CHID_5r 22958
#define JBRSTRT_CHID_6r 22959
#define JBRSTRT_CHID_7r 22960
#define JBRSTRT_CHID_8r 22961
#define JBRSTRT_CHID_9r 22962
#define JBRSTRT_CHID_10r 22963
#define JBRSTRT_CHID_11r 22964
#define JBRSTRT_CHID_12r 22965
#define JBRSTRT_CHID_13r 22966
#define JBRSTRT_CHID_14r 22967
#define JBRSTRT_CHID_15r 22968
#define JBRSTRT_CHID_16r 22969
#define JBRSTRT_CHID_17r 22970
#define JBRSTRT_CHID_18r 22971
#define JBRSTRT_CHID_19r 22972
#define JBRSTRT_CHID_20r 22973
#define JBRSTRT_CHID_21r 22974
#define JBRSTRT_CHID_22r 22975
#define JBRSTRT_CHID_23r 22976
#define JBRSTRT_CHID_24r 22977
#define JBRSTRT_CHID_25r 22978
#define JBRSTRT_CHID_26r 22979
#define JBRSTRT_CHID_27r 22980
#define JBRSTRT_CHID_28r 22981
#define JBRSTRT_CHID_29r 22982
#define JBRSTRT_CHID_30r 22983
#define JBRSTRT_CHID_31r 22984
#define JBRSTRT_CHID_32r 22985
#define JBRSTRT_CHID_33r 22986
#define JBRSTRT_CHID_34r 22987
#define JBRSTRT_CHID_35r 22988
#define JBRSTRT_CHID_36r 22989
#define JBRSTRT_CHID_37r 22990
#define JBRSTRT_CHID_38r 22991
#define JBRSTRT_CHID_39r 22992
#define JBRSTRT_CHID_40r 22993
#define JBRSTRT_CHID_41r 22994
#define JBRSTRT_CHID_42r 22995
#define JBRSTRT_CHID_43r 22996
#define JBRSTRT_CHID_44r 22997
#define JBRSTRT_CHID_45r 22998
#define JBRSTRT_CHID_46r 22999
#define JBRSTRT_CHID_47r 23000
#define JBRSTRT_CHID_48r 23001
#define JBRSTRT_CHID_49r 23002
#define JBRSTRT_CHID_50r 23003
#define JBRSTRT_CHID_51r 23004
#define JBRSTRT_CHID_52r 23005
#define JBRSTRT_CHID_53r 23006
#define JBRSTRT_CHID_54r 23007
#define JBRSTRT_CHID_55r 23008
#define JBRSTRT_CHID_56r 23009
#define JBRSTRT_CHID_57r 23010
#define JBRSTRT_CHID_58r 23011
#define JBRSTRT_CHID_59r 23012
#define JBRSTRT_CHID_60r 23013
#define JBRSTRT_CHID_61r 23014
#define JBRSTRT_CHID_62r 23015
#define JBRSTRT_CHID_63r 23016
#define JBSLPCFGr 23017
#define JBSLPCMDr 23018
#define JBUNDRPC_CHID_0r 23019
#define JBUNDRPC_CHID_1r 23020
#define JBUNDRPC_CHID_2r 23021
#define JBUNDRPC_CHID_3r 23022
#define JBUNDRPC_CHID_4r 23023
#define JBUNDRPC_CHID_5r 23024
#define JBUNDRPC_CHID_6r 23025
#define JBUNDRPC_CHID_7r 23026
#define JBUNDRPC_CHID_8r 23027
#define JBUNDRPC_CHID_9r 23028
#define JBUNDRPC_CHID_10r 23029
#define JBUNDRPC_CHID_11r 23030
#define JBUNDRPC_CHID_12r 23031
#define JBUNDRPC_CHID_13r 23032
#define JBUNDRPC_CHID_14r 23033
#define JBUNDRPC_CHID_15r 23034
#define JBUNDRPC_CHID_16r 23035
#define JBUNDRPC_CHID_17r 23036
#define JBUNDRPC_CHID_18r 23037
#define JBUNDRPC_CHID_19r 23038
#define JBUNDRPC_CHID_20r 23039
#define JBUNDRPC_CHID_21r 23040
#define JBUNDRPC_CHID_22r 23041
#define JBUNDRPC_CHID_23r 23042
#define JBUNDRPC_CHID_24r 23043
#define JBUNDRPC_CHID_25r 23044
#define JBUNDRPC_CHID_26r 23045
#define JBUNDRPC_CHID_27r 23046
#define JBUNDRPC_CHID_28r 23047
#define JBUNDRPC_CHID_29r 23048
#define JBUNDRPC_CHID_30r 23049
#define JBUNDRPC_CHID_31r 23050
#define JBUNDRPC_CHID_32r 23051
#define JBUNDRPC_CHID_33r 23052
#define JBUNDRPC_CHID_34r 23053
#define JBUNDRPC_CHID_35r 23054
#define JBUNDRPC_CHID_36r 23055
#define JBUNDRPC_CHID_37r 23056
#define JBUNDRPC_CHID_38r 23057
#define JBUNDRPC_CHID_39r 23058
#define JBUNDRPC_CHID_40r 23059
#define JBUNDRPC_CHID_41r 23060
#define JBUNDRPC_CHID_42r 23061
#define JBUNDRPC_CHID_43r 23062
#define JBUNDRPC_CHID_44r 23063
#define JBUNDRPC_CHID_45r 23064
#define JBUNDRPC_CHID_46r 23065
#define JBUNDRPC_CHID_47r 23066
#define JBUNDRPC_CHID_48r 23067
#define JBUNDRPC_CHID_49r 23068
#define JBUNDRPC_CHID_50r 23069
#define JBUNDRPC_CHID_51r 23070
#define JBUNDRPC_CHID_52r 23071
#define JBUNDRPC_CHID_53r 23072
#define JBUNDRPC_CHID_54r 23073
#define JBUNDRPC_CHID_55r 23074
#define JBUNDRPC_CHID_56r 23075
#define JBUNDRPC_CHID_57r 23076
#define JBUNDRPC_CHID_58r 23077
#define JBUNDRPC_CHID_59r 23078
#define JBUNDRPC_CHID_60r 23079
#define JBUNDRPC_CHID_61r 23080
#define JBUNDRPC_CHID_62r 23081
#define JBUNDRPC_CHID_63r 23082
#define JTAG_M0_IDM_IDM_INTERRUPT_STATUSr 23083
#define JTAG_M0_IDM_IDM_RESET_CONTROLr 23084
#define JTAG_M0_IDM_IDM_RESET_STATUSr 23085
#define KNOWN_MCAST_BLOCK_MASKr 23086
#define KNOWN_MCAST_BLOCK_MASK_64r 23087
#define KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 23088
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 23089
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 23090
#define L0_COSWEIGHTSr 23091
#define L0_WERRCOUNTr 23092
#define L2GRE_CONTROLr 23093
#define L2GRE_DEFAULT_NETWORK_SVPr 23094
#define L2GRE_DEFAULT_SVPr 23095
#define L2MC_DBGCTRLr 23096
#define L2MC_PARITY_CONTROLr 23097
#define L2MC_PARITY_STATUSr 23098
#define L2MC_PARITY_STATUS_INTRr 23099
#define L2MC_PARITY_STATUS_NACKr 23100
#define L2_AGE_DEBUGr 23101
#define L2_AGE_DEBUG_2r 23102
#define L2_AGE_TIMERr 23103
#define L2_AUX_HASH_CONTROLr 23104
#define L2_BULK_CONTROLr 23105
#define L2_BULK_KEY_TYPE_PORT_Ar 23106
#define L2_BULK_KEY_TYPE_PORT_Br 23107
#define L2_BULK_MATCH_PORT_Ar 23108
#define L2_BULK_MATCH_PORT_Br 23109
#define L2_ENDPOINT_ID_DBGCTRL_0r 23110
#define L2_ENDPOINT_ID_DBGCTRL_1r 23111
#define L2_ENDPOINT_ID_HASH_CONTROLr 23112
#define L2_ENTRY_ADDR_MASKr 23113
#define L2_ENTRY_CONTROLr 23114
#define L2_ENTRY_CONTROL_0r 23115
#define L2_ENTRY_CONTROL_1r 23116
#define L2_ENTRY_CONTROL_2r 23117
#define L2_ENTRY_CONTROL_3r 23118
#define L2_ENTRY_CONTROL_4r 23119
#define L2_ENTRY_CONTROL_5r 23120
#define L2_ENTRY_CONTROL_6r 23121
#define L2_ENTRY_DA_DBGCTRL_0r 23122
#define L2_ENTRY_DA_DBGCTRL_1r 23123
#define L2_ENTRY_DA_DBGCTRL_2r 23124
#define L2_ENTRY_DA_DBGCTRL_3r 23125
#define L2_ENTRY_DA_DBGCTRL_4r 23126
#define L2_ENTRY_DA_DBGCTRL_5r 23127
#define L2_ENTRY_DA_DBGCTRL_6r 23128
#define L2_ENTRY_DA_DBGCTRL_7r 23129
#define L2_ENTRY_DA_DBGCTRL_8r 23130
#define L2_ENTRY_DBGCTRL0r 23131
#define L2_ENTRY_DBGCTRL1r 23132
#define L2_ENTRY_DBGCTRL_0r 23133
#define L2_ENTRY_DBGCTRL_1r 23134
#define L2_ENTRY_DBGCTRL_2r 23135
#define L2_ENTRY_DBGCTRL_3r 23136
#define L2_ENTRY_LP_CONTROLr 23137
#define L2_ENTRY_PARITY_CONTROLr 23138
#define L2_ENTRY_PARITY_STATUSr 23139
#define L2_ENTRY_PARITY_STATUS_0r 23140
#define L2_ENTRY_PARITY_STATUS_1r 23141
#define L2_ENTRY_PARITY_STATUS_INTR_0r 23142
#define L2_ENTRY_PARITY_STATUS_INTR_1r 23143
#define L2_ENTRY_PARITY_STATUS_NACK_0r 23144
#define L2_ENTRY_PARITY_STATUS_NACK_1r 23145
#define L2_ENTRY_SA_DBGCTRL_0r 23146
#define L2_ENTRY_SA_DBGCTRL_1r 23147
#define L2_ENTRY_SA_DBGCTRL_2r 23148
#define L2_ENTRY_SA_DBGCTRL_3r 23149
#define L2_ENTRY_SA_DBGCTRL_4r 23150
#define L2_ENTRY_SA_DBGCTRL_5r 23151
#define L2_ENTRY_SA_DBGCTRL_6r 23152
#define L2_ENTRY_SA_DBGCTRL_7r 23153
#define L2_ENTRY_SA_DBGCTRL_8r 23154
#define L2_HITDA_DBGCTRLr 23155
#define L2_HITSA_DBGCTRLr 23156
#define L2_HIT_CONTROLr 23157
#define L2_HIT_DBGCTRLr 23158
#define L2_HIT_DBGCTRL_0r 23159
#define L2_HIT_DBGCTRL_1r 23160
#define L2_HIT_DBGCTRL_2r 23161
#define L2_HIT_DBGCTRL_3r 23162
#define L2_HIT_DBGCTRL_4r 23163
#define L2_LEARN_CONTROLr 23164
#define L2_LP_CONTROL_0r 23165
#define L2_LP_CONTROL_1r 23166
#define L2_LP_CONTROL_2r 23167
#define L2_MOD_FIFO_CLAIM_AVAILr 23168
#define L2_MOD_FIFO_CNTr 23169
#define L2_MOD_FIFO_DBGCTRLr 23170
#define L2_MOD_FIFO_ENABLEr 23171
#define L2_MOD_FIFO_MEMORY_CONTROL_0r 23172
#define L2_MOD_FIFO_PARITY_CONTROLr 23173
#define L2_MOD_FIFO_PARITY_STATUS_INTRr 23174
#define L2_MOD_FIFO_PARITY_STATUS_NACKr 23175
#define L2_MOD_FIFO_RD_PTRr 23176
#define L2_MOD_FIFO_WR_PTRr 23177
#define L2_TABLE_HASH_CONTROLr 23178
#define L2_USER_ENTRY_CAM_BIST_CONFIGr 23179
#define L2_USER_ENTRY_CAM_BIST_CONTROLr 23180
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr 23181
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr 23182
#define L2_USER_ENTRY_CAM_BIST_S10_STATUSr 23183
#define L2_USER_ENTRY_CAM_BIST_S2_STATUSr 23184
#define L2_USER_ENTRY_CAM_BIST_S3_STATUSr 23185
#define L2_USER_ENTRY_CAM_BIST_S5_STATUSr 23186
#define L2_USER_ENTRY_CAM_BIST_S6_STATUSr 23187
#define L2_USER_ENTRY_CAM_BIST_S8_STATUSr 23188
#define L2_USER_ENTRY_CAM_BIST_STATUSr 23189
#define L2_USER_ENTRY_CAM_CONTROLr 23190
#define L2_USER_ENTRY_CAM_DBGCTRLr 23191
#define L2_USER_ENTRY_DATA_DBGCTRLr 23192
#define L2_USER_ENTRY_DATA_PARITY_CONTROLr 23193
#define L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr 23194
#define L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr 23195
#define L2_USER_ENTRY_DBGCTRLr 23196
#define L3MC_DBGCTRLr 23197
#define L3MC_PARITY_CONTROLr 23198
#define L3MC_PARITY_STATUSr 23199
#define L3_AUX_HASH_CONTROLr 23200
#define L3_DEFIP_128_CAM_BIST_CONFIGr 23201
#define L3_DEFIP_128_CAM_BIST_CONTROLr 23202
#define L3_DEFIP_128_CAM_BIST_DBG_DATAr 23203
#define L3_DEFIP_128_CAM_BIST_STATUSr 23204
#define L3_DEFIP_128_CAM_DBGCTRLr 23205
#define L3_DEFIP_128_CAM_DBGCTRL0r 23206
#define L3_DEFIP_128_CAM_ENABLEr 23207
#define L3_DEFIP_128_DATA_DBGCTRLr 23208
#define L3_DEFIP_128_DATA_PARITY_CONTROLr 23209
#define L3_DEFIP_128_DATA_PARITY_STATUS_INTRr 23210
#define L3_DEFIP_128_DATA_PARITY_STATUS_NACKr 23211
#define L3_DEFIP_ALPM_CFGr 23212
#define L3_DEFIP_AUX_CTRLr 23213
#define L3_DEFIP_AUX_CTRL_1r 23214
#define L3_DEFIP_AUX_RAM_CTRL_0r 23215
#define L3_DEFIP_AUX_RAM_CTRL_1r 23216
#define L3_DEFIP_CAM_BIST_CONFIGr 23217
#define L3_DEFIP_CAM_BIST_CONTROLr 23218
#define L3_DEFIP_CAM_BIST_DBGCTRLr 23219
#define L3_DEFIP_CAM_BIST_DBGCTRL_0r 23220
#define L3_DEFIP_CAM_BIST_DBGCTRL_1r 23221
#define L3_DEFIP_CAM_BIST_DBG_DATAr 23222
#define L3_DEFIP_CAM_BIST_S10_STATUSr 23223
#define L3_DEFIP_CAM_BIST_S12_STATUSr 23224
#define L3_DEFIP_CAM_BIST_S2_STATUSr 23225
#define L3_DEFIP_CAM_BIST_S3_STATUSr 23226
#define L3_DEFIP_CAM_BIST_S5_STATUSr 23227
#define L3_DEFIP_CAM_BIST_S6_STATUSr 23228
#define L3_DEFIP_CAM_BIST_S8_STATUSr 23229
#define L3_DEFIP_CAM_BIST_STATUSr 23230
#define L3_DEFIP_CAM_CONTROL0r 23231
#define L3_DEFIP_CAM_CONTROL1r 23232
#define L3_DEFIP_CAM_DBGCTRL0r 23233
#define L3_DEFIP_CAM_DBGCTRL01r 23234
#define L3_DEFIP_CAM_DBGCTRL1r 23235
#define L3_DEFIP_CAM_DBGCTRL02r 23236
#define L3_DEFIP_CAM_DBGCTRL2r 23237
#define L3_DEFIP_CAM_DBGCTRL03r 23238
#define L3_DEFIP_CAM_DBGCTRL3r 23239
#define L3_DEFIP_CAM_DBGCTRL4r 23240
#define L3_DEFIP_CAM_DBGCTRL5r 23241
#define L3_DEFIP_CAM_DBGCTRL6r 23242
#define L3_DEFIP_CAM_DBGCTRL7r 23243
#define L3_DEFIP_CAM_DBGCTRL11r 23244
#define L3_DEFIP_CAM_DBGCTRL12r 23245
#define L3_DEFIP_CAM_DBGCTRL13r 23246
#define L3_DEFIP_CAM_DBGCTRL21r 23247
#define L3_DEFIP_CAM_DBGCTRL22r 23248
#define L3_DEFIP_CAM_DBGCTRL23r 23249
#define L3_DEFIP_CAM_DBGCTRL31r 23250
#define L3_DEFIP_CAM_DBGCTRL32r 23251
#define L3_DEFIP_CAM_DBGCTRL33r 23252
#define L3_DEFIP_CAM_DBGCTRL41r 23253
#define L3_DEFIP_CAM_DBGCTRL42r 23254
#define L3_DEFIP_CAM_DBGCTRL43r 23255
#define L3_DEFIP_CAM_DBGCTRL51r 23256
#define L3_DEFIP_CAM_DBGCTRL52r 23257
#define L3_DEFIP_CAM_DBGCTRL53r 23258
#define L3_DEFIP_CAM_DEBUG_DATA_0r 23259
#define L3_DEFIP_CAM_DEBUG_DATA_1r 23260
#define L3_DEFIP_CAM_DEBUG_DATA_2r 23261
#define L3_DEFIP_CAM_DEBUG_SENDr 23262
#define L3_DEFIP_CAM_ENABLEr 23263
#define L3_DEFIP_DATA_DBGCTRLr 23264
#define L3_DEFIP_DATA_DBGCTRL_0r 23265
#define L3_DEFIP_DATA_DBGCTRL_1r 23266
#define L3_DEFIP_DATA_DBGCTRL_2r 23267
#define L3_DEFIP_DATA_DBGCTRL_3r 23268
#define L3_DEFIP_DATA_DBGCTRL_4r 23269
#define L3_DEFIP_DATA_DBGCTRL_5r 23270
#define L3_DEFIP_DATA_PARITY_CONTROLr 23271
#define L3_DEFIP_DATA_PARITY_STATUS_INTRr 23272
#define L3_DEFIP_DATA_PARITY_STATUS_NACKr 23273
#define L3_DEFIP_DATA_PDA_CONTROL_0r 23274
#define L3_DEFIP_DATA_PDA_CONTROL_1r 23275
#define L3_DEFIP_DATA_PDA_CONTROL_2r 23276
#define L3_DEFIP_DATA_PDA_CONTROL_3r 23277
#define L3_DEFIP_KEY_SELr 23278
#define L3_DEFIP_KEY_SEL_0r 23279
#define L3_DEFIP_KEY_SEL_1r 23280
#define L3_DEFIP_PARITY_CONTROLr 23281
#define L3_DEFIP_PARITY_STATUSr 23282
#define L3_DEFIP_RPF_CONTROLr 23283
#define L3_ECMP_DBGCTRLr 23284
#define L3_ECMP_GROUP_PARITY_CONTROLr 23285
#define L3_ECMP_GROUP_PARITY_STATUS_INTRr 23286
#define L3_ECMP_GROUP_PARITY_STATUS_NACKr 23287
#define L3_ECMP_PARITY_CONTROLr 23288
#define L3_ECMP_PARITY_STATUS_INTRr 23289
#define L3_ECMP_PARITY_STATUS_NACKr 23290
#define L3_ENTRY_ADDR_MASKr 23291
#define L3_ENTRY_CONTROLr 23292
#define L3_ENTRY_CONTROL_0r 23293
#define L3_ENTRY_CONTROL_1r 23294
#define L3_ENTRY_CONTROL_2r 23295
#define L3_ENTRY_CONTROL_3r 23296
#define L3_ENTRY_CONTROL_4r 23297
#define L3_ENTRY_CONTROL_5r 23298
#define L3_ENTRY_CONTROL_6r 23299
#define L3_ENTRY_CONTROL_7r 23300
#define L3_ENTRY_CONTROL_8r 23301
#define L3_ENTRY_CONTROL_9r 23302
#define L3_ENTRY_CONTROL_10r 23303
#define L3_ENTRY_DBGCTRL0r 23304
#define L3_ENTRY_DBGCTRL1r 23305
#define L3_ENTRY_DBGCTRL2r 23306
#define L3_ENTRY_DBGCTRL3r 23307
#define L3_ENTRY_DBGCTRL4r 23308
#define L3_ENTRY_DBGCTRL5r 23309
#define L3_ENTRY_DBGCTRL6r 23310
#define L3_ENTRY_LP_CONTROLr 23311
#define L3_ENTRY_PARITY_CONTROLr 23312
#define L3_ENTRY_PARITY_STATUSr 23313
#define L3_ENTRY_PARITY_STATUS_0r 23314
#define L3_ENTRY_PARITY_STATUS_1r 23315
#define L3_ENTRY_PARITY_STATUS_INTR_0r 23316
#define L3_ENTRY_PARITY_STATUS_INTR_1r 23317
#define L3_ENTRY_PARITY_STATUS_NACK_0r 23318
#define L3_ENTRY_PARITY_STATUS_NACK_1r 23319
#define L3_HIT_DEBUGr 23320
#define L3_IIF_PARITY_CONTROLr 23321
#define L3_IIF_PARITY_STATUSr 23322
#define L3_IIF_PARITY_STATUS_INTRr 23323
#define L3_IIF_PARITY_STATUS_NACKr 23324
#define L3_IIF_PDA_CONTROLr 23325
#define L3_IPMC_1_PARITY_CONTROLr 23326
#define L3_IPMC_1_PARITY_STATUS_INTRr 23327
#define L3_IPMC_1_PARITY_STATUS_NACKr 23328
#define L3_IPMC_2_PARITY_CONTROLr 23329
#define L3_IPMC_2_PARITY_STATUS_INTRr 23330
#define L3_IPMC_2_PARITY_STATUS_NACKr 23331
#define L3_IPMC_PARITY_CONTROLr 23332
#define L3_IPMC_PARITY_STATUSr 23333
#define L3_IPMC_PARITY_STATUS_INTRr 23334
#define L3_IPMC_PARITY_STATUS_NACKr 23335
#define L3_IPMC_REMAP_PARITY_CONTROLr 23336
#define L3_IPMC_REMAP_PARITY_STATUS_INTRr 23337
#define L3_IPMC_REMAP_PARITY_STATUS_NACKr 23338
#define L3_LP_CONTROL_0r 23339
#define L3_LP_CONTROL_1r 23340
#define L3_LP_CONTROL_2r 23341
#define L3_LP_CONTROL_3r 23342
#define L3_LP_CONTROL_4r 23343
#define L3_MTU_VALUES_PARITY_CONTROLr 23344
#define L3_MTU_VALUES_PARITY_STATUSr 23345
#define L3_MTU_VALUES_PARITY_STATUS_INTRr 23346
#define L3_MTU_VALUES_PARITY_STATUS_NACKr 23347
#define L3_TABLE_HASH_CONTROLr 23348
#define L3_TUNNEL_CAM_BIST_CONFIGr 23349
#define L3_TUNNEL_CAM_BIST_DBG_DATAr 23350
#define L3_TUNNEL_CAM_BIST_S10_STATUSr 23351
#define L3_TUNNEL_CAM_BIST_S2_STATUSr 23352
#define L3_TUNNEL_CAM_BIST_S3_STATUSr 23353
#define L3_TUNNEL_CAM_BIST_S5_STATUSr 23354
#define L3_TUNNEL_CAM_BIST_S6_STATUSr 23355
#define L3_TUNNEL_CAM_BIST_S8_STATUSr 23356
#define L3_TUNNEL_CAM_BIST_STATUSr 23357
#define L3_TUNNEL_CAM_CONTROLr 23358
#define L3_TUNNEL_CAM_DBGCTRLr 23359
#define L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr 23360
#define L3_TUNNEL_DATA_ONLY_PARITY_STATUSr 23361
#define L3_TUNNEL_PARITY_CONTROLr 23362
#define L3_TUNNEL_PARITY_STATUS_INTRr 23363
#define L3_TUNNEL_PARITY_STATUS_NACKr 23364
#define L4PORTRANGES_2TCTABLEr 23365
#define L4PROTOCOLCODEREG0r 23366
#define L4PROTOCOLCODEREG1r 23367
#define L4PROTOCOLCODEREG2r 23368
#define L4PROTOCOLCODEREG3r 23369
#define LAGLBKEYCFGr 23370
#define LAG_FAILOVER_CONFIGr 23371
#define LAG_FAILOVER_RATE_LIMITERr 23372
#define LAG_FAILOVER_STATUSr 23373
#define LAG_LB_KEYSELECTr 23374
#define LANE_BAD_FRAMING_LAYER_ERRr 23375
#define LANE_FRAMING_ERRr 23376
#define LANE_META_FRAME_LENGTH_ERRr 23377
#define LANE_META_FRAME_REPEAT_ERRr 23378
#define LANE_META_FRAME_SYNC_WORD_ERRr 23379
#define LANE_SCRAMBLER_STATE_ERRr 23380
#define LANE_SYNCHRONIZATION_ACHIEVEDr 23381
#define LANE_SYNCHRONIZATION_ERRr 23382
#define LASTERRORSEQUENCERXr 23383
#define LASTGENERATEDVALUESr 23384
#define LASTRECEIVEDHEADERREG_0r 23385
#define LASTRECEIVEDHEADERREG_1r 23386
#define LASTRECEIVEDHEADERREG_2r 23387
#define LASTRECEIVEDHEADERREG_3r 23388
#define LASTRECEIVEDHEADERREG_4r 23389
#define LASTRECEIVEDHEADERREG_5r 23390
#define LASTRECEIVEDHEADERREG_6r 23391
#define LASTRECEIVEDHEADERREG_7r 23392
#define LASTRECEIVEDHEADERREG_8r 23393
#define LASTRECEIVEDHEADERREG_9r 23394
#define LASTRECEIVEDHEADERREG_10r 23395
#define LASTRECEIVEDHEADERREG_11r 23396
#define LASTRECEIVEDHEADERREG_12r 23397
#define LASTRECEIVEDHEADERREG_13r 23398
#define LASTRECEIVEDHEADERREG_14r 23399
#define LASTRECEIVEDHEADERREG_15r 23400
#define LASTRECEIVEDPORTr 23401
#define LAST_FLOW_RESTART_EVENTr 23402
#define LEAKYBUCKET0r 23403
#define LEAKYBUCKET1r 23404
#define LEAKYBUCKET2r 23405
#define LEAKYBUCKET3r 23406
#define LEAKYBUCKET4r 23407
#define LEAKYBUCKET5r 23408
#define LEAKYBUCKET6r 23409
#define LEAKYBUCKET7r 23410
#define LEAKYBUCKET8r 23411
#define LEAKYBUCKET9r 23412
#define LEAKYBUCKET10r 23413
#define LEAKYBUCKET11r 23414
#define LEAKYBUCKETCONTROLREGISTERr 23415
#define LEARNINGCFGr 23416
#define LEARNINGDIS_0r 23417
#define LEARNINGDIS_1r 23418
#define LEARNSCOUNTERr 23419
#define LEARN_CONTROLr 23420
#define LEARN_FIFO_ECC_CONTROLr 23421
#define LINKLAYERLOOKUPCFGr 23422
#define LINKLEVELFLOWCONTROLr 23423
#define LINKLEVELFLOWCONTROLANDCOMMACONFIGURATIONREGISTERr 23424
#define LINKLEVELFLOWCONTROLENABLEREGISTERr 23425
#define LINKSTATUSREGISTERr 23426
#define LINK_ACTIVE_MASKr 23427
#define LINK_LIST_DEBUG_TMr 23428
#define LINK_PARTNER_INTERFACE_STATUSr 23429
#define LINK_PARTNER_LANES_STATUSr 23430
#define LINK_STATUSr 23431
#define LINK_STATUS_64r 23432
#define LINK_STATUS_DEBOUNCE_TIMEOUTr 23433
#define LINK_STATUS_DEBOUNCE_TIMEOUT_0r 23434
#define LINK_STATUS_DEBOUNCE_TIMEOUT_1r 23435
#define LINK_STATUS_DEBOUNCE_TIMEOUT_2r 23436
#define LINK_STATUS_DEBOUNCE_TIMEOUT_3r 23437
#define LINK_STATUS_DEBOUNCE_TIMEOUT_4r 23438
#define LINK_STATUS_DEBOUNCE_TIMEOUT_5r 23439
#define LINK_STATUS_DEBOUNCE_TIMEOUT_6r 23440
#define LINK_STATUS_DEBOUNCE_TIMEOUT_7r 23441
#define LINK_STATUS_DEBOUNCE_TIMEOUT_8r 23442
#define LINK_STATUS_DEBOUNCE_TIMEOUT_9r 23443
#define LINK_STATUS_DEBOUNCE_TIMEOUT_10r 23444
#define LINK_STATUS_DEBOUNCE_TIMEOUT_11r 23445
#define LINK_STATUS_DEBOUNCE_TIMEOUT_12r 23446
#define LINK_STATUS_DEBOUNCE_TIMEOUT_13r 23447
#define LINK_STATUS_DEBOUNCE_TIMEOUT_14r 23448
#define LINK_STATUS_DEBOUNCE_TIMEOUT_15r 23449
#define LINK_STATUS_DEBOUNCE_TIMEOUT_16r 23450
#define LINK_STATUS_DEBOUNCE_TIMEOUT_17r 23451
#define LINK_STATUS_DEBOUNCE_TIMEOUT_18r 23452
#define LINK_STATUS_DEBOUNCE_TIMEOUT_19r 23453
#define LINK_STATUS_DEBOUNCE_TIMEOUT_20r 23454
#define LINK_STATUS_DEBOUNCE_TIMEOUT_21r 23455
#define LINK_STATUS_DEBOUNCE_TIMEOUT_22r 23456
#define LINK_STATUS_DEBOUNCE_TIMEOUT_23r 23457
#define LINK_STATUS_GLITCH_DETECTr 23458
#define LINK_STATUS_GLITCH_DETECT_0r 23459
#define LINK_STATUS_GLITCH_DETECT_1r 23460
#define LINK_STATUS_TIMERr 23461
#define LLFC_PAUSEQUANTAr 23462
#define LLMIRRORVID01r 23463
#define LLMIRRORVID23r 23464
#define LLMIRRORVID45r 23465
#define LLS_ACTIVATION_EVENT_SEENr 23466
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37r 23467
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43r 23468
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49r 23469
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55r 23470
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8r 23471
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16r 23472
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24r 23473
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32r 23474
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40r 23475
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48r 23476
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56r 23477
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0r 23478
#define LLS_AXP_PORT_56_CFG_WEIGHTr 23479
#define LLS_AXP_PORT_57_CFG_WEIGHTr 23480
#define LLS_AXP_PORT_58_CFG_WEIGHTr 23481
#define LLS_AXP_PORT_61_CFG_WEIGHTr 23482
#define LLS_AXP_PORT_62_CFG_WEIGHTr 23483
#define LLS_CAPT_ENQUEUE_VIOL_IDr 23484
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr 23485
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr 23486
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr 23487
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr 23488
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr 23489
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr 23490
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr 23491
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr 23492
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr 23493
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr 23494
#define LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr 23495
#define LLS_CAPT_MAX_SHAPER_BUCKET_S0_UNDERFLOW_IDr 23496
#define LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr 23497
#define LLS_CAPT_MAX_SHAPER_BUCKET_S1_UNDERFLOW_IDr 23498
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr 23499
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr 23500
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr 23501
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr 23502
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr 23503
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr 23504
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr 23505
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr 23506
#define LLS_CAPT_PORT_1_IN_4_VIOL_IDr 23507
#define LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr 23508
#define LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr 23509
#define LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr 23510
#define LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr 23511
#define LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr 23512
#define LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr 23513
#define LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr 23514
#define LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr 23515
#define LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr 23516
#define LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr 23517
#define LLS_CAPT_UPD2_S0_ERROR_OVERFLOW_IDr 23518
#define LLS_CAPT_UPD2_S0_ERROR_UNDERRUN_IDr 23519
#define LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr 23520
#define LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr 23521
#define LLS_CFG_ERR_BYTE_ADJUSTr 23522
#define LLS_CLEAR_S1_CREDITSr 23523
#define LLS_CONFIG0r 23524
#define LLS_CONFIG_SPAREr 23525
#define LLS_CONFIG_SP_MIN_PRIORITYr 23526
#define LLS_DEBUG_DEQ_BLOCKr 23527
#define LLS_DEBUG_ENQ_BLOCK_ON_L0r 23528
#define LLS_DEBUG_ENQ_BLOCK_ON_L1r 23529
#define LLS_DEBUG_ENQ_BLOCK_ON_L2r 23530
#define LLS_DEBUG_ENQ_BLOCK_ON_PORTr 23531
#define LLS_DEBUG_INJECT_ACTIVATIONr 23532
#define LLS_DEBUG_INJECT_S0_MAX_ACTIVATIONr 23533
#define LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr 23534
#define LLS_DEBUG_P_WERR_MAX_SC_RESETr 23535
#define LLS_DEQUEUE_EVENT_SEENr 23536
#define LLS_DYNAMIC_UPDATE_INTr 23537
#define LLS_DYNAMIC_UPDATE_INT_MASKr 23538
#define LLS_ERRORr 23539
#define LLS_ERROR2r 23540
#define LLS_ERROR2_MASKr 23541
#define LLS_ERROR_ECC_DEBUGr 23542
#define LLS_ERROR_MASKr 23543
#define LLS_ERROR_UPD2r 23544
#define LLS_ERROR_UPD2_MASKr 23545
#define LLS_ERROR_VIOLATE_1IN4_TDMr 23546
#define LLS_FC_CONFIGr 23547
#define LLS_FIXED_DEQ_LENr 23548
#define LLS_INITr 23549
#define LLS_L0_CHILD_STATE1_ECC_STATUSr 23550
#define LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr 23551
#define LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUSr 23552
#define LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUSr 23553
#define LLS_L0_CONFIG_ECC_STATUSr 23554
#define LLS_L0_ECC_1B_COUNTERr 23555
#define LLS_L0_ECC_2B_COUNTERr 23556
#define LLS_L0_ECC_DEBUGr 23557
#define LLS_L0_ECC_DEBUG1r 23558
#define LLS_L0_ECC_ERROR1r 23559
#define LLS_L0_ECC_ERROR1_MASKr 23560
#define LLS_L0_EF_NEXT_ECC_STATUSr 23561
#define LLS_L0_EMPTY_SEEN_STATUSr 23562
#define LLS_L0_ERROR_ECC_STATUSr 23563
#define LLS_L0_ERROR_MIN_ECC_STATUSr 23564
#define LLS_L0_HEADS_TAILS_ECC_STATUSr 23565
#define LLS_L0_MIN_BUCKET_C_ECC_STATUSr 23566
#define LLS_L0_MIN_CONFIG_C_ECC_STATUSr 23567
#define LLS_L0_MIN_NEXT_ECC_STATUSr 23568
#define LLS_L0_PARENT_ECC_STATUSr 23569
#define LLS_L0_PARENT_STATE_ECC_STATUSr 23570
#define LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr 23571
#define LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr 23572
#define LLS_L0_WERR_MAX_SC_ECC_STATUSr 23573
#define LLS_L0_WERR_NEXT_ECC_STATUSr 23574
#define LLS_L1_CHILD_STATE1_ECC_STATUSr 23575
#define LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr 23576
#define LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUSr 23577
#define LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUSr 23578
#define LLS_L1_CONFIG_ECC_STATUSr 23579
#define LLS_L1_ECC_1B_COUNTERr 23580
#define LLS_L1_ECC_2B_COUNTERr 23581
#define LLS_L1_ECC_DEBUG1r 23582
#define LLS_L1_ECC_ERROR1r 23583
#define LLS_L1_ECC_ERROR1_MASKr 23584
#define LLS_L1_EF_NEXT_ECC_STATUSr 23585
#define LLS_L1_EMPTY_SEEN_STATUSr 23586
#define LLS_L1_ERROR_ECC_STATUSr 23587
#define LLS_L1_ERROR_MIN_ECC_STATUSr 23588
#define LLS_L1_HEADS_TAILS_ECC_STATUSr 23589
#define LLS_L1_MIN_BUCKET_C_ECC_STATUSr 23590
#define LLS_L1_MIN_CONFIG_C_ECC_STATUSr 23591
#define LLS_L1_MIN_NEXT_ECC_STATUSr 23592
#define LLS_L1_PARENT_ECC_STATUSr 23593
#define LLS_L1_PARENT_STATE_ECC_STATUSr 23594
#define LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr 23595
#define LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr 23596
#define LLS_L1_WERR_MAX_SC_ECC_STATUSr 23597
#define LLS_L1_WERR_NEXT_ECC_STATUSr 23598
#define LLS_L2_ACT_MIN_ECC_STATUSr 23599
#define LLS_L2_ACT_SHAPER_ECC_STATUSr 23600
#define LLS_L2_ACT_XON_ECC_STATUSr 23601
#define LLS_L2_CHILD_STATE1_ECC_STATUSr 23602
#define LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr 23603
#define LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUSr 23604
#define LLS_L2_ECC_1B_COUNTERr 23605
#define LLS_L2_ECC_2B_COUNTERr 23606
#define LLS_L2_ECC_DEBUG1r 23607
#define LLS_L2_ECC_DEBUG2r 23608
#define LLS_L2_ECC_DEBUG3r 23609
#define LLS_L2_ECC_ERROR1r 23610
#define LLS_L2_ECC_ERROR1_MASKr 23611
#define LLS_L2_EMPTY_SEEN_STATUSr 23612
#define LLS_L2_ERROR_ECC_STATUSr 23613
#define LLS_L2_ERROR_MIN_ECC_STATUSr 23614
#define LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr 23615
#define LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr 23616
#define LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr 23617
#define LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr 23618
#define LLS_L2_MIN_NEXT_ECC_STATUSr 23619
#define LLS_L2_PARENT_ECC_STATUSr 23620
#define LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr 23621
#define LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr 23622
#define LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr 23623
#define LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr 23624
#define LLS_L2_WERR_NEXT_ECC_STATUSr 23625
#define LLS_LB_L0_COSr 23626
#define LLS_LINKPHY_CONFIG_COUNT_S1r 23627
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_001_000r 23628
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_002r 23629
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_005_004r 23630
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_006r 23631
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_009_008r 23632
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_010r 23633
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_013_012r 23634
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_014r 23635
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_017_016r 23636
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_018r 23637
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_021_020r 23638
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_022r 23639
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_025_024r 23640
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_026r 23641
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_029_028r 23642
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_030r 23643
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_033_032r 23644
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_035_034r 23645
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_037_036r 23646
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_039_038r 23647
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_041_040r 23648
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_043_042r 23649
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_045_044r 23650
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_047_046r 23651
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_049_048r 23652
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_051_050r 23653
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_053_052r 23654
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_055_054r 23655
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_057_056r 23656
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_059_058r 23657
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_061_060r 23658
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_063_062r 23659
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_065_064r 23660
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_067_066r 23661
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_069_068r 23662
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_071_070r 23663
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_073_072r 23664
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_075_074r 23665
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_077_076r 23666
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_079_078r 23667
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_081_080r 23668
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_083_082r 23669
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_085_084r 23670
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_087_086r 23671
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_089_088r 23672
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_091_090r 23673
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_093_092r 23674
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_095_094r 23675
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_097_096r 23676
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_099_098r 23677
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_101_100r 23678
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_103_102r 23679
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_105_104r 23680
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_107_106r 23681
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_109_108r 23682
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_111_110r 23683
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_113_112r 23684
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_115_114r 23685
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_117_116r 23686
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_119_118r 23687
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_121_120r 23688
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_123_122r 23689
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_125_124r 23690
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_127_126r 23691
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_129_128r 23692
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_131_130r 23693
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_133_132r 23694
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_135_134r 23695
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_137_136r 23696
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_139_138r 23697
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_141_140r 23698
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_143_142r 23699
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_145_144r 23700
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_147_146r 23701
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_149_148r 23702
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_151_150r 23703
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_153_152r 23704
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_155_154r 23705
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_157_156r 23706
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_159_158r 23707
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_161_160r 23708
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_163_162r 23709
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_165_164r 23710
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_167_166r 23711
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_169_168r 23712
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_171_170r 23713
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_173_172r 23714
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_175_174r 23715
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_177_176r 23716
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_179_178r 23717
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_181_180r 23718
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_183_182r 23719
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_185_184r 23720
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_187_186r 23721
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_189_188r 23722
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_191_190r 23723
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_193_192r 23724
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_195_194r 23725
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_197_196r 23726
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_199_198r 23727
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_201_200r 23728
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_203_202r 23729
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_205_204r 23730
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_207_206r 23731
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_209_208r 23732
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_211_210r 23733
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_213_212r 23734
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_215_214r 23735
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_217_216r 23736
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_219_218r 23737
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_221_220r 23738
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_223_222r 23739
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_225_224r 23740
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_227_226r 23741
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_229_228r 23742
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_231_230r 23743
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_233_232r 23744
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_235_234r 23745
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_237_236r 23746
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_239_238r 23747
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_241_240r 23748
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_243_242r 23749
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_245_244r 23750
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_247_246r 23751
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_249_248r 23752
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_251_250r 23753
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_253_252r 23754
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_255_254r 23755
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_127_96r 23756
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_31_0r 23757
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_63_32r 23758
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_95_64r 23759
#define LLS_LINKPHY_CPU_READ_S1_CREDITr 23760
#define LLS_LINKPHY_CREDIT_READ_IDr 23761
#define LLS_MAX_REFRESH_ENABLEr 23762
#define LLS_MEM_DCM_ERRORr 23763
#define LLS_MEM_DCM_L0r 23764
#define LLS_MEM_DCM_L1r 23765
#define LLS_MEM_DCM_L2r 23766
#define LLS_MEM_DCM_L2_ACTr 23767
#define LLS_MEM_DCM_PORTr 23768
#define LLS_MEM_DEBUG_L0_0r 23769
#define LLS_MEM_DEBUG_L0_1r 23770
#define LLS_MEM_DEBUG_L0_2r 23771
#define LLS_MEM_DEBUG_L0_3r 23772
#define LLS_MEM_DEBUG_L0_4r 23773
#define LLS_MEM_DEBUG_L0_5r 23774
#define LLS_MEM_DEBUG_L0_6r 23775
#define LLS_MEM_DEBUG_L0_7r 23776
#define LLS_MEM_DEBUG_L0_8r 23777
#define LLS_MEM_DEBUG_L0_ERRORr 23778
#define LLS_MEM_DEBUG_L1_2r 23779
#define LLS_MEM_DEBUG_L1_3r 23780
#define LLS_MEM_DEBUG_L1_4r 23781
#define LLS_MEM_DEBUG_L1_5r 23782
#define LLS_MEM_DEBUG_L1_6r 23783
#define LLS_MEM_DEBUG_L1_7r 23784
#define LLS_MEM_DEBUG_L1_8r 23785
#define LLS_MEM_DEBUG_L1_1Ar 23786
#define LLS_MEM_DEBUG_L1_1Br 23787
#define LLS_MEM_DEBUG_L1_1Dr 23788
#define LLS_MEM_DEBUG_L1_ERRORr 23789
#define LLS_MEM_DEBUG_L2_1r 23790
#define LLS_MEM_DEBUG_L2_2r 23791
#define LLS_MEM_DEBUG_L2_3r 23792
#define LLS_MEM_DEBUG_L2_4r 23793
#define LLS_MEM_DEBUG_L2_5r 23794
#define LLS_MEM_DEBUG_L2_6r 23795
#define LLS_MEM_DEBUG_L2_7r 23796
#define LLS_MEM_DEBUG_L2_ACT_MINr 23797
#define LLS_MEM_DEBUG_L2_ACT_SHAPERr 23798
#define LLS_MEM_DEBUG_L2_ACT_XONr 23799
#define LLS_MEM_DEBUG_L2_ERRORr 23800
#define LLS_MEM_DEBUG_PORT1r 23801
#define LLS_MEM_DEBUG_PORT4r 23802
#define LLS_MEM_DEBUG_PORT_TDMr 23803
#define LLS_MEM_DEBUG_S0_0r 23804
#define LLS_MEM_DEBUG_S0_ERRORr 23805
#define LLS_MEM_DEBUG_S1_0r 23806
#define LLS_MEM_DEBUG_S1_ERRORr 23807
#define LLS_MEM_L0_TM_0r 23808
#define LLS_MEM_L0_TM_1r 23809
#define LLS_MEM_L0_TM_2r 23810
#define LLS_MEM_L0_TM_3r 23811
#define LLS_MEM_L0_TM_4r 23812
#define LLS_MEM_L0_TM_5r 23813
#define LLS_MEM_L0_TM_6r 23814
#define LLS_MEM_L0_TM_7r 23815
#define LLS_MEM_L0_TM_8r 23816
#define LLS_MEM_L0_TM_9r 23817
#define LLS_MEM_L1_TM_0r 23818
#define LLS_MEM_L1_TM_1r 23819
#define LLS_MEM_L1_TM_2r 23820
#define LLS_MEM_L1_TM_3r 23821
#define LLS_MEM_L1_TM_4r 23822
#define LLS_MEM_L1_TM_5r 23823
#define LLS_MEM_L1_TM_6r 23824
#define LLS_MEM_L1_TM_7r 23825
#define LLS_MEM_L1_TM_8r 23826
#define LLS_MEM_L1_TM_9r 23827
#define LLS_MEM_L2_TM_0r 23828
#define LLS_MEM_L2_TM_2r 23829
#define LLS_MEM_L2_TM_3r 23830
#define LLS_MEM_L2_TM_4r 23831
#define LLS_MEM_L2_TM_5r 23832
#define LLS_MEM_L2_TM_6r 23833
#define LLS_MEM_PORT_TM_0r 23834
#define LLS_MEM_PORT_TM_1r 23835
#define LLS_MIN_CAP_CONFIGr 23836
#define LLS_MIN_CONFIGr 23837
#define LLS_MIN_REFRESH_ENABLEr 23838
#define LLS_MISC_ECC_ERROR1r 23839
#define LLS_MISC_ECC_ERROR1_MASKr 23840
#define LLS_PKT_ACC_CONFIG1r 23841
#define LLS_PKT_ACC_CONFIG2r 23842
#define LLS_PORT_01_LINKPHY_CONFIGr 23843
#define LLS_PORT_02_LINKPHY_CONFIGr 23844
#define LLS_PORT_03_LINKPHY_CONFIGr 23845
#define LLS_PORT_04_LINKPHY_CONFIGr 23846
#define LLS_PORT_05_LINKPHY_CONFIGr 23847
#define LLS_PORT_06_LINKPHY_CONFIGr 23848
#define LLS_PORT_07_LINKPHY_CONFIGr 23849
#define LLS_PORT_08_LINKPHY_CONFIGr 23850
#define LLS_PORT_09_LINKPHY_CONFIGr 23851
#define LLS_PORT_0_CREDITr 23852
#define LLS_PORT_10_CREDITr 23853
#define LLS_PORT_10_LINKPHY_CONFIGr 23854
#define LLS_PORT_11_CREDITr 23855
#define LLS_PORT_11_LINKPHY_CONFIGr 23856
#define LLS_PORT_12_CREDITr 23857
#define LLS_PORT_12_LINKPHY_CONFIGr 23858
#define LLS_PORT_13_CREDITr 23859
#define LLS_PORT_13_LINKPHY_CONFIGr 23860
#define LLS_PORT_14_CREDITr 23861
#define LLS_PORT_14_LINKPHY_CONFIGr 23862
#define LLS_PORT_15_CREDITr 23863
#define LLS_PORT_15_LINKPHY_CONFIGr 23864
#define LLS_PORT_16_CREDITr 23865
#define LLS_PORT_16_LINKPHY_CONFIGr 23866
#define LLS_PORT_17_CREDITr 23867
#define LLS_PORT_17_LINKPHY_CONFIGr 23868
#define LLS_PORT_18_CREDITr 23869
#define LLS_PORT_18_LINKPHY_CONFIGr 23870
#define LLS_PORT_19_CREDITr 23871
#define LLS_PORT_19_LINKPHY_CONFIGr 23872
#define LLS_PORT_1_CREDITr 23873
#define LLS_PORT_20_CREDITr 23874
#define LLS_PORT_20_LINKPHY_CONFIGr 23875
#define LLS_PORT_21_CREDITr 23876
#define LLS_PORT_21_LINKPHY_CONFIGr 23877
#define LLS_PORT_22_CREDITr 23878
#define LLS_PORT_22_LINKPHY_CONFIGr 23879
#define LLS_PORT_23_CREDITr 23880
#define LLS_PORT_23_LINKPHY_CONFIGr 23881
#define LLS_PORT_24_CREDITr 23882
#define LLS_PORT_24_LINKPHY_CONFIGr 23883
#define LLS_PORT_25_CREDITr 23884
#define LLS_PORT_25_LINKPHY_CONFIGr 23885
#define LLS_PORT_26_CREDITr 23886
#define LLS_PORT_26_LINKPHY_CONFIGr 23887
#define LLS_PORT_27_CREDITr 23888
#define LLS_PORT_27_LINKPHY_CONFIGr 23889
#define LLS_PORT_28_CREDITr 23890
#define LLS_PORT_28_LINKPHY_CONFIGr 23891
#define LLS_PORT_29_CREDITr 23892
#define LLS_PORT_29_LINKPHY_CONFIGr 23893
#define LLS_PORT_2_CREDITr 23894
#define LLS_PORT_30_CREDITr 23895
#define LLS_PORT_30_LINKPHY_CONFIGr 23896
#define LLS_PORT_31_CREDITr 23897
#define LLS_PORT_31_LINKPHY_CONFIGr 23898
#define LLS_PORT_32_CREDITr 23899
#define LLS_PORT_32_LINKPHY_CONFIGr 23900
#define LLS_PORT_33_CREDITr 23901
#define LLS_PORT_33_LINKPHY_CONFIGr 23902
#define LLS_PORT_34_CREDITr 23903
#define LLS_PORT_34_LINKPHY_CONFIGr 23904
#define LLS_PORT_35_CREDITr 23905
#define LLS_PORT_35_LINKPHY_CONFIGr 23906
#define LLS_PORT_36_CREDITr 23907
#define LLS_PORT_36_LINKPHY_CONFIGr 23908
#define LLS_PORT_37_CREDITr 23909
#define LLS_PORT_37_LINKPHY_CONFIGr 23910
#define LLS_PORT_38_CREDITr 23911
#define LLS_PORT_38_LINKPHY_CONFIGr 23912
#define LLS_PORT_39_CREDITr 23913
#define LLS_PORT_39_LINKPHY_CONFIGr 23914
#define LLS_PORT_3_CREDITr 23915
#define LLS_PORT_40_CREDITr 23916
#define LLS_PORT_40_LINKPHY_CONFIGr 23917
#define LLS_PORT_41_CREDITr 23918
#define LLS_PORT_42_CREDITr 23919
#define LLS_PORT_43_CREDITr 23920
#define LLS_PORT_44_CREDITr 23921
#define LLS_PORT_45_CREDITr 23922
#define LLS_PORT_46_CREDITr 23923
#define LLS_PORT_47_CREDITr 23924
#define LLS_PORT_48_CREDITr 23925
#define LLS_PORT_49_CREDITr 23926
#define LLS_PORT_4_CREDITr 23927
#define LLS_PORT_50_CREDITr 23928
#define LLS_PORT_51_CREDITr 23929
#define LLS_PORT_52_CREDITr 23930
#define LLS_PORT_53_CREDITr 23931
#define LLS_PORT_54_CREDITr 23932
#define LLS_PORT_55_CREDITr 23933
#define LLS_PORT_56_CREDITr 23934
#define LLS_PORT_57_CREDITr 23935
#define LLS_PORT_58_CREDITr 23936
#define LLS_PORT_59_CREDITr 23937
#define LLS_PORT_5_CREDITr 23938
#define LLS_PORT_60_CREDITr 23939
#define LLS_PORT_61_CREDITr 23940
#define LLS_PORT_62_CREDITr 23941
#define LLS_PORT_6_CREDITr 23942
#define LLS_PORT_7_CREDITr 23943
#define LLS_PORT_8_CREDITr 23944
#define LLS_PORT_9_CREDITr 23945
#define LLS_PORT_COE_LINKPHY_ENABLE_LOWERr 23946
#define LLS_PORT_COE_LINKPHY_ENABLE_UPPERr 23947
#define LLS_PORT_ECC_1B_COUNTERr 23948
#define LLS_PORT_ECC_2B_COUNTERr 23949
#define LLS_PORT_ECC_DEBUGr 23950
#define LLS_PORT_ECC_ERRORr 23951
#define LLS_PORT_ECC_ERROR_MASKr 23952
#define LLS_PORT_EMPTY_SEEN_STATUSr 23953
#define LLS_PORT_L2_COUNT_CPU_ADDRr 23954
#define LLS_PORT_L2_COUNT_CPU_DATAr 23955
#define LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr 23956
#define LLS_PORT_TDM_ECC_STATUSr 23957
#define LLS_PORT_WERR_MAX_SC_ECC_STATUSr 23958
#define LLS_S0S1_ECC_1B_COUNTERr 23959
#define LLS_S0S1_ECC_2B_COUNTERr 23960
#define LLS_S0_ERROR_ECC_STATUSr 23961
#define LLS_S0_SHAPER_BUCKET_ECC_STATUSr 23962
#define LLS_S0_SHAPER_CONFIG_C_ECC_STATUSr 23963
#define LLS_S1_ERROR_ECC_STATUSr 23964
#define LLS_S1_SHAPER_BUCKET_ECC_STATUSr 23965
#define LLS_S1_SHAPER_CONFIG_C_ECC_STATUSr 23966
#define LLS_S1_TAILS_ECC_STATUSr 23967
#define LLS_SHAPER_CONFIG_CALC_REORDERr 23968
#define LLS_SHAPER_LAST_ADDR_CONFIG0r 23969
#define LLS_SHAPER_LAST_ADDR_CONFIG1r 23970
#define LLS_SHAPER_LAST_ADDR_CONFIG2r 23971
#define LLS_SHAPER_LAST_ADDR_CONFIG3r 23972
#define LLS_SHAPER_REFRESH_CONFIGr 23973
#define LLS_SHAPER_REFRESH_CONFIG1r 23974
#define LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr 23975
#define LLS_SHAPER_UNDERRUN_MONITOR_1_CFGr 23976
#define LLS_SHAPER_UNDERRUN_MONITOR_2_CFGr 23977
#define LLS_SHAPER_UNDERRUN_MONITOR_3_CFGr 23978
#define LLS_SHAPER_UNDERRUN_MONITOR_SEENr 23979
#define LLS_SOFT_RESETr 23980
#define LLS_SPARE_REGS1r 23981
#define LLS_SPARE_REGS2r 23982
#define LLS_SP_WERR_DYN_CHANGE_0r 23983
#define LLS_SP_WERR_DYN_CHANGE_1r 23984
#define LLS_SP_WERR_DYN_CHANGE_2r 23985
#define LLS_SP_WERR_DYN_CHANGE_3r 23986
#define LLS_SP_WERR_DYN_CHANGE_0Ar 23987
#define LLS_SP_WERR_DYN_CHANGE_0Br 23988
#define LLS_SP_WERR_DYN_CHANGE_0Cr 23989
#define LLS_SP_WERR_DYN_CHANGE_1Ar 23990
#define LLS_SP_WERR_DYN_CHANGE_1Br 23991
#define LLS_SP_WERR_DYN_CHANGE_1Cr 23992
#define LLS_SP_WERR_DYN_CHANGE_2Ar 23993
#define LLS_SP_WERR_DYN_CHANGE_2Br 23994
#define LLS_SP_WERR_DYN_CHANGE_2Cr 23995
#define LLS_SP_WERR_DYN_CHANGE_3Ar 23996
#define LLS_SP_WERR_DYN_CHANGE_3Br 23997
#define LLS_SP_WERR_DYN_CHANGE_3Cr 23998
#define LLS_TDM_AXP_SCHEDULINGr 23999
#define LLS_TDM_CAL_CFGr 24000
#define LLS_TDM_CAL_CFG_SWITCHr 24001
#define LLS_TDM_OPPORTUNISTIC_SPACINGr 24002
#define LLS_TDM_STATUSr 24003
#define LLS_TREX2_DEBUG_ENABLEr 24004
#define LMEP_1_PARITY_CONTROLr 24005
#define LMEP_1_PARITY_STATUS_INTRr 24006
#define LMEP_1_PARITY_STATUS_NACKr 24007
#define LMEP_COMMONr 24008
#define LMEP_COMMON_1r 24009
#define LMEP_COMMON_2r 24010
#define LMEP_DA_PDA_CONTROLr 24011
#define LMEP_PARITY_CONTROLr 24012
#define LMEP_PARITY_STATUSr 24013
#define LMEP_PARITY_STATUS_INTRr 24014
#define LMEP_PARITY_STATUS_NACKr 24015
#define LMEP_PDA_CONTROLr 24016
#define LOADING_BAND_THRESHOLDr 24017
#define LOCALFIFORCILEVELr 24018
#define LOCALLY_GENERATED_ACLr 24019
#define LOCALROUTECELLSCOUNTERr 24020
#define LOCALTDMCELLSCOUNTERr 24021
#define LOCAL_SW_DISABLE_CTRLr 24022
#define LOCAL_SW_DISABLE_DEFAULT_PBMr 24023
#define LOCAL_SW_DISABLE_DEFAULT_PBM_64r 24024
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 24025
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 24026
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr 24027
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr 24028
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr 24029
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr 24030
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr 24031
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr 24032
#define LOG_TO_PHY_PORT_MAPPINGr 24033
#define LOOKUPCONTROLr 24034
#define LOOKUPREPLYr 24035
#define LOOKUPREPLYDATAr 24036
#define LOOKUPREPLYSEQNUMr 24037
#define LOOKUPSCOUNTERr 24038
#define LOOPBACKENABLEREGISTERr 24039
#define LOPSTHr 24040
#define LOSTCREDITQUEUENUMBERr 24041
#define LOWPRIORITYDQCQDEPTHCONFIG1r 24042
#define LOWPRIORITYDQCQDEPTHCONFIG2r 24043
#define LOWPRIORITYDQCQDEPTHCONFIG3r 24044
#define LOWPRIORITYDQCQDEPTHCONFIG4r 24045
#define LPGLBRSCTONIFCLSBMAP_0r 24046
#define LPGLBRSCTONIFCLSBMAP_1r 24047
#define LPMQUERYCNTr 24048
#define LPMQUERYCONFIGURATIONr 24049
#define LPM_MEMORY_DBGCTRLr 24050
#define LPORT_ECC_CONTROLr 24051
#define LPORT_ECC_STATUS_INTRr 24052
#define LPORT_ECC_STATUS_NACKr 24053
#define LRA_BANK_ACTIVEr 24054
#define LRA_BUBBLEr 24055
#define LRA_BUBBLE_CNTr 24056
#define LRA_BUBBLE_DATAr 24057
#define LRA_BUBBLE_TIMER_CONFIGr 24058
#define LRA_CONFIG0r 24059
#define LRA_CONFIG1r 24060
#define LRA_DEBUGr 24061
#define LRA_ECC_DEBUGr 24062
#define LRA_ECC_ERR_CORR_STATUSr 24063
#define LRA_ECC_ERR_UCOR_STATUSr 24064
#define LRA_EPOCH_CONTROLr 24065
#define LRA_EPOCH_COUNT0r 24066
#define LRA_EPOCH_COUNT1r 24067
#define LRA_EPOCH_TIMERr 24068
#define LRA_ERRORr 24069
#define LRA_ERROR_MASKr 24070
#define LRA_ERROR_STATUSr 24071
#define LRA_EVENTr 24072
#define LRA_EVENT_MASKr 24073
#define LRA_PAR_ERR_STATUSr 24074
#define LRA_PD_ASSISTr 24075
#define LRA_RECEIVE_CNTr 24076
#define LRA_RECIRC_CNTr 24077
#define LRA_RESULT_TIMERr 24078
#define LRA_SER_EVENTr 24079
#define LRA_SER_EVENT_MASKr 24080
#define LRA_TMr 24081
#define LRA_TRANSMIT_CNTr 24082
#define LRB_BUBBLE_TABLE_CONFIGr 24083
#define LRB_BUBBLE_TABLE_TIMERr 24084
#define LRB_BUBBLE_TABLE_TIMER_UPDATEr 24085
#define LRB_CONFIG0r 24086
#define LRB_DEBUGr 24087
#define LRB_ECC_DEBUGr 24088
#define LRB_ECC_ERR_CORR_STATUSr 24089
#define LRB_ECC_ERR_UCOR_STATUSr 24090
#define LRB_ERRORr 24091
#define LRB_ERROR_MASKr 24092
#define LRB_EVENTr 24093
#define LRB_EVENT_MASKr 24094
#define LRB_LIST_CONFIG0_REGr 24095
#define LRB_LIST_CONFIG1_REGr 24096
#define LRB_LIST_CONFIG2_REGr 24097
#define LRB_LIST_CONFIG3_REGr 24098
#define LRB_LIST_CONFIG4_REGr 24099
#define LRB_LIST_DEQ_EVENTr 24100
#define LRB_LIST_DEQ_EVENT_MASKr 24101
#define LRB_LIST_ENQ_EVENTr 24102
#define LRB_LIST_ENQ_EVENT_MASKr 24103
#define LRB_PD_ASSISTr 24104
#define LRB_RESULT_RAM_INITr 24105
#define LRB_SER_EVENTr 24106
#define LRB_SER_EVENT_MASKr 24107
#define LRB_SHARED_DATAr 24108
#define LRB_SHARED_DATA_ACCr 24109
#define LRB_SVP_SEM_CONFIGr 24110
#define LRB_SVP_SEM_UPDATEr 24111
#define LRB_TMr 24112
#define LSRACTIONPROFILEr 24113
#define LSRELSPRANGEMAXr 24114
#define LSRELSPRANGEMINr 24115
#define LSTQDRREADDATAr 24116
#define LSTRDDBUFFr 24117
#define LWMCOSCELLSETLIMITr 24118
#define MACLAYERTRAPARPr 24119
#define MACLAYERTRAPDHCPr 24120
#define MACLAYERTRAPICMPr 24121
#define MACLAYERTRAPIGMPr 24122
#define MACSEC_CNTRLr 24123
#define MACSEC_PROG_TX_CRCr 24124
#define MACTAGEAGINGMODEr 24125
#define MACTAGEAGINGRESOLUTIONr 24126
#define MACTAGEMACHINECONFIGURATIONr 24127
#define MACTAGEMACHINECURRENTINDEXr 24128
#define MACTAGEMACHINEMETACYCLEr 24129
#define MACTAGEMACHINESTATUSr 24130
#define MACTCAMENTRIESCOUNTERr 24131
#define MACTCPUREQUESTREQUEST_0r 24132
#define MACTCPUREQUESTREQUEST_1r 24133
#define MACTCPUREQUESTTRIGGERr 24134
#define MACTDIAGNOSTICSr 24135
#define MACTDIAGNOSTICSINDEXr 24136
#define MACTDIAGNOSTICSKEYr 24137
#define MACTDIAGNOSTICSLOOKUPRESULTr 24138
#define MACTDIAGNOSTICSREADRESULTr 24139
#define MACTEMCDEFRAGCONFIGURATIONREGISTERr 24140
#define MACTENTRIESCOUNTERr 24141
#define MACTERRORCAMTABLEFULLCOUNTERr 24142
#define MACTERRORCHANGEFAILNONEXISTCOUNTERr 24143
#define MACTERRORCHANGEREQUESTOVERSTATICCOUNTERr 24144
#define MACTERRORDELETEUNKNOWNKEYCOUNTERr 24145
#define MACTERRORLEARNREQUESTOVERSTATICCOUNTERr 24146
#define MACTERRORREACHEDMAXENTRYLIMITCOUNTERr 24147
#define MACTEVENTr 24148
#define MACTEVENTFIFOCONFIGURATIONr 24149
#define MACTEVENTFIFOEVENTCOUNTERr 24150
#define MACTEVENTFIFOEVENTDROPCOUNTERSr 24151
#define MACTEVENTFIFOEVENTFIFOENTRYCOUNTr 24152
#define MACTEVENTFIFOHIGHTHRESHOLDr 24153
#define MACTEVENTFIFOWATERMARKr 24154
#define MACTFIDDBCONFIGURATIONr 24155
#define MACTFLUMACHINECONFIGURATIONr 24156
#define MACTFLUMACHINECURRENTINDEXr 24157
#define MACTFLUMACHINEENDINDEXr 24158
#define MACTFLUMACHINEHITCOUNTERr 24159
#define MACTFLUMACHINESTATUSr 24160
#define MACTINGRESSLEARNTYPEr 24161
#define MACTINTERRUPTMASKREGISTERr 24162
#define MACTINTERRUPTREGISTERr 24163
#define MACTKEYTABLEENTRYLIMITr 24164
#define MACTLEARNFILTERPROPERTIESr 24165
#define MACTLEARNLOOKUPEGRESSLOOKUPCOUNTERr 24166
#define MACTLEARNLOOKUPGENERALCONFIGURATIONr 24167
#define MACTLEARNLOOKUPINGRESSLOOKUPCOUNTERr 24168
#define MACTLEARNNOTNEEDEDDROPCOUNTERr 24169
#define MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTERr 24170
#define MACTLOOKUPARBITERLEARNLOOKUPCOUNTERr 24171
#define MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTERr 24172
#define MACTLOOKUPARBITERSOURCELOOKUPCOUNTERr 24173
#define MACTLOOKUPBURSTFIFOPROPERTIESr 24174
#define MACTLOOKUPFILTERPROPERTIESr 24175
#define MACTLOOKUPLOOKUPMODEr 24176
#define MACTMANAGEMENTUNITCONFIGURATIONREGISTERr 24177
#define MACTMANAGEMENTUNITFAILURE_0r 24178
#define MACTMANAGEMENTUNITFAILURE_1r 24179
#define MACTMNGMNTREQCONFIGURATIONr 24180
#define MACTMNGMNTREQCOUNTERSr 24181
#define MACTMNGMNTREQEXCEEDLIMITFIDr 24182
#define MACTMNGMNTREQEXCEEDLIMITSTATICALLOWEDFIDr 24183
#define MACTMNGMNTREQREQUESTCOUNTERr 24184
#define MACTMNGMNTREQREQUESTFIFOENTRYCOUNTr 24185
#define MACTMNGMNTREQREQUESTFIFOWATERMARKr 24186
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDSYSTEMVSIr 24187
#define MACTOLPREQUESTREQUESTr 24188
#define MACTOLPREQUESTTRIGGERr 24189
#define MACTREPLYr 24190
#define MACTREPLYFIFOCONFIGURATIONr 24191
#define MACTREPLYFIFOREPLYCOUNTERr 24192
#define MACTREPLYFIFOREPLYDROPCOUNTERr 24193
#define MACTREPLYFIFOREPLYFIFOENTRYCOUNTr 24194
#define MACTREPLYFIFOWATERMARKr 24195
#define MACTREQUESTSCOUNTERr 24196
#define MACTRESETSTATUSREGISTERr 24197
#define MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTERr 24198
#define MACTWARNINGCHANGENONEXISTFROMSELFCOUNTERr 24199
#define MACTWARNINGINSERTEDEXISTINGCOUNTERr 24200
#define MACTWARNINGLEARNOVEREXISTINGCOUNTERr 24201
#define MAC_0r 24202
#define MAC_1r 24203
#define MAC_BLOCK_TABLE_PARITY_CONTROLr 24204
#define MAC_BLOCK_TABLE_PARITY_STATUS_INTRr 24205
#define MAC_BLOCK_TABLE_PARITY_STATUS_NACKr 24206
#define MAC_CNTMAXSZr 24207
#define MAC_CORESPARE0r 24208
#define MAC_CTRLr 24209
#define MAC_GENERALCONFIGURATIONREGISTERr 24210
#define MAC_HCFC_CTRLr 24211
#define MAC_HCFC_STATUSr 24212
#define MAC_INTERRUPTMASKREGISTERr 24213
#define MAC_INTERRUPTREGISTERr 24214
#define MAC_IN_MAC_VSIr 24215
#define MAC_LIMIT_CONFIGr 24216
#define MAC_LIMIT_ENABLEr 24217
#define MAC_LIMIT_MEMORY_CONTROL_0r 24218
#define MAC_LIMIT_MEMORY_CONTROL_1r 24219
#define MAC_LIMIT_MEMORY_CONTROL_2r 24220
#define MAC_LIMIT_MEMORY_CONTROL_3r 24221
#define MAC_LIMIT_PARITY_CONTROLr 24222
#define MAC_LIMIT_RAM_DBGCTRLr 24223
#define MAC_LIMIT_RAM_DBGCTRL_0r 24224
#define MAC_LIMIT_RAM_DBGCTRL_1r 24225
#define MAC_MODEr 24226
#define MAC_PFC_COS0_XOFF_CNTr 24227
#define MAC_PFC_COS10_XOFF_CNTr 24228
#define MAC_PFC_COS11_XOFF_CNTr 24229
#define MAC_PFC_COS12_XOFF_CNTr 24230
#define MAC_PFC_COS13_XOFF_CNTr 24231
#define MAC_PFC_COS14_XOFF_CNTr 24232
#define MAC_PFC_COS15_XOFF_CNTr 24233
#define MAC_PFC_COS1_XOFF_CNTr 24234
#define MAC_PFC_COS2_XOFF_CNTr 24235
#define MAC_PFC_COS3_XOFF_CNTr 24236
#define MAC_PFC_COS4_XOFF_CNTr 24237
#define MAC_PFC_COS5_XOFF_CNTr 24238
#define MAC_PFC_COS6_XOFF_CNTr 24239
#define MAC_PFC_COS7_XOFF_CNTr 24240
#define MAC_PFC_COS8_XOFF_CNTr 24241
#define MAC_PFC_COS9_XOFF_CNTr 24242
#define MAC_PFC_CTRLr 24243
#define MAC_PFC_DAr 24244
#define MAC_PFC_DA_0r 24245
#define MAC_PFC_DA_1r 24246
#define MAC_PFC_FIELDr 24247
#define MAC_PFC_OPCODEr 24248
#define MAC_PFC_REFRESH_CTRLr 24249
#define MAC_PFC_TYPEr 24250
#define MAC_RSV_MASKr 24251
#define MAC_RXCTRLr 24252
#define MAC_RXLLFCMSGCNTr 24253
#define MAC_RXLLFCMSGFLDSr 24254
#define MAC_RXLSSCTRLr 24255
#define MAC_RXLSSSTATr 24256
#define MAC_RXMACSAr 24257
#define MAC_RXMAXSZr 24258
#define MAC_RXMUXCTRLr 24259
#define MAC_RXSPARE0r 24260
#define MAC_STAT_UPDATE_MASKr 24261
#define MAC_TXCTRLr 24262
#define MAC_TXLLFCCTRLr 24263
#define MAC_TXLLFCMSGFLDSr 24264
#define MAC_TXMACSAr 24265
#define MAC_TXMAXSZr 24266
#define MAC_TXMUXCTRLr 24267
#define MAC_TXPPPCTRLr 24268
#define MAC_TXPSETHRr 24269
#define MAC_TXSPARE0r 24270
#define MAC_TXTIMESTAMPFIFOREADr 24271
#define MAC_TXTIMESTAMPFIFOSTATUSr 24272
#define MAC_TX_STATUSr 24273
#define MAC_XGXS_CTRLr 24274
#define MAC_XGXS_STATr 24275
#define MAID_PARITY_CONTROLr 24276
#define MAID_PARITY_STATUS_INTRr 24277
#define MAID_PARITY_STATUS_NACKr 24278
#define MAID_REDUCTION_PARITY_CONTROLr 24279
#define MAID_REDUCTION_PARITY_STATUSr 24280
#define MAID_REDUCTION_PARITY_STATUS_INTRr 24281
#define MAID_REDUCTION_PARITY_STATUS_NACKr 24282
#define MALGCONFIGURATIONSr 24283
#define MALPRIORITY3INDEX0_3r 24284
#define MALPRIORITY3INDEX12_15r 24285
#define MALPRIORITY3INDEX4_7r 24286
#define MALPRIORITY3INDEX8_11r 24287
#define MALRESET1r 24288
#define MALRESET2r 24289
#define MANUALQUEUEOPERATIONr 24290
#define MAPOFPTOMIRRCHANNEL_0r 24291
#define MAPOFPTOMIRRCHANNEL_1r 24292
#define MAPOFPTOMIRRCHANNEL_2r 24293
#define MAPOFPTOMIRRCHANNEL_3r 24294
#define MAPOFPTOMIRRCHANNEL_4r 24295
#define MAPOFPTOMIRRCHANNEL_5r 24296
#define MAPOFPTOMIRRCHANNEL_6r 24297
#define MAPOFPTOMIRRCHANNEL_7r 24298
#define MAPPINGCONFIGURATIONFORCPUPORTSr 24299
#define MAPPINGCONFIGURATIONFORRECYCLINGPORTS_0r 24300
#define MAPPINGCONFIGURATIONFORRECYCLINGPORTS_1r 24301
#define MAPPINGCONFIGURATIONMAL0INSGMIIr 24302
#define MAPPINGCONFIGURATIONMAL0INSPAUI_0r 24303
#define MAPPINGCONFIGURATIONMAL0INSPAUI_1r 24304
#define MAPPINGCONFIGURATIONMAL10INSGMIIr 24305
#define MAPPINGCONFIGURATIONMAL10INSPAUI_0r 24306
#define MAPPINGCONFIGURATIONMAL10INSPAUI_1r 24307
#define MAPPINGCONFIGURATIONMAL11INSGMIIr 24308
#define MAPPINGCONFIGURATIONMAL11INSPAUI_0r 24309
#define MAPPINGCONFIGURATIONMAL11INSPAUI_1r 24310
#define MAPPINGCONFIGURATIONMAL12INSGMIIr 24311
#define MAPPINGCONFIGURATIONMAL12INSPAUI_0r 24312
#define MAPPINGCONFIGURATIONMAL12INSPAUI_1r 24313
#define MAPPINGCONFIGURATIONMAL13INSGMIIr 24314
#define MAPPINGCONFIGURATIONMAL13INSPAUI_0r 24315
#define MAPPINGCONFIGURATIONMAL13INSPAUI_1r 24316
#define MAPPINGCONFIGURATIONMAL14INSGMIIr 24317
#define MAPPINGCONFIGURATIONMAL14INSPAUI_0r 24318
#define MAPPINGCONFIGURATIONMAL14INSPAUI_1r 24319
#define MAPPINGCONFIGURATIONMAL15INSGMIIr 24320
#define MAPPINGCONFIGURATIONMAL15INSPAUI_0r 24321
#define MAPPINGCONFIGURATIONMAL15INSPAUI_1r 24322
#define MAPPINGCONFIGURATIONMAL1INSGMIIr 24323
#define MAPPINGCONFIGURATIONMAL1INSPAUI_0r 24324
#define MAPPINGCONFIGURATIONMAL1INSPAUI_1r 24325
#define MAPPINGCONFIGURATIONMAL2INSGMIIr 24326
#define MAPPINGCONFIGURATIONMAL2INSPAUI_0r 24327
#define MAPPINGCONFIGURATIONMAL2INSPAUI_1r 24328
#define MAPPINGCONFIGURATIONMAL3INSGMIIr 24329
#define MAPPINGCONFIGURATIONMAL3INSPAUI_0r 24330
#define MAPPINGCONFIGURATIONMAL3INSPAUI_1r 24331
#define MAPPINGCONFIGURATIONMAL4INSGMIIr 24332
#define MAPPINGCONFIGURATIONMAL4INSPAUI_0r 24333
#define MAPPINGCONFIGURATIONMAL4INSPAUI_1r 24334
#define MAPPINGCONFIGURATIONMAL5INSGMIIr 24335
#define MAPPINGCONFIGURATIONMAL5INSPAUI_0r 24336
#define MAPPINGCONFIGURATIONMAL5INSPAUI_1r 24337
#define MAPPINGCONFIGURATIONMAL6INSGMIIr 24338
#define MAPPINGCONFIGURATIONMAL6INSPAUI_0r 24339
#define MAPPINGCONFIGURATIONMAL6INSPAUI_1r 24340
#define MAPPINGCONFIGURATIONMAL7INSGMIIr 24341
#define MAPPINGCONFIGURATIONMAL7INSPAUI_0r 24342
#define MAPPINGCONFIGURATIONMAL7INSPAUI_1r 24343
#define MAPPINGCONFIGURATIONMAL8INSGMIIr 24344
#define MAPPINGCONFIGURATIONMAL8INSPAUI_0r 24345
#define MAPPINGCONFIGURATIONMAL8INSPAUI_1r 24346
#define MAPPINGCONFIGURATIONMAL9INSGMIIr 24347
#define MAPPINGCONFIGURATIONMAL9INSPAUI_0r 24348
#define MAPPINGCONFIGURATIONMAL9INSPAUI_1r 24349
#define MAPPINGQUEUETYPETOSNOOPPACKETr 24350
#define MAPPINGTRAFFICCLASSr 24351
#define MARVELCONFIGURATIONREGISTERr 24352
#define MARVELDXFORWARDLOWPRTABLE_0r 24353
#define MARVELDXFORWARDLOWPRTABLE_1r 24354
#define MARVELPORTMAPTABLECPU_0r 24355
#define MARVELPORTMAPTABLECPU_1r 24356
#define MARVELPORTMAPTABLECPU_2r 24357
#define MARVELPORTMAPTABLECPU_3r 24358
#define MARVELPORTMAPTABLECPU_4r 24359
#define MARVELPORTMAPTABLECPU_5r 24360
#define MARVELPORTMAPTABLECPU_6r 24361
#define MARVELPORTMAPTABLECPU_7r 24362
#define MARVELPORTMAPTABLEOTHER_0r 24363
#define MARVELPORTMAPTABLEOTHER_1r 24364
#define MARVELPORTMAPTABLEOTHER_2r 24365
#define MARVELPORTMAPTABLEOTHER_3r 24366
#define MASKALLINTERRUPTSr 24367
#define MASKCHECKBWTOPACKETDESCRIPTORr 24368
#define MASKEDIQMEVENTCOUNTERr 24369
#define MAXBUCKETr 24370
#define MAXBUCKETCONFIGr 24371
#define MAXBUCKETCONFIG1r 24372
#define MAXBUCKETCONFIG_64r 24373
#define MAXBUCKETMEMDEBUGr 24374
#define MAXCRBALr 24375
#define MAXFRr 24376
#define MAXFSMRQREQQUEUESr 24377
#define MAXIMUMANDMINIMUMPACKETSIZEr 24378
#define MAXIMUMOCCUPANCYQUEUESIZE0r 24379
#define MAXIMUMOCCUPANCYQUEUESIZE1r 24380
#define MAXIMUM_BASE_INDEXr 24381
#define MAXPORTQUEUESIZEr 24382
#define MAXREPLICATIONSr 24383
#define MA_INDEX_PARITY_CONTROLr 24384
#define MA_INDEX_PARITY_STATUSr 24385
#define MA_INDEX_PARITY_STATUS_INTRr 24386
#define MA_INDEX_PARITY_STATUS_NACKr 24387
#define MA_STATE_PARITY_CONTROLr 24388
#define MA_STATE_PARITY_STATUSr 24389
#define MA_STATE_PARITY_STATUS_INTRr 24390
#define MA_STATE_PARITY_STATUS_NACKr 24391
#define MBISTCLOCKPOWERDOWNREGISTERr 24392
#define MBISTRESETSr 24393
#define MB_MEMDEBUGr 24394
#define MCAST_STORM_CONTROLr 24395
#define MCFIFOMEMDEBUGr 24396
#define MCFIFO_CONFIGr 24397
#define MCFP_MEM_DEBUG_TMr 24398
#define MCI0THr 24399
#define MCI1THr 24400
#define MCPRIORITYLOOKUPTABLEr 24401
#define MCQE_MEM_DEBUG_TMr 24402
#define MCQN_MEM_DEBUG_TMr 24403
#define MCQ_CONFIGr 24404
#define MCQ_DIS_IPMC_REPLICATION0r 24405
#define MCQ_DIS_IPMC_REPLICATION1r 24406
#define MCQ_ERRINTRr 24407
#define MCQ_FIFO_BASE_REGr 24408
#define MCQ_FIFO_BASE_REG_56r 24409
#define MCQ_FIFO_BASE_REG_32_35r 24410
#define MCQ_FIFO_BASE_REG_36_39r 24411
#define MCQ_FIFO_BASE_REG_48_55r 24412
#define MCQ_FIFO_BASE_REG_CPUr 24413
#define MCQ_FIFO_BASE_REG_PASSTHRUr 24414
#define MCQ_FIFO_EMPTY_REGr 24415
#define MCQ_GRPTBLERRPTRr 24416
#define MCQ_IPMCREP_SRCHFAIL0r 24417
#define MCQ_IPMCREP_SRCHFAIL1r 24418
#define MCQ_IPMC_FAST_FLUSHr 24419
#define MCQ_IPMC_FAST_FLUSH0r 24420
#define MCQ_IPMC_FAST_FLUSH1r 24421
#define MCQ_IPMC_REPLICATION_STAT0r 24422
#define MCQ_IPMC_REPLICATION_STAT1r 24423
#define MCQ_MCFIFOERRPORTBMr 24424
#define MCQ_MCFIFOERRPTRr 24425
#define MCQ_REPLHEADERRPTRr 24426
#define MCQ_VLANTBLERRPTRr 24427
#define MCS_MEM_POWER_DOWN_CONTROLr 24428
#define MCS_MEM_POWER_DOWN_INPUTSr 24429
#define MCS_MEM_TM_CONTROL_REG_1r 24430
#define MCS_MEM_TM_CONTROL_REG_2r 24431
#define MCS_MEM_TM_CONTROL_REG_3r 24432
#define MCS_MEM_TM_CONTROL_REG_4r 24433
#define MCS_MEM_TM_CONTROL_REG_5r 24434
#define MCS_MEM_TM_CONTROL_REG_6r 24435
#define MCS_MEM_TM_CONTROL_REG_7r 24436
#define MCS_MEM_TM_CONTROL_REG_8r 24437
#define MCS_MEM_TM_CONTROL_REG_9r 24438
#define MCS_MEM_TM_CONTROL_REG_10r 24439
#define MCS_MEM_TM_CONTROL_REG_11r 24440
#define MCS_MEM_TM_CONTROL_REG_12r 24441
#define MC_CONTROL_1r 24442
#define MC_CONTROL_2r 24443
#define MC_CONTROL_3r 24444
#define MC_CONTROL_4r 24445
#define MC_CONTROL_5r 24446
#define MC_DISTRIBUTION_MAPr 24447
#define MC_TRAVERSE_RATEr 24448
#define MDIOCFGr 24449
#define MDIOOPr 24450
#define MDIOSTATr 24451
#define MEFL2CPDROPBITMAP_0r 24452
#define MEFL2CPDROPBITMAP_1r 24453
#define MEFL2CPPEERBITMAP_0r 24454
#define MEFL2CPPEERBITMAP_1r 24455
#define MEFL2CPTRANSPARENTBITMAP_0r 24456
#define MEFL2CPTRANSPARENTBITMAP_1r 24457
#define MEM0_DEBUGr 24458
#define MEM1_IPMCGRP_TBL_PARITYERRORPTRr 24459
#define MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr 24460
#define MEM1_IPMCVLAN_TBL_PARITYERRORPTRr 24461
#define MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr 24462
#define MEMFAILINTMASKr 24463
#define MEMFAILINTSTATUSr 24464
#define MEMORYCONFIGURATIONREGISTERr 24465
#define MEMORY_TM_0r 24466
#define MEMORY_TM_1r 24467
#define MEM_FAIL_INT_CTRr 24468
#define MEM_FAIL_INT_ENr 24469
#define MEM_FAIL_INT_EN_64r 24470
#define MEM_FAIL_INT_STATr 24471
#define MEM_FAIL_INT_STAT_64r 24472
#define MEM_SER_FIFO_STSr 24473
#define MESH_TOPOLOGYDELAYTESTCELLSr 24474
#define MESH_TOPOLOGYENABLERSr 24475
#define MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNTr 24476
#define MESH_TOPOLOGY_GLOBAL_REGr 24477
#define MESH_TOPOLOGY_GLOBAL_REG_1r 24478
#define MESH_TOPOLOGY_INITr 24479
#define MESH_TOPOLOGY_MESH_STATUSESr 24480
#define MESH_TOPOLOGY_MESH_TOPOLOGYr 24481
#define MESH_TOPOLOGY_MESH_TOPOLOGY_2r 24482
#define MESH_TOPOLOGY_REG_0000r 24483
#define MESH_TOPOLOGY_REG_0010r 24484
#define MESH_TOPOLOGY_REG_0018r 24485
#define MESH_TOPOLOGY_REG_50r 24486
#define MESH_TOPOLOGY_REG_51r 24487
#define MESH_TOPOLOGY_REG_52r 24488
#define MESH_TOPOLOGY_REG_53r 24489
#define MESH_TOPOLOGY_REG_0054r 24490
#define MESH_TOPOLOGY_REG_0058r 24491
#define MESH_TOPOLOGY_REG_86r 24492
#define MESH_TOPOLOGY_REG_88r 24493
#define MESH_TOPOLOGY_REG_0101r 24494
#define MESH_TOPOLOGY_REG_0102r 24495
#define MESH_TOPOLOGY_REG_0104r 24496
#define MESH_TOPOLOGY_REG_0105r 24497
#define MESH_TOPOLOGY_REG_0106r 24498
#define MESH_TOPOLOGY_REG_0107r 24499
#define MESH_TOPOLOGY_REG_0108r 24500
#define MESH_TOPOLOGY_REG_0109r 24501
#define MESH_TOPOLOGY_REG_0110r 24502
#define MESH_TOPOLOGY_REG_0111r 24503
#define MESH_TOPOLOGY_REG_0112r 24504
#define MESH_TOPOLOGY_REG_010Ar 24505
#define MESH_TOPOLOGY_REG_010Br 24506
#define MESH_TOPOLOGY_REG_010Cr 24507
#define MESH_TOPOLOGY_REG_010Dr 24508
#define MESH_TOPOLOGY_REG_010Er 24509
#define MESH_TOPOLOGY_REG_010Fr 24510
#define MESH_TOPOLOGY_REG_01A0r 24511
#define MESH_TOPOLOGY_REG_01A1r 24512
#define MESH_TOPOLOGY_REG_01A2r 24513
#define MESH_TOPOLOGY_REG_01A3r 24514
#define MESH_TOPOLOGY_REG_01A4r 24515
#define MESH_TOPOLOGY_REG_01A5r 24516
#define MESH_TOPOLOGY_REG_01A6r 24517
#define MESH_TOPOLOGY_REG_01A7r 24518
#define MESH_TOPOLOGY_REG_01A8r 24519
#define MESH_TOPOLOGY_REG_01A9r 24520
#define MESH_TOPOLOGY_REG_01AAr 24521
#define MESH_TOPOLOGY_REG_01ABr 24522
#define MESH_TOPOLOGY_REG_01ACr 24523
#define MESH_TOPOLOGY_REG_01ADr 24524
#define MESH_TOPOLOGY_REG_01AEr 24525
#define MESH_TOPOLOGY_REG_01AFr 24526
#define MESH_TOPOLOGY_REG_01B0r 24527
#define MESH_TOPOLOGY_REG_01B1r 24528
#define MESH_TOPOLOGY_REG_01B2r 24529
#define MESH_TOPOLOGY_REG_01B3r 24530
#define MESH_TOPOLOGY_REG_01B4r 24531
#define MESH_TOPOLOGY_REG_01B5r 24532
#define MESH_TOPOLOGY_REG_01B6r 24533
#define MESH_TOPOLOGY_REG_01B7r 24534
#define MESH_TOPOLOGY_REG_01B8r 24535
#define MESH_TOPOLOGY_REG_01B9r 24536
#define MESH_TOPOLOGY_REG_01BAr 24537
#define MESH_TOPOLOGY_REG_01BBr 24538
#define MESH_TOPOLOGY_REG_01BCr 24539
#define MESH_TOPOLOGY_REG_01BDr 24540
#define MESH_TOPOLOGY_REG_01BEr 24541
#define MESH_TOPOLOGY_REG_01BFr 24542
#define MESH_TOPOLOGY_REG_01C1r 24543
#define MESH_TOPOLOGY_REG_01C2r 24544
#define MESH_TOPOLOGY_REG_01C3r 24545
#define MESH_TOPOLOGY_REG_01C4r 24546
#define MESH_TOPOLOGY_REG_01C5r 24547
#define MESH_TOPOLOGY_REG_01C6r 24548
#define MESH_TOPOLOGY_REG_01C7r 24549
#define MESH_TOPOLOGY_REG_01C8r 24550
#define MESH_TOPOLOGY_REG_1A0r 24551
#define MESH_TOPOLOGY_REG_5Ar 24552
#define MESH_TOPOLOGY_REG_5Br 24553
#define MESH_TOPOLOGY_SBUS_BROADCAST_IDr 24554
#define MESH_TOPOLOGY_STATUS_1r 24555
#define MESH_TOPOLOGY_STATUS_2r 24556
#define MESH_TOPOLOGY_SYNC_MSG_RX_ADJ_FACTORr 24557
#define MESH_TOPOLOGY_SYS_CONFIG_0r 24558
#define MESH_TOPOLOGY_SYS_CONFIG_1r 24559
#define MESH_TOPOLOGY_SYS_CONFIG_2r 24560
#define MESH_TOPOLOGY_THRESHOLDSr 24561
#define MGMT_FRAME_ENABLEr 24562
#define MII_EEE_DELAY_ENTRY_TIMERr 24563
#define MII_EEE_WAKE_TIMERr 24564
#define MIM_DEFAULT_NETWORK_SVPr 24565
#define MIM_ENABLEr 24566
#define MIM_ETHERTYPEr 24567
#define MIM_LIP_2_LEP_FC_ENr 24568
#define MINBUCKETr 24569
#define MINBUCKETCONFIGr 24570
#define MINBUCKETCONFIG1r 24571
#define MINBUCKETCONFIG_64r 24572
#define MINBUCKETCOS0CONFIGr 24573
#define MINBUCKETCOS1CONFIGr 24574
#define MINBUCKETCOS2CONFIGr 24575
#define MINBUCKETCOS3CONFIGr 24576
#define MINBUCKETMEMDEBUGr 24577
#define MINIMULTICASTDBUFFPOINTERSENDr 24578
#define MINIMULTICASTDBUFFPOINTERSSTARTr 24579
#define MINSPCONFIGr 24580
#define MINSPCONFIG_CPUr 24581
#define MIRRORENABLE_0r 24582
#define MIRRORENABLE_1r 24583
#define MIRRORENABLE_2r 24584
#define MIRRORENABLE_3r 24585
#define MIRRORENABLE_4r 24586
#define MIRRORENABLE_5r 24587
#define MIRRORENABLE_6r 24588
#define MIRRORENABLE_7r 24589
#define MIRRORVIDREG0r 24590
#define MIRRORVIDREG1r 24591
#define MIRRORVIDREG2r 24592
#define MIRRORVIDREG3r 24593
#define MIRROR_CONTROLr 24594
#define MIRROR_SELECTr 24595
#define MISCCONFIGr 24596
#define MISSING_START_ERR_STATr 24597
#define MMRP_CONTROL_1r 24598
#define MMRP_CONTROL_2r 24599
#define MMU0_FUSE_DEBUGr 24600
#define MMU0_PLL_DEBUGr 24601
#define MMU1_FUSE_DEBUGr 24602
#define MMU1_PLL_DEBUGr 24603
#define MMU2_PLL_DEBUGr 24604
#define MMUBISRDBGRDDATAr 24605
#define MMUDESCCREDITSCNTr 24606
#define MMUEAVENABLEr 24607
#define MMUFLUSHCONTROLr 24608
#define MMUPORTENABLEr 24609
#define MMUPORTENABLE_HIr 24610
#define MMUPORTTXENABLEr 24611
#define MMUPORTTXENABLE_HIr 24612
#define MMU_ADM_ECC_COUNTERSr 24613
#define MMU_ADM_ECC_DEBUG_0r 24614
#define MMU_ADM_ECC_ERROR_0r 24615
#define MMU_ADM_ECC_ERROR_0_MASKr 24616
#define MMU_ADM_ECC_STATUS_0r 24617
#define MMU_ADM_QUEUE_DB_DEBUGr 24618
#define MMU_AGING_CTR_ECC_STATUSr 24619
#define MMU_AGING_EXP_ECC_STATUSr 24620
#define MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONSr 24621
#define MMU_CCPE_FIFO_MEM_ECC_STATUSr 24622
#define MMU_CCPE_MEM_ECC_STATUSr 24623
#define MMU_CCPI_FIFO_MEM_ECC_STATUSr 24624
#define MMU_CCPI_MEM_ECC_STATUSr 24625
#define MMU_CCP_ECC_1B_COUNTERr 24626
#define MMU_CCP_ECC_2B_COUNTERr 24627
#define MMU_CCP_EN_COR_ERR_RPTr 24628
#define MMU_CELLCNTCOSr 24629
#define MMU_CELLCNTINGr 24630
#define MMU_CELLCNTTOTALr 24631
#define MMU_CELLDATA_ECC_STATUSr 24632
#define MMU_CELLLINK_ECC_STATUSr 24633
#define MMU_CELLLMTCOS_LOWERr 24634
#define MMU_CELLLMTCOS_UPPERr 24635
#define MMU_CELLLMTINGr 24636
#define MMU_CELLLMTTOTAL_LOWERr 24637
#define MMU_CELLLMTTOTAL_UPPERr 24638
#define MMU_CFAP_ECC_STATUSr 24639
#define MMU_CFAP_EN_COR_ERR_RPTr 24640
#define MMU_CFGr 24641
#define MMU_CFG_HSP_CONFIGr 24642
#define MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr 24643
#define MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr 24644
#define MMU_CNM_FORCE_GENr 24645
#define MMU_CRC_ERR_CNT_BANK_11_10_9_8r 24646
#define MMU_CRC_ERR_CNT_BANK_15_14_13_12r 24647
#define MMU_CRC_ERR_CNT_BANK_19_18_17_16r 24648
#define MMU_CRC_ERR_CNT_BANK_23_22_21_20r 24649
#define MMU_CRC_ERR_CNT_BANK_27_26_25_24r 24650
#define MMU_CRC_ERR_CNT_BANK_31_30_29_28r 24651
#define MMU_CRC_ERR_CNT_BANK_35_34_33_32r 24652
#define MMU_CRC_ERR_CNT_BANK_39_38_37_36r 24653
#define MMU_CRC_ERR_CNT_BANK_3_2_1_0r 24654
#define MMU_CRC_ERR_CNT_BANK_43_42_41_40r 24655
#define MMU_CRC_ERR_CNT_BANK_47_46_45_44r 24656
#define MMU_CRC_ERR_CNT_BANK_51_50_49_48r 24657
#define MMU_CRC_ERR_CNT_BANK_55_54_53_52r 24658
#define MMU_CRC_ERR_CNT_BANK_59_58_57_56r 24659
#define MMU_CRC_ERR_CNT_BANK_63_62_61_60r 24660
#define MMU_CRC_ERR_CNT_BANK_7_6_5_4r 24661
#define MMU_CRC_ERR_CNT_OCBr 24662
#define MMU_CTR_ECC_1B_COUNTERr 24663
#define MMU_CTR_ECC_2B_COUNTERr 24664
#define MMU_CTR_MEM_ECC_STATUSr 24665
#define MMU_CTR_PARITY_ERRr 24666
#define MMU_DEQ_EN_COR_ERR_RPTr 24667
#define MMU_DRAM_NUMBER_SWAPPINGr 24668
#define MMU_DRCA_RD_BYTE_COUNTERr 24669
#define MMU_DRCA_WR_BYTE_COUNTERr 24670
#define MMU_DRCB_RD_BYTE_COUNTERr 24671
#define MMU_DRCB_WR_BYTE_COUNTERr 24672
#define MMU_DRCC_RD_BYTE_COUNTERr 24673
#define MMU_DRCC_WR_BYTE_COUNTERr 24674
#define MMU_DRCD_RD_BYTE_COUNTERr 24675
#define MMU_DRCD_WR_BYTE_COUNTERr 24676
#define MMU_DRCE_RD_BYTE_COUNTERr 24677
#define MMU_DRCE_WR_BYTE_COUNTERr 24678
#define MMU_DRCF_RD_BYTE_COUNTERr 24679
#define MMU_DRCF_WR_BYTE_COUNTERr 24680
#define MMU_DRCG_RD_BYTE_COUNTERr 24681
#define MMU_DRCG_WR_BYTE_COUNTERr 24682
#define MMU_DRCH_RD_BYTE_COUNTERr 24683
#define MMU_DRCH_WR_BYTE_COUNTERr 24684
#define MMU_E2EFC_CNT_DEBUG_STATUS_0r 24685
#define MMU_E2EFC_CNT_DEBUG_STATUS_1r 24686
#define MMU_E2EFC_DEBUG_RX_RMT_IBP0r 24687
#define MMU_E2EFC_DEBUG_RX_RMT_IBP1r 24688
#define MMU_E2EFC_DEBUG_TX_RMT_IBP0r 24689
#define MMU_E2EFC_DEBUG_TX_RMT_IBP1r 24690
#define MMU_E2EFC_ERROR_0r 24691
#define MMU_E2EFC_ERROR_0_MASKr 24692
#define MMU_ECCINTERRUPTREGISTERr 24693
#define MMU_ECCINTERRUPTREGISTERMASKr 24694
#define MMU_ECC_1B_ERR_CNTr 24695
#define MMU_ECC_2B_ERR_CNTr 24696
#define MMU_ECC_CONFIGURATION_REGISTERr 24697
#define MMU_ECC_DEBUG0r 24698
#define MMU_ECC_DEBUG1r 24699
#define MMU_ECC_ERROR0r 24700
#define MMU_ECC_ERROR1r 24701
#define MMU_ECC_ERROR0_MASKr 24702
#define MMU_ECC_ERROR1_MASKr 24703
#define MMU_ECC_ERR_1B_INITIATE_1r 24704
#define MMU_ECC_ERR_1B_INITIATE_2r 24705
#define MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1r 24706
#define MMU_ECC_ERR_1B_MONITOR_MEM_MASK_2r 24707
#define MMU_ECC_ERR_2B_INITIATE_1r 24708
#define MMU_ECC_ERR_2B_INITIATE_2r 24709
#define MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1r 24710
#define MMU_ECC_ERR_2B_MONITOR_MEM_MASK_2r 24711
#define MMU_ECC_INTERRUPT_REGISTERr 24712
#define MMU_ECC_INTERRUPT_REGISTER_MASKr 24713
#define MMU_ECC_INTERRUPT_REGISTER_TESTr 24714
#define MMU_EGR_CTRLr 24715
#define MMU_EGR_PARADr 24716
#define MMU_EGS_PRIMODr 24717
#define MMU_EGS_WGTCOSr 24718
#define MMU_ENQ_CBP_STORE_DEBUG_0r 24719
#define MMU_ENQ_CFAPI_INTERNAL_RECYCLE_DEBUG_0r 24720
#define MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVELr 24721
#define MMU_ENQ_CFG_ECC_DEBUG_0r 24722
#define MMU_ENQ_CFG_ECC_ERROR_0r 24723
#define MMU_ENQ_CFG_ECC_ERROR_0_MASKr 24724
#define MMU_ENQ_CFG_ECC_STATUS_0r 24725
#define MMU_ENQ_CFG_ECC_STATUS_1r 24726
#define MMU_ENQ_CFG_ECC_STATUS_2r 24727
#define MMU_ENQ_CFG_ECC_STATUS_3r 24728
#define MMU_ENQ_CFG_ECC_STATUS_4r 24729
#define MMU_ENQ_CONFIG_0r 24730
#define MMU_ENQ_DEBUGr 24731
#define MMU_ENQ_DEST_PPP_CFG_0r 24732
#define MMU_ENQ_DEST_PPP_CFG_1r 24733
#define MMU_ENQ_DEST_PPP_CFG_2r 24734
#define MMU_ENQ_DEST_PPP_CFG_3r 24735
#define MMU_ENQ_DEST_PPP_CFG_4r 24736
#define MMU_ENQ_DEST_PPP_CFG_5r 24737
#define MMU_ENQ_ECC_COUNTERSr 24738
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r 24739
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1r 24740
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2r 24741
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3r 24742
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r 24743
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r 24744
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_2r 24745
#define MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr 24746
#define MMU_ENQ_EMA_QUEUE_SELECT_0r 24747
#define MMU_ENQ_EMA_QUEUE_SELECT_1r 24748
#define MMU_ENQ_EN_COR_ERR_RPTr 24749
#define MMU_ENQ_ERROR_0r 24750
#define MMU_ENQ_ERROR_0_MASKr 24751
#define MMU_ENQ_FAPCONFIG_0r 24752
#define MMU_ENQ_FAPFULLRESETPOINT_0r 24753
#define MMU_ENQ_FAPFULLSETPOINT_0r 24754
#define MMU_ENQ_FAPINIT_0r 24755
#define MMU_ENQ_FAPREADPOINTER_0r 24756
#define MMU_ENQ_FAPSTACKSTATUS_0r 24757
#define MMU_ENQ_FAP_ECC_DEBUG_0r 24758
#define MMU_ENQ_FAP_ECC_ERROR_0r 24759
#define MMU_ENQ_FAP_ECC_ERROR_0_MASKr 24760
#define MMU_ENQ_FAP_ECC_STATUS_0r 24761
#define MMU_ENQ_FAP_MEMDEBUG_0r 24762
#define MMU_ENQ_FAP_WATERMARKr 24763
#define MMU_ENQ_HIGIG_25_PRI_GRP0r 24764
#define MMU_ENQ_HIGIG_25_PRI_GRP1r 24765
#define MMU_ENQ_HIGIG_26_PRI_GRP0r 24766
#define MMU_ENQ_HIGIG_26_PRI_GRP1r 24767
#define MMU_ENQ_HIGIG_27_PRI_GRP0r 24768
#define MMU_ENQ_HIGIG_27_PRI_GRP1r 24769
#define MMU_ENQ_HIGIG_28_PRI_GRP0r 24770
#define MMU_ENQ_HIGIG_28_PRI_GRP1r 24771
#define MMU_ENQ_ILLEGAL_CELL_TYPE_0r 24772
#define MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r 24773
#define MMU_ENQ_ITE_REORDER_DEBUG_0r 24774
#define MMU_ENQ_MC_EXT_DROP_COUNTER_0r 24775
#define MMU_ENQ_MC_INT_DROP_COUNTER_0r 24776
#define MMU_ENQ_MISSING_START_ERR_STAT_0r 24777
#define MMU_ENQ_MISSING_START_ERR_STAT_1r 24778
#define MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr 24779
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r 24780
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r 24781
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_2r 24782
#define MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0r 24783
#define MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0r 24784
#define MMU_ENQ_PBI_SOP_DB_TMr 24785
#define MMU_ENQ_PORT_EMPTY_BMP0r 24786
#define MMU_ENQ_PORT_EMPTY_BMP1r 24787
#define MMU_ENQ_PROFILE_0_PRI_GRP0r 24788
#define MMU_ENQ_PROFILE_0_PRI_GRP1r 24789
#define MMU_ENQ_PROFILE_1_PRI_GRP0r 24790
#define MMU_ENQ_PROFILE_1_PRI_GRP1r 24791
#define MMU_ENQ_PROFILE_2_PRI_GRP0r 24792
#define MMU_ENQ_PROFILE_2_PRI_GRP1r 24793
#define MMU_ENQ_PROFILE_3_PRI_GRP0r 24794
#define MMU_ENQ_PROFILE_3_PRI_GRP1r 24795
#define MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARKr 24796
#define MMU_ENQ_RQE_QUEUE_SELECT_0r 24797
#define MMU_ENQ_RQE_QUEUE_SELECT_1r 24798
#define MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r 24799
#define MMU_ENQ_SOP_STORE_DEBUG_0r 24800
#define MMU_ENQ_SRC_PORT_STATE_DEBUG_0r 24801
#define MMU_ENQ_START_BY_START_ERR_STAT_0r 24802
#define MMU_ENQ_START_BY_START_ERR_STAT_1r 24803
#define MMU_ENQ_TRACE_IF_CAPT_0r 24804
#define MMU_ENQ_TRACE_IF_CAPT_1r 24805
#define MMU_ENQ_TRACE_IF_CAPT_2r 24806
#define MMU_ENQ_TRACE_IF_CAPT_3r 24807
#define MMU_ENQ_TRACE_IF_CAPT_4r 24808
#define MMU_ENQ_TRACE_IF_CAPT_5r 24809
#define MMU_ENQ_TRACE_IF_CAPT_6r 24810
#define MMU_ENQ_TRACE_IF_CAPT_7r 24811
#define MMU_ENQ_TRACE_IF_CAPT_8r 24812
#define MMU_ENQ_TRACE_IF_CAPT_9r 24813
#define MMU_ENQ_TRACE_IF_CAPT_10r 24814
#define MMU_ENQ_TRACE_IF_CAPT_11r 24815
#define MMU_ENQ_TRACE_IF_CAPT_12r 24816
#define MMU_ENQ_TRACE_IF_CAPT_13r 24817
#define MMU_ENQ_TRACE_IF_CAPT_14r 24818
#define MMU_ENQ_TRACE_IF_CAPT_15r 24819
#define MMU_ENQ_TRACE_IF_CAPT_16r 24820
#define MMU_ENQ_TRACE_IF_CAPT_17r 24821
#define MMU_ENQ_TRACE_IF_CAPT_18r 24822
#define MMU_ENQ_TRACE_IF_CAPT_19r 24823
#define MMU_ENQ_TRACE_IF_CONTROLr 24824
#define MMU_ENQ_TRACE_IF_COUNTERr 24825
#define MMU_ENQ_TRACE_IF_MASK_FIELD_0r 24826
#define MMU_ENQ_TRACE_IF_MASK_FIELD_1r 24827
#define MMU_ENQ_TRACE_IF_MASK_FIELD_2r 24828
#define MMU_ENQ_TRACE_IF_MASK_FIELD_3r 24829
#define MMU_ENQ_TRACE_IF_MASK_FIELD_4r 24830
#define MMU_ENQ_TRACE_IF_MASK_FIELD_5r 24831
#define MMU_ENQ_TRACE_IF_MASK_FIELD_6r 24832
#define MMU_ENQ_TRACE_IF_MASK_FIELD_7r 24833
#define MMU_ENQ_TRACE_IF_MASK_FIELD_8r 24834
#define MMU_ENQ_TRACE_IF_MASK_FIELD_9r 24835
#define MMU_ENQ_TRACE_IF_MASK_FIELD_10r 24836
#define MMU_ENQ_TRACE_IF_MASK_FIELD_11r 24837
#define MMU_ENQ_TRACE_IF_MASK_FIELD_12r 24838
#define MMU_ENQ_TRACE_IF_MASK_FIELD_13r 24839
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_0r 24840
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_1r 24841
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_2r 24842
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_3r 24843
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_4r 24844
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_5r 24845
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_6r 24846
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_7r 24847
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_8r 24848
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_9r 24849
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_10r 24850
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_11r 24851
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_12r 24852
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_13r 24853
#define MMU_EPRG_EN_COR_ERR_RPTr 24854
#define MMU_EPRG_FIFO_CONFIGr 24855
#define MMU_EPRG_FIFO_STATUSr 24856
#define MMU_EPRG_MEM_TMr 24857
#define MMU_ERROR_INITIATION_DATAr 24858
#define MMU_ERRSTATr 24859
#define MMU_ES_ARB_TDM_TABLE_ECC_STATUSr 24860
#define MMU_GENERALCONFIGURATIONREGISTERr 24861
#define MMU_GENERAL_CONFIGURATION_REGISTERr 24862
#define MMU_GENERAL_CONFIGURATION_REGISTER_2r 24863
#define MMU_GLOBALTIMECOUNTERr 24864
#define MMU_GLOBALTIMECOUNTERTRIGGERr 24865
#define MMU_GTIMER_CONFIGURATIONr 24866
#define MMU_GTIMER_TRIGGERr 24867
#define MMU_IDR_DESCRIPTOR_COUNTERr 24868
#define MMU_IDR_PACKET_COUNTERr 24869
#define MMU_INDIRECTCOMMANDr 24870
#define MMU_INDIRECTCOMMANDADDRESSr 24871
#define MMU_INDIRECTCOMMANDDATAINCREMENTr 24872
#define MMU_INDIRECTCOMMANDRDDATA_0r 24873
#define MMU_INDIRECTCOMMANDRDDATA_1r 24874
#define MMU_INDIRECTCOMMANDRDDATA_2r 24875
#define MMU_INDIRECTCOMMANDRDDATA_3r 24876
#define MMU_INDIRECTCOMMANDRDDATA_4r 24877
#define MMU_INDIRECTCOMMANDRDDATA_5r 24878
#define MMU_INDIRECTCOMMANDRDDATA_6r 24879
#define MMU_INDIRECTCOMMANDRDDATA_7r 24880
#define MMU_INDIRECTCOMMANDWRDATA_0r 24881
#define MMU_INDIRECTCOMMANDWRDATA_1r 24882
#define MMU_INDIRECTCOMMANDWRDATA_2r 24883
#define MMU_INDIRECTCOMMANDWRDATA_3r 24884
#define MMU_INDIRECTCOMMANDWRDATA_4r 24885
#define MMU_INDIRECTCOMMANDWRDATA_5r 24886
#define MMU_INDIRECTCOMMANDWRDATA_6r 24887
#define MMU_INDIRECTCOMMANDWRDATA_7r 24888
#define MMU_INDIRECT_COMMANDr 24889
#define MMU_INDIRECT_COMMAND_ADDRESSr 24890
#define MMU_INDIRECT_COMMAND_DATA_INCREMENTr 24891
#define MMU_INDIRECT_COMMAND_RD_DATAr 24892
#define MMU_INDIRECT_COMMAND_WR_DATAr 24893
#define MMU_ING_PARADr 24894
#define MMU_INITIATE_OPP_CRC_ERRr 24895
#define MMU_INTCLRr 24896
#define MMU_INTCTRLr 24897
#define MMU_INTERRUPTMASKREGISTERr 24898
#define MMU_INTERRUPTREGISTERr 24899
#define MMU_INTERRUPT_MASKr 24900
#define MMU_INTERRUPT_MASK_REGISTERr 24901
#define MMU_INTERRUPT_REGISTERr 24902
#define MMU_INTERRUPT_REGISTER_TESTr 24903
#define MMU_INTFO_CONGST_STr 24904
#define MMU_INTRr 24905
#define MMU_INTR_MASKr 24906
#define MMU_INTSTATr 24907
#define MMU_IPCTR_CONFIG_0r 24908
#define MMU_IPCTR_COUNTER1r 24909
#define MMU_IPCTR_COUNTER0_DRESOURCEr 24910
#define MMU_IPCTR_COUNTER1_SNAPr 24911
#define MMU_IPCTR_DROP_TYPEr 24912
#define MMU_IPCTR_ECC_COUNTERSr 24913
#define MMU_IPCTR_ECC_DEBUG_0r 24914
#define MMU_IPCTR_ECC_ERROR_0r 24915
#define MMU_IPCTR_ECC_ERROR_0_MASKr 24916
#define MMU_IPCTR_ECC_STATUS_0r 24917
#define MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr 24918
#define MMU_IPMC_GRP_TBL_ECC_STATUSr 24919
#define MMU_IPMC_VLAN_TBL_ECC_STATUSr 24920
#define MMU_IPT_DATA_FIFO_CONFIGURATION_REGISTERr 24921
#define MMU_IPT_DESCRIPTOR_COUNTERr 24922
#define MMU_IPT_PACKET_COUNTERr 24923
#define MMU_ITE_CFG_ECC_DEBUG_0r 24924
#define MMU_ITE_CFG_ECC_ERROR_0r 24925
#define MMU_ITE_CFG_ECC_ERROR_0_MASKr 24926
#define MMU_ITE_CFG_ECC_STATUS_0r 24927
#define MMU_ITE_CFG_ECC_STATUS_1r 24928
#define MMU_ITE_CTRL_DEBUG_0r 24929
#define MMU_ITE_DEBUG_STATUS_0r 24930
#define MMU_ITE_ECC_COUNTERSr 24931
#define MMU_ITE_EMA_ACCEPT_COUNTr 24932
#define MMU_ITE_EMA_DROP_COUNTr 24933
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r 24934
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r 24935
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r 24936
#define MMU_ITE_EMA_POOL_STATUSr 24937
#define MMU_ITE_EMA_STATUSr 24938
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr 24939
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr 24940
#define MMU_ITE_ERROR_0r 24941
#define MMU_ITE_ERROR_0_MASKr 24942
#define MMU_ITE_PACKET_PTR_STORE_DEBUG_0r 24943
#define MMU_ITE_QMGR_FLL_DEBUG_0r 24944
#define MMU_ITE_QMGR_QLL_DEBUG_0r 24945
#define MMU_ITE_Q_FLUSH_STATUS_0r 24946
#define MMU_ITE_WORK_QUEUE_DEBUG_0r 24947
#define MMU_LLA_PARADr 24948
#define MMU_LLFC_RX_CONFIGr 24949
#define MMU_LLFC_TX_CONFIG_1r 24950
#define MMU_LLFC_TX_CONFIG_2r 24951
#define MMU_LLFC_TX_CONFIG_3r 24952
#define MMU_LLFC_TX_CONFIG_4r 24953
#define MMU_MEM1_CLINKE_ECC_STATUSr 24954
#define MMU_MEM1_CLINKI_ECC_STATUSr 24955
#define MMU_MEM1_CLINK_ECC_COUNTERSr 24956
#define MMU_MEM_FAIL_ADDR_64r 24957
#define MMU_MTRO_CPU_PKT_ECC_STATUSr 24958
#define MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr 24959
#define MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr 24960
#define MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr 24961
#define MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr 24962
#define MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr 24963
#define MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr 24964
#define MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr 24965
#define MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr 24966
#define MMU_OCB_CONFIGURATION_REGISTERr 24967
#define MMU_OVQ_REPL_GROUP_DFTr 24968
#define MMU_OVQ_REPL_GROUP_PDAr 24969
#define MMU_PHY_CALIB_ENr 24970
#define MMU_PKTCNTCOSr 24971
#define MMU_PKTCNTINGr 24972
#define MMU_PKTHDR0_ECC_STATUSr 24973
#define MMU_PKTLENGTH_ECC_STATUSr 24974
#define MMU_PKTLINK_ECC_STATUSr 24975
#define MMU_PKTLMTCOS_LOWERr 24976
#define MMU_PKTLMTCOS_UPPERr 24977
#define MMU_PKTLMTINGr 24978
#define MMU_PORT_TO_LOGIC_PORT_MAPPINGr 24979
#define MMU_PORT_TO_PHY_PORT_MAPPINGr 24980
#define MMU_PP_DBE_CNTr 24981
#define MMU_PP_DBE_LOGr 24982
#define MMU_PP_ECC_CTRLr 24983
#define MMU_PP_SBE_CNTr 24984
#define MMU_PP_SBE_LOGr 24985
#define MMU_PQE_EN_COR_ERR_RPTr 24986
#define MMU_QCN_CNM_CTRL_64r 24987
#define MMU_QCN_CNM_CTRL_0_64r 24988
#define MMU_QCN_CNM_CTRL_1_64r 24989
#define MMU_QCN_CNM_LIMITr 24990
#define MMU_QCN_CPQ_SEQr 24991
#define MMU_QCN_EN_COR_ERR_RPTr 24992
#define MMU_QCN_MEM_DEBUGr 24993
#define MMU_QCN_MEM_TMr 24994
#define MMU_QCN_PARITY_ERRr 24995
#define MMU_QCN_QUEUE_STSr 24996
#define MMU_QSTRUCT_ECC_1B_COUNTERr 24997
#define MMU_QSTRUCT_ECC_2B_COUNTERr 24998
#define MMU_REG_0085r 24999
#define MMU_REG_0086r 25000
#define MMU_REG_0087r 25001
#define MMU_REG_0090r 25002
#define MMU_REG_0091r 25003
#define MMU_REG_0092r 25004
#define MMU_REG_0093r 25005
#define MMU_REG_0102r 25006
#define MMU_REG_0106r 25007
#define MMU_REG_0107r 25008
#define MMU_REG_0108r 25009
#define MMU_REG_00AFr 25010
#define MMU_REG_00B0r 25011
#define MMU_REG_00B1r 25012
#define MMU_REG_00B2r 25013
#define MMU_REG_00B3r 25014
#define MMU_REG_00C1r 25015
#define MMU_REG_00CAr 25016
#define MMU_REG_00CBr 25017
#define MMU_REG_00CCr 25018
#define MMU_REG_00CDr 25019
#define MMU_REG_00CFr 25020
#define MMU_REPL_GRP_TBL_ECC_STATUSr 25021
#define MMU_REPL_HEAD_TBL_ECC_STATUSr 25022
#define MMU_REPL_LIST_TBL_ECC_STATUSr 25023
#define MMU_REPL_MAP_TBL_ECC_STATUSr 25024
#define MMU_REPL_STATE_ERRPTRr 25025
#define MMU_REPL_STATE_MEMDEBUGr 25026
#define MMU_REPL_STATE_TBL_ECC_STATUSr 25027
#define MMU_RQE_FIFO_ECC_STATUSr 25028
#define MMU_RXD_NODST_PKTr 25029
#define MMU_RXD_PKTr 25030
#define MMU_SPARE_REG0r 25031
#define MMU_SPARE_REG1r 25032
#define MMU_STATUSr 25033
#define MMU_TDM_EN_COR_ERR_RPTr 25034
#define MMU_THDI_INTRr 25035
#define MMU_THDI_INTR_MASKr 25036
#define MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr 25037
#define MMU_THDM_DB_DEVICE_BST_STATr 25038
#define MMU_THDM_DB_DEVICE_BYPASSr 25039
#define MMU_THDM_DB_DEVICE_THR_CONFIGr 25040
#define MMU_THDM_DB_EN_COR_ERR_RPTr 25041
#define MMU_THDM_DB_MEMORY_TMr 25042
#define MMU_THDM_DB_POOL_DROP_STATESr 25043
#define MMU_THDM_DB_POOL_MCUC_BST_STATr 25044
#define MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr 25045
#define MMU_THDM_DB_POOL_MC_BST_STATr 25046
#define MMU_THDM_DB_POOL_MC_BST_THRESHOLDr 25047
#define MMU_THDM_DB_POOL_MC_SHARED_COUNTr 25048
#define MMU_THDM_DB_POOL_RED_RESUME_LIMITr 25049
#define MMU_THDM_DB_POOL_RED_SHARED_LIMITr 25050
#define MMU_THDM_DB_POOL_RESUME_LIMITr 25051
#define MMU_THDM_DB_POOL_SHARED_COUNTr 25052
#define MMU_THDM_DB_POOL_SHARED_LIMITr 25053
#define MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr 25054
#define MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr 25055
#define MMU_THDM_DB_PORTSP_BST_THRESHOLDr 25056
#define MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r 25057
#define MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r 25058
#define MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r 25059
#define MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r 25060
#define MMU_THDM_DB_PORTSP_RX_ENABLE0_64r 25061
#define MMU_THDM_DB_PORTSP_RX_ENABLE1_64r 25062
#define MMU_THDM_DB_PORTSP_SHARED_COUNTr 25063
#define MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr 25064
#define MMU_THDM_DB_PORTSP_TOTAL_COUNTr 25065
#define MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r 25066
#define MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r 25067
#define MMU_THDM_DB_QUEUE_E2E_DS_0r 25068
#define MMU_THDM_DB_QUEUE_E2E_DS_1r 25069
#define MMU_THDM_DB_QUEUE_E2E_SPID_0r 25070
#define MMU_THDM_DB_QUEUE_E2E_SPID_1r 25071
#define MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr 25072
#define MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr 25073
#define MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr 25074
#define MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr 25075
#define MMU_THDM_MCQE_DEVICE_BST_STATr 25076
#define MMU_THDM_MCQE_DEVICE_BYPASSr 25077
#define MMU_THDM_MCQE_DEVICE_THR_CONFIGr 25078
#define MMU_THDM_MCQE_EN_COR_ERR_RPTr 25079
#define MMU_THDM_MCQE_MEMORY_TMr 25080
#define MMU_THDM_MCQE_POOL_DROP_STATESr 25081
#define MMU_THDM_MCQE_POOL_MC_BST_STATr 25082
#define MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr 25083
#define MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr 25084
#define MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr 25085
#define MMU_THDM_MCQE_POOL_RESUME_LIMITr 25086
#define MMU_THDM_MCQE_POOL_SHARED_COUNTr 25087
#define MMU_THDM_MCQE_POOL_SHARED_LIMITr 25088
#define MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr 25089
#define MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr 25090
#define MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr 25091
#define MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP0_64r 25092
#define MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP1_64r 25093
#define MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP0_64r 25094
#define MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP1_64r 25095
#define MMU_THDM_MCQE_PORTSP_RX_ENABLE0_64r 25096
#define MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64r 25097
#define MMU_THDM_MCQE_PORTSP_SHARED_COUNTr 25098
#define MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr 25099
#define MMU_THDM_MCQE_PORTSP_TOTAL_COUNTr 25100
#define MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r 25101
#define MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP1_64r 25102
#define MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr 25103
#define MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr 25104
#define MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr 25105
#define MMU_THDR_DB_BST_STATr 25106
#define MMU_THDR_DB_BST_STAT_PRIQr 25107
#define MMU_THDR_DB_BST_STAT_SPr 25108
#define MMU_THDR_DB_BST_THRESHOLD_PRIQr 25109
#define MMU_THDR_DB_BST_THRESHOLD_SPr 25110
#define MMU_THDR_DB_BYPASSr 25111
#define MMU_THDR_DB_CONFIGr 25112
#define MMU_THDR_DB_CONFIG1_PRIQr 25113
#define MMU_THDR_DB_CONFIG_PRIQr 25114
#define MMU_THDR_DB_CONFIG_SPr 25115
#define MMU_THDR_DB_LIMIT_COLOR_PRIQr 25116
#define MMU_THDR_DB_LIMIT_MIN_PRIQr 25117
#define MMU_THDR_DB_MIN_COUNT_PRIQr 25118
#define MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr 25119
#define MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr 25120
#define MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr 25121
#define MMU_THDR_DB_SHARED_COUNT_PRIQr 25122
#define MMU_THDR_DB_SHARED_COUNT_SPr 25123
#define MMU_THDR_DB_SP_SHARED_LIMITr 25124
#define MMU_THDR_DB_STATUS_PRIQr 25125
#define MMU_THDR_DB_STATUS_SPr 25126
#define MMU_THDR_QE_BST_STATr 25127
#define MMU_THDR_QE_BST_STAT_PRIQr 25128
#define MMU_THDR_QE_BST_STAT_SPr 25129
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr 25130
#define MMU_THDR_QE_BST_THRESHOLD_SPr 25131
#define MMU_THDR_QE_BYPASSr 25132
#define MMU_THDR_QE_CONFIGr 25133
#define MMU_THDR_QE_CONFIG1_PRIQr 25134
#define MMU_THDR_QE_CONFIG_PRIQr 25135
#define MMU_THDR_QE_CONFIG_SPr 25136
#define MMU_THDR_QE_DEBUGr 25137
#define MMU_THDR_QE_LIMIT_COLOR_PRIQr 25138
#define MMU_THDR_QE_LIMIT_MIN_PRIQr 25139
#define MMU_THDR_QE_MIN_COUNT_PRIQr 25140
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr 25141
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr 25142
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr 25143
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr 25144
#define MMU_THDR_QE_SHARED_COUNT_PRIQr 25145
#define MMU_THDR_QE_SHARED_COUNT_SPr 25146
#define MMU_THDR_QE_STATUSr 25147
#define MMU_THDR_QE_STATUS_PRIQr 25148
#define MMU_THDR_QE_STATUS_SPr 25149
#define MMU_THDU_EN_COR_ERR_RPTr 25150
#define MMU_TOQ_BP_DEBUG0r 25151
#define MMU_TOQ_BP_DEBUG1r 25152
#define MMU_TOQ_ECC_1B_COUNTERr 25153
#define MMU_TOQ_ECC_2B_COUNTERr 25154
#define MMU_TOQ_EN_COR_ERR_RPTr 25155
#define MMU_TOQ_EOPE_ECC_STATUSr 25156
#define MMU_TOQ_PORT_STATE_ECC_STATUSr 25157
#define MMU_TOQ_QPACK_MODE_ECC_STATUSr 25158
#define MMU_TOQ_STATE_ECC_STATUSr 25159
#define MMU_TOQ_TCACHE_DEBUG0r 25160
#define MMU_TOQ_TCACHE_DEBUG1r 25161
#define MMU_TOQ_TCACHE_DEBUG2r 25162
#define MMU_TOQ_TCACHE_DEBUG3r 25163
#define MMU_TOQ_TCACHE_DEBUG4r 25164
#define MMU_TOQ_TCACHE_DEBUG5r 25165
#define MMU_TOQ_TCACHE_DEBUG6r 25166
#define MMU_TOQ_TCACHE_DEBUG7r 25167
#define MMU_TOQ_TRACE_DEQ_CAPT_0r 25168
#define MMU_TOQ_TRACE_DEQ_CAPT_1r 25169
#define MMU_TOQ_TRACE_DEQ_CAPT_2r 25170
#define MMU_TOQ_TRACE_DEQ_CONTROLr 25171
#define MMU_TOQ_TRACE_DEQ_COUNTERr 25172
#define MMU_TOQ_TRACE_DEQ_MASK_FIELDr 25173
#define MMU_TOQ_TRACE_DEQ_VALUE_FIELDr 25174
#define MMU_TOQ_TRACE_ENQ_CAPT_0r 25175
#define MMU_TOQ_TRACE_ENQ_CAPT_1r 25176
#define MMU_TOQ_TRACE_ENQ_CONTROLr 25177
#define MMU_TOQ_TRACE_ENQ_COUNTERr 25178
#define MMU_TOQ_TRACE_ENQ_MASK_FIELDr 25179
#define MMU_TOQ_TRACE_ENQ_VALUE_FIELDr 25180
#define MMU_TO_LOGIC_PORT_MAPPINGr 25181
#define MMU_TO_PHY_PORT_MAPPINGr 25182
#define MMU_TO_XLP0_E2ECC_STATUSr 25183
#define MMU_TO_XLP1_E2ECC_STATUSr 25184
#define MMU_TO_XLP_BKP_STATUSr 25185
#define MMU_TO_XPORT_BKPr 25186
#define MMU_UPK_ERRLOGr 25187
#define MMU_WRED_CFG_ECC_STATUSr 25188
#define MMU_WRED_PORT_CFG_ECC_STATUSr 25189
#define MMU_WRED_PORT_THD_0_ECC_STATUSr 25190
#define MMU_WRED_PORT_THD_1_ECC_STATUSr 25191
#define MMU_WRED_THD_0_ECC_STATUSr 25192
#define MMU_WRED_THD_1_ECC_STATUSr 25193
#define MMU_XQ_EGRMAXTIMEr 25194
#define MMU_XQ_PARADr 25195
#define MODMAP_CTRLr 25196
#define MODPORT_MAP_EM_PARITY_CONTROLr 25197
#define MODPORT_MAP_EM_PARITY_STATUSr 25198
#define MODPORT_MAP_IM_PARITY_CONTROLr 25199
#define MODPORT_MAP_IM_PARITY_STATUSr 25200
#define MODPORT_MAP_M0_PARITY_STATUS_INTRr 25201
#define MODPORT_MAP_M0_PARITY_STATUS_NACKr 25202
#define MODPORT_MAP_M1_PARITY_STATUS_INTRr 25203
#define MODPORT_MAP_M1_PARITY_STATUS_NACKr 25204
#define MODPORT_MAP_M2_PARITY_STATUS_INTRr 25205
#define MODPORT_MAP_M2_PARITY_STATUS_NACKr 25206
#define MODPORT_MAP_M3_PARITY_STATUS_INTRr 25207
#define MODPORT_MAP_M3_PARITY_STATUS_NACKr 25208
#define MODPORT_MAP_MIRROR_1_PARITY_CONTROLr 25209
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr 25210
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr 25211
#define MODPORT_MAP_MIRROR_PARITY_CONTROLr 25212
#define MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr 25213
#define MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr 25214
#define MODPORT_MAP_SELr 25215
#define MODPORT_MAP_SW_PARITY_CONTROLr 25216
#define MODPORT_MAP_SW_PARITY_STATUSr 25217
#define MODPORT_MAP_SW_PARITY_STATUS_INTRr 25218
#define MODPORT_MAP_SW_PARITY_STATUS_NACKr 25219
#define MOD_FIFO_CNTr 25220
#define MOD_MAP_PARITY_CONTROLr 25221
#define MOD_MAP_PARITY_STATUS_INTRr 25222
#define MOD_MAP_PARITY_STATUS_NACKr 25223
#define MORDRPC_CHID_0r 25224
#define MORDRPC_CHID_1r 25225
#define MORDRPC_CHID_2r 25226
#define MORDRPC_CHID_3r 25227
#define MORDRPC_CHID_4r 25228
#define MORDRPC_CHID_5r 25229
#define MORDRPC_CHID_6r 25230
#define MORDRPC_CHID_7r 25231
#define MORDRPC_CHID_8r 25232
#define MORDRPC_CHID_9r 25233
#define MORDRPC_CHID_10r 25234
#define MORDRPC_CHID_11r 25235
#define MORDRPC_CHID_12r 25236
#define MORDRPC_CHID_13r 25237
#define MORDRPC_CHID_14r 25238
#define MORDRPC_CHID_15r 25239
#define MORDRPC_CHID_16r 25240
#define MORDRPC_CHID_17r 25241
#define MORDRPC_CHID_18r 25242
#define MORDRPC_CHID_19r 25243
#define MORDRPC_CHID_20r 25244
#define MORDRPC_CHID_21r 25245
#define MORDRPC_CHID_22r 25246
#define MORDRPC_CHID_23r 25247
#define MORDRPC_CHID_24r 25248
#define MORDRPC_CHID_25r 25249
#define MORDRPC_CHID_26r 25250
#define MORDRPC_CHID_27r 25251
#define MORDRPC_CHID_28r 25252
#define MORDRPC_CHID_29r 25253
#define MORDRPC_CHID_30r 25254
#define MORDRPC_CHID_31r 25255
#define MORDRPC_CHID_32r 25256
#define MORDRPC_CHID_33r 25257
#define MORDRPC_CHID_34r 25258
#define MORDRPC_CHID_35r 25259
#define MORDRPC_CHID_36r 25260
#define MORDRPC_CHID_37r 25261
#define MORDRPC_CHID_38r 25262
#define MORDRPC_CHID_39r 25263
#define MORDRPC_CHID_40r 25264
#define MORDRPC_CHID_41r 25265
#define MORDRPC_CHID_42r 25266
#define MORDRPC_CHID_43r 25267
#define MORDRPC_CHID_44r 25268
#define MORDRPC_CHID_45r 25269
#define MORDRPC_CHID_46r 25270
#define MORDRPC_CHID_47r 25271
#define MORDRPC_CHID_48r 25272
#define MORDRPC_CHID_49r 25273
#define MORDRPC_CHID_50r 25274
#define MORDRPC_CHID_51r 25275
#define MORDRPC_CHID_52r 25276
#define MORDRPC_CHID_53r 25277
#define MORDRPC_CHID_54r 25278
#define MORDRPC_CHID_55r 25279
#define MORDRPC_CHID_56r 25280
#define MORDRPC_CHID_57r 25281
#define MORDRPC_CHID_58r 25282
#define MORDRPC_CHID_59r 25283
#define MORDRPC_CHID_60r 25284
#define MORDRPC_CHID_61r 25285
#define MORDRPC_CHID_62r 25286
#define MORDRPC_CHID_63r 25287
#define MOTP_CHECKSUM_STATUSr 25288
#define MPLSACTIONPROFILESr 25289
#define MPLSCONTROLWORDr 25290
#define MPLSEXPMAPr 25291
#define MPLSEXPMAPTABLEr 25292
#define MPLSLABELHASIPr 25293
#define MPLSLABELRANGE0HIGHr 25294
#define MPLSLABELRANGE0LOWr 25295
#define MPLSLABELRANGE1HIGHr 25296
#define MPLSLABELRANGE1LOWr 25297
#define MPLSLABELRANGE2HIGHr 25298
#define MPLSLABELRANGE2LOWr 25299
#define MPLSLABELVALUEBOSACTIONINDEXr 25300
#define MPLSLABELVALUECONFIGS0r 25301
#define MPLSLABELVALUECONFIGS1r 25302
#define MPLSLABELVALUECONFIGS2r 25303
#define MPLSLABELVALUECONFIGS3r 25304
#define MPLSLABELVALUECONFIGS4r 25305
#define MPLSLABELVALUECONFIGS5r 25306
#define MPLSLABELVALUECONFIGS6r 25307
#define MPLSLABELVALUECONFIGS7r 25308
#define MPLSLABELVALUECONFIGS8r 25309
#define MPLSLABELVALUECONFIGS9r 25310
#define MPLSLABELVALUECONFIGS10r 25311
#define MPLSLABELVALUECONFIGS11r 25312
#define MPLSLABELVALUECONFIGS12r 25313
#define MPLSLABELVALUECONFIGS13r 25314
#define MPLSLABELVALUECONFIGS14r 25315
#define MPLSLABELVALUECONFIGS15r 25316
#define MPLSLABELVALUENOBOSACTIONINDEXr 25317
#define MPLSLABELVALUEOVERPWEr 25318
#define MPLSPROFILEr 25319
#define MPLSRANGECONFIGS0r 25320
#define MPLSRANGECONFIGS1r 25321
#define MPLSRANGECONFIGS2r 25322
#define MPLS_CAM_DBGCTRL_0r 25323
#define MPLS_ENABLEr 25324
#define MPLS_ENTRY_DBGCTRLr 25325
#define MPLS_ENTRY_DBGCTRL_0r 25326
#define MPLS_ENTRY_DBGCTRL_1r 25327
#define MPLS_ENTRY_DBGCTRL_2r 25328
#define MPLS_ENTRY_DBGCTRL_3r 25329
#define MPLS_ENTRY_DBGCTRL_4r 25330
#define MPLS_ENTRY_DBGCTRL_5r 25331
#define MPLS_ENTRY_DBGCTRL_6r 25332
#define MPLS_ENTRY_DBGCTRL_7r 25333
#define MPLS_ENTRY_HASH_CONTROLr 25334
#define MPLS_ENTRY_PARITY_CONTROLr 25335
#define MPLS_ENTRY_PARITY_STATUSr 25336
#define MPLS_ENTRY_PARITY_STATUS_INTR_0r 25337
#define MPLS_ENTRY_PARITY_STATUS_INTR_1r 25338
#define MPLS_ENTRY_PARITY_STATUS_NACK_0r 25339
#define MPLS_ENTRY_PARITY_STATUS_NACK_1r 25340
#define MPLS_ETHERTYPEr 25341
#define MPLS_EXTENDED_LABEL_LOOKUP_ENABLEr 25342
#define MPLS_IP_NIBBLE_PEEKING_CTRLr 25343
#define MPLS_MEMORY_DBGCTRLr 25344
#define MPLS_MEMORY_DBGCTRL_0r 25345
#define MPLS_MEMORY_DBGCTRL_1r 25346
#define MPLS_SER_CONTROLr 25347
#define MPLS_STATION_CAM_BIST_CONFIGr 25348
#define MPLS_STATION_CAM_BIST_CONTROLr 25349
#define MPLS_STATION_CAM_BIST_DBG_DATAr 25350
#define MPLS_STATION_CAM_BIST_STATUSr 25351
#define MPLS_STATION_CAM_DBGCTRLr 25352
#define MRPSACONFIG2r 25353
#define MRPSALASTIDXr 25354
#define MRPSBCONFIG2r 25355
#define MRPSBLASTIDXr 25356
#define MRPSCONFIG1r 25357
#define MRPSCONFIG3r 25358
#define MSPI_CDRAM_00r 25359
#define MSPI_CDRAM_01r 25360
#define MSPI_CDRAM_02r 25361
#define MSPI_CDRAM_03r 25362
#define MSPI_CDRAM_04r 25363
#define MSPI_CDRAM_05r 25364
#define MSPI_CDRAM_06r 25365
#define MSPI_CDRAM_07r 25366
#define MSPI_CDRAM_08r 25367
#define MSPI_CDRAM_09r 25368
#define MSPI_CDRAM_10r 25369
#define MSPI_CDRAM_11r 25370
#define MSPI_CDRAM_12r 25371
#define MSPI_CDRAM_13r 25372
#define MSPI_CDRAM_14r 25373
#define MSPI_CDRAM_15r 25374
#define MSPI_CPTQPr 25375
#define MSPI_ENDQPr 25376
#define MSPI_NEWQPr 25377
#define MSPI_RXRAM_00r 25378
#define MSPI_RXRAM_01r 25379
#define MSPI_RXRAM_02r 25380
#define MSPI_RXRAM_03r 25381
#define MSPI_RXRAM_04r 25382
#define MSPI_RXRAM_05r 25383
#define MSPI_RXRAM_06r 25384
#define MSPI_RXRAM_07r 25385
#define MSPI_RXRAM_08r 25386
#define MSPI_RXRAM_09r 25387
#define MSPI_RXRAM_10r 25388
#define MSPI_RXRAM_11r 25389
#define MSPI_RXRAM_12r 25390
#define MSPI_RXRAM_13r 25391
#define MSPI_RXRAM_14r 25392
#define MSPI_RXRAM_15r 25393
#define MSPI_RXRAM_16r 25394
#define MSPI_RXRAM_17r 25395
#define MSPI_RXRAM_18r 25396
#define MSPI_RXRAM_19r 25397
#define MSPI_RXRAM_20r 25398
#define MSPI_RXRAM_21r 25399
#define MSPI_RXRAM_22r 25400
#define MSPI_RXRAM_23r 25401
#define MSPI_RXRAM_24r 25402
#define MSPI_RXRAM_25r 25403
#define MSPI_RXRAM_26r 25404
#define MSPI_RXRAM_27r 25405
#define MSPI_RXRAM_28r 25406
#define MSPI_RXRAM_29r 25407
#define MSPI_RXRAM_30r 25408
#define MSPI_RXRAM_31r 25409
#define MSPI_SPCR2r 25410
#define MSPI_SPCR0_LSBr 25411
#define MSPI_SPCR0_MSBr 25412
#define MSPI_SPCR1_LSBr 25413
#define MSPI_SPCR1_MSBr 25414
#define MSPI_STATUSr 25415
#define MSPI_TXRAM_00r 25416
#define MSPI_TXRAM_01r 25417
#define MSPI_TXRAM_02r 25418
#define MSPI_TXRAM_03r 25419
#define MSPI_TXRAM_04r 25420
#define MSPI_TXRAM_05r 25421
#define MSPI_TXRAM_06r 25422
#define MSPI_TXRAM_07r 25423
#define MSPI_TXRAM_08r 25424
#define MSPI_TXRAM_09r 25425
#define MSPI_TXRAM_10r 25426
#define MSPI_TXRAM_11r 25427
#define MSPI_TXRAM_12r 25428
#define MSPI_TXRAM_13r 25429
#define MSPI_TXRAM_14r 25430
#define MSPI_TXRAM_15r 25431
#define MSPI_TXRAM_16r 25432
#define MSPI_TXRAM_17r 25433
#define MSPI_TXRAM_18r 25434
#define MSPI_TXRAM_19r 25435
#define MSPI_TXRAM_20r 25436
#define MSPI_TXRAM_21r 25437
#define MSPI_TXRAM_22r 25438
#define MSPI_TXRAM_23r 25439
#define MSPI_TXRAM_24r 25440
#define MSPI_TXRAM_25r 25441
#define MSPI_TXRAM_26r 25442
#define MSPI_TXRAM_27r 25443
#define MSPI_TXRAM_28r 25444
#define MSPI_TXRAM_29r 25445
#define MSPI_TXRAM_30r 25446
#define MSPI_TXRAM_31r 25447
#define MSW_INTERRUPTMASKREGISTERr 25448
#define MSW_INTERRUPTREGISTERr 25449
#define MTP_COSr 25450
#define MTRI_BUCKET_OVERFLOW_INFOr 25451
#define MTRI_BUCKET_OVERFLOW_INTRr 25452
#define MTRI_BUCKET_OVERFLOW_MASKr 25453
#define MTRI_CONFIGr 25454
#define MTRI_IFGr 25455
#define MTRI_MEMDEBUGr 25456
#define MTRI_PORT_DISCr 25457
#define MTRI_PORT_WARNr 25458
#define MTRI_REFRESH_CONFIGr 25459
#define MTROMEMDEBUG_CONFIG_0_L0r 25460
#define MTROMEMDEBUG_CONFIG_0_L1r 25461
#define MTROMEMDEBUG_CONFIG_0_L2r 25462
#define MTROMEMDEBUG_CONFIG_0_PORTr 25463
#define MTROMEMDEBUG_CONFIG_1_L0r 25464
#define MTROMEMDEBUG_CONFIG_1_L1r 25465
#define MTROMEMDEBUG_CONFIG_1_L2r 25466
#define MTROMEMDEBUG_CONFIG_1_PORTr 25467
#define MTROMEMDEBUG_CONFIG_L0r 25468
#define MTROMEMDEBUG_CONFIG_L1r 25469
#define MTROMEMDEBUG_CONFIG_L2r 25470
#define MTRO_BUCKET_OVERFLOW_INFOr 25471
#define MTRO_BUCKET_OVERFLOW_INTRr 25472
#define MTRO_BUCKET_OVERFLOW_MASKr 25473
#define MTRO_CONFIGr 25474
#define MTRO_PG_METEREDr 25475
#define MTRO_PORT_METEREDr 25476
#define MTRO_REFRESH_CONFIGr 25477
#define MTRO_REFRESH_STATUSr 25478
#define MTRO_SHAPE_MAXMASKr 25479
#define MTRO_SHAPE_MINMASKr 25480
#define MTRPABUBBLECNTr 25481
#define MTRPACBLCNTr 25482
#define MTRPAEBLCNTr 25483
#define MTRPASTATSCFGr 25484
#define MTRPBBUBBLECNTr 25485
#define MTRPBCBLCNTr 25486
#define MTRPBEBLCNTr 25487
#define MTRPBSTATSCFGr 25488
#define MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEAr 25489
#define MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEBr 25490
#define MULTICASTPACKETHEADERSHIMLAYERTRANSLATIONr 25491
#define MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr 25492
#define MULTICAST_LINK_UPr 25493
#define MULTIPASS_LOOPBACK_BITMAP_64r 25494
#define MVR_PTR_MEM_DEBUGr 25495
#define MYARPIP1r 25496
#define MYARPIP2r 25497
#define MYBMACUCLSBBITMAP_0r 25498
#define MYBMACUCLSBBITMAP_1r 25499
#define MYBMACUCLSBBITMAP_2r 25500
#define MYBMACUCLSBBITMAP_3r 25501
#define MYBMACUCMSBCONFIGr 25502
#define MYMACMSBCONFIGr 25503
#define MY_STATION_CAM_BIST_CONFIGr 25504
#define MY_STATION_CAM_BIST_CONTROLr 25505
#define MY_STATION_CAM_BIST_DBG_DATAr 25506
#define MY_STATION_CAM_BIST_STATUSr 25507
#define MY_STATION_CAM_DBGCTRLr 25508
#define MY_STATION_DATA_PARITY_CONTROLr 25509
#define MY_STATION_DATA_PARITY_STATUS_INTRr 25510
#define MY_STATION_DATA_PARITY_STATUS_NACKr 25511
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr 25512
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr 25513
#define MY_TRILL_NICKNAMEr 25514
#define N2NT_00r 25515
#define N2NT_01r 25516
#define N2NT_02r 25517
#define N2NT_03r 25518
#define N2NT_04r 25519
#define N2NT_05r 25520
#define N2NT_06r 25521
#define N2NT_07r 25522
#define N2NT_08r 25523
#define N2NT_09r 25524
#define N2NT_10r 25525
#define N2NT_11r 25526
#define N2NT_12r 25527
#define N2NT_13r 25528
#define N2NT_14r 25529
#define N2NT_15r 25530
#define NAND_BLOCK_ERASE_COMPLETEr 25531
#define NAND_COPY_BACK_COMPLETEr 25532
#define NAND_DIRECT_READ_RD_MISSr 25533
#define NAND_ECC_MIPS_CORRr 25534
#define NAND_ECC_MIPS_UNCORRr 25535
#define NAND_IDM_IDM_ERROR_LOG_ADDR_LSBr 25536
#define NAND_IDM_IDM_ERROR_LOG_COMPLETEr 25537
#define NAND_IDM_IDM_ERROR_LOG_CONTROLr 25538
#define NAND_IDM_IDM_ERROR_LOG_FLAGSr 25539
#define NAND_IDM_IDM_ERROR_LOG_IDr 25540
#define NAND_IDM_IDM_ERROR_LOG_STATUSr 25541
#define NAND_IDM_IDM_INTERRUPT_STATUSr 25542
#define NAND_IDM_IDM_IO_CONTROL_DIRECTr 25543
#define NAND_IDM_IDM_IO_STATUSr 25544
#define NAND_IDM_IDM_RESET_CONTROLr 25545
#define NAND_IDM_IDM_RESET_READ_IDr 25546
#define NAND_IDM_IDM_RESET_STATUSr 25547
#define NAND_IDM_IDM_RESET_WRITE_IDr 25548
#define NAND_NAND_FLASH_ACC_CONTROL_CS0r 25549
#define NAND_NAND_FLASH_ACC_CONTROL_CS1r 25550
#define NAND_NAND_FLASH_BLK_WR_PROTECTr 25551
#define NAND_NAND_FLASH_BLOCK_ERASE_ADDRr 25552
#define NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr 25553
#define NAND_NAND_FLASH_BLOCK_LOCK_STATUSr 25554
#define NAND_NAND_FLASH_CMD_ADDRESSr 25555
#define NAND_NAND_FLASH_CMD_END_ADDRESSr 25556
#define NAND_NAND_FLASH_CMD_EXT_ADDRESSr 25557
#define NAND_NAND_FLASH_CMD_STARTr 25558
#define NAND_NAND_FLASH_CONFIG_CS0r 25559
#define NAND_NAND_FLASH_CONFIG_CS1r 25560
#define NAND_NAND_FLASH_COPY_BACK_ADDRr 25561
#define NAND_NAND_FLASH_COPY_BACK_EXT_ADDRr 25562
#define NAND_NAND_FLASH_CORR_ERROR_COUNTr 25563
#define NAND_NAND_FLASH_CORR_STAT_THRESHOLDr 25564
#define NAND_NAND_FLASH_CS_NAND_SELECTr 25565
#define NAND_NAND_FLASH_CS_NAND_XORr 25566
#define NAND_NAND_FLASH_ECC_CORR_ADDRr 25567
#define NAND_NAND_FLASH_ECC_CORR_EXT_ADDRr 25568
#define NAND_NAND_FLASH_ECC_UNC_ADDRr 25569
#define NAND_NAND_FLASH_ECC_UNC_EXT_ADDRr 25570
#define NAND_NAND_FLASH_FLASH_CACHE0r 25571
#define NAND_NAND_FLASH_FLASH_CACHE1r 25572
#define NAND_NAND_FLASH_FLASH_CACHE2r 25573
#define NAND_NAND_FLASH_FLASH_CACHE3r 25574
#define NAND_NAND_FLASH_FLASH_CACHE4r 25575
#define NAND_NAND_FLASH_FLASH_CACHE5r 25576
#define NAND_NAND_FLASH_FLASH_CACHE6r 25577
#define NAND_NAND_FLASH_FLASH_CACHE7r 25578
#define NAND_NAND_FLASH_FLASH_CACHE8r 25579
#define NAND_NAND_FLASH_FLASH_CACHE9r 25580
#define NAND_NAND_FLASH_FLASH_CACHE10r 25581
#define NAND_NAND_FLASH_FLASH_CACHE11r 25582
#define NAND_NAND_FLASH_FLASH_CACHE12r 25583
#define NAND_NAND_FLASH_FLASH_CACHE13r 25584
#define NAND_NAND_FLASH_FLASH_CACHE14r 25585
#define NAND_NAND_FLASH_FLASH_CACHE15r 25586
#define NAND_NAND_FLASH_FLASH_CACHE16r 25587
#define NAND_NAND_FLASH_FLASH_CACHE17r 25588
#define NAND_NAND_FLASH_FLASH_CACHE18r 25589
#define NAND_NAND_FLASH_FLASH_CACHE19r 25590
#define NAND_NAND_FLASH_FLASH_CACHE20r 25591
#define NAND_NAND_FLASH_FLASH_CACHE21r 25592
#define NAND_NAND_FLASH_FLASH_CACHE22r 25593
#define NAND_NAND_FLASH_FLASH_CACHE23r 25594
#define NAND_NAND_FLASH_FLASH_CACHE24r 25595
#define NAND_NAND_FLASH_FLASH_CACHE25r 25596
#define NAND_NAND_FLASH_FLASH_CACHE26r 25597
#define NAND_NAND_FLASH_FLASH_CACHE27r 25598
#define NAND_NAND_FLASH_FLASH_CACHE28r 25599
#define NAND_NAND_FLASH_FLASH_CACHE29r 25600
#define NAND_NAND_FLASH_FLASH_CACHE30r 25601
#define NAND_NAND_FLASH_FLASH_CACHE31r 25602
#define NAND_NAND_FLASH_FLASH_CACHE32r 25603
#define NAND_NAND_FLASH_FLASH_CACHE33r 25604
#define NAND_NAND_FLASH_FLASH_CACHE34r 25605
#define NAND_NAND_FLASH_FLASH_CACHE35r 25606
#define NAND_NAND_FLASH_FLASH_CACHE36r 25607
#define NAND_NAND_FLASH_FLASH_CACHE37r 25608
#define NAND_NAND_FLASH_FLASH_CACHE38r 25609
#define NAND_NAND_FLASH_FLASH_CACHE39r 25610
#define NAND_NAND_FLASH_FLASH_CACHE40r 25611
#define NAND_NAND_FLASH_FLASH_CACHE41r 25612
#define NAND_NAND_FLASH_FLASH_CACHE42r 25613
#define NAND_NAND_FLASH_FLASH_CACHE43r 25614
#define NAND_NAND_FLASH_FLASH_CACHE44r 25615
#define NAND_NAND_FLASH_FLASH_CACHE45r 25616
#define NAND_NAND_FLASH_FLASH_CACHE46r 25617
#define NAND_NAND_FLASH_FLASH_CACHE47r 25618
#define NAND_NAND_FLASH_FLASH_CACHE48r 25619
#define NAND_NAND_FLASH_FLASH_CACHE49r 25620
#define NAND_NAND_FLASH_FLASH_CACHE50r 25621
#define NAND_NAND_FLASH_FLASH_CACHE51r 25622
#define NAND_NAND_FLASH_FLASH_CACHE52r 25623
#define NAND_NAND_FLASH_FLASH_CACHE53r 25624
#define NAND_NAND_FLASH_FLASH_CACHE54r 25625
#define NAND_NAND_FLASH_FLASH_CACHE55r 25626
#define NAND_NAND_FLASH_FLASH_CACHE56r 25627
#define NAND_NAND_FLASH_FLASH_CACHE57r 25628
#define NAND_NAND_FLASH_FLASH_CACHE58r 25629
#define NAND_NAND_FLASH_FLASH_CACHE59r 25630
#define NAND_NAND_FLASH_FLASH_CACHE60r 25631
#define NAND_NAND_FLASH_FLASH_CACHE61r 25632
#define NAND_NAND_FLASH_FLASH_CACHE62r 25633
#define NAND_NAND_FLASH_FLASH_CACHE63r 25634
#define NAND_NAND_FLASH_FLASH_CACHE64r 25635
#define NAND_NAND_FLASH_FLASH_CACHE65r 25636
#define NAND_NAND_FLASH_FLASH_CACHE66r 25637
#define NAND_NAND_FLASH_FLASH_CACHE67r 25638
#define NAND_NAND_FLASH_FLASH_CACHE68r 25639
#define NAND_NAND_FLASH_FLASH_CACHE69r 25640
#define NAND_NAND_FLASH_FLASH_CACHE70r 25641
#define NAND_NAND_FLASH_FLASH_CACHE71r 25642
#define NAND_NAND_FLASH_FLASH_CACHE72r 25643
#define NAND_NAND_FLASH_FLASH_CACHE73r 25644
#define NAND_NAND_FLASH_FLASH_CACHE74r 25645
#define NAND_NAND_FLASH_FLASH_CACHE75r 25646
#define NAND_NAND_FLASH_FLASH_CACHE76r 25647
#define NAND_NAND_FLASH_FLASH_CACHE77r 25648
#define NAND_NAND_FLASH_FLASH_CACHE78r 25649
#define NAND_NAND_FLASH_FLASH_CACHE79r 25650
#define NAND_NAND_FLASH_FLASH_CACHE80r 25651
#define NAND_NAND_FLASH_FLASH_CACHE81r 25652
#define NAND_NAND_FLASH_FLASH_CACHE82r 25653
#define NAND_NAND_FLASH_FLASH_CACHE83r 25654
#define NAND_NAND_FLASH_FLASH_CACHE84r 25655
#define NAND_NAND_FLASH_FLASH_CACHE85r 25656
#define NAND_NAND_FLASH_FLASH_CACHE86r 25657
#define NAND_NAND_FLASH_FLASH_CACHE87r 25658
#define NAND_NAND_FLASH_FLASH_CACHE88r 25659
#define NAND_NAND_FLASH_FLASH_CACHE89r 25660
#define NAND_NAND_FLASH_FLASH_CACHE90r 25661
#define NAND_NAND_FLASH_FLASH_CACHE91r 25662
#define NAND_NAND_FLASH_FLASH_CACHE92r 25663
#define NAND_NAND_FLASH_FLASH_CACHE93r 25664
#define NAND_NAND_FLASH_FLASH_CACHE94r 25665
#define NAND_NAND_FLASH_FLASH_CACHE95r 25666
#define NAND_NAND_FLASH_FLASH_CACHE96r 25667
#define NAND_NAND_FLASH_FLASH_CACHE97r 25668
#define NAND_NAND_FLASH_FLASH_CACHE98r 25669
#define NAND_NAND_FLASH_FLASH_CACHE99r 25670
#define NAND_NAND_FLASH_FLASH_CACHE100r 25671
#define NAND_NAND_FLASH_FLASH_CACHE101r 25672
#define NAND_NAND_FLASH_FLASH_CACHE102r 25673
#define NAND_NAND_FLASH_FLASH_CACHE103r 25674
#define NAND_NAND_FLASH_FLASH_CACHE104r 25675
#define NAND_NAND_FLASH_FLASH_CACHE105r 25676
#define NAND_NAND_FLASH_FLASH_CACHE106r 25677
#define NAND_NAND_FLASH_FLASH_CACHE107r 25678
#define NAND_NAND_FLASH_FLASH_CACHE108r 25679
#define NAND_NAND_FLASH_FLASH_CACHE109r 25680
#define NAND_NAND_FLASH_FLASH_CACHE110r 25681
#define NAND_NAND_FLASH_FLASH_CACHE111r 25682
#define NAND_NAND_FLASH_FLASH_CACHE112r 25683
#define NAND_NAND_FLASH_FLASH_CACHE113r 25684
#define NAND_NAND_FLASH_FLASH_CACHE114r 25685
#define NAND_NAND_FLASH_FLASH_CACHE115r 25686
#define NAND_NAND_FLASH_FLASH_CACHE116r 25687
#define NAND_NAND_FLASH_FLASH_CACHE117r 25688
#define NAND_NAND_FLASH_FLASH_CACHE118r 25689
#define NAND_NAND_FLASH_FLASH_CACHE119r 25690
#define NAND_NAND_FLASH_FLASH_CACHE120r 25691
#define NAND_NAND_FLASH_FLASH_CACHE121r 25692
#define NAND_NAND_FLASH_FLASH_CACHE122r 25693
#define NAND_NAND_FLASH_FLASH_CACHE123r 25694
#define NAND_NAND_FLASH_FLASH_CACHE124r 25695
#define NAND_NAND_FLASH_FLASH_CACHE125r 25696
#define NAND_NAND_FLASH_FLASH_CACHE126r 25697
#define NAND_NAND_FLASH_FLASH_CACHE127r 25698
#define NAND_NAND_FLASH_FLASH_DEVICE_IDr 25699
#define NAND_NAND_FLASH_FLASH_DEVICE_ID_EXTr 25700
#define NAND_NAND_FLASH_FLASH_READ_ADDRr 25701
#define NAND_NAND_FLASH_FLASH_READ_EXT_ADDRr 25702
#define NAND_NAND_FLASH_INIT_STATUSr 25703
#define NAND_NAND_FLASH_INTFC_STATUSr 25704
#define NAND_NAND_FLASH_INV_READ_ADDRr 25705
#define NAND_NAND_FLASH_INV_READ_EXT_ADDRr 25706
#define NAND_NAND_FLASH_LL_OPr 25707
#define NAND_NAND_FLASH_LL_RDDATAr 25708
#define NAND_NAND_FLASH_MPLANE_BASE_ADDRESSr 25709
#define NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESSr 25710
#define NAND_NAND_FLASH_MULTIPLANE_CTRLr 25711
#define NAND_NAND_FLASH_MULTIPLANE_OPCODES_1r 25712
#define NAND_NAND_FLASH_MULTIPLANE_OPCODES_2r 25713
#define NAND_NAND_FLASH_ONFI_DEBUG_DATAr 25714
#define NAND_NAND_FLASH_ONFI_STATUSr 25715
#define NAND_NAND_FLASH_PROGRAM_PAGE_ADDRr 25716
#define NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDRr 25717
#define NAND_NAND_FLASH_READ_ERROR_COUNTr 25718
#define NAND_NAND_FLASH_REVISIONr 25719
#define NAND_NAND_FLASH_SEMAPHOREr 25720
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0r 25721
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4r 25722
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8r 25723
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10r 25724
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14r 25725
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18r 25726
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20r 25727
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24r 25728
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28r 25729
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30r 25730
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34r 25731
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38r 25732
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1Cr 25733
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2Cr 25734
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3Cr 25735
#define NAND_NAND_FLASH_SPARE_AREA_READ_OFS_Cr 25736
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0r 25737
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4r 25738
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8r 25739
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10r 25740
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14r 25741
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18r 25742
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20r 25743
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24r 25744
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28r 25745
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30r 25746
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34r 25747
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38r 25748
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1Cr 25749
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2Cr 25750
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3Cr 25751
#define NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_Cr 25752
#define NAND_NAND_FLASH_TIMING_1_CS0r 25753
#define NAND_NAND_FLASH_TIMING_1_CS1r 25754
#define NAND_NAND_FLASH_TIMING_2_CS0r 25755
#define NAND_NAND_FLASH_TIMING_2_CS1r 25756
#define NAND_NAND_FLASH_UNCORR_ERROR_COUNTr 25757
#define NAND_NAND_RB_Br 25758
#define NAND_PROGRAM_PAGE_COMPLETEr 25759
#define NAND_RO_CTLR_READYr 25760
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKREGISTERr 25761
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTREGISTERr 25762
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKREGISTERr 25763
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTREGISTERr 25764
#define NBI_BIST_CONTEXTS_MASKr 25765
#define NBI_BIST_ERROR_GENERATORr 25766
#define NBI_BIST_EVENTS_GENERATORr 25767
#define NBI_BIST_EVENTS_STATUSr 25768
#define NBI_BIST_FLOW_FIRST_DESCRIPTORr 25769
#define NBI_BIST_FLOW__SECOND_DESCRIPTORr 25770
#define NBI_BIST_GENERAL_CONFIGURATIONr 25771
#define NBI_BIST_RX_COUNTERS_1r 25772
#define NBI_BIST_RX_COUNTERS_2r 25773
#define NBI_BIST_RX_COUNTERS_3r 25774
#define NBI_BIST_RX_FLOW_COUNTERr 25775
#define NBI_BIST_RX_OK_BURSTS_COUNTERr 25776
#define NBI_BIST_RX_SHAPERr 25777
#define NBI_BIST_SEEDr 25778
#define NBI_BIST_STATUSr 25779
#define NBI_BIST_TX_ADDITIONAL_COUNTERr 25780
#define NBI_BIST_TX_BURSTS_COUNTERr 25781
#define NBI_BIST_TX_BURSTS_THRESHOLDr 25782
#define NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLDr 25783
#define NBI_CRC_32_LANE_ERR_INDICATIONr 25784
#define NBI_CRC_32_LANE_VALID_INDICATIONr 25785
#define NBI_ECC_1B_ERR_CNTr 25786
#define NBI_ECC_2B_ERR_CNTr 25787
#define NBI_ECC_ERR_1B_MONITOR_MEM_MASKr 25788
#define NBI_ECC_ERR_2B_MONITOR_MEM_MASKr 25789
#define NBI_ECC_INTERRUPT_MASK_REGISTERr 25790
#define NBI_ECC_INTERRUPT_REGISTERr 25791
#define NBI_ECC_INTERRUPT_REGISTER_TESTr 25792
#define NBI_ELK_CFGr 25793
#define NBI_ELK_CFG_ON_ILKN_PORT_10r 25794
#define NBI_ENABLE_INTERLAKENr 25795
#define NBI_ERROR_INITIATION_DATAr 25796
#define NBI_FC_BISTr 25797
#define NBI_FC_CHOOSE_PORT_FOR_PFCr 25798
#define NBI_FC_GEN_SAFC_REFRESH_TIMERr 25799
#define NBI_FC_ILKNr 25800
#define NBI_FC_ILKN_RX_0_CHFC_FORCEr 25801
#define NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAWr 25802
#define NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAWr 25803
#define NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROCr 25804
#define NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASKr 25805
#define NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNTr 25806
#define NBI_FC_ILKN_RX_1_CHFC_FORCEr 25807
#define NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAWr 25808
#define NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAWr 25809
#define NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROCr 25810
#define NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASKr 25811
#define NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNTr 25812
#define NBI_FC_ILKN_RX_CHFC_CAL_LENr 25813
#define NBI_FC_ILKN_TX_0_GEN_CHFC_FORCEr 25814
#define NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKr 25815
#define NBI_FC_ILKN_TX_0_GEN_CHFC_ROCr 25816
#define NBI_FC_ILKN_TX_0_GEN_LLFC_CNTr 25817
#define NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNTr 25818
#define NBI_FC_ILKN_TX_1_GEN_CHFC_FORCEr 25819
#define NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKr 25820
#define NBI_FC_ILKN_TX_1_GEN_CHFC_ROCr 25821
#define NBI_FC_ILKN_TX_1_GEN_LLFC_CNTr 25822
#define NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNTr 25823
#define NBI_FC_LLFC_STOP_TX_FORCEr 25824
#define NBI_FC_LLFC_STOP_TX_FROM_CFC_MASKr 25825
#define NBI_FC_MASK_FC_WHEN_LINK_FAILr 25826
#define NBI_FC_PFC_CFGr 25827
#define NBI_FC_PFC_DEBUG_INDICATIONSr 25828
#define NBI_FC_PFC_MLF_MASKr 25829
#define NBI_FC_PFC_RX_BITMAP_TYPE_Ar 25830
#define NBI_FC_PFC_RX_BITMAP_TYPE_Br 25831
#define NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORTr 25832
#define NBI_FC_PFC_TX_BITMAP_TYPE_Ar 25833
#define NBI_FC_PFC_TX_BITMAP_TYPE_Br 25834
#define NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORTr 25835
#define NBI_FC_RESETr 25836
#define NBI_FC_RTM_CONFIGr 25837
#define NBI_FC_RTM_TIMERr 25838
#define NBI_FC_RX_GEN_LLFC_FROM_MLFr 25839
#define NBI_FC_RX_GEN_PFC_FROM_MLFr 25840
#define NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITSr 25841
#define NBI_FC_RX_MUBITS_TO_CFCr 25842
#define NBI_FC_TX_GEN_LLFC_FORCEr 25843
#define NBI_FC_TX_GEN_LLFC_FROM_CFCr 25844
#define NBI_FC_TX_GEN_LLFC_FROM_CFC_MASKr 25845
#define NBI_FC_TX_GEN_LLFC_FROM_MLF_MASKr 25846
#define NBI_FC_TX_GEN_LLFC_FROM_NPM_MASKr 25847
#define NBI_FC_TX_GEN_LLFC_TO_XMALr 25848
#define NBI_FC_TX_GEN_PFC_FORCEr 25849
#define NBI_FC_TX_LLFC_STOP_TX_FROM_CFCr 25850
#define NBI_FC_TX_LLFC_STOP_TX_TO_XMALr 25851
#define NBI_FC_TX_LOW_PASS_FILTERr 25852
#define NBI_FC_TX_MUBITS_FROM_CFCr 25853
#define NBI_FIFO_STATUS_HISTOGRAM_PORTSr 25854
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0r 25855
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1r 25856
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2r 25857
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3r 25858
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_0_THr 25859
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0r 25860
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1r 25861
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2r 25862
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3r 25863
#define NBI_FIFO_STATUS_HISTOGRAM_PORT_1_THr 25864
#define NBI_FIFO_WRITE_POINTER_MLF_SELECTr 25865
#define NBI_FIFO_WRITE_POINTER_RESULTr 25866
#define NBI_GTIMERCONFIGURATIONr 25867
#define NBI_GTIMERTRIGGERr 25868
#define NBI_GTIMER_CONFIGURATIONr 25869
#define NBI_GTIMER_TRIGGERr 25870
#define NBI_HRF_RX_CONTROLLER_CONFIG_1r 25871
#define NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCYr 25872
#define NBI_HRF_RX_CONTROLLER_STATUSr 25873
#define NBI_HRF_TX_CONTROLLER_CONFIGr 25874
#define NBI_HRF_TX_CONTROLLER_STATUSr 25875
#define NBI_HRF_TX_MLF_MAX_OCCUPANCYr 25876
#define NBI_ILKN_0_MULTIPLE_USE_BITSr 25877
#define NBI_ILKN_0_RETRANS_SEQ_AT_DISCr 25878
#define NBI_ILKN_1_MULTIPLE_USE_BITSr 25879
#define NBI_ILKN_1_RETRANS_SEQ_AT_DISCr 25880
#define NBI_ILKN_DEBUG_CONFIGr 25881
#define NBI_ILKN_DEBUG_STATUSr 25882
#define NBI_ILKN_INTERRUPT_MASK_REGISTERr 25883
#define NBI_ILKN_INTERRUPT_REGISTERr 25884
#define NBI_ILKN_INTERRUPT_REGISTER_TESTr 25885
#define NBI_ILKN_INVERT_POLARITY_SIGNALSr 25886
#define NBI_ILKN_MULTIPLE_USE_BITS_STATUSr 25887
#define NBI_ILKN_RESETr 25888
#define NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIGr 25889
#define NBI_ILKN_RX_0_RETRANSMIT_CONFIGr 25890
#define NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERSr 25891
#define NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATIONr 25892
#define NBI_ILKN_RX_1_RETRANSMIT_CONFIGr 25893
#define NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERSr 25894
#define NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATIONr 25895
#define NBI_ILKN_RX_FORCE_RESYNCr 25896
#define NBI_ILKN_RX_LANES_RESETr 25897
#define NBI_ILKN_TX_0_RETRANSMIT_CONFIGr 25898
#define NBI_ILKN_TX_1_RETRANSMIT_CONFIGr 25899
#define NBI_ILKN_TX_LANES_RESETr 25900
#define NBI_INDIRECTCOMMANDr 25901
#define NBI_INDIRECTCOMMANDADDRESSr 25902
#define NBI_INDIRECTCOMMANDDATAINCREMENTr 25903
#define NBI_INDIRECTCOMMANDRDDATA_0r 25904
#define NBI_INDIRECTCOMMANDRDDATA_1r 25905
#define NBI_INDIRECTCOMMANDWRDATA_0r 25906
#define NBI_INDIRECTCOMMANDWRDATA_1r 25907
#define NBI_INDIRECT_COMMANDr 25908
#define NBI_INDIRECT_COMMAND_ADDRESSr 25909
#define NBI_INDIRECT_COMMAND_DATA_INCREMENTr 25910
#define NBI_INDIRECT_COMMAND_RD_DATAr 25911
#define NBI_INDIRECT_COMMAND_WR_DATAr 25912
#define NBI_INDIRECT_WR_MASKr 25913
#define NBI_INITIATE_1B_ECC_ERRORSr 25914
#define NBI_INITIATE_2B_ECC_ERRORSr 25915
#define NBI_INITIATE_PARITY_ERRORSr 25916
#define NBI_INTERRUPTMASKREGISTERr 25917
#define NBI_INTERRUPTREGISTERr 25918
#define NBI_INTERRUPT_MASK_REGISTERr 25919
#define NBI_INTERRUPT_REGISTERr 25920
#define NBI_INTERRUPT_REGISTER_TESTr 25921
#define NBI_IRE_SHAPER_CNTr 25922
#define NBI_LANE_BAD_FRAMING_LAYER_ERRr 25923
#define NBI_LANE_FRAMING_ERRr 25924
#define NBI_LANE_META_FRAME_LENGTH_ERRr 25925
#define NBI_LANE_META_FRAME_REPEAT_ERRr 25926
#define NBI_LANE_META_FRAME_SYNC_WORD_ERRr 25927
#define NBI_LANE_SCRAMBLER_STATE_ERRr 25928
#define NBI_LANE_SYNCHRONIZATION_ACHIEVEDr 25929
#define NBI_LANE_SYNCHRONIZATION_ERRr 25930
#define NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVEDr 25931
#define NBI_LAST_RECEIVED_CONTROLSr 25932
#define NBI_LAST_RECEIVED_DATAr 25933
#define NBI_LAST_SENT_CONTROLSr 25934
#define NBI_LAST_SENT_DATAr 25935
#define NBI_LINK_ACTIVEr 25936
#define NBI_LINK_PARTNER_INTERFACE_STATUSr 25937
#define NBI_LINK_PARTNER_LANES_STATUSr 25938
#define NBI_LINK_PARTNER_LANES_STATUS_FROM_OOBr 25939
#define NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr 25940
#define NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr 25941
#define NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr 25942
#define NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATHr 25943
#define NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr 25944
#define NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr 25945
#define NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr 25946
#define NBI_NIF_CONNECT_XLP_1_TO_NBIr 25947
#define NBI_NIF_PORTS_CFGr 25948
#define NBI_NIF_STATISTIC_DUPLICATE_ENABLEr 25949
#define NBI_NIF_WC_CFGr 25950
#define NBI_NIF_WC_RX_SEQ_DONEr 25951
#define NBI_NIF_WC_TX_PLL_OVERRIDEr 25952
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r 25953
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r 25954
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r 25955
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r 25956
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r 25957
#define NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r 25958
#define NBI_PARITY_ERR_CNTr 25959
#define NBI_PARITY_ERR_MONITOR_MEM_MASKr 25960
#define NBI_PORTS_INDICATIONSr 25961
#define NBI_PORT_EEE_LPI_RX_STATEr 25962
#define NBI_PORT_EEE_LPI_TX_STATEr 25963
#define NBI_PORT_METER_ADD_CFG_RXr 25964
#define NBI_PORT_METER_MASK_FOR_LLFCr 25965
#define NBI_PORT_METER_PORTS_RSTNr 25966
#define NBI_PORT_METER_RSTNr 25967
#define NBI_PORT_METER_THRESHOLDS_CFGr 25968
#define NBI_RECEIVED_RETRANSMIT_DEBUGr 25969
#define NBI_REG_0085r 25970
#define NBI_REG_0091r 25971
#define NBI_REG_0092r 25972
#define NBI_REG_0093r 25973
#define NBI_REG_00AFr 25974
#define NBI_REG_00B0r 25975
#define NBI_REG_00B1r 25976
#define NBI_REG_00B2r 25977
#define NBI_REG_00B3r 25978
#define NBI_REG_00B4r 25979
#define NBI_REG_00B5r 25980
#define NBI_REG_00B6r 25981
#define NBI_REG_00B7r 25982
#define NBI_REG_00BCr 25983
#define NBI_REG_00BDr 25984
#define NBI_REG_00BEr 25985
#define NBI_REG_00BFr 25986
#define NBI_REG_00CFr 25987
#define NBI_RESET_NBI_WITHOUT_ILKN_PORTSr 25988
#define NBI_RX_0_ILKN_CONTROLr 25989
#define NBI_RX_1_ILKN_CONTROLr 25990
#define NBI_RX_ELK_BURSTS_CNTr 25991
#define NBI_RX_ELK_ERR_BURSTS_CNTr 25992
#define NBI_RX_ELK_OCTETS_CNTr 25993
#define NBI_RX_ELK_STATUSr 25994
#define NBI_RX_ELK_THROWN_BURSTS_CNTr 25995
#define NBI_RX_ILKN_0_BURST_ERR_CNTr 25996
#define NBI_RX_ILKN_0_CRC_24_ERR_CNTr 25997
#define NBI_RX_ILKN_0_MISALIGNED_CNTr 25998
#define NBI_RX_ILKN_0_MISS_EOP_ERR_CNTr 25999
#define NBI_RX_ILKN_0_MISS_SOP_ERR_CNTr 26000
#define NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNTr 26001
#define NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTr 26002
#define NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTr 26003
#define NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTr 26004
#define NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNTr 26005
#define NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNTr 26006
#define NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTr 26007
#define NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTr 26008
#define NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNTr 26009
#define NBI_RX_ILKN_1_BURST_ERR_CNTr 26010
#define NBI_RX_ILKN_1_CRC_24_ERR_CNTr 26011
#define NBI_RX_ILKN_1_MISALIGNED_CNTr 26012
#define NBI_RX_ILKN_1_MISS_EOP_ERR_CNTr 26013
#define NBI_RX_ILKN_1_MISS_SOP_ERR_CNTr 26014
#define NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNTr 26015
#define NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTr 26016
#define NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTr 26017
#define NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTr 26018
#define NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNTr 26019
#define NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNTr 26020
#define NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTr 26021
#define NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTr 26022
#define NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNTr 26023
#define NBI_RX_ILKN_CRC_32_ERR_CNTr 26024
#define NBI_RX_ILKN_STATUSr 26025
#define NBI_RX_ILKN_STATUS_PARITY_ERRORr 26026
#define NBI_RX_MLF_CONFIGr 26027
#define NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr 26028
#define NBI_RX_MLF_MAX_OCCUPANCYr 26029
#define NBI_RX_MLF_MAX_OCCUPANCY_1r 26030
#define NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr 26031
#define NBI_RX_MLF_RESET_PORTSr 26032
#define NBI_RX_MLF_STATUSr 26033
#define NBI_RX_MLF_STATUS_1r 26034
#define NBI_RX_NUM_RUNTSr 26035
#define NBI_RX_NUM_THROWN_EOPS_COUNTERr 26036
#define NBI_RX_PORT_OVF_PORTr 26037
#define NBI_RX_REQUEST_HIGH_ENABLEr 26038
#define NBI_RX_REQUEST_LOW_ENABLEr 26039
#define NBI_RX_ROUND_ROBIN_REQr 26040
#define NBI_SBUS_BROADCAST_IDr 26041
#define NBI_SBUS_LAST_IN_CHAINr 26042
#define NBI_STATISTICSr 26043
#define NBI_STATISTICSREADSELECTr 26044
#define NBI_STATISTICS_READ_DATAr 26045
#define NBI_STATISTICS_READ_SELECTr 26046
#define NBI_STATISTICS_RX_BINNINGr 26047
#define NBI_STATISTICS_RX_BURSTS_ERR_CNTr 26048
#define NBI_STATISTICS_RX_BURSTS_OK_CNTr 26049
#define NBI_STATISTICS_RX_FRAME_ERR_CNTr 26050
#define NBI_STATISTICS_RX_TOTAL_LENG_CNTr 26051
#define NBI_STATISTICS_STATUSr 26052
#define NBI_STATISTICS_TX_BINNINGr 26053
#define NBI_STATISTICS_TX_BURSTS_CNTr 26054
#define NBI_STATISTICS_TX_FRAME_ERR_CNTr 26055
#define NBI_STATISTICS_TX_TOTAL_LENG_CNTr 26056
#define NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr 26057
#define NBI_STAT_CNT_75P_INTERRUPT_REGISTERr 26058
#define NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr 26059
#define NBI_STAT_INTERRUPT_MASK_REGISTERr 26060
#define NBI_STAT_INTERRUPT_REGISTERr 26061
#define NBI_STAT_INTERRUPT_REGISTER_TESTr 26062
#define NBI_SYNC_ETH_CFGr 26063
#define NBI_SYNC_ETH_COUNTERr 26064
#define NBI_SYNC_ETH_SQUELCH_DIS_TH_REGr 26065
#define NBI_SYNC_ETH_SQUELCH_EN_TH_REGr 26066
#define NBI_TRANSMIT_RETRANSMIT_DEBUGr 26067
#define NBI_TXI_IRDYr 26068
#define NBI_TX_0_ILKN_CONTROLr 26069
#define NBI_TX_0_ILKN_STATUS_PARITY_ERRORr 26070
#define NBI_TX_1_ILKN_CONTROLr 26071
#define NBI_TX_1_ILKN_STATUS_PARITY_ERRr 26072
#define NBI_TX_ELK_BURSTS_CNTr 26073
#define NBI_TX_ELK_OCTETS_CNTr 26074
#define NBI_TX_FLUSH_EGRESSr 26075
#define NBI_TX_ILKN_0_FLUSHED_BURSTS_CNTr 26076
#define NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTr 26077
#define NBI_TX_ILKN_1_FLUSHED_BURSTS_CNTr 26078
#define NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTr 26079
#define NBI_TX_ILKN_RATE_LIMITER_CONFIGr 26080
#define NBI_TX_ILKN_STATUSr 26081
#define NBI_TX_MLF_CONFIGr 26082
#define NBI_TX_MLF_MAX_OCCUPANCYr 26083
#define NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr 26084
#define NBI_TX_MLF_RESET_PORTSr 26085
#define NBI_TX_MLF_STATUSr 26086
#define NBI_TX_PORTS_CONFIGr 26087
#define NBI_TX_PORT_OVF_PORTr 26088
#define NBI_TX_STOP_EGRESSr 26089
#define NBI_WC_BYPASS_MODEr 26090
#define NIFAFFCr 26091
#define NIFAFLOWCONTROLr 26092
#define NIFBFLOWCONTROLr 26093
#define NIFCLSBFCr 26094
#define NIFCLSBTOSCHHRMASK_0r 26095
#define NIFCLSBTOSCHHRMASK_1r 26096
#define NIFFCSELr 26097
#define NIFINTERLAKENMODEr 26098
#define NIFMALENABLEREGISTERr 26099
#define NIFPHYSICALERRCOUNTERr 26100
#define NIFPORTISSGMII_2_5r 26101
#define NIFTXINITCREDITSr 26102
#define NIF_0_3___16_19__CAL_CONFIGr 26103
#define NIF_0_3___16_19___32_35___48_51__RATESr 26104
#define NIF_4_15____20_31___36_47____52_63__CONFIGr 26105
#define NIF_CONFIGr 26106
#define NIF_ENABLEDr 26107
#define NIF_INTERRUPTMASKREGISTERr 26108
#define NIF_INTERRUPTREGISTERr 26109
#define NIF_MALRESETr 26110
#define NIF_MAL_INTERRUPTMASKREGISTERr 26111
#define NIF_MAL_INTERRUPTREGISTERr 26112
#define NIF_MAL_STATISTICSr 26113
#define NIF_MAL_STATISTICSREADSELECTr 26114
#define NIF_PTP1588r 26115
#define NIF_QSGMIIRESETr 26116
#define NIF_RXACTIVEr 26117
#define NIF_RXCLOCKSr 26118
#define NIF_STATUSr 26119
#define NIF_SYNCETH1r 26120
#define NIF_SYNCETH2r 26121
#define NIF_SYNCETH3r 26122
#define NIF_TXACTIVEr 26123
#define NIF_TXCLOCKSr 26124
#define NIV_ERROR_DROP_PARITY_CONTROLr 26125
#define NIV_ERROR_DROP_PARITY_STATUS_INTRr 26126
#define NIV_ERROR_DROP_PARITY_STATUS_NACKr 26127
#define NIV_ETHERTYPEr 26128
#define NIV_FORWARDING_DROP_PARITY_CONTROLr 26129
#define NIV_FORWARDING_DROP_PARITY_STATUS_INTRr 26130
#define NIV_FORWARDING_DROP_PARITY_STATUS_NACKr 26131
#define NIV_VLAN_TAGGED_PARITY_CONTROLr 26132
#define NIV_VLAN_TAGGED_PARITY_STATUS_INTRr 26133
#define NIV_VLAN_TAGGED_PARITY_STATUS_NACKr 26134
#define NODETYPE8B10Br 26135
#define NODETYPEFORCERXPLANEr 26136
#define NODETYPETESTr 26137
#define NONETHERNETMETERPOINTERr 26138
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr 26139
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr 26140
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr 26141
#define NRDYTH0_2r 26142
#define NRDYTH3_5r 26143
#define NRDYTH6_7r 26144
#define NRDYTHSEL_0r 26145
#define NRDYTHSEL_1r 26146
#define NRDYTHSEL_2r 26147
#define NRDYTHSEL_3r 26148
#define NTP_TIME_CONTROLr 26149
#define NTP_TIME_FRAC_SEC_LOWERr 26150
#define NTP_TIME_FRAC_SEC_UPPERr 26151
#define NTP_TIME_FREQ_CONTROLr 26152
#define NTP_TIME_LEAP_SEC_CONTROLr 26153
#define NTP_TIME_SECr 26154
#define NUMTHROWNBURSTSCOUNTERRX0PORT0r 26155
#define NUMTHROWNBURSTSCOUNTERRX0PORT1r 26156
#define NUMTHROWNBURSTSCOUNTERRX0PORT2r 26157
#define NUMTHROWNBURSTSCOUNTERRX0PORT3r 26158
#define NUMTHROWNBURSTSCOUNTERRX10PORT0r 26159
#define NUMTHROWNBURSTSCOUNTERRX10PORT1r 26160
#define NUMTHROWNBURSTSCOUNTERRX10PORT2r 26161
#define NUMTHROWNBURSTSCOUNTERRX10PORT3r 26162
#define NUMTHROWNBURSTSCOUNTERRX11PORT0r 26163
#define NUMTHROWNBURSTSCOUNTERRX11PORT1r 26164
#define NUMTHROWNBURSTSCOUNTERRX11PORT2r 26165
#define NUMTHROWNBURSTSCOUNTERRX11PORT3r 26166
#define NUMTHROWNBURSTSCOUNTERRX12PORT0r 26167
#define NUMTHROWNBURSTSCOUNTERRX12PORT1r 26168
#define NUMTHROWNBURSTSCOUNTERRX12PORT2r 26169
#define NUMTHROWNBURSTSCOUNTERRX12PORT3r 26170
#define NUMTHROWNBURSTSCOUNTERRX13PORT0r 26171
#define NUMTHROWNBURSTSCOUNTERRX13PORT1r 26172
#define NUMTHROWNBURSTSCOUNTERRX13PORT2r 26173
#define NUMTHROWNBURSTSCOUNTERRX13PORT3r 26174
#define NUMTHROWNBURSTSCOUNTERRX14PORT0r 26175
#define NUMTHROWNBURSTSCOUNTERRX14PORT1r 26176
#define NUMTHROWNBURSTSCOUNTERRX14PORT2r 26177
#define NUMTHROWNBURSTSCOUNTERRX14PORT3r 26178
#define NUMTHROWNBURSTSCOUNTERRX15PORT0r 26179
#define NUMTHROWNBURSTSCOUNTERRX15PORT1r 26180
#define NUMTHROWNBURSTSCOUNTERRX15PORT2r 26181
#define NUMTHROWNBURSTSCOUNTERRX15PORT3r 26182
#define NUMTHROWNBURSTSCOUNTERRX1PORT0r 26183
#define NUMTHROWNBURSTSCOUNTERRX1PORT1r 26184
#define NUMTHROWNBURSTSCOUNTERRX1PORT2r 26185
#define NUMTHROWNBURSTSCOUNTERRX1PORT3r 26186
#define NUMTHROWNBURSTSCOUNTERRX2PORT0r 26187
#define NUMTHROWNBURSTSCOUNTERRX2PORT1r 26188
#define NUMTHROWNBURSTSCOUNTERRX2PORT2r 26189
#define NUMTHROWNBURSTSCOUNTERRX2PORT3r 26190
#define NUMTHROWNBURSTSCOUNTERRX3PORT0r 26191
#define NUMTHROWNBURSTSCOUNTERRX3PORT1r 26192
#define NUMTHROWNBURSTSCOUNTERRX3PORT2r 26193
#define NUMTHROWNBURSTSCOUNTERRX3PORT3r 26194
#define NUMTHROWNBURSTSCOUNTERRX4PORT0r 26195
#define NUMTHROWNBURSTSCOUNTERRX4PORT1r 26196
#define NUMTHROWNBURSTSCOUNTERRX4PORT2r 26197
#define NUMTHROWNBURSTSCOUNTERRX4PORT3r 26198
#define NUMTHROWNBURSTSCOUNTERRX5PORT0r 26199
#define NUMTHROWNBURSTSCOUNTERRX5PORT1r 26200
#define NUMTHROWNBURSTSCOUNTERRX5PORT2r 26201
#define NUMTHROWNBURSTSCOUNTERRX5PORT3r 26202
#define NUMTHROWNBURSTSCOUNTERRX6PORT0r 26203
#define NUMTHROWNBURSTSCOUNTERRX6PORT1r 26204
#define NUMTHROWNBURSTSCOUNTERRX6PORT2r 26205
#define NUMTHROWNBURSTSCOUNTERRX6PORT3r 26206
#define NUMTHROWNBURSTSCOUNTERRX7PORT0r 26207
#define NUMTHROWNBURSTSCOUNTERRX7PORT1r 26208
#define NUMTHROWNBURSTSCOUNTERRX7PORT2r 26209
#define NUMTHROWNBURSTSCOUNTERRX7PORT3r 26210
#define NUMTHROWNBURSTSCOUNTERRX8PORT0r 26211
#define NUMTHROWNBURSTSCOUNTERRX8PORT1r 26212
#define NUMTHROWNBURSTSCOUNTERRX8PORT2r 26213
#define NUMTHROWNBURSTSCOUNTERRX8PORT3r 26214
#define NUMTHROWNBURSTSCOUNTERRX9PORT0r 26215
#define NUMTHROWNBURSTSCOUNTERRX9PORT1r 26216
#define NUMTHROWNBURSTSCOUNTERRX9PORT2r 26217
#define NUMTHROWNBURSTSCOUNTERRX9PORT3r 26218
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT0r 26219
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT1r 26220
#define OAMP_ARBITER_WEIGHTr 26221
#define OAMP_BFDCC_TX_MPLSr 26222
#define OAMP_BFDCV_TX_MPLSr 26223
#define OAMP_BFD_CC_MPLSTP_GACHr 26224
#define OAMP_BFD_CC_MPLSTP_GALr 26225
#define OAMP_BFD_CC_PACKETr 26226
#define OAMP_BFD_CV_MPLSTP_GACHr 26227
#define OAMP_BFD_CV_MPLSTP_GALr 26228
#define OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPEr 26229
#define OAMP_BFD_CV_MPLSTP_TLV_HEADERr 26230
#define OAMP_BFD_CV_PACKETr 26231
#define OAMP_BFD_DIAG_PROFILEr 26232
#define OAMP_BFD_EMC_CONSTr 26233
#define OAMP_BFD_FLADS_PROFILEr 26234
#define OAMP_BFD_IPV4_CONTROLr 26235
#define OAMP_BFD_IPV4_STATIC_REGISTERr 26236
#define OAMP_BFD_IPV4_UDP_SPORTr 26237
#define OAMP_BFD_I_MPLS_CONTROLr 26238
#define OAMP_BFD_I_PWE_CONTROLr 26239
#define OAMP_BFD_MPLS_DST_IPr 26240
#define OAMP_BFD_MPLS_UDP_SPORTr 26241
#define OAMP_BFD_MY_DISCRIMINATOR_RANGE_STARTr 26242
#define OAMP_BFD_PDU_STATIC_REGISTERr 26243
#define OAMP_BFD_PWE_CWr 26244
#define OAMP_BFD_PWE_ROUTER_ALERTr 26245
#define OAMP_BFD_REQ_INTERVAL_POINTERr 26246
#define OAMP_BFD_TX_IPV4_MULTI_HOPr 26247
#define OAMP_BFD_TX_MPLSr 26248
#define OAMP_BFD_TX_RATEr 26249
#define OAMP_CCM_MAC_SAr 26250
#define OAMP_CCM_TPID_MAPr 26251
#define OAMP_CPUPORTr 26252
#define OAMP_DOWN_PTCHr 26253
#define OAMP_DROPPED_EVENTS_COUNTr 26254
#define OAMP_ECC_1B_ERR_CNTr 26255
#define OAMP_ECC_2B_ERR_CNTr 26256
#define OAMP_ECC_ERR_MONITOR_MEM_MASKr 26257
#define OAMP_ECC_INTERRUPT_REGISTERr 26258
#define OAMP_ECC_INTERRUPT_REGISTER_MASKr 26259
#define OAMP_ECC_INTERRUPT_REGISTER_TESTr 26260
#define OAMP_ENABLE_INTERRUPT_MESSAGE_EVENTr 26261
#define OAMP_ERROR_INITIATION_DATAr 26262
#define OAMP_ETH_1731_MEP_PROFILEr 26263
#define OAMP_ETH_OAM_CONTROLr 26264
#define OAMP_GLOBAL_Fr 26265
#define OAMP_GTIMER_CONFIGURATIONr 26266
#define OAMP_GTIMER_TRIGGERr 26267
#define OAMP_ICC_MAP_REG_1r 26268
#define OAMP_ICC_MAP_REG_2r 26269
#define OAMP_INDIRECT_COMMANDr 26270
#define OAMP_INDIRECT_COMMAND_ADDRESSr 26271
#define OAMP_INDIRECT_COMMAND_DATA_INCREMENTr 26272
#define OAMP_INDIRECT_COMMAND_RD_DATAr 26273
#define OAMP_INDIRECT_COMMAND_WR_DATAr 26274
#define OAMP_INDIRECT_WR_MASKr 26275
#define OAMP_INITIATE_ECC_ERR_0r 26276
#define OAMP_INITIATE_PAR_ERR_0r 26277
#define OAMP_INTERFACE_STAT_TLVr 26278
#define OAMP_INTERRUPT_MASK_REGISTERr 26279
#define OAMP_INTERRUPT_MESSAGEr 26280
#define OAMP_INTERRUPT_REGISTERr 26281
#define OAMP_INTERRUPT_REGISTER_TESTr 26282
#define OAMP_IPV4_SRC_ADDR_SELECTr 26283
#define OAMP_IPV4_TOS_TTL_SELECTr 26284
#define OAMP_LMM_DA_OUIr 26285
#define OAMP_MODE_REGISTERr 26286
#define OAMP_MPLS_PWE_PROFILEr 26287
#define OAMP_NIBBLE_SELECT_FOR_PEr 26288
#define OAMP_NUMBER_OF_RMEPSr 26289
#define OAMP_OAM_TS_OFFSET_PROFILEr 26290
#define OAMP_PARITY_ERR_CNTr 26291
#define OAMP_PAR_0_ERR_MONITOR_MEM_MASKr 26292
#define OAMP_PE_FEM_CFG_1r 26293
#define OAMP_PE_FIRST_INSTr 26294
#define OAMP_PORT_STAT_TLVr 26295
#define OAMP_PROTECTION_PACKET_CONFr 26296
#define OAMP_PROTECTION_PACKET_HEADERr 26297
#define OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTESr 26298
#define OAMP_PR_2_FWDDPr 26299
#define OAMP_PR_2_FW_DTCr 26300
#define OAMP_PUNT_EVENT_HENDLINGr 26301
#define OAMP_REG_0085r 26302
#define OAMP_REG_0086r 26303
#define OAMP_REG_0087r 26304
#define OAMP_REG_0090r 26305
#define OAMP_REG_0091r 26306
#define OAMP_REG_0092r 26307
#define OAMP_REG_0093r 26308
#define OAMP_REG_0141r 26309
#define OAMP_REG_0142r 26310
#define OAMP_REG_0154r 26311
#define OAMP_REG_0155r 26312
#define OAMP_REG_0201r 26313
#define OAMP_REG_00AFr 26314
#define OAMP_REG_00B0r 26315
#define OAMP_REG_00B1r 26316
#define OAMP_REG_00B2r 26317
#define OAMP_REG_00B3r 26318
#define OAMP_REG_00CFr 26319
#define OAMP_REG_020Dr 26320
#define OAMP_RFC_6374_DM_PDU_HEADERr 26321
#define OAMP_RFC_6374_FIX_QUALIFIERr 26322
#define OAMP_RFC_6374_LM_PDU_HEADERr 26323
#define OAMP_RMAPEM_CAM_ENTRIES_COUNTERr 26324
#define OAMP_RMAPEM_DIAGNOSTICSr 26325
#define OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODEr 26326
#define OAMP_RMAPEM_DIAGNOSTICS_INDEXr 26327
#define OAMP_RMAPEM_DIAGNOSTICS_KEYr 26328
#define OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULTr 26329
#define OAMP_RMAPEM_DIAGNOSTICS_READ_RESULTr 26330
#define OAMP_RMAPEM_ENTRIES_COUNTERr 26331
#define OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERr 26332
#define OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr 26333
#define OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr 26334
#define OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTERr 26335
#define OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTERr 26336
#define OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr 26337
#define OAMP_RMAPEM_INTERRUPT_REGISTER_ONEr 26338
#define OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr 26339
#define OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMITr 26340
#define OAMP_RMAPEM_LAST_LOOKUPr 26341
#define OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERr 26342
#define OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr 26343
#define OAMP_RMAPEM_MANAGEMENT_UNIT_FAILUREr 26344
#define OAMP_RMAPEM_REQUESTS_COUNTERr 26345
#define OAMP_RMAPEM_RESET_STATUS_REGISTERr 26346
#define OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTERr 26347
#define OAMP_RXB_DEBUGr 26348
#define OAMP_RX_TRAP_CODESr 26349
#define OAMP_SPARE_REGISTER_3r 26350
#define OAMP_STATUS_1_REGr 26351
#define OAMP_TIMER_CONFIGr 26352
#define OAMP_TST_LBM_CTRLr 26353
#define OAMP_TST_LBM_PACKET_HEADERr 26354
#define OAMP_TST_LBM_PACKET_HEADER_NUM_OF_BYTESr 26355
#define OAMP_TST_LBM_STATUSr 26356
#define OAMP_TX_PPHr 26357
#define OAMP_VALIDITY_CHECK_STICKYr 26358
#define OAMP_Y_1731O_MPLSTP_GACHr 26359
#define OAMP_Y_1731O_MPLSTP_GALr 26360
#define OAMP_Y_1731O_PWE_GACHr 26361
#define OAM_CCM_COUNT_64r 26362
#define OAM_CONTROLr 26363
#define OAM_CONTROL_1r 26364
#define OAM_CURRENT_TIMEr 26365
#define OAM_C_INTERFACE_DROP_CONTROLr 26366
#define OAM_DROP_CONTROLr 26367
#define OAM_LM_CNG_CONTROLr 26368
#define OAM_LM_COUNTERS_0_PARITY_CONTROLr 26369
#define OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr 26370
#define OAM_LM_COUNTERS_0_PARITY_STATUS_NACKr 26371
#define OAM_LM_COUNTERS_1_PARITY_CONTROLr 26372
#define OAM_LM_COUNTERS_1_PARITY_STATUS_INTRr 26373
#define OAM_LM_COUNTERS_1_PARITY_STATUS_NACKr 26374
#define OAM_LM_COUNTERS_PARITY_CONTROLr 26375
#define OAM_LM_COUNTERS_PARITY_STATUSr 26376
#define OAM_LM_COUNTERS_PARITY_STATUS_INTRr 26377
#define OAM_LM_COUNTERS_PARITY_STATUS_NACKr 26378
#define OAM_LM_CPU_DATA_CONTROLr 26379
#define OAM_PORT_INTERFACE_DROP_CONTROLr 26380
#define OAM_SEC_NS_COUNTER_64r 26381
#define OAM_SEC_NS_COUNTER_ENABLEr 26382
#define OAM_SVP_INTERFACE_DROP_CONTROLr 26383
#define OAM_S_C_INTERFACE_DROP_CONTROLr 26384
#define OAM_S_INTERFACE_DROP_CONTROLr 26385
#define OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr 26386
#define OAM_TIMER_CONTROLr 26387
#define OAM_TX_CONTROLr 26388
#define OBRXANIFFCr 26389
#define OBRXAOFPFCr 26390
#define OBRXASCHBFCr 26391
#define OBRXBNIFFCr 26392
#define OBRXBOFPFCr 26393
#define OBRXBSCHBFCr 26394
#define OBRXFCSELr 26395
#define OC768CONFIGURATIONr 26396
#define OC768QM3MASKr 26397
#define OCB_GLOBALFr 26398
#define OCB_GLOBAL_1r 26399
#define OCB_GTIMER_CONFIGURATIONr 26400
#define OCB_GTIMER_TRIGGERr 26401
#define OCB_INDIRECT_COMMANDr 26402
#define OCB_INDIRECT_COMMAND_ADDRESSr 26403
#define OCB_INDIRECT_COMMAND_DATA_INCREMENTr 26404
#define OCB_INDIRECT_READ_DATA_0r 26405
#define OCB_INDIRECT_READ_DATA_1r 26406
#define OCB_INDIRECT_WRITE_DATA_0r 26407
#define OCB_INDIRECT_WRITE_DATA_1r 26408
#define OCB_OCB_CONFIGURATION_REGISTERr 26409
#define OCB_OCB_EVEN_RD_CTRr 26410
#define OCB_OCB_EVEN_WR_CTRr 26411
#define OCB_OCB_ODD_RD_CTRr 26412
#define OCB_OCB_ODD_WR_CTRr 26413
#define OCB_REG_0020r 26414
#define OCB_REG_0040r 26415
#define OCB_REG_0085r 26416
#define OCB_REG_0086r 26417
#define OCB_REG_0087r 26418
#define OCB_REG_0090r 26419
#define OCB_REG_0091r 26420
#define OCB_REG_0092r 26421
#define OCB_REG_0093r 26422
#define OCB_REG_00AFr 26423
#define OCB_REG_00B4r 26424
#define OCB_REG_00B5r 26425
#define OCB_REG_00B6r 26426
#define OCB_REG_00B7r 26427
#define OCB_REG_00C1r 26428
#define OCB_REG_00CFr 26429
#define OCCG_INTERRUPT_MASK_REGISTERr 26430
#define OCCG_INTERRUPT_REGISTERr 26431
#define OCCG_REG_0050r 26432
#define OCCG_REG_0051r 26433
#define OCCG_REG_0052r 26434
#define OCCG_REG_0053r 26435
#define OCCG_REG_0055r 26436
#define OCCG_REG_0056r 26437
#define OCCG_REG_0059r 26438
#define OCCG_REG_0062r 26439
#define OCCG_REG_0063r 26440
#define OCCG_REG_0067r 26441
#define OCCG_REG_0068r 26442
#define OCCG_REG_0078r 26443
#define OCCG_REG_005Ar 26444
#define OCCG_REG_005Er 26445
#define OCCG_REG_005Fr 26446
#define OCCG_REG_006Ar 26447
#define OCCG_REG_006Br 26448
#define OCCG_REG_006Fr 26449
#define OCCG_REG_007Cr 26450
#define OCCG_SYNC_TEST_MODE_OPERATIONr 26451
#define OCCG_TEST_MODE_CMD_REGr 26452
#define OCCG_TEST_MODE_CMD_RESULT_REGr 26453
#define OC_BLOCK_TABLE_PARITY_ERRORr 26454
#define OC_BLOCK_TABLE_PARITY_ERROR_MASKr 26455
#define OC_BLOCK_TABLE_PARITY_ERROR_STATUSr 26456
#define OC_CMU_PORT0_MAPPING_ERRORr 26457
#define OC_CMU_PORT0_MAPPING_ERROR_MASKr 26458
#define OC_CMU_PORT0_MAPPING_ERROR_STATUSr 26459
#define OC_CMU_PORT1_MAPPING_ERRORr 26460
#define OC_CMU_PORT1_MAPPING_ERROR_MASKr 26461
#define OC_CMU_PORT1_MAPPING_ERROR_STATUSr 26462
#define OC_CONFIGr 26463
#define OC_COP0_PORT_MAPPING_ERRORr 26464
#define OC_COP0_PORT_MAPPING_ERROR_MASKr 26465
#define OC_COP0_PORT_MAPPING_ERROR_STATUSr 26466
#define OC_COP1_PORT_MAPPING_ERRORr 26467
#define OC_COP1_PORT_MAPPING_ERROR_MASKr 26468
#define OC_COP1_PORT_MAPPING_ERROR_STATUSr 26469
#define OC_DEBUGr 26470
#define OC_LRP_BUBBLE_PORT_MAPPING_ERRORr 26471
#define OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr 26472
#define OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r 26473
#define OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r 26474
#define OC_LRP_PORT0_MAPPING_ERRORr 26475
#define OC_LRP_PORT0_MAPPING_ERROR_MASKr 26476
#define OC_LRP_PORT0_MAPPING_ERROR_STATUS0r 26477
#define OC_LRP_PORT0_MAPPING_ERROR_STATUS1r 26478
#define OC_LRP_PORT1_MAPPING_ERRORr 26479
#define OC_LRP_PORT1_MAPPING_ERROR_MASKr 26480
#define OC_LRP_PORT1_MAPPING_ERROR_STATUS0r 26481
#define OC_LRP_PORT1_MAPPING_ERROR_STATUS1r 26482
#define OC_LRP_PORT2_MAPPING_ERRORr 26483
#define OC_LRP_PORT2_MAPPING_ERROR_MASKr 26484
#define OC_LRP_PORT2_MAPPING_ERROR_STATUS0r 26485
#define OC_LRP_PORT2_MAPPING_ERROR_STATUS1r 26486
#define OC_LRP_PORT3_MAPPING_ERRORr 26487
#define OC_LRP_PORT3_MAPPING_ERROR_MASKr 26488
#define OC_LRP_PORT3_MAPPING_ERROR_STATUS0r 26489
#define OC_LRP_PORT3_MAPPING_ERROR_STATUS1r 26490
#define OC_LRP_PORT4_MAPPING_ERRORr 26491
#define OC_LRP_PORT4_MAPPING_ERROR_MASKr 26492
#define OC_LRP_PORT4_MAPPING_ERROR_STATUS0r 26493
#define OC_LRP_PORT4_MAPPING_ERROR_STATUS1r 26494
#define OC_LRP_PORT5_MAPPING_ERRORr 26495
#define OC_LRP_PORT5_MAPPING_ERROR_MASKr 26496
#define OC_LRP_PORT5_MAPPING_ERROR_STATUS0r 26497
#define OC_LRP_PORT5_MAPPING_ERROR_STATUS1r 26498
#define OC_LRP_PORT6_MAPPING_ERRORr 26499
#define OC_LRP_PORT6_MAPPING_ERROR_MASKr 26500
#define OC_LRP_PORT6_MAPPING_ERROR_STATUS0r 26501
#define OC_LRP_PORT6_MAPPING_ERROR_STATUS1r 26502
#define OC_LRP_PORT7_MAPPING_ERRORr 26503
#define OC_LRP_PORT7_MAPPING_ERROR_MASKr 26504
#define OC_LRP_PORT7_MAPPING_ERROR_STATUS0r 26505
#define OC_LRP_PORT7_MAPPING_ERROR_STATUS1r 26506
#define OC_LRP_PORT8_MAPPING_ERRORr 26507
#define OC_LRP_PORT8_MAPPING_ERROR_MASKr 26508
#define OC_LRP_PORT8_MAPPING_ERROR_STATUS0r 26509
#define OC_LRP_PORT8_MAPPING_ERROR_STATUS1r 26510
#define OC_LRP_PORT9_MAPPING_ERRORr 26511
#define OC_LRP_PORT9_MAPPING_ERROR_MASKr 26512
#define OC_LRP_PORT9_MAPPING_ERROR_STATUS0r 26513
#define OC_LRP_PORT9_MAPPING_ERROR_STATUS1r 26514
#define OC_MEMORY_ERRORr 26515
#define OC_MEMORY_ERROR_MASKr 26516
#define OC_MEMORY_ERROR_STATUS0r 26517
#define OC_MEMORY_ERROR_STATUS1r 26518
#define OC_MEMORY_ERROR_STATUS2r 26519
#define OC_MEMORY_INIT_CONTROLr 26520
#define OC_MEMORY_INIT_DATA0r 26521
#define OC_MEMORY_INIT_DATA1r 26522
#define OC_MEMORY_INIT_DATA2r 26523
#define OC_MEMORY_INIT_ENABLE0r 26524
#define OC_MEMORY_INIT_ENABLE1r 26525
#define OC_MEMORY_INIT_ENABLE2r 26526
#define OC_MEMORY_INIT_ENABLE3r 26527
#define OC_MEM_DEBUGr 26528
#define OC_MEM_ECC_DEBUGr 26529
#define OC_MISC_ERRORr 26530
#define OC_MISC_ERROR_MASKr 26531
#define OC_PD_ASSISTr 26532
#define OC_SEGMENT_TABLE_ECC_ERRORr 26533
#define OC_SEGMENT_TABLE_ECC_ERROR_MASKr 26534
#define OC_SEGMENT_TABLE_ECC_ERROR_STATUS0r 26535
#define OC_SEGMENT_TABLE_ECC_ERROR_STATUS1r 26536
#define OC_SEGMENT_TABLE_ECC_ERROR_STATUS2r 26537
#define OC_SEGMENT_TABLE_INIT_CONTROLr 26538
#define OC_TRACE_IF_CAPTURE0r 26539
#define OC_TRACE_IF_CAPTURE1r 26540
#define OC_TRACE_IF_CAPTURE2r 26541
#define OC_TRACE_IF_CAPTURE3r 26542
#define OC_TRACE_IF_CONTROLr 26543
#define OC_TRACE_IF_COUNTERr 26544
#define OC_TRACE_IF_FIELD_MASK0r 26545
#define OC_TRACE_IF_FIELD_MASK1r 26546
#define OC_TRACE_IF_FIELD_MASK2r 26547
#define OC_TRACE_IF_FIELD_MASK3r 26548
#define OC_TRACE_IF_FIELD_VALUE0r 26549
#define OC_TRACE_IF_FIELD_VALUE1r 26550
#define OC_TRACE_IF_FIELD_VALUE2r 26551
#define OC_TRACE_IF_FIELD_VALUE3r 26552
#define OC_TRACE_IF_STATUSr 26553
#define OC_TRACE_IF_STATUS_MASKr 26554
#define ODTCONFIGURATIONREGISTERr 26555
#define OFPAGINGENABLESETTINGS_0r 26556
#define OFPAGINGENABLESETTINGS_1r 26557
#define OFPFORCEAGING_0r 26558
#define OFPFORCEAGING_1r 26559
#define OFPTHRESHOLDTYPESELECT_0r 26560
#define OFPTHRESHOLDTYPESELECT_1r 26561
#define OFPTHRESHOLDTYPESELECT_2r 26562
#define OLPPACKETCOUNTERr 26563
#define OLPSTREAMINGINTERFACECONFIGURATIONSr 26564
#define OLPSTREAMINGINTERFACEINTERRUPTSr 26565
#define OLPSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr 26566
#define OLP_CONFIGr 26567
#define OLP_CONFIGS_GENERALr 26568
#define OLP_DSP_ENGINE_CONFIGURATIONr 26569
#define OLP_DSP_HEADERr 26570
#define OLP_ECC_1B_ERR_CNTr 26571
#define OLP_ECC_2B_ERR_CNTr 26572
#define OLP_ECC_INTERRUPT_REGISTERr 26573
#define OLP_ECC_INTERRUPT_REGISTER_MASKr 26574
#define OLP_ECC_INTERRUPT_REGISTER_TESTr 26575
#define OLP_ENABLE_DYNAMIC_MEMORY_ACCESSr 26576
#define OLP_EP_TRANSACTION_COUNTERr 26577
#define OLP_ERROR_INITIATION_DATAr 26578
#define OLP_FIFO_0_EVENT_COUNTERr 26579
#define OLP_FIFO_1_EVENT_COUNTERr 26580
#define OLP_GLOBAL_REGISTER_1r 26581
#define OLP_GTIMER_CONFIGURATIONr 26582
#define OLP_GTIMER_TRIGGERr 26583
#define OLP_INCOMING_BAD_PACKET_COUNTERr 26584
#define OLP_INCOMING_EVENT_COUNTERr 26585
#define OLP_INCOMING_VALID_DSP_COMMANDS_COUNTERr 26586
#define OLP_INCOMING_VALID_PACKET_COUNTERr 26587
#define OLP_INDIRECTCOMMANDr 26588
#define OLP_INDIRECTCOMMANDADDRESSr 26589
#define OLP_INDIRECTCOMMANDDATAINCREMENTr 26590
#define OLP_INDIRECTCOMMANDRDDATAr 26591
#define OLP_INDIRECTCOMMANDWRDATAr 26592
#define OLP_INDIRECT_COMMANDr 26593
#define OLP_INDIRECT_COMMAND_ADDRESSr 26594
#define OLP_INDIRECT_COMMAND_DATA_INCREMENTr 26595
#define OLP_INDIRECT_COMMAND_RD_DATAr 26596
#define OLP_INDIRECT_COMMAND_WR_DATAr 26597
#define OLP_INDIRECT_WR_MASKr 26598
#define OLP_INTERRUPTMASKREGISTERr 26599
#define OLP_INTERRUPTREGISTERr 26600
#define OLP_INTERRUPT_MASK_REGISTERr 26601
#define OLP_INTERRUPT_REGISTERr 26602
#define OLP_INTERRUPT_REGISTER_TESTr 26603
#define OLP_IP_TRANSACTION_COUNTERr 26604
#define OLP_LPBK_EVENT_COUNTERr 26605
#define OLP_OLP_GLOBAL_REGISTERS_0r 26606
#define OLP_OUTGOING_PACKET_COUNTERr 26607
#define OLP_OUTGOING_REQUEST_COUNTERr 26608
#define OLP_PARITY_ERR_CNTr 26609
#define OLP_PAR_ERR_INITIATEr 26610
#define OLP_PAR_ERR_MEM_MASKr 26611
#define OLP_REG_0085r 26612
#define OLP_REG_0090r 26613
#define OLP_REG_0091r 26614
#define OLP_REG_0092r 26615
#define OLP_REG_0093r 26616
#define OLP_REG_0100r 26617
#define OLP_REG_0109r 26618
#define OLP_REG_00BFr 26619
#define OLP_REG_00F0r 26620
#define OLP_REG_010Br 26621
#define OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICEr 26622
#define OLP_RX_CONFIGS_DSP_IDENTIFIERr 26623
#define OLP_RX_CONFIGS_GENERALr 26624
#define OLP_SBUS_BROADCAST_IDr 26625
#define OLP_SBUS_LAST_IN_CHAINr 26626
#define OLP_TX_CONFIGS_ARADr 26627
#define OLP_TX_CONFIGS_PETRA_Br 26628
#define OOBFC_CHANNEL_BASE_64r 26629
#define OOBFC_CHIF_CFGr 26630
#define OOBFC_CHIF_CFG0r 26631
#define OOBFC_CHIF_CFG1r 26632
#define OOBFC_CHIF_CFG2r 26633
#define OOBFC_CHIF_CFG3r 26634
#define OOBFC_ENG_PORT_EN0_64r 26635
#define OOBFC_ENG_PORT_EN1_64r 26636
#define OOBFC_ENG_PORT_EN_41r 26637
#define OOBFC_ENG_PORT_EN_64r 26638
#define OOBFC_ENG_PORT_EN_0_64r 26639
#define OOBFC_ENG_PORT_EN_1_64r 26640
#define OOBFC_ENG_PORT_QSEL0_64r 26641
#define OOBFC_ENG_PORT_QSEL1_64r 26642
#define OOBFC_ENG_PORT_QSEL_64r 26643
#define OOBFC_GCSr 26644
#define OOBFC_INGRES_PORT_PG_PORT_ENA_64r 26645
#define OOBFC_ING_PORT_EN0_64r 26646
#define OOBFC_ING_PORT_EN1_64r 26647
#define OOBFC_ING_PORT_EN_41r 26648
#define OOBFC_ING_PORT_EN_64r 26649
#define OOBFC_ING_PORT_EN_0_64r 26650
#define OOBFC_ING_PORT_EN_1_64r 26651
#define OOBFC_MSG_CRC_CNTr 26652
#define OOBFC_MSG_CRC_CNT0r 26653
#define OOBFC_MSG_CRC_CNT1r 26654
#define OOBFC_MSG_CRC_CNT2r 26655
#define OOBFC_MSG_CRC_CNT3r 26656
#define OOBFC_MSG_REG0r 26657
#define OOBFC_MSG_REG1r 26658
#define OOBFC_MSG_RX_TOT_CNTr 26659
#define OOBFC_MSG_RX_TOT_CNT0r 26660
#define OOBFC_MSG_RX_TOT_CNT1r 26661
#define OOBFC_MSG_RX_TOT_CNT2r 26662
#define OOBFC_MSG_RX_TOT_CNT3r 26663
#define OOBFC_MSG_TX_CNTr 26664
#define OOBFC_STSr 26665
#define OOBFC_TX_IDLEr 26666
#define OOBFC_TX_MESSAGE_GAPr 26667
#define OOBIF_DEBUGr 26668
#define OOBIF_RX_TESTr 26669
#define OOBIF_TX_TESTr 26670
#define OOBPADCONFIGURATIONr 26671
#define OOBRX0ERRORCOUNTERr 26672
#define OOBRX1ERRORCOUNTERr 26673
#define OOBRXTOSCHHRMASK_0r 26674
#define OOBRXTOSCHHRMASK_1r 26675
#define OP_BUFFER_DROP_STATESr 26676
#define OP_BUFFER_LIMIT_PRI0r 26677
#define OP_BUFFER_LIMIT_REDr 26678
#define OP_BUFFER_LIMIT_RED_CELLr 26679
#define OP_BUFFER_LIMIT_RED_CELLEr 26680
#define OP_BUFFER_LIMIT_RED_CELLE_POOL0r 26681
#define OP_BUFFER_LIMIT_RED_CELLE_POOL1r 26682
#define OP_BUFFER_LIMIT_RED_CELLIr 26683
#define OP_BUFFER_LIMIT_RED_PACKETr 26684
#define OP_BUFFER_LIMIT_RED_QENTRYr 26685
#define OP_BUFFER_LIMIT_RED_THDOEMAr 26686
#define OP_BUFFER_LIMIT_RED_THDORDEQr 26687
#define OP_BUFFER_LIMIT_RED_THDORQEQr 26688
#define OP_BUFFER_LIMIT_RESUME_REDr 26689
#define OP_BUFFER_LIMIT_RESUME_RED_CELLr 26690
#define OP_BUFFER_LIMIT_RESUME_RED_CELLEr 26691
#define OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r 26692
#define OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r 26693
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIr 26694
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETr 26695
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYr 26696
#define OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr 26697
#define OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr 26698
#define OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr 26699
#define OP_BUFFER_LIMIT_RESUME_YELLOWr 26700
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr 26701
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr 26702
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r 26703
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r 26704
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr 26705
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr 26706
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr 26707
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr 26708
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr 26709
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr 26710
#define OP_BUFFER_LIMIT_YELLOWr 26711
#define OP_BUFFER_LIMIT_YELLOW_CELLr 26712
#define OP_BUFFER_LIMIT_YELLOW_CELLEr 26713
#define OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r 26714
#define OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r 26715
#define OP_BUFFER_LIMIT_YELLOW_CELLIr 26716
#define OP_BUFFER_LIMIT_YELLOW_PACKETr 26717
#define OP_BUFFER_LIMIT_YELLOW_QENTRYr 26718
#define OP_BUFFER_LIMIT_YELLOW_THDOEMAr 26719
#define OP_BUFFER_LIMIT_YELLOW_THDORDEQr 26720
#define OP_BUFFER_LIMIT_YELLOW_THDORQEQr 26721
#define OP_BUFFER_MAX_TOTAL_COUNT_CELLr 26722
#define OP_BUFFER_SHARED_COUNTr 26723
#define OP_BUFFER_SHARED_COUNT_CELLr 26724
#define OP_BUFFER_SHARED_COUNT_CELLEr 26725
#define OP_BUFFER_SHARED_COUNT_CELLE_POOL0r 26726
#define OP_BUFFER_SHARED_COUNT_CELLE_POOL1r 26727
#define OP_BUFFER_SHARED_COUNT_CELLIr 26728
#define OP_BUFFER_SHARED_COUNT_PACKETr 26729
#define OP_BUFFER_SHARED_COUNT_QENTRYr 26730
#define OP_BUFFER_SHARED_COUNT_THDOEMAr 26731
#define OP_BUFFER_SHARED_COUNT_THDORDEQr 26732
#define OP_BUFFER_SHARED_COUNT_THDORQEQr 26733
#define OP_BUFFER_SHARED_LIMITr 26734
#define OP_BUFFER_SHARED_LIMIT_CELLr 26735
#define OP_BUFFER_SHARED_LIMIT_CELLEr 26736
#define OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r 26737
#define OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r 26738
#define OP_BUFFER_SHARED_LIMIT_CELLIr 26739
#define OP_BUFFER_SHARED_LIMIT_PACKETr 26740
#define OP_BUFFER_SHARED_LIMIT_QENTRYr 26741
#define OP_BUFFER_SHARED_LIMIT_RESUMEr 26742
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLr 26743
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr 26744
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r 26745
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r 26746
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr 26747
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr 26748
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr 26749
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr 26750
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr 26751
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr 26752
#define OP_BUFFER_SHARED_LIMIT_THDOEMAr 26753
#define OP_BUFFER_SHARED_LIMIT_THDORDEQr 26754
#define OP_BUFFER_SHARED_LIMIT_THDORQEQr 26755
#define OP_BUFFER_TOTAL_COUNTr 26756
#define OP_BUFFER_TOTAL_COUNT_CELLr 26757
#define OP_BUFFER_TOTAL_COUNT_PACKETr 26758
#define OP_CPU_QUEUE_BST_STATr 26759
#define OP_CPU_QUEUE_BST_THRESHOLDr 26760
#define OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr 26761
#define OP_CPU_QUEUE_BST_TRIGGERr 26762
#define OP_E2ECC_PORT_CONFIGr 26763
#define OP_EP_PORT_MAPPING_TABLE_0r 26764
#define OP_EP_PORT_MAPPING_TABLE_1r 26765
#define OP_EP_PORT_MAPPING_TABLE_2r 26766
#define OP_EX_PORT_CONFIG_COS_MIN_0r 26767
#define OP_EX_PORT_CONFIG_COS_MIN_1r 26768
#define OP_EX_PORT_CONFIG_COS_MIN_2r 26769
#define OP_EX_PORT_CONFIG_SPID_0r 26770
#define OP_EX_PORT_CONFIG_SPID_1r 26771
#define OP_EX_PORT_CONFIG_SPID_2r 26772
#define OP_EX_PORT_CONFIG_SPID_3r 26773
#define OP_EX_PORT_CONFIG_SPID_4r 26774
#define OP_EX_QUEUE_MIN_COUNT_CELLr 26775
#define OP_EX_QUEUE_RESET_VALUE_CELLr 26776
#define OP_EX_QUEUE_SHARED_COUNT_CELLr 26777
#define OP_EX_QUEUE_TOTAL_COUNT_CELLr 26778
#define OP_MCUC_SP_BST_STATr 26779
#define OP_MCUC_SP_BST_THRESHOLDr 26780
#define OP_MC_SP_BST_STATr 26781
#define OP_MC_SP_BST_THRESHOLDr 26782
#define OP_PORT_CONFIGr 26783
#define OP_PORT_CONFIG1_CELLr 26784
#define OP_PORT_CONFIGLr 26785
#define OP_PORT_CONFIGUr 26786
#define OP_PORT_CONFIG_CELLr 26787
#define OP_PORT_CONFIG_PACKETr 26788
#define OP_PORT_DROP_STATE_BMPr 26789
#define OP_PORT_DROP_STATE_CELL_BMP0r 26790
#define OP_PORT_DROP_STATE_CELL_BMP1r 26791
#define OP_PORT_DROP_STATE_CELL_BMP0_64r 26792
#define OP_PORT_DROP_STATE_CELL_BMP1_64r 26793
#define OP_PORT_DROP_STATE_PACKET_BMP0r 26794
#define OP_PORT_DROP_STATE_PACKET_BMP1r 26795
#define OP_PORT_FIRST_FRAGMENT_COUNT_CELLr 26796
#define OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr 26797
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr 26798
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr 26799
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr 26800
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr 26801
#define OP_PORT_LIMIT_COLOR_CELLr 26802
#define OP_PORT_LIMIT_PRI0r 26803
#define OP_PORT_LIMIT_REDr 26804
#define OP_PORT_LIMIT_RED_CELLr 26805
#define OP_PORT_LIMIT_RED_PACKETr 26806
#define OP_PORT_LIMIT_RESUME_COLOR_CELLr 26807
#define OP_PORT_LIMIT_RESUME_RED_CELLr 26808
#define OP_PORT_LIMIT_RESUME_RED_PACKETr 26809
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLr 26810
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETr 26811
#define OP_PORT_LIMIT_YELLOWr 26812
#define OP_PORT_LIMIT_YELLOW_CELLr 26813
#define OP_PORT_LIMIT_YELLOW_PACKETr 26814
#define OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r 26815
#define OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r 26816
#define OP_PORT_REDIRECT_COUNT_CELLr 26817
#define OP_PORT_REDIRECT_COUNT_PACKETr 26818
#define OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr 26819
#define OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr 26820
#define OP_PORT_REDIRECT_DISC_SET_THD_CELLr 26821
#define OP_PORT_REDIRECT_DISC_SET_THD_PACKETr 26822
#define OP_PORT_REDIRECT_XQ_COUNT_PACKETr 26823
#define OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr 26824
#define OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr 26825
#define OP_PORT_SHARED_COUNTr 26826
#define OP_PORT_SHARED_COUNT_CELLr 26827
#define OP_PORT_SHARED_COUNT_PACKETr 26828
#define OP_PORT_TOTAL_COUNTr 26829
#define OP_PORT_TOTAL_COUNT_CELLr 26830
#define OP_PORT_TOTAL_COUNT_PACKETr 26831
#define OP_QUEUE_CONFIGr 26832
#define OP_QUEUE_CONFIG1_CELLr 26833
#define OP_QUEUE_CONFIG1_PACKETr 26834
#define OP_QUEUE_CONFIG1_THDOEMAr 26835
#define OP_QUEUE_CONFIG1_THDORDEEr 26836
#define OP_QUEUE_CONFIG1_THDORDEIr 26837
#define OP_QUEUE_CONFIG1_THDORDEQr 26838
#define OP_QUEUE_CONFIG1_THDORQEEr 26839
#define OP_QUEUE_CONFIG1_THDORQEIr 26840
#define OP_QUEUE_CONFIG1_THDORQEQr 26841
#define OP_QUEUE_CONFIGLr 26842
#define OP_QUEUE_CONFIGUr 26843
#define OP_QUEUE_CONFIG_CELLr 26844
#define OP_QUEUE_CONFIG_PACKETr 26845
#define OP_QUEUE_CONFIG_THDOEMAr 26846
#define OP_QUEUE_CONFIG_THDORDEEr 26847
#define OP_QUEUE_CONFIG_THDORDEIr 26848
#define OP_QUEUE_CONFIG_THDORDEQr 26849
#define OP_QUEUE_CONFIG_THDORQEEr 26850
#define OP_QUEUE_CONFIG_THDORQEIr 26851
#define OP_QUEUE_CONFIG_THDORQEQr 26852
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr 26853
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr 26854
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr 26855
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr 26856
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr 26857
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr 26858
#define OP_QUEUE_LIMIT_COLOR_CELLr 26859
#define OP_QUEUE_LIMIT_PRI0r 26860
#define OP_QUEUE_LIMIT_REDr 26861
#define OP_QUEUE_LIMIT_RED_CELLr 26862
#define OP_QUEUE_LIMIT_RED_PACKETr 26863
#define OP_QUEUE_LIMIT_RED_THDOEMAr 26864
#define OP_QUEUE_LIMIT_RED_THDORDEEr 26865
#define OP_QUEUE_LIMIT_RED_THDORDEIr 26866
#define OP_QUEUE_LIMIT_RED_THDORDEQr 26867
#define OP_QUEUE_LIMIT_RED_THDORQEEr 26868
#define OP_QUEUE_LIMIT_RED_THDORQEIr 26869
#define OP_QUEUE_LIMIT_RED_THDORQEQr 26870
#define OP_QUEUE_LIMIT_RESUME_COLOR_CELLr 26871
#define OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr 26872
#define OP_QUEUE_LIMIT_YELLOWr 26873
#define OP_QUEUE_LIMIT_YELLOW_CELLr 26874
#define OP_QUEUE_LIMIT_YELLOW_PACKETr 26875
#define OP_QUEUE_LIMIT_YELLOW_THDOEMAr 26876
#define OP_QUEUE_LIMIT_YELLOW_THDORDEEr 26877
#define OP_QUEUE_LIMIT_YELLOW_THDORDEIr 26878
#define OP_QUEUE_LIMIT_YELLOW_THDORDEQr 26879
#define OP_QUEUE_LIMIT_YELLOW_THDORQEEr 26880
#define OP_QUEUE_LIMIT_YELLOW_THDORQEIr 26881
#define OP_QUEUE_LIMIT_YELLOW_THDORQEQr 26882
#define OP_QUEUE_MIN_COUNTr 26883
#define OP_QUEUE_MIN_COUNT_CELLr 26884
#define OP_QUEUE_MIN_COUNT_PACKETr 26885
#define OP_QUEUE_MIN_COUNT_THDOEMAr 26886
#define OP_QUEUE_MIN_COUNT_THDORDEEr 26887
#define OP_QUEUE_MIN_COUNT_THDORDEIr 26888
#define OP_QUEUE_MIN_COUNT_THDORDEQr 26889
#define OP_QUEUE_MIN_COUNT_THDORQEEr 26890
#define OP_QUEUE_MIN_COUNT_THDORQEIr 26891
#define OP_QUEUE_MIN_COUNT_THDORQEQr 26892
#define OP_QUEUE_REDIRECT_CONFIG_CELLr 26893
#define OP_QUEUE_REDIRECT_CONFIG_PACKETr 26894
#define OP_QUEUE_REDIRECT_COUNT_CELLr 26895
#define OP_QUEUE_REDIRECT_COUNT_PACKETr 26896
#define OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr 26897
#define OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr 26898
#define OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr 26899
#define OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr 26900
#define OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr 26901
#define OP_QUEUE_RESET_OFFSETr 26902
#define OP_QUEUE_RESET_OFFSET_CELLr 26903
#define OP_QUEUE_RESET_OFFSET_PACKETr 26904
#define OP_QUEUE_RESET_OFFSET_RED_THDOEMAr 26905
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEEr 26906
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEIr 26907
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEQr 26908
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEEr 26909
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEIr 26910
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEQr 26911
#define OP_QUEUE_RESET_OFFSET_THDOEMAr 26912
#define OP_QUEUE_RESET_OFFSET_THDORDEEr 26913
#define OP_QUEUE_RESET_OFFSET_THDORDEIr 26914
#define OP_QUEUE_RESET_OFFSET_THDORDEQr 26915
#define OP_QUEUE_RESET_OFFSET_THDORQEEr 26916
#define OP_QUEUE_RESET_OFFSET_THDORQEIr 26917
#define OP_QUEUE_RESET_OFFSET_THDORQEQr 26918
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr 26919
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr 26920
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr 26921
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr 26922
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr 26923
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr 26924
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr 26925
#define OP_QUEUE_RESET_VALUEr 26926
#define OP_QUEUE_RESET_VALUE_CELLr 26927
#define OP_QUEUE_RESET_VALUE_PACKETr 26928
#define OP_QUEUE_RESET_VALUE_THDOEMAr 26929
#define OP_QUEUE_RESET_VALUE_THDORDEEr 26930
#define OP_QUEUE_RESET_VALUE_THDORDEIr 26931
#define OP_QUEUE_RESET_VALUE_THDORDEQr 26932
#define OP_QUEUE_RESET_VALUE_THDORQEEr 26933
#define OP_QUEUE_RESET_VALUE_THDORQEIr 26934
#define OP_QUEUE_RESET_VALUE_THDORQEQr 26935
#define OP_QUEUE_SHARED_COUNTr 26936
#define OP_QUEUE_SHARED_COUNT_CELLr 26937
#define OP_QUEUE_SHARED_COUNT_PACKETr 26938
#define OP_QUEUE_SHARED_COUNT_THDOEMAr 26939
#define OP_QUEUE_SHARED_COUNT_THDORDEEr 26940
#define OP_QUEUE_SHARED_COUNT_THDORDEIr 26941
#define OP_QUEUE_SHARED_COUNT_THDORDEQr 26942
#define OP_QUEUE_SHARED_COUNT_THDORQEEr 26943
#define OP_QUEUE_SHARED_COUNT_THDORQEIr 26944
#define OP_QUEUE_SHARED_COUNT_THDORQEQr 26945
#define OP_QUEUE_TOTAL_COUNTr 26946
#define OP_QUEUE_TOTAL_COUNT_CELLr 26947
#define OP_QUEUE_TOTAL_COUNT_PACKETr 26948
#define OP_QUEUE_TOTAL_COUNT_THDOEMAr 26949
#define OP_QUEUE_TOTAL_COUNT_THDORDEEr 26950
#define OP_QUEUE_TOTAL_COUNT_THDORDEIr 26951
#define OP_QUEUE_TOTAL_COUNT_THDORDEQr 26952
#define OP_QUEUE_TOTAL_COUNT_THDORQEEr 26953
#define OP_QUEUE_TOTAL_COUNT_THDORQEIr 26954
#define OP_QUEUE_TOTAL_COUNT_THDORQEQr 26955
#define OP_RESUME_OFFSET_COLOR_CELL_PROFILEr 26956
#define OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr 26957
#define OP_SP_BST_THRESHOLD_SELr 26958
#define OP_THDU_CONFIGr 26959
#define OP_THR_CONFIGr 26960
#define OP_THR_CONFIG_PLUSr 26961
#define OP_UC_PORT_BST_THRESHOLDr 26962
#define OP_UC_PORT_CONFIG1_CELLr 26963
#define OP_UC_PORT_CONFIG_CELLr 26964
#define OP_UC_PORT_DROP_STATEr 26965
#define OP_UC_PORT_DROP_STATE_CELL_BMP0_64r 26966
#define OP_UC_PORT_DROP_STATE_CELL_BMP1_64r 26967
#define OP_UC_PORT_DROP_STATE_Xr 26968
#define OP_UC_PORT_DROP_STATE_Yr 26969
#define OP_UC_PORT_LIMIT_COLOR_CELLr 26970
#define OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr 26971
#define OP_UC_PORT_RED_DROP_STATEr 26972
#define OP_UC_PORT_RED_DROP_STATE_Xr 26973
#define OP_UC_PORT_RED_DROP_STATE_Yr 26974
#define OP_UC_PORT_SHARED_COUNT_CELLr 26975
#define OP_UC_PORT_YELLOW_DROP_STATEr 26976
#define OP_UC_PORT_YELLOW_DROP_STATE_Xr 26977
#define OP_UC_PORT_YELLOW_DROP_STATE_Yr 26978
#define OP_UC_QGROUP_BST_THRESHOLDr 26979
#define OP_UC_QGROUP_DROP_STATEr 26980
#define OP_UC_QGROUP_DROP_STATE_Xr 26981
#define OP_UC_QGROUP_DROP_STATE_Yr 26982
#define OP_UC_QGROUP_RED_DROP_STATEr 26983
#define OP_UC_QGROUP_RED_DROP_STATE_Xr 26984
#define OP_UC_QGROUP_RED_DROP_STATE_Yr 26985
#define OP_UC_QGROUP_YELLOW_DROP_STATEr 26986
#define OP_UC_QGROUP_YELLOW_DROP_STATE_Xr 26987
#define OP_UC_QGROUP_YELLOW_DROP_STATE_Yr 26988
#define OP_UC_QUEUE_BST_THRESHOLDr 26989
#define OP_UC_QUEUE_DROP_STATEr 26990
#define OP_UC_QUEUE_DROP_STATE_Xr 26991
#define OP_UC_QUEUE_DROP_STATE_Yr 26992
#define OP_UC_QUEUE_MIN_COUNT_CELLr 26993
#define OP_UC_QUEUE_RED_DROP_STATEr 26994
#define OP_UC_QUEUE_RED_DROP_STATE_Xr 26995
#define OP_UC_QUEUE_RED_DROP_STATE_Yr 26996
#define OP_UC_QUEUE_RESET_VALUE_CELLr 26997
#define OP_UC_QUEUE_SHARED_COUNT_CELLr 26998
#define OP_UC_QUEUE_TOTAL_COUNT_CELLr 26999
#define OP_UC_QUEUE_YELLOW_DROP_STATEr 27000
#define OP_UC_QUEUE_YELLOW_DROP_STATE_Xr 27001
#define OP_UC_QUEUE_YELLOW_DROP_STATE_Yr 27002
#define OP_VOQ_MOP1B_CONFIGr 27003
#define OP_VOQ_PORT_CONFIGr 27004
#define OTMHEXTCONFIGr 27005
#define OTPC_CNTRL_0r 27006
#define OTPC_CNTRL_1r 27007
#define OTPC_CPUADDR_REGr 27008
#define OTPC_CPU_DATAr 27009
#define OTPC_CPU_STATUSr 27010
#define OTPC_CPU_WRITE_REGr 27011
#define OTPC_MODE_REGr 27012
#define OTPC_SOFT_RESET_CNTRLr 27013
#define OUTER_TPID_0r 27014
#define OUTER_TPID_1r 27015
#define OUTER_TPID_2r 27016
#define OUTER_TPID_3r 27017
#define OUTLIFERRORCODE_0r 27018
#define OUTLIFERRORCODE_1r 27019
#define OUTOFBANDRX0CONFIGURATION0r 27020
#define OUTOFBANDRX0THRESHOLDCONFIGURATION0r 27021
#define OUTOFBANDRX0THRESHOLDCONFIGURATION1r 27022
#define OUTOFBANDRX1CONFIGURATION0r 27023
#define OUTOFBANDRX1THRESHOLDCONFIGURATION0r 27024
#define OUTOFBANDRX1THRESHOLDCONFIGURATION1r 27025
#define OUTOFBANDTXCONFIGURATION0r 27026
#define OUTOFBANDTXCONFIGURATION1r 27027
#define OUTPUTCLOCKCONTROLr 27028
#define OUTPUT_PORT_RX_ENABLEr 27029
#define OUTPUT_PORT_RX_ENABLE0_64r 27030
#define OUTPUT_PORT_RX_ENABLE1_64r 27031
#define OUTPUT_PORT_RX_ENABLE_64r 27032
#define OVERFLOWDQCQIDr 27033
#define OVERLAY_MODEr 27034
#define OVERRIDEINTERRUPTr 27035
#define OVQ_ADDRESS_RANGE_0r 27036
#define OVQ_ADDRESS_RANGE_1r 27037
#define OVQ_ADDRESS_RANGE_2r 27038
#define OVQ_ADDRESS_RANGE_3r 27039
#define OVQ_BLOCK_COUNTERr 27040
#define OVQ_BUBBLE_SIZE_REGr 27041
#define OVQ_BUBBLE_THRESHOLDr 27042
#define OVQ_DFTr 27043
#define OVQ_DISTRIBUTOR_DFTr 27044
#define OVQ_DROP_THRESHOLD0r 27045
#define OVQ_DROP_THRESHOLD_REGr 27046
#define OVQ_DROP_THRESHOLD_RESET_LIMITr 27047
#define OVQ_ECC_BITMAPr 27048
#define OVQ_FLOWCONTROL_COUNTERr 27049
#define OVQ_FLOWCONTROL_THRESHOLDr 27050
#define OVQ_LINKED_LIST_REGr 27051
#define OVQ_LINKED_LIST_SELECTr 27052
#define OVQ_LINKED_NEXTPTRr 27053
#define OVQ_LINKED_REGr 27054
#define OVQ_MCQ_CREDITSr 27055
#define OVQ_MCQ_STATEr 27056
#define OVQ_SCANNER_MAX_POINTERr 27057
#define OVQ_SCANNER_POINTERr 27058
#define P2PCFGr 27059
#define PACKETAGEDCOUNTERr 27060
#define PACKETCONFIGURATIONREGISTERr 27061
#define PACKETCOUNTERCONFIGURATIONr 27062
#define PACKETDELAYCONFIGURATIONr 27063
#define PACKETEDITFIFOSTATUSr 27064
#define PACKETEDITFIFOTHRESHOLDSr 27065
#define PACKETHEADERSIZERANGE0r 27066
#define PACKETHEADERSIZERANGE1r 27067
#define PACKETHEADERSIZERANGE2r 27068
#define PACKETLENGTHINCREMENTALVALUEr 27069
#define PACKETQUEUESCATEGORIES1r 27070
#define PACKETQUEUESCATEGORIES2r 27071
#define PACKETSIZESr 27072
#define PACKET_RESET_LIMIT_OFFSET_SPr 27073
#define PACKET_SPAP_RED_OFFSET_SPr 27074
#define PACKET_SPAP_YELLOW_OFFSET_SPr 27075
#define PAEBINTERRUPTMASKREGISTERr 27076
#define PAEBINTERRUPTREGISTERr 27077
#define PARITY_CHK_ENr 27078
#define PARITY_DEBUGr 27079
#define PARITY_ENr 27080
#define PARITY_ERROR_COUNTERr 27081
#define PARITY_ERROR_INTR_MASKr 27082
#define PARITY_ERROR_STATUS_0r 27083
#define PARITY_ERROR_STATUS_1r 27084
#define PARITY_ERROR_STATUS_0_64r 27085
#define PARSERLASTNWKRECORD1r 27086
#define PARSERLASTNWKRECORD2r 27087
#define PARSERLASTSYSRECORDr 27088
#define PARS_RAM_DBGCTRLr 27089
#define PARS_RAM_DBGCTRL_2r 27090
#define PASSTHRU_NLF_MTU_CHECKr 27091
#define PASS_CONTROL_FRAMEr 27092
#define PAUSE_CONTROLr 27093
#define PAUSE_QUANTr 27094
#define PAXB_0_CFG_ADDRr 27095
#define PAXB_0_CFG_DATAr 27096
#define PAXB_0_CLK_CONTROLr 27097
#define PAXB_0_CMICD_TO_PCIE_INTR_ENr 27098
#define PAXB_0_CONFIG_IND_ADDRr 27099
#define PAXB_0_CONFIG_IND_DATAr 27100
#define PAXB_0_EP_LTR_CONTROLr 27101
#define PAXB_0_EP_LTR_STATUSr 27102
#define PAXB_0_EP_OBFF_STATUSr 27103
#define PAXB_0_EP_PM_CONTROLr 27104
#define PAXB_0_EP_PM_STATUSr 27105
#define PAXB_0_FUNC0_IMAP1r 27106
#define PAXB_0_FUNC0_IMAP2r 27107
#define PAXB_0_FUNC0_IMAP0_0r 27108
#define PAXB_0_FUNC0_IMAP0_1r 27109
#define PAXB_0_FUNC0_IMAP0_2r 27110
#define PAXB_0_FUNC0_IMAP0_3r 27111
#define PAXB_0_FUNC0_IMAP0_4r 27112
#define PAXB_0_FUNC0_IMAP0_5r 27113
#define PAXB_0_FUNC0_IMAP0_6r 27114
#define PAXB_0_FUNC0_IMAP0_7r 27115
#define PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr 27116
#define PAXB_0_FUNC0_IMAP0_0_UPPERr 27117
#define PAXB_0_FUNC0_IMAP0_1_UPPERr 27118
#define PAXB_0_FUNC0_IMAP0_2_UPPERr 27119
#define PAXB_0_FUNC0_IMAP0_3_UPPERr 27120
#define PAXB_0_FUNC0_IMAP0_4_UPPERr 27121
#define PAXB_0_FUNC0_IMAP0_5_UPPERr 27122
#define PAXB_0_FUNC0_IMAP0_6_UPPERr 27123
#define PAXB_0_FUNC0_IMAP0_7_UPPERr 27124
#define PAXB_0_FUNC0_IMAP1_UPPERr 27125
#define PAXB_0_FUNC0_IMAP2_UPPERr 27126
#define PAXB_0_FUNC1_IARR_1_SIZEr 27127
#define PAXB_0_FUNC1_IARR_2_SIZEr 27128
#define PAXB_0_FUNC1_IMAP1r 27129
#define PAXB_0_FUNC1_IMAP2r 27130
#define PAXB_0_FUNC1_IMAP0_0r 27131
#define PAXB_0_FUNC1_IMAP0_1r 27132
#define PAXB_0_FUNC1_IMAP0_2r 27133
#define PAXB_0_FUNC1_IMAP0_3r 27134
#define PAXB_0_FUNC1_IMAP0_4r 27135
#define PAXB_0_FUNC1_IMAP0_5r 27136
#define PAXB_0_FUNC1_IMAP0_6r 27137
#define PAXB_0_FUNC1_IMAP0_7r 27138
#define PAXB_0_FUNC1_IMAP0_0_UPPERr 27139
#define PAXB_0_FUNC1_IMAP0_1_UPPERr 27140
#define PAXB_0_FUNC1_IMAP0_2_UPPERr 27141
#define PAXB_0_FUNC1_IMAP0_3_UPPERr 27142
#define PAXB_0_FUNC1_IMAP0_4_UPPERr 27143
#define PAXB_0_FUNC1_IMAP0_5_UPPERr 27144
#define PAXB_0_FUNC1_IMAP0_6_UPPERr 27145
#define PAXB_0_FUNC1_IMAP0_7_UPPERr 27146
#define PAXB_0_FUNC1_IMAP1_UPPERr 27147
#define PAXB_0_FUNC1_IMAP2_UPPERr 27148
#define PAXB_0_IARR_0_LOWERr 27149
#define PAXB_0_IARR_0_UPPERr 27150
#define PAXB_0_IARR_1_LOWERr 27151
#define PAXB_0_IARR_1_UPPERr 27152
#define PAXB_0_IARR_2_LOWERr 27153
#define PAXB_0_IARR_2_UPPERr 27154
#define PAXB_0_MEM_CONTROLr 27155
#define PAXB_0_MEM_ECC_ERR_LOG_0r 27156
#define PAXB_0_MEM_ECC_ERR_LOG_1r 27157
#define PAXB_0_MISC_INTR_ENr 27158
#define PAXB_0_OARR_0r 27159
#define PAXB_0_OARR_1r 27160
#define PAXB_0_OARR_2r 27161
#define PAXB_0_OARR_0_UPPERr 27162
#define PAXB_0_OARR_1_UPPERr 27163
#define PAXB_0_OARR_2_UPPERr 27164
#define PAXB_0_OARR_FUNC0_MSI_PAGEr 27165
#define PAXB_0_OARR_FUNC0_MSI_PAGE_UPPERr 27166
#define PAXB_0_OARR_FUNC1_MSI_PAGEr 27167
#define PAXB_0_OARR_FUNC1_MSI_PAGE_UPPERr 27168
#define PAXB_0_OMAP_0_LOWERr 27169
#define PAXB_0_OMAP_0_UPPERr 27170
#define PAXB_0_OMAP_1_LOWERr 27171
#define PAXB_0_OMAP_1_UPPERr 27172
#define PAXB_0_OMAP_2_LOWERr 27173
#define PAXB_0_OMAP_2_UPPERr 27174
#define PAXB_0_PAXB_ENDIANNESSr 27175
#define PAXB_0_PAXB_INTR_CLEARr 27176
#define PAXB_0_PAXB_INTR_ENr 27177
#define PAXB_0_PAXB_INTR_STATUSr 27178
#define PAXB_0_PAXB_MISC_CONFIGr 27179
#define PAXB_0_PAXB_MISC_STATUSr 27180
#define PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONEr 27181
#define PAXB_0_PAXB_RD_CMPL_BUF_INIT_STARTr 27182
#define PAXB_0_PAXB_TX_DEBUG_CFGr 27183
#define PAXB_0_PCIE_EP_AXI_CONFIGr 27184
#define PAXB_0_PCIE_ERROR_STATUSr 27185
#define PAXB_0_PCIE_LINK_STATUSr 27186
#define PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0r 27187
#define PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0r 27188
#define PAXB_0_PCIE_RC_AXI_CONFIGr 27189
#define PAXB_0_PCIE_SYS_EP_INT_CSR0r 27190
#define PAXB_0_PCIE_SYS_EP_INT_CSR1r 27191
#define PAXB_0_PCIE_SYS_EP_INT_EN0r 27192
#define PAXB_0_PCIE_SYS_EP_INT_EN1r 27193
#define PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr 27194
#define PAXB_0_PCIE_SYS_EQ_1_OVERWRITTENr 27195
#define PAXB_0_PCIE_SYS_EQ_2_OVERWRITTENr 27196
#define PAXB_0_PCIE_SYS_EQ_3_OVERWRITTENr 27197
#define PAXB_0_PCIE_SYS_EQ_4_OVERWRITTENr 27198
#define PAXB_0_PCIE_SYS_EQ_5_OVERWRITTENr 27199
#define PAXB_0_PCIE_SYS_EQ_HEAD_0r 27200
#define PAXB_0_PCIE_SYS_EQ_HEAD_1r 27201
#define PAXB_0_PCIE_SYS_EQ_HEAD_2r 27202
#define PAXB_0_PCIE_SYS_EQ_HEAD_3r 27203
#define PAXB_0_PCIE_SYS_EQ_HEAD_4r 27204
#define PAXB_0_PCIE_SYS_EQ_HEAD_5r 27205
#define PAXB_0_PCIE_SYS_EQ_PAGEr 27206
#define PAXB_0_PCIE_SYS_EQ_PAGE_UPPERr 27207
#define PAXB_0_PCIE_SYS_EQ_TAIL_0r 27208
#define PAXB_0_PCIE_SYS_EQ_TAIL_1r 27209
#define PAXB_0_PCIE_SYS_EQ_TAIL_2r 27210
#define PAXB_0_PCIE_SYS_EQ_TAIL_3r 27211
#define PAXB_0_PCIE_SYS_EQ_TAIL_4r 27212
#define PAXB_0_PCIE_SYS_EQ_TAIL_5r 27213
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r 27214
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1r 27215
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2r 27216
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3r 27217
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4r 27218
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5r 27219
#define PAXB_0_PCIE_SYS_HOST_INTR_0r 27220
#define PAXB_0_PCIE_SYS_HOST_INTR_1r 27221
#define PAXB_0_PCIE_SYS_HOST_INTR_2r 27222
#define PAXB_0_PCIE_SYS_HOST_INTR_3r 27223
#define PAXB_0_PCIE_SYS_HOST_INTR_CSRr 27224
#define PAXB_0_PCIE_SYS_HOST_INTR_ENr 27225
#define PAXB_0_PCIE_SYS_MSI_CTRL_0r 27226
#define PAXB_0_PCIE_SYS_MSI_CTRL_1r 27227
#define PAXB_0_PCIE_SYS_MSI_CTRL_2r 27228
#define PAXB_0_PCIE_SYS_MSI_CTRL_3r 27229
#define PAXB_0_PCIE_SYS_MSI_CTRL_4r 27230
#define PAXB_0_PCIE_SYS_MSI_CTRL_5r 27231
#define PAXB_0_PCIE_SYS_MSI_INTR_ENr 27232
#define PAXB_0_PCIE_SYS_MSI_PAGEr 27233
#define PAXB_0_PCIE_SYS_MSI_PAGE_UPPERr 27234
#define PAXB_0_PCIE_SYS_MSI_REQr 27235
#define PAXB_0_PCIE_SYS_RC_INTX_CSRr 27236
#define PAXB_0_PCIE_SYS_RC_INTX_ENr 27237
#define PAXB_0_RC_PM_CONTROLr 27238
#define PAXB_0_RC_PM_STATUSr 27239
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr 27240
#define PAXB_0_RESET_STATUSr 27241
#define PAXB_0_STRAP_STATUSr 27242
#define PAXB_1_CFG_ADDRr 27243
#define PAXB_1_CFG_DATAr 27244
#define PAXB_1_CLK_CONTROLr 27245
#define PAXB_1_CMICD_TO_PCIE_INTR_ENr 27246
#define PAXB_1_CONFIG_IND_ADDRr 27247
#define PAXB_1_CONFIG_IND_DATAr 27248
#define PAXB_1_EP_LTR_CONTROLr 27249
#define PAXB_1_EP_LTR_STATUSr 27250
#define PAXB_1_EP_OBFF_STATUSr 27251
#define PAXB_1_EP_PM_CONTROLr 27252
#define PAXB_1_EP_PM_STATUSr 27253
#define PAXB_1_FUNC0_IMAP1r 27254
#define PAXB_1_FUNC0_IMAP2r 27255
#define PAXB_1_FUNC0_IMAP0_0r 27256
#define PAXB_1_FUNC0_IMAP0_1r 27257
#define PAXB_1_FUNC0_IMAP0_2r 27258
#define PAXB_1_FUNC0_IMAP0_3r 27259
#define PAXB_1_FUNC0_IMAP0_4r 27260
#define PAXB_1_FUNC0_IMAP0_5r 27261
#define PAXB_1_FUNC0_IMAP0_6r 27262
#define PAXB_1_FUNC0_IMAP0_7r 27263
#define PAXB_1_FUNC0_IMAP0_0123_REGS_TYPEr 27264
#define PAXB_1_FUNC0_IMAP0_0_UPPERr 27265
#define PAXB_1_FUNC0_IMAP0_1_UPPERr 27266
#define PAXB_1_FUNC0_IMAP0_2_UPPERr 27267
#define PAXB_1_FUNC0_IMAP0_3_UPPERr 27268
#define PAXB_1_FUNC0_IMAP0_4_UPPERr 27269
#define PAXB_1_FUNC0_IMAP0_5_UPPERr 27270
#define PAXB_1_FUNC0_IMAP0_6_UPPERr 27271
#define PAXB_1_FUNC0_IMAP0_7_UPPERr 27272
#define PAXB_1_FUNC0_IMAP1_UPPERr 27273
#define PAXB_1_FUNC0_IMAP2_UPPERr 27274
#define PAXB_1_FUNC1_IARR_1_SIZEr 27275
#define PAXB_1_FUNC1_IARR_2_SIZEr 27276
#define PAXB_1_FUNC1_IMAP1r 27277
#define PAXB_1_FUNC1_IMAP2r 27278
#define PAXB_1_FUNC1_IMAP0_0r 27279
#define PAXB_1_FUNC1_IMAP0_1r 27280
#define PAXB_1_FUNC1_IMAP0_2r 27281
#define PAXB_1_FUNC1_IMAP0_3r 27282
#define PAXB_1_FUNC1_IMAP0_4r 27283
#define PAXB_1_FUNC1_IMAP0_5r 27284
#define PAXB_1_FUNC1_IMAP0_6r 27285
#define PAXB_1_FUNC1_IMAP0_7r 27286
#define PAXB_1_FUNC1_IMAP0_0_UPPERr 27287
#define PAXB_1_FUNC1_IMAP0_1_UPPERr 27288
#define PAXB_1_FUNC1_IMAP0_2_UPPERr 27289
#define PAXB_1_FUNC1_IMAP0_3_UPPERr 27290
#define PAXB_1_FUNC1_IMAP0_4_UPPERr 27291
#define PAXB_1_FUNC1_IMAP0_5_UPPERr 27292
#define PAXB_1_FUNC1_IMAP0_6_UPPERr 27293
#define PAXB_1_FUNC1_IMAP0_7_UPPERr 27294
#define PAXB_1_FUNC1_IMAP1_UPPERr 27295
#define PAXB_1_FUNC1_IMAP2_UPPERr 27296
#define PAXB_1_IARR_0_LOWERr 27297
#define PAXB_1_IARR_0_UPPERr 27298
#define PAXB_1_IARR_1_LOWERr 27299
#define PAXB_1_IARR_1_UPPERr 27300
#define PAXB_1_IARR_2_LOWERr 27301
#define PAXB_1_IARR_2_UPPERr 27302
#define PAXB_1_MEM_CONTROLr 27303
#define PAXB_1_MEM_ECC_ERR_LOG_0r 27304
#define PAXB_1_MEM_ECC_ERR_LOG_1r 27305
#define PAXB_1_MISC_INTR_ENr 27306
#define PAXB_1_OARR_0r 27307
#define PAXB_1_OARR_1r 27308
#define PAXB_1_OARR_2r 27309
#define PAXB_1_OARR_0_UPPERr 27310
#define PAXB_1_OARR_1_UPPERr 27311
#define PAXB_1_OARR_2_UPPERr 27312
#define PAXB_1_OARR_FUNC0_MSI_PAGEr 27313
#define PAXB_1_OARR_FUNC0_MSI_PAGE_UPPERr 27314
#define PAXB_1_OARR_FUNC1_MSI_PAGEr 27315
#define PAXB_1_OARR_FUNC1_MSI_PAGE_UPPERr 27316
#define PAXB_1_OMAP_0_LOWERr 27317
#define PAXB_1_OMAP_0_UPPERr 27318
#define PAXB_1_OMAP_1_LOWERr 27319
#define PAXB_1_OMAP_1_UPPERr 27320
#define PAXB_1_OMAP_2_LOWERr 27321
#define PAXB_1_OMAP_2_UPPERr 27322
#define PAXB_1_PAXB_ENDIANNESSr 27323
#define PAXB_1_PAXB_INTR_CLEARr 27324
#define PAXB_1_PAXB_INTR_ENr 27325
#define PAXB_1_PAXB_INTR_STATUSr 27326
#define PAXB_1_PAXB_MISC_CONFIGr 27327
#define PAXB_1_PAXB_MISC_STATUSr 27328
#define PAXB_1_PAXB_RD_CMPL_BUF_INIT_DONEr 27329
#define PAXB_1_PAXB_RD_CMPL_BUF_INIT_STARTr 27330
#define PAXB_1_PAXB_TX_DEBUG_CFGr 27331
#define PAXB_1_PCIE_EP_AXI_CONFIGr 27332
#define PAXB_1_PCIE_ERROR_STATUSr 27333
#define PAXB_1_PCIE_LINK_STATUSr 27334
#define PAXB_1_PCIE_PAXB_RX_DEBUG_CONTROL_0r 27335
#define PAXB_1_PCIE_PAXB_RX_DEBUG_STATUS_0r 27336
#define PAXB_1_PCIE_RC_AXI_CONFIGr 27337
#define PAXB_1_PCIE_SYS_EP_INT_CSR0r 27338
#define PAXB_1_PCIE_SYS_EP_INT_CSR1r 27339
#define PAXB_1_PCIE_SYS_EP_INT_EN0r 27340
#define PAXB_1_PCIE_SYS_EP_INT_EN1r 27341
#define PAXB_1_PCIE_SYS_EQ_0_OVERWRITTENr 27342
#define PAXB_1_PCIE_SYS_EQ_1_OVERWRITTENr 27343
#define PAXB_1_PCIE_SYS_EQ_2_OVERWRITTENr 27344
#define PAXB_1_PCIE_SYS_EQ_3_OVERWRITTENr 27345
#define PAXB_1_PCIE_SYS_EQ_4_OVERWRITTENr 27346
#define PAXB_1_PCIE_SYS_EQ_5_OVERWRITTENr 27347
#define PAXB_1_PCIE_SYS_EQ_HEAD_0r 27348
#define PAXB_1_PCIE_SYS_EQ_HEAD_1r 27349
#define PAXB_1_PCIE_SYS_EQ_HEAD_2r 27350
#define PAXB_1_PCIE_SYS_EQ_HEAD_3r 27351
#define PAXB_1_PCIE_SYS_EQ_HEAD_4r 27352
#define PAXB_1_PCIE_SYS_EQ_HEAD_5r 27353
#define PAXB_1_PCIE_SYS_EQ_PAGEr 27354
#define PAXB_1_PCIE_SYS_EQ_PAGE_UPPERr 27355
#define PAXB_1_PCIE_SYS_EQ_TAIL_0r 27356
#define PAXB_1_PCIE_SYS_EQ_TAIL_1r 27357
#define PAXB_1_PCIE_SYS_EQ_TAIL_2r 27358
#define PAXB_1_PCIE_SYS_EQ_TAIL_3r 27359
#define PAXB_1_PCIE_SYS_EQ_TAIL_4r 27360
#define PAXB_1_PCIE_SYS_EQ_TAIL_5r 27361
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_0r 27362
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_1r 27363
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_2r 27364
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_3r 27365
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_4r 27366
#define PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_5r 27367
#define PAXB_1_PCIE_SYS_HOST_INTR_0r 27368
#define PAXB_1_PCIE_SYS_HOST_INTR_1r 27369
#define PAXB_1_PCIE_SYS_HOST_INTR_2r 27370
#define PAXB_1_PCIE_SYS_HOST_INTR_3r 27371
#define PAXB_1_PCIE_SYS_HOST_INTR_CSRr 27372
#define PAXB_1_PCIE_SYS_HOST_INTR_ENr 27373
#define PAXB_1_PCIE_SYS_MSI_CTRL_0r 27374
#define PAXB_1_PCIE_SYS_MSI_CTRL_1r 27375
#define PAXB_1_PCIE_SYS_MSI_CTRL_2r 27376
#define PAXB_1_PCIE_SYS_MSI_CTRL_3r 27377
#define PAXB_1_PCIE_SYS_MSI_CTRL_4r 27378
#define PAXB_1_PCIE_SYS_MSI_CTRL_5r 27379
#define PAXB_1_PCIE_SYS_MSI_INTR_ENr 27380
#define PAXB_1_PCIE_SYS_MSI_PAGEr 27381
#define PAXB_1_PCIE_SYS_MSI_PAGE_UPPERr 27382
#define PAXB_1_PCIE_SYS_MSI_REQr 27383
#define PAXB_1_PCIE_SYS_RC_INTX_CSRr 27384
#define PAXB_1_PCIE_SYS_RC_INTX_ENr 27385
#define PAXB_1_RC_PM_CONTROLr 27386
#define PAXB_1_RC_PM_STATUSr 27387
#define PAXB_1_RESET_ENABLE_IN_PCIE_LINK_DOWNr 27388
#define PAXB_1_RESET_STATUSr 27389
#define PAXB_1_STRAP_STATUSr 27390
#define PBCASCFG_CHID_0r 27391
#define PBCASCFG_CHID_1r 27392
#define PBCASCFG_CHID_2r 27393
#define PBCASCFG_CHID_3r 27394
#define PBCASCFG_CHID_4r 27395
#define PBCASCFG_CHID_5r 27396
#define PBCASCFG_CHID_6r 27397
#define PBCASCFG_CHID_7r 27398
#define PBCASCFG_CHID_8r 27399
#define PBCASCFG_CHID_9r 27400
#define PBCASCFG_CHID_10r 27401
#define PBCASCFG_CHID_11r 27402
#define PBCASCFG_CHID_12r 27403
#define PBCASCFG_CHID_13r 27404
#define PBCASCFG_CHID_14r 27405
#define PBCASCFG_CHID_15r 27406
#define PBCASCFG_CHID_16r 27407
#define PBCASCFG_CHID_17r 27408
#define PBCASCFG_CHID_18r 27409
#define PBCASCFG_CHID_19r 27410
#define PBCASCFG_CHID_20r 27411
#define PBCASCFG_CHID_21r 27412
#define PBCASCFG_CHID_22r 27413
#define PBCASCFG_CHID_23r 27414
#define PBCASCFG_CHID_24r 27415
#define PBCASCFG_CHID_25r 27416
#define PBCASCFG_CHID_26r 27417
#define PBCASCFG_CHID_27r 27418
#define PBCASCFG_CHID_28r 27419
#define PBCASCFG_CHID_29r 27420
#define PBCASCFG_CHID_30r 27421
#define PBCASCFG_CHID_31r 27422
#define PBCASCFG_CHID_32r 27423
#define PBCASCFG_CHID_33r 27424
#define PBCASCFG_CHID_34r 27425
#define PBCASCFG_CHID_35r 27426
#define PBCASCFG_CHID_36r 27427
#define PBCASCFG_CHID_37r 27428
#define PBCASCFG_CHID_38r 27429
#define PBCASCFG_CHID_39r 27430
#define PBCASCFG_CHID_40r 27431
#define PBCASCFG_CHID_41r 27432
#define PBCASCFG_CHID_42r 27433
#define PBCASCFG_CHID_43r 27434
#define PBCASCFG_CHID_44r 27435
#define PBCASCFG_CHID_45r 27436
#define PBCASCFG_CHID_46r 27437
#define PBCASCFG_CHID_47r 27438
#define PBCASCFG_CHID_48r 27439
#define PBCASCFG_CHID_49r 27440
#define PBCASCFG_CHID_50r 27441
#define PBCASCFG_CHID_51r 27442
#define PBCASCFG_CHID_52r 27443
#define PBCASCFG_CHID_53r 27444
#define PBCASCFG_CHID_54r 27445
#define PBCASCFG_CHID_55r 27446
#define PBCASCFG_CHID_56r 27447
#define PBCASCFG_CHID_57r 27448
#define PBCASCFG_CHID_58r 27449
#define PBCASCFG_CHID_59r 27450
#define PBCASCFG_CHID_60r 27451
#define PBCASCFG_CHID_61r 27452
#define PBCASCFG_CHID_62r 27453
#define PBCASCFG_CHID_63r 27454
#define PBCHCFG_CHID_0r 27455
#define PBCHCFG_CHID_1r 27456
#define PBCHCFG_CHID_2r 27457
#define PBCHCFG_CHID_3r 27458
#define PBCHCFG_CHID_4r 27459
#define PBCHCFG_CHID_5r 27460
#define PBCHCFG_CHID_6r 27461
#define PBCHCFG_CHID_7r 27462
#define PBCHCFG_CHID_8r 27463
#define PBCHCFG_CHID_9r 27464
#define PBCHCFG_CHID_10r 27465
#define PBCHCFG_CHID_11r 27466
#define PBCHCFG_CHID_12r 27467
#define PBCHCFG_CHID_13r 27468
#define PBCHCFG_CHID_14r 27469
#define PBCHCFG_CHID_15r 27470
#define PBCHCFG_CHID_16r 27471
#define PBCHCFG_CHID_17r 27472
#define PBCHCFG_CHID_18r 27473
#define PBCHCFG_CHID_19r 27474
#define PBCHCFG_CHID_20r 27475
#define PBCHCFG_CHID_21r 27476
#define PBCHCFG_CHID_22r 27477
#define PBCHCFG_CHID_23r 27478
#define PBCHCFG_CHID_24r 27479
#define PBCHCFG_CHID_25r 27480
#define PBCHCFG_CHID_26r 27481
#define PBCHCFG_CHID_27r 27482
#define PBCHCFG_CHID_28r 27483
#define PBCHCFG_CHID_29r 27484
#define PBCHCFG_CHID_30r 27485
#define PBCHCFG_CHID_31r 27486
#define PBCHCFG_CHID_32r 27487
#define PBCHCFG_CHID_33r 27488
#define PBCHCFG_CHID_34r 27489
#define PBCHCFG_CHID_35r 27490
#define PBCHCFG_CHID_36r 27491
#define PBCHCFG_CHID_37r 27492
#define PBCHCFG_CHID_38r 27493
#define PBCHCFG_CHID_39r 27494
#define PBCHCFG_CHID_40r 27495
#define PBCHCFG_CHID_41r 27496
#define PBCHCFG_CHID_42r 27497
#define PBCHCFG_CHID_43r 27498
#define PBCHCFG_CHID_44r 27499
#define PBCHCFG_CHID_45r 27500
#define PBCHCFG_CHID_46r 27501
#define PBCHCFG_CHID_47r 27502
#define PBCHCFG_CHID_48r 27503
#define PBCHCFG_CHID_49r 27504
#define PBCHCFG_CHID_50r 27505
#define PBCHCFG_CHID_51r 27506
#define PBCHCFG_CHID_52r 27507
#define PBCHCFG_CHID_53r 27508
#define PBCHCFG_CHID_54r 27509
#define PBCHCFG_CHID_55r 27510
#define PBCHCFG_CHID_56r 27511
#define PBCHCFG_CHID_57r 27512
#define PBCHCFG_CHID_58r 27513
#define PBCHCFG_CHID_59r 27514
#define PBCHCFG_CHID_60r 27515
#define PBCHCFG_CHID_61r 27516
#define PBCHCFG_CHID_62r 27517
#define PBCHCFG_CHID_63r 27518
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_0r 27519
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_1r 27520
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_2r 27521
#define PBI_SRC_INPUT_MAPPING_TABLE_0r 27522
#define PBI_SRC_INPUT_MAPPING_TABLE_1r 27523
#define PBI_SRC_INPUT_MAPPING_TABLE_2r 27524
#define PBPACTIONPROFILESr 27525
#define PBPTEBVIDRANGEr 27526
#define PB_BANK_ARB_CONFIG0r 27527
#define PB_BANK_ARB_CONFIG1r 27528
#define PB_BASM_MONITOR0r 27529
#define PB_BASM_MONITOR1r 27530
#define PB_BASM_MONITOR2r 27531
#define PB_BASM_MONITOR3r 27532
#define PB_BASM_MONITOR4r 27533
#define PB_BASM_STICKY_STATUSr 27534
#define PB_BW_FIFO_CONFIGr 27535
#define PB_CONFIGr 27536
#define PB_COUNTER_HI_WATERMARKS0r 27537
#define PB_ECC_DEBUG0r 27538
#define PB_ECC_DEBUG1r 27539
#define PB_ECC_ERRORr 27540
#define PB_ECC_ERROR_MASKr 27541
#define PB_ECC_STATUS0r 27542
#define PB_ECC_STATUS1r 27543
#define PB_ECC_STATUS2r 27544
#define PB_ECC_STATUS3r 27545
#define PB_ECC_STATUS4r 27546
#define PB_ERROR0r 27547
#define PB_ERROR0_MASKr 27548
#define PB_FIFO_DEPTHS0r 27549
#define PB_FIFO_DEPTHS1r 27550
#define PB_FIFO_DEPTHS2r 27551
#define PB_FIFO_HI_WATERMARKS0r 27552
#define PB_FIFO_HI_WATERMARKS1r 27553
#define PB_FIFO_HI_WATERMARKS2r 27554
#define PB_IN_FIFO_CONFIGr 27555
#define PB_MEM_INIT_DONEr 27556
#define PB_MEM_TM_CTRLr 27557
#define PB_PAGE_FIFO_CONFIG0r 27558
#define PB_PAGE_FIFO_CONFIG1r 27559
#define PB_PAGE_FIFO_CONFIG2r 27560
#define PB_PARITY_DEBUGr 27561
#define PB_PARITY_ERRORr 27562
#define PB_PARITY_ERROR_MASKr 27563
#define PB_PARITY_STATUSr 27564
#define PB_PA_FIFO_CONFIG0r 27565
#define PB_PA_FIFO_CONFIG1r 27566
#define PB_PD_ASSISTr 27567
#define PB_RD_REQ_COUNTERSr 27568
#define PB_RD_SIDE_FC_STATUSr 27569
#define PB_SBUS_CONFIGr 27570
#define PB_TRACE_IF_CAPT_PAGE_RD_PTEr 27571
#define PB_TRACE_IF_CAPT_PAGE_WR_PRE0r 27572
#define PB_TRACE_IF_CAPT_PAGE_WR_PRE1r 27573
#define PB_TRACE_IF_CAPT_PAGE_WR_PRE2r 27574
#define PB_TRACE_IF_CONTROL_PAGE_RD_PTEr 27575
#define PB_TRACE_IF_CONTROL_PAGE_WR_PREr 27576
#define PB_TRACE_IF_COUNTER_PAGE_RD_PTEr 27577
#define PB_TRACE_IF_COUNTER_PAGE_WR_PREr 27578
#define PB_TRACE_IF_MASK_PAGE_RD_PTEr 27579
#define PB_TRACE_IF_MASK_PAGE_WR_PRE0r 27580
#define PB_TRACE_IF_MASK_PAGE_WR_PRE1r 27581
#define PB_TRACE_IF_MASK_PAGE_WR_PRE2r 27582
#define PB_TRACE_IF_STATUSr 27583
#define PB_TRACE_IF_STATUS_MASKr 27584
#define PB_TRACE_IF_VALUE_PAGE_RD_PTEr 27585
#define PB_TRACE_IF_VALUE_PAGE_WR_PRE0r 27586
#define PB_TRACE_IF_VALUE_PAGE_WR_PRE1r 27587
#define PB_TRACE_IF_VALUE_PAGE_WR_PRE2r 27588
#define PB_WR_ACK_COUNTERS0r 27589
#define PB_WR_ACK_COUNTERS1r 27590
#define PB_WR_SIDE_FC_STATUSr 27591
#define PCBRG1_CID_0r 27592
#define PCBRG1_CID_1r 27593
#define PCBRG1_CID_2r 27594
#define PCBRG1_CID_3r 27595
#define PCBRG1_CID_4r 27596
#define PCBRG1_CID_5r 27597
#define PCBRG1_CID_6r 27598
#define PCBRG1_CID_7r 27599
#define PCBRG1_CID_8r 27600
#define PCBRG1_CID_9r 27601
#define PCBRG1_CID_10r 27602
#define PCBRG1_CID_11r 27603
#define PCBRG1_CID_12r 27604
#define PCBRG1_CID_13r 27605
#define PCBRG1_CID_14r 27606
#define PCBRG1_CID_15r 27607
#define PCBRG2_CID_0r 27608
#define PCBRG2_CID_1r 27609
#define PCBRG2_CID_2r 27610
#define PCBRG2_CID_3r 27611
#define PCBRG2_CID_4r 27612
#define PCBRG2_CID_5r 27613
#define PCBRG2_CID_6r 27614
#define PCBRG2_CID_7r 27615
#define PCBRG2_CID_8r 27616
#define PCBRG2_CID_9r 27617
#define PCBRG2_CID_10r 27618
#define PCBRG2_CID_11r 27619
#define PCBRG2_CID_12r 27620
#define PCBRG2_CID_13r 27621
#define PCBRG2_CID_14r 27622
#define PCBRG2_CID_15r 27623
#define PCIE_RST_CONTROLr 27624
#define PCPDECODINGTABLEr 27625
#define PCPDEIPROFILEUSETCDPr 27626
#define PDG_BISR_LOAD_BUSY_STATUSr 27627
#define PDG_BISR_LOAD_DONE_STATUSr 27628
#define PDG_BISR_LOAD_GO_STATUSr 27629
#define PDG_BISR_LOAD_TIMEOUT_STATUSr 27630
#define PDTPMC_TCID_0r 27631
#define PDTPMC_TCID_1r 27632
#define PDTPMC_TCID_2r 27633
#define PDTPMC_TCID_3r 27634
#define PDTPMC_TCID_4r 27635
#define PDTPMC_TCID_5r 27636
#define PDTPMC_TCID_6r 27637
#define PDTPMC_TCID_7r 27638
#define PDTPMC_TCID_8r 27639
#define PDTPMC_TCID_9r 27640
#define PDTPMC_TCID_10r 27641
#define PDTPMC_TCID_11r 27642
#define PDTPMC_TCID_12r 27643
#define PDTPMC_TCID_13r 27644
#define PDTPMC_TCID_14r 27645
#define PDTPMC_TCID_15r 27646
#define PD_CHECKSr 27647
#define PD_CHECKS_EVENTr 27648
#define PD_CHECKS_EVENT_MASKr 27649
#define PD_CONFIG0r 27650
#define PD_COPY_BUF_CTRLr 27651
#define PD_COPY_BUF_DATAr 27652
#define PD_COPY_BUF_LEVELr 27653
#define PD_DEBUGr 27654
#define PD_DROP_PKT_CNTr 27655
#define PD_ECC_DEBUGr 27656
#define PD_ECC_ERR_CORR_STATUSr 27657
#define PD_ECC_ERR_UCOR_STATUSr 27658
#define PD_EMB_LEN_CONFIGr 27659
#define PD_EVENTr 27660
#define PD_EVENT_MASKr 27661
#define PD_HDR_CONFIGr 27662
#define PD_HDR_COPY_CHECK0r 27663
#define PD_HDR_COPY_CHECK1r 27664
#define PD_HDR_COPY_CHECK2r 27665
#define PD_HDR_COPY_CHECK3r 27666
#define PD_HDR_COPY_CHECK4r 27667
#define PD_HDR_COPY_CHECK5r 27668
#define PD_HDR_COPY_CHECK6r 27669
#define PD_HDR_COPY_CHECK7r 27670
#define PD_HDR_COPY_CHECK8r 27671
#define PD_HDR_COPY_CHECK9r 27672
#define PD_HDR_COPY_CHECK10r 27673
#define PD_HDR_COPY_CHECK11r 27674
#define PD_HDR_COPY_CHECK12r 27675
#define PD_HDR_COPY_CHECK13r 27676
#define PD_HDR_COPY_CHECK14r 27677
#define PD_HDR_COPY_CHECK15r 27678
#define PD_HDR_COPY_MASK0r 27679
#define PD_HDR_COPY_MASK1r 27680
#define PD_HDR_COPY_MASK2r 27681
#define PD_HDR_COPY_MASK3r 27682
#define PD_HDR_COPY_MASK4r 27683
#define PD_HDR_COPY_MASK5r 27684
#define PD_HDR_COPY_MASK6r 27685
#define PD_HDR_COPY_MASK7r 27686
#define PD_HDR_COPY_MASK8r 27687
#define PD_HDR_COPY_MASK9r 27688
#define PD_HDR_COPY_MASK10r 27689
#define PD_HDR_COPY_MASK11r 27690
#define PD_HDR_COPY_MASK12r 27691
#define PD_HDR_COPY_MASK13r 27692
#define PD_HDR_COPY_MASK14r 27693
#define PD_HDR_COPY_MASK15r 27694
#define PD_IPV4_CONFIGr 27695
#define PD_LEN_UPDATE_CONFIGr 27696
#define PD_PD_ASSISTr 27697
#define PD_PKT_CNTr 27698
#define PD_SER_EVENTr 27699
#define PD_SER_EVENT_MASKr 27700
#define PD_TMr 27701
#define PD_TRUNC_CONFIGr 27702
#define PD_VALID_DQUEUESr 27703
#define PD_VALID_SQUEUESr 27704
#define PERIODICENABLEr 27705
#define PERIODICTRAININGCOUNTERr 27706
#define PERR_PTR_CTRr 27707
#define PERR_PTR_EXPr 27708
#define PERR_STATr 27709
#define PER_PORT_AGE_CONTROLr 27710
#define PER_PORT_REPL_CONTROLr 27711
#define PETRASOFTINITr 27712
#define PETRASOFTINIT1r 27713
#define PETRASOFTRESETr 27714
#define PE_ETHERTYPEr 27715
#define PE_PARITY_ERRORSr 27716
#define PE_SOP_EOP_ERRORSr 27717
#define PE_UNCORRECTABLE_ECC_ERRORSr 27718
#define PFAPCONFIGr 27719
#define PFAPDEBUGSCR0r 27720
#define PFAPDEBUGSCR1r 27721
#define PFAPDEBUGSCR2r 27722
#define PFAPFULLTHRESHOLDr 27723
#define PFAPMEMDEBUGr 27724
#define PFAPPARITYERRORPTRr 27725
#define PFAPREADPOINTERr 27726
#define PFC_COS0_XOFF_CNTr 27727
#define PFC_COS10_XOFF_CNTr 27728
#define PFC_COS11_XOFF_CNTr 27729
#define PFC_COS12_XOFF_CNTr 27730
#define PFC_COS13_XOFF_CNTr 27731
#define PFC_COS14_XOFF_CNTr 27732
#define PFC_COS15_XOFF_CNTr 27733
#define PFC_COS1_XOFF_CNTr 27734
#define PFC_COS2_XOFF_CNTr 27735
#define PFC_COS3_XOFF_CNTr 27736
#define PFC_COS4_XOFF_CNTr 27737
#define PFC_COS5_XOFF_CNTr 27738
#define PFC_COS6_XOFF_CNTr 27739
#define PFC_COS7_XOFF_CNTr 27740
#define PFC_COS8_XOFF_CNTr 27741
#define PFC_COS9_XOFF_CNTr 27742
#define PFC_XOFF_TIMERr 27743
#define PG0_HDRM_LIMIT_OFFSETr 27744
#define PG1_HDRM_LIMIT_OFFSETr 27745
#define PG2_HDRM_LIMIT_OFFSETr 27746
#define PG3_HDRM_LIMIT_OFFSETr 27747
#define PG4_HDRM_LIMIT_OFFSETr 27748
#define PG4_INTR_ENABLEr 27749
#define PG4_INTR_STATUSr 27750
#define PG5_HDRM_LIMIT_OFFSETr 27751
#define PG5_INTR_ENABLEr 27752
#define PG5_INTR_STATUSr 27753
#define PG6_HDRM_LIMIT_OFFSETr 27754
#define PG7_HDRM_LIMIT_OFFSETr 27755
#define PGW_BOD_ECC_ENABLEr 27756
#define PGW_BOD_OVERFLOW_ERRORr 27757
#define PGW_BOD_XLP0_ECC_STATUSr 27758
#define PGW_BOD_XLP1_ECC_STATUSr 27759
#define PGW_BOD_XLP2_ECC_STATUSr 27760
#define PGW_BOD_XLP3_ECC_STATUSr 27761
#define PGW_CELL_ASM_XLP0_TM_CONTROLr 27762
#define PGW_CELL_ASM_XLP1_TM_CONTROLr 27763
#define PGW_CELL_ASM_XLP2_TM_CONTROLr 27764
#define PGW_CELL_ASM_XLP3_TM_CONTROLr 27765
#define PGW_CLOCK_GATE_DISABLEr 27766
#define PGW_CLP_POWER_DOWN_ENABLEr 27767
#define PGW_CNTMAXSIZEr 27768
#define PGW_CPORT_TXFIFO_TM_CONTROLr 27769
#define PGW_ECC_CONTROLr 27770
#define PGW_EEE_COUNTER_MODEr 27771
#define PGW_FORCE_DOUBLE_BIT_ERRORr 27772
#define PGW_FORCE_SINGLE_BIT_ERRORr 27773
#define PGW_INTR_ENABLEr 27774
#define PGW_INTR_STATUSr 27775
#define PGW_LR_TDM_REG_0r 27776
#define PGW_LR_TDM_REG_1r 27777
#define PGW_LR_TDM_REG_2r 27778
#define PGW_LR_TDM_REG_3r 27779
#define PGW_LR_TDM_REG_4r 27780
#define PGW_LR_TDM_REG_5r 27781
#define PGW_LR_TDM_REG_6r 27782
#define PGW_LR_TDM_REG_7r 27783
#define PGW_MAC_RSV_MASKr 27784
#define PGW_MIB_RESETr 27785
#define PGW_MIB_RSC0_ECC_STATUSr 27786
#define PGW_MIB_RSC1_ECC_STATUSr 27787
#define PGW_MIB_TSC0_ECC_STATUSr 27788
#define PGW_MIB_TSC1_ECC_STATUSr 27789
#define PGW_OBM0_CONTROLr 27790
#define PGW_OBM0_ECC_ENABLEr 27791
#define PGW_OBM0_ECC_STATUSr 27792
#define PGW_OBM0_HIGH_PRI_BYTE_DROPr 27793
#define PGW_OBM0_HIGH_PRI_PKT_DROPr 27794
#define PGW_OBM0_INNER_TPIDr 27795
#define PGW_OBM0_LOW_PRI_BYTE_DROPr 27796
#define PGW_OBM0_LOW_PRI_PKT_DROPr 27797
#define PGW_OBM0_MAX_USAGEr 27798
#define PGW_OBM0_NIV_ETHERTYPEr 27799
#define PGW_OBM0_OUTER_TPIDr 27800
#define PGW_OBM0_PE_ETHERTYPEr 27801
#define PGW_OBM0_PRIORITY_MAPr 27802
#define PGW_OBM0_SHARED_CONFIGr 27803
#define PGW_OBM0_THRESHOLDr 27804
#define PGW_OBM0_USE_COUNTERr 27805
#define PGW_OBM1_CONTROLr 27806
#define PGW_OBM1_ECC_ENABLEr 27807
#define PGW_OBM1_ECC_STATUSr 27808
#define PGW_OBM1_HIGH_PRI_BYTE_DROPr 27809
#define PGW_OBM1_HIGH_PRI_PKT_DROPr 27810
#define PGW_OBM1_INNER_TPIDr 27811
#define PGW_OBM1_LOW_PRI_BYTE_DROPr 27812
#define PGW_OBM1_LOW_PRI_PKT_DROPr 27813
#define PGW_OBM1_MAX_USAGEr 27814
#define PGW_OBM1_NIV_ETHERTYPEr 27815
#define PGW_OBM1_OUTER_TPIDr 27816
#define PGW_OBM1_PE_ETHERTYPEr 27817
#define PGW_OBM1_PRIORITY_MAPr 27818
#define PGW_OBM1_SHARED_CONFIGr 27819
#define PGW_OBM1_THRESHOLDr 27820
#define PGW_OBM1_USE_COUNTERr 27821
#define PGW_OBM2_CONTROLr 27822
#define PGW_OBM2_ECC_ENABLEr 27823
#define PGW_OBM2_ECC_STATUSr 27824
#define PGW_OBM2_HIGH_PRI_BYTE_DROPr 27825
#define PGW_OBM2_HIGH_PRI_PKT_DROPr 27826
#define PGW_OBM2_INNER_TPIDr 27827
#define PGW_OBM2_LOW_PRI_BYTE_DROPr 27828
#define PGW_OBM2_LOW_PRI_PKT_DROPr 27829
#define PGW_OBM2_MAX_USAGEr 27830
#define PGW_OBM2_NIV_ETHERTYPEr 27831
#define PGW_OBM2_OUTER_TPIDr 27832
#define PGW_OBM2_PE_ETHERTYPEr 27833
#define PGW_OBM2_PRIORITY_MAPr 27834
#define PGW_OBM2_SHARED_CONFIGr 27835
#define PGW_OBM2_THRESHOLDr 27836
#define PGW_OBM2_USE_COUNTERr 27837
#define PGW_OBM3_CONTROLr 27838
#define PGW_OBM3_ECC_ENABLEr 27839
#define PGW_OBM3_ECC_STATUSr 27840
#define PGW_OBM3_HIGH_PRI_BYTE_DROPr 27841
#define PGW_OBM3_HIGH_PRI_PKT_DROPr 27842
#define PGW_OBM3_INNER_TPIDr 27843
#define PGW_OBM3_LOW_PRI_BYTE_DROPr 27844
#define PGW_OBM3_LOW_PRI_PKT_DROPr 27845
#define PGW_OBM3_MAX_USAGEr 27846
#define PGW_OBM3_NIV_ETHERTYPEr 27847
#define PGW_OBM3_OUTER_TPIDr 27848
#define PGW_OBM3_PE_ETHERTYPEr 27849
#define PGW_OBM3_PRIORITY_MAPr 27850
#define PGW_OBM3_SHARED_CONFIGr 27851
#define PGW_OBM3_THRESHOLDr 27852
#define PGW_OBM3_USE_COUNTERr 27853
#define PGW_OBM_PORT0_FC_CONFIGr 27854
#define PGW_OBM_PORT10_FC_CONFIGr 27855
#define PGW_OBM_PORT11_FC_CONFIGr 27856
#define PGW_OBM_PORT12_FC_CONFIGr 27857
#define PGW_OBM_PORT13_FC_CONFIGr 27858
#define PGW_OBM_PORT14_FC_CONFIGr 27859
#define PGW_OBM_PORT15_FC_CONFIGr 27860
#define PGW_OBM_PORT1_FC_CONFIGr 27861
#define PGW_OBM_PORT2_FC_CONFIGr 27862
#define PGW_OBM_PORT3_FC_CONFIGr 27863
#define PGW_OBM_PORT4_FC_CONFIGr 27864
#define PGW_OBM_PORT5_FC_CONFIGr 27865
#define PGW_OBM_PORT6_FC_CONFIGr 27866
#define PGW_OBM_PORT7_FC_CONFIGr 27867
#define PGW_OBM_PORT8_FC_CONFIGr 27868
#define PGW_OBM_PORT9_FC_CONFIGr 27869
#define PGW_OS_PORT_SPACING_REG_0r 27870
#define PGW_OS_PORT_SPACING_REG_1r 27871
#define PGW_OS_PORT_SPACING_REG_2r 27872
#define PGW_OS_PORT_SPACING_REG_3r 27873
#define PGW_OS_PORT_SPACING_REG_4r 27874
#define PGW_OS_PORT_SPACING_REG_5r 27875
#define PGW_OS_PORT_SPACING_REG_6r 27876
#define PGW_OS_PORT_SPACING_REG_7r 27877
#define PGW_OS_TDM_REG_0r 27878
#define PGW_OS_TDM_REG_1r 27879
#define PGW_OS_TDM_REG_2r 27880
#define PGW_OS_TDM_REG_3r 27881
#define PGW_OS_TDM_REG_4r 27882
#define PGW_OS_TDM_REG_5r 27883
#define PGW_OS_TDM_REG_6r 27884
#define PGW_OS_TDM_REG_7r 27885
#define PGW_TDM_CONTROLr 27886
#define PGW_TM_CONTROLr 27887
#define PGW_XGXS_COUNTER_MODEr 27888
#define PGW_XLP_POWER_DOWN_ENABLEr 27889
#define PG_COUNTr 27890
#define PG_COUNT_CELLr 27891
#define PG_COUNT_PACKETr 27892
#define PG_GBL_HDRM_COUNTr 27893
#define PG_HDRM_COUNTr 27894
#define PG_HDRM_COUNT_CELLr 27895
#define PG_HDRM_COUNT_PACKETr 27896
#define PG_HDRM_LIMITr 27897
#define PG_HDRM_LIMIT_CELLr 27898
#define PG_HDRM_LIMIT_PACKETr 27899
#define PG_MINr 27900
#define PG_MIN_CELLr 27901
#define PG_MIN_COUNTr 27902
#define PG_MIN_COUNT_CELLr 27903
#define PG_MIN_COUNT_PACKETr 27904
#define PG_MIN_PACKETr 27905
#define PG_PORT_MIN_COUNTr 27906
#define PG_PORT_MIN_COUNT_CELLr 27907
#define PG_PORT_MIN_COUNT_PACKETr 27908
#define PG_RDE_COUNT_PACKETr 27909
#define PG_RDE_MIN_COUNT_PACKETr 27910
#define PG_RDE_MIN_PACKETr 27911
#define PG_RDE_RESET_OFFSET_PACKETr 27912
#define PG_RDE_RESET_VALUE_PACKETr 27913
#define PG_RDE_SHARED_COUNT_PACKETr 27914
#define PG_RDE_THRESH_SEL2r 27915
#define PG_RESET_FLOORr 27916
#define PG_RESET_FLOOR_CELLr 27917
#define PG_RESET_OFFSETr 27918
#define PG_RESET_OFFSET_CELLr 27919
#define PG_RESET_OFFSET_PACKETr 27920
#define PG_RESET_SELr 27921
#define PG_RESET_VALUEr 27922
#define PG_RESET_VALUE_CELLr 27923
#define PG_RESET_VALUE_PACKETr 27924
#define PG_SHARED_COUNTr 27925
#define PG_SHARED_COUNT_CELLr 27926
#define PG_SHARED_COUNT_PACKETr 27927
#define PG_SHARED_LIMIT_CELLr 27928
#define PG_THRESH_SELr 27929
#define PG_THRESH_SEL2r 27930
#define PG_WL_COUNT_CELLr 27931
#define PG_WL_COUNT_PACKETr 27932
#define PG_WL_MIN_CELLr 27933
#define PG_WL_MIN_COUNT_CELLr 27934
#define PG_WL_MIN_COUNT_PACKETr 27935
#define PG_WL_MIN_PACKETr 27936
#define PG_WL_RESET_FLOOR_CELLr 27937
#define PG_WL_RESET_OFFSET_CELLr 27938
#define PG_WL_RESET_OFFSET_PACKETr 27939
#define PG_WL_RESET_VALUE_CELLr 27940
#define PG_WL_RESET_VALUE_PACKETr 27941
#define PG_WL_SHARED_COUNT_CELLr 27942
#define PG_WL_SHARED_COUNT_PACKETr 27943
#define PG_WL_THRESH_SEL2r 27944
#define PHB2_COS_MAP_PARITY_CONTROLr 27945
#define PHB2_COS_MAP_PARITY_STATUS_INTRr 27946
#define PHB2_COS_MAP_PARITY_STATUS_NACKr 27947
#define PIFCSRr 27948
#define PKTAGINGLIMITr 27949
#define PKTAGINGLIMIT0r 27950
#define PKTAGINGLIMIT1r 27951
#define PKTAGINGTIMERr 27952
#define PKTBUF_ESM_DROPCNTr 27953
#define PKTBUF_ESM_OFFSETr 27954
#define PKTEXTAGINGLIMIT0r 27955
#define PKTEXTAGINGLIMIT1r 27956
#define PKTEXTAGINGTIMERr 27957
#define PKTHDR0_0L_POWERDOWN_S0r 27958
#define PKTHDR0_0L_POWERDOWN_S1r 27959
#define PKTHDR0_0U_POWERDOWN_S2r 27960
#define PKTHDR0_1_POWERDOWN_S0r 27961
#define PKTHDR0_1_POWERDOWN_S1r 27962
#define PKTHDR0_1_POWERDOWN_S2r 27963
#define PKTHDRMEMDEBUGr 27964
#define PKTINTAGINGLIMIT0r 27965
#define PKTINTAGINGLIMIT1r 27966
#define PKTINTAGINGTIMERr 27967
#define PKTLENGTHMEMDEBUGr 27968
#define PKTLENGTH_POWERDOWN_S0r 27969
#define PKTLENGTH_POWERDOWN_S1r 27970
#define PKTLENGTH_POWERDOWN_S2r 27971
#define PKTLINKMEMDEBUGr 27972
#define PKTMAXBUCKETr 27973
#define PKTMAXBUCKETCONFIGr 27974
#define PKTPORTMAXBUCKETr 27975
#define PKTPORTMAXBUCKETCONFIGr 27976
#define PKTREASINTREGr 27977
#define PKTREASINTREGMASKr 27978
#define PKTSHAPECONFIGr 27979
#define PKT_DROP_ENABLEr 27980
#define PKT_LINK_MEM_DEBUG_TMr 27981
#define PLANE_CROSSOVERr 27982
#define PLLRESETSr 27983
#define PLLSTATUSr 27984
#define PMCPARITYENr 27985
#define PMFGENERALCONFIGURATION0r 27986
#define PMFGENERALCONFIGURATION1r 27987
#define PMFQUERYCNTr 27988
#define PMF_CPU_TRAPCODEPROFILEr 27989
#define PMF_DEFAULTTCAM_ACTIONr 27990
#define PMU_PDG_BISR_LOAD_DONE_STATUSr 27991
#define PNOR_DIRECT_CMDr 27992
#define PNOR_IDM_IDM_INTERRUPT_STATUSr 27993
#define PNOR_IDM_IDM_IO_CONTROL_DIRECTr 27994
#define PNOR_IDM_IDM_IO_STATUSr 27995
#define PNOR_IDM_IDM_RESET_CONTROLr 27996
#define PNOR_IDM_IDM_RESET_STATUSr 27997
#define PNOR_MEMC_STATUSr 27998
#define PNOR_MEMIF_CFGr 27999
#define PNOR_MEM_CFG_CLRr 28000
#define PNOR_MEM_CFG_SETr 28001
#define PNOR_OPMODE0_0r 28002
#define PNOR_OPMODE0_1r 28003
#define PNOR_OPMODE0_2r 28004
#define PNOR_PCELL_ID_0r 28005
#define PNOR_PCELL_ID_1r 28006
#define PNOR_PCELL_ID_2r 28007
#define PNOR_PCELL_ID_3r 28008
#define PNOR_PERIPH_ID_0r 28009
#define PNOR_PERIPH_ID_1r 28010
#define PNOR_PERIPH_ID_2r 28011
#define PNOR_PERIPH_ID_3r 28012
#define PNOR_REFRESH_0r 28013
#define PNOR_SET_CYCLESr 28014
#define PNOR_SET_OPMODEr 28015
#define PNOR_SRAM_CYCLES0_0r 28016
#define PNOR_SRAM_CYCLES0_1r 28017
#define PNOR_SRAM_CYCLES0_2r 28018
#define PNOR_USER_CONFIGr 28019
#define PNOR_USER_STATUSr 28020
#define POOL_DROP_STATEr 28021
#define PORTCNTMEMDEBUGr 28022
#define PORTGRPMETERINGBUCKETr 28023
#define PORTGRPMETERINGCONFIGr 28024
#define PORTGRPMETERINGCONFIG1r 28025
#define PORTGRP_WDRRCOUNTr 28026
#define PORTGRP_WDRR_CONFIGr 28027
#define PORT_BRIDGE_BMAPr 28028
#define PORT_BRIDGE_BMAP_64r 28029
#define PORT_BRIDGE_BMAP_HIr 28030
#define PORT_BRIDGE_MIRROR_BMAPr 28031
#define PORT_BRIDGE_MIRROR_BMAP_64r 28032
#define PORT_CBL_PARITY_CONTROLr 28033
#define PORT_CBL_PARITY_STATUS_INTRr 28034
#define PORT_CBL_PARITY_STATUS_NACKr 28035
#define PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr 28036
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr 28037
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr 28038
#define PORT_CBL_TABLE_PARITY_CONTROLr 28039
#define PORT_CBL_TABLE_PARITY_STATUSr 28040
#define PORT_CBL_TABLE_PARITY_STATUS_INTRr 28041
#define PORT_CBL_TABLE_PARITY_STATUS_NACKr 28042
#define PORT_CDC_RXFIFO_CELL_CNTr 28043
#define PORT_CDC_RXFIFO_ECC_STATUSr 28044
#define PORT_CDC_RXFIFO_OVRFLWr 28045
#define PORT_CDC_TXFIFO_CELL_CNTr 28046
#define PORT_CDC_TXFIFO_CELL_REQ_CNTr 28047
#define PORT_CDC_TXFIFO_ECC_STATUSr 28048
#define PORT_CDC_TXFIFO_OVRFLWr 28049
#define PORT_CMAC_MODEr 28050
#define PORT_CNTMAXSIZEr 28051
#define PORT_CONFIGr 28052
#define PORT_CONFIG0r 28053
#define PORT_CONFIG1r 28054
#define PORT_CONFIG2r 28055
#define PORT_CONFIG3r 28056
#define PORT_COUNTr 28057
#define PORT_COUNT_CELLr 28058
#define PORT_COUNT_PACKETr 28059
#define PORT_ECC_CONTROLr 28060
#define PORT_EEE_CLOCK_GATEr 28061
#define PORT_EEE_CORE0_CLOCK_GATE_COUNTERr 28062
#define PORT_EEE_CORE1_CLOCK_GATE_COUNTERr 28063
#define PORT_EEE_CORE2_CLOCK_GATE_COUNTERr 28064
#define PORT_EEE_CORE_0_CLOCK_GATE_COUNTERr 28065
#define PORT_EEE_CORE_1_CLOCK_GATE_COUNTERr 28066
#define PORT_EEE_CORE_2_CLOCK_GATE_COUNTERr 28067
#define PORT_EEE_COUNTER_MODEr 28068
#define PORT_EEE_DURATION_TIMER_PULSEr 28069
#define PORT_EHG0_RXFIFO_ECC_STATUSr 28070
#define PORT_EHG0_RX_DATA_ECC_STATUSr 28071
#define PORT_EHG0_RX_MASK_ECC_STATUSr 28072
#define PORT_EHG0_TX_DATA_ECC_STATUSr 28073
#define PORT_EHG1_RXFIFO_ECC_STATUSr 28074
#define PORT_EHG1_RX_DATA_ECC_STATUSr 28075
#define PORT_EHG1_RX_MASK_ECC_STATUSr 28076
#define PORT_EHG1_TX_DATA_ECC_STATUSr 28077
#define PORT_EHG2_RXFIFO_ECC_STATUSr 28078
#define PORT_EHG2_RX_DATA_ECC_STATUSr 28079
#define PORT_EHG2_RX_MASK_ECC_STATUSr 28080
#define PORT_EHG2_TX_DATA_ECC_STATUSr 28081
#define PORT_EHG_ECC_CONTROLr 28082
#define PORT_EHG_FORCE_DOUBLE_BIT_ERRORr 28083
#define PORT_EHG_FORCE_SINGLE_BIT_ERRORr 28084
#define PORT_EHG_RXFIFO_CELL_CNTr 28085
#define PORT_EHG_RXFIFO_OVRFLWr 28086
#define PORT_EHG_RX_CONTROLr 28087
#define PORT_EHG_RX_PKT_DROPr 28088
#define PORT_EHG_TPIDr 28089
#define PORT_EHG_TX_CONTROLr 28090
#define PORT_EHG_TX_IPV4IDr 28091
#define PORT_ENABLE_REGr 28092
#define PORT_FAULT_LINK_STATUSr 28093
#define PORT_FC_STATUSr 28094
#define PORT_FORCE_DOUBLE_BIT_ERRORr 28095
#define PORT_FORCE_SINGLE_BIT_ERRORr 28096
#define PORT_GROUP4_BOD_FIFO_ECC_ENABLEr 28097
#define PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr 28098
#define PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr 28099
#define PORT_GROUP4_ISO_ENABLEr 28100
#define PORT_GROUP4_TDM_CONTROLr 28101
#define PORT_GROUP4_TDM_REG_0r 28102
#define PORT_GROUP4_TDM_REG_1r 28103
#define PORT_GROUP4_TDM_REG_2r 28104
#define PORT_GROUP4_TDM_REG_3r 28105
#define PORT_GROUP4_TDM_REG_4r 28106
#define PORT_GROUP4_TDM_REG_5r 28107
#define PORT_GROUP4_TDM_REG_6r 28108
#define PORT_GROUP4_TDM_REG_7r 28109
#define PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr 28110
#define PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 28111
#define PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr 28112
#define PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 28113
#define PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr 28114
#define PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 28115
#define PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr 28116
#define PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 28117
#define PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr 28118
#define PORT_GROUP5_BOD_FIFO_ECC_ENABLEr 28119
#define PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr 28120
#define PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr 28121
#define PORT_GROUP5_ISO_ENABLEr 28122
#define PORT_GROUP5_QGPORT_ENABLEr 28123
#define PORT_GROUP5_TDM_CONTROLr 28124
#define PORT_GROUP5_TDM_REG_0r 28125
#define PORT_GROUP5_TDM_REG_1r 28126
#define PORT_GROUP5_TDM_REG_2r 28127
#define PORT_GROUP5_TDM_REG_3r 28128
#define PORT_GROUP5_TDM_REG_4r 28129
#define PORT_GROUP5_TDM_REG_5r 28130
#define PORT_GROUP5_TDM_REG_6r 28131
#define PORT_GROUP5_TDM_REG_7r 28132
#define PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr 28133
#define PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 28134
#define PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr 28135
#define PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 28136
#define PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr 28137
#define PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 28138
#define PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr 28139
#define PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 28140
#define PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr 28141
#define PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr 28142
#define PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr 28143
#define PORT_HDRM_COUNTr 28144
#define PORT_HDRM_ENABLEr 28145
#define PORT_INITIAL_COPY_COUNT_WIDTHr 28146
#define PORT_INTR_ENABLEr 28147
#define PORT_INTR_STATUSr 28148
#define PORT_LAG_FAILOVER_SET_PARITY_CONTROLr 28149
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr 28150
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr 28151
#define PORT_LB_WREDAVGQSIZE_CELLr 28152
#define PORT_LED_CHAIN_CONFIGr 28153
#define PORT_LIMIT_STATESr 28154
#define PORT_LIMIT_STATE_0r 28155
#define PORT_LIMIT_STATE_1r 28156
#define PORT_LINKSTATUS_DOWNr 28157
#define PORT_LINKSTATUS_DOWN_CLEARr 28158
#define PORT_LLFC_CFGr 28159
#define PORT_MAC_CONTROLr 28160
#define PORT_MAX_PKT_SIZEr 28161
#define PORT_MAX_SHARED_CELLr 28162
#define PORT_MIB_RESETr 28163
#define PORT_MIB_RSC0_ECC_STATUSr 28164
#define PORT_MIB_RSC1_ECC_STATUSr 28165
#define PORT_MIB_RSC_0_ECC_STATUSr 28166
#define PORT_MIB_RSC_1_ECC_STATUSr 28167
#define PORT_MIB_TSC0_ECC_STATUSr 28168
#define PORT_MIB_TSC1_ECC_STATUSr 28169
#define PORT_MIB_TSC_0_ECC_STATUSr 28170
#define PORT_MIB_TSC_1_ECC_STATUSr 28171
#define PORT_MINr 28172
#define PORT_MIN_CELLr 28173
#define PORT_MIN_COUNTr 28174
#define PORT_MIN_COUNT_CELLr 28175
#define PORT_MIN_COUNT_PACKETr 28176
#define PORT_MIN_PACKETr 28177
#define PORT_MIN_PG_ENABLEr 28178
#define PORT_MLD_CTRL_REGr 28179
#define PORT_MODE_REGr 28180
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr 28181
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr 28182
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr 28183
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr 28184
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr 28185
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr 28186
#define PORT_OVQ_PAUSE_ENABLE0r 28187
#define PORT_OVQ_PAUSE_ENABLE1r 28188
#define PORT_OVQ_PAUSE_ENABLE_64r 28189
#define PORT_PAUSE_ENABLEr 28190
#define PORT_PAUSE_ENABLE0_64r 28191
#define PORT_PAUSE_ENABLE1_64r 28192
#define PORT_PAUSE_ENABLE_64r 28193
#define PORT_PFC_CFG0r 28194
#define PORT_PFC_CFG1r 28195
#define PORT_PFC_CFG2r 28196
#define PORT_PFC_CFG3r 28197
#define PORT_PG_SPIDr 28198
#define PORT_POWER_SAVEr 28199
#define PORT_PRI_GRPr 28200
#define PORT_PRI_GRP0r 28201
#define PORT_PRI_GRP1r 28202
#define PORT_PRI_GRP2r 28203
#define PORT_PRI_XON_ENABLEr 28204
#define PORT_QM_MINr 28205
#define PORT_QM_MIN_CELLr 28206
#define PORT_QM_MIN_COUNTr 28207
#define PORT_QM_MIN_COUNT_CELLr 28208
#define PORT_QM_MIN_COUNT_PACKETr 28209
#define PORT_QM_MIN_PACKETr 28210
#define PORT_QM_SHARED_COUNTr 28211
#define PORT_QM_SHARED_COUNT_CELLr 28212
#define PORT_QM_SHARED_COUNT_PACKETr 28213
#define PORT_RESET_FLOORr 28214
#define PORT_RESET_OFFSETr 28215
#define PORT_RESET_VALUEr 28216
#define PORT_RESUME_LIMIT_CELLr 28217
#define PORT_SC_MINr 28218
#define PORT_SC_MIN_CELLr 28219
#define PORT_SC_MIN_COUNTr 28220
#define PORT_SC_MIN_COUNT_CELLr 28221
#define PORT_SC_MIN_COUNT_PACKETr 28222
#define PORT_SC_MIN_PACKETr 28223
#define PORT_SC_SHARED_COUNTr 28224
#define PORT_SC_SHARED_COUNT_CELLr 28225
#define PORT_SC_SHARED_COUNT_PACKETr 28226
#define PORT_SGNDET_EARLYCRSr 28227
#define PORT_SHARED_COUNTr 28228
#define PORT_SHARED_COUNT_CELLr 28229
#define PORT_SHARED_COUNT_PACKETr 28230
#define PORT_SHARED_LIMITr 28231
#define PORT_SHARED_LIMIT_CELLr 28232
#define PORT_SHARED_LIMIT_PACKETr 28233
#define PORT_SHARED_MAX_PG_ENABLEr 28234
#define PORT_SOFT_RESETr 28235
#define PORT_SPARE0_REGr 28236
#define PORT_SP_WRED_AVG_QSIZEr 28237
#define PORT_SP_WRED_CONFIGr 28238
#define PORT_SW_FLOW_CONTROLr 28239
#define PORT_TABLE_ECC_CONTROLr 28240
#define PORT_TABLE_ECC_STATUS_INTRr 28241
#define PORT_TABLE_ECC_STATUS_NACKr 28242
#define PORT_TS_TIMER_31_0_REGr 28243
#define PORT_TS_TIMER_47_32_REGr 28244
#define PORT_TXFIFO0_ECC_STATUSr 28245
#define PORT_TXFIFO1_ECC_STATUSr 28246
#define PORT_TXFIFO2_ECC_STATUSr 28247
#define PORT_TXFIFO_0_ECC_STATUSr 28248
#define PORT_TXFIFO_1_ECC_STATUSr 28249
#define PORT_TXFIFO_2_ECC_STATUSr 28250
#define PORT_TXFIFO_CELL_CNTr 28251
#define PORT_TXFIFO_CELL_REQ_CNTr 28252
#define PORT_TXFIFO_OVRFLWr 28253
#define PORT_TXFIFO_PKT_DROP_CTLr 28254
#define PORT_WC_UCMEM_CTRLr 28255
#define PORT_WREDAVGQSIZE_CELLr 28256
#define PORT_WREDAVGQSIZE_PACKETr 28257
#define PORT_WREDCONFIG_CELLr 28258
#define PORT_WREDCONFIG_ECCPr 28259
#define PORT_WREDCONFIG_PACKETr 28260
#define PORT_WREDPARAM_CELLr 28261
#define PORT_WREDPARAM_END_CELLr 28262
#define PORT_WREDPARAM_NONTCP_CELLr 28263
#define PORT_WREDPARAM_NONTCP_PACKETr 28264
#define PORT_WREDPARAM_PACKETr 28265
#define PORT_WREDPARAM_PRI0_END_CELLr 28266
#define PORT_WREDPARAM_PRI0_START_CELLr 28267
#define PORT_WREDPARAM_RED_CELLr 28268
#define PORT_WREDPARAM_RED_END_CELLr 28269
#define PORT_WREDPARAM_RED_PACKETr 28270
#define PORT_WREDPARAM_RED_START_CELLr 28271
#define PORT_WREDPARAM_START_CELLr 28272
#define PORT_WREDPARAM_YELLOW_CELLr 28273
#define PORT_WREDPARAM_YELLOW_END_CELLr 28274
#define PORT_WREDPARAM_YELLOW_PACKETr 28275
#define PORT_WREDPARAM_YELLOW_START_CELLr 28276
#define PORT_WRED_THD_0_ECCPr 28277
#define PORT_WRED_THD_1_ECCPr 28278
#define PORT_XGXS0_CTRL_REGr 28279
#define PORT_XGXS0_LN0_STATUS0_REGr 28280
#define PORT_XGXS0_LN0_STATUS1_REGr 28281
#define PORT_XGXS0_LN1_STATUS0_REGr 28282
#define PORT_XGXS0_LN1_STATUS1_REGr 28283
#define PORT_XGXS0_LN2_STATUS0_REGr 28284
#define PORT_XGXS0_LN2_STATUS1_REGr 28285
#define PORT_XGXS0_LN3_STATUS0_REGr 28286
#define PORT_XGXS0_LN3_STATUS1_REGr 28287
#define PORT_XGXS0_STATUS_GEN_REGr 28288
#define PORT_XGXS1_CTRL_REGr 28289
#define PORT_XGXS1_LN0_STATUS0_REGr 28290
#define PORT_XGXS1_LN0_STATUS1_REGr 28291
#define PORT_XGXS1_LN1_STATUS0_REGr 28292
#define PORT_XGXS1_LN1_STATUS1_REGr 28293
#define PORT_XGXS1_LN2_STATUS0_REGr 28294
#define PORT_XGXS1_LN2_STATUS1_REGr 28295
#define PORT_XGXS1_LN3_STATUS0_REGr 28296
#define PORT_XGXS1_LN3_STATUS1_REGr 28297
#define PORT_XGXS1_STATUS_GEN_REGr 28298
#define PORT_XGXS2_CTRL_REGr 28299
#define PORT_XGXS2_LN0_STATUS0_REGr 28300
#define PORT_XGXS2_LN0_STATUS1_REGr 28301
#define PORT_XGXS2_LN1_STATUS0_REGr 28302
#define PORT_XGXS2_LN1_STATUS1_REGr 28303
#define PORT_XGXS2_LN2_STATUS0_REGr 28304
#define PORT_XGXS2_LN2_STATUS1_REGr 28305
#define PORT_XGXS2_LN3_STATUS0_REGr 28306
#define PORT_XGXS2_LN3_STATUS1_REGr 28307
#define PORT_XGXS2_STATUS_GEN_REGr 28308
#define PORT_XGXS_0_CTRL_REGr 28309
#define PORT_XGXS_0_LN_0_STATUS_0_REGr 28310
#define PORT_XGXS_0_LN_0_STATUS_1_REGr 28311
#define PORT_XGXS_0_LN_1_STATUS_0_REGr 28312
#define PORT_XGXS_0_LN_1_STATUS_1_REGr 28313
#define PORT_XGXS_0_LN_2_STATUS_0_REGr 28314
#define PORT_XGXS_0_LN_2_STATUS_1_REGr 28315
#define PORT_XGXS_0_LN_3_STATUS_0_REGr 28316
#define PORT_XGXS_0_LN_3_STATUS_1_REGr 28317
#define PORT_XGXS_0_STATUS_GEN_REGr 28318
#define PORT_XGXS_1_CTRL_REGr 28319
#define PORT_XGXS_1_LN_0_STATUS_0_REGr 28320
#define PORT_XGXS_1_LN_0_STATUS_1_REGr 28321
#define PORT_XGXS_1_LN_1_STATUS_0_REGr 28322
#define PORT_XGXS_1_LN_1_STATUS_1_REGr 28323
#define PORT_XGXS_1_LN_2_STATUS_0_REGr 28324
#define PORT_XGXS_1_LN_2_STATUS_1_REGr 28325
#define PORT_XGXS_1_LN_3_STATUS_0_REGr 28326
#define PORT_XGXS_1_LN_3_STATUS_1_REGr 28327
#define PORT_XGXS_1_STATUS_GEN_REGr 28328
#define PORT_XGXS_2_CTRL_REGr 28329
#define PORT_XGXS_2_LN_0_STATUS_0_REGr 28330
#define PORT_XGXS_2_LN_0_STATUS_1_REGr 28331
#define PORT_XGXS_2_LN_1_STATUS_0_REGr 28332
#define PORT_XGXS_2_LN_1_STATUS_1_REGr 28333
#define PORT_XGXS_2_LN_2_STATUS_0_REGr 28334
#define PORT_XGXS_2_LN_2_STATUS_1_REGr 28335
#define PORT_XGXS_2_LN_3_STATUS_0_REGr 28336
#define PORT_XGXS_2_LN_3_STATUS_1_REGr 28337
#define PORT_XGXS_2_STATUS_GEN_REGr 28338
#define PORT_XGXS_COUNTER_MODEr 28339
#define POWERDOWNCONFIGURATIONSr 28340
#define POWERUPCONFIGURATIONSr 28341
#define PPCONTEXTCUSTOMMACROSELECTr 28342
#define PPFC_ENr 28343
#define PPFC_TX_PKT_XOFF_TIMER_0_1_VALr 28344
#define PPFC_TX_PKT_XOFF_TIMER_2_3_VALr 28345
#define PPFC_TX_PKT_XOFF_TIMER_4_5_VALr 28346
#define PPFC_TX_PKT_XOFF_TIMER_6_7_VALr 28347
#define PPHRESERVEDDEFAULTr 28348
#define PPPEMPTYSTATUSr 28349
#define PPPEMPTYSTATUS_HIr 28350
#define PPP_CTRLr 28351
#define PPP_REFRESH_CTRLr 28352
#define PP_ALL_PKT_COUNTERr 28353
#define PP_ASSEMBLER_CONFIGr 28354
#define PP_ASSEMBLER_PROC_REG_CONFIGr 28355
#define PP_C0_PORT_A_ADDRr 28356
#define PP_C0_PORT_A_CMDr 28357
#define PP_C0_PORT_A_DATA_0r 28358
#define PP_C0_PORT_A_DATA_1r 28359
#define PP_C0_PORT_A_DATA_2r 28360
#define PP_C0_PORT_A_DATA_3r 28361
#define PP_C0_PORT_B_ADDRr 28362
#define PP_C0_PORT_B_CMDr 28363
#define PP_C0_PORT_B_DATA_0r 28364
#define PP_C0_PORT_B_DATA_1r 28365
#define PP_C0_PORT_B_DATA_2r 28366
#define PP_C0_PORT_B_DATA_3r 28367
#define PP_C1_PORT_A_ADDRr 28368
#define PP_C1_PORT_A_CMDr 28369
#define PP_C1_PORT_A_DATA_0r 28370
#define PP_C1_PORT_A_DATA_1r 28371
#define PP_C1_PORT_A_DATA_2r 28372
#define PP_C1_PORT_A_DATA_3r 28373
#define PP_C1_PORT_B_ADDRr 28374
#define PP_C1_PORT_B_CMDr 28375
#define PP_C1_PORT_B_DATA_0r 28376
#define PP_C1_PORT_B_DATA_1r 28377
#define PP_C1_PORT_B_DATA_2r 28378
#define PP_C1_PORT_B_DATA_3r 28379
#define PP_C2_PORT_A_ADDRr 28380
#define PP_C2_PORT_A_CMDr 28381
#define PP_C2_PORT_A_DATA_0r 28382
#define PP_C2_PORT_A_DATA_1r 28383
#define PP_C2_PORT_A_DATA_2r 28384
#define PP_C2_PORT_A_DATA_3r 28385
#define PP_C2_PORT_B_ADDRr 28386
#define PP_C2_PORT_B_CMDr 28387
#define PP_C2_PORT_B_DATA_0r 28388
#define PP_C2_PORT_B_DATA_1r 28389
#define PP_C2_PORT_B_DATA_2r 28390
#define PP_C2_PORT_B_DATA_3r 28391
#define PP_C3_PORT_A_ADDRr 28392
#define PP_C3_PORT_A_CMDr 28393
#define PP_C3_PORT_A_DATA_0r 28394
#define PP_C3_PORT_A_DATA_1r 28395
#define PP_C3_PORT_A_DATA_2r 28396
#define PP_C3_PORT_A_DATA_3r 28397
#define PP_C3_PORT_B_ADDRr 28398
#define PP_C3_PORT_B_CMDr 28399
#define PP_C3_PORT_B_DATA_0r 28400
#define PP_C3_PORT_B_DATA_1r 28401
#define PP_C3_PORT_B_DATA_2r 28402
#define PP_C3_PORT_B_DATA_3r 28403
#define PP_CAM_BIST_CONFIGr 28404
#define PP_CAM_BIST_CONTROLr 28405
#define PP_CAM_BIST_DBG_DATAr 28406
#define PP_CAM_BIST_STATUSr 28407
#define PP_CAM_CAPTURE_CONTROLr 28408
#define PP_CAM_CAPTURE_P0_STATUSr 28409
#define PP_CAM_CAPTURE_P1_STATUSr 28410
#define PP_CAM_CAPTURE_P2_STATUSr 28411
#define PP_CAM_CAPTURE_P3_STATUSr 28412
#define PP_CAM_CAPTURE_P4_STATUSr 28413
#define PP_CAM_CAPTURE_P5_STATUSr 28414
#define PP_CAM_CAPTURE_P6_STATUSr 28415
#define PP_CAM_RAM_ECC_DEBUGr 28416
#define PP_ECC_DEBUGr 28417
#define PP_ECC_ERROR0r 28418
#define PP_ECC_ERROR1r 28419
#define PP_ECC_ERROR2r 28420
#define PP_ECC_ERROR0_MASKr 28421
#define PP_ECC_ERROR1_MASKr 28422
#define PP_ECC_ERROR2_MASKr 28423
#define PP_ECC_STATUS0r 28424
#define PP_ECC_STATUS1r 28425
#define PP_ECC_STATUS2r 28426
#define PP_ECC_STATUS3r 28427
#define PP_ECC_STATUS4r 28428
#define PP_ECC_STATUS5r 28429
#define PP_ECC_STATUS6r 28430
#define PP_ECC_STATUS7r 28431
#define PP_ECC_STATUS8r 28432
#define PP_ERR_PKT_COUNTERr 28433
#define PP_GLOBAL_CONFIGr 28434
#define PP_GLOBAL_DEBUGr 28435
#define PP_GLOBAL_EVENTr 28436
#define PP_GLOBAL_EVENT_MASKr 28437
#define PP_HC_CONFIG0r 28438
#define PP_HC_CONFIG1r 28439
#define PP_HC_CONFIG2r 28440
#define PP_HC_CONFIG3r 28441
#define PP_HC_CONFIG4r 28442
#define PP_HC_CONFIG5r 28443
#define PP_HC_EVENT0r 28444
#define PP_HC_EVENT1r 28445
#define PP_HC_EVENT0_MASKr 28446
#define PP_HC_EVENT1_MASKr 28447
#define PP_HC_IPV4_FILTER0_CONFIG0r 28448
#define PP_HC_IPV4_FILTER0_CONFIG1r 28449
#define PP_HC_IPV4_FILTER1_CONFIG0r 28450
#define PP_HC_IPV4_FILTER1_CONFIG1r 28451
#define PP_HC_IPV4_FILTER2_CONFIG0r 28452
#define PP_HC_IPV4_FILTER2_CONFIG1r 28453
#define PP_HC_IPV4_FILTER3_CONFIG0r 28454
#define PP_HC_IPV4_FILTER3_CONFIG1r 28455
#define PP_HC_IPV6_FILTER0_CONFIG0r 28456
#define PP_HC_IPV6_FILTER0_CONFIG1r 28457
#define PP_HC_IPV6_FILTER0_CONFIG2r 28458
#define PP_HC_IPV6_FILTER0_CONFIG3r 28459
#define PP_HC_IPV6_FILTER0_CONFIG4r 28460
#define PP_HC_IPV6_FILTER0_CONFIG5r 28461
#define PP_HC_IPV6_FILTER0_CONFIG6r 28462
#define PP_HC_IPV6_FILTER0_CONFIG7r 28463
#define PP_HC_IPV6_FILTER1_CONFIG0r 28464
#define PP_HC_IPV6_FILTER1_CONFIG1r 28465
#define PP_HC_IPV6_FILTER1_CONFIG2r 28466
#define PP_HC_IPV6_FILTER1_CONFIG3r 28467
#define PP_HC_IPV6_FILTER1_CONFIG4r 28468
#define PP_HC_IPV6_FILTER1_CONFIG5r 28469
#define PP_HC_IPV6_FILTER1_CONFIG6r 28470
#define PP_HC_IPV6_FILTER1_CONFIG7r 28471
#define PP_HDR_COPY_CONTROL0r 28472
#define PP_HDR_COPY_CONTROL1r 28473
#define PP_HDR_COPY_CONTROL2r 28474
#define PP_LLA_CONFIGr 28475
#define PP_MODULE_CONTROLr 28476
#define PP_PARITY_DEBUGr 28477
#define PP_PD_ASSISTr 28478
#define PP_PRDM_ECC_DEBUGr 28479
#define PP_PROGRAM_GOr 28480
#define PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr 28481
#define PP_PROPERTY_SEGMENT_ENTRY1_CONFIGr 28482
#define PP_PROPERTY_SEGMENT_ENTRY2_CONFIGr 28483
#define PP_PROPERTY_SEGMENT_ENTRY3_CONFIGr 28484
#define PP_PROPERTY_SEGMENT_ENTRY4_CONFIGr 28485
#define PP_PROPERTY_SEGMENT_ENTRY5_CONFIGr 28486
#define PP_PROPERTY_SEGMENT_ENTRY6_CONFIGr 28487
#define PP_PROPERTY_SEGMENT_ENTRY7_CONFIGr 28488
#define PP_PROPERTY_TABLE_CONFIGr 28489
#define PP_PROPERTY_TABLE_IACCESSr 28490
#define PP_PROPERTY_TABLE_IACCESS_DATA0r 28491
#define PP_PROPERTY_TABLE_IACCESS_DATA1r 28492
#define PP_PROPERTY_TABLE_IACCESS_DATA2r 28493
#define PP_RAM_CONFIG0r 28494
#define PP_RAM_CONFIG1r 28495
#define PP_RAM_CONFIG2r 28496
#define PP_RAM_CONFIG3r 28497
#define PP_RAM_CONFIG4r 28498
#define PP_RAM_CONFIG5r 28499
#define PP_RAM_CONFIG6r 28500
#define PP_RAM_CONFIG7r 28501
#define PP_RAM_CONFIG8r 28502
#define PP_RAM_CONFIG9r 28503
#define PP_RAM_CONFIG10r 28504
#define PP_RAM_CONFIG11r 28505
#define PP_RAM_CONFIG12r 28506
#define PP_RT_SQ_EG_PKT_COUNTERr 28507
#define PP_RT_SQ_IG_PKT_COUNTERr 28508
#define PP_SQ_DQ_00_PKT_COUNTERr 28509
#define PP_SQ_DQ_01_PKT_COUNTERr 28510
#define PP_SQ_DQ_10_PKT_COUNTERr 28511
#define PP_SQ_DQ_11_PKT_COUNTERr 28512
#define PP_TCAM_ECC_DEBUG0r 28513
#define PP_TCAM_ECC_DEBUG1r 28514
#define PP_TRACE_IF_LR_CAPT_0r 28515
#define PP_TRACE_IF_LR_CONTROLr 28516
#define PP_TRACE_IF_LR_COUNTERr 28517
#define PP_TRACE_IF_LR_FIELD_MASK0r 28518
#define PP_TRACE_IF_LR_FIELD_VALUE0r 28519
#define PP_TRACE_IF_PT_CAPT_0r 28520
#define PP_TRACE_IF_PT_CAPT_1r 28521
#define PP_TRACE_IF_PT_CAPT_2r 28522
#define PP_TRACE_IF_PT_CAPT_3r 28523
#define PP_TRACE_IF_PT_CAPT_4r 28524
#define PP_TRACE_IF_PT_CAPT_5r 28525
#define PP_TRACE_IF_PT_CAPT_6r 28526
#define PP_TRACE_IF_PT_CAPT_7r 28527
#define PP_TRACE_IF_PT_CAPT_8r 28528
#define PP_TRACE_IF_PT_CAPT_9r 28529
#define PP_TRACE_IF_PT_CAPT_10r 28530
#define PP_TRACE_IF_PT_CAPT_11r 28531
#define PP_TRACE_IF_PT_CAPT_12r 28532
#define PP_TRACE_IF_PT_CAPT_13r 28533
#define PP_TRACE_IF_PT_CAPT_14r 28534
#define PP_TRACE_IF_PT_CAPT_15r 28535
#define PP_TRACE_IF_PT_CAPT_16r 28536
#define PP_TRACE_IF_PT_CAPT_17r 28537
#define PP_TRACE_IF_PT_CAPT_18r 28538
#define PP_TRACE_IF_PT_CAPT_19r 28539
#define PP_TRACE_IF_PT_CAPT_20r 28540
#define PP_TRACE_IF_PT_CAPT_21r 28541
#define PP_TRACE_IF_PT_CAPT_22r 28542
#define PP_TRACE_IF_PT_CAPT_23r 28543
#define PP_TRACE_IF_PT_CAPT_24r 28544
#define PP_TRACE_IF_PT_CAPT_25r 28545
#define PP_TRACE_IF_PT_CAPT_26r 28546
#define PP_TRACE_IF_PT_CAPT_27r 28547
#define PP_TRACE_IF_PT_CAPT_28r 28548
#define PP_TRACE_IF_PT_CAPT_29r 28549
#define PP_TRACE_IF_PT_CAPT_30r 28550
#define PP_TRACE_IF_PT_CAPT_31r 28551
#define PP_TRACE_IF_PT_CAPT_32r 28552
#define PP_TRACE_IF_PT_CONTROLr 28553
#define PP_TRACE_IF_PT_COUNTERr 28554
#define PP_TRACE_IF_PT_FIELD_MASK0r 28555
#define PP_TRACE_IF_PT_FIELD_MASK1r 28556
#define PP_TRACE_IF_PT_FIELD_MASK2r 28557
#define PP_TRACE_IF_PT_FIELD_MASK3r 28558
#define PP_TRACE_IF_PT_FIELD_MASK4r 28559
#define PP_TRACE_IF_PT_FIELD_MASK5r 28560
#define PP_TRACE_IF_PT_FIELD_MASK6r 28561
#define PP_TRACE_IF_PT_FIELD_MASK7r 28562
#define PP_TRACE_IF_PT_FIELD_MASK8r 28563
#define PP_TRACE_IF_PT_FIELD_MASK9r 28564
#define PP_TRACE_IF_PT_FIELD_MASK10r 28565
#define PP_TRACE_IF_PT_FIELD_MASK11r 28566
#define PP_TRACE_IF_PT_FIELD_MASK12r 28567
#define PP_TRACE_IF_PT_FIELD_MASK13r 28568
#define PP_TRACE_IF_PT_FIELD_MASK14r 28569
#define PP_TRACE_IF_PT_FIELD_MASK15r 28570
#define PP_TRACE_IF_PT_FIELD_MASK16r 28571
#define PP_TRACE_IF_PT_FIELD_MASK17r 28572
#define PP_TRACE_IF_PT_FIELD_MASK18r 28573
#define PP_TRACE_IF_PT_FIELD_MASK19r 28574
#define PP_TRACE_IF_PT_FIELD_MASK20r 28575
#define PP_TRACE_IF_PT_FIELD_MASK21r 28576
#define PP_TRACE_IF_PT_FIELD_MASK22r 28577
#define PP_TRACE_IF_PT_FIELD_MASK23r 28578
#define PP_TRACE_IF_PT_FIELD_MASK24r 28579
#define PP_TRACE_IF_PT_FIELD_MASK25r 28580
#define PP_TRACE_IF_PT_FIELD_MASK26r 28581
#define PP_TRACE_IF_PT_FIELD_MASK27r 28582
#define PP_TRACE_IF_PT_FIELD_MASK28r 28583
#define PP_TRACE_IF_PT_FIELD_MASK29r 28584
#define PP_TRACE_IF_PT_FIELD_MASK30r 28585
#define PP_TRACE_IF_PT_FIELD_MASK31r 28586
#define PP_TRACE_IF_PT_FIELD_MASK32r 28587
#define PP_TRACE_IF_PT_FIELD_VALUE0r 28588
#define PP_TRACE_IF_PT_FIELD_VALUE1r 28589
#define PP_TRACE_IF_PT_FIELD_VALUE2r 28590
#define PP_TRACE_IF_PT_FIELD_VALUE3r 28591
#define PP_TRACE_IF_PT_FIELD_VALUE4r 28592
#define PP_TRACE_IF_PT_FIELD_VALUE5r 28593
#define PP_TRACE_IF_PT_FIELD_VALUE6r 28594
#define PP_TRACE_IF_PT_FIELD_VALUE7r 28595
#define PP_TRACE_IF_PT_FIELD_VALUE8r 28596
#define PP_TRACE_IF_PT_FIELD_VALUE9r 28597
#define PP_TRACE_IF_PT_FIELD_VALUE10r 28598
#define PP_TRACE_IF_PT_FIELD_VALUE11r 28599
#define PP_TRACE_IF_PT_FIELD_VALUE12r 28600
#define PP_TRACE_IF_PT_FIELD_VALUE13r 28601
#define PP_TRACE_IF_PT_FIELD_VALUE14r 28602
#define PP_TRACE_IF_PT_FIELD_VALUE15r 28603
#define PP_TRACE_IF_PT_FIELD_VALUE16r 28604
#define PP_TRACE_IF_PT_FIELD_VALUE17r 28605
#define PP_TRACE_IF_PT_FIELD_VALUE18r 28606
#define PP_TRACE_IF_PT_FIELD_VALUE19r 28607
#define PP_TRACE_IF_PT_FIELD_VALUE20r 28608
#define PP_TRACE_IF_PT_FIELD_VALUE21r 28609
#define PP_TRACE_IF_PT_FIELD_VALUE22r 28610
#define PP_TRACE_IF_PT_FIELD_VALUE23r 28611
#define PP_TRACE_IF_PT_FIELD_VALUE24r 28612
#define PP_TRACE_IF_PT_FIELD_VALUE25r 28613
#define PP_TRACE_IF_PT_FIELD_VALUE26r 28614
#define PP_TRACE_IF_PT_FIELD_VALUE27r 28615
#define PP_TRACE_IF_PT_FIELD_VALUE28r 28616
#define PP_TRACE_IF_PT_FIELD_VALUE29r 28617
#define PP_TRACE_IF_PT_FIELD_VALUE30r 28618
#define PP_TRACE_IF_PT_FIELD_VALUE31r 28619
#define PP_TRACE_IF_PT_FIELD_VALUE32r 28620
#define PP_TRACE_IF_STATUS_LRr 28621
#define PP_TRACE_IF_STATUS_LR_MASKr 28622
#define PP_TRACE_IF_STATUS_PTr 28623
#define PP_TRACE_IF_STATUS_PT_MASKr 28624
#define PQE0_FIFOEMPTY0r 28625
#define PQE0_FIFOEMPTY1r 28626
#define PQE0_FIFOOVERFLOW0r 28627
#define PQE0_FIFOOVERFLOW1r 28628
#define PQE0_FIFOPTREQUAL0r 28629
#define PQE0_FIFOPTREQUAL1r 28630
#define PQE0_MEMCFGr 28631
#define PQE0_MEMDEBUGr 28632
#define PQE0_QCNEMPTY0r 28633
#define PQE0_QCNEMPTY1r 28634
#define PQE1_FIFOEMPTY0r 28635
#define PQE1_FIFOEMPTY1r 28636
#define PQE1_FIFOOVERFLOW0r 28637
#define PQE1_FIFOOVERFLOW1r 28638
#define PQE1_FIFOPTREQUAL0r 28639
#define PQE1_FIFOPTREQUAL1r 28640
#define PQE1_MEMCFGr 28641
#define PQE1_MEMDEBUGr 28642
#define PQE1_QCNEMPTY0r 28643
#define PQE1_QCNEMPTY1r 28644
#define PQEFIFOEMPTY0r 28645
#define PQEFIFOEMPTY1r 28646
#define PQEFIFOEMPTY0_64r 28647
#define PQEFIFOEMPTY1_64r 28648
#define PQEFIFOEMPTY_64r 28649
#define PQEFIFOOVERFLOW0r 28650
#define PQEFIFOOVERFLOW1r 28651
#define PQEFIFOOVERFLOW0_64r 28652
#define PQEFIFOOVERFLOW1_64r 28653
#define PQEFIFOOVERFLOW_64r 28654
#define PQEFIFOPTREQUAL0r 28655
#define PQEFIFOPTREQUAL1r 28656
#define PQEFIFOPTREQUAL0_64r 28657
#define PQEFIFOPTREQUAL1_64r 28658
#define PQEFIFOPTREQUAL_64r 28659
#define PQEMEMCFGr 28660
#define PQEMEMDEBUGr 28661
#define PQEPARITYERRORADRr 28662
#define PQP2FQPOFPSTOP_0r 28663
#define PQP2FQPOFPSTOP_1r 28664
#define PQPCPUDELAYENr 28665
#define PQPDISCARDMULTICASTPACKETCOUNTERr 28666
#define PQPDISCARDUNICASTPACKETCOUNTERr 28667
#define PQPMULTICASTHIGHBYTESCOUNTERr 28668
#define PQPMULTICASTHIGHPACKETCOUNTERr 28669
#define PQPMULTICASTLOWBYTESCOUNTERr 28670
#define PQPMULTICASTLOWPACKETCOUNTERr 28671
#define PQPSPRPERPORTDIS_0r 28672
#define PQPSPRPERPORTDIS_1r 28673
#define PQPUNICASTHIGHBYTESCOUNTERr 28674
#define PQPUNICASTHIGHPACKETCOUNTERr 28675
#define PQPUNICASTLOWBYTESCOUNTERr 28676
#define PQPUNICASTLOWPACKETCOUNTERr 28677
#define PQ_C0_PORT_A_CMDr 28678
#define PQ_C0_PORT_A_DATA_0r 28679
#define PQ_C0_PORT_A_DATA_1r 28680
#define PQ_C0_PORT_A_DATA_2r 28681
#define PQ_C0_PORT_A_DATA_3r 28682
#define PQ_C0_PORT_A_RADDRr 28683
#define PQ_C0_PORT_A_WADDRr 28684
#define PQ_C0_PORT_B_CMDr 28685
#define PQ_C0_PORT_B_DATA_0r 28686
#define PQ_C0_PORT_B_DATA_1r 28687
#define PQ_C0_PORT_B_DATA_2r 28688
#define PQ_C0_PORT_B_DATA_3r 28689
#define PQ_C0_PORT_B_RADDRr 28690
#define PQ_C0_PORT_B_WADDRr 28691
#define PQ_C1_PORT_A_CMDr 28692
#define PQ_C1_PORT_A_DATA_0r 28693
#define PQ_C1_PORT_A_DATA_1r 28694
#define PQ_C1_PORT_A_DATA_2r 28695
#define PQ_C1_PORT_A_DATA_3r 28696
#define PQ_C1_PORT_A_RADDRr 28697
#define PQ_C1_PORT_A_WADDRr 28698
#define PQ_C1_PORT_B_CMDr 28699
#define PQ_C1_PORT_B_DATA_0r 28700
#define PQ_C1_PORT_B_DATA_1r 28701
#define PQ_C1_PORT_B_DATA_2r 28702
#define PQ_C1_PORT_B_DATA_3r 28703
#define PQ_C1_PORT_B_RADDRr 28704
#define PQ_C1_PORT_B_WADDRr 28705
#define PQ_C2_PORT_A_CMDr 28706
#define PQ_C2_PORT_A_DATA_0r 28707
#define PQ_C2_PORT_A_DATA_1r 28708
#define PQ_C2_PORT_A_DATA_2r 28709
#define PQ_C2_PORT_A_DATA_3r 28710
#define PQ_C2_PORT_A_RADDRr 28711
#define PQ_C2_PORT_A_WADDRr 28712
#define PQ_C2_PORT_B_CMDr 28713
#define PQ_C2_PORT_B_DATA_0r 28714
#define PQ_C2_PORT_B_DATA_1r 28715
#define PQ_C2_PORT_B_DATA_2r 28716
#define PQ_C2_PORT_B_DATA_3r 28717
#define PQ_C2_PORT_B_RADDRr 28718
#define PQ_C2_PORT_B_WADDRr 28719
#define PQ_C3_PORT_A_CMDr 28720
#define PQ_C3_PORT_A_DATA_0r 28721
#define PQ_C3_PORT_A_DATA_1r 28722
#define PQ_C3_PORT_A_DATA_2r 28723
#define PQ_C3_PORT_A_DATA_3r 28724
#define PQ_C3_PORT_A_RADDRr 28725
#define PQ_C3_PORT_A_WADDRr 28726
#define PQ_C3_PORT_B_CMDr 28727
#define PQ_C3_PORT_B_DATA_0r 28728
#define PQ_C3_PORT_B_DATA_1r 28729
#define PQ_C3_PORT_B_DATA_2r 28730
#define PQ_C3_PORT_B_DATA_3r 28731
#define PQ_C3_PORT_B_RADDRr 28732
#define PQ_C3_PORT_B_WADDRr 28733
#define PQ_MODULE_CONTROLr 28734
#define PQ_PROGRAM_GOr 28735
#define PRBPATr 28736
#define PRCNTSELr 28737
#define PRI2COSr 28738
#define PRI2COS_2r 28739
#define PRILUT_ADDR_DEBUGr 28740
#define PRIO2COSr 28741
#define PRIO2COS_0_PRI0r 28742
#define PRIO2COS_0_PRI1r 28743
#define PRIO2COS_0_PRI2r 28744
#define PRIO2COS_0_PRI3r 28745
#define PRIO2COS_0_PRI4r 28746
#define PRIO2COS_0_PRI5r 28747
#define PRIO2COS_0_PRI6r 28748
#define PRIO2COS_0_PRI7r 28749
#define PRIO2COS_0_PRI8r 28750
#define PRIO2COS_0_PRI9r 28751
#define PRIO2COS_0_PRI10r 28752
#define PRIO2COS_0_PRI11r 28753
#define PRIO2COS_0_PRI12r 28754
#define PRIO2COS_0_PRI13r 28755
#define PRIO2COS_0_PRI14r 28756
#define PRIO2COS_0_PRI15r 28757
#define PRIO2COS_1_PRI0r 28758
#define PRIO2COS_1_PRI1r 28759
#define PRIO2COS_1_PRI2r 28760
#define PRIO2COS_1_PRI3r 28761
#define PRIO2COS_1_PRI4r 28762
#define PRIO2COS_1_PRI5r 28763
#define PRIO2COS_1_PRI6r 28764
#define PRIO2COS_1_PRI7r 28765
#define PRIO2COS_1_PRI8r 28766
#define PRIO2COS_1_PRI9r 28767
#define PRIO2COS_1_PRI10r 28768
#define PRIO2COS_1_PRI11r 28769
#define PRIO2COS_1_PRI12r 28770
#define PRIO2COS_1_PRI13r 28771
#define PRIO2COS_1_PRI14r 28772
#define PRIO2COS_1_PRI15r 28773
#define PRIO2COS_CBFCr 28774
#define PRIO2COS_LLFCr 28775
#define PRIO2COS_LLFC0r 28776
#define PRIO2COS_LLFC1r 28777
#define PRIO2COS_LLFC2r 28778
#define PRIO2COS_LLFC3r 28779
#define PRIO2COS_PROFILEr 28780
#define PRIO2COS_PROFILE0r 28781
#define PRIO2COS_PROFILE1r 28782
#define PRIO2COS_PROFILE2r 28783
#define PRIO2COS_PROFILE3r 28784
#define PRIO2EXTQ_LLFCr 28785
#define PRIO2EXTQ_LLFC0r 28786
#define PRIO2EXTQ_LLFC1r 28787
#define PRIORITY_CONTROLr 28788
#define PRIORITY_MAPPING_SELECTr 28789
#define PRIVATEVLANFILTERr 28790
#define PROGRAMILLEGELADDRESSr 28791
#define PROGRAMMABLECONTROLCELLCOUNTER0r 28792
#define PROGRAMMABLECONTROLCELLCOUNTER1r 28793
#define PROGRAMMABLECONTROLCELLCOUNTER2r 28794
#define PROGRAMMABLECONTROLCELLCOUNTERMASK0r 28795
#define PROGRAMMABLECONTROLCELLCOUNTERMASK1r 28796
#define PROGRAMMABLECONTROLCELLCOUNTERMASK2r 28797
#define PROGRAMMABLECOUNTERQUEUESELECTr 28798
#define PROGRAMMABLEDATACELLCOUNTER0r 28799
#define PROGRAMMABLEDATACELLCOUNTER1r 28800
#define PROGRAMMABLEDATACELLCOUNTERMASK0r 28801
#define PROGRAMMABLEDATACELLCOUNTERMASK1r 28802
#define PROGRAMMABLEIQMREPORTCOUNTERr 28803
#define PROTOCOL_PKT_CONTROLr 28804
#define PRPLCr 28805
#define PRSRINTERRUPTMASKREGISTERr 28806
#define PRSRINTERRUPTREGISTERr 28807
#define PR_CL_PORT_EEE_LPI_STATEr 28808
#define PR_CL_PORT_MODE_LINK_STATUSr 28809
#define PR_GLOBAL_CONFIGr 28810
#define PR_GLOBAL_CONFIG_RESPONSEr 28811
#define PR_HDP_CONFIGr 28812
#define PR_HDP_ECC_DEBUGr 28813
#define PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr 28814
#define PR_HDP_EG_ENQ_REQ_FIFO_WATERMARK_DEBUGr 28815
#define PR_HDP_ERROR_0r 28816
#define PR_HDP_ERROR_1r 28817
#define PR_HDP_ERROR_0_MASKr 28818
#define PR_HDP_ERROR_1_MASKr 28819
#define PR_HDP_HDP_ENQ_REQ_FIFO_STATUSr 28820
#define PR_HDP_HDR_DROP_STATUSr 28821
#define PR_HDP_IG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr 28822
#define PR_HDP_IG_ENQ_REQ_FIFO_WATERMARK_DEBUGr 28823
#define PR_HDP_MEM_DEBUGr 28824
#define PR_HDP_PARITY_DEBUGr 28825
#define PR_HDP_STATS_DROP_PKT_BYTE_COUNTr 28826
#define PR_HDP_STATS_DROP_PKT_COUNTr 28827
#define PR_HDP_STATS_RCVD_PKT_COUNTr 28828
#define PR_ICC_CONFIG0r 28829
#define PR_ICC_CONFIG1r 28830
#define PR_ICC_ERROR_0r 28831
#define PR_ICC_ERROR_0_MASKr 28832
#define PR_ICC_ICC_RDATA_QUEUE_WATERMARK_DEBUGr 28833
#define PR_ICC_LOOKUP_CORE_CPU_BUBBLE_REQ_PERIODr 28834
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr 28835
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_MEM_DEBUGr 28836
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr 28837
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_CONFIGr 28838
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_CONTROLr 28839
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_DBG_DATAr 28840
#define PR_ICC_LOOKUP_CORE_TCAM_BIST_STATUSr 28841
#define PR_ICC_LOOKUP_CORE_TCAM_ECC_DEBUG0r 28842
#define PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_ECC_DEBUGr 28843
#define PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_MEM_DEBUGr 28844
#define PR_ICC_LOOKUP_CORE_TCAM_MEM_DEBUGr 28845
#define PR_ICC_LOOKUP_CORE_TCAM_SCRUB_REQ_PERIODr 28846
#define PR_ICC_LOOKUP_CORE_TCAM_STATUSr 28847
#define PR_ICC_PKT_CTXT_DATA_BUFFER_ECC_DEBUGr 28848
#define PR_ICC_PKT_CTXT_DATA_BUFFER_MEM_DEBUGr 28849
#define PR_ICC_PKT_CTXT_DATA_BUFFER_STATUSr 28850
#define PR_ICC_RD_PKT_ID_ORDER_QUEUE_WATERMARK_DEBUGr 28851
#define PR_IDP_BUFFER_SEEN_CHECKr 28852
#define PR_IDP_BUFFER_SEEN_CHECK_RESPONSEr 28853
#define PR_IDP_CONFIGr 28854
#define PR_IDP_CONFIG0r 28855
#define PR_IDP_ECC_DEBUGr 28856
#define PR_IDP_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr 28857
#define PR_IDP_ENQ_REQ_FIFO_NFULL_THRESHOLDr 28858
#define PR_IDP_ENQ_REQ_FIFO_WATERMARK_DEBUGr 28859
#define PR_IDP_ENQ_REQ_TO_RESP_FIFO_FILL_LEVEL_DEBUGr 28860
#define PR_IDP_ENQ_REQ_TO_RESP_FIFO_WATERMARK_DEBUGr 28861
#define PR_IDP_ERROR_0r 28862
#define PR_IDP_ERROR_1r 28863
#define PR_IDP_ERROR_0_MASKr 28864
#define PR_IDP_ERROR_1_MASKr 28865
#define PR_IDP_FREE_CACHE_FIFO_FILL_LEVEL_DEBUGr 28866
#define PR_IDP_IDP_ENQ_REQ_FIFO_STATUSr 28867
#define PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr 28868
#define PR_IDP_IDP_FREE_CACHE_FIFO_STATUSr 28869
#define PR_IDP_IDP_PAGE_REQ_FIFO_STATUSr 28870
#define PR_IDP_MEM_DEBUGr 28871
#define PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr 28872
#define PR_IDP_PAGE_REQ_FIFO_WATERMARK_DEBUGr 28873
#define PR_IDP_PARITY_DEBUGr 28874
#define PR_IDP_POLICER_BUCKETC_RAILED_METER_ID_STATUSr 28875
#define PR_IDP_POLICER_BUCKETE_RAILED_METER_ID_STATUSr 28876
#define PR_IDP_POLICER_BUCKET_MEM_ECC_DEBUGr 28877
#define PR_IDP_POLICER_BUCKET_MEM_MEM_DEBUGr 28878
#define PR_IDP_POLICER_BUCKET_MEM_STATUSr 28879
#define PR_IDP_POLICER_CONFIGr 28880
#define PR_IDP_POLICER_CONFIG_MEM_ECC_DEBUGr 28881
#define PR_IDP_POLICER_CONFIG_MEM_MEM_DEBUGr 28882
#define PR_IDP_POLICER_CONFIG_MEM_STATUSr 28883
#define PR_IDP_POLICER_DISABLEr 28884
#define PR_IDP_POLICER_DP2DEr 28885
#define PR_IDP_POLICER_ERRORr 28886
#define PR_IDP_POLICER_ERROR_MASKr 28887
#define PR_IDP_POLICER_REF_ENABLE_CONFIGr 28888
#define PR_IDP_POLICER_REF_SCALE_CONFIGr 28889
#define PR_IDP_STATS_ACCEPT_PKT_BYTE_COUNTr 28890
#define PR_IDP_STATS_ACCEPT_PKT_COUNTr 28891
#define PR_IDP_STATS_CONFIGr 28892
#define PR_IDP_STATS_DROP_PKT_BYTE_COUNTr 28893
#define PR_IDP_STATS_DROP_PKT_COUNTr 28894
#define PR_IDP_STATS_DROP_PKT_REASONSr 28895
#define PR_IDP_STATS_GLOBAL_CLIENT_IF_DROP_PKTS_COUNTr 28896
#define PR_IDP_STATS_GLOBAL_DROP_PKTS_NO_FREE_PAGES_COUNTr 28897
#define PR_IDP_STATS_GLOBAL_DROP_PKTS_PB_ALMOST_FULL_COUNTr 28898
#define PR_IDP_STATS_GLOBAL_TOTAL_ACCEPTED_ENQUEUE_DONE_TO_QM_COUNTr 28899
#define PR_IDP_STATS_GLOBAL_TOTAL_DROPPED_ENQUEUE_DONE_TO_QM_COUNTr 28900
#define PR_IDP_STATS_GLOBAL_TOTAL_EOPS_RECEIVED_COUNTr 28901
#define PR_IDP_STATS_GLOBAL_TOTAL_PKTS_FULLY_DROPPED_COUNTr 28902
#define PR_IPRE_ADM_CTRL_BD_COUNTr 28903
#define PR_IPRE_ADM_CTRL_FD_COUNTr 28904
#define PR_IPRE_ADM_CTRL_FR_COUNTr 28905
#define PR_IPRE_ADM_CTRL_RT_COUNTr 28906
#define PR_IPRE_ADM_CTRL_TD_COUNTr 28907
#define PR_IPRE_BUFFER_FULL_ERROR_PORTr 28908
#define PR_IPRE_CI_CONFIG0r 28909
#define PR_IPRE_CI_CONFIG1r 28910
#define PR_IPRE_CI_CONFIG2r 28911
#define PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28912
#define PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28913
#define PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr 28914
#define PR_IPRE_CLSB_ADM_CTRL_MOP_ERROR_EV_PORTr 28915
#define PR_IPRE_CLSB_ADM_CTRL_SEOP_ERROR_EV_PORTr 28916
#define PR_IPRE_CLSB_ADM_CTRL_SOP_ERROR_EV_PORTr 28917
#define PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28918
#define PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28919
#define PR_IPRE_CWSB_ADM_CTRL_EOP_ERROR_EV_PORTr 28920
#define PR_IPRE_CWSB_ADM_CTRL_MOP_ERROR_EV_PORTr 28921
#define PR_IPRE_CWSB_ADM_CTRL_SEOP_ERROR_EV_PORTr 28922
#define PR_IPRE_CWSB_ADM_CTRL_SOP_ERROR_EV_PORTr 28923
#define PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28924
#define PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28925
#define PR_IPRE_EOP_ERROR_PORTr 28926
#define PR_IPRE_ERROR_0r 28927
#define PR_IPRE_ERROR_1r 28928
#define PR_IPRE_ERROR_2r 28929
#define PR_IPRE_ERROR_0_MASKr 28930
#define PR_IPRE_ERROR_1_MASKr 28931
#define PR_IPRE_ERROR_2_MASKr 28932
#define PR_IPRE_FC_CONFIGr 28933
#define PR_IPRE_FC_TX_STATE_CONFIG2r 28934
#define PR_IPRE_FC_TX_STATE_CONFIG5r 28935
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_031_000r 28936
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_063_032r 28937
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_095_064r 28938
#define PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_127_096r 28939
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_031_000r 28940
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_063_032r 28941
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_095_064r 28942
#define PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_127_096r 28943
#define PR_IPRE_FRAME_DISCARD_ERROR_PORTr 28944
#define PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28945
#define PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28946
#define PR_IPRE_IL_TX_LLFCr 28947
#define PR_IPRE_MOP_ERROR_PORTr 28948
#define PR_IPRE_RUNT_ERROR_PORTr 28949
#define PR_IPRE_RX_PORT_PAGE_BUFFER_CFGr 28950
#define PR_IPRE_RX_PORT_PAGE_BUFFER_CFG_COMPLETEr 28951
#define PR_IPRE_RX_PORT_PAGE_BUFFER_ECC_DEBUGr 28952
#define PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_FILL_LEVEL_DEBUGr 28953
#define PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_WATERMARK_DEBUGr 28954
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_STATUSr 28955
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_STATUSr 28956
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_STATUSr 28957
#define PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_STATUSr 28958
#define PR_IPRE_RX_PORT_PAGE_LOWER_BUFFER_MEM_DEBUGr 28959
#define PR_IPRE_RX_PORT_PAGE_UPPER_BUFFER_MEM_DEBUGr 28960
#define PR_IPRE_SOP_ERROR_PORTr 28961
#define PR_IPRE_STRICT_PRIORITY_WRITE_ERROR_COUNTr 28962
#define PR_IPRE_STRICT_PRIORITY_WRITE_RUNT_COUNTr 28963
#define PR_IPRE_TAIL_DISCARD_ERROR_PORTr 28964
#define PR_IPRE_XLSB_ADM_CTRL_EOP_ERROR_EV_PORTr 28965
#define PR_IPRE_XLSB_ADM_CTRL_MOP_ERROR_EV_PORTr 28966
#define PR_IPRE_XLSB_ADM_CTRL_SEOP_ERROR_EV_PORTr 28967
#define PR_IPRE_XLSB_ADM_CTRL_SOP_ERROR_EV_PORTr 28968
#define PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28969
#define PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28970
#define PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28971
#define PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28972
#define PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28973
#define PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28974
#define PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr 28975
#define PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_COUNTr 28976
#define PR_IPRE_XTSB0_ADM_CTRL_EOP_ERROR_EV_PORTr 28977
#define PR_IPRE_XTSB0_ADM_CTRL_MOP_ERROR_EV_PORTr 28978
#define PR_IPRE_XTSB0_ADM_CTRL_SEOP_ERROR_EV_PORTr 28979
#define PR_IPRE_XTSB0_ADM_CTRL_SOP_ERROR_EV_PORTr 28980
#define PR_IPRE_XTSB0_STATUSr 28981
#define PR_IPRE_XTSB1_ADM_CTRL_EOP_ERROR_EV_PORTr 28982
#define PR_IPRE_XTSB1_ADM_CTRL_MOP_ERROR_EV_PORTr 28983
#define PR_IPRE_XTSB1_ADM_CTRL_SEOP_ERROR_EV_PORTr 28984
#define PR_IPRE_XTSB1_ADM_CTRL_SOP_ERROR_EV_PORTr 28985
#define PR_IPRE_XTSB1_STATUSr 28986
#define PR_IPRE_XTSB2_ADM_CTRL_EOP_ERROR_EV_PORTr 28987
#define PR_IPRE_XTSB2_ADM_CTRL_MOP_ERROR_EV_PORTr 28988
#define PR_IPRE_XTSB2_ADM_CTRL_SEOP_ERROR_EV_PORTr 28989
#define PR_IPRE_XTSB2_ADM_CTRL_SOP_ERROR_EV_PORTr 28990
#define PR_IPRE_XTSB2_STATUSr 28991
#define PR_IPRE_XTSB_ECC_DEBUGr 28992
#define PR_IPRE_XTSB_MEM_DEBUGr 28993
#define PR_PD_ASSISTr 28994
#define PR_TRACE_IF_HPRE_ENQ_RSP_CAPT0r 28995
#define PR_TRACE_IF_HPRE_ENQ_RSP_CAPT1r 28996
#define PR_TRACE_IF_HPRE_ENQ_RSP_CONTROLr 28997
#define PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr 28998
#define PR_TRACE_IF_HPRE_ENQ_RSP_MASK0r 28999
#define PR_TRACE_IF_HPRE_ENQ_RSP_MASK1r 29000
#define PR_TRACE_IF_HPRE_ENQ_RSP_VALUE0r 29001
#define PR_TRACE_IF_HPRE_ENQ_RSP_VALUE1r 29002
#define PR_TRACE_IF_HPRE_FP_CAPT0r 29003
#define PR_TRACE_IF_HPRE_FP_CONTROLr 29004
#define PR_TRACE_IF_HPRE_FP_COUNTERr 29005
#define PR_TRACE_IF_HPRE_FP_MASK0r 29006
#define PR_TRACE_IF_HPRE_FP_VALUE0r 29007
#define PR_TRACE_IF_IPRE_ENQ_RSP_CAPT0r 29008
#define PR_TRACE_IF_IPRE_ENQ_RSP_CONTROLr 29009
#define PR_TRACE_IF_IPRE_ENQ_RSP_COUNTERr 29010
#define PR_TRACE_IF_IPRE_ENQ_RSP_MASK0r 29011
#define PR_TRACE_IF_IPRE_ENQ_RSP_VALUE0r 29012
#define PR_TRACE_IF_IPRE_FC_CAPT0r 29013
#define PR_TRACE_IF_IPRE_FC_CAPT1r 29014
#define PR_TRACE_IF_IPRE_FC_CAPT2r 29015
#define PR_TRACE_IF_IPRE_FC_CAPT3r 29016
#define PR_TRACE_IF_IPRE_FC_CAPT4r 29017
#define PR_TRACE_IF_IPRE_FC_CONTROLr 29018
#define PR_TRACE_IF_IPRE_FC_COUNTERr 29019
#define PR_TRACE_IF_IPRE_FC_MASK0r 29020
#define PR_TRACE_IF_IPRE_FC_MASK1r 29021
#define PR_TRACE_IF_IPRE_FC_MASK2r 29022
#define PR_TRACE_IF_IPRE_FC_MASK3r 29023
#define PR_TRACE_IF_IPRE_FC_MASK4r 29024
#define PR_TRACE_IF_IPRE_FC_VALUE0r 29025
#define PR_TRACE_IF_IPRE_FC_VALUE1r 29026
#define PR_TRACE_IF_IPRE_FC_VALUE2r 29027
#define PR_TRACE_IF_IPRE_FC_VALUE3r 29028
#define PR_TRACE_IF_IPRE_FC_VALUE4r 29029
#define PR_TRACE_IF_IPRE_FP_CAPT0r 29030
#define PR_TRACE_IF_IPRE_FP_CONTROLr 29031
#define PR_TRACE_IF_IPRE_FP_COUNTERr 29032
#define PR_TRACE_IF_IPRE_FP_MASK0r 29033
#define PR_TRACE_IF_IPRE_FP_VALUE0r 29034
#define PR_TRACE_IF_PED_TO_PR_CAPTr 29035
#define PR_TRACE_IF_PED_TO_PR_CONTROLr 29036
#define PR_TRACE_IF_PED_TO_PR_COUNTERr 29037
#define PR_TRACE_IF_PED_TO_PR_DELIM_CAPT0r 29038
#define PR_TRACE_IF_PED_TO_PR_DELIM_MASK0r 29039
#define PR_TRACE_IF_PED_TO_PR_DELIM_VALUE0r 29040
#define PR_TRACE_IF_PED_TO_PR_MASKr 29041
#define PR_TRACE_IF_PED_TO_PR_VALUEr 29042
#define PR_TRACE_IF_STATUSr 29043
#define PR_TRACE_IF_STATUS_MASKr 29044
#define PR_UNIFIED_PORTS_EEE_POWERDOWN_ENr 29045
#define PR_XL_PORT_EEE_LPI_STATEr 29046
#define PR_XL_PORT_MODE_LINK_STATUSr 29047
#define PR_XT0_PORT_EEE_LPI_STATEr 29048
#define PR_XT0_PORT_MODE_LINK_STATUSr 29049
#define PR_XT1_PORT_EEE_LPI_STATEr 29050
#define PR_XT1_PORT_MODE_LINK_STATUSr 29051
#define PR_XT2_PORT_EEE_LPI_STATEr 29052
#define PR_XT2_PORT_MODE_LINK_STATUSr 29053
#define PSINTEQr 29054
#define PSINTQSTr 29055
#define PSLPMC_TCID_0r 29056
#define PSLPMC_TCID_1r 29057
#define PSLPMC_TCID_2r 29058
#define PSLPMC_TCID_3r 29059
#define PSLPMC_TCID_4r 29060
#define PSLPMC_TCID_5r 29061
#define PSLPMC_TCID_6r 29062
#define PSLPMC_TCID_7r 29063
#define PSLPMC_TCID_8r 29064
#define PSLPMC_TCID_9r 29065
#define PSLPMC_TCID_10r 29066
#define PSLPMC_TCID_11r 29067
#define PSLPMC_TCID_12r 29068
#define PSLPMC_TCID_13r 29069
#define PSLPMC_TCID_14r 29070
#define PSLPMC_TCID_15r 29071
#define PSLTH_TCID_0r 29072
#define PSLTH_TCID_1r 29073
#define PSLTH_TCID_2r 29074
#define PSLTH_TCID_3r 29075
#define PSLTH_TCID_4r 29076
#define PSLTH_TCID_5r 29077
#define PSLTH_TCID_6r 29078
#define PSLTH_TCID_7r 29079
#define PSLTH_TCID_8r 29080
#define PSLTH_TCID_9r 29081
#define PSLTH_TCID_10r 29082
#define PSLTH_TCID_11r 29083
#define PSLTH_TCID_12r 29084
#define PSLTH_TCID_13r 29085
#define PSLTH_TCID_14r 29086
#define PSLTH_TCID_15r 29087
#define PSYSTAT_CHID_0r 29088
#define PSYSTAT_CHID_1r 29089
#define PSYSTAT_CHID_2r 29090
#define PSYSTAT_CHID_3r 29091
#define PSYSTAT_CHID_4r 29092
#define PSYSTAT_CHID_5r 29093
#define PSYSTAT_CHID_6r 29094
#define PSYSTAT_CHID_7r 29095
#define PSYSTAT_CHID_8r 29096
#define PSYSTAT_CHID_9r 29097
#define PSYSTAT_CHID_10r 29098
#define PSYSTAT_CHID_11r 29099
#define PSYSTAT_CHID_12r 29100
#define PSYSTAT_CHID_13r 29101
#define PSYSTAT_CHID_14r 29102
#define PSYSTAT_CHID_15r 29103
#define PSYSTAT_CHID_16r 29104
#define PSYSTAT_CHID_17r 29105
#define PSYSTAT_CHID_18r 29106
#define PSYSTAT_CHID_19r 29107
#define PSYSTAT_CHID_20r 29108
#define PSYSTAT_CHID_21r 29109
#define PSYSTAT_CHID_22r 29110
#define PSYSTAT_CHID_23r 29111
#define PSYSTAT_CHID_24r 29112
#define PSYSTAT_CHID_25r 29113
#define PSYSTAT_CHID_26r 29114
#define PSYSTAT_CHID_27r 29115
#define PSYSTAT_CHID_28r 29116
#define PSYSTAT_CHID_29r 29117
#define PSYSTAT_CHID_30r 29118
#define PSYSTAT_CHID_31r 29119
#define PSYSTAT_CHID_32r 29120
#define PSYSTAT_CHID_33r 29121
#define PSYSTAT_CHID_34r 29122
#define PSYSTAT_CHID_35r 29123
#define PSYSTAT_CHID_36r 29124
#define PSYSTAT_CHID_37r 29125
#define PSYSTAT_CHID_38r 29126
#define PSYSTAT_CHID_39r 29127
#define PSYSTAT_CHID_40r 29128
#define PSYSTAT_CHID_41r 29129
#define PSYSTAT_CHID_42r 29130
#define PSYSTAT_CHID_43r 29131
#define PSYSTAT_CHID_44r 29132
#define PSYSTAT_CHID_45r 29133
#define PSYSTAT_CHID_46r 29134
#define PSYSTAT_CHID_47r 29135
#define PSYSTAT_CHID_48r 29136
#define PSYSTAT_CHID_49r 29137
#define PSYSTAT_CHID_50r 29138
#define PSYSTAT_CHID_51r 29139
#define PSYSTAT_CHID_52r 29140
#define PSYSTAT_CHID_53r 29141
#define PSYSTAT_CHID_54r 29142
#define PSYSTAT_CHID_55r 29143
#define PSYSTAT_CHID_56r 29144
#define PSYSTAT_CHID_57r 29145
#define PSYSTAT_CHID_58r 29146
#define PSYSTAT_CHID_59r 29147
#define PSYSTAT_CHID_60r 29148
#define PSYSTAT_CHID_61r 29149
#define PSYSTAT_CHID_62r 29150
#define PSYSTAT_CHID_63r 29151
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_CONTROLr 29152
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_INTRr 29153
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_NACKr 29154
#define PT_CL_CLIENT_DEBUG_CREDIT0r 29155
#define PT_CL_CLIENT_DEBUG_CREDIT1r 29156
#define PT_DEBUG_FORCE_PARITY_ERROR_0r 29157
#define PT_ECC_DEBUG0r 29158
#define PT_ECC_DEBUG1r 29159
#define PT_ECC_DEBUG2r 29160
#define PT_GEN_CONFIGr 29161
#define PT_HPTE_BKP_DETECT_DEBUG0r 29162
#define PT_HPTE_CONFIGr 29163
#define PT_HPTE_CONFIG1r 29164
#define PT_HPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNTr 29165
#define PT_HPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNTr 29166
#define PT_HPTE_DEBUG_EGRESS_DEQ_PKT_COUNTr 29167
#define PT_HPTE_DEBUG_EGRESS_DEQ_RESP_PKT_COUNTr 29168
#define PT_HPTE_DEBUG_EGRESS_PP_REQ_COUNTr 29169
#define PT_HPTE_DEBUG_EGRESS_PP_RESP_COUNTr 29170
#define PT_HPTE_DEBUG_EGRESS_QM_AVAIL_COUNTr 29171
#define PT_HPTE_DEBUG_ERROR0r 29172
#define PT_HPTE_DEBUG_ERROR0_MASKr 29173
#define PT_HPTE_DEBUG_INGRESS_DEQ_PKT_COUNTr 29174
#define PT_HPTE_DEBUG_INGRESS_DEQ_RESP_PKT_COUNTr 29175
#define PT_HPTE_DEBUG_INGRESS_PP_REQ_COUNTr 29176
#define PT_HPTE_DEBUG_INGRESS_PP_RESP_COUNTr 29177
#define PT_HPTE_DEBUG_INGRESS_QM_AVAIL_COUNTr 29178
#define PT_HPTE_DEBUG_PB_LINE_COUNTr 29179
#define PT_HPTE_DEBUG_PB_REQ_COUNTr 29180
#define PT_HPTE_DEBUG_PB_RESP_COUNTr 29181
#define PT_HPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNTr 29182
#define PT_HPTE_DEBUG_PP_NULL_REQ_COUNTr 29183
#define PT_HPTE_DEBUG_PP_NULL_RESP_COUNTr 29184
#define PT_HPTE_DEQ_RESP_CREDIT_DEBUGr 29185
#define PT_HPTE_DEQ_RESP_CREDIT_DEBUG1r 29186
#define PT_HPTE_EGRESS_CONFIGr 29187
#define PT_HPTE_EGRESS_CONFIG1r 29188
#define PT_HPTE_EGRESS_CONFIG2r 29189
#define PT_HPTE_EGRESS_CONFIG3r 29190
#define PT_HPTE_EGRESS_CONFIG4r 29191
#define PT_HPTE_EGRESS_CONFIG5r 29192
#define PT_HPTE_EG_PREFETCH_FIFO_DEBUGr 29193
#define PT_HPTE_IG_PREFETCH_FIFO_DEBUGr 29194
#define PT_HPTE_INGRESS_CONFIGr 29195
#define PT_HPTE_INGRESS_CONFIG1r 29196
#define PT_HPTE_MEM_TM_CTRL0r 29197
#define PT_HPTE_MEM_TM_CTRL1r 29198
#define PT_HPTE_PREFETCH_DEBUGr 29199
#define PT_HPTE_SCHEDULER_CFGr 29200
#define PT_IPTE_BKP_DETECT_DEBUG0r 29201
#define PT_IPTE_CLIENT_CAL1_CFGr 29202
#define PT_IPTE_CLIENT_CAL_CFGr 29203
#define PT_IPTE_CLIENT_CFG0r 29204
#define PT_IPTE_CLIENT_CFG1r 29205
#define PT_IPTE_CLIENT_CFG2r 29206
#define PT_IPTE_CLIENT_CFG3r 29207
#define PT_IPTE_CLIENT_CFG4r 29208
#define PT_IPTE_CLIENT_CFG5r 29209
#define PT_IPTE_CLIENT_CFG0_1r 29210
#define PT_IPTE_CONFIG0r 29211
#define PT_IPTE_CONFIG1r 29212
#define PT_IPTE_CONFIG2r 29213
#define PT_IPTE_CONFIG3r 29214
#define PT_IPTE_CONFIG4r 29215
#define PT_IPTE_CREDIT_LOOP_DEBUG0r 29216
#define PT_IPTE_CREDIT_LOOP_DEBUG1r 29217
#define PT_IPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNTr 29218
#define PT_IPTE_DEBUG_CLIENT0_BYTE_COUNTr 29219
#define PT_IPTE_DEBUG_CLIENT0_PKT_COUNTr 29220
#define PT_IPTE_DEBUG_CLIENT1_BYTE_COUNTr 29221
#define PT_IPTE_DEBUG_CLIENT1_PKT_COUNTr 29222
#define PT_IPTE_DEBUG_CLIENT2_BYTE_COUNTr 29223
#define PT_IPTE_DEBUG_CLIENT2_PKT_COUNTr 29224
#define PT_IPTE_DEBUG_CLIENT3_BYTE_COUNTr 29225
#define PT_IPTE_DEBUG_CLIENT3_PKT_COUNTr 29226
#define PT_IPTE_DEBUG_CLIENT4_BYTE_COUNTr 29227
#define PT_IPTE_DEBUG_CLIENT4_PKT_COUNTr 29228
#define PT_IPTE_DEBUG_CLIENT5_BYTE_COUNTr 29229
#define PT_IPTE_DEBUG_CLIENT5_PKT_COUNTr 29230
#define PT_IPTE_DEBUG_CLIENT_PORT_CREDIT_OVERFLOWr 29231
#define PT_IPTE_DEBUG_DEQ_PAGE_COUNTr 29232
#define PT_IPTE_DEBUG_DEQ_PKT_COUNTr 29233
#define PT_IPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNTr 29234
#define PT_IPTE_DEBUG_DEQ_RESP_PAGE_COUNTr 29235
#define PT_IPTE_DEBUG_DEQ_RESP_PKT_COUNTr 29236
#define PT_IPTE_DEBUG_PB_LINE_COUNTr 29237
#define PT_IPTE_DEBUG_PB_REQ_COUNTr 29238
#define PT_IPTE_DEBUG_PB_RESP_COUNTr 29239
#define PT_IPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNTr 29240
#define PT_IPTE_DEBUG_QM_AVAIL_COUNTr 29241
#define PT_IPTE_DS_PORT_CAL1_CFGr 29242
#define PT_IPTE_DS_PORT_CAL_CFGr 29243
#define PT_IPTE_FC_CHAN_CFG0r 29244
#define PT_IPTE_FC_CHAN_CFG1r 29245
#define PT_IPTE_FC_SAFC_CFG0r 29246
#define PT_IPTE_FC_SAFC_CFG1r 29247
#define PT_IPTE_FLOW_CONTROL_DEBUG0r 29248
#define PT_IPTE_FLOW_CONTROL_DEBUG1r 29249
#define PT_IPTE_FLOW_CONTROL_DEBUG2r 29250
#define PT_IPTE_FLOW_CONTROL_DEBUG3r 29251
#define PT_IPTE_FLOW_CONTROL_DEBUG4r 29252
#define PT_IPTE_FLOW_CONTROL_DEBUG5r 29253
#define PT_IPTE_FLOW_CONTROL_DEBUG6r 29254
#define PT_IPTE_FLOW_CONTROL_DEBUG7r 29255
#define PT_IPTE_FLOW_CONTROL_DEBUG8r 29256
#define PT_IPTE_FLOW_CONTROL_DEBUG9r 29257
#define PT_IPTE_FRAG_DEBUG0r 29258
#define PT_IPTE_FRAG_DEBUG1r 29259
#define PT_IPTE_MAC_RESETr 29260
#define PT_IPTE_MEM_TM_CTRL0r 29261
#define PT_IPTE_MEM_TM_CTRL1r 29262
#define PT_IPTE_PB_PAUSE_CONFIGr 29263
#define PT_IPTE_PORT0_WDRR_CFGr 29264
#define PT_IPTE_PORT10_WDRR_CFGr 29265
#define PT_IPTE_PORT11_WDRR_CFGr 29266
#define PT_IPTE_PORT1_WDRR_CFGr 29267
#define PT_IPTE_PORT2_WDRR_CFGr 29268
#define PT_IPTE_PORT3_WDRR_CFGr 29269
#define PT_IPTE_PORT4_WDRR_CFGr 29270
#define PT_IPTE_PORT5_WDRR_CFGr 29271
#define PT_IPTE_PORT6_WDRR_CFGr 29272
#define PT_IPTE_PORT7_WDRR_CFGr 29273
#define PT_IPTE_PORT8_WDRR_CFGr 29274
#define PT_IPTE_PORT9_WDRR_CFGr 29275
#define PT_IPTE_PORT_FIFO_CFGr 29276
#define PT_IPTE_PORT_FIFO_DEBUGr 29277
#define PT_IPTE_PORT_FIFO_INITr 29278
#define PT_IPTE_PORT_FIFO_WATERMARKr 29279
#define PT_IPTE_PORT_FIFO_WATERMARK_CFGr 29280
#define PT_IPTE_PORT_RECFGr 29281
#define PT_IPTE_PORT_VACENCY_DEBUGr 29282
#define PT_IPTE_PREFETCH_DEBUGr 29283
#define PT_IPTE_PREFETCH_FIFO_DEBUGr 29284
#define PT_IPTE_QMAX_CONFIGr 29285
#define PT_IPTE_QMAX_DEBUG0r 29286
#define PT_IPTE_QMAX_DEBUG1r 29287
#define PT_IPTE_QMAX_DEBUG2r 29288
#define PT_IPTE_QMAX_DEBUG3r 29289
#define PT_IPTE_QM_CONFIGr 29290
#define PT_IPTE_SCHEDULER_CFGr 29291
#define PT_IPTE_TX_BYTE_COUNTr 29292
#define PT_IPTE_TX_PKT_COUNTr 29293
#define PT_MEM_INITr 29294
#define PT_MEM_INIT_DONEr 29295
#define PT_PD_ASSISTr 29296
#define PT_PREFETCH_FIFO_WATERMARKr 29297
#define PT_PREFETCH_FIFO_WATERMARK_CFGr 29298
#define PT_TRACE_IF_HPTE_PP_REQ_CAPT0r 29299
#define PT_TRACE_IF_HPTE_PP_REQ_CONTROLr 29300
#define PT_TRACE_IF_HPTE_PP_REQ_COUNTERr 29301
#define PT_TRACE_IF_HPTE_PP_REQ_MASK0r 29302
#define PT_TRACE_IF_HPTE_PP_REQ_VALUE0r 29303
#define PT_TRACE_IF_HPTE_QM_AVAIL_CAPT0r 29304
#define PT_TRACE_IF_HPTE_QM_AVAIL_CAPT1r 29305
#define PT_TRACE_IF_HPTE_QM_AVAIL_CONTROLr 29306
#define PT_TRACE_IF_HPTE_QM_AVAIL_COUNTERr 29307
#define PT_TRACE_IF_HPTE_QM_AVAIL_MASK0r 29308
#define PT_TRACE_IF_HPTE_QM_AVAIL_MASK1r 29309
#define PT_TRACE_IF_HPTE_QM_AVAIL_VALUE0r 29310
#define PT_TRACE_IF_HPTE_QM_AVAIL_VALUE1r 29311
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT0r 29312
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT1r 29313
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT2r 29314
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT3r 29315
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_CONTROLr 29316
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_COUNTERr 29317
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK0r 29318
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK1r 29319
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK2r 29320
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK3r 29321
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE0r 29322
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE1r 29323
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE2r 29324
#define PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE3r 29325
#define PT_TRACE_IF_IPTE_QM_AVAIL_CAPT0r 29326
#define PT_TRACE_IF_IPTE_QM_AVAIL_CAPT1r 29327
#define PT_TRACE_IF_IPTE_QM_AVAIL_CONTROLr 29328
#define PT_TRACE_IF_IPTE_QM_AVAIL_COUNTERr 29329
#define PT_TRACE_IF_IPTE_QM_AVAIL_MASK0r 29330
#define PT_TRACE_IF_IPTE_QM_AVAIL_MASK1r 29331
#define PT_TRACE_IF_IPTE_QM_AVAIL_VALUE0r 29332
#define PT_TRACE_IF_IPTE_QM_AVAIL_VALUE1r 29333
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT0r 29334
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT1r 29335
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT2r 29336
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT3r 29337
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_CONTROLr 29338
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_COUNTERr 29339
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK0r 29340
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK1r 29341
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK2r 29342
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK3r 29343
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE0r 29344
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE1r 29345
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE2r 29346
#define PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE3r 29347
#define PT_TRACE_IF_STATUSr 29348
#define PT_TRACE_IF_STATUS_MASKr 29349
#define PT_XL_CMIC_ILKN_CLIENT_DEBUG_CREDIT1r 29350
#define PT_XT0_CLIENT_DEBUG_CREDIT0r 29351
#define PT_XT0_CLIENT_DEBUG_CREDIT1r 29352
#define PT_XT1_CLIENT_DEBUG_CREDIT0r 29353
#define PT_XT1_CLIENT_DEBUG_CREDIT1r 29354
#define PT_XT2_CLIENT_DEBUG_CREDIT0r 29355
#define PT_XT2_CLIENT_DEBUG_CREDIT1r 29356
#define PUP_CTXT_HIT_ALLOWr 29357
#define PUP_DELAY_CALENDARr 29358
#define PUP_HI_PRI_EVENT_MSKr 29359
#define PUP_HI_PRI_QTYPE_MSKr 29360
#define PUP_MP_PRIORITYr 29361
#define PUP_NMP_PRIORITYr 29362
#define PUP_PRI_UPDATES_PER_TSr 29363
#define PURGE_PKT_CNTr 29364
#define PUSHQUEUETYPESCONFIGr 29365
#define PWIBLPC_CHID_0r 29366
#define PWIBLPC_CHID_1r 29367
#define PWIBLPC_CHID_2r 29368
#define PWIBLPC_CHID_3r 29369
#define PWIBLPC_CHID_4r 29370
#define PWIBLPC_CHID_5r 29371
#define PWIBLPC_CHID_6r 29372
#define PWIBLPC_CHID_7r 29373
#define PWIBLPC_CHID_8r 29374
#define PWIBLPC_CHID_9r 29375
#define PWIBLPC_CHID_10r 29376
#define PWIBLPC_CHID_11r 29377
#define PWIBLPC_CHID_12r 29378
#define PWIBLPC_CHID_13r 29379
#define PWIBLPC_CHID_14r 29380
#define PWIBLPC_CHID_15r 29381
#define PWIBLPC_CHID_16r 29382
#define PWIBLPC_CHID_17r 29383
#define PWIBLPC_CHID_18r 29384
#define PWIBLPC_CHID_19r 29385
#define PWIBLPC_CHID_20r 29386
#define PWIBLPC_CHID_21r 29387
#define PWIBLPC_CHID_22r 29388
#define PWIBLPC_CHID_23r 29389
#define PWIBLPC_CHID_24r 29390
#define PWIBLPC_CHID_25r 29391
#define PWIBLPC_CHID_26r 29392
#define PWIBLPC_CHID_27r 29393
#define PWIBLPC_CHID_28r 29394
#define PWIBLPC_CHID_29r 29395
#define PWIBLPC_CHID_30r 29396
#define PWIBLPC_CHID_31r 29397
#define PWIBLPC_CHID_32r 29398
#define PWIBLPC_CHID_33r 29399
#define PWIBLPC_CHID_34r 29400
#define PWIBLPC_CHID_35r 29401
#define PWIBLPC_CHID_36r 29402
#define PWIBLPC_CHID_37r 29403
#define PWIBLPC_CHID_38r 29404
#define PWIBLPC_CHID_39r 29405
#define PWIBLPC_CHID_40r 29406
#define PWIBLPC_CHID_41r 29407
#define PWIBLPC_CHID_42r 29408
#define PWIBLPC_CHID_43r 29409
#define PWIBLPC_CHID_44r 29410
#define PWIBLPC_CHID_45r 29411
#define PWIBLPC_CHID_46r 29412
#define PWIBLPC_CHID_47r 29413
#define PWIBLPC_CHID_48r 29414
#define PWIBLPC_CHID_49r 29415
#define PWIBLPC_CHID_50r 29416
#define PWIBLPC_CHID_51r 29417
#define PWIBLPC_CHID_52r 29418
#define PWIBLPC_CHID_53r 29419
#define PWIBLPC_CHID_54r 29420
#define PWIBLPC_CHID_55r 29421
#define PWIBLPC_CHID_56r 29422
#define PWIBLPC_CHID_57r 29423
#define PWIBLPC_CHID_58r 29424
#define PWIBLPC_CHID_59r 29425
#define PWIBLPC_CHID_60r 29426
#define PWIBLPC_CHID_61r 29427
#define PWIBLPC_CHID_62r 29428
#define PWIBLPC_CHID_63r 29429
#define PWIRPC_CHID_0r 29430
#define PWIRPC_CHID_1r 29431
#define PWIRPC_CHID_2r 29432
#define PWIRPC_CHID_3r 29433
#define PWIRPC_CHID_4r 29434
#define PWIRPC_CHID_5r 29435
#define PWIRPC_CHID_6r 29436
#define PWIRPC_CHID_7r 29437
#define PWIRPC_CHID_8r 29438
#define PWIRPC_CHID_9r 29439
#define PWIRPC_CHID_10r 29440
#define PWIRPC_CHID_11r 29441
#define PWIRPC_CHID_12r 29442
#define PWIRPC_CHID_13r 29443
#define PWIRPC_CHID_14r 29444
#define PWIRPC_CHID_15r 29445
#define PWIRPC_CHID_16r 29446
#define PWIRPC_CHID_17r 29447
#define PWIRPC_CHID_18r 29448
#define PWIRPC_CHID_19r 29449
#define PWIRPC_CHID_20r 29450
#define PWIRPC_CHID_21r 29451
#define PWIRPC_CHID_22r 29452
#define PWIRPC_CHID_23r 29453
#define PWIRPC_CHID_24r 29454
#define PWIRPC_CHID_25r 29455
#define PWIRPC_CHID_26r 29456
#define PWIRPC_CHID_27r 29457
#define PWIRPC_CHID_28r 29458
#define PWIRPC_CHID_29r 29459
#define PWIRPC_CHID_30r 29460
#define PWIRPC_CHID_31r 29461
#define PWIRPC_CHID_32r 29462
#define PWIRPC_CHID_33r 29463
#define PWIRPC_CHID_34r 29464
#define PWIRPC_CHID_35r 29465
#define PWIRPC_CHID_36r 29466
#define PWIRPC_CHID_37r 29467
#define PWIRPC_CHID_38r 29468
#define PWIRPC_CHID_39r 29469
#define PWIRPC_CHID_40r 29470
#define PWIRPC_CHID_41r 29471
#define PWIRPC_CHID_42r 29472
#define PWIRPC_CHID_43r 29473
#define PWIRPC_CHID_44r 29474
#define PWIRPC_CHID_45r 29475
#define PWIRPC_CHID_46r 29476
#define PWIRPC_CHID_47r 29477
#define PWIRPC_CHID_48r 29478
#define PWIRPC_CHID_49r 29479
#define PWIRPC_CHID_50r 29480
#define PWIRPC_CHID_51r 29481
#define PWIRPC_CHID_52r 29482
#define PWIRPC_CHID_53r 29483
#define PWIRPC_CHID_54r 29484
#define PWIRPC_CHID_55r 29485
#define PWIRPC_CHID_56r 29486
#define PWIRPC_CHID_57r 29487
#define PWIRPC_CHID_58r 29488
#define PWIRPC_CHID_59r 29489
#define PWIRPC_CHID_60r 29490
#define PWIRPC_CHID_61r 29491
#define PWIRPC_CHID_62r 29492
#define PWIRPC_CHID_63r 29493
#define PWOTPC_CHID_0r 29494
#define PWOTPC_CHID_1r 29495
#define PWOTPC_CHID_2r 29496
#define PWOTPC_CHID_3r 29497
#define PWOTPC_CHID_4r 29498
#define PWOTPC_CHID_5r 29499
#define PWOTPC_CHID_6r 29500
#define PWOTPC_CHID_7r 29501
#define PWOTPC_CHID_8r 29502
#define PWOTPC_CHID_9r 29503
#define PWOTPC_CHID_10r 29504
#define PWOTPC_CHID_11r 29505
#define PWOTPC_CHID_12r 29506
#define PWOTPC_CHID_13r 29507
#define PWOTPC_CHID_14r 29508
#define PWOTPC_CHID_15r 29509
#define PWOTPC_CHID_16r 29510
#define PWOTPC_CHID_17r 29511
#define PWOTPC_CHID_18r 29512
#define PWOTPC_CHID_19r 29513
#define PWOTPC_CHID_20r 29514
#define PWOTPC_CHID_21r 29515
#define PWOTPC_CHID_22r 29516
#define PWOTPC_CHID_23r 29517
#define PWOTPC_CHID_24r 29518
#define PWOTPC_CHID_25r 29519
#define PWOTPC_CHID_26r 29520
#define PWOTPC_CHID_27r 29521
#define PWOTPC_CHID_28r 29522
#define PWOTPC_CHID_29r 29523
#define PWOTPC_CHID_30r 29524
#define PWOTPC_CHID_31r 29525
#define PWOTPC_CHID_32r 29526
#define PWOTPC_CHID_33r 29527
#define PWOTPC_CHID_34r 29528
#define PWOTPC_CHID_35r 29529
#define PWOTPC_CHID_36r 29530
#define PWOTPC_CHID_37r 29531
#define PWOTPC_CHID_38r 29532
#define PWOTPC_CHID_39r 29533
#define PWOTPC_CHID_40r 29534
#define PWOTPC_CHID_41r 29535
#define PWOTPC_CHID_42r 29536
#define PWOTPC_CHID_43r 29537
#define PWOTPC_CHID_44r 29538
#define PWOTPC_CHID_45r 29539
#define PWOTPC_CHID_46r 29540
#define PWOTPC_CHID_47r 29541
#define PWOTPC_CHID_48r 29542
#define PWOTPC_CHID_49r 29543
#define PWOTPC_CHID_50r 29544
#define PWOTPC_CHID_51r 29545
#define PWOTPC_CHID_52r 29546
#define PWOTPC_CHID_53r 29547
#define PWOTPC_CHID_54r 29548
#define PWOTPC_CHID_55r 29549
#define PWOTPC_CHID_56r 29550
#define PWOTPC_CHID_57r 29551
#define PWOTPC_CHID_58r 29552
#define PWOTPC_CHID_59r 29553
#define PWOTPC_CHID_60r 29554
#define PWOTPC_CHID_61r 29555
#define PWOTPC_CHID_62r 29556
#define PWOTPC_CHID_63r 29557
#define PWR_WATCH_DOG_CONTROLr 29558
#define PWR_WATCH_DOG_CONTROL_MBr 29559
#define PWR_WATCH_DOG_CONTROL_MBXr 29560
#define PWR_WATCH_DOG_CONTROL_MBYr 29561
#define PWR_WATCH_DOG_STATUSr 29562
#define PWR_WATCH_DOG_STATUS_MBr 29563
#define PWR_WATCH_DOG_STATUS_MBXr 29564
#define PWR_WATCH_DOG_STATUS_MBYr 29565
#define QBLOCK_NEXT_MEMDEBUGr 29566
#define QBLOCK_NEXT_MEM_ECC_STATUS_0r 29567
#define QBLOCK_NEXT_MEM_ECC_STATUS_1r 29568
#define QBLOCK_NEXT_MEM_ECC_STATUS_2r 29569
#define QBLOCK_NEXT_MEM_ECC_STATUS_3r 29570
#define QBLOCK_NEXT_MEM_ECC_STATUS_4r 29571
#define QBLOCK_NEXT_MEM_ECC_STATUS_5r 29572
#define QBLOCK_NEXT_MEM_ECC_STATUS_6r 29573
#define QBLOCK_NEXT_MEM_ECC_STATUS_7r 29574
#define QCN_CNM_PRP_CNTr 29575
#define QCN_CNM_PRP_CTRLr 29576
#define QCN_CNM_PRP_DLF_COUNTr 29577
#define QCN_CNM_PRP_DLF_COUNT_Xr 29578
#define QCN_CNM_PRP_DLF_COUNT_Yr 29579
#define QCN_CNM_RVD_TBL_ECC_ERR1r 29580
#define QCN_CNM_RVD_TBL_ECC_ERR2r 29581
#define QCN_CNM_TIMER_TBL_ECC_ERR1r 29582
#define QCN_CNM_TIMER_TBL_ECC_ERR2r 29583
#define QCN_PFC_STATEr 29584
#define QCN_TBID_TBL_ECC_ERR1r 29585
#define QCN_TBID_TBL_ECC_ERR2r 29586
#define QCN_TOV_TBL_ECC_ERR1r 29587
#define QCN_TOV_TBL_ECC_ERR2r 29588
#define QDB_MEM_DEBUG_TMr 29589
#define QDCTAGCTRLDBGr 29590
#define QDCTAGCTRLDBGSELr 29591
#define QDRBISTENABLEr 29592
#define QDRCALIBRATIONBYPASSr 29593
#define QDRCALIBRATIONCONFIGURATIONREGISTERr 29594
#define QDRCALIBRATIONTRIGGERr 29595
#define QDRCONTROLLERRESETREGISTERr 29596
#define QDRCQEDGESELECTr 29597
#define QDRDLLOFFCONTROLr 29598
#define QDRDUMMYDATA0r 29599
#define QDRDUMMYDATA1r 29600
#define QDRDUMMYDATA2r 29601
#define QDRDUMMYDATA3r 29602
#define QDRDUMMYDATA4r 29603
#define QDRDUMMYDATA5r 29604
#define QDRDUMMYDATA6r 29605
#define QDRDUMMYDATA7r 29606
#define QDRECCBITCORRECTIONCOUNTERr 29607
#define QDRECCERRORCOUNTERr 29608
#define QDRINITSTATUSr 29609
#define QDRPHYRESETr 29610
#define QDRPLLCONFIGr 29611
#define QDRPLLEXTPROGr 29612
#define QDRPROTECTDISABLEr 29613
#define QDRREADCNTr 29614
#define QDRREPLYDELAYr 29615
#define QDRREPLYLOCKr 29616
#define QDRSEEKDATA1r 29617
#define QDRSEEKDATA2r 29618
#define QDR_INDIRECTCOMMANDr 29619
#define QDR_INDIRECTCOMMANDADDRESSr 29620
#define QDR_INDIRECTCOMMANDDATAINCREMENTr 29621
#define QDR_INDIRECTCOMMANDRDDATAr 29622
#define QDR_INDIRECTCOMMANDWRDATAr 29623
#define QDR_INTERRUPTMASKREGISTERr 29624
#define QDR_INTERRUPTREGISTERr 29625
#define QENTRY_LOWER_MEMDEBUG_0r 29626
#define QENTRY_LOWER_MEMDEBUG_1r 29627
#define QENTRY_LOWER_MEM_ECC_STATUS_0r 29628
#define QENTRY_LOWER_MEM_ECC_STATUS_1r 29629
#define QENTRY_LOWER_MEM_ECC_STATUS_2r 29630
#define QENTRY_LOWER_MEM_ECC_STATUS_3r 29631
#define QENTRY_LOWER_MEM_ECC_STATUS_4r 29632
#define QENTRY_LOWER_MEM_ECC_STATUS_5r 29633
#define QENTRY_LOWER_MEM_ECC_STATUS_6r 29634
#define QENTRY_LOWER_MEM_ECC_STATUS_7r 29635
#define QENTRY_UPPER_MEMDEBUG_0r 29636
#define QENTRY_UPPER_MEMDEBUG_1r 29637
#define QENTRY_UPPER_MEM_ECC_STATUS_0r 29638
#define QENTRY_UPPER_MEM_ECC_STATUS_1r 29639
#define QENTRY_UPPER_MEM_ECC_STATUS_2r 29640
#define QENTRY_UPPER_MEM_ECC_STATUS_3r 29641
#define QENTRY_UPPER_MEM_ECC_STATUS_4r 29642
#define QENTRY_UPPER_MEM_ECC_STATUS_5r 29643
#define QENTRY_UPPER_MEM_ECC_STATUS_6r 29644
#define QENTRY_UPPER_MEM_ECC_STATUS_7r 29645
#define QE_INTEROP_CONFIGr 29646
#define QE_TYPE_CHANNEL_MASK_A0_HIr 29647
#define QE_TYPE_CHANNEL_MASK_A0_LOr 29648
#define QE_TYPE_CHANNEL_MASK_A1_HIr 29649
#define QE_TYPE_CHANNEL_MASK_A1_LOr 29650
#define QE_TYPE_CHANNEL_MASK_A2_HIr 29651
#define QE_TYPE_CHANNEL_MASK_A2_LOr 29652
#define QE_TYPE_CHANNEL_MASK_A3_HIr 29653
#define QE_TYPE_CHANNEL_MASK_A3_LOr 29654
#define QE_TYPE_CHANNEL_MASK_B0_HIr 29655
#define QE_TYPE_CHANNEL_MASK_B0_LOr 29656
#define QE_TYPE_CHANNEL_MASK_B1_HIr 29657
#define QE_TYPE_CHANNEL_MASK_B1_LOr 29658
#define QE_TYPE_CHANNEL_MASK_B2_HIr 29659
#define QE_TYPE_CHANNEL_MASK_B2_LOr 29660
#define QE_TYPE_CHANNEL_MASK_B3_HIr 29661
#define QE_TYPE_CHANNEL_MASK_B3_LOr 29662
#define QGPORT_CONFIGr 29663
#define QGPORT_MAC_XGXS_CTRLr 29664
#define QGPORT_MAC_XGXS_STAT_GS0r 29665
#define QGPORT_MAC_XGXS_STAT_GS1r 29666
#define QGPORT_MAC_XGXS_STAT_GS2r 29667
#define QGPORT_MAC_XGXS_STAT_GS3r 29668
#define QMA_BP_SYNCr 29669
#define QMA_CONFIG0r 29670
#define QMA_CONFIG1r 29671
#define QMA_DEBUG1r 29672
#define QMA_DEBUG2r 29673
#define QMA_ECC_DEBUG0r 29674
#define QMA_ECC_ERROR0r 29675
#define QMA_ECC_ERROR0_MASKr 29676
#define QMA_ERROR0r 29677
#define QMA_ERROR1r 29678
#define QMA_ERROR2r 29679
#define QMA_ERROR0_MASKr 29680
#define QMA_ERROR1_MASKr 29681
#define QMA_ERROR2_MASKr 29682
#define QMA_HALT_CFGr 29683
#define QMA_IFENQR_DEBUGr 29684
#define QMA_LQ_WRED_PDROP0r 29685
#define QMA_LQ_WRED_PDROP1r 29686
#define QMA_QBUFFSPROFILE_ECC_STATUSr 29687
#define QMA_QS_SB_DEBUGr 29688
#define QMA_Q_MAX_BUFFS_ECC_STATUSr 29689
#define QMA_Q_MIN_BUFFS_ECC_STATUSr 29690
#define QMA_RAM_TM0r 29691
#define QMA_RAM_TM1r 29692
#define QMA_RANDGEN_ECC_STATUSr 29693
#define QMA_RAND_DEBUGr 29694
#define QMA_RBENQR_DEBUGr 29695
#define QMA_RBENQR_FIFO_ECC_STATUSr 29696
#define QMA_RB_SB_DEBUGr 29697
#define QMA_SW_RESETr 29698
#define QMA_TAG_DEBUGr 29699
#define QMA_VOQ_WRED_PDROP0r 29700
#define QMA_VOQ_WRED_PDROP1r 29701
#define QMA_VOQ_WRED_STATE_ECC_STATUSr 29702
#define QMA_WREDCURVE_ECC_STATUSr 29703
#define QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr 29704
#define QMA_WRED_CONFIGr 29705
#define QMB_ALLOCBUFFSCNT_ECC_STATUSr 29706
#define QMB_ARB_DEBUGr 29707
#define QMB_BUFFER_LIST_A_ECC_STATUSr 29708
#define QMB_BUFFER_LIST_B_ECC_STATUSr 29709
#define QMB_BUFFER_LIST_C_ECC_STATUSr 29710
#define QMB_BUFFER_LIST_D_ECC_STATUSr 29711
#define QMB_CONFIG0r 29712
#define QMB_CONFIG1r 29713
#define QMB_CONFIG2r 29714
#define QMB_CONFIG3r 29715
#define QMB_DEBUG0r 29716
#define QMB_DEBUG1r 29717
#define QMB_DEBUG2r 29718
#define QMB_DEBUG_CNT0r 29719
#define QMB_DEBUG_CNT1r 29720
#define QMB_DEBUG_CNT2r 29721
#define QMB_DEBUG_CNT3r 29722
#define QMB_DEBUG_CNT4r 29723
#define QMB_DEBUG_CNT5r 29724
#define QMB_DEBUG_CNT6r 29725
#define QMB_DEBUG_CNT7r 29726
#define QMB_DEQD_SB_DEBUGr 29727
#define QMB_ECC_DEBUG0r 29728
#define QMB_ECC_ERROR0r 29729
#define QMB_ECC_ERROR1r 29730
#define QMB_ECC_ERROR0_MASKr 29731
#define QMB_ECC_ERROR1_MASKr 29732
#define QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr 29733
#define QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr 29734
#define QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr 29735
#define QMB_EMPTY_QUEUE_GRANTr 29736
#define QMB_ENQD_DEBUGr 29737
#define QMB_ENQD_FIFO_ECC_STATUSr 29738
#define QMB_ENQD_SB_DEBUGr 29739
#define QMB_ENQR_DEBUGr 29740
#define QMB_ENQR_FIFO_ECC_STATUSr 29741
#define QMB_ENQ_REQ_DEBUG4r 29742
#define QMB_ERROR0r 29743
#define QMB_ERROR1r 29744
#define QMB_ERROR2r 29745
#define QMB_ERROR3r 29746
#define QMB_ERROR0_MASKr 29747
#define QMB_ERROR1_MASKr 29748
#define QMB_ERROR2_MASKr 29749
#define QMB_ERROR3_MASKr 29750
#define QMB_ETAGS_DEBUG0r 29751
#define QMB_ETAGS_DEBUG1r 29752
#define QMB_FLUSH_PENDING_ECC_STATUSr 29753
#define QMB_FL_DEBUG0r 29754
#define QMB_FL_DEBUG1r 29755
#define QMB_FL_DEBUG2r 29756
#define QMB_FL_DEBUG3r 29757
#define QMB_FL_DEBUG4r 29758
#define QMB_HALT_CFGr 29759
#define QMB_HEAD_LLA_ECC_STATUSr 29760
#define QMB_LLA_TRANS_ECC_STATUSr 29761
#define QMB_PFC_COS0_STATUS0r 29762
#define QMB_PFC_COS0_WATERMARKr 29763
#define QMB_PFC_COS1_STATUS0r 29764
#define QMB_PFC_COS1_WATERMARKr 29765
#define QMB_PFC_COS2_STATUS0r 29766
#define QMB_PFC_COS2_WATERMARKr 29767
#define QMB_PFC_COS3_STATUS0r 29768
#define QMB_PFC_COS3_WATERMARKr 29769
#define QMB_PFC_COS4_STATUS0r 29770
#define QMB_PFC_COS4_WATERMARKr 29771
#define QMB_PFC_COS5_STATUS0r 29772
#define QMB_PFC_COS5_WATERMARKr 29773
#define QMB_PFC_COS6_STATUS0r 29774
#define QMB_PFC_COS6_WATERMARKr 29775
#define QMB_PFC_COS7_STATUS0r 29776
#define QMB_PFC_COS7_WATERMARKr 29777
#define QMB_PFC_ERRORr 29778
#define QMB_PFC_ERROR_MASKr 29779
#define QMB_PFC_LINE_CNT_ECC_STATUSr 29780
#define QMB_PFC_LOSSLESS_STATUSr 29781
#define QMB_PFC_PG_RESERVE_DROP_0r 29782
#define QMB_PFC_PG_RESERVE_DROP_1r 29783
#define QMB_PFC_PG_TAIL_DROP_0r 29784
#define QMB_PFC_PG_TAIL_DROP_1r 29785
#define QMB_PFC_SP_PG_TAIL_DROPr 29786
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR0r 29787
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR1r 29788
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR2r 29789
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR3r 29790
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr 29791
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr 29792
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr 29793
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr 29794
#define QMB_PFC_SP_PG_XSTATE0r 29795
#define QMB_PFC_SP_PG_XSTATE1r 29796
#define QMB_PFC_SP_PG_XSTATE2r 29797
#define QMB_PFC_SP_PG_XSTATE3r 29798
#define QMB_PKT_HDR_ADJUST0r 29799
#define QMB_PKT_HDR_ADJUST1r 29800
#define QMB_PKT_HDR_ADJUST2r 29801
#define QMB_PKT_HDR_ADJUST3r 29802
#define QMB_PKT_HDR_ADJUST4r 29803
#define QMB_QUEUE_CONFIG_CTRLr 29804
#define QMB_QUEUE_CONFIG_DATAr 29805
#define QMB_RAM_TM0r 29806
#define QMB_RAM_TM1r 29807
#define QMB_SELECTED_Qr 29808
#define QMB_SLQ_BYTE_CNTr 29809
#define QMB_SLQ_COUNTER_ECC_STATUSr 29810
#define QMB_SLQ_PKT_CNTr 29811
#define QMB_SLQ_PTRr 29812
#define QMB_STATSCFG_ECC_STATUSr 29813
#define QMB_STATUS0r 29814
#define QMB_STATUS1r 29815
#define QMB_SW_RESETr 29816
#define QMB_TAIL_LLA_ECC_STATUSr 29817
#define QMB_TC_FP_ECC_STATUSr 29818
#define QMB_TRACE_IF_STATUSr 29819
#define QMB_TRACE_IF_STATUS_MASKr 29820
#define QMC_AGER_CONFIG0r 29821
#define QMC_AGER_CONFIG1r 29822
#define QMC_BUFFER_AGE_ECC_STATUSr 29823
#define QMC_CONFIG0r 29824
#define QMC_DC_CONFIG0r 29825
#define QMC_DC_CONFIG1r 29826
#define QMC_ECC_DEBUGr 29827
#define QMC_ECC_ERRORr 29828
#define QMC_ECC_ERROR_MASKr 29829
#define QMC_ERROR0r 29830
#define QMC_ERROR0_MASKr 29831
#define QMC_QAVG_CONFIG0r 29832
#define QMC_RAM_TM0r 29833
#define QMC_RATE_DELTA_MAX_ECC_STATUSr 29834
#define QMC_STATUS0r 29835
#define QMC_STATUS1r 29836
#define QMC_SW_RESETr 29837
#define QMC_VOQ_ARRIVALS_ECC_STATUSr 29838
#define QMC_VOQ_CONFIG_ECC_STATUSr 29839
#define QM_AGED_DROP_COUNTr 29840
#define QM_AGER_CONFIGr 29841
#define QM_AGER_DEBUGr 29842
#define QM_AGER_STATUSr 29843
#define QM_AG_ACCEPT_COUNTr 29844
#define QM_BUFFER_CONFIG0r 29845
#define QM_BUFFER_CONFIG1r 29846
#define QM_BUFFER_CONFIG2r 29847
#define QM_BUFFER_CONFIG3r 29848
#define QM_BUFFER_CONFIG4r 29849
#define QM_BUFFER_CONFIG5r 29850
#define QM_BUFFER_CONFIG6r 29851
#define QM_BUFFER_CONFIG7r 29852
#define QM_BUFFER_CONFIG8r 29853
#define QM_BUFFER_STATUS0r 29854
#define QM_BUFFER_STATUS1r 29855
#define QM_BUFFER_STATUS2r 29856
#define QM_BUFFER_STATUS3r 29857
#define QM_BUFFER_STATUS4r 29858
#define QM_CONFIGr 29859
#define QM_CS_CONFIG0r 29860
#define QM_CS_CONFIG1r 29861
#define QM_CS_QSTATSLKUP0r 29862
#define QM_CS_QSTATSLKUP1r 29863
#define QM_DEBUGr 29864
#define QM_DEBUG_ENQ_TAGr 29865
#define QM_DEBUG_HPRE_ENQr 29866
#define QM_DEBUG_HPRE_ENQDONEr 29867
#define QM_DEBUG_HPTE_DEQr 29868
#define QM_DEBUG_IPRE0_EG_ENQ_RESPr 29869
#define QM_DEBUG_IPRE0_IG_ENQ_RESPr 29870
#define QM_DEBUG_IPRE1_EG_ENQ_RESPr 29871
#define QM_DEBUG_IPRE1_IG_ENQ_RESPr 29872
#define QM_DEBUG_IPRE_EG_ENQr 29873
#define QM_DEBUG_IPRE_EG_ENQDONEr 29874
#define QM_DEBUG_IPRE_IG_ENQr 29875
#define QM_DEBUG_IPRE_IG_ENQDONEr 29876
#define QM_DEBUG_IPTE_EG_DEQr 29877
#define QM_DEBUG_IPTE_EG_DEQDONEr 29878
#define QM_DEBUG_IPTE_IG_DEQr 29879
#define QM_DEBUG_IPTE_IG_DEQDONEr 29880
#define QM_DEBUG_LB_DROPr 29881
#define QM_DQUEUE_CONFIG0r 29882
#define QM_DQUEUE_CONFIG1r 29883
#define QM_DQUEUE_CONFIG2r 29884
#define QM_DQUEUE_CONFIG3r 29885
#define QM_ECC_DEBUG0r 29886
#define QM_ECC_DEBUG1r 29887
#define QM_ECC_DEBUG2r 29888
#define QM_ECC_DEBUG3r 29889
#define QM_ECC_DEBUG4r 29890
#define QM_ECC_ERROR0r 29891
#define QM_ECC_ERROR1r 29892
#define QM_ECC_ERROR2r 29893
#define QM_ECC_ERROR3r 29894
#define QM_ECC_ERROR0_MASKr 29895
#define QM_ECC_ERROR1_MASKr 29896
#define QM_ECC_ERROR2_MASKr 29897
#define QM_ECC_ERROR3_MASKr 29898
#define QM_ECC_STATUS0r 29899
#define QM_ECC_STATUS1r 29900
#define QM_ECC_STATUS2r 29901
#define QM_ECC_STATUS3r 29902
#define QM_ECC_STATUS4r 29903
#define QM_ECC_STATUS5r 29904
#define QM_ECC_STATUS6r 29905
#define QM_ECC_STATUS7r 29906
#define QM_ECC_STATUS8r 29907
#define QM_ECC_STATUS9r 29908
#define QM_ECC_STATUS10r 29909
#define QM_ECC_STATUS11r 29910
#define QM_ECC_STATUS12r 29911
#define QM_ECC_STATUS13r 29912
#define QM_ECC_STATUS14r 29913
#define QM_ECC_STATUS15r 29914
#define QM_ECC_STATUS16r 29915
#define QM_ECC_STATUS17r 29916
#define QM_ECC_STATUS18r 29917
#define QM_ECC_STATUS19r 29918
#define QM_EGRESS_SQ_ACCEPT_COUNTr 29919
#define QM_EGRESS_SQ_DROP_COUNTr 29920
#define QM_ERRORr 29921
#define QM_ERROR_MASKr 29922
#define QM_FC_CONFIG0r 29923
#define QM_FC_CONFIG1r 29924
#define QM_FC_CONFIG2r 29925
#define QM_FC_DEBUG0r 29926
#define QM_FC_DEBUG1r 29927
#define QM_FC_DEBUG2r 29928
#define QM_FC_DEBUG3r 29929
#define QM_FC_DEBUG4r 29930
#define QM_FC_DEBUG5r 29931
#define QM_FC_STATUS0r 29932
#define QM_FC_STATUS1r 29933
#define QM_FC_STATUS2r 29934
#define QM_FC_STATUS3r 29935
#define QM_FC_STATUS4r 29936
#define QM_FP_CONFIG0r 29937
#define QM_FP_CONFIG1r 29938
#define QM_FP_FIFO_PTR0r 29939
#define QM_FP_FIFO_PTR1r 29940
#define QM_FP_FIFO_PTR2r 29941
#define QM_FP_FIFO_PTR3r 29942
#define QM_FP_FIFO_PTR4r 29943
#define QM_FP_STATUS0r 29944
#define QM_FP_STATUS1r 29945
#define QM_FP_STATUS2r 29946
#define QM_FP_STATUS3r 29947
#define QM_FP_STATUS4r 29948
#define QM_FP_STATUS5r 29949
#define QM_HCFC_CONFIG0r 29950
#define QM_HCFC_CONFIG1r 29951
#define QM_HPTE_PAUSE_CONFIG0r 29952
#define QM_HPTE_PAUSE_CONFIG1r 29953
#define QM_HPTE_PAUSE_DEBUG0r 29954
#define QM_HPTE_PAUSE_DEBUG1r 29955
#define QM_HPTE_PAUSE_DEBUG2r 29956
#define QM_HPTE_PAUSE_DEBUG3r 29957
#define QM_HPTE_PAUSE_DEBUG4r 29958
#define QM_HPTE_PAUSE_DEBUG5r 29959
#define QM_HPTE_PAUSE_STATUS0r 29960
#define QM_HPTE_PAUSE_STATUS1r 29961
#define QM_HPTE_PAUSE_STATUS2r 29962
#define QM_HPTE_PAUSE_STATUS3r 29963
#define QM_HPTE_PAUSE_STATUS4r 29964
#define QM_INGRESS_SQ_ACCEPT_COUNTr 29965
#define QM_INGRESS_SQ_DROP_COUNTr 29966
#define QM_IPRE_EG_PAUSE_DEBUGr 29967
#define QM_IPRE_IG_PAUSE_DEBUGr 29968
#define QM_LLFC_CONFIGr 29969
#define QM_LLFC_COS_TO_PG_MAP0r 29970
#define QM_LLFC_COS_TO_PG_MAP1r 29971
#define QM_LLFC_COS_TO_PG_MAP2r 29972
#define QM_LLFC_COS_TO_PG_MAP3r 29973
#define QM_MEM_INITr 29974
#define QM_MEM_INIT_STATUSr 29975
#define QM_MEM_TEST0r 29976
#define QM_MEM_TEST1r 29977
#define QM_MEM_TEST2r 29978
#define QM_MEM_TEST3r 29979
#define QM_MEM_TEST4r 29980
#define QM_MEM_TEST5r 29981
#define QM_MEM_TEST6r 29982
#define QM_MEM_TEST7r 29983
#define QM_MEM_TEST8r 29984
#define QM_MEM_TEST9r 29985
#define QM_MEM_TEST10r 29986
#define QM_MEM_TEST11r 29987
#define QM_MEM_TEST12r 29988
#define QM_PARITY_DEBUGr 29989
#define QM_PARITY_ERRORr 29990
#define QM_PARITY_ERROR_MASKr 29991
#define QM_PARITY_STATUSr 29992
#define QM_PD_ASSISTr 29993
#define QM_PED_EGRESS_ACCEPT_COUNTr 29994
#define QM_PED_EGRESS_DROP_COUNTr 29995
#define QM_PED_INGRESS_ACCEPT_COUNTr 29996
#define QM_PED_INGRESS_DROP_COUNTr 29997
#define QM_PFC_CONFIG0r 29998
#define QM_PFC_CONFIG1r 29999
#define QM_PFC_CONFIG2r 30000
#define QM_PFC_DEBUGr 30001
#define QM_PFC_ENQ_SRC_PORT_LKUP_CFGr 30002
#define QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr 30003
#define QM_PFC_MAX_THRESHOLD_COS0r 30004
#define QM_PFC_MAX_THRESHOLD_COS1r 30005
#define QM_PFC_MAX_THRESHOLD_COS2r 30006
#define QM_PFC_MAX_THRESHOLD_COS3r 30007
#define QM_PFC_MAX_THRESHOLD_COS4r 30008
#define QM_PFC_MAX_THRESHOLD_COS5r 30009
#define QM_PFC_MAX_THRESHOLD_COS6r 30010
#define QM_PFC_MAX_THRESHOLD_COS7r 30011
#define QM_PFC_PG_BUF_XON_THRESHOLD_0r 30012
#define QM_PFC_PG_BUF_XON_THRESHOLD_1r 30013
#define QM_PFC_PG_BUF_XON_THRESHOLD_2r 30014
#define QM_PFC_PG_BUF_XON_THRESHOLD_3r 30015
#define QM_PFC_PG_BUF_XON_THRESHOLD_4r 30016
#define QM_PFC_PG_BUF_XON_THRESHOLD_5r 30017
#define QM_PFC_PG_BUF_XON_THRESHOLD_6r 30018
#define QM_PFC_PG_BUF_XON_THRESHOLD_7r 30019
#define QM_PFC_RSVD_THRESHOLD_0r 30020
#define QM_PFC_RSVD_THRESHOLD_1r 30021
#define QM_PFC_RSVD_THRESHOLD_2r 30022
#define QM_PFC_RSVD_THRESHOLD_3r 30023
#define QM_PFC_RSVD_THRESHOLD_4r 30024
#define QM_PFC_RSVD_THRESHOLD_5r 30025
#define QM_PFC_RSVD_THRESHOLD_6r 30026
#define QM_PFC_RSVD_THRESHOLD_7r 30027
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r 30028
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r 30029
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r 30030
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r 30031
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r 30032
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r 30033
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r 30034
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r 30035
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r 30036
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r 30037
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r 30038
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r 30039
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r 30040
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r 30041
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r 30042
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r 30043
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r 30044
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r 30045
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r 30046
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r 30047
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r 30048
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r 30049
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r 30050
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r 30051
#define QM_PFC_THRESHOLD_COS0r 30052
#define QM_PFC_THRESHOLD_COS1r 30053
#define QM_PFC_THRESHOLD_COS2r 30054
#define QM_PFC_THRESHOLD_COS3r 30055
#define QM_PFC_THRESHOLD_COS4r 30056
#define QM_PFC_THRESHOLD_COS5r 30057
#define QM_PFC_THRESHOLD_COS6r 30058
#define QM_PFC_THRESHOLD_COS7r 30059
#define QM_QSB_RAND_SB_DEBUGr 30060
#define QM_QSB_RATE_SB_DEBUGr 30061
#define QM_QUEUE_STATUS0r 30062
#define QM_QUEUE_STATUS1r 30063
#define QM_RC_ACCEPT_COUNTr 30064
#define QM_REPL_STATUSr 30065
#define QM_RESERVED_DROP_COUNTr 30066
#define QM_RP_ACCEPT_COUNTr 30067
#define QM_RT_ACCEPT_COUNTr 30068
#define QM_TAIL_DROP_CONFIGr 30069
#define QM_TM_DROP_COUNT0r 30070
#define QM_TM_DROP_COUNT1r 30071
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT0r 30072
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT1r 30073
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT2r 30074
#define QM_TRACE_IF_HPRE_ENQDONE_CAPT3r 30075
#define QM_TRACE_IF_HPRE_ENQDONE_CONTROLr 30076
#define QM_TRACE_IF_HPRE_ENQDONE_COUNTERr 30077
#define QM_TRACE_IF_HPRE_ENQDONE_MASK0r 30078
#define QM_TRACE_IF_HPRE_ENQDONE_MASK1r 30079
#define QM_TRACE_IF_HPRE_ENQDONE_MASK2r 30080
#define QM_TRACE_IF_HPRE_ENQDONE_MASK3r 30081
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE0r 30082
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE1r 30083
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE2r 30084
#define QM_TRACE_IF_HPRE_ENQDONE_VALUE3r 30085
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT0r 30086
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT1r 30087
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT2r 30088
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT3r 30089
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT4r 30090
#define QM_TRACE_IF_HPRE_ENQUEUE_CAPT5r 30091
#define QM_TRACE_IF_HPRE_ENQUEUE_CONTROLr 30092
#define QM_TRACE_IF_HPRE_ENQUEUE_COUNTERr 30093
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK0r 30094
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK1r 30095
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK2r 30096
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK3r 30097
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK4r 30098
#define QM_TRACE_IF_HPRE_ENQUEUE_MASK5r 30099
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE0r 30100
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE1r 30101
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE2r 30102
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE3r 30103
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE4r 30104
#define QM_TRACE_IF_HPRE_ENQUEUE_VALUE5r 30105
#define QM_TRACE_IF_HPTE_DEQUEUE_CAPT0r 30106
#define QM_TRACE_IF_HPTE_DEQUEUE_CAPT1r 30107
#define QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r 30108
#define QM_TRACE_IF_HPTE_DEQUEUE_CONTROLr 30109
#define QM_TRACE_IF_HPTE_DEQUEUE_COUNTERr 30110
#define QM_TRACE_IF_HPTE_DEQUEUE_MASK0r 30111
#define QM_TRACE_IF_HPTE_DEQUEUE_MASK1r 30112
#define QM_TRACE_IF_HPTE_DEQUEUE_MASK2r 30113
#define QM_TRACE_IF_HPTE_DEQUEUE_VALUE0r 30114
#define QM_TRACE_IF_HPTE_DEQUEUE_VALUE1r 30115
#define QM_TRACE_IF_HPTE_DEQUEUE_VALUE2r 30116
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CAPT0r 30117
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CONTROLr 30118
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_COUNTERr 30119
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r 30120
#define QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_VALUE0r 30121
#define QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r 30122
#define QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r 30123
#define QM_TRACE_IF_IPRE_EG_ENQDONE_CONTROLr 30124
#define QM_TRACE_IF_IPRE_EG_ENQDONE_COUNTERr 30125
#define QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r 30126
#define QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r 30127
#define QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE0r 30128
#define QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE1r 30129
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r 30130
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r 30131
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r 30132
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT3r 30133
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_CONTROLr 30134
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_COUNTERr 30135
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r 30136
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r 30137
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r 30138
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK3r 30139
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE0r 30140
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE1r 30141
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE2r 30142
#define QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE3r 30143
#define QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT0r 30144
#define QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT1r 30145
#define QM_TRACE_IF_IPRE_IG_ENQDONE_CONTROLr 30146
#define QM_TRACE_IF_IPRE_IG_ENQDONE_COUNTERr 30147
#define QM_TRACE_IF_IPRE_IG_ENQDONE_MASK0r 30148
#define QM_TRACE_IF_IPRE_IG_ENQDONE_MASK1r 30149
#define QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE0r 30150
#define QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE1r 30151
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT0r 30152
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT1r 30153
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT2r 30154
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT3r 30155
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_CONTROLr 30156
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_COUNTERr 30157
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK0r 30158
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK1r 30159
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK2r 30160
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK3r 30161
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE0r 30162
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE1r 30163
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE2r 30164
#define QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE3r 30165
#define QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r 30166
#define QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r 30167
#define QM_TRACE_IF_IPTE_EG_DEQDONE_CONTROLr 30168
#define QM_TRACE_IF_IPTE_EG_DEQDONE_COUNTERr 30169
#define QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r 30170
#define QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r 30171
#define QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE0r 30172
#define QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE1r 30173
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r 30174
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r 30175
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_CONTROLr 30176
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_COUNTERr 30177
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r 30178
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r 30179
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE0r 30180
#define QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE1r 30181
#define QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT0r 30182
#define QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT1r 30183
#define QM_TRACE_IF_IPTE_IG_DEQDONE_CONTROLr 30184
#define QM_TRACE_IF_IPTE_IG_DEQDONE_COUNTERr 30185
#define QM_TRACE_IF_IPTE_IG_DEQDONE_MASK0r 30186
#define QM_TRACE_IF_IPTE_IG_DEQDONE_MASK1r 30187
#define QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE0r 30188
#define QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE1r 30189
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT0r 30190
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT1r 30191
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_CONTROLr 30192
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_COUNTERr 30193
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK0r 30194
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK1r 30195
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE0r 30196
#define QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE1r 30197
#define QM_TRACE_IF_STATUSr 30198
#define QM_TRACE_IF_STATUS_MASKr 30199
#define QM_TX_DEQREQ_SB_DEBUGr 30200
#define QNUMCNTSELr 30201
#define QPORT_CNTMAXSIZEr 30202
#define QPORT_CONFIGr 30203
#define QPORT_RSV_MASKr 30204
#define QPORT_SGNDET_EARLYCRSr 30205
#define QPORT_STAT_UPDATE_MASKr 30206
#define QPORT_TPIDr 30207
#define QPP_BP_MONITOR_DEBUGr 30208
#define QSA_AGEEVENT_ECC_STATUSr 30209
#define QSA_AGEFLAGS_ECC_STATUSr 30210
#define QSA_AGEH_ECC_STATUSr 30211
#define QSA_AGEL_ECC_STATUSr 30212
#define QSA_AGETHRESH_ECC_STATUSr 30213
#define QSA_BSE_ECC_STATUSr 30214
#define QSA_BSN_ECC_STATUSr 30215
#define QSA_CALENDAR_AGER_ECC_DEBUGr 30216
#define QSA_CALENDAR_AGER_ECC_ERRORr 30217
#define QSA_CALENDAR_AGER_ECC_ERROR_MASKr 30218
#define QSA_CALENDAR_ECC_STATUSr 30219
#define QSA_E2NT_ECC_STATUSr 30220
#define QSA_ENQDEQD_SB_DEBUGr 30221
#define QSA_ERRORr 30222
#define QSA_ERROR_MASKr 30223
#define QSA_HALT_CFGr 30224
#define QSA_INITr 30225
#define QSA_MEM_DEBUG_AGEFLAGSr 30226
#define QSA_MEM_DEBUG_AGEHr 30227
#define QSA_MEM_DEBUG_AGELr 30228
#define QSA_MEM_DEBUG_ASSORTED0r 30229
#define QSA_MEM_DEBUG_ASSORTED1r 30230
#define QSA_MEM_DEBUG_ASSORTED2r 30231
#define QSA_Q2SC0_ECC_STATUSr 30232
#define QSA_Q2SC1_ECC_STATUSr 30233
#define QSA_QPARAMS_ECC_STATUSr 30234
#define QSA_QPP_ECC_DEBUGr 30235
#define QSA_QPP_ECC_ERRORr 30236
#define QSA_QPP_ECC_ERROR_MASKr 30237
#define QSA_QSTATE_ECC_STATUSr 30238
#define QSA_QTHRESH_ECC_STATUSr 30239
#define QSA_S2N_ECC_STATUSr 30240
#define QSA_SOFT_RESETr 30241
#define QSA_TRACE_IF_STATUSr 30242
#define QSA_TRACE_IF_STATUS_MASKr 30243
#define QSA_TREX2_DEBUG_ENABLEr 30244
#define QSA_TSTB_ECC_STATUSr 30245
#define QSB_BAA0_ECC_STATUSr 30246
#define QSB_BAA1_ECC_STATUSr 30247
#define QSB_BAA2_ECC_STATUSr 30248
#define QSB_BAA3_ECC_STATUSr 30249
#define QSB_BAA4_ECC_STATUSr 30250
#define QSB_BAA5_ECC_STATUSr 30251
#define QSB_BAA6_ECC_STATUSr 30252
#define QSB_BAA_ECC_DEBUGr 30253
#define QSB_BAA_ECC_ERRORr 30254
#define QSB_BAA_ECC_ERROR_MASKr 30255
#define QSB_ENABLEr 30256
#define QSB_GEN_ERROR_FLAGSr 30257
#define QSB_GEN_ERROR_FLAGS_MASKr 30258
#define QSB_GGP_ECC_STATUSr 30259
#define QSB_HALT_CFGr 30260
#define QSB_INITr 30261
#define QSB_MEM_DEBUG_ASSORTED0r 30262
#define QSB_MEM_DEBUG_ASSORTED1r 30263
#define QSB_MEM_DEBUG_BAA0r 30264
#define QSB_MEM_DEBUG_BAA1r 30265
#define QSB_MEM_DEBUG_BAA2r 30266
#define QSB_MEM_DEBUG_SHAPER0r 30267
#define QSB_MEM_DEBUG_SHAPER1r 30268
#define QSB_PLUT_ECC_STATUSr 30269
#define QSB_PUP0_ECC_STATUSr 30270
#define QSB_PUP1_ECC_STATUSr 30271
#define QSB_PUP_ERROR_FLAGSr 30272
#define QSB_PUP_ERROR_FLAGS_MASKr 30273
#define QSB_SHAPER0_ECC_STATUSr 30274
#define QSB_SHAPER1_ECC_STATUSr 30275
#define QSB_SHAPER2_ECC_STATUSr 30276
#define QSB_SHAPER3_ECC_STATUSr 30277
#define QSB_SHAPER4_ECC_STATUSr 30278
#define QSB_SHAPER_ECC_DEBUGr 30279
#define QSB_SHAPER_ECC_ERRORr 30280
#define QSB_SHAPER_ECC_ERROR_MASKr 30281
#define QSB_SOFT_RESETr 30282
#define QSB_SPP_ECC_STATUSr 30283
#define QSB_SPP_GGP_PUP_ECC_ERRORr 30284
#define QSB_SPP_GGP_PUP_ECC_ERROR_MASKr 30285
#define QSB_SPP_PUP_GGP_ECC_DEBUGr 30286
#define QSB_TRACE_IF_STATUSr 30287
#define QSB_TRACE_IF_STATUS_MASKr 30288
#define QSB_TREX2_DEBUG_ENABLEr 30289
#define QSPI_BSPI_REGISTERS_B0_CTRLr 30290
#define QSPI_BSPI_REGISTERS_B0_STATUSr 30291
#define QSPI_BSPI_REGISTERS_B1_CTRLr 30292
#define QSPI_BSPI_REGISTERS_B1_STATUSr 30293
#define QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr 30294
#define QSPI_BSPI_REGISTERS_BITS_PER_PHASEr 30295
#define QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr 30296
#define QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr 30297
#define QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr 30298
#define QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr 30299
#define QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr 30300
#define QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr 30301
#define QSPI_BSPI_REGISTERS_BUSY_STATUSr 30302
#define QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr 30303
#define QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr 30304
#define QSPI_BSPI_REGISTERS_INTR_STATUSr 30305
#define QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr 30306
#define QSPI_BSPI_REGISTERS_REVISION_IDr 30307
#define QSPI_BSPI_REGISTERS_SCRATCHr 30308
#define QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr 30309
#define QSPI_IDM_IDM_ERROR_LOG_ADDR_LSBr 30310
#define QSPI_IDM_IDM_ERROR_LOG_COMPLETEr 30311
#define QSPI_IDM_IDM_ERROR_LOG_CONTROLr 30312
#define QSPI_IDM_IDM_ERROR_LOG_FLAGSr 30313
#define QSPI_IDM_IDM_ERROR_LOG_IDr 30314
#define QSPI_IDM_IDM_ERROR_LOG_STATUSr 30315
#define QSPI_IDM_IDM_INTERRUPT_STATUSr 30316
#define QSPI_IDM_IDM_IO_CONTROL_DIRECTr 30317
#define QSPI_IDM_IDM_IO_STATUSr 30318
#define QSPI_IDM_IDM_RESET_CONTROLr 30319
#define QSPI_IDM_IDM_RESET_READ_IDr 30320
#define QSPI_IDM_IDM_RESET_STATUSr 30321
#define QSPI_IDM_IDM_RESET_WRITE_IDr 30322
#define QSPI_MSPI_CDRAM00r 30323
#define QSPI_MSPI_CDRAM01r 30324
#define QSPI_MSPI_CDRAM02r 30325
#define QSPI_MSPI_CDRAM03r 30326
#define QSPI_MSPI_CDRAM04r 30327
#define QSPI_MSPI_CDRAM05r 30328
#define QSPI_MSPI_CDRAM06r 30329
#define QSPI_MSPI_CDRAM07r 30330
#define QSPI_MSPI_CDRAM08r 30331
#define QSPI_MSPI_CDRAM09r 30332
#define QSPI_MSPI_CDRAM10r 30333
#define QSPI_MSPI_CDRAM11r 30334
#define QSPI_MSPI_CDRAM12r 30335
#define QSPI_MSPI_CDRAM13r 30336
#define QSPI_MSPI_CDRAM14r 30337
#define QSPI_MSPI_CDRAM15r 30338
#define QSPI_MSPI_CPTQPr 30339
#define QSPI_MSPI_DISABLE_FLUSH_GENr 30340
#define QSPI_MSPI_ENDQPr 30341
#define QSPI_MSPI_INTERRUPT_MSPI_DONEr 30342
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr 30343
#define QSPI_MSPI_MSPI_STATUSr 30344
#define QSPI_MSPI_NEWQPr 30345
#define QSPI_MSPI_RXRAM00r 30346
#define QSPI_MSPI_RXRAM01r 30347
#define QSPI_MSPI_RXRAM02r 30348
#define QSPI_MSPI_RXRAM03r 30349
#define QSPI_MSPI_RXRAM04r 30350
#define QSPI_MSPI_RXRAM05r 30351
#define QSPI_MSPI_RXRAM06r 30352
#define QSPI_MSPI_RXRAM07r 30353
#define QSPI_MSPI_RXRAM08r 30354
#define QSPI_MSPI_RXRAM09r 30355
#define QSPI_MSPI_RXRAM10r 30356
#define QSPI_MSPI_RXRAM11r 30357
#define QSPI_MSPI_RXRAM12r 30358
#define QSPI_MSPI_RXRAM13r 30359
#define QSPI_MSPI_RXRAM14r 30360
#define QSPI_MSPI_RXRAM15r 30361
#define QSPI_MSPI_RXRAM16r 30362
#define QSPI_MSPI_RXRAM17r 30363
#define QSPI_MSPI_RXRAM18r 30364
#define QSPI_MSPI_RXRAM19r 30365
#define QSPI_MSPI_RXRAM20r 30366
#define QSPI_MSPI_RXRAM21r 30367
#define QSPI_MSPI_RXRAM22r 30368
#define QSPI_MSPI_RXRAM23r 30369
#define QSPI_MSPI_RXRAM24r 30370
#define QSPI_MSPI_RXRAM25r 30371
#define QSPI_MSPI_RXRAM26r 30372
#define QSPI_MSPI_RXRAM27r 30373
#define QSPI_MSPI_RXRAM28r 30374
#define QSPI_MSPI_RXRAM29r 30375
#define QSPI_MSPI_RXRAM30r 30376
#define QSPI_MSPI_RXRAM31r 30377
#define QSPI_MSPI_SPCR2r 30378
#define QSPI_MSPI_SPCR0_LSBr 30379
#define QSPI_MSPI_SPCR0_MSBr 30380
#define QSPI_MSPI_SPCR1_LSBr 30381
#define QSPI_MSPI_SPCR1_MSBr 30382
#define QSPI_MSPI_TXRAM00r 30383
#define QSPI_MSPI_TXRAM01r 30384
#define QSPI_MSPI_TXRAM02r 30385
#define QSPI_MSPI_TXRAM03r 30386
#define QSPI_MSPI_TXRAM04r 30387
#define QSPI_MSPI_TXRAM05r 30388
#define QSPI_MSPI_TXRAM06r 30389
#define QSPI_MSPI_TXRAM07r 30390
#define QSPI_MSPI_TXRAM08r 30391
#define QSPI_MSPI_TXRAM09r 30392
#define QSPI_MSPI_TXRAM10r 30393
#define QSPI_MSPI_TXRAM11r 30394
#define QSPI_MSPI_TXRAM12r 30395
#define QSPI_MSPI_TXRAM13r 30396
#define QSPI_MSPI_TXRAM14r 30397
#define QSPI_MSPI_TXRAM15r 30398
#define QSPI_MSPI_TXRAM16r 30399
#define QSPI_MSPI_TXRAM17r 30400
#define QSPI_MSPI_TXRAM18r 30401
#define QSPI_MSPI_TXRAM19r 30402
#define QSPI_MSPI_TXRAM20r 30403
#define QSPI_MSPI_TXRAM21r 30404
#define QSPI_MSPI_TXRAM22r 30405
#define QSPI_MSPI_TXRAM23r 30406
#define QSPI_MSPI_TXRAM24r 30407
#define QSPI_MSPI_TXRAM25r 30408
#define QSPI_MSPI_TXRAM26r 30409
#define QSPI_MSPI_TXRAM27r 30410
#define QSPI_MSPI_TXRAM28r 30411
#define QSPI_MSPI_TXRAM29r 30412
#define QSPI_MSPI_TXRAM30r 30413
#define QSPI_MSPI_TXRAM31r 30414
#define QSPI_MSPI_WRITE_LOCKr 30415
#define QSPI_RAF_CTRLr 30416
#define QSPI_RAF_CURR_ADDRr 30417
#define QSPI_RAF_FULLNESSr 30418
#define QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr 30419
#define QSPI_RAF_INTERRUPT_LR_IMPATIENTr 30420
#define QSPI_RAF_INTERRUPT_LR_OVERREADr 30421
#define QSPI_RAF_INTERRUPT_LR_SESSION_DONEr 30422
#define QSPI_RAF_INTERRUPT_LR_TRUNCATEDr 30423
#define QSPI_RAF_NUM_WORDSr 30424
#define QSPI_RAF_READ_DATAr 30425
#define QSPI_RAF_START_ADDRr 30426
#define QSPI_RAF_STATUSr 30427
#define QSPI_RAF_WATERMARKr 30428
#define QSPI_RAF_WORD_CNTr 30429
#define QSTRUCT_FAP0_WATERMARKr 30430
#define QSTRUCT_FAP1_WATERMARKr 30431
#define QSTRUCT_FAP2_WATERMARKr 30432
#define QSTRUCT_FAP3_WATERMARKr 30433
#define QSTRUCT_FAPCONFIG_0r 30434
#define QSTRUCT_FAPCONFIG_1r 30435
#define QSTRUCT_FAPCONFIG_2r 30436
#define QSTRUCT_FAPCONFIG_3r 30437
#define QSTRUCT_FAPFULLRESETPOINT_0r 30438
#define QSTRUCT_FAPFULLRESETPOINT_1r 30439
#define QSTRUCT_FAPFULLRESETPOINT_2r 30440
#define QSTRUCT_FAPFULLRESETPOINT_3r 30441
#define QSTRUCT_FAPFULLSETPOINT_0r 30442
#define QSTRUCT_FAPFULLSETPOINT_1r 30443
#define QSTRUCT_FAPFULLSETPOINT_2r 30444
#define QSTRUCT_FAPFULLSETPOINT_3r 30445
#define QSTRUCT_FAPINIT_0r 30446
#define QSTRUCT_FAPINIT_1r 30447
#define QSTRUCT_FAPINIT_2r 30448
#define QSTRUCT_FAPINIT_3r 30449
#define QSTRUCT_FAPOTPCONFIG_0r 30450
#define QSTRUCT_FAPOTPCONFIG_1r 30451
#define QSTRUCT_FAPOTPCONFIG_2r 30452
#define QSTRUCT_FAPOTPCONFIG_3r 30453
#define QSTRUCT_FAPREADPOINTER_0r 30454
#define QSTRUCT_FAPREADPOINTER_1r 30455
#define QSTRUCT_FAPREADPOINTER_2r 30456
#define QSTRUCT_FAPREADPOINTER_3r 30457
#define QSTRUCT_FAPSTACKSTATUS_0r 30458
#define QSTRUCT_FAPSTACKSTATUS_1r 30459
#define QSTRUCT_FAPSTACKSTATUS_2r 30460
#define QSTRUCT_FAPSTACKSTATUS_3r 30461
#define QSTRUCT_FAP_BITMAP_ECC_DEBUGr 30462
#define QSTRUCT_FAP_MEMDEBUGr 30463
#define QSTRUCT_FAP_MEM_ECC_STATUS_0r 30464
#define QSTRUCT_FAP_MEM_ECC_STATUS_1r 30465
#define QSTRUCT_FAP_MEM_ECC_STATUS_2r 30466
#define QSTRUCT_FAP_MEM_ECC_STATUS_3r 30467
#define QSTRUCT_FAP_MEM_ERRORr 30468
#define QSTRUCT_FAP_MEM_ERROR_MASKr 30469
#define QSTRUCT_FAP_STACK_ECC_DEBUGr 30470
#define QSTRUCT_INTERRUPTr 30471
#define QSTRUCT_INTERRUPT_MASKr 30472
#define QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr 30473
#define QSTRUCT_QBLOCK_NEXT_ERRORr 30474
#define QSTRUCT_QBLOCK_NEXT_ERROR_MASKr 30475
#define QSTRUCT_QENTRY_LOWER_ECC_DEBUGr 30476
#define QSTRUCT_QENTRY_LOWER_ERRORr 30477
#define QSTRUCT_QENTRY_LOWER_ERROR_MASKr 30478
#define QSTRUCT_QENTRY_UPPER_ECC_DEBUGr 30479
#define QSTRUCT_QENTRY_UPPER_ERRORr 30480
#define QSTRUCT_QENTRY_UPPER_ERROR_MASKr 30481
#define QS_CALENDAR_TYPE_DECODEr 30482
#define QS_CONFIG0r 30483
#define QS_CONFIG1r 30484
#define QS_RATE_SB_DEBUGr 30485
#define QS_TS_HI_PRI_MSKr 30486
#define QS_TX_GRANT_SB_DEBUGr 30487
#define QTYPEFILTERr 30488
#define QUAD0_SERDES_CTRLr 30489
#define QUAD0_SERDES_STATUS0r 30490
#define QUAD0_SERDES_STATUS1r 30491
#define QUAD1_SERDES_CTRLr 30492
#define QUAD1_SERDES_STATUS0r 30493
#define QUAD1_SERDES_STATUS1r 30494
#define QUERYCNTENABLEr 30495
#define QUERYKEYr 30496
#define QUERYPAYLOADr 30497
#define QUEUEDELETEDPACKETCOUNTERr 30498
#define QUEUEDEQUEUEPACKETCOUNTERr 30499
#define QUEUEDISABLED_0r 30500
#define QUEUEDISABLED_1r 30501
#define QUEUEDISABLED_2r 30502
#define QUEUEDISABLED_3r 30503
#define QUEUEDISABLED_4r 30504
#define QUEUEENQUEUEPACKETCOUNTERr 30505
#define QUEUEMAXIMUMOCCUPANCYQUEUESIZE0r 30506
#define QUEUENUMFILTERr 30507
#define QUEUETOTALDISCARDEDPACKETCOUNTERr 30508
#define QUEUE_SRC_DEBUGr 30509
#define Q_DEPTH_THRESH0r 30510
#define Q_DEPTH_THRESH1r 30511
#define Q_DEPTH_THRESH2r 30512
#define Q_DEPTH_THRESH3r 30513
#define Q_DEPTH_THRESH4r 30514
#define Q_DEPTH_THRESH5r 30515
#define Q_DEPTH_THRESH6r 30516
#define Q_DEPTH_THRESH7r 30517
#define Q_DEPTH_THRESH8r 30518
#define Q_DEPTH_THRESH9r 30519
#define Q_DEPTH_THRESH10r 30520
#define Q_DEPTH_THRESH11r 30521
#define Q_DEPTH_THRESH12r 30522
#define Q_DEPTH_THRESH13r 30523
#define Q_DEPTH_THRESH14r 30524
#define Q_DEPTH_THRESH15r 30525
#define R64r 30526
#define R127r 30527
#define R255r 30528
#define R511r 30529
#define R1023r 30530
#define R1518r 30531
#define R2047r 30532
#define R4095r 30533
#define R9216r 30534
#define R16383r 30535
#define RAICFGr 30536
#define RALNr 30537
#define RAW_LINK_STATUSr 30538
#define RAW_LINK_STATUS_0r 30539
#define RAW_LINK_STATUS_1r 30540
#define RAW_LINK_STATUS_CHANGEr 30541
#define RAW_LINK_STATUS_CHANGE_0r 30542
#define RAW_LINK_STATUS_CHANGE_1r 30543
#define RAW_LINK_STATUS_CHANGE_MASKr 30544
#define RAW_LINK_STATUS_CHANGE_MASK_0r 30545
#define RAW_LINK_STATUS_CHANGE_MASK_1r 30546
#define RAW_LINK_STATUS_STICKYr 30547
#define RAW_LINK_STATUS_STICKY_0r 30548
#define RAW_LINK_STATUS_STICKY_1r 30549
#define RBCr 30550
#define RBCAr 30551
#define RBC_BYTEr 30552
#define RBYTr 30553
#define RB_CI_CONFIGr 30554
#define RB_CONFIGr 30555
#define RB_COS_MAP_TABLE_0r 30556
#define RB_COS_MAP_TABLE_1r 30557
#define RB_COS_MAP_TABLE_2r 30558
#define RB_COS_MAP_TABLE_3r 30559
#define RB_COS_MAP_TABLE_4r 30560
#define RB_COS_MAP_TABLE_5r 30561
#define RB_COS_MAP_TABLE_6r 30562
#define RB_COS_MAP_TABLE_7r 30563
#define RB_DEBUG_BAD_Q_IFH_0r 30564
#define RB_DEBUG_BAD_Q_IFH_1r 30565
#define RB_DEBUG_BAD_Q_IFH_2r 30566
#define RB_DEBUG_BAD_Q_IRH_0r 30567
#define RB_DEBUG_BAD_Q_IRH_1r 30568
#define RB_DEBUG_EDC_LINE_COUNTr 30569
#define RB_DEBUG_ERESP_BYTE_CNTr 30570
#define RB_DEBUG_ERESP_PCKT_CNTr 30571
#define RB_DEBUG_ERESP_TEST_BYTE_CNTr 30572
#define RB_DEBUG_ERESP_TEST_MESSAGE_0r 30573
#define RB_DEBUG_ERESP_TEST_MESSAGE_1r 30574
#define RB_DEBUG_ERESP_TEST_MESSAGE_2r 30575
#define RB_DEBUG_ERESP_TEST_MESSAGE_3r 30576
#define RB_DEBUG_ERESP_TEST_PCKT_CNTr 30577
#define RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr 30578
#define RB_DEBUG_ERROR_INJECT0r 30579
#define RB_DEBUG_ERROR_INJECT1r 30580
#define RB_DEBUG_ERROR_INJECT2r 30581
#define RB_DEBUG_ERROR_INJECT3r 30582
#define RB_DEBUG_ERROR_INJECT4r 30583
#define RB_DEBUG_ERROR_INJECT5r 30584
#define RB_DEBUG_ERROR_INJECT6r 30585
#define RB_DEBUG_ERROR_INJECT7r 30586
#define RB_DEBUG_ERROR_INJECT8r 30587
#define RB_DEBUG_IF0_BYTE_CNTr 30588
#define RB_DEBUG_IF0_DROP_COUNTr 30589
#define RB_DEBUG_IF0_PCKT_CNTr 30590
#define RB_DEBUG_IF0_TEST_BYTE_CNTr 30591
#define RB_DEBUG_IF0_TEST_IRH_0r 30592
#define RB_DEBUG_IF0_TEST_IRH_1r 30593
#define RB_DEBUG_IF0_TEST_PCKT_CNTr 30594
#define RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr 30595
#define RB_DEBUG_IF1_BYTE_CNTr 30596
#define RB_DEBUG_IF1_DROP_COUNTr 30597
#define RB_DEBUG_IF1_PCKT_CNTr 30598
#define RB_DEBUG_IF1_TEST_BYTE_CNTr 30599
#define RB_DEBUG_IF1_TEST_IRH_0r 30600
#define RB_DEBUG_IF1_TEST_IRH_1r 30601
#define RB_DEBUG_IF1_TEST_PCKT_CNTr 30602
#define RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr 30603
#define RB_DEBUG_IF2_BYTE_CNTr 30604
#define RB_DEBUG_IF2_DROP_COUNTr 30605
#define RB_DEBUG_IF2_PCKT_CNTr 30606
#define RB_DEBUG_IF2_TEST_BYTE_CNTr 30607
#define RB_DEBUG_IF2_TEST_IRH_0r 30608
#define RB_DEBUG_IF2_TEST_IRH_1r 30609
#define RB_DEBUG_IF2_TEST_PCKT_CNTr 30610
#define RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr 30611
#define RB_DEBUG_IF3_BYTE_CNTr 30612
#define RB_DEBUG_IF3_DROP_COUNTr 30613
#define RB_DEBUG_IF3_PCKT_CNTr 30614
#define RB_DEBUG_IF3_TEST_BYTE_CNTr 30615
#define RB_DEBUG_IF3_TEST_IRH_0r 30616
#define RB_DEBUG_IF3_TEST_IRH_1r 30617
#define RB_DEBUG_IF3_TEST_PCKT_CNTr 30618
#define RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr 30619
#define RB_DEBUG_IF4_BYTE_CNTr 30620
#define RB_DEBUG_IF4_DROP_COUNTr 30621
#define RB_DEBUG_IF4_PCKT_CNTr 30622
#define RB_DEBUG_IF4_TEST_BYTE_CNTr 30623
#define RB_DEBUG_IF4_TEST_IRH_0r 30624
#define RB_DEBUG_IF4_TEST_IRH_1r 30625
#define RB_DEBUG_IF4_TEST_PCKT_CNTr 30626
#define RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr 30627
#define RB_DEBUG_IF5_BYTE_CNTr 30628
#define RB_DEBUG_IF5_DROP_COUNTr 30629
#define RB_DEBUG_IF5_PCKT_CNTr 30630
#define RB_DEBUG_IF5_TEST_BYTE_CNTr 30631
#define RB_DEBUG_IF5_TEST_IRH_0r 30632
#define RB_DEBUG_IF5_TEST_IRH_1r 30633
#define RB_DEBUG_IF5_TEST_PCKT_CNTr 30634
#define RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr 30635
#define RB_DEBUG_IF6_BYTE_CNTr 30636
#define RB_DEBUG_IF6_DROP_COUNTr 30637
#define RB_DEBUG_IF6_PCKT_CNTr 30638
#define RB_DEBUG_IF6_TEST_BYTE_CNTr 30639
#define RB_DEBUG_IF6_TEST_IRH_0r 30640
#define RB_DEBUG_IF6_TEST_IRH_1r 30641
#define RB_DEBUG_IF6_TEST_PCKT_CNTr 30642
#define RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr 30643
#define RB_DEBUG_TEST_CONFIGr 30644
#define RB_DEF_Q_IX_0r 30645
#define RB_DEF_Q_IX_1r 30646
#define RB_DEF_Q_IX_2r 30647
#define RB_DEF_Q_IX_3r 30648
#define RB_DRR_CONFIG0r 30649
#define RB_DRR_CONFIG1r 30650
#define RB_DRR_CONFIG2r 30651
#define RB_ECC_DEBUGr 30652
#define RB_ECC_ERROR_0r 30653
#define RB_ECC_ERROR_1r 30654
#define RB_ECC_ERROR_0_MASKr 30655
#define RB_ECC_ERROR_1_MASKr 30656
#define RB_ECC_STATUS0r 30657
#define RB_ECC_STATUS1r 30658
#define RB_ECC_STATUS2r 30659
#define RB_ECC_STATUS3r 30660
#define RB_ECC_STATUS4r 30661
#define RB_ECC_STATUS5r 30662
#define RB_ECC_STATUS6r 30663
#define RB_ECC_STATUS7r 30664
#define RB_ENQRESP_SB_DEBUGr 30665
#define RB_ERROR_0r 30666
#define RB_ERROR_1r 30667
#define RB_ERROR_2r 30668
#define RB_ERROR_0_MASKr 30669
#define RB_ERROR_1_MASKr 30670
#define RB_ERROR_2_MASKr 30671
#define RB_ERROR_HALT_MASK_0r 30672
#define RB_ERROR_HALT_MASK_1r 30673
#define RB_ERROR_HALT_MASK_2r 30674
#define RB_FC_E2ECC_CONFIGr 30675
#define RB_FC_E2ECC_HCFC_CONFIGr 30676
#define RB_FC_FORCE_MESSAGEr 30677
#define RB_FIRST_CI_LOOKUP0r 30678
#define RB_FIRST_CI_LOOKUP1r 30679
#define RB_FIRST_CI_LOOKUP2r 30680
#define RB_FIRST_CI_LOOKUP3r 30681
#define RB_FIRST_CI_LOOKUP4r 30682
#define RB_FIRST_CI_LOOKUP5r 30683
#define RB_IF0_BP_CONFIGr 30684
#define RB_IF0_BP_STATUSr 30685
#define RB_IF0_DATA_FIFO_RESOURCEr 30686
#define RB_IF0_DFIFO_CONFIGr 30687
#define RB_IF0_EREQFIFO_CONFIGr 30688
#define RB_IF0_EREQ_FIFO_RESOURCEr 30689
#define RB_IF0_ERESPFIFO_CONFIGr 30690
#define RB_IF0_ERESP_FIFO_RESOURCEr 30691
#define RB_IF0_NOHEAD_FIELDS_0r 30692
#define RB_IF0_NOHEAD_FIELDS_1r 30693
#define RB_IF1_BP_CONFIGr 30694
#define RB_IF1_BP_STATUSr 30695
#define RB_IF1_DATA_FIFO_RESOURCEr 30696
#define RB_IF1_DFIFO_CONFIGr 30697
#define RB_IF1_EREQFIFO_CONFIGr 30698
#define RB_IF1_EREQ_FIFO_RESOURCEr 30699
#define RB_IF1_ERESPFIFO_CONFIGr 30700
#define RB_IF1_ERESP_FIFO_RESOURCEr 30701
#define RB_IF1_NOHEAD_FIELDS_0r 30702
#define RB_IF1_NOHEAD_FIELDS_1r 30703
#define RB_IF2_BP_CONFIGr 30704
#define RB_IF2_BP_STATUSr 30705
#define RB_IF2_DATA_FIFO_RESOURCEr 30706
#define RB_IF2_DFIFO_CONFIGr 30707
#define RB_IF2_EREQFIFO_CONFIGr 30708
#define RB_IF2_EREQ_FIFO_RESOURCEr 30709
#define RB_IF2_ERESPFIFO_CONFIGr 30710
#define RB_IF2_ERESP_FIFO_RESOURCEr 30711
#define RB_IF2_NOHEAD_FIELDS_0r 30712
#define RB_IF2_NOHEAD_FIELDS_1r 30713
#define RB_IF3_BP_CONFIGr 30714
#define RB_IF3_BP_STATUSr 30715
#define RB_IF3_DATA_FIFO_RESOURCEr 30716
#define RB_IF3_DFIFO_CONFIGr 30717
#define RB_IF3_EREQFIFO_CONFIGr 30718
#define RB_IF3_EREQ_FIFO_RESOURCEr 30719
#define RB_IF3_ERESPFIFO_CONFIGr 30720
#define RB_IF3_ERESP_FIFO_RESOURCEr 30721
#define RB_IF3_NOHEAD_FIELDS_0r 30722
#define RB_IF3_NOHEAD_FIELDS_1r 30723
#define RB_IF4_BP_CONFIGr 30724
#define RB_IF4_BP_STATUSr 30725
#define RB_IF4_DATA_FIFO_RESOURCEr 30726
#define RB_IF4_DFIFO_CONFIGr 30727
#define RB_IF4_EREQFIFO_CONFIGr 30728
#define RB_IF4_EREQ_FIFO_RESOURCEr 30729
#define RB_IF4_ERESPFIFO_CONFIGr 30730
#define RB_IF4_ERESP_FIFO_RESOURCEr 30731
#define RB_IF4_NOHEAD_FIELDS_0r 30732
#define RB_IF4_NOHEAD_FIELDS_1r 30733
#define RB_IF5_BP_CONFIGr 30734
#define RB_IF5_BP_STATUSr 30735
#define RB_IF5_DATA_FIFO_RESOURCEr 30736
#define RB_IF5_DFIFO_CONFIGr 30737
#define RB_IF5_EREQFIFO_CONFIGr 30738
#define RB_IF5_EREQ_FIFO_RESOURCEr 30739
#define RB_IF5_ERESPFIFO_CONFIGr 30740
#define RB_IF5_ERESP_FIFO_RESOURCEr 30741
#define RB_IF5_NOHEAD_FIELDS_0r 30742
#define RB_IF5_NOHEAD_FIELDS_1r 30743
#define RB_IF6_BP_CONFIGr 30744
#define RB_IF6_BP_STATUSr 30745
#define RB_IF6_DATA_FIFO_RESOURCEr 30746
#define RB_IF6_DFIFO_CONFIGr 30747
#define RB_IF6_EREQFIFO_CONFIGr 30748
#define RB_IF6_EREQ_FIFO_RESOURCEr 30749
#define RB_IF6_ERESPFIFO_CONFIGr 30750
#define RB_IF6_ERESP_FIFO_RESOURCEr 30751
#define RB_IF6_NOHEAD_FIELDS_0r 30752
#define RB_IF6_NOHEAD_FIELDS_1r 30753
#define RB_PRED_CONFIG0r 30754
#define RB_PRED_CONFIG1r 30755
#define RB_PRED_CONFIG2r 30756
#define RB_PRED_CONFIG3r 30757
#define RB_PRED_CONFIG4r 30758
#define RB_PRED_CONFIG5r 30759
#define RB_PRED_CONFIG6r 30760
#define RB_PRED_CONFIG7r 30761
#define RB_PRED_CONFIG8r 30762
#define RB_PRED_CONFIG9r 30763
#define RB_PRED_CONFIG10r 30764
#define RB_PRED_CONFIG11r 30765
#define RB_PRED_CONFIG12r 30766
#define RB_RAM_TM0r 30767
#define RB_SEG_BASE_7r 30768
#define RB_SEG_BASE_1_2r 30769
#define RB_SEG_BASE_3_4r 30770
#define RB_SEG_BASE_5_6r 30771
#define RB_SW_RESETr 30772
#define RB_TWO_BYTE_DROP_CONFIG0r 30773
#define RB_TWO_BYTE_DROP_CONFIG1r 30774
#define RB_XP0_FC_HCFC_MESSAGE_0r 30775
#define RB_XP0_FC_HCFC_MESSAGE_1r 30776
#define RB_XP0_FC_HCFC_MESSAGE_2r 30777
#define RB_XP0_FC_HCFC_MESSAGE_3r 30778
#define RB_XP1_FC_HCFC_MESSAGE_0r 30779
#define RB_XP1_FC_HCFC_MESSAGE_1r 30780
#define RB_XP1_FC_HCFC_MESSAGE_2r 30781
#define RB_XP1_FC_HCFC_MESSAGE_3r 30782
#define RB_XP2_FC_HCFC_MESSAGE_0r 30783
#define RB_XP2_FC_HCFC_MESSAGE_1r 30784
#define RB_XP2_FC_HCFC_MESSAGE_2r 30785
#define RB_XP2_FC_HCFC_MESSAGE_3r 30786
#define RB_XP3_FC_HCFC_MESSAGE_0r 30787
#define RB_XP3_FC_HCFC_MESSAGE_1r 30788
#define RB_XP3_FC_HCFC_MESSAGE_2r 30789
#define RB_XP3_FC_HCFC_MESSAGE_3r 30790
#define RCHCFG_TCID_0r 30791
#define RCHCFG_TCID_1r 30792
#define RCHCFG_TCID_2r 30793
#define RCHCFG_TCID_3r 30794
#define RCHCFG_TCID_4r 30795
#define RCHCFG_TCID_5r 30796
#define RCHCFG_TCID_6r 30797
#define RCHCFG_TCID_7r 30798
#define RCHCFG_TCID_8r 30799
#define RCHCFG_TCID_9r 30800
#define RCHCFG_TCID_10r 30801
#define RCHCFG_TCID_11r 30802
#define RCHCFG_TCID_12r 30803
#define RCHCFG_TCID_13r 30804
#define RCHCFG_TCID_14r 30805
#define RCHCFG_TCID_15r 30806
#define RCI_DECREMENT_VALUESr 30807
#define RCI_PARAMSr 30808
#define RCOS0r 30809
#define RCOS1r 30810
#define RCOS2r 30811
#define RCOS3r 30812
#define RCOS4r 30813
#define RCOS5r 30814
#define RCOS6r 30815
#define RCOS7r 30816
#define RCOS14r 30817
#define RCOS15r 30818
#define RCOS0_BYTEr 30819
#define RCOS14_BYTEr 30820
#define RCOS15_BYTEr 30821
#define RCOS1_BYTEr 30822
#define RCOS2_BYTEr 30823
#define RCOS3_BYTEr 30824
#define RCOS4_BYTEr 30825
#define RCOS5_BYTEr 30826
#define RCOS6_BYTEr 30827
#define RCOS7_BYTEr 30828
#define RCTCPUREQUESTREGISTERr 30829
#define RCVDPACKETCOUNTERr 30830
#define RCVDTSO1_CID_0r 30831
#define RCVDTSO1_CID_1r 30832
#define RCVDTSO1_CID_2r 30833
#define RCVDTSO1_CID_3r 30834
#define RCVDTSO1_CID_4r 30835
#define RCVDTSO1_CID_5r 30836
#define RCVDTSO1_CID_6r 30837
#define RCVDTSO1_CID_7r 30838
#define RCVDTSO1_CID_8r 30839
#define RCVDTSO1_CID_9r 30840
#define RCVDTSO1_CID_10r 30841
#define RCVDTSO1_CID_11r 30842
#define RCVDTSO1_CID_12r 30843
#define RCVDTSO1_CID_13r 30844
#define RCVDTSO1_CID_14r 30845
#define RCVDTSO1_CID_15r 30846
#define RCVDTSO2_CID_0r 30847
#define RCVDTSO2_CID_1r 30848
#define RCVDTSO2_CID_2r 30849
#define RCVDTSO2_CID_3r 30850
#define RCVDTSO2_CID_4r 30851
#define RCVDTSO2_CID_5r 30852
#define RCVDTSO2_CID_6r 30853
#define RCVDTSO2_CID_7r 30854
#define RCVDTSO2_CID_8r 30855
#define RCVDTSO2_CID_9r 30856
#define RCVDTSO2_CID_10r 30857
#define RCVDTSO2_CID_11r 30858
#define RCVDTSO2_CID_12r 30859
#define RCVDTSO2_CID_13r 30860
#define RCVDTSO2_CID_14r 30861
#define RCVDTSO2_CID_15r 30862
#define RCV_COS_BYTES_ECC_STATUSr 30863
#define RCV_COS_PKTS_ECC_STATUSr 30864
#define RCV_DROP_AGG_ECC_STATUSr 30865
#define RCV_DROP_BYTES_ECC_STATUSr 30866
#define RCV_DROP_PKTS_ECC_STATUSr 30867
#define RCV_HIGIG_CMD_STATS_ECC_STATUSr 30868
#define RCV_IP_STATS_ECC_STATUSr 30869
#define RCV_L2_BYTES_ECC_STATUSr 30870
#define RCV_L2_PKTS_ECC_STATUSr 30871
#define RCV_VLAN_STATS_ECC_STATUSr 30872
#define RCYPACKETCOUNTERr 30873
#define RCY_CAL_CONFIGURATIONr 30874
#define RCY_RATE0r 30875
#define RCY_RATE1r 30876
#define RC_ECC_DEBUG0r 30877
#define RC_ECC_DEBUG1r 30878
#define RC_ECC_DEBUG2r 30879
#define RC_ECC_ERRORr 30880
#define RC_ECC_ERROR_MASKr 30881
#define RC_ECC_STATUS0r 30882
#define RC_ECC_STATUS1r 30883
#define RC_GLOBAL_CONFIGr 30884
#define RC_GLOBAL_DEBUGr 30885
#define RC_GLOBAL_DROP_CONFIGr 30886
#define RC_GLOBAL_ERRORr 30887
#define RC_GLOBAL_ERROR_MASKr 30888
#define RC_INSTCTRL_PROGRAM_CONFIGr 30889
#define RC_KEYMEM_CONFIGr 30890
#define RC_PD_ASSISTr 30891
#define RC_RESULTS_CONFIGr 30892
#define RC_RESULTS_DEBUGr 30893
#define RC_RESULTS_DEBUG_VALUEr 30894
#define RC_RESULTS_MATCH_CNTr 30895
#define RC_RESULTS_NON_MATCH_CNTr 30896
#define RC_RESULTS_RULE_CNTr 30897
#define RC_RESULTS_RULE_CNT_HI_CONFIGr 30898
#define RC_RESULTS_RULE_CNT_LO_CONFIGr 30899
#define RC_TEST_MODE_CONFIGr 30900
#define RC_TRACE_IF_LRP_CAPT_0r 30901
#define RC_TRACE_IF_LRP_CAPT_1r 30902
#define RC_TRACE_IF_LRP_CAPT_2r 30903
#define RC_TRACE_IF_LRP_CAPT_3r 30904
#define RC_TRACE_IF_LRP_CAPT_4r 30905
#define RC_TRACE_IF_LRP_CAPT_5r 30906
#define RC_TRACE_IF_LRP_CAPT_6r 30907
#define RC_TRACE_IF_LRP_CAPT_7r 30908
#define RC_TRACE_IF_LRP_CAPT_8r 30909
#define RC_TRACE_IF_LRP_CAPT_9r 30910
#define RC_TRACE_IF_LRP_CAPT_10r 30911
#define RC_TRACE_IF_LRP_CAPT_11r 30912
#define RC_TRACE_IF_LRP_CAPT_12r 30913
#define RC_TRACE_IF_LRP_CAPT_13r 30914
#define RC_TRACE_IF_LRP_CAPT_14r 30915
#define RC_TRACE_IF_LRP_CONTROLr 30916
#define RC_TRACE_IF_LRP_COUNTERr 30917
#define RC_TRACE_IF_LRP_FIELD_MASK0r 30918
#define RC_TRACE_IF_LRP_FIELD_MASK1r 30919
#define RC_TRACE_IF_LRP_FIELD_MASK2r 30920
#define RC_TRACE_IF_LRP_FIELD_MASK3r 30921
#define RC_TRACE_IF_LRP_FIELD_MASK4r 30922
#define RC_TRACE_IF_LRP_FIELD_MASK5r 30923
#define RC_TRACE_IF_LRP_FIELD_MASK6r 30924
#define RC_TRACE_IF_LRP_FIELD_MASK7r 30925
#define RC_TRACE_IF_LRP_FIELD_MASK8r 30926
#define RC_TRACE_IF_LRP_FIELD_MASK9r 30927
#define RC_TRACE_IF_LRP_FIELD_MASK10r 30928
#define RC_TRACE_IF_LRP_FIELD_MASK11r 30929
#define RC_TRACE_IF_LRP_FIELD_MASK12r 30930
#define RC_TRACE_IF_LRP_FIELD_MASK13r 30931
#define RC_TRACE_IF_LRP_FIELD_MASK14r 30932
#define RC_TRACE_IF_LRP_FIELD_VALUE0r 30933
#define RC_TRACE_IF_LRP_FIELD_VALUE1r 30934
#define RC_TRACE_IF_LRP_FIELD_VALUE2r 30935
#define RC_TRACE_IF_LRP_FIELD_VALUE3r 30936
#define RC_TRACE_IF_LRP_FIELD_VALUE4r 30937
#define RC_TRACE_IF_LRP_FIELD_VALUE5r 30938
#define RC_TRACE_IF_LRP_FIELD_VALUE6r 30939
#define RC_TRACE_IF_LRP_FIELD_VALUE7r 30940
#define RC_TRACE_IF_LRP_FIELD_VALUE8r 30941
#define RC_TRACE_IF_LRP_FIELD_VALUE9r 30942
#define RC_TRACE_IF_LRP_FIELD_VALUE10r 30943
#define RC_TRACE_IF_LRP_FIELD_VALUE11r 30944
#define RC_TRACE_IF_LRP_FIELD_VALUE12r 30945
#define RC_TRACE_IF_LRP_FIELD_VALUE13r 30946
#define RC_TRACE_IF_LRP_FIELD_VALUE14r 30947
#define RC_TRACE_IF_STATUSr 30948
#define RC_TRACE_IF_STATUS_MASKr 30949
#define RDBGC0r 30950
#define RDBGC1r 30951
#define RDBGC2r 30952
#define RDBGC3r 30953
#define RDBGC4r 30954
#define RDBGC5r 30955
#define RDBGC6r 30956
#define RDBGC7r 30957
#define RDBGC8r 30958
#define RDBGC0_ECC_STATUSr 30959
#define RDBGC0_SELECTr 30960
#define RDBGC1_ECC_STATUSr 30961
#define RDBGC1_SELECTr 30962
#define RDBGC2_ECC_STATUSr 30963
#define RDBGC2_SELECTr 30964
#define RDBGC3_ECC_STATUSr 30965
#define RDBGC3_SELECTr 30966
#define RDBGC4_ECC_STATUSr 30967
#define RDBGC4_SELECTr 30968
#define RDBGC5_ECC_STATUSr 30969
#define RDBGC5_SELECTr 30970
#define RDBGC6_ECC_STATUSr 30971
#define RDBGC6_SELECTr 30972
#define RDBGC7_ECC_STATUSr 30973
#define RDBGC7_SELECTr 30974
#define RDBGC8_ECC_STATUSr 30975
#define RDBGC8_SELECTr 30976
#define RDBGC_MEM_INST0_PARITY_CONTROLr 30977
#define RDBGC_MEM_INST0_PARITY_STATUS_INTRr 30978
#define RDBGC_MEM_INST0_PARITY_STATUS_NACKr 30979
#define RDBGC_MEM_INST1_PARITY_CONTROLr 30980
#define RDBGC_MEM_INST1_PARITY_STATUS_INTRr 30981
#define RDBGC_MEM_INST1_PARITY_STATUS_NACKr 30982
#define RDBGC_MEM_INST2_PARITY_CONTROLr 30983
#define RDBGC_MEM_INST2_PARITY_STATUS_INTRr 30984
#define RDBGC_MEM_INST2_PARITY_STATUS_NACKr 30985
#define RDBGC_SELECT_2r 30986
#define RDECELLCNTINGr 30987
#define RDECELLCNTQr 30988
#define RDEDESCP_MEMDEBUGr 30989
#define RDEECCPDROPCNTr 30990
#define RDEERRORCODEr 30991
#define RDEFREELISTr 30992
#define RDEHDRMEMDEBUGr 30993
#define RDEMEMDEBUGr 30994
#define RDEMEMDEBUG_64r 30995
#define RDEMINCELLLMTINGr 30996
#define RDEMINLMTCELLQr 30997
#define RDEMINLMTPKTQr 30998
#define RDEOVERLIMITDROPCNTr 30999
#define RDEPARITYERRORPTRr 31000
#define RDEPGMAPPINGr 31001
#define RDEPKTCNTQr 31002
#define RDEPORTMAXCELLEGRr 31003
#define RDEQEMPTYr 31004
#define RDEQFULLDROPCNTr 31005
#define RDEQPKTCNTr 31006
#define RDEQRSTr 31007
#define RDERDLIMITr 31008
#define RDERSTOFFSETCELLINGr 31009
#define RDERSTOFFSETCELLQr 31010
#define RDERSTOFFSETPKTQr 31011
#define RDESHRCELLLMTINGr 31012
#define RDESHRLMTCELLQr 31013
#define RDESHRLMTPKTQr 31014
#define RDETHDBYPASSr 31015
#define RDETHDIDROPCNTr 31016
#define RDETHDODROPr 31017
#define RDETHDODROPCNTr 31018
#define RDETOTALSHRLMTPKTEGRr 31019
#define RDE_ADM_DPC_STORE_ECC_STATUSr 31020
#define RDE_DEBUG_CTC_CTRr 31021
#define RDE_DEBUG_DROP_CTRr 31022
#define RDE_DEBUG_REDIR_CTRr 31023
#define RDE_DEBUG_TM1r 31024
#define RDE_DEBUG_TM2r 31025
#define RDE_DEBUG_TM3r 31026
#define RDE_DEBUG_TM4r 31027
#define RDE_DEBUG_TM5r 31028
#define RDE_DEBUG_TM6r 31029
#define RDE_DEQ_CELL_FIFO_ECC_STATUSr 31030
#define RDE_ECC_DEBUGr 31031
#define RDE_GLOBAL_CONFIGr 31032
#define RDE_ITE_REL_FIFO_ECC_STATUSr 31033
#define RDE_POOL_SELECTr 31034
#define RDE_PORT_COUNT_PACKETr 31035
#define RDE_PORT_SHARED_COUNT_PACKETr 31036
#define RDE_PORT_SHARED_LIMIT_PACKETr 31037
#define RDE_PQE_CELL_FIFO_ECC_STATUSr 31038
#define RDE_RPFAP_BITMAP_ECC_STATUSr 31039
#define RDE_RPFAP_CONFIGr 31040
#define RDE_RPFAP_FULLRESETPOINTr 31041
#define RDE_RPFAP_FULLSETPOINTr 31042
#define RDE_RPFAP_INITr 31043
#define RDE_RPFAP_LOWWATERMARKr 31044
#define RDE_RPFAP_READPOINTERr 31045
#define RDE_RPFAP_STACKSTATUSr 31046
#define RDE_RPFAP_STACK_ECC_STATUSr 31047
#define RDE_SER_COUNTr 31048
#define RDE_SER_COUNT_2BITr 31049
#define RDE_SER_MASKr 31050
#define RDE_SER_STATUSr 31051
#define RDE_TXQ_PTRLL_ECC_STATUSr 31052
#define RDE_TXQ_STATE_TBL_ECC_STATUSr 31053
#define RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr 31054
#define RDISCr 31055
#define RDOS_DROPr 31056
#define RDOT1Qr 31057
#define RDROPr 31058
#define RDVLNr 31059
#define REACHABILITYCELLSCOUNTERr 31060
#define REASSEMBLYERRORSr 31061
#define REASSEMBLYERRORSHITr 31062
#define REASSEMBLYINTERRUPTREGISTERr 31063
#define REASSEMBLYINTERRUPTREGISTERMASKr 31064
#define REASSEMBLYREJECTTHRESHOLDENABLECONFIGURATIONr 31065
#define REASSEMBLYTIMEOUTr 31066
#define RECEIVEDOCTETS0CNTr 31067
#define RECEIVEDOCTETS1CNTr 31068
#define RECEIVEDOCTETS2CNTr 31069
#define RECEIVEDOCTETS3CNTr 31070
#define RECEIVEDPACKETS0CNTr 31071
#define RECEIVEDPACKETS1CNTr 31072
#define RECEIVEDPACKETS2CNTr 31073
#define RECEIVEDPACKETS3CNTr 31074
#define RECEIVERESETREGISTERr 31075
#define RECYCLINGINTERFACEPRIORITYSETTINGSr 31076
#define RECYCLINGSHAPERr 31077
#define REDIRECT_DROP_STATE_CELLr 31078
#define REDIRECT_DROP_STATE_PACKETr 31079
#define REDIRECT_XQ_DROP_STATE_PACKETr 31080
#define RED_CNG_DROP_CNTr 31081
#define REFRESH_COUNT_CONTROLr 31082
#define REGISTERINTERFACEPACKETCONTROLr 31083
#define REGISTERINTERFACEPACKETDATA_0r 31084
#define REGISTERINTERFACEPACKETDATA_1r 31085
#define REGISTERINTERFACEPACKETDATA_2r 31086
#define REGISTERINTERFACEPACKETDATA_3r 31087
#define REG_003300r 31088
#define REG_0020100r 31089
#define REG_0020200r 31090
#define REG_0020300r 31091
#define REG_0020400r 31092
#define REG_0020500r 31093
#define REG_0020600r 31094
#define REG_0020700r 31095
#define REG_0020800r 31096
#define REG_0020900r 31097
#define REG_0021900r 31098
#define REG_0022000r 31099
#define REG_0022100r 31100
#define REG_0022200r 31101
#define REG_0022300r 31102
#define REG_0022400r 31103
#define REG_0022500r 31104
#define REG_0022600r 31105
#define REG_0022700r 31106
#define REG_0022800r 31107
#define REG_0022900r 31108
#define REG_0023000r 31109
#define REG_0023100r 31110
#define REG_0023200r 31111
#define REG_0023300r 31112
#define REG_0023400r 31113
#define REG_0023500r 31114
#define REG_0023600r 31115
#define REG_0023700r 31116
#define REG_0023800r 31117
#define REG_0023900r 31118
#define REG_0024000r 31119
#define REG_0024100r 31120
#define REG_0024200r 31121
#define REG_0024300r 31122
#define REG_0024600r 31123
#define REG_0024800r 31124
#define REG_2028600r 31125
#define REG_2028700r 31126
#define REG_2028800r 31127
#define REG_2028900r 31128
#define REG_2029000r 31129
#define REG_2029100r 31130
#define REG_2029200r 31131
#define REG_2029300r 31132
#define REG_2029400r 31133
#define REG_2029700r 31134
#define REG_0020A00r 31135
#define REG_0020B00r 31136
#define REG_0020C00r 31137
#define REG_0020D00r 31138
#define REG_0020E00r 31139
#define REG_0020F00r 31140
#define REG_0021A00r 31141
#define REG_0021B00r 31142
#define REG_0021C00r 31143
#define REG_0021D00r 31144
#define REG_0021E00r 31145
#define REG_0021F00r 31146
#define REG_0022A00r 31147
#define REG_0022B00r 31148
#define REG_0022C00r 31149
#define REG_0022D00r 31150
#define REG_0022E00r 31151
#define REG_0022F00r 31152
#define REG_0023A00r 31153
#define REG_0023B00r 31154
#define REG_0023C00r 31155
#define REG_0023D00r 31156
#define REG_0023E00r 31157
#define REG_0023F00r 31158
#define REG_0024A00r 31159
#define REG_0024C00r 31160
#define REG_2028A00r 31161
#define REG_2028B00r 31162
#define REG_2028C00r 31163
#define REG_2028D00r 31164
#define REG_2028E00r 31165
#define REG_2028F00r 31166
#define REJECTADMISSIONr 31167
#define REJECTSTATUSBMPr 31168
#define REMOTE_CPU_DA_LSr 31169
#define REMOTE_CPU_DA_MSr 31170
#define REMOTE_CPU_LENGTH_TYPEr 31171
#define REORDPC_CHID_0r 31172
#define REORDPC_CHID_1r 31173
#define REORDPC_CHID_2r 31174
#define REORDPC_CHID_3r 31175
#define REORDPC_CHID_4r 31176
#define REORDPC_CHID_5r 31177
#define REORDPC_CHID_6r 31178
#define REORDPC_CHID_7r 31179
#define REORDPC_CHID_8r 31180
#define REORDPC_CHID_9r 31181
#define REORDPC_CHID_10r 31182
#define REORDPC_CHID_11r 31183
#define REORDPC_CHID_12r 31184
#define REORDPC_CHID_13r 31185
#define REORDPC_CHID_14r 31186
#define REORDPC_CHID_15r 31187
#define REORDPC_CHID_16r 31188
#define REORDPC_CHID_17r 31189
#define REORDPC_CHID_18r 31190
#define REORDPC_CHID_19r 31191
#define REORDPC_CHID_20r 31192
#define REORDPC_CHID_21r 31193
#define REORDPC_CHID_22r 31194
#define REORDPC_CHID_23r 31195
#define REORDPC_CHID_24r 31196
#define REORDPC_CHID_25r 31197
#define REORDPC_CHID_26r 31198
#define REORDPC_CHID_27r 31199
#define REORDPC_CHID_28r 31200
#define REORDPC_CHID_29r 31201
#define REORDPC_CHID_30r 31202
#define REORDPC_CHID_31r 31203
#define REORDPC_CHID_32r 31204
#define REORDPC_CHID_33r 31205
#define REORDPC_CHID_34r 31206
#define REORDPC_CHID_35r 31207
#define REORDPC_CHID_36r 31208
#define REORDPC_CHID_37r 31209
#define REORDPC_CHID_38r 31210
#define REORDPC_CHID_39r 31211
#define REORDPC_CHID_40r 31212
#define REORDPC_CHID_41r 31213
#define REORDPC_CHID_42r 31214
#define REORDPC_CHID_43r 31215
#define REORDPC_CHID_44r 31216
#define REORDPC_CHID_45r 31217
#define REORDPC_CHID_46r 31218
#define REORDPC_CHID_47r 31219
#define REORDPC_CHID_48r 31220
#define REORDPC_CHID_49r 31221
#define REORDPC_CHID_50r 31222
#define REORDPC_CHID_51r 31223
#define REORDPC_CHID_52r 31224
#define REORDPC_CHID_53r 31225
#define REORDPC_CHID_54r 31226
#define REORDPC_CHID_55r 31227
#define REORDPC_CHID_56r 31228
#define REORDPC_CHID_57r 31229
#define REORDPC_CHID_58r 31230
#define REORDPC_CHID_59r 31231
#define REORDPC_CHID_60r 31232
#define REORDPC_CHID_61r 31233
#define REORDPC_CHID_62r 31234
#define REORDPC_CHID_63r 31235
#define REPLHEADMEMDEBUGr 31236
#define REPLICATION_FIFO_DEBUG_TMr 31237
#define REPLIST_MEMDEBUGr 31238
#define REPLYTHRESHOLDr 31239
#define REPL_GROUP_INFO0_MEM_DEBUG_TMr 31240
#define REPL_GROUP_INFO1_MEM_DEBUG_TMr 31241
#define REPL_HEAD_PTR_REPLACEr 31242
#define REP_FIFO_SNAPSHOT_DONEr 31243
#define REP_FIFO_SNAPSHOT_ENr 31244
#define REP_FIFO_SNAPSHOT_INITr 31245
#define REP_ID_REMAP_CONTROLr 31246
#define RERPKTr 31247
#define RESEQUENCERCONFIGURATIONr 31248
#define RESEQUENCERERROROVERFLOWr 31249
#define RESEQUENCERERRORS0r 31250
#define RESEQUENCERERRORS1r 31251
#define RESEQUENCERERRORS2r 31252
#define RESEQUENCERFIFOINDEXr 31253
#define RESEQUENCERFIFOVALIDr 31254
#define RESEQUENCERPORTSr 31255
#define RESEQUENCERSTATUS0r 31256
#define RESEQUENCERSTATUS1r 31257
#define RESEQUENCERSTATUS2r 31258
#define RESEQUENCERTHRESHOLDSr 31259
#define RESETSTATUSREGISTERr 31260
#define RESET_ON_EMPTY_MAX_64r 31261
#define RETURNEDCREDITCOUNTERr 31262
#define REVCDr 31263
#define RFCRr 31264
#define RFCSr 31265
#define RFLRr 31266
#define RFRGr 31267
#define RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr 31268
#define RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROLr 31269
#define RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROLr 31270
#define RIPC4r 31271
#define RIPC6r 31272
#define RIPC4_HDR_ERRr 31273
#define RIPC4_MACSEC_HDR_ERRr 31274
#define RIPC4_MACSEC_PLAINr 31275
#define RIPC4_PLAINr 31276
#define RIPD4r 31277
#define RIPD6r 31278
#define RIPHCKSr 31279
#define RIPHCKS_ECC_STATUSr 31280
#define RIPHE4r 31281
#define RIPHE6r 31282
#define RJBRr 31283
#define RJCTCNMPCKTCNTr 31284
#define RMCr 31285
#define RMCAr 31286
#define RMCRCr 31287
#define RMC_BYTEr 31288
#define RMEP_MA_STATE_REFRESH_INDEXr 31289
#define RMEP_PARITY_CONTROLr 31290
#define RMEP_PARITY_STATUSr 31291
#define RMEP_PARITY_STATUS_INTRr 31292
#define RMEP_PARITY_STATUS_NACKr 31293
#define RMGVr 31294
#define RMTUEr 31295
#define ROM_S0_IDM_ERROR_LOG_ADDR_LSBr 31296
#define ROM_S0_IDM_ERROR_LOG_COMPLETEr 31297
#define ROM_S0_IDM_ERROR_LOG_CONTROLr 31298
#define ROM_S0_IDM_ERROR_LOG_FLAGSr 31299
#define ROM_S0_IDM_ERROR_LOG_IDr 31300
#define ROM_S0_IDM_ERROR_LOG_STATUSr 31301
#define ROM_S0_IDM_INTERRUPT_STATUSr 31302
#define ROM_S0_IDM_IO_CONTROL_DIRECTr 31303
#define ROM_S0_IDM_IO_STATUSr 31304
#define ROM_S0_IDM_RESET_CONTROLr 31305
#define ROM_S0_IDM_RESET_READ_IDr 31306
#define ROM_S0_IDM_RESET_STATUSr 31307
#define ROM_S0_IDM_RESET_WRITE_IDr 31308
#define ROVRr 31309
#define RPFC0r 31310
#define RPFC1r 31311
#define RPFC2r 31312
#define RPFC3r 31313
#define RPFC4r 31314
#define RPFC5r 31315
#define RPFC6r 31316
#define RPFC7r 31317
#define RPFCOFF0r 31318
#define RPFCOFF1r 31319
#define RPFCOFF2r 31320
#define RPFCOFF3r 31321
#define RPFCOFF4r 31322
#define RPFCOFF5r 31323
#define RPFCOFF6r 31324
#define RPFCOFF7r 31325
#define RPFCOFF_0r 31326
#define RPFCOFF_1r 31327
#define RPFCOFF_2r 31328
#define RPFCOFF_3r 31329
#define RPFCOFF_4r 31330
#define RPFCOFF_5r 31331
#define RPFCOFF_6r 31332
#define RPFCOFF_7r 31333
#define RPFC_0r 31334
#define RPFC_1r 31335
#define RPFC_2r 31336
#define RPFC_3r 31337
#define RPFC_4r 31338
#define RPFC_5r 31339
#define RPFC_6r 31340
#define RPFC_7r 31341
#define RPKTr 31342
#define RPOKr 31343
#define RPORTDr 31344
#define RPRMr 31345
#define RQE_DEBUG_FREE_LIST_MEMr 31346
#define RQE_DEBUG_FREE_LIST_OOP_CLRr 31347
#define RQE_DEBUG_SAME_PORT_THDM_ERRORr 31348
#define RQE_DEBUG_THDM_CHOKE_COUNTERr 31349
#define RQE_DEBUG_TM1r 31350
#define RQE_DEBUG_TM2r 31351
#define RQE_DEBUG_TM3r 31352
#define RQE_DEBUG_TM4r 31353
#define RQE_DEBUG_TM5r 31354
#define RQE_DEBUG_TM6r 31355
#define RQE_DEBUG_TM7r 31356
#define RQE_DEBUG_TM_DCM1r 31357
#define RQE_DEBUG_TM_DCM2r 31358
#define RQE_DEBUG_TM_DCM3r 31359
#define RQE_DEBUG_TM_DCM4r 31360
#define RQE_DEBUG_TM_DCM5r 31361
#define RQE_DEBUG_TM_DCM6r 31362
#define RQE_DEBUG_TM_DCM7r 31363
#define RQE_ENABLE_SINGLE_PACKET_MODEr 31364
#define RQE_ENABLE_THDM_PAUSEr 31365
#define RQE_EN_COR_ERR_RPTr 31366
#define RQE_EXTQ_REPLICATION_COUNTr 31367
#define RQE_EXTQ_REPLICATION_LIMITr 31368
#define RQE_GLOBAL_CONFIGr 31369
#define RQE_GLOBAL_DEBUG_STATUSr 31370
#define RQE_MAXBUCKETCONFIG_L0_Qr 31371
#define RQE_MAXBUCKETCONFIG_L1_Qr 31372
#define RQE_MAXBUCKET_L0_Qr 31373
#define RQE_MAXBUCKET_L1_Qr 31374
#define RQE_MAX_SHAPER_ENr 31375
#define RQE_MAX_SHAPER_LIMIT_COUNTr 31376
#define RQE_MAX_SHAPER_RATEr 31377
#define RQE_MAX_SHAPER_THRESHOLDr 31378
#define RQE_MAX_SHAPER_THRESHOLD_CLEARr 31379
#define RQE_MIRROR_CONFIGr 31380
#define RQE_PARITYERRORPOINTER1r 31381
#define RQE_PARITYERRORPOINTER2r 31382
#define RQE_PARITYERRORPOINTER3r 31383
#define RQE_PARITYERRORPOINTER4r 31384
#define RQE_PORT_CONFIGr 31385
#define RQE_PP_PORT_CONFIGr 31386
#define RQE_PRIORITY_QUEUE_ENTRYr 31387
#define RQE_PRIORITY_QUEUE_HEADr 31388
#define RQE_PRIORITY_QUEUE_TAILr 31389
#define RQE_PRIORITY_SCHEDULING_TYPEr 31390
#define RQE_PRIORITY_WERR_WEIGHTr 31391
#define RQE_QUEUE_OFFSETr 31392
#define RQE_REPLICATION_ENTRY_COUNTr 31393
#define RQE_REPLICATION_ENTRY_THRESHOLDr 31394
#define RQE_REP_BUF_WATERMARKr 31395
#define RQE_REP_BUF_WATERMARK_CLEARr 31396
#define RQE_SCHEDULER_CONFIGr 31397
#define RQE_SCHEDULER_WEIGHT_L0_QUEUEr 31398
#define RQE_SCHEDULER_WEIGHT_L1_QUEUEr 31399
#define RQE_SER_COUNTr 31400
#define RQE_SER_COUNT_2BITr 31401
#define RQE_SER_MASKr 31402
#define RQE_SER_STATUSr 31403
#define RQE_WERR_MAXSC_CLEARr 31404
#define RQE_WERR_MAXSC_RESETr 31405
#define RQE_WERR_WORKING_COUNTSr 31406
#define RQE_WERR_WORKING_COUNTS_CLEARr 31407
#define RQE_WORK_FIFO_ENTRY_COUNTr 31408
#define RQE_WORK_FIFO_ENTRY_THRESHOLDr 31409
#define RQE_WORK_QUEUE_DEBUG_STATUSr 31410
#define RQINQr 31411
#define RQPDISCARDPACKETCOUNTERr 31412
#define RQPPACKETCOUNTERr 31413
#define RRBYTr 31414
#define RRPKTr 31415
#define RSCHCRCr 31416
#define RSEL1_MISC_CONTROLr 31417
#define RSEL1_RAM_CONTROLr 31418
#define RSEL1_RAM_DBGCTRLr 31419
#define RSEL1_RAM_DBGCTRL2_64r 31420
#define RSEL1_RAM_DBGCTRL_2r 31421
#define RSEL1_RAM_DBGCTRL_3r 31422
#define RSEL1_RAM_DBGCTRL_4r 31423
#define RSEL1_RAM_DBGCTRL_64r 31424
#define RSEL2_CAM_DBGCTRLr 31425
#define RSEL2_HW_CONTROLr 31426
#define RSEL2_RAM_CONTROLr 31427
#define RSEL2_RAM_CONTROL_2r 31428
#define RSEL2_RAM_CONTROL_3r 31429
#define RSEL2_RAM_DBGCTRLr 31430
#define RSEL2_RAM_DBGCTRL2_64r 31431
#define RSEL2_RAM_DBGCTRL_64r 31432
#define RSEL2_RAM_LP_CONTROLr 31433
#define RSTOP_DROPr 31434
#define RSTORM_BCr 31435
#define RSTORM_BC_BYTEr 31436
#define RSTORM_MCr 31437
#define RSTORM_MC_BYTEr 31438
#define RSTORM_UCr 31439
#define RSTORM_UC_BYTEr 31440
#define RSV_READr 31441
#define RTAG7_FCOE_HASH_FIELD_BMAPr 31442
#define RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr 31443
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr 31444
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr 31445
#define RTAG7_HASH_CONTROLr 31446
#define RTAG7_HASH_CONTROL_2r 31447
#define RTAG7_HASH_CONTROL_3r 31448
#define RTAG7_HASH_CONTROL_4r 31449
#define RTAG7_HASH_CONTROL_64r 31450
#define RTAG7_HASH_CONTROL_2_64r 31451
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Ar 31452
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Br 31453
#define RTAG7_HASH_DLB_HGTr 31454
#define RTAG7_HASH_ECMPr 31455
#define RTAG7_HASH_ENTROPY_LABELr 31456
#define RTAG7_HASH_FIELD_BMAP_1r 31457
#define RTAG7_HASH_FIELD_BMAP_2r 31458
#define RTAG7_HASH_FIELD_BMAP_3r 31459
#define RTAG7_HASH_FIELD_BMAP_4r 31460
#define RTAG7_HASH_FIELD_BMAP_5r 31461
#define RTAG7_HASH_HG_TRUNKr 31462
#define RTAG7_HASH_HG_TRUNK_FAILOVERr 31463
#define RTAG7_HASH_LBIDr 31464
#define RTAG7_HASH_MPLS_ECMPr 31465
#define RTAG7_HASH_PLFSr 31466
#define RTAG7_HASH_SEED_Ar 31467
#define RTAG7_HASH_SEED_Br 31468
#define RTAG7_HASH_SELr 31469
#define RTAG7_HASH_TRILL_ECMPr 31470
#define RTAG7_HASH_TRUNKr 31471
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r 31472
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r 31473
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r 31474
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r 31475
#define RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr 31476
#define RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr 31477
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr 31478
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr 31479
#define RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr 31480
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr 31481
#define RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr 31482
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 31483
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 31484
#define RTAG7_PORT_BASED_HASH_CONTROLr 31485
#define RTAG7_PORT_BASED_HASH_PARITY_CONTROLr 31486
#define RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTRr 31487
#define RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACKr 31488
#define RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr 31489
#define RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr 31490
#define RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr 31491
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr 31492
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr 31493
#define RTPTSI1_TCID_0r 31494
#define RTPTSI1_TCID_1r 31495
#define RTPTSI1_TCID_2r 31496
#define RTPTSI1_TCID_3r 31497
#define RTPTSI1_TCID_4r 31498
#define RTPTSI1_TCID_5r 31499
#define RTPTSI1_TCID_6r 31500
#define RTPTSI1_TCID_7r 31501
#define RTPTSI1_TCID_8r 31502
#define RTPTSI1_TCID_9r 31503
#define RTPTSI1_TCID_10r 31504
#define RTPTSI1_TCID_11r 31505
#define RTPTSI1_TCID_12r 31506
#define RTPTSI1_TCID_13r 31507
#define RTPTSI1_TCID_14r 31508
#define RTPTSI1_TCID_15r 31509
#define RTPTSI2_TCID_0r 31510
#define RTPTSI2_TCID_1r 31511
#define RTPTSI2_TCID_2r 31512
#define RTPTSI2_TCID_3r 31513
#define RTPTSI2_TCID_4r 31514
#define RTPTSI2_TCID_5r 31515
#define RTPTSI2_TCID_6r 31516
#define RTPTSI2_TCID_7r 31517
#define RTPTSI2_TCID_8r 31518
#define RTPTSI2_TCID_9r 31519
#define RTPTSI2_TCID_10r 31520
#define RTPTSI2_TCID_11r 31521
#define RTPTSI2_TCID_12r 31522
#define RTPTSI2_TCID_13r 31523
#define RTPTSI2_TCID_14r 31524
#define RTPTSI2_TCID_15r 31525
#define RTPTSZ1r 31526
#define RTPTSZ2r 31527
#define RTP_ACL_RECEIVEDr 31528
#define RTP_ACL_VECTORr 31529
#define RTP_ALLOWED_LINKSr 31530
#define RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr 31531
#define RTP_ALLOWED_LINKS_REGISTER_PRIMr 31532
#define RTP_ALLOWED_LINKS_REGISTER_SCNDr 31533
#define RTP_ALL_MUL_DROP_THr 31534
#define RTP_ALL_REACHABLE_VECTORr 31535
#define RTP_ALRC_EXCLUDEr 31536
#define RTP_BYPASSr 31537
#define RTP_COEXIST_CONFIGURATION_REGISTERr 31538
#define RTP_CRH_INTERRUPT_MASK_REGISTERr 31539
#define RTP_CRH_INTERRUPT_REGISTERr 31540
#define RTP_DRHP_DROPPED_LOW_MULr 31541
#define RTP_DRHP_INTERRUPT_MASK_REGISTERr 31542
#define RTP_DRHP_INTERRUPT_REGISTERr 31543
#define RTP_DRHP_UNREACHABLEMULTICASTINFOr 31544
#define RTP_DRHS_DROPPED_LOW_MULr 31545
#define RTP_DRHS_INTERRUPT_MASK_REGISTERr 31546
#define RTP_DRHS_INTERRUPT_REGISTERr 31547
#define RTP_DRHS_UNREACHABLEMULTICASTINFOr 31548
#define RTP_DRH_LOAD_BALANCING_CONFIGr 31549
#define RTP_DRH_LOAD_BALANCING_FAULT_CONFIGr 31550
#define RTP_DRH_LOAD_BALANCING_OPTIMIZATIONr 31551
#define RTP_ECC_1B_ERR_CNTr 31552
#define RTP_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr 31553
#define RTP_ECC_1B_ERR_INTERRUPT_REGISTERr 31554
#define RTP_ECC_2B_ERR_CNTr 31555
#define RTP_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr 31556
#define RTP_ECC_2B_ERR_INTERRUPT_REGISTERr 31557
#define RTP_ECC_ERR_1B_INITIATEr 31558
#define RTP_ECC_ERR_1B_MONITOR_MEM_MASKr 31559
#define RTP_ECC_ERR_2B_INITIATEr 31560
#define RTP_ECC_ERR_2B_MONITOR_MEM_MASKr 31561
#define RTP_ENABLEr 31562
#define RTP_ERROR_INITIATION_DATAr 31563
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r 31564
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1r 31565
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2r 31566
#define RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3r 31567
#define RTP_EXTERNAL_PADS_VALUEr 31568
#define RTP_GENERAL_INTERRUPT_MASK_REGISTERr 31569
#define RTP_GENERAL_INTERRUPT_REGISTERr 31570
#define RTP_GTIMER_CONFIGURATIONr 31571
#define RTP_GTIMER_TRIGGERr 31572
#define RTP_INDIRECTCOMMANDr 31573
#define RTP_INDIRECTCOMMANDADDRESSr 31574
#define RTP_INDIRECTCOMMANDRDDATA_0r 31575
#define RTP_INDIRECTCOMMANDRDDATA_1r 31576
#define RTP_INDIRECTCOMMANDWRDATA_0r 31577
#define RTP_INDIRECTCOMMANDWRDATA_1r 31578
#define RTP_INDIRECT_COMMANDr 31579
#define RTP_INDIRECT_COMMAND_ADDRESSr 31580
#define RTP_INDIRECT_COMMAND_DATA_INCREMENTr 31581
#define RTP_INDIRECT_COMMAND_RD_DATAr 31582
#define RTP_INDIRECT_COMMAND_WR_DATAr 31583
#define RTP_INTERRUPTMASKREGISTERr 31584
#define RTP_INTERRUPTREGISTERr 31585
#define RTP_INTERRUPT_MASK_REGISTERr 31586
#define RTP_INTERRUPT_REGISTERr 31587
#define RTP_INTERRUPT_REGISTER_TESTr 31588
#define RTP_LINK_ACTIVE_MASKr 31589
#define RTP_LINK_BUNDLE_BITMAPr 31590
#define RTP_LINK_INTEGRITY_VECTORr 31591
#define RTP_LINK_STATE_VECTORr 31592
#define RTP_LOCALLY_GENERATED_ACLr 31593
#define RTP_LOW_PR_MULTHr 31594
#define RTP_LOW_PR_MUL_CTRLr 31595
#define RTP_MAXIMUM_BASE_INDEXr 31596
#define RTP_MC_DISTRIBUTION_MAPr 31597
#define RTP_MC_TRAVERSE_RATEr 31598
#define RTP_MIRROR_ADDRESSr 31599
#define RTP_MULICAST_ALLOWED_LINKS_REGISTERr 31600
#define RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr 31601
#define RTP_MULTICAST_LINK_UPr 31602
#define RTP_MULTICAST_MODE_SELECTIONr 31603
#define RTP_PARITY_ERR_CNTr 31604
#define RTP_PAR_ERR_INITIATEr 31605
#define RTP_PAR_ERR_INTERRUPT_MASK_REGISTERr 31606
#define RTP_PAR_ERR_INTERRUPT_REGISTERr 31607
#define RTP_PAR_ERR_MEM_MASKr 31608
#define RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr 31609
#define RTP_REACHABILITY_CLEAR_LINKS_REGISTERr 31610
#define RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr 31611
#define RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATIONr 31612
#define RTP_REG_0049r 31613
#define RTP_REG_0050r 31614
#define RTP_REG_0051r 31615
#define RTP_REG_0052r 31616
#define RTP_REG_0054r 31617
#define RTP_REG_0058r 31618
#define RTP_REG_0063r 31619
#define RTP_REG_0067r 31620
#define RTP_REG_0069r 31621
#define RTP_REG_0074r 31622
#define RTP_REG_0086r 31623
#define RTP_REG_0090r 31624
#define RTP_REG_0091r 31625
#define RTP_REG_0092r 31626
#define RTP_REG_0093r 31627
#define RTP_REG_0097r 31628
#define RTP_REG_0162r 31629
#define RTP_REG_005Ar 31630
#define RTP_REG_00AFr 31631
#define RTP_REG_00C0r 31632
#define RTP_REG_00CFr 31633
#define RTP_REG_01FAr 31634
#define RTP_RTP_BY_PASSr 31635
#define RTP_RTP_ENABLEr 31636
#define RTP_SBUS_BROADCAST_IDr 31637
#define RTP_SBUS_LAST_IN_CHAINr 31638
#define RTP_SPARE_REGISTER_2r 31639
#define RTP_SPARE_REGISTER_3r 31640
#define RTP_UNICAST_ROUTE_UPDATE_DIRTYr 31641
#define RTP_UNICAST_TABLE_LAST_UPDATEr 31642
#define RTRFUr 31643
#define RTSECPr 31644
#define RTSFPHCr 31645
#define RTSGCFGr 31646
#define RUCr 31647
#define RUCAr 31648
#define RUC_BYTEr 31649
#define RUNDr 31650
#define RU_CONFIG1r 31651
#define RU_CONFIG2r 31652
#define RVLNr 31653
#define RVTAG3r 31654
#define RX0ILKNCONTROLr 31655
#define RX0ILKNSTATUSr 31656
#define RX1ILKNCONTROLr 31657
#define RX1ILKNSTATUSr 31658
#define RXCESCW_CHID_0r 31659
#define RXCESCW_CHID_1r 31660
#define RXCESCW_CHID_2r 31661
#define RXCESCW_CHID_3r 31662
#define RXCESCW_CHID_4r 31663
#define RXCESCW_CHID_5r 31664
#define RXCESCW_CHID_6r 31665
#define RXCESCW_CHID_7r 31666
#define RXCESCW_CHID_8r 31667
#define RXCESCW_CHID_9r 31668
#define RXCESCW_CHID_10r 31669
#define RXCESCW_CHID_11r 31670
#define RXCESCW_CHID_12r 31671
#define RXCESCW_CHID_13r 31672
#define RXCESCW_CHID_14r 31673
#define RXCESCW_CHID_15r 31674
#define RXCESCW_CHID_16r 31675
#define RXCESCW_CHID_17r 31676
#define RXCESCW_CHID_18r 31677
#define RXCESCW_CHID_19r 31678
#define RXCESCW_CHID_20r 31679
#define RXCESCW_CHID_21r 31680
#define RXCESCW_CHID_22r 31681
#define RXCESCW_CHID_23r 31682
#define RXCESCW_CHID_24r 31683
#define RXCESCW_CHID_25r 31684
#define RXCESCW_CHID_26r 31685
#define RXCESCW_CHID_27r 31686
#define RXCESCW_CHID_28r 31687
#define RXCESCW_CHID_29r 31688
#define RXCESCW_CHID_30r 31689
#define RXCESCW_CHID_31r 31690
#define RXCESCW_CHID_32r 31691
#define RXCESCW_CHID_33r 31692
#define RXCESCW_CHID_34r 31693
#define RXCESCW_CHID_35r 31694
#define RXCESCW_CHID_36r 31695
#define RXCESCW_CHID_37r 31696
#define RXCESCW_CHID_38r 31697
#define RXCESCW_CHID_39r 31698
#define RXCESCW_CHID_40r 31699
#define RXCESCW_CHID_41r 31700
#define RXCESCW_CHID_42r 31701
#define RXCESCW_CHID_43r 31702
#define RXCESCW_CHID_44r 31703
#define RXCESCW_CHID_45r 31704
#define RXCESCW_CHID_46r 31705
#define RXCESCW_CHID_47r 31706
#define RXCESCW_CHID_48r 31707
#define RXCESCW_CHID_49r 31708
#define RXCESCW_CHID_50r 31709
#define RXCESCW_CHID_51r 31710
#define RXCESCW_CHID_52r 31711
#define RXCESCW_CHID_53r 31712
#define RXCESCW_CHID_54r 31713
#define RXCESCW_CHID_55r 31714
#define RXCESCW_CHID_56r 31715
#define RXCESCW_CHID_57r 31716
#define RXCESCW_CHID_58r 31717
#define RXCESCW_CHID_59r 31718
#define RXCESCW_CHID_60r 31719
#define RXCESCW_CHID_61r 31720
#define RXCESCW_CHID_62r 31721
#define RXCESCW_CHID_63r 31722
#define RXCFr 31723
#define RXCHCFG_CHID_0r 31724
#define RXCHCFG_CHID_1r 31725
#define RXCHCFG_CHID_2r 31726
#define RXCHCFG_CHID_3r 31727
#define RXCHCFG_CHID_4r 31728
#define RXCHCFG_CHID_5r 31729
#define RXCHCFG_CHID_6r 31730
#define RXCHCFG_CHID_7r 31731
#define RXCHCFG_CHID_8r 31732
#define RXCHCFG_CHID_9r 31733
#define RXCHCFG_CHID_10r 31734
#define RXCHCFG_CHID_11r 31735
#define RXCHCFG_CHID_12r 31736
#define RXCHCFG_CHID_13r 31737
#define RXCHCFG_CHID_14r 31738
#define RXCHCFG_CHID_15r 31739
#define RXCHCFG_CHID_16r 31740
#define RXCHCFG_CHID_17r 31741
#define RXCHCFG_CHID_18r 31742
#define RXCHCFG_CHID_19r 31743
#define RXCHCFG_CHID_20r 31744
#define RXCHCFG_CHID_21r 31745
#define RXCHCFG_CHID_22r 31746
#define RXCHCFG_CHID_23r 31747
#define RXCHCFG_CHID_24r 31748
#define RXCHCFG_CHID_25r 31749
#define RXCHCFG_CHID_26r 31750
#define RXCHCFG_CHID_27r 31751
#define RXCHCFG_CHID_28r 31752
#define RXCHCFG_CHID_29r 31753
#define RXCHCFG_CHID_30r 31754
#define RXCHCFG_CHID_31r 31755
#define RXCHCFG_CHID_32r 31756
#define RXCHCFG_CHID_33r 31757
#define RXCHCFG_CHID_34r 31758
#define RXCHCFG_CHID_35r 31759
#define RXCHCFG_CHID_36r 31760
#define RXCHCFG_CHID_37r 31761
#define RXCHCFG_CHID_38r 31762
#define RXCHCFG_CHID_39r 31763
#define RXCHCFG_CHID_40r 31764
#define RXCHCFG_CHID_41r 31765
#define RXCHCFG_CHID_42r 31766
#define RXCHCFG_CHID_43r 31767
#define RXCHCFG_CHID_44r 31768
#define RXCHCFG_CHID_45r 31769
#define RXCHCFG_CHID_46r 31770
#define RXCHCFG_CHID_47r 31771
#define RXCHCFG_CHID_48r 31772
#define RXCHCFG_CHID_49r 31773
#define RXCHCFG_CHID_50r 31774
#define RXCHCFG_CHID_51r 31775
#define RXCHCFG_CHID_52r 31776
#define RXCHCFG_CHID_53r 31777
#define RXCHCFG_CHID_54r 31778
#define RXCHCFG_CHID_55r 31779
#define RXCHCFG_CHID_56r 31780
#define RXCHCFG_CHID_57r 31781
#define RXCHCFG_CHID_58r 31782
#define RXCHCFG_CHID_59r 31783
#define RXCHCFG_CHID_60r 31784
#define RXCHCFG_CHID_61r 31785
#define RXCHCFG_CHID_62r 31786
#define RXCHCFG_CHID_63r 31787
#define RXE2EIBPBKPSTATUSr 31788
#define RXERRDSCRDSPKTS_ECC_STATUSr 31789
#define RXFIFO_STATr 31790
#define RXFILLTHr 31791
#define RXILKN0BURSTERRCNTr 31792
#define RXILKN0CRC24ERRCNTr 31793
#define RXILKN0MISALIGNEDCNTr 31794
#define RXILKN0MISSEOPERRCNTr 31795
#define RXILKN0MISSSOPERRCNTr 31796
#define RXILKN1BURSTERRCNTr 31797
#define RXILKN1CRC24ERRCNTr 31798
#define RXILKN1MISALIGNEDCNTr 31799
#define RXILKN1MISSEOPERRCNTr 31800
#define RXILKN1MISSSOPERRCNTr 31801
#define RXILKNCRC32ERRCNTr 31802
#define RXILKNSTATUSPARITYERRORr 31803
#define RXLP_COUNTER_MEM_PARITY_STATUSr 31804
#define RXLP_COUNTER_MEM_PARITY_STATUS_NACKr 31805
#define RXLP_CTRLBUF_ECC_STATUSr 31806
#define RXLP_DATABUF_ECC_STATUSr 31807
#define RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr 31808
#define RXLP_DEBUG_COUNTER1_TRIGGER_SELECTr 31809
#define RXLP_DEBUG_COUNTER2_TRIGGER_SELECTr 31810
#define RXLP_DEBUG_COUNTER3_TRIGGER_SELECTr 31811
#define RXLP_DEBUG_COUNTER4_TRIGGER_SELECTr 31812
#define RXLP_DEBUG_COUNTER5_TRIGGER_SELECTr 31813
#define RXLP_DEBUG_COUNTER6_TRIGGER_SELECTr 31814
#define RXLP_DEBUG_COUNTER7_TRIGGER_SELECTr 31815
#define RXLP_DFC_CPU_UPDATE_REFRESHr 31816
#define RXLP_DFC_FRAMESr 31817
#define RXLP_DFC_FRAME_UNEXPECTED_MACDAr 31818
#define RXLP_DFC_FRAME_UNEXPECTED_MACSAr 31819
#define RXLP_DFC_HEADER_OPCODE_ERRORr 31820
#define RXLP_DFC_HEADER_TIME_ERRORr 31821
#define RXLP_DFC_LENGTH_CHECK_CONTROLr 31822
#define RXLP_DFC_LENGTH_ERRORr 31823
#define RXLP_DFC_MSG_START_BYTE_OFFSETr 31824
#define RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr 31825
#define RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LOr 31826
#define RXLP_DFC_STATUS_HIr 31827
#define RXLP_DFC_STATUS_LOr 31828
#define RXLP_ECC_INTERRUPT_ENABLEr 31829
#define RXLP_ECC_INTERRUPT_STATUSr 31830
#define RXLP_ECC_PARITY_CONTROLr 31831
#define RXLP_HW_RESET_CONTROLr 31832
#define RXLP_IARBBUF_ECC_STATUSr 31833
#define RXLP_INTERRUPT_DATA_LOG_ENABLEr 31834
#define RXLP_INTERRUPT_DATA_LOG_VALIDr 31835
#define RXLP_INTERRUPT_DATA_SOURCEr 31836
#define RXLP_INTERRUPT_ENABLEr 31837
#define RXLP_INTERRUPT_STATUSr 31838
#define RXLP_INT_STREAM_ID_BASEr 31839
#define RXLP_LENGTH_FIELD_SELECTORr 31840
#define RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr 31841
#define RXLP_PORT_ACTIVE_STREAM_BITMAP_LOr 31842
#define RXLP_PORT_DFC_DESTINATION_MAC_ADDRr 31843
#define RXLP_PORT_DFC_MAC_TYPEr 31844
#define RXLP_PORT_DFC_OPCODEr 31845
#define RXLP_PORT_DFC_TIMEr 31846
#define RXLP_PORT_ENABLEr 31847
#define RXLP_PORT_FAR_END_MAC_ADDRr 31848
#define RXLP_PORT_LP_MODE_CONTROLr 31849
#define RXLP_PORT_NEAR_END_MAC_ADDRr 31850
#define RXLP_PORT_PURGE_CONTROLr 31851
#define RXLP_PORT_STREAM_ID_BASEr 31852
#define RXLP_PORT_VLAN_TPIDr 31853
#define RXLP_PURGE_MASTER_OVERRIDEr 31854
#define RXLP_RESIDUAL_CRC_ECC_STATUSr 31855
#define RXLP_SW_FLUSH_CONTROLr 31856
#define RXLP_TCI_FIELD_SELECTORr 31857
#define RXLP_TRIGGER_MEM_PARITY_STATUSr 31858
#define RXLP_TRIGGER_MEM_PARITY_STATUS_NACKr 31859
#define RXLP_UNEXPECTED_ETHERTYPEr 31860
#define RXLP_UNKNOWN_STREAM_IDr 31861
#define RXMLFCONFIG0r 31862
#define RXMLFCONFIG1r 31863
#define RXMLFCONFIG2r 31864
#define RXMLFCONFIG3r 31865
#define RXMLFCONFIG4r 31866
#define RXMLFCONFIG5r 31867
#define RXMLFCONFIG6r 31868
#define RXMLFCONFIG7r 31869
#define RXMLFCONFIG8r 31870
#define RXMLFCONFIG9r 31871
#define RXMLFCONFIG10r 31872
#define RXMLFCONFIG11r 31873
#define RXMLFCONFIG12r 31874
#define RXMLFCONFIG13r 31875
#define RXMLFCONFIG14r 31876
#define RXMLFCONFIG15r 31877
#define RXMLFMAXOCCUPANCY0r 31878
#define RXMLFMAXOCCUPANCY1r 31879
#define RXMLFMAXOCCUPANCY2r 31880
#define RXMLFMAXOCCUPANCY3r 31881
#define RXMLFMAXOCCUPANCY4r 31882
#define RXMLFMAXOCCUPANCY5r 31883
#define RXMLFMAXOCCUPANCY6r 31884
#define RXMLFMAXOCCUPANCY7r 31885
#define RXMLFMAXOCCUPANCY8r 31886
#define RXMLFMAXOCCUPANCY9r 31887
#define RXMLFMAXOCCUPANCY10r 31888
#define RXMLFMAXOCCUPANCY11r 31889
#define RXMLFMAXOCCUPANCY12r 31890
#define RXMLFMAXOCCUPANCY13r 31891
#define RXMLFMAXOCCUPANCY14r 31892
#define RXMLFMAXOCCUPANCY15r 31893
#define RXMLFRESETPORTS0TO31r 31894
#define RXMLFRESETPORTS32TO63r 31895
#define RXMLFSTATUS0r 31896
#define RXMLFSTATUS1r 31897
#define RXMLFSTATUS2r 31898
#define RXMLFSTATUS3r 31899
#define RXMLFSTATUS4r 31900
#define RXMLFSTATUS5r 31901
#define RXMLFSTATUS6r 31902
#define RXMLFSTATUS7r 31903
#define RXMLFSTATUS8r 31904
#define RXMLFSTATUS9r 31905
#define RXMLFSTATUS10r 31906
#define RXMLFSTATUS11r 31907
#define RXMLFSTATUS12r 31908
#define RXMLFSTATUS13r 31909
#define RXMLFSTATUS14r 31910
#define RXMLFSTATUS15r 31911
#define RXMLFTHRESHOLDSCONFIG0r 31912
#define RXMLFTHRESHOLDSCONFIG1r 31913
#define RXMLFTHRESHOLDSCONFIG2r 31914
#define RXMLFTHRESHOLDSCONFIG3r 31915
#define RXMLFTHRESHOLDSCONFIG4r 31916
#define RXMLFTHRESHOLDSCONFIG5r 31917
#define RXMLFTHRESHOLDSCONFIG6r 31918
#define RXMLFTHRESHOLDSCONFIG7r 31919
#define RXMLFTHRESHOLDSCONFIG8r 31920
#define RXMLFTHRESHOLDSCONFIG9r 31921
#define RXMLFTHRESHOLDSCONFIG10r 31922
#define RXMLFTHRESHOLDSCONFIG11r 31923
#define RXMLFTHRESHOLDSCONFIG12r 31924
#define RXMLFTHRESHOLDSCONFIG13r 31925
#define RXMLFTHRESHOLDSCONFIG14r 31926
#define RXMLFTHRESHOLDSCONFIG15r 31927
#define RXNUMTHROWNEOPSCOUNTERr 31928
#define RXPACKETTYPE_ECC_STATUSr 31929
#define RXPFr 31930
#define RXPORTOVFPORT32_63r 31931
#define RXPORTOVFPORT_0_TO31r 31932
#define RXPPr 31933
#define RXROUNDROBINREQr 31934
#define RXSASTATSINVALIDPKTS_ECC_STATUSr 31935
#define RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr 31936
#define RXSASTATSNOTVALIDPKTS_ECC_STATUSr 31937
#define RXSASTATSOKPKTS_ECC_STATUSr 31938
#define RXSASTATSUNUSEDSAPKTS_ECC_STATUSr 31939
#define RXSCIUNKNOWNNONEPKTS_ECC_STATUSr 31940
#define RXSCSTATSDELAYEDPKTS_ECC_STATUSr 31941
#define RXSCSTATSINVALIDPKTS_ECC_STATUSr 31942
#define RXSCSTATSLATEPKTS_ECC_STATUSr 31943
#define RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr 31944
#define RXSCSTATSNOTVALIDPKTS_ECC_STATUSr 31945
#define RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr 31946
#define RXSCSTATSOCTETSVALIDATED_ECC_STATUSr 31947
#define RXSCSTATSOKPKTS_ECC_STATUSr 31948
#define RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr 31949
#define RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr 31950
#define RXTAGUNTAGNONEBAD_ECC_STATUSr 31951
#define RXUDAr 31952
#define RXUOr 31953
#define RXWSAr 31954
#define RX_EEE_LPI_DURATION_COUNTERr 31955
#define RX_EEE_LPI_EVENT_COUNTERr 31956
#define RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_0_TO_31r 31957
#define RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_32_TO_63r 31958
#define RX_HCFC_COUNTERr 31959
#define RX_HCFC_CRC_COUNTERr 31960
#define RX_LLFC_CRC_COUNTERr 31961
#define RX_LLFC_LOG_COUNTERr 31962
#define RX_LLFC_PHY_COUNTERr 31963
#define RX_PAUSE_QUANTA_SCALEr 31964
#define RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROLr 31965
#define RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_INTRr 31966
#define RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_NACKr 31967
#define RX_PROT_GROUP_TABLE_DBGCTRLr 31968
#define RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROLr 31969
#define RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr 31970
#define RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_NACKr 31971
#define RX_REQUEST_HIGH_ENABLEr 31972
#define RX_REQUEST_LOW_ENABLEr 31973
#define R_64r 31974
#define R_127r 31975
#define R_255r 31976
#define R_511r 31977
#define R_1023r 31978
#define R_1518r 31979
#define R_2047r 31980
#define R_4095r 31981
#define R_9216r 31982
#define R_16383r 31983
#define S1V_CONFIGr 31984
#define S1V_COSMASKr 31985
#define S1V_COSWEIGHTSr 31986
#define S1V_MINSPCONFIGr 31987
#define S1V_WDRRCOUNTr 31988
#define S2_CONFIGr 31989
#define S2_COSMASKr 31990
#define S2_COSWEIGHTSr 31991
#define S2_MAXBUCKETr 31992
#define S2_MAXBUCKETCONFIG_64r 31993
#define S2_MINBUCKETr 31994
#define S2_MINBUCKETCONFIG_64r 31995
#define S2_MINSPCONFIGr 31996
#define S2_S3_ROUTINGr 31997
#define S2_WERRCOUNTr 31998
#define S3_CONFIGr 31999
#define S3_CONFIG_MCr 32000
#define S3_COSMASKr 32001
#define S3_COSMASK_MCr 32002
#define S3_COSWEIGHTSr 32003
#define S3_MAXBUCKETr 32004
#define S3_MAXBUCKETCONFIG_64r 32005
#define S3_MINBUCKETr 32006
#define S3_MINBUCKETCONFIG_64r 32007
#define S3_MINSPCONFIGr 32008
#define S3_MINSPCONFIG_MCr 32009
#define S3_WERRCOUNTr 32010
#define SA1_ECC_STATUSr 32011
#define SA2_ECC_STATUSr 32012
#define SAFC_PRI2COS_MAPPING_1r 32013
#define SAFC_PRI2COS_MAPPING_2r 32014
#define SAFC_RX_CONFIG_XPORT0r 32015
#define SAFC_RX_CONFIG_XPORT1r 32016
#define SAFC_RX_CONFIG_XPORT2r 32017
#define SAFC_RX_CONFIG_XPORT3r 32018
#define SAMSBr 32019
#define SA_LOOKUP_TYPEr 32020
#define SBS_CONTROLr 32021
#define SB_DEBUG_QS_CIr 32022
#define SB_DEBUG_RB_CIr 32023
#define SB_DEBUG_TX_CIr 32024
#define SCHEDULEDREJECTBUFFERTHRESHOLDr 32025
#define SCHEDULEDREJECTDESCRIPTORTHRESHOLDr 32026
#define SCHEDULER_CONFIGURATION_REGISTERr 32027
#define SCHEDULER_COUNTERr 32028
#define SCHHTH_0r 32029
#define SCHHTH_1r 32030
#define SCHHTH_2r 32031
#define SCHLTH_0r 32032
#define SCHLTH_1r 32033
#define SCHLTH_2r 32034
#define SCH_ASSIGNED_CREDIT_CONFIGURATIONr 32035
#define SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr 32036
#define SCH_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr 32037
#define SCH_CIR_SHAPERS_CONFIGURATIONr 32038
#define SCH_CREDIT_COUNTERr 32039
#define SCH_CREDIT_COUNTER_CONFIGURATION_REG_1r 32040
#define SCH_CREDIT_COUNTER_CONFIGURATION_REG_2r 32041
#define SCH_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr 32042
#define SCH_DEVICE_SCHEDULERr 32043
#define SCH_DVS_CONFIG_0r 32044
#define SCH_DVS_CONFIG_1r 32045
#define SCH_DVS_CREDIT_COUNTERr 32046
#define SCH_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr 32047
#define SCH_DVS_FC_COUNTERS_CONFIGURATION_REGISTERr 32048
#define SCH_DVS_FLOW_CONTROL_COUNTERr 32049
#define SCH_DVS_LINK_STATUSr 32050
#define SCH_DVS_RCI_COUNTERr 32051
#define SCH_DVS_RCI_COUNTERS_CONFIGURATION_REGISTERr 32052
#define SCH_DVS_WEIGHT_CONFIGr 32053
#define SCH_ECC_1B_ERR_ADDRr 32054
#define SCH_ECC_1B_ERR_CNTr 32055
#define SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr 32056
#define SCH_ECC_1B_ERR_INTERRUPT_REGISTERr 32057
#define SCH_ECC_2B_ERR_ADDRr 32058
#define SCH_ECC_2B_ERR_CNTr 32059
#define SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr 32060
#define SCH_ECC_2B_ERR_INTERRUPT_REGISTERr 32061
#define SCH_ECC_ERR_1B_INITIATEr 32062
#define SCH_ECC_ERR_2B_INITIATEr 32063
#define SCH_ERROR_INITIATION_DATAr 32064
#define SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTERr 32065
#define SCH_FORCE_PORT_FC_REGISTERr 32066
#define SCH_FSF_COMPOSITE_CONFIGURATIONr 32067
#define SCH_GLOBAL_TIMER_ACTIVATION_REGISTERr 32068
#define SCH_GLOBAL_TIMER_CONFIGURATION_REGISTERr 32069
#define SCH_INCORRECT_STATUS_MESSAGE___REGISTER_1r 32070
#define SCH_INCORRECT_STATUS_MESSAGE___REGISTER_2r 32071
#define SCH_INDIRECTCOMMANDr 32072
#define SCH_INDIRECTCOMMANDADDRESSr 32073
#define SCH_INDIRECTCOMMANDRDDATAr 32074
#define SCH_INDIRECTCOMMANDWRDATAr 32075
#define SCH_INDIRECT_COMMANDr 32076
#define SCH_INDIRECT_COMMAND_ADDRESSr 32077
#define SCH_INDIRECT_COMMAND_RD_DATAr 32078
#define SCH_INDIRECT_COMMAND_WR_DATAr 32079
#define SCH_INGRESS_SHAPING_PORT_CONFIGURATIONr 32080
#define SCH_INTERRUPT_MASK_REGISTERr 32081
#define SCH_INTERRUPT_REGISTERr 32082
#define SCH_INTERRUPT_REGISTER_TESTr 32083
#define SCH_LAST_FLOW_RESTART_EVENTr 32084
#define SCH_MAX_PORT_QUEUE_SIZE_COUNTERr 32085
#define SCH_PARITY_ERR_ADDRr 32086
#define SCH_PARITY_ERR_CNTr 32087
#define SCH_PAR_ERR_INITIATEr 32088
#define SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr 32089
#define SCH_PAR_ERR_INTERRUPT_REGISTERr 32090
#define SCH_PIR_SHAPERS_CONFIGURATIONr 32091
#define SCH_PS_1P_PRIORITY_MODE_REGISTERr 32092
#define SCH_PS_2P_PRIORITY_MODE_REGISTERr 32093
#define SCH_RCI_DECREMENT_VALUESr 32094
#define SCH_RCI_PARAMSr 32095
#define SCH_REBOUNDED_CREDIT_CONFIGURATIONr 32096
#define SCH_REG_090r 32097
#define SCH_REG_091r 32098
#define SCH_REG_092r 32099
#define SCH_REG_093r 32100
#define SCH_REG_103r 32101
#define SCH_REG_213r 32102
#define SCH_REG_215r 32103
#define SCH_REG_00B4r 32104
#define SCH_REG_00B5r 32105
#define SCH_REG_00B6r 32106
#define SCH_REG_00B7r 32107
#define SCH_REG_00BCr 32108
#define SCH_REG_00BDr 32109
#define SCH_REG_00BEr 32110
#define SCH_REG_00BFr 32111
#define SCH_REG_0AFr 32112
#define SCH_REG_0E7r 32113
#define SCH_REG_0EBr 32114
#define SCH_REG_0EDr 32115
#define SCH_REG_0EEr 32116
#define SCH_REG_0F4r 32117
#define SCH_REG_0F5r 32118
#define SCH_REG_0F6r 32119
#define SCH_REG_0F7r 32120
#define SCH_REG_0F8r 32121
#define SCH_REG_0F9r 32122
#define SCH_REG_0FAr 32123
#define SCH_REG_0FDr 32124
#define SCH_REG_0FEr 32125
#define SCH_REG_0FFr 32126
#define SCH_REG_10Ar 32127
#define SCH_REG_10Br 32128
#define SCH_REG_11Cr 32129
#define SCH_REG_11Dr 32130
#define SCH_REG_12Dr 32131
#define SCH_REG_1A8r 32132
#define SCH_REG_1A9r 32133
#define SCH_REG_1ACr 32134
#define SCH_REG_1BCr 32135
#define SCH_REG_2AFr 32136
#define SCH_RETURNED_CREDITS_CFG_REGISTERr 32137
#define SCH_SBUS_LAST_IN_CHAINr 32138
#define SCH_SCHEDULER_CONFIGURATION_REGISTERr 32139
#define SCH_SCHEDULER_COUNTERr 32140
#define SCH_SCHEDULER_NOT_VALIDr 32141
#define SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0r 32142
#define SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1r 32143
#define SCH_SCL___SMP_MESSAGESr 32144
#define SCH_SELECT_FLOW_TO_QUEUE_MAPPINGr 32145
#define SCH_SHAPER_CONFIGURATION_REGISTER_1r 32146
#define SCH_SMP_BACK_UP_MESSAGESr 32147
#define SCH_SMP_MESSAGE_COUNTERr 32148
#define SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr 32149
#define SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr 32150
#define SCH_SYSTEM_RED_CONFIGURATIONr 32151
#define SCIFCONTROLr 32152
#define SCIFSTATUSr 32153
#define SCL___SMP_MESSAGESr 32154
#define SCQM_QGRPr 32155
#define SCRATCHPAD0r 32156
#define SCRATCHPAD1r 32157
#define SC_BYTE_METER_CONFIGr 32158
#define SC_CMD_INJECT_CTRL0r 32159
#define SC_CMD_INJECT_CTRL1r 32160
#define SC_CMD_INJECT_CTRL2r 32161
#define SC_CMD_INJECT_DATA0r 32162
#define SC_CMD_INJECT_DATA1r 32163
#define SC_CMD_INJECT_DATA2r 32164
#define SC_CMD_INJECT_DATA3r 32165
#define SC_CMD_INJECT_DATA4r 32166
#define SC_CMD_INJECT_DATA5r 32167
#define SC_CMD_INJECT_DATA6r 32168
#define SC_CMD_INJECT_DATA7r 32169
#define SC_CMD_INJECT_DATA8r 32170
#define SC_CMD_INJECT_DATA9r 32171
#define SC_CONFIG0r 32172
#define SC_CONFIG1r 32173
#define SC_CONFIG2r 32174
#define SC_CONFIG3r 32175
#define SC_CONFIG_TDMCALSWAPr 32176
#define SC_DEBUG_CMD_CODE0r 32177
#define SC_DEBUG_CMD_CODE1r 32178
#define SC_DEBUG_CMD_CODE2r 32179
#define SC_ECC_DEBUGr 32180
#define SC_ECC_ERROR0r 32181
#define SC_ECC_ERROR0_MASKr 32182
#define SC_ECC_STATUS0r 32183
#define SC_ERROR0r 32184
#define SC_ERROR1r 32185
#define SC_ERROR2r 32186
#define SC_ERROR0_MASKr 32187
#define SC_ERROR1_MASKr 32188
#define SC_ERROR2_MASKr 32189
#define SC_LINK_ENABLE_REMAP0r 32190
#define SC_LINK_ENABLE_REMAP1r 32191
#define SC_LINK_ENABLE_REMAP2r 32192
#define SC_LINK_ENABLE_REMAP3r 32193
#define SC_LINK_STATUS_REMAP0r 32194
#define SC_LINK_STATUS_REMAP1r 32195
#define SC_LINK_STATUS_REMAP2r 32196
#define SC_LINK_STATUS_REMAP3r 32197
#define SC_LINK_STATUS_REMAP4r 32198
#define SC_LINK_STATUS_REMAP5r 32199
#define SC_SFI_PAUSE_STATUS0r 32200
#define SC_SFI_PAUSE_STATUS1r 32201
#define SC_STATUS0r 32202
#define SC_STATUS1r 32203
#define SC_STATUS_TDMCALSWAP0r 32204
#define SC_STATUS_TDMCALSWAP1r 32205
#define SC_SW_RESETr 32206
#define SC_TOP_SFI_ERROR0r 32207
#define SC_TOP_SFI_ERROR0_MASKr 32208
#define SC_TOP_SFI_NUM_REMAP0r 32209
#define SC_TOP_SFI_PORT_CONFIG0r 32210
#define SC_TOP_SFI_RX_SOT_CNTr 32211
#define SC_TOP_SFI_RX_TEST_CNTr 32212
#define SC_TOP_SFI_TX_TEST_CNTr 32213
#define SC_TOP_SI_CONFIG0r 32214
#define SC_TOP_SI_CONFIG1r 32215
#define SC_TOP_SI_CONFIG2r 32216
#define SC_TOP_SI_CONFIG3r 32217
#define SC_TOP_SI_DEBUG0r 32218
#define SC_TOP_SI_DEBUG1r 32219
#define SC_TOP_SI_ECC_DEBUGr 32220
#define SC_TOP_SI_ECC_ERRORr 32221
#define SC_TOP_SI_ECC_ERROR_MASKr 32222
#define SC_TOP_SI_ECC_STATUSr 32223
#define SC_TOP_SI_ERROR0r 32224
#define SC_TOP_SI_ERROR1r 32225
#define SC_TOP_SI_ERROR0_MASKr 32226
#define SC_TOP_SI_ERROR1_MASKr 32227
#define SC_TOP_SI_MEM_DEBUGr 32228
#define SC_TOP_SI_PRBS_STATUSr 32229
#define SC_TOP_SI_SD_CONFIGr 32230
#define SC_TOP_SI_SD_PLL_CONFIGr 32231
#define SC_TOP_SI_SD_RESETr 32232
#define SC_TOP_SI_SD_STATUSr 32233
#define SC_TOP_SI_STATEr 32234
#define SC_TOP_SI_STATUS0r 32235
#define SC_TOP_SI_STICKY_STATEr 32236
#define SC_TRACE_IF_QS_SC_PU_CAPT_0r 32237
#define SC_TRACE_IF_QS_SC_PU_CONTROLr 32238
#define SC_TRACE_IF_QS_SC_PU_COUNTERr 32239
#define SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr 32240
#define SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr 32241
#define SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r 32242
#define SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr 32243
#define SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr 32244
#define SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr 32245
#define SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr 32246
#define SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r 32247
#define SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr 32248
#define SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr 32249
#define SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr 32250
#define SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr 32251
#define SC_TRACE_IF_STATUSr 32252
#define SC_TRACE_IF_STATUS_MASKr 32253
#define SDROM_REMAP_SELECTr 32254
#define SDROM_REMAP_SELECT_ENABLEr 32255
#define SELECTOUTPUTOFSYNCHRONOUSETHERNETPADSr 32256
#define SELECT_FLOW_TO_QUEUE_MAPPINGr 32257
#define SEMOPCODEOFFSET_0r 32258
#define SEMOPCODEOFFSET_1r 32259
#define SEMOPCODEOFFSET_2r 32260
#define SEMOPCODEUSAGEr 32261
#define SEQUENCEEXPECTEDr 32262
#define SEQUENCETXr 32263
#define SERVICETYPEVALUESr 32264
#define SERVICE_COS_MAP_PARITY_CONTROLr 32265
#define SERVICE_COS_MAP_PARITY_STATUS_INTRr 32266
#define SERVICE_COS_MAP_PARITY_STATUS_NACKr 32267
#define SER_CONFIG_REGr 32268
#define SER_ERROR_0r 32269
#define SER_ERROR_1r 32270
#define SER_MISSED_EVENTr 32271
#define SER_RANGE_0_ADDR_MASKr 32272
#define SER_RANGE_0_CONFIGr 32273
#define SER_RANGE_0_ENDr 32274
#define SER_RANGE_0_PROT_WORD_0r 32275
#define SER_RANGE_0_PROT_WORD_1r 32276
#define SER_RANGE_0_PROT_WORD_2r 32277
#define SER_RANGE_0_PROT_WORD_3r 32278
#define SER_RANGE_0_RESULTr 32279
#define SER_RANGE_0_STARTr 32280
#define SER_RANGE_10_ADDR_MASKr 32281
#define SER_RANGE_10_CONFIGr 32282
#define SER_RANGE_10_ENDr 32283
#define SER_RANGE_10_PROT_WORD_0r 32284
#define SER_RANGE_10_PROT_WORD_1r 32285
#define SER_RANGE_10_PROT_WORD_2r 32286
#define SER_RANGE_10_PROT_WORD_3r 32287
#define SER_RANGE_10_RESULTr 32288
#define SER_RANGE_10_STARTr 32289
#define SER_RANGE_11_ADDR_MASKr 32290
#define SER_RANGE_11_CONFIGr 32291
#define SER_RANGE_11_ENDr 32292
#define SER_RANGE_11_PROT_WORD_0r 32293
#define SER_RANGE_11_PROT_WORD_1r 32294
#define SER_RANGE_11_PROT_WORD_2r 32295
#define SER_RANGE_11_PROT_WORD_3r 32296
#define SER_RANGE_11_RESULTr 32297
#define SER_RANGE_11_STARTr 32298
#define SER_RANGE_12_ADDR_MASKr 32299
#define SER_RANGE_12_CONFIGr 32300
#define SER_RANGE_12_ENDr 32301
#define SER_RANGE_12_PROT_WORD_0r 32302
#define SER_RANGE_12_PROT_WORD_1r 32303
#define SER_RANGE_12_PROT_WORD_2r 32304
#define SER_RANGE_12_PROT_WORD_3r 32305
#define SER_RANGE_12_RESULTr 32306
#define SER_RANGE_12_STARTr 32307
#define SER_RANGE_13_ADDR_MASKr 32308
#define SER_RANGE_13_CONFIGr 32309
#define SER_RANGE_13_ENDr 32310
#define SER_RANGE_13_PROT_WORD_0r 32311
#define SER_RANGE_13_PROT_WORD_1r 32312
#define SER_RANGE_13_PROT_WORD_2r 32313
#define SER_RANGE_13_PROT_WORD_3r 32314
#define SER_RANGE_13_RESULTr 32315
#define SER_RANGE_13_STARTr 32316
#define SER_RANGE_14_ADDR_MASKr 32317
#define SER_RANGE_14_CONFIGr 32318
#define SER_RANGE_14_ENDr 32319
#define SER_RANGE_14_PROT_WORD_0r 32320
#define SER_RANGE_14_PROT_WORD_1r 32321
#define SER_RANGE_14_PROT_WORD_2r 32322
#define SER_RANGE_14_PROT_WORD_3r 32323
#define SER_RANGE_14_RESULTr 32324
#define SER_RANGE_14_STARTr 32325
#define SER_RANGE_15_ADDR_MASKr 32326
#define SER_RANGE_15_CONFIGr 32327
#define SER_RANGE_15_ENDr 32328
#define SER_RANGE_15_PROT_WORD_0r 32329
#define SER_RANGE_15_PROT_WORD_1r 32330
#define SER_RANGE_15_PROT_WORD_2r 32331
#define SER_RANGE_15_PROT_WORD_3r 32332
#define SER_RANGE_15_RESULTr 32333
#define SER_RANGE_15_STARTr 32334
#define SER_RANGE_16_ADDR_MASKr 32335
#define SER_RANGE_16_CONFIGr 32336
#define SER_RANGE_16_ENDr 32337
#define SER_RANGE_16_PROT_WORD_0r 32338
#define SER_RANGE_16_PROT_WORD_1r 32339
#define SER_RANGE_16_PROT_WORD_2r 32340
#define SER_RANGE_16_PROT_WORD_3r 32341
#define SER_RANGE_16_RESULTr 32342
#define SER_RANGE_16_STARTr 32343
#define SER_RANGE_17_ADDR_MASKr 32344
#define SER_RANGE_17_CONFIGr 32345
#define SER_RANGE_17_ENDr 32346
#define SER_RANGE_17_PROT_WORD_0r 32347
#define SER_RANGE_17_PROT_WORD_1r 32348
#define SER_RANGE_17_PROT_WORD_2r 32349
#define SER_RANGE_17_PROT_WORD_3r 32350
#define SER_RANGE_17_RESULTr 32351
#define SER_RANGE_17_STARTr 32352
#define SER_RANGE_18_ADDR_MASKr 32353
#define SER_RANGE_18_CONFIGr 32354
#define SER_RANGE_18_ENDr 32355
#define SER_RANGE_18_PROT_WORD_0r 32356
#define SER_RANGE_18_PROT_WORD_1r 32357
#define SER_RANGE_18_PROT_WORD_2r 32358
#define SER_RANGE_18_PROT_WORD_3r 32359
#define SER_RANGE_18_RESULTr 32360
#define SER_RANGE_18_STARTr 32361
#define SER_RANGE_19_ADDR_MASKr 32362
#define SER_RANGE_19_CONFIGr 32363
#define SER_RANGE_19_ENDr 32364
#define SER_RANGE_19_PROT_WORD_0r 32365
#define SER_RANGE_19_PROT_WORD_1r 32366
#define SER_RANGE_19_PROT_WORD_2r 32367
#define SER_RANGE_19_PROT_WORD_3r 32368
#define SER_RANGE_19_RESULTr 32369
#define SER_RANGE_19_STARTr 32370
#define SER_RANGE_1_ADDR_MASKr 32371
#define SER_RANGE_1_CONFIGr 32372
#define SER_RANGE_1_ENDr 32373
#define SER_RANGE_1_PROT_WORD_0r 32374
#define SER_RANGE_1_PROT_WORD_1r 32375
#define SER_RANGE_1_PROT_WORD_2r 32376
#define SER_RANGE_1_PROT_WORD_3r 32377
#define SER_RANGE_1_RESULTr 32378
#define SER_RANGE_1_STARTr 32379
#define SER_RANGE_20_ADDR_MASKr 32380
#define SER_RANGE_20_CONFIGr 32381
#define SER_RANGE_20_ENDr 32382
#define SER_RANGE_20_PROT_WORD_0r 32383
#define SER_RANGE_20_PROT_WORD_1r 32384
#define SER_RANGE_20_PROT_WORD_2r 32385
#define SER_RANGE_20_PROT_WORD_3r 32386
#define SER_RANGE_20_RESULTr 32387
#define SER_RANGE_20_STARTr 32388
#define SER_RANGE_21_ADDR_MASKr 32389
#define SER_RANGE_21_CONFIGr 32390
#define SER_RANGE_21_ENDr 32391
#define SER_RANGE_21_PROT_WORD_0r 32392
#define SER_RANGE_21_PROT_WORD_1r 32393
#define SER_RANGE_21_PROT_WORD_2r 32394
#define SER_RANGE_21_PROT_WORD_3r 32395
#define SER_RANGE_21_RESULTr 32396
#define SER_RANGE_21_STARTr 32397
#define SER_RANGE_22_ADDR_MASKr 32398
#define SER_RANGE_22_CONFIGr 32399
#define SER_RANGE_22_ENDr 32400
#define SER_RANGE_22_PROT_WORD_0r 32401
#define SER_RANGE_22_PROT_WORD_1r 32402
#define SER_RANGE_22_PROT_WORD_2r 32403
#define SER_RANGE_22_PROT_WORD_3r 32404
#define SER_RANGE_22_RESULTr 32405
#define SER_RANGE_22_STARTr 32406
#define SER_RANGE_23_ADDR_MASKr 32407
#define SER_RANGE_23_CONFIGr 32408
#define SER_RANGE_23_ENDr 32409
#define SER_RANGE_23_PROT_WORD_0r 32410
#define SER_RANGE_23_PROT_WORD_1r 32411
#define SER_RANGE_23_PROT_WORD_2r 32412
#define SER_RANGE_23_PROT_WORD_3r 32413
#define SER_RANGE_23_RESULTr 32414
#define SER_RANGE_23_STARTr 32415
#define SER_RANGE_24_ADDR_MASKr 32416
#define SER_RANGE_24_CONFIGr 32417
#define SER_RANGE_24_ENDr 32418
#define SER_RANGE_24_PROT_WORD_0r 32419
#define SER_RANGE_24_PROT_WORD_1r 32420
#define SER_RANGE_24_PROT_WORD_2r 32421
#define SER_RANGE_24_PROT_WORD_3r 32422
#define SER_RANGE_24_RESULTr 32423
#define SER_RANGE_24_STARTr 32424
#define SER_RANGE_25_ADDR_MASKr 32425
#define SER_RANGE_25_CONFIGr 32426
#define SER_RANGE_25_ENDr 32427
#define SER_RANGE_25_PROT_WORD_0r 32428
#define SER_RANGE_25_PROT_WORD_1r 32429
#define SER_RANGE_25_PROT_WORD_2r 32430
#define SER_RANGE_25_PROT_WORD_3r 32431
#define SER_RANGE_25_RESULTr 32432
#define SER_RANGE_25_STARTr 32433
#define SER_RANGE_26_ADDR_MASKr 32434
#define SER_RANGE_26_CONFIGr 32435
#define SER_RANGE_26_ENDr 32436
#define SER_RANGE_26_PROT_WORD_0r 32437
#define SER_RANGE_26_PROT_WORD_1r 32438
#define SER_RANGE_26_PROT_WORD_2r 32439
#define SER_RANGE_26_PROT_WORD_3r 32440
#define SER_RANGE_26_RESULTr 32441
#define SER_RANGE_26_STARTr 32442
#define SER_RANGE_27_ADDR_MASKr 32443
#define SER_RANGE_27_CONFIGr 32444
#define SER_RANGE_27_ENDr 32445
#define SER_RANGE_27_PROT_WORD_0r 32446
#define SER_RANGE_27_PROT_WORD_1r 32447
#define SER_RANGE_27_PROT_WORD_2r 32448
#define SER_RANGE_27_PROT_WORD_3r 32449
#define SER_RANGE_27_RESULTr 32450
#define SER_RANGE_27_STARTr 32451
#define SER_RANGE_28_ADDR_MASKr 32452
#define SER_RANGE_28_CONFIGr 32453
#define SER_RANGE_28_ENDr 32454
#define SER_RANGE_28_PROT_WORD_0r 32455
#define SER_RANGE_28_PROT_WORD_1r 32456
#define SER_RANGE_28_PROT_WORD_2r 32457
#define SER_RANGE_28_PROT_WORD_3r 32458
#define SER_RANGE_28_RESULTr 32459
#define SER_RANGE_28_STARTr 32460
#define SER_RANGE_29_ADDR_MASKr 32461
#define SER_RANGE_29_CONFIGr 32462
#define SER_RANGE_29_ENDr 32463
#define SER_RANGE_29_PROT_WORD_0r 32464
#define SER_RANGE_29_PROT_WORD_1r 32465
#define SER_RANGE_29_PROT_WORD_2r 32466
#define SER_RANGE_29_PROT_WORD_3r 32467
#define SER_RANGE_29_RESULTr 32468
#define SER_RANGE_29_STARTr 32469
#define SER_RANGE_2_ADDR_MASKr 32470
#define SER_RANGE_2_CONFIGr 32471
#define SER_RANGE_2_ENDr 32472
#define SER_RANGE_2_PROT_WORD_0r 32473
#define SER_RANGE_2_PROT_WORD_1r 32474
#define SER_RANGE_2_PROT_WORD_2r 32475
#define SER_RANGE_2_PROT_WORD_3r 32476
#define SER_RANGE_2_RESULTr 32477
#define SER_RANGE_2_STARTr 32478
#define SER_RANGE_30_ADDR_MASKr 32479
#define SER_RANGE_30_CONFIGr 32480
#define SER_RANGE_30_ENDr 32481
#define SER_RANGE_30_PROT_WORD_0r 32482
#define SER_RANGE_30_PROT_WORD_1r 32483
#define SER_RANGE_30_PROT_WORD_2r 32484
#define SER_RANGE_30_PROT_WORD_3r 32485
#define SER_RANGE_30_RESULTr 32486
#define SER_RANGE_30_STARTr 32487
#define SER_RANGE_31_ADDR_MASKr 32488
#define SER_RANGE_31_CONFIGr 32489
#define SER_RANGE_31_ENDr 32490
#define SER_RANGE_31_PROT_WORD_0r 32491
#define SER_RANGE_31_PROT_WORD_1r 32492
#define SER_RANGE_31_PROT_WORD_2r 32493
#define SER_RANGE_31_PROT_WORD_3r 32494
#define SER_RANGE_31_RESULTr 32495
#define SER_RANGE_31_STARTr 32496
#define SER_RANGE_3_ADDR_MASKr 32497
#define SER_RANGE_3_CONFIGr 32498
#define SER_RANGE_3_ENDr 32499
#define SER_RANGE_3_PROT_WORD_0r 32500
#define SER_RANGE_3_PROT_WORD_1r 32501
#define SER_RANGE_3_PROT_WORD_2r 32502
#define SER_RANGE_3_PROT_WORD_3r 32503
#define SER_RANGE_3_RESULTr 32504
#define SER_RANGE_3_STARTr 32505
#define SER_RANGE_4_ADDR_MASKr 32506
#define SER_RANGE_4_CONFIGr 32507
#define SER_RANGE_4_ENDr 32508
#define SER_RANGE_4_PROT_WORD_0r 32509
#define SER_RANGE_4_PROT_WORD_1r 32510
#define SER_RANGE_4_PROT_WORD_2r 32511
#define SER_RANGE_4_PROT_WORD_3r 32512
#define SER_RANGE_4_RESULTr 32513
#define SER_RANGE_4_STARTr 32514
#define SER_RANGE_5_ADDR_MASKr 32515
#define SER_RANGE_5_CONFIGr 32516
#define SER_RANGE_5_ENDr 32517
#define SER_RANGE_5_PROT_WORD_0r 32518
#define SER_RANGE_5_PROT_WORD_1r 32519
#define SER_RANGE_5_PROT_WORD_2r 32520
#define SER_RANGE_5_PROT_WORD_3r 32521
#define SER_RANGE_5_RESULTr 32522
#define SER_RANGE_5_STARTr 32523
#define SER_RANGE_6_ADDR_MASKr 32524
#define SER_RANGE_6_CONFIGr 32525
#define SER_RANGE_6_ENDr 32526
#define SER_RANGE_6_PROT_WORD_0r 32527
#define SER_RANGE_6_PROT_WORD_1r 32528
#define SER_RANGE_6_PROT_WORD_2r 32529
#define SER_RANGE_6_PROT_WORD_3r 32530
#define SER_RANGE_6_RESULTr 32531
#define SER_RANGE_6_STARTr 32532
#define SER_RANGE_7_ADDR_MASKr 32533
#define SER_RANGE_7_CONFIGr 32534
#define SER_RANGE_7_ENDr 32535
#define SER_RANGE_7_PROT_WORD_0r 32536
#define SER_RANGE_7_PROT_WORD_1r 32537
#define SER_RANGE_7_PROT_WORD_2r 32538
#define SER_RANGE_7_PROT_WORD_3r 32539
#define SER_RANGE_7_RESULTr 32540
#define SER_RANGE_7_STARTr 32541
#define SER_RANGE_8_ADDR_MASKr 32542
#define SER_RANGE_8_CONFIGr 32543
#define SER_RANGE_8_ENDr 32544
#define SER_RANGE_8_PROT_WORD_0r 32545
#define SER_RANGE_8_PROT_WORD_1r 32546
#define SER_RANGE_8_PROT_WORD_2r 32547
#define SER_RANGE_8_PROT_WORD_3r 32548
#define SER_RANGE_8_RESULTr 32549
#define SER_RANGE_8_STARTr 32550
#define SER_RANGE_9_ADDR_MASKr 32551
#define SER_RANGE_9_CONFIGr 32552
#define SER_RANGE_9_ENDr 32553
#define SER_RANGE_9_PROT_WORD_0r 32554
#define SER_RANGE_9_PROT_WORD_1r 32555
#define SER_RANGE_9_PROT_WORD_2r 32556
#define SER_RANGE_9_PROT_WORD_3r 32557
#define SER_RANGE_9_RESULTr 32558
#define SER_RANGE_9_STARTr 32559
#define SER_RANGE_ENABLEr 32560
#define SER_RESULT_MEM_PDAr 32561
#define SER_RESULT_MEM_TMr 32562
#define SER_RING_ERR_CTRLr 32563
#define SETFTMHVERSIONr 32564
#define SEVPMC1C1r 32565
#define SEVPMC1C2r 32566
#define SEVPMC2C1r 32567
#define SEVPMC2C2r 32568
#define SEVPMC3C1r 32569
#define SEVPMC3C2r 32570
#define SEVPMC4C1r 32571
#define SEVPMC4C2r 32572
#define SEVPMDH1r 32573
#define SEVPMDH2r 32574
#define SEVPMG1C1r 32575
#define SEVPMG1C2r 32576
#define SEVPMG2C1r 32577
#define SEVPMG2C2r 32578
#define SEVPMG3C1r 32579
#define SEVPMG3C2r 32580
#define SEVPMG4C1r 32581
#define SEVPMG4C2r 32582
#define SEVPMG5C1r 32583
#define SEVPMG5C2r 32584
#define SEVPMG6C1r 32585
#define SEVPMG6C2r 32586
#define SEVPMG7C1r 32587
#define SEVPMG7C2r 32588
#define SEVPMG8C1r 32589
#define SEVPMG8C2r 32590
#define SEVPMSP1r 32591
#define SEVPMSP2r 32592
#define SFD_OFFSETr 32593
#define SFI_ERROR0r 32594
#define SFI_ERROR0_MASKr 32595
#define SFI_NUM_REMAP0r 32596
#define SFI_PAUSE_STATUS0r 32597
#define SFI_PAUSE_STATUS1r 32598
#define SFI_PORT_CONFIG0r 32599
#define SFI_RX_SOT_CNTr 32600
#define SFI_RX_TEST_CNTr 32601
#define SFI_TOP_CONFIG0r 32602
#define SFI_TX_TEST_CNTr 32603
#define SFLOW_EGR_RAND_SEEDr 32604
#define SFLOW_EGR_THRESHOLDr 32605
#define SFLOW_ING_RAND_SEEDr 32606
#define SFLOW_ING_THRESHOLDr 32607
#define SFLOW_ING_THRESHOLD_PARITY_CONTROLr 32608
#define SFLOW_ING_THRESHOLD_PARITY_STATUS_INTRr 32609
#define SFLOW_ING_THRESHOLD_PARITY_STATUS_NACKr 32610
#define SF_TRACE_IF_CAPT_0r 32611
#define SF_TRACE_IF_CAPT_1r 32612
#define SF_TRACE_IF_CAPT_2r 32613
#define SF_TRACE_IF_CONTROLr 32614
#define SF_TRACE_IF_COUNTERr 32615
#define SF_TRACE_IF_FIELD_MASK0r 32616
#define SF_TRACE_IF_FIELD_VALUE0r 32617
#define SF_TRACE_IF_STATUSr 32618
#define SF_TRACE_IF_STATUS_MASKr 32619
#define SGMIIPORTDELAYr 32620
#define SHAPER01CALr 32621
#define SHAPER01DELAYr 32622
#define SHAPER01MAXCREDITr 32623
#define SHAPER23CALr 32624
#define SHAPER23DELAYr 32625
#define SHAPER23MAXCREDITr 32626
#define SHAPER45CALr 32627
#define SHAPER45DELAYr 32628
#define SHAPER45MAXCREDITr 32629
#define SHAPER4SLOWSTARTCALr 32630
#define SHAPER4SLOWSTARTDELAYr 32631
#define SHAPER5SLOWSTARTCALr 32632
#define SHAPER5SLOWSTARTDELAYr 32633
#define SHAPER67CALr 32634
#define SHAPER67DELAYr 32635
#define SHAPER67MAXCREDITr 32636
#define SHAPER8CALr 32637
#define SHAPER8DELAYr 32638
#define SHAPER8MAXCREDITr 32639
#define SHAPER_CONFIGURATION_REGISTER_1r 32640
#define SHAPER_EVENT_BLOCKr 32641
#define SHAPER_LOOP_SIZEr 32642
#define SHAPER_QUEUE_FABRIC_RANGE_ENDr 32643
#define SHAPER_QUEUE_FABRIC_RANGE_STARTr 32644
#define SHAPER_QUEUE_LOCAL_RANGE_ENDr 32645
#define SHAPER_QUEUE_LOCAL_RANGE_STARTr 32646
#define SHAPING_CONTROLr 32647
#define SHAPING_MODEr 32648
#define SHAPING_MODE_24Qr 32649
#define SHARED_TABLE_HASH_CONTROLr 32650
#define SHIMLAYERTRANSLATIONMULTICASTCLASSMAPPINGTABLEr 32651
#define SIMPLEREDCONFIGr 32652
#define SI_CONFIG0r 32653
#define SI_CONFIG1r 32654
#define SI_CONFIG2r 32655
#define SI_CONFIG3r 32656
#define SI_DEBUG0r 32657
#define SI_DEBUG1r 32658
#define SI_ECC_DEBUGr 32659
#define SI_ECC_ERRORr 32660
#define SI_ECC_ERROR_MASKr 32661
#define SI_ECC_STATUSr 32662
#define SI_ERROR0r 32663
#define SI_ERROR1r 32664
#define SI_ERROR0_MASKr 32665
#define SI_ERROR1_MASKr 32666
#define SI_MEM_DEBUGr 32667
#define SI_PRBS_STATUSr 32668
#define SI_SD_CONFIGr 32669
#define SI_SD_PLL_CONFIGr 32670
#define SI_SD_RESETr 32671
#define SI_SD_STATUSr 32672
#define SI_STATEr 32673
#define SI_STATUS0r 32674
#define SI_STICKY_STATEr 32675
#define SLOT_REQ_INTERFACEr 32676
#define SLOWSTARTCFGTIMERPERIODr 32677
#define SMMEMDEBUGr 32678
#define SMP_MESSAGE_COUNTERr 32679
#define SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr 32680
#define SM_NLF_MTU_CHECKr 32681
#define SNAT_DISCARDSr 32682
#define SNAT_TRANSLATIONSr 32683
#define SNAT_TRANSLATIONS_NEEDEDr 32684
#define SNOOPSIZEr 32685
#define SOFTRESETPBMr 32686
#define SOFTRESETPBM_HIr 32687
#define SOME_RDI_DEFECT_STATUSr 32688
#define SOME_RMEP_CCM_DEFECT_STATUSr 32689
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr 32690
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr 32691
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr 32692
#define SOURCE_TRUNK_MAP_PARITY_CONTROLr 32693
#define SOURCE_TRUNK_MAP_PARITY_STATUSr 32694
#define SOURCE_VP_PARITY_CONTROLr 32695
#define SOURCE_VP_PARITY_STATUSr 32696
#define SOURCE_VP_PARITY_STATUS_INTRr 32697
#define SOURCE_VP_PARITY_STATUS_NACKr 32698
#define SOURCE_VP_PDA_CONTROL_0r 32699
#define SOURCE_VP_PDA_CONTROL_1r 32700
#define SP0_POOL_MODEr 32701
#define SPARE_NLF_MTU_CHECKr 32702
#define SPAUIPORTDELAYr 32703
#define SPAUISELr 32704
#define SPAUI_EXTENSIONS1r 32705
#define SPAUI_EXTENSIONS2r 32706
#define SPAUI_INSERTIDLECONFIGr 32707
#define SPORT_CTL_REGr 32708
#define SPORT_ECC_CONTROLr 32709
#define SPORT_FORCE_DOUBLE_BIT_ERRORr 32710
#define SPORT_FORCE_SINGLE_BIT_ERRORr 32711
#define SPORT_INTR_ENABLEr 32712
#define SPORT_INTR_STATUSr 32713
#define SPORT_RX_FIFO_MEM_ECC_STATUSr 32714
#define SPORT_TX_FIFO_MEM_ECC_STATUSr 32715
#define SPP_CFG_FIFO_THRESHr 32716
#define SPP_CFG_NO_OVERRIDEr 32717
#define SPP_PRIORITY0r 32718
#define SPP_PRIORITY1r 32719
#define SPRDLYr 32720
#define SPRDLYFRACTIONr 32721
#define SQFSUM1_TCID_0r 32722
#define SQFSUM1_TCID_1r 32723
#define SQFSUM1_TCID_2r 32724
#define SQFSUM1_TCID_3r 32725
#define SQFSUM1_TCID_4r 32726
#define SQFSUM1_TCID_5r 32727
#define SQFSUM1_TCID_6r 32728
#define SQFSUM1_TCID_7r 32729
#define SQFSUM1_TCID_8r 32730
#define SQFSUM1_TCID_9r 32731
#define SQFSUM1_TCID_10r 32732
#define SQFSUM1_TCID_11r 32733
#define SQFSUM1_TCID_12r 32734
#define SQFSUM1_TCID_13r 32735
#define SQFSUM1_TCID_14r 32736
#define SQFSUM1_TCID_15r 32737
#define SQFSUM2_TCID_0r 32738
#define SQFSUM2_TCID_1r 32739
#define SQFSUM2_TCID_2r 32740
#define SQFSUM2_TCID_3r 32741
#define SQFSUM2_TCID_4r 32742
#define SQFSUM2_TCID_5r 32743
#define SQFSUM2_TCID_6r 32744
#define SQFSUM2_TCID_7r 32745
#define SQFSUM2_TCID_8r 32746
#define SQFSUM2_TCID_9r 32747
#define SQFSUM2_TCID_10r 32748
#define SQFSUM2_TCID_11r 32749
#define SQFSUM2_TCID_12r 32750
#define SQFSUM2_TCID_13r 32751
#define SQFSUM2_TCID_14r 32752
#define SQFSUM2_TCID_15r 32753
#define SRAM_0_ECC_ERROR_ADDRESSr 32754
#define SRAM_0_ECC_ERROR_STATUSr 32755
#define SRAM_1_ECC_ERROR_ADDRESSr 32756
#define SRAM_1_ECC_ERROR_STATUSr 32757
#define SRAM_2_ECC_ERROR_ADDRESSr 32758
#define SRAM_2_ECC_ERROR_STATUSr 32759
#define SRAM_3_ECC_ERROR_ADDRESSr 32760
#define SRAM_3_ECC_ERROR_STATUSr 32761
#define SRAM_4_ECC_ERROR_ADDRESSr 32762
#define SRAM_4_ECC_ERROR_STATUSr 32763
#define SRAM_5_ECC_ERROR_ADDRESSr 32764
#define SRAM_5_ECC_ERROR_STATUSr 32765
#define SRAM_6_ECC_ERROR_ADDRESSr 32766
#define SRAM_6_ECC_ERROR_STATUSr 32767
#define SRAM_7_ECC_ERROR_ADDRESSr 32768
#define SRAM_7_ECC_ERROR_STATUSr 32769
#define SRAM_ECC_INTR_CLEARr 32770
#define SRAM_MEM_ARRAY_CTRLr 32771
#define SRAM_MEM_BAD_ADDRr 32772
#define SRAM_MEM_BAD_CMDr 32773
#define SRAM_MEM_BAD_DATAr 32774
#define SRAM_MEM_BAD_ECCr 32775
#define SRAM_MEM_CNTr 32776
#define SRAM_MEM_CTRLr 32777
#define SRAM_MEM_OPEN_BASE0r 32778
#define SRAM_MEM_OPEN_BASE1r 32779
#define SRAM_MEM_OPEN_BASE2r 32780
#define SRAM_MEM_OPEN_BASE3r 32781
#define SRAM_MEM_OPEN_ENA0r 32782
#define SRAM_MEM_OPEN_ENA1r 32783
#define SRAM_MEM_OPEN_ENA2r 32784
#define SRAM_MEM_OPEN_ENA3r 32785
#define SRAM_MEM_OPEN_END0r 32786
#define SRAM_MEM_OPEN_END1r 32787
#define SRAM_MEM_OPEN_END2r 32788
#define SRAM_MEM_OPEN_END3r 32789
#define SRAM_MEM_STATUSr 32790
#define SRAM_S0_IDM_ERROR_LOG_ADDR_LSBr 32791
#define SRAM_S0_IDM_ERROR_LOG_COMPLETEr 32792
#define SRAM_S0_IDM_ERROR_LOG_CONTROLr 32793
#define SRAM_S0_IDM_ERROR_LOG_FLAGSr 32794
#define SRAM_S0_IDM_ERROR_LOG_IDr 32795
#define SRAM_S0_IDM_ERROR_LOG_STATUSr 32796
#define SRAM_S0_IDM_INTERRUPT_STATUSr 32797
#define SRAM_S0_IDM_IO_CONTROL_DIRECTr 32798
#define SRAM_S0_IDM_IO_STATUSr 32799
#define SRAM_S0_IDM_RESET_CONTROLr 32800
#define SRAM_S0_IDM_RESET_READ_IDr 32801
#define SRAM_S0_IDM_RESET_STATUSr 32802
#define SRAM_S0_IDM_RESET_WRITE_IDr 32803
#define SRC_INTFr 32804
#define SRC_MODID_BLOCK_PARITY_CONTROLr 32805
#define SRC_MODID_BLOCK_PARITY_STATUSr 32806
#define SRC_MODID_EGRESS_PARITY_CONTROLr 32807
#define SRC_MODID_EGRESS_PARITY_STATUS_INTRr 32808
#define SRC_MODID_EGRESS_PARITY_STATUS_NACKr 32809
#define SRC_MODID_EGRESS_SELr 32810
#define SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr 32811
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr 32812
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr 32813
#define SRC_MOD_IDr 32814
#define SRC_TRUNK_ECC_CONTROLr 32815
#define SRC_TRUNK_ECC_STATUS_INTRr 32816
#define SRC_TRUNK_ECC_STATUS_NACKr 32817
#define SRC_TRUNK_MAP_PDA_CONTROLr 32818
#define SRC_TRUNK_PARITY_CONTROLr 32819
#define SRC_TRUNK_PARITY_STATUSr 32820
#define SRD0CMUCFGAr 32821
#define SRD0CMUCFGBr 32822
#define SRD0CMUSTATr 32823
#define SRD0LN0CFGAr 32824
#define SRD0LN0EBISTr 32825
#define SRD0LN0STATr 32826
#define SRD0LN1CFGAr 32827
#define SRD0LN1EBISTr 32828
#define SRD0LN1STATr 32829
#define SRD0LN2CFGAr 32830
#define SRD0LN2EBISTr 32831
#define SRD0LN2STATr 32832
#define SRD0LN3CFGAr 32833
#define SRD0LN3EBISTr 32834
#define SRD0LN3STATr 32835
#define SRD0_CMU_CFGAr 32836
#define SRD0_CMU_CFGBr 32837
#define SRD0_CMU_STATr 32838
#define SRD0_LN0_CFGAr 32839
#define SRD0_LN0_EBISTr 32840
#define SRD0_LN0_STATr 32841
#define SRD0_LN1_CFGAr 32842
#define SRD0_LN1_EBISTr 32843
#define SRD0_LN1_STATr 32844
#define SRD0_LN2_CFGAr 32845
#define SRD0_LN2_EBISTr 32846
#define SRD0_LN2_STATr 32847
#define SRD0_LN3_CFGAr 32848
#define SRD0_LN3_EBISTr 32849
#define SRD0_LN3_STATr 32850
#define SRD1CMUCFGAr 32851
#define SRD1CMUCFGBr 32852
#define SRD1CMUSTATr 32853
#define SRD1LN0CFGAr 32854
#define SRD1LN0EBISTr 32855
#define SRD1LN0STATr 32856
#define SRD1LN1CFGAr 32857
#define SRD1LN1EBISTr 32858
#define SRD1LN1STATr 32859
#define SRD1LN2CFGAr 32860
#define SRD1LN2EBISTr 32861
#define SRD1LN2STATr 32862
#define SRD1LN3CFGAr 32863
#define SRD1LN3EBISTr 32864
#define SRD1LN3STATr 32865
#define SRD1_CMU_CFGAr 32866
#define SRD1_CMU_CFGBr 32867
#define SRD1_CMU_STATr 32868
#define SRD1_LN0_CFGAr 32869
#define SRD1_LN0_EBISTr 32870
#define SRD1_LN0_STATr 32871
#define SRD1_LN1_CFGAr 32872
#define SRD1_LN1_EBISTr 32873
#define SRD1_LN1_STATr 32874
#define SRD1_LN2_CFGAr 32875
#define SRD1_LN2_EBISTr 32876
#define SRD1_LN2_STATr 32877
#define SRD1_LN3_CFGAr 32878
#define SRD1_LN3_EBISTr 32879
#define SRD1_LN3_STATr 32880
#define SRD2CMUCFGAr 32881
#define SRD2CMUCFGBr 32882
#define SRD2CMUSTATr 32883
#define SRD2LN0CFGAr 32884
#define SRD2LN0EBISTr 32885
#define SRD2LN0STATr 32886
#define SRD2LN1CFGAr 32887
#define SRD2LN1EBISTr 32888
#define SRD2LN1STATr 32889
#define SRD2LN2CFGAr 32890
#define SRD2LN2EBISTr 32891
#define SRD2LN2STATr 32892
#define SRD2LN3CFGAr 32893
#define SRD2LN3EBISTr 32894
#define SRD2LN3STATr 32895
#define SRD2_CMU_CFGAr 32896
#define SRD2_CMU_CFGBr 32897
#define SRD2_CMU_STATr 32898
#define SRD2_LN0_CFGAr 32899
#define SRD2_LN0_EBISTr 32900
#define SRD2_LN0_STATr 32901
#define SRD2_LN1_CFGAr 32902
#define SRD2_LN1_EBISTr 32903
#define SRD2_LN1_STATr 32904
#define SRD2_LN2_CFGAr 32905
#define SRD2_LN2_EBISTr 32906
#define SRD2_LN2_STATr 32907
#define SRD2_LN3_CFGAr 32908
#define SRD2_LN3_EBISTr 32909
#define SRD2_LN3_STATr 32910
#define SRD3CMUCFGAr 32911
#define SRD3CMUCFGBr 32912
#define SRD3CMUSTATr 32913
#define SRD3LN0CFGAr 32914
#define SRD3LN0EBISTr 32915
#define SRD3LN0STATr 32916
#define SRD3LN1CFGAr 32917
#define SRD3LN1EBISTr 32918
#define SRD3LN1STATr 32919
#define SRD3LN2CFGAr 32920
#define SRD3LN2EBISTr 32921
#define SRD3LN2STATr 32922
#define SRD3LN3CFGAr 32923
#define SRD3LN3EBISTr 32924
#define SRD3LN3STATr 32925
#define SRD3_CMU_CFGAr 32926
#define SRD3_CMU_CFGBr 32927
#define SRD3_CMU_STATr 32928
#define SRD3_LN0_CFGAr 32929
#define SRD3_LN0_EBISTr 32930
#define SRD3_LN0_STATr 32931
#define SRD3_LN1_CFGAr 32932
#define SRD3_LN1_EBISTr 32933
#define SRD3_LN1_STATr 32934
#define SRD3_LN2_CFGAr 32935
#define SRD3_LN2_EBISTr 32936
#define SRD3_LN2_STATr 32937
#define SRD3_LN3_CFGAr 32938
#define SRD3_LN3_EBISTr 32939
#define SRD3_LN3_STATr 32940
#define SRD4CMUCFGAr 32941
#define SRD4CMUCFGBr 32942
#define SRD4CMUSTATr 32943
#define SRD4LN0CFGAr 32944
#define SRD4LN0EBISTr 32945
#define SRD4LN0STATr 32946
#define SRD4LN1CFGAr 32947
#define SRD4LN1EBISTr 32948
#define SRD4LN1STATr 32949
#define SRD4LN2CFGAr 32950
#define SRD4LN2EBISTr 32951
#define SRD4LN2STATr 32952
#define SRD4LN3CFGAr 32953
#define SRD4LN3EBISTr 32954
#define SRD4LN3STATr 32955
#define SRD5CMUCFGAr 32956
#define SRD5CMUCFGBr 32957
#define SRD5CMUSTATr 32958
#define SRD5LN0CFGAr 32959
#define SRD5LN0EBISTr 32960
#define SRD5LN0STATr 32961
#define SRD5LN1CFGAr 32962
#define SRD5LN1EBISTr 32963
#define SRD5LN1STATr 32964
#define SRD5LN2CFGAr 32965
#define SRD5LN2EBISTr 32966
#define SRD5LN2STATr 32967
#define SRD5LN3CFGAr 32968
#define SRD5LN3EBISTr 32969
#define SRD5LN3STATr 32970
#define SRD6CMUCFGAr 32971
#define SRD6CMUCFGBr 32972
#define SRD6CMUSTATr 32973
#define SRD6LN0CFGAr 32974
#define SRD6LN0EBISTr 32975
#define SRD6LN0STATr 32976
#define SRD6LN1CFGAr 32977
#define SRD6LN1EBISTr 32978
#define SRD6LN1STATr 32979
#define SRD6LN2CFGAr 32980
#define SRD6LN2EBISTr 32981
#define SRD6LN2STATr 32982
#define SRD6LN3CFGAr 32983
#define SRD6LN3EBISTr 32984
#define SRD6LN3STATr 32985
#define SRDAEPBOPr 32986
#define SRDAEPBRDr 32987
#define SRDAIPUCFGr 32988
#define SRDBEPBOPr 32989
#define SRDBEPBRDr 32990
#define SRDBIPUCFGr 32991
#define SRDEPBOPr 32992
#define SRDEPBRDr 32993
#define SRDINTERRUPTMASKREGISTERr 32994
#define SRDINTERRUPTREGISTERr 32995
#define SRDIPUCFGr 32996
#define SRDLANEINTERRUPTMASKREGISTERr 32997
#define SRDLANEINTERRUPTREGISTERr 32998
#define SRP_CONTROL_1r 32999
#define SRP_CONTROL_2r 33000
#define STACKINGROUTEHISTORYSELECTr 33001
#define STAGE0_BANK_COLUMN_DISABLEr 33002
#define STAGE0_BANK_SIZEr 33003
#define STAGE0_HASH_OFFSETr 33004
#define STAGE0_MEMORY_CONTROL_0r 33005
#define STAGE0_MEMORY_CONTROL_1r 33006
#define STAGE0_MEMORY_CONTROL_2r 33007
#define STAGE0_MEMORY_CONTROL_3r 33008
#define STAGE0_MEMORY_CONTROL_4r 33009
#define STAGE0_MEMORY_CONTROL_5r 33010
#define STAGE0_MEMORY_CONTROL_6r 33011
#define STAGE0_MEMORY_CONTROL_7r 33012
#define STAGE0_MEMORY_CONTROL_8r 33013
#define STAGE0_MEMORY_CONTROL_9r 33014
#define STAGE0_MEMORY_CONTROL_10r 33015
#define STAGE0_MEMORY_CONTROL_11r 33016
#define STAGE0_MEMORY_CONTROL_12r 33017
#define STAGE0_MEMORY_CONTROL_13r 33018
#define STAGE0_MEMORY_CONTROL_14r 33019
#define STAGE0_MEMORY_CONTROL_15r 33020
#define STAGE0_MEMORY_CONTROL_16r 33021
#define STAGE0_MEMORY_CONTROL_17r 33022
#define STAGE0_MEMORY_CONTROL_18r 33023
#define STAGE0_MEMORY_CONTROL_19r 33024
#define STAGE0_MEMORY_CONTROL_20r 33025
#define STAGE0_MEMORY_CONTROL_21r 33026
#define STAGE0_MEMORY_CONTROL_22r 33027
#define STAGE0_MEMORY_CONTROL_23r 33028
#define STAGE0_MEMORY_CONTROL_24r 33029
#define STAGE0_MEMORY_CONTROL_25r 33030
#define STAGE0_MEMORY_CONTROL_26r 33031
#define STAGE0_MEMORY_CONTROL_27r 33032
#define STAGE1_BANK_COLUMN_DISABLEr 33033
#define STAGE1_BANK_SIZEr 33034
#define STAGE1_HASH_OFFSETr 33035
#define STAGE1_MEMORY_CONTROL_0r 33036
#define STAGE1_MEMORY_CONTROL_1r 33037
#define STAGE1_MEMORY_CONTROL_2r 33038
#define STAGE1_MEMORY_CONTROL_3r 33039
#define STAGE1_MEMORY_CONTROL_4r 33040
#define STAGE1_MEMORY_CONTROL_5r 33041
#define STAGE1_MEMORY_CONTROL_6r 33042
#define STAGE1_MEMORY_CONTROL_7r 33043
#define STAGE1_MEMORY_CONTROL_8r 33044
#define STAGE1_MEMORY_CONTROL_9r 33045
#define STAGE1_MEMORY_CONTROL_10r 33046
#define STAGE1_MEMORY_CONTROL_11r 33047
#define STAGE1_MEMORY_CONTROL_12r 33048
#define STAGE1_MEMORY_CONTROL_13r 33049
#define STAGE1_MEMORY_CONTROL_14r 33050
#define STAGE1_MEMORY_CONTROL_15r 33051
#define STAGE1_MEMORY_CONTROL_16r 33052
#define STAGE1_MEMORY_CONTROL_17r 33053
#define STAGE1_MEMORY_CONTROL_18r 33054
#define STAGE1_MEMORY_CONTROL_19r 33055
#define STAGE1_MEMORY_CONTROL_20r 33056
#define STAGE1_MEMORY_CONTROL_21r 33057
#define STAGE1_MEMORY_CONTROL_22r 33058
#define STAGE1_MEMORY_CONTROL_23r 33059
#define STAGE1_MEMORY_CONTROL_24r 33060
#define STAGE1_MEMORY_CONTROL_25r 33061
#define STAGE1_MEMORY_CONTROL_26r 33062
#define STAGE1_MEMORY_CONTROL_27r 33063
#define STAGE2_BANK_COLUMN_DISABLEr 33064
#define STAGE2_BANK_SIZEr 33065
#define STAGE2_HASH_OFFSETr 33066
#define STAGE2_MEMORY_CONTROL_0r 33067
#define STAGE2_MEMORY_CONTROL_1r 33068
#define STAGE2_MEMORY_CONTROL_2r 33069
#define STAGE2_MEMORY_CONTROL_3r 33070
#define STAGE2_MEMORY_CONTROL_4r 33071
#define STAGE2_MEMORY_CONTROL_5r 33072
#define STAGE2_MEMORY_CONTROL_6r 33073
#define STAGE2_MEMORY_CONTROL_7r 33074
#define STAGE2_MEMORY_CONTROL_8r 33075
#define STAGE2_MEMORY_CONTROL_9r 33076
#define STAGE2_MEMORY_CONTROL_10r 33077
#define STAGE2_MEMORY_CONTROL_11r 33078
#define STAGE2_MEMORY_CONTROL_12r 33079
#define STAGE2_MEMORY_CONTROL_13r 33080
#define STAGE2_MEMORY_CONTROL_14r 33081
#define STAGE2_MEMORY_CONTROL_15r 33082
#define STAGE2_MEMORY_CONTROL_16r 33083
#define STAGE2_MEMORY_CONTROL_17r 33084
#define STAGE2_MEMORY_CONTROL_18r 33085
#define STAGE2_MEMORY_CONTROL_19r 33086
#define STAGE2_MEMORY_CONTROL_20r 33087
#define STAGE2_MEMORY_CONTROL_21r 33088
#define STAGE2_MEMORY_CONTROL_22r 33089
#define STAGE2_MEMORY_CONTROL_23r 33090
#define STAGE2_MEMORY_CONTROL_24r 33091
#define STAGE2_MEMORY_CONTROL_25r 33092
#define STAGE2_MEMORY_CONTROL_26r 33093
#define STAGE2_MEMORY_CONTROL_27r 33094
#define STAGE3_BANK_COLUMN_DISABLEr 33095
#define STAGE3_BANK_SIZEr 33096
#define STAGE3_HASH_OFFSETr 33097
#define STAGE3_MEMORY_CONTROL_0r 33098
#define STAGE3_MEMORY_CONTROL_1r 33099
#define STAGE3_MEMORY_CONTROL_2r 33100
#define STAGE3_MEMORY_CONTROL_3r 33101
#define STAGE3_MEMORY_CONTROL_4r 33102
#define STAGE3_MEMORY_CONTROL_5r 33103
#define STAGE3_MEMORY_CONTROL_6r 33104
#define STAGE3_MEMORY_CONTROL_7r 33105
#define STAGE3_MEMORY_CONTROL_8r 33106
#define STAGE3_MEMORY_CONTROL_9r 33107
#define STAGE3_MEMORY_CONTROL_10r 33108
#define STAGE3_MEMORY_CONTROL_11r 33109
#define STAGE3_MEMORY_CONTROL_12r 33110
#define STAGE3_MEMORY_CONTROL_13r 33111
#define STAGE3_MEMORY_CONTROL_14r 33112
#define STAGE3_MEMORY_CONTROL_15r 33113
#define STAGE3_MEMORY_CONTROL_16r 33114
#define STAGE3_MEMORY_CONTROL_17r 33115
#define STAGE3_MEMORY_CONTROL_18r 33116
#define STAGE3_MEMORY_CONTROL_19r 33117
#define STAGE3_MEMORY_CONTROL_20r 33118
#define STAGE3_MEMORY_CONTROL_21r 33119
#define STAGE3_MEMORY_CONTROL_22r 33120
#define STAGE3_MEMORY_CONTROL_23r 33121
#define STAGE3_MEMORY_CONTROL_24r 33122
#define STAGE3_MEMORY_CONTROL_25r 33123
#define STAGE3_MEMORY_CONTROL_26r 33124
#define STAGE3_MEMORY_CONTROL_27r 33125
#define STAGE_INTRr 33126
#define STAMPINGFABRICHEADERENABLEr 33127
#define START_BY_START_ERRORr 33128
#define START_BY_START_ERROR0_64r 33129
#define START_BY_START_ERROR1_64r 33130
#define START_BY_START_ERROR_0r 33131
#define START_BY_START_ERROR_1r 33132
#define START_BY_START_ERROR_64r 33133
#define START_BY_START_ERR_STATr 33134
#define STATCNT75PPORT0_31INTERRUPTr 33135
#define STATCNT75PPORT0_31INTMASKREGISTERr 33136
#define STATCNT75PPORT32_63INTERRUPTr 33137
#define STATCNT75PPORT32_63INTMASKREGISTERr 33138
#define STATIFBIST1r 33139
#define STATIFBISTPATERN0r 33140
#define STATIFBISTPATERN1r 33141
#define STATINTERRUPTMASKREGISTERr 33142
#define STATINTERRUPTREGISTERr 33143
#define STATISTICSKEYSELECTr 33144
#define STATISTICSKEYSHIFTREG0r 33145
#define STATISTICSKEYSHIFTREG1r 33146
#define STATISTICSREADCOUNTERr 33147
#define STATISTICSREADLSBr 33148
#define STATISTICSREADMSBr 33149
#define STATISTICSREPORTCONFIGURATIONSr 33150
#define STATISTICSRXBINNINGr 33151
#define STATISTICSRXBURSTSERRCNTr 33152
#define STATISTICSRXBURSTSOKCNTr 33153
#define STATISTICSRXFRAMEERRCNTr 33154
#define STATISTICSSTATUSr 33155
#define STATISTICSTAGCONFIGURATIONr 33156
#define STATISTICSTXBURSTSCNTr 33157
#define STATISTICSTXFRAMEERRCNTr 33158
#define STL_GROUP_CONFIG0r 33159
#define STL_GROUP_CONFIG1r 33160
#define STL_GROUP_CONFIG2r 33161
#define STL_GROUP_CONFIG3r 33162
#define STL_GROUP_CONFIG4r 33163
#define STL_GROUP_CONFIG5r 33164
#define STOREDCREDITSUSAGECONFIGURATIONr 33165
#define STORM_CONTROL_METER_CONFIGr 33166
#define STORM_CONTROL_METER_MAPPINGr 33167
#define STSOSPER1_SI_0r 33168
#define STSOSPER1_SI_1r 33169
#define STSOSPER2_SI_0r 33170
#define STSOSPER2_SI_1r 33171
#define ST_TRANS_TBL_ECC_ERR1r 33172
#define ST_TRANS_TBL_ECC_ERR2r 33173
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_CONFIGr 33174
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_DBG_DATAr 33175
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_BIST_STATUSr 33176
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_DBGCTRLr 33177
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_CONTROLr 33178
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_INTRr 33179
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_PARITY_STATUS_NACKr 33180
#define SUBPORT_TAG_TPID_0r 33181
#define SUBPORT_TAG_TPID_1r 33182
#define SUBPORT_TAG_TPID_2r 33183
#define SUBPORT_TAG_TPID_3r 33184
#define SUSPEND_WAMU_PQr 33185
#define SVEMCAMENTRIESCOUNTERr 33186
#define SVEMDIAGNOSTICSr 33187
#define SVEMDIAGNOSTICSINDEXr 33188
#define SVEMDIAGNOSTICSKEYr 33189
#define SVEMDIAGNOSTICSLOOKUPRESULTr 33190
#define SVEMDIAGNOSTICSREADRESULTr 33191
#define SVEMEMCDEFRAGCONFIGURATIONREGISTERr 33192
#define SVEMENTRIESCOUNTERr 33193
#define SVEMERRORCAMTABLEFULLCOUNTERr 33194
#define SVEMERRORDELETEUNKNOWNKEYCOUNTERr 33195
#define SVEMERRORREACHEDMAXENTRYLIMITCOUNTERr 33196
#define SVEMKEYTABLEENTRYLIMITr 33197
#define SVEMLASTLOOKUPEGRESSr 33198
#define SVEMLASTLOOKUPLARGEEMr 33199
#define SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERr 33200
#define SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERr 33201
#define SVEMMANAGEMENTUNITCONFIGURATIONREGISTERr 33202
#define SVEMMANAGEMENTUNITFAILUREr 33203
#define SVEMREQUESTSCOUNTERr 33204
#define SVEMRESETSTATUSREGISTERr 33205
#define SVEMWARNINGINSERTEDEXISTINGCOUNTERr 33206
#define SW1_RAM_DBGCTRLr 33207
#define SW1_RAM_DBGCTRL2_64r 33208
#define SW1_RAM_DBGCTRL_2r 33209
#define SW1_RAM_DBGCTRL_3r 33210
#define SW1_RAM_DBGCTRL_64r 33211
#define SW2_EOP_BUFFER_A_PARITY_CONTROLr 33212
#define SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr 33213
#define SW2_EOP_BUFFER_B_PARITY_CONTROLr 33214
#define SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr 33215
#define SW2_EOP_BUFFER_C_PARITY_CONTROLr 33216
#define SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr 33217
#define SW2_FP_DST_ACTION_CONTROLr 33218
#define SW2_HW_CONTROLr 33219
#define SW2_OAM_LM_COUNTERS_PDA_CONTROL0r 33220
#define SW2_OAM_LM_COUNTERS_PDA_CONTROL1r 33221
#define SW2_RAM_CONTROL_0r 33222
#define SW2_RAM_CONTROL_1r 33223
#define SW2_RAM_CONTROL_2r 33224
#define SW2_RAM_CONTROL_3r 33225
#define SW2_RAM_CONTROL_4r 33226
#define SW2_RAM_CONTROL_5r 33227
#define SW2_RAM_CONTROL_6r 33228
#define SW2_RAM_CONTROL_7r 33229
#define SW2_RAM_CONTROL_8r 33230
#define SWITCH_CIR_EIR_IN_DUAL_SHAPERSr 33231
#define SYNCCOUNTERr 33232
#define SYSBRG1_SI_0r 33233
#define SYSBRG1_SI_1r 33234
#define SYSBRG2_SI_0r 33235
#define SYSBRG2_SI_1r 33236
#define SYSCLKCFG1_SI_0r 33237
#define SYSCLKCFG1_SI_1r 33238
#define SYSCLKCFG2_SI_0r 33239
#define SYSCLKCFG2_SI_1r 33240
#define SYSCLTS1_SI_0r 33241
#define SYSCLTS1_SI_1r 33242
#define SYSCLTS2_SI_0r 33243
#define SYSCLTS2_SI_1r 33244
#define SYSTEMREDAGINGCONFIGURATIONr 33245
#define SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr 33246
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr 33247
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr 33248
#define SYSTEM_CONFIG_PARITY_CONTROLr 33249
#define SYSTEM_CONFIG_PARITY_STATUS_INTRr 33250
#define SYSTEM_CONFIG_PARITY_STATUS_NACKr 33251
#define SYSTEM_HEADERS_CONFIGURATIONS0REGISTERr 33252
#define SYSTEM_RECYCLE_PORTr 33253
#define SYSTEM_RED_CONFIGURATIONr 33254
#define SYSTSO1_SI_0r 33255
#define SYSTSO1_SI_1r 33256
#define SYSTSO2_SI_0r 33257
#define SYSTSO2_SI_1r 33258
#define SYSTSOFPH_SI_0r 33259
#define SYSTSOFPH_SI_1r 33260
#define SYS_CONTROLr 33261
#define SYS_MAC_ACTIONr 33262
#define SYS_MAC_COUNTr 33263
#define SYS_MAC_LIMITr 33264
#define SYS_MAC_LIMIT_CONTROLr 33265
#define T64r 33266
#define T127r 33267
#define T255r 33268
#define T511r 33269
#define T1023r 33270
#define T1518r 33271
#define T2047r 33272
#define T4095r 33273
#define T9216r 33274
#define T16383r 33275
#define TABLE0_BANK_CONFIGr 33276
#define TABLE1_BANK_CONFIGr 33277
#define TABLE2_BANK_CONFIGr 33278
#define TABLE3_BANK_CONFIGr 33279
#define TABLE4_BANK_CONFIGr 33280
#define TAG_0r 33281
#define TAG_1r 33282
#define TBCAr 33283
#define TBYTr 33284
#define TCAMBISTREr 33285
#define TCAMBISTWRr 33286
#define TCAMCONTROLLERr 33287
#define TCAMPOWERr 33288
#define TCDPMAPPROFILE_0r 33289
#define TCDPMAPPROFILE_1r 33290
#define TCDPMAPPROFILE_2r 33291
#define TCPACTIONPROFILESr 33292
#define TCPUDP_PROTOCOLr 33293
#define TCPUDP_PROTOCOL_ENABLEr 33294
#define TDACTr 33295
#define TDBGC0r 33296
#define TDBGC1r 33297
#define TDBGC2r 33298
#define TDBGC3r 33299
#define TDBGC4r 33300
#define TDBGC5r 33301
#define TDBGC6r 33302
#define TDBGC7r 33303
#define TDBGC8r 33304
#define TDBGC9r 33305
#define TDBGC10r 33306
#define TDBGC11r 33307
#define TDBGC0_SELECTr 33308
#define TDBGC10_SELECTr 33309
#define TDBGC11_SELECTr 33310
#define TDBGC1_SELECTr 33311
#define TDBGC2_SELECTr 33312
#define TDBGC3_SELECTr 33313
#define TDBGC4_SELECTr 33314
#define TDBGC5_SELECTr 33315
#define TDBGC6_SELECTr 33316
#define TDBGC7_SELECTr 33317
#define TDBGC8_SELECTr 33318
#define TDBGC9_SELECTr 33319
#define TDBGC_SELECT_2r 33320
#define TDFRr 33321
#define TDMANDLINKLOADCONFIGURATIONr 33322
#define TDMCELLSCOUNTERr 33323
#define TDMCONFIGURATIONr 33324
#define TDMEHPCONFIGURATIONr 33325
#define TDMENCRCPERPORT_0r 33326
#define TDMENCRCPERPORT_1r 33327
#define TDMEPECONFIGURATIONr 33328
#define TDMFRAGNUMCONFIG1r 33329
#define TDMFRAGNUMCONFIG2r 33330
#define TDMGENERALCONFIGURATIONr 33331
#define TDMLINKMASKr 33332
#define TDMMCIDVALUECONFIGURATIONr 33333
#define TDM_ENr 33334
#define TDM_SIZEr 33335
#define TDM_SYNCr 33336
#define TDVLNr 33337
#define TECMUX1r 33338
#define TECMUX2r 33339
#define TEDFr 33340
#define TEPCFG_CID_0r 33341
#define TEPCFG_CID_1r 33342
#define TEPCFG_CID_2r 33343
#define TEPCFG_CID_3r 33344
#define TEPCFG_CID_4r 33345
#define TEPCFG_CID_5r 33346
#define TEPCFG_CID_6r 33347
#define TEPCFG_CID_7r 33348
#define TEPCFG_CID_8r 33349
#define TEPCFG_CID_9r 33350
#define TEPCFG_CID_10r 33351
#define TEPCFG_CID_11r 33352
#define TEPCFG_CID_12r 33353
#define TEPCFG_CID_13r 33354
#define TEPCFG_CID_14r 33355
#define TEPCFG_CID_15r 33356
#define TERRr 33357
#define TEST2r 33358
#define TESTMUXCONFIGr 33359
#define TESTREGISTERr 33360
#define TFCSr 33361
#define TFRGr 33362
#define THDIEMA_BUFFER_CELL_LIMIT_SPr 33363
#define THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr 33364
#define THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr 33365
#define THDIEMA_CELL_SPAP_RED_OFFSET_SPr 33366
#define THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr 33367
#define THDIEMA_COLOR_AWAREr 33368
#define THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33369
#define THDIEMA_FLOW_CONTROL_XOFF_STATEr 33370
#define THDIEMA_GLOBAL_HDRM_COUNTr 33371
#define THDIEMA_GLOBAL_HDRM_LIMITr 33372
#define THDIEMA_INPUT_PORT_RX_ENABLE0_64r 33373
#define THDIEMA_INPUT_PORT_RX_ENABLE1_64r 33374
#define THDIEMA_INPUT_PORT_RX_ENABLE_64r 33375
#define THDIEMA_MEMORY_TM_0r 33376
#define THDIEMA_MEMORY_TM_1r 33377
#define THDIEMA_PARITY_ERROR_COUNTERr 33378
#define THDIEMA_PARITY_ERROR_INTR_MASKr 33379
#define THDIEMA_PARITY_ERROR_STATUS_0r 33380
#define THDIEMA_PARITY_ERROR_STATUS_1r 33381
#define THDIEMA_PG_GBL_HDRM_COUNTr 33382
#define THDIEMA_PG_HDRM_COUNT_CELLr 33383
#define THDIEMA_PG_HDRM_LIMIT_CELLr 33384
#define THDIEMA_PG_MIN_CELLr 33385
#define THDIEMA_PG_MIN_COUNT_CELLr 33386
#define THDIEMA_PG_PORT_MIN_COUNT_CELLr 33387
#define THDIEMA_PG_RESET_FLOOR_CELLr 33388
#define THDIEMA_PG_RESET_OFFSET_CELLr 33389
#define THDIEMA_PG_RESET_VALUE_CELLr 33390
#define THDIEMA_PG_SHARED_COUNT_CELLr 33391
#define THDIEMA_PG_SHARED_LIMIT_CELLr 33392
#define THDIEMA_POOL_DROP_STATEr 33393
#define THDIEMA_PORT_COUNT_CELLr 33394
#define THDIEMA_PORT_FC_STATUSr 33395
#define THDIEMA_PORT_LIMIT_STATESr 33396
#define THDIEMA_PORT_LIMIT_STATE_0r 33397
#define THDIEMA_PORT_LIMIT_STATE_1r 33398
#define THDIEMA_PORT_MAX_PKT_SIZEr 33399
#define THDIEMA_PORT_MAX_SHARED_CELLr 33400
#define THDIEMA_PORT_MIN_CELLr 33401
#define THDIEMA_PORT_MIN_COUNT_CELLr 33402
#define THDIEMA_PORT_MIN_PG_ENABLEr 33403
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE0r 33404
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE1r 33405
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE_64r 33406
#define THDIEMA_PORT_PAUSE_ENABLE0_64r 33407
#define THDIEMA_PORT_PAUSE_ENABLE1_64r 33408
#define THDIEMA_PORT_PAUSE_ENABLE_64r 33409
#define THDIEMA_PORT_PG_SPIDr 33410
#define THDIEMA_PORT_PRI_GRP0r 33411
#define THDIEMA_PORT_PRI_GRP1r 33412
#define THDIEMA_PORT_PRI_XON_ENABLEr 33413
#define THDIEMA_PORT_RESUME_LIMIT_CELLr 33414
#define THDIEMA_PORT_SHARED_COUNT_CELLr 33415
#define THDIEMA_PORT_SHARED_MAX_PG_ENABLEr 33416
#define THDIEMA_RDE_POOL_SELECTr 33417
#define THDIEMA_THDI_BYPASSr 33418
#define THDIEMA_TOTAL_BUFFER_COUNT_CELLr 33419
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr 33420
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33421
#define THDIEMA_USE_SP_SHAREDr 33422
#define THDIEXT_BUFFER_CELL_LIMIT_SPr 33423
#define THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr 33424
#define THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr 33425
#define THDIEXT_CELL_SPAP_RED_OFFSET_SPr 33426
#define THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr 33427
#define THDIEXT_COLOR_AWAREr 33428
#define THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33429
#define THDIEXT_FLOW_CONTROL_XOFF_STATEr 33430
#define THDIEXT_GLOBAL_HDRM_COUNTr 33431
#define THDIEXT_GLOBAL_HDRM_LIMITr 33432
#define THDIEXT_INPUT_PORT_RX_ENABLE0_64r 33433
#define THDIEXT_INPUT_PORT_RX_ENABLE1_64r 33434
#define THDIEXT_INPUT_PORT_RX_ENABLE_64r 33435
#define THDIEXT_MEMORY_TM_0r 33436
#define THDIEXT_MEMORY_TM_1r 33437
#define THDIEXT_PARITY_ERROR_COUNTERr 33438
#define THDIEXT_PARITY_ERROR_INTR_MASKr 33439
#define THDIEXT_PARITY_ERROR_STATUS_0r 33440
#define THDIEXT_PARITY_ERROR_STATUS_1r 33441
#define THDIEXT_PG_GBL_HDRM_COUNTr 33442
#define THDIEXT_PG_HDRM_COUNT_CELLr 33443
#define THDIEXT_PG_HDRM_LIMIT_CELLr 33444
#define THDIEXT_PG_MIN_CELLr 33445
#define THDIEXT_PG_MIN_COUNT_CELLr 33446
#define THDIEXT_PG_PORT_MIN_COUNT_CELLr 33447
#define THDIEXT_PG_RESET_FLOOR_CELLr 33448
#define THDIEXT_PG_RESET_OFFSET_CELLr 33449
#define THDIEXT_PG_RESET_VALUE_CELLr 33450
#define THDIEXT_PG_SHARED_COUNT_CELLr 33451
#define THDIEXT_PG_SHARED_LIMIT_CELLr 33452
#define THDIEXT_POOL_DROP_STATEr 33453
#define THDIEXT_PORT_COUNT_CELLr 33454
#define THDIEXT_PORT_FC_STATUSr 33455
#define THDIEXT_PORT_LIMIT_STATESr 33456
#define THDIEXT_PORT_LIMIT_STATE_0r 33457
#define THDIEXT_PORT_LIMIT_STATE_1r 33458
#define THDIEXT_PORT_MAX_PKT_SIZEr 33459
#define THDIEXT_PORT_MAX_SHARED_CELLr 33460
#define THDIEXT_PORT_MIN_CELLr 33461
#define THDIEXT_PORT_MIN_COUNT_CELLr 33462
#define THDIEXT_PORT_MIN_PG_ENABLEr 33463
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE0r 33464
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE1r 33465
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE_64r 33466
#define THDIEXT_PORT_PAUSE_ENABLE0_64r 33467
#define THDIEXT_PORT_PAUSE_ENABLE1_64r 33468
#define THDIEXT_PORT_PAUSE_ENABLE_64r 33469
#define THDIEXT_PORT_PG_SPIDr 33470
#define THDIEXT_PORT_PRI_GRP0r 33471
#define THDIEXT_PORT_PRI_GRP1r 33472
#define THDIEXT_PORT_PRI_XON_ENABLEr 33473
#define THDIEXT_PORT_RESUME_LIMIT_CELLr 33474
#define THDIEXT_PORT_SHARED_COUNT_CELLr 33475
#define THDIEXT_PORT_SHARED_MAX_PG_ENABLEr 33476
#define THDIEXT_RDE_POOL_SELECTr 33477
#define THDIEXT_THDI_BYPASSr 33478
#define THDIEXT_TOTAL_BUFFER_COUNT_CELLr 33479
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr 33480
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33481
#define THDIEXT_USE_SP_SHAREDr 33482
#define THDIQEN_BUFFER_CELL_LIMIT_SPr 33483
#define THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr 33484
#define THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr 33485
#define THDIQEN_CELL_SPAP_RED_OFFSET_SPr 33486
#define THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr 33487
#define THDIQEN_COLOR_AWAREr 33488
#define THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33489
#define THDIQEN_FLOW_CONTROL_XOFF_STATEr 33490
#define THDIQEN_GLOBAL_HDRM_COUNTr 33491
#define THDIQEN_GLOBAL_HDRM_LIMITr 33492
#define THDIQEN_INPUT_PORT_RX_ENABLE0_64r 33493
#define THDIQEN_INPUT_PORT_RX_ENABLE1_64r 33494
#define THDIQEN_INPUT_PORT_RX_ENABLE_64r 33495
#define THDIQEN_MEMORY_TM_0r 33496
#define THDIQEN_MEMORY_TM_1r 33497
#define THDIQEN_PARITY_ERROR_COUNTERr 33498
#define THDIQEN_PARITY_ERROR_INTR_MASKr 33499
#define THDIQEN_PARITY_ERROR_STATUS_0r 33500
#define THDIQEN_PARITY_ERROR_STATUS_1r 33501
#define THDIQEN_PG_GBL_HDRM_COUNTr 33502
#define THDIQEN_PG_HDRM_COUNT_CELLr 33503
#define THDIQEN_PG_HDRM_LIMIT_CELLr 33504
#define THDIQEN_PG_MIN_CELLr 33505
#define THDIQEN_PG_MIN_COUNT_CELLr 33506
#define THDIQEN_PG_PORT_MIN_COUNT_CELLr 33507
#define THDIQEN_PG_RESET_FLOOR_CELLr 33508
#define THDIQEN_PG_RESET_OFFSET_CELLr 33509
#define THDIQEN_PG_RESET_VALUE_CELLr 33510
#define THDIQEN_PG_SHARED_COUNT_CELLr 33511
#define THDIQEN_PG_SHARED_LIMIT_CELLr 33512
#define THDIQEN_POOL_DROP_STATEr 33513
#define THDIQEN_PORT_COUNT_CELLr 33514
#define THDIQEN_PORT_FC_STATUSr 33515
#define THDIQEN_PORT_LIMIT_STATESr 33516
#define THDIQEN_PORT_LIMIT_STATE_0r 33517
#define THDIQEN_PORT_LIMIT_STATE_1r 33518
#define THDIQEN_PORT_MAX_PKT_SIZEr 33519
#define THDIQEN_PORT_MAX_SHARED_CELLr 33520
#define THDIQEN_PORT_MIN_CELLr 33521
#define THDIQEN_PORT_MIN_COUNT_CELLr 33522
#define THDIQEN_PORT_MIN_PG_ENABLEr 33523
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE0r 33524
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE1r 33525
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE_64r 33526
#define THDIQEN_PORT_PAUSE_ENABLE0_64r 33527
#define THDIQEN_PORT_PAUSE_ENABLE1_64r 33528
#define THDIQEN_PORT_PAUSE_ENABLE_64r 33529
#define THDIQEN_PORT_PG_SPIDr 33530
#define THDIQEN_PORT_PRI_GRP0r 33531
#define THDIQEN_PORT_PRI_GRP1r 33532
#define THDIQEN_PORT_PRI_XON_ENABLEr 33533
#define THDIQEN_PORT_RESUME_LIMIT_CELLr 33534
#define THDIQEN_PORT_SHARED_COUNT_CELLr 33535
#define THDIQEN_PORT_SHARED_MAX_PG_ENABLEr 33536
#define THDIQEN_RDE_POOL_SELECTr 33537
#define THDIQEN_THDI_BYPASSr 33538
#define THDIQEN_TOTAL_BUFFER_COUNT_CELLr 33539
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr 33540
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33541
#define THDIQEN_USE_SP_SHAREDr 33542
#define THDIRQE_BUFFER_CELL_LIMIT_SPr 33543
#define THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr 33544
#define THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr 33545
#define THDIRQE_CELL_SPAP_RED_OFFSET_SPr 33546
#define THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr 33547
#define THDIRQE_COLOR_AWAREr 33548
#define THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNTr 33549
#define THDIRQE_FLOW_CONTROL_XOFF_STATEr 33550
#define THDIRQE_GLOBAL_HDRM_COUNTr 33551
#define THDIRQE_GLOBAL_HDRM_LIMITr 33552
#define THDIRQE_INPUT_PORT_RX_ENABLE0_64r 33553
#define THDIRQE_INPUT_PORT_RX_ENABLE1_64r 33554
#define THDIRQE_INPUT_PORT_RX_ENABLE_64r 33555
#define THDIRQE_MEMORY_TM_0r 33556
#define THDIRQE_MEMORY_TM_1r 33557
#define THDIRQE_PARITY_ERROR_COUNTERr 33558
#define THDIRQE_PARITY_ERROR_INTR_MASKr 33559
#define THDIRQE_PARITY_ERROR_STATUS_0r 33560
#define THDIRQE_PARITY_ERROR_STATUS_1r 33561
#define THDIRQE_PG_GBL_HDRM_COUNTr 33562
#define THDIRQE_PG_HDRM_COUNT_CELLr 33563
#define THDIRQE_PG_HDRM_LIMIT_CELLr 33564
#define THDIRQE_PG_MIN_CELLr 33565
#define THDIRQE_PG_MIN_COUNT_CELLr 33566
#define THDIRQE_PG_PORT_MIN_COUNT_CELLr 33567
#define THDIRQE_PG_RESET_FLOOR_CELLr 33568
#define THDIRQE_PG_RESET_OFFSET_CELLr 33569
#define THDIRQE_PG_RESET_VALUE_CELLr 33570
#define THDIRQE_PG_SHARED_COUNT_CELLr 33571
#define THDIRQE_PG_SHARED_LIMIT_CELLr 33572
#define THDIRQE_POOL_DROP_STATEr 33573
#define THDIRQE_PORT_COUNT_CELLr 33574
#define THDIRQE_PORT_FC_STATUSr 33575
#define THDIRQE_PORT_LIMIT_STATESr 33576
#define THDIRQE_PORT_LIMIT_STATE_0r 33577
#define THDIRQE_PORT_LIMIT_STATE_1r 33578
#define THDIRQE_PORT_MAX_PKT_SIZEr 33579
#define THDIRQE_PORT_MAX_SHARED_CELLr 33580
#define THDIRQE_PORT_MIN_CELLr 33581
#define THDIRQE_PORT_MIN_COUNT_CELLr 33582
#define THDIRQE_PORT_MIN_PG_ENABLEr 33583
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE0r 33584
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE1r 33585
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE_64r 33586
#define THDIRQE_PORT_PAUSE_ENABLE0_64r 33587
#define THDIRQE_PORT_PAUSE_ENABLE1_64r 33588
#define THDIRQE_PORT_PAUSE_ENABLE_64r 33589
#define THDIRQE_PORT_PG_SPIDr 33590
#define THDIRQE_PORT_PRI_GRP0r 33591
#define THDIRQE_PORT_PRI_GRP1r 33592
#define THDIRQE_PORT_PRI_XON_ENABLEr 33593
#define THDIRQE_PORT_RESUME_LIMIT_CELLr 33594
#define THDIRQE_PORT_SHARED_COUNT_CELLr 33595
#define THDIRQE_PORT_SHARED_MAX_PG_ENABLEr 33596
#define THDIRQE_RDE_POOL_SELECTr 33597
#define THDIRQE_THDI_BYPASSr 33598
#define THDIRQE_TOTAL_BUFFER_COUNT_CELLr 33599
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr 33600
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 33601
#define THDIRQE_USE_SP_SHAREDr 33602
#define THDI_BST_PG_HDRM_PROFILEr 33603
#define THDI_BST_PG_SHARED_PROFILEr 33604
#define THDI_BST_PROFILE_THRESH_PG_HDRMr 33605
#define THDI_BST_PROFILE_THRESH_PG_SHAREDr 33606
#define THDI_BST_PROFILE_THRESH_PORT_SHAREDr 33607
#define THDI_BST_PROFILE_THRESH_SPr 33608
#define THDI_BST_SHADOW_SPr 33609
#define THDI_BST_SP_GLOBAL_SHARED_CNTr 33610
#define THDI_BST_SP_GLOBAL_SHARED_PROFILEr 33611
#define THDI_BST_SP_SHARED_PROFILEr 33612
#define THDI_BST_TRIGGER_STATUSr 33613
#define THDI_BST_TRIGGER_STATUS_PIPEXr 33614
#define THDI_BST_TRIGGER_STATUS_PIPEYr 33615
#define THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr 33616
#define THDI_BST_TRIGGER_STATUS_TYPE_PIPEYr 33617
#define THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr 33618
#define THDI_BUFFER_CELL_LIMIT_SPr 33619
#define THDI_BYPASSr 33620
#define THDI_CELL_RESET_LIMIT_OFFSET_SPr 33621
#define THDI_CELL_SPAP_RED_OFFSET_SPr 33622
#define THDI_CELL_SPAP_YELLOW_OFFSET_SPr 33623
#define THDI_EN_COR_ERR_RPTr 33624
#define THDI_FLOW_CONTROL_XOFF_STATEr 33625
#define THDI_GLOBAL_HDRM_COUNT_PIPEXr 33626
#define THDI_GLOBAL_HDRM_COUNT_PIPEYr 33627
#define THDI_GLOBAL_HDRM_LIMIT_PIPEXr 33628
#define THDI_GLOBAL_HDRM_LIMIT_PIPEYr 33629
#define THDI_GLOBAL_HDRM_RESERVED_PIPEXr 33630
#define THDI_GLOBAL_HDRM_RESERVED_PIPEYr 33631
#define THDI_INPUT_PORT_XON_ENABLESr 33632
#define THDI_MEMORY_PTPG_CFG_MEM_TM_0r 33633
#define THDI_MEMORY_PTPG_CFG_MEM_TM_1r 33634
#define THDI_MEMORY_PTSP_CFG_MEM_TM_0r 33635
#define THDI_MEMORY_PTSP_CFG_MEM_TM_1r 33636
#define THDI_MEMORY_TM_0r 33637
#define THDI_MEMORY_TM_1r 33638
#define THDI_MEM_INIT_STATUSr 33639
#define THDI_POOL_CONFIGr 33640
#define THDI_POOL_DROP_STATEr 33641
#define THDI_POOL_SHARED_COUNT_SPr 33642
#define THDI_PORT_LIMIT_STATESr 33643
#define THDI_PORT_MAX_PKT_SIZEr 33644
#define THDI_PORT_PG_SPIDr 33645
#define THDI_PORT_PRI_GRP0r 33646
#define THDI_PORT_PRI_GRP1r 33647
#define THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr 33648
#define THDI_TO_OOBFC_SP_STr 33649
#define THDO_BST_PORT_ECC_ERROR_ADDRESSr 33650
#define THDO_BST_QGROUP_ECC_ERROR_ADDRESSr 33651
#define THDO_BST_QUEUE_ECC_ERROR_ADDRESSr 33652
#define THDO_BST_STATr 33653
#define THDO_BYPASSr 33654
#define THDO_CONFIG_PORT_ECC_ERROR_ADDRESSr 33655
#define THDO_CONFIG_QGROUP_ECC_ERROR_ADDRESSr 33656
#define THDO_CONFIG_QUEUE_ECC_ERROR_ADDRESSr 33657
#define THDO_COUNTER_PORT_ECC_ERROR_ADDRESSr 33658
#define THDO_COUNTER_QGROUP_ECC_ERROR_ADDRESSr 33659
#define THDO_COUNTER_QUEUE_ECC_ERROR_ADDRESSr 33660
#define THDO_CTRO_ECC_ERROR_ADDRr 33661
#define THDO_DEBUGr 33662
#define THDO_DEBUG_DCM_PMr 33663
#define THDO_DEBUG_TM_UC0r 33664
#define THDO_DEBUG_TM_UC1r 33665
#define THDO_DEBUG_TM_UCSP0r 33666
#define THDO_DEBUG_TM_UCSP1r 33667
#define THDO_DROP_CTR_CONFIGr 33668
#define THDO_INTEROP_CONFIGr 33669
#define THDO_INTEROP_CONFIG_PLUSr 33670
#define THDO_MEMDEBUG_CTRO_UC_DTYPEr 33671
#define THDO_MEMDEBUG_CTRO_UC_PKT_STOREr 33672
#define THDO_MEMDEBUG_OPNCONFIGr 33673
#define THDO_MEMDEBUG_OPNCOUNTr 33674
#define THDO_MEMDEBUG_OPNOFFSETr 33675
#define THDO_MEMDEBUG_OPNSTATUSr 33676
#define THDO_MEMDEBUG_QCONFIGr 33677
#define THDO_MEMDEBUG_QCOUNTr 33678
#define THDO_MEMDEBUG_QOFFSETr 33679
#define THDO_MEMDEBUG_QRESETr 33680
#define THDO_MEMDEBUG_QSTATUSr 33681
#define THDO_MEMORY_TM_0r 33682
#define THDO_MEMORY_TM_1r 33683
#define THDO_MISCCONFIGr 33684
#define THDO_OFFSET_QGROUP_ECC_ERROR_ADDRESSr 33685
#define THDO_OFFSET_QUEUE_ECC_ERROR_ADDRESSr 33686
#define THDO_PARITY_ERROR_ADDRESSr 33687
#define THDO_PARITY_ERROR_COUNTr 33688
#define THDO_PARITY_ERROR_COUNT_2BITr 33689
#define THDO_PARITY_ERROR_MASK1r 33690
#define THDO_PARITY_ERROR_MASK2r 33691
#define THDO_PARITY_ERROR_STATUS1r 33692
#define THDO_PARITY_ERROR_STATUS2r 33693
#define THDO_PARITY_ERROR_STATUS_64r 33694
#define THDO_PORT_DISABLE_CFG1r 33695
#define THDO_PORT_DISABLE_STATUSr 33696
#define THDO_PORT_E2ECC_COS_SPIDr 33697
#define THDO_QUEUE_DISABLE_CFG1r 33698
#define THDO_QUEUE_DISABLE_CFG2r 33699
#define THDO_QUEUE_DISABLE_STATUSr 33700
#define THDO_Q_TO_QGRP_MAP_ECC_ERROR_ADDRESSr 33701
#define THDO_RDE_SP_SELECTr 33702
#define THDO_RDE_WORK_QUEUE_DROP_STATUS_64r 33703
#define THDO_RESUME_QGROUP_ECC_ERROR_ADDRESSr 33704
#define THDO_RESUME_QUEUE_ECC_ERROR_ADDRESSr 33705
#define THDO_RQE_WORK_QUEUE_DROP_STATUS_64r 33706
#define THDO_TO_OOBFC_SP_STr 33707
#define THDO_UNICAST_DROP_EMIRROR_CNTr 33708
#define THDU_BST_STATr 33709
#define THDU_BYPASSr 33710
#define THDU_DEBUGr 33711
#define THDU_MEMORY_0_TMr 33712
#define THDU_MEMORY_1_TMr 33713
#define THDU_OUTPUT_PORT_RX_ENABLE0_64r 33714
#define THDU_OUTPUT_PORT_RX_ENABLE1_64r 33715
#define THDU_PORT_E2ECC_COS_SPIDr 33716
#define TICK_MODEr 33717
#define TIMECELLCOUNTr 33718
#define TIMEINNORMr 33719
#define TIMEINSLOWr 33720
#define TIMEOUTREGr 33721
#define TIMERCONFIGURATIONr 33722
#define TIMER_RAW_INTR_STATUSr 33723
#define TIME_DOMAINr 33724
#define TIME_DOMAIN_CONFIGr 33725
#define TJBDMAX1_TCID_0r 33726
#define TJBDMAX1_TCID_1r 33727
#define TJBDMAX1_TCID_2r 33728
#define TJBDMAX1_TCID_3r 33729
#define TJBDMAX1_TCID_4r 33730
#define TJBDMAX1_TCID_5r 33731
#define TJBDMAX1_TCID_6r 33732
#define TJBDMAX1_TCID_7r 33733
#define TJBDMAX1_TCID_8r 33734
#define TJBDMAX1_TCID_9r 33735
#define TJBDMAX1_TCID_10r 33736
#define TJBDMAX1_TCID_11r 33737
#define TJBDMAX1_TCID_12r 33738
#define TJBDMAX1_TCID_13r 33739
#define TJBDMAX1_TCID_14r 33740
#define TJBDMAX1_TCID_15r 33741
#define TJBDMAX2_TCID_0r 33742
#define TJBDMAX2_TCID_1r 33743
#define TJBDMAX2_TCID_2r 33744
#define TJBDMAX2_TCID_3r 33745
#define TJBDMAX2_TCID_4r 33746
#define TJBDMAX2_TCID_5r 33747
#define TJBDMAX2_TCID_6r 33748
#define TJBDMAX2_TCID_7r 33749
#define TJBDMAX2_TCID_8r 33750
#define TJBDMAX2_TCID_9r 33751
#define TJBDMAX2_TCID_10r 33752
#define TJBDMAX2_TCID_11r 33753
#define TJBDMAX2_TCID_12r 33754
#define TJBDMAX2_TCID_13r 33755
#define TJBDMAX2_TCID_14r 33756
#define TJBDMAX2_TCID_15r 33757
#define TJBRr 33758
#define TLCLr 33759
#define TMA_CONTROLr 33760
#define TMA_DEBUGr 33761
#define TMA_DIRECT0_TRACE_CAPT0r 33762
#define TMA_DIRECT0_TRACE_CAPT1r 33763
#define TMA_DIRECT0_TRACE_CONTROLr 33764
#define TMA_DIRECT0_TRACE_COUNTERr 33765
#define TMA_DIRECT0_TRACE_FIELD_MASK0r 33766
#define TMA_DIRECT0_TRACE_FIELD_MASK1r 33767
#define TMA_DIRECT0_TRACE_FIELD_VALUE0r 33768
#define TMA_DIRECT0_TRACE_FIELD_VALUE1r 33769
#define TMA_DIRECT1_TRACE_CAPT0r 33770
#define TMA_DIRECT1_TRACE_CAPT1r 33771
#define TMA_DIRECT1_TRACE_CONTROLr 33772
#define TMA_DIRECT1_TRACE_COUNTERr 33773
#define TMA_DIRECT1_TRACE_FIELD_MASK0r 33774
#define TMA_DIRECT1_TRACE_FIELD_MASK1r 33775
#define TMA_DIRECT1_TRACE_FIELD_VALUE0r 33776
#define TMA_DIRECT1_TRACE_FIELD_VALUE1r 33777
#define TMA_DIRECT2_TRACE_CAPT0r 33778
#define TMA_DIRECT2_TRACE_CAPT1r 33779
#define TMA_DIRECT2_TRACE_CONTROLr 33780
#define TMA_DIRECT2_TRACE_COUNTERr 33781
#define TMA_DIRECT2_TRACE_FIELD_MASK0r 33782
#define TMA_DIRECT2_TRACE_FIELD_MASK1r 33783
#define TMA_DIRECT2_TRACE_FIELD_VALUE0r 33784
#define TMA_DIRECT2_TRACE_FIELD_VALUE1r 33785
#define TMA_DIRECT3_TRACE_CAPT0r 33786
#define TMA_DIRECT3_TRACE_CAPT1r 33787
#define TMA_DIRECT3_TRACE_CONTROLr 33788
#define TMA_DIRECT3_TRACE_COUNTERr 33789
#define TMA_DIRECT3_TRACE_FIELD_MASK0r 33790
#define TMA_DIRECT3_TRACE_FIELD_MASK1r 33791
#define TMA_DIRECT3_TRACE_FIELD_VALUE0r 33792
#define TMA_DIRECT3_TRACE_FIELD_VALUE1r 33793
#define TMA_DIRECT_DEBUGr 33794
#define TMA_DIRECT_ERROR0r 33795
#define TMA_DIRECT_ERROR1r 33796
#define TMA_DIRECT_ERROR2r 33797
#define TMA_DIRECT_ERROR3r 33798
#define TMA_DIRECT_ERROR0_MASKr 33799
#define TMA_DIRECT_ERROR1_MASKr 33800
#define TMA_DIRECT_ERROR2_MASKr 33801
#define TMA_DIRECT_ERROR3_MASKr 33802
#define TMA_GLOBAL_ARRIVAL_COUNTER_DEBUG2r 33803
#define TMA_GLOBAL_ARRIVAL_TIMER_DEBUG0r 33804
#define TMA_GLOBAL_ARRIVAL_TIMER_DEBUG1r 33805
#define TMA_GLOBAL_TABLE_DEADLINE_CONFIGr 33806
#define TMA_GLOBAL_TABLE_ENTRY_CONFIGr 33807
#define TMA_HASH0_ECC_DEBUG_CONTROLr 33808
#define TMA_HASH1_ECC_DEBUG_CONTROLr 33809
#define TMA_HASH_ADJUST_HIGH_CONFIGr 33810
#define TMA_HASH_ADJUST_LOW_CONFIGr 33811
#define TMA_HASH_BYPASS_DEBUGr 33812
#define TMA_HASH_ECC_DEBUGr 33813
#define TMA_HASH_ECC_ERROR0r 33814
#define TMA_HASH_ECC_ERROR1r 33815
#define TMA_HASH_ECC_ERROR0_MASKr 33816
#define TMA_HASH_ECC_ERROR1_MASKr 33817
#define TMA_HASH_MEM_TM_DEBUGr 33818
#define TMA_HASH_RCNT_DEBUGr 33819
#define TMA_KEYPLODER_DEBUGr 33820
#define TMA_KEYPLODER_ECC_DEBUGr 33821
#define TMA_KEYPLODER_ECC_DEBUG_CONTROLr 33822
#define TMA_KEYPLODER_ERRORr 33823
#define TMA_KEYPLODER_ERROR_MASKr 33824
#define TMA_KEYPLODER_FREE_LIST_DEBUGr 33825
#define TMA_KEYPLODER_SUBKEY0_DEBUGr 33826
#define TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIGr 33827
#define TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIGr 33828
#define TMA_KEYPLODER_SUBKEY1_DEBUGr 33829
#define TMA_KEYPLODER_SUBKEY1_LOOKUP_CONFIGr 33830
#define TMA_KEYPLODER_SUBKEY1_SHIFT_CONFIGr 33831
#define TMA_KEYPLODER_TAPS0_FIFO_DEBUGr 33832
#define TMA_KEYPLODER_TAPS1_FIFO_DEBUGr 33833
#define TMA_KEYPLODER_TRACE_CAPT0r 33834
#define TMA_KEYPLODER_TRACE_CAPT1r 33835
#define TMA_KEYPLODER_TRACE_CAPT2r 33836
#define TMA_KEYPLODER_TRACE_CAPT3r 33837
#define TMA_KEYPLODER_TRACE_CAPT4r 33838
#define TMA_KEYPLODER_TRACE_CAPT5r 33839
#define TMA_KEYPLODER_TRACE_CAPT6r 33840
#define TMA_KEYPLODER_TRACE_CAPT7r 33841
#define TMA_KEYPLODER_TRACE_CAPT8r 33842
#define TMA_KEYPLODER_TRACE_CAPT9r 33843
#define TMA_KEYPLODER_TRACE_CAPT10r 33844
#define TMA_KEYPLODER_TRACE_CAPT11r 33845
#define TMA_KEYPLODER_TRACE_CAPT12r 33846
#define TMA_KEYPLODER_TRACE_CAPT13r 33847
#define TMA_KEYPLODER_TRACE_CAPT14r 33848
#define TMA_KEYPLODER_TRACE_CAPT15r 33849
#define TMA_KEYPLODER_TRACE_CAPT16r 33850
#define TMA_KEYPLODER_TRACE_CAPT17r 33851
#define TMA_KEYPLODER_TRACE_CONTROLr 33852
#define TMA_KEYPLODER_TRACE_COUNTERr 33853
#define TMA_KEYPLODER_TRACE_FIELD_MASK0r 33854
#define TMA_KEYPLODER_TRACE_FIELD_MASK1r 33855
#define TMA_KEYPLODER_TRACE_FIELD_MASK2r 33856
#define TMA_KEYPLODER_TRACE_FIELD_MASK3r 33857
#define TMA_KEYPLODER_TRACE_FIELD_MASK4r 33858
#define TMA_KEYPLODER_TRACE_FIELD_MASK5r 33859
#define TMA_KEYPLODER_TRACE_FIELD_MASK6r 33860
#define TMA_KEYPLODER_TRACE_FIELD_MASK7r 33861
#define TMA_KEYPLODER_TRACE_FIELD_MASK8r 33862
#define TMA_KEYPLODER_TRACE_FIELD_MASK9r 33863
#define TMA_KEYPLODER_TRACE_FIELD_MASK10r 33864
#define TMA_KEYPLODER_TRACE_FIELD_MASK11r 33865
#define TMA_KEYPLODER_TRACE_FIELD_MASK12r 33866
#define TMA_KEYPLODER_TRACE_FIELD_MASK13r 33867
#define TMA_KEYPLODER_TRACE_FIELD_MASK14r 33868
#define TMA_KEYPLODER_TRACE_FIELD_MASK15r 33869
#define TMA_KEYPLODER_TRACE_FIELD_MASK16r 33870
#define TMA_KEYPLODER_TRACE_FIELD_MASK17r 33871
#define TMA_KEYPLODER_TRACE_FIELD_VALUE0r 33872
#define TMA_KEYPLODER_TRACE_FIELD_VALUE1r 33873
#define TMA_KEYPLODER_TRACE_FIELD_VALUE2r 33874
#define TMA_KEYPLODER_TRACE_FIELD_VALUE3r 33875
#define TMA_KEYPLODER_TRACE_FIELD_VALUE4r 33876
#define TMA_KEYPLODER_TRACE_FIELD_VALUE5r 33877
#define TMA_KEYPLODER_TRACE_FIELD_VALUE6r 33878
#define TMA_KEYPLODER_TRACE_FIELD_VALUE7r 33879
#define TMA_KEYPLODER_TRACE_FIELD_VALUE8r 33880
#define TMA_KEYPLODER_TRACE_FIELD_VALUE9r 33881
#define TMA_KEYPLODER_TRACE_FIELD_VALUE10r 33882
#define TMA_KEYPLODER_TRACE_FIELD_VALUE11r 33883
#define TMA_KEYPLODER_TRACE_FIELD_VALUE12r 33884
#define TMA_KEYPLODER_TRACE_FIELD_VALUE13r 33885
#define TMA_KEYPLODER_TRACE_FIELD_VALUE14r 33886
#define TMA_KEYPLODER_TRACE_FIELD_VALUE15r 33887
#define TMA_KEYPLODER_TRACE_FIELD_VALUE16r 33888
#define TMA_KEYPLODER_TRACE_FIELD_VALUE17r 33889
#define TMA_KEYPLODER_UPDATE_COUNT_DEBUGr 33890
#define TMA_PD_ASSIST_DEBUGr 33891
#define TMA_PM_CONFIGr 33892
#define TMA_PM_ECC_DEBUG0r 33893
#define TMA_PM_ECC_DEBUG1r 33894
#define TMA_PM_ECC_ERRORr 33895
#define TMA_PM_ECC_ERROR_MASKr 33896
#define TMA_PM_ECC_STATUSr 33897
#define TMA_PM_FILTER_CONFIGr 33898
#define TMA_PM_MEM_DEBUGr 33899
#define TMA_TRACE_STATUSr 33900
#define TMA_TRACE_STATUS_MASKr 33901
#define TMB_COMPLETION_DM0_TRACE_CAPT0r 33902
#define TMB_COMPLETION_DM0_TRACE_CAPT1r 33903
#define TMB_COMPLETION_DM0_TRACE_CAPT2r 33904
#define TMB_COMPLETION_DM0_TRACE_CAPT3r 33905
#define TMB_COMPLETION_DM0_TRACE_CAPT4r 33906
#define TMB_COMPLETION_DM0_TRACE_CONTROLr 33907
#define TMB_COMPLETION_DM0_TRACE_COUNTERr 33908
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK0r 33909
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK1r 33910
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r 33911
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r 33912
#define TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r 33913
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE0r 33914
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE1r 33915
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE2r 33916
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE3r 33917
#define TMB_COMPLETION_DM0_TRACE_FIELD_VALUE4r 33918
#define TMB_COMPLETION_DM1_TRACE_CAPT0r 33919
#define TMB_COMPLETION_DM1_TRACE_CAPT1r 33920
#define TMB_COMPLETION_DM1_TRACE_CAPT2r 33921
#define TMB_COMPLETION_DM1_TRACE_CAPT3r 33922
#define TMB_COMPLETION_DM1_TRACE_CAPT4r 33923
#define TMB_COMPLETION_DM1_TRACE_CONTROLr 33924
#define TMB_COMPLETION_DM1_TRACE_COUNTERr 33925
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK0r 33926
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK1r 33927
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK2r 33928
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK3r 33929
#define TMB_COMPLETION_DM1_TRACE_FIELD_MASK4r 33930
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE0r 33931
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE1r 33932
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE2r 33933
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE3r 33934
#define TMB_COMPLETION_DM1_TRACE_FIELD_VALUE4r 33935
#define TMB_COMPLETION_DM2_TRACE_CAPT0r 33936
#define TMB_COMPLETION_DM2_TRACE_CAPT1r 33937
#define TMB_COMPLETION_DM2_TRACE_CAPT2r 33938
#define TMB_COMPLETION_DM2_TRACE_CAPT3r 33939
#define TMB_COMPLETION_DM2_TRACE_CAPT4r 33940
#define TMB_COMPLETION_DM2_TRACE_CONTROLr 33941
#define TMB_COMPLETION_DM2_TRACE_COUNTERr 33942
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK0r 33943
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK1r 33944
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK2r 33945
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK3r 33946
#define TMB_COMPLETION_DM2_TRACE_FIELD_MASK4r 33947
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE0r 33948
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE1r 33949
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE2r 33950
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE3r 33951
#define TMB_COMPLETION_DM2_TRACE_FIELD_VALUE4r 33952
#define TMB_COMPLETION_DM3_TRACE_CAPT0r 33953
#define TMB_COMPLETION_DM3_TRACE_CAPT1r 33954
#define TMB_COMPLETION_DM3_TRACE_CAPT2r 33955
#define TMB_COMPLETION_DM3_TRACE_CAPT3r 33956
#define TMB_COMPLETION_DM3_TRACE_CAPT4r 33957
#define TMB_COMPLETION_DM3_TRACE_CONTROLr 33958
#define TMB_COMPLETION_DM3_TRACE_COUNTERr 33959
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK0r 33960
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK1r 33961
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK2r 33962
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK3r 33963
#define TMB_COMPLETION_DM3_TRACE_FIELD_MASK4r 33964
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE0r 33965
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE1r 33966
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE2r 33967
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE3r 33968
#define TMB_COMPLETION_DM3_TRACE_FIELD_VALUE4r 33969
#define TMB_COMPLETION_ECC_DEBUG0r 33970
#define TMB_COMPLETION_ECC_DEBUG1r 33971
#define TMB_COMPLETION_ECC_ERRORr 33972
#define TMB_COMPLETION_ECC_ERROR_MASKr 33973
#define TMB_COMPLETION_ECC_STATUSr 33974
#define TMB_COMPLETION_ERROR0r 33975
#define TMB_COMPLETION_ERROR1r 33976
#define TMB_COMPLETION_ERROR0_MASKr 33977
#define TMB_COMPLETION_ERROR1_MASKr 33978
#define TMB_COMPLETION_FIFO_DEBUG_CONTROLr 33979
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH0r 33980
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH1r 33981
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH2r 33982
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH3r 33983
#define TMB_COMPLETION_FIFO_DEBUG_DEPTH4r 33984
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH0r 33985
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH1r 33986
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH2r 33987
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH3r 33988
#define TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH4r 33989
#define TMB_COMPLETION_MEM_DEBUGr 33990
#define TMB_COMPLETION_MISS_ENTRY0_127_96r 33991
#define TMB_COMPLETION_MISS_ENTRY0_31_0r 33992
#define TMB_COMPLETION_MISS_ENTRY0_63_32r 33993
#define TMB_COMPLETION_MISS_ENTRY0_95_64r 33994
#define TMB_COMPLETION_MISS_ENTRY10_127_96r 33995
#define TMB_COMPLETION_MISS_ENTRY10_31_0r 33996
#define TMB_COMPLETION_MISS_ENTRY10_63_32r 33997
#define TMB_COMPLETION_MISS_ENTRY10_95_64r 33998
#define TMB_COMPLETION_MISS_ENTRY11_127_96r 33999
#define TMB_COMPLETION_MISS_ENTRY11_31_0r 34000
#define TMB_COMPLETION_MISS_ENTRY11_63_32r 34001
#define TMB_COMPLETION_MISS_ENTRY11_95_64r 34002
#define TMB_COMPLETION_MISS_ENTRY12_127_96r 34003
#define TMB_COMPLETION_MISS_ENTRY12_31_0r 34004
#define TMB_COMPLETION_MISS_ENTRY12_63_32r 34005
#define TMB_COMPLETION_MISS_ENTRY12_95_64r 34006
#define TMB_COMPLETION_MISS_ENTRY13_127_96r 34007
#define TMB_COMPLETION_MISS_ENTRY13_31_0r 34008
#define TMB_COMPLETION_MISS_ENTRY13_63_32r 34009
#define TMB_COMPLETION_MISS_ENTRY13_95_64r 34010
#define TMB_COMPLETION_MISS_ENTRY14_127_96r 34011
#define TMB_COMPLETION_MISS_ENTRY14_31_0r 34012
#define TMB_COMPLETION_MISS_ENTRY14_63_32r 34013
#define TMB_COMPLETION_MISS_ENTRY14_95_64r 34014
#define TMB_COMPLETION_MISS_ENTRY15_127_96r 34015
#define TMB_COMPLETION_MISS_ENTRY15_31_0r 34016
#define TMB_COMPLETION_MISS_ENTRY15_63_32r 34017
#define TMB_COMPLETION_MISS_ENTRY15_95_64r 34018
#define TMB_COMPLETION_MISS_ENTRY16_127_96r 34019
#define TMB_COMPLETION_MISS_ENTRY16_31_0r 34020
#define TMB_COMPLETION_MISS_ENTRY16_63_32r 34021
#define TMB_COMPLETION_MISS_ENTRY16_95_64r 34022
#define TMB_COMPLETION_MISS_ENTRY17_127_96r 34023
#define TMB_COMPLETION_MISS_ENTRY17_31_0r 34024
#define TMB_COMPLETION_MISS_ENTRY17_63_32r 34025
#define TMB_COMPLETION_MISS_ENTRY17_95_64r 34026
#define TMB_COMPLETION_MISS_ENTRY18_127_96r 34027
#define TMB_COMPLETION_MISS_ENTRY18_31_0r 34028
#define TMB_COMPLETION_MISS_ENTRY18_63_32r 34029
#define TMB_COMPLETION_MISS_ENTRY18_95_64r 34030
#define TMB_COMPLETION_MISS_ENTRY19_127_96r 34031
#define TMB_COMPLETION_MISS_ENTRY19_31_0r 34032
#define TMB_COMPLETION_MISS_ENTRY19_63_32r 34033
#define TMB_COMPLETION_MISS_ENTRY19_95_64r 34034
#define TMB_COMPLETION_MISS_ENTRY1_127_96r 34035
#define TMB_COMPLETION_MISS_ENTRY1_31_0r 34036
#define TMB_COMPLETION_MISS_ENTRY1_63_32r 34037
#define TMB_COMPLETION_MISS_ENTRY1_95_64r 34038
#define TMB_COMPLETION_MISS_ENTRY20_127_96r 34039
#define TMB_COMPLETION_MISS_ENTRY20_31_0r 34040
#define TMB_COMPLETION_MISS_ENTRY20_63_32r 34041
#define TMB_COMPLETION_MISS_ENTRY20_95_64r 34042
#define TMB_COMPLETION_MISS_ENTRY21_127_96r 34043
#define TMB_COMPLETION_MISS_ENTRY21_31_0r 34044
#define TMB_COMPLETION_MISS_ENTRY21_63_32r 34045
#define TMB_COMPLETION_MISS_ENTRY21_95_64r 34046
#define TMB_COMPLETION_MISS_ENTRY22_127_96r 34047
#define TMB_COMPLETION_MISS_ENTRY22_31_0r 34048
#define TMB_COMPLETION_MISS_ENTRY22_63_32r 34049
#define TMB_COMPLETION_MISS_ENTRY22_95_64r 34050
#define TMB_COMPLETION_MISS_ENTRY23_127_96r 34051
#define TMB_COMPLETION_MISS_ENTRY23_31_0r 34052
#define TMB_COMPLETION_MISS_ENTRY23_63_32r 34053
#define TMB_COMPLETION_MISS_ENTRY23_95_64r 34054
#define TMB_COMPLETION_MISS_ENTRY24_127_96r 34055
#define TMB_COMPLETION_MISS_ENTRY24_31_0r 34056
#define TMB_COMPLETION_MISS_ENTRY24_63_32r 34057
#define TMB_COMPLETION_MISS_ENTRY24_95_64r 34058
#define TMB_COMPLETION_MISS_ENTRY25_127_96r 34059
#define TMB_COMPLETION_MISS_ENTRY25_31_0r 34060
#define TMB_COMPLETION_MISS_ENTRY25_63_32r 34061
#define TMB_COMPLETION_MISS_ENTRY25_95_64r 34062
#define TMB_COMPLETION_MISS_ENTRY26_127_96r 34063
#define TMB_COMPLETION_MISS_ENTRY26_31_0r 34064
#define TMB_COMPLETION_MISS_ENTRY26_63_32r 34065
#define TMB_COMPLETION_MISS_ENTRY26_95_64r 34066
#define TMB_COMPLETION_MISS_ENTRY27_127_96r 34067
#define TMB_COMPLETION_MISS_ENTRY27_31_0r 34068
#define TMB_COMPLETION_MISS_ENTRY27_63_32r 34069
#define TMB_COMPLETION_MISS_ENTRY27_95_64r 34070
#define TMB_COMPLETION_MISS_ENTRY28_127_96r 34071
#define TMB_COMPLETION_MISS_ENTRY28_31_0r 34072
#define TMB_COMPLETION_MISS_ENTRY28_63_32r 34073
#define TMB_COMPLETION_MISS_ENTRY28_95_64r 34074
#define TMB_COMPLETION_MISS_ENTRY29_127_96r 34075
#define TMB_COMPLETION_MISS_ENTRY29_31_0r 34076
#define TMB_COMPLETION_MISS_ENTRY29_63_32r 34077
#define TMB_COMPLETION_MISS_ENTRY29_95_64r 34078
#define TMB_COMPLETION_MISS_ENTRY2_127_96r 34079
#define TMB_COMPLETION_MISS_ENTRY2_31_0r 34080
#define TMB_COMPLETION_MISS_ENTRY2_63_32r 34081
#define TMB_COMPLETION_MISS_ENTRY2_95_64r 34082
#define TMB_COMPLETION_MISS_ENTRY30_127_96r 34083
#define TMB_COMPLETION_MISS_ENTRY30_31_0r 34084
#define TMB_COMPLETION_MISS_ENTRY30_63_32r 34085
#define TMB_COMPLETION_MISS_ENTRY30_95_64r 34086
#define TMB_COMPLETION_MISS_ENTRY31_127_96r 34087
#define TMB_COMPLETION_MISS_ENTRY31_31_0r 34088
#define TMB_COMPLETION_MISS_ENTRY31_63_32r 34089
#define TMB_COMPLETION_MISS_ENTRY31_95_64r 34090
#define TMB_COMPLETION_MISS_ENTRY3_127_96r 34091
#define TMB_COMPLETION_MISS_ENTRY3_31_0r 34092
#define TMB_COMPLETION_MISS_ENTRY3_63_32r 34093
#define TMB_COMPLETION_MISS_ENTRY3_95_64r 34094
#define TMB_COMPLETION_MISS_ENTRY4_127_96r 34095
#define TMB_COMPLETION_MISS_ENTRY4_31_0r 34096
#define TMB_COMPLETION_MISS_ENTRY4_63_32r 34097
#define TMB_COMPLETION_MISS_ENTRY4_95_64r 34098
#define TMB_COMPLETION_MISS_ENTRY5_127_96r 34099
#define TMB_COMPLETION_MISS_ENTRY5_31_0r 34100
#define TMB_COMPLETION_MISS_ENTRY5_63_32r 34101
#define TMB_COMPLETION_MISS_ENTRY5_95_64r 34102
#define TMB_COMPLETION_MISS_ENTRY6_127_96r 34103
#define TMB_COMPLETION_MISS_ENTRY6_31_0r 34104
#define TMB_COMPLETION_MISS_ENTRY6_63_32r 34105
#define TMB_COMPLETION_MISS_ENTRY6_95_64r 34106
#define TMB_COMPLETION_MISS_ENTRY7_127_96r 34107
#define TMB_COMPLETION_MISS_ENTRY7_31_0r 34108
#define TMB_COMPLETION_MISS_ENTRY7_63_32r 34109
#define TMB_COMPLETION_MISS_ENTRY7_95_64r 34110
#define TMB_COMPLETION_MISS_ENTRY8_127_96r 34111
#define TMB_COMPLETION_MISS_ENTRY8_31_0r 34112
#define TMB_COMPLETION_MISS_ENTRY8_63_32r 34113
#define TMB_COMPLETION_MISS_ENTRY8_95_64r 34114
#define TMB_COMPLETION_MISS_ENTRY9_127_96r 34115
#define TMB_COMPLETION_MISS_ENTRY9_31_0r 34116
#define TMB_COMPLETION_MISS_ENTRY9_63_32r 34117
#define TMB_COMPLETION_MISS_ENTRY9_95_64r 34118
#define TMB_COMPLETION_PARITY_DEBUG_CONTROL0r 34119
#define TMB_COMPLETION_PARITY_DEBUG_CONTROL1r 34120
#define TMB_COMPLETION_PARITY_ERRORr 34121
#define TMB_COMPLETION_PARITY_ERROR_MASKr 34122
#define TMB_COMPLETION_SK00_TRACE_CAPT0r 34123
#define TMB_COMPLETION_SK00_TRACE_CAPT1r 34124
#define TMB_COMPLETION_SK00_TRACE_CAPT2r 34125
#define TMB_COMPLETION_SK00_TRACE_CAPT3r 34126
#define TMB_COMPLETION_SK00_TRACE_CAPT4r 34127
#define TMB_COMPLETION_SK00_TRACE_CONTROLr 34128
#define TMB_COMPLETION_SK00_TRACE_COUNTERr 34129
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK0r 34130
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK1r 34131
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK2r 34132
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK3r 34133
#define TMB_COMPLETION_SK00_TRACE_FIELD_MASK4r 34134
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE0r 34135
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE1r 34136
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE2r 34137
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE3r 34138
#define TMB_COMPLETION_SK00_TRACE_FIELD_VALUE4r 34139
#define TMB_COMPLETION_SK01_TRACE_CAPT0r 34140
#define TMB_COMPLETION_SK01_TRACE_CAPT1r 34141
#define TMB_COMPLETION_SK01_TRACE_CAPT2r 34142
#define TMB_COMPLETION_SK01_TRACE_CAPT3r 34143
#define TMB_COMPLETION_SK01_TRACE_CAPT4r 34144
#define TMB_COMPLETION_SK01_TRACE_CONTROLr 34145
#define TMB_COMPLETION_SK01_TRACE_COUNTERr 34146
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK0r 34147
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK1r 34148
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK2r 34149
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK3r 34150
#define TMB_COMPLETION_SK01_TRACE_FIELD_MASK4r 34151
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE0r 34152
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE1r 34153
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE2r 34154
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE3r 34155
#define TMB_COMPLETION_SK01_TRACE_FIELD_VALUE4r 34156
#define TMB_COMPLETION_SK10_TRACE_CAPT0r 34157
#define TMB_COMPLETION_SK10_TRACE_CAPT1r 34158
#define TMB_COMPLETION_SK10_TRACE_CAPT2r 34159
#define TMB_COMPLETION_SK10_TRACE_CAPT3r 34160
#define TMB_COMPLETION_SK10_TRACE_CAPT4r 34161
#define TMB_COMPLETION_SK10_TRACE_CONTROLr 34162
#define TMB_COMPLETION_SK10_TRACE_COUNTERr 34163
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK0r 34164
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK1r 34165
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK2r 34166
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK3r 34167
#define TMB_COMPLETION_SK10_TRACE_FIELD_MASK4r 34168
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE0r 34169
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE1r 34170
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE2r 34171
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE3r 34172
#define TMB_COMPLETION_SK10_TRACE_FIELD_VALUE4r 34173
#define TMB_COMPLETION_SK11_TRACE_CAPT0r 34174
#define TMB_COMPLETION_SK11_TRACE_CAPT1r 34175
#define TMB_COMPLETION_SK11_TRACE_CAPT2r 34176
#define TMB_COMPLETION_SK11_TRACE_CAPT3r 34177
#define TMB_COMPLETION_SK11_TRACE_CAPT4r 34178
#define TMB_COMPLETION_SK11_TRACE_CONTROLr 34179
#define TMB_COMPLETION_SK11_TRACE_COUNTERr 34180
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK0r 34181
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK1r 34182
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK2r 34183
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK3r 34184
#define TMB_COMPLETION_SK11_TRACE_FIELD_MASK4r 34185
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE0r 34186
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE1r 34187
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE2r 34188
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE3r 34189
#define TMB_COMPLETION_SK11_TRACE_FIELD_VALUE4r 34190
#define TMB_COMPLETION_TRACE_STATUSr 34191
#define TMB_COMPLETION_TRACE_STATUS_MASKr 34192
#define TMB_CONTROLr 34193
#define TMB_DEBUGr 34194
#define TMB_DISTRIBUTOR_CI_PARAMETERSr 34195
#define TMB_DISTRIBUTOR_CONFIGr 34196
#define TMB_DISTRIBUTOR_COST_WEIGHTS_CONFIGr 34197
#define TMB_DISTRIBUTOR_DEBUGr 34198
#define TMB_DISTRIBUTOR_ECC_DEBUG0r 34199
#define TMB_DISTRIBUTOR_ECC_DEBUG1r 34200
#define TMB_DISTRIBUTOR_ECC_DEBUG_CONTROLr 34201
#define TMB_DISTRIBUTOR_ECC_ERRORr 34202
#define TMB_DISTRIBUTOR_ECC_ERROR_MASKr 34203
#define TMB_DISTRIBUTOR_FUNNEL_FIFO_ERRORr 34204
#define TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR_MASKr 34205
#define TMB_DISTRIBUTOR_HALT_CLEARr 34206
#define TMB_DISTRIBUTOR_HALT_STATUSr 34207
#define TMB_DISTRIBUTOR_INTERFACE_FIFO_ERRORr 34208
#define TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR_MASKr 34209
#define TMB_DISTRIBUTOR_LB_STATSr 34210
#define TMB_DISTRIBUTOR_MEM_DEBUGr 34211
#define TMB_DISTRIBUTOR_REFRESH_CI_CONFIGr 34212
#define TMB_DISTRIBUTOR_REFRESH_CONFIGr 34213
#define TMB_DISTRIBUTOR_REFRESH_DEBUGr 34214
#define TMB_DISTRIBUTOR_REFRESH_ERRORr 34215
#define TMB_DISTRIBUTOR_REFRESH_ERROR_MASKr 34216
#define TMB_DISTRIBUTOR_REFRESH_STATUSr 34217
#define TMB_DISTRIBUTOR_REFRESH_TIMER_STATUSr 34218
#define TMB_DISTRIBUTOR_SCHEDULER_ERRORr 34219
#define TMB_DISTRIBUTOR_SCHEDULER_ERROR_MASKr 34220
#define TMB_GLOBAL_TABLE_CHAIN_CONFIGr 34221
#define TMB_GLOBAL_TABLE_DEADLINE_CONFIGr 34222
#define TMB_GLOBAL_TABLE_ENTRY_CONFIGr 34223
#define TMB_GLOBAL_TABLE_LAYOUT_CONFIGr 34224
#define TMB_GLOBAL_TABLE_SCRAMBLER_CONFIGr 34225
#define TMB_HASH_ADJUST_HIGH_CONFIGr 34226
#define TMB_HASH_ADJUST_LOW_CONFIGr 34227
#define TMB_HASH_BYPASS_DEBUGr 34228
#define TMB_HASH_ECC_DEBUGr 34229
#define TMB_HASH_ECC_DEBUG_CONTROLr 34230
#define TMB_HASH_ECC_ERRORr 34231
#define TMB_HASH_ECC_ERROR_MASKr 34232
#define TMB_HASH_MEM_TM_DEBUGr 34233
#define TMB_HASH_RCNT_DEBUGr 34234
#define TMB_KEYBUFFER_ECC_DEBUGr 34235
#define TMB_KEYBUFFER_ECC_ERRORr 34236
#define TMB_KEYBUFFER_ECC_ERROR_MASKr 34237
#define TMB_KEYBUFFER_ECC_STATUSr 34238
#define TMB_KEYBUFFER_RCNT_DEBUGr 34239
#define TMB_KEYBUFFER_TM_CONTROLr 34240
#define TMB_KEYBUFFER_WCNT_DEBUGr 34241
#define TMB_LB_PERF_MON_COUNTERr 34242
#define TMB_LB_PERF_MON_DEBUGr 34243
#define TMB_PD_ASSIST_DEBUGr 34244
#define TMB_PER_CI_COST_CONFIGr 34245
#define TMB_PER_CI_REFRESH_DELAYr 34246
#define TMB_UPDATER_BULK_DELETE_CONFIGr 34247
#define TMB_UPDATER_BULK_DELETE_DATA_118_96r 34248
#define TMB_UPDATER_BULK_DELETE_DATA_31_0r 34249
#define TMB_UPDATER_BULK_DELETE_DATA_63_32r 34250
#define TMB_UPDATER_BULK_DELETE_DATA_95_64r 34251
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_118_96r 34252
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_31_0r 34253
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_63_32r 34254
#define TMB_UPDATER_BULK_DELETE_DATA_MASK_95_64r 34255
#define TMB_UPDATER_BULK_DELETE_EVENTr 34256
#define TMB_UPDATER_BULK_DELETE_EVENT_MASKr 34257
#define TMB_UPDATER_BULK_DELETE_KEY_127_96r 34258
#define TMB_UPDATER_BULK_DELETE_KEY_159_128r 34259
#define TMB_UPDATER_BULK_DELETE_KEY_175_160r 34260
#define TMB_UPDATER_BULK_DELETE_KEY_31_0r 34261
#define TMB_UPDATER_BULK_DELETE_KEY_63_32r 34262
#define TMB_UPDATER_BULK_DELETE_KEY_95_64r 34263
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_127_96r 34264
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_159_128r 34265
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_175_160r 34266
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_31_0r 34267
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_63_32r 34268
#define TMB_UPDATER_BULK_DELETE_KEY_MASK_95_64r 34269
#define TMB_UPDATER_BULK_DELETE_STATUSr 34270
#define TMB_UPDATER_CMD_FIFO_DEPTHr 34271
#define TMB_UPDATER_DS_ARB_CREDIT_CONFIGr 34272
#define TMB_UPDATER_DS_ARB_DEADLINE_CONFIGAr 34273
#define TMB_UPDATER_DS_ARB_DEADLINE_CONFIGBr 34274
#define TMB_UPDATER_DS_ARB_PRIORITY_CONFIGr 34275
#define TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIGr 34276
#define TMB_UPDATER_DS_ARB_WR_CREDIT_CONFIGr 34277
#define TMB_UPDATER_ECC_DEBUG0r 34278
#define TMB_UPDATER_ECC_DEBUG1r 34279
#define TMB_UPDATER_ECC_ERRORr 34280
#define TMB_UPDATER_ECC_ERROR_MASKr 34281
#define TMB_UPDATER_ECC_STATUSr 34282
#define TMB_UPDATER_ERRORr 34283
#define TMB_UPDATER_ERROR_MASKr 34284
#define TMB_UPDATER_FIFO_CONFIGr 34285
#define TMB_UPDATER_FIFO_POP_STATUSr 34286
#define TMB_UPDATER_FIFO_POP_STATUS_MASKr 34287
#define TMB_UPDATER_FIFO_PUSH_STATUSr 34288
#define TMB_UPDATER_FIFO_PUSH_STATUS_MASKr 34289
#define TMB_UPDATER_FREE_CHAIN_FIFO_DEPTHr 34290
#define TMB_UPDATER_FREE_CHAIN_FIFO_FLUSHr 34291
#define TMB_UPDATER_LR_EML_CONFIGr 34292
#define TMB_UPDATER_LR_EML_STATUSr 34293
#define TMB_UPDATER_MEM_DEBUGr 34294
#define TMB_UPDATER_RSP_FIFO_INACTIVITY_THRESHr 34295
#define TMCAr 34296
#define TMCLr 34297
#define TMDOMAINr 34298
#define TMGVr 34299
#define TM_QE_CACHE_HIT_CNT_DEBUGr 34300
#define TM_QE_CACHE_PENDING_CNT_DEBUGr 34301
#define TM_QE_CONFIGr 34302
#define TM_QE_DC_PTRSr 34303
#define TM_QE_DC_SPACEr 34304
#define TM_QE_DEBUGr 34305
#define TM_QE_DRAM_ECC_CLEAN_CNT_DEBUGr 34306
#define TM_QE_DRAM_REQ_CNT_DEBUGr 34307
#define TM_QE_DS_QE_REQ_CNT_DEBUGr 34308
#define TM_QE_DS_QE_TRACE_CAPT0r 34309
#define TM_QE_DS_QE_TRACE_CAPT1r 34310
#define TM_QE_DS_QE_TRACE_CAPT2r 34311
#define TM_QE_DS_QE_TRACE_CONTROLr 34312
#define TM_QE_DS_QE_TRACE_COUNTERr 34313
#define TM_QE_DS_QE_TRACE_FIELD_MASK0r 34314
#define TM_QE_DS_QE_TRACE_FIELD_MASK1r 34315
#define TM_QE_DS_QE_TRACE_FIELD_MASK2r 34316
#define TM_QE_DS_QE_TRACE_FIELD_VALUE0r 34317
#define TM_QE_DS_QE_TRACE_FIELD_VALUE1r 34318
#define TM_QE_DS_QE_TRACE_FIELD_VALUE2r 34319
#define TM_QE_ECC_DEBUGr 34320
#define TM_QE_EML_CHAIN_HIT_CNT_DEBUGr 34321
#define TM_QE_EML_FIRST_HIT_CNT_DEBUGr 34322
#define TM_QE_EML_SPLITCHAIN_HIT_CNT_DEBUGr 34323
#define TM_QE_ERRORr 34324
#define TM_QE_ERROR_MASKr 34325
#define TM_QE_FIFO_DEPTHr 34326
#define TM_QE_FIFO_MAX_DEPTHr 34327
#define TM_QE_FIFO_OVERFLOW_ERRORr 34328
#define TM_QE_FIFO_OVERFLOW_ERROR_MASKr 34329
#define TM_QE_FIFO_PARITY_ERRORr 34330
#define TM_QE_FIFO_PARITY_ERROR_MASKr 34331
#define TM_QE_FIFO_UNDERFLOW_ERRORr 34332
#define TM_QE_FIFO_UNDERFLOW_ERROR_MASKr 34333
#define TM_QE_HASH_ADJUST_HIGH_CONFIGr 34334
#define TM_QE_HASH_ADJUST_LOW_CONFIGr 34335
#define TM_QE_MEM_ECC_DEBUG_CONTROLr 34336
#define TM_QE_MEM_TM_DEBUGr 34337
#define TM_QE_MIN_DC_SPACEr 34338
#define TM_QE_NUM_TAGS_EMPTYr 34339
#define TM_QE_PD_ASSIST_DEBUGr 34340
#define TM_QE_QE_DS_REQ_CNT_DEBUGr 34341
#define TM_QE_QE_DS_TRACE_CAPT0r 34342
#define TM_QE_QE_DS_TRACE_CAPT1r 34343
#define TM_QE_QE_DS_TRACE_CAPT2r 34344
#define TM_QE_QE_DS_TRACE_CONTROLr 34345
#define TM_QE_QE_DS_TRACE_COUNTERr 34346
#define TM_QE_QE_DS_TRACE_FIELD_MASK0r 34347
#define TM_QE_QE_DS_TRACE_FIELD_MASK1r 34348
#define TM_QE_QE_DS_TRACE_FIELD_MASK2r 34349
#define TM_QE_QE_DS_TRACE_FIELD_VALUE0r 34350
#define TM_QE_QE_DS_TRACE_FIELD_VALUE1r 34351
#define TM_QE_QE_DS_TRACE_FIELD_VALUE2r 34352
#define TM_QE_TRACE_STATUSr 34353
#define TM_QE_TRACE_STATUS_MASKr 34354
#define TM_QE_V6_COLLISION_DATA_118_96r 34355
#define TM_QE_V6_COLLISION_DATA_31_0r 34356
#define TM_QE_V6_COLLISION_DATA_63_32r 34357
#define TM_QE_V6_COLLISION_DATA_95_64r 34358
#define TM_QE_V6_COLLISION_ENTRY_NUMr 34359
#define TM_QE_V6_COLLISION_KEY_126_96r 34360
#define TM_QE_V6_COLLISION_KEY_31_0r 34361
#define TM_QE_V6_COLLISION_KEY_63_32r 34362
#define TM_QE_V6_COLLISION_KEY_95_64r 34363
#define TM_QE_V6_COLLISION_TABr 34364
#define TM_QE_XT_REQ0_CNT_DEBUGr 34365
#define TM_QE_XT_REQ1_CNT_DEBUGr 34366
#define TM_QE_XT_REQ2_CNT_DEBUGr 34367
#define TM_QE_XT_REQ3_CNT_DEBUGr 34368
#define TM_QE_XT_REQ4_CNT_DEBUGr 34369
#define TM_RESEQMEMr 34370
#define TNCLr 34371
#define TOP_AVS_CONTROLr 34372
#define TOP_AVS_SEL_REGr 34373
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r 34374
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r 34375
#define TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr 34376
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0r 34377
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r 34378
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r 34379
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r 34380
#define TOP_BROAD_SYNC0_PLL_STATUSr 34381
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r 34382
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r 34383
#define TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr 34384
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_0r 34385
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r 34386
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2r 34387
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3r 34388
#define TOP_BROAD_SYNC1_PLL_STATUSr 34389
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r 34390
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r 34391
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r 34392
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r 34393
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r 34394
#define TOP_BROAD_SYNC_PLL_STATUSr 34395
#define TOP_BS_PLL0_CTRL_0r 34396
#define TOP_BS_PLL0_CTRL_1r 34397
#define TOP_BS_PLL0_CTRL_2r 34398
#define TOP_BS_PLL0_CTRL_3r 34399
#define TOP_BS_PLL0_CTRL_4r 34400
#define TOP_BS_PLL0_STATUSr 34401
#define TOP_BS_PLL1_CTRL_0r 34402
#define TOP_BS_PLL1_CTRL_1r 34403
#define TOP_BS_PLL1_CTRL_2r 34404
#define TOP_BS_PLL1_CTRL_3r 34405
#define TOP_BS_PLL1_CTRL_4r 34406
#define TOP_BS_PLL1_STATUSr 34407
#define TOP_BS_PLL_CTRL_0r 34408
#define TOP_BS_PLL_CTRL_1r 34409
#define TOP_BS_PLL_CTRL_2r 34410
#define TOP_BS_PLL_CTRL_3r 34411
#define TOP_BS_PLL_CTRL_4r 34412
#define TOP_BS_PLL_STATUSr 34413
#define TOP_CES_PLL_CTRL_REGISTER_0r 34414
#define TOP_CES_PLL_CTRL_REGISTER_1r 34415
#define TOP_CES_PLL_CTRL_REGISTER_2r 34416
#define TOP_CES_PLL_CTRL_REGISTER_3r 34417
#define TOP_CES_PLL_CTRL_REGISTER_4r 34418
#define TOP_CES_PLL_CTRL_REGISTER_5r 34419
#define TOP_CES_PLL_STATUSr 34420
#define TOP_CLOCKING_ENFORCE_PCGr 34421
#define TOP_CLOCKING_ENFORCE_PSGr 34422
#define TOP_CORE_CLK_FREQ_SELr 34423
#define TOP_CORE_PLL0_CTRL_REGISTER_0r 34424
#define TOP_CORE_PLL0_CTRL_REGISTER_1r 34425
#define TOP_CORE_PLL0_CTRL_REGISTER_2r 34426
#define TOP_CORE_PLL0_CTRL_REGISTER_3r 34427
#define TOP_CORE_PLL0_CTRL_REGISTER_4r 34428
#define TOP_CORE_PLL0_CTRL_REGISTER_5r 34429
#define TOP_CORE_PLL0_CTRL_REGISTER_6r 34430
#define TOP_CORE_PLL0_STATUSr 34431
#define TOP_CORE_PLL_CTRL0r 34432
#define TOP_CORE_PLL_CTRL1r 34433
#define TOP_CORE_PLL_CTRL2r 34434
#define TOP_CORE_PLL_CTRL3r 34435
#define TOP_CORE_PLL_CTRL4r 34436
#define TOP_CORE_PLL_CTRL5r 34437
#define TOP_CORE_PLL_CTRL6r 34438
#define TOP_CORE_PLL_CTRL7r 34439
#define TOP_CORE_PLL_CTRL8r 34440
#define TOP_CORE_PLL_CTRL9r 34441
#define TOP_CORE_PLL_CTRL_0r 34442
#define TOP_CORE_PLL_CTRL_1r 34443
#define TOP_CORE_PLL_CTRL_2r 34444
#define TOP_CORE_PLL_CTRL_3r 34445
#define TOP_CORE_PLL_CTRL_4r 34446
#define TOP_CORE_PLL_STATUSr 34447
#define TOP_DDR_PLL0_CTRL_REGISTER_0r 34448
#define TOP_DDR_PLL0_CTRL_REGISTER_1r 34449
#define TOP_DDR_PLL0_CTRL_REGISTER_2r 34450
#define TOP_DDR_PLL0_CTRL_REGISTER_3r 34451
#define TOP_DDR_PLL0_CTRL_REGISTER_4r 34452
#define TOP_DDR_PLL0_CTRL_REGISTER_5r 34453
#define TOP_DDR_PLL0_STATUSr 34454
#define TOP_DEV_REV_IDr 34455
#define TOP_GPIO_PULL_CTRLr 34456
#define TOP_HW_TAP_CONTROLr 34457
#define TOP_HW_TAP_MEM_DEBUGr 34458
#define TOP_HW_TAP_MEM_ECC_CTRLr 34459
#define TOP_HW_TAP_MEM_ECC_STATUSr 34460
#define TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr 34461
#define TOP_INT_REV_ID_REGr 34462
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r 34463
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r 34464
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r 34465
#define TOP_L1_RCVD_CLK_VALID_STATUS_3r 34466
#define TOP_L1_SYNCE_CLK_LINK_STATUS_1r 34467
#define TOP_L1_SYNCE_CLK_LINK_STATUS_2r 34468
#define TOP_LCPLL_SOFT_RESET_REGr 34469
#define TOP_LOS_SEL_REGr 34470
#define TOP_MASTER_LCPLL_FBDIV_CTRL_0r 34471
#define TOP_MASTER_LCPLL_FBDIV_CTRL_1r 34472
#define TOP_MASTER_LCPLL_SAMPLE_DIV_CTRLr 34473
#define TOP_MCS_PLL_CTRL_0r 34474
#define TOP_MCS_PLL_CTRL_1r 34475
#define TOP_MCS_PLL_CTRL_2r 34476
#define TOP_MCS_PLL_CTRL_3r 34477
#define TOP_MCS_PLL_CTRL_4r 34478
#define TOP_MCS_PLL_STATUSr 34479
#define TOP_MEM_PWR_DWN_BITMAP0_STATUSr 34480
#define TOP_MEM_PWR_DWN_BITMAP1_STATUSr 34481
#define TOP_MEM_PWR_DWN_CTRL_CONFIGr 34482
#define TOP_MISC_CONTROLr 34483
#define TOP_MISC_CONTROL_0r 34484
#define TOP_MISC_CONTROL_1r 34485
#define TOP_MISC_CONTROL_2r 34486
#define TOP_MISC_CONTROL_3r 34487
#define TOP_MISC_CONTROL_4r 34488
#define TOP_MISC_STATUSr 34489
#define TOP_MISC_STATUS_0r 34490
#define TOP_MISC_STATUS_1r 34491
#define TOP_MISC_STATUS_2r 34492
#define TOP_MMU_PLL1_CTRL0r 34493
#define TOP_MMU_PLL1_CTRL1r 34494
#define TOP_MMU_PLL1_CTRL2r 34495
#define TOP_MMU_PLL1_CTRL3r 34496
#define TOP_MMU_PLL1_SSC_CTRLr 34497
#define TOP_MMU_PLL2_CTRL0r 34498
#define TOP_MMU_PLL2_CTRL1r 34499
#define TOP_MMU_PLL2_CTRL2r 34500
#define TOP_MMU_PLL2_CTRL3r 34501
#define TOP_MMU_PLL2_SSC_CTRLr 34502
#define TOP_MMU_PLL3_CTRL0r 34503
#define TOP_MMU_PLL3_CTRL1r 34504
#define TOP_MMU_PLL3_CTRL2r 34505
#define TOP_MMU_PLL3_CTRL3r 34506
#define TOP_MMU_PLL3_SSC_CTRLr 34507
#define TOP_MMU_PLL_INITr 34508
#define TOP_MMU_PLL_STATUS0r 34509
#define TOP_MMU_PLL_STATUS1r 34510
#define TOP_OSC_COUNT_STATr 34511
#define TOP_PARALLEL_LED_CTRLr 34512
#define TOP_PARALLEL_LED_FAULT_STATUS_0r 34513
#define TOP_PARALLEL_LED_FAULT_STATUS_1r 34514
#define TOP_PARALLEL_LED_FAULT_STATUS_MIXr 34515
#define TOP_PLL_BYP_AND_REFCLK_CONTROLr 34516
#define TOP_PVTMON_CALIBRATIONr 34517
#define TOP_PVTMON_CTRL_0r 34518
#define TOP_PVTMON_CTRL_1r 34519
#define TOP_PVTMON_RESULT_0r 34520
#define TOP_PVTMON_RESULT_1r 34521
#define TOP_PVTMON_RESULT_2r 34522
#define TOP_PVTMON_RESULT_3r 34523
#define TOP_PVTMON_RESULT_4r 34524
#define TOP_PVTMON_RESULT_5r 34525
#define TOP_PVTMON_RESULT_6r 34526
#define TOP_PVTMON_RESULT_7r 34527
#define TOP_PVTMON_RESULT_8r 34528
#define TOP_PVTMON_VDAC_DATAr 34529
#define TOP_QGPHY_CTRL_0r 34530
#define TOP_QGPHY_CTRL_1r 34531
#define TOP_QSGMII2X_CTRLr 34532
#define TOP_QUAD0_MDIO_CONFIG_0r 34533
#define TOP_QUAD0_MDIO_CONFIG_1r 34534
#define TOP_QUAD0_MDIO_CONFIG_2r 34535
#define TOP_QUAD1_MDIO_CONFIG_0r 34536
#define TOP_QUAD1_MDIO_CONFIG_1r 34537
#define TOP_QUAD1_MDIO_CONFIG_2r 34538
#define TOP_RING_OSC_CTRLr 34539
#define TOP_SERDES_LCPLL_FBDIV_CTRL_0r 34540
#define TOP_SERDES_LCPLL_FBDIV_CTRL_1r 34541
#define TOP_SERDES_LCPLL_SAMPLE_DIV_CTRLr 34542
#define TOP_SOFT_RESET_REGr 34543
#define TOP_SOFT_RESET_REG_2r 34544
#define TOP_SOFT_RESET_REG_3r 34545
#define TOP_SWITCH_FEATURE_ENABLEr 34546
#define TOP_SWITCH_FEATURE_ENABLE_0r 34547
#define TOP_SWITCH_FEATURE_ENABLE_1r 34548
#define TOP_SWITCH_FEATURE_ENABLE_2r 34549
#define TOP_SWITCH_FEATURE_ENABLE_3r 34550
#define TOP_SWITCH_FEATURE_ENABLE_4r 34551
#define TOP_SWITCH_FEATURE_ENABLE_5r 34552
#define TOP_SWITCH_FEATURE_ENABLE_6r 34553
#define TOP_SW_BOND_OVRD_CTRL0r 34554
#define TOP_SW_BOND_OVRD_CTRL1r 34555
#define TOP_TAP_CONTROLr 34556
#define TOP_THERMAL_PVTMON_CALIBRATIONr 34557
#define TOP_THERMAL_PVTMON_CTRLr 34558
#define TOP_THERMAL_PVTMON_CTRL_2r 34559
#define TOP_THERMAL_PVTMON_RESULT_0r 34560
#define TOP_THERMAL_PVTMON_RESULT_1r 34561
#define TOP_THERMAL_PVTMON_RESULT_2r 34562
#define TOP_THERMAL_PVTMON_RESULT_3r 34563
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r 34564
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r 34565
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r 34566
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r 34567
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r 34568
#define TOP_TIME_SYNC_PLL_STATUSr 34569
#define TOP_TOP_CORE_PLL_STATUS_1r 34570
#define TOP_TOP_CORE_PLL_STATUS_2r 34571
#define TOP_TOP_CORE_PLL_STATUS_3r 34572
#define TOP_TSC_AFE_PLL_STATUSr 34573
#define TOP_TSC_DISABLEr 34574
#define TOP_TS_PLL_CTRL_0r 34575
#define TOP_TS_PLL_CTRL_1r 34576
#define TOP_TS_PLL_CTRL_2r 34577
#define TOP_TS_PLL_CTRL_3r 34578
#define TOP_TS_PLL_CTRL_4r 34579
#define TOP_TS_PLL_STATUSr 34580
#define TOP_UC_TAP_CONTROLr 34581
#define TOP_UC_TAP_READ_DATAr 34582
#define TOP_UC_TAP_WRITE_DATAr 34583
#define TOP_XG0_LCPLL_FBDIV_CTRL_0r 34584
#define TOP_XG0_LCPLL_FBDIV_CTRL_1r 34585
#define TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr 34586
#define TOP_XG1_LCPLL_FBDIV_CTRL_0r 34587
#define TOP_XG1_LCPLL_FBDIV_CTRL_1r 34588
#define TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr 34589
#define TOP_XGXS0_PLL_CONTROL_1r 34590
#define TOP_XGXS0_PLL_CONTROL_2r 34591
#define TOP_XGXS0_PLL_CONTROL_3r 34592
#define TOP_XGXS0_PLL_CONTROL_4r 34593
#define TOP_XGXS0_PLL_CONTROL_5r 34594
#define TOP_XGXS0_PLL_STATUSr 34595
#define TOP_XGXS1_PLL_CONTROL_1r 34596
#define TOP_XGXS1_PLL_CONTROL_2r 34597
#define TOP_XGXS1_PLL_CONTROL_3r 34598
#define TOP_XGXS1_PLL_CONTROL_4r 34599
#define TOP_XGXS1_PLL_CONTROL_5r 34600
#define TOP_XGXS1_PLL_STATUSr 34601
#define TOP_XGXS_MDIO_CONFIG_0r 34602
#define TOP_XGXS_MDIO_CONFIG_1r 34603
#define TOP_XGXS_MDIO_CONFIG_2r 34604
#define TOP_XGXS_MDIO_CONFIG_3r 34605
#define TOP_XGXS_MDIO_CONFIG_4r 34606
#define TOP_XGXS_MDIO_CONFIG_5r 34607
#define TOP_XGXS_MDIO_CONFIG_6r 34608
#define TOP_XGXS_MDIO_CONFIG_7r 34609
#define TOP_XGXS_MDIO_CONFIG_8r 34610
#define TOP_XGXS_MDIO_CONFIG_9r 34611
#define TOP_XGXS_MDIO_CONFIG_10r 34612
#define TOP_XG_PLL0_CTRL_0r 34613
#define TOP_XG_PLL0_CTRL_1r 34614
#define TOP_XG_PLL0_CTRL_2r 34615
#define TOP_XG_PLL0_CTRL_3r 34616
#define TOP_XG_PLL0_CTRL_4r 34617
#define TOP_XG_PLL0_STATUSr 34618
#define TOP_XG_PLL1_CTRL_0r 34619
#define TOP_XG_PLL1_CTRL_1r 34620
#define TOP_XG_PLL1_CTRL_2r 34621
#define TOP_XG_PLL1_CTRL_3r 34622
#define TOP_XG_PLL1_CTRL_4r 34623
#define TOP_XG_PLL1_STATUSr 34624
#define TOP_XG_PLL2_CTRL_0r 34625
#define TOP_XG_PLL2_CTRL_1r 34626
#define TOP_XG_PLL2_CTRL_2r 34627
#define TOP_XG_PLL2_CTRL_3r 34628
#define TOP_XG_PLL2_CTRL_4r 34629
#define TOP_XG_PLL2_STATUSr 34630
#define TOP_XG_PLL3_CTRL_0r 34631
#define TOP_XG_PLL3_CTRL_1r 34632
#define TOP_XG_PLL3_CTRL_2r 34633
#define TOP_XG_PLL3_CTRL_3r 34634
#define TOP_XG_PLL3_CTRL_4r 34635
#define TOP_XG_PLL3_STATUSr 34636
#define TOQEMPTYr 34637
#define TOQEMPTY_64r 34638
#define TOQEMPTY_CPU_PORT_0r 34639
#define TOQEMPTY_CPU_PORT_1r 34640
#define TOQ_ACTIVATEQr 34641
#define TOQ_ACTIVATEQ_64r 34642
#define TOQ_ACTIVATEQ_CPU_PORT_0r 34643
#define TOQ_ACTIVATEQ_CPU_PORT_1r 34644
#define TOQ_BW_LIMITING_MIDPKT_EN0r 34645
#define TOQ_BW_LIMITING_MIDPKT_EN1r 34646
#define TOQ_CELLHDRERRPTRr 34647
#define TOQ_CELLLINKERRPTRr 34648
#define TOQ_CONFIGr 34649
#define TOQ_CONFIG_64r 34650
#define TOQ_COS_SWITCH_STATUSr 34651
#define TOQ_CPQLINKERRPTRr 34652
#define TOQ_DEBUG_EXT_PQE_WATERMARKr 34653
#define TOQ_DEBUG_INT_PQE_WATERMARKr 34654
#define TOQ_DEBUG_PQE_CREDITr 34655
#define TOQ_DEBUG_REG1r 34656
#define TOQ_DIS_IPMC_REPLICATIONr 34657
#define TOQ_DIS_IPMC_REPLICATION_64r 34658
#define TOQ_ECC_DEBUGr 34659
#define TOQ_EG_CREDITr 34660
#define TOQ_EMPTY_DEQ_STATUSr 34661
#define TOQ_ENQIPMCGRPERRPTR0r 34662
#define TOQ_ENQIPMCGRPERRPTR1r 34663
#define TOQ_ENQ_DROP_CNTr 34664
#define TOQ_EP_BP_STATUSr 34665
#define TOQ_EP_CREDITr 34666
#define TOQ_ERRINTRr 34667
#define TOQ_ERRINTR0r 34668
#define TOQ_ERRINTR1r 34669
#define TOQ_ERRINTR0_64r 34670
#define TOQ_ERRORr 34671
#define TOQ_ERROR1r 34672
#define TOQ_ERROR2r 34673
#define TOQ_ERROR1_MASKr 34674
#define TOQ_ERROR2_MASKr 34675
#define TOQ_ERROR_MASKr 34676
#define TOQ_EXT_MEM_BW_MAP_TABLEr 34677
#define TOQ_EXT_MEM_BW_TIMER_CFGr 34678
#define TOQ_FAST_FLUSHr 34679
#define TOQ_FATALr 34680
#define TOQ_FLUSH0r 34681
#define TOQ_FLUSH1r 34682
#define TOQ_FLUSH2r 34683
#define TOQ_FLUSH3r 34684
#define TOQ_GEN_CFGr 34685
#define TOQ_INTERRUPTr 34686
#define TOQ_INTERRUPT_MASKr 34687
#define TOQ_IPMCERRINTRr 34688
#define TOQ_IPMCGRPERRPTR0r 34689
#define TOQ_IPMCGRPERRPTR1r 34690
#define TOQ_IPMCVLANERRPTRr 34691
#define TOQ_IPMC_FAST_FLUSHr 34692
#define TOQ_IPMC_FAST_FLUSH_64r 34693
#define TOQ_IPMC_REPLICATION_STATr 34694
#define TOQ_IPMC_REPLICATION_STAT_64r 34695
#define TOQ_MC_CACHE_COUNT_DEBUGr 34696
#define TOQ_MC_CACHE_DEBUGr 34697
#define TOQ_MC_CFG0r 34698
#define TOQ_MC_CFG1r 34699
#define TOQ_MC_CFG2r 34700
#define TOQ_MEM_DEBUGr 34701
#define TOQ_MEM_DEBUG1r 34702
#define TOQ_MEM_DEBUG2r 34703
#define TOQ_MEM_DEBUG3r 34704
#define TOQ_PKTHDR1ERRPTRr 34705
#define TOQ_PKTLINKERRINTRr 34706
#define TOQ_PKTLINKERRPTRr 34707
#define TOQ_PORT_ACTIVATE_PIPE0r 34708
#define TOQ_PORT_ACTIVATE_PIPE1r 34709
#define TOQ_PORT_BW_CTRLr 34710
#define TOQ_PORT_NOTEMPTY_PIPE0r 34711
#define TOQ_PORT_NOTEMPTY_PIPE1r 34712
#define TOQ_PORT_STATUSr 34713
#define TOQ_PORT_STATUS_MASKr 34714
#define TOQ_PORT_STATUS_PIPE0r 34715
#define TOQ_PORT_STATUS_PIPE1r 34716
#define TOQ_PTR_SEL_CFGr 34717
#define TOQ_PTR_SEL_STATUS0r 34718
#define TOQ_PTR_SEL_STATUS1r 34719
#define TOQ_QEN_ACCOUNT_CFGr 34720
#define TOQ_QUEUESTATr 34721
#define TOQ_QUEUESTAT_64r 34722
#define TOQ_QUEUESTAT_CPU_PORT_0r 34723
#define TOQ_QUEUESTAT_CPU_PORT_1r 34724
#define TOQ_QUEUE_FLUSH0r 34725
#define TOQ_QUEUE_FLUSH1r 34726
#define TOQ_QUEUE_FLUSH2r 34727
#define TOQ_QUEUE_FLUSH3r 34728
#define TOQ_RDEFIFOERRPTRr 34729
#define TOQ_RDE_THRESHOLDr 34730
#define TOQ_SPAREr 34731
#define TOQ_STATUSr 34732
#define TOQ_UCQDBERRPTRr 34733
#define TOQ_UCQRPERRPTRr 34734
#define TOQ_UCQWPERRPTRr 34735
#define TOQ_UC_CACHE_COUNT_DEBUGr 34736
#define TOQ_UC_CACHE_DEBUGr 34737
#define TOQ_WAMULINKERRPTRr 34738
#define TOQ_WLP_THROTTLEr 34739
#define TOS_FN_PARITY_CONTROLr 34740
#define TOS_FN_PARITY_STATUS_INTRr 34741
#define TOS_FN_PARITY_STATUS_NACKr 34742
#define TOTALAVAILABLEDESCRIPTORCOUNTERr 34743
#define TOTALCELLSCOUNTERr 34744
#define TOTALCPPKTSTH_0r 34745
#define TOTALCPPKTSTH_1r 34746
#define TOTALCPPKTSTH_2r 34747
#define TOTALCPPKTSTH_3r 34748
#define TOTALCPPKTSTH_4r 34749
#define TOTALCPUUSEDPACKETSr 34750
#define TOTALCPWRDSTH_0r 34751
#define TOTALCPWRDSTH_1r 34752
#define TOTALCPWRDSTH_2r 34753
#define TOTALCPWRDSTH_3r 34754
#define TOTALCPWRDSTH_4r 34755
#define TOTALDISCARDEDPACKETCOUNTERr 34756
#define TOTALDYNCELLLIMITr 34757
#define TOTALDYNCELLRESETLIMITr 34758
#define TOTALDYNCELLSETLIMITr 34759
#define TOTALDYNCELLUSEDr 34760
#define TOTALMAL0USEDPACKETSr 34761
#define TOTALMAL10USEDPACKETSr 34762
#define TOTALMAL11USEDPACKETSr 34763
#define TOTALMAL12USEDPACKETSr 34764
#define TOTALMAL13USEDPACKETSr 34765
#define TOTALMAL14USEDPACKETSr 34766
#define TOTALMAL15USEDPACKETSr 34767
#define TOTALMAL1USEDPACKETSr 34768
#define TOTALMAL2USEDPACKETSr 34769
#define TOTALMAL3USEDPACKETSr 34770
#define TOTALMAL4USEDPACKETSr 34771
#define TOTALMAL5USEDPACKETSr 34772
#define TOTALMAL6USEDPACKETSr 34773
#define TOTALMAL7USEDPACKETSr 34774
#define TOTALMAL8USEDPACKETSr 34775
#define TOTALMAL9USEDPACKETSr 34776
#define TOTALRECYCLINGUSEDPACKETSr 34777
#define TOTALSCHEDULEDUSEDBUFFERSr 34778
#define TOTALSCHEDULEDUSEDDESCRIPTORCOUNTERr 34779
#define TOTALSCHEDULEDUSEDWORDSr 34780
#define TOTALUNSCHEDULEDUSEDBUFFERSr 34781
#define TOTALUNSCHEDULEDUSEDDESCRIPTORCOUNTERr 34782
#define TOTALUNSCHEDULEDUSEDWORDSr 34783
#define TOTALUSEDDESCRIPTORCOUNTERr 34784
#define TOTALUSEDMULTICASTHIGHDESCRIPTORCOUNTERr 34785
#define TOTALUSEDMULTICASTLOWDESCRIPTORCOUNTERr 34786
#define TOTALUSEDUNICASTHIGHDESCRIPTORCOUNTERr 34787
#define TOTALUSEDUNICASTLOWDESCRIPTORCOUNTERr 34788
#define TOTAL_BUFFER_COUNTr 34789
#define TOTAL_BUFFER_COUNT_CELLr 34790
#define TOTAL_BUFFER_COUNT_CELL_SPr 34791
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 34792
#define TOTAL_BUFFER_COUNT_PACKETr 34793
#define TOTAL_BUFFER_COUNT_PACKET_SPr 34794
#define TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr 34795
#define TOTAL_LIMIT_STATEr 34796
#define TOTAL_SHARED_AVAIL_THRESHr 34797
#define TOTAL_SHARED_COUNTr 34798
#define TOTAL_SHARED_COUNT_CELLr 34799
#define TOTAL_SHARED_COUNT_PACKETr 34800
#define TOTAL_SHARED_LIMITr 34801
#define TOTAL_SHARED_LIMIT_CELLr 34802
#define TOTAL_SHARED_LIMIT_PACKETr 34803
#define TOTDSCRDBYTECOUNTERr 34804
#define TOT_PKT_CNTr 34805
#define TOVRr 34806
#define TPCEr 34807
#define TPCHSTr 34808
#define TPECFGr 34809
#define TPFC0r 34810
#define TPFC1r 34811
#define TPFC2r 34812
#define TPFC3r 34813
#define TPFC4r 34814
#define TPFC5r 34815
#define TPFC6r 34816
#define TPFC7r 34817
#define TPFC_0r 34818
#define TPFC_1r 34819
#define TPFC_2r 34820
#define TPFC_3r 34821
#define TPFC_4r 34822
#define TPFC_5r 34823
#define TPFC_6r 34824
#define TPFC_7r 34825
#define TPIDPROFILEMACINMACr 34826
#define TPIDPROFILESYSTEMr 34827
#define TPID_CONFIGURATION_REGISTER_0r 34828
#define TPID_CONFIGURATION_REGISTER_1r 34829
#define TPID_CONFIGURATION_REGISTER_2r 34830
#define TPID_PROFILE_CONFIGURATION_REGISTERr 34831
#define TPKTr 34832
#define TPOKr 34833
#define TPPCFGr 34834
#define TP_CAM_BIST_CONFIGr 34835
#define TP_CAM_BIST_CONTROLr 34836
#define TP_CAM_BIST_DBG_DATAr 34837
#define TP_CAM_BIST_STATUSr 34838
#define TP_ECC_DEBUG0r 34839
#define TP_ECC_DEBUG1r 34840
#define TP_ECC_DEBUG2r 34841
#define TP_ECC_DEBUG3r 34842
#define TP_ECC_ERRORr 34843
#define TP_ECC_ERROR_MASKr 34844
#define TP_ECC_STATUS0r 34845
#define TP_ECC_STATUS1r 34846
#define TP_GLOBAL_CONFIGr 34847
#define TP_GLOBAL_DEBUGr 34848
#define TP_GLOBAL_DEBUG_VALUE0r 34849
#define TP_GLOBAL_DEBUG_VALUE1r 34850
#define TP_GLOBAL_DEBUG_VALUE2r 34851
#define TP_GLOBAL_DEBUG_VALUE3r 34852
#define TP_GLOBAL_EVENTr 34853
#define TP_GLOBAL_EVENT_MASKr 34854
#define TP_GLOBAL_STATUSr 34855
#define TP_PD_ASSIST_DEBUGr 34856
#define TP_SEGMENT_CONFIG0_Sr 34857
#define TP_SEGMENT_CONFIG1_Sr 34858
#define TP_SEGMENT_CONFIG2_Sr 34859
#define TP_TCAM_SCAN_DEBUG0r 34860
#define TP_TCAM_SCAN_DEBUG1r 34861
#define TP_TCAM_SCAN_ERRORr 34862
#define TP_TCAM_SCAN_ERROR_MASKr 34863
#define TP_TCAM_SCAN_STATUSr 34864
#define TP_TEST_MODE_CONFIG0r 34865
#define TP_TEST_MODE_CONFIG1r 34866
#define TP_TRACE_IF_INPUT_CAPT_0r 34867
#define TP_TRACE_IF_INPUT_CAPT_1r 34868
#define TP_TRACE_IF_INPUT_CAPT_2r 34869
#define TP_TRACE_IF_INPUT_CAPT_3r 34870
#define TP_TRACE_IF_INPUT_CAPT_4r 34871
#define TP_TRACE_IF_INPUT_CONTROLr 34872
#define TP_TRACE_IF_INPUT_COUNTERr 34873
#define TP_TRACE_IF_INPUT_FIELD_MASK0r 34874
#define TP_TRACE_IF_INPUT_FIELD_MASK1r 34875
#define TP_TRACE_IF_INPUT_FIELD_MASK2r 34876
#define TP_TRACE_IF_INPUT_FIELD_MASK3r 34877
#define TP_TRACE_IF_INPUT_FIELD_MASK4r 34878
#define TP_TRACE_IF_INPUT_FIELD_VALUE0r 34879
#define TP_TRACE_IF_INPUT_FIELD_VALUE1r 34880
#define TP_TRACE_IF_INPUT_FIELD_VALUE2r 34881
#define TP_TRACE_IF_INPUT_FIELD_VALUE3r 34882
#define TP_TRACE_IF_INPUT_FIELD_VALUE4r 34883
#define TP_TRACE_IF_OUTPUT_CAPT_0r 34884
#define TP_TRACE_IF_OUTPUT_CAPT_1r 34885
#define TP_TRACE_IF_OUTPUT_CAPT_2r 34886
#define TP_TRACE_IF_OUTPUT_CAPT_3r 34887
#define TP_TRACE_IF_OUTPUT_CAPT_4r 34888
#define TP_TRACE_IF_OUTPUT_CAPT_5r 34889
#define TP_TRACE_IF_OUTPUT_CAPT_6r 34890
#define TP_TRACE_IF_OUTPUT_CONTROLr 34891
#define TP_TRACE_IF_OUTPUT_COUNTERr 34892
#define TP_TRACE_IF_OUTPUT_FIELD_MASK0r 34893
#define TP_TRACE_IF_OUTPUT_FIELD_MASK1r 34894
#define TP_TRACE_IF_OUTPUT_FIELD_MASK2r 34895
#define TP_TRACE_IF_OUTPUT_FIELD_MASK3r 34896
#define TP_TRACE_IF_OUTPUT_FIELD_MASK4r 34897
#define TP_TRACE_IF_OUTPUT_FIELD_MASK5r 34898
#define TP_TRACE_IF_OUTPUT_FIELD_MASK6r 34899
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE0r 34900
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE1r 34901
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE2r 34902
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE3r 34903
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE4r 34904
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE5r 34905
#define TP_TRACE_IF_OUTPUT_FIELD_VALUE6r 34906
#define TP_TRACE_IF_STATUS_INPUTr 34907
#define TP_TRACE_IF_STATUS_INPUT_MASKr 34908
#define TP_TRACE_IF_STATUS_OUTPUTr 34909
#define TP_TRACE_IF_STATUS_OUTPUT_MASKr 34910
#define TRACE_IF_DEQDONE_CAPT_0r 34911
#define TRACE_IF_DEQDONE_CAPT_1r 34912
#define TRACE_IF_DEQDONE_CAPT_2r 34913
#define TRACE_IF_DEQDONE_CONTROLr 34914
#define TRACE_IF_DEQDONE_COUNTERr 34915
#define TRACE_IF_DEQDONE_MASK0_FIELDr 34916
#define TRACE_IF_DEQDONE_MASK1_FIELDr 34917
#define TRACE_IF_DEQDONE_MASK2_FIELDr 34918
#define TRACE_IF_DEQDONE_VALUE0_FIELDr 34919
#define TRACE_IF_DEQDONE_VALUE1_FIELDr 34920
#define TRACE_IF_DEQDONE_VALUE2_FIELDr 34921
#define TRACE_IF_DEQD_CAPT_0r 34922
#define TRACE_IF_DEQD_CAPT_1r 34923
#define TRACE_IF_DEQD_CONTROLr 34924
#define TRACE_IF_DEQD_COUNTERr 34925
#define TRACE_IF_DEQD_MASK_FIELDr 34926
#define TRACE_IF_DEQD_VALUE_FIELDr 34927
#define TRACE_IF_DEQR_CONTROLr 34928
#define TRACE_IF_DEQR_COUNTERr 34929
#define TRACE_IF_DEQR_MASK_FIELDr 34930
#define TRACE_IF_DEQR_VALUE_FIELDr 34931
#define TRACE_IF_DEQ_CAPT_0r 34932
#define TRACE_IF_DEQ_CAPT_1r 34933
#define TRACE_IF_DEQ_CONTROLr 34934
#define TRACE_IF_DEQ_COUNTERr 34935
#define TRACE_IF_DEQ_MASK_FIELDr 34936
#define TRACE_IF_DEQ_VALUE_FIELDr 34937
#define TRACE_IF_ENQDONE_CAPT_0r 34938
#define TRACE_IF_ENQDONE_CAPT_1r 34939
#define TRACE_IF_ENQDONE_CONTROLr 34940
#define TRACE_IF_ENQDONE_COUNTERr 34941
#define TRACE_IF_ENQDONE_MASK0_FIELDr 34942
#define TRACE_IF_ENQDONE_MASK1_FIELDr 34943
#define TRACE_IF_ENQDONE_VALUE0_FIELDr 34944
#define TRACE_IF_ENQDONE_VALUE1_FIELDr 34945
#define TRACE_IF_ENQD_CONTROLr 34946
#define TRACE_IF_ENQD_COUNTERr 34947
#define TRACE_IF_ENQD_MASK_FIELDr 34948
#define TRACE_IF_ENQD_VALUE_FIELDr 34949
#define TRACE_IF_ENQR_CONTROLr 34950
#define TRACE_IF_ENQR_COUNTERr 34951
#define TRACE_IF_ENQR_MASK_FIELDr 34952
#define TRACE_IF_ENQR_VALUE_FIELDr 34953
#define TRACE_IF_ENQ_CAPT_0r 34954
#define TRACE_IF_ENQ_CAPT_1r 34955
#define TRACE_IF_ENQ_CONTROLr 34956
#define TRACE_IF_ENQ_COUNTERr 34957
#define TRACE_IF_ENQ_MASK_FIELDr 34958
#define TRACE_IF_ENQ_VALUE_FIELDr 34959
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r 34960
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r 34961
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r 34962
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r 34963
#define TRACE_IF_FABRIC_GRANT_REQ_CONTROLr 34964
#define TRACE_IF_FABRIC_GRANT_REQ_COUNTERr 34965
#define TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr 34966
#define TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr 34967
#define TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr 34968
#define TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr 34969
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr 34970
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr 34971
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr 34972
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr 34973
#define TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r 34974
#define TRACE_IF_LOCAL_GRANT_REQ_CONTROLr 34975
#define TRACE_IF_LOCAL_GRANT_REQ_COUNTERr 34976
#define TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr 34977
#define TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr 34978
#define TRACE_IF_QM_QS_RATE_READ_CAPT_0r 34979
#define TRACE_IF_QM_QS_RATE_READ_CONTROLr 34980
#define TRACE_IF_QM_QS_RATE_READ_COUNTERr 34981
#define TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr 34982
#define TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr 34983
#define TRACE_IF_QS_DEQR_CAPTr 34984
#define TRACE_IF_RB_ENQD_CAPT_0r 34985
#define TRACE_IF_RB_ENQD_CAPT_1r 34986
#define TRACE_IF_RB_ENQR_CAPT_0r 34987
#define TRACE_IF_RB_ENQR_CAPT_1r 34988
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r 34989
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r 34990
#define TRACE_IF_SCI_QS_RATE_UPD_CONTROLr 34991
#define TRACE_IF_SCI_QS_RATE_UPD_COUNTERr 34992
#define TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr 34993
#define TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr 34994
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr 34995
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr 34996
#define TRACE_IF_SCPB_CAPT_0r 34997
#define TRACE_IF_SCPB_CAPT_1r 34998
#define TRACE_IF_SCPB_CONTROLr 34999
#define TRACE_IF_SCPB_COUNTERr 35000
#define TRACE_IF_SCPB_MASK_FIELDr 35001
#define TRACE_IF_SCPB_VALUE_FIELDr 35002
#define TRACE_IF_STATUSr 35003
#define TRACE_IF_STATUS_MASKr 35004
#define TRAFFICCLASSL4RANGE0r 35005
#define TRAFFICCLASSL4RANGE1r 35006
#define TRAFFICCLASSL4RANGE2r 35007
#define TRAFFICCLASSL4RANGECFGr 35008
#define TRAFFICCLASSTOUSERPRIORITYr 35009
#define TRAININGSEQUENCEr 35010
#define TRAININGSEQUENCEADDRESSr 35011
#define TRAININGSEQUENCECONFIGURATIONREGISTERr 35012
#define TRAININGSEQUENCEWORD0r 35013
#define TRAININGSEQUENCEWORD1r 35014
#define TRAININGSEQUENCEWORD2r 35015
#define TRAININGSEQUENCEWORD3r 35016
#define TRAININGSEQUENCEWORD4r 35017
#define TRAININGSEQUENCEWORD5r 35018
#define TRAININGSEQUENCEWORD6r 35019
#define TRAININGSEQUENCEWORD7r 35020
#define TRANSMITCELLCOUNTERS0r 35021
#define TRANSMITCELLCOUNTERS1r 35022
#define TRANSMITCELLCOUNTERS2r 35023
#define TRANSMITCELLCOUNTERS3r 35024
#define TRANSMITCELLCOUNTERS4r 35025
#define TRANSMITCELLCOUNTERS5r 35026
#define TRANSMITCELLCOUNTERS6r 35027
#define TRANSMITCELLCOUNTERS7r 35028
#define TRANSMITCELLCOUNTERS8r 35029
#define TRANSMITCELLCOUNTERS9r 35030
#define TRANSMITCELLCOUNTERS10r 35031
#define TRANSMITCELLCOUNTERS11r 35032
#define TRANSMITCELLOUTPUTLINKNUMBERr 35033
#define TRANSMITDATACELLTRIGGERr 35034
#define TRANSMITDATAQUEUESIZE6r 35035
#define TRANSMITDATAQUEUESIZE0_1r 35036
#define TRANSMITDATAQUEUESIZE2_3r 35037
#define TRANSMITDATAQUEUESIZE4_5r 35038
#define TRANSMITDATAQUEUESTARTADRESS6r 35039
#define TRANSMITDATAQUEUESTARTADRESS0_1r 35040
#define TRANSMITDATAQUEUESTARTADRESS2_3r 35041
#define TRANSMITDATAQUEUESTARTADRESS4_5r 35042
#define TRANSMITDATAQUEUETHRESHOLD6r 35043
#define TRANSMITDATAQUEUETHRESHOLD0_1r 35044
#define TRANSMITDATAQUEUETHRESHOLD2_3r 35045
#define TRANSMITDATAQUEUETHRESHOLD4_5r 35046
#define TRANSMITTEDCONTROLCELLSCOUNTERr 35047
#define TRANSMITTEDCRCELLSCOUNTERr 35048
#define TRANSMITTEDDATACELLSCOUNTERr 35049
#define TRANSMITTEDFSCELLSCOUNTERr 35050
#define TRANSPARENTP2PACVSIr 35051
#define TRANSPARENTP2PPWEVSIr 35052
#define TRAPIFACCESSED0r 35053
#define TRAPIFACCESSED1r 35054
#define TRILLUNKNOWNr 35055
#define TRILL_DROP_CONTROLr 35056
#define TRILL_RBRIDGE_NICKNAME_SELECTr 35057
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 35058
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 35059
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 35060
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 35061
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 35062
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 35063
#define TRILL_RX_PKTS_PARITY_CONTROLr 35064
#define TRILL_RX_PKTS_PARITY_STATUS_INTRr 35065
#define TRILL_RX_PKTS_PARITY_STATUS_NACKr 35066
#define TRPKTr 35067
#define TRUNK_BITMAP_ECC_STATUSr 35068
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr 35069
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr 35070
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr 35071
#define TRUNK_EGR_MASK_PARITY_CONTROLr 35072
#define TRUNK_EGR_MASK_PARITY_STATUS_INTRr 35073
#define TRUNK_EGR_MASK_PARITY_STATUS_NACKr 35074
#define TRUNK_GROUP_PARITY_CONTROLr 35075
#define TRUNK_GROUP_PARITY_STATUS_INTRr 35076
#define TRUNK_GROUP_PARITY_STATUS_NACKr 35077
#define TRUNK_MEMBER_PARITY_CONTROLr 35078
#define TRUNK_MEMBER_PARITY_STATUS_INTRr 35079
#define TRUNK_MEMBER_PARITY_STATUS_NACKr 35080
#define TS125M1r 35081
#define TS125M2r 35082
#define TSCLr 35083
#define TSCLINKUPSTATUSFFROMFDRBr 35084
#define TSCLINKUPSTATUSFROMFDRAr 35085
#define TSOFPH_CID_0r 35086
#define TSOFPH_CID_1r 35087
#define TSOFPH_CID_2r 35088
#define TSOFPH_CID_3r 35089
#define TSOFPH_CID_4r 35090
#define TSOFPH_CID_5r 35091
#define TSOFPH_CID_6r 35092
#define TSOFPH_CID_7r 35093
#define TSOFPH_CID_8r 35094
#define TSOFPH_CID_9r 35095
#define TSOFPH_CID_10r 35096
#define TSOFPH_CID_11r 35097
#define TSOFPH_CID_12r 35098
#define TSOFPH_CID_13r 35099
#define TSOFPH_CID_14r 35100
#define TSOFPH_CID_15r 35101
#define TSOSPER1_CID_0r 35102
#define TSOSPER1_CID_1r 35103
#define TSOSPER1_CID_2r 35104
#define TSOSPER1_CID_3r 35105
#define TSOSPER1_CID_4r 35106
#define TSOSPER1_CID_5r 35107
#define TSOSPER1_CID_6r 35108
#define TSOSPER1_CID_7r 35109
#define TSOSPER1_CID_8r 35110
#define TSOSPER1_CID_9r 35111
#define TSOSPER1_CID_10r 35112
#define TSOSPER1_CID_11r 35113
#define TSOSPER1_CID_12r 35114
#define TSOSPER1_CID_13r 35115
#define TSOSPER1_CID_14r 35116
#define TSOSPER1_CID_15r 35117
#define TSOSPER2_CID_0r 35118
#define TSOSPER2_CID_1r 35119
#define TSOSPER2_CID_2r 35120
#define TSOSPER2_CID_3r 35121
#define TSOSPER2_CID_4r 35122
#define TSOSPER2_CID_5r 35123
#define TSOSPER2_CID_6r 35124
#define TSOSPER2_CID_7r 35125
#define TSOSPER2_CID_8r 35126
#define TSOSPER2_CID_9r 35127
#define TSOSPER2_CID_10r 35128
#define TSOSPER2_CID_11r 35129
#define TSOSPER2_CID_12r 35130
#define TSOSPER2_CID_13r 35131
#define TSOSPER2_CID_14r 35132
#define TSOSPER2_CID_15r 35133
#define TS_CONFIG0r 35134
#define TS_CONFIG1r 35135
#define TS_CONFIG2r 35136
#define TS_CONFIG3r 35137
#define TS_CONFIG4r 35138
#define TS_CONFIG5r 35139
#define TS_CONFIG6r 35140
#define TS_CONTROLr 35141
#define TS_CONTROL_1r 35142
#define TS_CONTROL_2r 35143
#define TS_DEBUG_INFOr 35144
#define TS_DEBUG_L1_STATUSr 35145
#define TS_DEBUG_L1_STATUS_MASKr 35146
#define TS_DEBUG_L2_STATUSr 35147
#define TS_DEBUG_L2_STATUS_MASKr 35148
#define TS_DEBUG_L3_STATUSr 35149
#define TS_DEBUG_L3_STATUS_MASKr 35150
#define TS_DEBUG_L4_STATUSr 35151
#define TS_DEBUG_L4_STATUS_MASKr 35152
#define TS_DEBUG_L5_STATUSr 35153
#define TS_DEBUG_L5_STATUS_MASKr 35154
#define TS_DEBUG_L6_STATUSr 35155
#define TS_DEBUG_L6_STATUS_MASKr 35156
#define TS_DEBUG_L7_STATUSr 35157
#define TS_DEBUG_L7_STATUS_MASKr 35158
#define TS_DEBUG_LEAF_STATUSr 35159
#define TS_DEBUG_LEAF_STATUS_MASKr 35160
#define TS_DEBUG_TRACE_GRANT_CAPT0r 35161
#define TS_DEBUG_TRACE_GRANT_CONTROLr 35162
#define TS_DEBUG_TRACE_GRANT_COUNTERr 35163
#define TS_DEBUG_TRACE_GRANT_FIELD_MASK0r 35164
#define TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r 35165
#define TS_DEBUG_TRACE_PRI_CAPT0r 35166
#define TS_DEBUG_TRACE_PRI_CAPT1r 35167
#define TS_DEBUG_TRACE_PRI_CONTROLr 35168
#define TS_DEBUG_TRACE_PRI_COUNTERr 35169
#define TS_DEBUG_TRACE_PRI_FIELD_MASK0r 35170
#define TS_DEBUG_TRACE_PRI_FIELD_MASK1r 35171
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE0r 35172
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE1r 35173
#define TS_DEBUG_TRACE_STATUSr 35174
#define TS_DEBUG_TRACE_STATUS_MASKr 35175
#define TS_ECC_DEBUG0r 35176
#define TS_ECC_DEBUG1r 35177
#define TS_ECC_DEBUG2r 35178
#define TS_ECC_ERROR0r 35179
#define TS_ECC_ERROR1r 35180
#define TS_ECC_ERROR2r 35181
#define TS_ECC_ERROR0_MASKr 35182
#define TS_ECC_ERROR1_MASKr 35183
#define TS_ECC_ERROR2_MASKr 35184
#define TS_ECC_STATUS0r 35185
#define TS_ECC_STATUS1r 35186
#define TS_ECC_STATUS2r 35187
#define TS_ECC_STATUS3r 35188
#define TS_ECC_STATUS4r 35189
#define TS_ECC_STATUS5r 35190
#define TS_ECC_STATUS6r 35191
#define TS_ECC_STATUS7r 35192
#define TS_ECC_STATUS8r 35193
#define TS_ECC_STATUS9r 35194
#define TS_ECC_STATUS10r 35195
#define TS_ECC_STATUS11r 35196
#define TS_ECC_STATUS12r 35197
#define TS_ECC_STATUS13r 35198
#define TS_LEVEL1_CONFIG0r 35199
#define TS_LEVEL2_CONFIG0r 35200
#define TS_LEVEL3_CONFIG0r 35201
#define TS_LEVEL4_CONFIG0r 35202
#define TS_LEVEL5_CONFIG0r 35203
#define TS_LEVEL6_CONFIG0r 35204
#define TS_LEVEL7_CONFIG0r 35205
#define TS_MEM_DEBUG0r 35206
#define TS_MEM_DEBUG1r 35207
#define TS_MEM_DEBUG2r 35208
#define TS_MEM_DEBUG3r 35209
#define TS_MEM_DEBUG4r 35210
#define TS_PRI_SB_DEBUGr 35211
#define TS_QSB_RATE_SB_DEBUGr 35212
#define TS_STATUS_CNTRLr 35213
#define TS_TO_CORE_SYNC_ENABLEr 35214
#define TTLDECREMENTENABLEr 35215
#define TTLSCOPEr 35216
#define TTL_FN_PARITY_CONTROLr 35217
#define TTL_FN_PARITY_STATUS_INTRr 35218
#define TTL_FN_PARITY_STATUS_NACKr 35219
#define TUCAr 35220
#define TUFLr 35221
#define TVLNr 35222
#define TX0ILKNCONTROL0r 35223
#define TX0ILKNCONTROL1r 35224
#define TX0ILKNSTATUSr 35225
#define TX0ILKNSTATUSPARITYERRORr 35226
#define TX1ILKNCONTROL0r 35227
#define TX1ILKNCONTROL1r 35228
#define TX1ILKNSTATUSr 35229
#define TX1ILKNSTATUSPARITYERRr 35230
#define TXAEMPTHr 35231
#define TXAFULLTHr 35232
#define TXCASCFG_CHID_0r 35233
#define TXCASCFG_CHID_1r 35234
#define TXCASCFG_CHID_2r 35235
#define TXCASCFG_CHID_3r 35236
#define TXCASCFG_CHID_4r 35237
#define TXCASCFG_CHID_5r 35238
#define TXCASCFG_CHID_6r 35239
#define TXCASCFG_CHID_7r 35240
#define TXCASCFG_CHID_8r 35241
#define TXCASCFG_CHID_9r 35242
#define TXCASCFG_CHID_10r 35243
#define TXCASCFG_CHID_11r 35244
#define TXCASCFG_CHID_12r 35245
#define TXCASCFG_CHID_13r 35246
#define TXCASCFG_CHID_14r 35247
#define TXCASCFG_CHID_15r 35248
#define TXCASCFG_CHID_16r 35249
#define TXCASCFG_CHID_17r 35250
#define TXCASCFG_CHID_18r 35251
#define TXCASCFG_CHID_19r 35252
#define TXCASCFG_CHID_20r 35253
#define TXCASCFG_CHID_21r 35254
#define TXCASCFG_CHID_22r 35255
#define TXCASCFG_CHID_23r 35256
#define TXCASCFG_CHID_24r 35257
#define TXCASCFG_CHID_25r 35258
#define TXCASCFG_CHID_26r 35259
#define TXCASCFG_CHID_27r 35260
#define TXCASCFG_CHID_28r 35261
#define TXCASCFG_CHID_29r 35262
#define TXCASCFG_CHID_30r 35263
#define TXCASCFG_CHID_31r 35264
#define TXCASCFG_CHID_32r 35265
#define TXCASCFG_CHID_33r 35266
#define TXCASCFG_CHID_34r 35267
#define TXCASCFG_CHID_35r 35268
#define TXCASCFG_CHID_36r 35269
#define TXCASCFG_CHID_37r 35270
#define TXCASCFG_CHID_38r 35271
#define TXCASCFG_CHID_39r 35272
#define TXCASCFG_CHID_40r 35273
#define TXCASCFG_CHID_41r 35274
#define TXCASCFG_CHID_42r 35275
#define TXCASCFG_CHID_43r 35276
#define TXCASCFG_CHID_44r 35277
#define TXCASCFG_CHID_45r 35278
#define TXCASCFG_CHID_46r 35279
#define TXCASCFG_CHID_47r 35280
#define TXCASCFG_CHID_48r 35281
#define TXCASCFG_CHID_49r 35282
#define TXCASCFG_CHID_50r 35283
#define TXCASCFG_CHID_51r 35284
#define TXCASCFG_CHID_52r 35285
#define TXCASCFG_CHID_53r 35286
#define TXCASCFG_CHID_54r 35287
#define TXCASCFG_CHID_55r 35288
#define TXCASCFG_CHID_56r 35289
#define TXCASCFG_CHID_57r 35290
#define TXCASCFG_CHID_58r 35291
#define TXCASCFG_CHID_59r 35292
#define TXCASCFG_CHID_60r 35293
#define TXCASCFG_CHID_61r 35294
#define TXCASCFG_CHID_62r 35295
#define TXCASCFG_CHID_63r 35296
#define TXCASDELr 35297
#define TXCFr 35298
#define TXCHANNELNUMr 35299
#define TXCLr 35300
#define TXFIFO_STATr 35301
#define TXFILLTHr 35302
#define TXFLUSHEGRESS1r 35303
#define TXFLUSHEGRESS2r 35304
#define TXHDRCFG_CHID_0r 35305
#define TXHDRCFG_CHID_1r 35306
#define TXHDRCFG_CHID_2r 35307
#define TXHDRCFG_CHID_3r 35308
#define TXHDRCFG_CHID_4r 35309
#define TXHDRCFG_CHID_5r 35310
#define TXHDRCFG_CHID_6r 35311
#define TXHDRCFG_CHID_7r 35312
#define TXHDRCFG_CHID_8r 35313
#define TXHDRCFG_CHID_9r 35314
#define TXHDRCFG_CHID_10r 35315
#define TXHDRCFG_CHID_11r 35316
#define TXHDRCFG_CHID_12r 35317
#define TXHDRCFG_CHID_13r 35318
#define TXHDRCFG_CHID_14r 35319
#define TXHDRCFG_CHID_15r 35320
#define TXHDRCFG_CHID_16r 35321
#define TXHDRCFG_CHID_17r 35322
#define TXHDRCFG_CHID_18r 35323
#define TXHDRCFG_CHID_19r 35324
#define TXHDRCFG_CHID_20r 35325
#define TXHDRCFG_CHID_21r 35326
#define TXHDRCFG_CHID_22r 35327
#define TXHDRCFG_CHID_23r 35328
#define TXHDRCFG_CHID_24r 35329
#define TXHDRCFG_CHID_25r 35330
#define TXHDRCFG_CHID_26r 35331
#define TXHDRCFG_CHID_27r 35332
#define TXHDRCFG_CHID_28r 35333
#define TXHDRCFG_CHID_29r 35334
#define TXHDRCFG_CHID_30r 35335
#define TXHDRCFG_CHID_31r 35336
#define TXHDRCFG_CHID_32r 35337
#define TXHDRCFG_CHID_33r 35338
#define TXHDRCFG_CHID_34r 35339
#define TXHDRCFG_CHID_35r 35340
#define TXHDRCFG_CHID_36r 35341
#define TXHDRCFG_CHID_37r 35342
#define TXHDRCFG_CHID_38r 35343
#define TXHDRCFG_CHID_39r 35344
#define TXHDRCFG_CHID_40r 35345
#define TXHDRCFG_CHID_41r 35346
#define TXHDRCFG_CHID_42r 35347
#define TXHDRCFG_CHID_43r 35348
#define TXHDRCFG_CHID_44r 35349
#define TXHDRCFG_CHID_45r 35350
#define TXHDRCFG_CHID_46r 35351
#define TXHDRCFG_CHID_47r 35352
#define TXHDRCFG_CHID_48r 35353
#define TXHDRCFG_CHID_49r 35354
#define TXHDRCFG_CHID_50r 35355
#define TXHDRCFG_CHID_51r 35356
#define TXHDRCFG_CHID_52r 35357
#define TXHDRCFG_CHID_53r 35358
#define TXHDRCFG_CHID_54r 35359
#define TXHDRCFG_CHID_55r 35360
#define TXHDRCFG_CHID_56r 35361
#define TXHDRCFG_CHID_57r 35362
#define TXHDRCFG_CHID_58r 35363
#define TXHDRCFG_CHID_59r 35364
#define TXHDRCFG_CHID_60r 35365
#define TXHDRCFG_CHID_61r 35366
#define TXHDRCFG_CHID_62r 35367
#define TXHDRCFG_CHID_63r 35368
#define TXIIRDYr 35369
#define TXILKN0RATELIMITERCONFIGr 35370
#define TXILKN1RATELIMITERCONFIGr 35371
#define TXLLFCMSGCNTr 35372
#define TXLP_COUNTER_MEM_PARITY_STATUSr 35373
#define TXLP_COUNTER_MEM_PARITY_STATUS_NACKr 35374
#define TXLP_CTRLBUF_ECC_STATUSr 35375
#define TXLP_DATABUF_ECC_STATUSr 35376
#define TXLP_DEBUG_COUNTER_SELECT0r 35377
#define TXLP_DEBUG_COUNTER_SELECT1r 35378
#define TXLP_DEBUG_COUNTER_SELECT2r 35379
#define TXLP_DEBUG_COUNTER_SELECT3r 35380
#define TXLP_DEBUG_COUNTER_SELECT4r 35381
#define TXLP_DEBUG_COUNTER_SELECT5r 35382
#define TXLP_DEBUG_COUNTER_SELECT6r 35383
#define TXLP_DEBUG_COUNTER_SELECT7r 35384
#define TXLP_ECC_PARITY_CONTROLr 35385
#define TXLP_HW_RESET_CONTROL_0r 35386
#define TXLP_HW_RESET_CONTROL_1r 35387
#define TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr 35388
#define TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACKr 35389
#define TXLP_INTR_ENABLEr 35390
#define TXLP_INTR_STATUSr 35391
#define TXLP_INT_STREAM_ID_BASEr 35392
#define TXLP_LENGTH_FIELD_SELECTORr 35393
#define TXLP_MIN_STARTCNTr 35394
#define TXLP_PFC_CONTROLr 35395
#define TXLP_PORT_CREDIT_RESETr 35396
#define TXLP_PORT_ENABLEr 35397
#define TXLP_PORT_FAR_END_MAC_ADDRr 35398
#define TXLP_PORT_LP_MODE_CONTROLr 35399
#define TXLP_PORT_NEAR_END_MAC_ADDRr 35400
#define TXLP_PORT_VLAN_TPIDr 35401
#define TXLP_RAM_CONTROL_0r 35402
#define TXLP_RAM_CONTROL_1r 35403
#define TXLP_RAM_CONTROL_2r 35404
#define TXLP_RESICRCBUF_PARITY_STATUSr 35405
#define TXLP_RESIDATABUF_ECC_STATUSr 35406
#define TXLP_TCI_FIELD_SELECTORr 35407
#define TXLP_TRIGGER_MEM_PARITY_STATUSr 35408
#define TXLP_TRIGGER_MEM_PARITY_STATUS_NACKr 35409
#define TXMLFCONFIG0r 35410
#define TXMLFCONFIG1r 35411
#define TXMLFCONFIG2r 35412
#define TXMLFCONFIG3r 35413
#define TXMLFCONFIG4r 35414
#define TXMLFCONFIG5r 35415
#define TXMLFCONFIG6r 35416
#define TXMLFCONFIG7r 35417
#define TXMLFCONFIG8r 35418
#define TXMLFCONFIG9r 35419
#define TXMLFCONFIG10r 35420
#define TXMLFCONFIG11r 35421
#define TXMLFCONFIG12r 35422
#define TXMLFCONFIG13r 35423
#define TXMLFCONFIG14r 35424
#define TXMLFCONFIG15r 35425
#define TXMLFRESETPORTS0TO31r 35426
#define TXMLFRESETPORTS32TO63r 35427
#define TXMLFSTATUS0r 35428
#define TXMLFSTATUS1r 35429
#define TXMLFSTATUS2r 35430
#define TXMLFSTATUS3r 35431
#define TXMLFSTATUS4r 35432
#define TXMLFSTATUS5r 35433
#define TXMLFSTATUS6r 35434
#define TXMLFSTATUS7r 35435
#define TXMLFSTATUS8r 35436
#define TXMLFSTATUS9r 35437
#define TXMLFSTATUS10r 35438
#define TXMLFSTATUS11r 35439
#define TXMLFSTATUS12r 35440
#define TXMLFSTATUS13r 35441
#define TXMLFSTATUS14r 35442
#define TXMLFSTATUS15r 35443
#define TXPFr 35444
#define TXPPr 35445
#define TXPREAMBLEr 35446
#define TXRTPTS1_CHID_0r 35447
#define TXRTPTS1_CHID_1r 35448
#define TXRTPTS1_CHID_2r 35449
#define TXRTPTS1_CHID_3r 35450
#define TXRTPTS1_CHID_4r 35451
#define TXRTPTS1_CHID_5r 35452
#define TXRTPTS1_CHID_6r 35453
#define TXRTPTS1_CHID_7r 35454
#define TXRTPTS1_CHID_8r 35455
#define TXRTPTS1_CHID_9r 35456
#define TXRTPTS1_CHID_10r 35457
#define TXRTPTS1_CHID_11r 35458
#define TXRTPTS1_CHID_12r 35459
#define TXRTPTS1_CHID_13r 35460
#define TXRTPTS1_CHID_14r 35461
#define TXRTPTS1_CHID_15r 35462
#define TXRTPTS1_CHID_16r 35463
#define TXRTPTS1_CHID_17r 35464
#define TXRTPTS1_CHID_18r 35465
#define TXRTPTS1_CHID_19r 35466
#define TXRTPTS1_CHID_20r 35467
#define TXRTPTS1_CHID_21r 35468
#define TXRTPTS1_CHID_22r 35469
#define TXRTPTS1_CHID_23r 35470
#define TXRTPTS1_CHID_24r 35471
#define TXRTPTS1_CHID_25r 35472
#define TXRTPTS1_CHID_26r 35473
#define TXRTPTS1_CHID_27r 35474
#define TXRTPTS1_CHID_28r 35475
#define TXRTPTS1_CHID_29r 35476
#define TXRTPTS1_CHID_30r 35477
#define TXRTPTS1_CHID_31r 35478
#define TXRTPTS1_CHID_32r 35479
#define TXRTPTS1_CHID_33r 35480
#define TXRTPTS1_CHID_34r 35481
#define TXRTPTS1_CHID_35r 35482
#define TXRTPTS1_CHID_36r 35483
#define TXRTPTS1_CHID_37r 35484
#define TXRTPTS1_CHID_38r 35485
#define TXRTPTS1_CHID_39r 35486
#define TXRTPTS1_CHID_40r 35487
#define TXRTPTS1_CHID_41r 35488
#define TXRTPTS1_CHID_42r 35489
#define TXRTPTS1_CHID_43r 35490
#define TXRTPTS1_CHID_44r 35491
#define TXRTPTS1_CHID_45r 35492
#define TXRTPTS1_CHID_46r 35493
#define TXRTPTS1_CHID_47r 35494
#define TXRTPTS1_CHID_48r 35495
#define TXRTPTS1_CHID_49r 35496
#define TXRTPTS1_CHID_50r 35497
#define TXRTPTS1_CHID_51r 35498
#define TXRTPTS1_CHID_52r 35499
#define TXRTPTS1_CHID_53r 35500
#define TXRTPTS1_CHID_54r 35501
#define TXRTPTS1_CHID_55r 35502
#define TXRTPTS1_CHID_56r 35503
#define TXRTPTS1_CHID_57r 35504
#define TXRTPTS1_CHID_58r 35505
#define TXRTPTS1_CHID_59r 35506
#define TXRTPTS1_CHID_60r 35507
#define TXRTPTS1_CHID_61r 35508
#define TXRTPTS1_CHID_62r 35509
#define TXRTPTS1_CHID_63r 35510
#define TXRTPTS2_CHID_0r 35511
#define TXRTPTS2_CHID_1r 35512
#define TXRTPTS2_CHID_2r 35513
#define TXRTPTS2_CHID_3r 35514
#define TXRTPTS2_CHID_4r 35515
#define TXRTPTS2_CHID_5r 35516
#define TXRTPTS2_CHID_6r 35517
#define TXRTPTS2_CHID_7r 35518
#define TXRTPTS2_CHID_8r 35519
#define TXRTPTS2_CHID_9r 35520
#define TXRTPTS2_CHID_10r 35521
#define TXRTPTS2_CHID_11r 35522
#define TXRTPTS2_CHID_12r 35523
#define TXRTPTS2_CHID_13r 35524
#define TXRTPTS2_CHID_14r 35525
#define TXRTPTS2_CHID_15r 35526
#define TXRTPTS2_CHID_16r 35527
#define TXRTPTS2_CHID_17r 35528
#define TXRTPTS2_CHID_18r 35529
#define TXRTPTS2_CHID_19r 35530
#define TXRTPTS2_CHID_20r 35531
#define TXRTPTS2_CHID_21r 35532
#define TXRTPTS2_CHID_22r 35533
#define TXRTPTS2_CHID_23r 35534
#define TXRTPTS2_CHID_24r 35535
#define TXRTPTS2_CHID_25r 35536
#define TXRTPTS2_CHID_26r 35537
#define TXRTPTS2_CHID_27r 35538
#define TXRTPTS2_CHID_28r 35539
#define TXRTPTS2_CHID_29r 35540
#define TXRTPTS2_CHID_30r 35541
#define TXRTPTS2_CHID_31r 35542
#define TXRTPTS2_CHID_32r 35543
#define TXRTPTS2_CHID_33r 35544
#define TXRTPTS2_CHID_34r 35545
#define TXRTPTS2_CHID_35r 35546
#define TXRTPTS2_CHID_36r 35547
#define TXRTPTS2_CHID_37r 35548
#define TXRTPTS2_CHID_38r 35549
#define TXRTPTS2_CHID_39r 35550
#define TXRTPTS2_CHID_40r 35551
#define TXRTPTS2_CHID_41r 35552
#define TXRTPTS2_CHID_42r 35553
#define TXRTPTS2_CHID_43r 35554
#define TXRTPTS2_CHID_44r 35555
#define TXRTPTS2_CHID_45r 35556
#define TXRTPTS2_CHID_46r 35557
#define TXRTPTS2_CHID_47r 35558
#define TXRTPTS2_CHID_48r 35559
#define TXRTPTS2_CHID_49r 35560
#define TXRTPTS2_CHID_50r 35561
#define TXRTPTS2_CHID_51r 35562
#define TXRTPTS2_CHID_52r 35563
#define TXRTPTS2_CHID_53r 35564
#define TXRTPTS2_CHID_54r 35565
#define TXRTPTS2_CHID_55r 35566
#define TXRTPTS2_CHID_56r 35567
#define TXRTPTS2_CHID_57r 35568
#define TXRTPTS2_CHID_58r 35569
#define TXRTPTS2_CHID_59r 35570
#define TXRTPTS2_CHID_60r 35571
#define TXRTPTS2_CHID_61r 35572
#define TXRTPTS2_CHID_62r 35573
#define TXRTPTS2_CHID_63r 35574
#define TXSTOPEGRESS1r 35575
#define TXSTOPEGRESS2r 35576
#define TX_CI_CONFIGr 35577
#define TX_CNT_CONFIGr 35578
#define TX_CONFIG0r 35579
#define TX_CONFIG1r 35580
#define TX_CONFIG2r 35581
#define TX_CONFIG3r 35582
#define TX_CONFIG4r 35583
#define TX_CONFIG5r 35584
#define TX_CONFIG6r 35585
#define TX_DEBUG_CAPTURE_CONFIGr 35586
#define TX_DEBUG_CRC_ERROR_CNTr 35587
#define TX_DEBUG_DEQUEUE_REQUEST_0r 35588
#define TX_DEBUG_DEQUEUE_REQUEST_1r 35589
#define TX_DEBUG_DEQUEUE_REQUEST_2r 35590
#define TX_DEBUG_DEQUEUE_REQUEST_3r 35591
#define TX_DEBUG_DEQUEUE_REQUEST_4r 35592
#define TX_DEBUG_DEQUEUE_REQUEST_5r 35593
#define TX_DEBUG_GRANT_TO_DEQr 35594
#define TX_DEBUG_HEC_CORR_ERROR_CNTr 35595
#define TX_DEBUG_HEC_UNCORR_ERROR_CNTr 35596
#define TX_DEBUG_INFO_0r 35597
#define TX_DEBUG_INFO_1r 35598
#define TX_DEBUG_TEST_BYTE_CNTr 35599
#define TX_DEBUG_TEST_PCKT_CNTr 35600
#define TX_DEBUG_TEST_PCKT_THRESHOLDr 35601
#define TX_ECC_DEBUGr 35602
#define TX_ECC_ERROR_0r 35603
#define TX_ECC_ERROR_0_MASKr 35604
#define TX_ECC_STATUS0r 35605
#define TX_EEE_LPI_DURATION_COUNTERr 35606
#define TX_EEE_LPI_EVENT_COUNTERr 35607
#define TX_ERROR_0r 35608
#define TX_ERROR_0_MASKr 35609
#define TX_ERROR_HALT_MASK_0r 35610
#define TX_FIRST_CI_LOOKUP0r 35611
#define TX_FIRST_CI_LOOKUP1r 35612
#define TX_FIRST_CI_LOOKUP2r 35613
#define TX_FIRST_CI_LOOKUP3r 35614
#define TX_FIRST_CI_LOOKUP4r 35615
#define TX_FIRST_CI_LOOKUP5r 35616
#define TX_HCFC_COUNTERr 35617
#define TX_IPG_LENGTHr 35618
#define TX_LLFC_LOG_COUNTERr 35619
#define TX_PFC_CONFIGr 35620
#define TX_PFC_SRC_PORT_LKUP_CFGr 35621
#define TX_PFC_SRC_PORT_LKUP_DEBUGr 35622
#define TX_PKT_CNTr 35623
#define TX_PKT_CNT_31_0r 35624
#define TX_PKT_CNT_39_32r 35625
#define TX_PKT_CNT_39_32_SNAPr 35626
#define TX_PKT_HDR_ADJUST0r 35627
#define TX_PKT_HDR_ADJUST1r 35628
#define TX_PKT_HDR_ADJUST2r 35629
#define TX_PKT_HDR_ADJUST3r 35630
#define TX_PKT_HDR_ADJUST4r 35631
#define TX_PREAMBLEr 35632
#define TX_RAM_TM0r 35633
#define TX_SW_RESETr 35634
#define TX_TEST_IFH_0r 35635
#define TX_TEST_IFH_1r 35636
#define TX_TEST_IFH_2r 35637
#define TX_TS_DATAr 35638
#define TX_TS_SEQ_IDr 35639
#define TZPC_TZPCDECPROT0CLRr 35640
#define TZPC_TZPCDECPROT0SETr 35641
#define TZPC_TZPCDECPROT0STATr 35642
#define TZPC_TZPCDECPROT1CLRr 35643
#define TZPC_TZPCDECPROT1SETr 35644
#define TZPC_TZPCDECPROT1STATr 35645
#define TZPC_TZPCDECPROT2CLRr 35646
#define TZPC_TZPCDECPROT2SETr 35647
#define TZPC_TZPCDECPROT2STATr 35648
#define TZPC_TZPCR0SIZEr 35649
#define T_64r 35650
#define T_127r 35651
#define T_255r 35652
#define T_511r 35653
#define T_1023r 35654
#define T_1518r 35655
#define T_2047r 35656
#define T_4095r 35657
#define T_9216r 35658
#define T_16383r 35659
#define UCQDBMEMDEBUGr 35660
#define UCQRPMEMDEBUGr 35661
#define UCQWPMEMDEBUGr 35662
#define UCQ_CONFIGr 35663
#define UCQ_COS_EMPTY_REGr 35664
#define UCQ_EXTCOS1_EMPTY_REGr 35665
#define UCQ_FREE_MEMDEBUGr 35666
#define UCQ_FREE_MEMECC_ERRPTRr 35667
#define UCQ_UCQE0_MEMDEBUGr 35668
#define UCQ_UCQE1_MEMDEBUGr 35669
#define UCQ_UCQE2_MEMDEBUGr 35670
#define UCQ_UCQE3_MEMDEBUGr 35671
#define UCQ_UCQE_MEMECC_ERRPTRr 35672
#define UC_0_CONFIGr 35673
#define UC_0_DEBUG_CONFIGr 35674
#define UC_0_DEBUG_STATUSr 35675
#define UC_0_RST_CONTROLr 35676
#define UC_0_STATUSr 35677
#define UC_0_TIMER_INTR_MASKr 35678
#define UC_1_CONFIGr 35679
#define UC_1_DEBUG_CONFIGr 35680
#define UC_1_DEBUG_STATUSr 35681
#define UC_1_RST_CONTROLr 35682
#define UC_1_STATUSr 35683
#define UC_1_TIMER_INTR_MASKr 35684
#define UDF_CAM_BIST_CONFIGr 35685
#define UDF_CAM_BIST_DBG_DATAr 35686
#define UDF_CAM_BIST_STATUSr 35687
#define UDF_CAM_DBGCTRLr 35688
#define UDF_ETHERTYPE_MATCHr 35689
#define UDF_IPPROTO_MATCHr 35690
#define UDPACTIONPROFILESr 35691
#define UDRREG0r 35692
#define UDRREG1r 35693
#define UFLOW_AGED_COUNTr 35694
#define UFLOW_DEBUG_RANGEr 35695
#define UFLOW_HASH_CONTROL_RTAG7r 35696
#define UFLOW_INACTIVE_COUNTr 35697
#define UFLOW_LFSR_CONTROLr 35698
#define UFLOW_PORT_CONTROLr 35699
#define UFLOW_REBALANCE_COUNTr 35700
#define UFLOW_TABLE_CONTROLr 35701
#define UFLOW_TABLE_SIZEr 35702
#define UFLOW_TIMER_CONTROLr 35703
#define UFLOW_TIMER_STATUSr 35704
#define UMAC_EEE_CTRLr 35705
#define UMAC_EEE_REF_COUNTr 35706
#define UMAC_REV_IDr 35707
#define UMAC_RX_PKT_DROP_STATUSr 35708
#define UMAC_SYMMETRIC_IDLE_THRESHOLDr 35709
#define UMAC_TIMESTAMP_ADJUSTr 35710
#define UMAN_EP_FLSH_WAIT_CNTRr 35711
#define UMAN_IP_FLSH_WAIT_CNTRr 35712
#define UMAN_LINKUP_DLY_CNTRr 35713
#define UNDEFPROGRAMDATAr 35714
#define UNICASTDBUFFPOINTERSENDr 35715
#define UNICASTDBUFFPOINTERSSTARTr 35716
#define UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEAr 35717
#define UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEBr 35718
#define UNICASTPACKETHEADERSHIMLAYERTRANSLATIONr 35719
#define UNIMAC0_COMMAND_CONFIGr 35720
#define UNIMAC0_FLUSH_CONTROLr 35721
#define UNIMAC0_FRM_LENGTHr 35722
#define UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr 35723
#define UNIMAC0_GMII_EEE_WAKE_TIMERr 35724
#define UNIMAC0_IPG_HD_BKP_CNTLr 35725
#define UNIMAC0_MAC_0r 35726
#define UNIMAC0_MAC_1r 35727
#define UNIMAC0_MAC_MODEr 35728
#define UNIMAC0_MAC_PFC_CTRLr 35729
#define UNIMAC0_MAC_PFC_DA_0r 35730
#define UNIMAC0_MAC_PFC_DA_1r 35731
#define UNIMAC0_MAC_PFC_OPCODEr 35732
#define UNIMAC0_MAC_PFC_REFRESH_CTRLr 35733
#define UNIMAC0_MAC_PFC_TYPEr 35734
#define UNIMAC0_MII_EEE_DELAY_ENTRY_TIMERr 35735
#define UNIMAC0_MII_EEE_WAKE_TIMERr 35736
#define UNIMAC0_PAUSE_CONTROLr 35737
#define UNIMAC0_PAUSE_QUANTr 35738
#define UNIMAC0_PFC_XOFF_TIMERr 35739
#define UNIMAC0_RXFIFO_STATr 35740
#define UNIMAC0_RX_PAUSE_QUANTA_SCALEr 35741
#define UNIMAC0_TAG_0r 35742
#define UNIMAC0_TAG_1r 35743
#define UNIMAC0_TS_STATUS_CNTRLr 35744
#define UNIMAC0_TXFIFO_STATr 35745
#define UNIMAC0_TX_IPG_LENGTHr 35746
#define UNIMAC0_TX_PREAMBLEr 35747
#define UNIMAC0_TX_TS_DATAr 35748
#define UNIMAC0_TX_TS_SEQ_IDr 35749
#define UNIMAC0_UMAC_EEE_CTRLr 35750
#define UNIMAC0_UMAC_EEE_REF_COUNTr 35751
#define UNIMAC0_UMAC_REV_IDr 35752
#define UNIMAC0_UMAC_RX_PKT_DROP_STATUSr 35753
#define UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLDr 35754
#define UNIMAC1_COMMAND_CONFIGr 35755
#define UNIMAC1_FLUSH_CONTROLr 35756
#define UNIMAC1_FRM_LENGTHr 35757
#define UNIMAC1_GMII_EEE_DELAY_ENTRY_TIMERr 35758
#define UNIMAC1_GMII_EEE_WAKE_TIMERr 35759
#define UNIMAC1_IPG_HD_BKP_CNTLr 35760
#define UNIMAC1_MAC_0r 35761
#define UNIMAC1_MAC_1r 35762
#define UNIMAC1_MAC_MODEr 35763
#define UNIMAC1_MAC_PFC_CTRLr 35764
#define UNIMAC1_MAC_PFC_DA_0r 35765
#define UNIMAC1_MAC_PFC_DA_1r 35766
#define UNIMAC1_MAC_PFC_OPCODEr 35767
#define UNIMAC1_MAC_PFC_REFRESH_CTRLr 35768
#define UNIMAC1_MAC_PFC_TYPEr 35769
#define UNIMAC1_MII_EEE_DELAY_ENTRY_TIMERr 35770
#define UNIMAC1_MII_EEE_WAKE_TIMERr 35771
#define UNIMAC1_PAUSE_CONTROLr 35772
#define UNIMAC1_PAUSE_QUANTr 35773
#define UNIMAC1_PFC_XOFF_TIMERr 35774
#define UNIMAC1_RXFIFO_STATr 35775
#define UNIMAC1_RX_PAUSE_QUANTA_SCALEr 35776
#define UNIMAC1_TAG_0r 35777
#define UNIMAC1_TAG_1r 35778
#define UNIMAC1_TS_STATUS_CNTRLr 35779
#define UNIMAC1_TXFIFO_STATr 35780
#define UNIMAC1_TX_IPG_LENGTHr 35781
#define UNIMAC1_TX_PREAMBLEr 35782
#define UNIMAC1_TX_TS_DATAr 35783
#define UNIMAC1_TX_TS_SEQ_IDr 35784
#define UNIMAC1_UMAC_EEE_CTRLr 35785
#define UNIMAC1_UMAC_EEE_REF_COUNTr 35786
#define UNIMAC1_UMAC_REV_IDr 35787
#define UNIMAC1_UMAC_RX_PKT_DROP_STATUSr 35788
#define UNIMAC1_UMAC_SYMMETRIC_IDLE_THRESHOLDr 35789
#define UNIMAC_PFC_CTRLr 35790
#define UNKNOWN_HGI_BITMAPr 35791
#define UNKNOWN_HGI_BITMAP_64r 35792
#define UNKNOWN_HGI_BITMAP_PARITY_CONTROLr 35793
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr 35794
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr 35795
#define UNKNOWN_MCAST_BLOCK_MASKr 35796
#define UNKNOWN_MCAST_BLOCK_MASK_64r 35797
#define UNKNOWN_MCAST_BLOCK_MASK_HIr 35798
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 35799
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 35800
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 35801
#define UNKNOWN_UCAST_BLOCK_MASKr 35802
#define UNKNOWN_UCAST_BLOCK_MASK_64r 35803
#define UNKNOWN_UCAST_BLOCK_MASK_HIr 35804
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr 35805
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr 35806
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr 35807
#define UNREACHABLEDESTINATIONr 35808
#define UNREACHABLEDESTINATIONDISCARDEDCELLSCOUNTERr 35809
#define UNSCHEDULEDREJECTBUFFERTHRESHOLDr 35810
#define UNSCHEDULEDREJECTDESCRIPTORTHRESHOLDr 35811
#define USB2D_DEVCONFIGr 35812
#define USB2D_DEVCTRLr 35813
#define USB2D_DEVINTRr 35814
#define USB2D_DEVINTRMASKr 35815
#define USB2D_DEVSTATUSr 35816
#define USB2D_ENDPNTINTRr 35817
#define USB2D_ENDPNTINTRMASKr 35818
#define USB2D_ENDPNT_IN_BUFFER_0r 35819
#define USB2D_ENDPNT_IN_BUFFER_1r 35820
#define USB2D_ENDPNT_IN_BUFFER_2r 35821
#define USB2D_ENDPNT_IN_BUFFER_3r 35822
#define USB2D_ENDPNT_IN_BUFFER_4r 35823
#define USB2D_ENDPNT_IN_BUFFER_5r 35824
#define USB2D_ENDPNT_IN_BUFFER_6r 35825
#define USB2D_ENDPNT_IN_BUFFER_7r 35826
#define USB2D_ENDPNT_IN_BUFFER_8r 35827
#define USB2D_ENDPNT_IN_BUFFER_9r 35828
#define USB2D_ENDPNT_IN_CTRL_0r 35829
#define USB2D_ENDPNT_IN_CTRL_1r 35830
#define USB2D_ENDPNT_IN_CTRL_2r 35831
#define USB2D_ENDPNT_IN_CTRL_3r 35832
#define USB2D_ENDPNT_IN_CTRL_4r 35833
#define USB2D_ENDPNT_IN_CTRL_5r 35834
#define USB2D_ENDPNT_IN_CTRL_6r 35835
#define USB2D_ENDPNT_IN_CTRL_7r 35836
#define USB2D_ENDPNT_IN_CTRL_8r 35837
#define USB2D_ENDPNT_IN_CTRL_9r 35838
#define USB2D_ENDPNT_IN_DATADESCR_0r 35839
#define USB2D_ENDPNT_IN_DATADESCR_1r 35840
#define USB2D_ENDPNT_IN_DATADESCR_2r 35841
#define USB2D_ENDPNT_IN_DATADESCR_3r 35842
#define USB2D_ENDPNT_IN_DATADESCR_4r 35843
#define USB2D_ENDPNT_IN_DATADESCR_5r 35844
#define USB2D_ENDPNT_IN_DATADESCR_6r 35845
#define USB2D_ENDPNT_IN_DATADESCR_7r 35846
#define USB2D_ENDPNT_IN_DATADESCR_8r 35847
#define USB2D_ENDPNT_IN_DATADESCR_9r 35848
#define USB2D_ENDPNT_IN_MAXPACKSIZE_0r 35849
#define USB2D_ENDPNT_IN_MAXPACKSIZE_1r 35850
#define USB2D_ENDPNT_IN_MAXPACKSIZE_2r 35851
#define USB2D_ENDPNT_IN_MAXPACKSIZE_3r 35852
#define USB2D_ENDPNT_IN_MAXPACKSIZE_4r 35853
#define USB2D_ENDPNT_IN_MAXPACKSIZE_5r 35854
#define USB2D_ENDPNT_IN_MAXPACKSIZE_6r 35855
#define USB2D_ENDPNT_IN_MAXPACKSIZE_7r 35856
#define USB2D_ENDPNT_IN_MAXPACKSIZE_8r 35857
#define USB2D_ENDPNT_IN_MAXPACKSIZE_9r 35858
#define USB2D_ENDPNT_IN_STATUS_0r 35859
#define USB2D_ENDPNT_IN_STATUS_1r 35860
#define USB2D_ENDPNT_IN_STATUS_2r 35861
#define USB2D_ENDPNT_IN_STATUS_3r 35862
#define USB2D_ENDPNT_IN_STATUS_4r 35863
#define USB2D_ENDPNT_IN_STATUS_5r 35864
#define USB2D_ENDPNT_IN_STATUS_6r 35865
#define USB2D_ENDPNT_IN_STATUS_7r 35866
#define USB2D_ENDPNT_IN_STATUS_8r 35867
#define USB2D_ENDPNT_IN_STATUS_9r 35868
#define USB2D_ENDPNT_OUT_BUFSIZE_0r 35869
#define USB2D_ENDPNT_OUT_BUFSIZE_1r 35870
#define USB2D_ENDPNT_OUT_BUFSIZE_2r 35871
#define USB2D_ENDPNT_OUT_BUFSIZE_3r 35872
#define USB2D_ENDPNT_OUT_BUFSIZE_4r 35873
#define USB2D_ENDPNT_OUT_BUFSIZE_5r 35874
#define USB2D_ENDPNT_OUT_BUFSIZE_6r 35875
#define USB2D_ENDPNT_OUT_BUFSIZE_7r 35876
#define USB2D_ENDPNT_OUT_BUFSIZE_8r 35877
#define USB2D_ENDPNT_OUT_BUFSIZE_9r 35878
#define USB2D_ENDPNT_OUT_CTRL_0r 35879
#define USB2D_ENDPNT_OUT_CTRL_1r 35880
#define USB2D_ENDPNT_OUT_CTRL_2r 35881
#define USB2D_ENDPNT_OUT_CTRL_3r 35882
#define USB2D_ENDPNT_OUT_CTRL_4r 35883
#define USB2D_ENDPNT_OUT_CTRL_5r 35884
#define USB2D_ENDPNT_OUT_CTRL_6r 35885
#define USB2D_ENDPNT_OUT_CTRL_7r 35886
#define USB2D_ENDPNT_OUT_CTRL_8r 35887
#define USB2D_ENDPNT_OUT_CTRL_9r 35888
#define USB2D_ENDPNT_OUT_DATADESCR_0r 35889
#define USB2D_ENDPNT_OUT_DATADESCR_1r 35890
#define USB2D_ENDPNT_OUT_DATADESCR_2r 35891
#define USB2D_ENDPNT_OUT_DATADESCR_3r 35892
#define USB2D_ENDPNT_OUT_DATADESCR_4r 35893
#define USB2D_ENDPNT_OUT_DATADESCR_5r 35894
#define USB2D_ENDPNT_OUT_DATADESCR_6r 35895
#define USB2D_ENDPNT_OUT_DATADESCR_7r 35896
#define USB2D_ENDPNT_OUT_DATADESCR_8r 35897
#define USB2D_ENDPNT_OUT_DATADESCR_9r 35898
#define USB2D_ENDPNT_OUT_SETUPBUF_0r 35899
#define USB2D_ENDPNT_OUT_SETUPBUF_1r 35900
#define USB2D_ENDPNT_OUT_SETUPBUF_2r 35901
#define USB2D_ENDPNT_OUT_SETUPBUF_3r 35902
#define USB2D_ENDPNT_OUT_SETUPBUF_4r 35903
#define USB2D_ENDPNT_OUT_SETUPBUF_5r 35904
#define USB2D_ENDPNT_OUT_SETUPBUF_6r 35905
#define USB2D_ENDPNT_OUT_SETUPBUF_7r 35906
#define USB2D_ENDPNT_OUT_SETUPBUF_8r 35907
#define USB2D_ENDPNT_OUT_SETUPBUF_9r 35908
#define USB2D_ENDPNT_OUT_STATUS_0r 35909
#define USB2D_ENDPNT_OUT_STATUS_1r 35910
#define USB2D_ENDPNT_OUT_STATUS_2r 35911
#define USB2D_ENDPNT_OUT_STATUS_3r 35912
#define USB2D_ENDPNT_OUT_STATUS_4r 35913
#define USB2D_ENDPNT_OUT_STATUS_5r 35914
#define USB2D_ENDPNT_OUT_STATUS_6r 35915
#define USB2D_ENDPNT_OUT_STATUS_7r 35916
#define USB2D_ENDPNT_OUT_STATUS_8r 35917
#define USB2D_ENDPNT_OUT_STATUS_9r 35918
#define USB2D_IDM_IDM_INTERRUPT_STATUSr 35919
#define USB2D_IDM_IDM_IO_CONTROL_DIRECTr 35920
#define USB2D_IDM_IDM_IO_STATUSr 35921
#define USB2D_IDM_IDM_RESET_CONTROLr 35922
#define USB2D_IDM_IDM_RESET_STATUSr 35923
#define USB2D_LPMCTRLSTATUSr 35924
#define USB2D_RECPACKFRAMNO_0r 35925
#define USB2D_RECPACKFRAMNO_1r 35926
#define USB2D_RECPACKFRAMNO_2r 35927
#define USB2D_RECPACKFRAMNO_3r 35928
#define USB2D_RECPACKFRAMNO_4r 35929
#define USB2D_RECPACKFRAMNO_5r 35930
#define USB2D_RECPACKFRAMNO_6r 35931
#define USB2D_RECPACKFRAMNO_7r 35932
#define USB2D_RECPACKFRAMNO_8r 35933
#define USB2D_RECPACKFRAMNO_9r 35934
#define USB2D_RELEASE_NUMBERr 35935
#define USB2D_UDC20_ENDPOINT0r 35936
#define USB2D_UDC20_ENDPOINT1r 35937
#define USB2D_UDC20_ENDPOINT2r 35938
#define USB2D_UDC20_ENDPOINT3r 35939
#define USB2D_UDC20_ENDPOINT4r 35940
#define USB2D_UDC20_ENDPOINT5r 35941
#define USB2D_UDC20_ENDPOINT6r 35942
#define USB2D_UDC20_ENDPOINT7r 35943
#define USB2D_UDC20_ENDPOINT8r 35944
#define USB2D_UDC20_ENDPOINT9r 35945
#define USB2_IDM_IDM_INTERRUPT_STATUSr 35946
#define USB2_IDM_IDM_IO_CONTROL_DIRECTr 35947
#define USB2_IDM_IDM_IO_STATUSr 35948
#define USB2_IDM_IDM_RESET_CONTROLr 35949
#define USB2_IDM_IDM_RESET_STATUSr 35950
#define USBH_ASYNCLISTADDRr 35951
#define USBH_CONFIGFLAGr 35952
#define USBH_CTRLDSSEGMENTr 35953
#define USBH_EHCI_STATUSr 35954
#define USBH_FRAME_LENADJr 35955
#define USBH_FRINDEXr 35956
#define USBH_GPIO_OEr 35957
#define USBH_GPIO_SELr 35958
#define USBH_HCBULKCURRENTEDr 35959
#define USBH_HCBULKHEADEDr 35960
#define USBH_HCCAPBASEr 35961
#define USBH_HCCOMMANDSTATUSr 35962
#define USBH_HCCONTOLCURRENTEDr 35963
#define USBH_HCCONTROLr 35964
#define USBH_HCCONTROLHEADEDr 35965
#define USBH_HCCPARAMSr 35966
#define USBH_HCDONEHEADr 35967
#define USBH_HCFMINTERVALr 35968
#define USBH_HCFMNUMBERr 35969
#define USBH_HCFMREMAININGr 35970
#define USBH_HCHCCAr 35971
#define USBH_HCINTERRUPTDISABLEr 35972
#define USBH_HCINTERRUPTENABLEr 35973
#define USBH_HCINTERRUPTSTATUSr 35974
#define USBH_HCLSTHRESHOLDr 35975
#define USBH_HCPERIODCURRENTEDr 35976
#define USBH_HCPERIODICSTARTr 35977
#define USBH_HCREVISIONr 35978
#define USBH_HCRHDESCRIPTORAr 35979
#define USBH_HCRHDESCRIPTORBr 35980
#define USBH_HCRHPORT00r 35981
#define USBH_HCRHPORT01r 35982
#define USBH_HCRHSTATUSr 35983
#define USBH_HCSPARAMSr 35984
#define USBH_MDIO_CTRLr 35985
#define USBH_MDIO_RDDATr 35986
#define USBH_PERIODICLISTBASEr 35987
#define USBH_PHY_CTRL_P0r 35988
#define USBH_PHY_CTRL_P1r 35989
#define USBH_PORTSC_0r 35990
#define USBH_PORTSC_1r 35991
#define USBH_SB_ADDRHIr 35992
#define USBH_SHIM_CTRLr 35993
#define USBH_SHIM_MASTER_STATUSr 35994
#define USBH_SHIM_SLAVE_STATUSr 35995
#define USBH_TP_CTLr 35996
#define USBH_TP_OUTP0r 35997
#define USBH_TP_OUTP1r 35998
#define USBH_USBCMDr 35999
#define USBH_USBINTRr 36000
#define USBH_USBSTSr 36001
#define USBH_UTMI_P0CTLr 36002
#define USBH_UTMI_P1CTLr 36003
#define USCHTHDP0_0r 36004
#define USCHTHDP0_1r 36005
#define USCHTHDP0_2r 36006
#define USCHTHDP0_3r 36007
#define USCHTHDP1_0r 36008
#define USCHTHDP1_1r 36009
#define USCHTHDP1_2r 36010
#define USCHTHDP1_3r 36011
#define USCHTHDP2_0r 36012
#define USCHTHDP2_1r 36013
#define USCHTHDP2_2r 36014
#define USCHTHDP2_3r 36015
#define USCHTHDP3_0r 36016
#define USCHTHDP3_1r 36017
#define USCHTHDP3_2r 36018
#define USCHTHDP3_3r 36019
#define USCLTHDP0_0r 36020
#define USCLTHDP0_1r 36021
#define USCLTHDP0_2r 36022
#define USCLTHDP0_3r 36023
#define USCLTHDP1_0r 36024
#define USCLTHDP1_1r 36025
#define USCLTHDP1_2r 36026
#define USCLTHDP1_3r 36027
#define USCLTHDP2_0r 36028
#define USCLTHDP2_1r 36029
#define USCLTHDP2_2r 36030
#define USCLTHDP2_3r 36031
#define USCLTHDP3_0r 36032
#define USCLTHDP3_1r 36033
#define USCLTHDP3_2r 36034
#define USCLTHDP3_3r 36035
#define USER_TRUNK_HASH_SELECTr 36036
#define USE_SP_SHAREDr 36037
#define VERSIONREGISTERr 36038
#define VFI_1_PARITY_CONTROLr 36039
#define VFI_1_PARITY_STATUS_INTRr 36040
#define VFI_1_PARITY_STATUS_NACKr 36041
#define VFI_PARITY_CONTROLr 36042
#define VFI_PARITY_STATUS_INTRr 36043
#define VFI_PARITY_STATUS_NACKr 36044
#define VFI_PDA_CONTROLr 36045
#define VFP_CAM_BIST_CONFIGr 36046
#define VFP_CAM_BIST_CONTROLr 36047
#define VFP_CAM_BIST_DBG_DATAr 36048
#define VFP_CAM_BIST_S10_STATUSr 36049
#define VFP_CAM_BIST_S12_STATUSr 36050
#define VFP_CAM_BIST_S14_STATUSr 36051
#define VFP_CAM_BIST_S15_STATUSr 36052
#define VFP_CAM_BIST_S2_STATUSr 36053
#define VFP_CAM_BIST_S3_STATUSr 36054
#define VFP_CAM_BIST_S5_STATUSr 36055
#define VFP_CAM_BIST_S6_STATUSr 36056
#define VFP_CAM_BIST_S8_STATUSr 36057
#define VFP_CAM_BIST_STATUSr 36058
#define VFP_CAM_CONTROL_3_THRU_0r 36059
#define VFP_CAM_CONTROL_SLICE_3_0r 36060
#define VFP_CAM_CONTROL_TM_7_THRU_0r 36061
#define VFP_CAM_DEBUG_DATA_0r 36062
#define VFP_CAM_DEBUG_DATA_1r 36063
#define VFP_CAM_DEBUG_DATA_2r 36064
#define VFP_CAM_DEBUG_DATA_3r 36065
#define VFP_CAM_DEBUG_DATA_4r 36066
#define VFP_CAM_DEBUG_DATA_5r 36067
#define VFP_CAM_DEBUG_GLOBAL_MASKr 36068
#define VFP_CAM_DEBUG_SENDr 36069
#define VFP_KEY_CONTROLr 36070
#define VFP_KEY_CONTROL_1r 36071
#define VFP_KEY_CONTROL_2r 36072
#define VFP_POLICY_PARITY_CONTROLr 36073
#define VFP_POLICY_PARITY_STATUS_INTRr 36074
#define VFP_POLICY_PARITY_STATUS_NACKr 36075
#define VFP_POLICY_TABLE_PARITY_CONTROLr 36076
#define VFP_POLICY_TABLE_PARITY_STATUSr 36077
#define VFP_POLICY_TABLE_PDAr 36078
#define VFP_POLICY_TABLE_RAM_CONTROLr 36079
#define VFP_SLICE_CONTROLr 36080
#define VFP_SLICE_MAPr 36081
#define VFP_TCAM_BLKSELr 36082
#define VLAN_COS_MAP_PARITY_CONTROLr 36083
#define VLAN_COS_MAP_PARITY_STATUS_INTRr 36084
#define VLAN_COS_MAP_PARITY_STATUS_NACKr 36085
#define VLAN_CTRLr 36086
#define VLAN_DBGCTRLr 36087
#define VLAN_DEFAULT_PBMr 36088
#define VLAN_ECC_STATUSr 36089
#define VLAN_ING_PRI_CNG_MAP_DBGCTRLr 36090
#define VLAN_MAC_AUX_HASH_CONTROLr 36091
#define VLAN_MAC_DBGCTRLr 36092
#define VLAN_MAC_OR_XLATE_PARITY_CONTROLr 36093
#define VLAN_MAC_OR_XLATE_PARITY_STATUSr 36094
#define VLAN_MEMORY_DBGCTRLr 36095
#define VLAN_MPLS_PARITY_CONTROLr 36096
#define VLAN_MPLS_PARITY_STATUS_INTRr 36097
#define VLAN_MPLS_PARITY_STATUS_NACKr 36098
#define VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr 36099
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr 36100
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr 36101
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr 36102
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr 36103
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr 36104
#define VLAN_PARITY_CONTROLr 36105
#define VLAN_PARITY_STATUSr 36106
#define VLAN_PARITY_STATUS_INTRr 36107
#define VLAN_PARITY_STATUS_NACKr 36108
#define VLAN_PROFILE_2_ECC_STATUSr 36109
#define VLAN_PROFILE_2_PARITY_CONTROLr 36110
#define VLAN_PROFILE_2_PARITY_STATUS_INTRr 36111
#define VLAN_PROFILE_2_PARITY_STATUS_NACKr 36112
#define VLAN_PROTOCOL_DATA_DBGCTRLr 36113
#define VLAN_PROTOCOL_DATA_PARITY_CONTROLr 36114
#define VLAN_PROTOCOL_DATA_PARITY_STATUSr 36115
#define VLAN_PROT_PARITY_CONTROLr 36116
#define VLAN_PROT_PARITY_STATUS_INTRr 36117
#define VLAN_PROT_PARITY_STATUS_NACKr 36118
#define VLAN_RANGE_PARITY_CONTROLr 36119
#define VLAN_RANGE_PARITY_STATUS_INTRr 36120
#define VLAN_RANGE_PARITY_STATUS_NACKr 36121
#define VLAN_STACKING_MODEr 36122
#define VLAN_STG_ADDR_MASKr 36123
#define VLAN_STG_DBGCTRLr 36124
#define VLAN_STG_ECC_STATUSr 36125
#define VLAN_STG_PARITY_CONTROLr 36126
#define VLAN_STG_PARITY_STATUSr 36127
#define VLAN_STG_PARITY_STATUS_INTRr 36128
#define VLAN_STG_PARITY_STATUS_NACKr 36129
#define VLAN_SUBNET_CAM_BIST_CONFIGr 36130
#define VLAN_SUBNET_CAM_BIST_CONTROLr 36131
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr 36132
#define VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr 36133
#define VLAN_SUBNET_CAM_BIST_DEBUG_SENDr 36134
#define VLAN_SUBNET_CAM_BIST_S10_STATUSr 36135
#define VLAN_SUBNET_CAM_BIST_S2_STATUSr 36136
#define VLAN_SUBNET_CAM_BIST_S3_STATUSr 36137
#define VLAN_SUBNET_CAM_BIST_S5_STATUSr 36138
#define VLAN_SUBNET_CAM_BIST_S6_STATUSr 36139
#define VLAN_SUBNET_CAM_BIST_S8_STATUSr 36140
#define VLAN_SUBNET_CAM_BIST_STATUSr 36141
#define VLAN_SUBNET_CAM_CONTROLr 36142
#define VLAN_SUBNET_CAM_DBGCTRLr 36143
#define VLAN_SUBNET_DATA_DBGCTRLr 36144
#define VLAN_SUBNET_DATA_PARITY_CONTROLr 36145
#define VLAN_SUBNET_DATA_PARITY_STATUSr 36146
#define VLAN_SUBNET_PARITY_CONTROLr 36147
#define VLAN_SUBNET_PARITY_STATUS_INTRr 36148
#define VLAN_SUBNET_PARITY_STATUS_NACKr 36149
#define VLAN_TAG_ACTION_PROFILE_DBGCTRLr 36150
#define VLAN_XLATE_CAM_BIST_CONFIGr 36151
#define VLAN_XLATE_CAM_BIST_CONTROLr 36152
#define VLAN_XLATE_CAM_BIST_DBG_DATAr 36153
#define VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr 36154
#define VLAN_XLATE_CAM_BIST_DEBUG_SENDr 36155
#define VLAN_XLATE_CAM_BIST_S10_STATUSr 36156
#define VLAN_XLATE_CAM_BIST_S2_STATUSr 36157
#define VLAN_XLATE_CAM_BIST_S3_STATUSr 36158
#define VLAN_XLATE_CAM_BIST_S5_STATUSr 36159
#define VLAN_XLATE_CAM_BIST_S6_STATUSr 36160
#define VLAN_XLATE_CAM_BIST_S8_STATUSr 36161
#define VLAN_XLATE_CAM_BIST_STATUSr 36162
#define VLAN_XLATE_CAM_CONTROLr 36163
#define VLAN_XLATE_CAM_DBGCTRLr 36164
#define VLAN_XLATE_DATA_DBGCTRLr 36165
#define VLAN_XLATE_DATA_DBGCTRL_0r 36166
#define VLAN_XLATE_DATA_DBGCTRL_1r 36167
#define VLAN_XLATE_DATA_DBGCTRL_2r 36168
#define VLAN_XLATE_DATA_DBGCTRL_3r 36169
#define VLAN_XLATE_DATA_DBGCTRL_4r 36170
#define VLAN_XLATE_DATA_DBGCTRL_5r 36171
#define VLAN_XLATE_DATA_DBGCTRL_6r 36172
#define VLAN_XLATE_DATA_DBGCTRL_7r 36173
#define VLAN_XLATE_DBGCTRLr 36174
#define VLAN_XLATE_DBGCTRL_0r 36175
#define VLAN_XLATE_DBGCTRL_1r 36176
#define VLAN_XLATE_DEBUG_DATA_0r 36177
#define VLAN_XLATE_DEBUG_DATA_1r 36178
#define VLAN_XLATE_HASH_CONTROLr 36179
#define VLAN_XLATE_LP_DATA_DBGCTRL_0r 36180
#define VLAN_XLATE_LP_DATA_DBGCTRL_1r 36181
#define VLAN_XLATE_LP_DATA_DBGCTRL_2r 36182
#define VLAN_XLATE_PARITY_CONTROLr 36183
#define VLAN_XLATE_PARITY_STATUSr 36184
#define VLAN_XLATE_PARITY_STATUS_0r 36185
#define VLAN_XLATE_PARITY_STATUS_1r 36186
#define VLAN_XLATE_PARITY_STATUS_INTR_0r 36187
#define VLAN_XLATE_PARITY_STATUS_INTR_1r 36188
#define VLAN_XLATE_PARITY_STATUS_NACK_0r 36189
#define VLAN_XLATE_PARITY_STATUS_NACK_1r 36190
#define VOQFC_CNTr 36191
#define VOQFC_MSG_PORT_SEL0r 36192
#define VOQFC_MSG_PORT_SEL1r 36193
#define VOQFC_MSG_PORT_SEL2r 36194
#define VOQFC_MSG_PORT_SEL3r 36195
#define VOQFC_MSG_PORT_SEL4r 36196
#define VOQFC_MSG_PORT_SEL5r 36197
#define VOQFC_MSG_PORT_SEL6r 36198
#define VOQFC_MSG_PORT_SEL7r 36199
#define VOQFC_STATE_MERGE_GRP0r 36200
#define VOQFC_STATE_MERGE_GRP1r 36201
#define VOQFC_STATE_MERGE_GRP2r 36202
#define VOQFC_STATE_MERGE_GRP3r 36203
#define VOQFC_STATE_MERGE_GRP4r 36204
#define VOQFC_STATE_MERGE_GRP5r 36205
#define VOQFC_STATE_MERGE_GRP6r 36206
#define VOQFC_STATE_MERGE_GRP7r 36207
#define VOQFC_STATE_PORT0_64r 36208
#define VOQFC_STATE_PORT1_64r 36209
#define VOQFC_STATE_PORT2_64r 36210
#define VOQFC_STATE_PORT3_64r 36211
#define VOQFC_STATE_PORT4_64r 36212
#define VOQFC_STATE_PORT5_64r 36213
#define VOQFC_STATE_PORT6_64r 36214
#define VOQFC_STATE_PORT7_64r 36215
#define VOQ_COS_MAP_PARITY_CONTROLr 36216
#define VOQ_COS_MAP_PARITY_STATUS_INTRr 36217
#define VOQ_COS_MAP_PARITY_STATUS_NACKr 36218
#define VOQ_WRED_AVG_QSIZEr 36219
#define VP_CAM_DBGCTRLr 36220
#define VP_RAM_CONTROL_0r 36221
#define VP_RAM_CONTROL_1r 36222
#define VP_RAM_CONTROL_2r 36223
#define VP_SER_CONTROLr 36224
#define VRF_MASKr 36225
#define VRF_PARITY_CONTROLr 36226
#define VRF_PARITY_STATUS_INTRr 36227
#define VRF_PARITY_STATUS_NACKr 36228
#define VRF_PDA_CONTROLr 36229
#define VRIDMYMACCONFIGr 36230
#define VSDSHAREDBFIDr 36231
#define VSIVALUES0r 36232
#define VSIVALUES1r 36233
#define VSQDEQUEUEPACKETCOUNTERr 36234
#define VSQENQUEUEPACKETCOUNTERr 36235
#define VSQMAXIMUMOCCUPANCY0r 36236
#define VSQMAXIMUMOCCUPANCY1r 36237
#define VSQPROGRAMMABLECOUNTERSELECTr 36238
#define VSQTCTHRESHOLDr 36239
#define VTTGENERALCONFIGSr 36240
#define VTTILLEGALRANGELABELr 36241
#define VTTPROGRAMENCOUNTEREDr 36242
#define VTTTRAPENCOUNTERED1r 36243
#define VTTTRAPENCOUNTERED2r 36244
#define VTTTRAPSTRENGTHS0r 36245
#define VTTTRAPSTRENGTHS1r 36246
#define VTTTRAPSTRENGTHS2r 36247
#define VTTTRAPSTRENGTHS3r 36248
#define VTTTRAPSTRENGTHS4r 36249
#define VTTTRAPSTRENGTHS5r 36250
#define VTTTRAPSTRENGTHS6r 36251
#define VTTTRAPSTRENGTHS7r 36252
#define VTTTRAPSTRENGTHS8r 36253
#define VTTTRAPSTRENGTHS9r 36254
#define VTTTRAPSTRENGTHS10r 36255
#define VTTTRAPSTRENGTHS11r 36256
#define VXLAN_CONTROLr 36257
#define VXLAN_DEFAULT_NETWORK_SVPr 36258
#define VXLT_DEBUG_CONTROL_0r 36259
#define VXLT_DEBUG_CONTROL_1r 36260
#define VXLT_DEBUG_EVENTr 36261
#define VXLT_DEBUG_EVENT_MASKr 36262
#define VXLT_DEBUG_STATUSr 36263
#define VXLT_DEBUG_STATUS_XLATE_0_Ar 36264
#define VXLT_DEBUG_STATUS_XLATE_0_Br 36265
#define VXLT_DEBUG_STATUS_XLATE_1_Ar 36266
#define VXLT_DEBUG_STATUS_XLATE_1_Br 36267
#define VXLT_PROTOCOL_INIT_DATA_DBGCTRLr 36268
#define VXLT_RAM_CONTROL_DBGCTRLr 36269
#define VXLT_SUBNET_DATA_RAM_DBGCTRLr 36270
#define VXLT_SUBNET_ECC_RAM_DBGCTRLr 36271
#define VXLT_XLATE_INIT_DATA_0_DBGCTRLr 36272
#define VXLT_XLATE_INIT_DATA_1_DBGCTRLr 36273
#define WAMUCELLCNTPGr 36274
#define WAMUDROPCNT2BERRr 36275
#define WAMUDROPCNTAGINGr 36276
#define WAMUDROPCNTGLBTHDIPKTr 36277
#define WAMUDROPCNTLENr 36278
#define WAMUDROPCNTLENBYTEr 36279
#define WAMUDROPCNTLRUr 36280
#define WAMUDROPCNTNOLRUr 36281
#define WAMUDROPCNTNOLRUBYTEr 36282
#define WAMUDROPCNTTHDr 36283
#define WAMUDROPCNTTHDBYTEr 36284
#define WAMUDROPCNTTHDIBYTEr 36285
#define WAMUDROPCNTTHDIPKTr 36286
#define WAMUDROPCNTTHDOBYTEr 36287
#define WAMUDROPCNTTHDOPKTr 36288
#define WAMUDROPCNTTYPEr 36289
#define WAMULINKMEMDEBUGr 36290
#define WAMUMEMDEBUGr 36291
#define WAMUMINLMTPGr 36292
#define WAMUMINLMTPKTQr 36293
#define WAMUNONFRAGMCNTr 36294
#define WAMUPARITYERRADRr 36295
#define WAMUPKTCNTPGr 36296
#define WAMUPKTCNTQr 36297
#define WAMUREASMBCNTr 36298
#define WAMURSTOFFSETCELLPGr 36299
#define WAMURSTOFFSETPKTPGr 36300
#define WAMURSTOFFSETPKTQr 36301
#define WAMUSHRLMTCELLPGr 36302
#define WAMUSHRLMTPKTPGr 36303
#define WAMUSHRLMTPKTQr 36304
#define WAMUSTATUSr 36305
#define WAMUTBFRAGMCNTr 36306
#define WAMUTHDBYPASSr 36307
#define WAMUTHDDROPSTr 36308
#define WAMUTOTALSHRLMTINGr 36309
#define WAMUTOTALSHRLMTPKTEGRr 36310
#define WAMU_PG_FIRST_FRAGMENT_DROP_OFFSETr 36311
#define WAMU_PG_MIN_CELLr 36312
#define WAMU_PG_MIN_COUNT_CELLr 36313
#define WAMU_PG_RESET_FLOOR_CELLr 36314
#define WAMU_PG_RESET_OFFSET_CELLr 36315
#define WAMU_PG_RESUME_LIMITr 36316
#define WAMU_PG_SHARED_COUNT_CELLr 36317
#define WAMU_PG_SHARED_LIMIT_CELLr 36318
#define WAMU_PG_XOFF_STATEr 36319
#define WAMU_POOL_SELECTr 36320
#define WAMU_PORT_SHARED_COUNT_CELLr 36321
#define WAMU_PRI_GRPr 36322
#define WAMU_TOTAL_COUNT_CELLr 36323
#define WCL_CTLr 36324
#define WCL_CUR_STSr 36325
#define WCL_INTR_CLEARr 36326
#define WCL_INTR_ENABLEr 36327
#define WCL_INTR_STSr 36328
#define WCL_RX_LOST_LOCK_COUNTr 36329
#define WDRRCOUNTr 36330
#define WDT0_WDOGCONTROLr 36331
#define WDT0_WDOGINTCLRr 36332
#define WDT0_WDOGITCRr 36333
#define WDT0_WDOGITOPr 36334
#define WDT0_WDOGLOADr 36335
#define WDT0_WDOGLOCKr 36336
#define WDT0_WDOGMISr 36337
#define WDT0_WDOGPCELLID0r 36338
#define WDT0_WDOGPCELLID1r 36339
#define WDT0_WDOGPCELLID2r 36340
#define WDT0_WDOGPCELLID3r 36341
#define WDT0_WDOGPERIPHID0r 36342
#define WDT0_WDOGPERIPHID1r 36343
#define WDT0_WDOGPERIPHID2r 36344
#define WDT0_WDOGPERIPHID3r 36345
#define WDT0_WDOGRISr 36346
#define WDT0_WDOGVALUEr 36347
#define WDT1_WDOGCONTROLr 36348
#define WDT1_WDOGINTCLRr 36349
#define WDT1_WDOGITCRr 36350
#define WDT1_WDOGITOPr 36351
#define WDT1_WDOGLOADr 36352
#define WDT1_WDOGLOCKr 36353
#define WDT1_WDOGMISr 36354
#define WDT1_WDOGPCELLID0r 36355
#define WDT1_WDOGPCELLID1r 36356
#define WDT1_WDOGPCELLID2r 36357
#define WDT1_WDOGPCELLID3r 36358
#define WDT1_WDOGPERIPHID0r 36359
#define WDT1_WDOGPERIPHID1r 36360
#define WDT1_WDOGPERIPHID2r 36361
#define WDT1_WDOGPERIPHID3r 36362
#define WDT1_WDOGRISr 36363
#define WDT1_WDOGVALUEr 36364
#define WDT_0_RESET_MASKr 36365
#define WDT_1_RESET_MASKr 36366
#define WERRCOUNTr 36367
#define WFQWEIGHT0r 36368
#define WFQWEIGHT1r 36369
#define WLAN_DECAP_NLF_MTU_CHECKr 36370
#define WLAN_ENCAP_NLF_MTU_CHECKr 36371
#define WLAN_SVP_ECC_CONTROLr 36372
#define WLAN_SVP_ECC_STATUS_INTRr 36373
#define WLAN_SVP_ECC_STATUS_NACKr 36374
#define WL_DROP_POLICYr 36375
#define WL_PORT_COUNT_CELLr 36376
#define WL_PORT_COUNT_PACKETr 36377
#define WL_PORT_SHARED_COUNT_CELLr 36378
#define WL_PORT_SHARED_COUNT_PACKETr 36379
#define WL_PORT_SHARED_LIMIT_CELLr 36380
#define WL_PORT_SHARED_LIMIT_PACKETr 36381
#define WORDFIFOSTATUSr 36382
#define WORDFIFOTHRESHOLDSr 36383
#define WREDAVGQSIZE_CELLr 36384
#define WREDAVGQSIZE_PACKETr 36385
#define WREDCONFIG_CELLr 36386
#define WREDCONFIG_ECCPr 36387
#define WREDCONFIG_PACKETr 36388
#define WREDMEMDEBUG_AVG_QSIZEr 36389
#define WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TMr 36390
#define WREDMEMDEBUG_AVG_QSIZE_Y_PIPE_TMr 36391
#define WREDMEMDEBUG_CFG_CELLr 36392
#define WREDMEMDEBUG_CFG_PACKETr 36393
#define WREDMEMDEBUG_CONFIGr 36394
#define WREDMEMDEBUG_CONFIG_X_PIPE_TMr 36395
#define WREDMEMDEBUG_CONFIG_Y_PIPE_TMr 36396
#define WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr 36397
#define WREDMEMDEBUG_DROP_THD_UC_DEQ0r 36398
#define WREDMEMDEBUG_DROP_THD_UC_DEQ1r 36399
#define WREDMEMDEBUG_DROP_THD_UC_ENQ0r 36400
#define WREDMEMDEBUG_DROP_THD_UC_ENQ1r 36401
#define WREDMEMDEBUG_OPN_AVG_QSIZEr 36402
#define WREDMEMDEBUG_OPN_CONFIGr 36403
#define WREDMEMDEBUG_OPN_DROP_THD_DEQr 36404
#define WREDMEMDEBUG_OPN_DROP_THD_ENQr 36405
#define WREDMEMDEBUG_PORT_SP_DROP_THDr 36406
#define WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TMr 36407
#define WREDMEMDEBUG_PORT_SP_DROP_THD_Y_PIPE_TMr 36408
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNTr 36409
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TMr 36410
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNT_Y_PIPE_TMr 36411
#define WREDMEMDEBUG_PROFILEr 36412
#define WREDMEMDEBUG_QGROUP_DROP_THDr 36413
#define WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TMr 36414
#define WREDMEMDEBUG_QGROUP_DROP_THD_Y_PIPE_TMr 36415
#define WREDMEMDEBUG_QGROUP_SHARED_COUNTr 36416
#define WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TMr 36417
#define WREDMEMDEBUG_QGROUP_SHARED_COUNT_Y_PIPE_TMr 36418
#define WREDMEMDEBUG_QUEUE_AVG_QSIZEr 36419
#define WREDMEMDEBUG_QUEUE_CONFIGr 36420
#define WREDMEMDEBUG_QUEUE_DROP_THD_DEQr 36421
#define WREDMEMDEBUG_QUEUE_DROP_THD_ENQr 36422
#define WREDMEMDEBUG_QUEUE_OPN_MAPr 36423
#define WREDMEMDEBUG_THD_0_CELLr 36424
#define WREDMEMDEBUG_THD_0_PACKETr 36425
#define WREDMEMDEBUG_THD_1_CELLr 36426
#define WREDMEMDEBUG_THD_1_PACKETr 36427
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQr 36428
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TMr 36429
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_1_TMr 36430
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_0_TMr 36431
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1_TMr 36432
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQr 36433
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TMr 36434
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1_TMr 36435
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0_TMr 36436
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1_TMr 36437
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNTr 36438
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TMr 36439
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_Y_PIPE_TMr 36440
#define WREDPARAM_CELLr 36441
#define WREDPARAM_END_CELLr 36442
#define WREDPARAM_NONTCP_CELLr 36443
#define WREDPARAM_NONTCP_PACKETr 36444
#define WREDPARAM_PACKETr 36445
#define WREDPARAM_PRI0_END_CELLr 36446
#define WREDPARAM_PRI0_START_CELLr 36447
#define WREDPARAM_RED_CELLr 36448
#define WREDPARAM_RED_END_CELLr 36449
#define WREDPARAM_RED_PACKETr 36450
#define WREDPARAM_RED_START_CELLr 36451
#define WREDPARAM_START_CELLr 36452
#define WREDPARAM_YELLOW_CELLr 36453
#define WREDPARAM_YELLOW_END_CELLr 36454
#define WREDPARAM_YELLOW_PACKETr 36455
#define WREDPARAM_YELLOW_START_CELLr 36456
#define WRED_AVG_QSIZEr 36457
#define WRED_CONFIGr 36458
#define WRED_DEBUG_ENQ_DROP_GLOBALr 36459
#define WRED_DEBUG_ENQ_DROP_PORTr 36460
#define WRED_MISCCONFIGr 36461
#define WRED_PARITY_ERROR_BITMAPr 36462
#define WRED_PARITY_ERROR_INFOr 36463
#define WRED_PARITY_ERROR_INFO_2BITr 36464
#define WRED_PARITY_ERROR_MASKr 36465
#define WRED_PARITY_ERROR_POINTERr 36466
#define WRED_PROFILE0_PARITY_ERROR_POINTERr 36467
#define WRED_PROFILE1_PARITY_ERROR_POINTERr 36468
#define WRED_PROFILE2_PARITY_ERROR_POINTERr 36469
#define WRED_PROFILE3_PARITY_ERROR_POINTERr 36470
#define WRED_PROFILE4_PARITY_ERROR_POINTERr 36471
#define WRED_PROFILE5_PARITY_ERROR_POINTERr 36472
#define WRED_PROFILE_PARITY_ERROR_BITMAPr 36473
#define WRED_PROFILE_PARITY_ERROR_MASKr 36474
#define WRED_REFRESH_CONTROLr 36475
#define WRED_THD_0_ECCPr 36476
#define WRED_THD_1_ECCPr 36477
#define WRITEREADRATESr 36478
#define WRRWEIGHTSr 36479
#define WRRWEIGHT_COSr 36480
#define XAUI_CONFIGr 36481
#define XBOD_OVRFLWr 36482
#define XCON_CCM_DEFECT_STATUSr 36483
#define XGPORT_EXTRA_XGXS_NEWCTL_REGr 36484
#define XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr 36485
#define XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr 36486
#define XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr 36487
#define XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr 36488
#define XGPORT_MODE_REGr 36489
#define XGPORT_SERDES_CTLr 36490
#define XGPORT_XGXS_CTRLr 36491
#define XGPORT_XGXS_NEWCTL_REGr 36492
#define XGPORT_XGXS_NEWSTATUS0_REGr 36493
#define XGPORT_XGXS_NEWSTATUS1_REGr 36494
#define XGPORT_XGXS_NEWSTATUS2_REGr 36495
#define XGPORT_XGXS_NEWSTATUS3_REGr 36496
#define XGPORT_XGXS_STATr 36497
#define XHOL_D0r 36498
#define XHOL_D1r 36499
#define XHOL_D2r 36500
#define XHOL_D3r 36501
#define XHOL_MH0r 36502
#define XHOL_MH1r 36503
#define XHOL_MH2r 36504
#define XHOL_MH3r 36505
#define XHOL_RX_MH_DATA0r 36506
#define XHOL_RX_MH_DATA1r 36507
#define XHOL_RX_MH_DATA2r 36508
#define XHOL_RX_MH_DATA3r 36509
#define XHOL_RX_MH_MASK0r 36510
#define XHOL_RX_MH_MASK1r 36511
#define XHOL_RX_MH_MASK2r 36512
#define XHOL_RX_MH_MASK3r 36513
#define XHOL_RX_MODID_DATAr 36514
#define XHOL_RX_MODID_MODEr 36515
#define XHOL_RX_PKT_DATA0r 36516
#define XHOL_RX_PKT_DATA1r 36517
#define XHOL_RX_PKT_DATA2r 36518
#define XHOL_RX_PKT_DATA3r 36519
#define XHOL_RX_PKT_MASK0r 36520
#define XHOL_RX_PKT_MASK1r 36521
#define XHOL_RX_PKT_MASK2r 36522
#define XHOL_RX_PKT_MASK3r 36523
#define XIBP_D0r 36524
#define XIBP_D1r 36525
#define XIBP_D2r 36526
#define XIBP_D3r 36527
#define XIBP_MH0r 36528
#define XIBP_MH1r 36529
#define XIBP_MH2r 36530
#define XIBP_MH3r 36531
#define XLMAC_CLEAR_FIFO_STATUSr 36532
#define XLMAC_CLEAR_RX_LSS_STATUSr 36533
#define XLMAC_CTRLr 36534
#define XLMAC_E2ECC_DATA_HDR_0r 36535
#define XLMAC_E2ECC_DATA_HDR_1r 36536
#define XLMAC_E2ECC_MODULE_HDR_0r 36537
#define XLMAC_E2ECC_MODULE_HDR_1r 36538
#define XLMAC_E2EFC_DATA_HDR_0r 36539
#define XLMAC_E2EFC_DATA_HDR_1r 36540
#define XLMAC_E2EFC_MODULE_HDR_0r 36541
#define XLMAC_E2EFC_MODULE_HDR_1r 36542
#define XLMAC_E2E_CTRLr 36543
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr 36544
#define XLMAC_EEE_CTRLr 36545
#define XLMAC_EEE_TIMERSr 36546
#define XLMAC_FIFO_STATUSr 36547
#define XLMAC_GMII_EEE_CTRLr 36548
#define XLMAC_HIGIG_HDR_0r 36549
#define XLMAC_HIGIG_HDR_1r 36550
#define XLMAC_LAG_FAILOVER_STATUSr 36551
#define XLMAC_LLFC_CTRLr 36552
#define XLMAC_MACSEC_CTRLr 36553
#define XLMAC_MODEr 36554
#define XLMAC_PAUSE_CTRLr 36555
#define XLMAC_PFC_CTRLr 36556
#define XLMAC_PFC_DAr 36557
#define XLMAC_PFC_OPCODEr 36558
#define XLMAC_PFC_TYPEr 36559
#define XLMAC_RX_CTRLr 36560
#define XLMAC_RX_LLFC_MSG_FIELDSr 36561
#define XLMAC_RX_LSS_CTRLr 36562
#define XLMAC_RX_LSS_STATUSr 36563
#define XLMAC_RX_MAC_SAr 36564
#define XLMAC_RX_MAX_SIZEr 36565
#define XLMAC_RX_VLAN_TAGr 36566
#define XLMAC_SPARE0r 36567
#define XLMAC_SPARE1r 36568
#define XLMAC_TIMESTAMP_ADJUSTr 36569
#define XLMAC_TXFIFO_CELL_CNTr 36570
#define XLMAC_TXFIFO_CELL_REQ_CNTr 36571
#define XLMAC_TX_CTRLr 36572
#define XLMAC_TX_LLFC_MSG_FIELDSr 36573
#define XLMAC_TX_MAC_SAr 36574
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr 36575
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr 36576
#define XLMAC_VERSION_IDr 36577
#define XLPORT_BOD_OVERFLOW_ERRORr 36578
#define XLPORT_BOD_XLP0_ECC_STATUSr 36579
#define XLPORT_CNTMAXSIZEr 36580
#define XLPORT_CONFIGr 36581
#define XLPORT_ECC_CONTROLr 36582
#define XLPORT_EEE_CLOCK_GATEr 36583
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 36584
#define XLPORT_EEE_COUNTER_MODEr 36585
#define XLPORT_EEE_DURATION_TIMER_PULSEr 36586
#define XLPORT_ENABLE_REGr 36587
#define XLPORT_FAULT_LINK_STATUSr 36588
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 36589
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 36590
#define XLPORT_INTR_ENABLEr 36591
#define XLPORT_INTR_STATUSr 36592
#define XLPORT_LAG_FAILOVER_CONFIGr 36593
#define XLPORT_LED_CHAIN_CONFIGr 36594
#define XLPORT_LINKSTATUS_DOWNr 36595
#define XLPORT_LINKSTATUS_DOWN_CLEARr 36596
#define XLPORT_MAC_CONTROLr 36597
#define XLPORT_MAC_RSV_MASKr 36598
#define XLPORT_MEMORY_CONTROL0r 36599
#define XLPORT_MEMORY_CONTROL1r 36600
#define XLPORT_MEMORY_CONTROL2r 36601
#define XLPORT_MIB_RESETr 36602
#define XLPORT_MIB_RSC0_ECC_STATUSr 36603
#define XLPORT_MIB_RSC1_ECC_STATUSr 36604
#define XLPORT_MIB_RSC_MEM0_ECC_STATUSr 36605
#define XLPORT_MIB_RSC_MEM1_ECC_STATUSr 36606
#define XLPORT_MIB_RSC_MEM2_ECC_STATUSr 36607
#define XLPORT_MIB_RSC_MEM3_ECC_STATUSr 36608
#define XLPORT_MIB_RSC_MEM4_ECC_STATUSr 36609
#define XLPORT_MIB_TSC0_ECC_STATUSr 36610
#define XLPORT_MIB_TSC1_ECC_STATUSr 36611
#define XLPORT_MIB_TSC_MEM0_ECC_STATUSr 36612
#define XLPORT_MIB_TSC_MEM1_ECC_STATUSr 36613
#define XLPORT_MIB_TSC_MEM2_ECC_STATUSr 36614
#define XLPORT_MIB_TSC_MEM3_ECC_STATUSr 36615
#define XLPORT_MODE_REGr 36616
#define XLPORT_PORT_ENABLEr 36617
#define XLPORT_POWER_SAVEr 36618
#define XLPORT_SGNDET_EARLYCRSr 36619
#define XLPORT_SOFT_RESETr 36620
#define XLPORT_SPARE0_REGr 36621
#define XLPORT_SW_FLOW_CONTROLr 36622
#define XLPORT_TM_CONTROLr 36623
#define XLPORT_TSC_PLL_LOCK_STATUSr 36624
#define XLPORT_TS_TIMER_31_0_REGr 36625
#define XLPORT_TS_TIMER_47_32_REGr 36626
#define XLPORT_TXFIFO0_ECC_STATUSr 36627
#define XLPORT_TXFIFO1_ECC_STATUSr 36628
#define XLPORT_TXFIFO2_ECC_STATUSr 36629
#define XLPORT_TXFIFO3_ECC_STATUSr 36630
#define XLPORT_TXFIFO_CTRLr 36631
#define XLPORT_TXFIFO_MEM_ECC_STATUSr 36632
#define XLPORT_TXFIFO_OVERFLOWr 36633
#define XLPORT_WC_UCMEM_CTRLr 36634
#define XLPORT_XGXS0_CTRL_REGr 36635
#define XLPORT_XGXS0_LN0_STATUS0_REGr 36636
#define XLPORT_XGXS0_LN1_STATUS0_REGr 36637
#define XLPORT_XGXS0_LN2_STATUS0_REGr 36638
#define XLPORT_XGXS0_LN3_STATUS0_REGr 36639
#define XLPORT_XGXS0_STATUS0_REGr 36640
#define XLPORT_XGXS0_STATUS1_REGr 36641
#define XLPORT_XGXS1_STATUS0_REGr 36642
#define XLPORT_XGXS1_STATUS1_REGr 36643
#define XLPORT_XGXS2_STATUS0_REGr 36644
#define XLPORT_XGXS2_STATUS1_REGr 36645
#define XLPORT_XGXS3_STATUS0_REGr 36646
#define XLPORT_XGXS3_STATUS1_REGr 36647
#define XLPORT_XGXS_COUNTER_MODEr 36648
#define XLPORT_XGXS_CTRL_REGr 36649
#define XLPORT_XGXS_STATUS_GEN_REGr 36650
#define XLPORT_XMAC_CONTROLr 36651
#define XLP_EEE_COUNTER_MODEr 36652
#define XLP_REG_060200r 36653
#define XLP_REG_060300r 36654
#define XLP_REG_061500r 36655
#define XLP_REG_062000r 36656
#define XLP_REG_062200r 36657
#define XLP_REG_062500r 36658
#define XLP_REG_061E00r 36659
#define XLP_REG_061F00r 36660
#define XLP_TO_MMU_BKP_STATUSr 36661
#define XLP_TXFIFO_CELL_CNTr 36662
#define XLP_TXFIFO_CELL_REQ_CNTr 36663
#define XLP_TXFIFO_OVRFLWr 36664
#define XLP_TXFIFO_PKT_DROP_CTLr 36665
#define XLP_XMAC_CLEAR_FIFO_STATUSr 36666
#define XLP_XMAC_CLEAR_RX_LSS_STATUSr 36667
#define XLP_XMAC_CTRLr 36668
#define XLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr 36669
#define XLP_XMAC_EEE_CTRLr 36670
#define XLP_XMAC_EEE_TIMERSr 36671
#define XLP_XMAC_FIFO_STATUSr 36672
#define XLP_XMAC_GMII_EEE_CTRLr 36673
#define XLP_XMAC_LH_HDR_3r 36674
#define XLP_XMAC_LLFC_CTRLr 36675
#define XLP_XMAC_MODEr 36676
#define XLP_XMAC_OSTS_TIMESTAMP_ADJUSTr 36677
#define XLP_XMAC_PAUSE_CTRLr 36678
#define XLP_XMAC_PFC_CTRLr 36679
#define XLP_XMAC_PFC_DAr 36680
#define XLP_XMAC_PFC_OPCODEr 36681
#define XLP_XMAC_PFC_TYPEr 36682
#define XLP_XMAC_RX_CTRLr 36683
#define XLP_XMAC_RX_LLFC_MSG_FIELDSr 36684
#define XLP_XMAC_RX_LSS_CTRLr 36685
#define XLP_XMAC_RX_LSS_STATUSr 36686
#define XLP_XMAC_RX_MAC_SAr 36687
#define XLP_XMAC_RX_MAX_SIZEr 36688
#define XLP_XMAC_RX_VLAN_TAGr 36689
#define XLP_XMAC_TX_CTRLr 36690
#define XLP_XMAC_TX_FIFO_CREDITSr 36691
#define XLP_XMAC_TX_LLFC_MSG_FIELDSr 36692
#define XLP_XMAC_TX_MAC_SAr 36693
#define XLP_XMAC_TX_TIMESTAMP_FIFO_DATAr 36694
#define XLP_XMAC_TX_TIMESTAMP_FIFO_STATUSr 36695
#define XLP_XMAC_VERSION_IDr 36696
#define XMAC_CLEAR_FIFO_STATUSr 36697
#define XMAC_CLEAR_RX_LSS_STATUSr 36698
#define XMAC_CTRLr 36699
#define XMAC_EEE_1_SEC_LINK_STATUS_TIMERr 36700
#define XMAC_EEE_CTRLr 36701
#define XMAC_EEE_TIMERSr 36702
#define XMAC_FIFO_STATUSr 36703
#define XMAC_GMII_EEE_CTRLr 36704
#define XMAC_HCFC_CTRLr 36705
#define XMAC_LLFC_CTRLr 36706
#define XMAC_MACSEC_CTRLr 36707
#define XMAC_MODEr 36708
#define XMAC_OSTS_TIMESTAMP_ADJUSTr 36709
#define XMAC_PAUSE_CTRLr 36710
#define XMAC_PFC_CTRLr 36711
#define XMAC_PFC_DAr 36712
#define XMAC_PFC_OPCODEr 36713
#define XMAC_PFC_TYPEr 36714
#define XMAC_RX_CTRLr 36715
#define XMAC_RX_LLFC_MSG_FIELDSr 36716
#define XMAC_RX_LSS_CTRLr 36717
#define XMAC_RX_LSS_STATUSr 36718
#define XMAC_RX_MAC_SAr 36719
#define XMAC_RX_MAX_SIZEr 36720
#define XMAC_RX_VLAN_TAGr 36721
#define XMAC_SPARE0r 36722
#define XMAC_SPARE1r 36723
#define XMAC_TX_CTRLr 36724
#define XMAC_TX_FIFO_CREDITSr 36725
#define XMAC_TX_LLFC_MSG_FIELDSr 36726
#define XMAC_TX_MAC_SAr 36727
#define XMAC_TX_TIMESTAMP_FIFO_DATAr 36728
#define XMAC_TX_TIMESTAMP_FIFO_STATUSr 36729
#define XMAC_VERSION_IDr 36730
#define XMODIDr 36731
#define XMODID_DUAL_ENr 36732
#define XMODID_ENr 36733
#define XPAUSE_D0r 36734
#define XPAUSE_D1r 36735
#define XPAUSE_D2r 36736
#define XPAUSE_D3r 36737
#define XPAUSE_MH0r 36738
#define XPAUSE_MH1r 36739
#define XPAUSE_MH2r 36740
#define XPAUSE_MH3r 36741
#define XPAUSE_RX_DA_LSr 36742
#define XPAUSE_RX_DA_MSr 36743
#define XPAUSE_RX_LENGTH_TYPEr 36744
#define XPAUSE_RX_OPCODEr 36745
#define XPAUSE_TX_PKT_XOFF_VALr 36746
#define XPAUSE_WATCHDOG_INIT_VALr 36747
#define XPAUSE_WATCHDOG_THRESHr 36748
#define XPORT_CONFIGr 36749
#define XPORT_ECC_CONTROLr 36750
#define XPORT_EEE_DURATION_TIMER_PULSEr 36751
#define XPORT_FORCE_DOUBLE_BIT_ERRORr 36752
#define XPORT_FORCE_SINGLE_BIT_ERRORr 36753
#define XPORT_INTR_ENABLEr 36754
#define XPORT_INTR_STATUSr 36755
#define XPORT_LINKSTATUS_DOWNr 36756
#define XPORT_LINKSTATUS_DOWN_CLEARr 36757
#define XPORT_MEMORY_CONTROLr 36758
#define XPORT_MEMORY_CONTROL0r 36759
#define XPORT_MEMORY_CONTROL1r 36760
#define XPORT_MEMORY_CONTROL2r 36761
#define XPORT_MIB_RESETr 36762
#define XPORT_MIB_RSC_MEM0_ECC_STATUSr 36763
#define XPORT_MIB_RSC_MEM1_ECC_STATUSr 36764
#define XPORT_MIB_RSC_MEM2_ECC_STATUSr 36765
#define XPORT_MIB_RSC_MEM3_ECC_STATUSr 36766
#define XPORT_MIB_RSC_MEM4_ECC_STATUSr 36767
#define XPORT_MIB_TSC_MEM0_ECC_STATUSr 36768
#define XPORT_MIB_TSC_MEM1_ECC_STATUSr 36769
#define XPORT_MIB_TSC_MEM2_ECC_STATUSr 36770
#define XPORT_MIB_TSC_MEM3_ECC_STATUSr 36771
#define XPORT_MODE_REGr 36772
#define XPORT_PORT_ENABLEr 36773
#define XPORT_RXFIFO_MEM0_ECC_STATUSr 36774
#define XPORT_RXFIFO_MEM1_ECC_STATUSr 36775
#define XPORT_RXFIFO_MEM2_ECC_STATUSr 36776
#define XPORT_RXFIFO_MEM3_ECC_STATUSr 36777
#define XPORT_RXFIFO_MEM4_ECC_STATUSr 36778
#define XPORT_RX_FIFO_MEM_ECC_STATUSr 36779
#define XPORT_TO_MMU_BKPr 36780
#define XPORT_TO_MMU_BKP_HGr 36781
#define XPORT_TXFIFO_MEM_ECC_STATUSr 36782
#define XPORT_TX_FIFO_MEM_ECC_STATUSr 36783
#define XPORT_WC_UCMEM_CTRLr 36784
#define XPORT_XGXS0_STATUS0_REGr 36785
#define XPORT_XGXS0_STATUS1_REGr 36786
#define XPORT_XGXS1_STATUS0_REGr 36787
#define XPORT_XGXS1_STATUS1_REGr 36788
#define XPORT_XGXS2_STATUS0_REGr 36789
#define XPORT_XGXS2_STATUS1_REGr 36790
#define XPORT_XGXS3_STATUS0_REGr 36791
#define XPORT_XGXS3_STATUS1_REGr 36792
#define XPORT_XGXS_COUNTER_MODEr 36793
#define XPORT_XGXS_CTRLr 36794
#define XPORT_XGXS_GEN_STATUS_REGr 36795
#define XPORT_XGXS_NEWCTL_REGr 36796
#define XPORT_XGXS_NEWSTATUS0_REGr 36797
#define XPORT_XGXS_NEWSTATUS1_REGr 36798
#define XPORT_XGXS_NEWSTATUS2_REGr 36799
#define XPORT_XGXS_NEWSTATUS3_REGr 36800
#define XPORT_XGXS_STATUS_REGr 36801
#define XPORT_XMAC_CONTROLr 36802
#define XP_EEE_COUNTER_MODEr 36803
#define XP_EGR_PKT_DROP_CTLr 36804
#define XP_TXFIFO_CELL_CNTr 36805
#define XP_TXFIFO_CELL_REQ_CNTr 36806
#define XP_TXFIFO_OVRFLWr 36807
#define XP_TXFIFO_PKT_DROP_CTLr 36808
#define XP_XBODE_CELL_CNTr 36809
#define XP_XBODE_CELL_REQ_CNTr 36810
#define XQCOSARBSELr 36811
#define XQCOSPTRr 36812
#define XQEMPTYr 36813
#define XQFLLPARITYERRORPTRr 36814
#define XQMEMDEBUGr 36815
#define XQPARITYERRORPBMr 36816
#define XQPARITYERRORPBM_HIr 36817
#define XQPARITYERRORPTRr 36818
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 36819
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 36820
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 36821
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 36822
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 36823
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 36824
#define XQPORT_FORCE_DOUBLE_BIT_ERRORr 36825
#define XQPORT_FORCE_SINGLE_BIT_ERRORr 36826
#define XQPORT_INTR_ENABLEr 36827
#define XQPORT_INTR_STATUSr 36828
#define XQPORT_MODE_REGr 36829
#define XQPORT_PARITY_CONTROLr 36830
#define XQPORT_XGXS_NEWCTL_REGr 36831
#define XQPORT_XGXS_NEWSTATUS0_REGr 36832
#define XQPORT_XGXS_NEWSTATUS1_REGr 36833
#define XQPORT_XGXS_NEWSTATUS2_REGr 36834
#define XQPORT_XGXS_NEWSTATUS3_REGr 36835
#define XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr 36836
#define XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr 36837
#define XQREADPOINTERr 36838
#define XTHOLr 36839
#define XTHOL_64r 36840
#define XTIBPr 36841
#define XTPSEr 36842
#define X_CPU_SLOT_COUNTr 36843
#define X_GPORT_CNTMAXSIZEr 36844
#define X_GPORT_CONFIGr 36845
#define X_GPORT_SGNDET_EARLYCRSr 36846
#define X_TDM_ENr 36847
#define YELLOW_CNG_DROP_CNTr 36848
#define Y_CPU_SLOT_COUNTr 36849
#define Y_TDM_ENr 36850
#define NUM_SOC_REG 36851

typedef int soc_mem_t;

#define INVALIDm -1
#define ACTIONPROFILETABLEm 0
#define AGER_EVENTm 1
#define AGER_FLAGSm 2
#define AGER_THRESHOLDm 3
#define AGER_TS_0_HIm 4
#define AGER_TS_0_LOm 5
#define AGER_TS_1_HIm 6
#define AGER_TS_1_LOm 7
#define AGING_CTR_MEMm 8
#define AGING_EXP_MEMm 9
#define ALLOCBUFFSCNTm 10
#define ALTERNATE_EMIRROR_BITMAPm 11
#define ARB_TDM_TABLEm 12
#define ARB_TDM_TABLE_0m 13
#define ARB_TDM_TABLE_1m 14
#define AUXTABLEm 15
#define AXP_CH_NLF_INPUT_COUNTER_TABLEm 16
#define AXP_CH_NLF_OUTPUT_COUNTER_TABLEm 17
#define AXP_SM_CHAR_REMAP0m 18
#define AXP_SM_CHAR_REMAP1m 19
#define AXP_SM_CHAR_REMAP2m 20
#define AXP_SM_CHAR_REMAP3m 21
#define AXP_SM_CHAR_REMAP4m 22
#define AXP_SM_CHAR_REMAP5m 23
#define AXP_SM_CHAR_REMAP6m 24
#define AXP_SM_CHAR_REMAP7m 25
#define AXP_SM_CHAR_REMAP8m 26
#define AXP_SM_CHAR_REMAP9m 27
#define AXP_SM_CHAR_REMAP10m 28
#define AXP_SM_CHAR_REMAP11m 29
#define AXP_SM_CHAR_REMAP12m 30
#define AXP_SM_CHAR_REMAP13m 31
#define AXP_SM_CHAR_REMAP14m 32
#define AXP_SM_CHAR_REMAP15m 33
#define AXP_SM_CHAR_REMAP16m 34
#define AXP_SM_CHAR_REMAP17m 35
#define AXP_SM_CHAR_REMAP18m 36
#define AXP_SM_CHAR_REMAP19m 37
#define AXP_SM_CHAR_REMAP20m 38
#define AXP_SM_CHAR_REMAP21m 39
#define AXP_SM_CHAR_REMAP22m 40
#define AXP_SM_CHAR_REMAP23m 41
#define AXP_SM_CHAR_REMAP24m 42
#define AXP_SM_CHAR_REMAP25m 43
#define AXP_SM_CHAR_REMAP26m 44
#define AXP_SM_CHAR_REMAP27m 45
#define AXP_SM_CHAR_REMAP28m 46
#define AXP_SM_CHAR_REMAP29m 47
#define AXP_SM_CHAR_REMAP30m 48
#define AXP_SM_CHAR_REMAP31m 49
#define AXP_SM_FLOW_TABLE_BULK_MATCH_DATAm 50
#define AXP_SM_FLOW_TABLE_BULK_MATCH_MASKm 51
#define AXP_SM_FLOW_TABLE_BULK_REPLACE_DATAm 52
#define AXP_SM_FLOW_TABLE_BULK_REPLACE_MASKm 53
#define AXP_SM_FLOW_TABLE_MEMm 54
#define AXP_SM_MATCH_COUNTERS_MEM0m 55
#define AXP_SM_MATCH_COUNTERS_MEM1m 56
#define AXP_SM_MATCH_COUNTERS_MEM2m 57
#define AXP_SM_MATCH_COUNTERS_MEM3m 58
#define AXP_SM_MATCH_TABLE_BULK_MATCH_DATAm 59
#define AXP_SM_MATCH_TABLE_BULK_MATCH_MASKm 60
#define AXP_SM_MATCH_TABLE_BULK_REPLACE_DATAm 61
#define AXP_SM_MATCH_TABLE_BULK_REPLACE_MASKm 62
#define AXP_SM_MATCH_TABLE_MEM0m 63
#define AXP_SM_MATCH_TABLE_MEM1m 64
#define AXP_SM_MATCH_TABLE_MEM2m 65
#define AXP_SM_MATCH_TABLE_MEM3m 66
#define AXP_SM_PACKET_BUFFER_MEMm 67
#define AXP_SM_STATE_TABLE_BULK_MATCH_DATAm 68
#define AXP_SM_STATE_TABLE_BULK_MATCH_MASKm 69
#define AXP_SM_STATE_TABLE_BULK_REPLACE_DATAm 70
#define AXP_SM_STATE_TABLE_BULK_REPLACE_MASKm 71
#define AXP_SM_STATE_TABLE_MEM0m 72
#define AXP_SM_STATE_TABLE_MEM1m 73
#define AXP_SM_STATE_TABLE_MEM2m 74
#define AXP_SM_STATE_TABLE_MEM3m 75
#define AXP_SM_STATE_TABLE_MEM4m 76
#define AXP_SM_STATE_TABLE_MEM5m 77
#define AXP_SM_STATE_TABLE_MEM6m 78
#define AXP_SM_STATE_TABLE_MEM7m 79
#define AXP_WLAN_COS_MAPm 80
#define AXP_WRX_SVP_ASSIGNMENTm 81
#define AXP_WRX_WCDm 82
#define AXP_WTX_DSCP_MAPm 83
#define AXP_WTX_DVP_PROFILEm 84
#define AXP_WTX_FRAG_IDm 85
#define AXP_WTX_PRI_MAPm 86
#define AXP_WTX_TRUNK_BLOCK_MASKm 87
#define AXP_WTX_TRUNK_GROUP_BITMAPm 88
#define AXP_WTX_TUNNELm 89
#define BAA_BUCKET_0m 90
#define BAA_BUCKET_1m 91
#define BAA_BUCKET_2m 92
#define BAA_BUCKET_3m 93
#define BAA_EVENTm 94
#define BAA_LEAK_A0m 95
#define BAA_LEAK_A1m 96
#define BAA_LEAK_A2m 97
#define BAA_LEAK_A3m 98
#define BAA_LEAK_B0m 99
#define BAA_LEAK_B1m 100
#define BAA_LEAK_B2m 101
#define BAA_LEAK_B3m 102
#define BAA_STATE_HUNGRYm 103
#define BAA_STATE_STARVINGm 104
#define BCAST_BLOCK_MASKm 105
#define BDBLLm 106
#define BDQm 107
#define BRDC_FSRD_FSRD_WL_EXT_MEMm 108
#define BSAFE_CMD_DATA_INm 109
#define BSAFE_CMD_DATA_OUTm 110
#define BUFFER_AGEm 111
#define BUFFER_LISTm 112
#define BUFLINKm 113
#define BURST_SIZE_PER_ESETm 114
#define BURST_SIZE_PER_NODEm 115
#define BVDDANOTFOUNDm 116
#define BVDFIDCLASSm 117
#define BVDTOPOLOGYIDm 118
#define CALENDARm 119
#define CALENDAR0m 120
#define CALENDAR1m 121
#define CALRXAm 122
#define CALRXBm 123
#define CALTXm 124
#define CBLOCK_MOD_LOOKUPm 125
#define CBMm 126
#define CCMm 127
#define CCP_MEMm 128
#define CELL_BUFFER0m 129
#define CELL_BUFFER1m 130
#define CELL_BUFFER2m 131
#define CELL_BUFFER3m 132
#define CELL_CHK_MEMm 133
#define CELL_DATA0_MEMm 134
#define CELL_DATA10_MEMm 135
#define CELL_DATA11_MEMm 136
#define CELL_DATA12_MEMm 137
#define CELL_DATA13_MEMm 138
#define CELL_DATA14_MEMm 139
#define CELL_DATA15_MEMm 140
#define CELL_DATA1_MEMm 141
#define CELL_DATA2_MEMm 142
#define CELL_DATA3_MEMm 143
#define CELL_DATA4_MEMm 144
#define CELL_DATA5_MEMm 145
#define CELL_DATA6_MEMm 146
#define CELL_DATA7_MEMm 147
#define CELL_DATA8_MEMm 148
#define CELL_DATA9_MEMm 149
#define CELL_HDR_MEMm 150
#define CFAP_MEMm 151
#define CFC_CAT_2_TC_MAP_HCFCm 152
#define CFC_CAT_2_TC_MAP_NIFm 153
#define CFC_ILKN_RX_0_CALm 154
#define CFC_ILKN_RX_1_CALm 155
#define CFC_ILKN_TX_0_CALm 156
#define CFC_ILKN_TX_1_CALm 157
#define CFC_NIF_PFC_MAPm 158
#define CFC_RCL_VSQ_MAPm 159
#define CFC_SPI_OOB_RX_0_CALm 160
#define CFC_SPI_OOB_RX_1_CALm 161
#define CFC_SPI_OOB_TX_0_CALm 162
#define CFC_SPI_OOB_TX_1_CALm 163
#define CFMTRAPm 164
#define CHANNEL_MAP_TABLEm 165
#define CHANNEL_SHAPER_TABLEm 166
#define CHANNEL_WERR_TABLEm 167
#define CL_SCHEDULERS_CONFIGURATIONm 168
#define CL_SCHEDULERS_TYPEm 169
#define CM_EJECTION_FIFOm 170
#define CNTSMEMAm 171
#define CNTSMEMBm 172
#define CNTXm 173
#define COMPLETEPCm 174
#define CONTEXTMRUm 175
#define COPYENGINE0PROGRAMm 176
#define COPYENGINE1PROGRAMm 177
#define COPYENGINE2PROGRAMm 178
#define COS_MAP_SELm 179
#define CO_COHERENT_TABLE_CMDm 180
#define CO_COHERENT_TABLE_RSPm 181
#define CO_COHERENT_TABLE_STATEm 182
#define CO_METER_CMDm 183
#define CO_METER_MONITOR_COUNTERm 184
#define CO_METER_PROFILEm 185
#define CO_METER_RSPm 186
#define CO_METER_STATEm 187
#define CO_SEQUENCE_CHECKER_CMDm 188
#define CO_SEQUENCE_CHECKER_RSPm 189
#define CO_SEQUENCE_CHECKER_STATEm 190
#define CO_WATCHDOG_TIMER_CMDm 191
#define CO_WATCHDOG_TIMER_EXPIRED_FIFOm 192
#define CO_WATCHDOG_TIMER_RSPm 193
#define CO_WATCHDOG_TIMER_STATEm 194
#define CPDMDm 195
#define CPDMSm 196
#define CPMm 197
#define CPPRMm 198
#define CPUSCMm 199
#define CPU_COS_MAPm 200
#define CPU_COS_MAP_DATA_ONLYm 201
#define CPU_COS_MAP_ONLYm 202
#define CPU_PBMm 203
#define CPU_PBM_2m 204
#define CPU_TS_MAPm 205
#define CRBALTHm 206
#define CRDTDISm 207
#define CRMAm 208
#define CRPS_CRPS_0_CNTS_MEMm 209
#define CRPS_CRPS_0_OVTH_MEMm 210
#define CRPS_CRPS_1_CNTS_MEMm 211
#define CRPS_CRPS_1_OVTH_MEMm 212
#define CRPS_CRPS_2_CNTS_MEMm 213
#define CRPS_CRPS_2_OVTH_MEMm 214
#define CRPS_CRPS_3_CNTS_MEMm 215
#define CRPS_CRPS_3_OVTH_MEMm 216
#define CRPS_EGQ_OFFSET_BMAPm 217
#define CRPS_EPNI_OFFSET_BMAP_Am 218
#define CRPS_EPNI_OFFSET_BMAP_Bm 219
#define CRPS_IQM_OFFSET_BMAP_Am 220
#define CRPS_IQM_OFFSET_BMAP_Bm 221
#define CRPS_IQM_OFFSET_BMAP_Cm 222
#define CRPS_IQM_OFFSET_BMAP_Dm 223
#define CRPS_IRPP_OFFSET_BMAP_Am 224
#define CRPS_IRPP_OFFSET_BMAP_Bm 225
#define CRPS_MEM_0080000m 226
#define CRPS_MEM_0090000m 227
#define CRPS_MEM_0100000m 228
#define CRPS_MEM_0110000m 229
#define CRPS_MEM_0120000m 230
#define CRPS_MEM_0130000m 231
#define CRPS_MEM_0140000m 232
#define CRPS_MEM_00A0000m 233
#define CRPS_MEM_00B0000m 234
#define CRPS_MEM_00C0000m 235
#define CRPS_MEM_00D0000m 236
#define CRPS_MEM_00E0000m 237
#define CRPS_MEM_00F0000m 238
#define CRWDTHm 239
#define CS_BRICK_CONFIG_TABLEm 240
#define CS_EJECTION_MESSAGE_TABLEm 241
#define CTFMEMm 242
#define CTR_DEQ_STATUS_MEMm 243
#define CTR_FLEX_COUNT_0m 244
#define CTR_FLEX_COUNT_1m 245
#define CTR_FLEX_COUNT_2m 246
#define CTR_FLEX_COUNT_3m 247
#define CTR_FLEX_COUNT_4m 248
#define CTR_FLEX_COUNT_5m 249
#define CTR_FLEX_COUNT_6m 250
#define CTR_FLEX_COUNT_7m 251
#define CTR_FLEX_COUNT_8m 252
#define CTR_FLEX_COUNT_9m 253
#define CTR_FLEX_COUNT_10m 254
#define CTR_FLEX_COUNT_11m 255
#define CTR_MEMm 256
#define CTXTMEMm 257
#define CX_DEBUG_MEMm 258
#define DBF0m 259
#define DBF1m 260
#define DCMm 261
#define DC_MEMm 262
#define DDPm 263
#define DEBUG_CAPTUREm 264
#define DESIGNATEDVLANTABLEm 265
#define DESTINATIONSTATUSm 266
#define DESTINATIONTABLEm 267
#define DEST_MOD_PROXY_TABLEm 268
#define DEST_TRUNK_BITMAPm 269
#define DEVICE_RATE_MEMORYm 270
#define DEVICE_STREAM_ID_TO_PP_PORT_MAPm 271
#define DFMm 272
#define DIRECTACTIONTABLEm 273
#define DIRECT_1STPASSKEYPROFILERESOLVEDDATAm 274
#define DIRECT_2NDPASSKEYPROFILERESOLVEDDATAm 275
#define DISCARD_COUNTER_TABm 276
#define DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm 277
#define DLB_ECMP_FLOWSETm 278
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm 279
#define DLB_ECMP_GROUP_CONTROLm 280
#define DLB_ECMP_GROUP_MEMBERSHIPm 281
#define DLB_ECMP_GROUP_STATSm 282
#define DLB_ECMP_HIST_GROUP_LOADm 283
#define DLB_ECMP_HIST_LOADm 284
#define DLB_ECMP_HIST_QSIZEm 285
#define DLB_ECMP_INST_GROUP_LOADm 286
#define DLB_ECMP_INST_LOADm 287
#define DLB_ECMP_INST_QSIZEm 288
#define DLB_ECMP_MEMBERSHIP_REVERSE_MAPm 289
#define DLB_ECMP_MEMBER_ATTRIBUTEm 290
#define DLB_ECMP_MEMBER_STATUSm 291
#define DLB_ECMP_MEMBER_SW_STATEm 292
#define DLB_ECMP_OPTIMAL_CANDIDATEm 293
#define DLB_ECMP_PLA_QUANTIZE_THRESHOLDm 294
#define DLB_ECMP_QUALITY_CONTROLm 295
#define DLB_ECMP_QUALITY_MAPPINGm 296
#define DLB_ECMP_QUALITY_RESULTm 297
#define DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLDm 298
#define DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLDm 299
#define DLB_ECMP_VLA_QUALITY_MEASURE_CONTROLm 300
#define DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm 301
#define DLB_HGT_FLOWSETm 302
#define DLB_HGT_FLOWSET_PORTm 303
#define DLB_HGT_FLOWSET_PORT_Xm 304
#define DLB_HGT_FLOWSET_PORT_Ym 305
#define DLB_HGT_FLOWSET_TIMESTAMPm 306
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGEm 307
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm 308
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym 309
#define DLB_HGT_FLOWSET_TIMESTAMP_Xm 310
#define DLB_HGT_FLOWSET_TIMESTAMP_Ym 311
#define DLB_HGT_FLOWSET_Xm 312
#define DLB_HGT_FLOWSET_Ym 313
#define DLB_HGT_GLB_QUANTIZE_THRESHOLDSm 314
#define DLB_HGT_GROUP_CONTROLm 315
#define DLB_HGT_GROUP_CONTROL_Xm 316
#define DLB_HGT_GROUP_CONTROL_Ym 317
#define DLB_HGT_GROUP_MEMBERSHIPm 318
#define DLB_HGT_GROUP_STATSm 319
#define DLB_HGT_GROUP_STATS_Xm 320
#define DLB_HGT_GROUP_STATS_Ym 321
#define DLB_HGT_HIST_LOADm 322
#define DLB_HGT_INST_LOADm 323
#define DLB_HGT_LINK_CONTROLm 324
#define DLB_HGT_MEMBER_ATTRIBUTEm 325
#define DLB_HGT_MEMBER_HW_STATEm 326
#define DLB_HGT_MEMBER_STATUSm 327
#define DLB_HGT_MEMBER_SW_STATEm 328
#define DLB_HGT_OPTIMAL_CANDIDATEm 329
#define DLB_HGT_OPTIMAL_CANDIDATE_Xm 330
#define DLB_HGT_OPTIMAL_CANDIDATE_Ym 331
#define DLB_HGT_PLA_QUANTIZE_THRESHOLDm 332
#define DLB_HGT_PORT_MEMBER_MAPm 333
#define DLB_HGT_PORT_QUALITY_MAPPINGm 334
#define DLB_HGT_PORT_STATEm 335
#define DLB_HGT_QUALITY_CONTROLm 336
#define DLB_HGT_QUALITY_MAPPINGm 337
#define DLB_HGT_QUALITY_RESULTm 338
#define DLB_HGT_QUANTIZE_THRESHOLDm 339
#define DLB_HGT_RR_SELECTION_POINTERm 340
#define DLB_LAG_ETHERTYPE_ELIGIBILITY_MAPm 341
#define DLB_LAG_FLOWSETm 342
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGEm 343
#define DLB_LAG_GROUP_CONTROLm 344
#define DLB_LAG_GROUP_MEMBERSHIPm 345
#define DLB_LAG_GROUP_STATSm 346
#define DLB_LAG_HIST_GROUP_LOADm 347
#define DLB_LAG_HIST_LOADm 348
#define DLB_LAG_HIST_QSIZEm 349
#define DLB_LAG_INST_GROUP_LOADm 350
#define DLB_LAG_INST_LOADm 351
#define DLB_LAG_INST_QSIZEm 352
#define DLB_LAG_MEMBERSHIP_REVERSE_MAPm 353
#define DLB_LAG_MEMBER_ATTRIBUTEm 354
#define DLB_LAG_MEMBER_STATUSm 355
#define DLB_LAG_MEMBER_SW_STATEm 356
#define DLB_LAG_OPTIMAL_CANDIDATEm 357
#define DLB_LAG_PLA_QUANTIZE_THRESHOLDm 358
#define DLB_LAG_QUALITY_CONTROLm 359
#define DLB_LAG_QUALITY_MAPPINGm 360
#define DLB_LAG_QUALITY_RESULTm 361
#define DLB_LAG_VLA_EXPECTED_LOADING_THRESHOLDm 362
#define DLB_LAG_VLA_MEMBER_IMBALANCE_THRESHOLDm 363
#define DLB_LAG_VLA_QUALITY_MEASURE_CONTROLm 364
#define DLL_RAMm 365
#define DMT_MEMm 366
#define DPMm 367
#define DPM2m 368
#define DRAM_ADDRESS_SPACEm 369
#define DRMAm 370
#define DSCP_TABLEm 371
#define DSPGF1MEMm 372
#define DSPGF2MEMm 373
#define DSPRFMEMm 374
#define DT_MEMm 375
#define DUAL_SHAPER_MEMORYm 376
#define DWMm 377
#define DWM_NEWm 378
#define E2E_HOL_STATUSm 379
#define E2E_HOL_STATUS_1m 380
#define ECI_MEM_00010000m 381
#define ECMPGROUPSIZEm 382
#define ECONTEXT_ALLOCBUFFSCNTm 383
#define ECONTEXT_INFLIGHTBUFFCNTm 384
#define ECONTEXT_TAIL_LLAm 385
#define EDC_LOOKUPm 386
#define EEPORIENTATIONm 387
#define EFP_COUNTER_TABLEm 388
#define EFP_COUNTER_TABLE_Xm 389
#define EFP_COUNTER_TABLE_Ym 390
#define EFP_METER_TABLEm 391
#define EFP_METER_TABLE_Xm 392
#define EFP_METER_TABLE_Ym 393
#define EFP_POLICY_TABLEm 394
#define EFP_TCAMm 395
#define EGQCTLm 396
#define EGQDATAm 397
#define EGQ_ACTION_PROFILE_TABLEm 398
#define EGQ_AUX_TABLEm 399
#define EGQ_CBMm 400
#define EGQ_CCMm 401
#define EGQ_CH_0_SCMm 402
#define EGQ_CH_1_SCMm 403
#define EGQ_CH_2_SCMm 404
#define EGQ_CH_3_SCMm 405
#define EGQ_CH_4_SCMm 406
#define EGQ_CH_5_SCMm 407
#define EGQ_CH_6_SCMm 408
#define EGQ_CH_7_SCMm 409
#define EGQ_CH_8_SCMm 410
#define EGQ_CH_9_SCMm 411
#define EGQ_CNM_QUANTA_TO_FC_MAPm 412
#define EGQ_DCMm 413
#define EGQ_DSP_PTR_MAPm 414
#define EGQ_DWMm 415
#define EGQ_DWM_8Pm 416
#define EGQ_EPS_PRIO_MAPm 417
#define EGQ_FBMm 418
#define EGQ_FDMm 419
#define EGQ_FQP_NIF_PORT_MUXm 420
#define EGQ_HEADER_MAPm 421
#define EGQ_INGRESSVLANEDITCOMMANDMAPm 422
#define EGQ_IVEC_TABLEm 423
#define EGQ_MAP_OUTLIF_TO_DSPm 424
#define EGQ_MAP_PS_TO_IFCm 425
#define EGQ_MC_SP_TC_MAPm 426
#define EGQ_NONCH_SCMm 427
#define EGQ_PCTm 428
#define EGQ_PDCMm 429
#define EGQ_PDCMAXm 430
#define EGQ_PDCT_TABLEm 431
#define EGQ_PER_PORT_LB_RANGEm 432
#define EGQ_PMCm 433
#define EGQ_PMF_KEY_GEN_LSBm 434
#define EGQ_PMF_KEY_GEN_MSBm 435
#define EGQ_PMF_PROGRAM_SELECTION_CAMm 436
#define EGQ_PPCTm 437
#define EGQ_PP_PPCTm 438
#define EGQ_PQP_NIF_PORT_MUXm 439
#define EGQ_PQSMm 440
#define EGQ_PQSMAXm 441
#define EGQ_PQST_TABLEm 442
#define EGQ_QDCMm 443
#define EGQ_QDCMAXm 444
#define EGQ_QDCT_TABLEm 445
#define EGQ_QM_0m 446
#define EGQ_QM_1m 447
#define EGQ_QM_2m 448
#define EGQ_QM_3m 449
#define EGQ_QP_CBMm 450
#define EGQ_QP_PMCm 451
#define EGQ_QP_SCMm 452
#define EGQ_QQSMm 453
#define EGQ_QQSMAXm 454
#define EGQ_QQST_TABLEm 455
#define EGQ_RCMMCm 456
#define EGQ_RCMUCm 457
#define EGQ_RDMMCm 458
#define EGQ_RDMUCm 459
#define EGQ_RPDMm 460
#define EGQ_RRDMm 461
#define EGQ_TCG_CBMm 462
#define EGQ_TCG_PMCm 463
#define EGQ_TCG_SCMm 464
#define EGQ_TC_DP_MAPm 465
#define EGQ_TTL_SCOPEm 466
#define EGQ_VLAN_TABLEm 467
#define EGQ_VSI_MEMBERSHIPm 468
#define EGQ_VSI_PROFILEm 469
#define EGRESSEDITCMDm 470
#define EGR_1588_SAm 471
#define EGR_AXP_PORT_PROPERTYm 472
#define EGR_COS_MAPm 473
#define EGR_CPU_COS_MAPm 474
#define EGR_DSCP_ECN_MAPm 475
#define EGR_DSCP_TABLEm 476
#define EGR_DVP_ATTRIBUTEm 477
#define EGR_DVP_ATTRIBUTE_1m 478
#define EGR_EDB_XMIT_CTRLm 479
#define EGR_EHG_QOS_MAPPING_TABLEm 480
#define EGR_EINITBUF_DATA_RAM_0m 481
#define EGR_EINITBUF_DATA_RAM_1m 482
#define EGR_EINITBUF_DATA_RAM_2m 483
#define EGR_EINITBUF_DATA_RAM_3m 484
#define EGR_EINITBUF_ECC_RAMm 485
#define EGR_EM_MTP_INDEXm 486
#define EGR_ENABLEm 487
#define EGR_EP_REDIRECT_EM_MTP_INDEXm 488
#define EGR_ERSPANm 489
#define EGR_ETAG_PCP_MAPPINGm 490
#define EGR_FCOE_CONTROL_1m 491
#define EGR_FC_HEADER_TYPEm 492
#define EGR_FLEX_CTR_COUNTER_TABLE_0m 493
#define EGR_FLEX_CTR_COUNTER_TABLE_1m 494
#define EGR_FLEX_CTR_COUNTER_TABLE_2m 495
#define EGR_FLEX_CTR_COUNTER_TABLE_3m 496
#define EGR_FLEX_CTR_COUNTER_TABLE_4m 497
#define EGR_FLEX_CTR_COUNTER_TABLE_5m 498
#define EGR_FLEX_CTR_COUNTER_TABLE_6m 499
#define EGR_FLEX_CTR_COUNTER_TABLE_7m 500
#define EGR_FLEX_CTR_COUNTER_TABLE_0_Xm 501
#define EGR_FLEX_CTR_COUNTER_TABLE_0_Ym 502
#define EGR_FLEX_CTR_COUNTER_TABLE_1_Xm 503
#define EGR_FLEX_CTR_COUNTER_TABLE_1_Ym 504
#define EGR_FLEX_CTR_COUNTER_TABLE_2_Xm 505
#define EGR_FLEX_CTR_COUNTER_TABLE_2_Ym 506
#define EGR_FLEX_CTR_COUNTER_TABLE_3_Xm 507
#define EGR_FLEX_CTR_COUNTER_TABLE_3_Ym 508
#define EGR_FLEX_CTR_OFFSET_TABLE_0m 509
#define EGR_FLEX_CTR_OFFSET_TABLE_1m 510
#define EGR_FLEX_CTR_OFFSET_TABLE_2m 511
#define EGR_FLEX_CTR_OFFSET_TABLE_3m 512
#define EGR_FLEX_CTR_OFFSET_TABLE_4m 513
#define EGR_FLEX_CTR_OFFSET_TABLE_5m 514
#define EGR_FLEX_CTR_OFFSET_TABLE_6m 515
#define EGR_FLEX_CTR_OFFSET_TABLE_7m 516
#define EGR_FLEX_CTR_PKT_PRI_MAPm 517
#define EGR_FLEX_CTR_PKT_RES_MAPm 518
#define EGR_FLEX_CTR_PORT_MAPm 519
#define EGR_FLEX_CTR_PRI_CNG_MAPm 520
#define EGR_FLEX_CTR_TOS_MAPm 521
#define EGR_FRAGMENT_ID_TABLEm 522
#define EGR_FRAGMENT_ID_TABLE_Xm 523
#define EGR_FRAGMENT_ID_TABLE_Ym 524
#define EGR_GPP_ATTRIBUTESm 525
#define EGR_GPP_ATTRIBUTES_MODBASEm 526
#define EGR_IFP_MOD_FIELDSm 527
#define EGR_IL_CHANNEL_MAPm 528
#define EGR_IM_MTP_INDEXm 529
#define EGR_ING_PORTm 530
#define EGR_IPFIX_DSCP_XLATE_TABLEm 531
#define EGR_IPFIX_EOP_BUFFERm 532
#define EGR_IPFIX_EXPORT_FIFOm 533
#define EGR_IPFIX_IPV4_MASK_SET_Am 534
#define EGR_IPFIX_IPV6_MASK_SET_Am 535
#define EGR_IPFIX_PROFILEm 536
#define EGR_IPFIX_SESSION_TABLEm 537
#define EGR_IPMCm 538
#define EGR_IP_TUNNELm 539
#define EGR_IP_TUNNEL_IPV6m 540
#define EGR_IP_TUNNEL_MPLSm 541
#define EGR_L3_INTFm 542
#define EGR_L3_NEXT_HOPm 543
#define EGR_LM_COUNTER_CONTROLm 544
#define EGR_MAC_DA_PROFILEm 545
#define EGR_MAP_MHm 546
#define EGR_MASKm 547
#define EGR_MASK_MODBASEm 548
#define EGR_MAX_USED_ENTRIESm 549
#define EGR_MAX_USED_ENTRIES_Xm 550
#define EGR_MAX_USED_ENTRIES_Ym 551
#define EGR_MA_INDEXm 552
#define EGR_MIRROR_ENCAP_CONTROLm 553
#define EGR_MIRROR_ENCAP_DATA_1m 554
#define EGR_MIRROR_ENCAP_DATA_2m 555
#define EGR_MMU_REQUESTSm 556
#define EGR_MMU_REQUESTS_Xm 557
#define EGR_MMU_REQUESTS_Ym 558
#define EGR_MOD_MAP_TABLEm 559
#define EGR_MPLS_EXP_MAPPING_1m 560
#define EGR_MPLS_EXP_MAPPING_2m 561
#define EGR_MPLS_EXP_PRI_MAPPINGm 562
#define EGR_MPLS_PRI_MAPPINGm 563
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm 564
#define EGR_MP_GROUPm 565
#define EGR_NAT_PACKET_EDIT_INFOm 566
#define EGR_NETWORK_PRUNE_CONTROLm 567
#define EGR_OAM_DGLP_PROFILEm 568
#define EGR_OAM_FLEXIBLE_DOMAIN_CONTROLm 569
#define EGR_OAM_LM_COUNTERS_0m 570
#define EGR_OAM_LM_COUNTERS_1m 571
#define EGR_OAM_MAC_ADDRESSm 572
#define EGR_OAM_OPCODE_CONTROL_PROFILEm 573
#define EGR_OAM_OPCODE_GROUPm 574
#define EGR_OLP_CONFIGm 575
#define EGR_OLP_DGPP_CONFIGm 576
#define EGR_OLP_HEADER_TYPE_MAPPINGm 577
#define EGR_PCP_DE_MAPPINGm 578
#define EGR_PERQ_XMT_COUNTERSm 579
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRm 580
#define EGR_PERQ_XMT_COUNTERS_Xm 581
#define EGR_PERQ_XMT_COUNTERS_Ym 582
#define EGR_PFC_CONTROLm 583
#define EGR_PHYSICAL_PORTm 584
#define EGR_PORTm 585
#define EGR_PORT_CREDIT_RESETm 586
#define EGR_PORT_REQUESTSm 587
#define EGR_PORT_REQUESTS_Xm 588
#define EGR_PORT_REQUESTS_Ym 589
#define EGR_PP_PORT_GPP_TRANSLATION_1m 590
#define EGR_PP_PORT_GPP_TRANSLATION_2m 591
#define EGR_PRI_CNG_MAPm 592
#define EGR_PW_INIT_COUNTERSm 593
#define EGR_PW_INIT_COUNTERS_Xm 594
#define EGR_PW_INIT_COUNTERS_Ym 595
#define EGR_QCN_CNM_CONTROL_TABLEm 596
#define EGR_QUEUE_TO_PP_PORT_MAPm 597
#define EGR_SCI_TABLEm 598
#define EGR_SERVICE_COUNTER_TABLEm 599
#define EGR_SERVICE_COUNTER_TABLE_Xm 600
#define EGR_SERVICE_COUNTER_TABLE_Ym 601
#define EGR_SERVICE_PRI_MAPm 602
#define EGR_SER_FIFOm 603
#define EGR_SER_FIFO_Xm 604
#define EGR_SER_FIFO_Ym 605
#define EGR_SUBPORT_TAG_DOT1P_MAPm 606
#define EGR_TRILL_PARSE_CONTROLm 607
#define EGR_TRILL_PARSE_CONTROL_2m 608
#define EGR_TRILL_RBRIDGE_NICKNAMESm 609
#define EGR_TRILL_TREE_PROFILEm 610
#define EGR_VFIm 611
#define EGR_VFT_FIELDS_PROFILEm 612
#define EGR_VFT_PRI_MAPm 613
#define EGR_VINTF_COUNTER_TABLEm 614
#define EGR_VINTF_COUNTER_TABLE_Xm 615
#define EGR_VINTF_COUNTER_TABLE_Ym 616
#define EGR_VLANm 617
#define EGR_VLAN_STGm 618
#define EGR_VLAN_TAG_ACTION_PROFILEm 619
#define EGR_VLAN_Xm 620
#define EGR_VLAN_XLATEm 621
#define EGR_VLAN_XLATE_DATA_ONLYm 622
#define EGR_VLAN_XLATE_LPm 623
#define EGR_VLAN_XLATE_MASKm 624
#define EGR_VLAN_XLATE_ONLYm 625
#define EGR_VLAN_XLATE_OVERFLOWm 626
#define EGR_VLAN_XLATE_SCRATCHm 627
#define EGR_VLAN_Ym 628
#define EGR_VPLAG_GROUPm 629
#define EGR_VPLAG_MEMBERm 630
#define EGR_VP_VLAN_MEMBERSHIPm 631
#define EGR_VSAN_INTPRI_MAPm 632
#define EGR_WLAN_ATTRIBUTESm 633
#define EGR_WLAN_DVPm 634
#define EG_FDM_PORT_REGSm 635
#define EG_FD_FCTm 636
#define EG_FD_FIFO_COUNTm 637
#define EG_FD_FIFO_THRESHm 638
#define EG_FD_FIFO_THRESH_OFFSET_REDm 639
#define EG_FD_FIFO_THRESH_OFFSET_YELLOWm 640
#define EG_FD_FIFO_THRESH_RESET_OFFSETm 641
#define EG_FD_GMTm 642
#define EG_FD_MDBm 643
#define EG_FD_PER_PORT_DROP_COUNT1m 644
#define EG_FD_PER_PORT_DROP_COUNT2m 645
#define EG_FD_SVTm 646
#define EMIRROR_CONTROLm 647
#define EMIRROR_CONTROL1m 648
#define EMIRROR_CONTROL2m 649
#define EMIRROR_CONTROL3m 650
#define EMPTYQCRBALm 651
#define EM_BRIDGE1Q_VLAN_TRANSLATIONm 652
#define EM_BRIDGE_LINK_LAYER_SAm 653
#define EM_COMPATIBLE_MCm 654
#define EM_MACTm 655
#define EM_MTP_INDEXm 656
#define ENCAPSULATIONDB_BANK1m 657
#define ENCAPSULATIONDB_BANK2m 658
#define ENDPOINT_COS_MAPm 659
#define ENDPOINT_QUEUE_MAPm 660
#define EPC_LINK_BMAPm 661
#define EPNI_ACE_TABLEm 662
#define EPNI_ACE_TO_FHEIm 663
#define EPNI_ACE_TO_OUT_LIFm 664
#define EPNI_ACE_TO_OUT_PP_PORTm 665
#define EPNI_AC_FORMATm 666
#define EPNI_AC_FORMAT_WITH_DATAm 667
#define EPNI_COUNTER_SOURCE_MAPm 668
#define EPNI_DATA_FORMATm 669
#define EPNI_DSCP_EXP_TO_PCP_DEIm 670
#define EPNI_DSCP_REMARKm 671
#define EPNI_EEDB_BANKm 672
#define EPNI_ESEM_MANAGEMENT_REQUESTm 673
#define EPNI_ESEM_STEP_TABLEm 674
#define EPNI_ETH_OAM_OPCODE_MAPm 675
#define EPNI_EVEC_TABLEm 676
#define EPNI_EXP_REMARKm 677
#define EPNI_HEADER_MAPm 678
#define EPNI_INGRESSVLANEDITCOMMANDMAPm 679
#define EPNI_IPV4_TUNNEL_FORMATm 680
#define EPNI_IP_TOS_MARKINGm 681
#define EPNI_ISID_TABLEm 682
#define EPNI_IVEC_TABLEm 683
#define EPNI_LFEM_FIELD_SELECT_MAPm 684
#define EPNI_LINK_LAYER_OR_ARP_FORMATm 685
#define EPNI_LLVP_TABLEm 686
#define EPNI_MEM_520000m 687
#define EPNI_MEM_630000m 688
#define EPNI_MEM_640000m 689
#define EPNI_MEM_760000m 690
#define EPNI_MEM_770000m 691
#define EPNI_MEM_5A0000m 692
#define EPNI_MEM_5B0000m 693
#define EPNI_MEM_6C0000m 694
#define EPNI_MEM_6D0000m 695
#define EPNI_MIRROR_PROFILE_MAPm 696
#define EPNI_MIRROR_PROFILE_TABLEm 697
#define EPNI_MPLS_CMD_PROFILEm 698
#define EPNI_MPLS_POP_FORMATm 699
#define EPNI_MPLS_PUSH_FORMATm 700
#define EPNI_MPLS_SWAP_FORMATm 701
#define EPNI_MY_CFM_MAC_TABLEm 702
#define EPNI_OUT_RIF_FORMATm 703
#define EPNI_PCP_DEI_MAPm 704
#define EPNI_PP_COUNTER_TABLEm 705
#define EPNI_PP_PCTm 706
#define EPNI_PP_REMARK_PROFILEm 707
#define EPNI_PRGE_DATAm 708
#define EPNI_PRGE_INSTRUCTION_0m 709
#define EPNI_PRGE_INSTRUCTION_1m 710
#define EPNI_PRGE_INSTRUCTION_2m 711
#define EPNI_PRGE_INSTRUCTION_3m 712
#define EPNI_PRGE_INSTRUCTION_4m 713
#define EPNI_PRGE_INSTRUCTION_5m 714
#define EPNI_PRGE_INSTRUCTION_6m 715
#define EPNI_PRGE_INSTRUCTION_7m 716
#define EPNI_PRGE_INSTRUCTION_8m 717
#define EPNI_PRGE_INSTRUCTION_9m 718
#define EPNI_PRGE_INSTRUCTION_10m 719
#define EPNI_PRGE_INSTRUCTION_11m 720
#define EPNI_PRGE_PROGRAMm 721
#define EPNI_PRGE_PROGRAM_SELECTION_CAMm 722
#define EPNI_REMARK_IPV4_TO_DSCPm 723
#define EPNI_REMARK_IPV4_TO_EXPm 724
#define EPNI_REMARK_IPV6_TO_DSCPm 725
#define EPNI_REMARK_IPV6_TO_EXPm 726
#define EPNI_REMARK_MPLS_TO_DSCPm 727
#define EPNI_REMARK_MPLS_TO_EXPm 728
#define EPNI_STPm 729
#define EPNI_TRILL_FORMATm 730
#define EPNI_TRILL_FORMAT_B_0m 731
#define EPNI_TX_TAG_TABLEm 732
#define EP_CLASS_RESOLUTIONm 733
#define EP_DEST_PORT_MAPm 734
#define EP_HDR_PARSING_CTRLm 735
#define EP_LENGTH_ADJ_MAPm 736
#define EP_OI2QB_MAPm 737
#define EP_PREDICTIVE_RANGINGm 738
#define EP_REDIRECT_EM_MTP_INDEXm 739
#define EP_STATS_CTRLm 740
#define EP_VLAN_XLATE_1m 741
#define EP_VLAN_XLATE_1_HIT_ONLYm 742
#define ERPPDEBUGm 743
#define ESBS_PORT_TO_PIPE_MAPPINGm 744
#define ESEC_PKT_HEADER_CAPTURE_BUFFERm 745
#define ESEC_SA_KEY_TABLEm 746
#define ESEC_SA_TABLEm 747
#define ESEC_SC_TABLEm 748
#define ESEMMANAGEMENTREQUESTm 749
#define ESET_TO_NODE_TYPEm 750
#define ESET_TYPE_TABm 751
#define ESM_ACL_ACTION_CONTROLm 752
#define ESM_ACL_PROFILEm 753
#define ESM_HWTL_OBSERVED_ET_RSPm 754
#define ESM_KEY_ID_TO_FIELD_MAPPERm 755
#define ESM_L3_PROTOCOL_FNm 756
#define ESM_PKT_TYPE_IDm 757
#define ESM_PKT_TYPE_ID_DATA_ONLYm 758
#define ESM_PKT_TYPE_ID_ONLYm 759
#define ESM_RANGE_CHECKm 760
#define ESM_SEARCH_PROFILEm 761
#define ES_ARB_TDM_TABLEm 762
#define ES_PIPE0_LLS_L0_CHILD_STATE1m 763
#define ES_PIPE0_LLS_L0_CHILD_WEIGHT_CFGm 764
#define ES_PIPE0_LLS_L0_CHILD_WEIGHT_WORKINGm 765
#define ES_PIPE0_LLS_L0_ERRORm 766
#define ES_PIPE0_LLS_L0_HEADS_TAILSm 767
#define ES_PIPE0_LLS_L0_MEMA_CONFIGm 768
#define ES_PIPE0_LLS_L0_MEMB_CONFIGm 769
#define ES_PIPE0_LLS_L0_MIN_NEXTm 770
#define ES_PIPE0_LLS_L0_PARENTm 771
#define ES_PIPE0_LLS_L0_PARENT_STATEm 772
#define ES_PIPE0_LLS_L0_WERR_MAX_SCm 773
#define ES_PIPE0_LLS_L0_WERR_NEXTm 774
#define ES_PIPE0_LLS_L0_XOFFm 775
#define ES_PIPE0_LLS_L1_CHILD_STATE1m 776
#define ES_PIPE0_LLS_L1_CHILD_WEIGHT_CFGm 777
#define ES_PIPE0_LLS_L1_CHILD_WEIGHT_WORKINGm 778
#define ES_PIPE0_LLS_L1_ERRORm 779
#define ES_PIPE0_LLS_L1_HEADS_TAILSm 780
#define ES_PIPE0_LLS_L1_MEMA_CONFIGm 781
#define ES_PIPE0_LLS_L1_MEMB_CONFIGm 782
#define ES_PIPE0_LLS_L1_MIN_NEXTm 783
#define ES_PIPE0_LLS_L1_PARENTm 784
#define ES_PIPE0_LLS_L1_PARENT_STATEm 785
#define ES_PIPE0_LLS_L1_WERR_MAX_SCm 786
#define ES_PIPE0_LLS_L1_WERR_NEXTm 787
#define ES_PIPE0_LLS_L1_XOFFm 788
#define ES_PIPE0_LLS_L2_CHILD_STATE1m 789
#define ES_PIPE0_LLS_L2_CHILD_WEIGHT_CFGm 790
#define ES_PIPE0_LLS_L2_CHILD_WEIGHT_WORKINGm 791
#define ES_PIPE0_LLS_L2_ERRORm 792
#define ES_PIPE0_LLS_L2_MIN_NEXTm 793
#define ES_PIPE0_LLS_L2_PARENTm 794
#define ES_PIPE0_LLS_L2_WERR_NEXTm 795
#define ES_PIPE0_LLS_L2_XOFFm 796
#define ES_PIPE0_LLS_PORT_HEADS_TAILSm 797
#define ES_PIPE0_LLS_PORT_MEMA_CONFIGm 798
#define ES_PIPE0_LLS_PORT_MEMB_CONFIGm 799
#define ES_PIPE0_LLS_PORT_PARENT_STATEm 800
#define ES_PIPE0_LLS_PORT_WERR_MAX_SCm 801
#define ES_PIPE0_TDM_TABLE_0m 802
#define ES_PIPE0_TDM_TABLE_1m 803
#define ES_PIPE1_LLS_L0_CHILD_STATE1m 804
#define ES_PIPE1_LLS_L0_CHILD_WEIGHT_CFGm 805
#define ES_PIPE1_LLS_L0_CHILD_WEIGHT_WORKINGm 806
#define ES_PIPE1_LLS_L0_ERRORm 807
#define ES_PIPE1_LLS_L0_HEADS_TAILSm 808
#define ES_PIPE1_LLS_L0_MEMA_CONFIGm 809
#define ES_PIPE1_LLS_L0_MEMB_CONFIGm 810
#define ES_PIPE1_LLS_L0_MIN_NEXTm 811
#define ES_PIPE1_LLS_L0_PARENTm 812
#define ES_PIPE1_LLS_L0_PARENT_STATEm 813
#define ES_PIPE1_LLS_L0_WERR_MAX_SCm 814
#define ES_PIPE1_LLS_L0_WERR_NEXTm 815
#define ES_PIPE1_LLS_L0_XOFFm 816
#define ES_PIPE1_LLS_L1_CHILD_STATE1m 817
#define ES_PIPE1_LLS_L1_CHILD_WEIGHT_CFGm 818
#define ES_PIPE1_LLS_L1_CHILD_WEIGHT_WORKINGm 819
#define ES_PIPE1_LLS_L1_ERRORm 820
#define ES_PIPE1_LLS_L1_HEADS_TAILSm 821
#define ES_PIPE1_LLS_L1_MEMA_CONFIGm 822
#define ES_PIPE1_LLS_L1_MEMB_CONFIGm 823
#define ES_PIPE1_LLS_L1_MIN_NEXTm 824
#define ES_PIPE1_LLS_L1_PARENTm 825
#define ES_PIPE1_LLS_L1_PARENT_STATEm 826
#define ES_PIPE1_LLS_L1_WERR_MAX_SCm 827
#define ES_PIPE1_LLS_L1_WERR_NEXTm 828
#define ES_PIPE1_LLS_L1_XOFFm 829
#define ES_PIPE1_LLS_L2_CHILD_STATE1m 830
#define ES_PIPE1_LLS_L2_CHILD_WEIGHT_CFGm 831
#define ES_PIPE1_LLS_L2_CHILD_WEIGHT_WORKINGm 832
#define ES_PIPE1_LLS_L2_ERRORm 833
#define ES_PIPE1_LLS_L2_MIN_NEXTm 834
#define ES_PIPE1_LLS_L2_PARENTm 835
#define ES_PIPE1_LLS_L2_WERR_NEXTm 836
#define ES_PIPE1_LLS_L2_XOFFm 837
#define ES_PIPE1_LLS_PORT_HEADS_TAILSm 838
#define ES_PIPE1_LLS_PORT_MEMA_CONFIGm 839
#define ES_PIPE1_LLS_PORT_MEMB_CONFIGm 840
#define ES_PIPE1_LLS_PORT_PARENT_STATEm 841
#define ES_PIPE1_LLS_PORT_WERR_MAX_SCm 842
#define ES_PIPE1_TDM_TABLE_0m 843
#define ES_PIPE1_TDM_TABLE_1m 844
#define ETHERNETMETERCONFIGm 845
#define ETHERNETMETERPROFILESm 846
#define ETPPDEBUGm 847
#define ETPP_BYPASSm 848
#define ETU_CP_FIFOm 849
#define ETU_DBG_CP_FIFO_RSPm 850
#define ETU_DBG_REQ_REUSE_FREE_ENTRYm 851
#define ETU_DBG_RX_LAST_RSPm 852
#define ETU_DBG_RX_RAW_RSPm 853
#define ETU_TX_RAW_REQ_DATA_WORDm 854
#define ET_INST_OPC_TABLEm 855
#define ET_PA_XLATm 856
#define ET_PA_XLAT_DEBUGm 857
#define ET_UINST_MEMm 858
#define EXP_TABLEm 859
#define EXT_ACL144_TCAMm 860
#define EXT_ACL144_TCAM_IPV4m 861
#define EXT_ACL144_TCAM_IPV6m 862
#define EXT_ACL144_TCAM_L2m 863
#define EXT_ACL160_FP_POLICY_1Xm 864
#define EXT_ACL160_FP_POLICY_2Xm 865
#define EXT_ACL160_FP_POLICY_3Xm 866
#define EXT_ACL160_FP_POLICY_4Xm 867
#define EXT_ACL160_FP_POLICY_6Xm 868
#define EXT_ACL160_TCAMm 869
#define EXT_ACL288_TCAMm 870
#define EXT_ACL288_TCAM_IPV4m 871
#define EXT_ACL288_TCAM_L2m 872
#define EXT_ACL320_FP_POLICY_1Xm 873
#define EXT_ACL320_FP_POLICY_2Xm 874
#define EXT_ACL320_FP_POLICY_3Xm 875
#define EXT_ACL320_FP_POLICY_4Xm 876
#define EXT_ACL320_FP_POLICY_6Xm 877
#define EXT_ACL320_TCAMm 878
#define EXT_ACL360_TCAM_DATAm 879
#define EXT_ACL360_TCAM_DATA_IPV6_SHORTm 880
#define EXT_ACL360_TCAM_MASKm 881
#define EXT_ACL360_TCAM_MASK_IPV6_SHORTm 882
#define EXT_ACL432_TCAM_DATAm 883
#define EXT_ACL432_TCAM_DATA_IPV6_LONGm 884
#define EXT_ACL432_TCAM_DATA_L2_IPV4m 885
#define EXT_ACL432_TCAM_DATA_L2_IPV6m 886
#define EXT_ACL432_TCAM_MASKm 887
#define EXT_ACL432_TCAM_MASK_IPV6_LONGm 888
#define EXT_ACL432_TCAM_MASK_L2_IPV6m 889
#define EXT_ACL480_FP_POLICY_1Xm 890
#define EXT_ACL480_FP_POLICY_2Xm 891
#define EXT_ACL480_FP_POLICY_3Xm 892
#define EXT_ACL480_FP_POLICY_4Xm 893
#define EXT_ACL480_FP_POLICY_6Xm 894
#define EXT_ACL480_TCAM_DATAm 895
#define EXT_ACL480_TCAM_MASKm 896
#define EXT_ACL80_FP_POLICY_1Xm 897
#define EXT_ACL80_FP_POLICY_2Xm 898
#define EXT_ACL80_FP_POLICY_3Xm 899
#define EXT_ACL80_FP_POLICY_4Xm 900
#define EXT_ACL80_FP_POLICY_6Xm 901
#define EXT_ACL80_TCAMm 902
#define EXT_DEFIP_DATAm 903
#define EXT_DEFIP_DATA_IPV4m 904
#define EXT_DEFIP_DATA_IPV6_64m 905
#define EXT_DEFIP_DATA_IPV6_128m 906
#define EXT_DST_HBITSm 907
#define EXT_DST_HIT_BITSm 908
#define EXT_DST_HIT_BITS_IPV4m 909
#define EXT_DST_HIT_BITS_IPV4_UCASTm 910
#define EXT_DST_HIT_BITS_IPV4_UCAST_WIDEm 911
#define EXT_DST_HIT_BITS_IPV6_64m 912
#define EXT_DST_HIT_BITS_IPV6_128m 913
#define EXT_DST_HIT_BITS_IPV6_128_UCASTm 914
#define EXT_DST_HIT_BITS_IPV6_128_UCAST_WIDEm 915
#define EXT_DST_HIT_BITS_L2m 916
#define EXT_DST_HIT_BITS_L2_WIDEm 917
#define EXT_FP_CNTRm 918
#define EXT_FP_CNTR8m 919
#define EXT_FP_CNTR8_ACL144_IPV4m 920
#define EXT_FP_CNTR8_ACL144_IPV6m 921
#define EXT_FP_CNTR8_ACL144_L2m 922
#define EXT_FP_CNTR8_ACL288_IPV4m 923
#define EXT_FP_CNTR8_ACL288_L2m 924
#define EXT_FP_CNTR8_ACL360_IPV6_SHORTm 925
#define EXT_FP_CNTR8_ACL432_IPV6_LONGm 926
#define EXT_FP_CNTR8_ACL432_L2_IPV4m 927
#define EXT_FP_CNTR8_ACL432_L2_IPV6m 928
#define EXT_FP_CNTR_ACL144_IPV4m 929
#define EXT_FP_CNTR_ACL144_IPV6m 930
#define EXT_FP_CNTR_ACL144_L2m 931
#define EXT_FP_CNTR_ACL288_IPV4m 932
#define EXT_FP_CNTR_ACL288_L2m 933
#define EXT_FP_CNTR_ACL360_IPV6_SHORTm 934
#define EXT_FP_CNTR_ACL432_IPV6_LONGm 935
#define EXT_FP_CNTR_ACL432_L2_IPV4m 936
#define EXT_FP_CNTR_ACL432_L2_IPV6m 937
#define EXT_FP_POLICYm 938
#define EXT_FP_POLICY_1Xm 939
#define EXT_FP_POLICY_2Xm 940
#define EXT_FP_POLICY_3Xm 941
#define EXT_FP_POLICY_4Xm 942
#define EXT_FP_POLICY_6Xm 943
#define EXT_FP_POLICY_ACL144_IPV4m 944
#define EXT_FP_POLICY_ACL144_IPV6m 945
#define EXT_FP_POLICY_ACL144_IPV4_1Xm 946
#define EXT_FP_POLICY_ACL144_IPV4_2Xm 947
#define EXT_FP_POLICY_ACL144_IPV4_3Xm 948
#define EXT_FP_POLICY_ACL144_IPV4_4Xm 949
#define EXT_FP_POLICY_ACL144_IPV4_6Xm 950
#define EXT_FP_POLICY_ACL144_IPV6_1Xm 951
#define EXT_FP_POLICY_ACL144_IPV6_2Xm 952
#define EXT_FP_POLICY_ACL144_IPV6_3Xm 953
#define EXT_FP_POLICY_ACL144_IPV6_4Xm 954
#define EXT_FP_POLICY_ACL144_IPV6_6Xm 955
#define EXT_FP_POLICY_ACL144_L2m 956
#define EXT_FP_POLICY_ACL144_L2_1Xm 957
#define EXT_FP_POLICY_ACL144_L2_2Xm 958
#define EXT_FP_POLICY_ACL144_L2_3Xm 959
#define EXT_FP_POLICY_ACL144_L2_4Xm 960
#define EXT_FP_POLICY_ACL144_L2_6Xm 961
#define EXT_FP_POLICY_ACL288_IPV4m 962
#define EXT_FP_POLICY_ACL288_IPV4_1Xm 963
#define EXT_FP_POLICY_ACL288_IPV4_2Xm 964
#define EXT_FP_POLICY_ACL288_IPV4_3Xm 965
#define EXT_FP_POLICY_ACL288_IPV4_4Xm 966
#define EXT_FP_POLICY_ACL288_IPV4_6Xm 967
#define EXT_FP_POLICY_ACL288_L2m 968
#define EXT_FP_POLICY_ACL288_L2_1Xm 969
#define EXT_FP_POLICY_ACL288_L2_2Xm 970
#define EXT_FP_POLICY_ACL288_L2_3Xm 971
#define EXT_FP_POLICY_ACL288_L2_4Xm 972
#define EXT_FP_POLICY_ACL288_L2_6Xm 973
#define EXT_FP_POLICY_ACL360_IPV6_SHORTm 974
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_1Xm 975
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_2Xm 976
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_3Xm 977
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_4Xm 978
#define EXT_FP_POLICY_ACL360_IPV6_SHORT_6Xm 979
#define EXT_FP_POLICY_ACL432_IPV6_LONGm 980
#define EXT_FP_POLICY_ACL432_IPV6_LONG_1Xm 981
#define EXT_FP_POLICY_ACL432_IPV6_LONG_2Xm 982
#define EXT_FP_POLICY_ACL432_IPV6_LONG_3Xm 983
#define EXT_FP_POLICY_ACL432_IPV6_LONG_4Xm 984
#define EXT_FP_POLICY_ACL432_IPV6_LONG_6Xm 985
#define EXT_FP_POLICY_ACL432_L2_IPV4m 986
#define EXT_FP_POLICY_ACL432_L2_IPV6m 987
#define EXT_FP_POLICY_ACL432_L2_IPV4_1Xm 988
#define EXT_FP_POLICY_ACL432_L2_IPV4_2Xm 989
#define EXT_FP_POLICY_ACL432_L2_IPV4_3Xm 990
#define EXT_FP_POLICY_ACL432_L2_IPV4_4Xm 991
#define EXT_FP_POLICY_ACL432_L2_IPV4_6Xm 992
#define EXT_FP_POLICY_ACL432_L2_IPV6_1Xm 993
#define EXT_FP_POLICY_ACL432_L2_IPV6_2Xm 994
#define EXT_FP_POLICY_ACL432_L2_IPV6_3Xm 995
#define EXT_FP_POLICY_ACL432_L2_IPV6_4Xm 996
#define EXT_FP_POLICY_ACL432_L2_IPV6_6Xm 997
#define EXT_IFP_ACTION_PROFILEm 998
#define EXT_IPV4_DEFIPm 999
#define EXT_IPV4_DEFIP_TCAMm 1000
#define EXT_IPV4_TCAMm 1001
#define EXT_IPV4_UCASTm 1002
#define EXT_IPV4_UCAST_TCAMm 1003
#define EXT_IPV4_UCAST_WIDEm 1004
#define EXT_IPV4_UCAST_WIDE_TCAMm 1005
#define EXT_IPV6_128_DEFIPm 1006
#define EXT_IPV6_128_DEFIP_TCAMm 1007
#define EXT_IPV6_128_TCAMm 1008
#define EXT_IPV6_128_UCASTm 1009
#define EXT_IPV6_128_UCAST_TCAMm 1010
#define EXT_IPV6_128_UCAST_WIDEm 1011
#define EXT_IPV6_128_UCAST_WIDE_TCAMm 1012
#define EXT_IPV6_64_DEFIPm 1013
#define EXT_IPV6_64_DEFIP_TCAMm 1014
#define EXT_IPV6_64_TCAMm 1015
#define EXT_L2_ENTRYm 1016
#define EXT_L2_ENTRY_1m 1017
#define EXT_L2_ENTRY_2m 1018
#define EXT_L2_ENTRY_DATAm 1019
#define EXT_L2_ENTRY_DATA_ONLYm 1020
#define EXT_L2_ENTRY_DATA_ONLY_WIDEm 1021
#define EXT_L2_ENTRY_TCAMm 1022
#define EXT_L2_ENTRY_TCAM_WIDEm 1023
#define EXT_L2_MOD_FIFOm 1024
#define EXT_L3_UCAST_DATAm 1025
#define EXT_L3_UCAST_DATA_IPV4m 1026
#define EXT_L3_UCAST_DATA_IPV6_128m 1027
#define EXT_L3_UCAST_DATA_WIDEm 1028
#define EXT_L3_UCAST_DATA_WIDE_IPV4m 1029
#define EXT_L3_UCAST_DATA_WIDE_IPV6_128m 1030
#define EXT_LOC_SRC_HBITSm 1031
#define EXT_LOC_SRC_HIT_BITS_L2m 1032
#define EXT_LOC_SRC_HIT_BITS_L2_WIDEm 1033
#define EXT_SRC_HBITSm 1034
#define EXT_SRC_HIT_BITSm 1035
#define EXT_SRC_HIT_BITS_IPV4m 1036
#define EXT_SRC_HIT_BITS_IPV4_UCASTm 1037
#define EXT_SRC_HIT_BITS_IPV4_UCAST_WIDEm 1038
#define EXT_SRC_HIT_BITS_IPV6_64m 1039
#define EXT_SRC_HIT_BITS_IPV6_128m 1040
#define EXT_SRC_HIT_BITS_IPV6_128_UCASTm 1041
#define EXT_SRC_HIT_BITS_IPV6_128_UCAST_WIDEm 1042
#define EXT_SRC_HIT_BITS_L2m 1043
#define EXT_SRC_HIT_BITS_L2_WIDEm 1044
#define EXT_TCAM_VBITm 1045
#define EXT_TCAM_VBIT_ACL80m 1046
#define EXT_TCAM_VBIT_ACL160m 1047
#define EXT_TCAM_VBIT_ACL320m 1048
#define EXT_TCAM_VBIT_ACL480m 1049
#define EXT_TCAM_VBIT_DEFIP_IPV4m 1050
#define EXT_TCAM_VBIT_DEFIP_IPV6_64m 1051
#define EXT_TCAM_VBIT_DEFIP_IPV6_128m 1052
#define EXT_TCAM_VBIT_IPV4_UCASTm 1053
#define EXT_TCAM_VBIT_IPV4_UCAST_WIDEm 1054
#define EXT_TCAM_VBIT_IPV6_128_UCASTm 1055
#define EXT_TCAM_VBIT_IPV6_128_UCAST_WIDEm 1056
#define EXT_TCAM_VBIT_L2_ENTRY_1m 1057
#define EXT_TCAM_VBIT_L2_ENTRY_2m 1058
#define FBMm 1059
#define FCOE_HOP_COUNT_FNm 1060
#define FCR_FCR_CRM_Am 1061
#define FCR_FCR_CRM_Bm 1062
#define FC_CREDITSm 1063
#define FC_HEADER_TYPEm 1064
#define FC_MAP_PROFILEm 1065
#define FDFm 1066
#define FDMm 1067
#define FDTCTLm 1068
#define FDTDATAm 1069
#define FDT_IN_BAND_MEMm 1070
#define FDT_IRE_TDM_MASKSm 1071
#define FDT_MEM_100000m 1072
#define FECENTRY0m 1073
#define FECENTRY1m 1074
#define FECENTRYACCESSED0m 1075
#define FECENTRYACCESSED1m 1076
#define FECENTRYDEFAULTm 1077
#define FECENTRYETHORTRILLm 1078
#define FECENTRYGENERALm 1079
#define FECENTRYIPm 1080
#define FECSUPERENTRYm 1081
#define FEM0_4B_1STPASSKEYPROFILERESOLVEDDATAm 1082
#define FEM0_4B_1STPASSMAPINDEXTABLEm 1083
#define FEM0_4B_1STPASSMAPTABLEm 1084
#define FEM0_4B_1STPASSPROGRAMRESOLVEDDATAm 1085
#define FEM0_4B_2NDPASSKEYPROFILERESOLVEDDATAm 1086
#define FEM0_4B_2NDPASSMAPINDEXTABLEm 1087
#define FEM0_4B_2NDPASSMAPTABLEm 1088
#define FEM0_4B_2NDPASSPROGRAMRESOLVEDDATAm 1089
#define FEM1_4B_1STPASSKEYPROFILERESOLVEDDATAm 1090
#define FEM1_4B_1STPASSMAPINDEXTABLEm 1091
#define FEM1_4B_1STPASSMAPTABLEm 1092
#define FEM1_4B_1STPASSPROGRAMRESOLVEDDATAm 1093
#define FEM1_4B_2NDPASSKEYPROFILERESOLVEDDATAm 1094
#define FEM1_4B_2NDPASSMAPINDEXTABLEm 1095
#define FEM1_4B_2NDPASSMAPTABLEm 1096
#define FEM1_4B_2NDPASSPROGRAMRESOLVEDDATAm 1097
#define FEM2_14B_1STPASSKEYPROFILERESOLVEDDATAm 1098
#define FEM2_14B_1STPASSMAPINDEXTABLEm 1099
#define FEM2_14B_1STPASSMAPTABLEm 1100
#define FEM2_14B_1STPASSOFFSETTABLEm 1101
#define FEM2_14B_1STPASSPROGRAMRESOLVEDDATAm 1102
#define FEM2_14B_2NDPASSKEYPROFILERESOLVEDDATAm 1103
#define FEM2_14B_2NDPASSMAPINDEXTABLEm 1104
#define FEM2_14B_2NDPASSMAPTABLEm 1105
#define FEM2_14B_2NDPASSOFFSETTABLEm 1106
#define FEM2_14B_2NDPASSPROGRAMRESOLVEDDATAm 1107
#define FEM3_14B_1STPASSKEYPROFILERESOLVEDDATAm 1108
#define FEM3_14B_1STPASSMAPINDEXTABLEm 1109
#define FEM3_14B_1STPASSMAPTABLEm 1110
#define FEM3_14B_1STPASSOFFSETTABLEm 1111
#define FEM3_14B_1STPASSPROGRAMRESOLVEDDATAm 1112
#define FEM3_14B_2NDPASSKEYPROFILERESOLVEDDATAm 1113
#define FEM3_14B_2NDPASSMAPINDEXTABLEm 1114
#define FEM3_14B_2NDPASSMAPTABLEm 1115
#define FEM3_14B_2NDPASSOFFSETTABLEm 1116
#define FEM3_14B_2NDPASSPROGRAMRESOLVEDDATAm 1117
#define FEM4_14B_1STPASSKEYPROFILERESOLVEDDATAm 1118
#define FEM4_14B_1STPASSMAPINDEXTABLEm 1119
#define FEM4_14B_1STPASSMAPTABLEm 1120
#define FEM4_14B_1STPASSOFFSETTABLEm 1121
#define FEM4_14B_1STPASSPROGRAMRESOLVEDDATAm 1122
#define FEM4_14B_2NDPASSKEYPROFILERESOLVEDDATAm 1123
#define FEM4_14B_2NDPASSMAPINDEXTABLEm 1124
#define FEM4_14B_2NDPASSMAPTABLEm 1125
#define FEM4_14B_2NDPASSOFFSETTABLEm 1126
#define FEM4_14B_2NDPASSPROGRAMRESOLVEDDATAm 1127
#define FEM5_17B_1STPASSKEYPROFILERESOLVEDDATAm 1128
#define FEM5_17B_1STPASSMAPINDEXTABLEm 1129
#define FEM5_17B_1STPASSMAPTABLEm 1130
#define FEM5_17B_1STPASSOFFSETTABLEm 1131
#define FEM5_17B_1STPASSPROGRAMRESOLVEDDATAm 1132
#define FEM5_17B_2NDPASSKEYPROFILERESOLVEDDATAm 1133
#define FEM5_17B_2NDPASSMAPINDEXTABLEm 1134
#define FEM5_17B_2NDPASSMAPTABLEm 1135
#define FEM5_17B_2NDPASSOFFSETTABLEm 1136
#define FEM5_17B_2NDPASSPROGRAMRESOLVEDDATAm 1137
#define FEM6_17B_1STPASSKEYPROFILERESOLVEDDATAm 1138
#define FEM6_17B_1STPASSMAPINDEXTABLEm 1139
#define FEM6_17B_1STPASSMAPTABLEm 1140
#define FEM6_17B_1STPASSOFFSETTABLEm 1141
#define FEM6_17B_1STPASSPROGRAMRESOLVEDDATAm 1142
#define FEM6_17B_2NDPASSKEYPROFILERESOLVEDDATAm 1143
#define FEM6_17B_2NDPASSMAPINDEXTABLEm 1144
#define FEM6_17B_2NDPASSMAPTABLEm 1145
#define FEM6_17B_2NDPASSOFFSETTABLEm 1146
#define FEM6_17B_2NDPASSPROGRAMRESOLVEDDATAm 1147
#define FEM7_17B_1STPASSKEYPROFILERESOLVEDDATAm 1148
#define FEM7_17B_1STPASSMAPINDEXTABLEm 1149
#define FEM7_17B_1STPASSMAPTABLEm 1150
#define FEM7_17B_1STPASSOFFSETTABLEm 1151
#define FEM7_17B_1STPASSPROGRAMRESOLVEDDATAm 1152
#define FEM7_17B_2NDPASSKEYPROFILERESOLVEDDATAm 1153
#define FEM7_17B_2NDPASSMAPINDEXTABLEm 1154
#define FEM7_17B_2NDPASSMAPTABLEm 1155
#define FEM7_17B_2NDPASSOFFSETTABLEm 1156
#define FEM7_17B_2NDPASSPROGRAMRESOLVEDDATAm 1157
#define FF_FC_CONFIGm 1158
#define FF_FC_MEM_CONFIGm 1159
#define FIDCLASS_2FIDm 1160
#define FIFO_GROUP_MAP_TABLEm 1161
#define FIFO_MAP_TABLEm 1162
#define FIFO_SHAPER_TABLE_0m 1163
#define FIFO_SHAPER_TABLE_1m 1164
#define FIFO_SHAPER_TABLE_2m 1165
#define FIFO_SHAPER_TABLE_3m 1166
#define FIFO_WERR_TABLEm 1167
#define FILTERMATCHCOUNTm 1168
#define FLOOD_LEARN_MATCH_VLANS_PORT_Am 1169
#define FLOOD_LEARN_MATCH_VLANS_PORT_Bm 1170
#define FLOW_CONTROL_BASE_TABLEm 1171
#define FLOW_CONTROL_MAP_TABLEm 1172
#define FLOW_CONTROL_STATE_TABLEm 1173
#define FLOW_CONTROL_TRANSLATE_TABLEm 1174
#define FLOW_DESCRIPTOR_MEMORY_STATICm 1175
#define FLOW_GROUP_MEMORYm 1176
#define FLOW_SUB_FLOWm 1177
#define FLOW_TO_FIP_MAPPINGm 1178
#define FLOW_TO_QUEUE_MAPPINGm 1179
#define FLPKEYPROGRAMMAPm 1180
#define FLUSCNTm 1181
#define FLUSHDBm 1182
#define FLUSH_PENDINGm 1183
#define FLWIDm 1184
#define FORCE_STATUS_MESSAGEm 1185
#define FP_COUNTER_TABLEm 1186
#define FP_COUNTER_TABLE_Xm 1187
#define FP_COUNTER_TABLE_Ym 1188
#define FP_FLEX_KEY_SELECTORm 1189
#define FP_GLOBAL_MASK_TCAMm 1190
#define FP_GLOBAL_MASK_TCAM_Xm 1191
#define FP_GLOBAL_MASK_TCAM_Ym 1192
#define FP_GM_FIELDSm 1193
#define FP_GM_FIELDS_Xm 1194
#define FP_GM_FIELDS_Ym 1195
#define FP_HG_CLASSID_SELECTm 1196
#define FP_I2E_CLASSID_SELECTm 1197
#define FP_METER_TABLEm 1198
#define FP_METER_TABLE_Xm 1199
#define FP_METER_TABLE_Ym 1200
#define FP_POLICY_TABLEm 1201
#define FP_PORT_FIELD_SELm 1202
#define FP_PORT_METER_MAPm 1203
#define FP_RANGE_CHECKm 1204
#define FP_SC_BCAST_METER_TABLEm 1205
#define FP_SC_DLF_METER_TABLEm 1206
#define FP_SC_MCAST_METER_TABLEm 1207
#define FP_SC_METER_TABLEm 1208
#define FP_SLICE_ENTRY_PORT_SELm 1209
#define FP_SLICE_KEY_CONTROLm 1210
#define FP_SLICE_MAPm 1211
#define FP_STORM_CONTROL_METERSm 1212
#define FP_STORM_CONTROL_METERS_Xm 1213
#define FP_STORM_CONTROL_METERS_Ym 1214
#define FP_TCAMm 1215
#define FP_TCAM_PLUS_POLICYm 1216
#define FP_TCAM_Xm 1217
#define FP_TCAM_Ym 1218
#define FP_UDF_OFFSETm 1219
#define FP_UDF_TCAMm 1220
#define FQPNIFPORTMUXm 1221
#define FRAME_PARSINGm 1222
#define FREEPCBMEMORYm 1223
#define FSMm 1224
#define FSMEXTm 1225
#define FSRD_FSRD_WL_EXT_MEMm 1226
#define FT_AGE_PROFILEm 1227
#define FT_DST_LAG_CONFIGm 1228
#define FT_DST_PORT_CONFIGm 1229
#define FT_EOP_TBLm 1230
#define FT_EXPORT_CNTR_ONLYm 1231
#define FT_EXPORT_DATA_ONLYm 1232
#define FT_EXPORT_FIFOm 1233
#define FT_L4PORTm 1234
#define FT_POLICYm 1235
#define FT_SESSIONm 1236
#define FT_SESSION_IPV6m 1237
#define FWDACTPROFILEm 1238
#define GLOBALMETERPROFILESm 1239
#define GLOBALMETERSTATUSm 1240
#define GLOBAL_STATSm 1241
#define GPORT_EHG_RX_TUNNEL_DATAm 1242
#define GPORT_EHG_RX_TUNNEL_MASKm 1243
#define GPORT_EHG_TX_TUNNEL_DATAm 1244
#define GROUP_MAX_SHAPER_TABLEm 1245
#define GROUP_MEMBER_TABLEm 1246
#define GTP_PORT_TABLEm 1247
#define HEADERPROFILEm 1248
#define HEAD_LLAm 1249
#define HGT_DLB_CONTROLm 1250
#define HG_TRUNK_BITMAPm 1251
#define HG_TRUNK_FAILOVER_ENABLEm 1252
#define HG_TRUNK_FAILOVER_SETm 1253
#define HG_TRUNK_GROUPm 1254
#define HG_TRUNK_MEMBERm 1255
#define HIGHDYNAMICAm 1256
#define HIGHDYNAMICBm 1257
#define HIGIG_TRUNK_CONTROLm 1258
#define HPFMEMm 1259
#define HPTE_DQUEUE_LOOKUPm 1260
#define HPTE_EG_DEQ_RESPONSEm 1261
#define HPTE_EG_PREFETCH_FIFOm 1262
#define HPTE_IG_DEQ_RESPONSEm 1263
#define HPTE_IG_PREFETCH_FIFOm 1264
#define HPTE_QUEUE_CONTEXTm 1265
#define HPTE_WDRR_CREDIT_CFGm 1266
#define HPTE_WDRR_STATEm 1267
#define HR_SCHEDULER_CONFIGURATIONm 1268
#define HSP_SCHED_L0_ACCUM_COMP_MEM_0m 1269
#define HSP_SCHED_L0_ACCUM_COMP_MEM_1m 1270
#define HSP_SCHED_L0_CREDIT_MEM_0m 1271
#define HSP_SCHED_L0_CREDIT_MEM_1m 1272
#define HSP_SCHED_L1_ACCUM_COMP_MEM_0m 1273
#define HSP_SCHED_L1_ACCUM_COMP_MEM_1m 1274
#define HSP_SCHED_L1_CREDIT_MEM_0m 1275
#define HSP_SCHED_L1_CREDIT_MEM_1m 1276
#define HSP_SCHED_L2_ACCUM_COMP_MEM_0m 1277
#define HSP_SCHED_L2_ACCUM_COMP_MEM_1m 1278
#define HSP_SCHED_L2_CREDIT_MEM_0m 1279
#define HSP_SCHED_L2_CREDIT_MEM_1m 1280
#define HSP_UCQ_FREEm 1281
#define HSP_UCQ_UCQEm 1282
#define IARB_ING_PHYSICAL_PORTm 1283
#define IARB_MAIN_TDMm 1284
#define IARB_MAIN_TDM_Xm 1285
#define IARB_MAIN_TDM_Ym 1286
#define IARB_TDM_TABLEm 1287
#define IARB_TDM_TABLE_1m 1288
#define IBOD_MOOSE_CLP0_CTRL_MEMm 1289
#define IBOD_MOOSE_CLP0_DATA_MEM_0m 1290
#define IBOD_MOOSE_CLP0_DATA_MEM_1m 1291
#define IBOD_MOOSE_CLP1_CTRL_MEMm 1292
#define IBOD_MOOSE_CLP1_DATA_MEM_0m 1293
#define IBOD_MOOSE_CLP1_DATA_MEM_1m 1294
#define IBOD_MOOSE_CLP2_CTRL_MEMm 1295
#define IBOD_MOOSE_CLP2_DATA_MEM_0m 1296
#define IBOD_MOOSE_CLP2_DATA_MEM_1m 1297
#define IBOD_MOOSE_XLP0_CTRL_MEMm 1298
#define IBOD_MOOSE_XLP0_DATA_MEMm 1299
#define IBOD_MOOSE_XLP1_CTRL_MEMm 1300
#define IBOD_MOOSE_XLP1_DATA_MEMm 1301
#define IBOD_MOOSE_XTP0_CTRL_MEMm 1302
#define IBOD_MOOSE_XTP0_DATA_MEMm 1303
#define IBOD_MOOSE_XTP1_CTRL_MEMm 1304
#define IBOD_MOOSE_XTP1_DATA_MEMm 1305
#define IBOD_MOOSE_XTP2_CTRL_MEMm 1306
#define IBOD_MOOSE_XTP2_DATA_MEMm 1307
#define IBOD_MOOSE_XTP3_CTRL_MEMm 1308
#define IBOD_MOOSE_XTP3_DATA_MEMm 1309
#define ICONTROL_OPCODE_BITMAPm 1310
#define IDFm 1311
#define IDP0_DFIFO_0m 1312
#define IDP0_DFIFO_1m 1313
#define IDP0_EREQFIFOm 1314
#define IDP0_ERESPFIFOm 1315
#define IDP1_DFIFO_0m 1316
#define IDP1_DFIFO_1m 1317
#define IDP1_EREQFIFOm 1318
#define IDP1_ERESPFIFOm 1319
#define IDR_COMPLETE_PCm 1320
#define IDR_CONTEXT_COLORm 1321
#define IDR_CONTEXT_MRUm 1322
#define IDR_CONTEXT_SIZEm 1323
#define IDR_DROP_PRECEDENCE_MAPPINGm 1324
#define IDR_ETHERNET_METER_CONFIGm 1325
#define IDR_ETHERNET_METER_PROFILESm 1326
#define IDR_GLOBAL_METER_PROFILESm 1327
#define IDR_GLOBAL_METER_STATUSm 1328
#define IDR_MCDA_DYNAMICm 1329
#define IDR_MCDA_PCUCm 1330
#define IDR_MCDA_PRFCFG_0m 1331
#define IDR_MCDA_PRFCFG_FORMAT_0m 1332
#define IDR_MCDA_PRFCFG_FORMAT_1m 1333
#define IDR_MCDA_PRFSELm 1334
#define IDR_MCDB_DYNAMICm 1335
#define IDR_MCDB_PCUCm 1336
#define IDR_MCDB_PRFCFG_0m 1337
#define IDR_MCDB_PRFSELm 1338
#define IDR_MEM_00000m 1339
#define IDR_MEM_10000m 1340
#define IDR_MEM_30000m 1341
#define IDR_MEM_40000m 1342
#define IDR_MEM_50000m 1343
#define IDR_MEM_60000m 1344
#define IDR_MEM_100000m 1345
#define IDR_MEM_110000m 1346
#define IDR_MEM_120000m 1347
#define IDR_MEM_140000m 1348
#define IDR_MEM_180000m 1349
#define IDR_MEM_1B0000m 1350
#define IDR_MEM_1F0000m 1351
#define IDR_OCB_BUFFER_TYPEm 1352
#define IDR_PCD_MAPm 1353
#define IFP_COS_MAPm 1354
#define IFP_PORT_FIELD_SELm 1355
#define IFP_REDIRECTION_PROFILEm 1356
#define IHB_CONSISTENT_HASHING_PROGRAM_SEL_TCAMm 1357
#define IHB_CONSISTENT_HASHING_PROGRAM_VARIABLESm 1358
#define IHB_CPU_TRAP_CODE_CTRm 1359
#define IHB_DBG_LAST_FEMm 1360
#define IHB_DBG_LAST_FESm 1361
#define IHB_DESTINATION_STATUSm 1362
#define IHB_DSCP_EXP_MAPm 1363
#define IHB_DSCP_EXP_REMARKm 1364
#define IHB_ELK_PAYLOAD_FORMATm 1365
#define IHB_ETHERNET_OAM_OPCODE_MAPm 1366
#define IHB_FEC_ECMPm 1367
#define IHB_FEC_ECMP_IS_STATEFULm 1368
#define IHB_FEC_ENTRYm 1369
#define IHB_FEC_ENTRY_ACCESSEDm 1370
#define IHB_FEC_ENTRY_FORMAT_Am 1371
#define IHB_FEC_ENTRY_FORMAT_Bm 1372
#define IHB_FEC_ENTRY_FORMAT_Cm 1373
#define IHB_FEC_ENTRY_FORMAT_NULLm 1374
#define IHB_FEC_ENTRY_GENERALm 1375
#define IHB_FEC_SUPER_ENTRYm 1376
#define IHB_FEM_0_4B_MAP_TABLEm 1377
#define IHB_FEM_10_16B_MAP_TABLEm 1378
#define IHB_FEM_11_16B_MAP_TABLEm 1379
#define IHB_FEM_12_16B_MAP_TABLEm 1380
#define IHB_FEM_13_19B_MAP_TABLEm 1381
#define IHB_FEM_14_19B_MAP_TABLEm 1382
#define IHB_FEM_15_19B_MAP_TABLEm 1383
#define IHB_FEM_1_4B_MAP_TABLEm 1384
#define IHB_FEM_2_16B_MAP_TABLEm 1385
#define IHB_FEM_3_16B_MAP_TABLEm 1386
#define IHB_FEM_4_16B_MAP_TABLEm 1387
#define IHB_FEM_5_19B_MAP_TABLEm 1388
#define IHB_FEM_6_19B_MAP_TABLEm 1389
#define IHB_FEM_7_19B_MAP_TABLEm 1390
#define IHB_FEM_8_4B_MAP_TABLEm 1391
#define IHB_FEM_9_4B_MAP_TABLEm 1392
#define IHB_FEM_BIT_SELECTm 1393
#define IHB_FEM_MAP_INDEX_TABLEm 1394
#define IHB_FLP_CONSISTENT_HASHING_KEY_GENm 1395
#define IHB_FLP_KEY_CONSTRUCTIONm 1396
#define IHB_FLP_LOOKUPSm 1397
#define IHB_FLP_PROCESSm 1398
#define IHB_FLP_PROGRAM_KEY_GEN_VARm 1399
#define IHB_FLP_PROGRAM_SELECTION_CAMm 1400
#define IHB_FLP_PTC_PROGRAM_SELECTm 1401
#define IHB_FWD_ACT_PROFILEm 1402
#define IHB_HEADER_PROFILEm 1403
#define IHB_IEEE_1588_ACTIONm 1404
#define IHB_IEEE_1588_IDENTIFICATION_CAMm 1405
#define IHB_IN_PORT_KEY_GEN_VARm 1406
#define IHB_IPP_LAG_TO_LAG_RANGEm 1407
#define IHB_LB_PFC_PROFILEm 1408
#define IHB_LB_VECTOR_PROGRAM_MAPm 1409
#define IHB_LPMm 1410
#define IHB_LPM_2m 1411
#define IHB_LPM_3m 1412
#define IHB_LPM_4m 1413
#define IHB_LPM_5m 1414
#define IHB_LPM_6m 1415
#define IHB_L_4_OPSm 1416
#define IHB_MEM_230000m 1417
#define IHB_MEM_250000m 1418
#define IHB_MEM_260000m 1419
#define IHB_MEM_270000m 1420
#define IHB_MEM_1040000m 1421
#define IHB_MEM_1050000m 1422
#define IHB_MEM_1520000m 1423
#define IHB_MEM_1530000m 1424
#define IHB_MEM_1640000m 1425
#define IHB_MEM_1650000m 1426
#define IHB_MEM_10E0000m 1427
#define IHB_MEM_10F0000m 1428
#define IHB_MEM_14A0000m 1429
#define IHB_MEM_15B0000m 1430
#define IHB_MEM_15C0000m 1431
#define IHB_MEM_16E0000m 1432
#define IHB_MEM_16F0000m 1433
#define IHB_MEM_E00000m 1434
#define IHB_MEM_E10000m 1435
#define IHB_MEM_EA0000m 1436
#define IHB_MEM_F20000m 1437
#define IHB_MEM_F30000m 1438
#define IHB_MEM_FB0000m 1439
#define IHB_MEM_FC0000m 1440
#define IHB_MRR_ACT_PROFILEm 1441
#define IHB_MY_BFD_DIPm 1442
#define IHB_OAMAm 1443
#define IHB_OAMBm 1444
#define IHB_OAM_CHANNEL_TYPEm 1445
#define IHB_OAM_COUNTER_FIFOm 1446
#define IHB_OAM_MY_CFM_MACm 1447
#define IHB_OEMA_MANAGEMENT_REQUESTm 1448
#define IHB_OEMA_STEP_TABLEm 1449
#define IHB_OEMB_MANAGEMENT_REQUESTm 1450
#define IHB_OEMB_STEP_TABLEm 1451
#define IHB_OPCODE_MAP_RXm 1452
#define IHB_OPCODE_MAP_TXm 1453
#define IHB_PATH_SELECTm 1454
#define IHB_PFC_INFOm 1455
#define IHB_PINFO_COUNTERSm 1456
#define IHB_PINFO_FERm 1457
#define IHB_PINFO_FLPm 1458
#define IHB_PINFO_LBPm 1459
#define IHB_PINFO_PMFm 1460
#define IHB_PMF_FEM_PROGRAMm 1461
#define IHB_PMF_FES_PROGRAMm 1462
#define IHB_PMF_INITIAL_KEY_2ND_PASSm 1463
#define IHB_PMF_PASS_1_KEY_GEN_LSBm 1464
#define IHB_PMF_PASS_1_KEY_GEN_MSBm 1465
#define IHB_PMF_PASS_1_LOOKUPm 1466
#define IHB_PMF_PASS_2_KEY_GEN_LSBm 1467
#define IHB_PMF_PASS_2_KEY_GEN_MSBm 1468
#define IHB_PMF_PASS_2_KEY_UPDATEm 1469
#define IHB_PMF_PASS_2_LOOKUPm 1470
#define IHB_PMF_PROGRAM_COUNTERSm 1471
#define IHB_PMF_PROGRAM_GENERALm 1472
#define IHB_PMF_PROGRAM_SELECTION_CAMm 1473
#define IHB_PROGRAM_KEY_GEN_VARm 1474
#define IHB_PTC_INFO_PMFm 1475
#define IHB_PTC_KEY_GEN_VARm 1476
#define IHB_SNOOP_ACTIONm 1477
#define IHB_SNP_ACT_PROFILEm 1478
#define IHB_TCAM_ACCESS_PROFILEm 1479
#define IHB_TCAM_ACTIONm 1480
#define IHB_TCAM_ACTION_24m 1481
#define IHB_TCAM_ACTION_25m 1482
#define IHB_TCAM_ACTION_26m 1483
#define IHB_TCAM_ACTION_27m 1484
#define IHB_TCAM_ACTION_HIT_INDICATIONm 1485
#define IHB_TCAM_ACTION_HIT_INDICATION_24m 1486
#define IHB_TCAM_ACTION_HIT_INDICATION_25m 1487
#define IHB_TCAM_ACTION_HIT_INDICATION_26m 1488
#define IHB_TCAM_ACTION_HIT_INDICATION_27m 1489
#define IHB_TCAM_BANKm 1490
#define IHB_TCAM_BANK_COMMANDm 1491
#define IHB_TCAM_BANK_REPLYm 1492
#define IHB_TCAM_ENTRY_PARITYm 1493
#define IHB_TCAM_ENTRY_PARITY_12m 1494
#define IHB_TCAM_ENTRY_PARITY_13m 1495
#define IHB_TCAM_PD_PROFILEm 1496
#define IHB_TIME_STAMP_FIFOm 1497
#define IHB_UNKNOWN_DA_MAPm 1498
#define IHB_VRF_CONFIGm 1499
#define IHP_ACTION_PROFILE_MPLS_VALUEm 1500
#define IHP_BVD_CFGm 1501
#define IHP_BVD_FID_CLASSm 1502
#define IHP_BVD_TOPOLOGY_IDm 1503
#define IHP_DEFAULT_COUNTER_SOURCEm 1504
#define IHP_DESIGNATED_VLAN_TABLEm 1505
#define IHP_FID_CLASS_2_FIDm 1506
#define IHP_INGRESS_VLAN_EDIT_COMMAND_TABLEm 1507
#define IHP_IN_RIF_CONFIG_TABLEm 1508
#define IHP_ISA_MANAGEMENT_REQUESTm 1509
#define IHP_ISA_STEP_TABLEm 1510
#define IHP_ISB_MANAGEMENT_REQUESTm 1511
#define IHP_ISB_STEP_TABLEm 1512
#define IHP_LIF_ACCESSEDm 1513
#define IHP_LIF_TABLEm 1514
#define IHP_LIF_TABLE_AC_MPm 1515
#define IHP_LIF_TABLE_AC_P2P_TO_ACm 1516
#define IHP_LIF_TABLE_AC_P2P_TO_PBBm 1517
#define IHP_LIF_TABLE_AC_P2P_TO_PWEm 1518
#define IHP_LIF_TABLE_IP_TTm 1519
#define IHP_LIF_TABLE_ISID_MPm 1520
#define IHP_LIF_TABLE_ISID_P2Pm 1521
#define IHP_LIF_TABLE_LABEL_PROTOCOL_OR_LSPm 1522
#define IHP_LIF_TABLE_LABEL_PWE_MPm 1523
#define IHP_LIF_TABLE_LABEL_PWE_P2Pm 1524
#define IHP_LIF_TABLE_TRILLm 1525
#define IHP_LLR_LLVPm 1526
#define IHP_LL_MIRROR_PROFILEm 1527
#define IHP_MACT_AGING_CONFIGURATION_TABLEm 1528
#define IHP_MACT_FID_COUNTER_DBm 1529
#define IHP_MACT_FID_COUNTER_PROFILE_DBm 1530
#define IHP_MACT_FID_PROFILE_DBm 1531
#define IHP_MACT_FLUSH_DBm 1532
#define IHP_MACT_FORMAT_1m 1533
#define IHP_MACT_FORMAT_2m 1534
#define IHP_MACT_FORMAT_0_TYPE_0m 1535
#define IHP_MACT_FORMAT_0_TYPE_1m 1536
#define IHP_MACT_FORMAT_0_TYPE_2m 1537
#define IHP_MACT_FORMAT_3_TYPE_0m 1538
#define IHP_MACT_FORMAT_3_TYPE_1m 1539
#define IHP_MACT_PORT_MINE_TABLE_LAG_PORTm 1540
#define IHP_MACT_PORT_MINE_TABLE_PHYSICAL_PORTm 1541
#define IHP_MACT_STEP_TABLEm 1542
#define IHP_MEM_300000m 1543
#define IHP_MEM_380000m 1544
#define IHP_MEM_420000m 1545
#define IHP_MEM_430000m 1546
#define IHP_MEM_500000m 1547
#define IHP_MEM_580000m 1548
#define IHP_MEM_590000m 1549
#define IHP_MEM_610000m 1550
#define IHP_MEM_620000m 1551
#define IHP_MEM_740000m 1552
#define IHP_MEM_750000m 1553
#define IHP_MEM_820000m 1554
#define IHP_MEM_830000m 1555
#define IHP_MEM_940000m 1556
#define IHP_MEM_950000m 1557
#define IHP_MEM_6A0000m 1558
#define IHP_MEM_6B0000m 1559
#define IHP_MEM_7A0000m 1560
#define IHP_MEM_8B0000m 1561
#define IHP_MEM_8C0000m 1562
#define IHP_MEM_9E0000m 1563
#define IHP_MEM_9F0000m 1564
#define IHP_MEM_A10000m 1565
#define IHP_MEM_A90000m 1566
#define IHP_MEM_AA0000m 1567
#define IHP_MEM_B20000m 1568
#define IHP_MEM_B30000m 1569
#define IHP_MEM_BB0000m 1570
#define IHP_MEM_BC0000m 1571
#define IHP_MEM_C50000m 1572
#define IHP_MEM_C60000m 1573
#define IHP_PACKET_FORMAT_TABLEm 1574
#define IHP_PARSER_CUSTOM_MACRO_PARAMETERSm 1575
#define IHP_PARSER_CUSTOM_MACRO_PROTOCOLSm 1576
#define IHP_PARSER_CUSTOM_MACRO_WORD_MAPm 1577
#define IHP_PARSER_ETH_PROTOCOLSm 1578
#define IHP_PARSER_IPV4_NEXT_PROTOCOL_SIZEm 1579
#define IHP_PARSER_IPV6_NEXT_PROTOCOL_SIZEm 1580
#define IHP_PARSER_IP_PROTOCOLSm 1581
#define IHP_PARSER_MPLS_NEXT_PROTOCOL_SPECULATE_MAPm 1582
#define IHP_PARSER_PROGRAMm 1583
#define IHP_PARSER_PROGRAM_POINTER_FEM_BIT_SELECT_TABLEm 1584
#define IHP_PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_MAPm 1585
#define IHP_PARSER_PROGRAM_POINTER_FEM_MAP_INDEX_TABLEm 1586
#define IHP_PFQ_0_FEM_BIT_SELECT_TABLEm 1587
#define IHP_PFQ_0_FEM_FIELD_SELECT_MAPm 1588
#define IHP_PFQ_0_FEM_MAP_INDEX_TABLEm 1589
#define IHP_PINFO_LLRm 1590
#define IHP_PORT_PROTOCOLm 1591
#define IHP_PP_PORT_INFOm 1592
#define IHP_PTC_INFOm 1593
#define IHP_PTC_PARSER_PROGRAM_POINTER_CONFIGm 1594
#define IHP_PTC_PFQ_0_CONFIGm 1595
#define IHP_PTC_SYS_PORT_CONFIGm 1596
#define IHP_PTC_VIRTUAL_PORT_CONFIGm 1597
#define IHP_RECYCLE_COMMANDm 1598
#define IHP_RESERVED_MCm 1599
#define IHP_SRC_SYSTEM_PORT_FEM_BIT_SELECT_TABLEm 1600
#define IHP_SRC_SYSTEM_PORT_FEM_FIELD_SELECT_MAPm 1601
#define IHP_SRC_SYSTEM_PORT_FEM_MAP_INDEX_TABLEm 1602
#define IHP_STP_TABLEm 1603
#define IHP_SUBNET_CLASSIFYm 1604
#define IHP_TC_DP_MAP_TABLEm 1605
#define IHP_TERMINATION_PROFILE_TABLEm 1606
#define IHP_TOS_2_COSm 1607
#define IHP_VIRTUAL_PORT_FEM_BIT_SELECT_TABLEm 1608
#define IHP_VIRTUAL_PORT_FEM_FIELD_SELECT_MAPm 1609
#define IHP_VIRTUAL_PORT_FEM_MAP_INDEX_TABLEm 1610
#define IHP_VIRTUAL_PORT_TABLEm 1611
#define IHP_VLAN_EDIT_PCP_DEI_MAPm 1612
#define IHP_VLAN_PORT_MEMBERSHIP_TABLEm 1613
#define IHP_VLAN_RANGE_COMPRESSION_TABLEm 1614
#define IHP_VRID_MY_MAC_CAMm 1615
#define IHP_VRID_MY_MAC_MAPm 1616
#define IHP_VRID_TO_VRF_MAPm 1617
#define IHP_VSI_HIGH_DA_NOT_FOUND_DESTINATIONm 1618
#define IHP_VSI_HIGH_MY_MACm 1619
#define IHP_VSI_HIGH_PROFILEm 1620
#define IHP_VSI_LOW_CFG_1m 1621
#define IHP_VSI_LOW_CFG_2m 1622
#define IHP_VTT_1ST_KEY_PROG_SEL_TCAMm 1623
#define IHP_VTT_1ST_LOOKUP_PROGRAM_0m 1624
#define IHP_VTT_1ST_LOOKUP_PROGRAM_1m 1625
#define IHP_VTT_2ND_KEY_PROG_SEL_TCAMm 1626
#define IHP_VTT_2ND_LOOKUP_PROGRAM_0m 1627
#define IHP_VTT_2ND_LOOKUP_PROGRAM_1m 1628
#define IHP_VTT_IN_PP_PORT_CONFIGm 1629
#define IHP_VTT_IN_PP_PORT_VLAN_CONFIGm 1630
#define IHP_VTT_LLVPm 1631
#define IHP_VTT_PP_PORT_TT_KEY_VARm 1632
#define IHP_VTT_PP_PORT_VSI_PROFILESm 1633
#define IHP_VTT_PP_PORT_VT_KEY_VARm 1634
#define IHP_VTT_PTC_CONFIGm 1635
#define ILKN0CALRXm 1636
#define ILKN0CALTXm 1637
#define ILKN0SCHMAPm 1638
#define ILKN1CALRXm 1639
#define ILKN1CALTXm 1640
#define ILKN1SCHMAPm 1641
#define IL_CHANNEL_REMAP0m 1642
#define IL_CHANNEL_REMAP1m 1643
#define IL_STAT_MEM_0m 1644
#define IL_STAT_MEM_1m 1645
#define IL_STAT_MEM_2m 1646
#define IL_STAT_MEM_3m 1647
#define IL_STAT_MEM_4m 1648
#define IMEMm 1649
#define IMEM_PMEM_DMAm 1650
#define IMIRROR_BITMAPm 1651
#define IM_MTP_INDEXm 1652
#define INCTRLBCASTPKTSm 1653
#define INCTRLBYTm 1654
#define INCTRLDISCPKTSm 1655
#define INCTRLERRPKTSm 1656
#define INCTRLMCASTPKTSm 1657
#define INCTRLUCASTPKTSm 1658
#define INGRESSVLANEDITCOMMANDTABLEm 1659
#define INGRESS_OAM_OPCODE_GROUPm 1660
#define ING_1588_INGRESS_CTRLm 1661
#define ING_1588_TS_DISPOSITION_PROFILE_TABLEm 1662
#define ING_ACTIVE_L3_IIF_PROFILEm 1663
#define ING_DNAT_ADDRESS_TYPEm 1664
#define ING_DVP_2_TABLEm 1665
#define ING_DVP_TABLEm 1666
#define ING_EGRMSKBMAPm 1667
#define ING_EN_EFILTER_BITMAPm 1668
#define ING_ETAG_PCP_MAPPINGm 1669
#define ING_FC_HEADER_TYPEm 1670
#define ING_FLEX_CTR_COUNTER_TABLE_0m 1671
#define ING_FLEX_CTR_COUNTER_TABLE_1m 1672
#define ING_FLEX_CTR_COUNTER_TABLE_2m 1673
#define ING_FLEX_CTR_COUNTER_TABLE_3m 1674
#define ING_FLEX_CTR_COUNTER_TABLE_4m 1675
#define ING_FLEX_CTR_COUNTER_TABLE_5m 1676
#define ING_FLEX_CTR_COUNTER_TABLE_6m 1677
#define ING_FLEX_CTR_COUNTER_TABLE_7m 1678
#define ING_FLEX_CTR_COUNTER_TABLE_8m 1679
#define ING_FLEX_CTR_COUNTER_TABLE_9m 1680
#define ING_FLEX_CTR_COUNTER_TABLE_10m 1681
#define ING_FLEX_CTR_COUNTER_TABLE_11m 1682
#define ING_FLEX_CTR_COUNTER_TABLE_12m 1683
#define ING_FLEX_CTR_COUNTER_TABLE_13m 1684
#define ING_FLEX_CTR_COUNTER_TABLE_14m 1685
#define ING_FLEX_CTR_COUNTER_TABLE_15m 1686
#define ING_FLEX_CTR_COUNTER_TABLE_0_Xm 1687
#define ING_FLEX_CTR_COUNTER_TABLE_0_Ym 1688
#define ING_FLEX_CTR_COUNTER_TABLE_1_Xm 1689
#define ING_FLEX_CTR_COUNTER_TABLE_1_Ym 1690
#define ING_FLEX_CTR_COUNTER_TABLE_2_Xm 1691
#define ING_FLEX_CTR_COUNTER_TABLE_2_Ym 1692
#define ING_FLEX_CTR_COUNTER_TABLE_3_Xm 1693
#define ING_FLEX_CTR_COUNTER_TABLE_3_Ym 1694
#define ING_FLEX_CTR_COUNTER_TABLE_4_Xm 1695
#define ING_FLEX_CTR_COUNTER_TABLE_4_Ym 1696
#define ING_FLEX_CTR_COUNTER_TABLE_5_Xm 1697
#define ING_FLEX_CTR_COUNTER_TABLE_5_Ym 1698
#define ING_FLEX_CTR_COUNTER_TABLE_6_Xm 1699
#define ING_FLEX_CTR_COUNTER_TABLE_6_Ym 1700
#define ING_FLEX_CTR_COUNTER_TABLE_7_Xm 1701
#define ING_FLEX_CTR_COUNTER_TABLE_7_Ym 1702
#define ING_FLEX_CTR_OFFSET_TABLE_0m 1703
#define ING_FLEX_CTR_OFFSET_TABLE_1m 1704
#define ING_FLEX_CTR_OFFSET_TABLE_2m 1705
#define ING_FLEX_CTR_OFFSET_TABLE_3m 1706
#define ING_FLEX_CTR_OFFSET_TABLE_4m 1707
#define ING_FLEX_CTR_OFFSET_TABLE_5m 1708
#define ING_FLEX_CTR_OFFSET_TABLE_6m 1709
#define ING_FLEX_CTR_OFFSET_TABLE_7m 1710
#define ING_FLEX_CTR_OFFSET_TABLE_8m 1711
#define ING_FLEX_CTR_OFFSET_TABLE_9m 1712
#define ING_FLEX_CTR_OFFSET_TABLE_10m 1713
#define ING_FLEX_CTR_OFFSET_TABLE_11m 1714
#define ING_FLEX_CTR_OFFSET_TABLE_12m 1715
#define ING_FLEX_CTR_OFFSET_TABLE_13m 1716
#define ING_FLEX_CTR_OFFSET_TABLE_14m 1717
#define ING_FLEX_CTR_OFFSET_TABLE_15m 1718
#define ING_FLEX_CTR_PKT_PRI_MAPm 1719
#define ING_FLEX_CTR_PKT_RES_MAPm 1720
#define ING_FLEX_CTR_PORT_MAPm 1721
#define ING_FLEX_CTR_PRI_CNG_MAPm 1722
#define ING_FLEX_CTR_TOS_MAPm 1723
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm 1724
#define ING_IPFIX_DSCP_XLATE_TABLEm 1725
#define ING_IPFIX_EOP_BUFFERm 1726
#define ING_IPFIX_EXPORT_FIFOm 1727
#define ING_IPFIX_FLOW_RATE_METER_TABLEm 1728
#define ING_IPFIX_IPV4_MASK_SET_Am 1729
#define ING_IPFIX_IPV4_MASK_SET_Bm 1730
#define ING_IPFIX_IPV6_MASK_SET_Am 1731
#define ING_IPFIX_IPV6_MASK_SET_Bm 1732
#define ING_IPFIX_PROFILEm 1733
#define ING_IPFIX_SESSION_TABLEm 1734
#define ING_IPV6_MC_RESERVED_ADDRESSm 1735
#define ING_L3_NEXT_HOPm 1736
#define ING_L3_NEXT_HOP_Am 1737
#define ING_L3_NEXT_HOP_ATTRIBUTE_1m 1738
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEXm 1739
#define ING_L3_NEXT_HOP_Bm 1740
#define ING_MOD_MAP_TABLEm 1741
#define ING_MPLS_EXP_MAPPINGm 1742
#define ING_NETWORK_PRUNE_CONTROLm 1743
#define ING_NLF_PORT_MAPm 1744
#define ING_OAM_DGLP_PROFILEm 1745
#define ING_OAM_FLEXIBLE_DOMAIN_CONTROLm 1746
#define ING_OUTER_DOT1P_MAPPING_TABLEm 1747
#define ING_PHYSICAL_PORT_TABLEm 1748
#define ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm 1749
#define ING_PORT_THROTTLE_ENABLEm 1750
#define ING_PRI_CNG_MAPm 1751
#define ING_PW_TERM_COUNTERSm 1752
#define ING_PW_TERM_SEQ_NUMm 1753
#define ING_PW_TERM_SEQ_NUM_Xm 1754
#define ING_PW_TERM_SEQ_NUM_Ym 1755
#define ING_QUEUE_MAPm 1756
#define ING_QUEUE_OFFSET_MAPPING_TABLEm 1757
#define ING_ROUTED_INT_PRI_MAPPINGm 1758
#define ING_SERVICE_COUNTER_TABLEm 1759
#define ING_SERVICE_COUNTER_TABLE_Xm 1760
#define ING_SERVICE_COUNTER_TABLE_Ym 1761
#define ING_SERVICE_PRI_MAPm 1762
#define ING_SER_FIFOm 1763
#define ING_SER_FIFO_Xm 1764
#define ING_SER_FIFO_Ym 1765
#define ING_SNATm 1766
#define ING_SNAT_DATA_ONLYm 1767
#define ING_SNAT_HIT_ONLYm 1768
#define ING_SNAT_HIT_ONLY_Xm 1769
#define ING_SNAT_HIT_ONLY_Ym 1770
#define ING_SNAT_ONLYm 1771
#define ING_SVM_PKT_PRI_MAPm 1772
#define ING_SVM_PKT_RES_MAPm 1773
#define ING_SVM_PORT_MAPm 1774
#define ING_SVM_PRI_CNG_MAPm 1775
#define ING_SVM_TOS_MAPm 1776
#define ING_TRILL_PARSE_CONTROLm 1777
#define ING_TRILL_PAYLOAD_PARSE_CONTROLm 1778
#define ING_UNTAGGED_PHBm 1779
#define ING_VFT_PRI_MAPm 1780
#define ING_VINTF_COUNTER_TABLEm 1781
#define ING_VINTF_COUNTER_TABLE_Xm 1782
#define ING_VINTF_COUNTER_TABLE_Ym 1783
#define ING_VLAN_RANGEm 1784
#define ING_VLAN_TAG_ACTION_PROFILEm 1785
#define ING_VP_VLAN_MEMBERSHIPm 1786
#define ING_VSANm 1787
#define INITIAL_ING_L3_NEXT_HOPm 1788
#define INITIAL_L3_ECMPm 1789
#define INITIAL_L3_ECMP_COUNTm 1790
#define INITIAL_L3_ECMP_GROUPm 1791
#define INITIAL_L3_ECMP_Xm 1792
#define INITIAL_L3_ECMP_Ym 1793
#define INITIAL_PROT_GROUP_TABLEm 1794
#define INITIAL_PROT_NHI_TABLEm 1795
#define INITIAL_PROT_NHI_TABLE_1m 1796
#define INITIAL_PROT_NHI_TABLE_1_DMAm 1797
#define INRIFCONFIGTABLEm 1798
#define INTERFACE_MAX_SHAPER_TABLEm 1799
#define IPEXPMAPm 1800
#define IPMC_VLAN_TBL0m 1801
#define IPMC_VLAN_TBL1m 1802
#define IPORT_TABLEm 1803
#define IPOVERMPLSEXPMAPPINGm 1804
#define IPS_CRBALm 1805
#define IPS_CRBALTHm 1806
#define IPS_CRWDTHm 1807
#define IPS_EMPTYQCRBALm 1808
#define IPS_FLWIDm 1809
#define IPS_MAXQSZm 1810
#define IPS_MEM_180000m 1811
#define IPS_MEM_200000m 1812
#define IPS_MEM_220000m 1813
#define IPS_MEM_240000m 1814
#define IPS_MEM_260000m 1815
#define IPS_MEM_280000m 1816
#define IPS_MEM_1A0000m 1817
#define IPS_MEM_1E0000m 1818
#define IPS_QDESCm 1819
#define IPS_QDESC_TABLEm 1820
#define IPS_QPM_1m 1821
#define IPS_QPM_2m 1822
#define IPS_QPM_1_NO_SYS_REDm 1823
#define IPS_QPM_2_SYS_REDm 1824
#define IPS_QPRISELm 1825
#define IPS_QSZm 1826
#define IPS_QSZTHm 1827
#define IPS_QTYPEm 1828
#define IPS_Q_PRIORITY_BIT_MAPm 1829
#define IPTCTRLFIFOm 1830
#define IPTE_CLIENT_CALm 1831
#define IPTE_CLIENT_CAL1m 1832
#define IPTE_PORT_CALm 1833
#define IPTE_PORT_CAL1m 1834
#define IPTE_PORT_CONTEXTm 1835
#define IPTE_PREFETCH_FIFOm 1836
#define IPTE_Q2C_MAPm 1837
#define IPTE_QMAX_BUCKETm 1838
#define IPTE_QMAX_BURSTm 1839
#define IPTE_QMAX_RATEm 1840
#define IPTE_RESIDUAL_DBm 1841
#define IPTE_RRPCm 1842
#define IPTE_TX_STATSm 1843
#define IPTE_WDRR_CREDIT_CFGm 1844
#define IPTE_WDRR_STATEm 1845
#define IPT_BDQm 1846
#define IPT_EGQCTLm 1847
#define IPT_EGQDATAm 1848
#define IPT_EGQ_TXQ_RD_ADDRm 1849
#define IPT_EGQ_TXQ_WR_ADDRm 1850
#define IPT_FDTCTLm 1851
#define IPT_FDTDATAm 1852
#define IPT_FDT_TXQ_RD_ADDRm 1853
#define IPT_FDT_TXQ_WR_ADDRm 1854
#define IPT_GCI_BACKOFF_MASKm 1855
#define IPT_ITM_TO_OTM_MAPm 1856
#define IPT_MEM_80000m 1857
#define IPT_MOP_MMUm 1858
#define IPT_PCQm 1859
#define IPT_PRIORITY_BITS_MAPPING_2_FDTm 1860
#define IPT_PRIORITY_BITS_MAP_2_FDTm 1861
#define IPT_SNP_MIR_CMD_MAPm 1862
#define IPT_SOP_MMUm 1863
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 1864
#define IPV6_PROXY_ENABLE_TABLEm 1865
#define IP_MULTICAST_TCAMm 1866
#define IP_OPTION_CONTROL_PROFILE_TABLEm 1867
#define IQM_BDBLLm 1868
#define IQM_CNG_QUE_SETm 1869
#define IQM_CNREDm 1870
#define IQM_CPDMDm 1871
#define IQM_CPDMSm 1872
#define IQM_CPPRMm 1873
#define IQM_CRDTDISm 1874
#define IQM_DBFFMm 1875
#define IQM_DELFFMm 1876
#define IQM_FLUSCNTm 1877
#define IQM_FRDMTm 1878
#define IQM_GRSPRMm 1879
#define IQM_ITMPMm 1880
#define IQM_MEM_1400000m 1881
#define IQM_MEM_1600000m 1882
#define IQM_MEM_8000000m 1883
#define IQM_MEM_7E00000m 1884
#define IQM_MNUSCNTm 1885
#define IQM_NIFTCMm 1886
#define IQM_OCBPRMm 1887
#define IQM_PDMm 1888
#define IQM_PQDMDm 1889
#define IQM_PQDMSm 1890
#define IQM_PQREDm 1891
#define IQM_PQWQm 1892
#define IQM_SCRBUFFTHm 1893
#define IQM_SPRDPRMm 1894
#define IQM_SRCQRNGm 1895
#define IQM_SRDPRBm 1896
#define IQM_TAILm 1897
#define IQM_VQFCPR_MAm 1898
#define IQM_VQFCPR_MBm 1899
#define IQM_VQFCPR_MCm 1900
#define IQM_VQFCPR_MDm 1901
#define IQM_VQFCPR_MEm 1902
#define IQM_VQFCPR_MFm 1903
#define IQM_VQPR_MAm 1904
#define IQM_VQPR_MBm 1905
#define IQM_VQPR_MCm 1906
#define IQM_VQPR_MDm 1907
#define IQM_VQPR_MEm 1908
#define IQM_VQPR_MFm 1909
#define IQM_VSQDRC_Am 1910
#define IQM_VSQDRC_Bm 1911
#define IQM_VSQDRC_Cm 1912
#define IQM_VSQDRC_Dm 1913
#define IQM_VSQDRC_Em 1914
#define IQM_VSQDRC_Fm 1915
#define IQM_VSQ_A_MX_OCm 1916
#define IQM_VSQ_B_MX_OCm 1917
#define IQM_VSQ_C_MX_OCm 1918
#define IQM_VSQ_D_MX_OCm 1919
#define IQM_VSQ_E_MX_OCm 1920
#define IQM_VSQ_F_MX_OCm 1921
#define IQM_VS_QA_AVGm 1922
#define IQM_VS_QA_QSZm 1923
#define IQM_VS_QB_AVGm 1924
#define IQM_VS_QB_QSZm 1925
#define IQM_VS_QC_AVGm 1926
#define IQM_VS_QC_QSZm 1927
#define IQM_VS_QD_AVGm 1928
#define IQM_VS_QD_QSZm 1929
#define IQM_VS_QE_AVGm 1930
#define IQM_VS_QE_QSZm 1931
#define IQM_VS_QF_AVGm 1932
#define IQM_VS_QF_QSZm 1933
#define IRDBm 1934
#define IRE_CPU_CTXT_MAPm 1935
#define IRE_CTXT_MEM_CONTROLm 1936
#define IRE_NIF_CTXT_MAPm 1937
#define IRE_NIF_PORT_MAPm 1938
#define IRE_NIF_PORT_TO_CTXT_BIT_MAPm 1939
#define IRE_RCY_CTXT_MAPm 1940
#define IRE_TDM_CONFIGm 1941
#define IRR_DESTINATION_TABLEm 1942
#define IRR_FLOW_TABLEm 1943
#define IRR_FREE_PCB_MEMORYm 1944
#define IRR_IRDBm 1945
#define IRR_ISF_MEMORYm 1946
#define IRR_IS_FREE_PCB_MEMORYm 1947
#define IRR_IS_PCB_LINK_TABLEm 1948
#define IRR_LAG_MAPPINGm 1949
#define IRR_LAG_NEXT_MEMBERm 1950
#define IRR_LAG_TO_LAG_RANGEm 1951
#define IRR_MCDBm 1952
#define IRR_MCDB_EGRESS_FORMAT_0m 1953
#define IRR_MCDB_EGRESS_FORMAT_1m 1954
#define IRR_MCDB_EGRESS_FORMAT_2m 1955
#define IRR_MCDB_EGRESS_FORMAT_4m 1956
#define IRR_MCDB_EGRESS_FORMAT_5m 1957
#define IRR_MCDB_EGRESS_FORMAT_6m 1958
#define IRR_MCDB_EGRESS_FORMAT_7m 1959
#define IRR_MCDB_EGRESS_SPECIAL_FORMATm 1960
#define IRR_MCDB_EGRESS_TDM_FORMATm 1961
#define IRR_MCR_MEMORYm 1962
#define IRR_MEM_300000m 1963
#define IRR_MEM_340000m 1964
#define IRR_MEM_3C0000m 1965
#define IRR_PCBLINKTABLEm 1966
#define IRR_PCB_LINK_TABLEm 1967
#define IRR_SMOOTH_DIVISIONm 1968
#define IRR_SNOOP_MIRROR_TABLE_0m 1969
#define IRR_SNOOP_MIRROR_TABLE_1m 1970
#define IRR_STACK_FEC_RESOLVEm 1971
#define IRR_STACK_TRUNK_RESOLVEm 1972
#define IRR_TRAFFIC_CLASS_MAPPINGm 1973
#define ISBS_PORT_TO_PIPE_MAPPINGm 1974
#define ISEC_BYPASS_FILTER_TABLEm 1975
#define ISEC_DEBUG_RAMm 1976
#define ISEC_SA_KEY_TABLEm 1977
#define ISEC_SA_TABLEm 1978
#define ISEC_SC_TABLEm 1979
#define ISEMMANAGEMENTREQUESTm 1980
#define ISFMEMORYm 1981
#define ISFREEPCBMEMORYm 1982
#define ISM_SER_FIFOm 1983
#define ISPCBLINKTABLEm 1984
#define ISPCMEMORYm 1985
#define KEYA_PROGRAMINSTRUCTIONTABLE0m 1986
#define KEYA_PROGRAMINSTRUCTIONTABLE1m 1987
#define KEYA_PROGRAMINSTRUCTIONTABLE2m 1988
#define KEYA_PROGRAMINSTRUCTIONTABLE3m 1989
#define KEYB_PROGRAMINSTRUCTIONTABLE0m 1990
#define KEYB_PROGRAMINSTRUCTIONTABLE1m 1991
#define KEYB_PROGRAMINSTRUCTIONTABLE2m 1992
#define KEYB_PROGRAMINSTRUCTIONTABLE3m 1993
#define KEYPROFILEMAPINDEXm 1994
#define KNOWN_MCAST_BLOCK_MASKm 1995
#define L1_BKm 1996
#define L1_BPm 1997
#define L1_LAm 1998
#define L1_N0m 1999
#define L1_N1m 2000
#define L1_N2m 2001
#define L1_NGm 2002
#define L1_NMm 2003
#define L1_NPm 2004
#define L2MCm 2005
#define L2Xm 2006
#define L2_BKm 2007
#define L2_BPm 2008
#define L2_BULKm 2009
#define L2_BULK_MATCH_DATAm 2010
#define L2_BULK_MATCH_MASKm 2011
#define L2_BULK_MATCH_VLANS_PORT_Am 2012
#define L2_BULK_MATCH_VLANS_PORT_Bm 2013
#define L2_BULK_REPLACE_DATAm 2014
#define L2_BULK_REPLACE_MASKm 2015
#define L2_ENDPOINT_IDm 2016
#define L2_ENTRY_1m 2017
#define L2_ENTRY_2m 2018
#define L2_ENTRY_1_HIT_ONLYm 2019
#define L2_ENTRY_2_HIT_ONLYm 2020
#define L2_ENTRY_LPm 2021
#define L2_ENTRY_ONLYm 2022
#define L2_ENTRY_OVERFLOWm 2023
#define L2_ENTRY_SCRATCHm 2024
#define L2_HITDA_ONLYm 2025
#define L2_HITDA_ONLY_Xm 2026
#define L2_HITDA_ONLY_Ym 2027
#define L2_HITSA_ONLYm 2028
#define L2_HITSA_ONLY_Xm 2029
#define L2_HITSA_ONLY_Ym 2030
#define L2_LAm 2031
#define L2_LEARN_INSERT_FAILUREm 2032
#define L2_MBm 2033
#define L2_MOD_FIFOm 2034
#define L2_N0m 2035
#define L2_N1m 2036
#define L2_N2m 2037
#define L2_NGm 2038
#define L2_NMm 2039
#define L2_NPm 2040
#define L2_USER_ENTRYm 2041
#define L2_USER_ENTRY_DATA_ONLYm 2042
#define L2_USER_ENTRY_ONLYm 2043
#define L3_BKm 2044
#define L3_BPm 2045
#define L3_DEFIPm 2046
#define L3_DEFIP_128m 2047
#define L3_DEFIP_128_DATA_ONLYm 2048
#define L3_DEFIP_128_HIT_ONLYm 2049
#define L3_DEFIP_128_HIT_ONLY_Xm 2050
#define L3_DEFIP_128_HIT_ONLY_Ym 2051
#define L3_DEFIP_128_ONLYm 2052
#define L3_DEFIP_128_Xm 2053
#define L3_DEFIP_128_Ym 2054
#define L3_DEFIP_ALPM_HIT_ONLYm 2055
#define L3_DEFIP_ALPM_HIT_ONLY_Xm 2056
#define L3_DEFIP_ALPM_HIT_ONLY_Ym 2057
#define L3_DEFIP_ALPM_IPV4m 2058
#define L3_DEFIP_ALPM_IPV4_1m 2059
#define L3_DEFIP_ALPM_IPV6_64m 2060
#define L3_DEFIP_ALPM_IPV6_128m 2061
#define L3_DEFIP_ALPM_IPV6_64_1m 2062
#define L3_DEFIP_ALPM_RAWm 2063
#define L3_DEFIP_AUX_HITBIT_UPDATEm 2064
#define L3_DEFIP_AUX_SCRATCHm 2065
#define L3_DEFIP_AUX_TABLEm 2066
#define L3_DEFIP_DATA_ONLYm 2067
#define L3_DEFIP_HIT_ONLYm 2068
#define L3_DEFIP_HIT_ONLY_Xm 2069
#define L3_DEFIP_HIT_ONLY_Ym 2070
#define L3_DEFIP_ONLYm 2071
#define L3_DEFIP_PAIR_128m 2072
#define L3_DEFIP_PAIR_128_DATA_ONLYm 2073
#define L3_DEFIP_PAIR_128_HIT_ONLYm 2074
#define L3_DEFIP_PAIR_128_HIT_ONLY_Xm 2075
#define L3_DEFIP_PAIR_128_HIT_ONLY_Ym 2076
#define L3_DEFIP_PAIR_128_ONLYm 2077
#define L3_DEFIP_Xm 2078
#define L3_DEFIP_Ym 2079
#define L3_ECMPm 2080
#define L3_ECMP_COUNTm 2081
#define L3_ENTRY_1m 2082
#define L3_ENTRY_2m 2083
#define L3_ENTRY_4m 2084
#define L3_ENTRY_1_HIT_ONLYm 2085
#define L3_ENTRY_2_HIT_ONLYm 2086
#define L3_ENTRY_4_HIT_ONLYm 2087
#define L3_ENTRY_HIT_ONLYm 2088
#define L3_ENTRY_HIT_ONLY_Xm 2089
#define L3_ENTRY_HIT_ONLY_Ym 2090
#define L3_ENTRY_IPV4_MULTICASTm 2091
#define L3_ENTRY_IPV4_MULTICAST_SCRATCHm 2092
#define L3_ENTRY_IPV4_MULTICAST_Xm 2093
#define L3_ENTRY_IPV4_MULTICAST_Ym 2094
#define L3_ENTRY_IPV4_UNICASTm 2095
#define L3_ENTRY_IPV4_UNICAST_SCRATCHm 2096
#define L3_ENTRY_IPV4_UNICAST_Xm 2097
#define L3_ENTRY_IPV4_UNICAST_Ym 2098
#define L3_ENTRY_IPV6_MULTICASTm 2099
#define L3_ENTRY_IPV6_MULTICAST_SCRATCHm 2100
#define L3_ENTRY_IPV6_MULTICAST_Xm 2101
#define L3_ENTRY_IPV6_MULTICAST_Ym 2102
#define L3_ENTRY_IPV6_UNICASTm 2103
#define L3_ENTRY_IPV6_UNICAST_SCRATCHm 2104
#define L3_ENTRY_IPV6_UNICAST_Xm 2105
#define L3_ENTRY_IPV6_UNICAST_Ym 2106
#define L3_ENTRY_LPm 2107
#define L3_ENTRY_ONLYm 2108
#define L3_ENTRY_VALID_ONLYm 2109
#define L3_IIFm 2110
#define L3_IIF_PROFILEm 2111
#define L3_IPMCm 2112
#define L3_IPMC_1m 2113
#define L3_IPMC_2m 2114
#define L3_IPMC_REMAPm 2115
#define L3_LAm 2116
#define L3_MBm 2117
#define L3_MTU_VALUESm 2118
#define L3_N0m 2119
#define L3_N1m 2120
#define L3_N2m 2121
#define L3_NGm 2122
#define L3_NMm 2123
#define L3_NPm 2124
#define L3_TUNNELm 2125
#define L3_TUNNEL_DATA_ONLYm 2126
#define L3_TUNNEL_ONLYm 2127
#define L4_BKm 2128
#define L4_BPm 2129
#define L4_FLm 2130
#define L4_FSm 2131
#define L4_LAm 2132
#define L4_MBm 2133
#define L4_N0m 2134
#define L4_N1m 2135
#define L4_N2m 2136
#define L4_NGm 2137
#define L4_NMm 2138
#define L4_NPm 2139
#define L5_BKm 2140
#define L5_BPm 2141
#define L5_FLm 2142
#define L5_FSm 2143
#define L5_MBm 2144
#define L5_N0m 2145
#define L5_N1m 2146
#define L5_N2m 2147
#define L5_NGm 2148
#define L5_NMm 2149
#define L5_NPm 2150
#define L6_BKm 2151
#define L6_BPm 2152
#define L6_FLm 2153
#define L6_FSm 2154
#define L6_MBm 2155
#define L6_N0m 2156
#define L6_N1m 2157
#define L6_N2m 2158
#define L6_NGm 2159
#define L6_NMm 2160
#define L6_NPm 2161
#define L7_BKm 2162
#define L7_BPm 2163
#define L7_N0m 2164
#define L7_N1m 2165
#define L7_N2m 2166
#define L7_NGm 2167
#define L7_NMm 2168
#define L7_NPm 2169
#define LAGMAPPINGm 2170
#define LAGNEXTMEMBERm 2171
#define LAGTOLAGRANGEm 2172
#define LAST_SENTm 2173
#define LBPFCPROFILEm 2174
#define LBVECTORPROGRAMMAPm 2175
#define LEAFNODE_TO_QUEUEm 2176
#define LFEM0FIELDSELECTMAPm 2177
#define LFEM1FIELDSELECTMAPm 2178
#define LFEM2FIELDSELECTMAPm 2179
#define LF_QDm 2180
#define LF_QPm 2181
#define LINK_STATUSm 2182
#define LLA_TRANSm 2183
#define LLMIRRORPROFILEm 2184
#define LLRLLVPm 2185
#define LLS_L0_CHILD_STATE1m 2186
#define LLS_L0_CHILD_STATE1_Am 2187
#define LLS_L0_CHILD_WEIGHT_CFGm 2188
#define LLS_L0_CHILD_WEIGHT_CFG_CNTm 2189
#define LLS_L0_CHILD_WEIGHT_WORKINGm 2190
#define LLS_L0_CONFIGm 2191
#define LLS_L0_CONFIG_Am 2192
#define LLS_L0_EF_NEXTm 2193
#define LLS_L0_ERRORm 2194
#define LLS_L0_ERROR_MINm 2195
#define LLS_L0_HEADS_TAILSm 2196
#define LLS_L0_MIN_BUCKET_Cm 2197
#define LLS_L0_MIN_CONFIG_Cm 2198
#define LLS_L0_MIN_NEXTm 2199
#define LLS_L0_PARENTm 2200
#define LLS_L0_PARENT_STATEm 2201
#define LLS_L0_PARENT_STATE_Am 2202
#define LLS_L0_SHAPER_BUCKET_Cm 2203
#define LLS_L0_SHAPER_CONFIG_Cm 2204
#define LLS_L0_WERR_MAX_SCm 2205
#define LLS_L0_WERR_NEXTm 2206
#define LLS_L0_XOFFm 2207
#define LLS_L1_CHILD_STATE1m 2208
#define LLS_L1_CHILD_STATE1_Am 2209
#define LLS_L1_CHILD_WEIGHT_CFGm 2210
#define LLS_L1_CHILD_WEIGHT_CFG_CNTm 2211
#define LLS_L1_CHILD_WEIGHT_WORKINGm 2212
#define LLS_L1_CONFIGm 2213
#define LLS_L1_CONFIG_Am 2214
#define LLS_L1_EF_NEXTm 2215
#define LLS_L1_ERRORm 2216
#define LLS_L1_ERROR_MINm 2217
#define LLS_L1_HEADS_TAILSm 2218
#define LLS_L1_MIN_BUCKET_Cm 2219
#define LLS_L1_MIN_CONFIG_Cm 2220
#define LLS_L1_MIN_NEXTm 2221
#define LLS_L1_PARENTm 2222
#define LLS_L1_PARENT_STATEm 2223
#define LLS_L1_PARENT_STATE_Am 2224
#define LLS_L1_SHAPER_BUCKET_Cm 2225
#define LLS_L1_SHAPER_CONFIG_Cm 2226
#define LLS_L1_WERR_MAX_SCm 2227
#define LLS_L1_WERR_NEXTm 2228
#define LLS_L1_XOFFm 2229
#define LLS_L2_ACT_MINm 2230
#define LLS_L2_ACT_SHAPERm 2231
#define LLS_L2_ACT_XONm 2232
#define LLS_L2_CHILD_STATE1m 2233
#define LLS_L2_CHILD_STATE1_Am 2234
#define LLS_L2_CHILD_WEIGHT_CFGm 2235
#define LLS_L2_CHILD_WEIGHT_CFG_CNTm 2236
#define LLS_L2_CHILD_WEIGHT_WORKINGm 2237
#define LLS_L2_EMPTY_STATEm 2238
#define LLS_L2_ERRORm 2239
#define LLS_L2_ERROR_MINm 2240
#define LLS_L2_MIN_BUCKET_LOWER_Cm 2241
#define LLS_L2_MIN_BUCKET_UPPER_Cm 2242
#define LLS_L2_MIN_CONFIG_LOWER_Cm 2243
#define LLS_L2_MIN_CONFIG_UPPER_Cm 2244
#define LLS_L2_MIN_NEXTm 2245
#define LLS_L2_PARENTm 2246
#define LLS_L2_SHAPER_BUCKET_LOWERm 2247
#define LLS_L2_SHAPER_BUCKET_UPPERm 2248
#define LLS_L2_SHAPER_CONFIG_LOWERm 2249
#define LLS_L2_SHAPER_CONFIG_UPPERm 2250
#define LLS_L2_WERR_NEXTm 2251
#define LLS_L2_XOFFm 2252
#define LLS_PORT_CONFIGm 2253
#define LLS_PORT_CONFIG_Am 2254
#define LLS_PORT_ERRORm 2255
#define LLS_PORT_HEADSm 2256
#define LLS_PORT_PARENT_STATEm 2257
#define LLS_PORT_PARENT_STATE_Am 2258
#define LLS_PORT_SHAPER_BUCKET_Cm 2259
#define LLS_PORT_SHAPER_CONFIG_Cm 2260
#define LLS_PORT_TAILSm 2261
#define LLS_PORT_TDMm 2262
#define LLS_PORT_WERR_MAX_SCm 2263
#define LLS_PORT_XOFFm 2264
#define LLS_S0_ERRORm 2265
#define LLS_S0_SHAPER_BUCKET_Cm 2266
#define LLS_S0_SHAPER_CONFIG_Cm 2267
#define LLS_S1_CONFIGm 2268
#define LLS_S1_ERRORm 2269
#define LLS_S1_HEADSm 2270
#define LLS_S1_PARENT_STATEm 2271
#define LLS_S1_SHAPER_BUCKET_Cm 2272
#define LLS_S1_SHAPER_CONFIG_Cm 2273
#define LLS_S1_TAILSm 2274
#define LLVPPROGSELm 2275
#define LLVPTABLEm 2276
#define LMEPm 2277
#define LMEP_1m 2278
#define LMEP_DAm 2279
#define LM_COUNTER_CONTROLm 2280
#define LOCAL_SW_DISABLE_DEFAULT_PBMm 2281
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm 2282
#define LPM1m 2283
#define LPM2m 2284
#define LPM3m 2285
#define LPM4m 2286
#define LPM5m 2287
#define LPM6m 2288
#define LPORT_TABm 2289
#define LRA_INST_B0_MEM0m 2290
#define LRA_INST_B0_MEM1m 2291
#define LRA_INST_B0_MEM2m 2292
#define LRA_INST_B0_MEM3m 2293
#define LRA_INST_B0_MEM4m 2294
#define LRA_INST_B0_MEM5m 2295
#define LRA_INST_B1_MEM0m 2296
#define LRA_INST_B1_MEM1m 2297
#define LRA_INST_B1_MEM2m 2298
#define LRA_INST_B1_MEM3m 2299
#define LRA_INST_B1_MEM4m 2300
#define LRA_INST_B1_MEM5m 2301
#define LRA_INST_DEBUGm 2302
#define LRA_INST_TASK_MAPm 2303
#define LRB_BUBBLE_INTERVAL_TABLEm 2304
#define LRB_DM_SEGMENT_TABLEm 2305
#define LRB_PROGRAM_TRANSLATIONm 2306
#define LSMm 2307
#define LSMEXTm 2308
#define MACTAGINGCONFIGURATIONTABLEm 2309
#define MACTFIDCOUNTERDBm 2310
#define MACTFIDCOUNTERPROFILEDBm 2311
#define MACTPLDTFORMAT1m 2312
#define MACTPLDTFORMAT2m 2313
#define MACTPLDTFORMAT1ASDETHERNETm 2314
#define MACTPLDTFORMAT1ASDILMm 2315
#define MACTPLDTFORMAT1ASDPBPm 2316
#define MACTPLDTFORMAT1ASDSP2Pm 2317
#define MACTPLDTFORMAT1ASDTP2Pm 2318
#define MACTPLDTFORMAT2AUTHm 2319
#define MACTPLDTFORMAT2TRILLm 2320
#define MAC_BLOCKm 2321
#define MAC_LIMIT_PORT_MAP_TABLEm 2322
#define MAC_LIMIT_TRUNK_MAP_TABLEm 2323
#define MAID_REDUCTIONm 2324
#define MAXQSZm 2325
#define MA_INDEXm 2326
#define MA_STATEm 2327
#define MC1FIFOm 2328
#define MC2FIFOm 2329
#define MCDBm 2330
#define MCRMEMORYm 2331
#define MDMm 2332
#define MEM_EGR_MODMAPm 2333
#define MEM_INGBUFm 2334
#define MEM_ING_MODMAPm 2335
#define MEM_ING_SRCMODBLKm 2336
#define MEM_IPMCm 2337
#define MEM_LLAm 2338
#define MEM_MCm 2339
#define MEM_PPm 2340
#define MEM_TRUNK_PORT_POOLm 2341
#define MEM_UCm 2342
#define MEM_VIDm 2343
#define MEM_XQm 2344
#define MEM_XQ_PTRSm 2345
#define MIRROR_CONTROLm 2346
#define MMU_ADM_QUEUE_DBm 2347
#define MMU_ADM_SRC_CTXT_DBm 2348
#define MMU_AGING_CTRm 2349
#define MMU_AGING_CTR_EXTm 2350
#define MMU_AGING_CTR_INTm 2351
#define MMU_AGING_EXPm 2352
#define MMU_AGING_EXP_EXTm 2353
#define MMU_AGING_EXP_INTm 2354
#define MMU_AGING_LMT_EXTm 2355
#define MMU_AGING_LMT_INTm 2356
#define MMU_AGING_MASK_TBL_PIPE0m 2357
#define MMU_AGING_MASK_TBL_PIPE1m 2358
#define MMU_ARB_TDM_TABLEm 2359
#define MMU_CBPCELLHEADERm 2360
#define MMU_CBPDATA0m 2361
#define MMU_CBPDATA1m 2362
#define MMU_CBPDATA2m 2363
#define MMU_CBPDATA3m 2364
#define MMU_CBPDATA4m 2365
#define MMU_CBPDATA5m 2366
#define MMU_CBPDATA6m 2367
#define MMU_CBPDATA7m 2368
#define MMU_CBPDATA8m 2369
#define MMU_CBPDATA9m 2370
#define MMU_CBPDATA10m 2371
#define MMU_CBPDATA11m 2372
#define MMU_CBPDATA12m 2373
#define MMU_CBPDATA13m 2374
#define MMU_CBPDATA14m 2375
#define MMU_CBPDATA15m 2376
#define MMU_CBPDATA16m 2377
#define MMU_CBPDATA17m 2378
#define MMU_CBPDATA18m 2379
#define MMU_CBPDATA19m 2380
#define MMU_CBPDATA20m 2381
#define MMU_CBPDATA21m 2382
#define MMU_CBPDATA22m 2383
#define MMU_CBPDATA23m 2384
#define MMU_CBPDATA24m 2385
#define MMU_CBPDATA25m 2386
#define MMU_CBPDATA26m 2387
#define MMU_CBPDATA27m 2388
#define MMU_CBPDATA28m 2389
#define MMU_CBPDATA29m 2390
#define MMU_CBPDATA30m 2391
#define MMU_CBPDATA31m 2392
#define MMU_CBPDATA32m 2393
#define MMU_CBPDATA33m 2394
#define MMU_CBPDATA34m 2395
#define MMU_CBPDATA35m 2396
#define MMU_CBPDATA36m 2397
#define MMU_CBPDATA37m 2398
#define MMU_CBPDATA38m 2399
#define MMU_CBPDATA39m 2400
#define MMU_CBPDATA40m 2401
#define MMU_CBPDATA41m 2402
#define MMU_CBPDATA42m 2403
#define MMU_CBPDATA43m 2404
#define MMU_CBPDATA44m 2405
#define MMU_CBPDATA45m 2406
#define MMU_CBPDATA46m 2407
#define MMU_CBPDATA47m 2408
#define MMU_CBPDATA48m 2409
#define MMU_CBPDATA49m 2410
#define MMU_CBPDATA50m 2411
#define MMU_CBPDATA51m 2412
#define MMU_CBPDATA52m 2413
#define MMU_CBPDATA53m 2414
#define MMU_CBPDATA54m 2415
#define MMU_CBPDATA55m 2416
#define MMU_CBPDATA56m 2417
#define MMU_CBPDATA57m 2418
#define MMU_CBPDATA58m 2419
#define MMU_CBPDATA59m 2420
#define MMU_CBPDATA60m 2421
#define MMU_CBPDATA61m 2422
#define MMU_CBPDATA62m 2423
#define MMU_CBPDATA63m 2424
#define MMU_CBPDATA64m 2425
#define MMU_CBPDATA65m 2426
#define MMU_CBPDATA66m 2427
#define MMU_CBPDATA67m 2428
#define MMU_CBPDATA68m 2429
#define MMU_CBPDATA69m 2430
#define MMU_CBPDATA70m 2431
#define MMU_CBPDATA71m 2432
#define MMU_CBPDATA72m 2433
#define MMU_CBPDATA73m 2434
#define MMU_CBPDATA74m 2435
#define MMU_CBPDATA75m 2436
#define MMU_CBPDATA76m 2437
#define MMU_CBPDATA77m 2438
#define MMU_CBPDATA78m 2439
#define MMU_CBPDATA79m 2440
#define MMU_CBPDATA80m 2441
#define MMU_CBPDATA81m 2442
#define MMU_CBPDATA82m 2443
#define MMU_CBPDATA83m 2444
#define MMU_CBPDATA84m 2445
#define MMU_CBPDATA85m 2446
#define MMU_CBPDATA86m 2447
#define MMU_CBPDATA87m 2448
#define MMU_CBPDATA88m 2449
#define MMU_CBPDATA89m 2450
#define MMU_CBPDATA90m 2451
#define MMU_CBPDATA91m 2452
#define MMU_CBPDATA92m 2453
#define MMU_CBPDATA93m 2454
#define MMU_CBPDATA94m 2455
#define MMU_CBPDATA95m 2456
#define MMU_CBPDATA96m 2457
#define MMU_CBPDATA97m 2458
#define MMU_CBPDATA98m 2459
#define MMU_CBPDATA99m 2460
#define MMU_CBPDATA100m 2461
#define MMU_CBPDATA101m 2462
#define MMU_CBPDATA102m 2463
#define MMU_CBPDATA103m 2464
#define MMU_CBPI_0m 2465
#define MMU_CBPI_1m 2466
#define MMU_CBPI_2m 2467
#define MMU_CBPI_3m 2468
#define MMU_CBPI_4m 2469
#define MMU_CBPI_5m 2470
#define MMU_CBPI_6m 2471
#define MMU_CBPI_7m 2472
#define MMU_CBPI_8m 2473
#define MMU_CBPI_9m 2474
#define MMU_CBPI_10m 2475
#define MMU_CBPI_11m 2476
#define MMU_CBPPKTHEADER0m 2477
#define MMU_CBPPKTHEADER1m 2478
#define MMU_CBPPKTHEADER2m 2479
#define MMU_CBPPKTHEADER0_MEM0m 2480
#define MMU_CBPPKTHEADER0_MEM1m 2481
#define MMU_CBPPKTHEADER0_MEM2m 2482
#define MMU_CBPPKTHEADER0_MEM3m 2483
#define MMU_CBPPKTHEADER1_MEM0m 2484
#define MMU_CBPPKTHEADER1_MEM1m 2485
#define MMU_CBPPKTHEADER1_MEM2m 2486
#define MMU_CBPPKTHEADERCPUm 2487
#define MMU_CBPPKTHEADER_EXTm 2488
#define MMU_CBPPKTLENGTHm 2489
#define MMU_CCPm 2490
#define MMU_CCP0_RESEQ_MEMm 2491
#define MMU_CCP1_RESEQ_MEMm 2492
#define MMU_CCPE_MEMm 2493
#define MMU_CCPI_MEMm 2494
#define MMU_CCP_MEMm 2495
#define MMU_CCP_RELEASE_FIFOm 2496
#define MMU_CELLCHKm 2497
#define MMU_CELLCHK0m 2498
#define MMU_CELLCHK1m 2499
#define MMU_CELLCHK2m 2500
#define MMU_CELLCHK3m 2501
#define MMU_CELLLINKm 2502
#define MMU_CELLLINKEm 2503
#define MMU_CELLLINKIm 2504
#define MMU_CELL_LINKm 2505
#define MMU_CFAPm 2506
#define MMU_CFAPE_BITMAPm 2507
#define MMU_CFAPE_STACKm 2508
#define MMU_CFAPI_BITMAPm 2509
#define MMU_CFAPI_STACKm 2510
#define MMU_CFAP_BANK0m 2511
#define MMU_CFAP_BANK1m 2512
#define MMU_CFAP_BANK2m 2513
#define MMU_CFAP_BANK3m 2514
#define MMU_CFAP_BANK4m 2515
#define MMU_CFAP_BANK5m 2516
#define MMU_CFAP_BANK6m 2517
#define MMU_CFAP_BANK7m 2518
#define MMU_CFAP_BANK8m 2519
#define MMU_CFAP_BANK9m 2520
#define MMU_CFAP_BANK10m 2521
#define MMU_CFAP_BANK11m 2522
#define MMU_CFAP_BANK12m 2523
#define MMU_CFAP_BANK13m 2524
#define MMU_CFAP_BANK14m 2525
#define MMU_CFAP_BANK15m 2526
#define MMU_CFAP_MEMm 2527
#define MMU_CHFC_SYSPORT_MAPPINGm 2528
#define MMU_CPQLINKm 2529
#define MMU_CTR_COLOR_DROP_MEMm 2530
#define MMU_CTR_ING_DROP_MEMm 2531
#define MMU_CTR_MC_DROP_MEMm 2532
#define MMU_CTR_MC_DROP_MEM0m 2533
#define MMU_CTR_MC_DROP_MEM1m 2534
#define MMU_CTR_MTRI_DROP_MEMm 2535
#define MMU_CTR_UC_DROP_MEMm 2536
#define MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm 2537
#define MMU_DEQ_RDE_DESCP_MEMm 2538
#define MMU_DRAM_ADDRESS_SPACEm 2539
#define MMU_ENQ_CBP_32B_WR_STORE_0m 2540
#define MMU_ENQ_CBP_32B_WR_STORE_1m 2541
#define MMU_ENQ_CBP_32B_WR_STORE_2m 2542
#define MMU_ENQ_CFAPI_INTERNAL_RECYCLEm 2543
#define MMU_ENQ_FAP_BITMAPm 2544
#define MMU_ENQ_FAP_STACKm 2545
#define MMU_ENQ_PACKING_CTXT_FIFOS_FP_LLm 2546
#define MMU_ENQ_PBI_DBm 2547
#define MMU_ENQ_RQE_WR_COMPLETE_0m 2548
#define MMU_ENQ_RQE_WR_COMPLETE_1m 2549
#define MMU_ENQ_RQE_WR_COMPLETE_2m 2550
#define MMU_ENQ_RQE_WR_COMPLETE_3m 2551
#define MMU_ENQ_RQE_WR_COMPLETE_4m 2552
#define MMU_ENQ_RQE_WR_COMPLETE_5m 2553
#define MMU_ENQ_SRC_PORT_STATE_0m 2554
#define MMU_ENQ_SRC_PORT_STATE_1m 2555
#define MMU_ENQ_SRC_PORT_STATE_2m 2556
#define MMU_ENQ_SRC_PPP_TO_S1_LOOKUPm 2557
#define MMU_EPRG_MEMm 2558
#define MMU_EXT_MC_GROUP_MAPm 2559
#define MMU_EXT_MC_QUEUE_LIST0m 2560
#define MMU_EXT_MC_QUEUE_LIST1m 2561
#define MMU_EXT_MC_QUEUE_LIST4m 2562
#define MMU_FDFm 2563
#define MMU_IDFm 2564
#define MMU_INTFI_BASE_INDEX_TBLm 2565
#define MMU_INTFI_BASE_TBLm 2566
#define MMU_INTFI_DEBUG_MEMm 2567
#define MMU_INTFI_FC_MAP_TBL0m 2568
#define MMU_INTFI_FC_MAP_TBL1m 2569
#define MMU_INTFI_FC_MAP_TBL2m 2570
#define MMU_INTFI_FC_STATE_TBLm 2571
#define MMU_INTFI_FC_ST_TBL0m 2572
#define MMU_INTFI_FC_ST_TBL1m 2573
#define MMU_INTFI_FC_ST_TBL2m 2574
#define MMU_INTFI_MAP_TBLm 2575
#define MMU_INTFI_MERGE_ST_TBLm 2576
#define MMU_INTFI_OFFSET_MAP_TBLm 2577
#define MMU_INTFI_PFC_ST_TBLm 2578
#define MMU_INTFI_ST_TRANS_TBLm 2579
#define MMU_INTFI_XLATE_TBLm 2580
#define MMU_INTFI_XPIPE_FC_MAP_TBL0m 2581
#define MMU_INTFI_XPIPE_FC_MAP_TBL1m 2582
#define MMU_INTFI_XPIPE_FC_MAP_TBL2m 2583
#define MMU_INTFI_YPIPE_FC_MAP_TBL0m 2584
#define MMU_INTFI_YPIPE_FC_MAP_TBL1m 2585
#define MMU_INTFI_YPIPE_FC_MAP_TBL2m 2586
#define MMU_INTFO_QCN_CNM_RVD_TBLm 2587
#define MMU_INTFO_QCN_CNM_TIMER_TBLm 2588
#define MMU_INTFO_QCN_TBID_TBLm 2589
#define MMU_INTFO_QCN_TOV_TBLm 2590
#define MMU_INTFO_TC2PRI_MAPPINGm 2591
#define MMU_IPCTR_CTXT_COUNTER_0m 2592
#define MMU_IPCTR_PG_COUNTER_0m 2593
#define MMU_IPCTR_PG_COUNTER_1m 2594
#define MMU_IPMC_GROUP_TBL0m 2595
#define MMU_IPMC_GROUP_TBL1m 2596
#define MMU_IPMC_GROUP_TBL2m 2597
#define MMU_IPMC_GROUP_TBL3m 2598
#define MMU_IPMC_GROUP_TBL4m 2599
#define MMU_IPMC_GROUP_TBL5m 2600
#define MMU_IPMC_GROUP_TBL6m 2601
#define MMU_IPMC_GROUP_TBL7m 2602
#define MMU_IPMC_GROUP_TBL8m 2603
#define MMU_IPMC_GROUP_TBL9m 2604
#define MMU_IPMC_GROUP_TBL10m 2605
#define MMU_IPMC_GROUP_TBL11m 2606
#define MMU_IPMC_GROUP_TBL12m 2607
#define MMU_IPMC_GROUP_TBL13m 2608
#define MMU_IPMC_GROUP_TBL14m 2609
#define MMU_IPMC_GROUP_TBL15m 2610
#define MMU_IPMC_GROUP_TBL16m 2611
#define MMU_IPMC_GROUP_TBL17m 2612
#define MMU_IPMC_GROUP_TBL18m 2613
#define MMU_IPMC_GROUP_TBL19m 2614
#define MMU_IPMC_GROUP_TBL20m 2615
#define MMU_IPMC_GROUP_TBL21m 2616
#define MMU_IPMC_GROUP_TBL22m 2617
#define MMU_IPMC_GROUP_TBL23m 2618
#define MMU_IPMC_GROUP_TBL24m 2619
#define MMU_IPMC_GROUP_TBL25m 2620
#define MMU_IPMC_GROUP_TBL26m 2621
#define MMU_IPMC_GROUP_TBL27m 2622
#define MMU_IPMC_GROUP_TBL28m 2623
#define MMU_IPMC_GROUP_TBL29m 2624
#define MMU_IPMC_GROUP_TBL30m 2625
#define MMU_IPMC_GROUP_TBL31m 2626
#define MMU_IPMC_GROUP_TBL32m 2627
#define MMU_IPMC_GROUP_TBL33m 2628
#define MMU_IPMC_GROUP_TBL34m 2629
#define MMU_IPMC_GROUP_TBL35m 2630
#define MMU_IPMC_GROUP_TBL36m 2631
#define MMU_IPMC_GROUP_TBL37m 2632
#define MMU_IPMC_GROUP_TBL38m 2633
#define MMU_IPMC_GROUP_TBL39m 2634
#define MMU_IPMC_GROUP_TBL40m 2635
#define MMU_IPMC_GROUP_TBL41m 2636
#define MMU_IPMC_GROUP_TBL42m 2637
#define MMU_IPMC_GROUP_TBL43m 2638
#define MMU_IPMC_GROUP_TBL44m 2639
#define MMU_IPMC_GROUP_TBL45m 2640
#define MMU_IPMC_GROUP_TBL46m 2641
#define MMU_IPMC_GROUP_TBL47m 2642
#define MMU_IPMC_GROUP_TBL48m 2643
#define MMU_IPMC_GROUP_TBL49m 2644
#define MMU_IPMC_GROUP_TBL50m 2645
#define MMU_IPMC_GROUP_TBL51m 2646
#define MMU_IPMC_GROUP_TBL52m 2647
#define MMU_IPMC_GROUP_TBL53m 2648
#define MMU_IPMC_GROUP_TBL54m 2649
#define MMU_IPMC_GROUP_TBL55m 2650
#define MMU_IPMC_GROUP_TBL56m 2651
#define MMU_IPMC_GROUP_TBL57m 2652
#define MMU_IPMC_GROUP_TBL58m 2653
#define MMU_IPMC_GROUP_TBL59m 2654
#define MMU_IPMC_GROUP_TBL60m 2655
#define MMU_IPMC_GROUP_TBL61m 2656
#define MMU_IPMC_GROUP_TBL62m 2657
#define MMU_IPMC_GROUP_TBL63m 2658
#define MMU_IPMC_GROUP_TBL64m 2659
#define MMU_IPMC_GROUP_TBL65m 2660
#define MMU_IPMC_VLAN_TBLm 2661
#define MMU_IPMC_VLAN_TBL_MEM0m 2662
#define MMU_IPMC_VLAN_TBL_MEM1m 2663
#define MMU_ITE_CTRL_0m 2664
#define MMU_ITE_CTRL_1m 2665
#define MMU_ITE_PACKET_PTR_STOREm 2666
#define MMU_ITE_QMGR_FLLm 2667
#define MMU_ITE_QMGR_QLLm 2668
#define MMU_ITE_WORK_QUEUE_0m 2669
#define MMU_ITE_WORK_QUEUE_1m 2670
#define MMU_ITE_WORK_QUEUE_2m 2671
#define MMU_MAX_BUCKET_GPORTm 2672
#define MMU_MCFPm 2673
#define MMU_MCQDB0m 2674
#define MMU_MCQDB1m 2675
#define MMU_MCQEm 2676
#define MMU_MCQNm 2677
#define MMU_MC_FIFO0m 2678
#define MMU_MC_FIFO1m 2679
#define MMU_MC_FIFO2m 2680
#define MMU_MC_FIFO3m 2681
#define MMU_MC_FIFO4m 2682
#define MMU_MC_FIFO5m 2683
#define MMU_MC_FIFO6m 2684
#define MMU_MC_FIFO7m 2685
#define MMU_MC_FIFO8m 2686
#define MMU_MC_FIFO9m 2687
#define MMU_MC_FIFO10m 2688
#define MMU_MC_FIFO11m 2689
#define MMU_MC_FIFO12m 2690
#define MMU_MC_FIFO13m 2691
#define MMU_MC_FIFO14m 2692
#define MMU_MC_FIFO15m 2693
#define MMU_MC_FIFO16m 2694
#define MMU_MC_FIFO17m 2695
#define MMU_MC_FIFO18m 2696
#define MMU_MC_FIFO19m 2697
#define MMU_MC_FIFO20m 2698
#define MMU_MC_FIFO21m 2699
#define MMU_MC_FIFO22m 2700
#define MMU_MC_FIFO23m 2701
#define MMU_MC_FIFO24m 2702
#define MMU_MC_FIFO25m 2703
#define MMU_MC_FIFO26m 2704
#define MMU_MC_FIFO27m 2705
#define MMU_MC_FIFO28m 2706
#define MMU_MC_FIFO29m 2707
#define MMU_MC_FIFO30m 2708
#define MMU_MC_FIFO31m 2709
#define MMU_MC_FIFO32m 2710
#define MMU_MC_FIFO33m 2711
#define MMU_MC_FIFO34m 2712
#define MMU_MC_FIFO35m 2713
#define MMU_MC_FIFO36m 2714
#define MMU_MC_FIFO37m 2715
#define MMU_MC_FIFO38m 2716
#define MMU_MC_FIFO39m 2717
#define MMU_MC_FIFO40m 2718
#define MMU_MC_FIFO41m 2719
#define MMU_MC_FIFO42m 2720
#define MMU_MC_FIFO43m 2721
#define MMU_MC_FIFO44m 2722
#define MMU_MC_FIFO45m 2723
#define MMU_MC_FIFO46m 2724
#define MMU_MC_FIFO47m 2725
#define MMU_MC_FIFO48m 2726
#define MMU_MC_FIFO49m 2727
#define MMU_MC_FIFO50m 2728
#define MMU_MC_FIFO51m 2729
#define MMU_MC_FIFO52m 2730
#define MMU_MC_FIFO53m 2731
#define MMU_MC_FIFO54m 2732
#define MMU_MC_FIFO55m 2733
#define MMU_MC_FIFO56m 2734
#define MMU_MC_FIFO57m 2735
#define MMU_MC_FIFO58m 2736
#define MMU_MC_FIFO59m 2737
#define MMU_MC_FIFO60m 2738
#define MMU_MC_FIFO61m 2739
#define MMU_MC_FIFO62m 2740
#define MMU_MC_FIFO63m 2741
#define MMU_MC_FIFO64m 2742
#define MMU_MC_FIFO65m 2743
#define MMU_MC_FIFO48_1m 2744
#define MMU_MC_FIFO49_1m 2745
#define MMU_MC_FIFO50_1m 2746
#define MMU_MC_FIFO51_1m 2747
#define MMU_MC_FIFO52_1m 2748
#define MMU_MC_FIFO53_1m 2749
#define MMU_MC_FIFO54_1m 2750
#define MMU_MC_FIFO55_1m 2751
#define MMU_MC_FIFO57_1m 2752
#define MMU_MC_FIFO57_2m 2753
#define MMU_MC_FIFO57_3m 2754
#define MMU_MC_FIFO59_1m 2755
#define MMU_MC_FIFO59_2m 2756
#define MMU_MIN_BUCKET_GPORTm 2757
#define MMU_MTRI_BKPMETERINGBUCKET_MEM_0m 2758
#define MMU_MTRI_BKPMETERINGBUCKET_MEM_1m 2759
#define MMU_MTRI_BKPMETERINGCONFIG_MEM_0m 2760
#define MMU_MTRI_BKPMETERINGCONFIG_MEM_1m 2761
#define MMU_MTRO_BUCKET_L0_MEMm 2762
#define MMU_MTRO_BUCKET_L0_MEM_0m 2763
#define MMU_MTRO_BUCKET_L0_MEM_1m 2764
#define MMU_MTRO_BUCKET_L1_MEMm 2765
#define MMU_MTRO_BUCKET_L1_MEM_0m 2766
#define MMU_MTRO_BUCKET_L1_MEM_1m 2767
#define MMU_MTRO_BUCKET_L2_MEMm 2768
#define MMU_MTRO_BUCKET_L2_MEM_0m 2769
#define MMU_MTRO_BUCKET_L2_MEM_1m 2770
#define MMU_MTRO_EGRMETERINGBUCKET_MEM_0m 2771
#define MMU_MTRO_EGRMETERINGBUCKET_MEM_1m 2772
#define MMU_MTRO_EGRMETERINGCONFIG_MEM_0m 2773
#define MMU_MTRO_EGRMETERINGCONFIG_MEM_1m 2774
#define MMU_MTRO_L0_MEMm 2775
#define MMU_MTRO_L0_MEM_0m 2776
#define MMU_MTRO_L0_MEM_1m 2777
#define MMU_MTRO_L1_MEMm 2778
#define MMU_MTRO_L1_MEM_0m 2779
#define MMU_MTRO_L1_MEM_1m 2780
#define MMU_MTRO_L2_MEMm 2781
#define MMU_MTRO_L2_MEM_0m 2782
#define MMU_MTRO_L2_MEM_1m 2783
#define MMU_OVQ_BANK0_MEM0m 2784
#define MMU_OVQ_BANK0_MEM1m 2785
#define MMU_OVQ_BANK0_MEM2m 2786
#define MMU_OVQ_BANK0_MEM3m 2787
#define MMU_OVQ_BANK1_MEM0m 2788
#define MMU_OVQ_BANK1_MEM1m 2789
#define MMU_OVQ_BANK1_MEM2m 2790
#define MMU_OVQ_BANK1_MEM3m 2791
#define MMU_OVQ_BANK2_MEM0m 2792
#define MMU_OVQ_BANK2_MEM1m 2793
#define MMU_OVQ_BANK2_MEM2m 2794
#define MMU_OVQ_BANK2_MEM3m 2795
#define MMU_OVQ_BANK3_MEM0m 2796
#define MMU_OVQ_BANK3_MEM1m 2797
#define MMU_OVQ_BANK3_MEM2m 2798
#define MMU_OVQ_BANK3_MEM3m 2799
#define MMU_OVQ_DISTRIBUTOR_MEM0m 2800
#define MMU_OVQ_DISTRIBUTOR_MEM1m 2801
#define MMU_OVQ_DISTRIBUTOR_MEM2m 2802
#define MMU_OVQ_DISTRIBUTOR_MEM3m 2803
#define MMU_PDB0m 2804
#define MMU_PDB1m 2805
#define MMU_PFAP_MEMm 2806
#define MMU_PKTHDRm 2807
#define MMU_PKTLINKm 2808
#define MMU_PKTLINK0m 2809
#define MMU_PKTLINK1m 2810
#define MMU_PKTLINK2m 2811
#define MMU_PKTLINK3m 2812
#define MMU_PKTLINK4m 2813
#define MMU_PKTLINK5m 2814
#define MMU_PKTLINK6m 2815
#define MMU_PKTLINK7m 2816
#define MMU_PKTLINK8m 2817
#define MMU_PKTLINK9m 2818
#define MMU_PKTLINK10m 2819
#define MMU_PKTLINK11m 2820
#define MMU_PKTLINK12m 2821
#define MMU_PKTLINK13m 2822
#define MMU_PKTLINK14m 2823
#define MMU_PKTLINK15m 2824
#define MMU_PKTLINK16m 2825
#define MMU_PKTLINK17m 2826
#define MMU_PKTLINK18m 2827
#define MMU_PKTLINK19m 2828
#define MMU_PKTLINK20m 2829
#define MMU_PKTLINK21m 2830
#define MMU_PKTLINK22m 2831
#define MMU_PKTLINK23m 2832
#define MMU_PKTLINK24m 2833
#define MMU_PKTLINK25m 2834
#define MMU_PKTLINK26m 2835
#define MMU_PKTLINK27m 2836
#define MMU_PKTLINK28m 2837
#define MMU_PKTLINK29m 2838
#define MMU_PKTLINK30m 2839
#define MMU_PKTLINK31m 2840
#define MMU_PKTLINK32m 2841
#define MMU_PKTLINK33m 2842
#define MMU_PKTLINK34m 2843
#define MMU_PKTLINK35m 2844
#define MMU_PKTLINK36m 2845
#define MMU_PKTLINK37m 2846
#define MMU_PKTLINK38m 2847
#define MMU_PKTLINK39m 2848
#define MMU_PKTLINK40m 2849
#define MMU_PKTLINK41m 2850
#define MMU_PKTLINK42m 2851
#define MMU_PKTLINK43m 2852
#define MMU_PKTLINK44m 2853
#define MMU_PKTLINK45m 2854
#define MMU_PKTLINK46m 2855
#define MMU_PKTLINK47m 2856
#define MMU_PKTLINK48m 2857
#define MMU_PKTLINK49m 2858
#define MMU_PKTLINK50m 2859
#define MMU_PKTLINK51m 2860
#define MMU_PKTLINK52m 2861
#define MMU_PKTLINK53m 2862
#define MMU_PKTLINK54m 2863
#define MMU_PKT_LINKm 2864
#define MMU_PORTCNTm 2865
#define MMU_PQE0_MEMm 2866
#define MMU_PQE1_MEMm 2867
#define MMU_PQE_MEMm 2868
#define MMU_PQE_MEM0m 2869
#define MMU_PQE_MEM1m 2870
#define MMU_QCN_CNM_COUNTERm 2871
#define MMU_QCN_CNM_QUEUEm 2872
#define MMU_QCN_CNM_QUEUE0m 2873
#define MMU_QCN_CNM_QUEUE1m 2874
#define MMU_QCN_CPQCFGm 2875
#define MMU_QCN_CPQST_QLENm 2876
#define MMU_QCN_CPQST_TSSLSm 2877
#define MMU_QCN_ENABLEm 2878
#define MMU_QCN_ENABLE_0m 2879
#define MMU_QCN_ENABLE_1m 2880
#define MMU_QCN_QFBTBm 2881
#define MMU_QCN_QLEN_SHADOWm 2882
#define MMU_QCN_QLEN_SHADOW0m 2883
#define MMU_QCN_QLEN_SHADOW1m 2884
#define MMU_QCN_SITBm 2885
#define MMU_QSTRUCT_QBLOCK_BM_0m 2886
#define MMU_QSTRUCT_QBLOCK_BM_1m 2887
#define MMU_QSTRUCT_QBLOCK_BM_2m 2888
#define MMU_QSTRUCT_QBLOCK_BM_3m 2889
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_0m 2890
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_1m 2891
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_2m 2892
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_3m 2893
#define MMU_QSTRUCT_QBLOCK_NEXT_0m 2894
#define MMU_QSTRUCT_QBLOCK_NEXT_1m 2895
#define MMU_QSTRUCT_QBLOCK_NEXT_2m 2896
#define MMU_QSTRUCT_QBLOCK_NEXT_3m 2897
#define MMU_QSTRUCT_QBLOCK_NEXT_4m 2898
#define MMU_QSTRUCT_QBLOCK_NEXT_5m 2899
#define MMU_QSTRUCT_QBLOCK_NEXT_6m 2900
#define MMU_QSTRUCT_QBLOCK_NEXT_7m 2901
#define MMU_QSTRUCT_QENTRY_LOWER_0m 2902
#define MMU_QSTRUCT_QENTRY_LOWER_1m 2903
#define MMU_QSTRUCT_QENTRY_LOWER_2m 2904
#define MMU_QSTRUCT_QENTRY_LOWER_3m 2905
#define MMU_QSTRUCT_QENTRY_LOWER_4m 2906
#define MMU_QSTRUCT_QENTRY_LOWER_5m 2907
#define MMU_QSTRUCT_QENTRY_LOWER_6m 2908
#define MMU_QSTRUCT_QENTRY_LOWER_7m 2909
#define MMU_QSTRUCT_QENTRY_UPPER_0m 2910
#define MMU_QSTRUCT_QENTRY_UPPER_1m 2911
#define MMU_QSTRUCT_QENTRY_UPPER_2m 2912
#define MMU_QSTRUCT_QENTRY_UPPER_3m 2913
#define MMU_QSTRUCT_QENTRY_UPPER_4m 2914
#define MMU_QSTRUCT_QENTRY_UPPER_5m 2915
#define MMU_QSTRUCT_QENTRY_UPPER_6m 2916
#define MMU_QSTRUCT_QENTRY_UPPER_7m 2917
#define MMU_RAFA_RADDR_STATUSm 2918
#define MMU_RAFB_RADDR_STATUSm 2919
#define MMU_RAFC_RADDR_STATUSm 2920
#define MMU_RAFD_RADDR_STATUSm 2921
#define MMU_RAFE_RADDR_STATUSm 2922
#define MMU_RAFF_RADDR_STATUSm 2923
#define MMU_RAFG_RADDR_STATUSm 2924
#define MMU_RAFH_RADDR_STATUSm 2925
#define MMU_RAF_WADDRm 2926
#define MMU_RDEHEADER_MEM0m 2927
#define MMU_RDEHEADER_MEM1m 2928
#define MMU_RDE_ADM_DPC_STORE_MEMm 2929
#define MMU_RDE_CFIFO_MEM0m 2930
#define MMU_RDE_CFIFO_MEM1m 2931
#define MMU_RDE_COSPCP_MEMm 2932
#define MMU_RDE_DESCP_MEMm 2933
#define MMU_RDE_FREEDESCPLIST_MEMm 2934
#define MMU_RDE_FREELIST_MEMm 2935
#define MMU_RDE_FREEPKTLIST_MEMm 2936
#define MMU_RDE_ITE_REL_FIFO_MEMm 2937
#define MMU_RDE_PKTLINK_MEMm 2938
#define MMU_RDE_PQE_FIFO_MEMm 2939
#define MMU_RDE_PRCP_MEMm 2940
#define MMU_RDE_REAL_CELL_FIFO_MEMm 2941
#define MMU_RDE_TXQ_FLLm 2942
#define MMU_RDE_TXQ_QLLm 2943
#define MMU_RDE_TXQ_STATEm 2944
#define MMU_RDFA_WADDR_STATUSm 2945
#define MMU_RDFB_WADDR_STATUSm 2946
#define MMU_RDFC_WADDR_STATUSm 2947
#define MMU_RDFD_WADDR_STATUSm 2948
#define MMU_RDFE_WADDR_STATUSm 2949
#define MMU_RDFF_WADDR_STATUSm 2950
#define MMU_RDFG_WADDR_STATUSm 2951
#define MMU_RDFH_WADDR_STATUSm 2952
#define MMU_RDF_RADDRm 2953
#define MMU_REPL_GROUPm 2954
#define MMU_REPL_GROUP_INFO0m 2955
#define MMU_REPL_GROUP_INFO1m 2956
#define MMU_REPL_GROUP_INITIAL_COPY_COUNTm 2957
#define MMU_REPL_GRP_TBL0m 2958
#define MMU_REPL_GRP_TBL1m 2959
#define MMU_REPL_GRP_TBL2m 2960
#define MMU_REPL_HEAD_TBLm 2961
#define MMU_REPL_HEAD_TBL_PIPE0m 2962
#define MMU_REPL_HEAD_TBL_PIPE1m 2963
#define MMU_REPL_LIST_TBLm 2964
#define MMU_REPL_LIST_TBL_PIPE0m 2965
#define MMU_REPL_LIST_TBL_PIPE1m 2966
#define MMU_REPL_MAP_TBLm 2967
#define MMU_REPL_STATE_TBLm 2968
#define MMU_REPL_STATE_TBL_PIPE0m 2969
#define MMU_REPL_STATE_TBL_PIPE1m 2970
#define MMU_RPFAP_BITMAPm 2971
#define MMU_RPFAP_STACKm 2972
#define MMU_RQE_QMGR_FLLm 2973
#define MMU_RQE_QMGR_QLLm 2974
#define MMU_RQE_QUEUE_OP_NODE_MAPm 2975
#define MMU_RQE_WORK_QUEUEm 2976
#define MMU_SMm 2977
#define MMU_THDM_DB_PORTSP_BST_0m 2978
#define MMU_THDM_DB_PORTSP_BST_1m 2979
#define MMU_THDM_DB_PORTSP_CONFIG_0m 2980
#define MMU_THDM_DB_PORTSP_CONFIG_1m 2981
#define MMU_THDM_DB_PORTSP_CONFIG_0Am 2982
#define MMU_THDM_DB_PORTSP_CONFIG_0Bm 2983
#define MMU_THDM_DB_PORTSP_CONFIG_0Cm 2984
#define MMU_THDM_DB_PORTSP_CONFIG_1Am 2985
#define MMU_THDM_DB_PORTSP_CONFIG_1Bm 2986
#define MMU_THDM_DB_PORTSP_CONFIG_1Cm 2987
#define MMU_THDM_DB_QUEUE_BST_0m 2988
#define MMU_THDM_DB_QUEUE_BST_1m 2989
#define MMU_THDM_DB_QUEUE_CONFIG_0m 2990
#define MMU_THDM_DB_QUEUE_CONFIG_1m 2991
#define MMU_THDM_DB_QUEUE_CONFIG_0Am 2992
#define MMU_THDM_DB_QUEUE_CONFIG_0Bm 2993
#define MMU_THDM_DB_QUEUE_CONFIG_0Cm 2994
#define MMU_THDM_DB_QUEUE_CONFIG_1Am 2995
#define MMU_THDM_DB_QUEUE_CONFIG_1Bm 2996
#define MMU_THDM_DB_QUEUE_CONFIG_1Cm 2997
#define MMU_THDM_DB_QUEUE_COUNT_0m 2998
#define MMU_THDM_DB_QUEUE_COUNT_1m 2999
#define MMU_THDM_DB_QUEUE_OFFSET_0m 3000
#define MMU_THDM_DB_QUEUE_OFFSET_1m 3001
#define MMU_THDM_DB_QUEUE_OFFSET_0Am 3002
#define MMU_THDM_DB_QUEUE_OFFSET_0Bm 3003
#define MMU_THDM_DB_QUEUE_OFFSET_0Cm 3004
#define MMU_THDM_DB_QUEUE_OFFSET_1Am 3005
#define MMU_THDM_DB_QUEUE_OFFSET_1Bm 3006
#define MMU_THDM_DB_QUEUE_OFFSET_1Cm 3007
#define MMU_THDM_DB_QUEUE_RESUME_0m 3008
#define MMU_THDM_DB_QUEUE_RESUME_1m 3009
#define MMU_THDM_MCQE_PORTSP_BST_0m 3010
#define MMU_THDM_MCQE_PORTSP_BST_1m 3011
#define MMU_THDM_MCQE_PORTSP_CONFIG_0m 3012
#define MMU_THDM_MCQE_PORTSP_CONFIG_1m 3013
#define MMU_THDM_MCQE_PORTSP_CONFIG_0Am 3014
#define MMU_THDM_MCQE_PORTSP_CONFIG_0Bm 3015
#define MMU_THDM_MCQE_PORTSP_CONFIG_1Am 3016
#define MMU_THDM_MCQE_PORTSP_CONFIG_1Bm 3017
#define MMU_THDM_MCQE_QUEUE_BST_0m 3018
#define MMU_THDM_MCQE_QUEUE_BST_1m 3019
#define MMU_THDM_MCQE_QUEUE_CONFIG_0m 3020
#define MMU_THDM_MCQE_QUEUE_CONFIG_1m 3021
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Am 3022
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Bm 3023
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Cm 3024
#define MMU_THDM_MCQE_QUEUE_CONFIG_1Am 3025
#define MMU_THDM_MCQE_QUEUE_CONFIG_1Bm 3026
#define MMU_THDM_MCQE_QUEUE_CONFIG_1Cm 3027
#define MMU_THDM_MCQE_QUEUE_COUNT_0m 3028
#define MMU_THDM_MCQE_QUEUE_COUNT_1m 3029
#define MMU_THDM_MCQE_QUEUE_OFFSET_0m 3030
#define MMU_THDM_MCQE_QUEUE_OFFSET_1m 3031
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Am 3032
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Bm 3033
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Cm 3034
#define MMU_THDM_MCQE_QUEUE_OFFSET_1Am 3035
#define MMU_THDM_MCQE_QUEUE_OFFSET_1Bm 3036
#define MMU_THDM_MCQE_QUEUE_OFFSET_1Cm 3037
#define MMU_THDM_MCQE_QUEUE_RESUME_0m 3038
#define MMU_THDM_MCQE_QUEUE_RESUME_1m 3039
#define MMU_THDO_BST_PORTm 3040
#define MMU_THDO_BST_QGROUPm 3041
#define MMU_THDO_BST_QUEUEm 3042
#define MMU_THDO_CONFIG_0m 3043
#define MMU_THDO_CONFIG_1m 3044
#define MMU_THDO_CONFIG_EX_0m 3045
#define MMU_THDO_CONFIG_EX_1m 3046
#define MMU_THDO_CONFIG_PORTm 3047
#define MMU_THDO_CONFIG_QGROUPm 3048
#define MMU_THDO_CONFIG_QUEUEm 3049
#define MMU_THDO_CONFIG_SP_0m 3050
#define MMU_THDO_CONFIG_SP_1m 3051
#define MMU_THDO_COUNTER_PORTm 3052
#define MMU_THDO_COUNTER_QGROUPm 3053
#define MMU_THDO_COUNTER_QUEUEm 3054
#define MMU_THDO_CTRO_UC_DTYPEm 3055
#define MMU_THDO_CTRO_UC_PKT_STOREm 3056
#define MMU_THDO_OFFSET_0m 3057
#define MMU_THDO_OFFSET_1m 3058
#define MMU_THDO_OFFSET_EX_0m 3059
#define MMU_THDO_OFFSET_EX_1m 3060
#define MMU_THDO_OFFSET_QGROUPm 3061
#define MMU_THDO_OFFSET_QUEUEm 3062
#define MMU_THDO_OFFSET_SP_0m 3063
#define MMU_THDO_OFFSET_SP_1m 3064
#define MMU_THDO_OPNCONFIG_CELLm 3065
#define MMU_THDO_OPNCONFIG_QENTRYm 3066
#define MMU_THDO_OPNCOUNT_CELLm 3067
#define MMU_THDO_OPNOFFSET_CELLm 3068
#define MMU_THDO_OPNOFFSET_QENTRYm 3069
#define MMU_THDO_OPNSTATUS_CELLm 3070
#define MMU_THDO_OPNSTATUS_QENTRYm 3071
#define MMU_THDO_QCONFIG_CELLm 3072
#define MMU_THDO_QCONFIG_QENTRYm 3073
#define MMU_THDO_QCOUNT_CELL_0m 3074
#define MMU_THDO_QDRPRST_0m 3075
#define MMU_THDO_QDRPRST_1m 3076
#define MMU_THDO_QDRPRST_EX_0m 3077
#define MMU_THDO_QDRPRST_EX_1m 3078
#define MMU_THDO_QDRPRST_SP_0m 3079
#define MMU_THDO_QDRPRST_SP_1m 3080
#define MMU_THDO_QOFFSET_CELLm 3081
#define MMU_THDO_QOFFSET_QENTRYm 3082
#define MMU_THDO_QREDRST_0m 3083
#define MMU_THDO_QREDRST_1m 3084
#define MMU_THDO_QREDRST_EX_0m 3085
#define MMU_THDO_QREDRST_EX_1m 3086
#define MMU_THDO_QREDRST_SP_0m 3087
#define MMU_THDO_QREDRST_SP_1m 3088
#define MMU_THDO_QRESET_VALUE_CELL_0m 3089
#define MMU_THDO_QRESET_VALUE_QENTRY_0m 3090
#define MMU_THDO_QSTATUS_CELL_0m 3091
#define MMU_THDO_QSTATUS_QENTRY_0m 3092
#define MMU_THDO_QYELRST_0m 3093
#define MMU_THDO_QYELRST_1m 3094
#define MMU_THDO_QYELRST_EX_0m 3095
#define MMU_THDO_QYELRST_EX_1m 3096
#define MMU_THDO_QYELRST_SP_0m 3097
#define MMU_THDO_QYELRST_SP_1m 3098
#define MMU_THDO_Q_TO_QGRP_MAPm 3099
#define MMU_THDO_RESUME_QGROUPm 3100
#define MMU_THDO_RESUME_QUEUEm 3101
#define MMU_THDU_XPIPE_BST_PORTm 3102
#define MMU_THDU_XPIPE_BST_QGROUPm 3103
#define MMU_THDU_XPIPE_BST_QUEUEm 3104
#define MMU_THDU_XPIPE_CONFIG_PORTm 3105
#define MMU_THDU_XPIPE_CONFIG_QGROUPm 3106
#define MMU_THDU_XPIPE_CONFIG_QUEUEm 3107
#define MMU_THDU_XPIPE_COUNTER_PORTm 3108
#define MMU_THDU_XPIPE_COUNTER_QGROUPm 3109
#define MMU_THDU_XPIPE_COUNTER_QUEUEm 3110
#define MMU_THDU_XPIPE_OFFSET_QGROUPm 3111
#define MMU_THDU_XPIPE_OFFSET_QUEUEm 3112
#define MMU_THDU_XPIPE_Q_TO_QGRP_MAPm 3113
#define MMU_THDU_XPIPE_Q_TO_QGRP_MAP_0m 3114
#define MMU_THDU_XPIPE_Q_TO_QGRP_MAP_1m 3115
#define MMU_THDU_XPIPE_RESUME_PORTm 3116
#define MMU_THDU_XPIPE_RESUME_PORT_0m 3117
#define MMU_THDU_XPIPE_RESUME_PORT_1m 3118
#define MMU_THDU_XPIPE_RESUME_QGROUPm 3119
#define MMU_THDU_XPIPE_RESUME_QUEUEm 3120
#define MMU_THDU_YPIPE_BST_PORTm 3121
#define MMU_THDU_YPIPE_BST_QGROUPm 3122
#define MMU_THDU_YPIPE_BST_QUEUEm 3123
#define MMU_THDU_YPIPE_CONFIG_PORTm 3124
#define MMU_THDU_YPIPE_CONFIG_QGROUPm 3125
#define MMU_THDU_YPIPE_CONFIG_QUEUEm 3126
#define MMU_THDU_YPIPE_COUNTER_PORTm 3127
#define MMU_THDU_YPIPE_COUNTER_QGROUPm 3128
#define MMU_THDU_YPIPE_COUNTER_QUEUEm 3129
#define MMU_THDU_YPIPE_OFFSET_QGROUPm 3130
#define MMU_THDU_YPIPE_OFFSET_QUEUEm 3131
#define MMU_THDU_YPIPE_Q_TO_QGRP_MAPm 3132
#define MMU_THDU_YPIPE_Q_TO_QGRP_MAP_0m 3133
#define MMU_THDU_YPIPE_Q_TO_QGRP_MAP_1m 3134
#define MMU_THDU_YPIPE_RESUME_PORTm 3135
#define MMU_THDU_YPIPE_RESUME_PORT_0m 3136
#define MMU_THDU_YPIPE_RESUME_PORT_1m 3137
#define MMU_THDU_YPIPE_RESUME_QGROUPm 3138
#define MMU_THDU_YPIPE_RESUME_QUEUEm 3139
#define MMU_TOQRDEm 3140
#define MMU_TOQ_EOPE_TBLm 3141
#define MMU_TOQ_IPMC_GROUP_TBL0m 3142
#define MMU_TOQ_IPMC_GROUP_TBL1m 3143
#define MMU_TOQ_IPMC_GROUP_TBL2m 3144
#define MMU_TOQ_IPMC_GROUP_TBL3m 3145
#define MMU_TOQ_IPMC_GROUP_TBL4m 3146
#define MMU_TOQ_IPMC_GROUP_TBL5m 3147
#define MMU_TOQ_IPMC_GROUP_TBL6m 3148
#define MMU_TOQ_PORT_STATE_MEMm 3149
#define MMU_TOQ_QPACK_MODEm 3150
#define MMU_TOQ_STATE_MEM0m 3151
#define MMU_TOQ_STATE_MEM1m 3152
#define MMU_UCQDB0m 3153
#define MMU_UCQDB1m 3154
#define MMU_UCQ_RPm 3155
#define MMU_UCQ_WPm 3156
#define MMU_UC_QDBm 3157
#define MMU_WAFA_HALFA_RADDR_STATUSm 3158
#define MMU_WAFA_HALFB_RADDR_STATUSm 3159
#define MMU_WAFB_HALFA_RADDR_STATUSm 3160
#define MMU_WAFB_HALFB_RADDR_STATUSm 3161
#define MMU_WAFC_HALFA_RADDR_STATUSm 3162
#define MMU_WAFC_HALFB_RADDR_STATUSm 3163
#define MMU_WAFD_HALFA_RADDR_STATUSm 3164
#define MMU_WAFD_HALFB_RADDR_STATUSm 3165
#define MMU_WAFE_HALFA_RADDR_STATUSm 3166
#define MMU_WAFE_HALFB_RADDR_STATUSm 3167
#define MMU_WAFF_HALFA_RADDR_STATUSm 3168
#define MMU_WAFF_HALFB_RADDR_STATUSm 3169
#define MMU_WAFG_HALFA_RADDR_STATUSm 3170
#define MMU_WAFG_HALFB_RADDR_STATUSm 3171
#define MMU_WAFH_HALFA_RADDR_STATUSm 3172
#define MMU_WAFH_HALFB_RADDR_STATUSm 3173
#define MMU_WAF_HALFA_WADDRm 3174
#define MMU_WAF_HALFB_WADDRm 3175
#define MMU_WAMULINKm 3176
#define MMU_WAMU_MEM0m 3177
#define MMU_WAMU_MEM1m 3178
#define MMU_WAMU_MEM2m 3179
#define MMU_WAMU_MEM3m 3180
#define MMU_WRED_AVG_QSIZEm 3181
#define MMU_WRED_AVG_QSIZE_X_PIPEm 3182
#define MMU_WRED_AVG_QSIZE_Y_PIPEm 3183
#define MMU_WRED_CFG_CELLm 3184
#define MMU_WRED_CFG_PACKETm 3185
#define MMU_WRED_CONFIGm 3186
#define MMU_WRED_CONFIG_X_PIPEm 3187
#define MMU_WRED_CONFIG_Y_PIPEm 3188
#define MMU_WRED_DROP_CURVE_PROFILE_0m 3189
#define MMU_WRED_DROP_CURVE_PROFILE_1m 3190
#define MMU_WRED_DROP_CURVE_PROFILE_2m 3191
#define MMU_WRED_DROP_CURVE_PROFILE_3m 3192
#define MMU_WRED_DROP_CURVE_PROFILE_4m 3193
#define MMU_WRED_DROP_CURVE_PROFILE_5m 3194
#define MMU_WRED_DROP_CURVE_PROFILE_0_X_PIPEm 3195
#define MMU_WRED_DROP_CURVE_PROFILE_0_Y_PIPEm 3196
#define MMU_WRED_DROP_CURVE_PROFILE_1_X_PIPEm 3197
#define MMU_WRED_DROP_CURVE_PROFILE_1_Y_PIPEm 3198
#define MMU_WRED_DROP_CURVE_PROFILE_2_X_PIPEm 3199
#define MMU_WRED_DROP_CURVE_PROFILE_2_Y_PIPEm 3200
#define MMU_WRED_DROP_CURVE_PROFILE_3_X_PIPEm 3201
#define MMU_WRED_DROP_CURVE_PROFILE_3_Y_PIPEm 3202
#define MMU_WRED_DROP_CURVE_PROFILE_4_X_PIPEm 3203
#define MMU_WRED_DROP_CURVE_PROFILE_4_Y_PIPEm 3204
#define MMU_WRED_DROP_CURVE_PROFILE_5_X_PIPEm 3205
#define MMU_WRED_DROP_CURVE_PROFILE_5_Y_PIPEm 3206
#define MMU_WRED_DROP_THD_UC_DEQ0m 3207
#define MMU_WRED_DROP_THD_UC_DEQ1m 3208
#define MMU_WRED_DROP_THD_UC_ENQ0m 3209
#define MMU_WRED_DROP_THD_UC_ENQ1m 3210
#define MMU_WRED_OPN_AVG_QSIZE_BUFFERm 3211
#define MMU_WRED_OPN_AVG_QSIZE_QENTRYm 3212
#define MMU_WRED_OPN_CONFIG_BUFFERm 3213
#define MMU_WRED_OPN_CONFIG_QENTRYm 3214
#define MMU_WRED_OPN_DROP_THD_DEQm 3215
#define MMU_WRED_OPN_DROP_THD_ENQm 3216
#define MMU_WRED_PORT_CFG_CELLm 3217
#define MMU_WRED_PORT_CFG_PACKETm 3218
#define MMU_WRED_PORT_SP_DROP_THDm 3219
#define MMU_WRED_PORT_SP_DROP_THD_X_PIPEm 3220
#define MMU_WRED_PORT_SP_DROP_THD_Y_PIPEm 3221
#define MMU_WRED_PORT_SP_SHARED_COUNTm 3222
#define MMU_WRED_PORT_SP_SHARED_COUNT_X_PIPEm 3223
#define MMU_WRED_PORT_SP_SHARED_COUNT_Y_PIPEm 3224
#define MMU_WRED_PORT_THD_0_CELLm 3225
#define MMU_WRED_PORT_THD_0_PACKETm 3226
#define MMU_WRED_PORT_THD_1_CELLm 3227
#define MMU_WRED_PORT_THD_1_PACKETm 3228
#define MMU_WRED_QGROUP_DROP_THDm 3229
#define MMU_WRED_QGROUP_DROP_THD_X_PIPEm 3230
#define MMU_WRED_QGROUP_DROP_THD_Y_PIPEm 3231
#define MMU_WRED_QGROUP_SHARED_COUNTm 3232
#define MMU_WRED_QGROUP_SHARED_COUNT_X_PIPEm 3233
#define MMU_WRED_QGROUP_SHARED_COUNT_Y_PIPEm 3234
#define MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm 3235
#define MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm 3236
#define MMU_WRED_QUEUE_CONFIG_BUFFERm 3237
#define MMU_WRED_QUEUE_CONFIG_QENTRYm 3238
#define MMU_WRED_QUEUE_DROP_THD_DEQm 3239
#define MMU_WRED_QUEUE_DROP_THD_ENQ_0m 3240
#define MMU_WRED_QUEUE_DROP_THD_ENQ_1m 3241
#define MMU_WRED_QUEUE_OP_NODE_MAPm 3242
#define MMU_WRED_THD_0_CELLm 3243
#define MMU_WRED_THD_0_PACKETm 3244
#define MMU_WRED_THD_1_CELLm 3245
#define MMU_WRED_THD_1_PACKETm 3246
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQm 3247
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0m 3248
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1m 3249
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQm 3250
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0m 3251
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1m 3252
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0m 3253
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1m 3254
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm 3255
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_X_PIPEm 3256
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_Y_PIPEm 3257
#define MMU_XQ0m 3258
#define MMU_XQ1m 3259
#define MMU_XQ2m 3260
#define MMU_XQ3m 3261
#define MMU_XQ4m 3262
#define MMU_XQ5m 3263
#define MMU_XQ6m 3264
#define MMU_XQ7m 3265
#define MMU_XQ8m 3266
#define MMU_XQ9m 3267
#define MMU_XQ10m 3268
#define MMU_XQ11m 3269
#define MMU_XQ12m 3270
#define MMU_XQ13m 3271
#define MMU_XQ14m 3272
#define MMU_XQ15m 3273
#define MMU_XQ16m 3274
#define MMU_XQ17m 3275
#define MMU_XQ18m 3276
#define MMU_XQ19m 3277
#define MMU_XQ20m 3278
#define MMU_XQ21m 3279
#define MMU_XQ22m 3280
#define MMU_XQ23m 3281
#define MMU_XQ24m 3282
#define MMU_XQ25m 3283
#define MMU_XQ26m 3284
#define MMU_XQ27m 3285
#define MMU_XQ28m 3286
#define MMU_XQ29m 3287
#define MMU_XQ30m 3288
#define MMU_XQ31m 3289
#define MMU_XQ32m 3290
#define MMU_XQ33m 3291
#define MMU_XQ34m 3292
#define MMU_XQ35m 3293
#define MMU_XQ36m 3294
#define MMU_XQ37m 3295
#define MMU_XQ38m 3296
#define MMU_XQ39m 3297
#define MMU_XQ40m 3298
#define MMU_XQ41m 3299
#define MMU_XQ42m 3300
#define MMU_XQ43m 3301
#define MMU_XQ44m 3302
#define MMU_XQ45m 3303
#define MMU_XQ46m 3304
#define MMU_XQ47m 3305
#define MMU_XQ48m 3306
#define MMU_XQ49m 3307
#define MMU_XQ50m 3308
#define MMU_XQ51m 3309
#define MMU_XQ52m 3310
#define MMU_XQ53m 3311
#define MNUSCNTm 3312
#define MODPORT_MAPm 3313
#define MODPORT_MAP_EMm 3314
#define MODPORT_MAP_IMm 3315
#define MODPORT_MAP_M0m 3316
#define MODPORT_MAP_M1m 3317
#define MODPORT_MAP_M2m 3318
#define MODPORT_MAP_M3m 3319
#define MODPORT_MAP_MIRRORm 3320
#define MODPORT_MAP_MIRROR_1m 3321
#define MODPORT_MAP_SWm 3322
#define MOPMMUm 3323
#define MPLSLABELRANGEENCOUNTEREDm 3324
#define MPLSTUNNELTERMINATIONVALIDm 3325
#define MPLS_ENTRYm 3326
#define MPLS_ENTRY_1m 3327
#define MPLS_ENTRY_1_HIT_ONLYm 3328
#define MPLS_ENTRY_2_HIT_ONLYm 3329
#define MPLS_ENTRY_EXTDm 3330
#define MPLS_ENTRY_SCRATCHm 3331
#define MPLS_STATION_TCAMm 3332
#define MRMm 3333
#define MRRACTPROFILEm 3334
#define MTRMPm 3335
#define MULTIPASS_LOOPBACK_BITMAPm 3336
#define MY_STATION_TCAMm 3337
#define MY_STATION_TCAM_DATA_ONLYm 3338
#define MY_STATION_TCAM_ENTRY_ONLYm 3339
#define NBI_MEM_92000m 3340
#define NBI_MEM_93000m 3341
#define NBI_MEM_94000m 3342
#define NBI_MEM_95000m 3343
#define NBI_MLF_RX_MEM_A_CTRLm 3344
#define NBI_MLF_RX_MEM_B_CTRLm 3345
#define NBI_MLF_TX_MEM_CTRLm 3346
#define NBI_RBINS_MEMm 3347
#define NBI_RLENG_MEMm 3348
#define NBI_RPKTS_MEMm 3349
#define NBI_RTYPE_MEMm 3350
#define NBI_TBINS_MEMm 3351
#define NBI_TLENG_MEMm 3352
#define NBI_TPKTS_MEMm 3353
#define NBI_TTYPE_MEMm 3354
#define NHI_GROUP_TC_PROFILEm 3355
#define NIFCLSB2OFPm 3356
#define NIFCTXTMAPm 3357
#define NIFMAL0SCMm 3358
#define NIFMAL10SCMm 3359
#define NIFMAL11SCMm 3360
#define NIFMAL12SCMm 3361
#define NIFMAL13SCMm 3362
#define NIFMAL14SCMm 3363
#define NIFMAL15SCMm 3364
#define NIFMAL1SCMm 3365
#define NIFMAL2SCMm 3366
#define NIFMAL3SCMm 3367
#define NIFMAL4SCMm 3368
#define NIFMAL5SCMm 3369
#define NIFMAL6SCMm 3370
#define NIFMAL7SCMm 3371
#define NIFMAL8SCMm 3372
#define NIFMAL9SCMm 3373
#define NIFPORTTOCTXTBITMAPm 3374
#define NONUCAST_TRUNK_BLOCK_MASKm 3375
#define NORMALDYNAMICAm 3376
#define NORMALDYNAMICBm 3377
#define NUM_QCN_CNM_RECEIVEDm 3378
#define OAMP_LMM_DA_NIC_TABLEm 3379
#define OAMP_LOCAL_PORT_2_SYSTEM_PORTm 3380
#define OAMP_MEM_20000m 3381
#define OAMP_MEM_40000m 3382
#define OAMP_MEM_50000m 3383
#define OAMP_MEM_60000m 3384
#define OAMP_MEM_70000m 3385
#define OAMP_MEM_80000m 3386
#define OAMP_MEM_100000m 3387
#define OAMP_MEM_180000m 3388
#define OAMP_MEM_190000m 3389
#define OAMP_MEM_210000m 3390
#define OAMP_MEM_220000m 3391
#define OAMP_MEM_340000m 3392
#define OAMP_MEM_350000m 3393
#define OAMP_MEM_2A0000m 3394
#define OAMP_MEM_2B0000m 3395
#define OAMP_MEM_B0000m 3396
#define OAMP_MEM_C0000m 3397
#define OAMP_MEP_DBm 3398
#define OAMP_MEP_DB_BFD_CC_ON_MPLSTPm 3399
#define OAMP_MEP_DB_BFD_CV_ON_MPLSTPm 3400
#define OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOPm 3401
#define OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOPm 3402
#define OAMP_MEP_DB_BFD_ON_MPLSm 3403
#define OAMP_MEP_DB_BFD_ON_PWEm 3404
#define OAMP_MEP_DB_DM_STATm 3405
#define OAMP_MEP_DB_LM_DBm 3406
#define OAMP_MEP_DB_LM_STATm 3407
#define OAMP_MEP_DB_RFC_6374_ON_MPLSTPm 3408
#define OAMP_MEP_DB_Y_1731_ON_MPLSTPm 3409
#define OAMP_MEP_DB_Y_1731_ON_PWEm 3410
#define OAMP_PE_GEN_MEMm 3411
#define OAMP_PE_PROGRAMm 3412
#define OAMP_PE_PROG_TCAMm 3413
#define OAMP_RMAPEM_MANAGEMENT_REQUESTm 3414
#define OAMP_RMAPEM_STEP_TABLEm 3415
#define OAMP_RMEP_DBm 3416
#define OAMP_UMC_TABLEm 3417
#define OAM_LM_COUNTERSm 3418
#define OAM_LM_COUNTERS_0m 3419
#define OAM_LM_COUNTERS_1m 3420
#define OAM_OPCODE_CONTROL_PROFILEm 3421
#define OCB_OCBM_EVENm 3422
#define OCB_OCBM_ODDm 3423
#define OC_CMU_PORT0_BLOCKm 3424
#define OC_CMU_PORT1_BLOCKm 3425
#define OC_COP0_PORT_BLOCKm 3426
#define OC_COP1_PORT_BLOCKm 3427
#define OC_LRP_BUBBLE_PORT_BLOCKm 3428
#define OC_LRP_BUBBLE_PORT_SEGMENTm 3429
#define OC_LRP_PORT0_BLOCKm 3430
#define OC_LRP_PORT0_SEGMENTm 3431
#define OC_LRP_PORT1_BLOCKm 3432
#define OC_LRP_PORT1_SEGMENTm 3433
#define OC_LRP_PORT2_BLOCKm 3434
#define OC_LRP_PORT2_SEGMENTm 3435
#define OC_LRP_PORT3_BLOCKm 3436
#define OC_LRP_PORT3_SEGMENTm 3437
#define OC_LRP_PORT4_BLOCKm 3438
#define OC_LRP_PORT4_SEGMENTm 3439
#define OC_LRP_PORT5_BLOCKm 3440
#define OC_LRP_PORT5_SEGMENTm 3441
#define OC_LRP_PORT6_BLOCKm 3442
#define OC_LRP_PORT6_SEGMENTm 3443
#define OC_LRP_PORT7_BLOCKm 3444
#define OC_LRP_PORT7_SEGMENTm 3445
#define OC_LRP_PORT8_BLOCKm 3446
#define OC_LRP_PORT8_SEGMENTm 3447
#define OC_LRP_PORT9_BLOCKm 3448
#define OC_LRP_PORT9_SEGMENTm 3449
#define OC_MEMORYm 3450
#define OLMm 3451
#define OLP_DSP_EVENT_ROUTEm 3452
#define OLP_MEM_00000m 3453
#define OOB0SCHMAPm 3454
#define OOB1SCHMAPm 3455
#define OUTCTRLBCASTPKTSm 3456
#define OUTCTRLBYTm 3457
#define OUTCTRLERRPKTSm 3458
#define OUTCTRLMCASTPKTSm 3459
#define OUTCTRLUCASTPKTSm 3460
#define OUTUNCTRLBCASTPKTSm 3461
#define OUTUNCTRLBYTm 3462
#define OUTUNCTRLERRPKTSm 3463
#define OUTUNCTRLMCASTPKTSm 3464
#define OUTUNCTRLUCASTPKTSm 3465
#define OVTHMEMAm 3466
#define OVTHMEMBm 3467
#define PACKETFORMATCODEPROFILEm 3468
#define PACKETFORMATTABLEm 3469
#define PARSERCUSTOMMACROPARAMETERSm 3470
#define PARSERCUSTOMMACROPROTOCOLSm 3471
#define PARSERETHPROTOCOLSm 3472
#define PARSERIPPROTOCOLSm 3473
#define PARSERPROGRAM1m 3474
#define PARSERPROGRAM2m 3475
#define PATHSELECTm 3476
#define PBBCFMTABLEm 3477
#define PBI_DEBUG_TABLEm 3478
#define PB_PAYLOAD_MEM_BANK0m 3479
#define PB_PAYLOAD_MEM_BANK1m 3480
#define PB_PAYLOAD_MEM_BANK2m 3481
#define PB_PAYLOAD_MEM_BANK3m 3482
#define PB_PAYLOAD_MEM_BANK4m 3483
#define PB_PAYLOAD_MEM_BANK5m 3484
#define PB_PAYLOAD_MEM_BANK6m 3485
#define PB_PAYLOAD_MEM_BANK7m 3486
#define PB_PAYLOAD_MEM_BANK8m 3487
#define PB_PAYLOAD_MEM_BANK9m 3488
#define PB_PAYLOAD_MEM_BANK10m 3489
#define PB_PAYLOAD_MEM_BANK11m 3490
#define PB_PAYLOAD_MEM_BANK12m 3491
#define PB_PAYLOAD_MEM_BANK13m 3492
#define PB_PAYLOAD_MEM_BANK14m 3493
#define PB_PAYLOAD_MEM_BANK15m 3494
#define PCMEMORYm 3495
#define PCPm 3496
#define PCQm 3497
#define PCTm 3498
#define PDMm 3499
#define PEFMEMm 3500
#define PFC_ENQ_SRC_PORT_LKUPm 3501
#define PFC_SP_PG_LINE_CNTm 3502
#define PFS_PACKET_TYPE_OFFSETm 3503
#define PGEMEMm 3504
#define PHB2_COS_MAPm 3505
#define PHYSICAL_PORT_BASE_QUEUEm 3506
#define PINFOFERm 3507
#define PINFOFLPm 3508
#define PINFOLBPm 3509
#define PINFOLLRm 3510
#define PINFOPMFm 3511
#define PINFOPMF_KEYGENVARm 3512
#define PLMm 3513
#define PMCm 3514
#define PMEM0m 3515
#define PMEM1m 3516
#define PMEM2m 3517
#define PMEM3m 3518
#define PMEM4m 3519
#define PMEM5m 3520
#define PMEM6m 3521
#define PMEM7m 3522
#define PMEM8m 3523
#define PMEM9m 3524
#define PMEM10m 3525
#define PMEM11m 3526
#define PMEM12m 3527
#define PMEM13m 3528
#define PMEM14m 3529
#define PMEM15m 3530
#define PMEM16m 3531
#define PMEM17m 3532
#define PMEM18m 3533
#define PMEM19m 3534
#define PMEM20m 3535
#define PMEM21m 3536
#define PMEM22m 3537
#define PMEM23m 3538
#define PORTMINETABLELAGPORTm 3539
#define PORTMINETABLEPHYSICALPORTm 3540
#define PORTPROTOCOLm 3541
#define PORT_BRIDGE_BMAPm 3542
#define PORT_BRIDGE_MIRROR_BMAPm 3543
#define PORT_CBL_TABLEm 3544
#define PORT_CBL_TABLE_MODBASEm 3545
#define PORT_COS_MAPm 3546
#define PORT_EHG_RX_TUNNEL_DATAm 3547
#define PORT_EHG_RX_TUNNEL_MASKm 3548
#define PORT_EHG_TX_TUNNEL_DATAm 3549
#define PORT_LAG_FAILOVER_SETm 3550
#define PORT_OR_TRUNK_MAC_ACTIONm 3551
#define PORT_OR_TRUNK_MAC_COUNTm 3552
#define PORT_OR_TRUNK_MAC_LIMITm 3553
#define PORT_QUEUE_SIZEm 3554
#define PORT_TABm 3555
#define PORT_WC_UCMEM_DATAm 3556
#define PPCONTEXTFEMBITSELECTTABLEm 3557
#define PPCONTEXTFEMFIELDSELECTMAPm 3558
#define PPCONTEXTFEMMAPINDEXTABLEm 3559
#define PPCTm 3560
#define PPPORTFEMBITSELECTTABLEm 3561
#define PPPORTFEMFIELDSELECTMAPm 3562
#define PPPORTFEMMAPINDEXTABLEm 3563
#define PPPORTINFOm 3564
#define PPPORTVALUESm 3565
#define PP_CAM_RAMm 3566
#define PP_CPDMm 3567
#define PP_HASH_BIT_TEMPLATEm 3568
#define PP_HASH_BYTE_TEMPLATEm 3569
#define PP_IQSMm 3570
#define PP_PCTm 3571
#define PP_PORT_GPP_TRANSLATION_1m 3572
#define PP_PORT_GPP_TRANSLATION_2m 3573
#define PP_PORT_GPP_TRANSLATION_3m 3574
#define PP_PORT_GPP_TRANSLATION_4m 3575
#define PP_PORT_TO_PHYSICAL_PORT_MAPm 3576
#define PP_PPCTm 3577
#define PP_SQDMm 3578
#define PP_TCAMm 3579
#define PQDMDm 3580
#define PQDMSm 3581
#define PQREDm 3582
#define PQWQm 3583
#define PRCMm 3584
#define PRDMm 3585
#define PRFCFGAm 3586
#define PRFCFGBm 3587
#define PRFSELAm 3588
#define PRFSELBm 3589
#define PRI_LUTm 3590
#define PROGRAMSELECTIONMAP0m 3591
#define PROGRAMSELECTIONMAP1m 3592
#define PROGRAMSELECTIONMAP2m 3593
#define PROGRAMSELECTIONMAP3m 3594
#define PROGRAMSELECTIONMAP4m 3595
#define PROGRAMSELECTIONMAP5m 3596
#define PROGRAMSELECTIONMAP6m 3597
#define PROGRAMSELECTIONMAP7m 3598
#define PROGRAMTRANSLATIONMAPm 3599
#define PROGRAMVARSm 3600
#define PROGRAMVARSTABLEm 3601
#define PROG_MEMm 3602
#define PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLEm 3603
#define PR_ICC_LOOKUP_CORE_PORT_DEFAULTS_TABLEm 3604
#define PR_ICC_LOOKUP_CORE_TCAM_TABLEm 3605
#define PR_IDP_POLICER_METER_BUCKETm 3606
#define PR_IDP_POLICER_METER_CONFIGm 3607
#define PTP_LABEL_RANGE_PROFILE_TABLEm 3608
#define PUPFIFO_HIm 3609
#define PUPFIFO_LOm 3610
#define QBUFFSPROFILEm 3611
#define QDEPTH_THRESH0m 3612
#define QDEPTH_THRESH1m 3613
#define QDESCm 3614
#define QDRDLLMEMm 3615
#define QDRMEMm 3616
#define QL_TABLE0m 3617
#define QL_TABLE1m 3618
#define QMm 3619
#define QM_ALLOCATION_WATERMARKm 3620
#define QM_BUFFER_STATE0m 3621
#define QM_BUFFER_STATE2m 3622
#define QM_BUFFER_STATE3m 3623
#define QM_BUFFER_STATE_AGEm 3624
#define QM_DEQUEUE_CONTEXT0m 3625
#define QM_DEQUEUE_CONTEXT1m 3626
#define QM_DEST_QUEUE_HEADPTRm 3627
#define QM_DEST_QUEUE_STATEm 3628
#define QM_DQ_NEXT_BUFFERm 3629
#define QM_EGRESS_BUFFER_STATE1m 3630
#define QM_FREE_PAGE_FIFO0m 3631
#define QM_FREE_PAGE_FIFO1m 3632
#define QM_FREE_PAGE_FIFO2m 3633
#define QM_FREE_PAGE_FIFO3m 3634
#define QM_FREE_PAGE_FIFO4m 3635
#define QM_INGRESS_BUFFER_STATE1m 3636
#define QM_NEXT_PAGEm 3637
#define QM_PAGE_ROTATIONm 3638
#define QM_REPLICATION_CONTEXTm 3639
#define QM_REPLICATION_DEREFm 3640
#define QM_REPLICATION_LRP_STATEm 3641
#define QM_REPLICATION_REFm 3642
#define QM_REPLICATION_REP_COPYm 3643
#define QM_SCOREBOARD0m 3644
#define QM_SCOREBOARD1m 3645
#define QM_SOURCE_QUEUEm 3646
#define QM_SOURCE_QUEUE_CONFIGm 3647
#define QM_SOURCE_QUEUE_HEADPTRm 3648
#define QM_SOURCE_QUEUE_STATE0m 3649
#define QM_SOURCE_QUEUE_STATE1m 3650
#define QM_SQ_NEXT_BUFFERm 3651
#define QPRISELm 3652
#define QSMm 3653
#define QSZm 3654
#define QSZTHm 3655
#define QTYPEm 3656
#define QUEUE_MAPm 3657
#define QUEUE_PARAMETER_HIm 3658
#define QUEUE_PARAMETER_LOm 3659
#define QUEUE_STATE_HIm 3660
#define QUEUE_STATE_LOm 3661
#define QUEUE_TO_SC_0m 3662
#define QUEUE_TO_SC_1m 3663
#define QUEUE_TO_SC_2m 3664
#define QUEUE_TO_SC_3m 3665
#define Q_MAX_BUFFSm 3666
#define Q_MIN_BUFFSm 3667
#define Q_PRIORITY_BIT_MAPm 3668
#define RAFARADDRSTATUSm 3669
#define RAFBRADDRSTATUSm 3670
#define RAFCRADDRSTATUSm 3671
#define RAFDRADDRSTATUSm 3672
#define RAFERADDRSTATUSm 3673
#define RAFFRADDRSTATUSm 3674
#define RAFWADDRm 3675
#define RANDGENm 3676
#define RATE_DELTA_MAXm 3677
#define RAW_ENTRY_TABLEm 3678
#define RAW_HITBIT_TABLEm 3679
#define RCL2OFPm 3680
#define RCNTm 3681
#define RCYCTXTMAPm 3682
#define RCYSCMm 3683
#define RDFAWADDRSTATUSm 3684
#define RDFBWADDRSTATUSm 3685
#define RDFCWADDRSTATUSm 3686
#define RDFDWADDRSTATUSm 3687
#define RDFEWADDRSTATUSm 3688
#define RDFFWADDRSTATUSm 3689
#define RDFRADDRm 3690
#define RDMm 3691
#define REPLICATION_FIFO_BANK0m 3692
#define REPLICATION_FIFO_BANK1m 3693
#define RESERVEDMCm 3694
#define RH_ECMP_DROPSm 3695
#define RH_ECMP_DROPS_Xm 3696
#define RH_ECMP_DROPS_Ym 3697
#define RH_ECMP_ETHERTYPE_ELIGIBILITY_MAPm 3698
#define RH_ECMP_FLOWSETm 3699
#define RH_HGT_DROPSm 3700
#define RH_HGT_DROPS_Xm 3701
#define RH_HGT_DROPS_Ym 3702
#define RH_HGT_ETHERTYPE_ELIGIBILITY_MAPm 3703
#define RH_HGT_FLOWSETm 3704
#define RH_HGT_GROUP_CONTROLm 3705
#define RH_LAG_DROPSm 3706
#define RH_LAG_DROPS_Xm 3707
#define RH_LAG_DROPS_Ym 3708
#define RH_LAG_ETHERTYPE_ELIGIBILITY_MAPm 3709
#define RH_LAG_FLOWSETm 3710
#define RMEPm 3711
#define RPDMm 3712
#define RPDMHDRm 3713
#define RPFMEMORYm 3714
#define RQE_FREE_LISTm 3715
#define RQE_LINK_LISTm 3716
#define RRDMm 3717
#define RTAG7_FLOW_BASED_HASHm 3718
#define RTAG7_PORT_BASED_HASHm 3719
#define RTP_CRMAm 3720
#define RTP_CUCTm 3721
#define RTP_DLLUPm 3722
#define RTP_DLLUSm 3723
#define RTP_DRMAm 3724
#define RTP_DUCTPm 3725
#define RTP_DUCTSm 3726
#define RTP_FFLBPm 3727
#define RTP_FFLBSm 3728
#define RTP_MCLBTPm 3729
#define RTP_MCLBTSm 3730
#define RTP_MCTm 3731
#define RTP_MEM_800000m 3732
#define RTP_MEM_900000m 3733
#define RTP_MEM_1100000m 3734
#define RTP_MEM_A00000m 3735
#define RTP_MEM_C00000m 3736
#define RTP_MEM_D00000m 3737
#define RTP_MULTI_CAST_TABLE_UPDATEm 3738
#define RTP_MULTI_TBm 3739
#define RTP_RCGLBTm 3740
#define RTP_RMHMTm 3741
#define RTP_RRMAm 3742
#define RTP_SCTINCm 3743
#define RTP_SLSCTm 3744
#define RTP_TOTSFm 3745
#define RT_BKm 3746
#define RT_FMm 3747
#define RT_FSm 3748
#define RT_IFm 3749
#define RT_STm 3750
#define RXBADTAGPKTSm 3751
#define RXLP_CHANNEL_CONTROL_BUFFERm 3752
#define RXLP_DEBUG_COUNTER0m 3753
#define RXLP_DEBUG_COUNTER1m 3754
#define RXLP_DEBUG_COUNTER2m 3755
#define RXLP_DEBUG_COUNTER3m 3756
#define RXLP_DEBUG_COUNTER4m 3757
#define RXLP_DEBUG_COUNTER5m 3758
#define RXLP_DEBUG_COUNTER6m 3759
#define RXLP_DEBUG_COUNTER7m 3760
#define RXLP_DEBUG_COUNTER8m 3761
#define RXLP_DEBUG_COUNTER9m 3762
#define RXLP_DEBUG_COUNTER10m 3763
#define RXLP_DEBUG_COUNTER11m 3764
#define RXLP_DFC_MSG_BIT_REMAP_PORT_0m 3765
#define RXLP_DFC_MSG_BIT_REMAP_PORT_1m 3766
#define RXLP_DFC_MSG_BIT_REMAP_PORT_2m 3767
#define RXLP_DFC_MSG_BIT_REMAP_PORT_3m 3768
#define RXLP_ERROR_ACTION_MAP_DATAm 3769
#define RXLP_ERROR_ACTION_MAP_TCAMm 3770
#define RXLP_INTERNAL_STREAM_MAP_PORT_0m 3771
#define RXLP_INTERNAL_STREAM_MAP_PORT_1m 3772
#define RXLP_INTERNAL_STREAM_MAP_PORT_2m 3773
#define RXLP_INTERNAL_STREAM_MAP_PORT_3m 3774
#define RXLP_INTR_DATA_MEMm 3775
#define RXLP_MAX_FRAME_SIZEm 3776
#define RXNOSCIPKTSm 3777
#define RXNOTAGPKTSm 3778
#define RXSAINVLDPKTSm 3779
#define RXSANOTUSINGSAPKTSm 3780
#define RXSANOTVLDPKTSm 3781
#define RXSAOKPKTSm 3782
#define RXSAUNUSEDSAPKTSm 3783
#define RXSCDCRPTBYTm 3784
#define RXSCDLYPKTSm 3785
#define RXSCINVLDPKTSm 3786
#define RXSCLATEPKTSm 3787
#define RXSCNOTUSINGSAPKTSm 3788
#define RXSCNOTVLDPKTSm 3789
#define RXSCOKPKTSm 3790
#define RXSCUNCHKPKTSm 3791
#define RXSCUNUSEDSAPKTSm 3792
#define RXSCVLDTBYTm 3793
#define RXUNKNOWNSCIPKTSm 3794
#define RXUNTAGPKTSm 3795
#define RX_PROT_GROUP_TABLEm 3796
#define RX_PROT_GROUP_TABLE_1m 3797
#define RX_PROT_GROUP_TABLE_1_DMAm 3798
#define RX_PROT_GROUP_TABLE_DMAm 3799
#define SCHEDULER_CREDIT_GENERATION_CALENDARm 3800
#define SCHEDULER_ENABLE_MEMORYm 3801
#define SCHEDULER_INITm 3802
#define SCH_BUCKET_DEFICIT__BDFm 3803
#define SCH_CH_NIF_CALENDAR_CONFIGURATION__CNCCm 3804
#define SCH_CH_NIF_RATES_CONFIGURATION__CNRCm 3805
#define SCH_CIR_SHAPERS_STATIC_TABEL__CSSTm 3806
#define SCH_CIR_SHAPER_CALENDAR__CSCm 3807
#define SCH_CL_SCHEDULERS_CONFIGURATION__SCCm 3808
#define SCH_CL_SCHEDULERS_TYPE__SCTm 3809
#define SCH_DEVICE_RATE_MEMORY__DRMm 3810
#define SCH_DSP_2_PORT_MAP__DSPPm 3811
#define SCH_DUAL_SHAPER_MEMORY__DSMm 3812
#define SCH_FC_MAP__FCMm 3813
#define SCH_FLOW_DESCRIPTOR_MEMORY_STATIC__FDMSm 3814
#define SCH_FLOW_GROUP_MEMORY__FGMm 3815
#define SCH_FLOW_INSTALLED_MEMORY__FIMm 3816
#define SCH_FLOW_STATUS_MEMORY__FSMm 3817
#define SCH_FLOW_SUB_FLOW__FSFm 3818
#define SCH_FLOW_TO_FIP_MAPPING__FFMm 3819
#define SCH_FLOW_TO_QUEUE_MAPPING__FQMm 3820
#define SCH_FORCE_STATUS_MESSAGEm 3821
#define SCH_HR_SCHEDULER_CONFIGURATION__SHCm 3822
#define SCH_MEM_01300000m 3823
#define SCH_MEM_01400000m 3824
#define SCH_MEM_01500000m 3825
#define SCH_MEM_01600000m 3826
#define SCH_MEM_01700000m 3827
#define SCH_MEM_01800000m 3828
#define SCH_MEM_01900000m 3829
#define SCH_MEM_03000000m 3830
#define SCH_MEM_03100000m 3831
#define SCH_MEM_03200000m 3832
#define SCH_MEM_03300000m 3833
#define SCH_MEM_03400000m 3834
#define SCH_MEM_03500000m 3835
#define SCH_MEM_04700000m 3836
#define SCH_MEM_07100000m 3837
#define SCH_MEM_01A00000m 3838
#define SCH_MEM_01B00000m 3839
#define SCH_MEM_01C00000m 3840
#define SCH_MEM_01F00000m 3841
#define SCH_MEM_04A00000m 3842
#define SCH_MEM_04D00000m 3843
#define SCH_ONE_PORT_NIF_CONFIGURATION__OPNCm 3844
#define SCH_PIR_SHAPERS_STATIC_TABEL__PSSTm 3845
#define SCH_PIR_SHAPER_CALENDAR__PSCm 3846
#define SCH_PORT_ENABLE__PORTENm 3847
#define SCH_PORT_GROUP__PFGMm 3848
#define SCH_PORT_QUEUE_SIZE__PQSm 3849
#define SCH_PORT_SCHEDULER_MAP__PSMm 3850
#define SCH_PORT_SCHEDULER_WEIGHTS__PSWm 3851
#define SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR__CALm 3852
#define SCH_SCHEDULER_ENABLE_MEMORY__SEMm 3853
#define SCH_SCHEDULER_INITm 3854
#define SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC__SHDSm 3855
#define SCH_TOKEN_MEMORY_CONTROLLER__TMCm 3856
#define SEMOPCODEIPOFFSETSm 3857
#define SEMOPCODEPCPDEIOFFSETSm 3858
#define SEMOPCODETCDPOFFSETSm 3859
#define SEMRESULTm 3860
#define SEMRESULTACCESSEDm 3861
#define SEMRESULTTABLEm 3862
#define SEMRESULTTABLEACMPm 3863
#define SEMRESULTTABLEACP2PTOACm 3864
#define SEMRESULTTABLEACP2PTOPBBm 3865
#define SEMRESULTTABLEACP2PTOPWEm 3866
#define SEMRESULTTABLEIPTTm 3867
#define SEMRESULTTABLEISIDMPm 3868
#define SEMRESULTTABLEISIDP2Pm 3869
#define SEMRESULTTABLELABELLSPm 3870
#define SEMRESULTTABLELABELPWEMPm 3871
#define SEMRESULTTABLELABELPWEP2Pm 3872
#define SEMRESULTTABLELABELVRLm 3873
#define SEMRESULTTABLETRILLm 3874
#define SEQMm 3875
#define SERVICE_COS_MAPm 3876
#define SERVICE_PORT_MAPm 3877
#define SERVICE_QUEUE_MAPm 3878
#define SER_MEMORYm 3879
#define SER_RESULT_0m 3880
#define SER_RESULT_1m 3881
#define SER_RESULT_DATA_0m 3882
#define SER_RESULT_DATA_1m 3883
#define SER_RESULT_EXPECTED_0m 3884
#define SER_RESULT_EXPECTED_1m 3885
#define SHAPER_BUCKET_0m 3886
#define SHAPER_BUCKET_1m 3887
#define SHAPER_BUCKET_2m 3888
#define SHAPER_BUCKET_3m 3889
#define SHAPER_DESCRIPTOR_MEMORY_STATICm 3890
#define SHAPER_EVENTm 3891
#define SHAPER_LEAK_0m 3892
#define SHAPER_LEAK_1m 3893
#define SHAPER_LEAK_2m 3894
#define SHAPER_LEAK_3m 3895
#define SHAPER_STATEm 3896
#define SLQ_COUNTERm 3897
#define SMOOTHDIVISIONm 3898
#define SNOOPACTIONm 3899
#define SNOOPMIRRORTABLE0m 3900
#define SNOOPMIRRORTABLE1m 3901
#define SNPACTPROFILEm 3902
#define SOPMMUm 3903
#define SOURCE_MOD_PROXY_TABLEm 3904
#define SOURCE_NODE_TYPE_TABm 3905
#define SOURCE_TRUNK_MAP_MODBASEm 3906
#define SOURCE_TRUNK_MAP_TABLEm 3907
#define SOURCE_VPm 3908
#define SOURCE_VP_2m 3909
#define SOURCE_VP_ATTRIBUTES_2m 3910
#define SPORT_EHG_RX_TUNNEL_DATAm 3911
#define SPORT_EHG_RX_TUNNEL_MASKm 3912
#define SPORT_EHG_TX_TUNNEL_DATAm 3913
#define SPRDPRMm 3914
#define SRCDESTPORTFORL3ACL_KEYm 3915
#define SRCQRNGm 3916
#define SRCSYSTEMPORTFEMBITSELECTTABLEm 3917
#define SRCSYSTEMPORTFEMFIELDSELECTMAPm 3918
#define SRCSYSTEMPORTFEMMAPINDEXTABLEm 3919
#define SRC_MODID_BLOCKm 3920
#define SRC_MODID_EGRESSm 3921
#define SRC_MODID_INGRESS_BLOCKm 3922
#define SRDPRBm 3923
#define STATSCFGm 3924
#define STG_TABm 3925
#define STMm 3926
#define STPm 3927
#define STPTABLEm 3928
#define SUBNETCLASSIFYm 3929
#define SUBPORT_MAP_TABLEm 3930
#define SUBPORT_SHAPER_TABLEm 3931
#define SUBPORT_TAG_TO_PP_PORT_MAPm 3932
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLYm 3933
#define SUBPORT_TAG_TO_PP_PORT_MAP_ONLYm 3934
#define SUBPORT_WERR_TABLEm 3935
#define SVEMMANAGEMENTREQUESTm 3936
#define SVM_MACROFLOW_INDEX_TABLEm 3937
#define SVM_METER_TABLEm 3938
#define SVM_OFFSET_TABLEm 3939
#define SVM_POLICY_TABLEm 3940
#define SVP_DISABLE_VLAN_CHECKS_TABm 3941
#define SYSPm 3942
#define SYSPORT_PRI_HIm 3943
#define SYSPORT_PRI_LOm 3944
#define SYSPORT_TO_NODEm 3945
#define SYSPORT_TO_QUEUEm 3946
#define SYSTEM_CONFIG_TABLEm 3947
#define SYSTEM_CONFIG_TABLE_MODBASEm 3948
#define SYS_PORTMAPm 3949
#define TABLE0_LOG_TO_PHY_MAPm 3950
#define TABLE1_LOG_TO_PHY_MAPm 3951
#define TABLE2_LOG_TO_PHY_MAPm 3952
#define TABLE3_LOG_TO_PHY_MAPm 3953
#define TABLE4_LOG_TO_PHY_MAPm 3954
#define TABLE_BRIDGE1Q_MEMBERSHIP_INGRESSm 3955
#define TABLE_BRIDGE1Q_PP_PAm 3956
#define TABLE_BRIDGE1Q_STP_STATEm 3957
#define TABLE_BRIDGE_ACCEPTABLE_FRAME_TYPEm 3958
#define TABLE_BRIDGE_IP_TCm 3959
#define TABLE_BRIDGE_L4_PORT_TCm 3960
#define TABLE_BRIDGE_PCP_DEI_DECODEm 3961
#define TABLE_BRIDGE_PORT_PROTOCOLm 3962
#define TABLE_BRIDGE_PP_PAm 3963
#define TABLE_BRIDGE_TAG_FORMATm 3964
#define TABLE_BRIDGE_UNKNOWN_DA_ACTIONm 3965
#define TABLE_BRIDGE_VLAN_EDIT_COMMANDm 3966
#define TABLE_BRIDGE_VSIm 3967
#define TABLE_FIRST_PROTOCOLS_DBm 3968
#define TABLE_L2_INTERFACEm 3969
#define TABLE_L2_PROTECTION_STATUSm 3970
#define TABLE_PP_PA_DBm 3971
#define TABLE_SNOOP_COMMANDm 3972
#define TABLE_TERMINATION_DBm 3973
#define TABLE_VSI_TO_RIF_TABLEm 3974
#define TAILm 3975
#define TAIL_LLAm 3976
#define TAPS_BB_CMD_NOPm 3977
#define TAPS_BB_CMD_READm 3978
#define TAPS_BB_CMD_WRITEm 3979
#define TAPS_BB_RAW_CMD_READm 3980
#define TAPS_BB_RAW_CMD_WRITEm 3981
#define TAPS_BRR_CMD_NOPm 3982
#define TAPS_BRR_CMD_READm 3983
#define TAPS_BRR_CMD_WRITEm 3984
#define TAPS_BRR_WIDE_CMD_READm 3985
#define TAPS_BRR_WIDE_CMD_WRITEm 3986
#define TAPS_RPB_CMD_FIND_BUCKETm 3987
#define TAPS_RPB_CMD_NOPm 3988
#define TAPS_RPB_CMD_PROPAGATEm 3989
#define TAPS_RPB_CMD_READm 3990
#define TAPS_RPB_CMD_REPLACEm 3991
#define TAPS_RPB_CMD_WRITEm 3992
#define TAPS_RPB_RAW_TCAM_CMD_READm 3993
#define TAPS_RPB_RAW_TCAM_CMD_WRITEm 3994
#define TCAMACTION0m 3995
#define TCAMACTION1m 3996
#define TCAMACTION2m 3997
#define TCAMACTION3m 3998
#define TCAMBANKm 3999
#define TCAM_1STPASSKEYPROFILERESOLVEDDATAm 4000
#define TCAM_2NDPASSKEYPROFILERESOLVEDDATAm 4001
#define TCAM_BRIDGE_IPV4_SUBNETm 4002
#define TCAM_BRIDGE_L4_PORTm 4003
#define TCAM_ETHERNET_PROTOCOL_DBm 4004
#define TCAM_ETHER_TAG_OR_ETHER_TYPEm 4005
#define TCAM_IPV4_NEXT_PROTOCOLm 4006
#define TCAM_IPV4_PROTOCOL_DBm 4007
#define TCAM_IPV6_PROTOCOL_DBm 4008
#define TCAM_KEYRESOLUTIONPROFILEm 4009
#define TCAM_TPIDm 4010
#define TCAM_TPID_DBm 4011
#define TCDPMAPm 4012
#define TCDPMAPTABLEm 4013
#define TCP_FNm 4014
#define TC_FREE_POOLm 4015
#define TDMCONFIGm 4016
#define TDM_TABLEm 4017
#define THDIEMA_THDI_PORT_PG_CNTRSm 4018
#define THDIEMA_THDI_PORT_PG_CONFIGm 4019
#define THDIEMA_THDI_PORT_SP_CNTRSm 4020
#define THDIEMA_THDI_PORT_SP_CONFIGm 4021
#define THDIEXT_THDI_PORT_PG_CNTRSm 4022
#define THDIEXT_THDI_PORT_PG_CONFIGm 4023
#define THDIEXT_THDI_PORT_SP_CNTRSm 4024
#define THDIEXT_THDI_PORT_SP_CONFIGm 4025
#define THDIQEN_THDI_PORT_PG_CNTRSm 4026
#define THDIQEN_THDI_PORT_PG_CONFIGm 4027
#define THDIQEN_THDI_PORT_SP_CNTRSm 4028
#define THDIQEN_THDI_PORT_SP_CONFIGm 4029
#define THDIRQE_THDI_PORT_PG_CNTRSm 4030
#define THDIRQE_THDI_PORT_PG_CONFIGm 4031
#define THDIRQE_THDI_PORT_SP_CNTRSm 4032
#define THDIRQE_THDI_PORT_SP_CONFIGm 4033
#define THDI_PORT_PG_BSTm 4034
#define THDI_PORT_PG_BST_Xm 4035
#define THDI_PORT_PG_BST_Ym 4036
#define THDI_PORT_PG_CNTRSm 4037
#define THDI_PORT_PG_CNTRS_RT1_Xm 4038
#define THDI_PORT_PG_CNTRS_RT1_Ym 4039
#define THDI_PORT_PG_CNTRS_RT2_Xm 4040
#define THDI_PORT_PG_CNTRS_RT2_Ym 4041
#define THDI_PORT_PG_CNTRS_SH1_Xm 4042
#define THDI_PORT_PG_CNTRS_SH1_Ym 4043
#define THDI_PORT_PG_CNTRS_SH2_Xm 4044
#define THDI_PORT_PG_CNTRS_SH2_Ym 4045
#define THDI_PORT_PG_CONFIGm 4046
#define THDI_PORT_PG_CONFIG0_Xm 4047
#define THDI_PORT_PG_CONFIG0_Ym 4048
#define THDI_PORT_PG_CONFIG1_Xm 4049
#define THDI_PORT_PG_CONFIG1_Ym 4050
#define THDI_PORT_PG_CONFIG2_Xm 4051
#define THDI_PORT_PG_CONFIG2_Ym 4052
#define THDI_PORT_PG_CONFIG_Xm 4053
#define THDI_PORT_PG_CONFIG_Ym 4054
#define THDI_PORT_SP_BSTm 4055
#define THDI_PORT_SP_BST_Xm 4056
#define THDI_PORT_SP_BST_Ym 4057
#define THDI_PORT_SP_CNTRSm 4058
#define THDI_PORT_SP_CNTRS_RT_Xm 4059
#define THDI_PORT_SP_CNTRS_RT_Ym 4060
#define THDI_PORT_SP_CNTRS_SH_Xm 4061
#define THDI_PORT_SP_CNTRS_SH_Ym 4062
#define THDI_PORT_SP_CONFIGm 4063
#define THDI_PORT_SP_CONFIG0_Xm 4064
#define THDI_PORT_SP_CONFIG0_Ym 4065
#define THDI_PORT_SP_CONFIG1_Xm 4066
#define THDI_PORT_SP_CONFIG1_Ym 4067
#define THDI_PORT_SP_CONFIG2_Xm 4068
#define THDI_PORT_SP_CONFIG2_Ym 4069
#define THDI_PORT_SP_CONFIG_Xm 4070
#define THDI_PORT_SP_CONFIG_Ym 4071
#define THDO_CONFIG_0Am 4072
#define THDO_CONFIG_0Bm 4073
#define THDO_CONFIG_1Am 4074
#define THDO_CONFIG_1Bm 4075
#define THDO_CONFIG_EX_0Am 4076
#define THDO_CONFIG_EX_0Bm 4077
#define THDO_CONFIG_EX_1Am 4078
#define THDO_CONFIG_EX_1Bm 4079
#define THDO_OFFSET_0Am 4080
#define THDO_OFFSET_0Bm 4081
#define THDO_OFFSET_1Am 4082
#define THDO_OFFSET_1Bm 4083
#define THDO_OFFSET_EX_0Am 4084
#define THDO_OFFSET_EX_0Bm 4085
#define THDO_OFFSET_EX_1Am 4086
#define THDO_OFFSET_EX_1Bm 4087
#define THDO_OPNCOUNT_QENTRYm 4088
#define THDO_QCOUNT_CELL_1m 4089
#define THDO_QCOUNT_QENTRY_0m 4090
#define THDO_QCOUNT_QENTRY_1m 4091
#define THDO_QRESET_VALUE_CELL_1m 4092
#define THDO_QRESET_VALUE_QENTRY_1m 4093
#define THDO_QSTATUS_CELL_1m 4094
#define THDO_QSTATUS_QENTRY_1m 4095
#define TIMESLOT_BURST_SIZE_BYTESm 4096
#define TMA_HASH0_RANDTABLE0m 4097
#define TMA_HASH0_RANDTABLE1m 4098
#define TMA_HASH0_RANDTABLE2m 4099
#define TMA_HASH0_RANDTABLE3m 4100
#define TMA_HASH0_RANDTABLE4m 4101
#define TMA_HASH0_RANDTABLE5m 4102
#define TMA_HASH0_RANDTABLE6m 4103
#define TMA_HASH0_RANDTABLE7m 4104
#define TMA_HASH1_RANDTABLE0m 4105
#define TMA_HASH1_RANDTABLE1m 4106
#define TMA_HASH1_RANDTABLE2m 4107
#define TMA_HASH1_RANDTABLE3m 4108
#define TMA_HASH1_RANDTABLE4m 4109
#define TMA_HASH1_RANDTABLE5m 4110
#define TMA_HASH1_RANDTABLE6m 4111
#define TMA_HASH1_RANDTABLE7m 4112
#define TMA_PM_HIST0m 4113
#define TMA_PM_HIST1m 4114
#define TMA_PM_HIST2m 4115
#define TMA_PM_HIST3m 4116
#define TMA_PM_HIST4m 4117
#define TMA_PM_HIST5m 4118
#define TMA_PM_HIST6m 4119
#define TMA_PM_HIST7m 4120
#define TMB_DISTRIBUTOR_REGION_DEFINITIONm 4121
#define TMB_DISTRIBUTOR_SCRAMBLE_TABLE0m 4122
#define TMB_DISTRIBUTOR_SCRAMBLE_TABLE1m 4123
#define TMB_DISTRIBUTOR_SCRAMBLE_TABLE2m 4124
#define TMB_HASH0_RANDTABLE0m 4125
#define TMB_HASH0_RANDTABLE1m 4126
#define TMB_HASH0_RANDTABLE2m 4127
#define TMB_HASH0_RANDTABLE3m 4128
#define TMB_HASH0_RANDTABLE4m 4129
#define TMB_HASH0_RANDTABLE5m 4130
#define TMB_HASH0_RANDTABLE6m 4131
#define TMB_HASH0_RANDTABLE7m 4132
#define TMB_LPM_DBUCKET_IPV4_128m 4133
#define TMB_LPM_DBUCKET_IPV4_256m 4134
#define TMB_LPM_DBUCKET_IPV6_128m 4135
#define TMB_LPM_DBUCKET_IPV6_256m 4136
#define TMB_UPDATER_CMD_EML_DELETEm 4137
#define TMB_UPDATER_CMD_EML_INS_BEGIN_ENDm 4138
#define TMB_UPDATER_CMD_FIFO0m 4139
#define TMB_UPDATER_CMD_FIFO1m 4140
#define TMB_UPDATER_CMD_LOCK_RELEASEm 4141
#define TMB_UPDATER_CMD_NOPm 4142
#define TMB_UPDATER_CMD_RAW_READm 4143
#define TMB_UPDATER_CMD_RAW_WRITEm 4144
#define TMB_UPDATER_CMD_XL_READm 4145
#define TMB_UPDATER_CMD_XL_WRITEm 4146
#define TMB_UPDATER_FREE_CHAIN_FIFO0m 4147
#define TMB_UPDATER_FREE_CHAIN_FIFO1m 4148
#define TMB_UPDATER_FREE_CHAIN_FIFO2m 4149
#define TMB_UPDATER_FREE_CHAIN_FIFO3m 4150
#define TMB_UPDATER_RECYCLE_CHAIN_FIFOm 4151
#define TMB_UPDATER_RESPONSEm 4152
#define TMB_UPDATER_RSP_FIFO0m 4153
#define TMB_UPDATER_RSP_FIFO1m 4154
#define TMB_UPDATER_TAPS_RESPONSEm 4155
#define TMPORTPPCONTEXTCONFIGm 4156
#define TMPORTPPPORTCONFIGm 4157
#define TMPORTSYSPORTCONFIGm 4158
#define TOKEN_MEMORY_CONTROLLERm 4159
#define TOS_2COSm 4160
#define TOS_FNm 4161
#define TRAFFICCLASSMAPPINGm 4162
#define TRILL_DROP_STATSm 4163
#define TRILL_DROP_STATS_Xm 4164
#define TRILL_DROP_STATS_Ym 4165
#define TRUNK32_CONFIG_TABLEm 4166
#define TRUNK32_PORT_TABLEm 4167
#define TRUNK_BITMAPm 4168
#define TRUNK_CBL_TABLEm 4169
#define TRUNK_EGR_MASKm 4170
#define TRUNK_GROUPm 4171
#define TRUNK_MEMBERm 4172
#define TTLSCOPEm 4173
#define TTL_FNm 4174
#define TXLP_DEBUG_COUNTER0m 4175
#define TXLP_DEBUG_COUNTER1m 4176
#define TXLP_DEBUG_COUNTER2m 4177
#define TXLP_DEBUG_COUNTER3m 4178
#define TXLP_DEBUG_COUNTER4m 4179
#define TXLP_DEBUG_COUNTER5m 4180
#define TXLP_DEBUG_COUNTER6m 4181
#define TXLP_DEBUG_COUNTER7m 4182
#define TXLP_DEBUG_COUNTER8m 4183
#define TXLP_DEBUG_COUNTER9m 4184
#define TXLP_DEBUG_COUNTER10m 4185
#define TXLP_DEBUG_COUNTER11m 4186
#define TXLP_INT2EXT_STREAM_MAP_TABLEm 4187
#define TXLP_PORT_ADDR_MAP_TABLEm 4188
#define TXLP_PORT_MMU_REQUESTSm 4189
#define TXLP_PORT_REQUESTSm 4190
#define TXLP_PORT_STREAM_BITMAP_TABLEm 4191
#define TXLP_PORT_USED_ENTRIESm 4192
#define TXLP_STREAM_ADDR_MAP_TABLEm 4193
#define TXLP_STREAM_MMU_REQUESTSm 4194
#define TXLP_STREAM_USED_ENTRIESm 4195
#define TXSACRPTPKTSm 4196
#define TXSAPRTCPKTSm 4197
#define TXSCCRPTBYTm 4198
#define TXSCCRPTPKTSm 4199
#define TXSCPRTCBYTm 4200
#define TXSCPRTCPKTSm 4201
#define TXTAGTABLEm 4202
#define TXUNTAGPKTSm 4203
#define TX_PFC_SRC_PORT_LKUPm 4204
#define TX_SFI_CFIFOm 4205
#define TX_SFI_DFIFOm 4206
#define TYPE_RESOLUTION_TABLEm 4207
#define UCFIFOm 4208
#define UDF_CONDITIONAL_CHECK_TABLE_CAMm 4209
#define UDF_CONDITIONAL_CHECK_TABLE_RAMm 4210
#define UDF_OFFSETm 4211
#define UFLOW_Am 4212
#define UFLOW_Bm 4213
#define UNKNOWNDAACTIONPROFILESm 4214
#define UNKNOWN_HGI_BITMAPm 4215
#define UNKNOWN_MCAST_BLOCK_MASKm 4216
#define UNKNOWN_UCAST_BLOCK_MASKm 4217
#define VFIm 4218
#define VFI_1m 4219
#define VFP_HASH_FIELD_BMAP_TABLE_Am 4220
#define VFP_HASH_FIELD_BMAP_TABLE_Bm 4221
#define VFP_POLICY_TABLEm 4222
#define VFP_TCAMm 4223
#define VLANEDITPCPDEIMAPm 4224
#define VLANPORTMEMBERSHIPTABLEm 4225
#define VLANRANGECOMPRESSIONTABLEm 4226
#define VLANTABLEm 4227
#define VLAN_COS_MAPm 4228
#define VLAN_MACm 4229
#define VLAN_MAC_OVERFLOWm 4230
#define VLAN_MAC_SCRATCHm 4231
#define VLAN_MPLSm 4232
#define VLAN_OR_VFI_MAC_COUNTm 4233
#define VLAN_OR_VFI_MAC_LIMITm 4234
#define VLAN_PROFILE_2m 4235
#define VLAN_PROFILE_TABm 4236
#define VLAN_PROTOCOLm 4237
#define VLAN_PROTOCOL_DATAm 4238
#define VLAN_SUBNETm 4239
#define VLAN_SUBNET_DATA_ONLYm 4240
#define VLAN_SUBNET_ONLYm 4241
#define VLAN_TABm 4242
#define VLAN_XLATEm 4243
#define VLAN_XLATE_1m 4244
#define VLAN_XLATE_1_HIT_ONLYm 4245
#define VLAN_XLATE_2_HIT_ONLYm 4246
#define VLAN_XLATE_DATA_ONLYm 4247
#define VLAN_XLATE_EXTDm 4248
#define VLAN_XLATE_LPm 4249
#define VLAN_XLATE_MASKm 4250
#define VLAN_XLATE_ONLYm 4251
#define VLAN_XLATE_OVERFLOWm 4252
#define VLAN_XLATE_SCRATCHm 4253
#define VOQ_ARRIVALSm 4254
#define VOQ_CONFIGm 4255
#define VOQ_COS_MAPm 4256
#define VOQ_MOD_MAPm 4257
#define VOQ_PORT_MAPm 4258
#define VQFCPRMAm 4259
#define VQFCPRMBm 4260
#define VQFCPRMCm 4261
#define VQFCPRMDm 4262
#define VQPRMAm 4263
#define VQPRMBm 4264
#define VQPRMCm 4265
#define VQPRMDm 4266
#define VRFm 4267
#define VRFCONFIGm 4268
#define VRIDMYMACMAPm 4269
#define VSIDANOTFOUNDm 4270
#define VSIFIDCLASSm 4271
#define VSIISIDm 4272
#define VSIMEMBERSHIPm 4273
#define VSIMYMACm 4274
#define VSITOPOLOGYIDm 4275
#define VSQA_AVGm 4276
#define VSQA_QSZm 4277
#define VSQB_AVGm 4278
#define VSQB_QSZm 4279
#define VSQC_AVGm 4280
#define VSQC_QSZm 4281
#define VSQDRC_Am 4282
#define VSQDRC_Bm 4283
#define VSQDRC_Cm 4284
#define VSQDRC_Dm 4285
#define VSQD_AVGm 4286
#define VSQD_QSZm 4287
#define VTT1STKEYCONSTRUCTION0m 4288
#define VTT1STKEYCONSTRUCTION1m 4289
#define VTT2NDKEYCONSTRUCTIONm 4290
#define VTTINPPPORTCONFIGm 4291
#define VTTINPPPORTVLANCONFIGm 4292
#define VTTLLVPm 4293
#define WAFAHALFARADDRSTATUSm 4294
#define WAFAHALFBRADDRSTATUSm 4295
#define WAFBHALFARADDRSTATUSm 4296
#define WAFBHALFBRADDRSTATUSm 4297
#define WAFCHALFARADDRSTATUSm 4298
#define WAFCHALFBRADDRSTATUSm 4299
#define WAFDHALFARADDRSTATUSm 4300
#define WAFDHALFBRADDRSTATUSm 4301
#define WAFEHALFARADDRSTATUSm 4302
#define WAFEHALFBRADDRSTATUSm 4303
#define WAFFHALFARADDRSTATUSm 4304
#define WAFFHALFBRADDRSTATUSm 4305
#define WAFHALFAWADDRm 4306
#define WAFHALFBWADDRm 4307
#define WDFMEMm 4308
#define WDMm 4309
#define WLAN_SVP_TABLEm 4310
#define WRED_AVG_QUEUE_LENGTHm 4311
#define WRED_CURVEm 4312
#define WRED_STATEm 4313
#define XLPORT_WC_UCMEM_DATAm 4314
#define XPORT_EHG_RX_TUNNEL_DATAm 4315
#define XPORT_EHG_RX_TUNNEL_MASKm 4316
#define XPORT_EHG_TX_TUNNEL_DATAm 4317
#define XPORT_WC_UCMEM_DATAm 4318
#define XQPORT_EHG_RX_TUNNEL_DATAm 4319
#define XQPORT_EHG_RX_TUNNEL_MASKm 4320
#define XQPORT_EHG_TX_TUNNEL_DATAm 4321
#define X_ARB_TDM_TABLEm 4322
#define Y_ARB_TDM_TABLEm 4323
#define NUM_SOC_MEM 4324

typedef int soc_field_t;

/* NOTE: 'FIELDf' is the zero value */
#define INVALIDf -1
#define Af 0
#define A9JTAG_M0_READ_QOSf 1
#define A9JTAG_M0_WRITE_QOSf 2
#define A9JTAG_S0_SECURITYf 3
#define A9_ATB_SOFT_RSTNf 4
#define A9_AXI_SOFT_RSTNf 5
#define A9_CORE_0_SOFT_RSTNf 6
#define A9_CORE_1_CLK_ENf 7
#define A9_CORE_1_HW_SW_GATING_SELf 8
#define A9_CORE_1_HYST_ENf 9
#define A9_CORE_1_HYST_VALf 10
#define A9_CORE_1_SOFT_RSTNf 11
#define A9_CORE_1_STPRSTSf 12
#define A9_MP_CORE_SOFT_RSTNf 13
#define AAAKf 14
#define AARB_ECO_OFFf 15
#define ABORTf 16
#define ABORT_ACKf 17
#define ABORT_ACK_DISINTf 18
#define ABORT_BEFORE_COMPLETEf 19
#define ABORT_DMAf 20
#define ABORT_DMA_CH0f 21
#define ABORT_DMA_CH1f 22
#define ABORT_DMA_CH2f 23
#define ABORT_DMA_CH3f 24
#define ABORT_DMA_IF_SER_CHECK_FAILSf 25
#define ABORT_STAT_DMAf 26
#define ACCf 27
#define ACCELERATE_AGERf 28
#define ACCEPTf 29
#define ACCEPTABLEFRAMETYPEf 30
#define ACCEPTABLEFRAMETYPEACTIONf 31
#define ACCEPTABLEFRAMETYPETABLEf 32
#define ACCEPTABLE_FRAME_TYPEf 33
#define ACCEPTABLE_FRAME_TYPE_ACTIONf 34
#define ACCEPTABLE_FRAME_TYPE_DENYf 35
#define ACCEPTABLE_FRAME_TYPE_DENY_MASKf 36
#define ACCEPTABLE_FRAME_TYPE_PROFILEf 37
#define ACCEPTABLE_FRAME_TYPE_TABLEf 38
#define ACCEPTED_PACKETSf 39
#define ACCEPTONEPACKETf 40
#define ACCEPTUNTAGGEDf 41
#define ACCEPT_ONE_PACKETf 42
#define ACCEPT_SOPf 43
#define ACCEPT_UNTAGGEDf 44
#define ACCESSTYPEf 45
#define ACCESS_32BITf 46
#define ACCESS_MODEf 47
#define ACCESS_TYPE_1f 48
#define ACCESS_TYPE_2f 49
#define ACCESS_TYPE_3f 50
#define ACCESS_TYPE_4f 51
#define ACCESS_TYPE_5f 52
#define ACCESS_TYPE_6f 53
#define ACCESS_TYPE_7f 54
#define ACCESS_TYPE_8f 55
#define ACCOUNTING_SELf 56
#define ACCUM_COMP_CNTf 57
#define ACCURACYf 58
#define ACC_DATAf 59
#define ACC_LM_FARf 60
#define ACC_LM_NEARf 61
#define ACC_MEP_PROFILE_FOR_PROFILE_0f 62
#define ACC_MEP_PROFILE_FOR_PROFILE_1f 63
#define ACC_MEP_PROFILE_FOR_PROFILE_2f 64
#define ACC_MEP_PROFILE_FOR_PROFILE_3f 65
#define ACC_TYPEf 66
#define ACE_TABLE_DATAf 67
#define ACE_TABLE_INITIATE_PAR_ERRf 68
#define ACE_TABLE_PARITY_ERR_MASKf 69
#define ACE_TO_FHEI_INITIATE_PAR_ERRf 70
#define ACE_TO_FHEI_PARITY_ERR_MASKf 71
#define ACE_TO_OUT_LIF_INITIATE_PAR_ERRf 72
#define ACE_TO_OUT_LIF_PARITY_ERR_MASKf 73
#define ACE_TO_OUT_PP_PORT_INITIATE_PAR_ERRf 74
#define ACE_TO_OUT_PP_PORT_PARITY_ERR_MASKf 75
#define ACE_VARIABLEf 76
#define ACE_VARIABLE_MASKf 77
#define ACHf 78
#define ACKf 79
#define ACK_DISINTf 80
#define ACK_INTIDf 81
#define ACLf 82
#define ACLDP0f 83
#define ACLDP1f 84
#define ACLMf 85
#define ACLRECIEVEf 86
#define ACL_DATAf 87
#define ACL_PROFILEf 88
#define ACL_RECIEVEf 89
#define ACL_VECf 90
#define ACP2PTOACVSIf 91
#define ACP2PTOPWEVSIf 92
#define ACR_BLOCK_AFTER_DEQ_DONEf 93
#define ACR_BLOCK_AGER_1_IN_2f 94
#define ACR_BYTES_TO_REMOVEf 95
#define ACR_COUNTER_Af 96
#define ACR_COUNTER_Bf 97
#define ACR_DESTINATIONf 98
#define ACR_DPf 99
#define ACR_DP_METER_COMMANDf 100
#define ACR_ECMP_LB_KEY_PACKET_DATAf 101
#define ACR_EEIf 102
#define ACR_EGRESS_LEARN_ENABLEf 103
#define ACR_EXCLUDE_SRCf 104
#define ACR_FORWARDf 105
#define ACR_FORWARDING_CODEf 106
#define ACR_FORWARDING_OFFSETf 107
#define ACR_FWD_HDR_ENCAPSULATIONf 108
#define ACR_IEEE_1588f 109
#define ACR_IGNORE_CPf 110
#define ACR_INGRESS_LEARN_ENABLEf 111
#define ACR_INGRESS_SHAPING_DESTINATIONf 112
#define ACR_IN_DSCP_EXPf 113
#define ACR_IN_LIFf 114
#define ACR_IN_LIF_PROFILEf 115
#define ACR_IN_PORTf 116
#define ACR_IN_RIFf 117
#define ACR_IN_TTLf 118
#define ACR_LAG_LB_KEY_PACKET_DATAf 119
#define ACR_LEARN_DATA_0_TO_15f 120
#define ACR_LEARN_DATA_16_TO_39f 121
#define ACR_LEARN_FIDf 122
#define ACR_LEARN_OR_TRANSPLANTf 123
#define ACR_LEARN_SA_0_TO_15f 124
#define ACR_LEARN_SA_16_TO_47f 125
#define ACR_METER_Af 126
#define ACR_METER_Bf 127
#define ACR_MIRRORf 128
#define ACR_NATIVE_VSIf 129
#define ACR_OAMf 130
#define ACR_ORIENTATION_IS_HUBf 131
#define ACR_OUTBOUND_MIRROR_DISABLEf 132
#define ACR_OUT_LIFf 133
#define ACR_PACKET_IS_BOOTP_DHCPf 134
#define ACR_PPH_TYPEf 135
#define ACR_RPF_DESTINATIONf 136
#define ACR_RPF_DESTINATION_VALIDf 137
#define ACR_SEQUENCE_NUMBER_TAGf 138
#define ACR_SNOOPf 139
#define ACR_SRC_SYSTEM_PORT_IDf 140
#define ACR_STACKING_ROUTE_HISTORY_BITMAPf 141
#define ACR_STATISTICS_TAGf 142
#define ACR_ST_VSQ_POINTERf 143
#define ACR_SYSTEM_HEADER_PROFILE_INDEXf 144
#define ACR_TCf 145
#define ACR_UNKNOWN_ADDRf 146
#define ACR_USER_HEADER_1f 147
#define ACR_USER_HEADER_2f 148
#define ACR_USER_PRIORITYf 149
#define ACR_VLAN_EDIT_COMMANDf 150
#define ACR_VLAN_EDIT_PCP_DEIf 151
#define ACR_VLAN_EDIT_VID_1f 152
#define ACR_VLAN_EDIT_VID_2f 153
#define ACR_VRFf 154
#define ACR_VSIf 155
#define ACTFLOWBADPARAMSf 156
#define ACTFLOWBADPARAMSMASKf 157
#define ACTFLOWBADSCHf 158
#define ACTFLOWCOSNVALIDf 159
#define ACTFLOWIDf 160
#define ACTIONf 161
#define ACTION0f 162
#define ACTION1f 163
#define ACTIONDROPf 164
#define ACTIONPROFILEACCEPTABLEFRAMETYPE0FWDf 165
#define ACTIONPROFILEACCEPTABLEFRAMETYPE0SNPf 166
#define ACTIONPROFILEACCEPTABLEFRAMETYPE1FWDf 167
#define ACTIONPROFILEACCEPTABLEFRAMETYPE1SNPf 168
#define ACTIONPROFILEACCEPTABLEFRAMETYPE2FWDf 169
#define ACTIONPROFILEACCEPTABLEFRAMETYPE2SNPf 170
#define ACTIONPROFILEACCEPTABLEFRAMETYPE3FWDf 171
#define ACTIONPROFILEACCEPTABLEFRAMETYPE3SNPf 172
#define ACTIONPROFILEARPFWDf 173
#define ACTIONPROFILEARPSNPf 174
#define ACTIONPROFILEBOUNCEBACKf 175
#define ACTIONPROFILECFMTRAPf 176
#define ACTIONPROFILECNMINTERCEPTf 177
#define ACTIONPROFILEDANOTFOUND0FWDf 178
#define ACTIONPROFILEDANOTFOUND0SNPf 179
#define ACTIONPROFILEDANOTFOUND1FWDf 180
#define ACTIONPROFILEDANOTFOUND1SNPf 181
#define ACTIONPROFILEDANOTFOUND2FWDf 182
#define ACTIONPROFILEDANOTFOUND2SNPf 183
#define ACTIONPROFILEDANOTFOUND3FWDf 184
#define ACTIONPROFILEDANOTFOUND3SNPf 185
#define ACTIONPROFILEDANOTFOUNDINDEXf 186
#define ACTIONPROFILEDEFAULTMCV6FWDf 187
#define ACTIONPROFILEDEFAULTMCV6SNPf 188
#define ACTIONPROFILEDEFAULTUCV6FWDf 189
#define ACTIONPROFILEDEFAULTUCV6SNPf 190
#define ACTIONPROFILEDHCPCLIENTFWDf 191
#define ACTIONPROFILEDHCPCLIENTSNPf 192
#define ACTIONPROFILEDHCPSERVERFWDf 193
#define ACTIONPROFILEDHCPSERVERSNPf 194
#define ACTIONPROFILEDHCPV6CLIENTFWDf 195
#define ACTIONPROFILEDHCPV6CLIENTSNPf 196
#define ACTIONPROFILEDHCPV6SERVERFWDf 197
#define ACTIONPROFILEDHCPV6SERVERSNPf 198
#define ACTIONPROFILEDSSSTACKINGf 199
#define ACTIONPROFILEELKERRORFWDf 200
#define ACTIONPROFILEELKERRORSNPf 201
#define ACTIONPROFILEETHFLICMPV6MLDMCLISTENERQUERYFWDf 202
#define ACTIONPROFILEETHFLICMPV6MLDMCLISTENERQUERYSNPf 203
#define ACTIONPROFILEETHFLICMPV6MLDREPORTDONEFWDf 204
#define ACTIONPROFILEETHFLICMPV6MLDREPORTDONESNPf 205
#define ACTIONPROFILEETHFLICMPV6MLDUNDEFINEDFWDf 206
#define ACTIONPROFILEETHFLICMPV6MLDUNDEFINEDSNPf 207
#define ACTIONPROFILEETHFLIGMPMEMBERSHIPQUERYFWDf 208
#define ACTIONPROFILEETHFLIGMPMEMBERSHIPQUERYSNPf 209
#define ACTIONPROFILEETHFLIGMPREPORTLEAVEMSGFWDf 210
#define ACTIONPROFILEETHFLIGMPREPORTLEAVEMSGSNPf 211
#define ACTIONPROFILEETHFLIGMPUNDEFINEDFWDf 212
#define ACTIONPROFILEETHFLIGMPUNDEFINEDSNPf 213
#define ACTIONPROFILEETHMEFL2CPDROPFWDf 214
#define ACTIONPROFILEETHMEFL2CPDROPSNPf 215
#define ACTIONPROFILEETHMEFL2CPPEERFWDf 216
#define ACTIONPROFILEETHMEFL2CPPEERSNPf 217
#define ACTIONPROFILEEXCLUDESRCf 218
#define ACTIONPROFILEFACILITYINVALIDFWDf 219
#define ACTIONPROFILEFACILITYINVALIDSNPf 220
#define ACTIONPROFILEFECENTRYACCESSEDFWDf 221
#define ACTIONPROFILEFECENTRYACCESSEDSNPf 222
#define ACTIONPROFILEICMPDATAGT_576FWDf 223
#define ACTIONPROFILEICMPDATAGT_576SNPf 224
#define ACTIONPROFILEICMPFRAGMENTEDFWDf 225
#define ACTIONPROFILEICMPFRAGMENTEDSNPf 226
#define ACTIONPROFILEICMPREDIRECTFWDf 227
#define ACTIONPROFILEICMPREDIRECTSNPf 228
#define ACTIONPROFILEICMPV6MLDMCLISTENERQUERYFWDf 229
#define ACTIONPROFILEICMPV6MLDMCLISTENERQUERYSNPf 230
#define ACTIONPROFILEICMPV6MLDREPORTDONEMSGFWDf 231
#define ACTIONPROFILEICMPV6MLDREPORTDONEMSGSNPf 232
#define ACTIONPROFILEICMPV6MLDUNDEFINEDFWDf 233
#define ACTIONPROFILEICMPV6MLDUNDEFINEDSNPf 234
#define ACTIONPROFILEIGMPMEMBERSHIPQUERYFWDf 235
#define ACTIONPROFILEIGMPMEMBERSHIPQUERYSNPf 236
#define ACTIONPROFILEIGMPREPORTLEAVEMSGFWDf 237
#define ACTIONPROFILEIGMPREPORTLEAVEMSGSNPf 238
#define ACTIONPROFILEIGMPUNDEFINEDFWDf 239
#define ACTIONPROFILEIGMPUNDEFINEDSNPf 240
#define ACTIONPROFILEILLEGALEEPf 241
#define ACTIONPROFILEIPV4CHECKSUMERRORFWDf 242
#define ACTIONPROFILEIPV4CHECKSUMERRORSNPf 243
#define ACTIONPROFILEIPV4DIPZEROFWDf 244
#define ACTIONPROFILEIPV4DIPZEROSNPf 245
#define ACTIONPROFILEIPV4HASOPTIONSFWDf 246
#define ACTIONPROFILEIPV4HASOPTIONSSNPf 247
#define ACTIONPROFILEIPV4HEADERLENGTHERRORFWDf 248
#define ACTIONPROFILEIPV4HEADERLENGTHERRORSNPf 249
#define ACTIONPROFILEIPV4SIPEQUALDIPFWDf 250
#define ACTIONPROFILEIPV4SIPEQUALDIPSNPf 251
#define ACTIONPROFILEIPV4SIPISMCFWDf 252
#define ACTIONPROFILEIPV4SIPISMCSNPf 253
#define ACTIONPROFILEIPV4TOTALLENGTHERRORFWDf 254
#define ACTIONPROFILEIPV4TOTALLENGTHERRORSNPf 255
#define ACTIONPROFILEIPV4TTL0FWDf 256
#define ACTIONPROFILEIPV4TTL0SNPf 257
#define ACTIONPROFILEIPV4TTL1FWDf 258
#define ACTIONPROFILEIPV4TTL1SNPf 259
#define ACTIONPROFILEIPV4VERSIONERRORFWDf 260
#define ACTIONPROFILEIPV4VERSIONERRORSNPf 261
#define ACTIONPROFILEIPV6HOPCOUNT0FWDf 262
#define ACTIONPROFILEIPV6HOPCOUNT0SNPf 263
#define ACTIONPROFILEIPV6HOPCOUNT1FWDf 264
#define ACTIONPROFILEIPV6HOPCOUNT1SNPf 265
#define ACTIONPROFILEIPV6IPV4COMPATIBLEDESTINATIONFWDf 266
#define ACTIONPROFILEIPV6IPV4COMPATIBLEDESTINATIONSNPf 267
#define ACTIONPROFILEIPV6IPV4MAPPEDDESTINATIONFWDf 268
#define ACTIONPROFILEIPV6IPV4MAPPEDDESTINATIONSNPf 269
#define ACTIONPROFILEIPV6LINKLOCALDESTINATIONFWDf 270
#define ACTIONPROFILEIPV6LINKLOCALDESTINATIONSNPf 271
#define ACTIONPROFILEIPV6LINKLOCALSOURCEFWDf 272
#define ACTIONPROFILEIPV6LINKLOCALSOURCESNPf 273
#define ACTIONPROFILEIPV6LOOPBACKADDRESSFWDf 274
#define ACTIONPROFILEIPV6LOOPBACKADDRESSSNPf 275
#define ACTIONPROFILEIPV6MULTICASTDESTINATIONFWDf 276
#define ACTIONPROFILEIPV6MULTICASTDESTINATIONSNPf 277
#define ACTIONPROFILEIPV6MULTICASTSOURCEFWDf 278
#define ACTIONPROFILEIPV6MULTICASTSOURCESNPf 279
#define ACTIONPROFILEIPV6NEXTHEADERNULLFWDf 280
#define ACTIONPROFILEIPV6NEXTHEADERNULLSNPf 281
#define ACTIONPROFILEIPV6SITELOCALDESTINATIONFWDf 282
#define ACTIONPROFILEIPV6SITELOCALDESTINATIONSNPf 283
#define ACTIONPROFILEIPV6SITELOCALSOURCEFWDf 284
#define ACTIONPROFILEIPV6SITELOCALSOURCESNPf 285
#define ACTIONPROFILEIPV6UNSPECIFIEDDESTINATIONFWDf 286
#define ACTIONPROFILEIPV6UNSPECIFIEDDESTINATIONSNPf 287
#define ACTIONPROFILEIPV6UNSPECIFIEDSOURCEFWDf 288
#define ACTIONPROFILEIPV6UNSPECIFIEDSOURCESNPf 289
#define ACTIONPROFILEIPV6VERSIONERRORFWDf 290
#define ACTIONPROFILEIPV6VERSIONERRORSNPf 291
#define ACTIONPROFILELAGMULTICASTf 292
#define ACTIONPROFILEMCEXPLICITRPFFAILFWDf 293
#define ACTIONPROFILEMCEXPLICITRPFFAILSNPf 294
#define ACTIONPROFILEMCUSESIPASISRPFFAILFWDf 295
#define ACTIONPROFILEMCUSESIPASISRPFFAILSNPf 296
#define ACTIONPROFILEMCUSESIPECMPFWDf 297
#define ACTIONPROFILEMCUSESIPECMPSNPf 298
#define ACTIONPROFILEMCUSESIPRPFFAILFWDf 299
#define ACTIONPROFILEMCUSESIPRPFFAILSNPf 300
#define ACTIONPROFILEMPLSCONTROLWORDDROPFWDf 301
#define ACTIONPROFILEMPLSCONTROLWORDDROPSNPf 302
#define ACTIONPROFILEMPLSCONTROLWORDTRAPFWDf 303
#define ACTIONPROFILEMPLSCONTROLWORDTRAPSNPf 304
#define ACTIONPROFILEMPLSP2PMPLSX4FWDf 305
#define ACTIONPROFILEMPLSP2PMPLSX4SNPf 306
#define ACTIONPROFILEMPLSP2PNOBOSFWDf 307
#define ACTIONPROFILEMPLSP2PNOBOSSNPf 308
#define ACTIONPROFILEMPLSTTL0FWDf 309
#define ACTIONPROFILEMPLSTTL0SNPf 310
#define ACTIONPROFILEMPLSTTL1FWDf 311
#define ACTIONPROFILEMPLSTTL1SNPf 312
#define ACTIONPROFILEMPLSUNKNOWNLABELFWDf 313
#define ACTIONPROFILEMPLSUNKNOWNLABELSNPf 314
#define ACTIONPROFILEMTUVIOLATIONf 315
#define ACTIONPROFILEMYARPFWDf 316
#define ACTIONPROFILEMYARPSNPf 317
#define ACTIONPROFILENOVSITRANSLATIONf 318
#define ACTIONPROFILEP2PMISCONFIGURATIONFWDf 319
#define ACTIONPROFILEP2PMISCONFIGURATIONSNPf 320
#define ACTIONPROFILEPBPLEARNSNOOPFWDf 321
#define ACTIONPROFILEPBPLEARNSNOOPSNPf 322
#define ACTIONPROFILEPBPSADROP0FWDf 323
#define ACTIONPROFILEPBPSADROP0SNPf 324
#define ACTIONPROFILEPBPSADROP1FWDf 325
#define ACTIONPROFILEPBPSADROP1SNPf 326
#define ACTIONPROFILEPBPSADROP2FWDf 327
#define ACTIONPROFILEPBPSADROP2SNPf 328
#define ACTIONPROFILEPBPSADROP3FWDf 329
#define ACTIONPROFILEPBPSADROP3SNPf 330
#define ACTIONPROFILEPBPTETRANSPLANTFWDf 331
#define ACTIONPROFILEPBPTETRANSPLANTSNPf 332
#define ACTIONPROFILEPBPTEUNKNOWNTUNNELFWDf 333
#define ACTIONPROFILEPBPTEUNKNOWNTUNNELSNPf 334
#define ACTIONPROFILEPBPTRANSPLANTFWDf 335
#define ACTIONPROFILEPBPTRANSPLANTSNPf 336
#define ACTIONPROFILEPORTNOTPERMITTEDFWDf 337
#define ACTIONPROFILEPORTNOTPERMITTEDSNPf 338
#define ACTIONPROFILEPRIVATEVLANf 339
#define ACTIONPROFILERQPDISCARDf 340
#define ACTIONPROFILESAAUTHENTICATIONFAILEDFWDf 341
#define ACTIONPROFILESAAUTHENTICATIONFAILEDSNPf 342
#define ACTIONPROFILESADROP0FWDf 343
#define ACTIONPROFILESADROP0SNPf 344
#define ACTIONPROFILESADROP1FWDf 345
#define ACTIONPROFILESADROP1SNPf 346
#define ACTIONPROFILESADROP2FWDf 347
#define ACTIONPROFILESADROP2SNPf 348
#define ACTIONPROFILESADROP3FWDf 349
#define ACTIONPROFILESADROP3SNPf 350
#define ACTIONPROFILESADROPINDEXf 351
#define ACTIONPROFILESAEQUALSDAFWDf 352
#define ACTIONPROFILESAEQUALSDASNPf 353
#define ACTIONPROFILESAMEINTERFACEFWDf 354
#define ACTIONPROFILESAMEINTERFACESNPf 355
#define ACTIONPROFILESAMULTICASTFWDf 356
#define ACTIONPROFILESAMULTICASTSNPf 357
#define ACTIONPROFILESANOTFOUND0FWDf 358
#define ACTIONPROFILESANOTFOUND0SNPf 359
#define ACTIONPROFILESANOTFOUND1FWDf 360
#define ACTIONPROFILESANOTFOUND1SNPf 361
#define ACTIONPROFILESANOTFOUND2FWDf 362
#define ACTIONPROFILESANOTFOUND2SNPf 363
#define ACTIONPROFILESANOTFOUND3FWDf 364
#define ACTIONPROFILESANOTFOUND3SNPf 365
#define ACTIONPROFILESANOTFOUNDINDEXf 366
#define ACTIONPROFILESPLITHORIZONf 367
#define ACTIONPROFILESRCEQUALDESTf 368
#define ACTIONPROFILETABLEf 369
#define ACTIONPROFILETCPEQUALPORTSFWDf 370
#define ACTIONPROFILETCPEQUALPORTSSNPf 371
#define ACTIONPROFILETCPFRAGMENTINCOMPLETEHEADERFWDf 372
#define ACTIONPROFILETCPFRAGMENTINCOMPLETEHEADERSNPf 373
#define ACTIONPROFILETCPFRAGMENTOFFSETLT8FWDf 374
#define ACTIONPROFILETCPFRAGMENTOFFSETLT8SNPf 375
#define ACTIONPROFILETCPSNFLAGSZEROFWDf 376
#define ACTIONPROFILETCPSNFLAGSZEROSNPf 377
#define ACTIONPROFILETCPSNZEROFLAGSSETFWDf 378
#define ACTIONPROFILETCPSNZEROFLAGSSETSNPf 379
#define ACTIONPROFILETCPSYNFINFWDf 380
#define ACTIONPROFILETCPSYNFINSNPf 381
#define ACTIONPROFILETRILLSAMEINTERFACEf 382
#define ACTIONPROFILETRILLTTLZEROf 383
#define ACTIONPROFILETRILLUNKNOWNMCFWDf 384
#define ACTIONPROFILETRILLUNKNOWNMCSNPf 385
#define ACTIONPROFILETRILLUNKNOWNUCFWDf 386
#define ACTIONPROFILETRILLUNKNOWNUCSNPf 387
#define ACTIONPROFILETTLSCOPEf 388
#define ACTIONPROFILEUCLOOSERPFFWDf 389
#define ACTIONPROFILEUCLOOSERPFSNPf 390
#define ACTIONPROFILEUCSTRICTRPFFAILFWDf 391
#define ACTIONPROFILEUCSTRICTRPFFAILSNPf 392
#define ACTIONPROFILEUDPEQUALPORTSFWDf 393
#define ACTIONPROFILEUDPEQUALPORTSSNPf 394
#define ACTIONPROFILEUNACCEPTABLEFRAMETYPEf 395
#define ACTIONPROFILEUNEXPECTEDVIDFWDf 396
#define ACTIONPROFILEUNEXPECTEDVIDSNPf 397
#define ACTIONPROFILEUNKNOWNDAf 398
#define ACTIONPROFILEVLANMEMBERSHIPf 399
#define ACTIONPROFILE_8021XFWDf 400
#define ACTIONPROFILE_8021XSNPf 401
#define ACTIONSf 402
#define ACTIONTRANSPLANTPAYLOADDATAf 403
#define ACTIONTRANSPLANTPAYLOADMASKf 404
#define ACTIONTYPEf 405
#define ACTION_1f 406
#define ACTION_2f 407
#define ACTION_3f 408
#define ACTION_BITMAPf 409
#define ACTION_CFAPf 410
#define ACTION_CONTROL_TMf 411
#define ACTION_DROPf 412
#define ACTION_EN_THDIf 413
#define ACTION_EN_THDOf 414
#define ACTION_INDEXf 415
#define ACTION_PRI_MODIFIERf 416
#define ACTION_PROFILE_8021X_FWDf 417
#define ACTION_PROFILE_8021X_SNPf 418
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_0_FWDf 419
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_0_SNPf 420
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_1_FWDf 421
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_1_SNPf 422
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_2_FWDf 423
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_2_SNPf 424
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_3_FWDf 425
#define ACTION_PROFILE_ACCEPTABLE_FRAME_TYPE_3_SNPf 426
#define ACTION_PROFILE_ARP_FWDf 427
#define ACTION_PROFILE_ARP_SNPf 428
#define ACTION_PROFILE_BOUNCE_BACKf 429
#define ACTION_PROFILE_CNM_INTERCEPTf 430
#define ACTION_PROFILE_DA_NOT_FOUND_INDEXf 431
#define ACTION_PROFILE_DHCPV6_CLIENT_FWDf 432
#define ACTION_PROFILE_DHCPV6_CLIENT_SNPf 433
#define ACTION_PROFILE_DHCPV6_SERVER_FWDf 434
#define ACTION_PROFILE_DHCPV6_SERVER_SNPf 435
#define ACTION_PROFILE_DHCP_CLIENT_FWDf 436
#define ACTION_PROFILE_DHCP_CLIENT_SNPf 437
#define ACTION_PROFILE_DHCP_SERVER_FWDf 438
#define ACTION_PROFILE_DHCP_SERVER_SNPf 439
#define ACTION_PROFILE_DSS_STACKINGf 440
#define ACTION_PROFILE_ELK_ERROR_FWDf 441
#define ACTION_PROFILE_ELK_ERROR_SNPf 442
#define ACTION_PROFILE_ELK_REJECTED_FWDf 443
#define ACTION_PROFILE_ELK_REJECTED_SNPf 444
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_MC_LISTENER_QUERY_FWDf 445
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_MC_LISTENER_QUERY_SNPf 446
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_REPORT_DONE_FWDf 447
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_REPORT_DONE_SNPf 448
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_UNDEFINED_FWDf 449
#define ACTION_PROFILE_ETH_FL_ICMPV6_MLD_UNDEFINED_SNPf 450
#define ACTION_PROFILE_ETH_FL_IGMP_MEMBERSHIP_QUERY_FWDf 451
#define ACTION_PROFILE_ETH_FL_IGMP_MEMBERSHIP_QUERY_SNPf 452
#define ACTION_PROFILE_ETH_FL_IGMP_REPORT_LEAVE_MSG_FWDf 453
#define ACTION_PROFILE_ETH_FL_IGMP_REPORT_LEAVE_MSG_SNPf 454
#define ACTION_PROFILE_ETH_FL_IGMP_UNDEFINED_FWDf 455
#define ACTION_PROFILE_ETH_FL_IGMP_UNDEFINED_SNPf 456
#define ACTION_PROFILE_ETH_MEF_L_2_CP_DROP_FWDf 457
#define ACTION_PROFILE_ETH_MEF_L_2_CP_DROP_SNPf 458
#define ACTION_PROFILE_ETH_MEF_L_2_CP_PEER_FWDf 459
#define ACTION_PROFILE_ETH_MEF_L_2_CP_PEER_SNPf 460
#define ACTION_PROFILE_EXCLUDE_SRCf 461
#define ACTION_PROFILE_FABRIC_PROVIDED_SECURITY_FWDf 462
#define ACTION_PROFILE_FABRIC_PROVIDED_SECURITY_SNPf 463
#define ACTION_PROFILE_FACILITY_INVALID_FWDf 464
#define ACTION_PROFILE_FACILITY_INVALID_SNPf 465
#define ACTION_PROFILE_FEC_ENTRY_ACCESSED_FWDf 466
#define ACTION_PROFILE_FEC_ENTRY_ACCESSED_SNPf 467
#define ACTION_PROFILE_ICMPV6_MLD_MC_LISTENER_QUERY_FWDf 468
#define ACTION_PROFILE_ICMPV6_MLD_MC_LISTENER_QUERY_SNPf 469
#define ACTION_PROFILE_ICMPV6_MLD_REPORT_DONE_MSG_FWDf 470
#define ACTION_PROFILE_ICMPV6_MLD_REPORT_DONE_MSG_SNPf 471
#define ACTION_PROFILE_ICMPV6_MLD_UNDEFINED_FWDf 472
#define ACTION_PROFILE_ICMPV6_MLD_UNDEFINED_SNPf 473
#define ACTION_PROFILE_ICMP_DATA_GT_576_FWDf 474
#define ACTION_PROFILE_ICMP_DATA_GT_576_SNPf 475
#define ACTION_PROFILE_ICMP_FRAGMENTED_FWDf 476
#define ACTION_PROFILE_ICMP_FRAGMENTED_SNPf 477
#define ACTION_PROFILE_ICMP_REDIRECT_FWDf 478
#define ACTION_PROFILE_ICMP_REDIRECT_SNPf 479
#define ACTION_PROFILE_IGMP_MEMBERSHIP_QUERY_FWDf 480
#define ACTION_PROFILE_IGMP_MEMBERSHIP_QUERY_SNPf 481
#define ACTION_PROFILE_IGMP_REPORT_LEAVE_MSG_FWDf 482
#define ACTION_PROFILE_IGMP_REPORT_LEAVE_MSG_SNPf 483
#define ACTION_PROFILE_IGMP_UNDEFINED_FWDf 484
#define ACTION_PROFILE_IGMP_UNDEFINED_SNPf 485
#define ACTION_PROFILE_INDEXf 486
#define ACTION_PROFILE_INVALID_OTMf 487
#define ACTION_PROFILE_IPV4_CHECKSUM_ERRORf 488
#define ACTION_PROFILE_IPV4_CHECKSUM_ERROR_FWDf 489
#define ACTION_PROFILE_IPV4_CHECKSUM_ERROR_SNPf 490
#define ACTION_PROFILE_IPV4_DIP_EQUALS_ZEROf 491
#define ACTION_PROFILE_IPV4_DIP_ZERO_FWDf 492
#define ACTION_PROFILE_IPV4_DIP_ZERO_SNPf 493
#define ACTION_PROFILE_IPV4_HAS_OPTIONS_FWDf 494
#define ACTION_PROFILE_IPV4_HAS_OPTIONS_SNPf 495
#define ACTION_PROFILE_IPV4_HEADER_LENGTH_ERRORf 496
#define ACTION_PROFILE_IPV4_HEADER_LENGTH_ERROR_FWDf 497
#define ACTION_PROFILE_IPV4_HEADER_LENGTH_ERROR_SNPf 498
#define ACTION_PROFILE_IPV4_OPTIONSf 499
#define ACTION_PROFILE_IPV4_SIP_EQUALS_DIPf 500
#define ACTION_PROFILE_IPV4_SIP_EQUAL_DIP_FWDf 501
#define ACTION_PROFILE_IPV4_SIP_EQUAL_DIP_SNPf 502
#define ACTION_PROFILE_IPV4_SIP_IS_MCf 503
#define ACTION_PROFILE_IPV4_SIP_IS_MC_FWDf 504
#define ACTION_PROFILE_IPV4_SIP_IS_MC_SNPf 505
#define ACTION_PROFILE_IPV4_TOTAL_LENGTH_ERRORf 506
#define ACTION_PROFILE_IPV4_TOTAL_LENGTH_ERROR_FWDf 507
#define ACTION_PROFILE_IPV4_TOTAL_LENGTH_ERROR_SNPf 508
#define ACTION_PROFILE_IPV4_TTL_0_FWDf 509
#define ACTION_PROFILE_IPV4_TTL_0_SNPf 510
#define ACTION_PROFILE_IPV4_TTL_1_FWDf 511
#define ACTION_PROFILE_IPV4_TTL_1_SNPf 512
#define ACTION_PROFILE_IPV4_VERSION_ERROR_FWDf 513
#define ACTION_PROFILE_IPV4_VERSION_ERROR_SNPf 514
#define ACTION_PROFILE_IPV6_DIP_IS_MCf 515
#define ACTION_PROFILE_IPV6_HOP_BY_HOPf 516
#define ACTION_PROFILE_IPV6_HOP_COUNT_0_FWDf 517
#define ACTION_PROFILE_IPV6_HOP_COUNT_0_SNPf 518
#define ACTION_PROFILE_IPV6_HOP_COUNT_1_FWDf 519
#define ACTION_PROFILE_IPV6_HOP_COUNT_1_SNPf 520
#define ACTION_PROFILE_IPV6_IPV4_COMPATIBLE_DESTINATION_FWDf 521
#define ACTION_PROFILE_IPV6_IPV4_COMPATIBLE_DESTINATION_SNPf 522
#define ACTION_PROFILE_IPV6_IPV4_COMPATIBLE_DSTf 523
#define ACTION_PROFILE_IPV6_IPV4_MAPPED_DESTINATION_FWDf 524
#define ACTION_PROFILE_IPV6_IPV4_MAPPED_DESTINATION_SNPf 525
#define ACTION_PROFILE_IPV6_IPV4_MAPPED_DSTf 526
#define ACTION_PROFILE_IPV6_LINK_LOCAL_DESTINATION_FWDf 527
#define ACTION_PROFILE_IPV6_LINK_LOCAL_DESTINATION_SNPf 528
#define ACTION_PROFILE_IPV6_LINK_LOCAL_DSTf 529
#define ACTION_PROFILE_IPV6_LINK_LOCAL_SOURCE_FWDf 530
#define ACTION_PROFILE_IPV6_LINK_LOCAL_SOURCE_SNPf 531
#define ACTION_PROFILE_IPV6_LINK_LOCAL_SRCf 532
#define ACTION_PROFILE_IPV6_LOOPBACKf 533
#define ACTION_PROFILE_IPV6_LOOPBACK_ADDRESS_FWDf 534
#define ACTION_PROFILE_IPV6_LOOPBACK_ADDRESS_SNPf 535
#define ACTION_PROFILE_IPV6_MULTICAST_DESTINATION_FWDf 536
#define ACTION_PROFILE_IPV6_MULTICAST_DESTINATION_SNPf 537
#define ACTION_PROFILE_IPV6_MULTICAST_SOURCE_FWDf 538
#define ACTION_PROFILE_IPV6_MULTICAST_SOURCE_SNPf 539
#define ACTION_PROFILE_IPV6_NEXT_HEADER_NULL_FWDf 540
#define ACTION_PROFILE_IPV6_NEXT_HEADER_NULL_SNPf 541
#define ACTION_PROFILE_IPV6_SIP_IS_MCf 542
#define ACTION_PROFILE_IPV6_SITE_LOCAL_DESTINATION_FWDf 543
#define ACTION_PROFILE_IPV6_SITE_LOCAL_DESTINATION_SNPf 544
#define ACTION_PROFILE_IPV6_SITE_LOCAL_DSTf 545
#define ACTION_PROFILE_IPV6_SITE_LOCAL_SOURCE_FWDf 546
#define ACTION_PROFILE_IPV6_SITE_LOCAL_SOURCE_SNPf 547
#define ACTION_PROFILE_IPV6_SITE_LOCAL_SRCf 548
#define ACTION_PROFILE_IPV6_UNSPECIFIED_DESTINATION_FWDf 549
#define ACTION_PROFILE_IPV6_UNSPECIFIED_DESTINATION_SNPf 550
#define ACTION_PROFILE_IPV6_UNSPECIFIED_DSTf 551
#define ACTION_PROFILE_IPV6_UNSPECIFIED_SOURCE_FWDf 552
#define ACTION_PROFILE_IPV6_UNSPECIFIED_SOURCE_SNPf 553
#define ACTION_PROFILE_IPV6_UNSPECIFIED_SRCf 554
#define ACTION_PROFILE_IPV6_VERSION_ERROR_FWDf 555
#define ACTION_PROFILE_IPV6_VERSION_ERROR_SNPf 556
#define ACTION_PROFILE_IP_TTL_EQUALS_ONEf 557
#define ACTION_PROFILE_IP_TTL_EQUALS_ZEROf 558
#define ACTION_PROFILE_IP_VERSION_ERRORf 559
#define ACTION_PROFILE_LAG_MULTICASTf 560
#define ACTION_PROFILE_L_4_IGMP_MEMBERSHIP_QUERY_FWDf 561
#define ACTION_PROFILE_L_4_IGMP_MEMBERSHIP_QUERY_SNPf 562
#define ACTION_PROFILE_L_4_IGMP_REPORT_LEAVE_MSG_FWDf 563
#define ACTION_PROFILE_L_4_IGMP_REPORT_LEAVE_MSG_SNPf 564
#define ACTION_PROFILE_L_4_IGMP_UNDEFINED_FWDf 565
#define ACTION_PROFILE_L_4_IGMP_UNDEFINED_SNPf 566
#define ACTION_PROFILE_MC_EXPLICIT_RPF_FAIL_FWDf 567
#define ACTION_PROFILE_MC_EXPLICIT_RPF_FAIL_SNPf 568
#define ACTION_PROFILE_MC_USE_SIP_RPF_FAIL_FWDf 569
#define ACTION_PROFILE_MC_USE_SIP_RPF_FAIL_SNPf 570
#define ACTION_PROFILE_MPLS_CONTROL_WORD_DROP_FWDf 571
#define ACTION_PROFILE_MPLS_CONTROL_WORD_DROP_SNPf 572
#define ACTION_PROFILE_MPLS_CONTROL_WORD_TRAP_FWDf 573
#define ACTION_PROFILE_MPLS_CONTROL_WORD_TRAP_SNPf 574
#define ACTION_PROFILE_MPLS_P2P_MPLSX_4_FWDf 575
#define ACTION_PROFILE_MPLS_P2P_MPLSX_4_SNPf 576
#define ACTION_PROFILE_MPLS_P2P_NO_BOS_FWDf 577
#define ACTION_PROFILE_MPLS_P2P_NO_BOS_SNPf 578
#define ACTION_PROFILE_MPLS_TTL_0_FWDf 579
#define ACTION_PROFILE_MPLS_TTL_0_SNPf 580
#define ACTION_PROFILE_MPLS_TTL_1_FWDf 581
#define ACTION_PROFILE_MPLS_TTL_1_SNPf 582
#define ACTION_PROFILE_MTU_VIOLATIONf 583
#define ACTION_PROFILE_MY_ARP_FWDf 584
#define ACTION_PROFILE_MY_ARP_SNPf 585
#define ACTION_PROFILE_PBP_LEARN_SNOOP_FWDf 586
#define ACTION_PROFILE_PBP_LEARN_SNOOP_SNPf 587
#define ACTION_PROFILE_PBP_SA_DROP_0_FWDf 588
#define ACTION_PROFILE_PBP_SA_DROP_0_SNPf 589
#define ACTION_PROFILE_PBP_SA_DROP_1_FWDf 590
#define ACTION_PROFILE_PBP_SA_DROP_1_SNPf 591
#define ACTION_PROFILE_PBP_SA_DROP_2_FWDf 592
#define ACTION_PROFILE_PBP_SA_DROP_2_SNPf 593
#define ACTION_PROFILE_PBP_SA_DROP_3_FWDf 594
#define ACTION_PROFILE_PBP_SA_DROP_3_SNPf 595
#define ACTION_PROFILE_PBP_TE_TRANSPLANT_FWDf 596
#define ACTION_PROFILE_PBP_TE_TRANSPLANT_SNPf 597
#define ACTION_PROFILE_PBP_TE_UNKNOWN_TUNNEL_FWDf 598
#define ACTION_PROFILE_PBP_TE_UNKNOWN_TUNNEL_SNPf 599
#define ACTION_PROFILE_PBP_TRANSPLANT_FWDf 600
#define ACTION_PROFILE_PBP_TRANSPLANT_SNPf 601
#define ACTION_PROFILE_PORT_NOT_PERMITTED_FWDf 602
#define ACTION_PROFILE_PORT_NOT_PERMITTED_SNPf 603
#define ACTION_PROFILE_PRIVATE_VLANf 604
#define ACTION_PROFILE_RQP_DISCARDf 605
#define ACTION_PROFILE_SAME_INTERFACE_FWDf 606
#define ACTION_PROFILE_SAME_INTERFACE_SNPf 607
#define ACTION_PROFILE_SA_AUTHENTICATION_FAILED_FWDf 608
#define ACTION_PROFILE_SA_AUTHENTICATION_FAILED_SNPf 609
#define ACTION_PROFILE_SA_DROP_0_FWDf 610
#define ACTION_PROFILE_SA_DROP_0_SNPf 611
#define ACTION_PROFILE_SA_DROP_1_FWDf 612
#define ACTION_PROFILE_SA_DROP_1_SNPf 613
#define ACTION_PROFILE_SA_DROP_2_FWDf 614
#define ACTION_PROFILE_SA_DROP_2_SNPf 615
#define ACTION_PROFILE_SA_DROP_3_FWDf 616
#define ACTION_PROFILE_SA_DROP_3_SNPf 617
#define ACTION_PROFILE_SA_DROP_INDEXf 618
#define ACTION_PROFILE_SA_EQUALS_DA_FWDf 619
#define ACTION_PROFILE_SA_EQUALS_DA_SNPf 620
#define ACTION_PROFILE_SA_MULTICAST_FWDf 621
#define ACTION_PROFILE_SA_MULTICAST_SNPf 622
#define ACTION_PROFILE_SA_NOT_FOUND_0_FWDf 623
#define ACTION_PROFILE_SA_NOT_FOUND_0_SNPf 624
#define ACTION_PROFILE_SA_NOT_FOUND_1_FWDf 625
#define ACTION_PROFILE_SA_NOT_FOUND_1_SNPf 626
#define ACTION_PROFILE_SA_NOT_FOUND_2_FWDf 627
#define ACTION_PROFILE_SA_NOT_FOUND_2_SNPf 628
#define ACTION_PROFILE_SA_NOT_FOUND_3_FWDf 629
#define ACTION_PROFILE_SA_NOT_FOUND_3_SNPf 630
#define ACTION_PROFILE_SA_NOT_FOUND_INDEXf 631
#define ACTION_PROFILE_SIP_TRANSPLANT_DETECTION_FWDf 632
#define ACTION_PROFILE_SIP_TRANSPLANT_DETECTION_SNPf 633
#define ACTION_PROFILE_SPLIT_HORIZONf 634
#define ACTION_PROFILE_SRC_EQUAL_DESTf 635
#define ACTION_PROFILE_TCP_EQUAL_PORTS_FWDf 636
#define ACTION_PROFILE_TCP_EQUAL_PORTS_SNPf 637
#define ACTION_PROFILE_TCP_FRAGMENT_INCOMPLETE_HEADER_FWDf 638
#define ACTION_PROFILE_TCP_FRAGMENT_INCOMPLETE_HEADER_SNPf 639
#define ACTION_PROFILE_TCP_FRAGMENT_OFFSET_LT_8_FWDf 640
#define ACTION_PROFILE_TCP_FRAGMENT_OFFSET_LT_8_SNPf 641
#define ACTION_PROFILE_TCP_SN_FLAGS_ZERO_FWDf 642
#define ACTION_PROFILE_TCP_SN_FLAGS_ZERO_SNPf 643
#define ACTION_PROFILE_TCP_SN_ZERO_FLAGS_SET_FWDf 644
#define ACTION_PROFILE_TCP_SN_ZERO_FLAGS_SET_SNPf 645
#define ACTION_PROFILE_TCP_SYN_FIN_FWDf 646
#define ACTION_PROFILE_TCP_SYN_FIN_SNPf 647
#define ACTION_PROFILE_TRILL_SAME_INTERFACEf 648
#define ACTION_PROFILE_TRILL_TTL_ZEROf 649
#define ACTION_PROFILE_TTL_SCOPEf 650
#define ACTION_PROFILE_UC_LOOSE_RPF_FWDf 651
#define ACTION_PROFILE_UC_LOOSE_RPF_SNPf 652
#define ACTION_PROFILE_UC_STRICT_RPF_FAIL_FWDf 653
#define ACTION_PROFILE_UC_STRICT_RPF_FAIL_SNPf 654
#define ACTION_PROFILE_UDP_EQUAL_PORTS_FWDf 655
#define ACTION_PROFILE_UDP_EQUAL_PORTS_SNPf 656
#define ACTION_PROFILE_UNACCEPTABLE_FRAME_TYPEf 657
#define ACTION_PROFILE_UNEXPECTED_VID_FWDf 658
#define ACTION_PROFILE_UNEXPECTED_VID_SNPf 659
#define ACTION_PROFILE_UNKNOWN_DAf 660
#define ACTION_PROFILE_VLAN_MEMBERSHIPf 661
#define ACTION_SELECTf 662
#define ACTION_TRANSPLANT_ACCESSED_CLEARf 663
#define ACTION_TRANSPLANT_PAYLOAD_DATAf 664
#define ACTION_TRANSPLANT_PAYLOAD_MASKf 665
#define ACTION_TYPEf 666
#define ACTIVATEGTIMERf 667
#define ACTIVATEQf 668
#define ACTIVATETIMERf 669
#define ACTIVATE_GTIMERf 670
#define ACTIVATE_PD_CREDITSf 671
#define ACTIVATE_TIMERf 672
#define ACTIVEf 673
#define ACTIVE0f 674
#define ACTIVE1f 675
#define ACTIVE2f 676
#define ACTIVEDESCRf 677
#define ACTIVEDESCR_0f 678
#define ACTIVEPUSHQUEUENUMf 679
#define ACTIVEQUEUECOUNTf 680
#define ACTIVE_COSf 681
#define ACTIVE_L3_IIF_PROFILE_INDEXf 682
#define ACTIVE_PORT_BITMAPf 683
#define ACTIVE_PORT_BITMAP_HIf 684
#define ACTIVE_PORT_BITMAP_LOf 685
#define ACTIVE_PORT_BITMAP_W0f 686
#define ACTIVE_PORT_BITMAP_W1f 687
#define ACTIVE_PORT_BITMAP_W2f 688
#define ACTIVE_PUSH_QUEUE_NUMf 689
#define ACTIVE_QUEUE_COUNTf 690
#define ACTIVE_READf 691
#define ACTIVE_STATUSf 692
#define ACTIVE_STREAM_BITMAPf 693
#define ACTIVE_WRITEf 694
#define ACTLINKSFBRCSHPENf 695
#define ACTUAL_AINDEXf 696
#define ACT_FLOW_BAD_PARAMSf 697
#define ACT_FLOW_BAD_PARAMS_MASKf 698
#define ACT_FLOW_BAD_SCHf 699
#define ACT_FLOW_COSN_VALIDf 700
#define ACT_FLOW_IDf 701
#define ACT_FREQf 702
#define ACT_L2_MINf 703
#define ACT_L2_SHAPERf 704
#define ACT_L2_XONf 705
#define ACT_LINKS_FBRC_SHP_ENf 706
#define ACT_LOW_INTf 707
#define ACT_LOW_INTRf 708
#define ACT_POLICYf 709
#define AC_0_ACTION_DATAf 710
#define AC_0_ACTION_DROPf 711
#define AC_0_ACTION_OAM_LIF_SETf 712
#define AC_0_ACTION_PCP_DEI_PROFILEf 713
#define AC_0_ACTION_USE_AS_DATA_ENTRYf 714
#define AC_0_ACTION_VID_1f 715
#define AC_0_ACTION_VID_2f 716
#define AC_0_ACTION_VLAN_EDIT_PROFILEf 717
#define AC_0_ENTRY_FORMATf 718
#define AC_1_ACTION_DROPf 719
#define AC_1_ACTION_OAM_LIF_SETf 720
#define AC_1_ACTION_PCP_DEI_PROFILEf 721
#define AC_1_ACTION_USE_AS_DATA_ENTRYf 722
#define AC_1_ACTION_VID_1f 723
#define AC_1_ACTION_VID_2f 724
#define AC_1_ACTION_VLAN_EDIT_PROFILEf 725
#define AC_1_ENTRY_FORMATf 726
#define AC_ENTRY_FORMATf 727
#define AC_P2P_TO_AC_VSI_PROFILEf 728
#define AC_P2P_TO_PBB_VSI_PROFILEf 729
#define AC_P2P_TO_PWE_VSI_PROFILEf 730
#define ADf 731
#define AD28_TBXf 732
#define ADATAf 733
#define ADATA0f 734
#define ADATA1f 735
#define ADATA10f 736
#define ADATA11f 737
#define ADATA2f 738
#define ADATA3f 739
#define ADATA4f 740
#define ADATA5f 741
#define ADATA6f 742
#define ADATA7f 743
#define ADATA8f 744
#define ADATA9f 745
#define ADDDRAMCRCf 746
#define ADDL_REPSf 747
#define ADDMITLOGICf 748
#define ADDMIT_LOGICf 749
#define ADDNETWORKHEADERf 750
#define ADDRf 751
#define ADDR32f 752
#define ADDR64f 753
#define ADDRAf 754
#define ADDRBf 755
#define ADDRCf 756
#define ADDRDf 757
#define ADDREf 758
#define ADDRESSf 759
#define ADDRESSMAPCONFIGGENf 760
#define ADDRESSMAPCONFIGRDf 761
#define ADDRESSSHIFTMODEf 762
#define ADDRESS_COLLISIONf 763
#define ADDRESS_COLLISION_DISINTf 764
#define ADDRESS_FILTER_ENABLEf 765
#define ADDRESS_MAP_CONFIG_GENf 766
#define ADDRESS_MAP_CONFIG_RDf 767
#define ADDRESS_MIRRORINGf 768
#define ADDRESS_SHIFT_MODEf 769
#define ADDREXTf 770
#define ADDREXT_0f 771
#define ADDRFf 772
#define ADDRRESSf 773
#define ADDRTERMHALFf 774
#define ADDR_0f 775
#define ADDR_1f 776
#define ADDR_19_TO_0f 777
#define ADDR_2f 778
#define ADDR_3f 779
#define ADDR_31_0f 780
#define ADDR_4f 781
#define ADDR_4BYTE_N_3BYTEf 782
#define ADDR_5f 783
#define ADDR_63_32f 784
#define ADDR_95_64f 785
#define ADDR_BPC_SELECTf 786
#define ADDR_BPP_SELECTf 787
#define ADDR_CMP_ACCESS_TYPE_1f 788
#define ADDR_CMP_ACCESS_TYPE_2f 789
#define ADDR_CMP_ACCESS_TYPE_3f 790
#define ADDR_CMP_ACCESS_TYPE_4f 791
#define ADDR_CMP_ACCESS_TYPE_5f 792
#define ADDR_CMP_ACCESS_TYPE_6f 793
#define ADDR_CMP_ACCESS_TYPE_7f 794
#define ADDR_CMP_ACCESS_TYPE_8f 795
#define ADDR_CMP_ENf 796
#define ADDR_CMP_VALUE_1f 797
#define ADDR_CMP_VALUE_2f 798
#define ADDR_CMP_VALUE_3f 799
#define ADDR_CMP_VALUE_4f 800
#define ADDR_CMP_VALUE_5f 801
#define ADDR_CMP_VALUE_6f 802
#define ADDR_CMP_VALUE_7f 803
#define ADDR_CMP_VALUE_8f 804
#define ADDR_COMPSf 805
#define ADDR_COMP_VAL_1f 806
#define ADDR_COMP_VAL_2f 807
#define ADDR_COMP_VAL_3f 808
#define ADDR_COMP_VAL_4f 809
#define ADDR_COMP_VAL_5f 810
#define ADDR_COMP_VAL_6f 811
#define ADDR_COMP_VAL_7f 812
#define ADDR_COMP_VAL_8f 813
#define ADDR_HIGH_0f 814
#define ADDR_HIGH_1f 815
#define ADDR_HIGH_2f 816
#define ADDR_HIGH_3f 817
#define ADDR_LOW_0f 818
#define ADDR_LOW_1f 819
#define ADDR_LOW_2f 820
#define ADDR_LOW_3f 821
#define ADDR_MASKf 822
#define ADDR_MASK0f 823
#define ADDR_MASK1f 824
#define ADDR_MASK2f 825
#define ADDR_MATCH0f 826
#define ADDR_MATCH1f 827
#define ADDR_MATCH2f 828
#define ADDR_ND_OVERRIDE_VALf 829
#define ADDR_OVR_ENf 830
#define ADDR_PD_OVERRIDE_VALf 831
#define ADDR_SEL0f 832
#define ADDR_SEL1f 833
#define ADDR_SEL2f 834
#define ADDR_SPACEf 835
#define ADD_DELETE_Nf 836
#define ADD_DESTINATION_PORTf 837
#define ADD_DRAM_CRCf 838
#define ADD_EGRESS_PORT_BASE_QUEUEf 839
#define ADD_EH_QUEUE_TAG_IN_HIGIG_HDRf 840
#define ADD_ENTROPY_LABELf 841
#define ADD_INNER_TAGf 842
#define ADD_ODT_CLK_DIFFTYPE_DIFFCSf 843
#define ADD_ODT_CLK_R2W_SAMECSf 844
#define ADD_ODT_CLK_SAMETYPE_DIFFCSf 845
#define ADD_ODT_CLK_W2R_SAMECSf 846
#define ADD_OPP_CRCf 847
#define ADD_OPTIONAL_HEADERf 848
#define ADD_PACKET_CRCf 849
#define ADD_PPH_EEP_EXTf 850
#define ADD_TRILL_OUTER_VLANf 851
#define ADD_VIDf 852
#define ADD_VSI_DESTf 853
#define ADFPCNTR_DEDf 854
#define ADFPCNTR_SECf 855
#define ADJf 856
#define ADJACENTf 857
#define ADJUSTf 858
#define ADL2DST_DEDf 859
#define ADL2DST_SECf 860
#define ADL2SRC_DEDf 861
#define ADL2SRC_SECf 862
#define ADL2_DEDf 863
#define ADL2_SECf 864
#define ADL3DST_DEDf 865
#define ADL3DST_SECf 866
#define ADL3SRC_DEDf 867
#define ADL3SRC_SECf 868
#define ADL3_DEDf 869
#define ADL3_SECf 870
#define ADMTHf 871
#define ADM_CTRL_FIFOf 872
#define ADM_CTRL_FIFO_ECC_ENf 873
#define ADM_CTRL_FIFO_ECC_EN_COR_ERR_RPTf 874
#define ADM_CTRL_FIFO_FULLf 875
#define ADM_CTRL_FIFO_FULL_DENYf 876
#define ADM_CTRL_FIFO_INJECT_DBEf 877
#define ADM_CTRL_FIFO_INJECT_SBEf 878
#define ADM_CTRL_FIFO_UNDERFLOWf 879
#define ADM_DPC_STORE_FORCE_UNCORRECTABLE_ERRORf 880
#define ADM_INTRf 881
#define ADM_INTR_DISINTf 882
#define ADM_THf 883
#define ADOPT_PRI_MAPf 884
#define ADPADf 885
#define ADREQ0FIFOCOUNT_GTE_HITHRf 886
#define ADREQ0FIFO_FULLf 887
#define ADREQ0FIFO_OVERFLOWf 888
#define ADREQ0FIFO_TMf 889
#define ADREQ1FIFOCOUNT_GTE_HITHRf 890
#define ADREQ1FIFO_FULLf 891
#define ADREQ1FIFO_OVERFLOWf 892
#define ADREQ1FIFO_TMf 893
#define ADRSf 894
#define ADR_MODEf 895
#define ADS_CORRECTED_ERRORf 896
#define ADS_CORRECTED_ERROR_DISINTf 897
#define ADS_DISABLE_ECCf 898
#define ADS_ECC_CORRUPTf 899
#define ADS_ECC_ERROR_ADDRESSf 900
#define ADS_TMf 901
#define ADS_UNCORRECTABLE_ERRORf 902
#define ADS_UNCORRECTABLE_ERROR_DISINTf 903
#define ADV0f 904
#define ADV1f 905
#define ADV2f 906
#define ADVAACLARPENf 907
#define ADVASTATISTICSENf 908
#define ADVA_COUNT_OUT_PORT_FLAGf 909
#define AD_1X_PARITY_ENf 910
#define AD_2X_PARITY_ENf 911
#define AD_3X_PARITY_ENf 912
#define AD_4X_PARITY_ENf 913
#define AD_6X_PARITY_ENf 914
#define AD_BAf 915
#define AD_CAf 916
#define AD_EXT_CNTRf 917
#define AD_EXT_L2f 918
#define AD_EXT_L3f 919
#define AD_EXT_L4f 920
#define AD_MODEf 921
#define AD_RA_BASEf 922
#define AD_RSVDf 923
#define AD_TBXf 924
#define AD_WIDTHf 925
#define AF0INVWEIGHTf 926
#define AF1INVWEIGHTf 927
#define AF2INVWEIGHTf 928
#define AF3INVWEIGHTf 929
#define AFE_NON_DRIVINGf 930
#define AFIFO_RSTf 931
#define AFREADYMf 932
#define AFVALIDMMf 933
#define AF_0_INV_WEIGHTf 934
#define AF_1_INV_WEIGHTf 935
#define AF_2_INV_WEIGHTf 936
#define AF_3_INV_WEIGHTf 937
#define AGEf 938
#define AGEDf 939
#define AGED_INDICATORf 940
#define AGED_PKT_COSf 941
#define AGED_PKT_DROPf 942
#define AGED_PKT_DST_PORT_NUMf 943
#define AGED_PKT_SRC_PORT_NUMf 944
#define AGEENf 945
#define AGEPAYLOADf 946
#define AGER_ACKf 947
#define AGER_CHECKER_ENABLEf 948
#define AGER_DEBUG_DISABLE_AGEFLAGS_SLOTSf 949
#define AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAYf 950
#define AGER_ENABLEf 951
#define AGER_EVENTf 952
#define AGER_EVENT_COUNTf 953
#define AGER_EVENT_DISINTf 954
#define AGER_FILL_THRESH_HITf 955
#define AGER_FILL_THRESH_HIT_DISINTf 956
#define AGER_FILL_THRESH_HIT_HALT_ENf 957
#define AGER_PENDING_FIFO_OVERFLOWf 958
#define AGER_PENDING_FIFO_OVERFLOW_DISINTf 959
#define AGER_PROFILE0_THRESH0f 960
#define AGER_PROFILE0_THRESH1f 961
#define AGER_PROFILE10_THRESH0f 962
#define AGER_PROFILE10_THRESH1f 963
#define AGER_PROFILE11_THRESH0f 964
#define AGER_PROFILE11_THRESH1f 965
#define AGER_PROFILE12_THRESH0f 966
#define AGER_PROFILE12_THRESH1f 967
#define AGER_PROFILE13_THRESH0f 968
#define AGER_PROFILE13_THRESH1f 969
#define AGER_PROFILE14_THRESH0f 970
#define AGER_PROFILE14_THRESH1f 971
#define AGER_PROFILE15_THRESH0f 972
#define AGER_PROFILE15_THRESH1f 973
#define AGER_PROFILE1_THRESH0f 974
#define AGER_PROFILE1_THRESH1f 975
#define AGER_PROFILE2_THRESH0f 976
#define AGER_PROFILE2_THRESH1f 977
#define AGER_PROFILE3_THRESH0f 978
#define AGER_PROFILE3_THRESH1f 979
#define AGER_PROFILE4_THRESH0f 980
#define AGER_PROFILE4_THRESH1f 981
#define AGER_PROFILE5_THRESH0f 982
#define AGER_PROFILE5_THRESH1f 983
#define AGER_PROFILE6_THRESH0f 984
#define AGER_PROFILE6_THRESH1f 985
#define AGER_PROFILE7_THRESH0f 986
#define AGER_PROFILE7_THRESH1f 987
#define AGER_PROFILE8_THRESH0f 988
#define AGER_PROFILE8_THRESH1f 989
#define AGER_PROFILE9_THRESH0f 990
#define AGER_PROFILE9_THRESH1f 991
#define AGER_QMB_FIFO_OVERFLOWf 992
#define AGER_QMB_FIFO_OVERFLOW_DISINTf 993
#define AGER_RD_FIFO_OVERFLOWf 994
#define AGER_RD_FIFO_OVERFLOW_DISINTf 995
#define AGER_REQf 996
#define AGER_SCALING_FACTORf 997
#define AGER_TAIL_BUFFERf 998
#define AGER_TAIL_QUEUEf 999
#define AGER_TICK_TOO_SMALLf 1000
#define AGER_TICK_TOO_SMALL_DISINTf 1001
#define AGER_TICK_TOO_SMALL_HALT_ENf 1002
#define AGER_WR_FIFO_OVERFLOWf 1003
#define AGER_WR_FIFO_OVERFLOW_DISINTf 1004
#define AGESTATUSf 1005
#define AGE_CMD_COMPLETEf 1006
#define AGE_COUNTf 1007
#define AGE_ENf 1008
#define AGE_ENAf 1009
#define AGE_ENABLEf 1010
#define AGE_FLAGS_QUEUE0f 1011
#define AGE_FLAGS_QUEUE1f 1012
#define AGE_FLAGS_QUEUE10f 1013
#define AGE_FLAGS_QUEUE11f 1014
#define AGE_FLAGS_QUEUE12f 1015
#define AGE_FLAGS_QUEUE13f 1016
#define AGE_FLAGS_QUEUE14f 1017
#define AGE_FLAGS_QUEUE15f 1018
#define AGE_FLAGS_QUEUE16f 1019
#define AGE_FLAGS_QUEUE17f 1020
#define AGE_FLAGS_QUEUE18f 1021
#define AGE_FLAGS_QUEUE19f 1022
#define AGE_FLAGS_QUEUE2f 1023
#define AGE_FLAGS_QUEUE20f 1024
#define AGE_FLAGS_QUEUE21f 1025
#define AGE_FLAGS_QUEUE22f 1026
#define AGE_FLAGS_QUEUE23f 1027
#define AGE_FLAGS_QUEUE24f 1028
#define AGE_FLAGS_QUEUE25f 1029
#define AGE_FLAGS_QUEUE26f 1030
#define AGE_FLAGS_QUEUE27f 1031
#define AGE_FLAGS_QUEUE28f 1032
#define AGE_FLAGS_QUEUE29f 1033
#define AGE_FLAGS_QUEUE3f 1034
#define AGE_FLAGS_QUEUE30f 1035
#define AGE_FLAGS_QUEUE31f 1036
#define AGE_FLAGS_QUEUE4f 1037
#define AGE_FLAGS_QUEUE5f 1038
#define AGE_FLAGS_QUEUE6f 1039
#define AGE_FLAGS_QUEUE7f 1040
#define AGE_FLAGS_QUEUE8f 1041
#define AGE_FLAGS_QUEUE9f 1042
#define AGE_INCREMENTER_ENABLEf 1043
#define AGE_INDEXf 1044
#define AGE_IPFIX_ERRf 1045
#define AGE_MAXCNTf 1046
#define AGE_PERIODf 1047
#define AGE_PROCf 1048
#define AGE_PROC_BUSYf 1049
#define AGE_PROFILEf 1050
#define AGE_QUEUE0f 1051
#define AGE_QUEUE1f 1052
#define AGE_QUEUE10f 1053
#define AGE_QUEUE11f 1054
#define AGE_QUEUE12f 1055
#define AGE_QUEUE13f 1056
#define AGE_QUEUE14f 1057
#define AGE_QUEUE15f 1058
#define AGE_QUEUE16f 1059
#define AGE_QUEUE17f 1060
#define AGE_QUEUE18f 1061
#define AGE_QUEUE19f 1062
#define AGE_QUEUE2f 1063
#define AGE_QUEUE20f 1064
#define AGE_QUEUE21f 1065
#define AGE_QUEUE22f 1066
#define AGE_QUEUE23f 1067
#define AGE_QUEUE24f 1068
#define AGE_QUEUE25f 1069
#define AGE_QUEUE26f 1070
#define AGE_QUEUE27f 1071
#define AGE_QUEUE28f 1072
#define AGE_QUEUE29f 1073
#define AGE_QUEUE3f 1074
#define AGE_QUEUE30f 1075
#define AGE_QUEUE31f 1076
#define AGE_QUEUE4f 1077
#define AGE_QUEUE5f 1078
#define AGE_QUEUE6f 1079
#define AGE_QUEUE7f 1080
#define AGE_QUEUE8f 1081
#define AGE_QUEUE9f 1082
#define AGE_START_ADDRf 1083
#define AGE_THRESH_QUEUE0f 1084
#define AGE_THRESH_QUEUE1f 1085
#define AGE_THRESH_QUEUE10f 1086
#define AGE_THRESH_QUEUE11f 1087
#define AGE_THRESH_QUEUE12f 1088
#define AGE_THRESH_QUEUE13f 1089
#define AGE_THRESH_QUEUE14f 1090
#define AGE_THRESH_QUEUE15f 1091
#define AGE_THRESH_QUEUE16f 1092
#define AGE_THRESH_QUEUE17f 1093
#define AGE_THRESH_QUEUE18f 1094
#define AGE_THRESH_QUEUE19f 1095
#define AGE_THRESH_QUEUE2f 1096
#define AGE_THRESH_QUEUE20f 1097
#define AGE_THRESH_QUEUE21f 1098
#define AGE_THRESH_QUEUE22f 1099
#define AGE_THRESH_QUEUE23f 1100
#define AGE_THRESH_QUEUE24f 1101
#define AGE_THRESH_QUEUE25f 1102
#define AGE_THRESH_QUEUE26f 1103
#define AGE_THRESH_QUEUE27f 1104
#define AGE_THRESH_QUEUE28f 1105
#define AGE_THRESH_QUEUE29f 1106
#define AGE_THRESH_QUEUE3f 1107
#define AGE_THRESH_QUEUE30f 1108
#define AGE_THRESH_QUEUE31f 1109
#define AGE_THRESH_QUEUE4f 1110
#define AGE_THRESH_QUEUE5f 1111
#define AGE_THRESH_QUEUE6f 1112
#define AGE_THRESH_QUEUE7f 1113
#define AGE_THRESH_QUEUE8f 1114
#define AGE_THRESH_QUEUE9f 1115
#define AGE_TICK_COUNTf 1116
#define AGE_TICK_OVERFLOWf 1117
#define AGE_VALf 1118
#define AGGREGATION_GROUP_SELECTf 1119
#define AGGRESSIVEf 1120
#define AGGRFCENf 1121
#define AGINGBITf 1122
#define AGINGCFGINFOf 1123
#define AGINGCFGINFOCREATEAGEDOUTEVENTf 1124
#define AGINGCFGINFOCREATEREFRESHEVENTf 1125
#define AGINGCFGINFODELETEENTRYf 1126
#define AGINGCFGINFOEVENf 1127
#define AGINGCFGINFOODDf 1128
#define AGINGENAf 1129
#define AGINGFCf 1130
#define AGINGLIMITCOS0f 1131
#define AGINGLIMITCOS1f 1132
#define AGINGLIMITCOS2f 1133
#define AGINGLIMITCOS3f 1134
#define AGINGLIMITCOS4f 1135
#define AGINGLIMITCOS5f 1136
#define AGINGLIMITCOS6f 1137
#define AGINGLIMITCOS7f 1138
#define AGINGLIMITPRI0f 1139
#define AGINGLIMITPRI1f 1140
#define AGINGLIMITPRI10f 1141
#define AGINGLIMITPRI11f 1142
#define AGINGLIMITPRI12f 1143
#define AGINGLIMITPRI13f 1144
#define AGINGLIMITPRI14f 1145
#define AGINGLIMITPRI15f 1146
#define AGINGLIMITPRI2f 1147
#define AGINGLIMITPRI3f 1148
#define AGINGLIMITPRI4f 1149
#define AGINGLIMITPRI5f 1150
#define AGINGLIMITPRI6f 1151
#define AGINGLIMITPRI7f 1152
#define AGINGLIMITPRI8f 1153
#define AGINGLIMITPRI9f 1154
#define AGINGMASKf 1155
#define AGINGONLYDECPQSf 1156
#define AGINGRDQf 1157
#define AGINGTICKSELf 1158
#define AGINGTIMEf 1159
#define AGINGTIMERCFGf 1160
#define AGING_BITf 1161
#define AGING_CFG_INFOf 1162
#define AGING_CFG_INFO_CREATE_AGED_OUT_EVENTf 1163
#define AGING_CFG_INFO_CREATE_REFRESH_EVENTf 1164
#define AGING_CFG_INFO_DELETE_ENTRYf 1165
#define AGING_CTRf 1166
#define AGING_CTR_CORRECTED_ERRORf 1167
#define AGING_CTR_CORRECTED_ERROR_DISINTf 1168
#define AGING_CTR_ENABLE_ECCf 1169
#define AGING_CTR_FORCE_UNCORRECTABLE_ERRORf 1170
#define AGING_CTR_PAR_ERRf 1171
#define AGING_CTR_PAR_ERR_ENf 1172
#define AGING_CTR_UNCORRECTED_ERRORf 1173
#define AGING_CTR_UNCORRECTED_ERROR_DISINTf 1174
#define AGING_EXPf 1175
#define AGING_EXP_CORRECTED_ERRORf 1176
#define AGING_EXP_CORRECTED_ERROR_DISINTf 1177
#define AGING_EXP_ENABLE_ECCf 1178
#define AGING_EXP_FORCE_UNCORRECTABLE_ERRORf 1179
#define AGING_EXP_PAR_ERRf 1180
#define AGING_EXP_PAR_ERR_ENf 1181
#define AGING_EXP_UNCORRECTED_ERRORf 1182
#define AGING_EXP_UNCORRECTED_ERROR_DISINTf 1183
#define AGING_INTRf 1184
#define AGING_INTR_DISINTf 1185
#define AGING_LIMITf 1186
#define AGING_MASK_DATAf 1187
#define AGING_MASK_TBL_PIPE0f 1188
#define AGING_MASK_TBL_PIPE1f 1189
#define AGING_ONLY_DEC_PQSf 1190
#define AGING_PARITY_CHK_ENf 1191
#define AGING_PARITY_ENf 1192
#define AGING_REFRESH_ENf 1193
#define AGING_TIMER_CFGf 1194
#define AG_DROPPED_PACKETSf 1195
#define AINDEXf 1196
#define AINDEX_STATUSf 1197
#define ALf 1198
#define ALDWP_EXTf 1199
#define ALEf 1200
#define ALGORITHMf 1201
#define ALG_BKT_PTRf 1202
#define ALG_BKT_PTR0f 1203
#define ALG_BKT_PTR1f 1204
#define ALG_HIT_IDXf 1205
#define ALG_HIT_IDX0f 1206
#define ALG_HIT_IDX1f 1207
#define ALIGNER_STRIPPING_64B_FIX_ENf 1208
#define ALIGNLCKBKTRSTENAf 1209
#define ALIGN_LCK_BKT_RST_ENAf 1210
#define ALIGN_RIGHTf 1211
#define ALLf 1212
#define ALLESADIRBRIDGESf 1213
#define ALLINTMASKf 1214
#define ALLOCATION_WATERMARK_DISABLE_PARITY_ERRORf 1215
#define ALLOCATION_WATERMARK_ERROR_ADDRf 1216
#define ALLOCATION_WATERMARK_FORCE_PARITY_ERRORf 1217
#define ALLOCATION_WATERMARK_MEM_INITf 1218
#define ALLOCATION_WATERMARK_MEM_INIT_DONEf 1219
#define ALLOCATION_WATERMARK_PARITY_ERRORf 1220
#define ALLOCATION_WATERMARK_PARITY_ERROR_DISINTf 1221
#define ALLOCATION_WATERMARK_PRESERVE_ON_READf 1222
#define ALLOCBUFFCNTf 1223
#define ALLOCBUFFSCNTf 1224
#define ALLOCBUFFSCNT_A_CORRECTED_ERRORf 1225
#define ALLOCBUFFSCNT_A_CORRECTED_ERROR_DISINTf 1226
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERRORf 1227
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERROR_DISINTf 1228
#define ALLOCBUFFSCNT_B_CORRECTED_ERRORf 1229
#define ALLOCBUFFSCNT_B_CORRECTED_ERROR_DISINTf 1230
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERRORf 1231
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERROR_DISINTf 1232
#define ALLOCBUFFSCNT_ENABLE_ECCf 1233
#define ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 1234
#define ALLOCBUFFSCNT_MEM_TMf 1235
#define ALLOC_LOC_OVERFLOWf 1236
#define ALLOWANCEf 1237
#define ALLOWCONSECUTIVE16BYTEf 1238
#define ALLOWEDLINKSf 1239
#define ALLOWEDLINKSFORRMf 1240
#define ALLOWED_LINKSf 1241
#define ALLOWED_LINKS_FOR_RMf 1242
#define ALLOWED_LINKS_PRIMf 1243
#define ALLOWED_LINKS_SCNDf 1244
#define ALLOWED_PORT_BITMAPf 1245
#define ALLOWED_PORT_BITMAP_HIf 1246
#define ALLOWED_PORT_BITMAP_LOf 1247
#define ALLOWED_PORT_BITMAP_W0f 1248
#define ALLOWED_PORT_BITMAP_W1f 1249
#define ALLOWED_PORT_BITMAP_W2f 1250
#define ALLOWED_PORT_BITMAP_W3f 1251
#define ALLOWED_PORT_BITMAP_W4f 1252
#define ALLOWED_PORT_BITMAP_W5f 1253
#define ALLOW_CONSECUTIVE_16_BYTEf 1254
#define ALLOW_GLOBAL_ROUTEf 1255
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 1256
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 1257
#define ALLOW_MOVE_IN_CLASSf 1258
#define ALLOW_NON_TRILL_FRAMESf 1259
#define ALLOW_SRC_MODf 1260
#define ALLOW_TRILL_FRAMESf 1261
#define ALLRBRIDGESMACf 1262
#define ALL_CORE_PLL_TO_CMIC_LOCKf 1263
#define ALL_CYCLES_ENf 1264
#define ALL_DROP_ACCEPTf 1265
#define ALL_ESADI_RBRIDGESf 1266
#define ALL_GLOBAL_MASK_TCAMS_TM_13_0f 1267
#define ALL_GLOBAL_MASK_TCAMS_TM_7_0f 1268
#define ALL_MUL_DROP_TH_HIGHf 1269
#define ALL_MUL_DROP_TH_LOWf 1270
#define ALL_MUL_ENf 1271
#define ALL_Q_XOFF_THRESHOLDf 1272
#define ALL_Q_XON_THRESHOLDf 1273
#define ALL_RBRIDGES_MACf 1274
#define ALL_TCAMS_TM_13_0f 1275
#define ALL_TCAMS_TM_7_0f 1276
#define ALL_UNDERRUN_Q_XOFF_THRESHOLDf 1277
#define ALL_UNDERRUN_Q_XON_THRESHOLDf 1278
#define ALL_VLAN_MEMBERf 1279
#define ALMOST_EMPTYf 1280
#define ALMOST_FULL_THRESHf 1281
#define ALPAVAILREQUESTf 1282
#define ALPCLOCKAVAILABLEf 1283
#define ALPHAf 1284
#define ALPM_ADDRESS_SWIZZLE_MODEf 1285
#define ALPM_BYPASS_ENABLEf 1286
#define ALRC_EXCLUDE_N_DEVICEf 1287
#define ALRC_EXCLUDE_N_VALIDf 1288
#define ALRC_VECf 1289
#define ALTf 1290
#define ALTERNATE_EMIRROR_BITMAP_PARITY_ENf 1291
#define ALTERNATE_EMIRROR_BITMAP_PAR_ERRf 1292
#define ALTERNATE_EMIRROR_BITMAP_PDAf 1293
#define ALTERNATE_EMIRROR_BITMAP_PMf 1294
#define ALTERNATE_EMIRROR_BITMAP_TMf 1295
#define ALTERNATE_EMIRROR_BITMAP_WWf 1296
#define ALTOAf 1297
#define ALTOBf 1298
#define ALTOBMASKf 1299
#define ALTOMASKf 1300
#define ALTO_P_INTf 1301
#define ALTO_P_INT_MASKf 1302
#define ALTO_S_INTf 1303
#define ALTO_S_INT_MASKf 1304
#define ALU_ACTIONf 1305
#define ALWAYSDO2NDLOOKUPf 1306
#define ALWAYS_ADD_PPH_LEARN_EXTf 1307
#define ALWAYS_APPLY_CPU_PRI_SELf 1308
#define ALWAYS_CRC_REGENf 1309
#define ALWAYS_DRIVE_DBUSf 1310
#define AMAC_FA_M0_READ_QOSf 1311
#define AMAC_FA_M0_WRITE_QOSf 1312
#define AMAC_FA_M1_READ_QOSf 1313
#define AMAC_FA_M1_WRITE_QOSf 1314
#define AMAC_M0_READ_QOSf 1315
#define AMAC_M0_WRITE_QOSf 1316
#define AMAC_M1_READ_QOSf 1317
#define AMAC_M1_WRITE_QOSf 1318
#define AMOUNT_HIGHf 1319
#define AMOUNT_LOWf 1320
#define ANf 1321
#define ANA_LDO_CTRLf 1322
#define ANDf 1323
#define ANDMASKf 1324
#define AND_MASKf 1325
#define AND_ORNf 1326
#define ANEMICf 1327
#define ANNUMCLKSIN100USf 1328
#define ANYSTARTf 1329
#define ANY_RMEP_TLV_INTERFACE_DORMANT_TO_UP_TRANSITION_INT_ENABLEf 1330
#define ANY_RMEP_TLV_INTERFACE_DOWNf 1331
#define ANY_RMEP_TLV_INTERFACE_DOWN_INTRf 1332
#define ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf 1333
#define ANY_RMEP_TLV_INTERFACE_DOWN_TO_UP_TRANSITION_INT_ENABLEf 1334
#define ANY_RMEP_TLV_INTERFACE_LLDOWN_TO_UP_TRANSITION_INT_ENABLEf 1335
#define ANY_RMEP_TLV_INTERFACE_NOTPRESENT_TO_UP_TRANSITION_INT_ENABLEf 1336
#define ANY_RMEP_TLV_INTERFACE_TESTING_TO_UP_TRANSITION_INT_ENABLEf 1337
#define ANY_RMEP_TLV_INTERFACE_UNKNOWN_TO_UP_TRANSITION_INT_ENABLEf 1338
#define ANY_RMEP_TLV_INTERFACE_UPf 1339
#define ANY_RMEP_TLV_INTERFACE_UP_INTRf 1340
#define ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf 1341
#define ANY_RMEP_TLV_INTERFACE_UP_TO_DORMANT_TRANSITION_INT_ENABLEf 1342
#define ANY_RMEP_TLV_INTERFACE_UP_TO_DOWN_TRANSITION_INT_ENABLEf 1343
#define ANY_RMEP_TLV_INTERFACE_UP_TO_LLDOWN_TRANSITION_INT_ENABLEf 1344
#define ANY_RMEP_TLV_INTERFACE_UP_TO_NOTPRESENT_TRANSITION_INT_ENABLEf 1345
#define ANY_RMEP_TLV_INTERFACE_UP_TO_TESTING_TRANSITION_INT_ENABLEf 1346
#define ANY_RMEP_TLV_INTERFACE_UP_TO_UNKNOWN_TRANSITION_INT_ENABLEf 1347
#define ANY_RMEP_TLV_PORT_DOWNf 1348
#define ANY_RMEP_TLV_PORT_DOWN_INTRf 1349
#define ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf 1350
#define ANY_RMEP_TLV_PORT_UPf 1351
#define ANY_RMEP_TLV_PORT_UP_INTRf 1352
#define ANY_RMEP_TLV_PORT_UP_INT_ENABLEf 1353
#define AN_COMPLETEINTf 1354
#define AN_COMPLETEINTMASKf 1355
#define AN_CONTROLf 1356
#define AN_ERRORINTf 1357
#define AN_ERRORINTMASKf 1358
#define AN_N__COMPLETEf 1359
#define AN_N__ENABLEf 1360
#define AN_N__ERRORf 1361
#define AN_N__FSM_COMPLETEACKf 1362
#define AN_N__FSM_IDLEDETECTf 1363
#define AN_N__FSM_RESTARTf 1364
#define AN_N__FSM_STATEf 1365
#define AN_N__LINKSPEEDOVRDf 1366
#define AN_N__LINKSTATUSf 1367
#define AN_N__LP_PAUSEOVRDf 1368
#define AN_N__REMOTEFAULTf 1369
#define AN_N__RESTARTf 1370
#define AN_N__RESTARTONRUDIINVALIDf 1371
#define AN_N__RXCFGREGf 1372
#define AN_N__SGMIIPHYMODEf 1373
#define AN_N__TXCFGREGf 1374
#define AN_N__TXFSMZEROENf 1375
#define AN_N__XMITf 1376
#define AN_N__XMIT_OVRDf 1377
#define AN_RESTARTINTf 1378
#define AN_RESTARTINTMASKf 1379
#define APf 1380
#define APB0_ACTIVE_MASKf 1381
#define APB0_ACTVSTSf 1382
#define APB0_CLK_ENf 1383
#define APB0_FREE_ACTVSTSf 1384
#define APB0_FREE_DIVf 1385
#define APB0_FREE_DIV_OVERRIDEf 1386
#define APB0_HW_SW_GATING_SELf 1387
#define APB0_HYST_ENf 1388
#define APB0_HYST_VALf 1389
#define APB0_POLICY0_MASKf 1390
#define APB0_POLICY1_MASKf 1391
#define APB0_POLICY2_MASKf 1392
#define APB0_POLICY3_MASKf 1393
#define APB0_POLICY_OVERRIDEf 1394
#define APB0_POLICY_OVERRIDE_VALUEf 1395
#define APB0_STPRSTSf 1396
#define APB0_TARGET_MASKf 1397
#define APBITPOSf 1398
#define APBV_S0_SECURITYf 1399
#define APBW_S0_SECURITYf 1400
#define APBX_S0_SECURITYf 1401
#define APBY_S0_SECURITYf 1402
#define APBZ_S0_SECURITYf 1403
#define APB_CLK_DIVf 1404
#define APB_CLK_OVERRIDEf 1405
#define APB_DEBUG_RESET_Nf 1406
#define APB_LITTLE_ENDIAN_MODEf 1407
#define APB_SOFT_RSTNf 1408
#define APERIODIC_INTERVALf 1409
#define APP0f 1410
#define APP1f 1411
#define APP2f 1412
#define APPCLEARf 1413
#define APPLY_EGR_MASK_ON_L2f 1414
#define APPLY_EGR_MASK_ON_L3f 1415
#define APPLY_EGR_MASK_ON_UC_ONLYf 1416
#define APPLY_FWD_RESULT_Af 1417
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 1418
#define APPLY_SRCMOD_BLOCK_ON_UC_ONLYf 1419
#define APPSETf 1420
#define APPULSEf 1421
#define APP_START_CLK_If 1422
#define APREBITf 1423
#define AP_BIT_POSf 1424
#define ARAD_B_ECO_ENf 1425
#define ARAD_FTMH_EXCLUDE_SRCf 1426
#define ARBITERf 1427
#define ARBITERINGRESSSHAPINGWEIGHTf 1428
#define ARBITERMULTICASTWEIGHTf 1429
#define ARBITERTHRESHOLDf 1430
#define ARBITER_INGRESS_SHAPING_WEIGHTf 1431
#define ARBITER_MULTICAST_WEIGHTf 1432
#define ARBITER_THRESHOLDf 1433
#define ARBUSYf 1434
#define ARB_FIFO_OVERFLOW_ERR_0f 1435
#define ARB_FIFO_OVERFLOW_ERR_0_DINSTf 1436
#define ARB_FIFO_OVERFLOW_ERR_1f 1437
#define ARB_FIFO_OVERFLOW_ERR_1_DINSTf 1438
#define ARB_FIFO_OVERFLOW_ERR_2f 1439
#define ARB_FIFO_OVERFLOW_ERR_2_DINSTf 1440
#define ARB_FIFO_OVERFLOW_ERR_3f 1441
#define ARB_FIFO_OVERFLOW_ERR_3_DINSTf 1442
#define ARB_MODEf 1443
#define ARB_REFRESH_DELAYf 1444
#define ARB_RESETTLEf 1445
#define ARCACHEf 1446
#define ARCACHE_CONFIGf 1447
#define ARCACHE_JTAG_M0f 1448
#define ARCAHCE_CONFIGf 1449
#define ARCH_VERf 1450
#define ARCYCLESf 1451
#define AREFRESHf 1452
#define ARESETf 1453
#define ARMf 1454
#define ARMEDf 1455
#define ARM_ACTIVE_MASKf 1456
#define ARM_ACTVSTSf 1457
#define ARM_CLK_ENf 1458
#define ARM_HW_SW_GATING_SELf 1459
#define ARM_HYST_ENf 1460
#define ARM_HYST_VALf 1461
#define ARM_PERIPH_ACTVSTSf 1462
#define ARM_PERIPH_CLK_ENf 1463
#define ARM_PERIPH_HW_SW_GATING_SELf 1464
#define ARM_PERIPH_HYST_ENf 1465
#define ARM_PERIPH_HYST_VALf 1466
#define ARM_PERIPH_POLICY_OVERRIDEf 1467
#define ARM_PERIPH_POLICY_OVERRIDE_VALUEf 1468
#define ARM_PERIPH_SOFT_RSTNf 1469
#define ARM_PERIPH_STPRSTSf 1470
#define ARM_PL310_DRAM_DIVf 1471
#define ARM_PL310_DRAM_OVERRIDEf 1472
#define ARM_PL310_TRAM_DIVf 1473
#define ARM_PL310_TRAM_OVERRIDEf 1474
#define ARM_PLL_SELECTf 1475
#define ARM_PLL_SELECT_OVERRIDEf 1476
#define ARM_POLICY0_MASKf 1477
#define ARM_POLICY1_MASKf 1478
#define ARM_POLICY2_MASKf 1479
#define ARM_POLICY3_MASKf 1480
#define ARM_RST_Nf 1481
#define ARM_STPRSTSf 1482
#define ARM_SWITCH_ACTVSTSf 1483
#define ARM_SWITCH_CLK_DIVf 1484
#define ARM_SWITCH_CLK_ENf 1485
#define ARM_SWITCH_CLK_OVERRIDEf 1486
#define ARM_SWITCH_DIVf 1487
#define ARM_SWITCH_DIV_OVERRIDEf 1488
#define ARM_SWITCH_HW_SW_GATING_SELf 1489
#define ARM_SWITCH_HYST_ENf 1490
#define ARM_SWITCH_HYST_VALf 1491
#define ARM_SWITCH_POLICY_OVERRIDEf 1492
#define ARM_SWITCH_POLICY_OVERRIDE_VALUEf 1493
#define ARM_SWITCH_REQGNT_INHf 1494
#define ARM_SWITCH_STPRSTSf 1495
#define ARM_TARGET_MASKf 1496
#define ARM_TRIGGERf 1497
#define ARM_TRIGGER_OVERRIDEf 1498
#define ARPROTf 1499
#define ARPTRAPIGNOREDAf 1500
#define ARP_ETHERTYPEf 1501
#define ARP_LL_ACTION_DROPf 1502
#define ARP_LL_ACTION_MACf 1503
#define ARP_LL_ACTION_NEXT_OUT_LIF_LSBf 1504
#define ARP_LL_ACTION_NEXT_OUT_LIF_VALIDf 1505
#define ARP_LL_ACTION_OAM_LIF_SETf 1506
#define ARP_LL_ACTION_REMARK_PROFILEf 1507
#define ARP_LL_ACTION_VSIf 1508
#define ARP_LL_ACTION_VSI_VALIDf 1509
#define ARP_LL_ENTRY_FORMATf 1510
#define ARP_PTRf 1511
#define ARP_RARP_TERMINATION_ALLOWEDf 1512
#define ARP_RARP_TO_FPf 1513
#define ARP_REPLY_DROPf 1514
#define ARP_REPLY_TO_CPUf 1515
#define ARP_REQUEST_DROPf 1516
#define ARP_REQUEST_TO_CPUf 1517
#define ARP_TRAP_IGNORE_DAf 1518
#define ARP_VALIDATION_ENf 1519
#define ARRIVAL_BYTE_CNTf 1520
#define ARRIVAL_BYTE_CNT_INVALIDf 1521
#define ARRIVAL_UPDATE_ON_DROPf 1522
#define ARRIVAL_USAGE_CTRLf 1523
#define ARUSERf 1524
#define ARUSER_CONFIGf 1525
#define AR_Bf 1526
#define AR_KIf 1527
#define AR_MAX_OTFf 1528
#define AR_MAX_OTIf 1529
#define AR_MAX_QOSf 1530
#define AR_MIN_QOSf 1531
#define AR_Pf 1532
#define AR_Rf 1533
#define AR_TGT_LATENCYf 1534
#define ASDf 1535
#define ASDACPREFIXf 1536
#define ASF_CELLf 1537
#define ASF_CELL_NUMf 1538
#define ASF_CFAP_FULL_DROP_ENf 1539
#define ASF_ENf 1540
#define ASF_ENABLEf 1541
#define ASF_ENABLE_HS_PORT_EP_CREDIT_CHKf 1542
#define ASF_ENQ_TO_DEQ_CREDIT_CHECK_ENf 1543
#define ASF_EP_CREDIT_HIGH_THD_CHK_ENf 1544
#define ASF_FIFO0_WMCNTf 1545
#define ASF_FIFO1_WMCNTf 1546
#define ASF_FIFO2_WMCNTf 1547
#define ASF_FIFO3_WMCNTf 1548
#define ASF_FIFO4_WMCNTf 1549
#define ASF_FIFO_THRESHOLDf 1550
#define ASF_HS_FIFO_DEPTHf 1551
#define ASF_HS_FIFO_THRESHOLDf 1552
#define ASF_PKT_SIZEf 1553
#define ASF_PORT_SPEEDf 1554
#define ASF_QUEUE_SIZEf 1555
#define ASF_STATE_TO_LLS_MODEf 1556
#define ASF_STATE_TO_SQS_MODEf 1557
#define ASICCTLf 1558
#define ASIC_CONTROLf 1559
#define ASSIGNED_CREDIT_WORTHf 1560
#define ASSIGNED_QUALITYf 1561
#define ASSOCIATED_DATAf 1562
#define ASSOCIATIVITYf 1563
#define ASSOCIATIVITY_1f 1564
#define ASSOCIATIVITY_2f 1565
#define ASSUME_MRU_FOR_TAIL_DROPf 1566
#define ASWf 1567
#define ASYNCHBYTEORDERERRf 1568
#define ASYNCHBYTEORDERERRMASKf 1569
#define ASYNCHPACKETDATAVALIDf 1570
#define ASYNCHPACKETDATAVALIDMASKf 1571
#define ASYNCHRONOUS_SCHEDULE_ENABLEf 1572
#define ASYNCHRONOUS_SCHEDULE_PARK_CAPABILITYf 1573
#define ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNTf 1574
#define ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLEf 1575
#define ASYNCHRONOUS_SCHEDULE_STATUSf 1576
#define ASYNC_RESUME_DISABLE_If 1577
#define ATBIDf 1578
#define ATBYTESMf 1579
#define ATB_IDf 1580
#define ATCLKENf 1581
#define ATDATAMMf 1582
#define ATE_ERR_THRESHf 1583
#define ATE_TEST_ENABLEf 1584
#define ATIDMf 1585
#define ATREADYMMf 1586
#define ATTEN_FREFf 1587
#define ATVALIDMf 1588
#define AUGMENT_PREVIOUS_STAGEf 1589
#define AUTHENTICATION_FAILf 1590
#define AUTHENTICATION_STATUSf 1591
#define AUTOCRFRSTQUEf 1592
#define AUTOCRLASTQUEf 1593
#define AUTOCRRATEf 1594
#define AUTOINCR_EN_Gf 1595
#define AUTOINCR_Gf 1596
#define AUTOLOAD_DONEf 1597
#define AUTONEG_COMPLETEf 1598
#define AUTORELOAD_ENf 1599
#define AUTO_ADJUSTf 1600
#define AUTO_CLf 1601
#define AUTO_CR_FRST_QUEf 1602
#define AUTO_CR_LAST_QUEf 1603
#define AUTO_CR_RATEf 1604
#define AUTO_DEVICE_ID_CONFIGf 1605
#define AUTO_DQ_IDDQ_MODEf 1606
#define AUTO_DQ_RXENB_MODEf 1607
#define AUTO_INCRf 1608
#define AUTO_INITf 1609
#define AUTO_INIT_DONEf 1610
#define AUTO_INIT_FAILf 1611
#define AUTO_INIT_STATEf 1612
#define AUTO_NEG_COMPLETEf 1613
#define AUTO_OEBf 1614
#define AUTO_PADf 1615
#define AUTO_REFRESH_MODEf 1616
#define AUTO_RELOAD_ENf 1617
#define AUTO_SAMPLE_ENf 1618
#define AUTO_SWITCH_EVENT_CTRLf 1619
#define AUTO_SWITCH_EVENT_CTRL_DISINTf 1620
#define AUTO_SWITCH_EVENT_DATAf 1621
#define AUTO_SWITCH_EVENT_DATA_DISINTf 1622
#define AUXf 1623
#define AUX1_FIFO_ECC_ENf 1624
#define AUX1_FIFO_ECC_EN_COR_ERR_RPTf 1625
#define AUX1_FIFO_INJECT_DBEf 1626
#define AUX1_FIFO_INJECT_SBEf 1627
#define AUXILIARYDATATABLEMODEf 1628
#define AUXILIARY_DATA_TABLE_MODEf 1629
#define AUXPAYLOAD23f 1630
#define AUXPAYLOADMSBf 1631
#define AUXTABLEf 1632
#define AUX_AXP_SLOT_ENf 1633
#define AUX_CMICM_SLOT_ENf 1634
#define AUX_CTRLf 1635
#define AUX_DATA_SRC_PORT_IS_PBPf 1636
#define AUX_EP_LB_SLOT_ENf 1637
#define AUX_ING_L3_NEXT_HOP_TMf 1638
#define AUX_IS_ADf 1639
#define AUX_IS_CSf 1640
#define AUX_IS_ODTf 1641
#define AUX_SELf 1642
#define AUX_TABLE_DATAf 1643
#define AUX_TABLE_INITIATE_PAR_ERRf 1644
#define AUX_TABLE_PARITY_ERR_MASKf 1645
#define AUX_TAG_1_SELf 1646
#define AUX_TAG_2_SELf 1647
#define AVAILf 1648
#define AVAILABLEf 1649
#define AVAILABLEFREEBUFFERSf 1650
#define AVAILABLEFREEDESCRIPTORSf 1651
#define AVAILSCHBUFSf 1652
#define AVAILSCHDSCSf 1653
#define AVAILUSCBUFSf 1654
#define AVAILUSCDESCf 1655
#define AVDD1P0_0P9f 1656
#define AVERAGEf 1657
#define AVERAGE_IPGf 1658
#define AVGIPGf 1659
#define AVGQSIZEf 1660
#define AVGQSIZE_CELLf 1661
#define AVGQSIZE_PACKETf 1662
#define AVG_PORT_LOADING_FRACTIONf 1663
#define AVG_PORT_LOADING_REALNUMf 1664
#define AVG_PORT_QSIZE_FRACTIONf 1665
#define AVG_PORT_QSIZE_REALNUMf 1666
#define AVG_QSIZEf 1667
#define AVG_QSIZE_FRACTIONf 1668
#define AVRGENf 1669
#define AVRGSIZEENf 1670
#define AVRG_ENf 1671
#define AVRG_SIZE_ENf 1672
#define AVS_SELf 1673
#define AVS_STATUSf 1674
#define AVS_STATUS_VALUEf 1675
#define AWAR_MAX_OTFf 1676
#define AWAR_MAX_OTIf 1677
#define AWBUSYf 1678
#define AWCACHEf 1679
#define AWCACHE_CONFIGf 1680
#define AWCACHE_JTAG_M0f 1681
#define AWCAHCE_CONFIGf 1682
#define AWCYCLESf 1683
#define AWPROTf 1684
#define AWUSERf 1685
#define AWUSER_CONFIGf 1686
#define AW_Bf 1687
#define AW_KIf 1688
#define AW_MAX_OTFf 1689
#define AW_MAX_OTIf 1690
#define AW_MAX_QOSf 1691
#define AW_MIN_QOSf 1692
#define AW_Pf 1693
#define AW_Rf 1694
#define AW_TGT_LATENCYf 1695
#define AXI0_FIFO_TYPE_REGf 1696
#define AXI0_PORT_ORDERINGf 1697
#define AXI0_PRIORITY0_RELATIVE_PRIORITYf 1698
#define AXI0_PRIORITY1_RELATIVE_PRIORITYf 1699
#define AXI0_PRIORITY2_RELATIVE_PRIORITYf 1700
#define AXI0_PRIORITY3_RELATIVE_PRIORITYf 1701
#define AXI0_PRIORITY4_RELATIVE_PRIORITYf 1702
#define AXI0_PRIORITY5_RELATIVE_PRIORITYf 1703
#define AXI0_PRIORITY6_RELATIVE_PRIORITYf 1704
#define AXI0_PRIORITY7_RELATIVE_PRIORITYf 1705
#define AXI0_PRIORITY_RELAXf 1706
#define AXI1_FIFO_TYPE_REGf 1707
#define AXI1_PORT_ORDERINGf 1708
#define AXI1_PRIORITY0_RELATIVE_PRIORITYf 1709
#define AXI1_PRIORITY1_RELATIVE_PRIORITYf 1710
#define AXI1_PRIORITY2_RELATIVE_PRIORITYf 1711
#define AXI1_PRIORITY3_RELATIVE_PRIORITYf 1712
#define AXI1_PRIORITY4_RELATIVE_PRIORITYf 1713
#define AXI1_PRIORITY5_RELATIVE_PRIORITYf 1714
#define AXI1_PRIORITY6_RELATIVE_PRIORITYf 1715
#define AXI1_PRIORITY7_RELATIVE_PRIORITYf 1716
#define AXI1_PRIORITY_RELAXf 1717
#define AXI2_FIFO_TYPE_REGf 1718
#define AXI2_PORT_ORDERINGf 1719
#define AXI2_PRIORITY0_RELATIVE_PRIORITYf 1720
#define AXI2_PRIORITY1_RELATIVE_PRIORITYf 1721
#define AXI2_PRIORITY2_RELATIVE_PRIORITYf 1722
#define AXI2_PRIORITY3_RELATIVE_PRIORITYf 1723
#define AXI2_PRIORITY4_RELATIVE_PRIORITYf 1724
#define AXI2_PRIORITY5_RELATIVE_PRIORITYf 1725
#define AXI2_PRIORITY6_RELATIVE_PRIORITYf 1726
#define AXI2_PRIORITY7_RELATIVE_PRIORITYf 1727
#define AXI2_PRIORITY_RELAXf 1728
#define AXI_APCMDf 1729
#define AXI_BIG_ENDIAN_MODEf 1730
#define AXI_PORT_SELf 1731
#define AXI_S0_AWCACHE_0f 1732
#define AXI_S0_AWCOBUFf 1733
#define AXI_S0_USE_MASTERf 1734
#define AXI_S1_AWCACHE_0f 1735
#define AXI_S1_AWCOBUFf 1736
#define AXI_S1_USE_MASTERf 1737
#define AXI_S2_AWCACHE_0f 1738
#define AXI_S2_AWCOBUFf 1739
#define AXI_S2_USE_MASTERf 1740
#define AXP_BUFFER_1BIT_ERROR_REPORTf 1741
#define AXP_BUF_ECC_ENf 1742
#define AXP_INT_BUF_MASKf 1743
#define AXP_INT_BUF_STATUSf 1744
#define AXP_LOCK_CYCLESf 1745
#define AXP_MASKf 1746
#define AXP_SM_MASKf 1747
#define AXP_SM_STATUSf 1748
#define AXP_STATUSf 1749
#define AXP_WLAN_COS_MAP_PARITY_ENf 1750
#define AXP_WLAN_COS_MAP_PDAf 1751
#define AXP_WLAN_COS_MAP_TMf 1752
#define AXP_WRX_MASKf 1753
#define AXP_WRX_STATUSf 1754
#define AXP_WTX_MASKf 1755
#define AXP_WTX_STATUSf 1756
#define AXUSER_CONFIG_1_0f 1757
#define AXUSER_CONFIG_3_2f 1758
#define AXUSER_CONFIG_4f 1759
#define B0_ADDRESSf 1760
#define B0_EMPTYf 1761
#define B0_FLUSHf 1762
#define B0_FULLf 1763
#define B0_HITf 1764
#define B0_L2_ENDPOINT_ID_0_PDAf 1765
#define B0_L2_ENDPOINT_ID_0_TMf 1766
#define B0_L2_ENDPOINT_ID_1_PDAf 1767
#define B0_L2_ENDPOINT_ID_1_TMf 1768
#define B0_MISSf 1769
#define B0_PREFETCH_ACTIVEf 1770
#define B0_PREF_ACTf 1771
#define B0_PREF_ADDRf 1772
#define B1_ADDRESSf 1773
#define B1_EMPTYf 1774
#define B1_FLUSHf 1775
#define B1_FULLf 1776
#define B1_HITf 1777
#define B1_L2_ENDPOINT_ID_0_PDAf 1778
#define B1_L2_ENDPOINT_ID_0_TMf 1779
#define B1_L2_ENDPOINT_ID_1_PDAf 1780
#define B1_L2_ENDPOINT_ID_1_TMf 1781
#define B1_MISSf 1782
#define B1_PREFETCH_ACTIVEf 1783
#define B1_PREF_ACTf 1784
#define B1_PREF_ADDRf 1785
#define BAf 1786
#define BAA0f 1787
#define BAA1f 1788
#define BAA2f 1789
#define BAA_ACKf 1790
#define BAA_BACKPRESSUREf 1791
#define BAA_CHANGE_SOONf 1792
#define BAA_CHANGE_SOON_UPDATE_FROM_QPPf 1793
#define BAA_EVENT_FIFO_DEPTHf 1794
#define BAA_EVENT_FIFO_FULL_HALT_ENf 1795
#define BAA_FILL_THRESH_HIT_HALT_ENf 1796
#define BAA_FORCE_BACKPRESSURE_FROM_QPPf 1797
#define BAA_HUNGRY_FLAGSf 1798
#define BAA_LOOP_SIZE_EXP1f 1799
#define BAA_LOOP_SIZE_EXP2f 1800
#define BAA_NEXT_HUNGRY_MODEf 1801
#define BAA_RATE_EXPf 1802
#define BAA_RATE_MANTf 1803
#define BAA_REQf 1804
#define BAA_SATISFIED_FLAGSf 1805
#define BAA_WORKINGf 1806
#define BACKGROUND_EJECT_ENABLEf 1807
#define BACKGROUND_EJECT_RATEf 1808
#define BACKGROUND_ESET_REFRESH_RANGEf 1809
#define BACKGROUND_SYSPORT_REFRESH_RANGEf 1810
#define BACKLOGENTERQCRBALTHf 1811
#define BACKLOGEXITQCRBALTHf 1812
#define BACKLOG_ENTER_Q_CR_BAL_THf 1813
#define BACKLOG_EXIT_Q_CR_BAL_THf 1814
#define BACKOFFENTERQCRBALTHf 1815
#define BACKOFFEXITQCRBALTHf 1816
#define BACKOFF_ENTER_Q_CR_BAL_THf 1817
#define BACKOFF_EXIT_Q_CR_BAL_THf 1818
#define BACKPRESSUREf 1819
#define BACKPRESSURE_ENf 1820
#define BACKPRESSURE_STICKYf 1821
#define BACKUP_MSG_ENABLEf 1822
#define BACK_UP_MSG_2_SCH_ONLYf 1823
#define BAC_SM_OPT_ENf 1824
#define BADQ_DROP_DEQR_CNTf 1825
#define BADQ_DROP_ENQR_CNTf 1826
#define BADREPLIESCOUNTERf 1827
#define BAD_CHANNEL_NUMf 1828
#define BAD_CHANNEL_NUM_MASKf 1829
#define BAD_LKP_TYPEf 1830
#define BAD_LKP_TYPE_MASKf 1831
#define BAD_LRN_TYPEf 1832
#define BAD_LRN_TYPE_MASKf 1833
#define BAD_MVR_DROP_COUNTf 1834
#define BAD_REASSEMBLY_CONTEXTf 1835
#define BAD_REASSEMBLY_CONTEXT_VALIDf 1836
#define BAD_REPLIES_COUNTERf 1837
#define BAD_TDIP_DROPf 1838
#define BANKf 1839
#define BANK0f 1840
#define BANK0_COLUMN_DISABLEf 1841
#define BANK0_HASH_OFFSETf 1842
#define BANK0_HIT_PDA0f 1843
#define BANK0_HIT_PDA1f 1844
#define BANK0_HIT_TM0f 1845
#define BANK0_HIT_TM1f 1846
#define BANK0_PDA0f 1847
#define BANK0_PDA1f 1848
#define BANK0_PDA10f 1849
#define BANK0_PDA11f 1850
#define BANK0_PDA12f 1851
#define BANK0_PDA13f 1852
#define BANK0_PDA14f 1853
#define BANK0_PDA15f 1854
#define BANK0_PDA16f 1855
#define BANK0_PDA17f 1856
#define BANK0_PDA18f 1857
#define BANK0_PDA19f 1858
#define BANK0_PDA2f 1859
#define BANK0_PDA20f 1860
#define BANK0_PDA21f 1861
#define BANK0_PDA22f 1862
#define BANK0_PDA23f 1863
#define BANK0_PDA24f 1864
#define BANK0_PDA25f 1865
#define BANK0_PDA26f 1866
#define BANK0_PDA27f 1867
#define BANK0_PDA28f 1868
#define BANK0_PDA29f 1869
#define BANK0_PDA3f 1870
#define BANK0_PDA30f 1871
#define BANK0_PDA31f 1872
#define BANK0_PDA32f 1873
#define BANK0_PDA33f 1874
#define BANK0_PDA34f 1875
#define BANK0_PDA35f 1876
#define BANK0_PDA4f 1877
#define BANK0_PDA5f 1878
#define BANK0_PDA6f 1879
#define BANK0_PDA7f 1880
#define BANK0_PDA8f 1881
#define BANK0_PDA9f 1882
#define BANK0_SIZE_LIMITf 1883
#define BANK0_TM0f 1884
#define BANK0_TM1f 1885
#define BANK0_TM10f 1886
#define BANK0_TM11f 1887
#define BANK0_TM12f 1888
#define BANK0_TM13f 1889
#define BANK0_TM14f 1890
#define BANK0_TM15f 1891
#define BANK0_TM16f 1892
#define BANK0_TM17f 1893
#define BANK0_TM18f 1894
#define BANK0_TM19f 1895
#define BANK0_TM2f 1896
#define BANK0_TM20f 1897
#define BANK0_TM21f 1898
#define BANK0_TM22f 1899
#define BANK0_TM23f 1900
#define BANK0_TM24f 1901
#define BANK0_TM25f 1902
#define BANK0_TM26f 1903
#define BANK0_TM27f 1904
#define BANK0_TM28f 1905
#define BANK0_TM29f 1906
#define BANK0_TM3f 1907
#define BANK0_TM30f 1908
#define BANK0_TM31f 1909
#define BANK0_TM32f 1910
#define BANK0_TM33f 1911
#define BANK0_TM34f 1912
#define BANK0_TM35f 1913
#define BANK0_TM4f 1914
#define BANK0_TM5f 1915
#define BANK0_TM6f 1916
#define BANK0_TM7f 1917
#define BANK0_TM8f 1918
#define BANK0_TM9f 1919
#define BANK1f 1920
#define BANK1_COLUMN_DISABLEf 1921
#define BANK1_HASH_OFFSETf 1922
#define BANK1_HIT_PDA0f 1923
#define BANK1_HIT_TM0f 1924
#define BANK1_PDA0f 1925
#define BANK1_PDA1f 1926
#define BANK1_PDA10f 1927
#define BANK1_PDA11f 1928
#define BANK1_PDA12f 1929
#define BANK1_PDA13f 1930
#define BANK1_PDA14f 1931
#define BANK1_PDA15f 1932
#define BANK1_PDA16f 1933
#define BANK1_PDA17f 1934
#define BANK1_PDA18f 1935
#define BANK1_PDA19f 1936
#define BANK1_PDA2f 1937
#define BANK1_PDA20f 1938
#define BANK1_PDA21f 1939
#define BANK1_PDA22f 1940
#define BANK1_PDA23f 1941
#define BANK1_PDA24f 1942
#define BANK1_PDA25f 1943
#define BANK1_PDA26f 1944
#define BANK1_PDA27f 1945
#define BANK1_PDA28f 1946
#define BANK1_PDA29f 1947
#define BANK1_PDA3f 1948
#define BANK1_PDA30f 1949
#define BANK1_PDA31f 1950
#define BANK1_PDA32f 1951
#define BANK1_PDA33f 1952
#define BANK1_PDA34f 1953
#define BANK1_PDA35f 1954
#define BANK1_PDA4f 1955
#define BANK1_PDA5f 1956
#define BANK1_PDA6f 1957
#define BANK1_PDA7f 1958
#define BANK1_PDA8f 1959
#define BANK1_PDA9f 1960
#define BANK1_SIZE_LIMITf 1961
#define BANK1_TM0f 1962
#define BANK1_TM1f 1963
#define BANK1_TM10f 1964
#define BANK1_TM11f 1965
#define BANK1_TM12f 1966
#define BANK1_TM13f 1967
#define BANK1_TM14f 1968
#define BANK1_TM15f 1969
#define BANK1_TM16f 1970
#define BANK1_TM17f 1971
#define BANK1_TM18f 1972
#define BANK1_TM19f 1973
#define BANK1_TM2f 1974
#define BANK1_TM20f 1975
#define BANK1_TM21f 1976
#define BANK1_TM22f 1977
#define BANK1_TM23f 1978
#define BANK1_TM24f 1979
#define BANK1_TM25f 1980
#define BANK1_TM26f 1981
#define BANK1_TM27f 1982
#define BANK1_TM28f 1983
#define BANK1_TM29f 1984
#define BANK1_TM3f 1985
#define BANK1_TM30f 1986
#define BANK1_TM31f 1987
#define BANK1_TM32f 1988
#define BANK1_TM33f 1989
#define BANK1_TM34f 1990
#define BANK1_TM35f 1991
#define BANK1_TM4f 1992
#define BANK1_TM5f 1993
#define BANK1_TM6f 1994
#define BANK1_TM7f 1995
#define BANK1_TM8f 1996
#define BANK1_TM9f 1997
#define BANK2f 1998
#define BANK2_COLUMN_DISABLEf 1999
#define BANK2_HASH_OFFSETf 2000
#define BANK2_HIT_PDA0f 2001
#define BANK2_HIT_TM0f 2002
#define BANK2_PDA0f 2003
#define BANK2_PDA1f 2004
#define BANK2_PDA10f 2005
#define BANK2_PDA11f 2006
#define BANK2_PDA12f 2007
#define BANK2_PDA13f 2008
#define BANK2_PDA14f 2009
#define BANK2_PDA15f 2010
#define BANK2_PDA16f 2011
#define BANK2_PDA17f 2012
#define BANK2_PDA18f 2013
#define BANK2_PDA19f 2014
#define BANK2_PDA2f 2015
#define BANK2_PDA20f 2016
#define BANK2_PDA21f 2017
#define BANK2_PDA22f 2018
#define BANK2_PDA23f 2019
#define BANK2_PDA24f 2020
#define BANK2_PDA25f 2021
#define BANK2_PDA26f 2022
#define BANK2_PDA27f 2023
#define BANK2_PDA28f 2024
#define BANK2_PDA29f 2025
#define BANK2_PDA3f 2026
#define BANK2_PDA30f 2027
#define BANK2_PDA31f 2028
#define BANK2_PDA32f 2029
#define BANK2_PDA33f 2030
#define BANK2_PDA34f 2031
#define BANK2_PDA35f 2032
#define BANK2_PDA4f 2033
#define BANK2_PDA5f 2034
#define BANK2_PDA6f 2035
#define BANK2_PDA7f 2036
#define BANK2_PDA8f 2037
#define BANK2_PDA9f 2038
#define BANK2_SIZE_LIMITf 2039
#define BANK2_TM0f 2040
#define BANK2_TM1f 2041
#define BANK2_TM10f 2042
#define BANK2_TM11f 2043
#define BANK2_TM12f 2044
#define BANK2_TM13f 2045
#define BANK2_TM14f 2046
#define BANK2_TM15f 2047
#define BANK2_TM16f 2048
#define BANK2_TM17f 2049
#define BANK2_TM18f 2050
#define BANK2_TM19f 2051
#define BANK2_TM2f 2052
#define BANK2_TM20f 2053
#define BANK2_TM21f 2054
#define BANK2_TM22f 2055
#define BANK2_TM23f 2056
#define BANK2_TM24f 2057
#define BANK2_TM25f 2058
#define BANK2_TM26f 2059
#define BANK2_TM27f 2060
#define BANK2_TM28f 2061
#define BANK2_TM29f 2062
#define BANK2_TM3f 2063
#define BANK2_TM30f 2064
#define BANK2_TM31f 2065
#define BANK2_TM32f 2066
#define BANK2_TM33f 2067
#define BANK2_TM34f 2068
#define BANK2_TM35f 2069
#define BANK2_TM4f 2070
#define BANK2_TM5f 2071
#define BANK2_TM6f 2072
#define BANK2_TM7f 2073
#define BANK2_TM8f 2074
#define BANK2_TM9f 2075
#define BANK3f 2076
#define BANK3_COLUMN_DISABLEf 2077
#define BANK3_HASH_OFFSETf 2078
#define BANK3_HIT_PDA0f 2079
#define BANK3_HIT_TM0f 2080
#define BANK3_PDA0f 2081
#define BANK3_PDA1f 2082
#define BANK3_PDA10f 2083
#define BANK3_PDA11f 2084
#define BANK3_PDA12f 2085
#define BANK3_PDA13f 2086
#define BANK3_PDA14f 2087
#define BANK3_PDA15f 2088
#define BANK3_PDA16f 2089
#define BANK3_PDA17f 2090
#define BANK3_PDA18f 2091
#define BANK3_PDA19f 2092
#define BANK3_PDA2f 2093
#define BANK3_PDA20f 2094
#define BANK3_PDA21f 2095
#define BANK3_PDA22f 2096
#define BANK3_PDA23f 2097
#define BANK3_PDA24f 2098
#define BANK3_PDA25f 2099
#define BANK3_PDA26f 2100
#define BANK3_PDA27f 2101
#define BANK3_PDA28f 2102
#define BANK3_PDA29f 2103
#define BANK3_PDA3f 2104
#define BANK3_PDA30f 2105
#define BANK3_PDA31f 2106
#define BANK3_PDA32f 2107
#define BANK3_PDA33f 2108
#define BANK3_PDA34f 2109
#define BANK3_PDA35f 2110
#define BANK3_PDA4f 2111
#define BANK3_PDA5f 2112
#define BANK3_PDA6f 2113
#define BANK3_PDA7f 2114
#define BANK3_PDA8f 2115
#define BANK3_PDA9f 2116
#define BANK3_SIZE_LIMITf 2117
#define BANK3_TM0f 2118
#define BANK3_TM1f 2119
#define BANK3_TM10f 2120
#define BANK3_TM11f 2121
#define BANK3_TM12f 2122
#define BANK3_TM13f 2123
#define BANK3_TM14f 2124
#define BANK3_TM15f 2125
#define BANK3_TM16f 2126
#define BANK3_TM17f 2127
#define BANK3_TM18f 2128
#define BANK3_TM19f 2129
#define BANK3_TM2f 2130
#define BANK3_TM20f 2131
#define BANK3_TM21f 2132
#define BANK3_TM22f 2133
#define BANK3_TM23f 2134
#define BANK3_TM24f 2135
#define BANK3_TM25f 2136
#define BANK3_TM26f 2137
#define BANK3_TM27f 2138
#define BANK3_TM28f 2139
#define BANK3_TM29f 2140
#define BANK3_TM3f 2141
#define BANK3_TM30f 2142
#define BANK3_TM31f 2143
#define BANK3_TM32f 2144
#define BANK3_TM33f 2145
#define BANK3_TM34f 2146
#define BANK3_TM35f 2147
#define BANK3_TM4f 2148
#define BANK3_TM5f 2149
#define BANK3_TM6f 2150
#define BANK3_TM7f 2151
#define BANK3_TM8f 2152
#define BANK3_TM9f 2153
#define BANK4_COLUMN_DISABLEf 2154
#define BANK4_HASH_OFFSETf 2155
#define BANK4_HIT_PDA0f 2156
#define BANK4_HIT_TM0f 2157
#define BANK4_PDA0f 2158
#define BANK4_PDA1f 2159
#define BANK4_SIZE_LIMITf 2160
#define BANK4_TM0f 2161
#define BANK4_TM1f 2162
#define BANK5_HASH_OFFSETf 2163
#define BANK6_HASH_OFFSETf 2164
#define BANK7_HASH_OFFSETf 2165
#define BANK8_HASH_OFFSETf 2166
#define BANK9_HASH_OFFSETf 2167
#define BANKADDRESSf 2168
#define BANKA_DB_ID_AND_VALUEf 2169
#define BANKA_DB_ID_OR_VALUEf 2170
#define BANKA_KEYSELECTf 2171
#define BANKA_REQUESTCOLLISIONINTf 2172
#define BANKA_REQUESTCOLLISIONINTMASKf 2173
#define BANKB_DB_ID_AND_VALUEf 2174
#define BANKB_DB_ID_OR_VALUEf 2175
#define BANKB_KEYSELECTf 2176
#define BANKB_REQUESTCOLLISIONINTf 2177
#define BANKB_REQUESTCOLLISIONINTMASKf 2178
#define BANKC_DB_ID_AND_VALUEf 2179
#define BANKC_DB_ID_OR_VALUEf 2180
#define BANKC_KEYSELECTf 2181
#define BANKC_REQUESTCOLLISIONINTf 2182
#define BANKC_REQUESTCOLLISIONINTMASKf 2183
#define BANKD_DB_ID_AND_VALUEf 2184
#define BANKD_DB_ID_OR_VALUEf 2185
#define BANKD_KEYSELECTf 2186
#define BANKD_REQUESTCOLLISIONINTf 2187
#define BANKD_REQUESTCOLLISIONINTMASKf 2188
#define BANKINTERLEAVINGMODEf 2189
#define BANK_0_CRC_ERR_COUNTf 2190
#define BANK_10_CRC_ERR_COUNTf 2191
#define BANK_11_CRC_ERR_COUNTf 2192
#define BANK_12_CRC_ERR_COUNTf 2193
#define BANK_13_CRC_ERR_COUNTf 2194
#define BANK_14_CRC_ERR_COUNTf 2195
#define BANK_15_CRC_ERR_COUNTf 2196
#define BANK_16_CRC_ERR_COUNTf 2197
#define BANK_17_CRC_ERR_COUNTf 2198
#define BANK_18_CRC_ERR_COUNTf 2199
#define BANK_19_CRC_ERR_COUNTf 2200
#define BANK_1_CRC_ERR_COUNTf 2201
#define BANK_20_CRC_ERR_COUNTf 2202
#define BANK_21_CRC_ERR_COUNTf 2203
#define BANK_22_CRC_ERR_COUNTf 2204
#define BANK_23_CRC_ERR_COUNTf 2205
#define BANK_24_CRC_ERR_COUNTf 2206
#define BANK_25_CRC_ERR_COUNTf 2207
#define BANK_26_CRC_ERR_COUNTf 2208
#define BANK_27_CRC_ERR_COUNTf 2209
#define BANK_28_CRC_ERR_COUNTf 2210
#define BANK_29_CRC_ERR_COUNTf 2211
#define BANK_2_CRC_ERR_COUNTf 2212
#define BANK_30_CRC_ERR_COUNTf 2213
#define BANK_31_CRC_ERR_COUNTf 2214
#define BANK_32_CRC_ERR_COUNTf 2215
#define BANK_33_CRC_ERR_COUNTf 2216
#define BANK_34_CRC_ERR_COUNTf 2217
#define BANK_35_CRC_ERR_COUNTf 2218
#define BANK_36_CRC_ERR_COUNTf 2219
#define BANK_37_CRC_ERR_COUNTf 2220
#define BANK_38_CRC_ERR_COUNTf 2221
#define BANK_39_CRC_ERR_COUNTf 2222
#define BANK_3_CRC_ERR_COUNTf 2223
#define BANK_40_CRC_ERR_COUNTf 2224
#define BANK_41_CRC_ERR_COUNTf 2225
#define BANK_42_CRC_ERR_COUNTf 2226
#define BANK_43_CRC_ERR_COUNTf 2227
#define BANK_44_CRC_ERR_COUNTf 2228
#define BANK_45_CRC_ERR_COUNTf 2229
#define BANK_46_CRC_ERR_COUNTf 2230
#define BANK_47_CRC_ERR_COUNTf 2231
#define BANK_48_CRC_ERR_COUNTf 2232
#define BANK_49_CRC_ERR_COUNTf 2233
#define BANK_4_CRC_ERR_COUNTf 2234
#define BANK_50_CRC_ERR_COUNTf 2235
#define BANK_51_CRC_ERR_COUNTf 2236
#define BANK_52_CRC_ERR_COUNTf 2237
#define BANK_53_CRC_ERR_COUNTf 2238
#define BANK_54_CRC_ERR_COUNTf 2239
#define BANK_55_CRC_ERR_COUNTf 2240
#define BANK_56_CRC_ERR_COUNTf 2241
#define BANK_57_CRC_ERR_COUNTf 2242
#define BANK_58_CRC_ERR_COUNTf 2243
#define BANK_59_CRC_ERR_COUNTf 2244
#define BANK_5_CRC_ERR_COUNTf 2245
#define BANK_60_CRC_ERR_COUNTf 2246
#define BANK_61_CRC_ERR_COUNTf 2247
#define BANK_62_CRC_ERR_COUNTf 2248
#define BANK_63_CRC_ERR_COUNTf 2249
#define BANK_6_CRC_ERR_COUNTf 2250
#define BANK_7_CRC_ERR_COUNTf 2251
#define BANK_8_CRC_ERR_COUNTf 2252
#define BANK_9_CRC_ERR_COUNTf 2253
#define BANK_ADDRESSf 2254
#define BANK_DIFFf 2255
#define BANK_INTERLEAVING_MODEf 2256
#define BANK_SPLIT_ENf 2257
#define BANK_SWAPf 2258
#define BANK_SWAP_DONEf 2259
#define BANK_SWITCH_TIMERf 2260
#define BANK_UNAVAILABLE_RDf 2261
#define BANK_UNAVAILABLE_WRf 2262
#define BANK_WR_UNAVAILABLEf 2263
#define BASEf 2264
#define BASEQUEUENUMf 2265
#define BASE_ADDRf 2266
#define BASE_ADDRESSf 2267
#define BASE_ADDRESS_LOWf 2268
#define BASE_CNTRIDf 2269
#define BASE_FLOWf 2270
#define BASE_LENGTHf 2271
#define BASE_MAC_SAf 2272
#define BASE_OFFSET0f 2273
#define BASE_OFFSET1f 2274
#define BASE_OFFSET2f 2275
#define BASE_OFFSET3f 2276
#define BASE_OFFSET4f 2277
#define BASE_OFFSET5f 2278
#define BASE_OFFSET6f 2279
#define BASE_OFFSET7f 2280
#define BASE_PTRf 2281
#define BASE_PTR_0f 2282
#define BASE_PTR_0_RESERVEDf 2283
#define BASE_PTR_1f 2284
#define BASE_PTR_1_RESERVEDf 2285
#define BASE_PTR_2f 2286
#define BASE_PTR_2_RESERVEDf 2287
#define BASE_PTR_3f 2288
#define BASE_PTR_3_RESERVEDf 2289
#define BASE_QID0f 2290
#define BASE_QID1f 2291
#define BASE_QUEUEf 2292
#define BASE_QUEUE_NUMf 2293
#define BASE_QUEUE_NUMBERf 2294
#define BASE_QUEUE_NUM_0f 2295
#define BASE_QUEUE_NUM_1f 2296
#define BASE_Q_PAIR_NUMf 2297
#define BASE_UPDATE_INTERVALf 2298
#define BASE_VRF_L3IIF_OVIDf 2299
#define BATM_ABCDf 2300
#define BATM_AISAf 2301
#define BATM_AISEf 2302
#define BATM_AISIf 2303
#define BATM_AISLf 2304
#define BATM_AISSf 2305
#define BATM_AOPSTHf 2306
#define BATM_APRMf 2307
#define BATM_ARBIf 2308
#define BATM_ARCHf 2309
#define BATM_ATSCOUNTf 2310
#define BATM_ATSIGMAf 2311
#define BATM_B7SEf 2312
#define BATM_BANKf 2313
#define BATM_BASETSf 2314
#define BATM_BAUDf 2315
#define BATM_BOMEf 2316
#define BATM_BOMIf 2317
#define BATM_BOMSf 2318
#define BATM_BORDf 2319
#define BATM_BPVEf 2320
#define BATM_BPVIf 2321
#define BATM_BRGSEL1f 2322
#define BATM_BRGSEL2f 2323
#define BATM_BRSTRTCf 2324
#define BATM_BSLPf 2325
#define BATM_BSLPSZf 2326
#define BATM_C4MFEf 2327
#define BATM_C4MFIf 2328
#define BATM_C4MFSf 2329
#define BATM_CAISEf 2330
#define BATM_CAISIf 2331
#define BATM_CAISSf 2332
#define BATM_CASPLSZf 2333
#define BATM_CASSTf 2334
#define BATM_CASWINf 2335
#define BATM_CCXPf 2336
#define BATM_CESCWf 2337
#define BATM_CHENf 2338
#define BATM_CHGDELf 2339
#define BATM_CHLBf 2340
#define BATM_CHPMCNf 2341
#define BATM_CHSELf 2342
#define BATM_CLOSEf 2343
#define BATM_CLOSIf 2344
#define BATM_CLOSSf 2345
#define BATM_CMCf 2346
#define BATM_CMFEf 2347
#define BATM_CMFIf 2348
#define BATM_CMFSf 2349
#define BATM_CNf 2350
#define BATM_CNIEf 2351
#define BATM_CNISf 2352
#define BATM_CODSf 2353
#define BATM_COFACf 2354
#define BATM_COMSELf 2355
#define BATM_COREIDf 2356
#define BATM_CRBITf 2357
#define BATM_CRCERRCf 2358
#define BATM_CRFCSSf 2359
#define BATM_CROEf 2360
#define BATM_CRPORT1f 2361
#define BATM_CRPORT2f 2362
#define BATM_CRSEL1f 2363
#define BATM_CRSEL2f 2364
#define BATM_CSENf 2365
#define BATM_CWIf 2366
#define BATM_CWIEf 2367
#define BATM_DBAf 2368
#define BATM_DIRf 2369
#define BATM_DLSSf 2370
#define BATM_DRO3PCf 2371
#define BATM_DROPCf 2372
#define BATM_DRPVf 2373
#define BATM_E1IDLEf 2374
#define BATM_E1LCSf 2375
#define BATM_EBECf 2376
#define BATM_EC1Df 2377
#define BATM_EC2Df 2378
#define BATM_ECCIf 2379
#define BATM_ECEf 2380
#define BATM_ECIEf 2381
#define BATM_EPKTPLSZf 2382
#define BATM_ERRCPf 2383
#define BATM_EXZCf 2384
#define BATM_EXZEf 2385
#define BATM_EXZIf 2386
#define BATM_EXZSf 2387
#define BATM_F0IEf 2388
#define BATM_F1IEf 2389
#define BATM_F1LBf 2390
#define BATM_FAECf 2391
#define BATM_FAISf 2392
#define BATM_FBPVf 2393
#define BATM_FCRCf 2394
#define BATM_FFAWf 2395
#define BATM_FILLBPATf 2396
#define BATM_FPDEf 2397
#define BATM_FPEf 2398
#define BATM_FPHSZf 2399
#define BATM_FPHTSf 2400
#define BATM_FR0If 2401
#define BATM_FR1If 2402
#define BATM_FRAIf 2403
#define BATM_FSIGSf 2404
#define BATM_FTIPf 2405
#define BATM_GC1POLf 2406
#define BATM_GC2POLf 2407
#define BATM_GC3POLf 2408
#define BATM_GC4POLf 2409
#define BATM_GC5POLf 2410
#define BATM_GC6POLf 2411
#define BATM_GC7POLf 2412
#define BATM_GC8POLf 2413
#define BATM_GCXPf 2414
#define BATM_GPMCNf 2415
#define BATM_GTREf 2416
#define BATM_HABEf 2417
#define BATM_HABIf 2418
#define BATM_HABSf 2419
#define BATM_HC16Ef 2420
#define BATM_HC16If 2421
#define BATM_HC16Sf 2422
#define BATM_HCRCf 2423
#define BATM_HDLRf 2424
#define BATM_HDLTf 2425
#define BATM_HDRSZf 2426
#define BATM_HDSLf 2427
#define BATM_HEMEf 2428
#define BATM_HEMIf 2429
#define BATM_HEMSf 2430
#define BATM_HREEf 2431
#define BATM_HREIf 2432
#define BATM_HRESf 2433
#define BATM_HRFEf 2434
#define BATM_HRFIf 2435
#define BATM_HRFSf 2436
#define BATM_HRHEf 2437
#define BATM_HRHIf 2438
#define BATM_HRHSf 2439
#define BATM_HROEf 2440
#define BATM_HROIf 2441
#define BATM_HROSf 2442
#define BATM_HTEEf 2443
#define BATM_HTEIf 2444
#define BATM_HTESf 2445
#define BATM_HTFEf 2446
#define BATM_HTFIf 2447
#define BATM_HTFSf 2448
#define BATM_HTHEf 2449
#define BATM_HTHIf 2450
#define BATM_HTHSf 2451
#define BATM_HTOEf 2452
#define BATM_HTOIf 2453
#define BATM_HTOSf 2454
#define BATM_IDLEBPATf 2455
#define BATM_INRCf 2456
#define BATM_INTRCf 2457
#define BATM_INVf 2458
#define BATM_IPKTPLSZf 2459
#define BATM_J1RAIf 2460
#define BATM_JBBOPf 2461
#define BATM_JBDEPSUMf 2462
#define BATM_JBSTATEf 2463
#define BATM_L1LBf 2464
#define BATM_L2CKf 2465
#define BATM_LACTf 2466
#define BATM_LACTIf 2467
#define BATM_LACTIEf 2468
#define BATM_LASTf 2469
#define BATM_LCVECf 2470
#define BATM_LDACf 2471
#define BATM_LDACTf 2472
#define BATM_LDAIf 2473
#define BATM_LDAIEf 2474
#define BATM_LOPSTHf 2475
#define BATM_LOSAf 2476
#define BATM_LOSEf 2477
#define BATM_LOSIf 2478
#define BATM_LOSSf 2479
#define BATM_LPBf 2480
#define BATM_LPRSf 2481
#define BATM_LPRUf 2482
#define BATM_LSQSIGMAf 2483
#define BATM_MAXDEPTHf 2484
#define BATM_MBITf 2485
#define BATM_MCMLf 2486
#define BATM_MIIRf 2487
#define BATM_MIITf 2488
#define BATM_MINDEPTHf 2489
#define BATM_MISPKTCf 2490
#define BATM_MNRFf 2491
#define BATM_MPRSf 2492
#define BATM_MPRUf 2493
#define BATM_MSSf 2494
#define BATM_NCHGDELf 2495
#define BATM_OCTf 2496
#define BATM_OOFAf 2497
#define BATM_OOFEf 2498
#define BATM_OOFIf 2499
#define BATM_OOFSf 2500
#define BATM_OSCTf 2501
#define BATM_PDIRf 2502
#define BATM_PDTDCf 2503
#define BATM_PEf 2504
#define BATM_PIf 2505
#define BATM_PKTCOUNTf 2506
#define BATM_PLENPCf 2507
#define BATM_PLLBf 2508
#define BATM_PMIf 2509
#define BATM_PMIEf 2510
#define BATM_PMRCf 2511
#define BATM_PNDCHIDf 2512
#define BATM_PNENf 2513
#define BATM_PNIf 2514
#define BATM_PNIEf 2515
#define BATM_POLf 2516
#define BATM_PORTSELf 2517
#define BATM_PPDEf 2518
#define BATM_PPRSf 2519
#define BATM_PPRUf 2520
#define BATM_PRBFPATf 2521
#define BATM_PRBIf 2522
#define BATM_PRBIEf 2523
#define BATM_PRBMSf 2524
#define BATM_PRBSECf 2525
#define BATM_PRENf 2526
#define BATM_PRMEf 2527
#define BATM_PRMIf 2528
#define BATM_PRMSf 2529
#define BATM_PRTSf 2530
#define BATM_PSIf 2531
#define BATM_PSIEf 2532
#define BATM_PSISf 2533
#define BATM_PSLDCf 2534
#define BATM_PSLEf 2535
#define BATM_PSLPf 2536
#define BATM_PSLPSZf 2537
#define BATM_PSLTHf 2538
#define BATM_PSYNf 2539
#define BATM_QUESTATf 2540
#define BATM_R1LBf 2541
#define BATM_RAIEf 2542
#define BATM_RAIIf 2543
#define BATM_RAILf 2544
#define BATM_RAISf 2545
#define BATM_RASIGf 2546
#define BATM_RBITf 2547
#define BATM_RBOMCf 2548
#define BATM_RCI1f 2549
#define BATM_RCI2f 2550
#define BATM_RCRCf 2551
#define BATM_RCSf 2552
#define BATM_REO3PCf 2553
#define BATM_RESERVEDf 2554
#define BATM_REVIDf 2555
#define BATM_RHDFDPTHf 2556
#define BATM_RHDLCDf 2557
#define BATM_RMAIEf 2558
#define BATM_RMAIIf 2559
#define BATM_RMAISf 2560
#define BATM_RNf 2561
#define BATM_RNSEf 2562
#define BATM_RNSIf 2563
#define BATM_RPRSf 2564
#define BATM_RPRUf 2565
#define BATM_RPSEf 2566
#define BATM_RPSIf 2567
#define BATM_RSA6f 2568
#define BATM_RSFZf 2569
#define BATM_RSRCf 2570
#define BATM_RSTf 2571
#define BATM_RSVf 2572
#define BATM_RSVDf 2573
#define BATM_RTESf 2574
#define BATM_RTPEf 2575
#define BATM_RTPTSf 2576
#define BATM_RTSMf 2577
#define BATM_RTSPf 2578
#define BATM_RXFILLTHf 2579
#define BATM_RXOf 2580
#define BATM_RXSA4f 2581
#define BATM_RXSA5f 2582
#define BATM_RXSA6f 2583
#define BATM_RXSA7f 2584
#define BATM_RXSA8f 2585
#define BATM_RXSLBRPf 2586
#define BATM_RXSLBWPf 2587
#define BATM_RXSLIPCf 2588
#define BATM_SA68f 2589
#define BATM_SA6Af 2590
#define BATM_SA6Cf 2591
#define BATM_SA6CHf 2592
#define BATM_SA6CIf 2593
#define BATM_SA6CIEf 2594
#define BATM_SA6Df 2595
#define BATM_SA6Ef 2596
#define BATM_SA6Ff 2597
#define BATM_SA6Xf 2598
#define BATM_SANSf 2599
#define BATM_SBRSEL1f 2600
#define BATM_SBRSEL2f 2601
#define BATM_SEFCf 2602
#define BATM_SEFEf 2603
#define BATM_SEFIf 2604
#define BATM_SEFSf 2605
#define BATM_SIGEf 2606
#define BATM_SIGFMTf 2607
#define BATM_SIGMSf 2608
#define BATM_SLPCHf 2609
#define BATM_SMPERf 2610
#define BATM_SNf 2611
#define BATM_SPCf 2612
#define BATM_SPDf 2613
#define BATM_SPERSZf 2614
#define BATM_STPSZf 2615
#define BATM_STRf 2616
#define BATM_SYNCf 2617
#define BATM_SYSCLKSELf 2618
#define BATM_SYSREFSELf 2619
#define BATM_SYSTSOMODEf 2620
#define BATM_SYS_TSI_PERf 2621
#define BATM_SYS_TSTMPf 2622
#define BATM_T1D4f 2623
#define BATM_T1E1f 2624
#define BATM_T1IDLEf 2625
#define BATM_T1LCSf 2626
#define BATM_T1OOFf 2627
#define BATM_TABTf 2628
#define BATM_TBOMCf 2629
#define BATM_TCRCf 2630
#define BATM_TCSf 2631
#define BATM_TEOEf 2632
#define BATM_TEOMf 2633
#define BATM_TEOVf 2634
#define BATM_TFMSf 2635
#define BATM_THDLCDf 2636
#define BATM_TIMESTAMPf 2637
#define BATM_TNSEf 2638
#define BATM_TNSIf 2639
#define BATM_TPIf 2640
#define BATM_TPIEf 2641
#define BATM_TPSEf 2642
#define BATM_TPSIf 2643
#define BATM_TRGTCHf 2644
#define BATM_TRGTCHIDf 2645
#define BATM_TRLBf 2646
#define BATM_TRMf 2647
#define BATM_TSBEf 2648
#define BATM_TSEf 2649
#define BATM_TSFZf 2650
#define BATM_TSGf 2651
#define BATM_TSLBf 2652
#define BATM_TSLBNf 2653
#define BATM_TSNf 2654
#define BATM_TSR125f 2655
#define BATM_TSRCf 2656
#define BATM_TSTMPf 2657
#define BATM_TXAEMPTHf 2658
#define BATM_TXAFULLTHf 2659
#define BATM_TXFILLTHf 2660
#define BATM_TXPREAMBLEf 2661
#define BATM_TXSA4f 2662
#define BATM_TXSA5f 2663
#define BATM_TXSA6f 2664
#define BATM_TXSA7f 2665
#define BATM_TXSA8f 2666
#define BATM_TXSLBRPf 2667
#define BATM_TXSLBWPf 2668
#define BATM_TXSLIPCf 2669
#define BATM_TXUf 2670
#define BATM_UFPf 2671
#define BATM_UNDRNCf 2672
#define BATM_VLDf 2673
#define BATM_VLNf 2674
#define BATM_WSZLMTf 2675
#define BBf 2676
#define BBUSYf 2677
#define BBX0_DISABLE_ECCf 2678
#define BBX0_ECC_CORRUPTf 2679
#define BBX10_DISABLE_ECCf 2680
#define BBX10_ECC_CORRUPTf 2681
#define BBX11_DISABLE_ECCf 2682
#define BBX11_ECC_CORRUPTf 2683
#define BBX12_DISABLE_ECCf 2684
#define BBX12_ECC_CORRUPTf 2685
#define BBX13_DISABLE_ECCf 2686
#define BBX13_ECC_CORRUPTf 2687
#define BBX14_DISABLE_ECCf 2688
#define BBX14_ECC_CORRUPTf 2689
#define BBX15_DISABLE_ECCf 2690
#define BBX15_ECC_CORRUPTf 2691
#define BBX16_DISABLE_ECCf 2692
#define BBX16_ECC_CORRUPTf 2693
#define BBX17_DISABLE_ECCf 2694
#define BBX17_ECC_CORRUPTf 2695
#define BBX18_DISABLE_ECCf 2696
#define BBX18_ECC_CORRUPTf 2697
#define BBX19_DISABLE_ECCf 2698
#define BBX19_ECC_CORRUPTf 2699
#define BBX1_DISABLE_ECCf 2700
#define BBX1_ECC_CORRUPTf 2701
#define BBX20_DISABLE_ECCf 2702
#define BBX20_ECC_CORRUPTf 2703
#define BBX21_DISABLE_ECCf 2704
#define BBX21_ECC_CORRUPTf 2705
#define BBX22_DISABLE_ECCf 2706
#define BBX22_ECC_CORRUPTf 2707
#define BBX23_DISABLE_ECCf 2708
#define BBX23_ECC_CORRUPTf 2709
#define BBX2_DISABLE_ECCf 2710
#define BBX2_ECC_CORRUPTf 2711
#define BBX3_DISABLE_ECCf 2712
#define BBX3_ECC_CORRUPTf 2713
#define BBX4_DISABLE_ECCf 2714
#define BBX4_ECC_CORRUPTf 2715
#define BBX5_DISABLE_ECCf 2716
#define BBX5_ECC_CORRUPTf 2717
#define BBX6_DISABLE_ECCf 2718
#define BBX6_ECC_CORRUPTf 2719
#define BBX7_DISABLE_ECCf 2720
#define BBX7_ECC_CORRUPTf 2721
#define BBX8_DISABLE_ECCf 2722
#define BBX8_ECC_CORRUPTf 2723
#define BBX9_DISABLE_ECCf 2724
#define BBX9_ECC_CORRUPTf 2725
#define BBX_CORRECTED_ERRORf 2726
#define BBX_CORRECTED_ERROR_DISINTf 2727
#define BBX_ECC_ERROR_ADDRESSf 2728
#define BBX_TMf 2729
#define BBX_UNCORRECTABLE_ERRORf 2730
#define BBX_UNCORRECTABLE_ERROR_DISINTf 2731
#define BCf 2732
#define BC10_ACTIVE_DMPULLUPf 2733
#define BC10_ACTIVE_DPPULLUPf 2734
#define BC10_DMPULLDOWNf 2735
#define BC10_DPPULLDOWNf 2736
#define BC10_IDLE_DMPULLDOWNf 2737
#define BC10_IDLE_DPPULLDOWNf 2738
#define BCAST_BLOCK_MASK_PARITY_ENf 2739
#define BCAST_BLOCK_MASK_PAR_ERRf 2740
#define BCAST_BLOCK_MASK_TMf 2741
#define BCAST_ENABLEf 2742
#define BCAST_MASK_SELf 2743
#define BCAST_METER_INDEXf 2744
#define BCEDf 2745
#define BCLR_MEM_ADDR_ENDf 2746
#define BCLR_MEM_ADDR_STARTf 2747
#define BCNMODEf 2748
#define BCNSNOOPCMDf 2749
#define BCNTHRESHOLDf 2750
#define BCN_MODEf 2751
#define BCN_SNOOP_CMDf 2752
#define BCN_THRESHOLDf 2753
#define BCOUNTf 2754
#define BCYCLESf 2755
#define BC_IDXf 2756
#define BC_INDEXf 2757
#define BC_METER_INDEXf 2758
#define BC_NS_FIFO_OVERFLOWf 2759
#define BC_NS_FIFO_OVERFLOW_DISINTf 2760
#define BC_TRILL_NETWORK_RECEIVERS_PRESENTf 2761
#define BDf 2762
#define BDBLLf 2763
#define BDBLLONEBERRFIXEDf 2764
#define BDBLLONEBERRFIXEDMASKf 2765
#define BDBLLTWOBERRf 2766
#define BDBLLTWOBERRMASKf 2767
#define BDBLL_ECC__NB_ERR_MASKf 2768
#define BDBSIZEf 2769
#define BDB_DYN_SIZEf 2770
#define BDB_DYN_SIZE_RJCTf 2771
#define BDB_DYN_SIZE_RJCT_CLR_TH_0f 2772
#define BDB_DYN_SIZE_RJCT_CLR_TH_1f 2773
#define BDB_DYN_SIZE_RJCT_CLR_TH_2f 2774
#define BDB_DYN_SIZE_RJCT_CLR_TH_3f 2775
#define BDB_DYN_SIZE_RJCT_SET_TH_0f 2776
#define BDB_DYN_SIZE_RJCT_SET_TH_1f 2777
#define BDB_DYN_SIZE_RJCT_SET_TH_2f 2778
#define BDB_DYN_SIZE_RJCT_SET_TH_3f 2779
#define BDB_LIST_SIZEf 2780
#define BDB_PTRf 2781
#define BDB_SIZEf 2782
#define BDB_USEf 2783
#define BDQf 2784
#define BDQECCERRORf 2785
#define BDQECCERRORMASKf 2786
#define BDQECCFIXEDf 2787
#define BDQECCFIXEDMASKf 2788
#define BDQMAXOCf 2789
#define BDQMAXOCQNUMf 2790
#define BDQS_EMPTYf 2791
#define BDQS_EMPTY_MASKf 2792
#define BDQS_FULLf 2793
#define BDQS_FULL_MASKf 2794
#define BDQ_ECC_1B_ERR_MASKf 2795
#define BDQ_ECC_2B_ERR_MASKf 2796
#define BDQ_INITIATE_ECC_1B_ERRf 2797
#define BDQ_INITIATE_ECC_2B_ERRf 2798
#define BDQ_MAX_OCf 2799
#define BDQ_MAX_OC_QNUMf 2800
#define BD_DATA_BUF_DISABLE_ECCf 2801
#define BD_DATA_BUF_ECC_CORRUPTf 2802
#define BD_DATA_BUF_TMf 2803
#define BEf 2804
#define BEATSf 2805
#define BEATS_ENf 2806
#define BEATS_FILTEREDf 2807
#define BEAT_COUNTf 2808
#define BEC_FAULT_OOF_RST_ENAf 2809
#define BEC_N_RX_LOCAL_RX_NOT_SYNCEDf 2810
#define BEC_N_RX_REMOTE_RX_NOT_SYNCEDf 2811
#define BEC_N_RX_RETRIES_CNT_EXPIREDf 2812
#define BEC_N_RX_STATEf 2813
#define BEC_N_RX_STATE_VALIDf 2814
#define BEC_N_RX_TIMEOUT_BLOCKSf 2815
#define BEC_N_RX_TIMEOUT_RETRIESf 2816
#define BEC_N_TX_MAX_SAME_ACK_SEQ_NUMf 2817
#define BEC_N_TX_RETRANSMIT_INITIATE_ECC_1B_ERRf 2818
#define BEC_N_TX_RETRANSMIT_INITIATE_ECC_2B_ERRf 2819
#define BEC_N_TX_RETRIES_CNT_EXPIREDf 2820
#define BEC_N_TX_SAME_ACK_MASK_PERIODf 2821
#define BEC_N_TX_SAME_ACK_MASK_THRESHOLDf 2822
#define BEC_N_TX_STATEf 2823
#define BEC_N_TX_STATE_VALIDf 2824
#define BEC_N_TX_TIMEOUT_RETRIESf 2825
#define BEC_N_TX_TOO_FAR_FAULTf 2826
#define BEFORELASTSEGSIZEf 2827
#define BENCH_MODEf 2828
#define BER_GEN_BITMAPf 2829
#define BER_GEN_PERIODf 2830
#define BEST_MATCHf 2831
#define BEST_MATCH_IDf 2832
#define BEST_MATCH_PRIORITYf 2833
#define BEST_MATCH_SO_FARf 2834
#define BEST_MATCH_STOPf 2835
#define BEST_MATCH_VALIDf 2836
#define BE_CHECK_ENf 2837
#define BFf 2838
#define BFD__ASSOCIATED_DATAf 2839
#define BFD__BFD_CPU_QUEUE_CLASSf 2840
#define BFD__BFD_DST_MODf 2841
#define BFD__BFD_DST_PORTf 2842
#define BFD__BFD_DST_Tf 2843
#define BFD__BFD_INT_PRIf 2844
#define BFD__BFD_REMOTEf 2845
#define BFD__BFD_RX_SESSION_INDEXf 2846
#define BFD__DATAf 2847
#define BFD__DATA_Af 2848
#define BFD__DATA_Bf 2849
#define BFD__DGPPf 2850
#define BFD__DPf 2851
#define BFD__DUMMY_1f 2852
#define BFD__HASH_LSBf 2853
#define BFD__INT_PRIf 2854
#define BFD__KEYf 2855
#define BFD__LABELf 2856
#define BFD__MODULE_IDf 2857
#define BFD__OLP_HDR_ADDf 2858
#define BFD__PENDINGf 2859
#define BFD__PORT_NUMf 2860
#define BFD__REMOTEf 2861
#define BFD__RESERVED_102_73f 2862
#define BFD__RESERVED_68_39f 2863
#define BFD__RX_SESSION_IDXf 2864
#define BFD__SESSION_IDENTIFIER_TYPEf 2865
#define BFD__STATIC_BITf 2866
#define BFD__YOUR_DISCRIMINATORf 2867
#define BFDCC_EMC_CONSTf 2868
#define BFDCC_MPLS_DPf 2869
#define BFDCC_MPLS_TCf 2870
#define BFDCV_MPLS_DPf 2871
#define BFDCV_MPLS_TCf 2872
#define BFD_ACH_TYPE_IPV4f 2873
#define BFD_ACH_TYPE_IPV6f 2874
#define BFD_ACH_TYPE_MPLSTP_CCf 2875
#define BFD_ACH_TYPE_MPLSTP_CVf 2876
#define BFD_ACH_TYPE_RAWf 2877
#define BFD_ACH_TYPE_USER_DEFINEDf 2878
#define BFD_CC_MPLSTP_GACHf 2879
#define BFD_CC_MPLSTP_GALf 2880
#define BFD_CC_PACKETf 2881
#define BFD_CPU_QUEUE_CLASSf 2882
#define BFD_CV_MPLSTP_GACHf 2883
#define BFD_CV_MPLSTP_GALf 2884
#define BFD_CV_MPLSTP_MEPID_TLV_TYPEf 2885
#define BFD_CV_MPLSTP_TLV_HEADERf 2886
#define BFD_CV_PACKETf 2887
#define BFD_DIAGf 2888
#define BFD_DIAG_PROF_0f 2889
#define BFD_DIAG_PROF_1f 2890
#define BFD_DIAG_PROF_10f 2891
#define BFD_DIAG_PROF_11f 2892
#define BFD_DIAG_PROF_12f 2893
#define BFD_DIAG_PROF_13f 2894
#define BFD_DIAG_PROF_14f 2895
#define BFD_DIAG_PROF_15f 2896
#define BFD_DIAG_PROF_2f 2897
#define BFD_DIAG_PROF_3f 2898
#define BFD_DIAG_PROF_4f 2899
#define BFD_DIAG_PROF_5f 2900
#define BFD_DIAG_PROF_6f 2901
#define BFD_DIAG_PROF_7f 2902
#define BFD_DIAG_PROF_8f 2903
#define BFD_DIAG_PROF_9f 2904
#define BFD_DST_MODf 2905
#define BFD_DST_PORTf 2906
#define BFD_DST_Tf 2907
#define BFD_ENABLEf 2908
#define BFD_FLAGSf 2909
#define BFD_FLAGS_PROF_0f 2910
#define BFD_FLAGS_PROF_1f 2911
#define BFD_FLAGS_PROF_2f 2912
#define BFD_FLAGS_PROF_3f 2913
#define BFD_FLAGS_PROF_4f 2914
#define BFD_FLAGS_PROF_5f 2915
#define BFD_FLAGS_PROF_6f 2916
#define BFD_FLAGS_PROF_7f 2917
#define BFD_INT_PRIf 2918
#define BFD_INVALID_YOUR_DISCR_LIFf 2919
#define BFD_IPV4_CHECK_MY_DISCf 2920
#define BFD_IPV4_CHECK_SOURCE_IPf 2921
#define BFD_IPV4_CHECK_UDP_SRC_PORTf 2922
#define BFD_IPV4_CHECK_YOUR_DISCf 2923
#define BFD_IPV4_EMC_CONSTf 2924
#define BFD_IPV4_MULTI_HOP_DPf 2925
#define BFD_IPV4_MULTI_HOP_TCf 2926
#define BFD_IPV4_UDP_SPORTf 2927
#define BFD_LENGTHf 2928
#define BFD_MPLS_CHECK_MY_DISCf 2929
#define BFD_MPLS_CHECK_UDP_SRC_PORTf 2930
#define BFD_MPLS_CHECK_YOUR_DISCf 2931
#define BFD_MPLS_DPf 2932
#define BFD_MPLS_DST_IPf 2933
#define BFD_MPLS_EMC_CONSTf 2934
#define BFD_MPLS_TCf 2935
#define BFD_MPLS_UDP_SPORTf 2936
#define BFD_MY_DISCRIMINATOR_RANGE_STARTf 2937
#define BFD_PWE_CHECK_MY_DISCf 2938
#define BFD_PWE_CHECK_YOUR_DISCf 2939
#define BFD_PWE_CWf 2940
#define BFD_PWE_EMC_CONSTf 2941
#define BFD_PWE_ROUTER_ALERTf 2942
#define BFD_REMOTEf 2943
#define BFD_REQ_INTERVAL_0f 2944
#define BFD_REQ_INTERVAL_1f 2945
#define BFD_REQ_INTERVAL_2f 2946
#define BFD_REQ_INTERVAL_3f 2947
#define BFD_REQ_INTERVAL_4f 2948
#define BFD_REQ_INTERVAL_5f 2949
#define BFD_REQ_INTERVAL_6f 2950
#define BFD_REQ_INTERVAL_7f 2951
#define BFD_REQ_MIN_ECHO_RX_INTERVALf 2952
#define BFD_RX_SESSION_INDEXf 2953
#define BFD_STAf 2954
#define BFD_TX_RATE_0f 2955
#define BFD_TX_RATE_1f 2956
#define BFD_TX_RATE_2f 2957
#define BFD_TX_RATE_3f 2958
#define BFD_TX_RATE_4f 2959
#define BFD_TX_RATE_5f 2960
#define BFD_TX_RATE_6f 2961
#define BFD_TX_RATE_7f 2962
#define BFD_UDP_PORT1_HOPf 2963
#define BFD_UDP_PORTM_HOPf 2964
#define BFD_UNKNOWN_ACH_CHANNEL_TYPE_TOCPUf 2965
#define BFD_UNKNOWN_ACH_ERRORf 2966
#define BFD_UNKNOWN_ACH_VERSION_TOCPUf 2967
#define BFD_UNKNOWN_BFD_VERSIONf 2968
#define BFD_UNKNOWN_CONTROL_PACKETf 2969
#define BFD_UNKNOWN_CONTROL_PACKET_TOCPUf 2970
#define BFD_UNKNOWN_VERSION_TOCPUf 2971
#define BFD_VERSf 2972
#define BFD_VER_MULTIPOINT_CHECK_ENABLEf 2973
#define BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf 2974
#define BFD_YOUR_DISCR_RANGE_MAXf 2975
#define BFD_YOUR_DISCR_RANGE_MINf 2976
#define BFMC0FCMAPf 2977
#define BFMC1FCMAPf 2978
#define BFMC2FCMAPf 2979
#define BFMCCLASS2Wf 2980
#define BFMCCLASS3Wf 2981
#define BFMCCLASS4Wf 2982
#define BFMCMAXBURSTf 2983
#define BFMCMAXCRRATEf 2984
#define BFMCWFQENf 2985
#define BFMC_0_FC_MAPf 2986
#define BFMC_1_FC_MAPf 2987
#define BFMC_2_FC_MAPf 2988
#define BFMC_CLASS_2_Wf 2989
#define BFMC_CLASS_3_Wf 2990
#define BFMC_CLASS_4_Wf 2991
#define BFMC_MAX_BURSTf 2992
#define BFMC_MAX_CR_RATEf 2993
#define BFMC_WFQ_ENf 2994
#define BG_ADJf 2995
#define BHEDf 2996
#define BHH_ACH_TYPEf 2997
#define BHH_ENABLEf 2998
#define BHH_SESSION_NOT_FOUNDf 2999
#define BHH_SESSION_NOT_FOUND_TO_CPUf 3000
#define BIASGEN_DAC_CTRLf 3001
#define BIASGEN_DAC_ENf 3002
#define BIASGEN_RESETf 3003
#define BIASIN_ENf 3004
#define BIAS_CTRLf 3005
#define BIDXf 3006
#define BIGENDIANf 3007
#define BIGMACRSTLf 3008
#define BIGMAC_RESETf 3009
#define BIG_ICMPV6_PKT_SIZEf 3010
#define BIG_ICMP_PKT_SIZEf 3011
#define BIN_PT_NSf 3012
#define BIP_EVEN_ERR_CNTf 3013
#define BIP_ODD_ERR_CNTf 3014
#define BIP_ON_TS_HDRf 3015
#define BISRPRESENTf 3016
#define BISRRDDATAf 3017
#define BISR_LOAD_DONEf 3018
#define BISR_LOAD_GOf 3019
#define BISR_LOAD_STARTf 3020
#define BISR_RD_DATAf 3021
#define BISR_RD_DATA_HIf 3022
#define BISR_RSTNf 3023
#define BISR_SHIFT_DONEf 3024
#define BISTADDRBITNUMf 3025
#define BISTADDRESSSHIFTMODEf 3026
#define BISTADDRESSTESTf 3027
#define BISTBITMASKf 3028
#define BISTBTCHOSINGMETHODf 3029
#define BISTBURSTACTIONSf 3030
#define BISTBURSTMASK0f 3031
#define BISTBURSTMASK1f 3032
#define BISTCHCHOSINGMETHODf 3033
#define BISTCHECKERENABLEf 3034
#define BISTCONTEXTSMASKf 3035
#define BISTDATARANDOMMODEf 3036
#define BISTDATASHIFTMODEf 3037
#define BISTDATASHIFTMODOFFSETf 3038
#define BISTENf 3039
#define BISTENDADDRESSf 3040
#define BISTERRADDRESSf 3041
#define BISTERRBITCOUNTERf 3042
#define BISTERRBURSTCOUNTERf 3043
#define BISTERRDATA1f 3044
#define BISTERRDATA2f 3045
#define BISTERROCCURREDf 3046
#define BISTFINISHEDf 3047
#define BISTFULLMASK0f 3048
#define BISTFULLMASK1f 3049
#define BISTFULLMASK2f 3050
#define BISTFULLMASK3f 3051
#define BISTFULLMASK4f 3052
#define BISTFULLMASK5f 3053
#define BISTFULLMASK6f 3054
#define BISTFULLMASK7f 3055
#define BISTGAPf 3056
#define BISTGENERATORENABLEf 3057
#define BISTGLOBALERRCOUNTERf 3058
#define BISTLASTADDRERRf 3059
#define BISTLASTDATAERR0f 3060
#define BISTLASTDATAERR1f 3061
#define BISTLASTDATAERR2f 3062
#define BISTLASTDATAERR3f 3063
#define BISTLASTDATAERR4f 3064
#define BISTLASTDATAERR5f 3065
#define BISTLASTDATAERR6f 3066
#define BISTLASTDATAERR7f 3067
#define BISTMODEf 3068
#define BISTNUMACTIONSf 3069
#define BISTOFFSETADDRESSf 3070
#define BISTPATTERN0f 3071
#define BISTPATTERN1f 3072
#define BISTPATTERN2f 3073
#define BISTPATTERN3f 3074
#define BISTPATTERN4f 3075
#define BISTPATTERN5f 3076
#define BISTPATTERN6f 3077
#define BISTPATTERN7f 3078
#define BISTPATTERNBITMODEf 3079
#define BISTPTRN0f 3080
#define BISTPTRN1f 3081
#define BISTRDTHf 3082
#define BISTREADDELAYf 3083
#define BISTREADINFINITEf 3084
#define BISTREADNUMf 3085
#define BISTRXDONEf 3086
#define BISTRXERRBCTf 3087
#define BISTRXERRBCTCNTf 3088
#define BISTRXERRBURSTINDEXCNTf 3089
#define BISTRXERRCRCf 3090
#define BISTRXERRDATAf 3091
#define BISTRXERRDATACNTf 3092
#define BISTRXERRINCRCERRCNTf 3093
#define BISTRXERRINDEXf 3094
#define BISTRXERRLENGTHf 3095
#define BISTRXERRLENGTHBURSTSCNTf 3096
#define BISTRXERRSOBf 3097
#define BISTRXERRSOBCNTf 3098
#define BISTRXFLOWCNTf 3099
#define BISTRXOKBURSTSCNTf 3100
#define BISTRXSHAPERCLEARf 3101
#define BISTRXSHAPERCYCLEf 3102
#define BISTRXSHAPERDUTYf 3103
#define BISTRXSHAPERFORCEf 3104
#define BISTSEEDf 3105
#define BISTSINGLEMASKf 3106
#define BISTSTARTADDRESSf 3107
#define BISTTXBURSTCNTf 3108
#define BISTTXBURSTTHf 3109
#define BISTTXCRCERRBURSTSCNTf 3110
#define BISTTXDONEf 3111
#define BISTTXFLOWCNTf 3112
#define BISTWRITEINFINITEf 3113
#define BISTWRITENUMf 3114
#define BISTWRTHf 3115
#define BIST_ADDR_CHECKf 3116
#define BIST_ARAPCMDf 3117
#define BIST_ARPRIORITYf 3118
#define BIST_AWAPCMDf 3119
#define BIST_AWCACHE_0f 3120
#define BIST_AWCOBUFf 3121
#define BIST_AWPRIORITYf 3122
#define BIST_AWUSERf 3123
#define BIST_CHECKER_RSTNf 3124
#define BIST_CH_CHOSING_METHODf 3125
#define BIST_CMD_WAIT_PRDf 3126
#define BIST_CONTEXTS_MASKf 3127
#define BIST_DATA_CHECKf 3128
#define BIST_DATA_MASKf 3129
#define BIST_DBG_COMPARE_ENf 3130
#define BIST_DBG_DATA_SLICE_OR_STATUS_SELf 3131
#define BIST_DBG_DATA_VALIDf 3132
#define BIST_DEBUG_COMPARE_ENf 3133
#define BIST_DONEf 3134
#define BIST_DONE_ALLf 3135
#define BIST_ENf 3136
#define BIST_EN0f 3137
#define BIST_EN1f 3138
#define BIST_EN10f 3139
#define BIST_EN11f 3140
#define BIST_EN12f 3141
#define BIST_EN13f 3142
#define BIST_EN14f 3143
#define BIST_EN15f 3144
#define BIST_EN2f 3145
#define BIST_EN3f 3146
#define BIST_EN4f 3147
#define BIST_EN5f 3148
#define BIST_EN6f 3149
#define BIST_EN7f 3150
#define BIST_EN8f 3151
#define BIST_EN9f 3152
#define BIST_END_ADDRESSf 3153
#define BIST_ERR_ANYf 3154
#define BIST_ERR_CNTf 3155
#define BIST_EVENTS_ACTIVEf 3156
#define BIST_EVENTS_CNT_STATUSf 3157
#define BIST_EVENTS_GEN_COUNTf 3158
#define BIST_EVENTS_GEN_RESETf 3159
#define BIST_EVENTS_GEN_T_0f 3160
#define BIST_EVENTS_GEN_T_1f 3161
#define BIST_EVENTS_GEN_T_2f 3162
#define BIST_EVENTS_GEN_T_3f 3163
#define BIST_EXP_DATAf 3164
#define BIST_FAILf 3165
#define BIST_FAIL_ADDRf 3166
#define BIST_FAIL_DATAf 3167
#define BIST_FINISHEDf 3168
#define BIST_FINISHED_PERIODf 3169
#define BIST_FULL_MASK_0f 3170
#define BIST_FULL_MASK_1f 3171
#define BIST_FULL_MASK_2f 3172
#define BIST_FULL_MASK_3f 3173
#define BIST_FULL_MASK_4f 3174
#define BIST_FULL_MASK_5f 3175
#define BIST_FULL_MASK_6f 3176
#define BIST_FULL_MASK_7f 3177
#define BIST_GENERATOR_RSTNf 3178
#define BIST_GOf 3179
#define BIST_LAST_ADDR_ERRf 3180
#define BIST_LAST_DATA_ERRf 3181
#define BIST_MASK_DATA_TO_IREf 3182
#define BIST_MODEf 3183
#define BIST_NUM_ACTIONSf 3184
#define BIST_PATTERN_0f 3185
#define BIST_PATTERN_1f 3186
#define BIST_PATTERN_2f 3187
#define BIST_PATTERN_3f 3188
#define BIST_PATTERN_4f 3189
#define BIST_PATTERN_5f 3190
#define BIST_PATTERN_6f 3191
#define BIST_PATTERN_7f 3192
#define BIST_RESETBf 3193
#define BIST_RESULTf 3194
#define BIST_RX_DONEf 3195
#define BIST_RX_ERR_BCTf 3196
#define BIST_RX_ERR_BCT_CNTf 3197
#define BIST_RX_ERR_BURST_INDEX_CNTf 3198
#define BIST_RX_ERR_CRCf 3199
#define BIST_RX_ERR_DATAf 3200
#define BIST_RX_ERR_DATA_CNTf 3201
#define BIST_RX_ERR_INDEXf 3202
#define BIST_RX_ERR_IN_CRC_ERR_CNTf 3203
#define BIST_RX_ERR_LENGTHf 3204
#define BIST_RX_ERR_LENGTH_BURSTS_CNTf 3205
#define BIST_RX_ERR_SOBf 3206
#define BIST_RX_ERR_SOB_CNTf 3207
#define BIST_RX_FLOW_CNTf 3208
#define BIST_RX_OK_BURSTS_CNTf 3209
#define BIST_RX_SHAPER_CLEARf 3210
#define BIST_RX_SHAPER_CYCLEf 3211
#define BIST_RX_SHAPER_DUTYf 3212
#define BIST_RX_SHAPER_FORCEf 3213
#define BIST_SEEDf 3214
#define BIST_SINGLE_MASKf 3215
#define BIST_SKIP_ERROR_CNTf 3216
#define BIST_START_ADDRESSf 3217
#define BIST_STATUSf 3218
#define BIST_TX_BURST_CNTf 3219
#define BIST_TX_BURST_THf 3220
#define BIST_TX_CRC_ERR_BURSTS_CNTf 3221
#define BIST_TX_DONEf 3222
#define BIST_TX_FLOW_CNTf 3223
#define BITMAPf 3224
#define BITMAP_CORRECTED_ERRORf 3225
#define BITMAP_CORRECTED_ERROR_DISINTf 3226
#define BITMAP_ECC_ERROR_ADDRESSf 3227
#define BITMAP_ENABLE_ECCf 3228
#define BITMAP_FORCE_UNCORRECTABLE_ERRORf 3229
#define BITMAP_HIf 3230
#define BITMAP_LOf 3231
#define BITMAP_UNCORRECTED_ERRORf 3232
#define BITMAP_UNCORRECTED_ERROR_DISINTf 3233
#define BITMAP_W0f 3234
#define BITMAP_W1f 3235
#define BITMAP_W2f 3236
#define BITMAP_W3f 3237
#define BITMAP_W4f 3238
#define BITMAP_W5f 3239
#define BITPOSf 3240
#define BITSf 3241
#define BITSEf 3242
#define BITSELECTf 3243
#define BITS_RSVDf 3244
#define BITS_TO_CLEARf 3245
#define BIT_64_ADDRESSING_CAPABILITY1f 3246
#define BIT_BANG_ENf 3247
#define BIT_CALf 3248
#define BIT_ENABLEf 3249
#define BIT_INDEXf 3250
#define BIT_MODEf 3251
#define BIT_ORDER_INVERTf 3252
#define BIT_POSf 3253
#define BIT_REFRESHf 3254
#define BIT_SELECTf 3255
#define BIT_VALf 3256
#define BIT_WIDTHf 3257
#define BJ_ADJf 3258
#define BK2BK_ESM_ELIGIBLEf 3259
#define BKGND_PROC_ERRf 3260
#define BKGND_PROC_SECf 3261
#define BKPDISCARD_ACCT_ENf 3262
#define BKPDISCARD_ENf 3263
#define BKPPAUSE_DISABLEf 3264
#define BKPT_ADDR_MASKAf 3265
#define BKPT_ADDR_MASKBf 3266
#define BKPT_ADDR_MASKCf 3267
#define BKPT_ADDR_MASKDf 3268
#define BKPT_ADDR_MASKEf 3269
#define BKPT_ADDR_MASKFf 3270
#define BKPT_VALUEAf 3271
#define BKPT_VALUEBf 3272
#define BKPT_VALUECf 3273
#define BKPT_VALUEDf 3274
#define BKPT_VALUEEf 3275
#define BKPT_VALUEFf 3276
#define BKP_DISC_PRIORITY_UPDATE_ENABLEf 3277
#define BKTCf 3278
#define BKTC_NODECf 3279
#define BKTC_OVERFLOWf 3280
#define BKTC_STRICTf 3281
#define BKTEf 3282
#define BKTE_NODECf 3283
#define BKTE_OVERFLOWf 3284
#define BKTE_STRICTf 3285
#define BKTFILLRATEf 3286
#define BKTLINKDNTHf 3287
#define BKTLINKUPTHf 3288
#define BKT_Cf 3289
#define BKT_Ef 3290
#define BKT_FILL_RATEf 3291
#define BKT_FULL_MIRRORf 3292
#define BKT_INDEXf 3293
#define BKT_LINK_DN_THf 3294
#define BKT_LINK_UP_THf 3295
#define BKT_PTRf 3296
#define BKT_UPDATE_SEL_BMPf 3297
#define BKUP_PORT_SELf 3298
#define BLEf 3299
#define BLFf 3300
#define BLINDf 3301
#define BLKf 3302
#define BLKSELf 3303
#define BLKSEL_ENf 3304
#define BLK_ADR_BYTESf 3305
#define BLK_BITMAPf 3306
#define BLK_BITMAP_0f 3307
#define BLK_BITMAP_1f 3308
#define BLK_BITMAP_HIf 3309
#define BLK_BITMAP_LOf 3310
#define BLK_BITMAP_W0f 3311
#define BLK_BITMAP_W1f 3312
#define BLK_BITMAP_W2f 3313
#define BLK_END_ADDRf 3314
#define BLK_SIZEf 3315
#define BLOCKf 3316
#define BLOCK01f 3317
#define BLOCK23f 3318
#define BLOCKCOUNTf 3319
#define BLOCKED_PORTS_FP_DISABLEf 3320
#define BLOCK_ALLOCf 3321
#define BLOCK_DISABLEf 3322
#define BLOCK_IDf 3323
#define BLOCK_MASKf 3324
#define BLOCK_MASK_Af 3325
#define BLOCK_MASK_A_HIf 3326
#define BLOCK_MASK_A_LOf 3327
#define BLOCK_MASK_A_W0f 3328
#define BLOCK_MASK_A_W1f 3329
#define BLOCK_MASK_A_W2f 3330
#define BLOCK_MASK_Bf 3331
#define BLOCK_MASK_B_HIf 3332
#define BLOCK_MASK_B_LOf 3333
#define BLOCK_MASK_B_W0f 3334
#define BLOCK_MASK_B_W1f 3335
#define BLOCK_MASK_B_W2f 3336
#define BLOCK_MASK_HIf 3337
#define BLOCK_MASK_LOf 3338
#define BLOCK_MASK_W0f 3339
#define BLOCK_MASK_W1f 3340
#define BLOCK_MASK_W2f 3341
#define BLOCK_MAXf 3342
#define BLOCK_MOP_ALSOf 3343
#define BLOCK_SIZEf 3344
#define BLS_TIME0f 3345
#define BLS_TIME1f 3346
#define BLS_TIME2f 3347
#define BMAPf 3348
#define BMP_PTRf 3349
#define BM_ADDRf 3350
#define BM_INFOf 3351
#define BM_PTR1f 3352
#define BM_PTR10f 3353
#define BM_PTR11f 3354
#define BM_PTR12f 3355
#define BM_PTR13f 3356
#define BM_PTR14f 3357
#define BM_PTR15f 3358
#define BM_PTR2f 3359
#define BM_PTR3f 3360
#define BM_PTR4f 3361
#define BM_PTR5f 3362
#define BM_PTR6f 3363
#define BM_PTR7f 3364
#define BM_PTR8f 3365
#define BM_PTR9f 3366
#define BNAf 3367
#define BOD_ECC_ENABLEf 3368
#define BOD_FIFO_ECC_ENABLEf 3369
#define BOD_SOP_EOP_SEQ_CHK_DISABLEf 3370
#define BOD_SW_RST_Lf 3371
#define BOD_XLP0_ERRf 3372
#define BOND_1588_ENABLEf 3373
#define BOND_AVS_STATUSf 3374
#define BOND_CBP_BUFFER_SIZEf 3375
#define BOND_CES_ENABLEf 3376
#define BOND_CES_ENABLE_OVERRIDEf 3377
#define BOND_CES_FRAMER_BYP_MODEf 3378
#define BOND_CES_FRM_BYP_OVERRIDEf 3379
#define BOND_CMICM_MCS_CONFIGf 3380
#define BOND_CMICM_MCS_SRAM_0_PSM_VDDf 3381
#define BOND_CMICM_MCS_SRAM_1_PSM_VDDf 3382
#define BOND_CMICM_MCS_SRAM_2_PSM_VDDf 3383
#define BOND_CMICM_MCS_SRAM_3_PSM_VDDf 3384
#define BOND_CMICM_MCS_SRAM_4_PSM_VDDf 3385
#define BOND_CMICM_MCS_SRAM_5_PSM_VDDf 3386
#define BOND_CMICM_MCS_SRAM_6_PSM_VDDf 3387
#define BOND_CMICM_MCS_SRAM_7_PSM_VDDf 3388
#define BOND_CMICM_MCS_UC_0_DCACHE_PSM_VDDf 3389
#define BOND_CMICM_MCS_UC_0_DTCM_PSM_VDDf 3390
#define BOND_CMICM_MCS_UC_0_ICACHE_PSM_VDDf 3391
#define BOND_CMICM_MCS_UC_0_ITCM_PSM_VDDf 3392
#define BOND_CMICM_MCS_UC_1_DCACHE_PSM_VDDf 3393
#define BOND_CMICM_MCS_UC_1_DTCM_PSM_VDDf 3394
#define BOND_CMICM_MCS_UC_1_ICACHE_PSM_VDDf 3395
#define BOND_CMICM_MCS_UC_1_ITCM_PSM_VDDf 3396
#define BOND_CMICM_PCIE_MAX_LINK_SPEEDf 3397
#define BOND_CMICM_PCIE_MAX_LINK_WIDTHf 3398
#define BOND_CORE_PLL_CH0_MDIVf 3399
#define BOND_CORE_PLL_FB_OFFSETf 3400
#define BOND_CORE_PLL_FB_PHASE_ENf 3401
#define BOND_CORE_PLL_KAf 3402
#define BOND_CORE_PLL_KIf 3403
#define BOND_CORE_PLL_KPf 3404
#define BOND_CORE_PLL_NDIV_INTf 3405
#define BOND_CORE_PLL_PDIVf 3406
#define BOND_CORE_PLL_VCO_DIV2f 3407
#define BOND_EFP_SLICE_ENf 3408
#define BOND_FEATURE_ENf 3409
#define BOND_FORCE_HIGIG_MODE_BIGMACf 3410
#define BOND_FP_SLICE_ENf 3411
#define BOND_GX80_ENf 3412
#define BOND_GX81_ENf 3413
#define BOND_GX82_ENf 3414
#define BOND_HYPERCORE_ENABLEf 3415
#define BOND_IHOST_CPU_DISABLEf 3416
#define BOND_IHOST_NUMCPUSf 3417
#define BOND_IHOST_VCO_FREQ_LIMITf 3418
#define BOND_IPROC_DDR_PHY_ENABLEf 3419
#define BOND_IPROC_IHOST_L2C_ADDRFILT_ENf 3420
#define BOND_IPROC_IHOST_L2C_ADDRFILT_RANGEf 3421
#define BOND_IPROC_INT_SRAM_ENABLEf 3422
#define BOND_IPROC_PCIE0_LINK_SPEEDf 3423
#define BOND_IPROC_PCIE0_LINK_WIDTHf 3424
#define BOND_IPROC_PCIE1_LINK_SPEEDf 3425
#define BOND_IPROC_STRAP_SKU_VECTf 3426
#define BOND_IP_MPLS_ENTRY_SIZEf 3427
#define BOND_IP_VLAN_XLATE_SIZEf 3428
#define BOND_L2_ENTRY_SIZEf 3429
#define BOND_L2_MC_ENf 3430
#define BOND_L3_DEFIP_CAM_ENf 3431
#define BOND_L3_ENf 3432
#define BOND_L3_ENABLEf 3433
#define BOND_L3_ENTRY_SIZEf 3434
#define BOND_L3_IIF_ENf 3435
#define BOND_L3_MC_ENf 3436
#define BOND_L3_NEXT_HOP_ENf 3437
#define BOND_LINKPHY_ENABLEf 3438
#define BOND_MAX_QUEUESf 3439
#define BOND_METRO_ENf 3440
#define BOND_MIM_ENABLEf 3441
#define BOND_MMU_256K_BUFFERS_ENABLEf 3442
#define BOND_MMU_EXT_BUFFER_ENABLEf 3443
#define BOND_MMU_INT_MEM_SIZEf 3444
#define BOND_MMU_PACKING_ENABLEf 3445
#define BOND_MMU_PLL_CH0_MDIVf 3446
#define BOND_MMU_PLL_CH1_MDIVf 3447
#define BOND_MMU_PLL_CH2_MDIVf 3448
#define BOND_MMU_PLL_KAf 3449
#define BOND_MMU_PLL_KIf 3450
#define BOND_MMU_PLL_KPf 3451
#define BOND_MMU_PLL_NDIV_INTf 3452
#define BOND_MMU_PLL_PDIVf 3453
#define BOND_MMU_PLL_VCO_DIV2f 3454
#define BOND_MMU_TM_QUEUE_SIZEf 3455
#define BOND_MPLS_ENABLEf 3456
#define BOND_NEON_PWRUPf 3457
#define BOND_OAM_ENABLEf 3458
#define BOND_OLP_ENABLEf 3459
#define BOND_PKG_MODE_SELf 3460
#define BOND_PORT_16_23_ENf 3461
#define BOND_PORT_16_23_ENABLEf 3462
#define BOND_PORT_8_15_ENf 3463
#define BOND_PORT_8_15_ENABLEf 3464
#define BOND_QSGMII_MODE_ENABLEf 3465
#define BOND_SOURCE_VP_ENf 3466
#define BOND_SPI_CODE_SIZEf 3467
#define BOND_SPI_MASTER_CLK_DIVf 3468
#define BOND_TELECOM_DPLL_ENf 3469
#define BOND_TEMP_MON_DATA_25Cf 3470
#define BOND_THROUGHPUTf 3471
#define BOND_TRIPLE_VLAN_ENf 3472
#define BOND_TS_HIERARCHYf 3473
#define BOND_UNICORE_2_TO_5_ENABLEf 3474
#define BOND_UNICORE_6_TO_7_ENABLEf 3475
#define BOND_UNICORE_ENf 3476
#define BOND_UNICORE_XAUI_ENABLEf 3477
#define BOND_VFP_SLICE_ENf 3478
#define BOND_VT_ENABLEf 3479
#define BOND_WARPCORE_ENABLEf 3480
#define BOND_WARPCORE_KR_ENABLEf 3481
#define BOND_XQPORT0_XMODE_ENf 3482
#define BOND_XQPORT1_XMODE_ENf 3483
#define BOND_XQPORT2_XMODE_ENf 3484
#define BOND_XQPORT3_XMODE_ENf 3485
#define BOOTROMUSEDf 3486
#define BOOT_ADDRf 3487
#define BOOT_ENf 3488
#define BOUNCEBACKDISCARDf 3489
#define BOUNCEBACKTHRESHOLDf 3490
#define BOUNCE_BACK_INTf 3491
#define BOUNCE_BACK_INT_MASKf 3492
#define BOUNCE_BACK_THRESHOLDf 3493
#define BPDUf 3494
#define BPDU_INVALID_VLAN_DROPf 3495
#define BPM_LENGTHf 3496
#define BPM_LENGTH0f 3497
#define BPM_LENGTH1f 3498
#define BPONALPf 3499
#define BPONHTf 3500
#define BPROFILE_MEM_TMf 3501
#define BP_NO_BOFFf 3502
#define BP_TREX2_DEBUG_ENABLEf 3503
#define BRANCH_OUTf 3504
#define BRENf 3505
#define BRICK0_COLLISION_ERRORf 3506
#define BRICK0_COLLISION_ERROR_DISINTf 3507
#define BRICK0_EJECT_OVERFLOW_ERRORf 3508
#define BRICK0_EJECT_OVERFLOW_ERROR_DISINTf 3509
#define BRICK0_EJECT_THRESH_ERRORf 3510
#define BRICK0_EJECT_THRESH_ERROR_DISINTf 3511
#define BRICK0_PARITY_ERRORf 3512
#define BRICK0_PARITY_ERROR_ADDRESSf 3513
#define BRICK0_PARITY_ERROR_DISINTf 3514
#define BRICK10_COLLISION_ERRORf 3515
#define BRICK10_COLLISION_ERROR_DISINTf 3516
#define BRICK10_EJECT_OVERFLOW_ERRORf 3517
#define BRICK10_EJECT_OVERFLOW_ERROR_DISINTf 3518
#define BRICK10_EJECT_THRESH_ERRORf 3519
#define BRICK10_EJECT_THRESH_ERROR_DISINTf 3520
#define BRICK10_PARITY_ERRORf 3521
#define BRICK10_PARITY_ERROR_ADDRESSf 3522
#define BRICK10_PARITY_ERROR_DISINTf 3523
#define BRICK11_COLLISION_ERRORf 3524
#define BRICK11_COLLISION_ERROR_DISINTf 3525
#define BRICK11_EJECT_OVERFLOW_ERRORf 3526
#define BRICK11_EJECT_OVERFLOW_ERROR_DISINTf 3527
#define BRICK11_EJECT_THRESH_ERRORf 3528
#define BRICK11_EJECT_THRESH_ERROR_DISINTf 3529
#define BRICK11_PARITY_ERRORf 3530
#define BRICK11_PARITY_ERROR_ADDRESSf 3531
#define BRICK11_PARITY_ERROR_DISINTf 3532
#define BRICK12_COLLISION_ERRORf 3533
#define BRICK12_COLLISION_ERROR_DISINTf 3534
#define BRICK12_EJECT_OVERFLOW_ERRORf 3535
#define BRICK12_EJECT_OVERFLOW_ERROR_DISINTf 3536
#define BRICK12_EJECT_THRESH_ERRORf 3537
#define BRICK12_EJECT_THRESH_ERROR_DISINTf 3538
#define BRICK12_PARITY_ERRORf 3539
#define BRICK12_PARITY_ERROR_ADDRESSf 3540
#define BRICK12_PARITY_ERROR_DISINTf 3541
#define BRICK13_COLLISION_ERRORf 3542
#define BRICK13_COLLISION_ERROR_DISINTf 3543
#define BRICK13_EJECT_OVERFLOW_ERRORf 3544
#define BRICK13_EJECT_OVERFLOW_ERROR_DISINTf 3545
#define BRICK13_EJECT_THRESH_ERRORf 3546
#define BRICK13_EJECT_THRESH_ERROR_DISINTf 3547
#define BRICK13_PARITY_ERRORf 3548
#define BRICK13_PARITY_ERROR_ADDRESSf 3549
#define BRICK13_PARITY_ERROR_DISINTf 3550
#define BRICK14_COLLISION_ERRORf 3551
#define BRICK14_COLLISION_ERROR_DISINTf 3552
#define BRICK14_EJECT_OVERFLOW_ERRORf 3553
#define BRICK14_EJECT_OVERFLOW_ERROR_DISINTf 3554
#define BRICK14_EJECT_THRESH_ERRORf 3555
#define BRICK14_EJECT_THRESH_ERROR_DISINTf 3556
#define BRICK14_PARITY_ERRORf 3557
#define BRICK14_PARITY_ERROR_ADDRESSf 3558
#define BRICK14_PARITY_ERROR_DISINTf 3559
#define BRICK15_COLLISION_ERRORf 3560
#define BRICK15_COLLISION_ERROR_DISINTf 3561
#define BRICK15_EJECT_OVERFLOW_ERRORf 3562
#define BRICK15_EJECT_OVERFLOW_ERROR_DISINTf 3563
#define BRICK15_EJECT_THRESH_ERRORf 3564
#define BRICK15_EJECT_THRESH_ERROR_DISINTf 3565
#define BRICK15_PARITY_ERRORf 3566
#define BRICK15_PARITY_ERROR_ADDRESSf 3567
#define BRICK15_PARITY_ERROR_DISINTf 3568
#define BRICK16_COLLISION_ERRORf 3569
#define BRICK16_COLLISION_ERROR_DISINTf 3570
#define BRICK16_EJECT_OVERFLOW_ERRORf 3571
#define BRICK16_EJECT_OVERFLOW_ERROR_DISINTf 3572
#define BRICK16_EJECT_THRESH_ERRORf 3573
#define BRICK16_EJECT_THRESH_ERROR_DISINTf 3574
#define BRICK16_PARITY_ERRORf 3575
#define BRICK16_PARITY_ERROR_ADDRESSf 3576
#define BRICK16_PARITY_ERROR_DISINTf 3577
#define BRICK17_COLLISION_ERRORf 3578
#define BRICK17_COLLISION_ERROR_DISINTf 3579
#define BRICK17_EJECT_OVERFLOW_ERRORf 3580
#define BRICK17_EJECT_OVERFLOW_ERROR_DISINTf 3581
#define BRICK17_EJECT_THRESH_ERRORf 3582
#define BRICK17_EJECT_THRESH_ERROR_DISINTf 3583
#define BRICK17_PARITY_ERRORf 3584
#define BRICK17_PARITY_ERROR_ADDRESSf 3585
#define BRICK17_PARITY_ERROR_DISINTf 3586
#define BRICK18_COLLISION_ERRORf 3587
#define BRICK18_COLLISION_ERROR_DISINTf 3588
#define BRICK18_EJECT_OVERFLOW_ERRORf 3589
#define BRICK18_EJECT_OVERFLOW_ERROR_DISINTf 3590
#define BRICK18_EJECT_THRESH_ERRORf 3591
#define BRICK18_EJECT_THRESH_ERROR_DISINTf 3592
#define BRICK18_PARITY_ERRORf 3593
#define BRICK18_PARITY_ERROR_ADDRESSf 3594
#define BRICK18_PARITY_ERROR_DISINTf 3595
#define BRICK19_COLLISION_ERRORf 3596
#define BRICK19_COLLISION_ERROR_DISINTf 3597
#define BRICK19_EJECT_OVERFLOW_ERRORf 3598
#define BRICK19_EJECT_OVERFLOW_ERROR_DISINTf 3599
#define BRICK19_EJECT_THRESH_ERRORf 3600
#define BRICK19_EJECT_THRESH_ERROR_DISINTf 3601
#define BRICK19_PARITY_ERRORf 3602
#define BRICK19_PARITY_ERROR_ADDRESSf 3603
#define BRICK19_PARITY_ERROR_DISINTf 3604
#define BRICK1_COLLISION_ERRORf 3605
#define BRICK1_COLLISION_ERROR_DISINTf 3606
#define BRICK1_EJECT_OVERFLOW_ERRORf 3607
#define BRICK1_EJECT_OVERFLOW_ERROR_DISINTf 3608
#define BRICK1_EJECT_THRESH_ERRORf 3609
#define BRICK1_EJECT_THRESH_ERROR_DISINTf 3610
#define BRICK1_PARITY_ERRORf 3611
#define BRICK1_PARITY_ERROR_ADDRESSf 3612
#define BRICK1_PARITY_ERROR_DISINTf 3613
#define BRICK20_COLLISION_ERRORf 3614
#define BRICK20_COLLISION_ERROR_DISINTf 3615
#define BRICK20_EJECT_OVERFLOW_ERRORf 3616
#define BRICK20_EJECT_OVERFLOW_ERROR_DISINTf 3617
#define BRICK20_EJECT_THRESH_ERRORf 3618
#define BRICK20_EJECT_THRESH_ERROR_DISINTf 3619
#define BRICK20_PARITY_ERRORf 3620
#define BRICK20_PARITY_ERROR_ADDRESSf 3621
#define BRICK20_PARITY_ERROR_DISINTf 3622
#define BRICK21_COLLISION_ERRORf 3623
#define BRICK21_COLLISION_ERROR_DISINTf 3624
#define BRICK21_EJECT_OVERFLOW_ERRORf 3625
#define BRICK21_EJECT_OVERFLOW_ERROR_DISINTf 3626
#define BRICK21_EJECT_THRESH_ERRORf 3627
#define BRICK21_EJECT_THRESH_ERROR_DISINTf 3628
#define BRICK21_PARITY_ERRORf 3629
#define BRICK21_PARITY_ERROR_ADDRESSf 3630
#define BRICK21_PARITY_ERROR_DISINTf 3631
#define BRICK22_COLLISION_ERRORf 3632
#define BRICK22_COLLISION_ERROR_DISINTf 3633
#define BRICK22_EJECT_OVERFLOW_ERRORf 3634
#define BRICK22_EJECT_OVERFLOW_ERROR_DISINTf 3635
#define BRICK22_EJECT_THRESH_ERRORf 3636
#define BRICK22_EJECT_THRESH_ERROR_DISINTf 3637
#define BRICK22_PARITY_ERRORf 3638
#define BRICK22_PARITY_ERROR_ADDRESSf 3639
#define BRICK22_PARITY_ERROR_DISINTf 3640
#define BRICK23_COLLISION_ERRORf 3641
#define BRICK23_COLLISION_ERROR_DISINTf 3642
#define BRICK23_EJECT_OVERFLOW_ERRORf 3643
#define BRICK23_EJECT_OVERFLOW_ERROR_DISINTf 3644
#define BRICK23_EJECT_THRESH_ERRORf 3645
#define BRICK23_EJECT_THRESH_ERROR_DISINTf 3646
#define BRICK23_PARITY_ERRORf 3647
#define BRICK23_PARITY_ERROR_ADDRESSf 3648
#define BRICK23_PARITY_ERROR_DISINTf 3649
#define BRICK24_COLLISION_ERRORf 3650
#define BRICK24_COLLISION_ERROR_DISINTf 3651
#define BRICK24_EJECT_OVERFLOW_ERRORf 3652
#define BRICK24_EJECT_OVERFLOW_ERROR_DISINTf 3653
#define BRICK24_EJECT_THRESH_ERRORf 3654
#define BRICK24_EJECT_THRESH_ERROR_DISINTf 3655
#define BRICK24_PARITY_ERRORf 3656
#define BRICK24_PARITY_ERROR_ADDRESSf 3657
#define BRICK24_PARITY_ERROR_DISINTf 3658
#define BRICK25_COLLISION_ERRORf 3659
#define BRICK25_COLLISION_ERROR_DISINTf 3660
#define BRICK25_EJECT_OVERFLOW_ERRORf 3661
#define BRICK25_EJECT_OVERFLOW_ERROR_DISINTf 3662
#define BRICK25_EJECT_THRESH_ERRORf 3663
#define BRICK25_EJECT_THRESH_ERROR_DISINTf 3664
#define BRICK25_PARITY_ERRORf 3665
#define BRICK25_PARITY_ERROR_ADDRESSf 3666
#define BRICK25_PARITY_ERROR_DISINTf 3667
#define BRICK26_COLLISION_ERRORf 3668
#define BRICK26_COLLISION_ERROR_DISINTf 3669
#define BRICK26_EJECT_OVERFLOW_ERRORf 3670
#define BRICK26_EJECT_OVERFLOW_ERROR_DISINTf 3671
#define BRICK26_EJECT_THRESH_ERRORf 3672
#define BRICK26_EJECT_THRESH_ERROR_DISINTf 3673
#define BRICK26_PARITY_ERRORf 3674
#define BRICK26_PARITY_ERROR_ADDRESSf 3675
#define BRICK26_PARITY_ERROR_DISINTf 3676
#define BRICK27_COLLISION_ERRORf 3677
#define BRICK27_COLLISION_ERROR_DISINTf 3678
#define BRICK27_EJECT_OVERFLOW_ERRORf 3679
#define BRICK27_EJECT_OVERFLOW_ERROR_DISINTf 3680
#define BRICK27_EJECT_THRESH_ERRORf 3681
#define BRICK27_EJECT_THRESH_ERROR_DISINTf 3682
#define BRICK27_PARITY_ERRORf 3683
#define BRICK27_PARITY_ERROR_ADDRESSf 3684
#define BRICK27_PARITY_ERROR_DISINTf 3685
#define BRICK28_COLLISION_ERRORf 3686
#define BRICK28_COLLISION_ERROR_DISINTf 3687
#define BRICK28_EJECT_OVERFLOW_ERRORf 3688
#define BRICK28_EJECT_OVERFLOW_ERROR_DISINTf 3689
#define BRICK28_EJECT_THRESH_ERRORf 3690
#define BRICK28_EJECT_THRESH_ERROR_DISINTf 3691
#define BRICK28_PARITY_ERRORf 3692
#define BRICK28_PARITY_ERROR_ADDRESSf 3693
#define BRICK28_PARITY_ERROR_DISINTf 3694
#define BRICK29_COLLISION_ERRORf 3695
#define BRICK29_COLLISION_ERROR_DISINTf 3696
#define BRICK29_EJECT_OVERFLOW_ERRORf 3697
#define BRICK29_EJECT_OVERFLOW_ERROR_DISINTf 3698
#define BRICK29_EJECT_THRESH_ERRORf 3699
#define BRICK29_EJECT_THRESH_ERROR_DISINTf 3700
#define BRICK29_PARITY_ERRORf 3701
#define BRICK29_PARITY_ERROR_ADDRESSf 3702
#define BRICK29_PARITY_ERROR_DISINTf 3703
#define BRICK2_COLLISION_ERRORf 3704
#define BRICK2_COLLISION_ERROR_DISINTf 3705
#define BRICK2_EJECT_OVERFLOW_ERRORf 3706
#define BRICK2_EJECT_OVERFLOW_ERROR_DISINTf 3707
#define BRICK2_EJECT_THRESH_ERRORf 3708
#define BRICK2_EJECT_THRESH_ERROR_DISINTf 3709
#define BRICK2_PARITY_ERRORf 3710
#define BRICK2_PARITY_ERROR_ADDRESSf 3711
#define BRICK2_PARITY_ERROR_DISINTf 3712
#define BRICK30_COLLISION_ERRORf 3713
#define BRICK30_COLLISION_ERROR_DISINTf 3714
#define BRICK30_EJECT_OVERFLOW_ERRORf 3715
#define BRICK30_EJECT_OVERFLOW_ERROR_DISINTf 3716
#define BRICK30_EJECT_THRESH_ERRORf 3717
#define BRICK30_EJECT_THRESH_ERROR_DISINTf 3718
#define BRICK30_PARITY_ERRORf 3719
#define BRICK30_PARITY_ERROR_ADDRESSf 3720
#define BRICK30_PARITY_ERROR_DISINTf 3721
#define BRICK31_COLLISION_ERRORf 3722
#define BRICK31_COLLISION_ERROR_DISINTf 3723
#define BRICK31_EJECT_OVERFLOW_ERRORf 3724
#define BRICK31_EJECT_OVERFLOW_ERROR_DISINTf 3725
#define BRICK31_EJECT_THRESH_ERRORf 3726
#define BRICK31_EJECT_THRESH_ERROR_DISINTf 3727
#define BRICK31_PARITY_ERRORf 3728
#define BRICK31_PARITY_ERROR_ADDRESSf 3729
#define BRICK31_PARITY_ERROR_DISINTf 3730
#define BRICK3_COLLISION_ERRORf 3731
#define BRICK3_COLLISION_ERROR_DISINTf 3732
#define BRICK3_EJECT_OVERFLOW_ERRORf 3733
#define BRICK3_EJECT_OVERFLOW_ERROR_DISINTf 3734
#define BRICK3_EJECT_THRESH_ERRORf 3735
#define BRICK3_EJECT_THRESH_ERROR_DISINTf 3736
#define BRICK3_PARITY_ERRORf 3737
#define BRICK3_PARITY_ERROR_ADDRESSf 3738
#define BRICK3_PARITY_ERROR_DISINTf 3739
#define BRICK4_COLLISION_ERRORf 3740
#define BRICK4_COLLISION_ERROR_DISINTf 3741
#define BRICK4_EJECT_OVERFLOW_ERRORf 3742
#define BRICK4_EJECT_OVERFLOW_ERROR_DISINTf 3743
#define BRICK4_EJECT_THRESH_ERRORf 3744
#define BRICK4_EJECT_THRESH_ERROR_DISINTf 3745
#define BRICK4_PARITY_ERRORf 3746
#define BRICK4_PARITY_ERROR_ADDRESSf 3747
#define BRICK4_PARITY_ERROR_DISINTf 3748
#define BRICK5_COLLISION_ERRORf 3749
#define BRICK5_COLLISION_ERROR_DISINTf 3750
#define BRICK5_EJECT_OVERFLOW_ERRORf 3751
#define BRICK5_EJECT_OVERFLOW_ERROR_DISINTf 3752
#define BRICK5_EJECT_THRESH_ERRORf 3753
#define BRICK5_EJECT_THRESH_ERROR_DISINTf 3754
#define BRICK5_PARITY_ERRORf 3755
#define BRICK5_PARITY_ERROR_ADDRESSf 3756
#define BRICK5_PARITY_ERROR_DISINTf 3757
#define BRICK6_COLLISION_ERRORf 3758
#define BRICK6_COLLISION_ERROR_DISINTf 3759
#define BRICK6_EJECT_OVERFLOW_ERRORf 3760
#define BRICK6_EJECT_OVERFLOW_ERROR_DISINTf 3761
#define BRICK6_EJECT_THRESH_ERRORf 3762
#define BRICK6_EJECT_THRESH_ERROR_DISINTf 3763
#define BRICK6_PARITY_ERRORf 3764
#define BRICK6_PARITY_ERROR_ADDRESSf 3765
#define BRICK6_PARITY_ERROR_DISINTf 3766
#define BRICK7_COLLISION_ERRORf 3767
#define BRICK7_COLLISION_ERROR_DISINTf 3768
#define BRICK7_EJECT_OVERFLOW_ERRORf 3769
#define BRICK7_EJECT_OVERFLOW_ERROR_DISINTf 3770
#define BRICK7_EJECT_THRESH_ERRORf 3771
#define BRICK7_EJECT_THRESH_ERROR_DISINTf 3772
#define BRICK7_PARITY_ERRORf 3773
#define BRICK7_PARITY_ERROR_ADDRESSf 3774
#define BRICK7_PARITY_ERROR_DISINTf 3775
#define BRICK8_COLLISION_ERRORf 3776
#define BRICK8_COLLISION_ERROR_DISINTf 3777
#define BRICK8_EJECT_OVERFLOW_ERRORf 3778
#define BRICK8_EJECT_OVERFLOW_ERROR_DISINTf 3779
#define BRICK8_EJECT_THRESH_ERRORf 3780
#define BRICK8_EJECT_THRESH_ERROR_DISINTf 3781
#define BRICK8_PARITY_ERRORf 3782
#define BRICK8_PARITY_ERROR_ADDRESSf 3783
#define BRICK8_PARITY_ERROR_DISINTf 3784
#define BRICK9_COLLISION_ERRORf 3785
#define BRICK9_COLLISION_ERROR_DISINTf 3786
#define BRICK9_EJECT_OVERFLOW_ERRORf 3787
#define BRICK9_EJECT_OVERFLOW_ERROR_DISINTf 3788
#define BRICK9_EJECT_THRESH_ERRORf 3789
#define BRICK9_EJECT_THRESH_ERROR_DISINTf 3790
#define BRICK9_PARITY_ERRORf 3791
#define BRICK9_PARITY_ERROR_ADDRESSf 3792
#define BRICK9_PARITY_ERROR_DISINTf 3793
#define BRICK_0_ENABLE_PARITYf 3794
#define BRICK_0_FORCE_PARITY_ERRORf 3795
#define BRICK_10_ENABLE_PARITYf 3796
#define BRICK_10_FORCE_PARITY_ERRORf 3797
#define BRICK_11_ENABLE_PARITYf 3798
#define BRICK_11_FORCE_PARITY_ERRORf 3799
#define BRICK_12_ENABLE_PARITYf 3800
#define BRICK_12_FORCE_PARITY_ERRORf 3801
#define BRICK_13_ENABLE_PARITYf 3802
#define BRICK_13_FORCE_PARITY_ERRORf 3803
#define BRICK_14_ENABLE_PARITYf 3804
#define BRICK_14_FORCE_PARITY_ERRORf 3805
#define BRICK_15_ENABLE_PARITYf 3806
#define BRICK_15_FORCE_PARITY_ERRORf 3807
#define BRICK_16_ENABLE_PARITYf 3808
#define BRICK_16_FORCE_PARITY_ERRORf 3809
#define BRICK_17_ENABLE_PARITYf 3810
#define BRICK_17_FORCE_PARITY_ERRORf 3811
#define BRICK_18_ENABLE_PARITYf 3812
#define BRICK_18_FORCE_PARITY_ERRORf 3813
#define BRICK_19_ENABLE_PARITYf 3814
#define BRICK_19_FORCE_PARITY_ERRORf 3815
#define BRICK_1_ENABLE_PARITYf 3816
#define BRICK_1_FORCE_PARITY_ERRORf 3817
#define BRICK_20_ENABLE_PARITYf 3818
#define BRICK_20_FORCE_PARITY_ERRORf 3819
#define BRICK_21_ENABLE_PARITYf 3820
#define BRICK_21_FORCE_PARITY_ERRORf 3821
#define BRICK_22_ENABLE_PARITYf 3822
#define BRICK_22_FORCE_PARITY_ERRORf 3823
#define BRICK_23_ENABLE_PARITYf 3824
#define BRICK_23_FORCE_PARITY_ERRORf 3825
#define BRICK_24_ENABLE_PARITYf 3826
#define BRICK_24_FORCE_PARITY_ERRORf 3827
#define BRICK_25_ENABLE_PARITYf 3828
#define BRICK_25_FORCE_PARITY_ERRORf 3829
#define BRICK_26_ENABLE_PARITYf 3830
#define BRICK_26_FORCE_PARITY_ERRORf 3831
#define BRICK_27_ENABLE_PARITYf 3832
#define BRICK_27_FORCE_PARITY_ERRORf 3833
#define BRICK_28_ENABLE_PARITYf 3834
#define BRICK_28_FORCE_PARITY_ERRORf 3835
#define BRICK_29_ENABLE_PARITYf 3836
#define BRICK_29_FORCE_PARITY_ERRORf 3837
#define BRICK_2_ENABLE_PARITYf 3838
#define BRICK_2_FORCE_PARITY_ERRORf 3839
#define BRICK_30_ENABLE_PARITYf 3840
#define BRICK_30_FORCE_PARITY_ERRORf 3841
#define BRICK_31_ENABLE_PARITYf 3842
#define BRICK_31_FORCE_PARITY_ERRORf 3843
#define BRICK_3_ENABLE_PARITYf 3844
#define BRICK_3_FORCE_PARITY_ERRORf 3845
#define BRICK_4_ENABLE_PARITYf 3846
#define BRICK_4_FORCE_PARITY_ERRORf 3847
#define BRICK_5_ENABLE_PARITYf 3848
#define BRICK_5_FORCE_PARITY_ERRORf 3849
#define BRICK_6_ENABLE_PARITYf 3850
#define BRICK_6_FORCE_PARITY_ERRORf 3851
#define BRICK_7_ENABLE_PARITYf 3852
#define BRICK_7_FORCE_PARITY_ERRORf 3853
#define BRICK_8_ENABLE_PARITYf 3854
#define BRICK_8_FORCE_PARITY_ERRORf 3855
#define BRICK_9_ENABLE_PARITYf 3856
#define BRICK_9_FORCE_PARITY_ERRORf 3857
#define BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_COMMANDf 3858
#define BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_STRENGTHf 3859
#define BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_CODEf 3860
#define BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_STRENGTHf 3861
#define BRIDGE1Q_MEMBERSHIP_INGRESS_IS_MEMBERf 3862
#define BRIDGE1Q_PP_PA_ENABLE_INGRESS_MEMBERSHIP_FILTERf 3863
#define BRIDGE1Q_PP_PA_VLAN_DOMAINf 3864
#define BRIDGE1Q_STP_STATE_STATEf 3865
#define BRIDGE1Q_VLAN_TRANSLATION_DESIRED_TAG_FORMATf 3866
#define BRIDGE1Q_VLAN_TRANSLATION_FOUNDf 3867
#define BRIDGE1Q_VLAN_TRANSLATION_VID1f 3868
#define BRIDGE1Q_VLAN_TRANSLATION_VID2f 3869
#define BRIDGE1Q_VLAN_TRANSLATION_VSIf 3870
#define BRIDGE_802_1X_SNOOP_COMMANDf 3871
#define BRIDGE_802_1X_SNOOP_STRENGTHf 3872
#define BRIDGE_802_1X_TRAP_CODEf 3873
#define BRIDGE_802_1X_TRAP_STRENGTHf 3874
#define BRIDGE_ACCEPTABLE_FRAME_TYPE_SNOOP_COMMANDf 3875
#define BRIDGE_ACCEPTABLE_FRAME_TYPE_SNOOP_STRENGTHf 3876
#define BRIDGE_ACCEPTABLE_FRAME_TYPE_TRAP_CODEf 3877
#define BRIDGE_ACCEPTABLE_FRAME_TYPE_TRAP_STRENGTHf 3878
#define BRIDGE_ARP_SNOOP_COMMANDf 3879
#define BRIDGE_ARP_SNOOP_STRENGTHf 3880
#define BRIDGE_ARP_TRAP_CODEf 3881
#define BRIDGE_ARP_TRAP_STRENGTHf 3882
#define BRIDGE_DHCPV4_CLIENT_SNOOP_COMMANDf 3883
#define BRIDGE_DHCPV4_CLIENT_SNOOP_STRENGTHf 3884
#define BRIDGE_DHCPV4_CLIENT_TRAP_CODEf 3885
#define BRIDGE_DHCPV4_CLIENT_TRAP_STRENGTHf 3886
#define BRIDGE_DHCPV4_SERVER_SNOOP_COMMANDf 3887
#define BRIDGE_DHCPV4_SERVER_SNOOP_STRENGTHf 3888
#define BRIDGE_DHCPV4_SERVER_TRAP_CODEf 3889
#define BRIDGE_DHCPV4_SERVER_TRAP_STRENGTHf 3890
#define BRIDGE_DHCPV6_CLIENT_SNOOP_COMMANDf 3891
#define BRIDGE_DHCPV6_CLIENT_SNOOP_STRENGTHf 3892
#define BRIDGE_DHCPV6_CLIENT_TRAP_CODEf 3893
#define BRIDGE_DHCPV6_CLIENT_TRAP_STRENGTHf 3894
#define BRIDGE_DHCPV6_SERVER_SNOOP_COMMANDf 3895
#define BRIDGE_DHCPV6_SERVER_SNOOP_STRENGTHf 3896
#define BRIDGE_DHCPV6_SERVER_TRAP_CODEf 3897
#define BRIDGE_DHCPV6_SERVER_TRAP_STRENGTHf 3898
#define BRIDGE_ENABLE_COMPATIBLE_MCf 3899
#define BRIDGE_FORWARDING_STRENGTHf 3900
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_COMMANDf 3901
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_STRENGTHf 3902
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_CODEf 3903
#define BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_STRENGTHf 3904
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_COMMANDf 3905
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_STRENGTHf 3906
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_CODEf 3907
#define BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_STRENGTHf 3908
#define BRIDGE_IGMP_UNDEFINED_SNOOP_COMMANDf 3909
#define BRIDGE_IGMP_UNDEFINED_SNOOP_STRENGTHf 3910
#define BRIDGE_IGMP_UNDEFINED_TRAP_CODEf 3911
#define BRIDGE_IGMP_UNDEFINED_TRAP_STRENGTHf 3912
#define BRIDGE_IIF_INACTIVE_SNOOP_COMMANDf 3913
#define BRIDGE_IIF_INACTIVE_SNOOP_STRENGTHf 3914
#define BRIDGE_IIF_INACTIVE_TRAP_CODEf 3915
#define BRIDGE_IIF_INACTIVE_TRAP_STRENGTHf 3916
#define BRIDGE_IPV4_SUBNET_C_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3917
#define BRIDGE_IPV4_SUBNET_C_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3918
#define BRIDGE_IPV4_SUBNET_S_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3919
#define BRIDGE_IPV4_SUBNET_S_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3920
#define BRIDGE_IPV4_SUBNET_TRAFFIC_CLASSf 3921
#define BRIDGE_IPV4_SUBNET_TRAFFIC_CLASS_VALIDf 3922
#define BRIDGE_IP_TC_DROP_PRECEDENCEf 3923
#define BRIDGE_IP_TC_DROP_PRECEDENCE_VALIDf 3924
#define BRIDGE_IP_TC_TRAFFIC_CLASSf 3925
#define BRIDGE_IP_TC_TRAFFIC_CLASS_VALIDf 3926
#define BRIDGE_L3_IIF_DEFAULT_VALUEf 3927
#define BRIDGE_L4_PORT_RANGEf 3928
#define BRIDGE_L4_PORT_TC_TRAFFIC_CLASSf 3929
#define BRIDGE_L4_PORT_TC_TRAFFIC_CLASS_VALIDf 3930
#define BRIDGE_LINK_LAYER_SA_C_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3931
#define BRIDGE_LINK_LAYER_SA_C_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3932
#define BRIDGE_LINK_LAYER_SA_FOUNDf 3933
#define BRIDGE_LINK_LAYER_SA_S_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3934
#define BRIDGE_LINK_LAYER_SA_S_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3935
#define BRIDGE_MC_MY_MAC0f 3936
#define BRIDGE_MC_MY_MAC1f 3937
#define BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_COMMANDf 3938
#define BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_STRENGTHf 3939
#define BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_CODEf 3940
#define BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_STRENGTHf 3941
#define BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_COMMANDf 3942
#define BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_STRENGTHf 3943
#define BRIDGE_MLD_REPORT_DONE_MSG_TRAP_CODEf 3944
#define BRIDGE_MLD_REPORT_DONE_MSG_TRAP_STRENGTHf 3945
#define BRIDGE_MLD_UNDEFINED_SNOOP_COMMANDf 3946
#define BRIDGE_MLD_UNDEFINED_SNOOP_STRENGTHf 3947
#define BRIDGE_MLD_UNDEFINED_TRAP_CODEf 3948
#define BRIDGE_MLD_UNDEFINED_TRAP_STRENGTHf 3949
#define BRIDGE_MY_ARP_IP1f 3950
#define BRIDGE_MY_ARP_IP2f 3951
#define BRIDGE_MY_ARP_SNOOP_COMMANDf 3952
#define BRIDGE_MY_ARP_SNOOP_STRENGTHf 3953
#define BRIDGE_MY_ARP_TRAP_CODEf 3954
#define BRIDGE_MY_ARP_TRAP_STRENGTHf 3955
#define BRIDGE_PCP_DEI_DECODE_DROP_PRECEDENCEf 3956
#define BRIDGE_PCP_DEI_DECODE_TRAFFIC_CLASSf 3957
#define BRIDGE_PORT_PROTOCOL_C_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3958
#define BRIDGE_PORT_PROTOCOL_C_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3959
#define BRIDGE_PORT_PROTOCOL_S_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3960
#define BRIDGE_PORT_PROTOCOL_S_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3961
#define BRIDGE_PORT_PROTOCOL_TRAFFIC_CLASSf 3962
#define BRIDGE_PORT_PROTOCOL_TRAFFIC_CLASS_VALIDf 3963
#define BRIDGE_PP_PA_DEFAULT_C_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3964
#define BRIDGE_PP_PA_DEFAULT_C_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3965
#define BRIDGE_PP_PA_DEFAULT_S_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf 3966
#define BRIDGE_PP_PA_DEFAULT_S_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf 3967
#define BRIDGE_PP_PA_ENABLE_802_1Xf 3968
#define BRIDGE_PP_PA_ENABLE_ARP_FILTERf 3969
#define BRIDGE_PP_PA_ENABLE_DHCP_V4_FILTERf 3970
#define BRIDGE_PP_PA_ENABLE_DHCP_V6_FILTERf 3971
#define BRIDGE_PP_PA_ENABLE_DP_INCOMING_TAGf 3972
#define BRIDGE_PP_PA_ENABLE_IGMP_FILTERf 3973
#define BRIDGE_PP_PA_ENABLE_MLD_FILTERf 3974
#define BRIDGE_PP_PA_ENABLE_MY_ARP_FILTERf 3975
#define BRIDGE_PP_PA_ENABLE_TAG_INCOMING_PACKETf 3976
#define BRIDGE_PP_PA_ENABLE_TAG_IPV4_SUBNETf 3977
#define BRIDGE_PP_PA_ENABLE_TAG_PORT_PROTOCOLf 3978
#define BRIDGE_PP_PA_ENABLE_TAG_SAf 3979
#define BRIDGE_PP_PA_ENABLE_TC_INCOMING_TAGf 3980
#define BRIDGE_PP_PA_ENABLE_TC_IPV4_SUBNETf 3981
#define BRIDGE_PP_PA_ENABLE_TC_L4_PROTOCOLf 3982
#define BRIDGE_PP_PA_ENABLE_TC_PORT_PROTOCOLf 3983
#define BRIDGE_PP_PA_PROFILE_INCOMING_PORT_L3_PROTOCOLf 3984
#define BRIDGE_PP_PA_PROFILE_PCP_DEI_DECODEf 3985
#define BRIDGE_PP_PA_SA_DROP_INDEXf 3986
#define BRIDGE_PP_PA_TAG_FORMAT_PROFILEf 3987
#define BRIDGE_RIF_NOT_VALID_SNOOP_COMMANDf 3988
#define BRIDGE_RIF_NOT_VALID_SNOOP_STRENGTHf 3989
#define BRIDGE_RIF_NOT_VALID_TRAP_CODEf 3990
#define BRIDGE_RIF_NOT_VALID_TRAP_STRENGTHf 3991
#define BRIDGE_SAME_INTERFACE_MC_SNOOP_COMMANDf 3992
#define BRIDGE_SAME_INTERFACE_MC_SNOOP_STRENGTHf 3993
#define BRIDGE_SAME_INTERFACE_MC_TRAP_CODEf 3994
#define BRIDGE_SAME_INTERFACE_MC_TRAP_STRENGTHf 3995
#define BRIDGE_SAME_INTERFACE_UC_SNOOP_COMMANDf 3996
#define BRIDGE_SAME_INTERFACE_UC_SNOOP_STRENGTHf 3997
#define BRIDGE_SAME_INTERFACE_UC_TRAP_CODEf 3998
#define BRIDGE_SAME_INTERFACE_UC_TRAP_STRENGTHf 3999
#define BRIDGE_SA_EQUALS_DA_SNOOP_COMMANDf 4000
#define BRIDGE_SA_EQUALS_DA_SNOOP_STRENGTHf 4001
#define BRIDGE_SA_EQUALS_DA_TRAP_CODEf 4002
#define BRIDGE_SA_EQUALS_DA_TRAP_STRENGTHf 4003
#define BRIDGE_SA_MC_SNOOP_COMMANDf 4004
#define BRIDGE_SA_MC_SNOOP_STRENGTHf 4005
#define BRIDGE_SA_MC_TRAP_CODEf 4006
#define BRIDGE_SA_MC_TRAP_STRENGTHf 4007
#define BRIDGE_STP_STATE_BLOCK_SNOOP_COMMANDf 4008
#define BRIDGE_STP_STATE_BLOCK_SNOOP_STRENGTHf 4009
#define BRIDGE_STP_STATE_BLOCK_TRAP_CODEf 4010
#define BRIDGE_STP_STATE_BLOCK_TRAP_STRENGTHf 4011
#define BRIDGE_STP_STATE_LEARN_SNOOP_COMMANDf 4012
#define BRIDGE_STP_STATE_LEARN_SNOOP_STRENGTHf 4013
#define BRIDGE_STP_STATE_LEARN_TRAP_CODEf 4014
#define BRIDGE_STP_STATE_LEARN_TRAP_STRENGTHf 4015
#define BRIDGE_TAG_FORMAT_ACTION_INDEXf 4016
#define BRIDGE_TAG_FORMAT_C_TAG_FORMATf 4017
#define BRIDGE_TAG_FORMAT_C_TAG_STRENGTHf 4018
#define BRIDGE_TAG_FORMAT_C_TAG_TCI_OFFSET_BITSf 4019
#define BRIDGE_TAG_FORMAT_PCP_DEI_TAG_EXISTf 4020
#define BRIDGE_TAG_FORMAT_PCP_DEI_TAG_TCI_OFFSET_BITSf 4021
#define BRIDGE_TAG_FORMAT_S_TAG_FORMATf 4022
#define BRIDGE_TAG_FORMAT_S_TAG_STRENGTHf 4023
#define BRIDGE_TAG_FORMAT_S_TAG_TCI_OFFSET_BITSf 4024
#define BRIDGE_TAG_FORMAT_TAG_FORMATf 4025
#define BRIDGE_UNKNOWN_DA_ACTION_DESTINATIONf 4026
#define BRIDGE_UNKNOWN_DA_ACTION_OVERRIDE_VSI_DEFAULT_ACTIONf 4027
#define BRIDGE_UNKNOWN_DA_ACTION_SNOOP_COMMANDf 4028
#define BRIDGE_UNKNOWN_DA_ACTION_SNOOP_STRENGTHf 4029
#define BRIDGE_UNKNOWN_DA_ACTION_TRAP_CODEf 4030
#define BRIDGE_UNKNOWN_DA_ACTION_TRAP_STRENGTHf 4031
#define BRIDGE_VLAN_EDIT_COMMAND_TAG0_TPID_INDEXf 4032
#define BRIDGE_VLAN_EDIT_COMMAND_TAG0_VID_SOURCEf 4033
#define BRIDGE_VLAN_EDIT_COMMAND_TAG1_TPID_INDEXf 4034
#define BRIDGE_VLAN_EDIT_COMMAND_TAG1_VID_SOURCEf 4035
#define BRIDGE_VLAN_EDIT_COMMAND_TAGS_TO_REMOVEf 4036
#define BRIDGE_VSI_DESTINATIONf 4037
#define BRIDGE_VSI_FIDf 4038
#define BRIDGE_VSI_FID_CLASSf 4039
#define BRIDGE_VSI_IPV4_COMPATIBLE_MC_ENABLE_SSMf 4040
#define BRIDGE_VSI_IPV4_COMPATIBLE_MC_USE_FIDf 4041
#define BRIDGE_VSI_L2CP_PROFILEf 4042
#define BRIDGE_VSI_MC_MY_MAC_VALID0f 4043
#define BRIDGE_VSI_MC_MY_MAC_VALID1f 4044
#define BRIDGE_VSI_TOPOLOGY_IDf 4045
#define BRIDGE_VSI_UC_MY_MACf 4046
#define BRIDGE_VSI_UC_MY_MAC_VALIDf 4047
#define BRKLINKf 4048
#define BRLENf 4049
#define BROADCAST_IDf 4050
#define BROADREACH_MODEf 4051
#define BROADREACH_SPEED_MODEf 4052
#define BROADSYNC_INTERRUPTf 4053
#define BROADSYNC_INTRf 4054
#define BROAD_SYNC0_LCPLL_FBDIV_0f 4055
#define BROAD_SYNC0_LCPLL_FBDIV_1f 4056
#define BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf 4057
#define BROAD_SYNC0_PLL_STATUSf 4058
#define BROAD_SYNC1_LCPLL_FBDIV_0f 4059
#define BROAD_SYNC1_LCPLL_FBDIV_1f 4060
#define BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf 4061
#define BROAD_SYNC1_PLL_STATUSf 4062
#define BROAD_SYNC_PLL_STATUSf 4063
#define BRPf 4064
#define BRR0_DISABLE_ECCf 4065
#define BRR0_ECC_CORRUPTf 4066
#define BRR1_DISABLE_ECCf 4067
#define BRR1_ECC_CORRUPTf 4068
#define BRR2_DISABLE_ECCf 4069
#define BRR2_ECC_CORRUPTf 4070
#define BRR3_DISABLE_ECCf 4071
#define BRR3_ECC_CORRUPTf 4072
#define BRR4_DISABLE_ECCf 4073
#define BRR4_ECC_CORRUPTf 4074
#define BRR5_DISABLE_ECCf 4075
#define BRR5_ECC_CORRUPTf 4076
#define BRR_CORRECTED_ERRORf 4077
#define BRR_CORRECTED_ERROR_DISINTf 4078
#define BRR_ECC_ERROR_ADDRESSf 4079
#define BRR_TMf 4080
#define BRR_UNCORRECTABLE_ERRORf 4081
#define BRR_UNCORRECTABLE_ERROR_DISINTf 4082
#define BS0_PLL_CLK_IN_SELf 4083
#define BS1_PLL_CLK_IN_SELf 4084
#define BSAf 4085
#define BSAFE_OP_DONEf 4086
#define BSE_CMDMEM_DONEf 4087
#define BSNVALf 4088
#define BSPI_CMD_BYTEf 4089
#define BSPI_FLASH_UPPER_ADDRf 4090
#define BSPI_FLEX_MODE_ENABLEf 4091
#define BSPI_MODE_BYTEf 4092
#define BSPI_PIO_DATAf 4093
#define BSPI_PIO_DIRf 4094
#define BSPI_PIO_MODEf 4095
#define BSPI_XOR_ENABLEf 4096
#define BSPI_XOR_VALUEf 4097
#define BSSIDf 4098
#define BSSID_ENf 4099
#define BSTLENf 4100
#define BST_CFAP_INTf 4101
#define BST_CFAP_INT_ENf 4102
#define BST_HW_SNAPSHOT_EN_CFAPf 4103
#define BST_HW_SNAPSHOT_EN_THDIf 4104
#define BST_HW_SNAPSHOT_EN_THDOf 4105
#define BST_PG_HDRM_THRESHf 4106
#define BST_PG_SHARED_THRESHf 4107
#define BST_PORT_1B_ECC_ERRf 4108
#define BST_PORT_2B_ECC_ERRf 4109
#define BST_PORT_SHARED_THRESHf 4110
#define BST_PORT_TMf 4111
#define BST_PROFILEf 4112
#define BST_QGROUP_1B_ECC_ERRf 4113
#define BST_QGROUP_2B_ECC_ERRf 4114
#define BST_QGROUP_TMf 4115
#define BST_QUEUE_1B_ECC_ERRf 4116
#define BST_QUEUE_2B_ECC_ERRf 4117
#define BST_QUEUE_TMf 4118
#define BST_SP_SHARED_THRESHf 4119
#define BST_STATf 4120
#define BST_STAT_HDRMf 4121
#define BST_STAT_SHAREDf 4122
#define BST_STAT_TRIGGERED_TYPEf 4123
#define BST_THDI_INTf 4124
#define BST_THDI_INT_ENf 4125
#define BST_THDO_INTf 4126
#define BST_THDO_INT_ENf 4127
#define BST_THRf 4128
#define BST_THRESHOLDf 4129
#define BST_THRESHOLD_HDRMf 4130
#define BST_THRESHOLD_PROFILEf 4131
#define BST_THRESHOLD_PROFILE_HDRMf 4132
#define BST_THRESHOLD_PROFILE_SHAREDf 4133
#define BST_THRESHOLD_SHAREDf 4134
#define BST_TRACKING_MODEf 4135
#define BST_TRACK_EN_CFAPf 4136
#define BST_TRACK_EN_THDIf 4137
#define BST_TRACK_EN_THDOf 4138
#define BSYf 4139
#define BSYNC0_RX_HB_STATUSf 4140
#define BSYNC0_RX_HB_STATUS_CLRf 4141
#define BSYNC0_RX_HB_STATUS_ENABLEf 4142
#define BSYNC0_TX_HB_STATUSf 4143
#define BSYNC0_TX_HB_STATUS_CLRf 4144
#define BSYNC0_TX_HB_STATUS_ENABLEf 4145
#define BSYNC1_RX_HB_STATUSf 4146
#define BSYNC1_RX_HB_STATUS_CLRf 4147
#define BSYNC1_RX_HB_STATUS_ENABLEf 4148
#define BSYNC1_TX_HB_STATUSf 4149
#define BSYNC1_TX_HB_STATUS_CLRf 4150
#define BSYNC1_TX_HB_STATUS_ENABLEf 4151
#define BS_CLK_OUTPUT_ENABLEf 4152
#define BS_CLK_OUTPUT_LOWf 4153
#define BS_CLK_SELECTf 4154
#define BS_HB_OUTPUT_ENABLEf 4155
#define BS_HB_OUTPUT_LOWf 4156
#define BS_PLL0_BYPf 4157
#define BS_PLL0_PWRDWNf 4158
#define BS_PLL0_REFCLK_SELf 4159
#define BS_PLL1_BYPf 4160
#define BS_PLL1_PWRDWNf 4161
#define BS_PLL1_REFCLK_SELf 4162
#define BS_PLL_CLK_IN_SELf 4163
#define BS_PLL_LOCKEDf 4164
#define BS_PLL_LOCKED_LOSTf 4165
#define BS_PLL_STAT_OUTf 4166
#define BS_TC_OUTPUT_ENABLEf 4167
#define BS_TC_OUTPUT_LOWf 4168
#define BUBBLE_CNTLf 4169
#define BUBBLE_CYCLEf 4170
#define BUBBLE_INSERT_GAPf 4171
#define BUBBLE_RATEf 4172
#define BUCKETf 4173
#define BUCKETCOUNTf 4174
#define BUCKETC_HAS_RAILED_ERRORf 4175
#define BUCKETC_HAS_RAILED_ERROR_DISINTf 4176
#define BUCKETE_HAS_RAILED_ERRORf 4177
#define BUCKETE_HAS_RAILED_ERROR_DISINTf 4178
#define BUCKETSIZEf 4179
#define BUCKET_COUNTf 4180
#define BUCKET_IDXf 4181
#define BUCKET_IDX_0f 4182
#define BUCKET_IDX_1f 4183
#define BUCKET_INDEXf 4184
#define BUCKET_MEM_0_TMf 4185
#define BUCKET_MEM_1_TMf 4186
#define BUCKET_MEM_CORRECTED_ECC_ERRORf 4187
#define BUCKET_MEM_CORRECTED_ECC_ERROR_DISINTf 4188
#define BUCKET_MEM_UNCORRECTED_ECC_ERRORf 4189
#define BUCKET_MEM_UNCORRECTED_ECC_ERROR_DISINTf 4190
#define BUCKET_TABLE_PTRf 4191
#define BUCKET_TYPEf 4192
#define BUFFAGE_CORRECTED_ERRORf 4193
#define BUFFAGE_CORRECTED_ERROR_DISINTf 4194
#define BUFFAGE_ENABLE_ECCf 4195
#define BUFFAGE_FORCE_UNCORRECTABLE_ERRORf 4196
#define BUFFAGE_MEM_TMf 4197
#define BUFFAGE_UNCORRECTED_ERRORf 4198
#define BUFFAGE_UNCORRECTED_ERROR_DISINTf 4199
#define BUFFERf 4200
#define BUFFER0_EOP_STATEf 4201
#define BUFFER1_EOP_STATEf 4202
#define BUFFER2_EOP_STATEf 4203
#define BUFFER3_EOP_STATEf 4204
#define BUFFER4_EOP_STATEf 4205
#define BUFFER5_EOP_STATEf 4206
#define BUFFER6_EOP_STATEf 4207
#define BUFFER7_EOP_STATEf 4208
#define BUFFERLINKf 4209
#define BUFFERLIST_000_CORRECTED_ERRORf 4210
#define BUFFERLIST_000_CORRECTED_ERROR_DISINTf 4211
#define BUFFERLIST_000_UNCORRECTED_ERRORf 4212
#define BUFFERLIST_000_UNCORRECTED_ERROR_DISINTf 4213
#define BUFFERLIST_001_CORRECTED_ERRORf 4214
#define BUFFERLIST_001_CORRECTED_ERROR_DISINTf 4215
#define BUFFERLIST_001_UNCORRECTED_ERRORf 4216
#define BUFFERLIST_001_UNCORRECTED_ERROR_DISINTf 4217
#define BUFFERLIST_010_CORRECTED_ERRORf 4218
#define BUFFERLIST_010_CORRECTED_ERROR_DISINTf 4219
#define BUFFERLIST_010_UNCORRECTED_ERRORf 4220
#define BUFFERLIST_010_UNCORRECTED_ERROR_DISINTf 4221
#define BUFFERLIST_011_CORRECTED_ERRORf 4222
#define BUFFERLIST_011_CORRECTED_ERROR_DISINTf 4223
#define BUFFERLIST_011_UNCORRECTED_ERRORf 4224
#define BUFFERLIST_011_UNCORRECTED_ERROR_DISINTf 4225
#define BUFFERLIST_100_CORRECTED_ERRORf 4226
#define BUFFERLIST_100_CORRECTED_ERROR_DISINTf 4227
#define BUFFERLIST_100_UNCORRECTED_ERRORf 4228
#define BUFFERLIST_100_UNCORRECTED_ERROR_DISINTf 4229
#define BUFFERLIST_101_CORRECTED_ERRORf 4230
#define BUFFERLIST_101_CORRECTED_ERROR_DISINTf 4231
#define BUFFERLIST_101_UNCORRECTED_ERRORf 4232
#define BUFFERLIST_101_UNCORRECTED_ERROR_DISINTf 4233
#define BUFFERLIST_110_CORRECTED_ERRORf 4234
#define BUFFERLIST_110_CORRECTED_ERROR_DISINTf 4235
#define BUFFERLIST_110_UNCORRECTED_ERRORf 4236
#define BUFFERLIST_110_UNCORRECTED_ERROR_DISINTf 4237
#define BUFFERLIST_111_CORRECTED_ERRORf 4238
#define BUFFERLIST_111_CORRECTED_ERROR_DISINTf 4239
#define BUFFERLIST_111_UNCORRECTED_ERRORf 4240
#define BUFFERLIST_111_UNCORRECTED_ERROR_DISINTf 4241
#define BUFFERLIST_ENABLE_ECCf 4242
#define BUFFERLIST_FORCE_UNCORRECTABLE_ERRORf 4243
#define BUFFERS_IN_PKTf 4244
#define BUFFERS_IN_PKT_MASKf 4245
#define BUFFERS_IN_PKT_VALUEf 4246
#define BUFFER_2_DELETEf 4247
#define BUFFER_2_RELEASEf 4248
#define BUFFER_AGEf 4249
#define BUFFER_AGE_THRESHOLDf 4250
#define BUFFER_BMf 4251
#define BUFFER_CELL_OFFSETf 4252
#define BUFFER_COLOR_RESUME_INDEXf 4253
#define BUFFER_EXTf 4254
#define BUFFER_FULL_ERRORf 4255
#define BUFFER_FULL_ERROR_DISINTf 4256
#define BUFFER_IDf 4257
#define BUFFER_INTf 4258
#define BUFFER_LIST_MEM_TMf 4259
#define BUFFER_MEM_CORRECTED_ERRORf 4260
#define BUFFER_MEM_ECC_ERROR_ADDRESSf 4261
#define BUFFER_MEM_ENABLE_ECCf 4262
#define BUFFER_MEM_FORCE_UNCORRECTABLE_ERRORf 4263
#define BUFFER_MEM_UNCORRECTED_ERRORf 4264
#define BUFFER_OFFSETf 4265
#define BUFFER_OFFSET_PTR_03_00f 4266
#define BUFFER_OFFSET_PTR_03_00_MASKf 4267
#define BUFFER_OFFSET_PTR_03_00_VALUEf 4268
#define BUFFER_OFFSET_PTR_07_04f 4269
#define BUFFER_OFFSET_PTR_07_04_MASKf 4270
#define BUFFER_OFFSET_PTR_07_04_VALUEf 4271
#define BUFFER_PTRf 4272
#define BUFFER_SIZEf 4273
#define BUFFER_STATE0_CORRECTED_ERRORf 4274
#define BUFFER_STATE0_CORRECTED_ERROR_DISINTf 4275
#define BUFFER_STATE0_DISABLE_ECCf 4276
#define BUFFER_STATE0_ERROR_ADDRf 4277
#define BUFFER_STATE0_FORCE_ECC_ERRORf 4278
#define BUFFER_STATE0_MEM_INITf 4279
#define BUFFER_STATE0_MEM_INIT_DONEf 4280
#define BUFFER_STATE0_TMf 4281
#define BUFFER_STATE0_UNCORRECTED_ERRORf 4282
#define BUFFER_STATE0_UNCORRECTED_ERROR_DISINTf 4283
#define BUFFER_STATE2_CORRECTED_ERROR_Af 4284
#define BUFFER_STATE2_CORRECTED_ERROR_A_DISINTf 4285
#define BUFFER_STATE2_DISABLE_ECCf 4286
#define BUFFER_STATE2_ERROR_ADDR_Af 4287
#define BUFFER_STATE2_FORCE_ECC_ERROR_Af 4288
#define BUFFER_STATE2_FORCE_ECC_ERROR_Bf 4289
#define BUFFER_STATE2_MEM_INITf 4290
#define BUFFER_STATE2_MEM_INIT_DONEf 4291
#define BUFFER_STATE2_TMA_MEM0f 4292
#define BUFFER_STATE2_TMA_MEM1f 4293
#define BUFFER_STATE2_TMB_MEM0f 4294
#define BUFFER_STATE2_TMB_MEM1f 4295
#define BUFFER_STATE2_UNCORRECTED_ERROR_Af 4296
#define BUFFER_STATE2_UNCORRECTED_ERROR_A_DISINTf 4297
#define BUFFER_STATE3_CORRECTED_ERRORf 4298
#define BUFFER_STATE3_CORRECTED_ERROR_DISINTf 4299
#define BUFFER_STATE3_DISABLE_ECCf 4300
#define BUFFER_STATE3_ERROR_ADDRf 4301
#define BUFFER_STATE3_FORCE_ECC_ERRORf 4302
#define BUFFER_STATE3_MEM_INITf 4303
#define BUFFER_STATE3_MEM_INIT_DONEf 4304
#define BUFFER_STATE3_TMf 4305
#define BUFFER_STATE3_UNCORRECTED_ERRORf 4306
#define BUFFER_STATE3_UNCORRECTED_ERROR_DISINTf 4307
#define BUFFER_STATE_AGE_CORRECTED_ERROR_Af 4308
#define BUFFER_STATE_AGE_CORRECTED_ERROR_A_DISINTf 4309
#define BUFFER_STATE_AGE_DISABLE_ECCf 4310
#define BUFFER_STATE_AGE_ERROR_ADDR_Af 4311
#define BUFFER_STATE_AGE_FORCE_ECC_ERROR_Af 4312
#define BUFFER_STATE_AGE_FORCE_ECC_ERROR_Bf 4313
#define BUFFER_STATE_AGE_MEM_INITf 4314
#define BUFFER_STATE_AGE_MEM_INIT_DONEf 4315
#define BUFFER_STATE_AGE_TMAf 4316
#define BUFFER_STATE_AGE_TMBf 4317
#define BUFFER_STATE_AGE_UNCORRECTED_ERROR_Af 4318
#define BUFFER_STATE_AGE_UNCORRECTED_ERROR_A_DISINTf 4319
#define BUFFER_TYPEf 4320
#define BUFFER_TYPE_WATERMARKf 4321
#define BUFFS_TEMPLATEf 4322
#define BUFF_DYN_SIZEf 4323
#define BUFF_DYN_SIZE_RJCTf 4324
#define BUFF_DYN_SIZE_RJCT_CLR_TH_0f 4325
#define BUFF_DYN_SIZE_RJCT_CLR_TH_1f 4326
#define BUFF_DYN_SIZE_RJCT_CLR_TH_2f 4327
#define BUFF_DYN_SIZE_RJCT_CLR_TH_3f 4328
#define BUFF_DYN_SIZE_RJCT_SET_TH_0f 4329
#define BUFF_DYN_SIZE_RJCT_SET_TH_1f 4330
#define BUFF_DYN_SIZE_RJCT_SET_TH_2f 4331
#define BUFF_DYN_SIZE_RJCT_SET_TH_3f 4332
#define BUFF_LINESf 4333
#define BUFF_RLS_CNTf 4334
#define BUFF_SIZEf 4335
#define BUFF_SIZE_BD_SELf 4336
#define BUFF_TEMPLATEf 4337
#define BUFF_TYPEf 4338
#define BUFF_TYPE0f 4339
#define BUFF_TYPE1f 4340
#define BUFLINKDISECCf 4341
#define BUFLINKECCERRf 4342
#define BUFLINKECCFIXf 4343
#define BUF_DEPTHf 4344
#define BUF_LINK_ECC_1B_ERR_MASKf 4345
#define BUF_LINK_ECC_2B_ERR_MASKf 4346
#define BUF_LINK_INITIATE_ECC_1B_ERRf 4347
#define BUF_LINK_INITIATE_ECC_2B_ERRf 4348
#define BUF_SHRf 4349
#define BUILD_FTMHf 4350
#define BUILD_OAM_TS_HEADERf 4351
#define BUILD_PPHf 4352
#define BULK_CLEAR_ACTIVEf 4353
#define BULK_CLEAR_DONEf 4354
#define BULK_CLEAR_ENABLEf 4355
#define BULK_DELf 4356
#define BULK_DEL_DEADLINEf 4357
#define BULK_DEL_RD_PRIf 4358
#define BULK_DEL_WR_PRIf 4359
#define BULK_OPS_ENABLEf 4360
#define BUNDLE_GROUP_CNT_1f 4361
#define BUNDLE_GROUP_CNT_2f 4362
#define BUNDLE_GROUP_CNT_RESETf 4363
#define BUNDLE_IGNORE_NON_COMPLETEf 4364
#define BUNDLE_MASK_1f 4365
#define BUNDLE_MASK_2f 4366
#define BUND_0_LD_TH_0f 4367
#define BUND_0_LD_TH_1f 4368
#define BUND_0_LD_TH_2f 4369
#define BUND_1_LD_TH_0f 4370
#define BUND_1_LD_TH_1f 4371
#define BUND_1_LD_TH_2f 4372
#define BUND_2_LD_TH_0f 4373
#define BUND_2_LD_TH_1f 4374
#define BUND_2_LD_TH_2f 4375
#define BUND_3_LD_TH_0f 4376
#define BUND_3_LD_TH_1f 4377
#define BUND_3_LD_TH_2f 4378
#define BURSTf 4379
#define BURSTALIGNEN_0f 4380
#define BURSTERRFOLLOWSOPDIFCONTEXTf 4381
#define BURSTERRFOLLOWSOPDIFCONTEXTMASKf 4382
#define BURSTERRFOLLOWSOPISERRf 4383
#define BURSTERRFOLLOWSOPISERRMASKf 4384
#define BURSTERRFOLLOWSOPISSOPf 4385
#define BURSTERRFOLLOWSOPISSOPMASKf 4386
#define BURSTERRFOLLOWSOPNOTVALIDf 4387
#define BURSTERRFOLLOWSOPNOTVALIDMASKf 4388
#define BURSTEXPf 4389
#define BURSTLENf 4390
#define BURSTLEN_0f 4391
#define BURSTMANTISSAf 4392
#define BURSTSIZEMODEf 4393
#define BURST_ALIGN0f 4394
#define BURST_ALIGN1f 4395
#define BURST_ALIGN2f 4396
#define BURST_ENTRIESf 4397
#define BURST_ERR_FOLLOW_SOP_DIF_CONTEXTf 4398
#define BURST_ERR_FOLLOW_SOP_DIF_CONTEXT_MASKf 4399
#define BURST_ERR_FOLLOW_SOP_IS_ERRf 4400
#define BURST_ERR_FOLLOW_SOP_IS_ERR_MASKf 4401
#define BURST_ERR_FOLLOW_SOP_IS_SOPf 4402
#define BURST_ERR_FOLLOW_SOP_IS_SOP_MASKf 4403
#define BURST_ERR_FOLLOW_SOP_NOT_VALIDf 4404
#define BURST_ERR_FOLLOW_SOP_NOT_VALID_MASKf 4405
#define BURST_EXPf 4406
#define BURST_EXPONENTf 4407
#define BURST_MANTISSAf 4408
#define BURST_ON_FLY_BITf 4409
#define BURST_SIZE_BYTESf 4410
#define BURST_SIZE_ESETf 4411
#define BURST_SIZE_MODEf 4412
#define BURST_SIZE_NODEf 4413
#define BURST_STAT_SELf 4414
#define BUSf 4415
#define BUS0_1_SELf 4416
#define BUS16f 4417
#define BUS16_MODEf 4418
#define BUS2_SELf 4419
#define BUS8f 4420
#define BUSYf 4421
#define BUSY_ENf 4422
#define BUSY_FILTEREDf 4423
#define BUSY_IDf 4424
#define BUS_16f 4425
#define BUS_8f 4426
#define BUS_ENf 4427
#define BUS_ERROR_INTERRUPTf 4428
#define BUS_ERROR_RESETf 4429
#define BUS_IDf 4430
#define BUS_NUMBERf 4431
#define BUS_PARITY_ERRORf 4432
#define BUS_PARITY_ERROR_DISINTf 4433
#define BUS_PARITY_ERR_DROPf 4434
#define BUS_PARITY_TO_CPUf 4435
#define BVDTOPOLOGYIDf 4436
#define BVD_CFG_INITIATE_PAR_ERRf 4437
#define BVD_CFG_PARITY_ERR_MASKf 4438
#define BVD_FID_CLASS_INITIATE_PAR_ERRf 4439
#define BVD_FID_CLASS_PARITY_ERR_MASKf 4440
#define BVD_TOPOLOGY_ID_INITIATE_PAR_ERRf 4441
#define BVD_TOPOLOGY_ID_PARITY_ERR_MASKf 4442
#define BVIDf 4443
#define BW_FIFOf 4444
#define BW_FIFO_ASSERTED_FCf 4445
#define BW_FIFO_ASSERTED_FULLf 4446
#define BW_FIFO_CTRL_CORRECTED_ERRORf 4447
#define BW_FIFO_CTRL_CORRECTED_ERROR_DISINTf 4448
#define BW_FIFO_CTRL_DISABLE_ECCf 4449
#define BW_FIFO_CTRL_ECC_CORRUPTf 4450
#define BW_FIFO_CTRL_ERROR_ADDRf 4451
#define BW_FIFO_CTRL_ERROR_BANKf 4452
#define BW_FIFO_CTRL_UNCORRECTED_ERRORf 4453
#define BW_FIFO_CTRL_UNCORRECTED_ERROR_DISINTf 4454
#define BW_FIFO_DATA_CORRECTED_ERRORf 4455
#define BW_FIFO_DATA_CORRECTED_ERROR_DISINTf 4456
#define BW_FIFO_DATA_DISABLE_ECCf 4457
#define BW_FIFO_DATA_ECC_CORRUPTf 4458
#define BW_FIFO_DATA_ERROR_ADDRf 4459
#define BW_FIFO_DATA_ERROR_BANKf 4460
#define BW_FIFO_DATA_UNCORRECTED_ERRORf 4461
#define BW_FIFO_DATA_UNCORRECTED_ERROR_DISINTf 4462
#define BW_FIFO_INIT_DONEf 4463
#define BW_FIFO_OVERFLOWf 4464
#define BW_FIFO_OVERFLOW_DISINTf 4465
#define BW_FIFO_THRESH0f 4466
#define BW_FIFO_THRESH1f 4467
#define BW_FIFO_TMf 4468
#define BW_PREF_HOLD_TIMERf 4469
#define BW_PREF_LIMIT_TIMERf 4470
#define BW_TIMER_VALUEf 4471
#define BW_TIMER_VALUE_1_8f 4472
#define BW_TIMER_VALUE_9_16f 4473
#define BYPf 4474
#define BYPASSf 4475
#define BYPASSCALIBf 4476
#define BYPASSMMUf 4477
#define BYPASSSHAPERf 4478
#define BYPASSSYSTEMVSIEMf 4479
#define BYPASSUPDATEf 4480
#define BYPASS_AUTOLOADf 4481
#define BYPASS_CRC32Cf 4482
#define BYPASS_DOWNSIZERf 4483
#define BYPASS_ENf 4484
#define BYPASS_HASHf 4485
#define BYPASS_ISS_MEMORY_LPf 4486
#define BYPASS_L2_ENTRY_LPf 4487
#define BYPASS_L2_LANE_LPf 4488
#define BYPASS_L3_ENTRY_LPf 4489
#define BYPASS_L3_LANE_LPf 4490
#define BYPASS_LEVELf 4491
#define BYPASS_LPM_LANE_LPf 4492
#define BYPASS_MODEf 4493
#define BYPASS_OTP_CLKf 4494
#define BYPASS_PLLf 4495
#define BYPASS_PORf 4496
#define BYPASS_RESET_FILTERf 4497
#define BYPASS_RSTFSM_CTRLf 4498
#define BYPASS_SCRAMBLERf 4499
#define BYPASS_SCRAMBLER_CRCf 4500
#define BYPASS_SDMODf 4501
#define BYPASS_SHAPERf 4502
#define BYPASS_UPDATEf 4503
#define BYP_BIASGENf 4504
#define BYTE0_SELf 4505
#define BYTE10_SELf 4506
#define BYTE11_SELf 4507
#define BYTE12_SELf 4508
#define BYTE13_SELf 4509
#define BYTE14_SELf 4510
#define BYTE15_SELf 4511
#define BYTE1_SELf 4512
#define BYTE2_SELf 4513
#define BYTE3_SELf 4514
#define BYTE4_SELf 4515
#define BYTE5_SELf 4516
#define BYTE6_SELf 4517
#define BYTE7_SELf 4518
#define BYTE8_SELf 4519
#define BYTE9_SELf 4520
#define BYTECNTf 4521
#define BYTEENABLEf 4522
#define BYTELANE0f 4523
#define BYTELANE1f 4524
#define BYTELANE2f 4525
#define BYTELANE3f 4526
#define BYTESTOEOPf 4527
#define BYTESTOPREPENDf 4528
#define BYTESTOREMOVEHEADERf 4529
#define BYTESTOREMOVEOFFSETf 4530
#define BYTESTOSKIPf 4531
#define BYTESTOSTRIPf 4532
#define BYTES_DROPPEDf 4533
#define BYTES_TO_REMOVEf 4534
#define BYTES_TO_REMOVE_FIXf 4535
#define BYTES_TO_REMOVE_HEADERf 4536
#define BYTE_0f 4537
#define BYTE_1f 4538
#define BYTE_2f 4539
#define BYTE_3f 4540
#define BYTE_4f 4541
#define BYTE_5f 4542
#define BYTE_6f 4543
#define BYTE_7f 4544
#define BYTE_ADDR_SELf 4545
#define BYTE_ADDR_SELBf 4546
#define BYTE_ADDR_SELCf 4547
#define BYTE_ADDR_SELDf 4548
#define BYTE_ADDR_SELEf 4549
#define BYTE_ADDR_SELFf 4550
#define BYTE_ADDR_SELGf 4551
#define BYTE_ADDR_SELG1f 4552
#define BYTE_ADDR_SELG2f 4553
#define BYTE_ADDR_SELHf 4554
#define BYTE_ADDR_SELH1f 4555
#define BYTE_ADDR_SELH2f 4556
#define BYTE_AMOUNTf 4557
#define BYTE_COUNTf 4558
#define BYTE_COUNT0f 4559
#define BYTE_COUNT1f 4560
#define BYTE_COUNT2f 4561
#define BYTE_COUNT3f 4562
#define BYTE_COUNT4f 4563
#define BYTE_COUNT5f 4564
#define BYTE_COUNT6f 4565
#define BYTE_COUNT7f 4566
#define BYTE_COUNTERf 4567
#define BYTE_COUNTER_HIf 4568
#define BYTE_COUNTER_LOf 4569
#define BYTE_COUNT_FRACTIONf 4570
#define BYTE_COUNT_REALf 4571
#define BYTE_DROP_COUNTf 4572
#define BYTE_MODEf 4573
#define BYTE_OFFSETf 4574
#define BYTE_OFS_0f 4575
#define BYTE_OFS_1f 4576
#define BYTE_OFS_10f 4577
#define BYTE_OFS_11f 4578
#define BYTE_OFS_12f 4579
#define BYTE_OFS_13f 4580
#define BYTE_OFS_14f 4581
#define BYTE_OFS_15f 4582
#define BYTE_OFS_16f 4583
#define BYTE_OFS_17f 4584
#define BYTE_OFS_18f 4585
#define BYTE_OFS_19f 4586
#define BYTE_OFS_2f 4587
#define BYTE_OFS_20f 4588
#define BYTE_OFS_21f 4589
#define BYTE_OFS_22f 4590
#define BYTE_OFS_23f 4591
#define BYTE_OFS_24f 4592
#define BYTE_OFS_25f 4593
#define BYTE_OFS_26f 4594
#define BYTE_OFS_27f 4595
#define BYTE_OFS_28f 4596
#define BYTE_OFS_29f 4597
#define BYTE_OFS_3f 4598
#define BYTE_OFS_30f 4599
#define BYTE_OFS_31f 4600
#define BYTE_OFS_32f 4601
#define BYTE_OFS_33f 4602
#define BYTE_OFS_34f 4603
#define BYTE_OFS_35f 4604
#define BYTE_OFS_36f 4605
#define BYTE_OFS_37f 4606
#define BYTE_OFS_38f 4607
#define BYTE_OFS_39f 4608
#define BYTE_OFS_4f 4609
#define BYTE_OFS_40f 4610
#define BYTE_OFS_41f 4611
#define BYTE_OFS_42f 4612
#define BYTE_OFS_43f 4613
#define BYTE_OFS_44f 4614
#define BYTE_OFS_45f 4615
#define BYTE_OFS_46f 4616
#define BYTE_OFS_47f 4617
#define BYTE_OFS_48f 4618
#define BYTE_OFS_49f 4619
#define BYTE_OFS_5f 4620
#define BYTE_OFS_50f 4621
#define BYTE_OFS_51f 4622
#define BYTE_OFS_52f 4623
#define BYTE_OFS_53f 4624
#define BYTE_OFS_54f 4625
#define BYTE_OFS_55f 4626
#define BYTE_OFS_56f 4627
#define BYTE_OFS_57f 4628
#define BYTE_OFS_58f 4629
#define BYTE_OFS_59f 4630
#define BYTE_OFS_6f 4631
#define BYTE_OFS_60f 4632
#define BYTE_OFS_61f 4633
#define BYTE_OFS_62f 4634
#define BYTE_OFS_63f 4635
#define BYTE_OFS_7f 4636
#define BYTE_OFS_8f 4637
#define BYTE_OFS_9f 4638
#define BYTE_SELf 4639
#define BYTE_THRESHOLDf 4640
#define BYTE_VALUEf 4641
#define BYT_CNT_WRAPf 4642
#define C1f 4643
#define C2f 4644
#define C3f 4645
#define C45_SELf 4646
#define CACHEf 4647
#define CACHE_DATA_CORRECTED_ERRORf 4648
#define CACHE_DATA_CORRECTED_ERROR_DISINTf 4649
#define CACHE_DATA_ENABLE_ECCf 4650
#define CACHE_DATA_FORCE_ERRORf 4651
#define CACHE_DATA_TM0f 4652
#define CACHE_DATA_TM1f 4653
#define CACHE_DATA_UNCORRECTED_ERRORf 4654
#define CACHE_DATA_UNCORRECTED_ERROR_DISINTf 4655
#define CACHE_EARLY_CREDITf 4656
#define CACHE_ENABLEf 4657
#define CACHE_IDf 4658
#define CACHE_MODE_ENf 4659
#define CACHE_MODE_LAST_PAGEf 4660
#define CACHE_SYNCf 4661
#define CACHE_VALIDf 4662
#define CAL0_ENDf 4663
#define CAL0_END_SINGLEf 4664
#define CAL1_ENf 4665
#define CAL1_ENDf 4666
#define CAL1_END_ADDRf 4667
#define CAL1_END_SINGLEf 4668
#define CALALENf 4669
#define CALBLENf 4670
#define CALCALLENAf 4671
#define CALCALLENBf 4672
#define CALENDAR_ACTIVE_IDf 4673
#define CALENDAR_ENABLEf 4674
#define CALENDAR_GT2_PER_TS_ERRORf 4675
#define CALENDAR_GT2_PER_TS_ERROR_DISINTf 4676
#define CALENDAR_GT2_PER_TS_HALT_ENf 4677
#define CALENDAR_PROFILEf 4678
#define CALENDAR_QUEUE0f 4679
#define CALENDAR_QUEUE1f 4680
#define CALENDAR_SOT_BEFORE_TX_ERRORf 4681
#define CALENDAR_SOT_BEFORE_TX_ERROR_DISINTf 4682
#define CALENDAR_SOT_BEFORE_TX_HALT_ENf 4683
#define CALENDAR_TYPE_DECODEf 4684
#define CALIB_ALWAYSf 4685
#define CALIB_AUTOf 4686
#define CALIB_BIST_ERR_OCCURREDf 4687
#define CALIB_BIST_FULL_ERR_CNTf 4688
#define CALIB_BIT_OFFSETf 4689
#define CALIB_BYPASSf 4690
#define CALIB_BYTEf 4691
#define CALIB_BYTE_ERRORf 4692
#define CALIB_BYTE_SELf 4693
#define CALIB_CLOCKSf 4694
#define CALIB_DQS_CLOCKSf 4695
#define CALIB_DQS_PAIRf 4696
#define CALIB_FASTf 4697
#define CALIB_FTMf 4698
#define CALIB_IDLEf 4699
#define CALIB_LOCKf 4700
#define CALIB_ONCEf 4701
#define CALIB_PHYBISTf 4702
#define CALIB_RD_DATA_DLY_ERRORf 4703
#define CALIB_READ_EN_ERRORf 4704
#define CALIB_SEQ_ADDf 4705
#define CALIB_SEQ_ADD_VALf 4706
#define CALIB_STEPSf 4707
#define CALIB_TESTf 4708
#define CALIB_TOTALf 4709
#define CALIB_WAIT_BEFORE_WRITEf 4710
#define CALIB_WAIT_BIST_EN_AFTER_FINISHEDf 4711
#define CALIB_WAIT_DYN_VDL_2_BIST_ENf 4712
#define CALIB_WAIT_STARTf 4713
#define CALIB_WAIT_UPDTf 4714
#define CAL_0_PAR_ERRORf 4715
#define CAL_0_PAR_ERROR_INITf 4716
#define CAL_0_PAR_ERROR_MASKf 4717
#define CAL_1_PAR_ERRORf 4718
#define CAL_1_PAR_ERROR_INITf 4719
#define CAL_1_PAR_ERROR_MASKf 4720
#define CAL_2_PAR_ERRORf 4721
#define CAL_2_PAR_ERROR_INITf 4722
#define CAL_2_PAR_ERROR_MASKf 4723
#define CAL_3_PAR_ERRORf 4724
#define CAL_3_PAR_ERROR_INITf 4725
#define CAL_3_PAR_ERROR_MASKf 4726
#define CAL_4_PAR_ERRORf 4727
#define CAL_4_PAR_ERROR_INITf 4728
#define CAL_4_PAR_ERROR_MASKf 4729
#define CAL_ACKf 4730
#define CAL_AGER0_OVERRIDEf 4731
#define CAL_AGER1_OVERRIDEf 4732
#define CAL_A_LENf 4733
#define CAL_B_LENf 4734
#define CAL_CAL_LEN_Af 4735
#define CAL_CAL_LEN_Bf 4736
#define CAL_ENf 4737
#define CAL_END_ADDRf 4738
#define CAL_EPOCH_MID_CYCLEf 4739
#define CAL_EPOCH_MID_CYCLE_DISINTf 4740
#define CAL_EPOCH_MID_CYCLE_HALT_ENf 4741
#define CAL_QPP_BW_ERRORf 4742
#define CAL_QPP_BW_ERROR_DISINTf 4743
#define CAL_QPP_BW_ERROR_HALT_ENf 4744
#define CAL_REQf 4745
#define CAL_SIZEf 4746
#define CAM0_BLKSELf 4747
#define CAM0_ENTRYf 4748
#define CAM0_HITf 4749
#define CAM0_SAMf 4750
#define CAM0_TMf 4751
#define CAM10_BLKSELf 4752
#define CAM10_TMf 4753
#define CAM11_BLKSELf 4754
#define CAM11_TMf 4755
#define CAM12_BLKSELf 4756
#define CAM12_TMf 4757
#define CAM13_BLKSELf 4758
#define CAM13_TMf 4759
#define CAM14_BLKSELf 4760
#define CAM14_TMf 4761
#define CAM15_BLKSELf 4762
#define CAM15_TMf 4763
#define CAM16_BLKSELf 4764
#define CAM16_TMf 4765
#define CAM17_BLKSELf 4766
#define CAM17_TMf 4767
#define CAM18_BLKSELf 4768
#define CAM18_TMf 4769
#define CAM19_BLKSELf 4770
#define CAM19_TMf 4771
#define CAM1_BLKSELf 4772
#define CAM1_ENTRYf 4773
#define CAM1_HITf 4774
#define CAM1_SAMf 4775
#define CAM1_TMf 4776
#define CAM20_BLKSELf 4777
#define CAM20_TMf 4778
#define CAM21_BLKSELf 4779
#define CAM21_TMf 4780
#define CAM22_BLKSELf 4781
#define CAM22_TMf 4782
#define CAM23_BLKSELf 4783
#define CAM23_TMf 4784
#define CAM24_BLKSELf 4785
#define CAM24_TMf 4786
#define CAM25_BLKSELf 4787
#define CAM25_TMf 4788
#define CAM26_BLKSELf 4789
#define CAM26_TMf 4790
#define CAM27_BLKSELf 4791
#define CAM27_TMf 4792
#define CAM28_BLKSELf 4793
#define CAM28_TMf 4794
#define CAM29_BLKSELf 4795
#define CAM29_TMf 4796
#define CAM2_BLKSELf 4797
#define CAM2_SAMf 4798
#define CAM2_TMf 4799
#define CAM30_BLKSELf 4800
#define CAM30_TMf 4801
#define CAM31_BLKSELf 4802
#define CAM31_TMf 4803
#define CAM3_BLKSELf 4804
#define CAM3_SAMf 4805
#define CAM3_TMf 4806
#define CAM4_BLKSELf 4807
#define CAM4_SAMf 4808
#define CAM4_TMf 4809
#define CAM5_BLKSELf 4810
#define CAM5_SAMf 4811
#define CAM5_TMf 4812
#define CAM6_BLKSELf 4813
#define CAM6_TMf 4814
#define CAM7_BLKSELf 4815
#define CAM7_TMf 4816
#define CAM8_BLKSELf 4817
#define CAM8_TMf 4818
#define CAM9_BLKSELf 4819
#define CAM9_TMf 4820
#define CAM_0_ENABLEf 4821
#define CAM_10_ENABLEf 4822
#define CAM_11_ENABLEf 4823
#define CAM_12_ENABLEf 4824
#define CAM_13_ENABLEf 4825
#define CAM_14_ENABLEf 4826
#define CAM_15_ENABLEf 4827
#define CAM_1_ENABLEf 4828
#define CAM_2_ENABLEf 4829
#define CAM_3_ENABLEf 4830
#define CAM_4_ENABLEf 4831
#define CAM_5_ENABLEf 4832
#define CAM_6_ENABLEf 4833
#define CAM_7_ENABLEf 4834
#define CAM_8_ENABLEf 4835
#define CAM_9_ENABLEf 4836
#define CAM_BIST_DONEf 4837
#define CAM_BIST_ENABLE_SLICE_0f 4838
#define CAM_BIST_ENABLE_SLICE_0_LOWERf 4839
#define CAM_BIST_ENABLE_SLICE_0_UPPERf 4840
#define CAM_BIST_ENABLE_SLICE_1f 4841
#define CAM_BIST_ENABLE_SLICE_1_LOWERf 4842
#define CAM_BIST_ENABLE_SLICE_1_UPPERf 4843
#define CAM_BIST_ENABLE_SLICE_2f 4844
#define CAM_BIST_ENABLE_SLICE_2_LOWERf 4845
#define CAM_BIST_ENABLE_SLICE_2_UPPERf 4846
#define CAM_BIST_ENABLE_SLICE_3f 4847
#define CAM_BIST_ENABLE_SLICE_3_LOWERf 4848
#define CAM_BIST_ENABLE_SLICE_3_UPPERf 4849
#define CAM_BIST_GOf 4850
#define CAM_BIST_SKIP_COUNTf 4851
#define CAM_BIST_STATUSf 4852
#define CAM_BIST_STATUS_DATA_SEL_f 4853
#define CAM_BLKSELf 4854
#define CAM_CONTROL_SLICE_0f 4855
#define CAM_CONTROL_SLICE_1f 4856
#define CAM_CONTROL_SLICE_2f 4857
#define CAM_CONTROL_SLICE_3f 4858
#define CAM_DEBUG_ENABLE_SLICE_0f 4859
#define CAM_DEBUG_ENABLE_SLICE_0_LOWERf 4860
#define CAM_DEBUG_ENABLE_SLICE_0_UPPERf 4861
#define CAM_DEBUG_ENABLE_SLICE_1f 4862
#define CAM_DEBUG_ENABLE_SLICE_1_LOWERf 4863
#define CAM_DEBUG_ENABLE_SLICE_1_UPPERf 4864
#define CAM_DEBUG_ENABLE_SLICE_2f 4865
#define CAM_DEBUG_ENABLE_SLICE_2_LOWERf 4866
#define CAM_DEBUG_ENABLE_SLICE_2_UPPERf 4867
#define CAM_DEBUG_ENABLE_SLICE_3f 4868
#define CAM_DEBUG_ENABLE_SLICE_3_LOWERf 4869
#define CAM_DEBUG_ENABLE_SLICE_3_UPPERf 4870
#define CAM_PAIR_0_ENABLEf 4871
#define CAM_PAIR_10_ENABLEf 4872
#define CAM_PAIR_11_ENABLEf 4873
#define CAM_PAIR_12_ENABLEf 4874
#define CAM_PAIR_13_ENABLEf 4875
#define CAM_PAIR_14_ENABLEf 4876
#define CAM_PAIR_15_ENABLEf 4877
#define CAM_PAIR_1_ENABLEf 4878
#define CAM_PAIR_2_ENABLEf 4879
#define CAM_PAIR_3_ENABLEf 4880
#define CAM_PAIR_4_ENABLEf 4881
#define CAM_PAIR_5_ENABLEf 4882
#define CAM_PAIR_6_ENABLEf 4883
#define CAM_PAIR_7_ENABLEf 4884
#define CAM_PAIR_8_ENABLEf 4885
#define CAM_PAIR_9_ENABLEf 4886
#define CAM_RAM_P0_CORRECTED_ERRORf 4887
#define CAM_RAM_P0_CORRECTED_ERROR_DISINTf 4888
#define CAM_RAM_P0_DISABLE_ECCf 4889
#define CAM_RAM_P0_ECC_CORRUPTf 4890
#define CAM_RAM_P0_ERROR_ADDRESSf 4891
#define CAM_RAM_P0_TMf 4892
#define CAM_RAM_P0_UNCORRECTABLE_ERRORf 4893
#define CAM_RAM_P0_UNCORRECTABLE_ERROR_DISINTf 4894
#define CAM_RAM_P1_CORRECTED_ERRORf 4895
#define CAM_RAM_P1_CORRECTED_ERROR_DISINTf 4896
#define CAM_RAM_P1_DISABLE_ECCf 4897
#define CAM_RAM_P1_ECC_CORRUPTf 4898
#define CAM_RAM_P1_ERROR_ADDRESSf 4899
#define CAM_RAM_P1_TMf 4900
#define CAM_RAM_P1_UNCORRECTABLE_ERRORf 4901
#define CAM_RAM_P1_UNCORRECTABLE_ERROR_DISINTf 4902
#define CAM_RAM_P2_CORRECTED_ERRORf 4903
#define CAM_RAM_P2_CORRECTED_ERROR_DISINTf 4904
#define CAM_RAM_P2_DISABLE_ECCf 4905
#define CAM_RAM_P2_ECC_CORRUPTf 4906
#define CAM_RAM_P2_ERROR_ADDRESSf 4907
#define CAM_RAM_P2_TMf 4908
#define CAM_RAM_P2_UNCORRECTABLE_ERRORf 4909
#define CAM_RAM_P2_UNCORRECTABLE_ERROR_DISINTf 4910
#define CAM_RAM_P3_CORRECTED_ERRORf 4911
#define CAM_RAM_P3_CORRECTED_ERROR_DISINTf 4912
#define CAM_RAM_P3_DISABLE_ECCf 4913
#define CAM_RAM_P3_ECC_CORRUPTf 4914
#define CAM_RAM_P3_ERROR_ADDRESSf 4915
#define CAM_RAM_P3_TMf 4916
#define CAM_RAM_P3_UNCORRECTABLE_ERRORf 4917
#define CAM_RAM_P3_UNCORRECTABLE_ERROR_DISINTf 4918
#define CAM_RAM_P4_CORRECTED_ERRORf 4919
#define CAM_RAM_P4_CORRECTED_ERROR_DISINTf 4920
#define CAM_RAM_P4_DISABLE_ECCf 4921
#define CAM_RAM_P4_ECC_CORRUPTf 4922
#define CAM_RAM_P4_ERROR_ADDRESSf 4923
#define CAM_RAM_P4_TMf 4924
#define CAM_RAM_P4_UNCORRECTABLE_ERRORf 4925
#define CAM_RAM_P4_UNCORRECTABLE_ERROR_DISINTf 4926
#define CAM_RAM_P5_CORRECTED_ERRORf 4927
#define CAM_RAM_P5_CORRECTED_ERROR_DISINTf 4928
#define CAM_RAM_P5_DISABLE_ECCf 4929
#define CAM_RAM_P5_ECC_CORRUPTf 4930
#define CAM_RAM_P5_ERROR_ADDRESSf 4931
#define CAM_RAM_P5_TMf 4932
#define CAM_RAM_P5_UNCORRECTABLE_ERRORf 4933
#define CAM_RAM_P5_UNCORRECTABLE_ERROR_DISINTf 4934
#define CAM_RAM_P6_CORRECTED_ERRORf 4935
#define CAM_RAM_P6_CORRECTED_ERROR_DISINTf 4936
#define CAM_RAM_P6_DISABLE_ECCf 4937
#define CAM_RAM_P6_ECC_CORRUPTf 4938
#define CAM_RAM_P6_ERROR_ADDRESSf 4939
#define CAM_RAM_P6_TMf 4940
#define CAM_RAM_P6_UNCORRECTABLE_ERRORf 4941
#define CAM_RAM_P6_UNCORRECTABLE_ERROR_DISINTf 4942
#define CAM_S10_STATUSf 4943
#define CAM_S12_STATUSf 4944
#define CAM_S14_STATUSf 4945
#define CAM_S15_STATUSf 4946
#define CAM_S2_STATUSf 4947
#define CAM_S3_STATUSf 4948
#define CAM_S5_STATUSf 4949
#define CAM_S6_STATUSf 4950
#define CAM_S8_STATUSf 4951
#define CAM_TMf 4952
#define CAPFORCESLOWDOWNf 4953
#define CAPFORCESLOWDOWN_ENf 4954
#define CAPLENGTHf 4955
#define CAPRESTARTf 4956
#define CAPSELECTM_ENf 4957
#define CAPSELECT_3_0f 4958
#define CAPSELECT_4f 4959
#define CAPTUREf 4960
#define CAPTURECRSf 4961
#define CAPTURECRSENf 4962
#define CAPTURED_CELLf 4963
#define CAPTURED_CELL_VALIDf 4964
#define CAPTURED_DATAf 4965
#define CAPTUREFSMRQCTRLf 4966
#define CAPTUREFSMRQCTRLENf 4967
#define CAPTUREINDQCQf 4968
#define CAPTUREINDQCQENf 4969
#define CAPTUREONEPKTDEQf 4970
#define CAPTUREONEPKTDEQENf 4971
#define CAPTUREWDDELf 4972
#define CAPTUREWDDELENf 4973
#define CAPTURE_CELL_FORMAT_MODEf 4974
#define CAPTURE_CRSf 4975
#define CAPTURE_CRS_ENf 4976
#define CAPTURE_DEQUEUE_REQUESTf 4977
#define CAPTURE_DONEf 4978
#define CAPTURE_ENf 4979
#define CAPTURE_ENABLEf 4980
#define CAPTURE_FIFO_DISCARD_CNTf 4981
#define CAPTURE_FIFO_DISCARD_CNT_OVERFLOWf 4982
#define CAPTURE_FLTR_CELL_0f 4983
#define CAPTURE_FLTR_CELL_1f 4984
#define CAPTURE_FLTR_MASK_0f 4985
#define CAPTURE_FLTR_MASK_1f 4986
#define CAPTURE_FSMRQ_CTRLf 4987
#define CAPTURE_FSMRQ_CTRL_ENf 4988
#define CAPTURE_HIT_CNTf 4989
#define CAPTURE_HIT_CNT_OVERFLOWf 4990
#define CAPTURE_IN_DQCQf 4991
#define CAPTURE_IN_DQCQ_ENf 4992
#define CAPTURE_MODEf 4993
#define CAPTURE_MTCH_LOGIC_NOT_FLTR_0f 4994
#define CAPTURE_MTCH_LOGIC_NOT_FLTR_1f 4995
#define CAPTURE_ONE_PKT_DEQf 4996
#define CAPTURE_ONE_PKT_DEQ_ENf 4997
#define CAPTURE_OPERATIONf 4998
#define CAPTURE_PROGRAM_NUMf 4999
#define CAPTURE_SELf 5000
#define CAPTURE_STATEf 5001
#define CAPTURE_STATUSf 5002
#define CAPTURE_TEST_FRAME_HEADERf 5003
#define CAPTURE_TRACE_KEYf 5004
#define CAPTURE_TRACE_PKTf 5005
#define CAPTURE_WD_DELf 5006
#define CAPTURE_WD_DEL_ENf 5007
#define CAPT_DATAf 5008
#define CAPWAP_BSSID_ENf 5009
#define CAPWAP_DROPf 5010
#define CAPWAP_IP_PAD_STRIP_ENf 5011
#define CAPWAP_MTU_SELf 5012
#define CAP_AVERAGEf 5013
#define CAP_LOADING_AVERAGEf 5014
#define CAP_LOADING_AVGf 5015
#define CAP_QSIZE_AVERAGEf 5016
#define CAP_QSIZE_AVGf 5017
#define CAP_RETRY_ENf 5018
#define CARRY_1588_HEADER_INDEXf 5019
#define CASf 5020
#define CASCADED_PORT_TYPEf 5021
#define CASLAT_LIN_F0f 5022
#define CASLAT_LIN_F1f 5023
#define CAS_Nf 5024
#define CAT4K_OOBFC_TRANS_DETECTf 5025
#define CAT4K_OOBFC_TRANS_DETECT_POSEDGEf 5026
#define CAT4K_OOBFC_VALUEf 5027
#define CAT_2_TC_0_MAP_HCFC_ENAf 5028
#define CAT_2_TC_0_MAP_NIF_ENAf 5029
#define CAT_2_TC_1_MAP_HCFC_ENAf 5030
#define CAT_2_TC_1_MAP_NIF_ENAf 5031
#define CAT_2_TC_2_MAP_HCFC_ENAf 5032
#define CAT_2_TC_2_MAP_NIF_ENAf 5033
#define CAT_2_TC_3_MAP_HCFC_ENAf 5034
#define CAT_2_TC_3_MAP_NIF_ENAf 5035
#define CAT_2_TC_4_MAP_HCFC_ENAf 5036
#define CAT_2_TC_4_MAP_NIF_ENAf 5037
#define CAT_2_TC_5_MAP_HCFC_ENAf 5038
#define CAT_2_TC_5_MAP_NIF_ENAf 5039
#define CAT_2_TC_6_MAP_HCFC_ENAf 5040
#define CAT_2_TC_6_MAP_NIF_ENAf 5041
#define CAT_2_TC_7_MAP_HCFC_ENAf 5042
#define CAT_2_TC_7_MAP_NIF_ENAf 5043
#define CAT_2_TC_MAP_HCFC_INITIATE_PAR_ERRf 5044
#define CAT_2_TC_MAP_HCFC_PARITY_ERR_MASKf 5045
#define CAT_2_TC_MAP_NIF_INITIATE_PAR_ERRf 5046
#define CAT_2_TC_MAP_NIF_PARITY_ERR_MASKf 5047
#define CAUSEf 5048
#define CBA_MISMATCHf 5049
#define CBA_MMf 5050
#define CBI_CORRECTED_ERRORf 5051
#define CBI_CORRECTED_ERROR_DISINTf 5052
#define CBI_UNCORRECTED_ERRORf 5053
#define CBI_UNCORRECTED_ERROR_DISINTf 5054
#define CBLf 5055
#define CBLDROPf 5056
#define CBLOCKSf 5057
#define CBLOCKS_MOD_CORRECTED_ERRORf 5058
#define CBLOCKS_MOD_CORRECTED_ERROR_DISINTf 5059
#define CBLOCKS_MOD_ECC_ERROR_ADDRESSf 5060
#define CBLOCKS_MOD_ENABLE_ECCf 5061
#define CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf 5062
#define CBLOCKS_MOD_UNCORRECTED_ERRORf 5063
#define CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf 5064
#define CBLOCK_MOD_TMf 5065
#define CBL_0f 5066
#define CBL_1f 5067
#define CBL_2f 5068
#define CBL_3f 5069
#define CBL_DCMf 5070
#define CBL_MODBASE_DCMf 5071
#define CBL_MODBASE_PMf 5072
#define CBL_MODBASE_TMf 5073
#define CBL_PMf 5074
#define CBL_TMf 5075
#define CBMf 5076
#define CBPCELLHDRPARITYERRORf 5077
#define CBPCELLHDRPARITYERRORINTMASKf 5078
#define CBPDATAf 5079
#define CBPERRORPOINTERf 5080
#define CBPFULLSTATUSf 5081
#define CBPI_DATAf 5082
#define CBPPKTHDRPARITYERRORf 5083
#define CBPPKTHDRPARITYERRORINTMASKf 5084
#define CBP_32B_WR_STORE_CORRECTED_ERRORf 5085
#define CBP_32B_WR_STORE_CORRECTED_ERROR_DISINTf 5086
#define CBP_32B_WR_STORE_ECC_ERROR_ADDRESSf 5087
#define CBP_32B_WR_STORE_ENABLE_ECCf 5088
#define CBP_32B_WR_STORE_FORCE_UNCORRECTABLE_ERRORf 5089
#define CBP_32B_WR_STORE_UNCORRECTED_ERRORf 5090
#define CBP_32B_WR_STORE_UNCORRECTED_ERROR_DISINTf 5091
#define CBP_FULLf 5092
#define CBSf 5093
#define CBSRf 5094
#define CBS_EXPONENTf 5095
#define CBS_MANTISSAf 5096
#define CBS_MANTISSA_64f 5097
#define CBS_MANT_64f 5098
#define CB_REQUESTED_BAD_ITAG_DISINTf 5099
#define CB_REQUESTED_BAD_ITAG_ERRORf 5100
#define CB_REQ_FIFO_OVERFLOWf 5101
#define CB_REQ_FIFO_OVERFLOW_DISINTf 5102
#define CB_REQ_FIFO_PARITYf 5103
#define CB_REQ_FIFO_PARITY_DISINTf 5104
#define CB_REQ_FIFO_UNDERFLOWf 5105
#define CB_REQ_FIFO_UNDERFLOW_DISINTf 5106
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_1_ERRORf 5107
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_1_ERROR_DISINTf 5108
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_2_ERRORf 5109
#define CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_2_ERROR_DISINTf 5110
#define CCBE_CONTROL_DATA_REPLICATION_ERRORf 5111
#define CCBE_CONTROL_DATA_REPLICATION_ERROR_DISINTf 5112
#define CCEDf 5113
#define CCMf 5114
#define CCMDMA_2BIT_ECCERRf 5115
#define CCMDMA_BUFFf 5116
#define CCM_2f 5117
#define CCM_3f 5118
#define CCM_4f 5119
#define CCM_5f 5120
#define CCM_6f 5121
#define CCM_7f 5122
#define CCM_CLASS_0f 5123
#define CCM_CLASS_1f 5124
#define CCM_CLASS_2f 5125
#define CCM_CLASS_3f 5126
#define CCM_CLASS_4f 5127
#define CCM_CLASS_5f 5128
#define CCM_CLASS_6f 5129
#define CCM_CLASS_7f 5130
#define CCM_COPYTO_CPUf 5131
#define CCM_DP_0f 5132
#define CCM_DP_1f 5133
#define CCM_DP_2f 5134
#define CCM_DP_3f 5135
#define CCM_DP_4f 5136
#define CCM_DP_5f 5137
#define CCM_DP_6f 5138
#define CCM_DP_7f 5139
#define CCM_DROPf 5140
#define CCM_INITIATE_PAR_ERRf 5141
#define CCM_INTERVALf 5142
#define CCM_PARITY_ERR_MASKf 5143
#define CCM_PROCESS_IN_HWf 5144
#define CCM_TPID_0f 5145
#define CCM_TPID_1f 5146
#define CCM_TPID_2f 5147
#define CCM_TPID_3f 5148
#define CCNDELSELf 5149
#define CCPf 5150
#define CCP0_1B_ERRf 5151
#define CCP0_RESEQf 5152
#define CCP1_1B_ERRf 5153
#define CCP1_RESEQf 5154
#define CCPE_BUFFER_OVERFLOW_ERRORf 5155
#define CCPE_BUFFER_OVERFLOW_ERROR_DISINTf 5156
#define CCPE_BUFFER_TRACK_OVERLOADf 5157
#define CCPE_BUFFER_TRACK_OVERLOAD_DISINTf 5158
#define CCPE_CORRECTED_ERRORf 5159
#define CCPE_CORRECTED_ERROR_DISINTf 5160
#define CCPE_ENABLE_ECCf 5161
#define CCPE_FIFO_CORRECTED_ERRORf 5162
#define CCPE_FIFO_CORRECTED_ERROR_DISINTf 5163
#define CCPE_FIFO_NFULL_THRESHOLDf 5164
#define CCPE_FIFO_SCHEDULING_CFGf 5165
#define CCPE_FIFO_UNCORRECTED_ERRORf 5166
#define CCPE_FIFO_UNCORRECTED_ERROR_DISINTf 5167
#define CCPE_FORCE_UNCORRECTABLE_ERRORf 5168
#define CCPE_ILLEGAL_SRCPG_INTRf 5169
#define CCPE_ILLEGAL_SRCPG_INTR_DISINTf 5170
#define CCPE_RQE_UPD_NEGATIVEf 5171
#define CCPE_RQE_UPD_NEGATIVE_DISINTf 5172
#define CCPE_SOP_HOLDUP_OVERLOADf 5173
#define CCPE_SOP_HOLDUP_OVERLOAD_DISINTf 5174
#define CCPE_UNCORRECTED_ERRORf 5175
#define CCPE_UNCORRECTED_ERROR_DISINTf 5176
#define CCPI_BUFFER_TRACK_OVERLOADf 5177
#define CCPI_BUFFER_TRACK_OVERLOAD_DISINTf 5178
#define CCPI_CORRECTED_ERRORf 5179
#define CCPI_CORRECTED_ERROR_DISINTf 5180
#define CCPI_ENABLE_ECCf 5181
#define CCPI_FIFO_CORRECTED_ERRORf 5182
#define CCPI_FIFO_CORRECTED_ERROR_DISINTf 5183
#define CCPI_FIFO_UNCORRECTED_ERRORf 5184
#define CCPI_FIFO_UNCORRECTED_ERROR_DISINTf 5185
#define CCPI_FORCE_UNCORRECTABLE_ERRORf 5186
#define CCPI_ILLEGAL_SRCPG_INTRf 5187
#define CCPI_ILLEGAL_SRCPG_INTR_DISINTf 5188
#define CCPI_RQE_UPD_NEGATIVEf 5189
#define CCPI_RQE_UPD_NEGATIVE_DISINTf 5190
#define CCPI_SOP_HOLDUP_OVERLOADf 5191
#define CCPI_SOP_HOLDUP_OVERLOAD_DISINTf 5192
#define CCPI_UNCORRECTED_ERRORf 5193
#define CCPI_UNCORRECTED_ERROR_DISINTf 5194
#define CCPPARITYERRORf 5195
#define CCPPARITYERRORINTMASKf 5196
#define CCPPARITYERRORPTRf 5197
#define CCPRANGEf 5198
#define CCP_0_CHF_DSCRD_CNTf 5199
#define CCP_0_CHF_DSCRD_CNT_OVFf 5200
#define CCP_0_CHF_OVF_INTf 5201
#define CCP_0_CHF_OVF_INT_MASKf 5202
#define CCP_0_CLF_DSCRD_CNTf 5203
#define CCP_0_CLF_DSCRD_CNT_OVFf 5204
#define CCP_0_CLF_OVF_INTf 5205
#define CCP_0_CLF_OVF_INT_MASKf 5206
#define CCP_0_ILLCELL_INPUT_LINKf 5207
#define CCP_0_ILLCELL_SOURCE_IDf 5208
#define CCP_0_ILLCELL_TYPEf 5209
#define CCP_0_ILLCELL_VALIDf 5210
#define CCP_0_ILL_CELL_INTf 5211
#define CCP_0_ILL_CELL_INT_MASKf 5212
#define CCP_0_PRG_CELL_CNTf 5213
#define CCP_0_PRG_CELL_CNT_OVFf 5214
#define CCP_0_PRG_CELL_TYPEf 5215
#define CCP_0_PRG_COUNT_ALL_CELL_TYPESf 5216
#define CCP_0_PRG_LINK_NUMf 5217
#define CCP_0_SRC_DV_CNG_LINK_INTf 5218
#define CCP_0_SRC_DV_CNG_LINK_INT_MASKf 5219
#define CCP_1_CHF_DSCRD_CNTf 5220
#define CCP_1_CHF_DSCRD_CNT_OVFf 5221
#define CCP_1_CHF_OVF_INTf 5222
#define CCP_1_CHF_OVF_INT_MASKf 5223
#define CCP_1_CLF_DSCRD_CNTf 5224
#define CCP_1_CLF_DSCRD_CNT_OVFf 5225
#define CCP_1_CLF_OVF_INTf 5226
#define CCP_1_CLF_OVF_INT_MASKf 5227
#define CCP_1_ILLCELL_INPUT_LINKf 5228
#define CCP_1_ILLCELL_SOURCE_IDf 5229
#define CCP_1_ILLCELL_TYPEf 5230
#define CCP_1_ILLCELL_VALIDf 5231
#define CCP_1_ILL_CELL_INTf 5232
#define CCP_1_ILL_CELL_INT_MASKf 5233
#define CCP_1_PRG_CELL_CNTf 5234
#define CCP_1_PRG_CELL_CNT_OVFf 5235
#define CCP_1_PRG_CELL_TYPEf 5236
#define CCP_1_PRG_COUNT_ALL_CELL_TYPESf 5237
#define CCP_1_PRG_LINK_NUMf 5238
#define CCP_1_SRC_DV_CNG_LINK_INTf 5239
#define CCP_1_SRC_DV_CNG_LINK_INT_MASKf 5240
#define CCP_CORRECTED_ERRORf 5241
#define CCP_CORRECTED_ERROR_DISINTf 5242
#define CCP_DONEf 5243
#define CCP_DONE_0f 5244
#define CCP_DONE_1f 5245
#define CCP_EMPTYf 5246
#define CCP_ENABLE_ECCf 5247
#define CCP_FORCE_UNCORRECTABLE_ERRORf 5248
#define CCP_FORMATf 5249
#define CCP_FORMAT_PKT0f 5250
#define CCP_FORMAT_PKT1f 5251
#define CCP_FULLf 5252
#define CCP_INTRf 5253
#define CCP_INTR_DISINTf 5254
#define CCP_MEMf 5255
#define CCP_NOT_READYf 5256
#define CCP_OVERFLOWf 5257
#define CCP_PARITY_CHK_ENf 5258
#define CCP_PARITY_ENf 5259
#define CCP_PAR_ERRf 5260
#define CCP_PAR_ERR_ENf 5261
#define CCP_UNCORRECTED_ERRORf 5262
#define CCP_UNCORRECTED_ERROR_DISINTf 5263
#define CCP_UPDATEf 5264
#define CCSf 5265
#define CCS_0_INITf 5266
#define CCS_0_INTf 5267
#define CCS_0_INT_FORCEf 5268
#define CCS_0_INT_MASKf 5269
#define CCS_0_RESETf 5270
#define CCS_1_INITf 5271
#define CCS_1_INTf 5272
#define CCS_1_INT_FORCEf 5273
#define CCS_1_INT_MASKf 5274
#define CCS_1_RESETf 5275
#define CC_DEf 5276
#define CC_DPf 5277
#define CC_FIFO_OVERFLOWf 5278
#define CC_FIFO_OVERFLOW_DISINTf 5279
#define CC_FIFO_PARITYf 5280
#define CC_FIFO_PARITY_DISINTf 5281
#define CC_FIFO_UNDERFLOWf 5282
#define CC_FIFO_UNDERFLOW_DISINTf 5283
#define CDBGRSTREQf 5284
#define CDC_CLEARf 5285
#define CDC_RXFIFO_MEMf 5286
#define CDC_RXFIFO_MEM_ENf 5287
#define CDC_RXFIFO_MEM_ERRf 5288
#define CDC_TXFIFO_MEMf 5289
#define CDC_TXFIFO_MEM_ENf 5290
#define CDC_TXFIFO_MEM_ERRf 5291
#define CDMA_FIFOS_MEM_INITIATE_ECC_1B_ERRf 5292
#define CDMA_FIFOS_MEM_INITIATE_ECC_2B_ERRf 5293
#define CDMA_LP_CELLS_DISCARD_CNTf 5294
#define CDMA_LP_CELLS_DISCARD_CNT_OVERFLOWf 5295
#define CDMA_LP_FIF_OVF_INTf 5296
#define CDMA_LP_FIF_OVF_INT_MASKf 5297
#define CDMA_LP_FIF_WTR_MRKf 5298
#define CDMA_LP_WTR_MRK_FIF_NUMf 5299
#define CDMA_OVF_FIF_NUMf 5300
#define CDMA_OVF_FIF_NUM_VALIDf 5301
#define CDMA_PRG_LP_FIF_NUM_FOR_WTR_MRKf 5302
#define CDMA_PRG_LP_FIF_WTR_MRKf 5303
#define CDMB_FIFOS_MEM_INITIATE_ECC_1B_ERRf 5304
#define CDMB_FIFOS_MEM_INITIATE_ECC_2B_ERRf 5305
#define CDMB_LP_CELLS_DISCARD_CNTf 5306
#define CDMB_LP_CELLS_DISCARD_CNT_OVERFLOWf 5307
#define CDMB_LP_FIF_OVF_INTf 5308
#define CDMB_LP_FIF_OVF_INT_MASKf 5309
#define CDMB_LP_FIF_WTR_MRKf 5310
#define CDMB_LP_WTR_MRK_FIF_NUMf 5311
#define CDMB_OVF_FIF_NUMf 5312
#define CDMB_OVF_FIF_NUM_VALIDf 5313
#define CDMB_PRG_LP_FIF_NUM_FOR_WTR_MRKf 5314
#define CDMB_PRG_LP_FIF_WTR_MRKf 5315
#define CDM_FIFOS_MEM_0_ECC_1B_ERR_MASKf 5316
#define CDM_FIFOS_MEM_0_ECC_2B_ERR_MASKf 5317
#define CDM_FIFOS_MEM_1_ECC_1B_ERR_MASKf 5318
#define CDM_FIFOS_MEM_1_ECC_2B_ERR_MASKf 5319
#define CDRAMf 5320
#define CDREASSEMBLYECCERROR_Nf 5321
#define CDREASSEMBLYECCERROR_N_MASKf 5322
#define CDR_LOCK_MASKf 5323
#define CELLCOUNTf 5324
#define CELLCRCCHECKENf 5325
#define CELLCRCERRORf 5326
#define CELLDATA_CORRECTED_ERRORf 5327
#define CELLDATA_CORRECTED_ERROR_DISINTf 5328
#define CELLDATA_ENABLE_ECCf 5329
#define CELLDATA_FORCE_UNCORRECTABLE_ERRORf 5330
#define CELLDATA_UNCORRECTED_ERRORf 5331
#define CELLDATA_UNCORRECTED_ERROR_DISINTf 5332
#define CELLECCERRORf 5333
#define CELLECCERRORINTMASKf 5334
#define CELLECCERRORPOINTERf 5335
#define CELLECCERRORTYPEf 5336
#define CELLERRf 5337
#define CELLERRORPOINTERf 5338
#define CELLLINK_CORRECTED_ERRORf 5339
#define CELLLINK_CORRECTED_ERROR_DISINTf 5340
#define CELLLINK_ENABLE_ECCf 5341
#define CELLLINK_FORCE_UNCORRECTABLE_ERRORf 5342
#define CELLLINK_UNCORRECTED_ERRORf 5343
#define CELLLINK_UNCORRECTED_ERROR_DISINTf 5344
#define CELLLMTf 5345
#define CELLMAXLIMITf 5346
#define CELLMAXRESUMELIMITf 5347
#define CELLNOTIPERRORf 5348
#define CELLNOTIPERRORPOINTERf 5349
#define CELLNOTIPINTMASKf 5350
#define CELLPTR_MISMATCHf 5351
#define CELLRESETLIMITf 5352
#define CELLSf 5353
#define CELLSETLIMITf 5354
#define CELLS_IN_PKTf 5355
#define CELLWIDTHf 5356
#define CELL_ASM_BOD_FIFO_0_TMf 5357
#define CELL_ASM_BOD_FIFO_1_TMf 5358
#define CELL_ASM_BOD_FIFO_2_TMf 5359
#define CELL_ASM_BOD_FIFO_3_TMf 5360
#define CELL_ASM_BOD_FIFO_4_TMf 5361
#define CELL_ASM_BOD_FIFO_5_TMf 5362
#define CELL_ASM_BOD_FIFO_6_TMf 5363
#define CELL_ASM_BOD_FIFO_7_TMf 5364
#define CELL_BUFFER0_CORRECTED_ERRORf 5365
#define CELL_BUFFER0_CORRECTED_ERROR_DISINTf 5366
#define CELL_BUFFER0_ENABLE_ECCf 5367
#define CELL_BUFFER0_FORCE_UNCORRECTABLE_ERRORf 5368
#define CELL_BUFFER0_UNCORRECTED_ERRORf 5369
#define CELL_BUFFER0_UNCORRECTED_ERROR_DISINTf 5370
#define CELL_BUFFER1_CORRECTED_ERRORf 5371
#define CELL_BUFFER1_CORRECTED_ERROR_DISINTf 5372
#define CELL_BUFFER1_ENABLE_ECCf 5373
#define CELL_BUFFER1_FORCE_UNCORRECTABLE_ERRORf 5374
#define CELL_BUFFER1_UNCORRECTED_ERRORf 5375
#define CELL_BUFFER1_UNCORRECTED_ERROR_DISINTf 5376
#define CELL_BUFFER2_CORRECTED_ERRORf 5377
#define CELL_BUFFER2_CORRECTED_ERROR_DISINTf 5378
#define CELL_BUFFER2_ENABLE_ECCf 5379
#define CELL_BUFFER2_FORCE_UNCORRECTABLE_ERRORf 5380
#define CELL_BUFFER2_UNCORRECTED_ERRORf 5381
#define CELL_BUFFER2_UNCORRECTED_ERROR_DISINTf 5382
#define CELL_BUFFER3_CORRECTED_ERRORf 5383
#define CELL_BUFFER3_CORRECTED_ERROR_DISINTf 5384
#define CELL_BUFFER3_ENABLE_ECCf 5385
#define CELL_BUFFER3_FORCE_UNCORRECTABLE_ERRORf 5386
#define CELL_BUFFER3_UNCORRECTED_ERRORf 5387
#define CELL_BUFFER3_UNCORRECTED_ERROR_DISINTf 5388
#define CELL_CHKf 5389
#define CELL_CHK_ECCf 5390
#define CELL_CHK_PARITYf 5391
#define CELL_CLASSIFICATION_EXT_ERRORf 5392
#define CELL_CLASSIFICATION_EXT_ERROR_DISINTf 5393
#define CELL_CLASSIFICATION_INT_ERRORf 5394
#define CELL_CLASSIFICATION_INT_ERROR_DISINTf 5395
#define CELL_CNTf 5396
#define CELL_COUNTf 5397
#define CELL_CRC_SUMf 5398
#define CELL_DATAf 5399
#define CELL_DATA_CORRECTED_ERRORf 5400
#define CELL_DATA_CORRECTED_ERROR_DISINTf 5401
#define CELL_DATA_ENABLE_ECCf 5402
#define CELL_DATA_ERROR_INTRf 5403
#define CELL_DATA_FORCE_UNCORRECTABLE_ERRORf 5404
#define CELL_DATA_UNCORRECTED_ERRORf 5405
#define CELL_DATA_UNCORRECTED_ERROR_DISINTf 5406
#define CELL_DISC_LIMITf 5407
#define CELL_EOPf 5408
#define CELL_ERRORf 5409
#define CELL_ERROR_MASKf 5410
#define CELL_ERROR_VALUEf 5411
#define CELL_HDRf 5412
#define CELL_HDR_CORRECTED_ERRORf 5413
#define CELL_HDR_CORRECTED_ERROR_DISINTf 5414
#define CELL_HDR_ENABLE_ECCf 5415
#define CELL_HDR_FORCE_UNCORRECTABLE_ERRORf 5416
#define CELL_HDR_UNCORRECTED_ERRORf 5417
#define CELL_HDR_UNCORRECTED_ERROR_DISINTf 5418
#define CELL_IN_CNTf 5419
#define CELL_IN_CNT_Of 5420
#define CELL_LENGTHf 5421
#define CELL_LIMIT_COUNTf 5422
#define CELL_LIMIT_PERIODf 5423
#define CELL_LIMIT_TIMER_CONFIGURATIONf 5424
#define CELL_LINKf 5425
#define CELL_PKT_LENGTHf 5426
#define CELL_PTRf 5427
#define CELL_REL_VALIDf 5428
#define CELL_REQf 5429
#define CELL_RESET_LIMITf 5430
#define CELL_SET_LIMITf 5431
#define CELL_SOPf 5432
#define CELL_TYPE_ERR_INTf 5433
#define CELL_TYPE_ERR_INT_MASKf 5434
#define CELL_TYPE_ERR_SRCf 5435
#define CEP_C_VLAN_EDITf 5436
#define CES_PLL_CLK_IN_SELf 5437
#define CES_PLL_STATUSf 5438
#define CE_CAREf 5439
#define CF0_0_CORRECTED_ERRORf 5440
#define CF0_0_CORRECTED_ERROR_DISINTf 5441
#define CF0_0_DISABLE_ECCf 5442
#define CF0_0_ECC_ERROR_ADDRESSf 5443
#define CF0_0_FORCE_ERRORf 5444
#define CF0_0_UNCORRECTED_ERRORf 5445
#define CF0_0_UNCORRECTED_ERROR_DISINTf 5446
#define CF0_1_CORRECTED_ERRORf 5447
#define CF0_1_CORRECTED_ERROR_DISINTf 5448
#define CF0_1_DISABLE_ECCf 5449
#define CF0_1_ECC_ERROR_ADDRESSf 5450
#define CF0_1_FORCE_ERRORf 5451
#define CF0_1_UNCORRECTED_ERRORf 5452
#define CF0_1_UNCORRECTED_ERROR_DISINTf 5453
#define CF1_0_CORRECTED_ERRORf 5454
#define CF1_0_CORRECTED_ERROR_DISINTf 5455
#define CF1_0_DISABLE_ECCf 5456
#define CF1_0_ECC_ERROR_ADDRESSf 5457
#define CF1_0_FORCE_ERRORf 5458
#define CF1_0_UNCORRECTED_ERRORf 5459
#define CF1_0_UNCORRECTED_ERROR_DISINTf 5460
#define CF1_1_CORRECTED_ERRORf 5461
#define CF1_1_CORRECTED_ERROR_DISINTf 5462
#define CF1_1_DISABLE_ECCf 5463
#define CF1_1_ECC_ERROR_ADDRESSf 5464
#define CF1_1_FORCE_ERRORf 5465
#define CF1_1_UNCORRECTED_ERRORf 5466
#define CF1_1_UNCORRECTED_ERROR_DISINTf 5467
#define CFAPf 5468
#define CFAPEFULLRESETPOINTf 5469
#define CFAPEFULLSETPOINTf 5470
#define CFAPEPOOLSIZEf 5471
#define CFAPEREADPOINTERf 5472
#define CFAPE_BUFF_FULL_CAPTf 5473
#define CFAPE_BUFF_PTR_CAPTf 5474
#define CFAPE_BUFF_VLD_CAPTf 5475
#define CFAPFAILERRORf 5476
#define CFAPFAILINTMASKf 5477
#define CFAPFULLRESETPOINTf 5478
#define CFAPFULLSETPOINTf 5479
#define CFAPIFULLRESETPOINTf 5480
#define CFAPIFULLSETPOINTf 5481
#define CFAPINITf 5482
#define CFAPIPOOLSIZEf 5483
#define CFAPIREADPOINTERf 5484
#define CFAPI_BUFF_FULL_CAPTf 5485
#define CFAPI_BUFF_PTR_CAPTf 5486
#define CFAPI_BUFF_VLD_CAPTf 5487
#define CFAPI_INTERNAL_RECYCLE_CORRECTED_ERRORf 5488
#define CFAPI_INTERNAL_RECYCLE_CORRECTED_ERROR_DISINTf 5489
#define CFAPI_INTERNAL_RECYCLE_ECC_ERROR_ADDRESSf 5490
#define CFAPI_INTERNAL_RECYCLE_ENABLE_ECCf 5491
#define CFAPI_INTERNAL_RECYCLE_FORCE_UNCORRECTABLE_ERRORf 5492
#define CFAPI_INTERNAL_RECYCLE_UNCORRECTED_ERRORf 5493
#define CFAPI_INTERNAL_RECYCLE_UNCORRECTED_ERROR_DISINTf 5494
#define CFAPPARITYERRORf 5495
#define CFAPPARITYERRORINTMASKf 5496
#define CFAPPARITYERRORPTRf 5497
#define CFAPPOOLSIZEf 5498
#define CFAPREADPOINTERf 5499
#define CFAP_1B_ERRf 5500
#define CFAP_BANK0f 5501
#define CFAP_BANK1f 5502
#define CFAP_BANK10f 5503
#define CFAP_BANK11f 5504
#define CFAP_BANK12f 5505
#define CFAP_BANK13f 5506
#define CFAP_BANK14f 5507
#define CFAP_BANK15f 5508
#define CFAP_BANK2f 5509
#define CFAP_BANK3f 5510
#define CFAP_BANK4f 5511
#define CFAP_BANK5f 5512
#define CFAP_BANK6f 5513
#define CFAP_BANK7f 5514
#define CFAP_BANK8f 5515
#define CFAP_BANK9f 5516
#define CFAP_CELL_PTRf 5517
#define CFAP_CELL_PTR_MASKf 5518
#define CFAP_CELL_PTR_VALUEf 5519
#define CFAP_CORRECTED_ERRORf 5520
#define CFAP_CORRECTED_ERROR_DISINTf 5521
#define CFAP_ENABLE_ECCf 5522
#define CFAP_ERRORf 5523
#define CFAP_ERROR_DISINTf 5524
#define CFAP_FORCE_UNCORRECTABLE_ERRORf 5525
#define CFAP_FULLf 5526
#define CFAP_INTRf 5527
#define CFAP_INTR_DISINTf 5528
#define CFAP_MEM_FAILf 5529
#define CFAP_MEM_FAIL_DISINTf 5530
#define CFAP_MEM_FAIL_ENf 5531
#define CFAP_PARITY_CHK_ENf 5532
#define CFAP_PARITY_ENf 5533
#define CFAP_PAR_ERRf 5534
#define CFAP_PAR_ERR_ENf 5535
#define CFAP_PTRf 5536
#define CFAP_PTR_VLDf 5537
#define CFAP_UNCORRECTED_ERRORf 5538
#define CFAP_UNCORRECTED_ERROR_DISINTf 5539
#define CFCENf 5540
#define CFCFCDISf 5541
#define CFCFLOWCONTROLf 5542
#define CFCINITf 5543
#define CFCINTMASKf 5544
#define CFCINTREGf 5545
#define CFCRESETf 5546
#define CFC_ENf 5547
#define CFC_FLOW_CONTROLf 5548
#define CFC_INITf 5549
#define CFC_RESETf 5550
#define CFGf 5551
#define CFGATCMSZf 5552
#define CFGBTCMSZf 5553
#define CFGBYTECNTf 5554
#define CFGBYTECNTSRCSELf 5555
#define CFGCPUHIGHERENf 5556
#define CFGCPUREQENf 5557
#define CFGDELHIGHERENf 5558
#define CFGDELREQENf 5559
#define CFGDOT1ADf 5560
#define CFGEEf 5561
#define CFGEVENTCNTf 5562
#define CFGEVENTCNTOVFf 5563
#define CFGEVENTCNTSELf 5564
#define CFGIEf 5565
#define CFGILAKEN0f 5566
#define CFGILAKEN1f 5567
#define CFGNMFIf 5568
#define CFGOLPHIGHERENf 5569
#define CFGOLPREQENf 5570
#define CFGRCYHIGHERENf 5571
#define CFGRCYREQENf 5572
#define CFG_48_BITS_1588_TS_ENABLEf 5573
#define CFG_BUG_FIX_18_DISABLEf 5574
#define CFG_BUG_FIX_86_DISABLEf 5575
#define CFG_BUG_FIX_87_DISABLEf 5576
#define CFG_BUG_FIX_98_DISABLEf 5577
#define CFG_BYTE_CNTf 5578
#define CFG_BYTE_CNT_OVFf 5579
#define CFG_BYTE_CNT_SRC_SELf 5580
#define CFG_CODEf 5581
#define CFG_CODE_EXTf 5582
#define CFG_CPU_HIGHER_ENf 5583
#define CFG_CPU_REQ_ENf 5584
#define CFG_CUD_MAPPING_ENABLEf 5585
#define CFG_DATA_ENTRY_TYPE_IS_LL_ETHERNETf 5586
#define CFG_DEL_HIGHER_ENf 5587
#define CFG_DEL_REQ_ENf 5588
#define CFG_DRIVE_IDLEf 5589
#define CFG_ENABLE_DSCP_MARKINGf 5590
#define CFG_ENABLE_ETAGf 5591
#define CFG_ENABLE_FILTERING_PER_FWD_CODEf 5592
#define CFG_EN_VXLAN_ENCAPSULATIONf 5593
#define CFG_EVENT_CNTf 5594
#define CFG_EVENT_CNT_OVFf 5595
#define CFG_EVENT_CNT_SELf 5596
#define CFG_EVE_ETAG_FORMATf 5597
#define CFG_FLOWCONTROL_TYPEf 5598
#define CFG_GENERATED_ETAG_RESERVED_VALUESf 5599
#define CFG_GRE_ETHERTYPE_ETHERNETf 5600
#define CFG_GRE_ETHERTYPE_IPV4f 5601
#define CFG_GRE_ETHERTYPE_IPV6f 5602
#define CFG_INITf 5603
#define CFG_KEEP_ING_ECIDf 5604
#define CFG_LINK_XOFFf 5605
#define CFG_MARKING_DP_MAPf 5606
#define CFG_MC_DB_SP_0_FC_THf 5607
#define CFG_MC_DB_SP_1_FC_THf 5608
#define CFG_MC_PD_SP_0_FC_THf 5609
#define CFG_MC_PD_SP_1_FC_THf 5610
#define CFG_MDC_FREE_RUNNINGf 5611
#define CFG_MPLS_PIPE_FIX_ENABLEf 5612
#define CFG_NATIVE_ETHERNET_COMPENSATIONf 5613
#define CFG_NEW_TRILL_FORMAT_DISABLEf 5614
#define CFG_N_BYTE_QUANTAf 5615
#define CFG_N_MAX_THf 5616
#define CFG_N_SOP_COMf 5617
#define CFG_N_TIME_QUANTAf 5618
#define CFG_N_XOFF_THf 5619
#define CFG_N_XON_THf 5620
#define CFG_OAM_HIGHER_ENf 5621
#define CFG_OAM_REQ_ENf 5622
#define CFG_OLP_HIGHER_ENf 5623
#define CFG_OLP_REQ_ENf 5624
#define CFG_OUTER_TAGf 5625
#define CFG_PDf 5626
#define CFG_PLUS_F_24_DISABLEf 5627
#define CFG_PLUS_F_5_DISABLEf 5628
#define CFG_PQE_DISABLE_COUNTf 5629
#define CFG_PTABLE_TMf 5630
#define CFG_RCY_HIGHER_ENf 5631
#define CFG_RCY_REQ_ENf 5632
#define CFG_RDE_Q_MAP_BASEf 5633
#define CFG_REPL_GRP_ATOMIC_ENf 5634
#define CFG_RX_CHANNEL_MODEf 5635
#define CFG_RX_IEEE_CRC32_CHECK_ENf 5636
#define CFG_RX_IEEE_CRC32_CHECK_OFFSET16f 5637
#define CFG_RX_IEEE_CRC32_STRIP_ENf 5638
#define CFG_RX_WC_BITFLIPf 5639
#define CFG_SCHEDULER_PKT_SZ_COMP_ENABLEf 5640
#define CFG_SPP_IDLE_CTXTCLOSEf 5641
#define CFG_SPP_IDLE_CUPDf 5642
#define CFG_SPP_IDLE_DEQf 5643
#define CFG_TA_LENGTHf 5644
#define CFG_TICK_CNTf 5645
#define CFG_TRILL_NICKNAME_BRIDGINGf 5646
#define CFG_TRILL_NICKNAME_ROUTINGf 5647
#define CFG_TX_CHANNEL_MODEf 5648
#define CFG_TX_IEEE_CRC32_GEN_APPEND_ENf 5649
#define CFG_TX_IEEE_CRC32_GEN_OFFSET16f 5650
#define CFG_TX_IEEE_CRC32_GEN_STRIP_ENf 5651
#define CFG_TX_WC_BITFLIPf 5652
#define CFG_TYPEf 5653
#define CFG_UDP_DEST_PORT_VXLANf 5654
#define CFG_UDP_SRC_PORT_VXLANf 5655
#define CFG_USE_HOST_INDEX_FOR_DA_CALC_ENABLEf 5656
#define CFG_VXLAN_FLAGSf 5657
#define CFG_VXLAN_RESERVED_1f 5658
#define CFG_VXLAN_RESERVED_2f 5659
#define CFG_WDOGINT_MASKf 5660
#define CFIf 5661
#define CFI0_CNGf 5662
#define CFI1_CNGf 5663
#define CFI_0_MAPPINGf 5664
#define CFI_1_MAPPINGf 5665
#define CFI_AS_CNGf 5666
#define CFI_DROPf 5667
#define CFI_OR_L3DISABLEf 5668
#define CFMACCELARATEDINGRESSFWDf 5669
#define CFMACCELARATEDINGRESSSNPf 5670
#define CFMMAXLEVELf 5671
#define CFMPPCONTEXTf 5672
#define CFMTRAPDISCARDf 5673
#define CFMTRAPVALIDf 5674
#define CF_MEM_TMf 5675
#define CF_UPDATE_ENABLEf 5676
#define CF_UPDATE_MODEf 5677
#define CGFCf 5678
#define CGFGf 5679
#define CGMII_MODEf 5680
#define CGM_DB_TH_SP_OR_SHAREDf 5681
#define CGM_DISABLE_MC_DP_IS_ELIG_DB_TESTf 5682
#define CGM_DISABLE_MC_INTERFACE_PD_TESTf 5683
#define CGM_DISABLE_MC_POOL_SIZE_DB_TESTf 5684
#define CGM_DISABLE_MC_POOL_SIZE_PD_TESTf 5685
#define CGM_DISABLE_MC_PORT_SIZE_LIMIT_PD_TESTf 5686
#define CGM_DISABLE_MC_QUEUE_SIZE_LIMIT_PD_TESTf 5687
#define CGM_DISABLE_MC_REP_PORT_SIZE_LIMIT_SIZE_256_TESTf 5688
#define CGM_DISABLE_MC_REP_QUEUE_SIZE_LIMIT_SIZE_256_TESTf 5689
#define CGM_DISABLE_MC_SHARED_SCHEME_DB_TESTf 5690
#define CGM_DISABLE_MC_SHARED_SCHEME_PD_TESTf 5691
#define CGM_DISABLE_MC_SP_LIMIT_DB_TESTf 5692
#define CGM_DISABLE_MC_SP_LIMIT_PD_TESTf 5693
#define CGM_DISABLE_MC_TC_RSVD_DB_TESTf 5694
#define CGM_DISABLE_MC_TC_RSVD_PD_TESTf 5695
#define CGM_DISABLE_TOTAL_DB_TESTf 5696
#define CGM_DISABLE_TOTAL_PD_TESTf 5697
#define CGM_DISABLE_UC_POOL_SIZE_DB_TESTf 5698
#define CGM_DISABLE_UC_POOL_SIZE_PD_TESTf 5699
#define CGM_DISABLE_UC_PORT_SIZE_LIMIT_PD_TESTf 5700
#define CGM_DISABLE_UC_PORT_SIZE_LIMIT_SIZE_256_TESTf 5701
#define CGM_DISABLE_UC_QUEUE_SIZE_LIMIT_PD_TESTf 5702
#define CGM_DISABLE_UC_QUEUE_SIZE_LIMIT_SIZE_256_TESTf 5703
#define CGM_DISCARD_ENf 5704
#define CGM_DP_ELIGIBLE_TO_USE_RESOURCESf 5705
#define CGM_DROP_CTR_PKT_OR_DBf 5706
#define CGM_INTERFACEf 5707
#define CGM_MAP_IF_2_THf 5708
#define CGM_MAP_TC_TO_SPf 5709
#define CGM_MAX_VALUES_DISABLE_UPDATEf 5710
#define CGM_MC_DB_DROPPED_CNTf 5711
#define CGM_MC_DB_SP_TC_TH_0f 5712
#define CGM_MC_DB_SP_TC_TH_1f 5713
#define CGM_MC_DB_SP_TC_TH_10f 5714
#define CGM_MC_DB_SP_TC_TH_11f 5715
#define CGM_MC_DB_SP_TC_TH_12f 5716
#define CGM_MC_DB_SP_TC_TH_13f 5717
#define CGM_MC_DB_SP_TC_TH_14f 5718
#define CGM_MC_DB_SP_TC_TH_15f 5719
#define CGM_MC_DB_SP_TC_TH_2f 5720
#define CGM_MC_DB_SP_TC_TH_3f 5721
#define CGM_MC_DB_SP_TC_TH_4f 5722
#define CGM_MC_DB_SP_TC_TH_5f 5723
#define CGM_MC_DB_SP_TC_TH_6f 5724
#define CGM_MC_DB_SP_TC_TH_7f 5725
#define CGM_MC_DB_SP_TC_TH_8f 5726
#define CGM_MC_DB_SP_TC_TH_9f 5727
#define CGM_MC_DB_TC_FC_TH_0f 5728
#define CGM_MC_DB_TC_FC_TH_1f 5729
#define CGM_MC_DB_TC_FC_TH_2f 5730
#define CGM_MC_DB_TC_FC_TH_3f 5731
#define CGM_MC_DB_TC_FC_TH_4f 5732
#define CGM_MC_DB_TC_FC_TH_5f 5733
#define CGM_MC_DB_TC_FC_TH_6f 5734
#define CGM_MC_DB_TC_FC_TH_7f 5735
#define CGM_MC_DPf 5736
#define CGM_MC_INTERFACE_MAP_PD_THf 5737
#define CGM_MC_INTERFACE_PD_TH_0f 5738
#define CGM_MC_INTERFACE_PD_TH_1f 5739
#define CGM_MC_INTERFACE_PD_TH_2f 5740
#define CGM_MC_INTERFACE_PD_TH_3f 5741
#define CGM_MC_PD_SP_TC_TH_0f 5742
#define CGM_MC_PD_SP_TC_TH_1f 5743
#define CGM_MC_PD_SP_TC_TH_10f 5744
#define CGM_MC_PD_SP_TC_TH_11f 5745
#define CGM_MC_PD_SP_TC_TH_12f 5746
#define CGM_MC_PD_SP_TC_TH_13f 5747
#define CGM_MC_PD_SP_TC_TH_14f 5748
#define CGM_MC_PD_SP_TC_TH_15f 5749
#define CGM_MC_PD_SP_TC_TH_2f 5750
#define CGM_MC_PD_SP_TC_TH_3f 5751
#define CGM_MC_PD_SP_TC_TH_4f 5752
#define CGM_MC_PD_SP_TC_TH_5f 5753
#define CGM_MC_PD_SP_TC_TH_6f 5754
#define CGM_MC_PD_SP_TC_TH_7f 5755
#define CGM_MC_PD_SP_TC_TH_8f 5756
#define CGM_MC_PD_SP_TC_TH_9f 5757
#define CGM_MC_PD_TC_FC_TH_0f 5758
#define CGM_MC_PD_TC_FC_TH_1f 5759
#define CGM_MC_PD_TC_FC_TH_2f 5760
#define CGM_MC_PD_TC_FC_TH_3f 5761
#define CGM_MC_PD_TC_FC_TH_4f 5762
#define CGM_MC_PD_TC_FC_TH_5f 5763
#define CGM_MC_PD_TC_FC_TH_6f 5764
#define CGM_MC_PD_TC_FC_TH_7f 5765
#define CGM_MC_REP_DB_DROPPED_CNTf 5766
#define CGM_MC_REP_PD_DROPPED_CNTf 5767
#define CGM_MC_RSVD_DB_SP_0_MAX_VALf 5768
#define CGM_MC_RSVD_DB_SP_1_MAX_VALf 5769
#define CGM_MC_RSVD_DB_SP_TH_0f 5770
#define CGM_MC_RSVD_DB_SP_TH_1f 5771
#define CGM_MC_RSVD_DB_SP_TH_10f 5772
#define CGM_MC_RSVD_DB_SP_TH_11f 5773
#define CGM_MC_RSVD_DB_SP_TH_12f 5774
#define CGM_MC_RSVD_DB_SP_TH_13f 5775
#define CGM_MC_RSVD_DB_SP_TH_14f 5776
#define CGM_MC_RSVD_DB_SP_TH_15f 5777
#define CGM_MC_RSVD_DB_SP_TH_2f 5778
#define CGM_MC_RSVD_DB_SP_TH_3f 5779
#define CGM_MC_RSVD_DB_SP_TH_4f 5780
#define CGM_MC_RSVD_DB_SP_TH_5f 5781
#define CGM_MC_RSVD_DB_SP_TH_6f 5782
#define CGM_MC_RSVD_DB_SP_TH_7f 5783
#define CGM_MC_RSVD_DB_SP_TH_8f 5784
#define CGM_MC_RSVD_DB_SP_TH_9f 5785
#define CGM_MC_RSVD_PD_SP_0_MAX_VALf 5786
#define CGM_MC_RSVD_PD_SP_1_MAX_VALf 5787
#define CGM_MC_SEf 5788
#define CGM_MC_SPf 5789
#define CGM_MC_TCf 5790
#define CGM_PD_TH_SP_OR_SHAREDf 5791
#define CGM_PORT_PROFILEf 5792
#define CGM_UC_DB_DROPPED_BY_PQP_CNTf 5793
#define CGM_UC_DB_DROPPED_BY_RQP_CNTf 5794
#define CGM_UC_PD_DROPPED_CNTf 5795
#define CGM_UC_PD_INTERFACE_FC_TH_0f 5796
#define CGM_UC_PD_INTERFACE_FC_TH_1f 5797
#define CGM_UC_PD_INTERFACE_FC_TH_2f 5798
#define CGM_UC_PD_INTERFACE_FC_TH_3f 5799
#define CGM_UC_PD_INTERFACE_FC_TH_4f 5800
#define CGM_UC_PD_INTERFACE_FC_TH_5f 5801
#define CGM_UC_PD_INTERFACE_FC_TH_6f 5802
#define CGM_UC_PD_INTERFACE_FC_TH_7f 5803
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_0f 5804
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_1f 5805
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_2f 5806
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_3f 5807
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_4f 5808
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_5f 5809
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_6f 5810
#define CGM_UC_SIZE_256_INTERFACE_FC_TH_7f 5811
#define CH0_ABORT_DMAf 5812
#define CH0_CHAIN_DONEf 5813
#define CH0_CLK_ENABLEf 5814
#define CH0_COS_BMPf 5815
#define CH0_COS_BMP_HIf 5816
#define CH0_DESCRD_ADDR_DECODE_ERRf 5817
#define CH0_DESCRD_CMPLT_CLRf 5818
#define CH0_DESC_DONEf 5819
#define CH0_DIRECTIONf 5820
#define CH0_DMA_ACTIVEf 5821
#define CH0_DMA_ENf 5822
#define CH0_DROP_RX_PKT_ON_CHAIN_ENDf 5823
#define CH0_INTR_COALESCING_CLRf 5824
#define CH0_INTR_COALESCING_INTRf 5825
#define CH0_MDELf 5826
#define CH0_MDIVf 5827
#define CH0_NO_MOD_PBMPf 5828
#define CH0_PKTWRRD_ADDR_DECODE_ERRf 5829
#define CH0_PKTWR_ECC_ERRf 5830
#define CH0_SEL_INTR_ON_DESC_OR_PKTf 5831
#define CH0_STWR_ECC_ERRf 5832
#define CH0_STWT_ADDR_DECODE_ERRf 5833
#define CH1_ABORT_DMAf 5834
#define CH1_CHAIN_DONEf 5835
#define CH1_CLK_ENABLEf 5836
#define CH1_COS_BMPf 5837
#define CH1_COS_BMP_HIf 5838
#define CH1_DESCRD_ADDR_DECODE_ERRf 5839
#define CH1_DESCRD_CMPLT_CLRf 5840
#define CH1_DESC_DONEf 5841
#define CH1_DIRECTIONf 5842
#define CH1_DMA_ACTIVEf 5843
#define CH1_DMA_ENf 5844
#define CH1_DROP_RX_PKT_ON_CHAIN_ENDf 5845
#define CH1_INTR_COALESCING_CLRf 5846
#define CH1_INTR_COALESCING_INTRf 5847
#define CH1_MDELf 5848
#define CH1_MDIVf 5849
#define CH1_NO_MOD_PBMPf 5850
#define CH1_PKTWRRD_ADDR_DECODE_ERRf 5851
#define CH1_PKTWR_ECC_ERRf 5852
#define CH1_SEL_INTR_ON_DESC_OR_PKTf 5853
#define CH1_STWR_ECC_ERRf 5854
#define CH1_STWT_ADDR_DECODE_ERRf 5855
#define CH2_ABORT_DMAf 5856
#define CH2_CHAIN_DONEf 5857
#define CH2_CLK_ENABLEf 5858
#define CH2_COS_BMPf 5859
#define CH2_COS_BMP_HIf 5860
#define CH2_DESCRD_ADDR_DECODE_ERRf 5861
#define CH2_DESCRD_CMPLT_CLRf 5862
#define CH2_DESC_DONEf 5863
#define CH2_DIRECTIONf 5864
#define CH2_DMA_ACTIVEf 5865
#define CH2_DMA_ENf 5866
#define CH2_DROP_RX_PKT_ON_CHAIN_ENDf 5867
#define CH2_INTR_COALESCING_CLRf 5868
#define CH2_INTR_COALESCING_INTRf 5869
#define CH2_MDELf 5870
#define CH2_MDIVf 5871
#define CH2_NO_MOD_PBMPf 5872
#define CH2_PKTWRRD_ADDR_DECODE_ERRf 5873
#define CH2_PKTWR_ECC_ERRf 5874
#define CH2_SEL_INTR_ON_DESC_OR_PKTf 5875
#define CH2_STWR_ECC_ERRf 5876
#define CH2_STWT_ADDR_DECODE_ERRf 5877
#define CH3_ABORT_DMAf 5878
#define CH3_CHAIN_DONEf 5879
#define CH3_CLK_ENABLEf 5880
#define CH3_COS_BMPf 5881
#define CH3_COS_BMP_HIf 5882
#define CH3_DESCRD_ADDR_DECODE_ERRf 5883
#define CH3_DESCRD_CMPLT_CLRf 5884
#define CH3_DESC_DONEf 5885
#define CH3_DIRECTIONf 5886
#define CH3_DMA_ACTIVEf 5887
#define CH3_DMA_ENf 5888
#define CH3_DROP_RX_PKT_ON_CHAIN_ENDf 5889
#define CH3_INTR_COALESCING_CLRf 5890
#define CH3_INTR_COALESCING_INTRf 5891
#define CH3_MDELf 5892
#define CH3_MDIVf 5893
#define CH3_NO_MOD_PBMPf 5894
#define CH3_PKTWRRD_ADDR_DECODE_ERRf 5895
#define CH3_PKTWR_ECC_ERRf 5896
#define CH3_SEL_INTR_ON_DESC_OR_PKTf 5897
#define CH3_STWR_ECC_ERRf 5898
#define CH3_STWT_ADDR_DECODE_ERRf 5899
#define CH4_CLK_ENABLEf 5900
#define CH4_MDELf 5901
#define CH4_MDIVf 5902
#define CH5_CLK_ENABLEf 5903
#define CH5_MDELf 5904
#define CH5_MDIVf 5905
#define CHAINf 5906
#define CHAIN_FIFO_TMf 5907
#define CHAIN_INDEXf 5908
#define CHAIN_VALIDf 5909
#define CHANGE_CNGf 5910
#define CHANGE_CPU_COSf 5911
#define CHANGE_DSCPf 5912
#define CHANGE_DSCP_TOSf 5913
#define CHANGE_ECNf 5914
#define CHANGE_ECN_MASKf 5915
#define CHANGE_ECN_VALUEf 5916
#define CHANGE_INNER_CFIf 5917
#define CHANGE_INNER_DOT1Pf 5918
#define CHANGE_INNER_VLANf 5919
#define CHANGE_INT_PRIf 5920
#define CHANGE_INT_PRIORITYf 5921
#define CHANGE_MAC_DAf 5922
#define CHANGE_MAC_SAf 5923
#define CHANGE_OUTER_CFIf 5924
#define CHANGE_OUTER_DOT1Pf 5925
#define CHANGE_OUTER_VLANf 5926
#define CHANGE_PKT_PRIf 5927
#define CHANGE_PKT_PRIORITYf 5928
#define CHANGE_PRIORITYf 5929
#define CHANGE_VLANf 5930
#define CHANNELf 5931
#define CHANNEL_BASEf 5932
#define CHANNEL_ENABLE_TYPE0f 5933
#define CHANNEL_ENABLE_TYPE1f 5934
#define CHANNEL_ENABLE_TYPE2f 5935
#define CHANNEL_ENABLE_TYPE3f 5936
#define CHANNEL_FC_31_0f 5937
#define CHANNEL_FC_63_32f 5938
#define CHANNEL_MASK_Af 5939
#define CHANNEL_MASK_A0f 5940
#define CHANNEL_MASK_A1f 5941
#define CHANNEL_MASK_Bf 5942
#define CHANNEL_MASK_B0f 5943
#define CHANNEL_MASK_B1f 5944
#define CHANNEL_NUMf 5945
#define CHANNEL_NUM_SELf 5946
#define CHANNEL_NUM_VALUEf 5947
#define CHANNEL_OFFSET_0_31f 5948
#define CHANNEL_OFFSET_32_63f 5949
#define CHANNEL_OFFSET_64_95f 5950
#define CHANNEL_STATUSf 5951
#define CHANNEL_TYPEf 5952
#define CHAR_REMAP_ENABLEf 5953
#define CHECKBWTOOFPf 5954
#define CHECKERf 5955
#define CHECKER_DISABLEf 5956
#define CHECKER_MODE32f 5957
#define CHECKER_OFFSETf 5958
#define CHECKSUM_ERRORf 5959
#define CHECK_BOSf 5960
#define CHECK_BW_TO_IFCf 5961
#define CHECK_BW_TO_IFC_ENf 5962
#define CHECK_BW_TO_OFPf 5963
#define CHECK_COMPLETEf 5964
#define CHECK_CONTIGUOUS_FLOWf 5965
#define CHECK_CROSS_SIG_FLAG_INDEXf 5966
#define CHECK_CROSS_SIG_FLAG_IS_CLEAREDf 5967
#define CHECK_CROSS_SIG_FLAG_IS_SETf 5968
#define CHECK_ELK_ERRORf 5969
#define CHECK_ENABLEf 5970
#define CHECK_FIRST_PACKETf 5971
#define CHECK_INTRA_CROSS_SIG_FLAG_INDEXf 5972
#define CHECK_L4_PAYLOAD_LENGTH_MAXf 5973
#define CHECK_L4_PAYLOAD_LENGTH_MINf 5974
#define CHECK_L4_PORT_MASKf 5975
#define CHECK_L4_PORT_MAXf 5976
#define CHECK_L4_PORT_MINf 5977
#define CHECK_L4_PORT_MODEf 5978
#define CHECK_L4_PORT_SELECTf 5979
#define CHECK_L4_PORT_VALUEf 5980
#define CHECK_L4_PROTOCOLf 5981
#define CHECK_LAST_BYTE_ANCHORf 5982
#define CHECK_PKT_DIRECTIONf 5983
#define CHECK_STATUSf 5984
#define CHECK_TIMESTAMP_MISSf 5985
#define CHEDf 5986
#define CHERRORPOINTERf 5987
#define CHF_0_ECC_1B_ERR_GENf 5988
#define CHF_0_ECC_1B_ERR_MASKf 5989
#define CHF_0_ECC_2B_ERR_GENf 5990
#define CHF_0_ECC_2B_ERR_MASKf 5991
#define CHF_1_ECC_1B_ERR_GENf 5992
#define CHF_1_ECC_1B_ERR_MASKf 5993
#define CHF_1_ECC_2B_ERR_GENf 5994
#define CHF_1_ECC_2B_ERR_MASKf 5995
#define CHICKEN_BIT_BFD_DIAG_PROFILEf 5996
#define CHILDREN_CONNECTION_MAPf 5997
#define CHILD_ALLOWANCEf 5998
#define CHILD_ALLOWANCE0f 5999
#define CHILD_ALLOWANCE1f 6000
#define CHILD_ALLOWANCE2f 6001
#define CHILD_ALLOWANCE3f 6002
#define CHILD_ALLOWANCE4f 6003
#define CHILD_ALLOWANCE5f 6004
#define CHILD_ALLOWANCE6f 6005
#define CHILD_ALLOWANCE7f 6006
#define CHILD_CREDITOR_STATEf 6007
#define CHILD_PRIf 6008
#define CHILD_PRI0f 6009
#define CHILD_PRI1f 6010
#define CHILD_PRI2f 6011
#define CHILD_PRI3f 6012
#define CHILD_PRI4f 6013
#define CHILD_PRI5f 6014
#define CHILD_PRI6f 6015
#define CHILD_PRI7f 6016
#define CHILD_STATE_CHECK_ACTIVE_DYN_UPD_ENABLEf 6017
#define CHILD_STATE_C_ACTIVE_CLR_MODEf 6018
#define CHILD_WEIGHT0f 6019
#define CHILD_WEIGHT1f 6020
#define CHILD_WEIGHT2f 6021
#define CHILD_WEIGHT3f 6022
#define CHILD_WEIGHT4f 6023
#define CHILD_WEIGHT5f 6024
#define CHILD_WEIGHT6f 6025
#define CHILD_WEIGHT7f 6026
#define CHINSTATUSf 6027
#define CHIPIDf 6028
#define CHIPID_SPI_SLAVEf 6029
#define CHIPTYPEf 6030
#define CHIPVERf 6031
#define CHIP_FUNC_INTRf 6032
#define CHIP_FUNC_INTR_0f 6033
#define CHIP_FUNC_INTR_1f 6034
#define CHIP_FUNC_INTR_2f 6035
#define CHIP_FUNC_INTR_3f 6036
#define CHIP_FUNC_INTR_4f 6037
#define CHIP_FUNC_INTR_5f 6038
#define CHIP_FUNC_INTR_6f 6039
#define CHIP_FUNC_INTR_7f 6040
#define CHIP_IDf 6041
#define CHIP_NMBRf 6042
#define CHIP_PARITY_INTERUPT_STATUSf 6043
#define CHIP_SIZEf 6044
#define CHIP_SOFT_RESETf 6045
#define CHIP_SOFT_RESET_MASKf 6046
#define CHIP_TYPEf 6047
#define CHIP_VERf 6048
#define CHIP_WIDTHf 6049
#define CHK_PAR_DEFIP_DATAf 6050
#define CHK_PAR_FP_POLICY_1Xf 6051
#define CHK_PAR_FP_POLICY_2Xf 6052
#define CHK_PAR_FP_POLICY_3Xf 6053
#define CHK_PAR_FP_POLICY_4Xf 6054
#define CHK_PAR_FP_POLICY_6Xf 6055
#define CHK_PAR_L2_ENTRY_DATAf 6056
#define CHK_PAR_L2_ENTRY_DATA_WIDEf 6057
#define CHK_PAR_L3_UCAST_DATAf 6058
#define CHK_PAR_L3_UCAST_DATA_WIDEf 6059
#define CHK_PAR_XLAT0f 6060
#define CHK_PAR_XLAT1f 6061
#define CHNf 6062
#define CHNIFXXMAXCRRATEf 6063
#define CHNIFXXWEIGHTf 6064
#define CHN_SHAPER_CORRECTED_ERRORf 6065
#define CHN_SHAPER_CORRECTED_ERROR_DISINTf 6066
#define CHN_SHAPER_ENABLE_ECCf 6067
#define CHN_SHAPER_FORCE_UNCORRECTABLE_ERRORf 6068
#define CHN_SHAPER_TM_ENABLEf 6069
#define CHN_SHAPER_UNCORRECTED_ERRORf 6070
#define CHN_SHAPER_UNCORRECTED_ERROR_DISINTf 6071
#define CHN_WERR_CORRECTED_ERRORf 6072
#define CHN_WERR_CORRECTED_ERROR_DISINTf 6073
#define CHN_WERR_ENABLE_ECCf 6074
#define CHN_WERR_FORCE_UNCORRECTABLE_ERRORf 6075
#define CHN_WERR_TM_ENABLEf 6076
#define CHN_WERR_UNCORRECTED_ERRORf 6077
#define CHN_WERR_UNCORRECTED_ERROR_DISINTf 6078
#define CHOOSE_RX_WCLK_33_LANE_FOR_MLD_0f 6079
#define CHOOSE_RX_WCLK_33_LANE_FOR_MLD_1f 6080
#define CHOSENRXPORTFORWRITEPOINTERf 6081
#define CHOSENTXPORTFORWRITEPOINTERf 6082
#define CHOSEN_RX_PORT_FOR_WRITE_POINTERf 6083
#define CHOSEN_TX_PORT_FOR_WRITE_POINTERf 6084
#define CHOUTSTATUSf 6085
#define CHUNKBITMAPf 6086
#define CHUNKFIFOECCERROR_Nf 6087
#define CHUNKFIFOECCERROR_N_MASKf 6088
#define CHUNKSIZEf 6089
#define CHUNKSTATUSECCERROR_Nf 6090
#define CHUNKSTATUSECCERROR_N_MASKf 6091
#define CHUNKSTATUSINITDONEf 6092
#define CHUNK_BITMAPf 6093
#define CHUNK_FIFO_ECC__NB_ERR_MASKf 6094
#define CHUNK_FIFO_INITIATE_ECC_NB_ERRf 6095
#define CHUNK_FIFO_WATERMARKf 6096
#define CHUNK_SIZEf 6097
#define CHUNK_STATUS_ECC__NB_ERR_MASKf 6098
#define CHUNK_STATUS_INITIATE_ECC_NB_ERRf 6099
#define CHUNK_STATUS_INIT_DONEf 6100
#define CH_0_MAX_BURSTf 6101
#define CH_0_RATEf 6102
#define CH_0_SCM_INITIATE_PAR_ERRf 6103
#define CH_0_SCM_PARITY_ERR_MASKf 6104
#define CH_0_SPR_CAL_LEN_Af 6105
#define CH_0_SPR_CAL_LEN_Bf 6106
#define CH_0_SPR_MAX_BURST_Af 6107
#define CH_0_SPR_MAX_BURST_Bf 6108
#define CH_0_SPR_RATE_Af 6109
#define CH_0_SPR_RATE_Bf 6110
#define CH_1_MAX_BURSTf 6111
#define CH_1_RATEf 6112
#define CH_1_SCM_INITIATE_PAR_ERRf 6113
#define CH_1_SCM_PARITY_ERR_MASKf 6114
#define CH_1_SPR_CAL_LEN_Af 6115
#define CH_1_SPR_CAL_LEN_Bf 6116
#define CH_1_SPR_MAX_BURST_Af 6117
#define CH_1_SPR_MAX_BURST_Bf 6118
#define CH_1_SPR_RATE_Af 6119
#define CH_1_SPR_RATE_Bf 6120
#define CH_2_MAX_BURSTf 6121
#define CH_2_RATEf 6122
#define CH_2_SCM_INITIATE_PAR_ERRf 6123
#define CH_2_SCM_PARITY_ERR_MASKf 6124
#define CH_2_SPR_CAL_LEN_Af 6125
#define CH_2_SPR_CAL_LEN_Bf 6126
#define CH_2_SPR_MAX_BURST_Af 6127
#define CH_2_SPR_MAX_BURST_Bf 6128
#define CH_2_SPR_RATE_Af 6129
#define CH_2_SPR_RATE_Bf 6130
#define CH_3_MAX_BURSTf 6131
#define CH_3_RATEf 6132
#define CH_3_SCM_INITIATE_PAR_ERRf 6133
#define CH_3_SCM_PARITY_ERR_MASKf 6134
#define CH_3_SPR_CAL_LEN_Af 6135
#define CH_3_SPR_CAL_LEN_Bf 6136
#define CH_3_SPR_MAX_BURST_Af 6137
#define CH_3_SPR_MAX_BURST_Bf 6138
#define CH_3_SPR_RATE_Af 6139
#define CH_3_SPR_RATE_Bf 6140
#define CH_4_MAX_BURSTf 6141
#define CH_4_RATEf 6142
#define CH_4_SCM_INITIATE_PAR_ERRf 6143
#define CH_4_SCM_PARITY_ERR_MASKf 6144
#define CH_4_SPR_CAL_LEN_Af 6145
#define CH_4_SPR_CAL_LEN_Bf 6146
#define CH_4_SPR_MAX_BURST_Af 6147
#define CH_4_SPR_MAX_BURST_Bf 6148
#define CH_4_SPR_RATE_Af 6149
#define CH_4_SPR_RATE_Bf 6150
#define CH_5_MAX_BURSTf 6151
#define CH_5_RATEf 6152
#define CH_5_SCM_INITIATE_PAR_ERRf 6153
#define CH_5_SCM_PARITY_ERR_MASKf 6154
#define CH_5_SPR_CAL_LEN_Af 6155
#define CH_5_SPR_CAL_LEN_Bf 6156
#define CH_5_SPR_MAX_BURST_Af 6157
#define CH_5_SPR_MAX_BURST_Bf 6158
#define CH_5_SPR_RATE_Af 6159
#define CH_5_SPR_RATE_Bf 6160
#define CH_6_MAX_BURSTf 6161
#define CH_6_RATEf 6162
#define CH_6_SCM_INITIATE_PAR_ERRf 6163
#define CH_6_SCM_PARITY_ERR_MASKf 6164
#define CH_6_SPR_CAL_LEN_Af 6165
#define CH_6_SPR_CAL_LEN_Bf 6166
#define CH_6_SPR_MAX_BURST_Af 6167
#define CH_6_SPR_MAX_BURST_Bf 6168
#define CH_6_SPR_RATE_Af 6169
#define CH_6_SPR_RATE_Bf 6170
#define CH_7_MAX_BURSTf 6171
#define CH_7_RATEf 6172
#define CH_7_SCM_INITIATE_PAR_ERRf 6173
#define CH_7_SCM_PARITY_ERR_MASKf 6174
#define CH_7_SPR_CAL_LEN_Af 6175
#define CH_7_SPR_CAL_LEN_Bf 6176
#define CH_7_SPR_MAX_BURST_Af 6177
#define CH_7_SPR_MAX_BURST_Bf 6178
#define CH_7_SPR_RATE_Af 6179
#define CH_7_SPR_RATE_Bf 6180
#define CH_8_MAX_BURSTf 6181
#define CH_8_RATEf 6182
#define CH_8_SCM_INITIATE_PAR_ERRf 6183
#define CH_8_SCM_PARITY_ERR_MASKf 6184
#define CH_8_SPR_CAL_LEN_Af 6185
#define CH_8_SPR_CAL_LEN_Bf 6186
#define CH_8_SPR_MAX_BURST_Af 6187
#define CH_8_SPR_MAX_BURST_Bf 6188
#define CH_8_SPR_RATE_Af 6189
#define CH_8_SPR_RATE_Bf 6190
#define CH_9_MAX_BURSTf 6191
#define CH_9_RATEf 6192
#define CH_9_SCM_INITIATE_PAR_ERRf 6193
#define CH_9_SCM_PARITY_ERR_MASKf 6194
#define CH_9_SPR_CAL_LEN_Af 6195
#define CH_9_SPR_CAL_LEN_Bf 6196
#define CH_9_SPR_MAX_BURST_Af 6197
#define CH_9_SPR_MAX_BURST_Bf 6198
#define CH_9_SPR_RATE_Af 6199
#define CH_9_SPR_RATE_Bf 6200
#define CH_EN_CNT_Af 6201
#define CH_EN_CNT_Bf 6202
#define CH_ERRf 6203
#define CH_EVNT_ERRf 6204
#define CH_MODEf 6205
#define CH_NI_FXX_MAX_CR_RATEf 6206
#define CH_NI_FXX_SUM_OF_PORTSf 6207
#define CH_NI_FXX_WEIGHTf 6208
#define CH_PERIPH_ERRf 6209
#define CH_PORT_NUMf 6210
#define CH_PORT_NUM0f 6211
#define CH_PORT_NUM1f 6212
#define CH_PORT_NUM2f 6213
#define CH_RDWR_ERRf 6214
#define CI0_INTRf 6215
#define CI0_INTR_DISINTf 6216
#define CI0_RD_REQ_FULLf 6217
#define CI0_WR_REQ_FULLf 6218
#define CI1_INTRf 6219
#define CI1_INTR_DISINTf 6220
#define CI1_RD_REQ_FULLf 6221
#define CI1_WR_REQ_FULLf 6222
#define CI2_INTRf 6223
#define CI2_INTR_DISINTf 6224
#define CI2_RD_REQ_FULLf 6225
#define CI2_WR_REQ_FULLf 6226
#define CI3_INTRf 6227
#define CI3_INTR_DISINTf 6228
#define CI3_RD_REQ_FULLf 6229
#define CI3_WR_REQ_FULLf 6230
#define CI4_INTRf 6231
#define CI4_INTR_DISINTf 6232
#define CI4_RD_REQ_FULLf 6233
#define CI4_WR_REQ_FULLf 6234
#define CI5_INTRf 6235
#define CI5_INTR_DISINTf 6236
#define CI5_RD_REQ_FULLf 6237
#define CI5_WR_REQ_FULLf 6238
#define CID0f 6239
#define CID1f 6240
#define CID2f 6241
#define CID3f 6242
#define CIFf 6243
#define CIF_LOST2_HITHRf 6244
#define CIF_LOST2_HITHR0f 6245
#define CIF_LOST2_HITHR1f 6246
#define CIG_INTf 6247
#define CIG_INT_MASKf 6248
#define CIPHER_SUITE_PROTECTIONf 6249
#define CIRf 6250
#define CIR_EXPONENTf 6251
#define CIR_MANTf 6252
#define CIR_MANTISSAf 6253
#define CIR_MANTISSA_64f 6254
#define CIR_MANT_EXPf 6255
#define CIR_REVERSE_EXPONENTf 6256
#define CIR_REV_EXP_2f 6257
#define CIR_SHAPERS_CAL_ACCESS_PERIODf 6258
#define CIR_SHAPERS_CAL_LENGTHf 6259
#define CISFORMATf 6260
#define CISKEW_SEG_RAM_TMf 6261
#define CI_BP_BURST_SIZEf 6262
#define CI_BUFFER_OVERFLOWf 6263
#define CI_BUFFER_OVERFLOW_DISINTf 6264
#define CI_BUFFER_OVERFLOW_MASKf 6265
#define CI_CREDITS_PENDINGf 6266
#define CI_CREDITS_PENDING_DISINTf 6267
#define CI_DISTf 6268
#define CI_FIFO_OVERFLOW_STATUSf 6269
#define CI_LOOKUP_0f 6270
#define CI_LOOKUP_1f 6271
#define CI_LOOKUP_10f 6272
#define CI_LOOKUP_11f 6273
#define CI_LOOKUP_12f 6274
#define CI_LOOKUP_13f 6275
#define CI_LOOKUP_14f 6276
#define CI_LOOKUP_15f 6277
#define CI_LOOKUP_16f 6278
#define CI_LOOKUP_17f 6279
#define CI_LOOKUP_18f 6280
#define CI_LOOKUP_19f 6281
#define CI_LOOKUP_2f 6282
#define CI_LOOKUP_20f 6283
#define CI_LOOKUP_21f 6284
#define CI_LOOKUP_22f 6285
#define CI_LOOKUP_23f 6286
#define CI_LOOKUP_24f 6287
#define CI_LOOKUP_25f 6288
#define CI_LOOKUP_26f 6289
#define CI_LOOKUP_27f 6290
#define CI_LOOKUP_28f 6291
#define CI_LOOKUP_29f 6292
#define CI_LOOKUP_3f 6293
#define CI_LOOKUP_30f 6294
#define CI_LOOKUP_31f 6295
#define CI_LOOKUP_32f 6296
#define CI_LOOKUP_33f 6297
#define CI_LOOKUP_34f 6298
#define CI_LOOKUP_35f 6299
#define CI_LOOKUP_36f 6300
#define CI_LOOKUP_37f 6301
#define CI_LOOKUP_38f 6302
#define CI_LOOKUP_39f 6303
#define CI_LOOKUP_4f 6304
#define CI_LOOKUP_40f 6305
#define CI_LOOKUP_5f 6306
#define CI_LOOKUP_6f 6307
#define CI_LOOKUP_7f 6308
#define CI_LOOKUP_8f 6309
#define CI_LOOKUP_9f 6310
#define CI_LVLf 6311
#define CI_PARITY_ERRORf 6312
#define CI_PARITY_ERROR_DISINTf 6313
#define CI_PHY_CKEf 6314
#define CI_PI_FIFO_OVERFLOWf 6315
#define CI_PI_FIFO_OVERFLOW_DISINTf 6316
#define CI_QS_CONGESTION_HALT_ENf 6317
#define CI_REFRESH_DELAYf 6318
#define CI_RESET_Nf 6319
#define CI_TMf 6320
#define CI_TM_DISINTf 6321
#define CI_WB_FILL_WATERMARKHf 6322
#define CI_WB_FILL_WATERMARKH_CLRf 6323
#define CK25_DISABLEf 6324
#define CKEf 6325
#define CKE_DELAYf 6326
#define CKE_IDDQf 6327
#define CKE_INACTIVEf 6328
#define CKE_INIT_COUNTf 6329
#define CKE_OEBf 6330
#define CKE_REBf 6331
#define CKE_RETf 6332
#define CKE_STATUSf 6333
#define CKSRE_F0f 6334
#define CKSRE_F1f 6335
#define CKSRX_F0f 6336
#define CKSRX_F1f 6337
#define CK_DISf 6338
#define CK_ERRORSf 6339
#define CLf 6340
#define CL0_CTRL_FIFO_FULL_ERR_INTR_MASKf 6341
#define CL0_CTRL_FIFO_FULL_ERR_INTR_STATUSf 6342
#define CL0_CTRL_FIFO_PERR_INTR_MASKf 6343
#define CL0_CTRL_FIFO_PERR_INTR_STATUSf 6344
#define CL0_DATA_FIFO_FULL_ERR_INTR_MASKf 6345
#define CL0_DATA_FIFO_FULL_ERR_INTR_STATUSf 6346
#define CL0_DATA_FIFO_PERR_INTR_MASKf 6347
#define CL0_DATA_FIFO_PERR_INTR_STATUSf 6348
#define CL0_PORT_RESET_Nf 6349
#define CL0_RESET_Nf 6350
#define CL1_CTRL_FIFO_FULL_ERR_INTR_MASKf 6351
#define CL1_CTRL_FIFO_FULL_ERR_INTR_STATUSf 6352
#define CL1_CTRL_FIFO_PERR_INTR_MASKf 6353
#define CL1_CTRL_FIFO_PERR_INTR_STATUSf 6354
#define CL1_DATA_FIFO_FULL_ERR_INTR_MASKf 6355
#define CL1_DATA_FIFO_FULL_ERR_INTR_STATUSf 6356
#define CL1_DATA_FIFO_PERR_INTR_MASKf 6357
#define CL1_DATA_FIFO_PERR_INTR_STATUSf 6358
#define CL1_PORT_RESET_Nf 6359
#define CL1_RESET_Nf 6360
#define CL2_CTRL_FIFO_FULL_ERR_INTR_MASKf 6361
#define CL2_CTRL_FIFO_FULL_ERR_INTR_STATUSf 6362
#define CL2_CTRL_FIFO_PERR_INTR_MASKf 6363
#define CL2_CTRL_FIFO_PERR_INTR_STATUSf 6364
#define CL2_DATA_FIFO_FULL_ERR_INTR_MASKf 6365
#define CL2_DATA_FIFO_FULL_ERR_INTR_STATUSf 6366
#define CL2_DATA_FIFO_PERR_INTR_MASKf 6367
#define CL2_DATA_FIFO_PERR_INTR_STATUSf 6368
#define CLAIM_TAGSAf 6369
#define CLAIM_TAGSBf 6370
#define CLAIM_TAG_CLEARf 6371
#define CLAIM_TAG_SETf 6372
#define CLAM_SHELL_MODEf 6373
#define CLASS0_LIMITf 6374
#define CLASS1_LIMITf 6375
#define CLASS2_LIMITf 6376
#define CLASS3_LIMITf 6377
#define CLASSA_THD_SEL_6LSBf 6378
#define CLASSB_THD_SEL_6LSBf 6379
#define CLASSIFICATION_TAGf 6380
#define CLASSIFICATION_TAG_HIf 6381
#define CLASSIFICATION_TAG_UPPERf 6382
#define CLASSTABLEf 6383
#define CLASS_Af 6384
#define CLASS_Bf 6385
#define CLASS_BASED_SMf 6386
#define CLASS_BASED_SM_ENABLEf 6387
#define CLASS_BASED_SM_PREVENTED_DROPf 6388
#define CLASS_BASED_SM_PREVENTED_TOCPUf 6389
#define CLASS_IDf 6390
#define CLASS_ID0f 6391
#define CLASS_ID1f 6392
#define CLASS_ID_0f 6393
#define CLASS_ID_1f 6394
#define CLASS_ID_2f 6395
#define CLASS_ID_3f 6396
#define CLASS_ID_FULLf 6397
#define CLASS_ID_MSBf 6398
#define CLASS_TABLEf 6399
#define CLAUSE_22_REGADRf 6400
#define CLAUSE_45_DTYPEf 6401
#define CLAUSE_45_REGADRf 6402
#define CLCONFIGf 6403
#define CLEf 6404
#define CLEAN_MAC_INTERRUPTS_ENABLEf 6405
#define CLEARf 6406
#define CLEARCFGf 6407
#define CLEARGTIMERf 6408
#define CLEARMPLSLABELENCOUNTEREDBITTRIGGERf 6409
#define CLEARREASREJSCHDBUFFTHf 6410
#define CLEARREASREJSCHDDESCTHf 6411
#define CLEARREASREJUNSCHDBUFFTHf 6412
#define CLEARREASREJUNSCHDDESCTHf 6413
#define CLEARTHRESHOLDBDf 6414
#define CLEARTHRESHOLDWORDSf 6415
#define CLEAR_ADDRf 6416
#define CLEAR_COUNTERSf 6417
#define CLEAR_CSf 6418
#define CLEAR_DATAf 6419
#define CLEAR_DOUBLE_BIT_ERR_STATUSf 6420
#define CLEAR_DROP_STATE_ON_CONFIG_UPDATEf 6421
#define CLEAR_ECC_STATUSf 6422
#define CLEAR_ETPA_IS_LASTf 6423
#define CLEAR_FOR_RESERVED_0f 6424
#define CLEAR_FOR_RESERVED_1f 6425
#define CLEAR_FOR_RESERVED_2f 6426
#define CLEAR_FOR_RESERVED_3f 6427
#define CLEAR_FOR_SRAM_0_ECC_COR_1B_INTRf 6428
#define CLEAR_FOR_SRAM_0_ECC_DET_2B_INTRf 6429
#define CLEAR_FOR_SRAM_1_ECC_COR_1B_INTRf 6430
#define CLEAR_FOR_SRAM_1_ECC_DET_2B_INTRf 6431
#define CLEAR_FOR_SRAM_2_ECC_COR_1B_INTRf 6432
#define CLEAR_FOR_SRAM_2_ECC_DET_2B_INTRf 6433
#define CLEAR_FOR_SRAM_3_ECC_COR_1B_INTRf 6434
#define CLEAR_FOR_SRAM_3_ECC_DET_2B_INTRf 6435
#define CLEAR_FOR_SRAM_4_ECC_COR_1B_INTRf 6436
#define CLEAR_FOR_SRAM_4_ECC_DET_2B_INTRf 6437
#define CLEAR_FOR_SRAM_5_ECC_COR_1B_INTRf 6438
#define CLEAR_FOR_SRAM_5_ECC_DET_2B_INTRf 6439
#define CLEAR_FOR_SRAM_6_ECC_COR_1B_INTRf 6440
#define CLEAR_FOR_SRAM_6_ECC_DET_2B_INTRf 6441
#define CLEAR_FOR_SRAM_7_ECC_COR_1B_INTRf 6442
#define CLEAR_FOR_SRAM_7_ECC_DET_2B_INTRf 6443
#define CLEAR_FREE_LIST_GOf 6444
#define CLEAR_GTIMERf 6445
#define CLEAR_HALTf 6446
#define CLEAR_INCOMING_ECNf 6447
#define CLEAR_LINK_INTERRUPTION_STATUSf 6448
#define CLEAR_LOCAL_FAULT_STATUSf 6449
#define CLEAR_MAX_FIFO_DEPTHf 6450
#define CLEAR_MAX_REFRESHES_ISSUEDf 6451
#define CLEAR_MINMAX_FIFO_DEPTHf 6452
#define CLEAR_POOL_DROP_STATE_ON_COLOR_CONFIGf 6453
#define CLEAR_REf 6454
#define CLEAR_REMOTE_FAULT_STATUSf 6455
#define CLEAR_RX_HCFC_MSG_OVERFLOWf 6456
#define CLEAR_RX_LLFC_MSG_OVERFLOWf 6457
#define CLEAR_RX_MSG_OVERFLOWf 6458
#define CLEAR_RX_PKT_OVERFLOWf 6459
#define CLEAR_SINGLE_BIT_ERR_STATUSf 6460
#define CLEAR_STATUSf 6461
#define CLEAR_TAPS01_MAX_FIFO_DEPTHf 6462
#define CLEAR_THRESHOLD_BDf 6463
#define CLEAR_THRESHOLD_WORDSf 6464
#define CLEAR_TX_HCFC_MSG_OVERFLOWf 6465
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 6466
#define CLEAR_TX_PKT_OVERFLOWf 6467
#define CLEAR_TX_PKT_UNDERFLOWf 6468
#define CLEAR_TX_TS_FIFO_OVERFLOWf 6469
#define CLEAR_WEf 6470
#define CLERRORPOINTERf 6471
#define CLFf 6472
#define CLFCf 6473
#define CLF_0_ECC_1B_ERR_GENf 6474
#define CLF_0_ECC_1B_ERR_MASKf 6475
#define CLF_0_ECC_2B_ERR_GENf 6476
#define CLF_0_ECC_2B_ERR_MASKf 6477
#define CLF_1_ECC_1B_ERR_GENf 6478
#define CLF_1_ECC_1B_ERR_MASKf 6479
#define CLF_1_ECC_2B_ERR_GENf 6480
#define CLF_1_ECC_2B_ERR_MASKf 6481
#define CLH_ENf 6482
#define CLIENT0f 6483
#define CLIENT1f 6484
#define CLIENT_128B_SCHEDULE_QUANTUMf 6485
#define CLIENT_ENf 6486
#define CLIENT_GE_CLOCK_SPACINGf 6487
#define CLIENT_IDf 6488
#define CLIENT_QUAD0_PORT0_START_ENf 6489
#define CLIENT_QUAD0_PORT1_START_ENf 6490
#define CLIENT_QUAD0_PORT2_START_ENf 6491
#define CLIENT_QUAD0_PORT3_START_ENf 6492
#define CLIENT_QUAD1_PORT0_START_ENf 6493
#define CLIENT_QUAD1_PORT1_START_ENf 6494
#define CLIENT_QUAD1_PORT2_START_ENf 6495
#define CLIENT_QUAD1_PORT3_START_ENf 6496
#define CLIENT_QUAD2_PORT0_START_ENf 6497
#define CLIENT_QUAD2_PORT1_START_ENf 6498
#define CLIENT_QUAD2_PORT2_START_ENf 6499
#define CLIENT_QUAD2_PORT3_START_ENf 6500
#define CLINKE_CORRECTED_ERRORf 6501
#define CLINKE_CORRECTED_ERROR_DISINTf 6502
#define CLINKE_UNCORRECTED_ERRORf 6503
#define CLINKE_UNCORRECTED_ERROR_DISINTf 6504
#define CLINKI_CORRECTED_ERRORf 6505
#define CLINKI_CORRECTED_ERROR_DISINTf 6506
#define CLINKI_UNCORRECTED_ERRORf 6507
#define CLINKI_UNCORRECTED_ERROR_DISINTf 6508
#define CLK0_IDDQf 6509
#define CLK0_OEBf 6510
#define CLK0_PAD_DISf 6511
#define CLK0_REBf 6512
#define CLK0_RXENBf 6513
#define CLK1_IDDQf 6514
#define CLK1_OEBf 6515
#define CLK1_PAD_DISf 6516
#define CLK1_REBf 6517
#define CLK1_RXENBf 6518
#define CLKMGR_ACCf 6519
#define CLKMON_CTLf 6520
#define CLKMON_OUTf 6521
#define CLKMON_SELf 6522
#define CLKSRCSELf 6523
#define CLK_250_SELf 6524
#define CLK_25_SELf 6525
#define CLK_DIVf 6526
#define CLK_DIV_RATIOf 6527
#define CLK_DIV_RSTNf 6528
#define CLK_ENf 6529
#define CLK_ENABLEf 6530
#define CLK_ENFORCEf 6531
#define CLK_ENFORCE_GPORTf 6532
#define CLK_ENFORCE_XLPORTf 6533
#define CLK_GATING_ENf 6534
#define CLK_GRANf 6535
#define CLK_LOW_CNT_WIDTHf 6536
#define CLK_OUT_ENf 6537
#define CLK_PAD_OEBf 6538
#define CLK_RECOVERY_BKUP_RESETf 6539
#define CLK_RECOVERY_BKUP_SELECTf 6540
#define CLK_RECOVERY_PRI_RESETf 6541
#define CLK_RECOVERY_PRI_SELECTf 6542
#define CLK_SELECTf 6543
#define CLLU_0_INITIATE_PAR_ERRf 6544
#define CLLU_0_PARITY_ERR_MASKf 6545
#define CLLU_1_INITIATE_PAR_ERRf 6546
#define CLLU_1_PARITY_ERR_MASKf 6547
#define CLOCKING_4Xf 6548
#define CLOCKSf 6549
#define CLOCKS_PER_EPOCHf 6550
#define CLOCK_SCALINGf 6551
#define CLOSE_DESCf 6552
#define CLP0f 6553
#define CLP0_ECC_ENf 6554
#define CLP0_ENf 6555
#define CLP0_POWER_DOWNf 6556
#define CLP0_RESETf 6557
#define CLP0_X0_FIFO_EMPTYf 6558
#define CLP0_X1_FIFO_EMPTYf 6559
#define CLP0_X2_FIFO_EMPTYf 6560
#define CLP1f 6561
#define CLP1_ECC_ENf 6562
#define CLP1_ENf 6563
#define CLP1_RESETf 6564
#define CLP1_X0_FIFO_EMPTYf 6565
#define CLP1_X1_FIFO_EMPTYf 6566
#define CLP1_X2_FIFO_EMPTYf 6567
#define CLP2f 6568
#define CLP2_ECC_ENf 6569
#define CLP2_ENf 6570
#define CLP2_RESETf 6571
#define CLP2_X0_FIFO_EMPTYf 6572
#define CLP3f 6573
#define CLP3_ECC_ENf 6574
#define CLP3_ENf 6575
#define CLP3_RESETf 6576
#define CLP_0_INITf 6577
#define CLP_0_RESETf 6578
#define CLP_1_INITf 6579
#define CLP_1_RESETf 6580
#define CLP_CTRL_BUFFER_TMf 6581
#define CLP_NEEE_PD_ENf 6582
#define CLP_N_OTP_PORT_BOND_OPTIONf 6583
#define CLRf 6584
#define CLRCFGf 6585
#define CLRDROPCTRf 6586
#define CLR_BIST_LAST_DATA_ERRf 6587
#define CLR_CNTf 6588
#define CLR_LINK_STATUS_CHANGEf 6589
#define CLR_RX_PAUSE_STATUS_CHANGEf 6590
#define CLR_STATUSf 6591
#define CLR_STICKYf 6592
#define CLR_STK_EXCf 6593
#define CLR_STK_PIPEf 6594
#define CLR_TX_PAUSE_STATUS_CHANGEf 6595
#define CLR_XMIT_CREDITf 6596
#define CLSB_ADM_CTRL_EOP_ERROR_EVf 6597
#define CLSB_ADM_CTRL_EOP_ERROR_EV_DISINTf 6598
#define CLSB_ADM_CTRL_MOP_ERROR_EVf 6599
#define CLSB_ADM_CTRL_MOP_ERROR_EV_DISINTf 6600
#define CLSB_ADM_CTRL_SEOP_ERROR_EVf 6601
#define CLSB_ADM_CTRL_SEOP_ERROR_EV_DISINTf 6602
#define CLSB_ADM_CTRL_SOP_ERROR_EVf 6603
#define CLSB_ADM_CTRL_SOP_ERROR_EV_DISINTf 6604
#define CLSB_OVERFLOW_EVf 6605
#define CLSB_OVERFLOW_EV_DISINTf 6606
#define CLSCHTYPEf 6607
#define CL_CLIENT_IFf 6608
#define CL_CONFIGf 6609
#define CL_EEE_POWERDOWN_ENf 6610
#define CL_PORT0_CREDITf 6611
#define CL_PORT10_CREDITf 6612
#define CL_PORT11_CREDITf 6613
#define CL_PORT1_CREDITf 6614
#define CL_PORT2_CREDITf 6615
#define CL_PORT3_CREDITf 6616
#define CL_PORT4_CREDITf 6617
#define CL_PORT5_CREDITf 6618
#define CL_PORT6_CREDITf 6619
#define CL_PORT7_CREDITf 6620
#define CL_PORT8_CREDITf 6621
#define CL_PORT9_CREDITf 6622
#define CL_PORT_IDf 6623
#define CL_PORT_MODE_ENf 6624
#define CL_PORT_QSGMII_SELf 6625
#define CL_SCH_TYPEf 6626
#define CMAC_EEE_TIMERS_HIf 6627
#define CMAC_EEE_TIMERS_LOf 6628
#define CMAC_MACSEC_CTRL_HIf 6629
#define CMAC_MACSEC_CTRL_LOf 6630
#define CMAC_PAUSE_CTRL_HIf 6631
#define CMAC_PAUSE_CTRL_LOf 6632
#define CMAC_RESETf 6633
#define CMAC_TX_CTRL_HIf 6634
#define CMAC_TX_CTRL_LOf 6635
#define CMAC_VERSIONf 6636
#define CMBRSTSIZEf 6637
#define CMC0_CLK_ENf 6638
#define CMC0_ECC_CHECK_ENf 6639
#define CMC0_MAX_BUFLIMITf 6640
#define CMC0_MIN_BUFLIMITf 6641
#define CMC1_CLK_ENf 6642
#define CMC1_ECC_CHECK_ENf 6643
#define CMC1_MAX_BUFLIMITf 6644
#define CMC1_MIN_BUFLIMITf 6645
#define CMC2_CLK_ENf 6646
#define CMC2_ECC_CHECK_ENf 6647
#define CMC2_MAX_BUFLIMITf 6648
#define CMC2_MIN_BUFLIMITf 6649
#define CMCID_M0_READ_QOSf 6650
#define CMCID_M0_WRITE_QOSf 6651
#define CMDf 6652
#define CMD0_DEADLINEf 6653
#define CMD0_RD_PRIf 6654
#define CMD0_WR_PRIf 6655
#define CMD1_DEADLINEf 6656
#define CMD1_RD_PRIf 6657
#define CMD1_WR_PRIf 6658
#define CMDS_ENf 6659
#define CMDS_FILTEREDf 6660
#define CMD_BPC_SELECTf 6661
#define CMD_BPP_SELECTf 6662
#define CMD_DATAf 6663
#define CMD_DINf 6664
#define CMD_DONEf 6665
#define CMD_DOUTf 6666
#define CMD_ERRf 6667
#define CMD_FIFO0_AFULLf 6668
#define CMD_FIFO0_AFULL_DISINTf 6669
#define CMD_FIFO0_DISABLE_ECCf 6670
#define CMD_FIFO0_ECC_CORRUPTf 6671
#define CMD_FIFO0_LOSf 6672
#define CMD_FIFO0_LOS_DISINTf 6673
#define CMD_FIFO1_AFULLf 6674
#define CMD_FIFO1_AFULL_DISINTf 6675
#define CMD_FIFO1_DISABLE_ECCf 6676
#define CMD_FIFO1_ECC_CORRUPTf 6677
#define CMD_FIFO1_LOSf 6678
#define CMD_FIFO1_LOS_DISINTf 6679
#define CMD_FIFO_AFULL_THRESHf 6680
#define CMD_IRDYf 6681
#define CMD_ISYNCf 6682
#define CMD_ORDYf 6683
#define CMD_OSYNCf 6684
#define CMD_REQf 6685
#define CMD_RSP_FIFO_TMf 6686
#define CMD_SEGMENT_ERRORf 6687
#define CMD_SEGMENT_ERROR_DISINTf 6688
#define CMD_SEGMENT_ERROR_NUMBERf 6689
#define CMD_SEGMENT_ERROR_OFFSETf 6690
#define CMD_TYPEf 6691
#define CMD_VLDf 6692
#define CMD_VLD_MASKf 6693
#define CMEM_DISABLE_ECCf 6694
#define CMEM_ECC_CORRUPTf 6695
#define CMICMINTIMERf 6696
#define CMICMODE_I2C_SELf 6697
#define CMICM_BISR_BYPASS_ENABLEf 6698
#define CMICM_CREDITS_ON_INITf 6699
#define CMICM_OUTSTANDING_REQ_COUNTf 6700
#define CMICSLOTSELf 6701
#define CMICTXCOSMASKf 6702
#define CMIC_BASE_PORTf 6703
#define CMIC_BSAFE_CLKGEN_RST_Lf 6704
#define CMIC_BSAFE_RST_Lf 6705
#define CMIC_BUFFER_1BIT_ERROR_REPORTf 6706
#define CMIC_BUF_ECC_ENf 6707
#define CMIC_BUF_ENABLEf 6708
#define CMIC_CLIENT_IFf 6709
#define CMIC_DDR0_RST_Lf 6710
#define CMIC_DDR1_RST_Lf 6711
#define CMIC_DIAG_MODE_ERRORf 6712
#define CMIC_DIAG_MODE_ERROR_DISINTf 6713
#define CMIC_DIAG_MODE_ERROR_MASKf 6714
#define CMIC_EP_RST_Lf 6715
#define CMIC_ESM_RST_Lf 6716
#define CMIC_FP_RST_Lf 6717
#define CMIC_G2P50_RST_Lf 6718
#define CMIC_G2P51_RST_Lf 6719
#define CMIC_G2P52_RST_Lf 6720
#define CMIC_G2P53_RST_Lf 6721
#define CMIC_GP0_RST_Lf 6722
#define CMIC_GP1_RST_Lf 6723
#define CMIC_GP2_RST_Lf 6724
#define CMIC_GP_RST_Lf 6725
#define CMIC_GX12_RST_Lf 6726
#define CMIC_GX2_RST_Lf 6727
#define CMIC_GX4_RST_Lf 6728
#define CMIC_GX8_0_RST_Lf 6729
#define CMIC_GX8_1_RST_Lf 6730
#define CMIC_GX8_2_RST_Lf 6731
#define CMIC_GX8_SERDES_0_RST_Lf 6732
#define CMIC_GX8_SERDES_1_RST_Lf 6733
#define CMIC_GX8_SERDES_2_RST_Lf 6734
#define CMIC_GX9_RST_Lf 6735
#define CMIC_GXP_RST_Lf 6736
#define CMIC_IP_RST_Lf 6737
#define CMIC_LINK_STATUS_CHANGE_STICKYf 6738
#define CMIC_LOCK_CYCLESf 6739
#define CMIC_MCS_PING_PONG_RDBUF0_MEM0_STBYf 6740
#define CMIC_MCS_PING_PONG_RDBUF0_MEM0_TMf 6741
#define CMIC_MCS_PING_PONG_RDBUF0_MEM1_STBYf 6742
#define CMIC_MCS_PING_PONG_RDBUF0_MEM1_TMf 6743
#define CMIC_MCS_PING_PONG_RDBUF1_MEM0_STBYf 6744
#define CMIC_MCS_PING_PONG_RDBUF1_MEM0_TMf 6745
#define CMIC_MCS_PING_PONG_RDBUF1_MEM1_STBYf 6746
#define CMIC_MCS_PING_PONG_RDBUF1_MEM1_TMf 6747
#define CMIC_MCS_PING_PONG_WRBUF0_MEM0_STBYf 6748
#define CMIC_MCS_PING_PONG_WRBUF0_MEM0_TMf 6749
#define CMIC_MCS_PING_PONG_WRBUF0_MEM1_STBYf 6750
#define CMIC_MCS_PING_PONG_WRBUF0_MEM1_TMf 6751
#define CMIC_MCS_PING_PONG_WRBUF1_MEM0_STBYf 6752
#define CMIC_MCS_PING_PONG_WRBUF1_MEM0_TMf 6753
#define CMIC_MCS_PING_PONG_WRBUF1_MEM1_STBYf 6754
#define CMIC_MCS_PING_PONG_WRBUF1_MEM1_TMf 6755
#define CMIC_MMU_RST_Lf 6756
#define CMIC_OTPC_RST_Lf 6757
#define CMIC_PG0_RST_Lf 6758
#define CMIC_PG1_RST_Lf 6759
#define CMIC_PG2_RST_Lf 6760
#define CMIC_PG3_RST_Lf 6761
#define CMIC_PORT_CREDITf 6762
#define CMIC_PVT_RST_Lf 6763
#define CMIC_QGPHY0_RST_Lf 6764
#define CMIC_QGPHY1_RST_Lf 6765
#define CMIC_QSGMII2X0_RST_Lf 6766
#define CMIC_QSGMII2X1_RST_Lf 6767
#define CMIC_QSGMII2X_SERDES_0_RST_Lf 6768
#define CMIC_QSGMII2X_SERDES_1_RST_Lf 6769
#define CMIC_QSGMII2X_SERDES_2_RST_Lf 6770
#define CMIC_REMOVE_HIGIG_HDRf 6771
#define CMIC_REQ_ENABLEf 6772
#define CMIC_RX_FC_MASKf 6773
#define CMIC_RX_FC_STATUSf 6774
#define CMIC_SP_RST_Lf 6775
#define CMIC_TCAM_RST_Lf 6776
#define CMIC_TEMP_MON_PEAK_RST_Lf 6777
#define CMIC_TO_BS_PLL0_SW_OVWRf 6778
#define CMIC_TO_BS_PLL1_SW_OVWRf 6779
#define CMIC_TO_CORE_PLL_LOADf 6780
#define CMIC_TO_MCS_PLL_LOADf 6781
#define CMIC_TO_TS_PLL_LOADf 6782
#define CMIC_TO_XG_PLL0_SW_OVWRf 6783
#define CMIC_TO_XG_PLL1_SW_OVWRf 6784
#define CMIC_TO_XG_PLL2_SW_OVWRf 6785
#define CMIC_TO_XG_PLL3_SW_OVWRf 6786
#define CMIC_TX_FC_MASKf 6787
#define CMIC_TX_FC_SELECTf 6788
#define CMIC_TX_FC_STATUSf 6789
#define CMIC_XG0_PLL_RST_Lf 6790
#define CMIC_XG1_PLL_RST_Lf 6791
#define CMIC_XGP0_RST_Lf 6792
#define CMIC_XGP1_RST_Lf 6793
#define CMIC_XGP2_RST_Lf 6794
#define CMIC_XGP3_RST_Lf 6795
#define CMIC_XGPLL_LOCKf 6796
#define CMIC_XGXS_RST_Lf 6797
#define CMIC_XG_PLL0_POST_RST_Lf 6798
#define CMIC_XG_PLL0_RST_Lf 6799
#define CMIC_XG_PLL1_POST_RST_Lf 6800
#define CMIC_XG_PLL1_RST_Lf 6801
#define CMIC_XG_PLL2_POST_RST_Lf 6802
#define CMIC_XG_PLL2_RST_Lf 6803
#define CMIC_XG_PLL3_POST_RST_Lf 6804
#define CMIC_XG_PLL3_RST_Lf 6805
#define CMIC_XG_PLL_LOCKf 6806
#define CMIC_XG_PLL_RST_Lf 6807
#define CMIC_XP0_RST_Lf 6808
#define CMIC_XP1_RST_Lf 6809
#define CMIC_XP2_RST_Lf 6810
#define CMIC_XP3_RST_Lf 6811
#define CMIC_XP_RST_Lf 6812
#define CMIC_XQP0_RST_Lf 6813
#define CMIC_XQP1_RST_Lf 6814
#define CMIC_XQP2_RST_Lf 6815
#define CMIC_XQP3_RST_Lf 6816
#define CMLf 6817
#define CMLSCHCREDITCNTf 6818
#define CMLSCHCREDITOVFf 6819
#define CMLSCH_CREDIT_CNTf 6820
#define CMLSCH_CREDIT_OVFf 6821
#define CML_2ED_OUT_ENf 6822
#define CML_BMAC_MOVEf 6823
#define CML_BMAC_NEWf 6824
#define CML_BYP_ENf 6825
#define CML_FLAGS_MOVEf 6826
#define CML_FLAGS_NEWf 6827
#define CML_OUTPUT_ENf 6828
#define CML_OVERRIDE_ENABLE_MOVEf 6829
#define CML_OVERRIDE_ENABLE_NEWf 6830
#define CML_OVERRIDE_MOVEf 6831
#define CML_OVERRIDE_NEWf 6832
#define CMP_ACTIONf 6833
#define CMP_EM_RDAT_FRf 6834
#define CMSBf 6835
#define CMTXBYTEMODEf 6836
#define CMTXPERIODf 6837
#define CMU_PORT0_CORRECTED_ERRORf 6838
#define CMU_PORT0_CORRECTED_ERROR_DISINTf 6839
#define CMU_PORT0_DISABLE_PARITYf 6840
#define CMU_PORT0_FORCE_UNCORRECTABLE_ERRORf 6841
#define CMU_PORT0_OC_MEM_DISABLE_ECCf 6842
#define CMU_PORT0_UNCORRECTED_ERRORf 6843
#define CMU_PORT0_UNCORRECTED_ERROR_DISINTf 6844
#define CMU_PORT1_CORRECTED_ERRORf 6845
#define CMU_PORT1_CORRECTED_ERROR_DISINTf 6846
#define CMU_PORT1_DISABLE_PARITYf 6847
#define CMU_PORT1_FORCE_UNCORRECTABLE_ERRORf 6848
#define CMU_PORT1_OC_MEM_DISABLE_ECCf 6849
#define CMU_PORT1_UNCORRECTED_ERRORf 6850
#define CMU_PORT1_UNCORRECTED_ERROR_DISINTf 6851
#define CMU_PW_ERRf 6852
#define CMU_PW_ERR_DISINTf 6853
#define CM_BUFFERf 6854
#define CM_ECC_BUFFER_TMf 6855
#define CM_ECC_ENf 6856
#define CM_ECC_ERRf 6857
#define CM_ENf 6858
#define CM_FIFO_OVERFLOWf 6859
#define CM_FIFO_OVERFLOW_DISINTf 6860
#define CM_FIFO_OVERFLOW_MASKf 6861
#define CM_FIFO_UNDERRUNf 6862
#define CM_FIFO_UNDERRUN_DISINTf 6863
#define CM_FIFO_UNDERRUN_MASKf 6864
#define CM_PAR_ERRf 6865
#define CM_RESETf 6866
#define CM_RESET_Nf 6867
#define CM_STARTCNTf 6868
#define CM_TMf 6869
#define CNf 6870
#define CNAKf 6871
#define CNCTVTY_LNK_0f 6872
#define CNCTVTY_LNK_1f 6873
#define CNCTVTY_LNK_10f 6874
#define CNCTVTY_LNK_11f 6875
#define CNCTVTY_LNK_12f 6876
#define CNCTVTY_LNK_13f 6877
#define CNCTVTY_LNK_14f 6878
#define CNCTVTY_LNK_15f 6879
#define CNCTVTY_LNK_16f 6880
#define CNCTVTY_LNK_17f 6881
#define CNCTVTY_LNK_18f 6882
#define CNCTVTY_LNK_19f 6883
#define CNCTVTY_LNK_2f 6884
#define CNCTVTY_LNK_20f 6885
#define CNCTVTY_LNK_21f 6886
#define CNCTVTY_LNK_22f 6887
#define CNCTVTY_LNK_23f 6888
#define CNCTVTY_LNK_24f 6889
#define CNCTVTY_LNK_25f 6890
#define CNCTVTY_LNK_26f 6891
#define CNCTVTY_LNK_27f 6892
#define CNCTVTY_LNK_28f 6893
#define CNCTVTY_LNK_29f 6894
#define CNCTVTY_LNK_3f 6895
#define CNCTVTY_LNK_30f 6896
#define CNCTVTY_LNK_31f 6897
#define CNCTVTY_LNK_4f 6898
#define CNCTVTY_LNK_5f 6899
#define CNCTVTY_LNK_6f 6900
#define CNCTVTY_LNK_7f 6901
#define CNCTVTY_LNK_8f 6902
#define CNCTVTY_LNK_9f 6903
#define CNCTVTY_LNK_EVTSf 6904
#define CNGf 6905
#define CNGCELLSETLIMITf 6906
#define CNGDYNCELLLIMITf 6907
#define CNGPKTSETLIMITf 6908
#define CNGPKTSETLIMIT0f 6909
#define CNGPKTSETLIMIT1f 6910
#define CNGPORTPKTLIMIT0f 6911
#define CNGPORTPKTLIMIT1f 6912
#define CNGQ_ON_BUFF_ENf 6913
#define CNGSTLVLBETTERWEIGHTf 6914
#define CNGSTLVLTHRESH0f 6915
#define CNGSTLVLTHRESH1f 6916
#define CNGSTLVLTHRESH2f 6917
#define CNGSTLVLWORSEWEIGHTf 6918
#define CNGST_LVL_BETTER_WEIGHTf 6919
#define CNGST_LVL_THRESH_0f 6920
#define CNGST_LVL_THRESH_1f 6921
#define CNGST_LVL_THRESH_2f 6922
#define CNGST_LVL_WORSE_WEIGHTf 6923
#define CNGTOTALDYNCELLLIMITf 6924
#define CNG_DROP_ENf 6925
#define CNG_MASKf 6926
#define CNG_QNUMf 6927
#define CNG_SIZEf 6928
#define CNG_VALUEf 6929
#define CNI_PKT_CNTf 6930
#define CNI_PKT_CNT_OVFf 6931
#define CNMCNT_TMf 6932
#define CNMCPID0TOFCTYPEf 6933
#define CNMCPID1TOFCTYPEf 6934
#define CNMCPID2TOFCTYPEf 6935
#define CNMCPID3TOFCTYPEf 6936
#define CNMCPID4TOFCTYPEf 6937
#define CNMCPID5TOFCTYPEf 6938
#define CNMCPID6TOFCTYPEf 6939
#define CNMCPID7TOFCTYPEf 6940
#define CNMDISABLECNTAGf 6941
#define CNMDUNEHEADERFORMATf 6942
#define CNMENABLEf 6943
#define CNMETHERTYPEf 6944
#define CNMEXTCPIDMSBf 6945
#define CNMFTMHDPf 6946
#define CNMFTMHMIRRORDISABLEf 6947
#define CNMFTMHOTMISITMf 6948
#define CNMFTMHOTMPORTf 6949
#define CNMFTMHQSIGf 6950
#define CNMFTMHSRCSYSPORTf 6951
#define CNMFTMHTRAFFICCLASSf 6952
#define CNMINGRESSVLANEDITCMDMAPf 6953
#define CNMINTERCEPTDISCARDf 6954
#define CNMLMTf 6955
#define CNMMACSAf 6956
#define CNMORIGVLANPRIORITYf 6957
#define CNMORIGVLANUSETCf 6958
#define CNMPDUCPIDBASEf 6959
#define CNMPDUCPIDMSBf 6960
#define CNMPDURESERVEDVf 6961
#define CNMPDUVERSIONf 6962
#define CNMPKTCNTf 6963
#define CNMPKTCNTOVFf 6964
#define CNMPKTRJCTf 6965
#define CNMPKTRJCTMASKf 6966
#define CNMPPHEDITPCPDEIf 6967
#define CNMPPHPKTISCTLf 6968
#define CNMPPHVLANEDITCMDWITHCNMf 6969
#define CNMPPHVLANEDITCMDWITHOUTCNMf 6970
#define CNMP_PH_EDIT_DEIf 6971
#define CNMP_PH_EDIT_PCPf 6972
#define CNMP_PH_VLAN_EDIT_CMD_WITHOUT_CNTGf 6973
#define CNMP_PH_VLAN_EDIT_CMD_WITH_CNTGf 6974
#define CNMQ_TMf 6975
#define CNMSAMPLINGMODEf 6976
#define CNMSHPENf 6977
#define CNMSHPINTRVLf 6978
#define CNMSHPMAXBURSTf 6979
#define CNMSHPPKTEVNTf 6980
#define CNMSMPMODEENf 6981
#define CNMTIMERGRANULARITYf 6982
#define CNM_ACTUAL_SIZE_FREEZEDf 6983
#define CNM_ACTUAL_SIZE_VALIDf 6984
#define CNM_ADD_CFG_CN_TAGf 6985
#define CNM_ADD_ENCP_FRMf 6986
#define CNM_CALC_FABRIC_CRC_DISf 6987
#define CNM_CNTf 6988
#define CNM_CN_TAG_ETHER_TYPEf 6989
#define CNM_CN_TAG_FLOW_IDf 6990
#define CNM_COUNT_DROPSf 6991
#define CNM_COUNT_FLOW_CONTROLf 6992
#define CNM_CPID_0_TO_FC_TYPEf 6993
#define CNM_CPID_1_TO_FC_TYPEf 6994
#define CNM_CPID_2_TO_FC_TYPEf 6995
#define CNM_CPID_3_TO_FC_TYPEf 6996
#define CNM_CPID_4_TO_FC_TYPEf 6997
#define CNM_CPID_5_TO_FC_TYPEf 6998
#define CNM_CPID_6_TO_FC_TYPEf 6999
#define CNM_CPID_7_TO_FC_TYPEf 7000
#define CNM_DATAf 7001
#define CNM_DISABLE_CN_TAGf 7002
#define CNM_DRAM_PKT_TOO_SMALL_ENCPf 7003
#define CNM_DRAM_PKT_TOO_SMALL_ENCP_MASKf 7004
#define CNM_DROPf 7005
#define CNM_DSP_EXT_DSPf 7006
#define CNM_DSP_EXT_USE_ORIG_DSPf 7007
#define CNM_DUNE_HEADER_FORMATf 7008
#define CNM_ENABLEf 7009
#define CNM_ETHERNET_TYPE_CODEf 7010
#define CNM_ETHER_TYPEf 7011
#define CNM_FHEI_5_BYTES_FIX_ENf 7012
#define CNM_FTMH_CNIf 7013
#define CNM_FTMH_DPf 7014
#define CNM_FTMH_DSP_EXT_PRESENTf 7015
#define CNM_FTMH_MCID_OUTLIFf 7016
#define CNM_FTMH_MIRROR_DISABLEf 7017
#define CNM_FTMH_OTM_PORTf 7018
#define CNM_FTMH_OUTLIF_IS_SRC_SYS_PORTf 7019
#define CNM_FTMH_PPH_TYPEf 7020
#define CNM_FTMH_Q_SIGf 7021
#define CNM_FTMH_RESERVED_LSBSf 7022
#define CNM_FTMH_SRC_SYS_PORTf 7023
#define CNM_FTMH_TM_ACTION_IS_MCf 7024
#define CNM_FTMH_TRAFFIC_CLASSf 7025
#define CNM_FTMH_USE_ORIG_SRC_SYS_PORTf 7026
#define CNM_GEN_IF_NO_CN_TAGf 7027
#define CNM_GEN_IF_NO_PPHf 7028
#define CNM_GEN_PKT_ACTUAL_SIZEf 7029
#define CNM_INGRESS_VLAN_EDIT_CMD_MAPf 7030
#define CNM_INTERCEPT_INTf 7031
#define CNM_INTERCEPT_INT_MASKf 7032
#define CNM_INTRCPT_DROP_ENf 7033
#define CNM_INTRCPT_ENf 7034
#define CNM_INTRCPT_FC_ENf 7035
#define CNM_INTRCPT_FC_VEC_INDEXf 7036
#define CNM_LB_EXT_LB_KEYf 7037
#define CNM_LB_EXT_USE_ORIG_KEYf 7038
#define CNM_LOCAL_SRC_PORT_BASEf 7039
#define CNM_MAC_SAf 7040
#define CNM_NON_DUNE_FORMAT_MODEf 7041
#define CNM_NON_DUNE_SAMP_DATA_SIZEf 7042
#define CNM_ORIG_VLAN_CFIf 7043
#define CNM_ORIG_VLAN_IDf 7044
#define CNM_ORIG_VLAN_PRIORITYf 7045
#define CNM_ORIG_VLAN_USE_ORIGf 7046
#define CNM_ORIG_VLAN_USE_TCf 7047
#define CNM_PACKETS_CNTf 7048
#define CNM_PACKET_DELETEDf 7049
#define CNM_PACKET_DELETED_MASKf 7050
#define CNM_PDU_CPID_MSBf 7051
#define CNM_PDU_RESERVED_Vf 7052
#define CNM_PDU_VERSIONf 7053
#define CNM_PKT_CNTf 7054
#define CNM_PKT_CNT_OVFf 7055
#define CNM_PKT_RJCTf 7056
#define CNM_PKT_RJCT_MASKf 7057
#define CNM_PPH_EDIT_VIDf 7058
#define CNM_PPH_FHEI_SIZEf 7059
#define CNM_PPH_FWD_CODEf 7060
#define CNM_PPH_FWD_HEADER_OFFSETf 7061
#define CNM_PPH_INLIFf 7062
#define CNM_PPH_INLIF_ORIENTATIONf 7063
#define CNM_PPH_INLIF_USE_ORIG_INLIFf 7064
#define CNM_PPH_LEARN_ALLOWEDf 7065
#define CNM_PPH_PKT_IS_CTLf 7066
#define CNM_PPH_SNOOP_CPU_CODEf 7067
#define CNM_PPH_UNKNOWN_DAf 7068
#define CNM_PPH_VSIf 7069
#define CNM_PPH_VSI_USE_ORIG_VSIf 7070
#define CNM_QUEUE0f 7071
#define CNM_QUEUE1f 7072
#define CNM_Q_MEMf 7073
#define CNM_REMOVE_DRAM_CRC_DISf 7074
#define CNM_SHP_ENf 7075
#define CNM_SHP_INTRVLf 7076
#define CNM_SHP_MAX_BURSTf 7077
#define CNM_SHP_PKT_EVNTf 7078
#define CNM_SMP_MODE_ENf 7079
#define CNM_STACK_EXT_HISTORY_BMAPf 7080
#define CNM_STACK_EXT_USE_ORIG_BMAPf 7081
#define CNM_TIMER_GRANULARITYf 7082
#define CNM_USE_OTM_PORT_TYPEf 7083
#define CNM_USE_VLAN_PRIORITY_BITSf 7084
#define CNM_XGS_CONTROL_DATA_LENGTHf 7085
#define CNM_XGS_CONTROL_OPCODEf 7086
#define CNM_XGS_CONTROL_RESERVEDf 7087
#define CNM_XGS_DATA_CPID_HIGHf 7088
#define CNM_XGS_DATA_RESERVEDf 7089
#define CNM_XGS_DPf 7090
#define CNM_XGS_EHVf 7091
#define CNM_XGS_LBIDf 7092
#define CNM_XGS_PPD_0f 7093
#define CNM_XGS_PPD_TYPEf 7094
#define CNM_XGS_REP_COPYf 7095
#define CNM_XGS_RESERVEDf 7096
#define CNM_XGS_SAMP_DATA_SIZEf 7097
#define CNM_XGS_SIGNATURE_DAf 7098
#define CNM_XGS_SIGNATURE_ETHER_TYPEf 7099
#define CNM_XGS_SIGNATURE_SAf 7100
#define CNP_ES_COUNT_WRAPf 7101
#define CNP_EXT_SEARCHf 7102
#define CNP_EXT_SEARCH_COUNTf 7103
#define CNP_SEARCH_REQf 7104
#define CNP_SEARCH_REQ_COUNT_MSBf 7105
#define CNRED_PARITY_ERR_MASKf 7106
#define CNSf 7107
#define CNTf 7108
#define CNTAG_DELETE_PRI_BITMAPf 7109
#define CNTAG_PRESENTf 7110
#define CNTAG_PRESENT_MASKf 7111
#define CNTBYGTIMERf 7112
#define CNTBYNIFf 7113
#define CNTBYPORTf 7114
#define CNTBYTIMERf 7115
#define CNTCLFCf 7116
#define CNTDEVICEFCf 7117
#define CNTFAPRCIEVENTSf 7118
#define CNTHIGHFCf 7119
#define CNTINTERFACEFCf 7120
#define CNTINTREGMASKf 7121
#define CNTLOWFCf 7122
#define CNTL_FRAME_COSf 7123
#define CNTL_FRAME_DPf 7124
#define CNTL_FRM_ENAf 7125
#define CNTMAXSIZEf 7126
#define CNTRASRDPRDf 7127
#define CNTRASWRPRDf 7128
#define CNTRCIBYLEVELf 7129
#define CNTRCIEVENTSf 7130
#define CNTRCI_BY_LEVELf 7131
#define CNTRDAPPRDf 7132
#define CNTRDPRDf 7133
#define CNTRDWRPRDf 7134
#define CNTRIDf 7135
#define CNTRLBURSTPERIODf 7136
#define CNTRLCELLCHARf 7137
#define CNTRLINTRLVDMODEf 7138
#define CNTRL_BURST_PERIODf 7139
#define CNTRL_INTRLVD_MODEf 7140
#define CNTR_ERRf 7141
#define CNTWIDTHf 7142
#define CNTWRAPPRDf 7143
#define CNTWRPRDf 7144
#define CNTWRRDPRDf 7145
#define CNTXT_ALMOST_FULL_THf 7146
#define CNTXT_FULL_THf 7147
#define CNTX_INITIATE_PAR_ERRf 7148
#define CNTX_PARITY_ERR_MASKf 7149
#define CNT_BY_GTIMERf 7150
#define CNT_BY_NIFf 7151
#define CNT_BY_PORTf 7152
#define CNT_BY_TIMERf 7153
#define CNT_DEVICE_FCf 7154
#define CNT_FAPRCI_EVENTSf 7155
#define CNT_INTERFACE_FCf 7156
#define CNT_MEMf 7157
#define CNT_MODEf 7158
#define CNT_PORT_FCf 7159
#define CNT_RASRDPRDf 7160
#define CNT_RASWRPRDf 7161
#define CNT_RCI_EVENTSf 7162
#define CNT_RDAPPRDf 7163
#define CNT_RDWRPRDf 7164
#define CNT_RD_PRDf 7165
#define CNT_VALUEf 7166
#define CNT_WRAPPRDf 7167
#define CNT_WRRDPRDf 7168
#define CNT_WR_PRDf 7169
#define CNWf 7170
#define CO0_RESET_Nf 7171
#define CO1_RESET_Nf 7172
#define CODEf 7173
#define CODE_16f 7174
#define CODE_16_PREFIXf 7175
#define CODE_16_PTR_MSBf 7176
#define CODE_WRAPf 7177
#define CODE_WRAP_DISINTf 7178
#define COEXISTDUPX2UNICASTBITMAPf 7179
#define COE_PORT_COUNT_S1Sf 7180
#define COE_VLAN_PAUSE_ENABLEf 7181
#define COE_VLAN_PAUSE_TOCPUf 7182
#define COHERENT_TABLE_FORMATf 7183
#define COHERENT_TABLE_OVERFLOW_MODEf 7184
#define COHERENT_TABLE_RETURN_NEXTf 7185
#define COLORAWAREf 7186
#define COLOR_AWAREf 7187
#define COLOR_BLINDf 7188
#define COLOR_ENABLEf 7189
#define COLOR_LIMIT_DYNAMICf 7190
#define COLOR_TMf 7191
#define COLUMNf 7192
#define COLUMNADDRf 7193
#define COLUMN_OFFSETf 7194
#define COL_ADR_BYTESf 7195
#define COL_DIFFf 7196
#define COL_WINf 7197
#define COMBINEf 7198
#define COMMANDf 7199
#define COMMAND_AGE_COUNTf 7200
#define COMMAND_DONEf 7201
#define COMMAND_FIFO_0_OVERFLOWf 7202
#define COMMAND_FIFO_0_OVERFLOW_DISINTf 7203
#define COMMAND_FIFO_1_OVERFLOWf 7204
#define COMMAND_FIFO_1_OVERFLOW_DISINTf 7205
#define COMMITTED_BUCKETCOUNTf 7206
#define COMMITTED_BUCKETSIZEf 7207
#define COMMITTED_REFRESHCOUNTf 7208
#define COMMITTED_REFRESHMAXf 7209
#define COMMON__CNTAG_DELETE_PRI_BITMAPf 7210
#define COMMON__DELETE_VNTAGf 7211
#define COMMON__DISABLE_VLAN_CHECKf 7212
#define COMMON__DISABLE_VP_PRUNINGf 7213
#define COMMON__ENABLE_VPLAG_RESOLUTIONf 7214
#define COMMON__ENABLE_VPLAG_SRC_PRUNINGf 7215
#define COMMON__EN_EFILTERf 7216
#define COMMON__FCOE_ROUTE_ENABLEf 7217
#define COMMON__MTU_ENABLEf 7218
#define COMMON__MTU_VALUEf 7219
#define COMMON__VLAN_MEMBERSHIP_PROFILEf 7220
#define COMMON__VPLAG_GROUP_PTRf 7221
#define COMMON_SCHAN_DONEf 7222
#define COMPAREf 7223
#define COMPAREKEY_16MSBSDATAf 7224
#define COMPAREKEY_16MSBSMASKf 7225
#define COMPAREPAYLOADDATAf 7226
#define COMPAREPAYLOADMASKf 7227
#define COMPAREVALIDf 7228
#define COMPARE_ACCESSED_DATAf 7229
#define COMPARE_ACCESSED_MASKf 7230
#define COMPARE_KEY_20_DATAf 7231
#define COMPARE_KEY_20_MASKf 7232
#define COMPARE_KEY_DATA_LOCATIONf 7233
#define COMPARE_MASKf 7234
#define COMPARE_PAYLOAD_DATAf 7235
#define COMPARE_PAYLOAD_MASKf 7236
#define COMPARE_PREFIXf 7237
#define COMPARE_PTR_MSBf 7238
#define COMPARE_RESERVEf 7239
#define COMPARE_VALIDf 7240
#define COMPARE_VLANf 7241
#define COMPATIBLEMCBRIDGEFALLBACKf 7242
#define COMPATIBLE_MC_BRIDGE_FALLBACKf 7243
#define COMPATIBLE_MC_FOUNDf 7244
#define COMPATIBLE_MC_RESULT_FORWARD_LOOKUP_RESULT_DATAf 7245
#define COMPATIBLE_MC_RESULT_FORWARD_LOOKUP_RESULT_TYPEf 7246
#define COMPENSATIONf 7247
#define COMPLETEf 7248
#define COMPLETEPCECCERROR_Nf 7249
#define COMPLETEPCECCERROR_N_MASKf 7250
#define COMPLETE_PC_ECC__NB_ERR_MASKf 7251
#define COMPLETE_PC_INITIATE_ECC_NB_ERRf 7252
#define COMPLETE_PC_WATERMARKf 7253
#define COMPONENT_CLASSf 7254
#define COMPONENT_ID0f 7255
#define COMPONENT_ID1f 7256
#define COMPONENT_ID2f 7257
#define COMPONENT_ID3f 7258
#define COMPONENT_ID_0f 7259
#define COMPONENT_ID_1f 7260
#define COMPONENT_ID_2f 7261
#define COMPONENT_ID_3f 7262
#define COMPOSITE_ERROR_DROPf 7263
#define COMPRESS_INFO_FIFOf 7264
#define COMPRESS_INFO_FIFO_CORRECTED_ERRORf 7265
#define COMPRESS_INFO_FIFO_CORRECTED_ERROR_DISINTf 7266
#define COMPRESS_INFO_FIFO_DISABLE_ECCf 7267
#define COMPRESS_INFO_FIFO_ECC_CORRUPTf 7268
#define COMPRESS_INFO_FIFO_INIT_DONEf 7269
#define COMPRESS_INFO_FIFO_IN_0_OVERFLOWf 7270
#define COMPRESS_INFO_FIFO_IN_0_OVERFLOW_DISINTf 7271
#define COMPRESS_INFO_FIFO_IN_1_OVERFLOWf 7272
#define COMPRESS_INFO_FIFO_IN_1_OVERFLOW_DISINTf 7273
#define COMPRESS_INFO_FIFO_IN_2_OVERFLOWf 7274
#define COMPRESS_INFO_FIFO_IN_2_OVERFLOW_DISINTf 7275
#define COMPRESS_INFO_FIFO_UNCORRECTED_ERRORf 7276
#define COMPRESS_INFO_FIFO_UNCORRECTED_ERROR_DISINTf 7277
#define COMP_EN_Gf 7278
#define CONCATENATE_HASH_FIELDSf 7279
#define CONCATENATE_HASH_FIELDS_DLB_ECMPf 7280
#define CONCATENATE_HASH_FIELDS_DLB_HGTf 7281
#define CONCATENATE_HASH_FIELDS_DLB_LAGf 7282
#define CONCATENATE_HASH_FIELDS_ECMPf 7283
#define CONCATENATE_HASH_FIELDS_ENTROPY_LABELf 7284
#define CONCATENATE_HASH_FIELDS_HG_TRUNKf 7285
#define CONCATENATE_HASH_FIELDS_HG_TRUNK_FAILOVERf 7286
#define CONCATENATE_HASH_FIELDS_HG_TRUNK_NONUCf 7287
#define CONCATENATE_HASH_FIELDS_HG_TRUNK_UCf 7288
#define CONCATENATE_HASH_FIELDS_L2GRE_ECMPf 7289
#define CONCATENATE_HASH_FIELDS_LBID_NONUCf 7290
#define CONCATENATE_HASH_FIELDS_LBID_OR_ENTROPY_LABELf 7291
#define CONCATENATE_HASH_FIELDS_LBID_UCf 7292
#define CONCATENATE_HASH_FIELDS_MPLS_ECMPf 7293
#define CONCATENATE_HASH_FIELDS_PLFSf 7294
#define CONCATENATE_HASH_FIELDS_RH_ECMPf 7295
#define CONCATENATE_HASH_FIELDS_RH_HGTf 7296
#define CONCATENATE_HASH_FIELDS_RH_LAGf 7297
#define CONCATENATE_HASH_FIELDS_TRILL_ECMPf 7298
#define CONCATENATE_HASH_FIELDS_TRUNKf 7299
#define CONCATENATE_HASH_FIELDS_TRUNK_NONUCf 7300
#define CONCATENATE_HASH_FIELDS_TRUNK_UCf 7301
#define CONCATENATE_HASH_FIELDS_VPLAGf 7302
#define CONCATENATE_HASH_FIELDS_VXLAN_ECMPf 7303
#define CONCURRENTAPf 7304
#define CONDf 7305
#define CONDITIONAL_UPDATEf 7306
#define CONFIDENTIALITY_OFFSETf 7307
#define CONFIGURATIONf 7308
#define CONFIGURATION_COMPLETEf 7309
#define CONFIGURE_FLAG_CFf 7310
#define CONFIG_1f 7311
#define CONFIG_2f 7312
#define CONFIG_3f 7313
#define CONFIG_4f 7314
#define CONFIG_5f 7315
#define CONFIG_6f 7316
#define CONFIG_CNM_VERSIONf 7317
#define CONFIG_INNER_TPID_ENABLEf 7318
#define CONFIG_LOCKf 7319
#define CONFIG_MEM_0_TMf 7320
#define CONFIG_MEM_1_TMf 7321
#define CONFIG_MEM_CORRECTED_ECC_ERRORf 7322
#define CONFIG_MEM_CORRECTED_ECC_ERROR_DISINTf 7323
#define CONFIG_MEM_UNCORRECTED_ECC_ERRORf 7324
#define CONFIG_MEM_UNCORRECTED_ECC_ERROR_DISINTf 7325
#define CONFIG_OUTER_TPID_ENABLEf 7326
#define CONFIG_PORT_1B_ECC_ERRf 7327
#define CONFIG_PORT_2B_ECC_ERRf 7328
#define CONFIG_PORT_TMf 7329
#define CONFIG_QGROUP_1B_ECC_ERRf 7330
#define CONFIG_QGROUP_2B_ECC_ERRf 7331
#define CONFIG_QGROUP_TMf 7332
#define CONFIG_QUEUE_1B_ECC_ERRf 7333
#define CONFIG_QUEUE_2B_ECC_ERRf 7334
#define CONFIG_QUEUE_TMf 7335
#define CONFIG_RAND_LB_MODEf 7336
#define CONF_REG_TEST_MODEf 7337
#define CONGESTION_CONTROL_DROPf 7338
#define CONGESTION_STATEf 7339
#define CONGST_STf 7340
#define CONG_DETECT_THRESH_0f 7341
#define CONG_DETECT_THRESH_1f 7342
#define CONG_DETECT_THRESH_2f 7343
#define CONG_STATEf 7344
#define CONNECTIONCLASSf 7345
#define CONNECTION_CLASSf 7346
#define CONNECT_STATUS_CHANGEf 7347
#define CONSADDR4BANKSf 7348
#define CONSADDR8BANKSf 7349
#define CONSBANKSADDRMAPMODEf 7350
#define CONSISTENT_HASHING_CPU_TRAP_CODEf 7351
#define CONSISTENT_HASHING_ECMP_LB_KEY_SEEDf 7352
#define CONSISTENT_HASHING_ENf 7353
#define CONSISTENT_HASHING_ENABLEf 7354
#define CONSISTENT_HASHING_FORBIDDEN_TRAPSf 7355
#define CONSISTENT_HASHING_LAG_LB_HASH_INDEXf 7356
#define CONSISTENT_HASHING_LAG_LB_KEY_SEEDf 7357
#define CONSISTENT_HASHING_LAG_LB_KEY_SHIFTf 7358
#define CONSISTENT_HASHING_LOOKUP_TYPEf 7359
#define CONSISTENT_HASHING_PROGRAM_CRC_SEEDf 7360
#define CONSISTENT_HASHING_STATE_LEARN_ENABLEf 7361
#define CONSISTENT_HASHING_STRENGTHf 7362
#define CONSTANT_RATE_FLOW_ENABLEf 7363
#define CONSTANT_RATE_FLOW_PETRAf 7364
#define CONSTVALf 7365
#define CONST_VALf 7366
#define CONS_ADDR_4_BANKSf 7367
#define CONS_ADDR_8_BANKSf 7368
#define CONS_BANKS_ADDR_MAP_MODEf 7369
#define CONTf 7370
#define CONTEXTf 7371
#define CONTEXTCELLCNTf 7372
#define CONTEXTCELLCNTOf 7373
#define CONTEXTID_SIZEf 7374
#define CONTEXTOUTBOUNDMIRRORf 7375
#define CONTEXTSf 7376
#define CONTEXTSBITMAPPINGf 7377
#define CONTEXTSTATf 7378
#define CONTEXTSTATUSBITERRORf 7379
#define CONTEXTSTATUSBITERRORMASKf 7380
#define CONTEXTSTATUSECCERROR_Nf 7381
#define CONTEXTSTATUSECCERROR_N_MASKf 7382
#define CONTEXTSTATUSINITDONEf 7383
#define CONTEXTS_BIT_MAPPINGf 7384
#define CONTEXTS_SHARED_ROUND_ROBIN_ENf 7385
#define CONTEXT_ADDR_LSB_CW0f 7386
#define CONTEXT_ADDR_LSB_CW1f 7387
#define CONTEXT_ADDR_LSB_CW2f 7388
#define CONTEXT_BASE_PTRf 7389
#define CONTEXT_BREAK_PLANE_A_CNTf 7390
#define CONTEXT_BREAK_PLANE_B_CNTf 7391
#define CONTEXT_CELL_CNTf 7392
#define CONTEXT_CELL_CNTOf 7393
#define CONTEXT_CLOSE_GT2_PER_TS_ERRORf 7394
#define CONTEXT_CLOSE_GT2_PER_TS_ERROR_DISINTf 7395
#define CONTEXT_CLOSE_GT2_PER_TS_HALT_ENf 7396
#define CONTEXT_CLOSE_NOT_OPEN_ERRORf 7397
#define CONTEXT_CLOSE_NOT_OPEN_ERROR_DISINTf 7398
#define CONTEXT_CLOSE_NOT_OPEN_HALT_ENf 7399
#define CONTEXT_CLOSE_SAW1_EXP0_ERRORf 7400
#define CONTEXT_CLOSE_SAW1_EXP0_ERROR_DISINTf 7401
#define CONTEXT_CLOSE_SAW1_EXP0_HALT_ENf 7402
#define CONTEXT_CLOSE_SAW2_EXP1_ERRORf 7403
#define CONTEXT_CLOSE_SAW2_EXP1_ERROR_DISINTf 7404
#define CONTEXT_CLOSE_SAW2_EXP1_HALT_ENf 7405
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERRORf 7406
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR_DISINTf 7407
#define CONTEXT_CLOSE_SOT_BEFORE_TX_HALT_ENf 7408
#define CONTEXT_COLORf 7409
#define CONTEXT_COMPSf 7410
#define CONTEXT_ID_CMP_MASKf 7411
#define CONTEXT_ID_CMP_VALUEf 7412
#define CONTEXT_ID_CTRL_1f 7413
#define CONTEXT_ID_CTRL_2f 7414
#define CONTEXT_ID_CTRL_3f 7415
#define CONTEXT_ID_CTRL_4f 7416
#define CONTEXT_ID_CTRL_5f 7417
#define CONTEXT_ID_CTRL_6f 7418
#define CONTEXT_ID_CTRL_7f 7419
#define CONTEXT_ID_CTRL_8f 7420
#define CONTEXT_ID_MASKf 7421
#define CONTEXT_ID_VAL_1f 7422
#define CONTEXT_MRU_INITIATE_PAR_ERRf 7423
#define CONTEXT_MRU_PARITY_ERR_MASKf 7424
#define CONTEXT_SIZEf 7425
#define CONTEXT_STATf 7426
#define CONTEXT_STATUS_CONTROL_ECC__NB_ERR_MASKf 7427
#define CONTEXT_STATUS_CONTROL_INITIATE_ECC_NB_ERRf 7428
#define CONTEXT_STATUS_DATA_INITIATE_PAR_ERRf 7429
#define CONTEXT_STATUS_DATA_PARITY_ERR_MASKf 7430
#define CONTEXT_STATUS_INIT_DONEf 7431
#define CONTEXT_STORAGE_MODEf 7432
#define CONTEXT_TAGf 7433
#define CONTINUEONFAILf 7434
#define CONTINUE_BYTEf 7435
#define CONTINUOUSf 7436
#define CONTROLf 7437
#define CONTROLCELLFIFOBUFFERf 7438
#define CONTROLLED_PORT_ENABLEDf 7439
#define CONTROLLER_BUSYf 7440
#define CONTROL_CELL_FIFO_BUFFERf 7441
#define CONTROL_ERRORf 7442
#define CONTROL_PKT_MIB_COUNTER_MEM0_TMf 7443
#define CONTROL_PKT_MIB_COUNTER_MEM1_TMf 7444
#define CONTROL_WORD_HD_0f 7445
#define CONTROL_WORD_HD_1f 7446
#define CONTROL_WORD_HD_2f 7447
#define CONTROL_WORD_HD_3f 7448
#define CONTROL_WORD_MACRO_RESOLVED_0f 7449
#define CONTROL_WORD_MACRO_RESOLVED_1f 7450
#define CONTROL_WORD_MACRO_RESOLVED_2f 7451
#define CONTROL_WORD_TBP_0f 7452
#define CONTROL_WORD_TBP_0_POLARITYf 7453
#define CONTROL_WORD_TBP_1f 7454
#define CONTROL_WORD_TBP_1_POLARITYf 7455
#define CONTROL_WORD_TBP_2f 7456
#define CONTROL_WORD_TBP_2_POLARITYf 7457
#define CONTROL_WORD_TYPEf 7458
#define CONT_AFTER_CMDf 7459
#define CONT_BYTEf 7460
#define COP0_PORT_CORRECTED_ERRORf 7461
#define COP0_PORT_CORRECTED_ERROR_DISINTf 7462
#define COP0_PORT_DISABLE_PARITYf 7463
#define COP0_PORT_FORCE_UNCORRECTABLE_ERRORf 7464
#define COP0_PORT_OC_MEM_DISABLE_ECCf 7465
#define COP0_PORT_UNCORRECTED_ERRORf 7466
#define COP0_PORT_UNCORRECTED_ERROR_DISINTf 7467
#define COP1_PORT_CORRECTED_ERRORf 7468
#define COP1_PORT_CORRECTED_ERROR_DISINTf 7469
#define COP1_PORT_DISABLE_PARITYf 7470
#define COP1_PORT_FORCE_UNCORRECTABLE_ERRORf 7471
#define COP1_PORT_OC_MEM_DISABLE_ECCf 7472
#define COP1_PORT_UNCORRECTED_ERRORf 7473
#define COP1_PORT_UNCORRECTED_ERROR_DISINTf 7474
#define COPYDATAf 7475
#define COPYENGINE1PROGRAMf 7476
#define COPYENGINE2PROGRAMf 7477
#define COPYPROGRAMVARIABLEf 7478
#define COPYTO_CPUf 7479
#define COPY_BACK_COMPLETEf 7480
#define COPY_CORE_IS_IS_TO_CPUf 7481
#define COPY_COUNTf 7482
#define COPY_COUNT_0f 7483
#define COPY_COUNT_1f 7484
#define COPY_DONEf 7485
#define COPY_DROPf 7486
#define COPY_ENABLEf 7487
#define COPY_LAST_FSR_VSC_128_HDRf 7488
#define COPY_LAST_LSR_SOP_HDRf 7489
#define COPY_LAST_PRP_ERR_HDRf 7490
#define COPY_LAST_PRP_SOP_HDRf 7491
#define COPY_LAST_PRP_SOP_HDR_START_BUFf 7492
#define COPY_MASKf 7493
#define COPY_OP_COMPLETEf 7494
#define COPY_OP_COMPLETE_DISINTf 7495
#define COPY_OUT_INTERRUPTf 7496
#define COPY_OUT_INTERRUPT_DISINTf 7497
#define COPY_OVERFLOWf 7498
#define COPY_OVERFLOW_DISINTf 7499
#define COPY_QUARTERf 7500
#define COPY_SQUEUEf 7501
#define COPY_SQUEUE7_MASKf 7502
#define COPY_STREAMf 7503
#define COPY_TO_CPUf 7504
#define COPY_TO_CPU_CAPTf 7505
#define COPY_TO_CPU_MASKf 7506
#define COPY_TO_CPU_SETf 7507
#define COPY_TO_CPU_SET_ENABLEf 7508
#define COPY_TO_CPU_VALUEf 7509
#define COPY_TO_PASSTHRU_NLFf 7510
#define COPY_VARIABLEf 7511
#define COPY_VARIABLE_MASKf 7512
#define COP_DPf 7513
#define COP_LATENCYf 7514
#define CORE0f 7515
#define CORE1f 7516
#define CORE2f 7517
#define CORECOUNTf 7518
#define CORELOCKf 7519
#define COREPLLREFCLOCKDIVIDERf 7520
#define COREPLLVCOFBCLOCKDIVIDERf 7521
#define CORESIGHT_TRACE_IDf 7522
#define CORE_0f 7523
#define CORE_1f 7524
#define CORE_2f 7525
#define CORE_CLK_CPORTf 7526
#define CORE_CLK_FREQ_SELf 7527
#define CORE_CLOCK_OFFf 7528
#define CORE_CLR_COUNTf 7529
#define CORE_HALTf 7530
#define CORE_LOCAL_LPBKf 7531
#define CORE_PERST_Nf 7532
#define CORE_PLL0_LOCKf 7533
#define CORE_PLL0_STATf 7534
#define CORE_PLL0_TO_CMIC_LOCKf 7535
#define CORE_PLL1_LOCKf 7536
#define CORE_PLL1_STATf 7537
#define CORE_PLL1_TO_CMIC_LOCKf 7538
#define CORE_PLL2_LOCKf 7539
#define CORE_PLL2_STATf 7540
#define CORE_PLL2_TO_CMIC_LOCKf 7541
#define CORE_PLL3_LOCKf 7542
#define CORE_PLL3_STATf 7543
#define CORE_PLL3_TO_CMIC_LOCKf 7544
#define CORE_PLL4_TO_CMIC_LOCKf 7545
#define CORE_PLL5_TO_CMIC_LOCKf 7546
#define CORE_PLL_BYPf 7547
#define CORE_PLL_BYPASSf 7548
#define CORE_PLL_CLKIN_SELf 7549
#define CORE_PLL_CMIC_LOCKf 7550
#define CORE_PLL_LOCKf 7551
#define CORE_PLL_LOCKEDf 7552
#define CORE_PLL_LOCKED_LOSTf 7553
#define CORE_PLL_MSTR_TO_CMIC_LOCKf 7554
#define CORE_PLL_MSTR_TO_CMIC_LOCK_LOSTf 7555
#define CORE_PLL_M_DIVIDERf 7556
#define CORE_PLL_N_DIVIDERf 7557
#define CORE_PLL_STATUSf 7558
#define CORE_PLL_STAT_OUTf 7559
#define CORE_PORT_MODEf 7560
#define CORE_RB_RST_Nf 7561
#define CORE_REMOTE_LPBKf 7562
#define CORE_RESETf 7563
#define CORE_RESET_Nf 7564
#define CORE_RESTARTf 7565
#define CORRECTABLE_ECC_ERROR_ADDRESSf 7566
#define CORRECTABLE_ECC_ERROR_MEM_IDf 7567
#define CORRECTABLE_ERROR_ADDRESSf 7568
#define CORRECTABLE_ERROR_MEMORY_IDf 7569
#define CORRECTED0f 7570
#define CORRECTED1f 7571
#define CORRECTED10f 7572
#define CORRECTED11f 7573
#define CORRECTED12f 7574
#define CORRECTED13f 7575
#define CORRECTED14f 7576
#define CORRECTED15f 7577
#define CORRECTED16f 7578
#define CORRECTED17f 7579
#define CORRECTED18f 7580
#define CORRECTED19f 7581
#define CORRECTED2f 7582
#define CORRECTED20f 7583
#define CORRECTED21f 7584
#define CORRECTED22f 7585
#define CORRECTED23f 7586
#define CORRECTED24f 7587
#define CORRECTED25f 7588
#define CORRECTED26f 7589
#define CORRECTED27f 7590
#define CORRECTED28f 7591
#define CORRECTED29f 7592
#define CORRECTED3f 7593
#define CORRECTED30f 7594
#define CORRECTED31f 7595
#define CORRECTED32f 7596
#define CORRECTED33f 7597
#define CORRECTED34f 7598
#define CORRECTED35f 7599
#define CORRECTED36f 7600
#define CORRECTED4f 7601
#define CORRECTED5f 7602
#define CORRECTED6f 7603
#define CORRECTED7f 7604
#define CORRECTED8f 7605
#define CORRECTED9f 7606
#define CORRECTED_BITMAP_ERROR_0f 7607
#define CORRECTED_BITMAP_ERROR_0_DISINTf 7608
#define CORRECTED_BITMAP_ERROR_1f 7609
#define CORRECTED_BITMAP_ERROR_1_DISINTf 7610
#define CORRECTED_BITMAP_ERROR_2f 7611
#define CORRECTED_BITMAP_ERROR_2_DISINTf 7612
#define CORRECTED_BITMAP_ERROR_3f 7613
#define CORRECTED_BITMAP_ERROR_3_DISINTf 7614
#define CORRECTED_ERRORf 7615
#define CORRECTED_ERROR_0f 7616
#define CORRECTED_ERROR_0_DISINTf 7617
#define CORRECTED_ERROR_1f 7618
#define CORRECTED_ERROR_1_DISINTf 7619
#define CORRECTED_ERROR_2f 7620
#define CORRECTED_ERROR_2_DISINTf 7621
#define CORRECTED_ERROR_3f 7622
#define CORRECTED_ERROR_3_DISINTf 7623
#define CORRECTED_ERROR_4f 7624
#define CORRECTED_ERROR_4_DISINTf 7625
#define CORRECTED_ERROR_5f 7626
#define CORRECTED_ERROR_5_DISINTf 7627
#define CORRECTED_ERROR_6f 7628
#define CORRECTED_ERROR_6_DISINTf 7629
#define CORRECTED_ERROR_7f 7630
#define CORRECTED_ERROR_7_DISINTf 7631
#define CORRECTED_ERROR_DISINTf 7632
#define CORRECTED_STACK_ERROR_0f 7633
#define CORRECTED_STACK_ERROR_0_DISINTf 7634
#define CORRECTED_STACK_ERROR_1f 7635
#define CORRECTED_STACK_ERROR_1_DISINTf 7636
#define CORRECTED_STACK_ERROR_2f 7637
#define CORRECTED_STACK_ERROR_2_DISINTf 7638
#define CORRECTED_STACK_ERROR_3f 7639
#define CORRECTED_STACK_ERROR_3_DISINTf 7640
#define CORRECT_1Bf 7641
#define CORRUPT_1Bf 7642
#define CORRUPT_2Bf 7643
#define CORR_ERROR_COUNTf 7644
#define CORR_STAT_THRESHOLD_CS0f 7645
#define CORR_STAT_THRESHOLD_CS1f 7646
#define COR_1B_ERRf 7647
#define COR_1B_ERR0f 7648
#define COR_1B_ERR1f 7649
#define COSf 7650
#define COS0f 7651
#define COS0THDMODEf 7652
#define COS0WEIGHTf 7653
#define COS0_23_BMPf 7654
#define COS0_7_BMPf 7655
#define COS0_DROP_STATEf 7656
#define COS0_ENABLEf 7657
#define COS0_HOL_BITMAPf 7658
#define COS0_HOL_BITMAP_HIf 7659
#define COS0_HOL_BITMAP_LOf 7660
#define COS0_IS_SPf 7661
#define COS0_PGf 7662
#define COS0_SPIDf 7663
#define COS0_USED_PRI0_SHAREDf 7664
#define COS0_USED_Q_MINf 7665
#define COS0_USED_Q_SHAREDf 7666
#define COS0_USED_RED_SHAREDf 7667
#define COS0_USED_YELLOW_SHAREDf 7668
#define COS1f 7669
#define COS10f 7670
#define COS11f 7671
#define COS12f 7672
#define COS13f 7673
#define COS14f 7674
#define COS15f 7675
#define COS15_14_BMPf 7676
#define COS1THDMODEf 7677
#define COS1WEIGHTf 7678
#define COS1_DROP_STATEf 7679
#define COS1_ENABLEf 7680
#define COS1_HOL_BITMAPf 7681
#define COS1_HOL_BITMAP_HIf 7682
#define COS1_HOL_BITMAP_LOf 7683
#define COS1_IS_SPf 7684
#define COS1_PGf 7685
#define COS1_SPIDf 7686
#define COS1_USED_PRI0_SHAREDf 7687
#define COS1_USED_Q_MINf 7688
#define COS1_USED_Q_SHAREDf 7689
#define COS1_USED_RED_SHAREDf 7690
#define COS1_USED_YELLOW_SHAREDf 7691
#define COS2f 7692
#define COS2THDMODEf 7693
#define COS2WEIGHTf 7694
#define COS2_DROP_STATEf 7695
#define COS2_ENABLEf 7696
#define COS2_HOL_BITMAPf 7697
#define COS2_HOL_BITMAP_HIf 7698
#define COS2_HOL_BITMAP_LOf 7699
#define COS2_IS_SPf 7700
#define COS2_PGf 7701
#define COS2_SPIDf 7702
#define COS2_USED_PRI0_SHAREDf 7703
#define COS2_USED_Q_MINf 7704
#define COS2_USED_Q_SHAREDf 7705
#define COS2_USED_RED_SHAREDf 7706
#define COS2_USED_YELLOW_SHAREDf 7707
#define COS3f 7708
#define COS3THDMODEf 7709
#define COS3WEIGHTf 7710
#define COS3_DROP_STATEf 7711
#define COS3_ENABLEf 7712
#define COS3_HOL_BITMAPf 7713
#define COS3_HOL_BITMAP_HIf 7714
#define COS3_HOL_BITMAP_LOf 7715
#define COS3_IS_SPf 7716
#define COS3_PGf 7717
#define COS3_SPIDf 7718
#define COS3_USED_PRI0_SHAREDf 7719
#define COS3_USED_Q_MINf 7720
#define COS3_USED_Q_SHAREDf 7721
#define COS3_USED_RED_SHAREDf 7722
#define COS3_USED_YELLOW_SHAREDf 7723
#define COS4f 7724
#define COS4THDMODEf 7725
#define COS4WEIGHTf 7726
#define COS4_DROP_STATEf 7727
#define COS4_ENABLEf 7728
#define COS4_HOL_BITMAPf 7729
#define COS4_HOL_BITMAP_HIf 7730
#define COS4_HOL_BITMAP_LOf 7731
#define COS4_IS_SPf 7732
#define COS4_PGf 7733
#define COS4_SPIDf 7734
#define COS4_USED_PRI0_SHAREDf 7735
#define COS4_USED_Q_MINf 7736
#define COS4_USED_Q_SHAREDf 7737
#define COS4_USED_RED_SHAREDf 7738
#define COS4_USED_YELLOW_SHAREDf 7739
#define COS5f 7740
#define COS5THDMODEf 7741
#define COS5WEIGHTf 7742
#define COS5_DROP_STATEf 7743
#define COS5_ENABLEf 7744
#define COS5_HOL_BITMAPf 7745
#define COS5_HOL_BITMAP_HIf 7746
#define COS5_HOL_BITMAP_LOf 7747
#define COS5_IS_SPf 7748
#define COS5_PGf 7749
#define COS5_SPIDf 7750
#define COS5_USED_PRI0_SHAREDf 7751
#define COS5_USED_Q_MINf 7752
#define COS5_USED_Q_SHAREDf 7753
#define COS5_USED_RED_SHAREDf 7754
#define COS5_USED_YELLOW_SHAREDf 7755
#define COS6f 7756
#define COS6THDMODEf 7757
#define COS6WEIGHTf 7758
#define COS6_DROP_STATEf 7759
#define COS6_ENABLEf 7760
#define COS6_HOL_BITMAPf 7761
#define COS6_HOL_BITMAP_HIf 7762
#define COS6_HOL_BITMAP_LOf 7763
#define COS6_IS_SPf 7764
#define COS6_PGf 7765
#define COS6_SPIDf 7766
#define COS6_USED_PRI0_SHAREDf 7767
#define COS6_USED_Q_MINf 7768
#define COS6_USED_Q_SHAREDf 7769
#define COS6_USED_RED_SHAREDf 7770
#define COS6_USED_YELLOW_SHAREDf 7771
#define COS7f 7772
#define COS7THDMODEf 7773
#define COS7WEIGHTf 7774
#define COS7_DROP_STATEf 7775
#define COS7_ENABLEf 7776
#define COS7_HOL_BITMAPf 7777
#define COS7_HOL_BITMAP_HIf 7778
#define COS7_HOL_BITMAP_LOf 7779
#define COS7_IS_SPf 7780
#define COS7_PGf 7781
#define COS7_SPIDf 7782
#define COS7_USED_PRI0_SHAREDf 7783
#define COS7_USED_Q_MINf 7784
#define COS7_USED_Q_SHAREDf 7785
#define COS7_USED_RED_SHAREDf 7786
#define COS7_USED_YELLOW_SHAREDf 7787
#define COS8f 7788
#define COS8_ENABLEf 7789
#define COS8_IS_SPf 7790
#define COS8_SPIDf 7791
#define COS9f 7792
#define COS9_ENABLEf 7793
#define COS9_IS_SPf 7794
#define COS9_SPIDf 7795
#define COSARBf 7796
#define COSCNT0f 7797
#define COSCNT1f 7798
#define COSCNT2f 7799
#define COSCNT3f 7800
#define COSCNT4f 7801
#define COSCNT5f 7802
#define COSCNT6f 7803
#define COSCNT7f 7804
#define COSC_TEST_ENABLEf 7805
#define COSLC_COUNTf 7806
#define COSMASKf 7807
#define COSMASKRXENf 7808
#define COSPROFILEf 7809
#define COSPROFILEUSEL2f 7810
#define COSPROFILEUSEL3f 7811
#define COSQUEUESTATf 7812
#define COSTf 7813
#define COST0f 7814
#define COST1f 7815
#define COST2f 7816
#define COSWEIGHTSf 7817
#define COS_0f 7818
#define COS_1f 7819
#define COS_2f 7820
#define COS_3f 7821
#define COS_4f 7822
#define COS_5f 7823
#define COS_6f 7824
#define COS_7f 7825
#define COS_BITMAPf 7826
#define COS_BIT_OFFSETf 7827
#define COS_BMPf 7828
#define COS_BYTE_OFFSETf 7829
#define COS_COUNTf 7830
#define COS_ENABLEf 7831
#define COS_IS_SPf 7832
#define COS_MAP_0f 7833
#define COS_MAP_1f 7834
#define COS_MAP_10f 7835
#define COS_MAP_11f 7836
#define COS_MAP_12f 7837
#define COS_MAP_13f 7838
#define COS_MAP_14f 7839
#define COS_MAP_15f 7840
#define COS_MAP_16f 7841
#define COS_MAP_17f 7842
#define COS_MAP_18f 7843
#define COS_MAP_19f 7844
#define COS_MAP_2f 7845
#define COS_MAP_20f 7846
#define COS_MAP_21f 7847
#define COS_MAP_22f 7848
#define COS_MAP_23f 7849
#define COS_MAP_24f 7850
#define COS_MAP_25f 7851
#define COS_MAP_26f 7852
#define COS_MAP_27f 7853
#define COS_MAP_28f 7854
#define COS_MAP_29f 7855
#define COS_MAP_3f 7856
#define COS_MAP_30f 7857
#define COS_MAP_31f 7858
#define COS_MAP_32f 7859
#define COS_MAP_33f 7860
#define COS_MAP_34f 7861
#define COS_MAP_35f 7862
#define COS_MAP_36f 7863
#define COS_MAP_37f 7864
#define COS_MAP_38f 7865
#define COS_MAP_39f 7866
#define COS_MAP_4f 7867
#define COS_MAP_40f 7868
#define COS_MAP_41f 7869
#define COS_MAP_42f 7870
#define COS_MAP_43f 7871
#define COS_MAP_44f 7872
#define COS_MAP_45f 7873
#define COS_MAP_46f 7874
#define COS_MAP_47f 7875
#define COS_MAP_48f 7876
#define COS_MAP_49f 7877
#define COS_MAP_5f 7878
#define COS_MAP_50f 7879
#define COS_MAP_51f 7880
#define COS_MAP_52f 7881
#define COS_MAP_53f 7882
#define COS_MAP_54f 7883
#define COS_MAP_55f 7884
#define COS_MAP_56f 7885
#define COS_MAP_57f 7886
#define COS_MAP_58f 7887
#define COS_MAP_59f 7888
#define COS_MAP_6f 7889
#define COS_MAP_60f 7890
#define COS_MAP_61f 7891
#define COS_MAP_62f 7892
#define COS_MAP_63f 7893
#define COS_MAP_7f 7894
#define COS_MAP_8f 7895
#define COS_MAP_9f 7896
#define COS_MAP_PROFILEf 7897
#define COS_MASKf 7898
#define COS_MODEf 7899
#define COS_MODE_SELf 7900
#define COS_NUMf 7901
#define COS_PRIf 7902
#define COS_PROFILEf 7903
#define COS_PROFILE_MASKf 7904
#define COS_PROFILE_TO_USE_LAYER_2_PCPf 7905
#define COS_PROFILE_USE_L_2f 7906
#define COS_PROFILE_USE_L_3f 7907
#define COS_QUEUEf 7908
#define COS_RX_ENf 7909
#define COS_STATEf 7910
#define COS_SWITCH_ERRORf 7911
#define COS_SWITCH_ERROR_DISINTf 7912
#define COS_VALUEf 7913
#define COUNTf 7914
#define COUNTAf 7915
#define COUNTALLCOPIESf 7916
#define COUNTBf 7917
#define COUNTBYGTIMERf 7918
#define COUNTERf 7919
#define COUNTER0f 7920
#define COUNTER1f 7921
#define COUNTER2f 7922
#define COUNTER3f 7923
#define COUNTERACTIONENABLEf 7924
#define COUNTERBASEOUTLIFf 7925
#define COUNTERBASETMf 7926
#define COUNTERBASEVSIf 7927
#define COUNTERCOMPENSIONf 7928
#define COUNTERDECREAMENTf 7929
#define COUNTERDPMAPf 7930
#define COUNTERPTR0f 7931
#define COUNTERPTR0OWf 7932
#define COUNTERPTR1f 7933
#define COUNTERPTR1OWf 7934
#define COUNTERRANGEHIGHOUTLIFf 7935
#define COUNTERRANGEHIGHTMf 7936
#define COUNTERRANGEHIGHVSIf 7937
#define COUNTERRANGELOWOUTLIFf 7938
#define COUNTERRANGELOWTMf 7939
#define COUNTERRANGELOWVSIf 7940
#define COUNTERRESETf 7941
#define COUNTERSf 7942
#define COUNTERS_MEM_PARITY_ENf 7943
#define COUNTER_0_MODEf 7944
#define COUNTER_0_MODE_0_BASEf 7945
#define COUNTER_0_MODE_1_BASEf 7946
#define COUNTER_0_MODE_2_BASEf 7947
#define COUNTER_0_MODE_3_BASEf 7948
#define COUNTER_0_POINTER_BASEf 7949
#define COUNTER_0_SOURCEf 7950
#define COUNTER_1_ACTIONf 7951
#define COUNTER_1_IDf 7952
#define COUNTER_1_LOCATIONf 7953
#define COUNTER_1_MODEf 7954
#define COUNTER_1_MODE_0_BASEf 7955
#define COUNTER_1_MODE_1_BASEf 7956
#define COUNTER_1_MODE_2_BASEf 7957
#define COUNTER_1_MODE_3_BASEf 7958
#define COUNTER_1_POINTER_BASEf 7959
#define COUNTER_1_SOURCEf 7960
#define COUNTER_2_ACTIONf 7961
#define COUNTER_2_IDf 7962
#define COUNTER_2_LOCATIONf 7963
#define COUNTER_ADDRESSf 7964
#define COUNTER_BASE_Af 7965
#define COUNTER_BASE_Bf 7966
#define COUNTER_CLEAR_ON_READf 7967
#define COUNTER_COMPENSATIONf 7968
#define COUNTER_COMPENSIONf 7969
#define COUNTER_DISABLEf 7970
#define COUNTER_ENf 7971
#define COUNTER_ENABLEf 7972
#define COUNTER_ENABLE_EVENT_1f 7973
#define COUNTER_ENABLE_EVENT_2f 7974
#define COUNTER_ENCLRf 7975
#define COUNTER_ENSETf 7976
#define COUNTER_EVENT_SOURCE0f 7977
#define COUNTER_EVENT_SOURCE1f 7978
#define COUNTER_FOR_PROFILE_0f 7979
#define COUNTER_FOR_PROFILE_1f 7980
#define COUNTER_FOR_PROFILE_2f 7981
#define COUNTER_FOR_PROFILE_3f 7982
#define COUNTER_IDf 7983
#define COUNTER_IDXf 7984
#define COUNTER_ID_MASKf 7985
#define COUNTER_INCf 7986
#define COUNTER_INDEXf 7987
#define COUNTER_INTERRUPT_GEN0f 7988
#define COUNTER_INTERRUPT_GEN1f 7989
#define COUNTER_MEM_PARITY_ERRf 7990
#define COUNTER_MEM_PARITY_ERR_INTR_ENABLEf 7991
#define COUNTER_MODEf 7992
#define COUNTER_MODE_Af 7993
#define COUNTER_MODE_Bf 7994
#define COUNTER_MUX_DATA_STAGING_PARITY_ENf 7995
#define COUNTER_OUT_LIF_RANGE_0_HIGHf 7996
#define COUNTER_OUT_LIF_RANGE_0_LOWf 7997
#define COUNTER_OUT_LIF_RANGE_1_HIGHf 7998
#define COUNTER_OUT_LIF_RANGE_1_LOWf 7999
#define COUNTER_OVERFLOWf 8000
#define COUNTER_OVFf 8001
#define COUNTER_OVF_IENCLRf 8002
#define COUNTER_OVF_IENSETf 8003
#define COUNTER_PARITY_ENf 8004
#define COUNTER_POINTERf 8005
#define COUNTER_POINTER_0_SHIFTf 8006
#define COUNTER_POINTER_1_SHIFTf 8007
#define COUNTER_POINTER_MASKf 8008
#define COUNTER_POOL_ENABLEf 8009
#define COUNTER_POOL_INDEXf 8010
#define COUNTER_POOL_NUMBERf 8011
#define COUNTER_PORT_1B_ECC_ERRf 8012
#define COUNTER_PORT_2B_ECC_ERRf 8013
#define COUNTER_PORT_TMf 8014
#define COUNTER_PROFILEf 8015
#define COUNTER_PROFILE_OFFSET_1f 8016
#define COUNTER_PROFILE_OFFSET_2f 8017
#define COUNTER_PROFILE_OFFSET_3f 8018
#define COUNTER_PROFILE_OFFSET_4f 8019
#define COUNTER_PROFILE_OFFSET_5f 8020
#define COUNTER_PTR_0f 8021
#define COUNTER_PTR_0_OWf 8022
#define COUNTER_PTR_0_UPDATEf 8023
#define COUNTER_PTR_1f 8024
#define COUNTER_PTR_1_OWf 8025
#define COUNTER_PTR_1_UPDATEf 8026
#define COUNTER_QGROUP_1B_ECC_ERRf 8027
#define COUNTER_QGROUP_2B_ECC_ERRf 8028
#define COUNTER_QGROUP_TMf 8029
#define COUNTER_QUEUE_1B_ECC_ERRf 8030
#define COUNTER_QUEUE_2B_ECC_ERRf 8031
#define COUNTER_QUEUE_TMf 8032
#define COUNTER_RELOAD_EVENT_1f 8033
#define COUNTER_RELOAD_EVENT_2f 8034
#define COUNTER_RELOAD_VALUE_1f 8035
#define COUNTER_RELOAD_VALUE_2f 8036
#define COUNTER_RESETf 8037
#define COUNTER_ROLLOVERf 8038
#define COUNTER_SELECTf 8039
#define COUNTER_SETf 8040
#define COUNTER_SET_ENABLEf 8041
#define COUNTER_SLICE_0_CORRECTED_ERRORf 8042
#define COUNTER_SLICE_0_CORRECTED_ERROR_DISINTf 8043
#define COUNTER_SLICE_0_ENABLE_ECCf 8044
#define COUNTER_SLICE_0_ERROR_ADDRf 8045
#define COUNTER_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 8046
#define COUNTER_SLICE_0_INITf 8047
#define COUNTER_SLICE_0_INIT_DONEf 8048
#define COUNTER_SLICE_0_INIT_DONE_DISINTf 8049
#define COUNTER_SLICE_0_UNCORRECTED_ERRORf 8050
#define COUNTER_SLICE_0_UNCORRECTED_ERROR_DISINTf 8051
#define COUNTER_SLICE_1_CORRECTED_ERRORf 8052
#define COUNTER_SLICE_1_CORRECTED_ERROR_DISINTf 8053
#define COUNTER_SLICE_1_ENABLE_ECCf 8054
#define COUNTER_SLICE_1_ERROR_ADDRf 8055
#define COUNTER_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 8056
#define COUNTER_SLICE_1_INITf 8057
#define COUNTER_SLICE_1_INIT_DONEf 8058
#define COUNTER_SLICE_1_INIT_DONE_DISINTf 8059
#define COUNTER_SLICE_1_UNCORRECTED_ERRORf 8060
#define COUNTER_SLICE_1_UNCORRECTED_ERROR_DISINTf 8061
#define COUNTER_SLICE_2_CORRECTED_ERRORf 8062
#define COUNTER_SLICE_2_CORRECTED_ERROR_DISINTf 8063
#define COUNTER_SLICE_2_ENABLE_ECCf 8064
#define COUNTER_SLICE_2_ERROR_ADDRf 8065
#define COUNTER_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 8066
#define COUNTER_SLICE_2_INITf 8067
#define COUNTER_SLICE_2_INIT_DONEf 8068
#define COUNTER_SLICE_2_INIT_DONE_DISINTf 8069
#define COUNTER_SLICE_2_UNCORRECTED_ERRORf 8070
#define COUNTER_SLICE_2_UNCORRECTED_ERROR_DISINTf 8071
#define COUNTER_SLICE_3_CORRECTED_ERRORf 8072
#define COUNTER_SLICE_3_CORRECTED_ERROR_DISINTf 8073
#define COUNTER_SLICE_3_ENABLE_ECCf 8074
#define COUNTER_SLICE_3_ERROR_ADDRf 8075
#define COUNTER_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 8076
#define COUNTER_SLICE_3_INITf 8077
#define COUNTER_SLICE_3_INIT_DONEf 8078
#define COUNTER_SLICE_3_INIT_DONE_DISINTf 8079
#define COUNTER_SLICE_3_UNCORRECTED_ERRORf 8080
#define COUNTER_SLICE_3_UNCORRECTED_ERROR_DISINTf 8081
#define COUNTER_SOURCESf 8082
#define COUNTER_UPDATE_0_FIFO_OVERFLOWf 8083
#define COUNTER_UPDATE_0_FIFO_OVERFLOW_DISINTf 8084
#define COUNTER_UPDATE_0_OCM_FIFO_OVERFLOWf 8085
#define COUNTER_UPDATE_0_OCM_FIFO_OVERFLOW_DISINTf 8086
#define COUNTER_UPDATE_0_OCM_SYNC_ERRORf 8087
#define COUNTER_UPDATE_0_OCM_SYNC_ERROR_DISINTf 8088
#define COUNTER_UPDATE_1_FIFO_OVERFLOWf 8089
#define COUNTER_UPDATE_1_FIFO_OVERFLOW_DISINTf 8090
#define COUNTER_UPDATE_1_OCM_FIFO_OVERFLOWf 8091
#define COUNTER_UPDATE_1_OCM_FIFO_OVERFLOW_DISINTf 8092
#define COUNTER_UPDATE_1_OCM_SYNC_ERRORf 8093
#define COUNTER_UPDATE_1_OCM_SYNC_ERROR_DISINTf 8094
#define COUNTER_VALUEf 8095
#define COUNTER_VALUE_1f 8096
#define COUNTER_VALUE_2f 8097
#define COUNTER_Wf 8098
#define COUNTER_WR_ENBf 8099
#define COUNTOUTOFRANGEf 8100
#define COUNT_0f 8101
#define COUNT_1f 8102
#define COUNT_2f 8103
#define COUNT_3f 8104
#define COUNT_4KBf 8105
#define COUNT_Af 8106
#define COUNT_ALL_COPIESf 8107
#define COUNT_Bf 8108
#define COUNT_BY_GTIMERf 8109
#define COUNT_ECC_1Bf 8110
#define COUNT_ECC_2Bf 8111
#define COUNT_EMIR_DROPf 8112
#define COUNT_ENABLEf 8113
#define COUNT_GTE_HITHRf 8114
#define COUNT_HI_THRf 8115
#define COUNT_LO_THRf 8116
#define COUNT_MAX_VALf 8117
#define COUNT_MODEf 8118
#define COUNT_VALUEf 8119
#define COUNT_VALUE_MASKf 8120
#define COUPLINGFLAGf 8121
#define COUPLING_FLAGf 8122
#define CO_LVLf 8123
#define CPf 8124
#define CP14_USER_DISf 8125
#define CPB_DCMf 8126
#define CPB_PARITY_ENf 8127
#define CPB_PAR_ERRf 8128
#define CPB_PMf 8129
#define CPB_TMf 8130
#define CPCLASSf 8131
#define CPCSELf 8132
#define CPDMDONEBERRFIXEDf 8133
#define CPDMDONEBERRFIXEDMASKf 8134
#define CPDMDTWOBERRf 8135
#define CPDMDTWOBERRMASKf 8136
#define CPDMD_ECC__NB_ERR_MASKf 8137
#define CPDMS_PARITY_ERR_MASKf 8138
#define CPDM_0_0_TMf 8139
#define CPDM_0_1_TMf 8140
#define CPDM_0_2_TMf 8141
#define CPDM_0_3_TMf 8142
#define CPDM_0_CORRECTED_ERRORf 8143
#define CPDM_0_CORRECTED_ERROR_DISINTf 8144
#define CPDM_0_DISABLE_ECCf 8145
#define CPDM_0_ECC_CORRUPTf 8146
#define CPDM_0_ECC_ERROR_ADDRESSf 8147
#define CPDM_0_UNCORRECTABLE_ERRORf 8148
#define CPDM_0_UNCORRECTABLE_ERROR_DISINTf 8149
#define CPDM_1_0_TMf 8150
#define CPDM_1_1_TMf 8151
#define CPDM_1_2_TMf 8152
#define CPDM_1_3_TMf 8153
#define CPDM_1_CORRECTED_ERRORf 8154
#define CPDM_1_CORRECTED_ERROR_DISINTf 8155
#define CPDM_1_DISABLE_ECCf 8156
#define CPDM_1_ECC_CORRUPTf 8157
#define CPDM_1_ECC_ERROR_ADDRESSf 8158
#define CPDM_1_UNCORRECTABLE_ERRORf 8159
#define CPDM_1_UNCORRECTABLE_ERROR_DISINTf 8160
#define CPEIGHTQSSETMODEf 8161
#define CPENABLEf 8162
#define CPENQEARLYUPf 8163
#define CPENQUED1f 8164
#define CPFBMAXVALf 8165
#define CPFIXEDSAMPLEBASEf 8166
#define CPHAf 8167
#define CPHMEM_TMf 8168
#define CPIDf 8169
#define CPMf 8170
#define CPM_INITIATE_PAR_ERRf 8171
#define CPM_PARITY_ERR_MASKf 8172
#define CPOLf 8173
#define CPORT_COREf 8174
#define CPORT_ERRf 8175
#define CPQEQf 8176
#define CPQERRORPOINTERf 8177
#define CPQLERRf 8178
#define CPQNUMHIGHf 8179
#define CPQNUMLOWf 8180
#define CPQNUMODDSELf 8181
#define CPQSIZEOLDf 8182
#define CPQUANTDIVf 8183
#define CPQ_COS_QEMPTYf 8184
#define CPQ_ENf 8185
#define CPQ_EN0f 8186
#define CPQ_EN1f 8187
#define CPQ_EN2f 8188
#define CPQ_EN3f 8189
#define CPQ_EN4f 8190
#define CPQ_EN5f 8191
#define CPQ_EN6f 8192
#define CPQ_EN7f 8193
#define CPQ_EN8f 8194
#define CPQ_EN9f 8195
#define CPQ_EN_MEMf 8196
#define CPQ_IDf 8197
#define CPQ_INDEXf 8198
#define CPQ_JITTERf 8199
#define CPQ_LENOLDf 8200
#define CPQ_PROFILE_INDEXf 8201
#define CPQ_PROFILE_INDEX0f 8202
#define CPQ_PROFILE_INDEX1f 8203
#define CPQ_PROFILE_INDEX2f 8204
#define CPQ_PROFILE_INDEX3f 8205
#define CPQ_PROFILE_INDEX4f 8206
#define CPQ_PROFILE_INDEX5f 8207
#define CPQ_PROFILE_INDEX6f 8208
#define CPQ_PROFILE_INDEX7f 8209
#define CPQ_PROFILE_INDEX8f 8210
#define CPQ_PROFILE_INDEX9f 8211
#define CPQ_QFB_MEMf 8212
#define CPQ_QLEN_MEMf 8213
#define CPQ_QNTZFBf 8214
#define CPQ_SIf 8215
#define CPQ_TSSLSf 8216
#define CPQ_TSSLS_MEMf 8217
#define CPRf 8218
#define CPSAMPLEBASE0f 8219
#define CPSAMPLEBASE1f 8220
#define CPSAMPLEBASE2f 8221
#define CPSAMPLEBASE3f 8222
#define CPSAMPLEBASE4f 8223
#define CPSAMPLEBASE5f 8224
#define CPSAMPLEBASE6f 8225
#define CPSAMPLEBASE7f 8226
#define CPSMPRESSHIFTf 8227
#define CPS_RESETf 8228
#define CPS_RESET_MASKf 8229
#define CPTQPf 8230
#define CPTRDCRBALf 8231
#define CPTRDCRSf 8232
#define CPTRDFSMRQCTRLf 8233
#define CPTRDINDQCQf 8234
#define CPTRDONEPKTDEQf 8235
#define CPTRDQSZf 8236
#define CPTRDVALIDf 8237
#define CPTRDWDDELf 8238
#define CPTRD_CRSf 8239
#define CPTRD_CR_BALf 8240
#define CPTRD_FSMRQ_CTRLf 8241
#define CPTRD_IN_DQCQf 8242
#define CPTRD_ONE_PKT_DEQf 8243
#define CPTRD_QSZf 8244
#define CPTRD_VALIDf 8245
#define CPTRD_WD_DELf 8246
#define CPUf 8247
#define CPU0_ACCESS_ENf 8248
#define CPU0_COHERENCY_MODEf 8249
#define CPU0_COMPONENT_ACCESSf 8250
#define CPU0_GLOBAL_TIMERf 8251
#define CPU0_POWERDOWN_TIMERf 8252
#define CPU0_PRIVATE_TIMERf 8253
#define CPU0_STATUSf 8254
#define CPU0_TAG_RAM_SIZESf 8255
#define CPU0_WAYSf 8256
#define CPU1_ACCESS_ENf 8257
#define CPU1_COHERENCY_MODEf 8258
#define CPU1_COMPONENT_ACCESSf 8259
#define CPU1_GLOBAL_TIMERf 8260
#define CPU1_PRIVATE_TIMERf 8261
#define CPU1_STATUSf 8262
#define CPU1_TAG_RAM_SIZESf 8263
#define CPU1_WAYSf 8264
#define CPU2_ACCESS_ENf 8265
#define CPU2_COHERENCY_MODEf 8266
#define CPU2_COMPONENT_ACCESSf 8267
#define CPU2_GLOBAL_TIMERf 8268
#define CPU2_PRIVATE_TIMERf 8269
#define CPU2_STATUSf 8270
#define CPU2_TAG_RAM_SIZESf 8271
#define CPU2_WAYSf 8272
#define CPU3_ACCESS_ENf 8273
#define CPU3_COHERENCY_MODEf 8274
#define CPU3_COMPONENT_ACCESSf 8275
#define CPU3_GLOBAL_TIMERf 8276
#define CPU3_PRIVATE_TIMERf 8277
#define CPU3_STATUSf 8278
#define CPU3_TAG_RAM_SIZESf 8279
#define CPU3_WAYSf 8280
#define CPUCELLBUFF0f 8281
#define CPUCELLBUFF1f 8282
#define CPUCELLBUFF2f 8283
#define CPUCELLSIZEf 8284
#define CPUCMDVLDf 8285
#define CPUCNTCELLFNEf 8286
#define CPUCNTCELLFNEMASKf 8287
#define CPUDATACELLf 8288
#define CPUDATACELLAf 8289
#define CPUDATACELLBf 8290
#define CPUDATACELLCf 8291
#define CPUDATACELLDf 8292
#define CPUDATACELLFNEA0f 8293
#define CPUDATACELLFNEA0MASKf 8294
#define CPUDATACELLFNEA1f 8295
#define CPUDATACELLFNEA1MASKf 8296
#define CPUDATACELLFNEB0f 8297
#define CPUDATACELLFNEB0MASKf 8298
#define CPUDATACELLFNEB1f 8299
#define CPUDATACELLFNEB1MASKf 8300
#define CPUDATACELLFNE_A_0_P_INTf 8301
#define CPUDATACELLFNE_A_0_P_INT_MASKf 8302
#define CPUDATACELLFNE_A_0_S_INTf 8303
#define CPUDATACELLFNE_A_0_S_INT_MASKf 8304
#define CPUDATACELLFNE_A_1_P_INTf 8305
#define CPUDATACELLFNE_A_1_P_INT_MASKf 8306
#define CPUDATACELLFNE_A_1_S_INTf 8307
#define CPUDATACELLFNE_A_1_S_INT_MASKf 8308
#define CPUDATACELLFOA0f 8309
#define CPUDATACELLFOA1f 8310
#define CPUDATACELLFOB0f 8311
#define CPUDATACELLFOB1f 8312
#define CPUDEBUGSELf 8313
#define CPUDELAYENf 8314
#define CPUFAPPORTf 8315
#define CPUHALT_Nf 8316
#define CPUIFBADPARITYDATAf 8317
#define CPUIFDISPKTSTREAMINGf 8318
#define CPUIFDRVf 8319
#define CPUIFENABLEODTf 8320
#define CPUIFENABLETIMEOUTCNTf 8321
#define CPUIFERRDATAARRIVEDf 8322
#define CPUIFERRDATAARRIVEDMASKf 8323
#define CPUIFINPHASEf 8324
#define CPUIFMODEf 8325
#define CPUIFMULTIPORTMODEf 8326
#define CPUIFNODISBADPARITYf 8327
#define CPUIFOUTPHASEf 8328
#define CPUIFPACKETSIZEERRf 8329
#define CPUIFPACKETSIZEERRMASKf 8330
#define CPUIFQUIETMODEf 8331
#define CPUIFREADREGTIMEOUTf 8332
#define CPUIFREADREGTIMEOUTMASKf 8333
#define CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTf 8334
#define CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTOVERFLOWf 8335
#define CPUIFRXCMDPRTYERRf 8336
#define CPUIFRXCMDPRTYERRMASKf 8337
#define CPUIFRXCMDSEQERRf 8338
#define CPUIFRXCMDSEQERRMASKf 8339
#define CPUIFRXCMDTYPEERRf 8340
#define CPUIFRXCMDTYPEERRMASKf 8341
#define CPUIFRXPKTPRTYERRf 8342
#define CPUIFRXPKTPRTYERRMASKf 8343
#define CPUIFRXPKTSEQERRf 8344
#define CPUIFRXPKTSEQERRMASKf 8345
#define CPUIFSPEEDf 8346
#define CPUIFTIMEOUTPRDf 8347
#define CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTf 8348
#define CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTOVERFLOWf 8349
#define CPUIFTXEOPERRf 8350
#define CPUIFTXEOPERRMASKf 8351
#define CPUIFTXSOPERRf 8352
#define CPUIFTXSOPERRMASKf 8353
#define CPUIF_32BYTESPACKERRf 8354
#define CPUIF_32BYTESPACKERRMASKf 8355
#define CPUIF_64BYTESPACKERRf 8356
#define CPUIF_64BYTESPACKERRMASKf 8357
#define CPULASTHEADERf 8358
#define CPULINKNUMf 8359
#define CPULOOKUPKEYf 8360
#define CPULOOKUPTRIGGERf 8361
#define CPUMAXCRRATEf 8362
#define CPUNOFRAGf 8363
#define CPUPACKETCOUNTERf 8364
#define CPUPKTMETER_FASTCLKf 8365
#define CPUPORTDELAYf 8366
#define CPUPORTLEARNDISABLEf 8367
#define CPUQ_MCQ_FIFO_BASEf 8368
#define CPUSLOTMINTIMERf 8369
#define CPUSPRCALLENAf 8370
#define CPUSPRCALLENBf 8371
#define CPUSPRMAXBURSTAf 8372
#define CPUSPRMAXBURSTBf 8373
#define CPUSPRRATEAf 8374
#define CPUSPRRATEBf 8375
#define CPUSTRICTPRENf 8376
#define CPUSUMOFPORTSf 8377
#define CPUTDM2BYTESFTMHf 8378
#define CPUTRAPCODEf 8379
#define CPUTRAPCODELSBf 8380
#define CPUTRGf 8381
#define CPUWEIGHTf 8382
#define CPUXQ_HEADERf 8383
#define CPU_BUF_ECC_ENf 8384
#define CPU_BYPASS_ECC_PARf 8385
#define CPU_CAPT_CELL_FNE_INTf 8386
#define CPU_CAPT_CELL_FNE_INT_MASKf 8387
#define CPU_CELL_BUFFf 8388
#define CPU_CELL_SIZEf 8389
#define CPU_CELL_WAIT_COUNTf 8390
#define CPU_CHANNELf 8391
#define CPU_CMD_VLDf 8392
#define CPU_CNT_CELL_FNEf 8393
#define CPU_CNT_CELL_FNE_MASKf 8394
#define CPU_COSf 8395
#define CPU_COS_BUCKET_OVERFLOWf 8396
#define CPU_COS_BUCKET_OVERFLOW_MASKf 8397
#define CPU_COS_CAPTf 8398
#define CPU_COS_MAP_TCAM_TMf 8399
#define CPU_COS_SETf 8400
#define CPU_COS_SET_ENABLEf 8401
#define CPU_CREDITSf 8402
#define CPU_CREDITS_OVFf 8403
#define CPU_CTXT_MAP_INITIATE_PAR_ERRf 8404
#define CPU_CTXT_MAP_PARITY_ERR_MASKf 8405
#define CPU_DATA_CELL_0f 8406
#define CPU_DATA_CELL_1f 8407
#define CPU_DATA_CELL_2f 8408
#define CPU_DATA_CELL_3f 8409
#define CPU_DATA_CELL_4f 8410
#define CPU_DATA_CELL_APf 8411
#define CPU_DATA_CELL_ASf 8412
#define CPU_DATA_CELL_BPf 8413
#define CPU_DATA_CELL_BSf 8414
#define CPU_DATA_CELL_FOA_0_Pf 8415
#define CPU_DATA_CELL_FOA_0_Sf 8416
#define CPU_DATA_CELL_FOA_1_Pf 8417
#define CPU_DATA_CELL_FOA_1_Sf 8418
#define CPU_DEBUG_SELf 8419
#define CPU_DEFAULT_PRIORITYf 8420
#define CPU_DELETE_BUFFER_VALIDf 8421
#define CPU_DEL_BUFF_CNTf 8422
#define CPU_DEL_BUFF_CNT_OVFf 8423
#define CPU_DISABLEf 8424
#define CPU_ERR_DATA_ARRIVEDf 8425
#define CPU_ERR_DATA_ARRIVED_MASKf 8426
#define CPU_ERR_UNEXPECTED_SOPf 8427
#define CPU_ERR_UNEXPECTED_SOP_MASKf 8428
#define CPU_FAST_PORT_ENf 8429
#define CPU_FLOW_CNTL_ONf 8430
#define CPU_FPCOPY_PRIORITYf 8431
#define CPU_ICMP_REDIRECT_PRIORITYf 8432
#define CPU_IFf 8433
#define CPU_IFC_DELAYf 8434
#define CPU_IFC_NUMf 8435
#define CPU_IFC_SOP_ONLY_DELAYf 8436
#define CPU_INFO_REPLY_COUNTERf 8437
#define CPU_INFO_REPLY_ERRf 8438
#define CPU_INFO_REPLY_ERROR_COUNTERf 8439
#define CPU_INFO_REPLY_ERR_MASKf 8440
#define CPU_INFO_REPLY_OVFf 8441
#define CPU_INFO_REPLY_OVF_COUNTERf 8442
#define CPU_INFO_REPLY_OVF_MASKf 8443
#define CPU_INFO_REPLY_VALIDf 8444
#define CPU_INFO_REPLY_VALID_MASKf 8445
#define CPU_INFO_VALIDf 8446
#define CPU_INFO_VALID_MASKf 8447
#define CPU_LAST_HEADERf 8448
#define CPU_LINK_NUMf 8449
#define CPU_LKUPFAIL_PRIORITYf 8450
#define CPU_LOOKUP_REPLY_COUNTERf 8451
#define CPU_LOOKUP_REPLY_ERRf 8452
#define CPU_LOOKUP_REPLY_ERROR_COUNTERf 8453
#define CPU_LOOKUP_REPLY_ERR_MASKf 8454
#define CPU_LOOKUP_REPLY_OVFf 8455
#define CPU_LOOKUP_REPLY_OVF_COUNTERf 8456
#define CPU_LOOKUP_REPLY_OVF_MASKf 8457
#define CPU_LOOKUP_REPLY_VALIDf 8458
#define CPU_LOOKUP_REPLY_VALID_MASKf 8459
#define CPU_MAC_LIMIT_PRIORITYf 8460
#define CPU_MEM_ACCESSf 8461
#define CPU_MEM_ACCESS_IF_REBf 8462
#define CPU_MEM_ACCESS_IF_WEBf 8463
#define CPU_MEM_ACCESS_OTP_REBf 8464
#define CPU_MEM_ACCESS_OTP_WEBf 8465
#define CPU_MEM_ACCESS_RAf 8466
#define CPU_MEM_ACCESS_WAf 8467
#define CPU_MH_CONTROL_PRIORITYf 8468
#define CPU_MIRROR_PRIORITYf 8469
#define CPU_MTUFAIL_PRIORITYf 8470
#define CPU_NOTIFIEDf 8471
#define CPU_NOTIFYf 8472
#define CPU_NO_FRAGf 8473
#define CPU_NUMBERf 8474
#define CPU_OPCODEf 8475
#define CPU_PACKET_COUNTERf 8476
#define CPU_PHY_ADDRf 8477
#define CPU_PORTNUMf 8478
#define CPU_PORT_BLOCK_MASKf 8479
#define CPU_PORT_BUCKET_OVERFLOWf 8480
#define CPU_PORT_BUCKET_OVERFLOW_MASKf 8481
#define CPU_PP_PORTf 8482
#define CPU_PROTOCOL_PRIORITYf 8483
#define CPU_PROTO_ARP_PRIORITYf 8484
#define CPU_PROTO_BPDU_PRIORITYf 8485
#define CPU_PROTO_DHCP_PRIORITYf 8486
#define CPU_PROTO_EXCEPTIONS_PRIORITYf 8487
#define CPU_PROTO_IGMP_PRIORITYf 8488
#define CPU_PROTO_IPMC_RESERVED_PRIORITYf 8489
#define CPU_PROTO_IP_OPTIONS_PRIORITYf 8490
#define CPU_PROTO_MMRP_PRIORITYf 8491
#define CPU_PROTO_SRP_PRIORITYf 8492
#define CPU_PROTO_TS_PRIORITYf 8493
#define CPU_PTCH_OPAQUE_PT_ATTRf 8494
#define CPU_PTCH_PP_SSPf 8495
#define CPU_QUEUE_BST_STAT_IDf 8496
#define CPU_QUEUE_IDf 8497
#define CPU_QUEUE_NUMf 8498
#define CPU_RECORDS_COUNTERf 8499
#define CPU_RECORD_DATA_LSBf 8500
#define CPU_RECORD_DATA_LSB_TRIGGERf 8501
#define CPU_RECORD_DATA_MSBf 8502
#define CPU_RECORD_DATA_MSB_TRIGGERf 8503
#define CPU_RECORD_OPCODEf 8504
#define CPU_RECORD_PRIOf 8505
#define CPU_RECORD_TRIGGERf 8506
#define CPU_RECORD_USER_DATAf 8507
#define CPU_REG_ADDRf 8508
#define CPU_RELEASE_BUFFER_VALIDf 8509
#define CPU_REL_BUFF_CNTf 8510
#define CPU_REL_BUFF_CNT_OVFf 8511
#define CPU_REQUEST_FIFO_READYf 8512
#define CPU_REQUEST_FIFO_STATUSf 8513
#define CPU_REQUEST_PENDINGf 8514
#define CPU_SFLOW_PRIORITYf 8515
#define CPU_SRC_CELL_DATAf 8516
#define CPU_SRC_CELL_OUT_LINKf 8517
#define CPU_SRC_CELL_TRGf 8518
#define CPU_STATS_PORT_NUMf 8519
#define CPU_STRICT_PR_ENf 8520
#define CPU_SYS_PARITY_ERRORf 8521
#define CPU_SYS_PORT_BFD_FBITf 8522
#define CPU_SYS_PORT_BFD_PBITf 8523
#define CPU_SYS_PORT_CCM_INTRVL_MISSf 8524
#define CPU_SYS_PORT_DEBUGf 8525
#define CPU_SYS_PORT_EMC_MISSf 8526
#define CPU_SYS_PORT_ERR_MY_DISC_MISSf 8527
#define CPU_SYS_PORT_ERR_PACKETf 8528
#define CPU_SYS_PORT_ERR_SRC_IP_MISSf 8529
#define CPU_SYS_PORT_ERR_YOUR_DISC_MISSf 8530
#define CPU_SYS_PORT_MAID_MISSf 8531
#define CPU_SYS_PORT_MDL_MISSf 8532
#define CPU_SYS_PORT_PARITY_ERRORf 8533
#define CPU_SYS_PORT_RMEP_STATE_CHANGEf 8534
#define CPU_SYS_PORT_SRC_PORT_MISSf 8535
#define CPU_SYS_PORT_TIMESTAMP_MISSf 8536
#define CPU_SYS_PORT_TRAP_MISSf 8537
#define CPU_SYS_PORT_TYPE_MISSf 8538
#define CPU_TARGET_LISTf 8539
#define CPU_TCf 8540
#define CPU_TC_ENABLEf 8541
#define CPU_TRAP_CODEf 8542
#define CPU_TRAP_CODE_CCM_INTRVL_MISSf 8543
#define CPU_TRAP_CODE_CTR_INITIATE_PAR_ERRf 8544
#define CPU_TRAP_CODE_CTR_PARITY_ERR_MASKf 8545
#define CPU_TRAP_CODE_DEBUGf 8546
#define CPU_TRAP_CODE_EMC_MISSf 8547
#define CPU_TRAP_CODE_ERR_MY_DISC_MISSf 8548
#define CPU_TRAP_CODE_ERR_PACKETf 8549
#define CPU_TRAP_CODE_ERR_SRC_IP_MISSf 8550
#define CPU_TRAP_CODE_ERR_YOUR_DISC_MISSf 8551
#define CPU_TRAP_CODE_MAID_MISSf 8552
#define CPU_TRAP_CODE_MDL_MISSf 8553
#define CPU_TRAP_CODE_PARITY_ERRORf 8554
#define CPU_TRAP_CODE_PROFILEf 8555
#define CPU_TRAP_CODE_RMEP_STATE_CHANGEf 8556
#define CPU_TRAP_CODE_SRC_PORT_MISSf 8557
#define CPU_TRAP_CODE_TIMESTAMP_MISSf 8558
#define CPU_TRAP_CODE_TRAP_MISSf 8559
#define CPU_TRAP_CODE_TYPE_MISSf 8560
#define CPU_TRAP_STRENGTHf 8561
#define CPU_TRGf 8562
#define CPU_TS_PARITY_ENf 8563
#define CPU_TS_POLICY_PAR_ERRf 8564
#define CPU_URGENTf 8565
#define CPU_VFPCOPY_PRIORITYf 8566
#define CPU_WR_TO_ACTIVE_TDMCALf 8567
#define CPU_WR_TO_ACTIVE_TDMCAL_DISINTf 8568
#define CPWf 8569
#define CP_ACC_THRf 8570
#define CP_CLASSf 8571
#define CP_EIGHT_QS_SET_MODEf 8572
#define CP_ENABLEf 8573
#define CP_ENQUED_1f 8574
#define CP_ENQ_EARLY_UPf 8575
#define CP_FB_MAX_VALf 8576
#define CP_FIFO_CAPTURE_DONEf 8577
#define CP_FIFO_CMD_ERRf 8578
#define CP_FIFO_INTRf 8579
#define CP_FIXED_SAMPLE_BASEf 8580
#define CP_FLAGf 8581
#define CP_IDf 8582
#define CP_PORTf 8583
#define CP_QEQf 8584
#define CP_QNUMf 8585
#define CP_QNUM_HIGHf 8586
#define CP_QNUM_LOWf 8587
#define CP_QNUM_ODD_SELf 8588
#define CP_QSIZE_OLDf 8589
#define CP_QUANT_DIVf 8590
#define CP_Q_PROFILE_INDEXf 8591
#define CP_SAMPLE_BASE_0f 8592
#define CP_SAMPLE_BASE_1f 8593
#define CP_SAMPLE_BASE_2f 8594
#define CP_SAMPLE_BASE_3f 8595
#define CP_SAMPLE_BASE_4f 8596
#define CP_SAMPLE_BASE_5f 8597
#define CP_SAMPLE_BASE_6f 8598
#define CP_SAMPLE_BASE_7f 8599
#define CP_SMP_RES_SHIFTf 8600
#define CP_UPORT_DPf 8601
#define CP_UPORT_TCf 8602
#define CP_Wf 8603
#define CQEDGESELf 8604
#define CQFOVERFLOWf 8605
#define CQQCFG0_RANGEf 8606
#define CQQCFG1_RANGEf 8607
#define CQ_ACKf 8608
#define CQ_ERRf 8609
#define CQ_REQf 8610
#define CRADJUSTTYPEf 8611
#define CRBALf 8612
#define CRBALTH_INITIATE_PAR_ERRf 8613
#define CRBALTH_PARITY_ERR_MASKf 8614
#define CRBAL_INITIATE_PAR_ERRf 8615
#define CRBAL_PARITY_ERR_MASKf 8616
#define CRCBYTESf 8617
#define CRCDROPPEDCELLCNTf 8618
#define CRCDROPPEDCELLCNT0f 8619
#define CRCDROPPEDPCKCNTf 8620
#define CRCDROPPEDPCKCNT0f 8621
#define CRCELLCNTf 8622
#define CRCELLCNTOf 8623
#define CRCENf 8624
#define CRCERRCNTf 8625
#define CRCERRCNTOVFf 8626
#define CRCERRORINTMASKf 8627
#define CRCERRPKTf 8628
#define CRCERRPKTMASKf 8629
#define CRCERRRATECNGTHf 8630
#define CRCERRRATEDCRf 8631
#define CRCERRRATEMAXCNTf 8632
#define CRCERRWEIGHTf 8633
#define CRCERRWEIGHTCNGTHf 8634
#define CRCERRWEIGHTMAXCNTf 8635
#define CRCMTCHONf 8636
#define CRCNOERRWEIGHTf 8637
#define CRCNO_ERR_WEIGHTf 8638
#define CRCREMAINDERf 8639
#define CRCSKIPRXSOPf 8640
#define CRCSKIPTXSOPf 8641
#define CRC_CNTf 8642
#define CRC_CNT0f 8643
#define CRC_CNT1f 8644
#define CRC_CNT2f 8645
#define CRC_DELETED_BUFFERS_FIFO_FULLf 8646
#define CRC_DELETED_BUFFERS_FIFO_FULL_MASKf 8647
#define CRC_DELETED_BUFFERS_FIFO_NOT_EMPTYf 8648
#define CRC_DELETED_BUFFERS_FIFO_NOT_EMPTY_MASKf 8649
#define CRC_DROPPED_CELL_CNTf 8650
#define CRC_DROPPED_CELL_CNT_0f 8651
#define CRC_DROPPED_PCK_CNTf 8652
#define CRC_DROPPED_PCK_CNT_0f 8653
#define CRC_ENf 8654
#define CRC_ERRORf 8655
#define CRC_ERROR_DISINTf 8656
#define CRC_ERROR_DROP_ENABLEf 8657
#define CRC_ERROR_MASKf 8658
#define CRC_ERR_BUFF_FIFO_FULL_CNTf 8659
#define CRC_ERR_BUFF_FIFO_FULL_CNT_OVFf 8660
#define CRC_ERR_CNTf 8661
#define CRC_ERR_CNT_Af 8662
#define CRC_ERR_CNT_A_DISINTf 8663
#define CRC_ERR_CNT_Bf 8664
#define CRC_ERR_CNT_B_DISINTf 8665
#define CRC_ERR_CNT_OVFf 8666
#define CRC_ERR_COUNTERf 8667
#define CRC_ERR_DELETED_BUFFERS_FIFO_STATUSf 8668
#define CRC_ERR_DEL_BUFF_CNTf 8669
#define CRC_ERR_DEL_BUFF_CNT_OVFf 8670
#define CRC_ERR_PKTf 8671
#define CRC_ERR_PKT_MASKf 8672
#define CRC_ERR_RATE_CNG_THf 8673
#define CRC_ERR_RATE_DCRf 8674
#define CRC_ERR_RATE_MAX_CNTf 8675
#define CRC_ERR_WEIGHTf 8676
#define CRC_ERR_WEIGHT_CNG_THf 8677
#define CRC_ERR_WEIGHT_MAX_CNTf 8678
#define CRC_ERR_WRf 8679
#define CRC_FWDf 8680
#define CRC_MODEf 8681
#define CRC_MTCH_ONf 8682
#define CRC_REMAINDERf 8683
#define CRDTDISCVALf 8684
#define CRDTFCRESETf 8685
#define CRDTFCSETf 8686
#define CRDT_DISC_VALf 8687
#define CRDT_FC_RESETf 8688
#define CRDT_FC_SETf 8689
#define CREATE_FHEI_INSTEAD_OF_EEIf 8690
#define CREDITf 8691
#define CREDITCELLSCOUNTERf 8692
#define CREDITCELLSCOUNTEROVFf 8693
#define CREDITCLASSf 8694
#define CREDITCNTf 8695
#define CREDITDROPCOUNTf 8696
#define CREDITDROPCOUNTOVFf 8697
#define CREDITFIFOOVFf 8698
#define CREDITFIFOOVFMASKf 8699
#define CREDITLOSTf 8700
#define CREDITLOSTMASKf 8701
#define CREDITOR_RATE_EXPf 8702
#define CREDITOR_RATE_MANTf 8703
#define CREDITOR_STATEf 8704
#define CREDITOR_STATE0f 8705
#define CREDITOR_STATE1f 8706
#define CREDITOR_STATE2f 8707
#define CREDITOR_STATE3f 8708
#define CREDITOR_STATE_MAPf 8709
#define CREDITOVERFLOWf 8710
#define CREDITOVERFLOWMASKf 8711
#define CREDITOVERFLOWQUEUENUMf 8712
#define CREDITOVFf 8713
#define CREDITSf 8714
#define CREDITS_PER_CYCLEf 8715
#define CREDITVALUEf 8716
#define CREDIT_CELLS_CNTf 8717
#define CREDIT_CELLS_CNT_OVERFLOWf 8718
#define CREDIT_CELLS_COUNTERf 8719
#define CREDIT_CELLS_COUNTER_OVFf 8720
#define CREDIT_CELL_XMIT_BUS_ADDRESSf 8721
#define CREDIT_CELL_XMIT_BUS_HITf 8722
#define CREDIT_CLASSf 8723
#define CREDIT_CNTf 8724
#define CREDIT_COUNTf 8725
#define CREDIT_DROP_COUNTf 8726
#define CREDIT_DROP_COUNT_OVFf 8727
#define CREDIT_ENf 8728
#define CREDIT_FIFOOVF_MASKf 8729
#define CREDIT_FIFO_OVFf 8730
#define CREDIT_LOSTf 8731
#define CREDIT_LOST_MASKf 8732
#define CREDIT_OVERFLOWf 8733
#define CREDIT_OVERFLOW_MASKf 8734
#define CREDIT_OVERFLOW_QUEUE_NUMf 8735
#define CREDIT_OVFf 8736
#define CREDIT_RESETf 8737
#define CREDIT_SHAPE_BUS_ADDRESSf 8738
#define CREDIT_SHAPE_BUS_HITf 8739
#define CREDIT_TO_AXP_ENABLEf 8740
#define CREDIT_UPDATEf 8741
#define CREDIT_UPDATE_PORTf 8742
#define CREDIT_UPDATE_VALUEf 8743
#define CREDIT_VALUEf 8744
#define CREDIT_VALUE_1f 8745
#define CREDIT_VALUE_2f 8746
#define CREDIT_VALUE_Q_TYPE_BITMAPf 8747
#define CREDIT_VALUE_RANGE_1_ENf 8748
#define CREDIT_VALUE_RANGE_1_MAXf 8749
#define CREDIT_VALUE_RANGE_1_MINf 8750
#define CREDIT_VALUE_RANGE_2_ENf 8751
#define CREDIT_VALUE_RANGE_2_MAXf 8752
#define CREDIT_VALUE_RANGE_2_MINf 8753
#define CREDIT_WATERMARKf 8754
#define CRH_0_INT_MASK_REGf 8755
#define CRH_0_INT_REGf 8756
#define CRH_1_INT_MASK_REGf 8757
#define CRH_1_INT_REGf 8758
#define CRH_N_QUERY_DESTINATION_ABOVE_1K_INTf 8759
#define CRH_N_QUERY_DESTINATION_ABOVE_1K_INT_MASKf 8760
#define CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf 8761
#define CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf 8762
#define CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf 8763
#define CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf 8764
#define CRH_N_QUERY_EMPTY_LINK_MAP_INTf 8765
#define CRH_N_QUERY_EMPTY_LINK_MAP_INT_MASKf 8766
#define CRLTNCYCOUNTERf 8767
#define CRLTNCYQUEf 8768
#define CRMAf 8769
#define CROSS_COUPLED_MEMORYDMA_DONEf 8770
#define CROSS_SIG_FLAGSf 8771
#define CRPSAACTCNTRSCNTf 8772
#define CRPSABASEQf 8773
#define CRPSABUBBLEENf 8774
#define CRPSACACHEREADENf 8775
#define CRPSACMDCNTf 8776
#define CRPSACMDCNTOVFf 8777
#define CRPSACNTADDRf 8778
#define CRPSACNTONERRORSf 8779
#define CRPSACNTONQNVALIDf 8780
#define CRPSACNTOVFf 8781
#define CRPSACNTOVFMASKf 8782
#define CRPSACNTWORKMODEf 8783
#define CRPSACOUNTEROVFADDRf 8784
#define CRPSACPUREQCNTf 8785
#define CRPSACPUREQCNTOVFf 8786
#define CRPSADATAVALIDf 8787
#define CRPSADIRECTCNTADDRf 8788
#define CRPSADIRECTDATAVALIDf 8789
#define CRPSADIRECTOCTSCNTf 8790
#define CRPSADIRECTPKTSCNTf 8791
#define CRPSADIRECTRDWHENWAITINGf 8792
#define CRPSADIRECTRDWHENWAITINGMASKf 8793
#define CRPSAINVLDADACCf 8794
#define CRPSAINVLDADACCMASKf 8795
#define CRPSAINVLDPTRACCf 8796
#define CRPSAINVLDPTRACCMASKf 8797
#define CRPSAISOVFCNTOCTSf 8798
#define CRPSAISOVFCNTPKTSf 8799
#define CRPSAOCTCNTTHRESHf 8800
#define CRPSAOCTSCNTf 8801
#define CRPSAOVTHCNTRSCNTf 8802
#define CRPSAPKTCNTTHRESHf 8803
#define CRPSAPKTSCNTf 8804
#define CRPSAPREFETCHTMRCFGf 8805
#define CRPSAPREREADFIFOFULLf 8806
#define CRPSAPREREADFIFOFULLMASKf 8807
#define CRPSAPREREADFIFONOTEMPTYf 8808
#define CRPSAPREREADFIFONOTEMPTYMASKf 8809
#define CRPSAQUEUESHIFTf 8810
#define CRPSARDREQf 8811
#define CRPSARDREQADDRf 8812
#define CRPSARDREQTYPEf 8813
#define CRPSASRCTYPEf 8814
#define CRPSASTATICRDWHENWAITINGf 8815
#define CRPSASTATICRDWHENWAITINGMASKf 8816
#define CRPSATOPQf 8817
#define CRPSBACTCNTRSCNTf 8818
#define CRPSBBASEQf 8819
#define CRPSBBUBBLEENf 8820
#define CRPSBCACHEREADENf 8821
#define CRPSBCMDCNTf 8822
#define CRPSBCMDCNTOVFf 8823
#define CRPSBCNTADDRf 8824
#define CRPSBCNTONERRORSf 8825
#define CRPSBCNTONQNVALIDf 8826
#define CRPSBCNTOVFf 8827
#define CRPSBCNTOVFMASKf 8828
#define CRPSBCNTWORKMODEf 8829
#define CRPSBCOUNTEROVFADDRf 8830
#define CRPSBCPUREQCNTf 8831
#define CRPSBCPUREQCNTOVFf 8832
#define CRPSBDATAVALIDf 8833
#define CRPSBDIRECTCNTADDRf 8834
#define CRPSBDIRECTDATAVALIDf 8835
#define CRPSBDIRECTOCTSCNTf 8836
#define CRPSBDIRECTPKTSCNTf 8837
#define CRPSBDIRECTRDWHENWAITINGf 8838
#define CRPSBDIRECTRDWHENWAITINGMASKf 8839
#define CRPSBINVLDADACCf 8840
#define CRPSBINVLDADACCMASKf 8841
#define CRPSBINVLDPTRACCf 8842
#define CRPSBINVLDPTRACCMASKf 8843
#define CRPSBISOVFCNTOCTSf 8844
#define CRPSBISOVFCNTPKTSf 8845
#define CRPSBOCTCNTTHRESHf 8846
#define CRPSBOCTSCNTf 8847
#define CRPSBOVTHCNTRSCNTf 8848
#define CRPSBPKTCNTTHRESHf 8849
#define CRPSBPKTSCNTf 8850
#define CRPSBPREFETCHTMRCFGf 8851
#define CRPSBPREREADFIFOFULLf 8852
#define CRPSBPREREADFIFOFULLMASKf 8853
#define CRPSBPREREADFIFONOTEMPTYf 8854
#define CRPSBPREREADFIFONOTEMPTYMASKf 8855
#define CRPSBQUEUESHIFTf 8856
#define CRPSBRDREQf 8857
#define CRPSBRDREQADDRf 8858
#define CRPSBRDREQTYPEf 8859
#define CRPSBSRCTYPEf 8860
#define CRPSBSTATICRDWHENWAITINGf 8861
#define CRPSBSTATICRDWHENWAITINGMASKf 8862
#define CRPSBTOPQf 8863
#define CRPSCMDENAf 8864
#define CRPSCMDENBf 8865
#define CRPSINITAf 8866
#define CRPSINITBf 8867
#define CRPSINTRf 8868
#define CRPSINTRMASKf 8869
#define CRPS_0_CNTS_MEM_INITIATE_PAR_ERRf 8870
#define CRPS_0_CNTS_MEM_PARITY_ERR_MASKf 8871
#define CRPS_0_CNT_OVFf 8872
#define CRPS_0_CNT_OVF_MASKf 8873
#define CRPS_0_DIRECT_RD_WHEN_WAITINGf 8874
#define CRPS_0_DIRECT_RD_WHEN_WAITING_MASKf 8875
#define CRPS_0_INVLD_PTR_ACCf 8876
#define CRPS_0_INVLD_PTR_ACC_MASKf 8877
#define CRPS_0_OVTH_MEM_INITIATE_PAR_ERRf 8878
#define CRPS_0_OVTH_MEM_PARITY_ERR_MASKf 8879
#define CRPS_0_PRE_READ_FIFO_FULLf 8880
#define CRPS_0_PRE_READ_FIFO_FULL_MASKf 8881
#define CRPS_0_PRE_READ_FIFO_NOT_EMPTYf 8882
#define CRPS_0_PRE_READ_FIFO_NOT_EMPTY_MASKf 8883
#define CRPS_0_PRE_READ_MEM_INITIATE_PAR_ERRf 8884
#define CRPS_0_PRE_READ_MEM_PARITY_ERR_MASKf 8885
#define CRPS_1_CNTS_MEM_INITIATE_PAR_ERRf 8886
#define CRPS_1_CNTS_MEM_PARITY_ERR_MASKf 8887
#define CRPS_1_CNT_OVFf 8888
#define CRPS_1_CNT_OVF_MASKf 8889
#define CRPS_1_DIRECT_RD_WHEN_WAITINGf 8890
#define CRPS_1_DIRECT_RD_WHEN_WAITING_MASKf 8891
#define CRPS_1_INVLD_PTR_ACCf 8892
#define CRPS_1_INVLD_PTR_ACC_MASKf 8893
#define CRPS_1_OVTH_MEM_INITIATE_PAR_ERRf 8894
#define CRPS_1_OVTH_MEM_PARITY_ERR_MASKf 8895
#define CRPS_1_PRE_READ_FIFO_FULLf 8896
#define CRPS_1_PRE_READ_FIFO_FULL_MASKf 8897
#define CRPS_1_PRE_READ_FIFO_NOT_EMPTYf 8898
#define CRPS_1_PRE_READ_FIFO_NOT_EMPTY_MASKf 8899
#define CRPS_1_PRE_READ_MEM_INITIATE_PAR_ERRf 8900
#define CRPS_1_PRE_READ_MEM_PARITY_ERR_MASKf 8901
#define CRPS_2_CNTS_MEM_INITIATE_PAR_ERRf 8902
#define CRPS_2_CNTS_MEM_PARITY_ERR_MASKf 8903
#define CRPS_2_CNT_OVFf 8904
#define CRPS_2_CNT_OVF_MASKf 8905
#define CRPS_2_DIRECT_RD_WHEN_WAITINGf 8906
#define CRPS_2_DIRECT_RD_WHEN_WAITING_MASKf 8907
#define CRPS_2_INVLD_PTR_ACCf 8908
#define CRPS_2_INVLD_PTR_ACC_MASKf 8909
#define CRPS_2_OVTH_MEM_INITIATE_PAR_ERRf 8910
#define CRPS_2_OVTH_MEM_PARITY_ERR_MASKf 8911
#define CRPS_2_PRE_READ_FIFO_FULLf 8912
#define CRPS_2_PRE_READ_FIFO_FULL_MASKf 8913
#define CRPS_2_PRE_READ_FIFO_NOT_EMPTYf 8914
#define CRPS_2_PRE_READ_FIFO_NOT_EMPTY_MASKf 8915
#define CRPS_2_PRE_READ_MEM_INITIATE_PAR_ERRf 8916
#define CRPS_2_PRE_READ_MEM_PARITY_ERR_MASKf 8917
#define CRPS_3_CNTS_MEM_INITIATE_PAR_ERRf 8918
#define CRPS_3_CNTS_MEM_PARITY_ERR_MASKf 8919
#define CRPS_3_CNT_OVFf 8920
#define CRPS_3_CNT_OVF_MASKf 8921
#define CRPS_3_DIRECT_RD_WHEN_WAITINGf 8922
#define CRPS_3_DIRECT_RD_WHEN_WAITING_MASKf 8923
#define CRPS_3_INVLD_PTR_ACCf 8924
#define CRPS_3_INVLD_PTR_ACC_MASKf 8925
#define CRPS_3_OVTH_MEM_INITIATE_PAR_ERRf 8926
#define CRPS_3_OVTH_MEM_PARITY_ERR_MASKf 8927
#define CRPS_3_PRE_READ_FIFO_FULLf 8928
#define CRPS_3_PRE_READ_FIFO_FULL_MASKf 8929
#define CRPS_3_PRE_READ_FIFO_NOT_EMPTYf 8930
#define CRPS_3_PRE_READ_FIFO_NOT_EMPTY_MASKf 8931
#define CRPS_3_PRE_READ_MEM_INITIATE_PAR_ERRf 8932
#define CRPS_3_PRE_READ_MEM_PARITY_ERR_MASKf 8933
#define CRPS_CMD_ENf 8934
#define CRPS_CNT_BY_GTf 8935
#define CRPS_INITf 8936
#define CRPS_IQM_ACT_ON_ERRORSf 8937
#define CRPS_IQM_ACT_ON_QNVALIDf 8938
#define CRPS_IQM_CMD_BASE_Q_Af 8939
#define CRPS_IQM_CMD_BASE_Q_Bf 8940
#define CRPS_IQM_CMD_BASE_Q_Cf 8941
#define CRPS_IQM_CMD_BASE_Q_Df 8942
#define CRPS_IQM_CMD_QUEUE_SHIFT_Af 8943
#define CRPS_IQM_CMD_QUEUE_SHIFT_Bf 8944
#define CRPS_IQM_CMD_QUEUE_SHIFT_Cf 8945
#define CRPS_IQM_CMD_QUEUE_SHIFT_Df 8946
#define CRPS_IQM_CMD_SRC_TYPE_Af 8947
#define CRPS_IQM_CMD_SRC_TYPE_Bf 8948
#define CRPS_IQM_CMD_SRC_TYPE_Cf 8949
#define CRPS_IQM_CMD_SRC_TYPE_Df 8950
#define CRPS_IQM_CMD_TOP_Q_Af 8951
#define CRPS_IQM_CMD_TOP_Q_Bf 8952
#define CRPS_IQM_CMD_TOP_Q_Cf 8953
#define CRPS_IQM_CMD_TOP_Q_Df 8954
#define CRPS_IRPP_ACT_ON_ERRORSf 8955
#define CRPS_IRPP_ACT_ON_ISPf 8956
#define CRPS_IRPP_ACT_ON_QNVALIDf 8957
#define CRPS_N_ACT_CNTRS_CNTf 8958
#define CRPS_N_ACT_CNT_VALIDATE_ENf 8959
#define CRPS_N_ALGORITHM_TMR_CFGf 8960
#define CRPS_N_ALGORITHM_TMR_ENf 8961
#define CRPS_N_BUBBLE_ENf 8962
#define CRPS_N_CACHE_RD_CNT_ADDRf 8963
#define CRPS_N_CACHE_RD_DATA_VALIDf 8964
#define CRPS_N_CACHE_RD_OCT_CNTf 8965
#define CRPS_N_CACHE_RD_PKT_CNTf 8966
#define CRPS_N_CACHE_READ_ENf 8967
#define CRPS_N_CACHE_STATUS_CNTf 8968
#define CRPS_N_CMD_CNTf 8969
#define CRPS_N_CMD_CNT_OVFf 8970
#define CRPS_N_CNT_SRCf 8971
#define CRPS_N_CNT_STUCK_AT_ONE_ENf 8972
#define CRPS_N_COUNTER_OVF_ADDRf 8973
#define CRPS_N_COUNT_MODEf 8974
#define CRPS_N_CPU_CLEAR_READ_ENf 8975
#define CRPS_N_CPU_REQ_CNTf 8976
#define CRPS_N_CPU_REQ_CNT_OVFf 8977
#define CRPS_N_DIRECT_RD_CNT_ADDRf 8978
#define CRPS_N_DIRECT_RD_DATA_VALIDf 8979
#define CRPS_N_DIRECT_RD_OCT_CNTf 8980
#define CRPS_N_DIRECT_RD_PKT_CNTf 8981
#define CRPS_N_DIRECT_RD_WAS_INCREMENTALf 8982
#define CRPS_N_IS_OVF_CNT_OCTSf 8983
#define CRPS_N_IS_OVF_CNT_PKTSf 8984
#define CRPS_N_LAST_ADDR_RCVDf 8985
#define CRPS_N_LAST_PKT_SIZE_RCVDf 8986
#define CRPS_N_MAX_PTR_REFRESH_ENf 8987
#define CRPS_N_MAX_SEARCH_ENf 8988
#define CRPS_N_OCT_CNT_THRESHf 8989
#define CRPS_N_OVF_CNTRS_CNTf 8990
#define CRPS_N_OVF_CNTRS_CNT_OVFf 8991
#define CRPS_N_OVTH_CNTRS_CNTf 8992
#define CRPS_N_OVTH_MEM_LINES_BMAPf 8993
#define CRPS_N_OVTH_MEM_LINES_BMAP_SELf 8994
#define CRPS_N_OVTH_MEM_RFRSH_BPASS_ENf 8995
#define CRPS_N_PKT_CNT_THRESHf 8996
#define CRPS_N_PREFETCH_PERIOD_CFGf 8997
#define CRPS_N_PRFCH_CNTf 8998
#define CRPS_N_PRFCH_CNT_OVFf 8999
#define CRPS_N_RD_REQf 9000
#define CRPS_N_RD_REQ_ADDRf 9001
#define CRPS_N_RD_REQ_TYPEf 9002
#define CRPS_N_REFRESH_ADDR_HIGHf 9003
#define CRPS_N_REFRESH_ADDR_LOWf 9004
#define CRPS_N_SEQUENTIAL_ADDR_HIGHf 9005
#define CRPS_N_SEQUENTIAL_ADDR_LOWf 9006
#define CRPS_N_SEQUENTIAL_TMR_CFGf 9007
#define CRPS_N_SEQUENTIAL_TMR_ENf 9008
#define CRP_DISCARD_PARITY_CELLSf 9009
#define CRP_INITIATE_PARITY_ERRf 9010
#define CRP_PARITY_ERR_CNTf 9011
#define CRP_PARITY_ERR_CNT_OVERFLOWf 9012
#define CRP_REACH_FIF_WTR_MRKf 9013
#define CRP_UNRCH_CELL_DEST_IDf 9014
#define CRP_UNRCH_CELL_INPUT_LINKf 9015
#define CRP_UNRCH_CELL_TYPEf 9016
#define CRP_UNRCH_CELL_VALIDf 9017
#define CRSf 9018
#define CRWDBOTTOMQf 9019
#define CRWDCOUNTERf 9020
#define CRWDCOUNTEROVERFLOWf 9021
#define CRWDGENOFFMSGSf 9022
#define CRWDMAXFLOWMSGGENBURSTSIZEf 9023
#define CRWDMAXFLOWMSGGENRATEf 9024
#define CRWDMINSCANCYCLEPERIODf 9025
#define CRWDTOPQf 9026
#define CRWD_COUNTERf 9027
#define CRWD_COUNTER_OVERFLOWf 9028
#define CRWEf 9029
#define CR_ADJUST_TYPEf 9030
#define CR_BALf 9031
#define CR_CELL_CNTf 9032
#define CR_CELL_CNT_OVFf 9033
#define CR_LTNCY_COUNTERf 9034
#define CR_LTNCY_QUEf 9035
#define CR_WD_BOTTOM_Qf 9036
#define CR_WD_DELETE_Q_EXP_MODEf 9037
#define CR_WD_FSM_MODEf 9038
#define CR_WD_GEN_OFF_MSGSf 9039
#define CR_WD_MASK_WHEN_PENDING_INDIRECTf 9040
#define CR_WD_MAX_FLOW_MSG_GEN_BURST_SIZEf 9041
#define CR_WD_MAX_FLOW_MSG_GEN_RATEf 9042
#define CR_WD_MIN_SCAN_CYCLE_PERIODf 9043
#define CR_WD_TOP_Qf 9044
#define CSf 9045
#define CSAf 9046
#define CSBf 9047
#define CSCf 9048
#define CSDf 9049
#define CSDT_PAR_ERRORf 9050
#define CSDT_PAR_ERROR_INITf 9051
#define CSDT_PAR_ERROR_MASKf 9052
#define CSE_CMDMEM_DONEf 9053
#define CSRC_3CI_PLUSf 9054
#define CSRMISSINGEOPERRf 9055
#define CSRPKTSIZEERRf 9056
#define CSRSIZEPARITYERRf 9057
#define CSRSOPANDEOPERRf 9058
#define CSRUNEXPECTEDEOPERRf 9059
#define CSR_DONEf 9060
#define CSR_MISSING_EOP_ERRf 9061
#define CSR_MISSING_EOP_ERR_MASKf 9062
#define CSR_PKT_SIZE_ERRf 9063
#define CSR_PKT_SIZE_ERR_MASKf 9064
#define CSR_PRGf 9065
#define CSR_SOP_AND_EOP_ERRf 9066
#define CSR_SOP_AND_EOP_ERR_MASKf 9067
#define CSR_SOP_CNTf 9068
#define CSR_SOP_CNT_OVFf 9069
#define CSR_UNEXPECTED_EOP_ERRf 9070
#define CSR_UNEXPECTED_EOP_ERR_MASKf 9071
#define CSST_PAR_ERRORf 9072
#define CSST_PAR_ERROR_INITf 9073
#define CSST_PAR_ERROR_MASKf 9074
#define CSTMCOMPARATORMASKf 9075
#define CSTMCOMPARATORMODEf 9076
#define CSTMCONDITIONSELECTf 9077
#define CSTMMASKLEFTf 9078
#define CSTMMASKRIGHTf 9079
#define CSTMPROTOCOLf 9080
#define CSTMSHIFTAf 9081
#define CSTMSHIFTBf 9082
#define CSTMSHIFTSELf 9083
#define CSTMWORDSELECTf 9084
#define CSTM_COMPARATOR_MASKf 9085
#define CSTM_COMPARATOR_MODEf 9086
#define CSTM_CONDITION_SELECTf 9087
#define CSTM_MASK_LEFTf 9088
#define CSTM_MASK_RIGHTf 9089
#define CSTM_PROTOCOLf 9090
#define CSTM_SHIFT_Af 9091
#define CSTM_SHIFT_Bf 9092
#define CSTM_SHIFT_SELf 9093
#define CSTM_WORD_SELECTf 9094
#define CS_BOND_MAX_COUNTERf 9095
#define CS_DEQUEUE_HIGH_QUEUE_IDf 9096
#define CS_DEQUEUE_LOW_QUEUE_IDf 9097
#define CS_DEQ_SEGMENTf 9098
#define CS_IF0_FIFO_OVERFLOWf 9099
#define CS_IF0_FIFO_OVERFLOW_DISINTf 9100
#define CS_IF1_FIFO_OVERFLOWf 9101
#define CS_IF1_FIFO_OVERFLOW_DISINTf 9102
#define CS_LOCKf 9103
#define CS_MAPf 9104
#define CS_Nf 9105
#define CS_SAME_ENf 9106
#define CS_SELf 9107
#define CS_TREX2_DEBUG_ENABLEf 9108
#define CS_VECTOR_ON_GOOD_PACKET_ONLYf 9109
#define CT0f 9110
#define CT1f 9111
#define CT2f 9112
#define CT3f 9113
#define CTAP_ADJf 9114
#define CTCHINf 9115
#define CTCHINACKf 9116
#define CTCHOUTf 9117
#define CTCHOUTACKf 9118
#define CTICHGATE0f 9119
#define CTICHGATE1f 9120
#define CTICHGATE2f 9121
#define CTICHGATE3f 9122
#define CTI_CHANSf 9123
#define CTI_TRIGSf 9124
#define CTLf 9125
#define CTLR_READYf 9126
#define CTL_DATANf 9127
#define CTL_DONEf 9128
#define CTL_ERRORSf 9129
#define CTL_IDDQf 9130
#define CTL_OEBf 9131
#define CTL_PASSf 9132
#define CTL_REBf 9133
#define CTL_RX_BAD_LANEf 9134
#define CTL_RX_BURSTMAXf 9135
#define CTL_RX_FORCE_RESYNC_PULSEf 9136
#define CTL_RX_HAS_BAD_LANEf 9137
#define CTL_RX_LANE_SWAP_0f 9138
#define CTL_RX_LANE_SWAP_1f 9139
#define CTL_RX_LANE_SWAP_10f 9140
#define CTL_RX_LANE_SWAP_11f 9141
#define CTL_RX_LANE_SWAP_12f 9142
#define CTL_RX_LANE_SWAP_13f 9143
#define CTL_RX_LANE_SWAP_14f 9144
#define CTL_RX_LANE_SWAP_15f 9145
#define CTL_RX_LANE_SWAP_2f 9146
#define CTL_RX_LANE_SWAP_3f 9147
#define CTL_RX_LANE_SWAP_4f 9148
#define CTL_RX_LANE_SWAP_5f 9149
#define CTL_RX_LANE_SWAP_6f 9150
#define CTL_RX_LANE_SWAP_7f 9151
#define CTL_RX_LANE_SWAP_8f 9152
#define CTL_RX_LANE_SWAP_9f 9153
#define CTL_RX_LAST_LANEf 9154
#define CTL_RX_MFRAMELEN_MINUS1f 9155
#define CTL_RX_PACKET_MODEf 9156
#define CTL_SEL_WC_TCLK_OUTf 9157
#define CTL_TX_BAD_LANEf 9158
#define CTL_TX_BURSTMAXf 9159
#define CTL_TX_BURSTSHORTf 9160
#define CTL_TX_CALLEN_MINUS1f 9161
#define CTL_TX_DISABLE_SKIPWORDf 9162
#define CTL_TX_ERRINJ_BADBCTL_DONEf 9163
#define CTL_TX_ERRINJ_BADBCTL_GOf 9164
#define CTL_TX_ERRINJ_BADEOP_DONEf 9165
#define CTL_TX_ERRINJ_BADEOP_GOf 9166
#define CTL_TX_ERRINJ_BADIDLE_DONEf 9167
#define CTL_TX_ERRINJ_BADIDLE_GOf 9168
#define CTL_TX_ERRINJ_BITERR_DONEf 9169
#define CTL_TX_ERRINJ_BITERR_GOf 9170
#define CTL_TX_ERRINJ_BITERR_LANEf 9171
#define CTL_TX_ERRINJ_CRC24_DONEf 9172
#define CTL_TX_ERRINJ_CRC24_GOf 9173
#define CTL_TX_ERRINJ_CRC32_LANEf 9174
#define CTL_TX_ERRINJ_DISPAR_CONTf 9175
#define CTL_TX_ERRINJ_DISPAR_DONEf 9176
#define CTL_TX_ERRINJ_DISPAR_GOf 9177
#define CTL_TX_ERRINJ_DISPAR_LANEf 9178
#define CTL_TX_ERRINJ_FRAMING_CONTf 9179
#define CTL_TX_ERRINJ_FRAMING_DONEf 9180
#define CTL_TX_ERRINJ_FRAMING_GOf 9181
#define CTL_TX_ERRINJ_FRAMING_LANEf 9182
#define CTL_TX_ERRINJ_IEEE_CRC32_DONEf 9183
#define CTL_TX_ERRINJ_IEEE_CRC32_GOf 9184
#define CTL_TX_ERRINJ_IL_CRC32_DONEf 9185
#define CTL_TX_ERRINJ_IL_CRC32_GOf 9186
#define CTL_TX_ERRINJ_MEOP_DONEf 9187
#define CTL_TX_ERRINJ_MEOP_GOf 9188
#define CTL_TX_ERRINJ_MSOP_DONEf 9189
#define CTL_TX_ERRINJ_MSOP_GOf 9190
#define CTL_TX_ERRINJ_SCRAM_CNTf 9191
#define CTL_TX_ERRINJ_SCRAM_DONEf 9192
#define CTL_TX_ERRINJ_SCRAM_GOf 9193
#define CTL_TX_ERRINJ_SCRAM_LANEf 9194
#define CTL_TX_ERRINJ_SYNC_CNTf 9195
#define CTL_TX_ERRINJ_SYNC_DONEf 9196
#define CTL_TX_ERRINJ_SYNC_GOf 9197
#define CTL_TX_ERRINJ_SYNC_LANEf 9198
#define CTL_TX_FC_CALLENf 9199
#define CTL_TX_HAS_BAD_LANEf 9200
#define CTL_TX_LANE_SWAP_0f 9201
#define CTL_TX_LANE_SWAP_1f 9202
#define CTL_TX_LANE_SWAP_10f 9203
#define CTL_TX_LANE_SWAP_11f 9204
#define CTL_TX_LANE_SWAP_12f 9205
#define CTL_TX_LANE_SWAP_13f 9206
#define CTL_TX_LANE_SWAP_14f 9207
#define CTL_TX_LANE_SWAP_15f 9208
#define CTL_TX_LANE_SWAP_2f 9209
#define CTL_TX_LANE_SWAP_3f 9210
#define CTL_TX_LANE_SWAP_4f 9211
#define CTL_TX_LANE_SWAP_5f 9212
#define CTL_TX_LANE_SWAP_6f 9213
#define CTL_TX_LANE_SWAP_7f 9214
#define CTL_TX_LANE_SWAP_8f 9215
#define CTL_TX_LANE_SWAP_9f 9216
#define CTL_TX_LAST_LANEf 9217
#define CTL_TX_MFRAMELEN_MINUS1f 9218
#define CTL_TX_MUBITSf 9219
#define CTL_TX_RDYOUT_THRESHf 9220
#define CTL_TX_RLIM_DELTAf 9221
#define CTL_TX_RLIM_ENABLEf 9222
#define CTL_TX_RLIM_INTVf 9223
#define CTL_TX_RLIM_MAXf 9224
#define CTP_INITIATE_PARITY_ERRf 9225
#define CTP_INTERNAL_REACHABILITY_CELLS_CNTf 9226
#define CTP_INTERNAL_REACHABILITY_CELLS_CNT_OVERFLOWf 9227
#define CTRf 9228
#define CTR1R_FUNCTIONf 9229
#define CTR1R_RESOURCE_Af 9230
#define CTR1R_RESOURCE_Bf 9231
#define CTR1_BASE_PTRf 9232
#define CTR1_FUNCTIONf 9233
#define CTR1_MEP_MDLf 9234
#define CTR1_MEP_TYPEf 9235
#define CTR1_RESOURCE_Af 9236
#define CTR1_RESOURCE_Bf 9237
#define CTR1_SERVICE_PRI_MAP_PROFILE_PTRf 9238
#define CTR1_VALIDf 9239
#define CTR1_VALUEf 9240
#define CTR2R_FUNCTIONf 9241
#define CTR2R_RESOURCE_Af 9242
#define CTR2R_RESOURCE_Bf 9243
#define CTR2_BASE_PTRf 9244
#define CTR2_FUNCTIONf 9245
#define CTR2_MEP_MDLf 9246
#define CTR2_MEP_TYPEf 9247
#define CTR2_RESOURCE_Af 9248
#define CTR2_RESOURCE_Bf 9249
#define CTR2_SERVICE_PRI_MAP_PROFILE_PTRf 9250
#define CTR2_VALIDf 9251
#define CTR2_VALUEf 9252
#define CTRLf 9253
#define CTRLBUF_ECC_ENf 9254
#define CTRLBUF_ECC_ERRf 9255
#define CTRLBUF_TMf 9256
#define CTRLCELLCNTf 9257
#define CTRLCELLCNTOf 9258
#define CTRLDSSEGMENTf 9259
#define CTRLUPD_REQf 9260
#define CTRLUPD_REQ_PER_AREF_ENf 9261
#define CTRL_0f 9262
#define CTRL_1f 9263
#define CTRL_2f 9264
#define CTRL_3f 9265
#define CTRL_4f 9266
#define CTRL_BUFFER_ECC_INTR_ENABLEf 9267
#define CTRL_BUFF_ECC_INTR_STATUSf 9268
#define CTRL_BUS_FIFO_1_ECC_ENf 9269
#define CTRL_BUS_FIFO_1_ECC_EN_COR_ERR_RPTf 9270
#define CTRL_BUS_FIFO_1_INJECT_DBEf 9271
#define CTRL_BUS_FIFO_1_INJECT_SBEf 9272
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR0f 9273
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR1f 9274
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR2f 9275
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR3f 9276
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR4f 9277
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR5f 9278
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR6f 9279
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR7f 9280
#define CTRL_BUS_FIFO_DOUBLE_BIT_ERR8f 9281
#define CTRL_BUS_FIFO_ECC_ENf 9282
#define CTRL_BUS_FIFO_ECC_EN_COR_ERR_RPTf 9283
#define CTRL_BUS_FIFO_INJECT_DBEf 9284
#define CTRL_BUS_FIFO_INJECT_SBEf 9285
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR0f 9286
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR1f 9287
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR2f 9288
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR3f 9289
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR4f 9290
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR5f 9291
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR6f 9292
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR7f 9293
#define CTRL_BUS_FIFO_SINGLE_BIT_ERR8f 9294
#define CTRL_CELL_CNTf 9295
#define CTRL_CELL_CNT_OVFf 9296
#define CTRL_DA1f 9297
#define CTRL_DA2f 9298
#define CTRL_DA3f 9299
#define CTRL_DA4f 9300
#define CTRL_DA5f 9301
#define CTRL_DA6f 9302
#define CTRL_ETHERTYPE1f 9303
#define CTRL_ETHERTYPE2f 9304
#define CTRL_FIFO_DOUBLE_BIT_ERRf 9305
#define CTRL_FIFO_ECC_ERRf 9306
#define CTRL_FIFO_ENTRY_IDXf 9307
#define CTRL_FIFO_MULTIPLE_ERRf 9308
#define CTRL_PKTS_TO_CPUf 9309
#define CTRL_PROFILE_INDEX_1588f 9310
#define CTRL_RAWf 9311
#define CTRL_SAf 9312
#define CTRL_SRCf 9313
#define CTR_COLOR_CNT_ERRf 9314
#define CTR_COLOR_CNT_ERR_ENf 9315
#define CTR_CORRECTED_ERRORf 9316
#define CTR_CORRECTED_ERROR_DISINTf 9317
#define CTR_DEQ_STATUS_CORRECTED_ERRORf 9318
#define CTR_DEQ_STATUS_CORRECTED_ERROR_DISINTf 9319
#define CTR_DEQ_STATUS_UNCORRECTED_ERRORf 9320
#define CTR_DEQ_STATUS_UNCORRECTED_ERROR_DISINTf 9321
#define CTR_DEQ_WRAP_ERRORf 9322
#define CTR_DEQ_WRAP_ERROR_DISINTf 9323
#define CTR_ENABLE_PARITYf 9324
#define CTR_ENQ_WRAP_ERRORf 9325
#define CTR_ENQ_WRAP_ERROR_DISINTf 9326
#define CTR_ERRf 9327
#define CTR_FLEX_CNT_CORRECTED_ERRORf 9328
#define CTR_FLEX_CNT_CORRECTED_ERROR_DISINTf 9329
#define CTR_FLEX_CNT_ENABLE_ECCf 9330
#define CTR_FLEX_CNT_FORCE_UNCORRECTABLE_ERRORf 9331
#define CTR_FLEX_CNT_UNCORRECTED_ERRORf 9332
#define CTR_FLEX_CNT_UNCORRECTED_ERROR_DISINTf 9333
#define CTR_FORCE_PARITY_ERRORf 9334
#define CTR_INC_EVERY_N_CYCf 9335
#define CTR_INIT_VALUE_1f 9336
#define CTR_INIT_VALUE_2f 9337
#define CTR_INTRf 9338
#define CTR_INTR_DISINTf 9339
#define CTR_MC_CNTf 9340
#define CTR_MC_CNT_ENf 9341
#define CTR_MEM_CORRECTED_ERRORf 9342
#define CTR_MEM_CORRECTED_ERROR_DISINTf 9343
#define CTR_MEM_ENABLE_ECCf 9344
#define CTR_MEM_FORCE_UNCORRECTABLE_ERRORf 9345
#define CTR_MEM_UNCORRECTED_ERRORf 9346
#define CTR_MEM_UNCORRECTED_ERROR_DISINTf 9347
#define CTR_PARITY_CHK_ENf 9348
#define CTR_PARITY_ENf 9349
#define CTR_RESETf 9350
#define CTR_RQE_FIFO_CORRECTED_ERRORf 9351
#define CTR_RQE_FIFO_CORRECTED_ERROR_DISINTf 9352
#define CTR_RQE_FIFO_OVERFLOW_ERRORf 9353
#define CTR_RQE_FIFO_OVERFLOW_ERROR_DISINTf 9354
#define CTR_RQE_FIFO_UNCORRECTED_ERRORf 9355
#define CTR_RQE_FIFO_UNCORRECTED_ERROR_DISINTf 9356
#define CTR_SHIFTf 9357
#define CTR_UC_CNTf 9358
#define CTR_UC_CNT_ENf 9359
#define CTR_UNCORRECTED_ERRORf 9360
#define CTR_UNCORRECTED_ERROR_DISINTf 9361
#define CTTRIGINf 9362
#define CTTRIGINACKf 9363
#define CTTRIGOUTf 9364
#define CTTRIGOUTACKf 9365
#define CTVf 9366
#define CTXT_COUNTER_0_CORRECTED_ERRORf 9367
#define CTXT_COUNTER_0_CORRECTED_ERROR_DISINTf 9368
#define CTXT_COUNTER_0_ECC_ERROR_ADDRESSf 9369
#define CTXT_COUNTER_0_ENABLE_ECCf 9370
#define CTXT_COUNTER_0_FORCE_UNCORRECTABLE_ERRORf 9371
#define CTXT_COUNTER_0_UNCORRECTED_ERRORf 9372
#define CTXT_COUNTER_0_UNCORRECTED_ERROR_DISINTf 9373
#define CTXT_HIT_ALLOWf 9374
#define CTXT_MAP_BASE_ADDRESSf 9375
#define CTXT_MEM_CONTROL_ECC__NB_ERR_MASKf 9376
#define CTXT_MEM_CONTROL_INITIATE_ECC_NB_ERRf 9377
#define CTXT_MEM_DATA_INITIATE_PAR_ERRf 9378
#define CTXT_MEM_DATA_PARITY_ERR_MASKf 9379
#define CTX_ACKf 9380
#define CTX_REQf 9381
#define CTYPEf 9382
#define CT_16BITf 9383
#define CT_1BITf 9384
#define CT_2BITf 9385
#define CT_32BITf 9386
#define CT_4BITf 9387
#define CT_63_32BITf 9388
#define CT_8BITf 9389
#define CT_ADDR_LSBf 9390
#define CT_ADDR_MSBf 9391
#define CUCT_0_ECC_1B_ERR_MASKf 9392
#define CUCT_0_ECC_2B_ERR_MASKf 9393
#define CUCT_0_INITIATE_ECC_1B_ERRf 9394
#define CUCT_0_INITIATE_ECC_2B_ERRf 9395
#define CUCT_1_ECC_1B_ERR_MASKf 9396
#define CUCT_1_ECC_2B_ERR_MASKf 9397
#define CUCT_1_INITIATE_ECC_1B_ERRf 9398
#define CUCT_1_INITIATE_ECC_2B_ERRf 9399
#define CUDf 9400
#define CUD1f 9401
#define CUD2f 9402
#define CUD_VALIDf 9403
#define CUPD40f 9404
#define CUPD_ACKf 9405
#define CUPD_GT2_PER_TS_ERRORf 9406
#define CUPD_GT2_PER_TS_ERROR_DISINTf 9407
#define CUPD_GT2_PER_TS_HALT_ENf 9408
#define CUPD_REQf 9409
#define CUPD_SAW0_ERRORf 9410
#define CUPD_SAW0_ERROR_DISINTf 9411
#define CUPD_SAW0_HALT_ENf 9412
#define CUPD_SAW1_EXP0_ERRORf 9413
#define CUPD_SAW1_EXP0_HALT_ENf 9414
#define CUPD_SAW1_EXP2_ERRORf 9415
#define CUPD_SAW1_EXP2_ERROR_DISINTf 9416
#define CUPD_SAW1_EXP2_HALT_ENf 9417
#define CUPD_SAW2_EXP1_ERRORf 9418
#define CUPD_SAW2_EXP1_ERROR_DISINTf 9419
#define CUPD_SAW2_EXP1_HALT_ENf 9420
#define CUPD_SOT_BEFORE_TX_ERRORf 9421
#define CUPD_SOT_BEFORE_TX_ERROR_DISINTf 9422
#define CUPD_SOT_BEFORE_TX_HALT_ENf 9423
#define CURPCf 9424
#define CURRDSCRf 9425
#define CURRDSCR_0f 9426
#define CURRENTf 9427
#define CURRENTWDTIMEf 9428
#define CURRENT_ADDRESSf 9429
#define CURRENT_BYTE_IS_LASTf 9430
#define CURRENT_BYTE_OFFSETf 9431
#define CURRENT_BYTE_VALUEf 9432
#define CURRENT_CALENDARf 9433
#define CURRENT_CHILDf 9434
#define CURRENT_CHILD_ODDf 9435
#define CURRENT_CONNECT_STATUSf 9436
#define CURRENT_CREDITf 9437
#define CURRENT_CSf 9438
#define CURRENT_CS_ODDf 9439
#define CURRENT_ERROR_CCM_DEFECTf 9440
#define CURRENT_EXT_BUFFER_IDf 9441
#define CURRENT_EXT_OFFSETf 9442
#define CURRENT_IDf 9443
#define CURRENT_MATCH_IDf 9444
#define CURRENT_MATCH_VALIDf 9445
#define CURRENT_PRIf 9446
#define CURRENT_PRI_ODDf 9447
#define CURRENT_REG_COPYf 9448
#define CURRENT_RMEP_CCM_DEFECTf 9449
#define CURRENT_RMEP_INTERFACE_STATUS_DEFECTf 9450
#define CURRENT_RMEP_LAST_RDIf 9451
#define CURRENT_RMEP_PORT_STATUS_DEFECTf 9452
#define CURRENT_SEGMENTf 9453
#define CURRENT_SEQ_STATEf 9454
#define CURRENT_SOME_RDI_DEFECTf 9455
#define CURRENT_SOME_RMEP_CCM_DEFECTf 9456
#define CURRENT_STATEf 9457
#define CURRENT_STATE_ENCODINGf 9458
#define CURRENT_TIMEf 9459
#define CURRENT_TIME_Af 9460
#define CURRENT_TIME_Bf 9461
#define CURRENT_VALUEf 9462
#define CURRENT_WD_TIMEf 9463
#define CURRENT_WORD_COUNTf 9464
#define CURRENT_XCON_CCM_DEFECTf 9465
#define CURR_CALf 9466
#define CURR_CMC0_CELLCNTf 9467
#define CURR_CMC1_CELLCNTf 9468
#define CURR_CMC2_CELLCNTf 9469
#define CURR_EPOCH_STATEf 9470
#define CURR_FAILOVERf 9471
#define CURR_IP_INTF_OWNER_IDf 9472
#define CURR_RPE_CELLCNTf 9473
#define CUR_AD_WIDTHf 9474
#define CUR_COPY_NUMBERf 9475
#define CUR_ENTRY_ADRf 9476
#define CUR_ET_PAf 9477
#define CUR_ITERATIONf 9478
#define CUR_L2_BULK_ENf 9479
#define CUR_PAGEf 9480
#define CUR_SEQ_STATEf 9481
#define CUSTOMER_MODIFIEDf 9482
#define CUSTOMLEARNf 9483
#define CUSTOM_LEARNf 9484
#define CUT_THROUGH_OKf 9485
#define CU_BUF0_CORRECTED_ERRORf 9486
#define CU_BUF0_ECC_ERROR_ADDRESSf 9487
#define CU_BUF0_ENABLE_ECCf 9488
#define CU_BUF0_FORCE_UNCORRECTABLE_ERRORf 9489
#define CU_BUF0_UNCORRECTED_ERRORf 9490
#define CU_BUF1_CORRECTED_ERRORf 9491
#define CU_BUF1_ECC_ERROR_ADDRESSf 9492
#define CU_BUF1_ENABLE_ECCf 9493
#define CU_BUF1_FORCE_UNCORRECTABLE_ERRORf 9494
#define CU_BUF1_UNCORRECTED_ERRORf 9495
#define CU_BUF2_CORRECTED_ERRORf 9496
#define CU_BUF2_ECC_ERROR_ADDRESSf 9497
#define CU_BUF2_ENABLE_ECCf 9498
#define CU_BUF2_FORCE_UNCORRECTABLE_ERRORf 9499
#define CU_BUF2_UNCORRECTED_ERRORf 9500
#define CU_BUF3_CORRECTED_ERRORf 9501
#define CU_BUF3_ECC_ERROR_ADDRESSf 9502
#define CU_BUF3_ENABLE_ECCf 9503
#define CU_BUF3_FORCE_UNCORRECTABLE_ERRORf 9504
#define CU_BUF3_UNCORRECTED_ERRORf 9505
#define CVIDf 9506
#define CVLAN_CFI_AS_CNGf 9507
#define CVLAN_DOMAIN_POST_VXLT_CVLAN_TAG_SOURCEf 9508
#define CVLAN_DOMAIN_POST_VXLT_DATA_PROCESSING_ENABLEf 9509
#define CVLAN_DOMAIN_POST_VXLT_OAM_PROCESSING_ENABLEf 9510
#define CVLAN_DOMAIN_PRE_VXLT_CVLAN_TAG_SOURCEf 9511
#define CVLAN_DOMAIN_PRE_VXLT_DATA_PROCESSING_ENABLEf 9512
#define CVLAN_DOMAIN_PRE_VXLT_OAM_PROCESSING_ENABLEf 9513
#define CVLAN_INTF_AFTER_VXLT_VXLT_MISS_DROP_CTRLf 9514
#define CVLAN_INTF_BEFORE_VXLT_VXLT_MISS_DROP_CTRLf 9515
#define CVLAN_TAGf 9516
#define CWf 9517
#define CWLf 9518
#define CWORDf 9519
#define CWSB_ADM_CTRL_EOP_ERROR_EVf 9520
#define CWSB_ADM_CTRL_EOP_ERROR_EV_DISINTf 9521
#define CWSB_ADM_CTRL_MOP_ERROR_EVf 9522
#define CWSB_ADM_CTRL_MOP_ERROR_EV_DISINTf 9523
#define CWSB_ADM_CTRL_SEOP_ERROR_EVf 9524
#define CWSB_ADM_CTRL_SEOP_ERROR_EV_DISINTf 9525
#define CWSB_ADM_CTRL_SOP_ERROR_EVf 9526
#define CWSB_ADM_CTRL_SOP_ERROR_EV_DISINTf 9527
#define CWSB_OVERFLOW_EVf 9528
#define CWSB_OVERFLOW_EV_DISINTf 9529
#define CW_CHECK_CTRLf 9530
#define CW_INSERT_FLAGf 9531
#define CW_PRESENTf 9532
#define CW_S0f 9533
#define CX_DEBUGf 9534
#define CYCLES_PER_COUNTf 9535
#define CYCLES_PER_TICKf 9536
#define CYCLE_ACC_ENf 9537
#define CYCLE_CNTf 9538
#define CYCLE_CNT_DIVf 9539
#define CYCLE_CNT_ENCLRf 9540
#define CYCLE_CNT_ENSETf 9541
#define CYCLE_CNT_OVFf 9542
#define CYCLE_CNT_OVF_IENCLRf 9543
#define CYCLE_CNT_OVF_IENSETf 9544
#define CYCLE_CNT_RESETf 9545
#define CZf 9546
#define C_1f 9547
#define C_2f 9548
#define C_3f 9549
#define C_4f 9550
#define C_5f 9551
#define C_ACTIVEf 9552
#define C_ACTIVE_0f 9553
#define C_EFf 9554
#define C_EF_NEXTf 9555
#define C_EMPTY_STATEf 9556
#define C_ETHERTYPEf 9557
#define C_ISID_MASKf 9558
#define C_ITAGf 9559
#define C_MAX_BUCKETf 9560
#define C_MAX_BUCKET_0f 9561
#define C_MAX_BUCKET_1f 9562
#define C_MAX_BUCKET_2f 9563
#define C_MAX_BUCKET_3f 9564
#define C_MAX_CYCLE_SELf 9565
#define C_MAX_CYCLE_SEL_0f 9566
#define C_MAX_CYCLE_SEL_1f 9567
#define C_MAX_CYCLE_SEL_2f 9568
#define C_MAX_CYCLE_SEL_3f 9569
#define C_MAX_REF_RATE_EXPf 9570
#define C_MAX_REF_RATE_EXP_0f 9571
#define C_MAX_REF_RATE_EXP_1f 9572
#define C_MAX_REF_RATE_EXP_2f 9573
#define C_MAX_REF_RATE_EXP_3f 9574
#define C_MAX_REF_RATE_MANTf 9575
#define C_MAX_REF_RATE_MANT_0f 9576
#define C_MAX_REF_RATE_MANT_1f 9577
#define C_MAX_REF_RATE_MANT_2f 9578
#define C_MAX_REF_RATE_MANT_3f 9579
#define C_MAX_THLD_EXPf 9580
#define C_MAX_THLD_EXP_0f 9581
#define C_MAX_THLD_EXP_1f 9582
#define C_MAX_THLD_EXP_2f 9583
#define C_MAX_THLD_EXP_3f 9584
#define C_MAX_THLD_MANTf 9585
#define C_MAX_THLD_MANT_0f 9586
#define C_MAX_THLD_MANT_1f 9587
#define C_MAX_THLD_MANT_2f 9588
#define C_MAX_THLD_MANT_3f 9589
#define C_MC_DMAC_Af 9590
#define C_MC_DMAC_Bf 9591
#define C_MID_PKTf 9592
#define C_MID_PKT_0f 9593
#define C_MID_SEGf 9594
#define C_MID_SEG_0f 9595
#define C_MIN_BUCKETf 9596
#define C_MIN_BUCKET_0f 9597
#define C_MIN_BUCKET_1f 9598
#define C_MIN_BUCKET_2f 9599
#define C_MIN_BUCKET_3f 9600
#define C_MIN_CYCLE_SELf 9601
#define C_MIN_CYCLE_SEL_0f 9602
#define C_MIN_CYCLE_SEL_1f 9603
#define C_MIN_CYCLE_SEL_2f 9604
#define C_MIN_CYCLE_SEL_3f 9605
#define C_MIN_NEEDEDf 9606
#define C_MIN_NEXTf 9607
#define C_MIN_REF_RATE_EXPf 9608
#define C_MIN_REF_RATE_EXP_0f 9609
#define C_MIN_REF_RATE_EXP_1f 9610
#define C_MIN_REF_RATE_EXP_2f 9611
#define C_MIN_REF_RATE_EXP_3f 9612
#define C_MIN_REF_RATE_MANTf 9613
#define C_MIN_REF_RATE_MANT_0f 9614
#define C_MIN_REF_RATE_MANT_1f 9615
#define C_MIN_REF_RATE_MANT_2f 9616
#define C_MIN_REF_RATE_MANT_3f 9617
#define C_MIN_THLD_EXPf 9618
#define C_MIN_THLD_EXP_0f 9619
#define C_MIN_THLD_EXP_1f 9620
#define C_MIN_THLD_EXP_2f 9621
#define C_MIN_THLD_EXP_3f 9622
#define C_MIN_THLD_MANTf 9623
#define C_MIN_THLD_MANT_0f 9624
#define C_MIN_THLD_MANT_1f 9625
#define C_MIN_THLD_MANT_2f 9626
#define C_MIN_THLD_MANT_3f 9627
#define C_NEED_MINf 9628
#define C_NOT_EMPTYf 9629
#define C_NOT_EMPTY_0f 9630
#define C_ON_ACTIVE_LISTf 9631
#define C_ON_EF_LISTf 9632
#define C_ON_EF_LIST_0f 9633
#define C_ON_MIN_LISTf 9634
#define C_ON_MIN_LIST_0f 9635
#define C_ON_WERR_LISTf 9636
#define C_PARENTf 9637
#define C_SHAPEDf 9638
#define C_SHAPED_0f 9639
#define C_TAG_OFFSETf 9640
#define C_TPID_INDEXf 9641
#define C_TYPEf 9642
#define C_WEIGHTf 9643
#define C_WEIGHT_COUNTf 9644
#define C_WEIGHT_COUNT_SIGN_BITf 9645
#define C_WEIGHT_SURPLUS_COUNTf 9646
#define C_WERR_FLAGf 9647
#define C_WERR_NEXTf 9648
#define C_WERR_SEQ_NUMf 9649
#define C_WERR_WEIGHT_MET_FLAGf 9650
#define C_WORKING_WEIGHT_COUNTf 9651
#define C_XOFFf 9652
#define D0f 9653
#define D1f 9654
#define D2f 9655
#define D2C_HYST_ENf 9656
#define D2F_POWER_DOWNf 9657
#define D2F_PWR_DOWNf 9658
#define D3f 9659
#define DAf 9660
#define DABORT_OPENf 9661
#define DABORT_SECf 9662
#define DAC0f 9663
#define DAC1f 9664
#define DAFRWTYPEf 9665
#define DAFWDTYPEf 9666
#define DAPCLKENf 9667
#define DAP_POTRST_Nf 9668
#define DAP_RESET_Nf 9669
#define DATf 9670
#define DATAf 9671
#define DATA0f 9672
#define DATA0_0f 9673
#define DATA0_1f 9674
#define DATA0_2f 9675
#define DATA1f 9676
#define DATA1_0f 9677
#define DATA1_1f 9678
#define DATA1_2f 9679
#define DATA32f 9680
#define DATA64_HIf 9681
#define DATA64_LOf 9682
#define DATAAf 9683
#define DATAADDRMODEf 9684
#define DATABUF_DATA_TMf 9685
#define DATABUF_ECC_ENf 9686
#define DATABUF_ECC_ERRf 9687
#define DATABUF_ECC_TMf 9688
#define DATACf 9689
#define DATACELLCNTf 9690
#define DATACELLCNT0f 9691
#define DATACENTERAPPf 9692
#define DATAERRf 9693
#define DATAERRENf 9694
#define DATALOCKf 9695
#define DATAMEM_DCMf 9696
#define DATAMEM_TMf 9697
#define DATAMTCHONf 9698
#define DATAPATH_RST_f 9699
#define DATAPROCESSINGPROFILEf 9700
#define DATASHIFTMODEf 9701
#define DATAWIDTHf 9702
#define DATAWITDHf 9703
#define DATAWITHOUTVALIDf 9704
#define DATA_0f 9705
#define DATA_1f 9706
#define DATA_1023_768f 9707
#define DATA_118_96f 9708
#define DATA_1_Af 9709
#define DATA_1_Bf 9710
#define DATA_2f 9711
#define DATA_255_0f 9712
#define DATA_3f 9713
#define DATA_31_0f 9714
#define DATA_4f 9715
#define DATA_511_256f 9716
#define DATA_63_32f 9717
#define DATA_767_512f 9718
#define DATA_95_64f 9719
#define DATA_Af 9720
#define DATA_ACTION_DATAf 9721
#define DATA_ACTION_DROPf 9722
#define DATA_ACTION_NEXT_OUTLIFf 9723
#define DATA_ACTION_NEXT_OUTLIF_VALIDf 9724
#define DATA_ACTION_OAM_LIF_SETf 9725
#define DATA_ADDR_MODEf 9726
#define DATA_Bf 9727
#define DATA_BPC_SELECTf 9728
#define DATA_BUF0_DISABLE_ECCf 9729
#define DATA_BUF0_ECC_CORRUPTf 9730
#define DATA_BUF1_DISABLE_ECCf 9731
#define DATA_BUF1_ECC_CORRUPTf 9732
#define DATA_BUFFER_DEPf 9733
#define DATA_BUF_TMf 9734
#define DATA_BYTES_0_3f 9735
#define DATA_BYTES_12_15f 9736
#define DATA_BYTES_4_7f 9737
#define DATA_BYTES_8_11f 9738
#define DATA_BYTE_COUNTER_HEADERf 9739
#define DATA_CELL_CNTf 9740
#define DATA_CELL_CNT_0f 9741
#define DATA_CMP_MASK_1f 9742
#define DATA_CMP_MASK_3f 9743
#define DATA_CMP_VALUE_1f 9744
#define DATA_CMP_VALUE_3f 9745
#define DATA_COMPSf 9746
#define DATA_COUNTER_MODEf 9747
#define DATA_CRC_ERR_CNTf 9748
#define DATA_CRC_ERR_CNT_OVERFLOWf 9749
#define DATA_DATAMASKf 9750
#define DATA_DROP_ENABLEf 9751
#define DATA_DUAL_N_SGLf 9752
#define DATA_ENDf 9753
#define DATA_ENTRY_CNTf 9754
#define DATA_ENTRY_CNT_MASKf 9755
#define DATA_ENTRY_FORMATf 9756
#define DATA_ENTRY_LSBSf 9757
#define DATA_ENTRY_LSBS_MASKf 9758
#define DATA_EN_COR_ERR_RPTf 9759
#define DATA_ERRf 9760
#define DATA_FIELDSf 9761
#define DATA_FIFO_DOUBLE_BIT_ERRf 9762
#define DATA_FIFO_ECC_ERRf 9763
#define DATA_FIFO_ENTRY_IDXf 9764
#define DATA_FIFO_MULTIPLE_ERRf 9765
#define DATA_HI_ECC_CORRUPTf 9766
#define DATA_HI_PMf 9767
#define DATA_HI_TMf 9768
#define DATA_INf 9769
#define DATA_INFOf 9770
#define DATA_INPUTf 9771
#define DATA_KEYf 9772
#define DATA_LENf 9773
#define DATA_LINEf 9774
#define DATA_LOCK_TIMEOUTf 9775
#define DATA_LOCK_TIMEOUT_PRDf 9776
#define DATA_LOCK_WRITE_ADDRf 9777
#define DATA_LO_ECC_CORRUPTf 9778
#define DATA_LO_PMf 9779
#define DATA_LO_TMf 9780
#define DATA_MASKf 9781
#define DATA_MASK_118_96f 9782
#define DATA_MASK_31_0f 9783
#define DATA_MASK_63_32f 9784
#define DATA_MASK_95_64f 9785
#define DATA_MEMORY_TM_CTRLf 9786
#define DATA_MTCH_ONf 9787
#define DATA_Nf 9788
#define DATA_OUTf 9789
#define DATA_Pf 9790
#define DATA_PAGES_ALLOCATEDf 9791
#define DATA_PREFETCH_ENf 9792
#define DATA_QUADf 9793
#define DATA_RANGEf 9794
#define DATA_READ_ERRf 9795
#define DATA_SHIFT_MODEf 9796
#define DATA_STARTf 9797
#define DATA_VALUEf 9798
#define DATA_WIDTHf 9799
#define DATA_WITHOUT_VALIDf 9800
#define DATA_WRITE_ERRf 9801
#define DAT_DONEf 9802
#define DAT_ERRORSf 9803
#define DAT_PASSf 9804
#define DAU_WKUP_CNT_WIDTHf 9805
#define DA_15_3f 9806
#define DA_47_16f 9807
#define DA_HIf 9808
#define DA_IS_ALL_R_BRIDGESf 9809
#define DA_IS_ALL_R_BRIDGES_MASKf 9810
#define DA_LOf 9811
#define DA_NOT_FOUND_DESTINATIONf 9812
#define DA_NOT_FOUND_PROFILEf 9813
#define DBf 9814
#define DBAGEEVENT_CORRECTED_ERRORf 9815
#define DBAGEEVENT_CORRECTED_ERROR_DISINTf 9816
#define DBAGEEVENT_ECC_ERROR_ADDRESSf 9817
#define DBAGEEVENT_ENABLE_ECCf 9818
#define DBAGEEVENT_FORCE_UNCORRECTABLE_ERRORf 9819
#define DBAGEEVENT_TMAf 9820
#define DBAGEEVENT_TMBf 9821
#define DBAGEEVENT_UNCORRECTED_ERRORf 9822
#define DBAGEEVENT_UNCORRECTED_ERROR_DISINTf 9823
#define DBAGEFLAGS_CORRECTED_ERRORf 9824
#define DBAGEFLAGS_CORRECTED_ERROR_DISINTf 9825
#define DBAGEFLAGS_ECC_ERROR_ADDRESSf 9826
#define DBAGEFLAGS_ENABLE_ECCf 9827
#define DBAGEFLAGS_FORCE_UNCORRECTABLE_ERRORf 9828
#define DBAGEFLAGS_TMA_MEM0f 9829
#define DBAGEFLAGS_TMA_MEM1f 9830
#define DBAGEFLAGS_TMB_MEM0f 9831
#define DBAGEFLAGS_TMB_MEM1f 9832
#define DBAGEFLAGS_UNCORRECTED_ERRORf 9833
#define DBAGEFLAGS_UNCORRECTED_ERROR_DISINTf 9834
#define DBAGEH0_CORRECTED_ERRORf 9835
#define DBAGEH0_CORRECTED_ERROR_DISINTf 9836
#define DBAGEH0_ECC_ERROR_ADDRESSf 9837
#define DBAGEH0_ENABLE_ECCf 9838
#define DBAGEH0_FORCE_UNCORRECTABLE_ERRORf 9839
#define DBAGEH0_TMA_MEM0_TMf 9840
#define DBAGEH0_TMA_MEM1_TMf 9841
#define DBAGEH0_TMB_MEM0_TMf 9842
#define DBAGEH0_TMB_MEM1_TMf 9843
#define DBAGEH0_UNCORRECTED_ERRORf 9844
#define DBAGEH0_UNCORRECTED_ERROR_DISINTf 9845
#define DBAGEH1_CORRECTED_ERRORf 9846
#define DBAGEH1_CORRECTED_ERROR_DISINTf 9847
#define DBAGEH1_ECC_ERROR_ADDRESSf 9848
#define DBAGEH1_ENABLE_ECCf 9849
#define DBAGEH1_FORCE_UNCORRECTABLE_ERRORf 9850
#define DBAGEH1_TMA_MEM0_TMf 9851
#define DBAGEH1_TMA_MEM1_TMf 9852
#define DBAGEH1_TMB_MEM0_TMf 9853
#define DBAGEH1_TMB_MEM1_TMf 9854
#define DBAGEH1_UNCORRECTED_ERRORf 9855
#define DBAGEH1_UNCORRECTED_ERROR_DISINTf 9856
#define DBAGEL0_CORRECTED_ERRORf 9857
#define DBAGEL0_CORRECTED_ERROR_DISINTf 9858
#define DBAGEL0_ECC_ERROR_ADDRESSf 9859
#define DBAGEL0_ENABLE_ECCf 9860
#define DBAGEL0_FORCE_UNCORRECTABLE_ERRORf 9861
#define DBAGEL0_TMA_MEM0_TMf 9862
#define DBAGEL0_TMA_MEM1_TMf 9863
#define DBAGEL0_TMB_MEM0_TMf 9864
#define DBAGEL0_TMB_MEM1_TMf 9865
#define DBAGEL0_UNCORRECTED_ERRORf 9866
#define DBAGEL0_UNCORRECTED_ERROR_DISINTf 9867
#define DBAGEL1_CORRECTED_ERRORf 9868
#define DBAGEL1_CORRECTED_ERROR_DISINTf 9869
#define DBAGEL1_ECC_ERROR_ADDRESSf 9870
#define DBAGEL1_ENABLE_ECCf 9871
#define DBAGEL1_FORCE_UNCORRECTABLE_ERRORf 9872
#define DBAGEL1_TMA_MEM0_TMf 9873
#define DBAGEL1_TMA_MEM1_TMf 9874
#define DBAGEL1_TMB_MEM0_TMf 9875
#define DBAGEL1_TMB_MEM1_TMf 9876
#define DBAGEL1_UNCORRECTED_ERRORf 9877
#define DBAGEL1_UNCORRECTED_ERROR_DISINTf 9878
#define DBAGETHRESH_CORRECTED_ERRORf 9879
#define DBAGETHRESH_CORRECTED_ERROR_DISINTf 9880
#define DBAGETHRESH_ECC_ERROR_ADDRESSf 9881
#define DBAGETHRESH_ENABLE_ECCf 9882
#define DBAGETHRESH_FORCE_UNCORRECTABLE_ERRORf 9883
#define DBAGETHRESH_TMf 9884
#define DBAGETHRESH_UNCORRECTED_ERRORf 9885
#define DBAGETHRESH_UNCORRECTED_ERROR_DISINTf 9886
#define DBBAACRED0_CORRECTED_ERRORf 9887
#define DBBAACRED0_CORRECTED_ERROR_DISINTf 9888
#define DBBAACRED0_ECC_ERROR_ADDRESSf 9889
#define DBBAACRED0_ENABLE_ECCf 9890
#define DBBAACRED0_FORCE_UNCORRECTABLE_ERRORf 9891
#define DBBAACRED0_MEM0_TMf 9892
#define DBBAACRED0_MEM1_TMf 9893
#define DBBAACRED0_UNCORRECTED_ERRORf 9894
#define DBBAACRED0_UNCORRECTED_ERROR_DISINTf 9895
#define DBBAACRED1_CORRECTED_ERRORf 9896
#define DBBAACRED1_CORRECTED_ERROR_DISINTf 9897
#define DBBAACRED1_ECC_ERROR_ADDRESSf 9898
#define DBBAACRED1_ENABLE_ECCf 9899
#define DBBAACRED1_FORCE_UNCORRECTABLE_ERRORf 9900
#define DBBAACRED1_MEM0_TMf 9901
#define DBBAACRED1_MEM1_TMf 9902
#define DBBAACRED1_UNCORRECTED_ERRORf 9903
#define DBBAACRED1_UNCORRECTED_ERROR_DISINTf 9904
#define DBBAACRED2_CORRECTED_ERRORf 9905
#define DBBAACRED2_CORRECTED_ERROR_DISINTf 9906
#define DBBAACRED2_ECC_ERROR_ADDRESSf 9907
#define DBBAACRED2_ENABLE_ECCf 9908
#define DBBAACRED2_FORCE_UNCORRECTABLE_ERRORf 9909
#define DBBAACRED2_MEM0_TMf 9910
#define DBBAACRED2_MEM1_TMf 9911
#define DBBAACRED2_UNCORRECTED_ERRORf 9912
#define DBBAACRED2_UNCORRECTED_ERROR_DISINTf 9913
#define DBBAACRED3_CORRECTED_ERRORf 9914
#define DBBAACRED3_CORRECTED_ERROR_DISINTf 9915
#define DBBAACRED3_ECC_ERROR_ADDRESSf 9916
#define DBBAACRED3_ENABLE_ECCf 9917
#define DBBAACRED3_FORCE_UNCORRECTABLE_ERRORf 9918
#define DBBAACRED3_MEM0_TMf 9919
#define DBBAACRED3_MEM1_TMf 9920
#define DBBAACRED3_UNCORRECTED_ERRORf 9921
#define DBBAACRED3_UNCORRECTED_ERROR_DISINTf 9922
#define DBBAAEVENT_CORRECTED_ERRORf 9923
#define DBBAAEVENT_CORRECTED_ERROR_DISINTf 9924
#define DBBAAEVENT_ECC_ERROR_ADDRESSf 9925
#define DBBAAEVENT_ENABLE_ECCf 9926
#define DBBAAEVENT_FORCE_UNCORRECTABLE_ERRORf 9927
#define DBBAAEVENT_TMf 9928
#define DBBAAEVENT_UNCORRECTED_ERRORf 9929
#define DBBAAEVENT_UNCORRECTED_ERROR_DISINTf 9930
#define DBBAALEAKA0_CORRECTED_ERRORf 9931
#define DBBAALEAKA0_CORRECTED_ERROR_DISINTf 9932
#define DBBAALEAKA0_ECC_ERROR_ADDRESSf 9933
#define DBBAALEAKA0_ENABLE_ECCf 9934
#define DBBAALEAKA0_FORCE_UNCORRECTABLE_ERRORf 9935
#define DBBAALEAKA0_TMf 9936
#define DBBAALEAKA0_UNCORRECTED_ERRORf 9937
#define DBBAALEAKA0_UNCORRECTED_ERROR_DISINTf 9938
#define DBBAALEAKA1_CORRECTED_ERRORf 9939
#define DBBAALEAKA1_CORRECTED_ERROR_DISINTf 9940
#define DBBAALEAKA1_ECC_ERROR_ADDRESSf 9941
#define DBBAALEAKA1_ENABLE_ECCf 9942
#define DBBAALEAKA1_FORCE_UNCORRECTABLE_ERRORf 9943
#define DBBAALEAKA1_TMf 9944
#define DBBAALEAKA1_UNCORRECTED_ERRORf 9945
#define DBBAALEAKA1_UNCORRECTED_ERROR_DISINTf 9946
#define DBBAALEAKA2_CORRECTED_ERRORf 9947
#define DBBAALEAKA2_CORRECTED_ERROR_DISINTf 9948
#define DBBAALEAKA2_ECC_ERROR_ADDRESSf 9949
#define DBBAALEAKA2_ENABLE_ECCf 9950
#define DBBAALEAKA2_FORCE_UNCORRECTABLE_ERRORf 9951
#define DBBAALEAKA2_TMf 9952
#define DBBAALEAKA2_UNCORRECTED_ERRORf 9953
#define DBBAALEAKA2_UNCORRECTED_ERROR_DISINTf 9954
#define DBBAALEAKA3_CORRECTED_ERRORf 9955
#define DBBAALEAKA3_CORRECTED_ERROR_DISINTf 9956
#define DBBAALEAKA3_ECC_ERROR_ADDRESSf 9957
#define DBBAALEAKA3_ENABLE_ECCf 9958
#define DBBAALEAKA3_FORCE_UNCORRECTABLE_ERRORf 9959
#define DBBAALEAKA3_TMf 9960
#define DBBAALEAKA3_UNCORRECTED_ERRORf 9961
#define DBBAALEAKA3_UNCORRECTED_ERROR_DISINTf 9962
#define DBBAALEAKB0_CORRECTED_ERRORf 9963
#define DBBAALEAKB0_CORRECTED_ERROR_DISINTf 9964
#define DBBAALEAKB0_ECC_ERROR_ADDRESSf 9965
#define DBBAALEAKB0_ENABLE_ECCf 9966
#define DBBAALEAKB0_FORCE_UNCORRECTABLE_ERRORf 9967
#define DBBAALEAKB0_TMf 9968
#define DBBAALEAKB0_UNCORRECTED_ERRORf 9969
#define DBBAALEAKB0_UNCORRECTED_ERROR_DISINTf 9970
#define DBBAALEAKB1_CORRECTED_ERRORf 9971
#define DBBAALEAKB1_CORRECTED_ERROR_DISINTf 9972
#define DBBAALEAKB1_ECC_ERROR_ADDRESSf 9973
#define DBBAALEAKB1_ENABLE_ECCf 9974
#define DBBAALEAKB1_FORCE_UNCORRECTABLE_ERRORf 9975
#define DBBAALEAKB1_TMf 9976
#define DBBAALEAKB1_UNCORRECTED_ERRORf 9977
#define DBBAALEAKB1_UNCORRECTED_ERROR_DISINTf 9978
#define DBBAALEAKB2_CORRECTED_ERRORf 9979
#define DBBAALEAKB2_CORRECTED_ERROR_DISINTf 9980
#define DBBAALEAKB2_ECC_ERROR_ADDRESSf 9981
#define DBBAALEAKB2_ENABLE_ECCf 9982
#define DBBAALEAKB2_FORCE_UNCORRECTABLE_ERRORf 9983
#define DBBAALEAKB2_TMf 9984
#define DBBAALEAKB2_UNCORRECTED_ERRORf 9985
#define DBBAALEAKB2_UNCORRECTED_ERROR_DISINTf 9986
#define DBBAALEAKB3_CORRECTED_ERRORf 9987
#define DBBAALEAKB3_CORRECTED_ERROR_DISINTf 9988
#define DBBAALEAKB3_ECC_ERROR_ADDRESSf 9989
#define DBBAALEAKB3_ENABLE_ECCf 9990
#define DBBAALEAKB3_FORCE_UNCORRECTABLE_ERRORf 9991
#define DBBAALEAKB3_TMf 9992
#define DBBAALEAKB3_UNCORRECTED_ERRORf 9993
#define DBBAALEAKB3_UNCORRECTED_ERROR_DISINTf 9994
#define DBBAASTATEHUNGRY_CORRECTED_ERRORf 9995
#define DBBAASTATEHUNGRY_CORRECTED_ERROR_DISINTf 9996
#define DBBAASTATEHUNGRY_ECC_ERROR_ADDRESSf 9997
#define DBBAASTATEHUNGRY_ENABLE_ECCf 9998
#define DBBAASTATEHUNGRY_FORCE_UNCORRECTABLE_ERRORf 9999
#define DBBAASTATEHUNGRY_TMf 10000
#define DBBAASTATEHUNGRY_UNCORRECTED_ERRORf 10001
#define DBBAASTATEHUNGRY_UNCORRECTED_ERROR_DISINTf 10002
#define DBBAASTATESTARVING_CORRECTED_ERRORf 10003
#define DBBAASTATESTARVING_CORRECTED_ERROR_DISINTf 10004
#define DBBAASTATESTARVING_ECC_ERROR_ADDRESSf 10005
#define DBBAASTATESTARVING_ENABLE_ECCf 10006
#define DBBAASTATESTARVING_FORCE_UNCORRECTABLE_ERRORf 10007
#define DBBAASTATESTARVING_TMf 10008
#define DBBAASTATESTARVING_UNCORRECTED_ERRORf 10009
#define DBBAASTATESTARVING_UNCORRECTED_ERROR_DISINTf 10010
#define DBBSE_CORRECTED_ERRORf 10011
#define DBBSE_CORRECTED_ERROR_DISINTf 10012
#define DBBSE_ECC_ERROR_ADDRESSf 10013
#define DBBSE_ENABLE_ECCf 10014
#define DBBSE_FORCE_UNCORRECTABLE_ERRORf 10015
#define DBBSE_TMf 10016
#define DBBSE_UNCORRECTED_ERRORf 10017
#define DBBSE_UNCORRECTED_ERROR_DISINTf 10018
#define DBBSN_CORRECTED_ERRORf 10019
#define DBBSN_CORRECTED_ERROR_DISINTf 10020
#define DBBSN_ECC_ERROR_ADDRESSf 10021
#define DBBSN_ENABLE_ECCf 10022
#define DBBSN_FORCE_UNCORRECTABLE_ERRORf 10023
#define DBBSN_TMf 10024
#define DBBSN_UNCORRECTED_ERRORf 10025
#define DBBSN_UNCORRECTED_ERROR_DISINTf 10026
#define DBCAL0_CORRECTED_ERRORf 10027
#define DBCAL0_CORRECTED_ERROR_DISINTf 10028
#define DBCAL0_ECC_ERROR_ADDRESSf 10029
#define DBCAL0_ENABLE_ECCf 10030
#define DBCAL0_FORCE_UNCORRECTABLE_ERRORf 10031
#define DBCAL0_TMf 10032
#define DBCAL0_UNCORRECTED_ERRORf 10033
#define DBCAL0_UNCORRECTED_ERROR_DISINTf 10034
#define DBCAL1_CORRECTED_ERRORf 10035
#define DBCAL1_CORRECTED_ERROR_DISINTf 10036
#define DBCAL1_ECC_ERROR_ADDRESSf 10037
#define DBCAL1_ENABLE_ECCf 10038
#define DBCAL1_FORCE_UNCORRECTABLE_ERRORf 10039
#define DBCAL1_TMf 10040
#define DBCAL1_UNCORRECTED_ERRORf 10041
#define DBCAL1_UNCORRECTED_ERROR_DISINTf 10042
#define DBEf 10043
#define DBE2NT_CORRECTED_ERRORf 10044
#define DBE2NT_CORRECTED_ERROR_DISINTf 10045
#define DBE2NT_ECC_ERROR_ADDRESSf 10046
#define DBE2NT_ENABLE_ECCf 10047
#define DBE2NT_FORCE_UNCORRECTABLE_ERRORf 10048
#define DBE2NT_TMf 10049
#define DBE2NT_UNCORRECTED_ERRORf 10050
#define DBE2NT_UNCORRECTED_ERROR_DISINTf 10051
#define DBE_EVf 10052
#define DBE_ODf 10053
#define DBF0f 10054
#define DBF1f 10055
#define DBFFMONEBERRFIXEDf 10056
#define DBFFMONEBERRFIXEDMASKf 10057
#define DBFFMTWOBERRf 10058
#define DBFFMTWOBERRMASKf 10059
#define DBFFM_ECC__NB_ERR_MASKf 10060
#define DBF_0_H_ECC_1B_ERR_MASKf 10061
#define DBF_0_H_ECC_2B_ERR_MASKf 10062
#define DBF_0_H_INITIATE_ECC_1B_ERRf 10063
#define DBF_0_H_INITIATE_ECC_2B_ERRf 10064
#define DBF_ECC_1B_ERR_ADDRf 10065
#define DBF_ECC_1B_ERR_ADDR_VALIDf 10066
#define DBF_ECC_1B_ERR_CNTf 10067
#define DBF_ECC_1B_ERR_CNT_OVERFLOWf 10068
#define DBF_ECC_1B_ERR_INTf 10069
#define DBF_ECC_1B_ERR_INT_MASKf 10070
#define DBF_ECC_2B_ERR_ADDRf 10071
#define DBF_ECC_2B_ERR_ADDR_VALIDf 10072
#define DBF_ECC_2B_ERR_CNTf 10073
#define DBF_ECC_2B_ERR_CNT_OVERFLOWf 10074
#define DBF_ECC_2B_ERR_INTf 10075
#define DBF_ECC_2B_ERR_INT_MASKf 10076
#define DBF_RESETf 10077
#define DBGACKf 10078
#define DBGCMDf 10079
#define DBGDATAf 10080
#define DBGENf 10081
#define DBGETHKEYf 10082
#define DBGFEM_FREEZEDf 10083
#define DBGFEM_N_ACTIONf 10084
#define DBGFEM_N_ACTIONTYPEf 10085
#define DBGFEM_N_ACTIONVALIDf 10086
#define DBGFEM_N_KEYf 10087
#define DBGFEM_N_PROGRAMf 10088
#define DBGFERTRAPf 10089
#define DBGFLPTRAP0f 10090
#define DBGFLPTRAP1f 10091
#define DBGFLPTRAP2f 10092
#define DBGFREEZEFEMf 10093
#define DBGFREEZEFEM_ATPMF_PROGRAMf 10094
#define DBGFREEZEPMF_PROGRAMf 10095
#define DBGIPV4KEYf 10096
#define DBGIPV6KEYf 10097
#define DBGKEYAf 10098
#define DBGKEYBf 10099
#define DBGLASTRESOLVEDCPUTRAPCODEf 10100
#define DBGLASTRESOLVEDCPUTRAPCODESTRENGTHf 10101
#define DBGLASTRESOLVEDSNOOPCODEf 10102
#define DBGLASTRESOLVEDSNOOPCODESTRENGTHf 10103
#define DBGLASTRESOLVEDVALIDf 10104
#define DBGLASTTRAPCHANGEDESTINATIONf 10105
#define DBGLASTTRAPCHANGEDESTINATIONVALIDf 10106
#define DBGLLRTRAP0f 10107
#define DBGLLRTRAP1f 10108
#define DBGNOPWRDWNf 10109
#define DBGPROGRAMSELECTIONMAPf 10110
#define DBGRESTARTf 10111
#define DBGRESTARTEDf 10112
#define DBGRSTREQf 10113
#define DBGSELECTEDPROGRAMf 10114
#define DBGSTATUSf 10115
#define DBGVERf 10116
#define DBG_1STPASSFEM0f 10117
#define DBG_1STPASSFEM1f 10118
#define DBG_1STPASSFEM2f 10119
#define DBG_1STPASSFEM3f 10120
#define DBG_1STPASSFEM4f 10121
#define DBG_1STPASSFEM5f 10122
#define DBG_1STPASSFEM6f 10123
#define DBG_1STPASSFEM7f 10124
#define DBG_ADDRESSf 10125
#define DBG_ARCH_VERf 10126
#define DBG_DATAf 10127
#define DBG_FER_TRAPf 10128
#define DBG_FIRST_TM_COMMANDf 10129
#define DBG_FIRST_TM_COMMAND_VALIDf 10130
#define DBG_FLP_CONSISTENT_HASHING_PROGRAM_NUMf 10131
#define DBG_FLP_CONSISTENT_HASHING_PROGRAM_TCAM_LINEf 10132
#define DBG_FLP_PROGRAM_SELECTION_CAM_LINEf 10133
#define DBG_FLP_SELECTED_PROGRAMf 10134
#define DBG_FLP_TRAP_0f 10135
#define DBG_FLP_TRAP_1f 10136
#define DBG_IEEE_1588_IDENTIFICATION_CAM_LINEf 10137
#define DBG_INSTRf 10138
#define DBG_LAST_KEY_Af 10139
#define DBG_LAST_KEY_Bf 10140
#define DBG_LAST_KEY_Cf 10141
#define DBG_LAST_KEY_Df 10142
#define DBG_LAST_RESOLVED_CPU_TRAP_CODEf 10143
#define DBG_LAST_RESOLVED_CPU_TRAP_CODE_STRENGTHf 10144
#define DBG_LAST_RESOLVED_SNOOP_CODEf 10145
#define DBG_LAST_RESOLVED_SNOOP_CODE_STRENGTHf 10146
#define DBG_LAST_RESOLVED_VALIDf 10147
#define DBG_LAST_TRAP_CHANGE_DESTINATIONf 10148
#define DBG_LAST_TRAP_CHANGE_DESTINATION_VALIDf 10149
#define DBG_LLR_TRAP_0f 10150
#define DBG_LLR_TRAP_1f 10151
#define DBG_PMF_SELECTED_CAM_LINE_0f 10152
#define DBG_PMF_SELECTED_CAM_LINE_1f 10153
#define DBG_PMF_SELECTED_PROGRAMf 10154
#define DBG_SAMPLE_ENABLEf 10155
#define DBG_TRIGGERf 10156
#define DBG_UNLOCKf 10157
#define DBG_VERf 10158
#define DBG_XLP_FIFO_ENf 10159
#define DBLASTSENT_CORRECTED_ERRORf 10160
#define DBLASTSENT_CORRECTED_ERROR_DISINTf 10161
#define DBLASTSENT_ECC_ERROR_ADDRESSf 10162
#define DBLASTSENT_ENABLE_ECCf 10163
#define DBLASTSENT_FORCE_UNCORRECTABLE_ERRORf 10164
#define DBLASTSENT_TMAf 10165
#define DBLASTSENT_TMBf 10166
#define DBLASTSENT_UNCORRECTED_ERRORf 10167
#define DBLASTSENT_UNCORRECTED_ERROR_DISINTf 10168
#define DBLN2Q_CORRECTED_ERRORf 10169
#define DBLN2Q_CORRECTED_ERROR_DISINTf 10170
#define DBLN2Q_ECC_ERROR_ADDRESSf 10171
#define DBLN2Q_ENABLE_ECCf 10172
#define DBLN2Q_FORCE_UNCORRECTABLE_ERRORf 10173
#define DBLN2Q_TMf 10174
#define DBLN2Q_UNCORRECTED_ERRORf 10175
#define DBLN2Q_UNCORRECTED_ERROR_DISINTf 10176
#define DBPLUT_CORRECTED_ERRORf 10177
#define DBPLUT_CORRECTED_ERROR_DISINTf 10178
#define DBPLUT_ECC_ERROR_ADDRESSf 10179
#define DBPLUT_ENABLE_ECCf 10180
#define DBPLUT_FORCE_UNCORRECTABLE_ERRORf 10181
#define DBPLUT_TMf 10182
#define DBPLUT_UNCORRECTED_ERRORf 10183
#define DBPLUT_UNCORRECTED_ERROR_DISINTf 10184
#define DBPUPFIFO_HI_CORRECTED_ERRORf 10185
#define DBPUPFIFO_HI_CORRECTED_ERROR_DISINTf 10186
#define DBPUPFIFO_HI_ECC_ERROR_ADDRESSf 10187
#define DBPUPFIFO_HI_ENABLE_ECCf 10188
#define DBPUPFIFO_HI_FORCE_UNCORRECTABLE_ERRORf 10189
#define DBPUPFIFO_HI_TMf 10190
#define DBPUPFIFO_HI_UNCORRECTED_ERRORf 10191
#define DBPUPFIFO_HI_UNCORRECTED_ERROR_DISINTf 10192
#define DBPUPFIFO_LO_CORRECTED_ERRORf 10193
#define DBPUPFIFO_LO_CORRECTED_ERROR_DISINTf 10194
#define DBPUPFIFO_LO_ECC_ERROR_ADDRESSf 10195
#define DBPUPFIFO_LO_ENABLE_ECCf 10196
#define DBPUPFIFO_LO_FORCE_UNCORRECTABLE_ERRORf 10197
#define DBPUPFIFO_LO_TMf 10198
#define DBPUPFIFO_LO_UNCORRECTED_ERRORf 10199
#define DBPUPFIFO_LO_UNCORRECTED_ERROR_DISINTf 10200
#define DBQ2SC0_CORRECTED_ERRORf 10201
#define DBQ2SC0_CORRECTED_ERROR_DISINTf 10202
#define DBQ2SC0_ECC_ERROR_ADDRESSf 10203
#define DBQ2SC0_ENABLE_ECCf 10204
#define DBQ2SC0_FORCE_UNCORRECTABLE_ERRORf 10205
#define DBQ2SC0_TMf 10206
#define DBQ2SC0_UNCORRECTED_ERRORf 10207
#define DBQ2SC0_UNCORRECTED_ERROR_DISINTf 10208
#define DBQ2SC1_CORRECTED_ERRORf 10209
#define DBQ2SC1_CORRECTED_ERROR_DISINTf 10210
#define DBQ2SC1_ECC_ERROR_ADDRESSf 10211
#define DBQ2SC1_ENABLE_ECCf 10212
#define DBQ2SC1_FORCE_UNCORRECTABLE_ERRORf 10213
#define DBQ2SC1_TMf 10214
#define DBQ2SC1_UNCORRECTED_ERRORf 10215
#define DBQ2SC1_UNCORRECTED_ERROR_DISINTf 10216
#define DBQ2SC2_CORRECTED_ERRORf 10217
#define DBQ2SC2_CORRECTED_ERROR_DISINTf 10218
#define DBQ2SC2_ECC_ERROR_ADDRESSf 10219
#define DBQ2SC2_ENABLE_ECCf 10220
#define DBQ2SC2_FORCE_UNCORRECTABLE_ERRORf 10221
#define DBQ2SC2_TMf 10222
#define DBQ2SC2_UNCORRECTED_ERRORf 10223
#define DBQ2SC2_UNCORRECTED_ERROR_DISINTf 10224
#define DBQ2SC3_CORRECTED_ERRORf 10225
#define DBQ2SC3_CORRECTED_ERROR_DISINTf 10226
#define DBQ2SC3_ECC_ERROR_ADDRESSf 10227
#define DBQ2SC3_ENABLE_ECCf 10228
#define DBQ2SC3_FORCE_UNCORRECTABLE_ERRORf 10229
#define DBQ2SC3_TMf 10230
#define DBQ2SC3_UNCORRECTED_ERRORf 10231
#define DBQ2SC3_UNCORRECTED_ERROR_DISINTf 10232
#define DBQPARAMS0_CORRECTED_ERRORf 10233
#define DBQPARAMS0_CORRECTED_ERROR_DISINTf 10234
#define DBQPARAMS0_ECC_ERROR_ADDRESSf 10235
#define DBQPARAMS0_ENABLE_ECCf 10236
#define DBQPARAMS0_FORCE_UNCORRECTABLE_ERRORf 10237
#define DBQPARAMS0_TMf 10238
#define DBQPARAMS0_UNCORRECTED_ERRORf 10239
#define DBQPARAMS0_UNCORRECTED_ERROR_DISINTf 10240
#define DBQPARAMS1_CORRECTED_ERRORf 10241
#define DBQPARAMS1_CORRECTED_ERROR_DISINTf 10242
#define DBQPARAMS1_ECC_ERROR_ADDRESSf 10243
#define DBQPARAMS1_ENABLE_ECCf 10244
#define DBQPARAMS1_FORCE_UNCORRECTABLE_ERRORf 10245
#define DBQPARAMS1_TMf 10246
#define DBQPARAMS1_UNCORRECTED_ERRORf 10247
#define DBQPARAMS1_UNCORRECTED_ERROR_DISINTf 10248
#define DBQSTATE0_CORRECTED_ERRORf 10249
#define DBQSTATE0_CORRECTED_ERROR_DISINTf 10250
#define DBQSTATE0_ECC_ERROR_ADDRESSf 10251
#define DBQSTATE0_ENABLE_ECCf 10252
#define DBQSTATE0_FORCE_UNCORRECTABLE_ERRORf 10253
#define DBQSTATE0_TMf 10254
#define DBQSTATE0_UNCORRECTED_ERRORf 10255
#define DBQSTATE0_UNCORRECTED_ERROR_DISINTf 10256
#define DBQSTATE1_CORRECTED_ERRORf 10257
#define DBQSTATE1_CORRECTED_ERROR_DISINTf 10258
#define DBQSTATE1_ECC_ERROR_ADDRESSf 10259
#define DBQSTATE1_ENABLE_ECCf 10260
#define DBQSTATE1_FORCE_UNCORRECTABLE_ERRORf 10261
#define DBQSTATE1_TMf 10262
#define DBQSTATE1_UNCORRECTED_ERRORf 10263
#define DBQSTATE1_UNCORRECTED_ERROR_DISINTf 10264
#define DBQTHRESH0_CORRECTED_ERRORf 10265
#define DBQTHRESH0_CORRECTED_ERROR_DISINTf 10266
#define DBQTHRESH0_ECC_ERROR_ADDRESSf 10267
#define DBQTHRESH0_ENABLE_ECCf 10268
#define DBQTHRESH0_FORCE_UNCORRECTABLE_ERRORf 10269
#define DBQTHRESH0_TMf 10270
#define DBQTHRESH0_UNCORRECTED_ERRORf 10271
#define DBQTHRESH0_UNCORRECTED_ERROR_DISINTf 10272
#define DBQTHRESH1_CORRECTED_ERRORf 10273
#define DBQTHRESH1_CORRECTED_ERROR_DISINTf 10274
#define DBQTHRESH1_ECC_ERROR_ADDRESSf 10275
#define DBQTHRESH1_ENABLE_ECCf 10276
#define DBQTHRESH1_FORCE_UNCORRECTABLE_ERRORf 10277
#define DBQTHRESH1_TMf 10278
#define DBQTHRESH1_UNCORRECTED_ERRORf 10279
#define DBQTHRESH1_UNCORRECTED_ERROR_DISINTf 10280
#define DBS2N_CORRECTED_ERRORf 10281
#define DBS2N_CORRECTED_ERROR_DISINTf 10282
#define DBS2N_ECC_ERROR_ADDRESSf 10283
#define DBS2N_ENABLE_ECCf 10284
#define DBS2N_FORCE_UNCORRECTABLE_ERRORf 10285
#define DBS2N_TMf 10286
#define DBS2N_UNCORRECTED_ERRORf 10287
#define DBS2N_UNCORRECTED_ERROR_DISINTf 10288
#define DBS2Q_CORRECTED_ERRORf 10289
#define DBS2Q_CORRECTED_ERROR_DISINTf 10290
#define DBS2Q_ECC_ERROR_ADDRESSf 10291
#define DBS2Q_ENABLE_ECCf 10292
#define DBS2Q_FORCE_UNCORRECTABLE_ERRORf 10293
#define DBS2Q_TMf 10294
#define DBS2Q_UNCORRECTED_ERRORf 10295
#define DBS2Q_UNCORRECTED_ERROR_DISINTf 10296
#define DBSHAPERCRED0_CORRECTED_ERRORf 10297
#define DBSHAPERCRED0_CORRECTED_ERROR_DISINTf 10298
#define DBSHAPERCRED0_ECC_ERROR_ADDRESSf 10299
#define DBSHAPERCRED0_ENABLE_ECCf 10300
#define DBSHAPERCRED0_FORCE_UNCORRECTABLE_ERRORf 10301
#define DBSHAPERCRED0_TMf 10302
#define DBSHAPERCRED0_UNCORRECTED_ERRORf 10303
#define DBSHAPERCRED0_UNCORRECTED_ERROR_DISINTf 10304
#define DBSHAPERCRED1_CORRECTED_ERRORf 10305
#define DBSHAPERCRED1_CORRECTED_ERROR_DISINTf 10306
#define DBSHAPERCRED1_ECC_ERROR_ADDRESSf 10307
#define DBSHAPERCRED1_ENABLE_ECCf 10308
#define DBSHAPERCRED1_FORCE_UNCORRECTABLE_ERRORf 10309
#define DBSHAPERCRED1_TMf 10310
#define DBSHAPERCRED1_UNCORRECTED_ERRORf 10311
#define DBSHAPERCRED1_UNCORRECTED_ERROR_DISINTf 10312
#define DBSHAPERCRED2_CORRECTED_ERRORf 10313
#define DBSHAPERCRED2_CORRECTED_ERROR_DISINTf 10314
#define DBSHAPERCRED2_ECC_ERROR_ADDRESSf 10315
#define DBSHAPERCRED2_ENABLE_ECCf 10316
#define DBSHAPERCRED2_FORCE_UNCORRECTABLE_ERRORf 10317
#define DBSHAPERCRED2_TMf 10318
#define DBSHAPERCRED2_UNCORRECTED_ERRORf 10319
#define DBSHAPERCRED2_UNCORRECTED_ERROR_DISINTf 10320
#define DBSHAPERCRED3_CORRECTED_ERRORf 10321
#define DBSHAPERCRED3_CORRECTED_ERROR_DISINTf 10322
#define DBSHAPERCRED3_ECC_ERROR_ADDRESSf 10323
#define DBSHAPERCRED3_ENABLE_ECCf 10324
#define DBSHAPERCRED3_FORCE_UNCORRECTABLE_ERRORf 10325
#define DBSHAPERCRED3_TMf 10326
#define DBSHAPERCRED3_UNCORRECTED_ERRORf 10327
#define DBSHAPERCRED3_UNCORRECTED_ERROR_DISINTf 10328
#define DBSHAPEREVENT_CORRECTED_ERRORf 10329
#define DBSHAPEREVENT_CORRECTED_ERROR_DISINTf 10330
#define DBSHAPEREVENT_ECC_ERROR_ADDRESSf 10331
#define DBSHAPEREVENT_ENABLE_ECCf 10332
#define DBSHAPEREVENT_FORCE_UNCORRECTABLE_ERRORf 10333
#define DBSHAPEREVENT_TMf 10334
#define DBSHAPEREVENT_UNCORRECTED_ERRORf 10335
#define DBSHAPEREVENT_UNCORRECTED_ERROR_DISINTf 10336
#define DBSHAPERLEAK0_CORRECTED_ERRORf 10337
#define DBSHAPERLEAK0_CORRECTED_ERROR_DISINTf 10338
#define DBSHAPERLEAK0_ECC_ERROR_ADDRESSf 10339
#define DBSHAPERLEAK0_ENABLE_ECCf 10340
#define DBSHAPERLEAK0_FORCE_UNCORRECTABLE_ERRORf 10341
#define DBSHAPERLEAK0_TMf 10342
#define DBSHAPERLEAK0_UNCORRECTED_ERRORf 10343
#define DBSHAPERLEAK0_UNCORRECTED_ERROR_DISINTf 10344
#define DBSHAPERLEAK1_CORRECTED_ERRORf 10345
#define DBSHAPERLEAK1_CORRECTED_ERROR_DISINTf 10346
#define DBSHAPERLEAK1_ECC_ERROR_ADDRESSf 10347
#define DBSHAPERLEAK1_ENABLE_ECCf 10348
#define DBSHAPERLEAK1_FORCE_UNCORRECTABLE_ERRORf 10349
#define DBSHAPERLEAK1_TMf 10350
#define DBSHAPERLEAK1_UNCORRECTED_ERRORf 10351
#define DBSHAPERLEAK1_UNCORRECTED_ERROR_DISINTf 10352
#define DBSHAPERLEAK2_CORRECTED_ERRORf 10353
#define DBSHAPERLEAK2_CORRECTED_ERROR_DISINTf 10354
#define DBSHAPERLEAK2_ECC_ERROR_ADDRESSf 10355
#define DBSHAPERLEAK2_ENABLE_ECCf 10356
#define DBSHAPERLEAK2_FORCE_UNCORRECTABLE_ERRORf 10357
#define DBSHAPERLEAK2_TMf 10358
#define DBSHAPERLEAK2_UNCORRECTED_ERRORf 10359
#define DBSHAPERLEAK2_UNCORRECTED_ERROR_DISINTf 10360
#define DBSHAPERLEAK3_CORRECTED_ERRORf 10361
#define DBSHAPERLEAK3_CORRECTED_ERROR_DISINTf 10362
#define DBSHAPERLEAK3_ECC_ERROR_ADDRESSf 10363
#define DBSHAPERLEAK3_ENABLE_ECCf 10364
#define DBSHAPERLEAK3_FORCE_UNCORRECTABLE_ERRORf 10365
#define DBSHAPERLEAK3_TMf 10366
#define DBSHAPERLEAK3_UNCORRECTED_ERRORf 10367
#define DBSHAPERLEAK3_UNCORRECTED_ERROR_DISINTf 10368
#define DBSHAPERSTATE_CORRECTED_ERRORf 10369
#define DBSHAPERSTATE_CORRECTED_ERROR_DISINTf 10370
#define DBSHAPERSTATE_ECC_ERROR_ADDRESSf 10371
#define DBSHAPERSTATE_ENABLE_ECCf 10372
#define DBSHAPERSTATE_FORCE_UNCORRECTABLE_ERRORf 10373
#define DBSHAPERSTATE_TMf 10374
#define DBSHAPERSTATE_UNCORRECTED_ERRORf 10375
#define DBSHAPERSTATE_UNCORRECTED_ERROR_DISINTf 10376
#define DBSPPH_CORRECTED_ERRORf 10377
#define DBSPPH_CORRECTED_ERROR_DISINTf 10378
#define DBSPPH_ECC_ERROR_ADDRESSf 10379
#define DBSPPH_ENABLE_ECCf 10380
#define DBSPPH_FORCE_UNCORRECTABLE_ERRORf 10381
#define DBSPPH_TM_MEM0f 10382
#define DBSPPH_TM_MEM1f 10383
#define DBSPPH_UNCORRECTED_ERRORf 10384
#define DBSPPL_CORRECTED_ERRORf 10385
#define DBSPPL_CORRECTED_ERROR_DISINTf 10386
#define DBSPPL_ECC_ERROR_ADDRESSf 10387
#define DBSPPL_ENABLE_ECCf 10388
#define DBSPPL_FORCE_UNCORRECTABLE_ERRORf 10389
#define DBSPPL_TM_MEM0f 10390
#define DBSPPL_TM_MEM1f 10391
#define DBSPPL_UNCORRECTED_ERRORf 10392
#define DBSPPL_UNCORRECTED_ERROR_DISINTf 10393
#define DBTSBSB_CORRECTED_ERRORf 10394
#define DBTSBSB_CORRECTED_ERROR_DISINTf 10395
#define DBTSBSB_ECC_ERROR_ADDRESSf 10396
#define DBTSBSB_ENABLE_ECCf 10397
#define DBTSBSB_FORCE_UNCORRECTABLE_ERRORf 10398
#define DBTSBSB_TMf 10399
#define DBTSBSB_UNCORRECTED_ERRORf 10400
#define DBTSBSB_UNCORRECTED_ERROR_DISINTf 10401
#define DBUFFf 10402
#define DBUFFCNTf 10403
#define DBUFFPOINTERCACHE01ECCERROR_Nf 10404
#define DBUFFPOINTERCACHE01ECCERROR_N_MASKf 10405
#define DBUFFPOINTERCACHE23ECCERROR_Nf 10406
#define DBUFFPOINTERCACHE23ECCERROR_N_MASKf 10407
#define DBUFFPOINTERCACHE45ECCERROR_Nf 10408
#define DBUFFPOINTERCACHE45ECCERROR_N_MASKf 10409
#define DBUFFPOINTERWRITEDISABLEf 10410
#define DBUFFSIZEf 10411
#define DBUFF_CNTf 10412
#define DBUFF_POINTERf 10413
#define DBUFF_POINTER_CACHE_0_ECC__NB_ERR_MASKf 10414
#define DBUFF_POINTER_CACHE_0_INITIATE_ECC_NB_ERRf 10415
#define DBUFF_POINTER_CACHE_1_ECC__NB_ERR_MASKf 10416
#define DBUFF_POINTER_CACHE_1_INITIATE_ECC_NB_ERRf 10417
#define DBUFF_POINTER_CACHE_2_ECC__NB_ERR_MASKf 10418
#define DBUFF_POINTER_CACHE_2_INITIATE_ECC_NB_ERRf 10419
#define DBUFF_POINTER_CACHE_3_ECC__NB_ERR_MASKf 10420
#define DBUFF_POINTER_CACHE_3_INITIATE_ECC_NB_ERRf 10421
#define DBUFF_POINTER_CACHE_4_ECC__NB_ERR_MASKf 10422
#define DBUFF_POINTER_CACHE_4_INITIATE_ECC_NB_ERRf 10423
#define DBUFF_POINTER_CACHE_5_ECC__NB_ERR_MASKf 10424
#define DBUFF_POINTER_CACHE_5_INITIATE_ECC_NB_ERRf 10425
#define DBUFF_POINTER_CACHE_6_ECC__NB_ERR_MASKf 10426
#define DBUFF_POINTER_CACHE_6_INITIATE_ECC_NB_ERRf 10427
#define DBUFF_POINTER_CACHE_7_ECC__NB_ERR_MASKf 10428
#define DBUFF_POINTER_CACHE_7_INITIATE_ECC_NB_ERRf 10429
#define DBUFF_POINTER_CACHE_8_ECC__NB_ERR_MASKf 10430
#define DBUFF_POINTER_CACHE_8_INITIATE_ECC_NB_ERRf 10431
#define DBUFF_POINTER_CACHE_9_ECC__NB_ERR_MASKf 10432
#define DBUFF_POINTER_CACHE_9_INITIATE_ECC_NB_ERRf 10433
#define DBUFF_POINTER_WRITE_DISABLEf 10434
#define DBUFF_SIZEf 10435
#define DBUS0f 10436
#define DBUS1f 10437
#define DB_L0_1B_ERROR_COUNTERf 10438
#define DB_L0_2B_ERROR_COUNTERf 10439
#define DB_L0_CHILD_STATE1_CORRECTED_ERRORf 10440
#define DB_L0_CHILD_STATE1_CORRECTED_ERROR_DISINTf 10441
#define DB_L0_CHILD_STATE1_DCMf 10442
#define DB_L0_CHILD_STATE1_ECC_ERROR_ADDRESSf 10443
#define DB_L0_CHILD_STATE1_ENABLE_ECCf 10444
#define DB_L0_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 10445
#define DB_L0_CHILD_STATE1_TMf 10446
#define DB_L0_CHILD_STATE1_UNCORRECTED_ERRORf 10447
#define DB_L0_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 10448
#define DB_L0_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 10449
#define DB_L0_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 10450
#define DB_L0_CHILD_WEIGHT_CFG_CNT_DCMf 10451
#define DB_L0_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 10452
#define DB_L0_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 10453
#define DB_L0_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 10454
#define DB_L0_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 10455
#define DB_L0_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 10456
#define DB_L0_CHILD_WEIGHT_CFG_CORRECTED_ERRORf 10457
#define DB_L0_CHILD_WEIGHT_CFG_ECC_ERROR_ADDRESSf 10458
#define DB_L0_CHILD_WEIGHT_CFG_FORCE_UNCORRECTABLE_ERRORf 10459
#define DB_L0_CHILD_WEIGHT_CFG_UNCORRECTED_ERRORf 10460
#define DB_L0_CHILD_WEIGHT_CONFIG_CNT_TMf 10461
#define DB_L0_CHILD_WEIGHT_CONFIG_TMf 10462
#define DB_L0_CHILD_WEIGHT_WORKING_CORRECTED_ERRORf 10463
#define DB_L0_CHILD_WEIGHT_WORKING_ECC_ERROR_ADDRESSf 10464
#define DB_L0_CHILD_WEIGHT_WORKING_FORCE_UNCORRECTABLE_ERRORf 10465
#define DB_L0_CHILD_WEIGHT_WORKING_TMf 10466
#define DB_L0_CHILD_WEIGHT_WORKING_UNCORRECTED_ERRORf 10467
#define DB_L0_CONFIG_CORRECTED_ERRORf 10468
#define DB_L0_CONFIG_CORRECTED_ERROR_DISINTf 10469
#define DB_L0_CONFIG_DCMf 10470
#define DB_L0_CONFIG_ECC_ERROR_ADDRESSf 10471
#define DB_L0_CONFIG_ENABLE_ECCf 10472
#define DB_L0_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10473
#define DB_L0_CONFIG_TMf 10474
#define DB_L0_CONFIG_UNCORRECTED_ERRORf 10475
#define DB_L0_CONFIG_UNCORRECTED_ERROR_DISINTf 10476
#define DB_L0_EF_NEXT_CORRECTED_ERRORf 10477
#define DB_L0_EF_NEXT_CORRECTED_ERROR_DISINTf 10478
#define DB_L0_EF_NEXT_DCMf 10479
#define DB_L0_EF_NEXT_ECC_ERROR_ADDRESSf 10480
#define DB_L0_EF_NEXT_ENABLE_ECCf 10481
#define DB_L0_EF_NEXT_FORCE_UNCORRECTABLE_ERRORf 10482
#define DB_L0_EF_NEXT_TMf 10483
#define DB_L0_EF_NEXT_UNCORRECTED_ERRORf 10484
#define DB_L0_EF_NEXT_UNCORRECTED_ERROR_DISINTf 10485
#define DB_L0_ERROR_CORRECTED_ERRORf 10486
#define DB_L0_ERROR_CORRECTED_ERROR_DISINTf 10487
#define DB_L0_ERROR_DCMf 10488
#define DB_L0_ERROR_ECC_ERROR_ADDRESSf 10489
#define DB_L0_ERROR_ENABLE_ECCf 10490
#define DB_L0_ERROR_FORCE_UNCORRECTABLE_ERRORf 10491
#define DB_L0_ERROR_MIN_CORRECTED_ERRORf 10492
#define DB_L0_ERROR_MIN_CORRECTED_ERROR_DISINTf 10493
#define DB_L0_ERROR_MIN_DCMf 10494
#define DB_L0_ERROR_MIN_ECC_ERROR_ADDRESSf 10495
#define DB_L0_ERROR_MIN_ENABLE_ECCf 10496
#define DB_L0_ERROR_MIN_FORCE_UNCORRECTABLE_ERRORf 10497
#define DB_L0_ERROR_MIN_TMf 10498
#define DB_L0_ERROR_MIN_UNCORRECTED_ERRORf 10499
#define DB_L0_ERROR_MIN_UNCORRECTED_ERROR_DISINTf 10500
#define DB_L0_ERROR_TMf 10501
#define DB_L0_ERROR_UNCORRECTED_ERRORf 10502
#define DB_L0_ERROR_UNCORRECTED_ERROR_DISINTf 10503
#define DB_L0_HEADS_TAILS_CORRECTED_ERRORf 10504
#define DB_L0_HEADS_TAILS_CORRECTED_ERROR_DISINTf 10505
#define DB_L0_HEADS_TAILS_DCMf 10506
#define DB_L0_HEADS_TAILS_ECC_ERROR_ADDRESSf 10507
#define DB_L0_HEADS_TAILS_ENABLE_ECCf 10508
#define DB_L0_HEADS_TAILS_FORCE_UNCORRECTABLE_ERRORf 10509
#define DB_L0_HEADS_TAILS_TMf 10510
#define DB_L0_HEADS_TAILS_UNCORRECTED_ERRORf 10511
#define DB_L0_HEADS_TAILS_UNCORRECTED_ERROR_DISINTf 10512
#define DB_L0_MIN_BUCKET_C_CORRECTED_ERRORf 10513
#define DB_L0_MIN_BUCKET_C_CORRECTED_ERROR_DISINTf 10514
#define DB_L0_MIN_BUCKET_C_ECC_ERROR_ADDRESSf 10515
#define DB_L0_MIN_BUCKET_C_ENABLE_ECCf 10516
#define DB_L0_MIN_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10517
#define DB_L0_MIN_BUCKET_C_TMf 10518
#define DB_L0_MIN_BUCKET_C_UNCORRECTED_ERRORf 10519
#define DB_L0_MIN_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10520
#define DB_L0_MIN_BUCKET_DCMf 10521
#define DB_L0_MIN_CONFIG_C_CORRECTED_ERRORf 10522
#define DB_L0_MIN_CONFIG_C_CORRECTED_ERROR_DISINTf 10523
#define DB_L0_MIN_CONFIG_C_DCMf 10524
#define DB_L0_MIN_CONFIG_C_ECC_ERROR_ADDRESSf 10525
#define DB_L0_MIN_CONFIG_C_ENABLE_ECCf 10526
#define DB_L0_MIN_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10527
#define DB_L0_MIN_CONFIG_C_TMf 10528
#define DB_L0_MIN_CONFIG_C_UNCORRECTED_ERRORf 10529
#define DB_L0_MIN_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10530
#define DB_L0_MIN_NEXT_CORRECTED_ERRORf 10531
#define DB_L0_MIN_NEXT_CORRECTED_ERROR_DISINTf 10532
#define DB_L0_MIN_NEXT_DCMf 10533
#define DB_L0_MIN_NEXT_ECC_ERROR_ADDRESSf 10534
#define DB_L0_MIN_NEXT_ENABLE_ECCf 10535
#define DB_L0_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 10536
#define DB_L0_MIN_NEXT_TMf 10537
#define DB_L0_MIN_NEXT_UNCORRECTED_ERRORf 10538
#define DB_L0_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 10539
#define DB_L0_NEXT_TMf 10540
#define DB_L0_PARENT_CORRECTED_ERRORf 10541
#define DB_L0_PARENT_CORRECTED_ERROR_DISINTf 10542
#define DB_L0_PARENT_DCMf 10543
#define DB_L0_PARENT_ECC_ERROR_ADDRESSf 10544
#define DB_L0_PARENT_ENABLE_ECCf 10545
#define DB_L0_PARENT_FORCE_UNCORRECTABLE_ERRORf 10546
#define DB_L0_PARENT_STATE_CORRECTED_ERRORf 10547
#define DB_L0_PARENT_STATE_CORRECTED_ERROR_DISINTf 10548
#define DB_L0_PARENT_STATE_DCMf 10549
#define DB_L0_PARENT_STATE_ECC_ERROR_ADDRESSf 10550
#define DB_L0_PARENT_STATE_ENABLE_ECCf 10551
#define DB_L0_PARENT_STATE_FORCE_UNCORRECTABLE_ERRORf 10552
#define DB_L0_PARENT_STATE_TMf 10553
#define DB_L0_PARENT_STATE_UNCORRECTED_ERRORf 10554
#define DB_L0_PARENT_STATE_UNCORRECTED_ERROR_DISINTf 10555
#define DB_L0_PARENT_TMf 10556
#define DB_L0_PARENT_UNCORRECTED_ERRORf 10557
#define DB_L0_PARENT_UNCORRECTED_ERROR_DISINTf 10558
#define DB_L0_SHAPER_BUCKET_C_CORRECTED_ERRORf 10559
#define DB_L0_SHAPER_BUCKET_C_CORRECTED_ERROR_DISINTf 10560
#define DB_L0_SHAPER_BUCKET_C_ECC_ERROR_ADDRESSf 10561
#define DB_L0_SHAPER_BUCKET_C_ENABLE_ECCf 10562
#define DB_L0_SHAPER_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10563
#define DB_L0_SHAPER_BUCKET_C_TMf 10564
#define DB_L0_SHAPER_BUCKET_C_UNCORRECTED_ERRORf 10565
#define DB_L0_SHAPER_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10566
#define DB_L0_SHAPER_BUCKET_DCMf 10567
#define DB_L0_SHAPER_CONFIG_C_CORRECTED_ERRORf 10568
#define DB_L0_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10569
#define DB_L0_SHAPER_CONFIG_C_DCMf 10570
#define DB_L0_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10571
#define DB_L0_SHAPER_CONFIG_C_ENABLE_ECCf 10572
#define DB_L0_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10573
#define DB_L0_SHAPER_CONFIG_C_TMf 10574
#define DB_L0_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10575
#define DB_L0_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10576
#define DB_L0_WERR_MAX_SC_CORRECTED_ERRORf 10577
#define DB_L0_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 10578
#define DB_L0_WERR_MAX_SC_DCMf 10579
#define DB_L0_WERR_MAX_SC_ECC_ERROR_ADDRESSf 10580
#define DB_L0_WERR_MAX_SC_ENABLE_ECCf 10581
#define DB_L0_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 10582
#define DB_L0_WERR_MAX_SC_TMf 10583
#define DB_L0_WERR_MAX_SC_UNCORRECTED_ERRORf 10584
#define DB_L0_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 10585
#define DB_L0_WERR_NEXT_CORRECTED_ERRORf 10586
#define DB_L0_WERR_NEXT_CORRECTED_ERROR_DISINTf 10587
#define DB_L0_WERR_NEXT_DCMf 10588
#define DB_L0_WERR_NEXT_ECC_ERROR_ADDRESSf 10589
#define DB_L0_WERR_NEXT_ENABLE_ECCf 10590
#define DB_L0_WERR_NEXT_FORCE_UNCORRECTABLE_ERRORf 10591
#define DB_L0_WERR_NEXT_TMf 10592
#define DB_L0_WERR_NEXT_UNCORRECTED_ERRORf 10593
#define DB_L0_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 10594
#define DB_L1_1B_ERROR_COUNTERf 10595
#define DB_L1_2B_ERROR_COUNTERf 10596
#define DB_L1_CHILD_STATE1_CORRECTED_ERRORf 10597
#define DB_L1_CHILD_STATE1_CORRECTED_ERROR_DISINTf 10598
#define DB_L1_CHILD_STATE1_DCMf 10599
#define DB_L1_CHILD_STATE1_ECC_ERROR_ADDRESSf 10600
#define DB_L1_CHILD_STATE1_ENABLE_ECCf 10601
#define DB_L1_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 10602
#define DB_L1_CHILD_STATE1_TMf 10603
#define DB_L1_CHILD_STATE1_UNCORRECTED_ERRORf 10604
#define DB_L1_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 10605
#define DB_L1_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 10606
#define DB_L1_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 10607
#define DB_L1_CHILD_WEIGHT_CFG_CNT_DCMf 10608
#define DB_L1_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 10609
#define DB_L1_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 10610
#define DB_L1_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 10611
#define DB_L1_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 10612
#define DB_L1_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 10613
#define DB_L1_CHILD_WEIGHT_CFG_ECC_ERROR_ADDRESSf 10614
#define DB_L1_CHILD_WEIGHT_CFG_FORCE_UNCORRECTABLE_ERRORf 10615
#define DB_L1_CHILD_WEIGHT_CONFIG_CNT_TMf 10616
#define DB_L1_CHILD_WEIGHT_WORKING_CORRECTED_ERRORf 10617
#define DB_L1_CHILD_WEIGHT_WORKING_ECC_ERROR_ADDRESSf 10618
#define DB_L1_CHILD_WEIGHT_WORKING_FORCE_UNCORRECTABLE_ERRORf 10619
#define DB_L1_CHILD_WEIGHT_WORKING_UNCORRECTED_ERRORf 10620
#define DB_L1_CONFIG_CORRECTED_ERRORf 10621
#define DB_L1_CONFIG_CORRECTED_ERROR_DISINTf 10622
#define DB_L1_CONFIG_DCMf 10623
#define DB_L1_CONFIG_ECC_ERROR_ADDRESSf 10624
#define DB_L1_CONFIG_ENABLE_ECCf 10625
#define DB_L1_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10626
#define DB_L1_CONFIG_TMf 10627
#define DB_L1_CONFIG_UNCORRECTED_ERRORf 10628
#define DB_L1_CONFIG_UNCORRECTED_ERROR_DISINTf 10629
#define DB_L1_EF_NEXT_CORRECTED_ERRORf 10630
#define DB_L1_EF_NEXT_CORRECTED_ERROR_DISINTf 10631
#define DB_L1_EF_NEXT_DCMf 10632
#define DB_L1_EF_NEXT_ECC_ERROR_ADDRESSf 10633
#define DB_L1_EF_NEXT_ENABLE_ECCf 10634
#define DB_L1_EF_NEXT_FORCE_UNCORRECTABLE_ERRORf 10635
#define DB_L1_EF_NEXT_TMf 10636
#define DB_L1_EF_NEXT_UNCORRECTED_ERRORf 10637
#define DB_L1_EF_NEXT_UNCORRECTED_ERROR_DISINTf 10638
#define DB_L1_ERROR_CORRECTED_ERRORf 10639
#define DB_L1_ERROR_CORRECTED_ERROR_DISINTf 10640
#define DB_L1_ERROR_DCMf 10641
#define DB_L1_ERROR_ECC_ERROR_ADDRESSf 10642
#define DB_L1_ERROR_ENABLE_ECCf 10643
#define DB_L1_ERROR_FORCE_UNCORRECTABLE_ERRORf 10644
#define DB_L1_ERROR_MIN_CORRECTED_ERRORf 10645
#define DB_L1_ERROR_MIN_CORRECTED_ERROR_DISINTf 10646
#define DB_L1_ERROR_MIN_DCMf 10647
#define DB_L1_ERROR_MIN_ECC_ERROR_ADDRESSf 10648
#define DB_L1_ERROR_MIN_ENABLE_ECCf 10649
#define DB_L1_ERROR_MIN_FORCE_UNCORRECTABLE_ERRORf 10650
#define DB_L1_ERROR_MIN_TMf 10651
#define DB_L1_ERROR_MIN_UNCORRECTED_ERRORf 10652
#define DB_L1_ERROR_MIN_UNCORRECTED_ERROR_DISINTf 10653
#define DB_L1_ERROR_TMf 10654
#define DB_L1_ERROR_UNCORRECTED_ERRORf 10655
#define DB_L1_ERROR_UNCORRECTED_ERROR_DISINTf 10656
#define DB_L1_HEADS_TAILS_CORRECTED_ERRORf 10657
#define DB_L1_HEADS_TAILS_CORRECTED_ERROR_DISINTf 10658
#define DB_L1_HEADS_TAILS_DCMf 10659
#define DB_L1_HEADS_TAILS_ECC_ERROR_ADDRESSf 10660
#define DB_L1_HEADS_TAILS_ENABLE_ECCf 10661
#define DB_L1_HEADS_TAILS_FORCE_UNCORRECTABLE_ERRORf 10662
#define DB_L1_HEADS_TAILS_TMf 10663
#define DB_L1_HEADS_TAILS_UNCORRECTED_ERRORf 10664
#define DB_L1_HEADS_TAILS_UNCORRECTED_ERROR_DISINTf 10665
#define DB_L1_MIN_BUCKET_C_CORRECTED_ERRORf 10666
#define DB_L1_MIN_BUCKET_C_CORRECTED_ERROR_DISINTf 10667
#define DB_L1_MIN_BUCKET_C_ECC_ERROR_ADDRESSf 10668
#define DB_L1_MIN_BUCKET_C_ENABLE_ECCf 10669
#define DB_L1_MIN_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10670
#define DB_L1_MIN_BUCKET_C_TMf 10671
#define DB_L1_MIN_BUCKET_C_UNCORRECTED_ERRORf 10672
#define DB_L1_MIN_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10673
#define DB_L1_MIN_BUCKET_DCMf 10674
#define DB_L1_MIN_CONFIG_C_CORRECTED_ERRORf 10675
#define DB_L1_MIN_CONFIG_C_CORRECTED_ERROR_DISINTf 10676
#define DB_L1_MIN_CONFIG_C_DCMf 10677
#define DB_L1_MIN_CONFIG_C_ECC_ERROR_ADDRESSf 10678
#define DB_L1_MIN_CONFIG_C_ENABLE_ECCf 10679
#define DB_L1_MIN_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10680
#define DB_L1_MIN_CONFIG_C_TMf 10681
#define DB_L1_MIN_CONFIG_C_UNCORRECTED_ERRORf 10682
#define DB_L1_MIN_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10683
#define DB_L1_MIN_NEXT_CORRECTED_ERRORf 10684
#define DB_L1_MIN_NEXT_CORRECTED_ERROR_DISINTf 10685
#define DB_L1_MIN_NEXT_DCMf 10686
#define DB_L1_MIN_NEXT_ECC_ERROR_ADDRESSf 10687
#define DB_L1_MIN_NEXT_ENABLE_ECCf 10688
#define DB_L1_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 10689
#define DB_L1_MIN_NEXT_TMf 10690
#define DB_L1_MIN_NEXT_UNCORRECTED_ERRORf 10691
#define DB_L1_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 10692
#define DB_L1_NEXT_TMf 10693
#define DB_L1_PARENT_CORRECTED_ERRORf 10694
#define DB_L1_PARENT_CORRECTED_ERROR_DISINTf 10695
#define DB_L1_PARENT_DCMf 10696
#define DB_L1_PARENT_ECC_ERROR_ADDRESSf 10697
#define DB_L1_PARENT_ENABLE_ECCf 10698
#define DB_L1_PARENT_FORCE_UNCORRECTABLE_ERRORf 10699
#define DB_L1_PARENT_STATE_CORRECTED_ERRORf 10700
#define DB_L1_PARENT_STATE_CORRECTED_ERROR_DISINTf 10701
#define DB_L1_PARENT_STATE_DCMf 10702
#define DB_L1_PARENT_STATE_ECC_ERROR_ADDRESSf 10703
#define DB_L1_PARENT_STATE_ENABLE_ECCf 10704
#define DB_L1_PARENT_STATE_FORCE_UNCORRECTABLE_ERRORf 10705
#define DB_L1_PARENT_STATE_TMf 10706
#define DB_L1_PARENT_STATE_UNCORRECTED_ERRORf 10707
#define DB_L1_PARENT_STATE_UNCORRECTED_ERROR_DISINTf 10708
#define DB_L1_PARENT_TMf 10709
#define DB_L1_PARENT_UNCORRECTED_ERRORf 10710
#define DB_L1_PARENT_UNCORRECTED_ERROR_DISINTf 10711
#define DB_L1_SHAPER_BUCKET_C_CORRECTED_ERRORf 10712
#define DB_L1_SHAPER_BUCKET_C_CORRECTED_ERROR_DISINTf 10713
#define DB_L1_SHAPER_BUCKET_C_ECC_ERROR_ADDRESSf 10714
#define DB_L1_SHAPER_BUCKET_C_ENABLE_ECCf 10715
#define DB_L1_SHAPER_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 10716
#define DB_L1_SHAPER_BUCKET_C_TMf 10717
#define DB_L1_SHAPER_BUCKET_C_UNCORRECTED_ERRORf 10718
#define DB_L1_SHAPER_BUCKET_C_UNCORRECTED_ERROR_DISINTf 10719
#define DB_L1_SHAPER_BUCKET_DCMf 10720
#define DB_L1_SHAPER_CONFIG_C_CORRECTED_ERRORf 10721
#define DB_L1_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10722
#define DB_L1_SHAPER_CONFIG_C_DCMf 10723
#define DB_L1_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10724
#define DB_L1_SHAPER_CONFIG_C_ENABLE_ECCf 10725
#define DB_L1_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10726
#define DB_L1_SHAPER_CONFIG_C_TMf 10727
#define DB_L1_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10728
#define DB_L1_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10729
#define DB_L1_WERR_FORCE_UNCORRECTABLE_ERRORf 10730
#define DB_L1_WERR_MAX_SC_CORRECTED_ERRORf 10731
#define DB_L1_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 10732
#define DB_L1_WERR_MAX_SC_DCMf 10733
#define DB_L1_WERR_MAX_SC_ECC_ERROR_ADDRESSf 10734
#define DB_L1_WERR_MAX_SC_ENABLE_ECCf 10735
#define DB_L1_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 10736
#define DB_L1_WERR_MAX_SC_TMf 10737
#define DB_L1_WERR_MAX_SC_UNCORRECTED_ERRORf 10738
#define DB_L1_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 10739
#define DB_L1_WERR_NEXT_CORRECTED_ERRORf 10740
#define DB_L1_WERR_NEXT_CORRECTED_ERROR_DISINTf 10741
#define DB_L1_WERR_NEXT_DCMf 10742
#define DB_L1_WERR_NEXT_ECC_ERROR_ADDRESSf 10743
#define DB_L1_WERR_NEXT_ENABLE_ECCf 10744
#define DB_L1_WERR_NEXT_TMf 10745
#define DB_L1_WERR_NEXT_UNCORRECTED_ERRORf 10746
#define DB_L1_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 10747
#define DB_L2_1B_ERROR_COUNTERf 10748
#define DB_L2_2B_ERROR_COUNTERf 10749
#define DB_L2_ACT_MIN_CORRECTED_ERRORf 10750
#define DB_L2_ACT_MIN_CORRECTED_ERROR_DISINTf 10751
#define DB_L2_ACT_MIN_DCMf 10752
#define DB_L2_ACT_MIN_ECC_ERROR_ADDRESSf 10753
#define DB_L2_ACT_MIN_ENABLE_ECCf 10754
#define DB_L2_ACT_MIN_FORCE_UNCORRECTABLE_ERRORf 10755
#define DB_L2_ACT_MIN_TMf 10756
#define DB_L2_ACT_MIN_UNCORRECTED_ERRORf 10757
#define DB_L2_ACT_MIN_UNCORRECTED_ERROR_DISINTf 10758
#define DB_L2_ACT_SHAPER_CORRECTED_ERRORf 10759
#define DB_L2_ACT_SHAPER_CORRECTED_ERROR_DISINTf 10760
#define DB_L2_ACT_SHAPER_DCMf 10761
#define DB_L2_ACT_SHAPER_ECC_ERROR_ADDRESSf 10762
#define DB_L2_ACT_SHAPER_ENABLE_ECCf 10763
#define DB_L2_ACT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 10764
#define DB_L2_ACT_SHAPER_TMf 10765
#define DB_L2_ACT_SHAPER_UNCORRECTED_ERRORf 10766
#define DB_L2_ACT_SHAPER_UNCORRECTED_ERROR_DISINTf 10767
#define DB_L2_ACT_XON_CORRECTED_ERRORf 10768
#define DB_L2_ACT_XON_CORRECTED_ERROR_DISINTf 10769
#define DB_L2_ACT_XON_DCMf 10770
#define DB_L2_ACT_XON_ECC_ERROR_ADDRESSf 10771
#define DB_L2_ACT_XON_ENABLE_ECCf 10772
#define DB_L2_ACT_XON_FORCE_UNCORRECTABLE_ERRORf 10773
#define DB_L2_ACT_XON_TMf 10774
#define DB_L2_ACT_XON_UNCORRECTED_ERRORf 10775
#define DB_L2_ACT_XON_UNCORRECTED_ERROR_DISINTf 10776
#define DB_L2_CHILD_STATE1_CORRECTED_ERRORf 10777
#define DB_L2_CHILD_STATE1_CORRECTED_ERROR_DISINTf 10778
#define DB_L2_CHILD_STATE1_DCMf 10779
#define DB_L2_CHILD_STATE1_ECC_ERROR_ADDRESSf 10780
#define DB_L2_CHILD_STATE1_ENABLE_ECCf 10781
#define DB_L2_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 10782
#define DB_L2_CHILD_STATE1_TMf 10783
#define DB_L2_CHILD_STATE1_UNCORRECTED_ERRORf 10784
#define DB_L2_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 10785
#define DB_L2_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 10786
#define DB_L2_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 10787
#define DB_L2_CHILD_WEIGHT_CFG_CNT_DCMf 10788
#define DB_L2_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 10789
#define DB_L2_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 10790
#define DB_L2_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 10791
#define DB_L2_CHILD_WEIGHT_CFG_CNT_TMf 10792
#define DB_L2_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 10793
#define DB_L2_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 10794
#define DB_L2_CHILD_WEIGHT_CFG_ECC_ERROR_ADDRESSf 10795
#define DB_L2_CHILD_WEIGHT_CFG_FORCE_UNCORRECTABLE_ERRORf 10796
#define DB_L2_CHILD_WEIGHT_WORKING_CORRECTED_ERRORf 10797
#define DB_L2_CHILD_WEIGHT_WORKING_ECC_ERROR_ADDRESSf 10798
#define DB_L2_CHILD_WEIGHT_WORKING_FORCE_UNCORRECTABLE_ERRORf 10799
#define DB_L2_CHILD_WEIGHT_WORKING_UNCORRECTED_ERRORf 10800
#define DB_L2_ERROR_CORRECTED_ERRORf 10801
#define DB_L2_ERROR_CORRECTED_ERROR_DISINTf 10802
#define DB_L2_ERROR_DCMf 10803
#define DB_L2_ERROR_ECC_ERROR_ADDRESSf 10804
#define DB_L2_ERROR_ENABLE_ECCf 10805
#define DB_L2_ERROR_FORCE_UNCORRECTABLE_ERRORf 10806
#define DB_L2_ERROR_MIN_CORRECTED_ERRORf 10807
#define DB_L2_ERROR_MIN_CORRECTED_ERROR_DISINTf 10808
#define DB_L2_ERROR_MIN_DCMf 10809
#define DB_L2_ERROR_MIN_ECC_ERROR_ADDRESSf 10810
#define DB_L2_ERROR_MIN_ENABLE_ECCf 10811
#define DB_L2_ERROR_MIN_FORCE_UNCORRECTABLE_ERRORf 10812
#define DB_L2_ERROR_MIN_TMf 10813
#define DB_L2_ERROR_MIN_UNCORRECTED_ERRORf 10814
#define DB_L2_ERROR_MIN_UNCORRECTED_ERROR_DISINTf 10815
#define DB_L2_ERROR_TMf 10816
#define DB_L2_ERROR_UNCORRECTED_ERRORf 10817
#define DB_L2_ERROR_UNCORRECTED_ERROR_DISINTf 10818
#define DB_L2_MIN_BUCKET_LOWER_C_CORRECTED_ERRORf 10819
#define DB_L2_MIN_BUCKET_LOWER_C_CORRECTED_ERROR_DISINTf 10820
#define DB_L2_MIN_BUCKET_LOWER_C_ECC_ERROR_ADDRESSf 10821
#define DB_L2_MIN_BUCKET_LOWER_C_ENABLE_ECCf 10822
#define DB_L2_MIN_BUCKET_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10823
#define DB_L2_MIN_BUCKET_LOWER_C_TMf 10824
#define DB_L2_MIN_BUCKET_LOWER_C_UNCORRECTED_ERRORf 10825
#define DB_L2_MIN_BUCKET_LOWER_C_UNCORRECTED_ERROR_DISINTf 10826
#define DB_L2_MIN_BUCKET_LOWER_DCMf 10827
#define DB_L2_MIN_BUCKET_UPPER_C_CORRECTED_ERRORf 10828
#define DB_L2_MIN_BUCKET_UPPER_C_CORRECTED_ERROR_DISINTf 10829
#define DB_L2_MIN_BUCKET_UPPER_C_ECC_ERROR_ADDRESSf 10830
#define DB_L2_MIN_BUCKET_UPPER_C_ENABLE_ECCf 10831
#define DB_L2_MIN_BUCKET_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10832
#define DB_L2_MIN_BUCKET_UPPER_C_TMf 10833
#define DB_L2_MIN_BUCKET_UPPER_C_UNCORRECTED_ERRORf 10834
#define DB_L2_MIN_BUCKET_UPPER_C_UNCORRECTED_ERROR_DISINTf 10835
#define DB_L2_MIN_BUCKET_UPPER_DCMf 10836
#define DB_L2_MIN_CONFIG_LOWER_C_CORRECTED_ERRORf 10837
#define DB_L2_MIN_CONFIG_LOWER_C_CORRECTED_ERROR_DISINTf 10838
#define DB_L2_MIN_CONFIG_LOWER_C_DCMf 10839
#define DB_L2_MIN_CONFIG_LOWER_C_ECC_ERROR_ADDRESSf 10840
#define DB_L2_MIN_CONFIG_LOWER_C_ENABLE_ECCf 10841
#define DB_L2_MIN_CONFIG_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10842
#define DB_L2_MIN_CONFIG_LOWER_C_TMf 10843
#define DB_L2_MIN_CONFIG_LOWER_C_UNCORRECTED_ERRORf 10844
#define DB_L2_MIN_CONFIG_LOWER_C_UNCORRECTED_ERROR_DISINTf 10845
#define DB_L2_MIN_CONFIG_UPPER_C_CORRECTED_ERRORf 10846
#define DB_L2_MIN_CONFIG_UPPER_C_CORRECTED_ERROR_DISINTf 10847
#define DB_L2_MIN_CONFIG_UPPER_C_DCMf 10848
#define DB_L2_MIN_CONFIG_UPPER_C_ECC_ERROR_ADDRESSf 10849
#define DB_L2_MIN_CONFIG_UPPER_C_ENABLE_ECCf 10850
#define DB_L2_MIN_CONFIG_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10851
#define DB_L2_MIN_CONFIG_UPPER_C_TMf 10852
#define DB_L2_MIN_CONFIG_UPPER_C_UNCORRECTED_ERRORf 10853
#define DB_L2_MIN_CONFIG_UPPER_C_UNCORRECTED_ERROR_DISINTf 10854
#define DB_L2_MIN_NEXT_CORRECTED_ERRORf 10855
#define DB_L2_MIN_NEXT_CORRECTED_ERROR_DISINTf 10856
#define DB_L2_MIN_NEXT_DCMf 10857
#define DB_L2_MIN_NEXT_ECC_ERROR_ADDRESSf 10858
#define DB_L2_MIN_NEXT_ENABLE_ECCf 10859
#define DB_L2_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 10860
#define DB_L2_MIN_NEXT_TMf 10861
#define DB_L2_MIN_NEXT_UNCORRECTED_ERRORf 10862
#define DB_L2_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 10863
#define DB_L2_NEXT_TMf 10864
#define DB_L2_PARENT_CORRECTED_ERRORf 10865
#define DB_L2_PARENT_CORRECTED_ERROR_DISINTf 10866
#define DB_L2_PARENT_DCMf 10867
#define DB_L2_PARENT_ECC_ERROR_ADDRESSf 10868
#define DB_L2_PARENT_ENABLE_ECCf 10869
#define DB_L2_PARENT_FORCE_UNCORRECTABLE_ERRORf 10870
#define DB_L2_PARENT_TMf 10871
#define DB_L2_PARENT_UNCORRECTED_ERRORf 10872
#define DB_L2_PARENT_UNCORRECTED_ERROR_DISINTf 10873
#define DB_L2_SHAPER_BUCKET_LOWER_C_CORRECTED_ERRORf 10874
#define DB_L2_SHAPER_BUCKET_LOWER_C_CORRECTED_ERROR_DISINTf 10875
#define DB_L2_SHAPER_BUCKET_LOWER_C_ECC_ERROR_ADDRESSf 10876
#define DB_L2_SHAPER_BUCKET_LOWER_C_ENABLE_ECCf 10877
#define DB_L2_SHAPER_BUCKET_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10878
#define DB_L2_SHAPER_BUCKET_LOWER_C_TMf 10879
#define DB_L2_SHAPER_BUCKET_LOWER_C_UNCORRECTED_ERRORf 10880
#define DB_L2_SHAPER_BUCKET_LOWER_C_UNCORRECTED_ERROR_DISINTf 10881
#define DB_L2_SHAPER_BUCKET_LOWER_DCMf 10882
#define DB_L2_SHAPER_BUCKET_UPPER_C_CORRECTED_ERRORf 10883
#define DB_L2_SHAPER_BUCKET_UPPER_C_CORRECTED_ERROR_DISINTf 10884
#define DB_L2_SHAPER_BUCKET_UPPER_C_ECC_ERROR_ADDRESSf 10885
#define DB_L2_SHAPER_BUCKET_UPPER_C_ENABLE_ECCf 10886
#define DB_L2_SHAPER_BUCKET_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10887
#define DB_L2_SHAPER_BUCKET_UPPER_C_TMf 10888
#define DB_L2_SHAPER_BUCKET_UPPER_C_UNCORRECTED_ERRORf 10889
#define DB_L2_SHAPER_BUCKET_UPPER_C_UNCORRECTED_ERROR_DISINTf 10890
#define DB_L2_SHAPER_BUCKET_UPPER_DCMf 10891
#define DB_L2_SHAPER_CONFIG_LOWER_C_CORRECTED_ERRORf 10892
#define DB_L2_SHAPER_CONFIG_LOWER_C_CORRECTED_ERROR_DISINTf 10893
#define DB_L2_SHAPER_CONFIG_LOWER_C_DCMf 10894
#define DB_L2_SHAPER_CONFIG_LOWER_C_ECC_ERROR_ADDRESSf 10895
#define DB_L2_SHAPER_CONFIG_LOWER_C_ENABLE_ECCf 10896
#define DB_L2_SHAPER_CONFIG_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 10897
#define DB_L2_SHAPER_CONFIG_LOWER_C_TMf 10898
#define DB_L2_SHAPER_CONFIG_LOWER_C_UNCORRECTED_ERRORf 10899
#define DB_L2_SHAPER_CONFIG_LOWER_C_UNCORRECTED_ERROR_DISINTf 10900
#define DB_L2_SHAPER_CONFIG_UPPER_C_CORRECTED_ERRORf 10901
#define DB_L2_SHAPER_CONFIG_UPPER_C_CORRECTED_ERROR_DISINTf 10902
#define DB_L2_SHAPER_CONFIG_UPPER_C_DCMf 10903
#define DB_L2_SHAPER_CONFIG_UPPER_C_ECC_ERROR_ADDRESSf 10904
#define DB_L2_SHAPER_CONFIG_UPPER_C_ENABLE_ECCf 10905
#define DB_L2_SHAPER_CONFIG_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 10906
#define DB_L2_SHAPER_CONFIG_UPPER_C_TMf 10907
#define DB_L2_SHAPER_CONFIG_UPPER_C_UNCORRECTED_ERRORf 10908
#define DB_L2_SHAPER_CONFIG_UPPER_C_UNCORRECTED_ERROR_DISINTf 10909
#define DB_L2_WERR_NEXT_CORRECTED_ERRORf 10910
#define DB_L2_WERR_NEXT_CORRECTED_ERROR_DISINTf 10911
#define DB_L2_WERR_NEXT_DCMf 10912
#define DB_L2_WERR_NEXT_ECC_ERROR_ADDRESSf 10913
#define DB_L2_WERR_NEXT_ENABLE_ECCf 10914
#define DB_L2_WERR_NEXT_FORCE_UNCORRECTABLE_ERRORf 10915
#define DB_L2_WERR_NEXT_TMf 10916
#define DB_L2_WERR_NEXT_UNCORRECTED_ERRORf 10917
#define DB_L2_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 10918
#define DB_PORT_1B_ERROR_COUNTERf 10919
#define DB_PORT_2B_ERROR_COUNTERf 10920
#define DB_PORT_CONFIG_TMf 10921
#define DB_PORT_ERROR_TMf 10922
#define DB_PORT_HEADS_TAILS_TM_Hf 10923
#define DB_PORT_HEADS_TAILS_TM_Lf 10924
#define DB_PORT_PARENT_STATE_TMf 10925
#define DB_PORT_SHAPER_CONFIG_C_CORRECTED_ERRORf 10926
#define DB_PORT_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 10927
#define DB_PORT_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 10928
#define DB_PORT_SHAPER_CONFIG_C_ENABLE_ECCf 10929
#define DB_PORT_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 10930
#define DB_PORT_SHAPER_CONFIG_C_TMf 10931
#define DB_PORT_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 10932
#define DB_PORT_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 10933
#define DB_PORT_SHAPER_CONFIG_DCMf 10934
#define DB_PORT_TDM_CORRECTED_ERRORf 10935
#define DB_PORT_TDM_CORRECTED_ERROR_DISINTf 10936
#define DB_PORT_TDM_ECC_ERROR_ADDRESSf 10937
#define DB_PORT_TDM_ENABLE_ECCf 10938
#define DB_PORT_TDM_FORCE_UNCORRECTABLE_ERRORf 10939
#define DB_PORT_TDM_TMf 10940
#define DB_PORT_TDM_UNCORRECTED_ERRORf 10941
#define DB_PORT_TDM_UNCORRECTED_ERROR_DISINTf 10942
#define DB_PORT_WERR_MAX_SC_CORRECTED_ERRORf 10943
#define DB_PORT_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 10944
#define DB_PORT_WERR_MAX_SC_DCMf 10945
#define DB_PORT_WERR_MAX_SC_ECC_ERROR_ADDRESSf 10946
#define DB_PORT_WERR_MAX_SC_ENABLE_ECCf 10947
#define DB_PORT_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 10948
#define DB_PORT_WERR_MAX_SC_TMf 10949
#define DB_PORT_WERR_MAX_SC_UNCORRECTED_ERRORf 10950
#define DB_PORT_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 10951
#define DB_QSTRUCT_FAP_BITMAP_0_ENABLE_ECCf 10952
#define DB_QSTRUCT_FAP_BITMAP_0_FORCE_UNCORRECTABLE_ERRORf 10953
#define DB_QSTRUCT_FAP_BITMAP_1_ENABLE_ECCf 10954
#define DB_QSTRUCT_FAP_BITMAP_1_FORCE_UNCORRECTABLE_ERRORf 10955
#define DB_QSTRUCT_FAP_BITMAP_2_ENABLE_ECCf 10956
#define DB_QSTRUCT_FAP_BITMAP_2_FORCE_UNCORRECTABLE_ERRORf 10957
#define DB_QSTRUCT_FAP_BITMAP_3_ENABLE_ECCf 10958
#define DB_QSTRUCT_FAP_BITMAP_3_FORCE_UNCORRECTABLE_ERRORf 10959
#define DB_QSTRUCT_FAP_STACK_0_ENABLE_ECCf 10960
#define DB_QSTRUCT_FAP_STACK_0_FORCE_UNCORRECTABLE_ERRORf 10961
#define DB_QSTRUCT_FAP_STACK_1_ENABLE_ECCf 10962
#define DB_QSTRUCT_FAP_STACK_1_FORCE_UNCORRECTABLE_ERRORf 10963
#define DB_QSTRUCT_FAP_STACK_2_ENABLE_ECCf 10964
#define DB_QSTRUCT_FAP_STACK_2_FORCE_UNCORRECTABLE_ERRORf 10965
#define DB_QSTRUCT_FAP_STACK_3_ENABLE_ECCf 10966
#define DB_QSTRUCT_FAP_STACK_3_FORCE_UNCORRECTABLE_ERRORf 10967
#define DB_QSTRUCT_QBLOCK_NEXT_0_ENABLE_ECCf 10968
#define DB_QSTRUCT_QBLOCK_NEXT_0_FORCE_UNCORRECTABLE_ERRORf 10969
#define DB_QSTRUCT_QBLOCK_NEXT_1_ENABLE_ECCf 10970
#define DB_QSTRUCT_QBLOCK_NEXT_1_FORCE_UNCORRECTABLE_ERRORf 10971
#define DB_QSTRUCT_QBLOCK_NEXT_2_ENABLE_ECCf 10972
#define DB_QSTRUCT_QBLOCK_NEXT_2_FORCE_UNCORRECTABLE_ERRORf 10973
#define DB_QSTRUCT_QBLOCK_NEXT_3_ENABLE_ECCf 10974
#define DB_QSTRUCT_QBLOCK_NEXT_3_FORCE_UNCORRECTABLE_ERRORf 10975
#define DB_QSTRUCT_QBLOCK_NEXT_4_ENABLE_ECCf 10976
#define DB_QSTRUCT_QBLOCK_NEXT_4_FORCE_UNCORRECTABLE_ERRORf 10977
#define DB_QSTRUCT_QBLOCK_NEXT_5_ENABLE_ECCf 10978
#define DB_QSTRUCT_QBLOCK_NEXT_5_FORCE_UNCORRECTABLE_ERRORf 10979
#define DB_QSTRUCT_QBLOCK_NEXT_6_ENABLE_ECCf 10980
#define DB_QSTRUCT_QBLOCK_NEXT_6_FORCE_UNCORRECTABLE_ERRORf 10981
#define DB_QSTRUCT_QBLOCK_NEXT_7_ENABLE_ECCf 10982
#define DB_QSTRUCT_QBLOCK_NEXT_7_FORCE_UNCORRECTABLE_ERRORf 10983
#define DB_QSTRUCT_QENTRY_LOWER_0_ENABLE_ECCf 10984
#define DB_QSTRUCT_QENTRY_LOWER_0_FORCE_UNCORRECTABLE_ERRORf 10985
#define DB_QSTRUCT_QENTRY_LOWER_1_ENABLE_ECCf 10986
#define DB_QSTRUCT_QENTRY_LOWER_1_FORCE_UNCORRECTABLE_ERRORf 10987
#define DB_QSTRUCT_QENTRY_LOWER_2_ENABLE_ECCf 10988
#define DB_QSTRUCT_QENTRY_LOWER_2_FORCE_UNCORRECTABLE_ERRORf 10989
#define DB_QSTRUCT_QENTRY_LOWER_3_ENABLE_ECCf 10990
#define DB_QSTRUCT_QENTRY_LOWER_3_FORCE_UNCORRECTABLE_ERRORf 10991
#define DB_QSTRUCT_QENTRY_LOWER_4_ENABLE_ECCf 10992
#define DB_QSTRUCT_QENTRY_LOWER_4_FORCE_UNCORRECTABLE_ERRORf 10993
#define DB_QSTRUCT_QENTRY_LOWER_5_ENABLE_ECCf 10994
#define DB_QSTRUCT_QENTRY_LOWER_5_FORCE_UNCORRECTABLE_ERRORf 10995
#define DB_QSTRUCT_QENTRY_LOWER_6_ENABLE_ECCf 10996
#define DB_QSTRUCT_QENTRY_LOWER_6_FORCE_UNCORRECTABLE_ERRORf 10997
#define DB_QSTRUCT_QENTRY_LOWER_7_ENABLE_ECCf 10998
#define DB_QSTRUCT_QENTRY_LOWER_7_FORCE_UNCORRECTABLE_ERRORf 10999
#define DB_QSTRUCT_QENTRY_UPPER_0_ENABLE_ECCf 11000
#define DB_QSTRUCT_QENTRY_UPPER_0_FORCE_UNCORRECTABLE_ERRORf 11001
#define DB_QSTRUCT_QENTRY_UPPER_1_ENABLE_ECCf 11002
#define DB_QSTRUCT_QENTRY_UPPER_1_FORCE_UNCORRECTABLE_ERRORf 11003
#define DB_QSTRUCT_QENTRY_UPPER_2_ENABLE_ECCf 11004
#define DB_QSTRUCT_QENTRY_UPPER_2_FORCE_UNCORRECTABLE_ERRORf 11005
#define DB_QSTRUCT_QENTRY_UPPER_3_ENABLE_ECCf 11006
#define DB_QSTRUCT_QENTRY_UPPER_3_FORCE_UNCORRECTABLE_ERRORf 11007
#define DB_QSTRUCT_QENTRY_UPPER_4_ENABLE_ECCf 11008
#define DB_QSTRUCT_QENTRY_UPPER_4_FORCE_UNCORRECTABLE_ERRORf 11009
#define DB_QSTRUCT_QENTRY_UPPER_5_ENABLE_ECCf 11010
#define DB_QSTRUCT_QENTRY_UPPER_5_FORCE_UNCORRECTABLE_ERRORf 11011
#define DB_QSTRUCT_QENTRY_UPPER_6_ENABLE_ECCf 11012
#define DB_QSTRUCT_QENTRY_UPPER_6_FORCE_UNCORRECTABLE_ERRORf 11013
#define DB_QSTRUCT_QENTRY_UPPER_7_ENABLE_ECCf 11014
#define DB_QSTRUCT_QENTRY_UPPER_7_FORCE_UNCORRECTABLE_ERRORf 11015
#define DB_S0S1_1B_ERROR_COUNTERf 11016
#define DB_S0S1_2B_ERROR_COUNTERf 11017
#define DB_S0_ERROR_CORRECTED_ERRORf 11018
#define DB_S0_ERROR_CORRECTED_ERROR_DISINTf 11019
#define DB_S0_ERROR_ECC_ERROR_ADDRESSf 11020
#define DB_S0_ERROR_ENABLE_ECCf 11021
#define DB_S0_ERROR_FORCE_UNCORRECTABLE_ERRORf 11022
#define DB_S0_ERROR_TMf 11023
#define DB_S0_ERROR_UNCORRECTED_ERRORf 11024
#define DB_S0_ERROR_UNCORRECTED_ERROR_DISINTf 11025
#define DB_S0_SHAPER_BUCKET_CORRECTED_ERRORf 11026
#define DB_S0_SHAPER_BUCKET_CORRECTED_ERROR_DISINTf 11027
#define DB_S0_SHAPER_BUCKET_ECC_ERROR_ADDRESSf 11028
#define DB_S0_SHAPER_BUCKET_ENABLE_ECCf 11029
#define DB_S0_SHAPER_BUCKET_FORCE_UNCORRECTABLE_ERRORf 11030
#define DB_S0_SHAPER_BUCKET_TMf 11031
#define DB_S0_SHAPER_BUCKET_UNCORRECTED_ERRORf 11032
#define DB_S0_SHAPER_BUCKET_UNCORRECTED_ERROR_DISINTf 11033
#define DB_S0_SHAPER_CONFIG_C_CORRECTED_ERRORf 11034
#define DB_S0_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 11035
#define DB_S0_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 11036
#define DB_S0_SHAPER_CONFIG_C_ENABLE_ECCf 11037
#define DB_S0_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 11038
#define DB_S0_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 11039
#define DB_S0_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 11040
#define DB_S0_SHAPER_CONFIG_TMf 11041
#define DB_S1_ERROR_CORRECTED_ERRORf 11042
#define DB_S1_ERROR_CORRECTED_ERROR_DISINTf 11043
#define DB_S1_ERROR_ECC_ERROR_ADDRESSf 11044
#define DB_S1_ERROR_ENABLE_ECCf 11045
#define DB_S1_ERROR_FORCE_UNCORRECTABLE_ERRORf 11046
#define DB_S1_ERROR_TMf 11047
#define DB_S1_ERROR_UNCORRECTED_ERRORf 11048
#define DB_S1_ERROR_UNCORRECTED_ERROR_DISINTf 11049
#define DB_S1_SHAPER_BUCKET_CORRECTED_ERRORf 11050
#define DB_S1_SHAPER_BUCKET_CORRECTED_ERROR_DISINTf 11051
#define DB_S1_SHAPER_BUCKET_ECC_ERROR_ADDRESSf 11052
#define DB_S1_SHAPER_BUCKET_ENABLE_ECCf 11053
#define DB_S1_SHAPER_BUCKET_FORCE_UNCORRECTABLE_ERRORf 11054
#define DB_S1_SHAPER_BUCKET_TMf 11055
#define DB_S1_SHAPER_BUCKET_UNCORRECTED_ERRORf 11056
#define DB_S1_SHAPER_BUCKET_UNCORRECTED_ERROR_DISINTf 11057
#define DB_S1_SHAPER_CONFIG_C_CORRECTED_ERRORf 11058
#define DB_S1_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 11059
#define DB_S1_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 11060
#define DB_S1_SHAPER_CONFIG_C_ENABLE_ECCf 11061
#define DB_S1_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 11062
#define DB_S1_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 11063
#define DB_S1_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 11064
#define DB_S1_SHAPER_CONFIG_TMf 11065
#define DB_S1_TAILS_CORRECTED_ERRORf 11066
#define DB_S1_TAILS_CORRECTED_ERROR_DISINTf 11067
#define DB_S1_TAILS_ECC_ERROR_ADDRESSf 11068
#define DB_S1_TAILS_ENABLE_ECCf 11069
#define DB_S1_TAILS_FORCE_UNCORRECTABLE_ERRORf 11070
#define DB_S1_TAILS_TMf 11071
#define DB_S1_TAILS_UNCORRECTED_ERRORf 11072
#define DB_S1_TAILS_UNCORRECTED_ERROR_DISINTf 11073
#define DB_TYPEf 11074
#define DB_TYPE0f 11075
#define DB_TYPE1f 11076
#define DB_WR_MODEf 11077
#define DCDECCMASKf 11078
#define DCD_1B_ECC_ERROR_INITf 11079
#define DCD_2B_ECC_ERROR_INITf 11080
#define DCD_ECC_ERRORf 11081
#define DCD_ECC_ERROR_FIXEDf 11082
#define DCD_ECC_ERROR_FIXED_MASKf 11083
#define DCD_ECC_ERROR_MASKf 11084
#define DCHM_DATA_CRC_ERR_GEN_Af 11085
#define DCHM_DATA_CRC_ERR_GEN_Bf 11086
#define DCHM_IFMAH_PAR_ERR_GENf 11087
#define DCHM_IFMAH_PAR_ERR_MASKf 11088
#define DCHM_IFMAL_PAR_ERR_GENf 11089
#define DCHM_IFMAL_PAR_ERR_MASKf 11090
#define DCHM_IFMBH_PAR_ERR_GENf 11091
#define DCHM_IFMBH_PAR_ERR_MASKf 11092
#define DCHM_IFMBL_PAR_ERR_GENf 11093
#define DCHM_IFMBL_PAR_ERR_MASKf 11094
#define DCHM_ITMA_1B_ERR_GENf 11095
#define DCHM_ITMA_1B_ERR_MASKf 11096
#define DCHM_ITMA_2B_ERR_GENf 11097
#define DCHM_ITMA_2B_ERR_MASKf 11098
#define DCHM_ITMA_SIZE_PAR_ERR_GENf 11099
#define DCHM_ITMA_SIZE_PAR_ERR_MASKf 11100
#define DCHM_ITMB_1B_ERR_GENf 11101
#define DCHM_ITMB_1B_ERR_MASKf 11102
#define DCHM_ITMB_2B_ERR_GENf 11103
#define DCHM_ITMB_2B_ERR_MASKf 11104
#define DCHM_ITMB_SIZE_PAR_ERR_GENf 11105
#define DCHM_ITMB_SIZE_PAR_ERR_MASKf 11106
#define DCHM_TAG_PAR_ERR_GEN_Af 11107
#define DCHM_TAG_PAR_ERR_GEN_Bf 11108
#define DCHU_DATA_CRC_ERR_GEN_Af 11109
#define DCHU_DATA_CRC_ERR_GEN_Bf 11110
#define DCHU_IFMAH_PAR_ERR_GENf 11111
#define DCHU_IFMAH_PAR_ERR_MASKf 11112
#define DCHU_IFMAL_PAR_ERR_GENf 11113
#define DCHU_IFMAL_PAR_ERR_MASKf 11114
#define DCHU_IFMBH_PAR_ERR_GENf 11115
#define DCHU_IFMBH_PAR_ERR_MASKf 11116
#define DCHU_IFMBL_PAR_ERR_GENf 11117
#define DCHU_IFMBL_PAR_ERR_MASKf 11118
#define DCHU_ITMA_1B_ERR_GENf 11119
#define DCHU_ITMA_1B_ERR_MASKf 11120
#define DCHU_ITMA_2B_ERR_GENf 11121
#define DCHU_ITMA_2B_ERR_MASKf 11122
#define DCHU_ITMA_SIZE_PAR_ERR_GENf 11123
#define DCHU_ITMA_SIZE_PAR_ERR_MASKf 11124
#define DCHU_ITMB_1B_ERR_GENf 11125
#define DCHU_ITMB_1B_ERR_MASKf 11126
#define DCHU_ITMB_2B_ERR_GENf 11127
#define DCHU_ITMB_2B_ERR_MASKf 11128
#define DCHU_ITMB_SIZE_PAR_ERR_GENf 11129
#define DCHU_ITMB_SIZE_PAR_ERR_MASKf 11130
#define DCHU_TAG_PAR_ERR_GEN_Af 11131
#define DCHU_TAG_PAR_ERR_GEN_Bf 11132
#define DCH_0_INITf 11133
#define DCH_0_INTf 11134
#define DCH_0_INT_FORCEf 11135
#define DCH_0_INT_MASKf 11136
#define DCH_0_RESETf 11137
#define DCH_1_INITf 11138
#define DCH_1_INTf 11139
#define DCH_1_INT_FORCEf 11140
#define DCH_1_INT_MASKf 11141
#define DCH_1_RESETf 11142
#define DCH_2_INITf 11143
#define DCH_2_INTf 11144
#define DCH_2_INT_FORCEf 11145
#define DCH_2_INT_MASKf 11146
#define DCH_2_RESETf 11147
#define DCH_3_INITf 11148
#define DCH_3_INTf 11149
#define DCH_3_INT_FORCEf 11150
#define DCH_3_INT_MASKf 11151
#define DCH_3_RESETf 11152
#define DCH_DESC_CNT_OPf 11153
#define DCH_DESC_CNT_OSf 11154
#define DCH_DESC_CNT_Pf 11155
#define DCH_DESC_CNT_Sf 11156
#define DCH_DROPED_LOW_MUL_OPf 11157
#define DCH_DROPED_LOW_MUL_OSf 11158
#define DCH_DROPED_LOW_MUL_Pf 11159
#define DCH_DROPED_LOW_MUL_Sf 11160
#define DCH_LINK_UP_Pf 11161
#define DCH_LINK_UP_Sf 11162
#define DCH_LOCAL_GCI_0_TYPE_0_TH_Pf 11163
#define DCH_LOCAL_GCI_0_TYPE_0_TH_Sf 11164
#define DCH_LOCAL_GCI_0_TYPE_1_TH_Pf 11165
#define DCH_LOCAL_GCI_0_TYPE_1_TH_Sf 11166
#define DCH_LOCAL_GCI_1_TYPE_0_TH_Pf 11167
#define DCH_LOCAL_GCI_1_TYPE_0_TH_Sf 11168
#define DCH_LOCAL_GCI_1_TYPE_1_TH_Pf 11169
#define DCH_LOCAL_GCI_1_TYPE_1_TH_Sf 11170
#define DCH_LOCAL_GCI_2_TYPE_0_TH_Pf 11171
#define DCH_LOCAL_GCI_2_TYPE_0_TH_Sf 11172
#define DCH_LOCAL_GCI_2_TYPE_1_TH_Pf 11173
#define DCH_LOCAL_GCI_2_TYPE_1_TH_Sf 11174
#define DCH_LOCAL_GCI_EN_Pf 11175
#define DCH_LOCAL_GCI_EN_Sf 11176
#define DCH_LOCAL_MCI_EN_Pf 11177
#define DCH_LOCAL_MCI_EN_Sf 11178
#define DCH_MTCH_ACTf 11179
#define DCH_MTCH_LOGICNOTf 11180
#define DCH_PDESCCNTOf 11181
#define DCH_PN_EXP_ERROR_2f 11182
#define DCH_PN_EXP_ERROR_2_INT_MASKf 11183
#define DCH_REORD_DESC_CNT_OPf 11184
#define DCH_REORD_DESC_CNT_OSf 11185
#define DCH_REORD_DESC_CNT_Pf 11186
#define DCH_REORD_DESC_CNT_Sf 11187
#define DCH_SDESCCNTOf 11188
#define DCH_SN_EXP_ERROR_2f 11189
#define DCH_SN_EXP_ERROR_2_INT_MASKf 11190
#define DCH_TOTAL_CELL_CNT_OPf 11191
#define DCH_TOTAL_CELL_CNT_OSf 11192
#define DCH_TOTAL_CELL_CNT_Pf 11193
#define DCH_TOTAL_CELL_CNT_Sf 11194
#define DCH_TOTAL_OUT_CELL_CNT_OPf 11195
#define DCH_TOTAL_OUT_CELL_CNT_OSf 11196
#define DCH_TOTAL_OUT_CELL_CNT_Pf 11197
#define DCH_TOTAL_OUT_CELL_CNT_Sf 11198
#define DCH_UN_EXP_CELL_Pf 11199
#define DCH_UN_EXP_CELL_Sf 11200
#define DCH_UN_EXP_ERRORf 11201
#define DCLf 11202
#define DCLM_A_MEM_H_1B_ERR_GENf 11203
#define DCLM_A_MEM_H_1B_ERR_MASKf 11204
#define DCLM_A_MEM_H_2B_ERR_GENf 11205
#define DCLM_A_MEM_H_2B_ERR_MASKf 11206
#define DCLM_A_MEM_L_1B_ERR_GENf 11207
#define DCLM_A_MEM_L_1B_ERR_MASKf 11208
#define DCLM_A_MEM_L_2B_ERR_GENf 11209
#define DCLM_A_MEM_L_2B_ERR_MASKf 11210
#define DCLM_B_MEM_H_1B_ERR_GENf 11211
#define DCLM_B_MEM_H_1B_ERR_MASKf 11212
#define DCLM_B_MEM_H_2B_ERR_GENf 11213
#define DCLM_B_MEM_H_2B_ERR_MASKf 11214
#define DCLM_B_MEM_L_1B_ERR_GENf 11215
#define DCLM_B_MEM_L_1B_ERR_MASKf 11216
#define DCLM_B_MEM_L_2B_ERR_GENf 11217
#define DCLM_B_MEM_L_2B_ERR_MASKf 11218
#define DCLM_FLOW_CNTROL_CNTf 11219
#define DCLM_FLOW_CNTROL_CNT_OVERFLOWf 11220
#define DCLM_LLFC_INTf 11221
#define DCLM_LLFC_INT_MASKf 11222
#define DCLM_LLFC_TH_TYPE_0f 11223
#define DCLM_LLFC_TH_TYPE_1f 11224
#define DCLM_TAG_PAR_ERR_INTf 11225
#define DCLM_TAG_PAR_ERR_INT_MASKf 11226
#define DCLU_A_MEM_H_1B_ERR_GENf 11227
#define DCLU_A_MEM_H_1B_ERR_MASKf 11228
#define DCLU_A_MEM_H_2B_ERR_GENf 11229
#define DCLU_A_MEM_H_2B_ERR_MASKf 11230
#define DCLU_A_MEM_L_1B_ERR_GENf 11231
#define DCLU_A_MEM_L_1B_ERR_MASKf 11232
#define DCLU_A_MEM_L_2B_ERR_GENf 11233
#define DCLU_A_MEM_L_2B_ERR_MASKf 11234
#define DCLU_B_MEM_H_1B_ERR_GENf 11235
#define DCLU_B_MEM_H_1B_ERR_MASKf 11236
#define DCLU_B_MEM_H_2B_ERR_GENf 11237
#define DCLU_B_MEM_H_2B_ERR_MASKf 11238
#define DCLU_B_MEM_L_1B_ERR_GENf 11239
#define DCLU_B_MEM_L_1B_ERR_MASKf 11240
#define DCLU_B_MEM_L_2B_ERR_GENf 11241
#define DCLU_B_MEM_L_2B_ERR_MASKf 11242
#define DCLU_FLOW_CNTROL_CNTf 11243
#define DCLU_FLOW_CNTROL_CNT_OVERFLOWf 11244
#define DCLU_LLFC_INTf 11245
#define DCLU_LLFC_INT_MASKf 11246
#define DCLU_LLFC_TH_TYPE_0f 11247
#define DCLU_LLFC_TH_TYPE_1f 11248
#define DCLU_TAG_PAR_ERR_INTf 11249
#define DCLU_TAG_PAR_ERR_INT_MASKf 11250
#define DCL_0_INITf 11251
#define DCL_0_INTf 11252
#define DCL_0_INT_FORCEf 11253
#define DCL_0_INT_MASKf 11254
#define DCL_0_RESETf 11255
#define DCL_1_INITf 11256
#define DCL_1_INTf 11257
#define DCL_1_INT_FORCEf 11258
#define DCL_1_INT_MASKf 11259
#define DCL_1_RESETf 11260
#define DCL_2_INITf 11261
#define DCL_2_INTf 11262
#define DCL_2_INT_FORCEf 11263
#define DCL_2_INT_MASKf 11264
#define DCL_2_RESETf 11265
#define DCL_3_INITf 11266
#define DCL_3_INTf 11267
#define DCL_3_INT_FORCEf 11268
#define DCL_3_INT_MASKf 11269
#define DCL_3_RESETf 11270
#define DCL_DROPED_P_0_CNT_OPf 11271
#define DCL_DROPED_P_0_CNT_OSf 11272
#define DCL_DROPED_P_0_CNT_Pf 11273
#define DCL_DROPED_P_0_CNT_Sf 11274
#define DCL_DROPED_P_1_CNT_OPf 11275
#define DCL_DROPED_P_1_CNT_OSf 11276
#define DCL_DROPED_P_1_CNT_Pf 11277
#define DCL_DROPED_P_1_CNT_Sf 11278
#define DCL_DROPED_P_2_CNT_OPf 11279
#define DCL_DROPED_P_2_CNT_OSf 11280
#define DCL_DROPED_P_2_CNT_Pf 11281
#define DCL_DROPED_P_2_CNT_Sf 11282
#define DCL_DROPED_P_3_CNT_OPf 11283
#define DCL_DROPED_P_3_CNT_OSf 11284
#define DCL_DROPED_P_3_CNT_Pf 11285
#define DCL_DROPED_P_3_CNT_Sf 11286
#define DCL_MASK_FC_EN_Pf 11287
#define DCL_MASK_FC_EN_Sf 11288
#define DCL_TOTAL_IN_CELL_CNT_OPf 11289
#define DCL_TOTAL_IN_CELL_CNT_OSf 11290
#define DCL_TOTAL_IN_CELL_CNT_Pf 11291
#define DCL_TOTAL_IN_CELL_CNT_Sf 11292
#define DCL_TOTAL_IN_WORD_CNT_OPf 11293
#define DCL_TOTAL_IN_WORD_CNT_OSf 11294
#define DCL_TOTAL_IN_WORD_CNT_Pf 11295
#define DCL_TOTAL_IN_WORD_CNT_Sf 11296
#define DCL_TOTAL_OUT_CELL_CNT_OPf 11297
#define DCL_TOTAL_OUT_CELL_CNT_OSf 11298
#define DCL_TOTAL_OUT_CELL_CNT_Pf 11299
#define DCL_TOTAL_OUT_CELL_CNT_Sf 11300
#define DCL_TOTAL_OUT_WORD_CNT_OPf 11301
#define DCL_TOTAL_OUT_WORD_CNT_OSf 11302
#define DCL_TOTAL_OUT_WORD_CNT_Pf 11303
#define DCL_TOTAL_OUT_WORD_CNT_Sf 11304
#define DCMf 11305
#define DCM0f 11306
#define DCM00f 11307
#define DCM01f 11308
#define DCM1f 11309
#define DCM10f 11310
#define DCM11f 11311
#define DCM2f 11312
#define DCM20f 11313
#define DCM21f 11314
#define DCM3f 11315
#define DCM30f 11316
#define DCM31f 11317
#define DCM4f 11318
#define DCM40f 11319
#define DCM41f 11320
#define DCM5f 11321
#define DCM50f 11322
#define DCM51f 11323
#define DCM6f 11324
#define DCM60f 11325
#define DCM61f 11326
#define DCM7f 11327
#define DCM70f 11328
#define DCM71f 11329
#define DCMAf 11330
#define DCMA_DCHMA_DATA_MEM_H_PAR_ERR_GENf 11331
#define DCMA_DCHMA_DATA_MEM_H_PAR_ERR_MASKf 11332
#define DCMA_DCHMA_DATA_MEM_L_PAR_ERR_GENf 11333
#define DCMA_DCHMA_DATA_MEM_L_PAR_ERR_MASKf 11334
#define DCMA_DCHMA_TAG_MEM_1B_ERR_GENf 11335
#define DCMA_DCHMA_TAG_MEM_1B_ERR_MASKf 11336
#define DCMA_DCHMA_TAG_MEM_2B_ERR_GENf 11337
#define DCMA_DCHMA_TAG_MEM_2B_ERR_MASKf 11338
#define DCMA_DCHMB_DATA_MEM_H_PAR_ERR_GENf 11339
#define DCMA_DCHMB_DATA_MEM_H_PAR_ERR_MASKf 11340
#define DCMA_DCHMB_DATA_MEM_L_PAR_ERR_GENf 11341
#define DCMA_DCHMB_DATA_MEM_L_PAR_ERR_MASKf 11342
#define DCMA_DCHMB_TAG_MEM_1B_ERR_GENf 11343
#define DCMA_DCHMB_TAG_MEM_1B_ERR_MASKf 11344
#define DCMA_DCHMB_TAG_MEM_2B_ERR_GENf 11345
#define DCMA_DCHMB_TAG_MEM_2B_ERR_MASKf 11346
#define DCMA_DCHMC_DATA_MEM_H_PAR_ERR_GENf 11347
#define DCMA_DCHMC_DATA_MEM_H_PAR_ERR_MASKf 11348
#define DCMA_DCHMC_DATA_MEM_L_PAR_ERR_GENf 11349
#define DCMA_DCHMC_DATA_MEM_L_PAR_ERR_MASKf 11350
#define DCMA_DCHMC_TAG_MEM_1B_ERR_GENf 11351
#define DCMA_DCHMC_TAG_MEM_1B_ERR_MASKf 11352
#define DCMA_DCHMC_TAG_MEM_2B_ERR_GENf 11353
#define DCMA_DCHMC_TAG_MEM_2B_ERR_MASKf 11354
#define DCMA_DCHMD_DATA_MEM_H_PAR_ERR_GENf 11355
#define DCMA_DCHMD_DATA_MEM_H_PAR_ERR_MASKf 11356
#define DCMA_DCHMD_DATA_MEM_L_PAR_ERR_GENf 11357
#define DCMA_DCHMD_DATA_MEM_L_PAR_ERR_MASKf 11358
#define DCMA_DCHMD_TAG_MEM_1B_ERR_GENf 11359
#define DCMA_DCHMD_TAG_MEM_1B_ERR_MASKf 11360
#define DCMA_DCHMD_TAG_MEM_2B_ERR_GENf 11361
#define DCMA_DCHMD_TAG_MEM_2B_ERR_MASKf 11362
#define DCMA_DCHUA_DATA_MEM_H_PAR_ERR_GENf 11363
#define DCMA_DCHUA_DATA_MEM_H_PAR_ERR_MASKf 11364
#define DCMA_DCHUA_DATA_MEM_L_PAR_ERR_GENf 11365
#define DCMA_DCHUA_DATA_MEM_L_PAR_ERR_MASKf 11366
#define DCMA_DCHUA_TAG_MEM_1B_ERR_GENf 11367
#define DCMA_DCHUA_TAG_MEM_1B_ERR_MASKf 11368
#define DCMA_DCHUA_TAG_MEM_2B_ERR_GENf 11369
#define DCMA_DCHUA_TAG_MEM_2B_ERR_MASKf 11370
#define DCMA_DCHUB_DATA_MEM_H_PAR_ERR_GENf 11371
#define DCMA_DCHUB_DATA_MEM_H_PAR_ERR_MASKf 11372
#define DCMA_DCHUB_DATA_MEM_L_PAR_ERR_GENf 11373
#define DCMA_DCHUB_DATA_MEM_L_PAR_ERR_MASKf 11374
#define DCMA_DCHUB_TAG_MEM_1B_ERR_GENf 11375
#define DCMA_DCHUB_TAG_MEM_1B_ERR_MASKf 11376
#define DCMA_DCHUB_TAG_MEM_2B_ERR_GENf 11377
#define DCMA_DCHUB_TAG_MEM_2B_ERR_MASKf 11378
#define DCMA_DCHUC_DATA_MEM_H_PAR_ERR_GENf 11379
#define DCMA_DCHUC_DATA_MEM_H_PAR_ERR_MASKf 11380
#define DCMA_DCHUC_DATA_MEM_L_PAR_ERR_GENf 11381
#define DCMA_DCHUC_DATA_MEM_L_PAR_ERR_MASKf 11382
#define DCMA_DCHUC_TAG_MEM_1B_ERR_GENf 11383
#define DCMA_DCHUC_TAG_MEM_1B_ERR_MASKf 11384
#define DCMA_DCHUC_TAG_MEM_2B_ERR_GENf 11385
#define DCMA_DCHUC_TAG_MEM_2B_ERR_MASKf 11386
#define DCMA_DCHUD_DATA_MEM_H_PAR_ERR_GENf 11387
#define DCMA_DCHUD_DATA_MEM_H_PAR_ERR_MASKf 11388
#define DCMA_DCHUD_DATA_MEM_L_PAR_ERR_GENf 11389
#define DCMA_DCHUD_DATA_MEM_L_PAR_ERR_MASKf 11390
#define DCMA_DCHUD_TAG_MEM_1B_ERR_GENf 11391
#define DCMA_DCHUD_TAG_MEM_1B_ERR_MASKf 11392
#define DCMA_DCHUD_TAG_MEM_2B_ERR_GENf 11393
#define DCMA_DCHUD_TAG_MEM_2B_ERR_MASKf 11394
#define DCMBf 11395
#define DCMB_DCHMA_DATA_MEM_H_PAR_ERR_GENf 11396
#define DCMB_DCHMA_DATA_MEM_H_PAR_ERR_MASKf 11397
#define DCMB_DCHMA_DATA_MEM_L_PAR_ERR_GENf 11398
#define DCMB_DCHMA_DATA_MEM_L_PAR_ERR_MASKf 11399
#define DCMB_DCHMA_TAG_MEM_1B_ERR_GENf 11400
#define DCMB_DCHMA_TAG_MEM_1B_ERR_MASKf 11401
#define DCMB_DCHMA_TAG_MEM_2B_ERR_GENf 11402
#define DCMB_DCHMA_TAG_MEM_2B_ERR_MASKf 11403
#define DCMB_DCHMB_DATA_MEM_H_PAR_ERR_GENf 11404
#define DCMB_DCHMB_DATA_MEM_H_PAR_ERR_MASKf 11405
#define DCMB_DCHMB_DATA_MEM_L_PAR_ERR_GENf 11406
#define DCMB_DCHMB_DATA_MEM_L_PAR_ERR_MASKf 11407
#define DCMB_DCHMB_TAG_MEM_1B_ERR_GENf 11408
#define DCMB_DCHMB_TAG_MEM_1B_ERR_MASKf 11409
#define DCMB_DCHMB_TAG_MEM_2B_ERR_GENf 11410
#define DCMB_DCHMB_TAG_MEM_2B_ERR_MASKf 11411
#define DCMB_DCHMC_DATA_MEM_H_PAR_ERR_GENf 11412
#define DCMB_DCHMC_DATA_MEM_H_PAR_ERR_MASKf 11413
#define DCMB_DCHMC_DATA_MEM_L_PAR_ERR_GENf 11414
#define DCMB_DCHMC_DATA_MEM_L_PAR_ERR_MASKf 11415
#define DCMB_DCHMC_TAG_MEM_1B_ERR_GENf 11416
#define DCMB_DCHMC_TAG_MEM_1B_ERR_MASKf 11417
#define DCMB_DCHMC_TAG_MEM_2B_ERR_GENf 11418
#define DCMB_DCHMC_TAG_MEM_2B_ERR_MASKf 11419
#define DCMB_DCHMD_DATA_MEM_H_PAR_ERR_GENf 11420
#define DCMB_DCHMD_DATA_MEM_H_PAR_ERR_MASKf 11421
#define DCMB_DCHMD_DATA_MEM_L_PAR_ERR_GENf 11422
#define DCMB_DCHMD_DATA_MEM_L_PAR_ERR_MASKf 11423
#define DCMB_DCHMD_TAG_MEM_1B_ERR_GENf 11424
#define DCMB_DCHMD_TAG_MEM_1B_ERR_MASKf 11425
#define DCMB_DCHMD_TAG_MEM_2B_ERR_GENf 11426
#define DCMB_DCHMD_TAG_MEM_2B_ERR_MASKf 11427
#define DCMB_DCHUA_DATA_MEM_H_PAR_ERR_GENf 11428
#define DCMB_DCHUA_DATA_MEM_H_PAR_ERR_MASKf 11429
#define DCMB_DCHUA_DATA_MEM_L_PAR_ERR_GENf 11430
#define DCMB_DCHUA_DATA_MEM_L_PAR_ERR_MASKf 11431
#define DCMB_DCHUA_TAG_MEM_1B_ERR_GENf 11432
#define DCMB_DCHUA_TAG_MEM_1B_ERR_MASKf 11433
#define DCMB_DCHUA_TAG_MEM_2B_ERR_GENf 11434
#define DCMB_DCHUA_TAG_MEM_2B_ERR_MASKf 11435
#define DCMB_DCHUB_DATA_MEM_H_PAR_ERR_GENf 11436
#define DCMB_DCHUB_DATA_MEM_H_PAR_ERR_MASKf 11437
#define DCMB_DCHUB_DATA_MEM_L_PAR_ERR_GENf 11438
#define DCMB_DCHUB_DATA_MEM_L_PAR_ERR_MASKf 11439
#define DCMB_DCHUB_TAG_MEM_1B_ERR_GENf 11440
#define DCMB_DCHUB_TAG_MEM_1B_ERR_MASKf 11441
#define DCMB_DCHUB_TAG_MEM_2B_ERR_GENf 11442
#define DCMB_DCHUB_TAG_MEM_2B_ERR_MASKf 11443
#define DCMB_DCHUC_DATA_MEM_H_PAR_ERR_GENf 11444
#define DCMB_DCHUC_DATA_MEM_H_PAR_ERR_MASKf 11445
#define DCMB_DCHUC_DATA_MEM_L_PAR_ERR_GENf 11446
#define DCMB_DCHUC_DATA_MEM_L_PAR_ERR_MASKf 11447
#define DCMB_DCHUC_TAG_MEM_1B_ERR_GENf 11448
#define DCMB_DCHUC_TAG_MEM_1B_ERR_MASKf 11449
#define DCMB_DCHUC_TAG_MEM_2B_ERR_GENf 11450
#define DCMB_DCHUC_TAG_MEM_2B_ERR_MASKf 11451
#define DCMB_DCHUD_DATA_MEM_H_PAR_ERR_GENf 11452
#define DCMB_DCHUD_DATA_MEM_H_PAR_ERR_MASKf 11453
#define DCMB_DCHUD_DATA_MEM_L_PAR_ERR_GENf 11454
#define DCMB_DCHUD_DATA_MEM_L_PAR_ERR_MASKf 11455
#define DCMB_DCHUD_TAG_MEM_1B_ERR_GENf 11456
#define DCMB_DCHUD_TAG_MEM_1B_ERR_MASKf 11457
#define DCMB_DCHUD_TAG_MEM_2B_ERR_GENf 11458
#define DCMB_DCHUD_TAG_MEM_2B_ERR_MASKf 11459
#define DCMC_INITf 11460
#define DCMC_INTf 11461
#define DCMC_INT_FORCEf 11462
#define DCMC_INT_MASKf 11463
#define DCMC_RESETf 11464
#define DCML0f 11465
#define DCML1f 11466
#define DCML2f 11467
#define DCML3f 11468
#define DCMMA_ALM_FULLf 11469
#define DCMMA_DRP_INTf 11470
#define DCMMA_DRP_INT_MASKf 11471
#define DCMMA_DRP_IP_INTf 11472
#define DCMMA_DRP_IP_INT_MASKf 11473
#define DCMMA_P_0_DROP_THf 11474
#define DCMMA_P_1_DROP_THf 11475
#define DCMMA_P_2_DROP_THf 11476
#define DCMMA_P_3_DROP_THf 11477
#define DCMMB_ALM_FULLf 11478
#define DCMMB_DRP_INTf 11479
#define DCMMB_DRP_INT_MASKf 11480
#define DCMMB_DRP_IP_INTf 11481
#define DCMMB_DRP_IP_INT_MASKf 11482
#define DCMMB_P_0_DROP_THf 11483
#define DCMMB_P_1_DROP_THf 11484
#define DCMMB_P_2_DROP_THf 11485
#define DCMMB_P_3_DROP_THf 11486
#define DCMM_FLOW_CNTROL_CNTf 11487
#define DCMM_FLOW_CNTROL_CNT_OVERFLOWf 11488
#define DCMM_FULL_THf 11489
#define DCMU0f 11490
#define DCMU1f 11491
#define DCMU2f 11492
#define DCMU3f 11493
#define DCMUA_ALM_FULLf 11494
#define DCMUA_DRP_INTf 11495
#define DCMUA_DRP_INT_MASKf 11496
#define DCMUA_DRP_IP_INTf 11497
#define DCMUA_DRP_IP_INT_MASKf 11498
#define DCMUA_P_0_DROP_THf 11499
#define DCMUA_P_1_DROP_THf 11500
#define DCMUA_P_2_DROP_THf 11501
#define DCMUA_P_3_DROP_THf 11502
#define DCMUB_ALM_FULLf 11503
#define DCMUB_DRP_INTf 11504
#define DCMUB_DRP_INT_MASKf 11505
#define DCMUB_DRP_IP_INTf 11506
#define DCMUB_DRP_IP_INT_MASKf 11507
#define DCMUB_P_0_DROP_THf 11508
#define DCMUB_P_1_DROP_THf 11509
#define DCMUB_P_2_DROP_THf 11510
#define DCMUB_P_3_DROP_THf 11511
#define DCMU_FLOW_CNTROL_CNTf 11512
#define DCMU_FLOW_CNTROL_CNT_OVERFLOWf 11513
#define DCMU_FULL_THf 11514
#define DCM_0f 11515
#define DCM_0_INTf 11516
#define DCM_0_INT_FORCEf 11517
#define DCM_0_INT_MASKf 11518
#define DCM_0_RESETf 11519
#define DCM_1f 11520
#define DCM_1_INTf 11521
#define DCM_1_INT_FORCEf 11522
#define DCM_1_INT_MASKf 11523
#define DCM_1_RESETf 11524
#define DCM_2f 11525
#define DCM_2_INTf 11526
#define DCM_2_INT_FORCEf 11527
#define DCM_2_INT_MASKf 11528
#define DCM_2_RESETf 11529
#define DCM_3f 11530
#define DCM_3_INTf 11531
#define DCM_3_INT_FORCEf 11532
#define DCM_3_INT_MASKf 11533
#define DCM_3_RESETf 11534
#define DCM_4f 11535
#define DCM_5f 11536
#define DCM_6f 11537
#define DCM_7f 11538
#define DCM_Af 11539
#define DCM_AGER_CTRf 11540
#define DCM_AGER_EXPf 11541
#define DCM_Bf 11542
#define DCM_BMf 11543
#define DCM_BM0f 11544
#define DCM_BM1f 11545
#define DCM_BM2f 11546
#define DCM_BM3f 11547
#define DCM_CBP_0f 11548
#define DCM_CBP_1f 11549
#define DCM_CBP_2f 11550
#define DCM_CBP_3f 11551
#define DCM_CHK_X12f 11552
#define DCM_CHK_X25f 11553
#define DCM_CHK_X32f 11554
#define DCM_CTRf 11555
#define DCM_CTR_COUNTERf 11556
#define DCM_ECC_1B_ERR_MASKf 11557
#define DCM_ECC_2B_ERR_MASKf 11558
#define DCM_EXPf 11559
#define DCM_INITIATE_ECC_1B_ERRf 11560
#define DCM_INITIATE_ECC_2B_ERRf 11561
#define DCM_LEN_X31f 11562
#define DCM_LEN_X32f 11563
#define DCM_MAX_OCUP_Pf 11564
#define DCM_MAX_OCUP_Sf 11565
#define DCM_MBXf 11566
#define DCM_MBYf 11567
#define DCM_MEM0f 11568
#define DCM_MEM1f 11569
#define DCM_MEM2f 11570
#define DCM_MEM3f 11571
#define DCM_MEM4f 11572
#define DCM_TOQ_CELLLINKf 11573
#define DCM_TOQ_PKTLINKf 11574
#define DCM_UC0f 11575
#define DCM_UC1f 11576
#define DCM_UCSP0f 11577
#define DCM_UCSP1f 11578
#define DCO_CTRL_BYPASSf 11579
#define DCO_CTRL_BYPASS_ENABLEf 11580
#define DCQ_DOWNf 11581
#define DCRC12f 11582
#define DC_BRATE_FIFO_OVERFLOWf 11583
#define DC_BRATE_FIFO_OVERFLOW_DISINTf 11584
#define DC_CMD_FIFO_OVERFLOWf 11585
#define DC_CMD_FIFO_OVERFLOW_DISINTf 11586
#define DC_DPTRf 11587
#define DC_FIFO_OVERFLOWf 11588
#define DC_FIFO_OVERFLOW_DISINTf 11589
#define DC_FIFO_PARITYf 11590
#define DC_FIFO_PARITY_DISINTf 11591
#define DC_FIFO_UNDERFLOWf 11592
#define DC_FIFO_UNDERFLOW_DISINTf 11593
#define DC_FPTRf 11594
#define DC_HMDESCCNTO_A_INT_MASKf 11595
#define DC_HM_UN_EXP_CELL_S_INT_MASKf 11596
#define DC_HUDESCCNTO_A_INT_MASKf 11597
#define DC_HU_UN_EXP_CELL_P_INT_MASKf 11598
#define DC_LEN_FIFO_OVERFLOWf 11599
#define DC_LEN_FIFO_OVERFLOW_DISINTf 11600
#define DC_MEM_DISABLE_ECCf 11601
#define DC_MEM_ECC_CORRUPTf 11602
#define DC_MEM_TMf 11603
#define DC_QLEN_FIFO_OVERFLOWf 11604
#define DC_QLEN_FIFO_OVERFLOW_DISINTf 11605
#define DC_SPACEf 11606
#define DC_SRATE_FIFO_OVERFLOWf 11607
#define DC_SRATE_FIFO_OVERFLOW_DISINTf 11608
#define DC_WPTRf 11609
#define DDLINITDONEf 11610
#define DDLINITRESETf 11611
#define DDL_AUTO_TRN_ENf 11612
#define DDRf 11613
#define DDR0_ECHO_IN_SELf 11614
#define DDR1_ECHO_IN_SELf 11615
#define DDR2_CKE_Nf 11616
#define DDR3f 11617
#define DDR3ZQCALIBGENPRDf 11618
#define DDR3_PHY0_IDDQ_ENf 11619
#define DDR3_PHY1_IDDQ_ENf 11620
#define DDR3_PHY2_IDDQ_ENf 11621
#define DDR3_PLL_CLK_IN_SELf 11622
#define DDR3_PLL_CLK_OUT_ENf 11623
#define DDR3_PLL_LOCKf 11624
#define DDR3_PLL_LOCK_LOSTf 11625
#define DDR3_PLL_STATUSf 11626
#define DDRABHSLOCKf 11627
#define DDRABLOCKf 11628
#define DDRABPLLHSDIVFf 11629
#define DDRABPLLHSDIVQf 11630
#define DDRABPLLHSDIVRf 11631
#define DDRABPLLIPROGf 11632
#define DDRABPLLKf 11633
#define DDRABPLLMf 11634
#define DDRABPLLNf 11635
#define DDRABPLLPf 11636
#define DDRABPLLPWRDNf 11637
#define DDRABPLLRPROGf 11638
#define DDRABPLLRSTNf 11639
#define DDRABPLLVPROGf 11640
#define DDRABUSEHSPLLf 11641
#define DDRCKEDISf 11642
#define DDRDEFVALNf 11643
#define DDREFHSLOCKf 11644
#define DDREFLOCKf 11645
#define DDREFPLLHSDIVFf 11646
#define DDREFPLLHSDIVQf 11647
#define DDREFPLLHSDIVRf 11648
#define DDREFPLLIPROGf 11649
#define DDREFPLLKf 11650
#define DDREFPLLMf 11651
#define DDREFPLLNf 11652
#define DDREFPLLPf 11653
#define DDREFPLLPWRDNf 11654
#define DDREFPLLRPROGf 11655
#define DDREFPLLRSTNf 11656
#define DDREFPLLVPROGf 11657
#define DDREFUSEHSPLLf 11658
#define DDRHSLOCKf 11659
#define DDRINITDISf 11660
#define DDRLOCKf 11661
#define DDRPLLHSDIVFf 11662
#define DDRPLLHSDIVQf 11663
#define DDRPLLHSDIVRf 11664
#define DDRPLLIPROGf 11665
#define DDRPLLKf 11666
#define DDRPLLMf 11667
#define DDRPLLNf 11668
#define DDRPLLPf 11669
#define DDRPLLPWRDNf 11670
#define DDRPLLRPROGf 11671
#define DDRPLLRSTNf 11672
#define DDRPLLVPROGf 11673
#define DDRRESETPOLARITYf 11674
#define DDRRSTNf 11675
#define DDRTDLLf 11676
#define DDRTFAWf 11677
#define DDRTRCf 11678
#define DDRTRCDRf 11679
#define DDRTRCDWf 11680
#define DDRTREFIf 11681
#define DDRTRFCf 11682
#define DDRTRNSEQ0f 11683
#define DDRTRNSEQ1f 11684
#define DDRTRNSEQ2f 11685
#define DDRTRNSEQ3f 11686
#define DDRTRNSEQ4f 11687
#define DDRTRNSEQ5f 11688
#define DDRTRNSEQ6f 11689
#define DDRTRNSEQ7f 11690
#define DDRTRNSEQGENNUMf 11691
#define DDRTRNSEQGENPRDf 11692
#define DDRTRRDf 11693
#define DDRTRSTf 11694
#define DDRTZQCSf 11695
#define DDRUSEHSPLLf 11696
#define DDR_0_PLL_LOCKEDf 11697
#define DDR_0_PLL_LOCKED_LOSTf 11698
#define DDR_0_PLL_STAT_OUTf 11699
#define DDR_1_PLL_LOCKEDf 11700
#define DDR_1_PLL_LOCKED_LOSTf 11701
#define DDR_1_PLL_STAT_OUTf 11702
#define DDR_2_PLL_LOCKEDf 11703
#define DDR_2_PLL_LOCKED_LOSTf 11704
#define DDR_2_PLL_STAT_OUTf 11705
#define DDR_3_PLL_LOCKEDf 11706
#define DDR_3_PLL_LOCKED_LOSTf 11707
#define DDR_3_PLL_STAT_OUTf 11708
#define DDR_3_TYPEf 11709
#define DDR_3_ZQ_CALIB_GEN_PRDf 11710
#define DDR_BURSTf 11711
#define DDR_CKE_DISf 11712
#define DDR_INIT_DISf 11713
#define DDR_ITERf 11714
#define DDR_MHZf 11715
#define DDR_PLL0_CLK_IN_SELf 11716
#define DDR_PLL0_CLK_OUT_ENf 11717
#define DDR_PLL0_LOCKf 11718
#define DDR_PLL0_LOCK_LOSTf 11719
#define DDR_PLL0_STATUSf 11720
#define DDR_PLL_CTRLf 11721
#define DDR_RESET_Nf 11722
#define DDR_RESET_POLARITYf 11723
#define DDR_RSTNf 11724
#define DDR_TYPEf 11725
#define DD_RT_DLLf 11726
#define DD_RT_FAWf 11727
#define DD_RT_RCf 11728
#define DD_RT_RCDRf 11729
#define DD_RT_RCDWf 11730
#define DD_RT_REFIf 11731
#define DD_RT_RFCf 11732
#define DD_RT_RFC_MSBf 11733
#define DD_RT_RRDf 11734
#define DD_RT_RSTf 11735
#define DD_RT_ZQCSf 11736
#define DEf 11737
#define DE0_THRESHOLDf 11738
#define DE1_THRESHOLDf 11739
#define DE2_THRESHOLDf 11740
#define DE3_THRESHOLDf 11741
#define DEADLINEf 11742
#define DEADLINE_ALIASINGf 11743
#define DEADLINE_ALIASING_DETECTEDf 11744
#define DEADLINE_ALIASING_DETECTED_DISINTf 11745
#define DEADLINE_ALIASING_DISINTf 11746
#define DEBOUNCED_LINK_STATUSf 11747
#define DEBOUNCED_LINK_STATUS_CHANGEf 11748
#define DEBOUNCED_LINK_STATUS_DISINTf 11749
#define DEBOUNCED_LINK_STATUS_STICKYf 11750
#define DEBUGf 11751
#define DEBUGFF_CORRECTED_ERRORf 11752
#define DEBUGFF_CORRECTED_ERROR_MASKf 11753
#define DEBUGFF_ENABLE_ECCf 11754
#define DEBUGFF_FORCE_UNCORRECTABLE_ERRORf 11755
#define DEBUGFF_UNCORRECTED_ERRORf 11756
#define DEBUGFF_UNCORRECTED_ERROR_MASKf 11757
#define DEBUGRAM_CORRECTED_ERRf 11758
#define DEBUGRAM_CORRECTED_ERR_DISINTf 11759
#define DEBUGRAM_EN_ECCf 11760
#define DEBUGRAM_UNCORRECTABLE_ERRf 11761
#define DEBUGRAM_UNCORRECTED_ERRf 11762
#define DEBUGRAM_UNCORRECTED_ERR_DISINTf 11763
#define DEBUGSELECTf 11764
#define DEBUGWRf 11765
#define DEBUG_0f 11766
#define DEBUG_1f 11767
#define DEBUG_CAPTURE_CORRECTED_ERRORf 11768
#define DEBUG_CAPTURE_CORRECTED_ERROR_DISINTf 11769
#define DEBUG_CAPTURE_ENABLE_ECCf 11770
#define DEBUG_CAPTURE_FORCE_UNCORRECTABLE_ERRORf 11771
#define DEBUG_CAPTURE_INITf 11772
#define DEBUG_CAPTURE_INIT_DONEf 11773
#define DEBUG_CAPTURE_UNCORRECTED_ERRORf 11774
#define DEBUG_CAPTURE_UNCORRECTED_ERROR_DISINTf 11775
#define DEBUG_DISABLE_XOR_WRITEf 11776
#define DEBUG_DISABLE_XOR_WRITE_L2MCf 11777
#define DEBUG_DISABLE_XOR_WRITE_L3_IPMCf 11778
#define DEBUG_DISABLE_XOR_WRITE_NHOPf 11779
#define DEBUG_DISINTf 11780
#define DEBUG_ENf 11781
#define DEBUG_EN0f 11782
#define DEBUG_EN1f 11783
#define DEBUG_EN10f 11784
#define DEBUG_EN11f 11785
#define DEBUG_EN12f 11786
#define DEBUG_EN13f 11787
#define DEBUG_EN14f 11788
#define DEBUG_EN15f 11789
#define DEBUG_EN2f 11790
#define DEBUG_EN3f 11791
#define DEBUG_EN4f 11792
#define DEBUG_EN5f 11793
#define DEBUG_EN6f 11794
#define DEBUG_EN7f 11795
#define DEBUG_EN8f 11796
#define DEBUG_EN9f 11797
#define DEBUG_ENABLEf 11798
#define DEBUG_ENBf 11799
#define DEBUG_ENQR_FIFO_BPf 11800
#define DEBUG_ENQR_FLIST_BPf 11801
#define DEBUG_ENQR_TAG_BPf 11802
#define DEBUG_ERROR_SELf 11803
#define DEBUG_HALT_ENABLEf 11804
#define DEBUG_HALT_SLECTIONf 11805
#define DEBUG_HOLD_RPTRf 11806
#define DEBUG_MEM_TMf 11807
#define DEBUG_MODEf 11808
#define DEBUG_PERR_ON_ECC_BITSf 11809
#define DEBUG_PORTf 11810
#define DEBUG_REDUCED_INIT_MODEf 11811
#define DEBUG_REQ_CTRLf 11812
#define DEBUG_RESET_Nf 11813
#define DEBUG_RPTRf 11814
#define DEBUG_SELf 11815
#define DEBUG_SEL_Af 11816
#define DEBUG_SEL_Bf 11817
#define DEBUG_SLOW_CORE_MODEf 11818
#define DEBUG_STATUSf 11819
#define DEBUG_SYNf 11820
#define DEBUG_TAP_SELf 11821
#define DEBUG_THREADf 11822
#define DEBUG_USE_DEBUG_TAL_SELf 11823
#define DEBUG_USE_DEBUG_TAP_SELf 11824
#define DEBUG_VALUEf 11825
#define DEBUG_WPTRf 11826
#define DECAP_FCSf 11827
#define DECAP_IPTUNNELf 11828
#define DECAP_NLF_LOGICAL_PORT_NUMBERf 11829
#define DECAP_USE_EXP_FOR_INNERf 11830
#define DECAP_USE_EXP_FOR_PRIf 11831
#define DECAP_USE_TTLf 11832
#define DECERR1f 11833
#define DECERR2f 11834
#define DECERR3f 11835
#define DECERR4f 11836
#define DECERR_INTf 11837
#define DECERR_INTMASKf 11838
#define DECPROT0_PCIE0_M0_CLRf 11839
#define DECPROT0_PCIE0_M0_SETf 11840
#define DECPROT0_PCIE0_M0_STATf 11841
#define DECPROT0_PCIE1_M0_CLRf 11842
#define DECPROT0_PCIE1_M0_SETf 11843
#define DECPROT0_PCIE1_M0_STATf 11844
#define DECPROT0_PCIE2_M0_CLRf 11845
#define DECPROT0_PCIE2_M0_SETf 11846
#define DECPROT0_PCIE2_M0_STATf 11847
#define DECPROT1_AMAC_FA_M0_CLRf 11848
#define DECPROT1_AMAC_FA_M0_SETf 11849
#define DECPROT1_AMAC_FA_M0_STATf 11850
#define DECPROT1_AMAC_FA_M1_CLRf 11851
#define DECPROT1_AMAC_FA_M1_SETf 11852
#define DECPROT1_AMAC_FA_M1_STATf 11853
#define DECPROT1_AMAC_M0_CLRf 11854
#define DECPROT1_AMAC_M0_SETf 11855
#define DECPROT1_AMAC_M0_STATf 11856
#define DECPROT1_AMAC_M1_CLRf 11857
#define DECPROT1_AMAC_M1_SETf 11858
#define DECPROT1_AMAC_M1_STATf 11859
#define DECPROT1_DMA_M0_CLRf 11860
#define DECPROT1_DMA_M0_SETf 11861
#define DECPROT1_DMA_M0_STATf 11862
#define DECPROT1_I2S_M0_CLRf 11863
#define DECPROT1_I2S_M0_SETf 11864
#define DECPROT1_I2S_M0_STATf 11865
#define DECPROT1_JTAG_M0_CLRf 11866
#define DECPROT1_JTAG_M0_SETf 11867
#define DECPROT1_JTAG_M0_STATf 11868
#define DECPROT1_SATA_M0_CLRf 11869
#define DECPROT1_SATA_M0_SETf 11870
#define DECPROT1_SATA_M0_STATf 11871
#define DECPROT1_SDIO_M0_CLRf 11872
#define DECPROT1_SDIO_M0_SETf 11873
#define DECPROT1_SDIO_M0_STATf 11874
#define DECPROT1_USB2D_M0_CLRf 11875
#define DECPROT1_USB2D_M0_SETf 11876
#define DECPROT1_USB2D_M0_STATf 11877
#define DECPROT1_USB2H_M0_CLRf 11878
#define DECPROT1_USB2H_M0_SETf 11879
#define DECPROT1_USB2H_M0_STATf 11880
#define DECPROT1_USB3H_M0_CLRf 11881
#define DECPROT1_USB3H_M0_SETf 11882
#define DECPROT1_USB3H_M0_STATf 11883
#define DECRf 11884
#define DEC_ERR_INTf 11885
#define DEC_ERR_INT_MASKf 11886
#define DEFAULTACTIONPROFILEFWDf 11887
#define DEFAULTACTIONPROFILESNPf 11888
#define DEFAULTCPUTRAPCODEf 11889
#define DEFAULTDEf 11890
#define DEFAULTDROPPRECEDENCEf 11891
#define DEFAULTINITIALVIDf 11892
#define DEFAULTROUTEf 11893
#define DEFAULTROUTE0f 11894
#define DEFAULTROUTE1f 11895
#define DEFAULTSEMBASEf 11896
#define DEFAULTSEMINDEXf 11897
#define DEFAULTSEMOPCODEf 11898
#define DEFAULTTRAFFICCLASSf 11899
#define DEFAULT_ACTION_MCf 11900
#define DEFAULT_ACTION_PROFILE_FWDf 11901
#define DEFAULT_ACTION_PROFILE_SNPf 11902
#define DEFAULT_ACTION_UCf 11903
#define DEFAULT_AC_ENTRYf 11904
#define DEFAULT_BMf 11905
#define DEFAULT_CFIf 11906
#define DEFAULT_COS_PROFILEf 11907
#define DEFAULT_COUNTf 11908
#define DEFAULT_COUNTER_SOURCE_INITIATE_PAR_ERRf 11909
#define DEFAULT_COUNTER_SOURCE_PARITY_ERR_MASKf 11910
#define DEFAULT_CPU_TRAP_CODEf 11911
#define DEFAULT_DEf 11912
#define DEFAULT_DPf 11913
#define DEFAULT_DROP_PRECEDENCEf 11914
#define DEFAULT_ECNf 11915
#define DEFAULT_EH_VALUEf 11916
#define DEFAULT_ENDPOINT_COS_MAP_PROFILE_INDEXf 11917
#define DEFAULT_ENDPOINT_QUEUE_BASEf 11918
#define DEFAULT_ENTRY_WIDTHf 11919
#define DEFAULT_INITIAL_VIDf 11920
#define DEFAULT_LEM_PAYLOADf 11921
#define DEFAULT_MISSf 11922
#define DEFAULT_MISS0f 11923
#define DEFAULT_MISS1f 11924
#define DEFAULT_PARSER_PROGRAM_POINTERf 11925
#define DEFAULT_PFQ_0f 11926
#define DEFAULT_PORTf 11927
#define DEFAULT_PORT_LIFf 11928
#define DEFAULT_PRIf 11929
#define DEFAULT_QUEUEf 11930
#define DEFAULT_RULEf 11931
#define DEFAULT_S1_DTYPEf 11932
#define DEFAULT_SEM_RESULTf 11933
#define DEFAULT_SEM_RESULT_0f 11934
#define DEFAULT_SEM_RESULT_14_1f 11935
#define DEFAULT_SRC_PORTf 11936
#define DEFAULT_SVPf 11937
#define DEFAULT_TCAM_ACTIONf 11938
#define DEFAULT_TPID_PROFILEf 11939
#define DEFAULT_TRAFFIC_CLASSf 11940
#define DEFAULT_TTLf 11941
#define DEFAULT_VIDf 11942
#define DEFAULT_VLAN_IDf 11943
#define DEFAULT_VLAN_TAGf 11944
#define DEFAULT_VLAN_TAG_VALIDf 11945
#define DEFER_QOS_MARKINGSf 11946
#define DEFICIT_TOKEN_BUCKETf 11947
#define DEFIP_ALPM_PMf 11948
#define DEFIP_ALPM_TMf 11949
#define DEFIP_CAM_BIST_SKIP_COUNTf 11950
#define DEFIP_DCMf 11951
#define DEFIP_HIT_CT0f 11952
#define DEFIP_HIT_CT1f 11953
#define DEFIP_HIT_CT2f 11954
#define DEFIP_HIT_SAMf 11955
#define DEFIP_PMf 11956
#define DEFIP_RPF_ENABLEf 11957
#define DEFIP_TMf 11958
#define DELALLCELLSLBf 11959
#define DELAY_CALENDARf 11960
#define DELAY_PKTf 11961
#define DELCRCERRCELLf 11962
#define DELCRCPKTf 11963
#define DELDATACELLLBf 11964
#define DELDEPTHf 11965
#define DELDQCQf 11966
#define DELETED_BUFFER_NUMf 11967
#define DELETED_ENQR_DROP_CNTf 11968
#define DELETE_FIFO_AFf 11969
#define DELETE_FIFO_AF_1f 11970
#define DELETE_FIFO_AF_2f 11971
#define DELETE_FIFO_AF_3f 11972
#define DELETE_FIFO_ALMOSTFULLf 11973
#define DELETE_FIFO_ALMOSTFULL_1f 11974
#define DELETE_FIFO_ALMOSTFULL_2f 11975
#define DELETE_FIFO_ALMOSTFULL_3f 11976
#define DELETE_FIFO_FULLf 11977
#define DELETE_FIFO_FULL_MASKf 11978
#define DELETE_FIFO_IRDYf 11979
#define DELETE_FIFO_N_RDYf 11980
#define DELETE_FULL_RQP_STOPf 11981
#define DELETE_OR_REPL_BMf 11982
#define DELETE_VNTAGf 11983
#define DELFFMONEBERRFIXEDf 11984
#define DELFFMONEBERRFIXEDMASKf 11985
#define DELFFMTWOBERRf 11986
#define DELFFMTWOBERRMASKf 11987
#define DELFFM_ECC__NB_ERR_MASKf 11988
#define DELFSCRCELLLBf 11989
#define DELQUEUENUMf 11990
#define DELTDMCRCERRCELf 11991
#define DELWRONGSIZECELLf 11992
#define DEL_ALL_CELLS_LBf 11993
#define DEL_CRCf 11994
#define DEL_CRC_ERR_CELLf 11995
#define DEL_CRC_PKTf 11996
#define DEL_DATA_CELL_LBf 11997
#define DEL_DEPTHf 11998
#define DEL_DQCQf 11999
#define DEL_FS_CR_CELL_LBf 12000
#define DEL_QUEUE_NUMf 12001
#define DEL_WRONG_SIZE_CELLf 12002
#define DEMAND_ENABLEf 12003
#define DEMAND_FIFO_OVERFLOWf 12004
#define DEMAND_FIFO_OVERFLOW_DISINTf 12005
#define DEMAND_FIFO_UNDERRUNf 12006
#define DEMAND_FIFO_UNDERRUN_DISINTf 12007
#define DEPTHf 12008
#define DEQ0_CELLCRC_ERRf 12009
#define DEQ0_CELLCRC_ERR_ENf 12010
#define DEQ0_LENGTH_PAR_ERRf 12011
#define DEQ0_LENGTH_PAR_ERR_ENf 12012
#define DEQ0_NOT_IP_ERRf 12013
#define DEQ0_NOT_IP_ERR_DISINTf 12014
#define DEQ0_NOT_IP_ERR_ENf 12015
#define DEQ1_CELLCRC_ERRf 12016
#define DEQ1_CELLCRC_ERR_ENf 12017
#define DEQ1_LENGTH_PAR_ERRf 12018
#define DEQ1_LENGTH_PAR_ERR_ENf 12019
#define DEQ1_NOT_IP_ERRf 12020
#define DEQ1_NOT_IP_ERR_ENf 12021
#define DEQBYTECNTf 12022
#define DEQBYTECNTOVFf 12023
#define DEQCMDBYTECOUNTERf 12024
#define DEQCMDBYTECOUNTEROVERFLOWf 12025
#define DEQCMDCOUNTERf 12026
#define DEQCMDCOUNTEROVERFLOWf 12027
#define DEQCMDCR2SENDf 12028
#define DEQCMDTIMEOUTQUEUENUMf 12029
#define DEQCMDTIMEOUTTIMEf 12030
#define DEQCOMMANDTIMEOUTf 12031
#define DEQCOMMANDTIMEOUTMASKf 12032
#define DEQCONTEXT_PLANE_A_OVERLOADf 12033
#define DEQCONTEXT_PLANE_A_OVERLOAD_DISINTf 12034
#define DEQCONTEXT_PLANE_B_OVERLOADf 12035
#define DEQCONTEXT_PLANE_B_OVERLOAD_DISINTf 12036
#define DEQCONTEXT_PLANE_OVERLOAD_HALT_ENf 12037
#define DEQCONTEXT_PLANE_SWITCH_ERRORf 12038
#define DEQCONTEXT_PLANE_SWITCH_ERROR_DISINTf 12039
#define DEQCONTEXT_PLANE_SWITCH_ERROR_HALT_ENf 12040
#define DEQDELETEPKTCNTf 12041
#define DEQDELETEPKTCNTOVFf 12042
#define DEQDONE_ERRORf 12043
#define DEQDONE_ERROR_DISINTf 12044
#define DEQDONE_ERROR_Qf 12045
#define DEQDONE_STATUSf 12046
#define DEQDONE_STATUS_DISINTf 12047
#define DEQD_ADJ_BYTESf 12048
#define DEQD_ADJ_BYTES_MASKf 12049
#define DEQD_ADJ_BYTES_VALUEf 12050
#define DEQD_MOLE_INGRESSf 12051
#define DEQD_MOLE_QUEUEf 12052
#define DEQD_PIPELINE_ACTIVEf 12053
#define DEQD_STATUSf 12054
#define DEQD_STATUS_DISINTf 12055
#define DEQFCTHRESHOLDHf 12056
#define DEQFCTHRESHOLDLf 12057
#define DEQNOTENQFLTRf 12058
#define DEQNOTENQFLTRMASKf 12059
#define DEQPKTCNTf 12060
#define DEQPKTCNTOVFf 12061
#define DEQR_DISABLED_QUEUE_DETECTf 12062
#define DEQR_DISABLED_QUEUE_DETECT_DISINTf 12063
#define DEQR_PIPELINE_ACTIVEf 12064
#define DEQR_SLOT_DELAYf 12065
#define DEQR_STATUSf 12066
#define DEQR_STATUS_DISINTf 12067
#define DEQR_TAG_CREDIT_UNDERRUNf 12068
#define DEQR_TAG_CREDIT_UNDERRUN_DISINTf 12069
#define DEQR_TAG_UNDERRUN_HALT_ENf 12070
#define DEQSTOPQDRERRMASKf 12071
#define DEQUEUE_CONTEXT0_CORRECTED_ERRORf 12072
#define DEQUEUE_CONTEXT0_CORRECTED_ERROR_DISINTf 12073
#define DEQUEUE_CONTEXT0_DISABLE_ECCf 12074
#define DEQUEUE_CONTEXT0_ERROR_ADDRf 12075
#define DEQUEUE_CONTEXT0_FORCE_ECC_ERRORf 12076
#define DEQUEUE_CONTEXT0_MEM_INITf 12077
#define DEQUEUE_CONTEXT0_MEM_INIT_DONEf 12078
#define DEQUEUE_CONTEXT0_TMf 12079
#define DEQUEUE_CONTEXT0_UNCORRECTED_ERRORf 12080
#define DEQUEUE_CONTEXT0_UNCORRECTED_ERROR_DISINTf 12081
#define DEQUEUE_CONTEXT1_CORRECTED_ERRORf 12082
#define DEQUEUE_CONTEXT1_CORRECTED_ERROR_DISINTf 12083
#define DEQUEUE_CONTEXT1_DISABLE_ECCf 12084
#define DEQUEUE_CONTEXT1_ERROR_ADDRf 12085
#define DEQUEUE_CONTEXT1_FORCE_ECC_ERRORf 12086
#define DEQUEUE_CONTEXT1_MEM_INITf 12087
#define DEQUEUE_CONTEXT1_MEM_INIT_DONEf 12088
#define DEQUEUE_CONTEXT1_UNCORRECTED_ERRORf 12089
#define DEQUEUE_CONTEXT1_UNCORRECTED_ERROR_DISINTf 12090
#define DEQUEUE_CONTEXT_FULLf 12091
#define DEQUEUE_CONTEXT_FULL_DISINTf 12092
#define DEQUEUE_CONTEXT_FULL_HALT_ENf 12093
#define DEQUEUE_DISABLEf 12094
#define DEQUEUE_ENABLEf 12095
#define DEQUEUE_PLANE_MODEf 12096
#define DEQUEUE_VALID_SEENf 12097
#define DEQ_AGING_MASK_MEMORY_CORRECTED_ERRORf 12098
#define DEQ_AGING_MASK_MEMORY_CORRECTED_ERROR_DISINTf 12099
#define DEQ_AGING_MASK_MEMORY_ECC_ENABLEf 12100
#define DEQ_AGING_MASK_MEMORY_FORCE_UNCORRECTABLE_ECC_ERRORf 12101
#define DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERRORf 12102
#define DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERROR_DISINTf 12103
#define DEQ_A_INVALID_Q_CNTf 12104
#define DEQ_A_INVALID_Q_CNT_DISINTf 12105
#define DEQ_BLOCK_ON_0_MATCH_HIERf 12106
#define DEQ_BLOCK_ON_L0_0_MATCHf 12107
#define DEQ_BLOCK_ON_L1_0_MATCHf 12108
#define DEQ_BLOCK_ON_L2_0_MATCHf 12109
#define DEQ_BUFFERPTR1f 12110
#define DEQ_BUFFERPTR1_VALf 12111
#define DEQ_BUFFERPTR2f 12112
#define DEQ_BUFFERPTR2_VALf 12113
#define DEQ_BUFFERPTR3f 12114
#define DEQ_BUFFERPTR3_VALf 12115
#define DEQ_BUFFERPTR4f 12116
#define DEQ_BUFFERPTR4_VALf 12117
#define DEQ_BYTE_CNTf 12118
#define DEQ_BYTE_CNT_OVFf 12119
#define DEQ_B_INVALID_Q_CNTf 12120
#define DEQ_B_INVALID_Q_CNT_DISINTf 12121
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_0_ECC_ENABLEf 12122
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_0_FORCE_UNCORRECTABLE_ECC_ERRORf 12123
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_1_ECC_ENABLEf 12124
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_1_FORCE_UNCORRECTABLE_ECC_ERRORf 12125
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_2_ECC_ENABLEf 12126
#define DEQ_CELL_CLASSIFICATION_ECC0_CHECK_2_FORCE_UNCORRECTABLE_ECC_ERRORf 12127
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_CORRECTED_ERRORf 12128
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_CORRECTED_ERROR_DISINTf 12129
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_UNCORRECTED_ERRORf 12130
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_UNCORRECTED_ERROR_DISINTf 12131
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_CORRECTED_ERRORf 12132
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_CORRECTED_ERROR_DISINTf 12133
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_UNCORRECTED_ERRORf 12134
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_UNCORRECTED_ERROR_DISINTf 12135
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_CORRECTED_ERRORf 12136
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_CORRECTED_ERROR_DISINTf 12137
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_UNCORRECTED_ERRORf 12138
#define DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_UNCORRECTED_ERROR_DISINTf 12139
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_CORRECTED_ERRORf 12140
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_CORRECTED_ERROR_DISINTf 12141
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_UNCORRECTED_ERRORf 12142
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_UNCORRECTED_ERROR_DISINTf 12143
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_CORRECTED_ERRORf 12144
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_CORRECTED_ERROR_DISINTf 12145
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_UNCORRECTED_ERRORf 12146
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_UNCORRECTED_ERROR_DISINTf 12147
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_CORRECTED_ERRORf 12148
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_CORRECTED_ERROR_DISINTf 12149
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_UNCORRECTED_ERRORf 12150
#define DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_UNCORRECTED_ERROR_DISINTf 12151
#define DEQ_CELL_FIFO_FORCE_UNCORRECTABLE_ERRORf 12152
#define DEQ_CELL_FIFO_FULLf 12153
#define DEQ_CELL_FIFO_FULL_MASKf 12154
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_0f 12155
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_1f 12156
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_2f 12157
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_3f 12158
#define DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_4f 12159
#define DEQ_CMD_BYTE_COUNTERf 12160
#define DEQ_CMD_BYTE_COUNTER_OVERFLOWf 12161
#define DEQ_CMD_COUNTERf 12162
#define DEQ_CMD_COUNTER_OVERFLOWf 12163
#define DEQ_CMD_CR_2_SENDf 12164
#define DEQ_CMD_TIMEOUT_QUEUE_NUMf 12165
#define DEQ_CMD_TIMEOUT_TIMEf 12166
#define DEQ_COMMAND_TIMEOUTf 12167
#define DEQ_COMMAND_TIMEOUT_MASKf 12168
#define DEQ_CONTINUATIONf 12169
#define DEQ_CS_STATS_ENf 12170
#define DEQ_DELETE_PKT_CNTf 12171
#define DEQ_DELETE_PKT_CNT_OVFf 12172
#define DEQ_ECC_REPAIR_ENf 12173
#define DEQ_EGRESS_FIFO_AGING_WRED_FIFO_ECC_ENABLEf 12174
#define DEQ_EGRESS_FIFO_AGING_WRED_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 12175
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERRORf 12176
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERROR_DISINTf 12177
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERRORf 12178
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERROR_DISINTf 12179
#define DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_ECC_ENABLEf 12180
#define DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 12181
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERRORf 12182
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERROR_DISINTf 12183
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERRORf 12184
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERROR_DISINTf 12185
#define DEQ_EGRESS_FIFO_DATA_ECC_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 12186
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERRORf 12187
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERROR_DISINTf 12188
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERRORf 12189
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERROR_DISINTf 12190
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_0f 12191
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_1f 12192
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_2f 12193
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_3f 12194
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_4f 12195
#define DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_5f 12196
#define DEQ_EGRESS_FIFO_MPB_400_ECC_ENABLEf 12197
#define DEQ_EGRESS_FIFO_MPB_400_FORCE_UNCORRECTABLE_ECC_ERRORf 12198
#define DEQ_EOP_SEENf 12199
#define DEQ_EP_REDIRECT_BUFFER_0_CORRECTED_ERRORf 12200
#define DEQ_EP_REDIRECT_BUFFER_0_CORRECTED_ERROR_DISINTf 12201
#define DEQ_EP_REDIRECT_BUFFER_0_ECC_ENABLEf 12202
#define DEQ_EP_REDIRECT_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 12203
#define DEQ_EP_REDIRECT_BUFFER_0_UNCORRECTED_ERRORf 12204
#define DEQ_EP_REDIRECT_BUFFER_0_UNCORRECTED_ERROR_DISINTf 12205
#define DEQ_EP_REDIRECT_BUFFER_1_CORRECTED_ERRORf 12206
#define DEQ_EP_REDIRECT_BUFFER_1_CORRECTED_ERROR_DISINTf 12207
#define DEQ_EP_REDIRECT_BUFFER_1_ECC_ENABLEf 12208
#define DEQ_EP_REDIRECT_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 12209
#define DEQ_EP_REDIRECT_BUFFER_1_UNCORRECTED_ERRORf 12210
#define DEQ_EP_REDIRECT_BUFFER_1_UNCORRECTED_ERROR_DISINTf 12211
#define DEQ_EP_REDIRECT_BUFFER_2_CORRECTED_ERRORf 12212
#define DEQ_EP_REDIRECT_BUFFER_2_CORRECTED_ERROR_DISINTf 12213
#define DEQ_EP_REDIRECT_BUFFER_2_ECC_ENABLEf 12214
#define DEQ_EP_REDIRECT_BUFFER_2_FORCE_UNCORRECTABLE_ECC_ERRORf 12215
#define DEQ_EP_REDIRECT_BUFFER_2_UNCORRECTED_ERRORf 12216
#define DEQ_EP_REDIRECT_BUFFER_2_UNCORRECTED_ERROR_DISINTf 12217
#define DEQ_ERROR_0f 12218
#define DEQ_ERROR_1f 12219
#define DEQ_ERROR_2f 12220
#define DEQ_ERROR_3f 12221
#define DEQ_ERROR_4f 12222
#define DEQ_FIRSTf 12223
#define DEQ_HEAD_LLAf 12224
#define DEQ_HEAD_MISMATCHf 12225
#define DEQ_HEAD_MISMATCH_DISINTf 12226
#define DEQ_HEAD_MISMATCH_HALT_ENf 12227
#define DEQ_IDLEf 12228
#define DEQ_INFO_ERRORf 12229
#define DEQ_INTRf 12230
#define DEQ_INTR_DISINTf 12231
#define DEQ_LASTf 12232
#define DEQ_MPB_ERRf 12233
#define DEQ_MPB_ERR_ENf 12234
#define DEQ_NOT_ENQ_FLTRf 12235
#define DEQ_NOT_ENQ_FLTR_MASKf 12236
#define DEQ_NOT_IP_ERRf 12237
#define DEQ_NOT_IP_ERR_ENf 12238
#define DEQ_ONE_EXTRA_LINEf 12239
#define DEQ_OPQ_CELL_INFO_BUFFER_CORRECTED_ERRORf 12240
#define DEQ_OPQ_CELL_INFO_BUFFER_CORRECTED_ERROR_DISINTf 12241
#define DEQ_OPQ_CELL_INFO_BUFFER_UNCORRECTED_ERRORf 12242
#define DEQ_OPQ_CELL_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf 12243
#define DEQ_OPQ_CELL_INFO_ECC_ENABLEf 12244
#define DEQ_OPQ_CELL_INFO_FORCE_UNCORRECTABLE_ECC_ERRORf 12245
#define DEQ_PARITY_CHK_ENf 12246
#define DEQ_PARITY_ENf 12247
#define DEQ_PKTHDR0_ERRf 12248
#define DEQ_PKTHDR0_ERR_ENf 12249
#define DEQ_PKTHDR2_ERR_ENf 12250
#define DEQ_PKTHDR2_PAR_ERRf 12251
#define DEQ_PKTHDR_CPU_ERRf 12252
#define DEQ_PKTHDR_CPU_ERR_ENf 12253
#define DEQ_PKTHDR_ERRf 12254
#define DEQ_PKTHDR_ERR_ENf 12255
#define DEQ_PKT_CNTf 12256
#define DEQ_PKT_CNT_OVFf 12257
#define DEQ_PLANEf 12258
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_ECC_ENABLEf 12259
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_FORCE_UNCORRECTABLE_ECC_ERRORf 12260
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_ECC_ENABLEf 12261
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_FORCE_UNCORRECTABLE_ECC_ERRORf 12262
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERRORf 12263
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERROR_DISINTf 12264
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERRORf 12265
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERROR_DISINTf 12266
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERRORf 12267
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERROR_DISINTf 12268
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERRORf 12269
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERROR_DISINTf 12270
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERRORf 12271
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERROR_DISINTf 12272
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERRORf 12273
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERROR_DISINTf 12274
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERRORf 12275
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERROR_DISINTf 12276
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERRORf 12277
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERROR_DISINTf 12278
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_1520_ECC_ENABLEf 12279
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_1520_FORCE_UNCORRECTABLE_ECC_ERRORf 12280
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_57_ECC_ENABLEf 12281
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_57_FORCE_UNCORRECTABLE_ECC_ERRORf 12282
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERRORf 12283
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERROR_DISINTf 12284
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERRORf 12285
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERROR_DISINTf 12286
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_CORRECTED_ERRORf 12287
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_CORRECTED_ERROR_DISINTf 12288
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_UNCORRECTED_ERRORf 12289
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_UNCORRECTED_ERROR_DISINTf 12290
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERRORf 12291
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERROR_DISINTf 12292
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERRORf 12293
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERROR_DISINTf 12294
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_CORRECTED_ERRORf 12295
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_CORRECTED_ERROR_DISINTf 12296
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_UNCORRECTED_ERRORf 12297
#define DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_UNCORRECTED_ERROR_DISINTf 12298
#define DEQ_QUEUEf 12299
#define DEQ_RDEHDR_ERRf 12300
#define DEQ_RDEHDR_ERR_ENf 12301
#define DEQ_RDE_TRACE_EVENTf 12302
#define DEQ_RDE_TRACE_EVENT_DISINTf 12303
#define DEQ_REPL_LIST_PAR_ERRf 12304
#define DEQ_REPL_LIST_PAR_ERR_ENf 12305
#define DEQ_REQf 12306
#define DEQ_RESP_FIFO_CREDITf 12307
#define DEQ_RESP_FIFO_CREDIT_WATERMARKf 12308
#define DEQ_SEENf 12309
#define DEQ_SM_PAR_ERRf 12310
#define DEQ_SM_PAR_ERR_ENf 12311
#define DEQ_STATUS_ENABLE_ECCf 12312
#define DEQ_STATUS_FORCE_UNCORRECTABLE_ERRORf 12313
#define DEQ_STOP_PDM_ERR_MASKf 12314
#define DEQ_THRESHOLDf 12315
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERRORf 12316
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERROR_DISINTf 12317
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_ENABLEf 12318
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 12319
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERRORf 12320
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf 12321
#define DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERROR_DISINTf 12322
#define DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERROR_DISINTf 12323
#define DEQ_TO_EMPTY_QUEUE_ERRORf 12324
#define DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf 12325
#define DEQ_TRACE_EVENTf 12326
#define DEQ_TRACE_EVENT_DISINTf 12327
#define DEQ_TRACE_STATUSf 12328
#define DEQ_TRACE_STATUS_DISINTf 12329
#define DEREF_CNTf 12330
#define DESCCELLCNTf 12331
#define DESCCELLCNTOf 12332
#define DESCPCNTf 12333
#define DESCPROTOERRf 12334
#define DESCPROTOERRENf 12335
#define DESCP_FREE_NUMf 12336
#define DESCP_PTRf 12337
#define DESCRD_ERRORf 12338
#define DESCRERRf 12339
#define DESCRERRENf 12340
#define DESCRIPTORf 12341
#define DESCRIPTOR_ENDIANESSf 12342
#define DESC_CELL_CNTf 12343
#define DESC_CELL_CNTOf 12344
#define DESC_DONEf 12345
#define DESC_ENDIANESSf 12346
#define DESIGNATEDVLANf 12347
#define DESIGNATEDVLANINDEXf 12348
#define DESIGNATED_VLANf 12349
#define DESIGNATED_VLAN_INDEXf 12350
#define DESIGNER0f 12351
#define DESIGNER1f 12352
#define DESIGNER_0f 12353
#define DESIGNER_1f 12354
#define DESPTRf 12355
#define DESTf 12356
#define DEST0f 12357
#define DEST0DEPTHf 12358
#define DEST1f 12359
#define DEST1DEPTHf 12360
#define DEST2f 12361
#define DEST2DEPTHf 12362
#define DEST3DEPTHf 12363
#define DEST4DEPTHf 12364
#define DEST5DEPTHf 12365
#define DEST6DEPTHf 12366
#define DEST7DEPTHf 12367
#define DESTIDf 12368
#define DESTINAITON_MSBSf 12369
#define DESTINAITON_MSBS_MASKf 12370
#define DESTINATIONf 12371
#define DESTINATION0f 12372
#define DESTINATION1f 12373
#define DESTINATION2f 12374
#define DESTINATION3f 12375
#define DESTINATIONACTIONENABLEf 12376
#define DESTINATIONPORTMAXf 12377
#define DESTINATIONPORTMINf 12378
#define DESTINATIONTABLEBITERRORf 12379
#define DESTINATIONTABLEBITERRORMASKf 12380
#define DESTINATIONVALIDf 12381
#define DESTINATIONVALID0f 12382
#define DESTINATIONVALID1f 12383
#define DESTINATIONVALID2f 12384
#define DESTINATIONVALID3f 12385
#define DESTINATIONVALID4f 12386
#define DESTINATIONVALID5f 12387
#define DESTINATIONVALID6f 12388
#define DESTINATIONVALID7f 12389
#define DESTINATION_1f 12390
#define DESTINATION_GROUPf 12391
#define DESTINATION_LEVELf 12392
#define DESTINATION_MSBf 12393
#define DESTINATION_PBMf 12394
#define DESTINATION_PORT_MAXf 12395
#define DESTINATION_PORT_MINf 12396
#define DESTINATION_STATUS_INITIATE_PAR_ERRf 12397
#define DESTINATION_STATUS_PARITY_ERR_MASKf 12398
#define DESTINATION_TABLE_INITIATE_PAR_ERRf 12399
#define DESTINATION_TABLE_PARITY_ERR_MASKf 12400
#define DESTINATION_VALIDf 12401
#define DESTINATION_VALID_0f 12402
#define DESTINATION_VALID_1f 12403
#define DESTINATION_VALID_2f 12404
#define DESTINATION_VALID_3f 12405
#define DESTINATION_VALID_4f 12406
#define DESTINATION_VALID_5f 12407
#define DESTINATION_VALID_6f 12408
#define DESTINATION_VALID_7f 12409
#define DESTPORTf 12410
#define DEST_0_DEPTHf 12411
#define DEST_1_DEPTHf 12412
#define DEST_2_DEPTHf 12413
#define DEST_3_DEPTHf 12414
#define DEST_4_DEPTHf 12415
#define DEST_5_DEPTHf 12416
#define DEST_6_DEPTHf 12417
#define DEST_7_DEPTHf 12418
#define DEST_ADDRf 12419
#define DEST_ADDR_LOWERf 12420
#define DEST_ADDR_UPPERf 12421
#define DEST_CONTEXT_IDf 12422
#define DEST_DEVf 12423
#define DEST_IDf 12424
#define DEST_ID_0f 12425
#define DEST_ID_1f 12426
#define DEST_ID_2f 12427
#define DEST_ID_3f 12428
#define DEST_ID_FTMH_MCID_MSBf 12429
#define DEST_ID_IS_FTMH_OUTLIF_ENf 12430
#define DEST_IPV4_ADDRf 12431
#define DEST_PORTf 12432
#define DEST_PORT_0f 12433
#define DEST_PORT_1f 12434
#define DEST_PORT_2f 12435
#define DEST_PORT_3f 12436
#define DEST_PORT_MAP_TMf 12437
#define DEST_PORT_MSBf 12438
#define DEST_PORT_OFFSETf 12439
#define DEST_PPPf 12440
#define DEST_QUEUE_159_128_ENABLEf 12441
#define DEST_QUEUE_191_160_ENABLEf 12442
#define DEST_QUEUE_223_192_ENABLEf 12443
#define DEST_QUEUE_255_224_ENABLEf 12444
#define DEST_QUEUE_HEADPTR_CORRECTED_ERRORf 12445
#define DEST_QUEUE_HEADPTR_CORRECTED_ERROR_DISINTf 12446
#define DEST_QUEUE_HEADPTR_DISABLE_ECCf 12447
#define DEST_QUEUE_HEADPTR_ERROR_ADDRf 12448
#define DEST_QUEUE_HEADPTR_FORCE_ECC_ERRORf 12449
#define DEST_QUEUE_HEADPTR_MEM_INITf 12450
#define DEST_QUEUE_HEADPTR_MEM_INIT_DONEf 12451
#define DEST_QUEUE_HEADPTR_UNCORRECTED_ERRORf 12452
#define DEST_QUEUE_HEADPTR_UNCORRECTED_ERROR_DISINTf 12453
#define DEST_QUEUE_STATE_CORRECTED_ERRORf 12454
#define DEST_QUEUE_STATE_CORRECTED_ERROR_DISINTf 12455
#define DEST_QUEUE_STATE_DISABLE_ECCf 12456
#define DEST_QUEUE_STATE_ERROR_ADDRf 12457
#define DEST_QUEUE_STATE_FORCE_ECC_ERRORf 12458
#define DEST_QUEUE_STATE_MEM_INITf 12459
#define DEST_QUEUE_STATE_MEM_INIT_DONEf 12460
#define DEST_QUEUE_STATE_UNCORRECTED_ERRORf 12461
#define DEST_QUEUE_STATE_UNCORRECTED_ERROR_DISINTf 12462
#define DEST_SMEf 12463
#define DEST_SYNC_MODE_ENf 12464
#define DEST_SYS_PORT_AGRf 12465
#define DEST_TRUNK_BITMAP_PARITY_ENf 12466
#define DEST_TRUNK_BITMAP_PMf 12467
#define DEST_TRUNK_BITMAP_TMf 12468
#define DEST_TYPEf 12469
#define DEST_TYPE_1f 12470
#define DETECT_MULTf 12471
#define DET_2BIT_ERR0f 12472
#define DET_2BIT_ERR1f 12473
#define DET_2B_ERRf 12474
#define DEVICENUMBERf 12475
#define DEVICERATEf 12476
#define DEVICE_CONFIGf 12477
#define DEVICE_IDf 12478
#define DEVICE_ID_INIT_DONEf 12479
#define DEVICE_NUMBERf 12480
#define DEVICE_RATEf 12481
#define DEVICE_SELf 12482
#define DEVICE_SELECTf 12483
#define DEVICE_SIZEf 12484
#define DEVICE_SKEWf 12485
#define DEVICE_STREAM_IDf 12486
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_ERRf 12487
#define DEVICE_TYPEf 12488
#define DEVICE_TYPE_IDf 12489
#define DEVICE_WIDTHf 12490
#define DEVNAKf 12491
#define DEV_IDf 12492
#define DEV_NUMBERf 12493
#define DE_RESET_BEFORE_TEST_MODEf 12494
#define DFC_DROP_DUE_TO_PORT_PURGE_INT_ENABLEf 12495
#define DFC_DROP_DUE_TO_PORT_PURGE_INT_LOG_VALIDf 12496
#define DFC_DROP_DUE_TO_PORT_PURGE_INT_STATUSf 12497
#define DFC_DROP_DUE_TO_PORT_PURGE_LOG_ENABLEf 12498
#define DFC_LENGTH_ERROR_INT_ENABLEf 12499
#define DFC_LENGTH_ERROR_INT_LOG_VALIDf 12500
#define DFC_LENGTH_ERROR_INT_STATUSf 12501
#define DFC_LENGTH_ERROR_LOG_ENABLEf 12502
#define DFC_OPCODE_ERROR_INT_ENABLEf 12503
#define DFC_OPCODE_ERROR_INT_LOG_VALIDf 12504
#define DFC_OPCODE_ERROR_INT_STATUSf 12505
#define DFC_OPCODE_ERROR_LOG_ENABLEf 12506
#define DFC_STATUSf 12507
#define DFC_STATUS_CPU_WRITE_ENf 12508
#define DFC_TIMEf 12509
#define DFC_TIME_ERROR_INT_ENABLEf 12510
#define DFC_TIME_ERROR_INT_LOG_VALIDf 12511
#define DFC_TIME_ERROR_INT_STATUSf 12512
#define DFC_TIME_ERROR_LOG_ENABLEf 12513
#define DFE_LOOPBACKf 12514
#define DFIFO_END_ADDRf 12515
#define DFIFO_START_ADDRf 12516
#define DFI_WRLVL_MAX_DELAYf 12517
#define DFM_ECC_1B_ERR_MASKf 12518
#define DFM_ECC_2B_ERR_MASKf 12519
#define DFM_INITIATE_ECC_1B_ERRf 12520
#define DFM_INITIATE_ECC_2B_ERRf 12521
#define DFS_PHY_REG_WRITE_ADDRf 12522
#define DFS_PHY_REG_WRITE_DATA_F0f 12523
#define DFS_PHY_REG_WRITE_DATA_F1f 12524
#define DFS_PHY_REG_WRITE_ENf 12525
#define DFT_SCAN0_ACTVSTSf 12526
#define DFT_SCAN1_ACTVSTSf 12527
#define DFT_SCAN2_ACTVSTSf 12528
#define DFT_SCAN3_ACTVSTSf 12529
#define DFT_SCAN4_ACTVSTSf 12530
#define DFT_SCAN5_ACTVSTSf 12531
#define DFT_SCAN6_ACTVSTSf 12532
#define DFT_SCAN7_ACTVSTSf 12533
#define DF_SELf 12534
#define DGLPf 12535
#define DGLP1_OLP_HDR_ADDf 12536
#define DGLP1_PROFILE_PTRf 12537
#define DGLP2_OLP_HDR_ADDf 12538
#define DGLP2_PROFILE_PTRf 12539
#define DGLP_MASKf 12540
#define DHf 12541
#define DHCP_PKT_DROPf 12542
#define DHCP_PKT_TO_CPUf 12543
#define DHDECCMASKf 12544
#define DHD_1B_ECC_ERROR_INITf 12545
#define DHD_2B_ECC_ERROR_INITf 12546
#define DHD_ECC_ERRORf 12547
#define DHD_ECC_ERROR_FIXEDf 12548
#define DHD_ECC_ERROR_FIXED_MASKf 12549
#define DHD_ECC_ERROR_MASKf 12550
#define DIAG_ATTNf 12551
#define DIAG_ATTN_DISINTf 12552
#define DIAG_MODEf 12553
#define DIAG_PROFILEf 12554
#define DIG1000X_RX_FIFO_ERRORf 12555
#define DIG1000X_TX_FIFO_ERRORf 12556
#define DIG_LDO_CTRLf 12557
#define DINf 12558
#define DIN_HIf 12559
#define DIN_LOf 12560
#define DIPf 12561
#define DIP2ALRMTHf 12562
#define DIP2ERRCNTf 12563
#define DIP2ERRCNTOVFf 12564
#define DIP2GOOD2BADRATIOf 12565
#define DIP_CAMSf 12566
#define DIP_HIf 12567
#define DIP_LKUP_INVf 12568
#define DIP_LOWf 12569
#define DIP_MASKf 12570
#define DIRf 12571
#define DIRECTACTIONTABLEf 12572
#define DIRECTDB_AND_VALUEf 12573
#define DIRECTDB_OR_VALUEf 12574
#define DIRECTIONf 12575
#define DIRECTKEYSELECTf 12576
#define DIRECT_GMII_MODEf 12577
#define DISABLEf 12578
#define DISABLEBOUNCEBACKENf 12579
#define DISABLECREDITSURPLUSf 12580
#define DISABLED_DEQUEUEf 12581
#define DISABLED_DEQUEUE_DISINTf 12582
#define DISABLED_DEQUEUE_Qf 12583
#define DISABLED_ENQUEUEf 12584
#define DISABLED_ENQUEUE_DISINTf 12585
#define DISABLED_ENQUEUE_Qf 12586
#define DISABLED_PORTS_FP_DISABLEf 12587
#define DISABLED_SEGMENTf 12588
#define DISABLED_SEGMENT_DISINTf 12589
#define DISABLEECCf 12590
#define DISABLEFIRSTPASSFEM0f 12591
#define DISABLEFIRSTPASSFEM1f 12592
#define DISABLEFIRSTPASSFEM2f 12593
#define DISABLEFIRSTPASSFEM3f 12594
#define DISABLEFIRSTPASSFEM4f 12595
#define DISABLEFIRSTPASSFEM5f 12596
#define DISABLEFIRSTPASSFEM6f 12597
#define DISABLEFIRSTPASSFEM7f 12598
#define DISABLEFLUSHGENf 12599
#define DISABLEPKTFILTERf 12600
#define DISABLESAMEPORTFILTERf 12601
#define DISABLESECONDPASSFEM0f 12602
#define DISABLESECONDPASSFEM1f 12603
#define DISABLESECONDPASSFEM2f 12604
#define DISABLESECONDPASSFEM3f 12605
#define DISABLESECONDPASSFEM4f 12606
#define DISABLESECONDPASSFEM5f 12607
#define DISABLESECONDPASSFEM6f 12608
#define DISABLESECONDPASSFEM7f 12609
#define DISABLESLOWDELAYf 12610
#define DISABLESTATUSMSGGENf 12611
#define DISABLE_2ND_PASS_KEY_UPDATEf 12612
#define DISABLE_ALLf 12613
#define DISABLE_CELL_COMPRESSIONf 12614
#define DISABLE_CLKf 12615
#define DISABLE_COL_BANK_SWAPPINGf 12616
#define DISABLE_COPY_TO_CPU_FOR_CPU_PORTf 12617
#define DISABLE_CPU_ACCESSf 12618
#define DISABLE_CPU_WRITE_TO_LAST_REFRESH_NUMBERf 12619
#define DISABLE_CRC_REGENf 12620
#define DISABLE_CREDIT_SURPLUSf 12621
#define DISABLE_CTRL_CELL_INPUTf 12622
#define DISABLE_DOS_CHECKS_ON_HIGIGf 12623
#define DISABLE_DYNAMIC_LOAD_BALANCINGf 12624
#define DISABLE_E2E_HOL_CHECKf 12625
#define DISABLE_ECCf 12626
#define DISABLE_ECC_0f 12627
#define DISABLE_ECC_1f 12628
#define DISABLE_ECC_2f 12629
#define DISABLE_ECC_3f 12630
#define DISABLE_ECC_4f 12631
#define DISABLE_EGRESS_DQUEUEf 12632
#define DISABLE_EGRESS_SQUEUEf 12633
#define DISABLE_FABRIC_MSGSf 12634
#define DISABLE_FCOE_HASH_Af 12635
#define DISABLE_FCOE_HASH_Bf 12636
#define DISABLE_FILTERf 12637
#define DISABLE_FILTERINGf 12638
#define DISABLE_FMACf 12639
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Af 12640
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Bf 12641
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 12642
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 12643
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 12644
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 12645
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 12646
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 12647
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 12648
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 12649
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Af 12650
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Bf 12651
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 12652
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 12653
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 12654
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 12655
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 12656
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 12657
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 12658
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 12659
#define DISABLE_HASH_IPV4_Af 12660
#define DISABLE_HASH_IPV4_Bf 12661
#define DISABLE_HASH_IPV6_Af 12662
#define DISABLE_HASH_IPV6_Bf 12663
#define DISABLE_HASH_IP_EXTENSION_HEADERSf 12664
#define DISABLE_HASH_IP_EXTENSION_HEADERS_Af 12665
#define DISABLE_HASH_IP_EXTENSION_HEADERS_Bf 12666
#define DISABLE_HASH_L2GRE_Af 12667
#define DISABLE_HASH_L2GRE_Bf 12668
#define DISABLE_HASH_MIM_Af 12669
#define DISABLE_HASH_MIM_Bf 12670
#define DISABLE_HASH_MIM_INNER_L2_Af 12671
#define DISABLE_HASH_MIM_INNER_L2_Bf 12672
#define DISABLE_HASH_MPLS_Af 12673
#define DISABLE_HASH_MPLS_Bf 12674
#define DISABLE_HASH_VXLAN_Af 12675
#define DISABLE_HASH_VXLAN_Bf 12676
#define DISABLE_HW_IDLE_PWRDWNf 12677
#define DISABLE_INGRESS_DQUEUEf 12678
#define DISABLE_INGRESS_SQUEUEf 12679
#define DISABLE_INNER_COMPATIBLE_MCf 12680
#define DISABLE_INVALID_RBRIDGE_NICKNAMESf 12681
#define DISABLE_IPEP_IDLE_PWRDWNf 12682
#define DISABLE_ISS_MEMORY_LPf 12683
#define DISABLE_L2_ENTRY_LPf 12684
#define DISABLE_L3_ENTRY_LPf 12685
#define DISABLE_LEARNINGf 12686
#define DISABLE_LEARN_DESTINATION_CHECKf 12687
#define DISABLE_LFSRf 12688
#define DISABLE_LRP_INTERFACEf 12689
#define DISABLE_LSP_DESTINATIONf 12690
#define DISABLE_MID_PKT_PROMOTE_L0f 12691
#define DISABLE_MID_PKT_PROMOTE_L1f 12692
#define DISABLE_MIRROR_CHANGEf 12693
#define DISABLE_MIRROR_CHECKSf 12694
#define DISABLE_MIRROR_SRCMODBLKf 12695
#define DISABLE_MIX_THDO_INTEROP_CONFIGf 12696
#define DISABLE_MMU_IDLE_PWRDWNf 12697
#define DISABLE_MSPI_FLUSHf 12698
#define DISABLE_PKT_FILTERf 12699
#define DISABLE_POLICERf 12700
#define DISABLE_PPf 12701
#define DISABLE_PPD0_PRESERVE_QOSf 12702
#define DISABLE_PPD2_PRESERVE_QOSf 12703
#define DISABLE_PPD3_PRESERVE_QOSf 12704
#define DISABLE_QM_CONTINUATIONf 12705
#define DISABLE_QM_REORDERf 12706
#define DISABLE_QUEUINGf 12707
#define DISABLE_RAND_RANKf 12708
#define DISABLE_RCG_LOAD_BALANCINGf 12709
#define DISABLE_RD_INTERLEAVEf 12710
#define DISABLE_REFRESH_ON_HALTf 12711
#define DISABLE_REGEN_FRAME_CRCf 12712
#define DISABLE_REMOVE_ACTIVE_DUE_TO_MIN_L0f 12713
#define DISABLE_REMOVE_ACTIVE_DUE_TO_MIN_L1f 12714
#define DISABLE_REORDERf 12715
#define DISABLE_RW_GROUP_W_BNK_CONFLICTf 12716
#define DISABLE_S3MII_REF_CLKf 12717
#define DISABLE_SA_REPLACEf 12718
#define DISABLE_SBUS_MEMWR_PARITY_CHECKf 12719
#define DISABLE_SBUS_PARALLEL_MODEf 12720
#define DISABLE_SLOW_DELAYf 12721
#define DISABLE_STACEf 12722
#define DISABLE_STATIC_MOVE_DROPf 12723
#define DISABLE_STATUS_MSG_GENf 12724
#define DISABLE_TMU_SCHEDULE_REFRESHf 12725
#define DISABLE_TTL_CHECKf 12726
#define DISABLE_TTL_DECREMENTf 12727
#define DISABLE_TXLP_SHAPE_UPDATEf 12728
#define DISABLE_UC_DEQ_MERGEf 12729
#define DISABLE_VLAN_CHECKf 12730
#define DISABLE_VLAN_CHECKSf 12731
#define DISABLE_VP_PRUNINGf 12732
#define DISABLE_VT_IF_IFP_CHANGE_VLANf 12733
#define DISAUTOCREDITSENDMSGf 12734
#define DISCARDf 12735
#define DISCARDALLCRDTf 12736
#define DISCARDALLIQMMSGf 12737
#define DISCARDCREDITSf 12738
#define DISCARDDLLPKTSf 12739
#define DISCARDEDOCTETS0CNTf 12740
#define DISCARDEDOCTETS1CNTf 12741
#define DISCARDEDOCTETS2CNTf 12742
#define DISCARDEDOCTETS3CNTf 12743
#define DISCARDEDPACKETS0CNTf 12744
#define DISCARDEDPACKETS1CNTf 12745
#define DISCARDEDPACKETS2CNTf 12746
#define DISCARDEDPACKETS3CNTf 12747
#define DISCARDED_FLOWS_MODEf 12748
#define DISCARDED_OCTETS_CNTf 12749
#define DISCARDED_PACKETS_CNTf 12750
#define DISCARDED_SOP_COUNTER_SELf 12751
#define DISCARDFLTRf 12752
#define DISCARDFLTRMASKf 12753
#define DISCARDSETLIMITf 12754
#define DISCARD_ALL_CRDTf 12755
#define DISCARD_ALL_IQM_MSGf 12756
#define DISCARD_CAPTf 12757
#define DISCARD_CREDITSf 12758
#define DISCARD_DLL_PKTSf 12759
#define DISCARD_FLTRf 12760
#define DISCARD_FLTR_MASKf 12761
#define DISCARD_IF_LLTAG_NOT_PRESENTf 12762
#define DISCARD_IF_LLTAG_PRESENTf 12763
#define DISCARD_IF_VNTAG_NOT_PRESENTf 12764
#define DISCARD_IF_VNTAG_PRESENTf 12765
#define DISCARD_IMPf 12766
#define DISCARD_LLTAG_NOT_PRESENT_TOCPUf 12767
#define DISCARD_LLTAG_PRESENT_TOCPUf 12768
#define DISCARD_MASKf 12769
#define DISCARD_NULL_XCONFIG_SOTf 12770
#define DISCARD_RESUME_THD_CELLf 12771
#define DISCARD_RESUME_THD_PACKETf 12772
#define DISCARD_SET_THD_CELLf 12773
#define DISCARD_SET_THD_PACKETf 12774
#define DISCARD_STATUS_VECTORf 12775
#define DISCARD_TAG_UNTAG_CTRLf 12776
#define DISCARD_THDf 12777
#define DISCARD_VALUEf 12778
#define DISCARD_VNTAG_NOT_PRESENT_TOCPUf 12779
#define DISCARD_VNTAG_PRESENT_TOCPUf 12780
#define DISCNTSIGNf 12781
#define DISCNT_SIGNf 12782
#define DISCONf 12783
#define DISCPUACCESSf 12784
#define DISCRDf 12785
#define DISCRDFCRf 12786
#define DISCRD_LP_CELLS_WHEN_FULLf 12787
#define DISC_DROP_VECTOR_CTRLf 12788
#define DISC_LIMITf 12789
#define DISC_STAGEf 12790
#define DISC_STAGE_DROPf 12791
#define DISC_STAGE_DROP_DISINTf 12792
#define DISC_STAGE_DROP_SELf 12793
#define DISDEQCMDSf 12794
#define DISDSPETHTYPEf 12795
#define DISECCf 12796
#define DISFLSTSf 12797
#define DISLAGECCf 12798
#define DISLCLRTf 12799
#define DISLLFCCELLSf 12800
#define DISMEMf 12801
#define DISOFFSENDAFTERDEQf 12802
#define DISRCHf 12803
#define DISSINGLEDELDEQCMDf 12804
#define DISSRf 12805
#define DISSTSf 12806
#define DIS_AUTO_CREDIT_SEND_MSGf 12807
#define DIS_CDMA_CELL_TRf 12808
#define DIS_CDMB_CELL_TRf 12809
#define DIS_CHK_ECCf 12810
#define DIS_CHK_ECC_EVf 12811
#define DIS_CHK_ECC_ODf 12812
#define DIS_CI_RD_REQSf 12813
#define DIS_CI_WR_REQSf 12814
#define DIS_CLEAR_RESET_MEMf 12815
#define DIS_CLOS_WFQ_MSB_MODIFICATIONf 12816
#define DIS_CRDf 12817
#define DIS_CRD_FCRf 12818
#define DIS_CYCLE_CTRf 12819
#define DIS_DDR_CLKf 12820
#define DIS_DEQ_CMDSf 12821
#define DIS_ECCf 12822
#define DIS_EEE_10Mf 12823
#define DIS_FL_STSf 12824
#define DIS_LCLRTf 12825
#define DIS_MAC_IN_LOOPBACKf 12826
#define DIS_OFF_SEND_AFTER_DEQf 12827
#define DIS_PARITY_STAMP_WHEN_OTHERf 12828
#define DIS_PKT_SIZE_STAMP_WHEN_OTHERf 12829
#define DIS_RCHf 12830
#define DIS_RLD_STAT_UPDATEf 12831
#define DIS_SINGLE_DEL_DEQ_CMDf 12832
#define DIS_SRf 12833
#define DIS_STSf 12834
#define DIS_UC_EMR_DROPf 12835
#define DIS_USE_MR_COSf 12836
#define DIVf 12837
#define DIVIDENDf 12838
#define DIVIDERf 12839
#define DIVISORf 12840
#define DIV_BY_2f 12841
#define DLABf 12842
#define DLBLVLP_0_INITIATE_PAR_ERRf 12843
#define DLBLVLP_0_PARITY_ERR_MASKf 12844
#define DLBLVLP_1_INITIATE_PAR_ERRf 12845
#define DLBLVLP_1_PARITY_ERR_MASKf 12846
#define DLBLVLP_2_INITIATE_PAR_ERRf 12847
#define DLBLVLP_2_PARITY_ERR_MASKf 12848
#define DLBLVLP_3_INITIATE_PAR_ERRf 12849
#define DLBLVLP_3_PARITY_ERR_MASKf 12850
#define DLBLVLS_0_INITIATE_PAR_ERRf 12851
#define DLBLVLS_0_PARITY_ERR_MASKf 12852
#define DLBLVLS_1_INITIATE_PAR_ERRf 12853
#define DLBLVLS_1_PARITY_ERR_MASKf 12854
#define DLBLVLS_2_INITIATE_PAR_ERRf 12855
#define DLBLVLS_2_PARITY_ERR_MASKf 12856
#define DLBLVLS_3_INITIATE_PAR_ERRf 12857
#define DLBLVLS_3_PARITY_ERR_MASKf 12858
#define DLB_1US_TICK_ENABLEf 12859
#define DLB_DROPSf 12860
#define DLB_ECMP_FLOWSET_PARITY_ENf 12861
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf 12862
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_TMf 12863
#define DLB_ECMP_FLOWSET_TMf 12864
#define DLB_HGT_256NS_REFRESH_ENABLEf 12865
#define DLB_HGT_FLOWSET_DCMf 12866
#define DLB_HGT_FLOWSET_PARITY_ENf 12867
#define DLB_HGT_FLOWSET_PMf 12868
#define DLB_HGT_FLOWSET_PORT_DCMf 12869
#define DLB_HGT_FLOWSET_PORT_PAR_ERRf 12870
#define DLB_HGT_FLOWSET_PORT_PMf 12871
#define DLB_HGT_FLOWSET_PORT_TMf 12872
#define DLB_HGT_FLOWSET_TIMESTAMP_DCMf 12873
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf 12874
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf 12875
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PAR_ERRf 12876
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PDAf 12877
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf 12878
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf 12879
#define DLB_HGT_FLOWSET_TIMESTAMP_PAR_ERRf 12880
#define DLB_HGT_FLOWSET_TIMESTAMP_PMf 12881
#define DLB_HGT_FLOWSET_TIMESTAMP_TMf 12882
#define DLB_HGT_FLOWSET_TMf 12883
#define DLB_HGT_REFRESH_ENABLEf 12884
#define DLB_HGT_RR_SELECTION_PTRf 12885
#define DLB_IDf 12886
#define DLB_LAG_FLOWSET_PARITY_ENf 12887
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf 12888
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGE_TMf 12889
#define DLB_LAG_FLOWSET_TMf 12890
#define DLB_REFRESH_ENABLEf 12891
#define DLB_REFRESH_MAXf 12892
#define DLB_VALIDf 12893
#define DLFBC_ENABLEf 12894
#define DLFBC_METER_INDEXf 12895
#define DLH_IERf 12896
#define DLL90_OFFSET_QKf 12897
#define DLL90_OFFSET_QK4f 12898
#define DLL90_OFFSET_QKBf 12899
#define DLL90_OFFSET_QKB4f 12900
#define DLL90_OFFSET_TXf 12901
#define DLL90_OFFSET_TX4f 12902
#define DLLBYP_QK90f 12903
#define DLLBYP_QKB90f 12904
#define DLLBYP_QKBDESKf 12905
#define DLLBYP_QKDESKf 12906
#define DLLBYP_TX90f 12907
#define DLLDIV2ENf 12908
#define DLLOFFNf 12909
#define DLLREADYf 12910
#define DLLUPDATEPRDf 12911
#define DLLUPDATESINGLEf 12912
#define DLLUPDTCNTf 12913
#define DLLUPDTENf 12914
#define DLLUP_0_INITIATE_PAR_ERRf 12915
#define DLLUP_0_PARITY_ERR_MASKf 12916
#define DLLUP_1_INITIATE_PAR_ERRf 12917
#define DLLUP_1_PARITY_ERR_MASKf 12918
#define DLLUP_2_INITIATE_PAR_ERRf 12919
#define DLLUP_2_PARITY_ERR_MASKf 12920
#define DLLUP_3_INITIATE_PAR_ERRf 12921
#define DLLUP_3_PARITY_ERR_MASKf 12922
#define DLLUS_0_INITIATE_PAR_ERRf 12923
#define DLLUS_0_PARITY_ERR_MASKf 12924
#define DLLUS_1_INITIATE_PAR_ERRf 12925
#define DLLUS_1_PARITY_ERR_MASKf 12926
#define DLLUS_2_INITIATE_PAR_ERRf 12927
#define DLLUS_2_PARITY_ERR_MASKf 12928
#define DLLUS_3_INITIATE_PAR_ERRf 12929
#define DLLUS_3_PARITY_ERR_MASKf 12930
#define DLL_BIASGEN_LOCKf 12931
#define DLL_BIAS_BYPASSf 12932
#define DLL_BIAS_GEN_LOCKEDf 12933
#define DLL_LOCK_CNTf 12934
#define DLL_LOCK_STATUS_SELf 12935
#define DLL_RAMf 12936
#define DLL_RST_ADJ_DLYf 12937
#define DLL_RST_DELAYf 12938
#define DLL_TEST_MODEf 12939
#define DLSf 12940
#define DLYMAXMINMODEf 12941
#define DLYMSGAGINGDISf 12942
#define DLYMSGGENPERIODf 12943
#define DLYMSGREPLICATEf 12944
#define DLYVLDBITMSKf 12945
#define DLY_CH1f 12946
#define DLY_CH2f 12947
#define DLY_CH3f 12948
#define DMf 12949
#define DM0f 12950
#define DM0_PARITY_FLIPf 12951
#define DM0_STATUSf 12952
#define DM0_STATUS_DISINTf 12953
#define DM1f 12954
#define DM1_PARITY_FLIPf 12955
#define DM1_STATUSf 12956
#define DM1_STATUS_DISINTf 12957
#define DM2f 12958
#define DM2_PARITY_FLIPf 12959
#define DM2_STATUSf 12960
#define DM2_STATUS_DISINTf 12961
#define DM3_PARITY_FLIPf 12962
#define DM3_STATUSf 12963
#define DM3_STATUS_DISINTf 12964
#define DMAGO_ERRf 12965
#define DMASAf 12966
#define DMASEV_ACTIVEf 12967
#define DMAWFP_B_NSf 12968
#define DMAWFP_PERIPHf 12969
#define DMA_ACCESS_PHYSICALf 12970
#define DMA_ENf 12971
#define DMA_FIFO0_CORRECTED_ERRORf 12972
#define DMA_FIFO0_ECC_ERROR_ADDRESSf 12973
#define DMA_FIFO0_ENABLE_ECCf 12974
#define DMA_FIFO0_FORCE_UNCORRECTABLE_ERRORf 12975
#define DMA_FIFO0_UNCORRECTED_ERRORf 12976
#define DMA_FIFO1_CORRECTED_ERRORf 12977
#define DMA_FIFO1_ECC_ERROR_ADDRESSf 12978
#define DMA_FIFO1_ENABLE_ECCf 12979
#define DMA_FIFO1_FORCE_UNCORRECTABLE_ERRORf 12980
#define DMA_FIFO1_UNCORRECTED_ERRORf 12981
#define DMA_FIFO_BACKPRESSURE_ENf 12982
#define DMA_FIFO_FORCE_BACKPRESSUREf 12983
#define DMA_FIFO_RESETf 12984
#define DMA_FIFO_STALE_TIMERf 12985
#define DMA_FIFO_THRESHOLDf 12986
#define DMA_GARBAGE_COLLECT_ENf 12987
#define DMA_IC_AR_ARB_MI0f 12988
#define DMA_IC_AR_ARB_MI1f 12989
#define DMA_IC_AW_ARB_MI0f 12990
#define DMA_IC_AW_ARB_MI1f 12991
#define DMA_IC_CFG_REG_0f 12992
#define DMA_IC_CFG_REG_1f 12993
#define DMA_IC_CFG_REG_3f 12994
#define DMA_IC_ID_REG_0f 12995
#define DMA_IC_ID_REG_1f 12996
#define DMA_IC_ID_REG_2f 12997
#define DMA_IC_ID_REG_3f 12998
#define DMA_IC_PER_REG_0f 12999
#define DMA_IC_PER_REG_1f 13000
#define DMA_IC_PER_REG_2f 13001
#define DMA_IC_PER_REG_3f 13002
#define DMA_IC_RST_OVERRIDEf 13003
#define DMA_LOOPBACK_MODEf 13004
#define DMA_M0_READ_QOSf 13005
#define DMA_M0_WRITE_QOSf 13006
#define DMA_NUM_PADSf 13007
#define DMA_PORT_IDf 13008
#define DMA_PORT_SEGMENTf 13009
#define DMA_RESETf 13010
#define DMA_STATUSf 13011
#define DMA_WR_TO_NULLSPACEf 13012
#define DMB_WAYPOINTf 13013
#define DMM_OFFSET_PROFILE_0f 13014
#define DMM_OFFSET_PROFILE_1f 13015
#define DMM_OFFSET_PROFILE_10f 13016
#define DMM_OFFSET_PROFILE_11f 13017
#define DMM_OFFSET_PROFILE_12f 13018
#define DMM_OFFSET_PROFILE_13f 13019
#define DMM_OFFSET_PROFILE_14f 13020
#define DMM_OFFSET_PROFILE_15f 13021
#define DMM_OFFSET_PROFILE_2f 13022
#define DMM_OFFSET_PROFILE_3f 13023
#define DMM_OFFSET_PROFILE_4f 13024
#define DMM_OFFSET_PROFILE_5f 13025
#define DMM_OFFSET_PROFILE_6f 13026
#define DMM_OFFSET_PROFILE_7f 13027
#define DMM_OFFSET_PROFILE_8f 13028
#define DMM_OFFSET_PROFILE_9f 13029
#define DMR_LMR_RESPONSE_DROP_ENABLEf 13030
#define DMR_LMR_RESPONSE_ENABLEf 13031
#define DMR_OFFSET_PROFILE_0f 13032
#define DMR_OFFSET_PROFILE_1f 13033
#define DMR_OFFSET_PROFILE_10f 13034
#define DMR_OFFSET_PROFILE_11f 13035
#define DMR_OFFSET_PROFILE_12f 13036
#define DMR_OFFSET_PROFILE_13f 13037
#define DMR_OFFSET_PROFILE_14f 13038
#define DMR_OFFSET_PROFILE_15f 13039
#define DMR_OFFSET_PROFILE_2f 13040
#define DMR_OFFSET_PROFILE_3f 13041
#define DMR_OFFSET_PROFILE_4f 13042
#define DMR_OFFSET_PROFILE_5f 13043
#define DMR_OFFSET_PROFILE_6f 13044
#define DMR_OFFSET_PROFILE_7f 13045
#define DMR_OFFSET_PROFILE_8f 13046
#define DMR_OFFSET_PROFILE_9f 13047
#define DMT_MEM_TMf 13048
#define DM_CNTf 13049
#define DM_ERRORSf 13050
#define DM_OVR_ENf 13051
#define DM_PAD_DISf 13052
#define DNAT_HAIRPIN_COPY_TOCPUf 13053
#define DNAT_MISS_COPY_TOCPUf 13054
#define DNSf 13055
#define DOE0f 13056
#define DOE1f 13057
#define DOMAINf 13058
#define DOMAIN_NUMBER0f 13059
#define DOMAIN_NUMBER1f 13060
#define DONEf 13061
#define DONE_DISINTf 13062
#define DONOT_CHANGE_INNER_HDR_DSCPf 13063
#define DONTKILL_SBUSCMDf 13064
#define DONT_PRUNE_VLANf 13065
#define DOSATTACK_TOCPUf 13066
#define DOT1D_GARPf 13067
#define DOT1P_ADMITTANCE_DROP_TOCPUf 13068
#define DOT1P_MAPPING_PTRf 13069
#define DOT1P_MAP_PTRf 13070
#define DOT1P_PRI_SELECTf 13071
#define DOT1P_REMAPf 13072
#define DOT1P_REMAP_POINTERf 13073
#define DOT1Q_DECAP_ENABLEf 13074
#define DOT1X_STATEf 13075
#define DOUBLECDERRf 13076
#define DOUBLECDERRMASKf 13077
#define DOUBLEFUSEf 13078
#define DOUBLERATEENf 13079
#define DOUBLE_BIT_ERRf 13080
#define DOUBLE_BIT_ERR0f 13081
#define DOUBLE_BIT_ERR1f 13082
#define DOUBLE_BIT_ERR2f 13083
#define DOUBLE_BIT_ERR3f 13084
#define DOUBLE_BIT_ERR_INTR_ENf 13085
#define DOUBLE_CD_ERRf 13086
#define DOUBLE_CD_ERR_MASKf 13087
#define DOUBLE_NOTHING_LOOKUPf 13088
#define DOUBLE_NOTHING_LOOKUP_DISINTf 13089
#define DOUBLE_WIDE_F0f 13090
#define DOUBLE_WIDE_F0_MASKf 13091
#define DOUBLE_WIDE_KEY_SELECTf 13092
#define DOUBLE_WIDE_MODEf 13093
#define DOUBLE_WIDE_MODE_MASKf 13094
#define DOWNMEP_RX_CNG_SOURCEf 13095
#define DOWN_DURATIONf 13096
#define DOWN_PTCH_OPAQUE_PT_ATTRf 13097
#define DOWN_PTCH_PP_SSPf 13098
#define DO_DPIf 13099
#define DO_EXT_SMf 13100
#define DO_INT_SMf 13101
#define DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf 13102
#define DO_NOT_CHANGE_PAYLOAD_DSCPf 13103
#define DO_NOT_CHANGE_TTLf 13104
#define DO_NOT_CLEAR_L3_BITMAPf 13105
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 13106
#define DO_NOT_CUT_THROUGHf 13107
#define DO_NOT_DPIf 13108
#define DO_NOT_GENERATE_CNMf 13109
#define DO_NOT_LEARNf 13110
#define DO_NOT_LEARN_DHCPf 13111
#define DO_NOT_LEARN_ENABLEf 13112
#define DO_NOT_LEARN_MACSAf 13113
#define DO_NOT_MOD_TPIDf 13114
#define DO_NOT_MOD_TPID_ENABLEf 13115
#define DO_NOT_NATf 13116
#define DO_NOT_OVERSHOOT_QGROUP_MINf 13117
#define DO_NOT_OVERSHOOT_Q_MINf 13118
#define DO_NOT_URPFf 13119
#define DO_NOT_USE_IDLE_TDM_SLOTS_FOR_OPPORTUNISTIC_SCHEDULINGf 13120
#define DPf 13121
#define DP2DE0f 13122
#define DP2DE0_DEf 13123
#define DP2DE0_DROPf 13124
#define DP2DE1f 13125
#define DP2DE1_DEf 13126
#define DP2DE1_DROPf 13127
#define DP2DE2f 13128
#define DP2DE2_DEf 13129
#define DP2DE2_DROPf 13130
#define DP2DE3f 13131
#define DP2DE3_DEf 13132
#define DP2DE3_DROPf 13133
#define DPCf 13134
#define DPCMDf 13135
#define DPCMDOWf 13136
#define DPC_MASKf 13137
#define DPC_VALUEf 13138
#define DPEO_ERR_CNTf 13139
#define DPEO_ERR_FALLf 13140
#define DPEO_ERR_RISEf 13141
#define DPEO_FALLf 13142
#define DPEO_RISEf 13143
#define DPEO_SYNC_DLYf 13144
#define DPI__ADD_OUTER_VLANf 13145
#define DPI__DPI_HEADER_DAf 13146
#define DPI__DPI_HEADER_ETYPEf 13147
#define DPI__DPI_HEADER_SAf 13148
#define DPI__DPI_HEADER_VLAN_TAGf 13149
#define DPIERRORINTf 13150
#define DPIERRORINTMASKf 13151
#define DPI_CNT_ONLYf 13152
#define DPI_ENABLEf 13153
#define DPI_TCP_CREATE_ENf 13154
#define DPI_UDP_CREATE_ENf 13155
#define DPMf 13156
#define DPM2f 13157
#define DPM_8P_INITIATE_PAR_ERRf 13158
#define DPM_8P_PARITY_ERR_MASKf 13159
#define DPM_ECC_1B_ERR_MASKf 13160
#define DPM_ECC_2B_ERR_MASKf 13161
#define DPM_INITIATE_ECC_1B_ERRf 13162
#define DPM_INITIATE_ECC_2B_ERRf 13163
#define DPNf 13164
#define DPN_PAR_ERRORf 13165
#define DPN_PAR_ERROR_INITf 13166
#define DPN_PAR_ERROR_MASKf 13167
#define DPOWf 13168
#define DPQMCTH4f 13169
#define DPQMCTH5f 13170
#define DPQSIZE0f 13171
#define DPQSIZE1f 13172
#define DPQSIZE10f 13173
#define DPQSIZE11f 13174
#define DPQSIZE12f 13175
#define DPQSIZE13f 13176
#define DPQSIZE14f 13177
#define DPQSIZE15f 13178
#define DPQSIZE2f 13179
#define DPQSIZE3f 13180
#define DPQSIZE4f 13181
#define DPQSIZE5f 13182
#define DPQSIZE6f 13183
#define DPQSIZE7f 13184
#define DPQSIZE8f 13185
#define DPQSIZE9f 13186
#define DPQSTART0f 13187
#define DPQSTART1f 13188
#define DPQSTART10f 13189
#define DPQSTART11f 13190
#define DPQSTART12f 13191
#define DPQSTART13f 13192
#define DPQSTART14f 13193
#define DPQSTART15f 13194
#define DPQSTART2f 13195
#define DPQSTART3f 13196
#define DPQSTART4f 13197
#define DPQSTART5f 13198
#define DPQSTART6f 13199
#define DPQSTART7f 13200
#define DPQSTART8f 13201
#define DPQSTART9f 13202
#define DPQTH0f 13203
#define DPQTH1f 13204
#define DPQTH10f 13205
#define DPQTH11f 13206
#define DPQTH12f 13207
#define DPQTH13f 13208
#define DPQTH14f 13209
#define DPQTH15f 13210
#define DPQTH2f 13211
#define DPQTH3f 13212
#define DPQTH4f 13213
#define DPQTH5f 13214
#define DPQTH6f 13215
#define DPQTH7f 13216
#define DPQTH8f 13217
#define DPQTH9f 13218
#define DPQ_DQCQ_TH_0f 13219
#define DPQ_DQCQ_TH_1f 13220
#define DPQ_DQCQ_TH_10f 13221
#define DPQ_DQCQ_TH_11f 13222
#define DPQ_DQCQ_TH_12f 13223
#define DPQ_DQCQ_TH_13f 13224
#define DPQ_DQCQ_TH_14f 13225
#define DPQ_DQCQ_TH_15f 13226
#define DPQ_DQCQ_TH_2f 13227
#define DPQ_DQCQ_TH_3f 13228
#define DPQ_DQCQ_TH_4f 13229
#define DPQ_DQCQ_TH_5f 13230
#define DPQ_DQCQ_TH_6f 13231
#define DPQ_DQCQ_TH_7f 13232
#define DPQ_DQCQ_TH_8f 13233
#define DPQ_DQCQ_TH_9f 13234
#define DPQ_EIR_CRDT_TH_0f 13235
#define DPQ_EIR_CRDT_TH_1f 13236
#define DPQ_EIR_CRDT_TH_10f 13237
#define DPQ_EIR_CRDT_TH_11f 13238
#define DPQ_EIR_CRDT_TH_12f 13239
#define DPQ_EIR_CRDT_TH_13f 13240
#define DPQ_EIR_CRDT_TH_14f 13241
#define DPQ_EIR_CRDT_TH_15f 13242
#define DPQ_EIR_CRDT_TH_2f 13243
#define DPQ_EIR_CRDT_TH_3f 13244
#define DPQ_EIR_CRDT_TH_4f 13245
#define DPQ_EIR_CRDT_TH_5f 13246
#define DPQ_EIR_CRDT_TH_6f 13247
#define DPQ_EIR_CRDT_TH_7f 13248
#define DPQ_EIR_CRDT_TH_8f 13249
#define DPQ_EIR_CRDT_TH_9f 13250
#define DPQ_MC_TH_4f 13251
#define DPQ_MC_TH_5f 13252
#define DPQ_SIZE_0f 13253
#define DPQ_SIZE_1f 13254
#define DPQ_SIZE_10f 13255
#define DPQ_SIZE_11f 13256
#define DPQ_SIZE_12f 13257
#define DPQ_SIZE_13f 13258
#define DPQ_SIZE_14f 13259
#define DPQ_SIZE_15f 13260
#define DPQ_SIZE_2f 13261
#define DPQ_SIZE_3f 13262
#define DPQ_SIZE_4f 13263
#define DPQ_SIZE_5f 13264
#define DPQ_SIZE_6f 13265
#define DPQ_SIZE_7f 13266
#define DPQ_SIZE_8f 13267
#define DPQ_SIZE_9f 13268
#define DPQ_START_0f 13269
#define DPQ_START_1f 13270
#define DPQ_START_10f 13271
#define DPQ_START_11f 13272
#define DPQ_START_12f 13273
#define DPQ_START_13f 13274
#define DPQ_START_14f 13275
#define DPQ_START_15f 13276
#define DPQ_START_2f 13277
#define DPQ_START_3f 13278
#define DPQ_START_4f 13279
#define DPQ_START_5f 13280
#define DPQ_START_6f 13281
#define DPQ_START_7f 13282
#define DPQ_START_8f 13283
#define DPQ_START_9f 13284
#define DPR0f 13285
#define DPR1f 13286
#define DPRCAINITf 13287
#define DPRCAINTMASKf 13288
#define DPRCAINTREGf 13289
#define DPRCAPDf 13290
#define DPRCARESETf 13291
#define DPRCA_INITf 13292
#define DPRCA_POWER_DOWNf 13293
#define DPRCA_RESETf 13294
#define DPRCBINITf 13295
#define DPRCBINTMASKf 13296
#define DPRCBINTREGf 13297
#define DPRCBPDf 13298
#define DPRCBRESETf 13299
#define DPRCB_INITf 13300
#define DPRCB_POWER_DOWNf 13301
#define DPRCB_RESETf 13302
#define DPRCCINITf 13303
#define DPRCCINTMASKf 13304
#define DPRCCINTREGf 13305
#define DPRCCPDf 13306
#define DPRCCRESETf 13307
#define DPRCC_INITf 13308
#define DPRCC_POWER_DOWNf 13309
#define DPRCC_RESETf 13310
#define DPRCDCARESETf 13311
#define DPRCDCBRESETf 13312
#define DPRCDCCRESETf 13313
#define DPRCDCDRESETf 13314
#define DPRCDCERESETf 13315
#define DPRCDCFRESETf 13316
#define DPRCDINITf 13317
#define DPRCDINTMASKf 13318
#define DPRCDINTREGf 13319
#define DPRCDPDf 13320
#define DPRCDRESETf 13321
#define DPRCD_INITf 13322
#define DPRCD_POWER_DOWNf 13323
#define DPRCD_RESETf 13324
#define DPRCEINITf 13325
#define DPRCEINTMASKf 13326
#define DPRCEINTREGf 13327
#define DPRCENf 13328
#define DPRCEPDf 13329
#define DPRCERESETf 13330
#define DPRCE_INITf 13331
#define DPRCE_POWER_DOWNf 13332
#define DPRCE_RESETf 13333
#define DPRCFINITf 13334
#define DPRCFINTMASKf 13335
#define DPRCFINTREGf 13336
#define DPRCFPDf 13337
#define DPRCFRESETf 13338
#define DPRCF_INITf 13339
#define DPRCF_POWER_DOWNf 13340
#define DPRCF_RESETf 13341
#define DPRCG_INITf 13342
#define DPRCG_POWER_DOWNf 13343
#define DPRCG_RESETf 13344
#define DPRCH_INITf 13345
#define DPRCH_POWER_DOWNf 13346
#define DPRCH_RESETf 13347
#define DPRC_ALIGN_PHY_RSTNf 13348
#define DPRC_ONLY_ALIGN_RSTNf 13349
#define DPREASSEMBLYECCERROR_Nf 13350
#define DPREASSEMBLYECCERROR_N_MASKf 13351
#define DPRERR0f 13352
#define DPRERR1f 13353
#define DPWHENDEIS_0f 13354
#define DPWHENDEIS_1f 13355
#define DP_Af 13356
#define DP_ACTIONENABLEf 13357
#define DP_Bf 13358
#define DP_MAPPING_0f 13359
#define DP_MAPPING_1f 13360
#define DP_MAPPING_2f 13361
#define DP_MAPPING_3f 13362
#define DP_MASKf 13363
#define DP_METERCMDACTIONENABLEf 13364
#define DP_OWf 13365
#define DP_VALIDf 13366
#define DP_VALUEf 13367
#define DP_WCURVE_TRANS_ENf 13368
#define DP_WHEN_DE_IS_0f 13369
#define DP_WHEN_DE_IS_1f 13370
#define DP_WSTATE_TRANS_ENf 13371
#define DQf 13372
#define DQ0_ONLYf 13373
#define DQ0_VDL_ADJf 13374
#define DQ1_VDL_ADJf 13375
#define DQCQDEPTHOVFf 13376
#define DQCQDEPTHOVFMASKf 13377
#define DQCQDESTDEVFILTERf 13378
#define DQCQDESTDEVFILTERENf 13379
#define DQCQDESTPORTFILTERf 13380
#define DQCQDESTPORTFILTERENf 13381
#define DQCQIDf 13382
#define DQCQIDFILTERf 13383
#define DQCQIDFILTERENf 13384
#define DQCQMEMECCERRf 13385
#define DQCQMEMECCERRMASKf 13386
#define DQCQMEMECCONEERRFIXEDf 13387
#define DQCQMEMECCONEERRFIXEDMASKf 13388
#define DQCQMEM_ECC_1B_ERR_MASKf 13389
#define DQCQMEM_ECC_2B_ERR_MASKf 13390
#define DQCQMEM_INITIATE_ECC_1B_ERRf 13391
#define DQCQMEM_INITIATE_ECC_2B_ERRf 13392
#define DQCQNRDYf 13393
#define DQCQOVERFLOWf 13394
#define DQCQOVERFLOWMASKf 13395
#define DQCQ_DEPTH_OVFf 13396
#define DQCQ_DEPTH_OVF_MASKf 13397
#define DQCQ_DEST_DEV_FILTERf 13398
#define DQCQ_DEST_DEV_FILTER_ENf 13399
#define DQCQ_DEST_PORT_FILTERf 13400
#define DQCQ_DEST_PORT_FILTER_ENf 13401
#define DQCQ_IDf 13402
#define DQCQ_ID_FILTERf 13403
#define DQCQ_ID_FILTER_ENf 13404
#define DQCQ_NRDYf 13405
#define DQCQ_OVERFLOWf 13406
#define DQCQ_OVERFLOW_MASKf 13407
#define DQS0_VDL_ADJf 13408
#define DQS1_VDL_ADJf 13409
#define DQS_ALWAYS_ONf 13410
#define DQS_CALIB_CLOCKSf 13411
#define DQS_CALIB_LOCKf 13412
#define DQS_CALIB_MODEf 13413
#define DQS_CALIB_TOTALf 13414
#define DQS_IDDQf 13415
#define DQS_OEBf 13416
#define DQS_REBf 13417
#define DQS_RXENBf 13418
#define DQS_TX_DISf 13419
#define DQUEUEf 13420
#define DQUEUE_COPYf 13421
#define DQUEUE_DROPf 13422
#define DQUEUE_INVALIDf 13423
#define DQUEUE_INVALID_DISINTf 13424
#define DQ_BYTESf 13425
#define DQ_CALIB_LOCKf 13426
#define DQ_CALIB_TOTALf 13427
#define DQ_FIFO_OVERFLOWf 13428
#define DQ_FIFO_OVERFLOW_DISINTf 13429
#define DQ_IDDQf 13430
#define DQ_ND_OVERRIDE_VALf 13431
#define DQ_NEXT_BUFFER_CORRECTED_ERROR_Af 13432
#define DQ_NEXT_BUFFER_CORRECTED_ERROR_A_DISINTf 13433
#define DQ_NEXT_BUFFER_DISABLE_ECCf 13434
#define DQ_NEXT_BUFFER_ERROR_ADDR_Af 13435
#define DQ_NEXT_BUFFER_FORCE_ECC_ERROR_Af 13436
#define DQ_NEXT_BUFFER_FORCE_ECC_ERROR_Bf 13437
#define DQ_NEXT_BUFFER_MEM_INITf 13438
#define DQ_NEXT_BUFFER_MEM_INIT_DONEf 13439
#define DQ_NEXT_BUFFER_TMA_MEM0f 13440
#define DQ_NEXT_BUFFER_TMA_MEM1f 13441
#define DQ_NEXT_BUFFER_TMB_MEM0f 13442
#define DQ_NEXT_BUFFER_TMB_MEM1f 13443
#define DQ_NEXT_BUFFER_UNCORRECTED_ERROR_Af 13444
#define DQ_NEXT_BUFFER_UNCORRECTED_ERROR_A_DISINTf 13445
#define DQ_ODT_ENABLEf 13446
#define DQ_ODT_LE_ADJf 13447
#define DQ_ODT_TE_ADJf 13448
#define DQ_OEBf 13449
#define DQ_OVR_ENf 13450
#define DQ_PD_OVERRIDE_VALf 13451
#define DQ_REBf 13452
#define DQ_RXENBf 13453
#define DRf 13454
#define DRACO1_5_MIRRORf 13455
#define DRACO_1_5_MIRRORING_MODE_ENf 13456
#define DRAIN_CONDITION_ENABLEf 13457
#define DRAMf 13458
#define DRAM0f 13459
#define DRAM1f 13460
#define DRAM2f 13461
#define DRAM3f 13462
#define DRAMBANKNUMf 13463
#define DRAMCOLNUMf 13464
#define DRAMDYNSIZEf 13465
#define DRAMDYNSIZERJCTf 13466
#define DRAMDYNSIZERJCTCLRTH0f 13467
#define DRAMDYNSIZERJCTCLRTH1f 13468
#define DRAMDYNSIZERJCTCLRTH2f 13469
#define DRAMDYNSIZERJCTCLRTH3f 13470
#define DRAMDYNSIZERJCTSETTH0f 13471
#define DRAMDYNSIZERJCTSETTH1f 13472
#define DRAMDYNSIZERJCTSETTH2f 13473
#define DRAMDYNSIZERJCTSETTH3f 13474
#define DRAMDYNSIZEROLLOVERf 13475
#define DRAMDYNSIZEROLLOVERMASKf 13476
#define DRAMNUMf 13477
#define DRAMTYPEf 13478
#define DRAM_0_MAPPINGf 13479
#define DRAM_1_MAPPINGf 13480
#define DRAM_2_MAPPINGf 13481
#define DRAM_3_MAPPINGf 13482
#define DRAM_4_MAPPINGf 13483
#define DRAM_5_MAPPINGf 13484
#define DRAM_6_MAPPINGf 13485
#define DRAM_7_MAPPINGf 13486
#define DRAM_BANK_CRC_ERRf 13487
#define DRAM_BANK_NUMf 13488
#define DRAM_BUFFER_POINTERf 13489
#define DRAM_CLASSf 13490
#define DRAM_CLK_DISABLEf 13491
#define DRAM_CLK_PLL_LOCK_OVERRIDEf 13492
#define DRAM_COL_NUMf 13493
#define DRAM_DYN_SIZEf 13494
#define DRAM_DYN_SIZE_RJCTf 13495
#define DRAM_DYN_SIZE_RJCT_CLR_TH_0f 13496
#define DRAM_DYN_SIZE_RJCT_CLR_TH_1f 13497
#define DRAM_DYN_SIZE_RJCT_CLR_TH_2f 13498
#define DRAM_DYN_SIZE_RJCT_CLR_TH_3f 13499
#define DRAM_DYN_SIZE_RJCT_SET_TH_0f 13500
#define DRAM_DYN_SIZE_RJCT_SET_TH_1f 13501
#define DRAM_DYN_SIZE_RJCT_SET_TH_2f 13502
#define DRAM_DYN_SIZE_RJCT_SET_TH_3f 13503
#define DRAM_DYN_SIZE_ROLL_OVERf 13504
#define DRAM_DYN_SIZE_ROLL_OVER_MASKf 13505
#define DRAM_ECC_COR_ERRORf 13506
#define DRAM_ECC_COR_ERROR_DISINTf 13507
#define DRAM_ECC_UNCOR_ERRORf 13508
#define DRAM_ECC_UNCOR_ERROR_DISINTf 13509
#define DRAM_INIT_FINISHEDf 13510
#define DRAM_NUMf 13511
#define DRAM_OPP_CRC_ERR_INTf 13512
#define DRAM_OPP_CRC_ERR_INT_MASKf 13513
#define DRAM_PAGE_SIZEf 13514
#define DRAM_SIZEf 13515
#define DRAM_SWAPPING_ENABLEf 13516
#define DRAM_TYPEf 13517
#define DRCABISTENf 13518
#define DRCA_BIST_ENf 13519
#define DRCA_RD_BYTE_COUNTERf 13520
#define DRCA_WR_BYTE_COUNTERf 13521
#define DRCBBISTENf 13522
#define DRCB_BIST_ENf 13523
#define DRCB_RD_BYTE_COUNTERf 13524
#define DRCB_WR_BYTE_COUNTERf 13525
#define DRCCBISTENf 13526
#define DRCC_BIST_ENf 13527
#define DRCC_RD_BYTE_COUNTERf 13528
#define DRCC_WR_BYTE_COUNTERf 13529
#define DRCDBISTENf 13530
#define DRCD_BIST_ENf 13531
#define DRCD_RD_BYTE_COUNTERf 13532
#define DRCD_WR_BYTE_COUNTERf 13533
#define DRCEBISTENf 13534
#define DRCE_BIST_ENf 13535
#define DRCE_RD_BYTE_COUNTERf 13536
#define DRCE_WR_BYTE_COUNTERf 13537
#define DRCFBISTENf 13538
#define DRCF_BIST_ENf 13539
#define DRCF_RD_BYTE_COUNTERf 13540
#define DRCF_WR_BYTE_COUNTERf 13541
#define DRCG_BIST_ENf 13542
#define DRCG_RD_BYTE_COUNTERf 13543
#define DRCG_WR_BYTE_COUNTERf 13544
#define DRCH_BIST_ENf 13545
#define DRCH_RD_BYTE_COUNTERf 13546
#define DRCH_WR_BYTE_COUNTERf 13547
#define DRESETf 13548
#define DRHP_0_INT_MASK_REGf 13549
#define DRHP_0_INT_REGf 13550
#define DRHP_1_INT_MASK_REGf 13551
#define DRHP_1_INT_REGf 13552
#define DRHP_2_INT_MASK_REGf 13553
#define DRHP_2_INT_REGf 13554
#define DRHP_3_INT_MASK_REGf 13555
#define DRHP_3_INT_REGf 13556
#define DRHP_N_DROPED_LOW_MULf 13557
#define DRHP_N_DROPED_LOW_MUL_Of 13558
#define DRHP_N_QUERY_DESTINATION_ABOVE_1K_INTf 13559
#define DRHP_N_QUERY_DESTINATION_ABOVE_1K_INT_MASKf 13560
#define DRHP_N_QUERY_EMPTY_LINK_MAP_INTf 13561
#define DRHP_N_QUERY_EMPTY_LINK_MAP_INT_MASKf 13562
#define DRHP_N_QUERY_EMPTY_MULTICAST_ID_INTf 13563
#define DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf 13564
#define DRHP_N_QUERY_UNREACHABLE_MULTICAST_INTf 13565
#define DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf 13566
#define DRHP_N_UNREACH_MC_DEST_IDf 13567
#define DRHP_N_UNREACH_MC_IDf 13568
#define DRHS_0_INT_MASK_REGf 13569
#define DRHS_0_INT_REGf 13570
#define DRHS_1_INT_MASK_REGf 13571
#define DRHS_1_INT_REGf 13572
#define DRHS_2_INT_MASK_REGf 13573
#define DRHS_2_INT_REGf 13574
#define DRHS_3_INT_MASK_REGf 13575
#define DRHS_3_INT_REGf 13576
#define DRHS_N_DROPED_LOW_MULf 13577
#define DRHS_N_DROPED_LOW_MUL_Of 13578
#define DRHS_N_QUERY_DESTINATION_ABOVE_1K_INTf 13579
#define DRHS_N_QUERY_DESTINATION_ABOVE_1K_INT_MASKf 13580
#define DRHS_N_QUERY_EMPTY_LINK_MAP_INTf 13581
#define DRHS_N_QUERY_EMPTY_LINK_MAP_INT_MASKf 13582
#define DRHS_N_QUERY_EMPTY_MULTICAST_ID_INTf 13583
#define DRHS_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf 13584
#define DRHS_N_QUERY_UNREACHABLE_MULTICAST_INTf 13585
#define DRHS_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf 13586
#define DRHS_N_UNREACH_MC_DEST_IDf 13587
#define DRHS_N_UNREACH_MC_IDf 13588
#define DRMAf 13589
#define DRM_PAR_ERRORf 13590
#define DRM_PAR_ERROR_INITf 13591
#define DRM_PAR_ERROR_MASKf 13592
#define DROPf 13593
#define DROPCNTf 13594
#define DROPCNT2BERRf 13595
#define DROPCNTAGINGf 13596
#define DROPCNTLENf 13597
#define DROPCNTLENBYTEf 13598
#define DROPCNTLRUf 13599
#define DROPCNTNOLRUf 13600
#define DROPCNTNOLRUBYTEf 13601
#define DROPCNTTHDf 13602
#define DROPCNTTHDBYTEf 13603
#define DROPCNTTYPEf 13604
#define DROPENDPOINTf 13605
#define DROPIFVIDDIFFERf 13606
#define DROPPEDPKTCOUNTf 13607
#define DROPPED_CELLf 13608
#define DROPPED_IP_0f 13609
#define DROPPED_IP_0_Of 13610
#define DROPPED_IP_1f 13611
#define DROPPED_IP_1_Of 13612
#define DROPPED_IP_2f 13613
#define DROPPED_IP_2_Of 13614
#define DROPPED_IP_3f 13615
#define DROPPED_IP_3_Of 13616
#define DROPPED_TOTALf 13617
#define DROPPED_TOTAL_Of 13618
#define DROPPED_UC_DB_INTf 13619
#define DROPPED_UC_DB_INT_MASKf 13620
#define DROPPED_UC_PD_INTf 13621
#define DROPPED_UC_PD_INT_MASKf 13622
#define DROPPKTCOUNTf 13623
#define DROPPLVLRJCTf 13624
#define DROPPRECEDENCEf 13625
#define DROPPRECEDENCEPROFILEf 13626
#define DROPP_LVL_RJCTf 13627
#define DROPRATEf 13628
#define DROPSTARTPOINTf 13629
#define DROP_1588_UNKNOWN_VERSIONf 13630
#define DROP_ALLf 13631
#define DROP_AT_IDRf 13632
#define DROP_BAA_EVENT_DEQHITf 13633
#define DROP_BPDUf 13634
#define DROP_CELLS_DLYf 13635
#define DROP_CELLS_ON_TRIGGERf 13636
#define DROP_CODEf 13637
#define DROP_COUNT_MSBf 13638
#define DROP_DATA_ENABLEf 13639
#define DROP_DATA_ENABLE_BITMAPf 13640
#define DROP_DESTINATIONf 13641
#define DROP_EAV_PKT_ON_NONEAV_PORTf 13642
#define DROP_ENf 13643
#define DROP_ENABLEf 13644
#define DROP_EN_IF_OUT_OF_SYNCf 13645
#define DROP_ERRORf 13646
#define DROP_ERROR_DISINTf 13647
#define DROP_HYSTERESIS_DE1f 13648
#define DROP_HYSTERESIS_DE2f 13649
#define DROP_HYSTERESIS_MAXf 13650
#define DROP_ICV_FAILED_PKTSf 13651
#define DROP_IF_DEST_NOT_VALIDf 13652
#define DROP_IF_ICV_FAILEDf 13653
#define DROP_IF_SIP_EQUALS_DIPf 13654
#define DROP_IF_VID_DIFFERf 13655
#define DROP_INDICATORf 13656
#define DROP_INVALID_1588_PKTf 13657
#define DROP_LEVELf 13658
#define DROP_LOW_PRI_CNT_Pf 13659
#define DROP_LOW_PRI_CNT_P_OVERFLOWf 13660
#define DROP_LOW_PRI_CNT_Sf 13661
#define DROP_LOW_PRI_CNT_S_OVERFLOWf 13662
#define DROP_MASKf 13663
#define DROP_NO_SA_SC_ERRORED_PKTSf 13664
#define DROP_ON_FLOW_PKT_NUM_ERROR_ENABLEf 13665
#define DROP_ON_FLOW_TABLE_ECC_ERROR_ENABLEf 13666
#define DROP_ON_FLOW_TIMESTAMP_ERROR_ENABLEf 13667
#define DROP_ON_IMEM_UNCORRECTABLE_ERRORf 13668
#define DROP_ON_KEYFIFO_UNCORRECTABLE_ERRORf 13669
#define DROP_ON_KEY_PARITY_ERRORf 13670
#define DROP_ON_L4_CHECKSUM_ERROR_ENABLEf 13671
#define DROP_ON_MATCH_PARITY_ERRORf 13672
#define DROP_ON_PACKET_LENGTH_ERROR_ENABLEf 13673
#define DROP_ON_PMEM_UNCORRECTABLE_ERRORf 13674
#define DROP_ON_PROG_NOT_CONFIGUREDf 13675
#define DROP_ON_PROG_TOO_LONGf 13676
#define DROP_ON_REDf 13677
#define DROP_ON_TAGFIFO_UNCORRECTABLE_ERRORf 13678
#define DROP_ON_WRONG_SOP_EN_S0f 13679
#define DROP_ON_WRONG_SOP_EN_S1f 13680
#define DROP_ON_WRONG_SOP_EN_S3f 13681
#define DROP_ON_WRONG_SOP_EN_S4f 13682
#define DROP_OPTIONALf 13683
#define DROP_ORIGINAL_COPYf 13684
#define DROP_ORIGINAL_PACKETf 13685
#define DROP_PACKET_ON_PARITY_ERRORf 13686
#define DROP_PG0_1ST_FRAGMENTf 13687
#define DROP_PG0_ANY_FRAGMENTf 13688
#define DROP_PG0_NON_FRAGMENTf 13689
#define DROP_PG1_1ST_FRAGMENTf 13690
#define DROP_PG1_ANY_FRAGMENTf 13691
#define DROP_PG1_NON_FRAGMENTf 13692
#define DROP_PKT_WHEN_ADM_CTL_DENYf 13693
#define DROP_PRECEDENCEf 13694
#define DROP_PRECEDENCE_0f 13695
#define DROP_PRECEDENCE_1f 13696
#define DROP_PRECEDENCE_2f 13697
#define DROP_PRECEDENCE_3f 13698
#define DROP_PRECEDENCE_PROFILEf 13699
#define DROP_REASONSf 13700
#define DROP_REPLAY_FAILED_PKTSf 13701
#define DROP_RESERVEDf 13702
#define DROP_RESOURCEf 13703
#define DROP_RX_PKT_ON_CHAIN_ENDf 13704
#define DROP_SHAPED_EVENT_DEQHITf 13705
#define DROP_STATEf 13706
#define DROP_STATE_BMP0f 13707
#define DROP_STATE_BMP1f 13708
#define DROP_STATE_GREENf 13709
#define DROP_STATE_REDf 13710
#define DROP_STATE_YELLOWf 13711
#define DROP_THRESHOLDf 13712
#define DROP_THRESH_DE1f 13713
#define DROP_THRESH_DE2f 13714
#define DROP_TX_DATA_ON_LINK_INTERRUPTf 13715
#define DROP_TX_DATA_ON_LOCAL_FAULTf 13716
#define DROP_TX_DATA_ON_REMOTE_FAULTf 13717
#define DROP_TX_PRT_BITS0_CH0f 13718
#define DROP_TX_PRT_BITS0_CH1f 13719
#define DROP_TX_PRT_BITS0_CH2f 13720
#define DROP_TX_PRT_BITS0_CH3f 13721
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSf 13722
#define DROP_VECTORf 13723
#define DRPA_LINK_ACTV_ERR_P_INTf 13724
#define DRPA_LINK_ACTV_ERR_P_INT_MASKf 13725
#define DRPA_LINK_ACTV_ERR_S_INTf 13726
#define DRPA_LINK_ACTV_ERR_S_INT_MASKf 13727
#define DRPB_LINK_ACTV_ERR_P_INTf 13728
#define DRPB_LINK_ACTV_ERR_P_INT_MASKf 13729
#define DRPB_LINK_ACTV_ERR_S_INTf 13730
#define DRPB_LINK_ACTV_ERR_S_INT_MASKf 13731
#define DRPPROBf 13732
#define DRPPROBINDX1f 13733
#define DRPPROBINDX2f 13734
#define DRPTHf 13735
#define DRP_IP_P_INTf 13736
#define DRP_IP_P_INT_MASKf 13737
#define DRP_IP_S_INTf 13738
#define DRP_IP_S_INT_MASKf 13739
#define DRP_PROBf 13740
#define DRP_PROB_INDX_1f 13741
#define DRP_PROB_INDX_2f 13742
#define DRP_THf 13743
#define DRR_REQ_FIFO_OVERFLOWf 13744
#define DRR_REQ_FIFO_OVERFLOW_DISINTf 13745
#define DRR_REQ_FIFO_PARITYf 13746
#define DRR_REQ_FIFO_PARITY_DISINTf 13747
#define DRR_REQ_FIFO_UNDERFLOWf 13748
#define DRR_REQ_FIFO_UNDERFLOW_DISINTf 13749
#define DRWEf 13750
#define DSCKf 13751
#define DSCPf 13752
#define DSCP_AND_ECN_ENf 13753
#define DSCP_EXPf 13754
#define DSCP_EXP_MAP_INITIATE_PAR_ERRf 13755
#define DSCP_EXP_MAP_PARITY_ERR_MASKf 13756
#define DSCP_EXP_REMARK_INITIATE_PAR_ERRf 13757
#define DSCP_EXP_REMARK_PARITY_ERR_MASKf 13758
#define DSCP_EXP_TO_PCP_DEIf 13759
#define DSCP_EXP_TO_PCP_DEI_INITIATE_PAR_ERRf 13760
#define DSCP_EXP_TO_PCP_DEI_PARITY_ERR_MASKf 13761
#define DSCP_KEYf 13762
#define DSCP_MAPf 13763
#define DSCP_MAPPING_PTRf 13764
#define DSCP_MAP_PAR_ENf 13765
#define DSCP_PAR_ERRf 13766
#define DSCP_PDAf 13767
#define DSCP_PMf 13768
#define DSCP_REMARK_DATAf 13769
#define DSCP_REMARK_INITIATE_PAR_ERRf 13770
#define DSCP_REMARK_PARITY_ERR_MASKf 13771
#define DSCP_SELf 13772
#define DSCP_SRCf 13773
#define DSCP_TABLE_CORRECTED_ERRORf 13774
#define DSCP_TABLE_CORRECTED_ERROR_DISINTf 13775
#define DSCP_TABLE_ENABLE_ECCf 13776
#define DSCP_TABLE_FORCE_UNCORRECTABLE_ERRORf 13777
#define DSCP_TABLE_INITf 13778
#define DSCP_TABLE_INIT_DONEf 13779
#define DSCP_TABLE_PARITY_ENf 13780
#define DSCP_TABLE_PAR_ERRf 13781
#define DSCP_TABLE_PDAf 13782
#define DSCP_TABLE_PMf 13783
#define DSCP_TABLE_TMf 13784
#define DSCP_TABLE_UNCORRECTED_ERRORf 13785
#define DSCP_TABLE_UNCORRECTED_ERROR_DISINTf 13786
#define DSCP_TMf 13787
#define DSCP_UNUSEDf 13788
#define DSCP_WWf 13789
#define DSCRDALLPKTf 13790
#define DSCRDDPf 13791
#define DSCRD_ALL_PKTf 13792
#define DSCRD_DPf 13793
#define DSFRAGf 13794
#define DSFRAG_DISINTf 13795
#define DSFRAG_SELf 13796
#define DSICMPf 13797
#define DSICMP_DISINTf 13798
#define DSICMP_SELf 13799
#define DSIZEf 13800
#define DSL2HEf 13801
#define DSL2HE_DISINTf 13802
#define DSL2HE_SELf 13803
#define DSL3HEf 13804
#define DSL3HE_DISINTf 13805
#define DSL3HE_SELf 13806
#define DSL4HEf 13807
#define DSL4HE_DISINTf 13808
#define DSL4HE_SELf 13809
#define DSM_PAR_ERRORf 13810
#define DSM_PAR_ERROR_INITf 13811
#define DSM_PAR_ERROR_MASKf 13812
#define DSPf 13813
#define DSPETHTYPEf 13814
#define DSPEVENTTABLEf 13815
#define DSPGENERATIONEN_Nf 13816
#define DSPG_CMD_FIFO_0_INITIATE_PAR_ERRf 13817
#define DSPG_CMD_FIFO_0_PARITY_ERR_MASKf 13818
#define DSPG_CMD_FIFO_1_INITIATE_PAR_ERRf 13819
#define DSPG_CMD_FIFO_1_PARITY_ERR_MASKf 13820
#define DSPHEADER0f 13821
#define DSPHEADER1f 13822
#define DSPHEADERSIZE_Nf 13823
#define DSP_2_PORT_MAP__DSPPf 13824
#define DSP_EVENT_ROUTE_ENTRYf 13825
#define DSP_EVENT_ROUTE_INITIATE_PAR_ERRf 13826
#define DSP_EVENT_ROUTE_LINEf 13827
#define DSP_EVENT_ROUTE_PARITY_ERR_MASKf 13828
#define DSP_EVENT_ROUTE_TO_DSP_0f 13829
#define DSP_EVENT_ROUTE_TO_DSP_1f 13830
#define DSP_EVENT_ROUTE_TO_LOOPBACKf 13831
#define DSP_FIRST_CMD_OFFSETf 13832
#define DSP_GENERATION_ENf 13833
#define DSP_HEADERf 13834
#define DSP_HEADER_SIZEf 13835
#define DSP_IDENTIFIER_BYTES_TO_SKIPf 13836
#define DSP_IDENTIFIER_CHECKf 13837
#define DSP_IDENTIFIER_IDf 13838
#define DSP_IDENTIFIER_MASKf 13839
#define DSP_PTR_MAP_INITIATE_PAR_ERRf 13840
#define DSP_PTR_MAP_PARITY_ERR_MASKf 13841
#define DSP_SOURCE_DEVICE_BYTES_TO_SKIPf 13842
#define DSP_SOURCE_DEVICE_IDENTIFIER_IDf 13843
#define DSP_SOURCE_DEVICE_IDENTIFIER_MASKf 13844
#define DSP_SOURCE_DEVICE_PERFORM_CHECKf 13845
#define DSSSTACKINGDISCARDf 13846
#define DSS_STACKING_INTf 13847
#define DSS_STACKING_INT_MASKf 13848
#define DSTDISCf 13849
#define DST_ADDRf 13850
#define DST_BURST_LENf 13851
#define DST_BURST_SIZEf 13852
#define DST_CACHE_CTRLf 13853
#define DST_CLASS_ID_SELf 13854
#define DST_CONTAINER_MODEf 13855
#define DST_CPUf 13856
#define DST_DISCARDf 13857
#define DST_DISCARD0f 13858
#define DST_DISCARD1f 13859
#define DST_DISCARD_0f 13860
#define DST_DISCARD_1f 13861
#define DST_DISCARD_2f 13862
#define DST_DISCARD_3f 13863
#define DST_HBIT_TMf 13864
#define DST_HBIT_WWf 13865
#define DST_HG_LOOKUP_BITMAPf 13866
#define DST_HITf 13867
#define DST_INCf 13868
#define DST_IPf 13869
#define DST_MODIDf 13870
#define DST_PORTf 13871
#define DST_PORT_MASKf 13872
#define DST_PORT_NUMf 13873
#define DST_PORT_NUM_CAPTf 13874
#define DST_PORT_NUM_MASKf 13875
#define DST_PORT_NUM_VALUEf 13876
#define DST_PP_PORT_CAPTf 13877
#define DST_PP_PORT_MASKf 13878
#define DST_PP_PORT_VALUEf 13879
#define DST_PROT_CTRLf 13880
#define DST_PVLAN_PORT_TYPEf 13881
#define DST_QUEUEf 13882
#define DST_REALM_IDf 13883
#define DST_SELECTf 13884
#define DST_SYSTEM_PORTf 13885
#define DST_SYSTEM_PORT_IDf 13886
#define DST_VIFf 13887
#define DS_QE_STATUSf 13888
#define DS_QE_STATUS_DISINTf 13889
#define DTf 13890
#define DTLf 13891
#define DTQ0RDADDRf 13892
#define DTQ0WRADDRf 13893
#define DTQ1RDADDRf 13894
#define DTQ1WRADDRf 13895
#define DTQ2RDADDRf 13896
#define DTQ2WRADDRf 13897
#define DTQ3RDADDRf 13898
#define DTQ3WRADDRf 13899
#define DTQ4RDADDRf 13900
#define DTQ4WRADDRf 13901
#define DTQ5RDADDRf 13902
#define DTQ5WRADDRf 13903
#define DTQ6RDADDRf 13904
#define DTQ6WRADDRf 13905
#define DTQEGQTHf 13906
#define DTQMAXOCf 13907
#define DTQMAXOCQNUMf 13908
#define DTQSIZE0f 13909
#define DTQSIZE1f 13910
#define DTQSIZE2f 13911
#define DTQSIZE3f 13912
#define DTQSIZE4f 13913
#define DTQSIZE5f 13914
#define DTQSIZE6f 13915
#define DTQSTART0f 13916
#define DTQSTART1f 13917
#define DTQSTART2f 13918
#define DTQSTART3f 13919
#define DTQSTART4f 13920
#define DTQSTART5f 13921
#define DTQSTART6f 13922
#define DTQS_EMPTYf 13923
#define DTQS_EMPTY_MASKf 13924
#define DTQS_FULLf 13925
#define DTQS_FULL_MASKf 13926
#define DTQTH0f 13927
#define DTQTH1f 13928
#define DTQTH2f 13929
#define DTQTH3f 13930
#define DTQTH4f 13931
#define DTQTH5f 13932
#define DTQTH6f 13933
#define DTQ_0_RD_ADDRf 13934
#define DTQ_0_WR_ADDRf 13935
#define DTQ_1_RD_ADDRf 13936
#define DTQ_1_WR_ADDRf 13937
#define DTQ_2_IPT_OVTH_FCf 13938
#define DTQ_2_RD_ADDRf 13939
#define DTQ_2_WR_ADDRf 13940
#define DTQ_3_RD_ADDRf 13941
#define DTQ_3_WR_ADDRf 13942
#define DTQ_4_RD_ADDRf 13943
#define DTQ_4_WR_ADDRf 13944
#define DTQ_5_RD_ADDRf 13945
#define DTQ_5_WR_ADDRf 13946
#define DTQ_6_RD_ADDRf 13947
#define DTQ_6_WR_ADDRf 13948
#define DTQ_EGQ_THf 13949
#define DTQ_MAX_OCf 13950
#define DTQ_MAX_OC_QNUMf 13951
#define DTQ_SCH_FC_THf 13952
#define DTQ_SIZE_0f 13953
#define DTQ_SIZE_1f 13954
#define DTQ_SIZE_2f 13955
#define DTQ_SIZE_3f 13956
#define DTQ_SIZE_4f 13957
#define DTQ_SIZE_5f 13958
#define DTQ_SIZE_6f 13959
#define DTQ_START_0f 13960
#define DTQ_START_1f 13961
#define DTQ_START_2f 13962
#define DTQ_START_3f 13963
#define DTQ_START_4f 13964
#define DTQ_START_5f 13965
#define DTQ_START_6f 13966
#define DTQ_TH_0f 13967
#define DTQ_TH_1f 13968
#define DTQ_TH_2f 13969
#define DTQ_TH_3f 13970
#define DTQ_TH_4f 13971
#define DTQ_TH_5f 13972
#define DTQ_TH_6f 13973
#define DTRRXFULLf 13974
#define DTRRXFULL_Lf 13975
#define DTRTXFULLf 13976
#define DTRTXFULL_Lf 13977
#define DTR_MODEf 13978
#define DTU_ENf 13979
#define DTU_LTE_ADR0f 13980
#define DTU_LTE_ADR1f 13981
#define DTU_LTE_D0F_0f 13982
#define DTU_LTE_D0F_1f 13983
#define DTU_LTE_D0R_0f 13984
#define DTU_LTE_D0R_1f 13985
#define DTU_LTE_D1F_0f 13986
#define DTU_LTE_D1F_1f 13987
#define DTU_LTE_D1R_0f 13988
#define DTU_LTE_D1R_1f 13989
#define DTYPEf 13990
#define DTYPE0f 13991
#define DTYPE1f 13992
#define DTYPE10f 13993
#define DTYPE11f 13994
#define DTYPE12f 13995
#define DTYPE13f 13996
#define DTYPE14f 13997
#define DTYPE15f 13998
#define DTYPE2f 13999
#define DTYPE3f 14000
#define DTYPE4f 14001
#define DTYPE5f 14002
#define DTYPE6f 14003
#define DTYPE7f 14004
#define DTYPE8f 14005
#define DTYPE9f 14006
#define DT_ICFI_ACTIONf 14007
#define DT_IPRI_ACTIONf 14008
#define DT_ITAG_ACTIONf 14009
#define DT_MODEf 14010
#define DT_NOVT_VPRI_ACTIONf 14011
#define DT_NOVT_VTAG_ACTIONf 14012
#define DT_OCFI_ACTIONf 14013
#define DT_OFFSETf 14014
#define DT_OPRI_ACTIONf 14015
#define DT_OTAG_ACTIONf 14016
#define DT_PITAG_ACTIONf 14017
#define DT_POTAG_ACTIONf 14018
#define DT_SHIFTf 14019
#define DT_VT_VPRI_ACTIONf 14020
#define DT_VT_VTAG_ACTIONf 14021
#define DUf 14022
#define DUALSHAPERENAf 14023
#define DUAL_EJECT_MODEf 14024
#define DUAL_MODID_ENf 14025
#define DUAL_MODID_ENABLEf 14026
#define DUAL_PIPE_ENf 14027
#define DUAL_PORT_TX_CREDITSf 14028
#define DUAL_RANKf 14029
#define DUAL_SHAPER_ENAf 14030
#define DUAL_XGXS_MODE_SELf 14031
#define DUCTP_0_ECC_1B_ERR_MASKf 14032
#define DUCTP_0_ECC_2B_ERR_MASKf 14033
#define DUCTP_0_INITIATE_ECC_1B_ERRf 14034
#define DUCTP_0_INITIATE_ECC_2B_ERRf 14035
#define DUCTP_1_ECC_1B_ERR_MASKf 14036
#define DUCTP_1_ECC_2B_ERR_MASKf 14037
#define DUCTP_1_INITIATE_ECC_1B_ERRf 14038
#define DUCTP_1_INITIATE_ECC_2B_ERRf 14039
#define DUCTP_2_ECC_1B_ERR_MASKf 14040
#define DUCTP_2_ECC_2B_ERR_MASKf 14041
#define DUCTP_2_INITIATE_ECC_1B_ERRf 14042
#define DUCTP_2_INITIATE_ECC_2B_ERRf 14043
#define DUCTP_3_ECC_1B_ERR_MASKf 14044
#define DUCTP_3_ECC_2B_ERR_MASKf 14045
#define DUCTP_3_INITIATE_ECC_1B_ERRf 14046
#define DUCTP_3_INITIATE_ECC_2B_ERRf 14047
#define DUCTS_0_ECC_1B_ERR_MASKf 14048
#define DUCTS_0_ECC_2B_ERR_MASKf 14049
#define DUCTS_0_INITIATE_ECC_1B_ERRf 14050
#define DUCTS_0_INITIATE_ECC_2B_ERRf 14051
#define DUCTS_1_ECC_1B_ERR_MASKf 14052
#define DUCTS_1_ECC_2B_ERR_MASKf 14053
#define DUCTS_1_INITIATE_ECC_1B_ERRf 14054
#define DUCTS_1_INITIATE_ECC_2B_ERRf 14055
#define DUCTS_2_ECC_1B_ERR_MASKf 14056
#define DUCTS_2_ECC_2B_ERR_MASKf 14057
#define DUCTS_2_INITIATE_ECC_1B_ERRf 14058
#define DUCTS_2_INITIATE_ECC_2B_ERRf 14059
#define DUCTS_3_ECC_1B_ERR_MASKf 14060
#define DUCTS_3_ECC_2B_ERR_MASKf 14061
#define DUCTS_3_INITIATE_ECC_1B_ERRf 14062
#define DUCTS_3_INITIATE_ECC_2B_ERRf 14063
#define DUMMYf 14064
#define DUMMY0f 14065
#define DUMMY1f 14066
#define DUMMYDATA0f 14067
#define DUMMYDATA1f 14068
#define DUMMYDATA2f 14069
#define DUMMYDATA3f 14070
#define DUMMYDATA4f 14071
#define DUMMYDATA5f 14072
#define DUMMYDATA6f 14073
#define DUMMYDATA7f 14074
#define DUMMY_0f 14075
#define DUMMY_1f 14076
#define DUMMY_2f 14077
#define DUMMY_3f 14078
#define DUMMY_BITSf 14079
#define DUMMY_CYCLESf 14080
#define DUMMY_INDEXf 14081
#define DUMMY_IPMCf 14082
#define DUMMY_IPMC_0f 14083
#define DUMMY_IPMC_1f 14084
#define DUMMY_IPMC_2f 14085
#define DUMMY_IPMC_3f 14086
#define DUMMY_KEY_BITSf 14087
#define DUMMY_V6f 14088
#define DUMMY_V6_0f 14089
#define DUMMY_V6_1f 14090
#define DUMMY_V6_2f 14091
#define DUMMY_V6_3f 14092
#define DUMMY_VLAN_IDf 14093
#define DUPLEXf 14094
#define DUPLEX_STATf 14095
#define DUPLEX_STATUSf 14096
#define DUPLICATEf 14097
#define DUPLICATE_PTRf 14098
#define DUPLICATE_PTR_DISINTf 14099
#define DUP_BLK_OFFSETf 14100
#define DUP_IPV4f 14101
#define DUP_IPV6_128f 14102
#define DUP_IPV6_64f 14103
#define DUP_L2f 14104
#define DURATIONSELECTf 14105
#define DUTYHI_CNT_0f 14106
#define DUTYHI_CNT_1f 14107
#define DUTYHI_CNT_2f 14108
#define DUTYHI_CNT_3f 14109
#define DVPf 14110
#define DVP_ATTRIBUTE_1_INDEXf 14111
#define DVP_GROUP_PTRf 14112
#define DVP_IS_NETWORK_PORTf 14113
#define DVP_LAG_IDf 14114
#define DVP_NETWORK_GROUPf 14115
#define DVP_PDAf 14116
#define DVP_PROFILEf 14117
#define DVP_PROFILE_ECC_ENf 14118
#define DVP_RES_INFOf 14119
#define DVP_TMf 14120
#define DVSCALENDARSELCHNIFXXf 14121
#define DVSCALENDARSELCPUf 14122
#define DVSCALENDARSELRCYf 14123
#define DVSCREDITCNTf 14124
#define DVSCREDITCNTOVF_FINf 14125
#define DVSFCCNTf 14126
#define DVSFCCNTFINf 14127
#define DVSFC_CNTf 14128
#define DVSFC_CNT_OVF_FINf 14129
#define DVSFILTERNIFf 14130
#define DVSFILTERPORTf 14131
#define DVSLINKCNTf 14132
#define DVSMAXRCILEVELf 14133
#define DVSRCICNTf 14134
#define DVSRCICNTFINf 14135
#define DVSRCILEVELf 14136
#define DVSRCI_CNTf 14137
#define DVSRCI_CNT_OVF_FINf 14138
#define DVS_CALENDAR_SEL_CH_NI_FXXf 14139
#define DVS_CREDIT_CNTf 14140
#define DVS_CREDIT_CNT_OVF_FINf 14141
#define DVS_FILTER_NIFf 14142
#define DVS_FILTER_PORTf 14143
#define DVS_LINK_CNTf 14144
#define DVS_MAX_RCI_LEVELf 14145
#define DVS_RCI_LEVELf 14146
#define DW0f 14147
#define DW0_PARTIALf 14148
#define DW0_TCAM_WR_ADDR_B0f 14149
#define DW1f 14150
#define DW2f 14151
#define DW3f 14152
#define DW4f 14153
#define DW5f 14154
#define DW6f 14155
#define DW7f 14156
#define DW8f 14157
#define DW9f 14158
#define DWBf 14159
#define DWF1f 14160
#define DWF1_MASKf 14161
#define DWF2f 14162
#define DWF2_MASKf 14163
#define DWF3f 14164
#define DWF3_MASKf 14165
#define DWF4f 14166
#define DWF4_MASKf 14167
#define DWM_8P_INITIATE_PAR_ERRf 14168
#define DWM_8P_PARITY_ERR_MASKf 14169
#define DWM_INITIATE_PAR_ERRf 14170
#define DWM_PARITY_ERR_MASKf 14171
#define DWORDf 14172
#define DWRESERVEDf 14173
#define DWRESERVED_MASKf 14174
#define DWRR_OR_SHAPINGf 14175
#define DW_CNTf 14176
#define DW_DOUBLE_WIDE_MODEf 14177
#define DW_DOUBLE_WIDE_MODE_MASKf 14178
#define DW_REQUIREDf 14179
#define DYNAMICf 14180
#define DYNAMICCELLCOUNTf 14181
#define DYNAMIC_ENABLEf 14182
#define DYNAMIC_MEMORY_ENf 14183
#define DYNAMIC_MODEf 14184
#define DYNCELLLIMITf 14185
#define DYNCELLRESETLIMITf 14186
#define DYNCELLRESETLIMITSELf 14187
#define DYNCELLSETLIMITf 14188
#define DYNMf 14189
#define DYNODTLENGTHf 14190
#define DYNODTSTARTDELAYf 14191
#define DYNPKTCNTPORTf 14192
#define DYNRESETLIMPORTf 14193
#define DYNXQCNTPORTf 14194
#define DYN_CLK_ENf 14195
#define DYN_ODT_LENGTHf 14196
#define DYN_ODT_START_DELAYf 14197
#define DYN_UPD_FSM0_COMPLETE_INTERRUPTf 14198
#define DYN_UPD_FSM0_COMPLETE_INTERRUPT_DISINTf 14199
#define DYN_UPD_FSM1_COMPLETE_INTERRUPTf 14200
#define DYN_UPD_FSM1_COMPLETE_INTERRUPT_DISINTf 14201
#define DYN_UPD_FSM2_COMPLETE_INTERRUPTf 14202
#define DYN_UPD_FSM2_COMPLETE_INTERRUPT_DISINTf 14203
#define DYN_UPD_FSM3_COMPLETE_INTERRUPTf 14204
#define DYN_UPD_FSM3_COMPLETE_INTERRUPT_DISINTf 14205
#define DYN_XQ_ENf 14206
#define D_BYTES_12_15f 14207
#define D_ID0f 14208
#define D_ID1f 14209
#define D_ID_MASK0f 14210
#define D_ID_MASK1f 14211
#define D_REQ_FIFO_OVERFLOWf 14212
#define D_REQ_FIFO_OVERFLOW_DISINTf 14213
#define D_REQ_FIFO_PARITYf 14214
#define D_REQ_FIFO_PARITY_DISINTf 14215
#define D_REQ_FIFO_UNDERFLOWf 14216
#define D_REQ_FIFO_UNDERFLOW_DISINTf 14217
#define D_RESOURCEf 14218
#define D_RESOURCE_CFAPE_FULLf 14219
#define D_RESOURCE_CFAPE_VLDf 14220
#define D_RESOURCE_CFAPI_FULLf 14221
#define D_RESOURCE_CFAPI_VLDf 14222
#define D_RESOURCE_E2EFCf 14223
#define D_RESOURCE_E2EFC_EMAf 14224
#define D_RESOURCE_E2EFC_EXTf 14225
#define D_RESOURCE_E2EFC_INTf 14226
#define D_RESOURCE_E2EFC_QENf 14227
#define D_RESOURCE_E2EFC_RQEf 14228
#define D_RESOURCE_MTRIf 14229
#define D_RESOURCE_NO_DEST_PORTf 14230
#define D_RESOURCE_ONLY_EMIRRORf 14231
#define D_RESOURCE_PBI_DISCARDf 14232
#define D_RESOURCE_THDI_EMAf 14233
#define D_RESOURCE_THDI_EXTf 14234
#define D_RESOURCE_THDI_INTf 14235
#define D_RESOURCE_THDI_QENf 14236
#define D_RESOURCE_THDI_RQEf 14237
#define D_RESOURCE_THDO_EMAf 14238
#define D_RESOURCE_THDO_RQEEf 14239
#define D_RESOURCE_THDO_RQEIf 14240
#define D_RESOURCE_THDO_RQEQf 14241
#define D_RESOURCE_THDO_UC_BUFFf 14242
#define D_RESOURCE_THDO_UC_QENf 14243
#define D_RESOURCE_TOQ_QEN_FULLf 14244
#define D_RESOURCE_WREDf 14245
#define D_TYPEf 14246
#define D_TYPE_MASKf 14247
#define E2ECC_DATA_HDR_0f 14248
#define E2ECC_DATA_HDR_0_HIf 14249
#define E2ECC_DATA_HDR_0_LOf 14250
#define E2ECC_DATA_HDR_1f 14251
#define E2ECC_DATA_HDR_1_HIf 14252
#define E2ECC_DATA_HDR_1_LOf 14253
#define E2ECC_HCFC_TIMERf 14254
#define E2ECC_HOL_ENf 14255
#define E2ECC_MODULE_HDR_0f 14256
#define E2ECC_MODULE_HDR_0_HIf 14257
#define E2ECC_MODULE_HDR_0_LOf 14258
#define E2ECC_MODULE_HDR_1f 14259
#define E2ECC_MODULE_HDR_1_HIf 14260
#define E2ECC_MODULE_HDR_1_LOf 14261
#define E2ECC_RPT_ENf 14262
#define E2ECNT_PTRf 14263
#define E2EFCPARITYERRORf 14264
#define E2EFCPARITYERRORINTMASKf 14265
#define E2EFC_COUNT_IDf 14266
#define E2EFC_CTR_IDf 14267
#define E2EFC_DATA_HDR_0f 14268
#define E2EFC_DATA_HDR_0_HIf 14269
#define E2EFC_DATA_HDR_0_LOf 14270
#define E2EFC_DATA_HDR_1f 14271
#define E2EFC_DATA_HDR_1_HIf 14272
#define E2EFC_DATA_HDR_1_LOf 14273
#define E2EFC_DEQ_VALIDf 14274
#define E2EFC_EMA_CNT_OVERFLOWf 14275
#define E2EFC_EMA_CNT_OVERFLOW_DISINTf 14276
#define E2EFC_EMA_CNT_UNDERRUNf 14277
#define E2EFC_EMA_CNT_UNDERRUN_DISINTf 14278
#define E2EFC_EMA_OVERFLOW_CNT_IDf 14279
#define E2EFC_EMA_UNDERRUN_CNT_IDf 14280
#define E2EFC_ERR_ENf 14281
#define E2EFC_EXT_CNT_OVERFLOWf 14282
#define E2EFC_EXT_CNT_OVERFLOW_DISINTf 14283
#define E2EFC_EXT_CNT_UNDERRUNf 14284
#define E2EFC_EXT_CNT_UNDERRUN_DISINTf 14285
#define E2EFC_EXT_OVERFLOW_CNT_IDf 14286
#define E2EFC_EXT_UNDERRUN_CNT_IDf 14287
#define E2EFC_INTRf 14288
#define E2EFC_INTR_DISINTf 14289
#define E2EFC_INT_CNT_OVERFLOWf 14290
#define E2EFC_INT_CNT_OVERFLOW_DISINTf 14291
#define E2EFC_INT_CNT_UNDERRUNf 14292
#define E2EFC_INT_CNT_UNDERRUN_DISINTf 14293
#define E2EFC_INT_OVERFLOW_CNT_IDf 14294
#define E2EFC_INT_UNDERRUN_CNT_IDf 14295
#define E2EFC_MODULE_HDR_0f 14296
#define E2EFC_MODULE_HDR_0_HIf 14297
#define E2EFC_MODULE_HDR_0_LOf 14298
#define E2EFC_MODULE_HDR_1f 14299
#define E2EFC_MODULE_HDR_1_HIf 14300
#define E2EFC_MODULE_HDR_1_LOf 14301
#define E2EFC_PARITY_CHK_ENf 14302
#define E2EFC_PARITY_GEN_ENf 14303
#define E2EFC_PARITY_STAT_CLEARf 14304
#define E2EFC_PAR_ERRf 14305
#define E2EFC_PAR_ERR_ENf 14306
#define E2EFC_PRI_BKPf 14307
#define E2EFC_QEN_CNT_OVERFLOWf 14308
#define E2EFC_QEN_CNT_OVERFLOW_DISINTf 14309
#define E2EFC_QEN_CNT_UNDERRUNf 14310
#define E2EFC_QEN_CNT_UNDERRUN_DISINTf 14311
#define E2EFC_QEN_OVERFLOW_CNT_IDf 14312
#define E2EFC_QEN_UNDERRUN_CNT_IDf 14313
#define E2EFC_REFRESH_ENf 14314
#define E2EFC_RQE_CNT_OVERFLOWf 14315
#define E2EFC_RQE_CNT_OVERFLOW_DISINTf 14316
#define E2EFC_RQE_CNT_UNDERRUNf 14317
#define E2EFC_RQE_CNT_UNDERRUN_DISINTf 14318
#define E2EFC_RQE_OVERFLOW_CNT_IDf 14319
#define E2EFC_RQE_UNDERRUN_CNT_IDf 14320
#define E2EFC_VLDf 14321
#define E2EMOD_PTRf 14322
#define E2ESRC_PIDf 14323
#define E2E_CC_CAPTf 14324
#define E2E_CC_DROP_DISINTf 14325
#define E2E_CC_DROP_SELf 14326
#define E2E_CC_MASKf 14327
#define E2E_CC_VALUEf 14328
#define E2E_ENABLEf 14329
#define E2E_HOL_ENf 14330
#define E2E_HOL_STATUS0_CORRECTED_ERRORf 14331
#define E2E_HOL_STATUS0_CORRECTED_ERROR_DISINTf 14332
#define E2E_HOL_STATUS0_ENABLE_ECCf 14333
#define E2E_HOL_STATUS0_FORCE_UNCORRECTABLE_ERRORf 14334
#define E2E_HOL_STATUS0_INITf 14335
#define E2E_HOL_STATUS0_INIT_DONEf 14336
#define E2E_HOL_STATUS0_PMf 14337
#define E2E_HOL_STATUS0_TMf 14338
#define E2E_HOL_STATUS0_UNCORRECTED_ERRORf 14339
#define E2E_HOL_STATUS0_UNCORRECTED_ERROR_DISINTf 14340
#define E2E_HOL_STATUS1_CORRECTED_ERRORf 14341
#define E2E_HOL_STATUS1_CORRECTED_ERROR_DISINTf 14342
#define E2E_HOL_STATUS1_ENABLE_ECCf 14343
#define E2E_HOL_STATUS1_FORCE_UNCORRECTABLE_ERRORf 14344
#define E2E_HOL_STATUS1_INITf 14345
#define E2E_HOL_STATUS1_INIT_DONEf 14346
#define E2E_HOL_STATUS1_PMf 14347
#define E2E_HOL_STATUS1_TMf 14348
#define E2E_HOL_STATUS1_UNCORRECTED_ERRORf 14349
#define E2E_HOL_STATUS1_UNCORRECTED_ERROR_DISINTf 14350
#define E2E_HOL_STATUS2_CORRECTED_ERRORf 14351
#define E2E_HOL_STATUS2_CORRECTED_ERROR_DISINTf 14352
#define E2E_HOL_STATUS2_ENABLE_ECCf 14353
#define E2E_HOL_STATUS2_FORCE_UNCORRECTABLE_ERRORf 14354
#define E2E_HOL_STATUS2_INITf 14355
#define E2E_HOL_STATUS2_INIT_DONEf 14356
#define E2E_HOL_STATUS2_PMf 14357
#define E2E_HOL_STATUS2_TMf 14358
#define E2E_HOL_STATUS2_UNCORRECTED_ERRORf 14359
#define E2E_HOL_STATUS2_UNCORRECTED_ERROR_DISINTf 14360
#define E2E_HOL_STATUS3_CORRECTED_ERRORf 14361
#define E2E_HOL_STATUS3_CORRECTED_ERROR_DISINTf 14362
#define E2E_HOL_STATUS3_ENABLE_ECCf 14363
#define E2E_HOL_STATUS3_FORCE_UNCORRECTABLE_ERRORf 14364
#define E2E_HOL_STATUS3_INITf 14365
#define E2E_HOL_STATUS3_INIT_DONEf 14366
#define E2E_HOL_STATUS3_PMf 14367
#define E2E_HOL_STATUS3_TMf 14368
#define E2E_HOL_STATUS3_UNCORRECTED_ERRORf 14369
#define E2E_HOL_STATUS3_UNCORRECTED_ERROR_DISINTf 14370
#define E2E_HOL_STATUS_1_DCMf 14371
#define E2E_HOL_STATUS_1_HI_TMf 14372
#define E2E_HOL_STATUS_1_PARITY_ENf 14373
#define E2E_HOL_STATUS_1_PAR_ERRf 14374
#define E2E_HOL_STATUS_1_PDA_0f 14375
#define E2E_HOL_STATUS_1_PDA_1f 14376
#define E2E_HOL_STATUS_1_PDA_2f 14377
#define E2E_HOL_STATUS_1_PMf 14378
#define E2E_HOL_STATUS_1_TMf 14379
#define E2E_HOL_STATUS_DCMf 14380
#define E2E_HOL_STATUS_HI_TMf 14381
#define E2E_HOL_STATUS_PARITY_ENf 14382
#define E2E_HOL_STATUS_PAR_ERRf 14383
#define E2E_HOL_STATUS_PDA_0f 14384
#define E2E_HOL_STATUS_PDA_1f 14385
#define E2E_HOL_STATUS_PDA_2f 14386
#define E2E_HOL_STATUS_PMf 14387
#define E2E_HOL_STATUS_TMf 14388
#define E2E_HOL_STATUS_WWf 14389
#define E2E_IBP_ENf 14390
#define E2E_IBP_PKT_CAPTf 14391
#define E2E_IBP_PKT_MASKf 14392
#define E2E_IBP_PKT_VALUEf 14393
#define E2E_LOW_LATENCY_ENf 14394
#define E2E_MAXTIMER_SELf 14395
#define E2E_MINTIMER_SELf 14396
#define EADDRf 14397
#define EADD_ERSPAN_OUTER_VLANf 14398
#define EADD_OPTIONAL_HEADERf 14399
#define EADD_TRILL_OUTER_VLANf 14400
#define EARLY_BRESP_ENf 14401
#define EARLY_CRSf 14402
#define EARLY_DEMAND_REQf 14403
#define EARLY_DEMAND_REQ_DISINTf 14404
#define EARLY_E2E_SELECTf 14405
#define EARLY_FULLf 14406
#define EARLY_FULL_RESET_THRf 14407
#define EARLY_FULL_THRf 14408
#define EARLY_GRANT_ERRORf 14409
#define EARLY_GRANT_ERROR_DISINTf 14410
#define EARLY_SLEEPf 14411
#define EAV_CAPABLEf 14412
#define EAV_DATA_PKTf 14413
#define EAV_ENABLEf 14414
#define EAV_MODEf 14415
#define EAV_MODE_0f 14416
#define EAV_MODE_1f 14417
#define EAV_MODE_2f 14418
#define EAV_MODE_3f 14419
#define EAV_THD_SEL_6LSBf 14420
#define EB3_ADDR_PARITY_ENABLEf 14421
#define EB3_DATA_PARITY_ENABLEf 14422
#define EB3_PARITY_DEBUG_CTRL_BITf 14423
#define EB3_PARITY_INTRf 14424
#define EB3_PARITY_INTR_CLEARf 14425
#define EB3_PARITY_INTR_MASKf 14426
#define EB3_PARITY_POLARITY_CFGf 14427
#define EBI_CS_0_ADDR_1FC0_XORf 14428
#define EBI_CS_0_SELf 14429
#define EBI_CS_0_USES_NANDf 14430
#define EBI_CS_1_ADDR_1FC0_XORf 14431
#define EBI_CS_1_SELf 14432
#define EBI_CS_1_USES_NANDf 14433
#define EBI_CS_2_ADDR_1FC0_XORf 14434
#define EBI_CS_2_SELf 14435
#define EBI_CS_2_USES_NANDf 14436
#define EBI_CS_3_ADDR_1FC0_XORf 14437
#define EBI_CS_3_SELf 14438
#define EBI_CS_3_USES_NANDf 14439
#define EBI_CS_4_ADDR_1FC0_XORf 14440
#define EBI_CS_4_SELf 14441
#define EBI_CS_4_USES_NANDf 14442
#define EBI_CS_5_ADDR_1FC0_XORf 14443
#define EBI_CS_5_SELf 14444
#define EBI_CS_5_USES_NANDf 14445
#define EBI_CS_6_ADDR_1FC0_XORf 14446
#define EBI_CS_6_SELf 14447
#define EBI_CS_6_USES_NANDf 14448
#define EBI_CS_7_ADDR_1FC0_XORf 14449
#define EBI_CS_7_SELf 14450
#define EBI_CS_7_USES_NANDf 14451
#define EBLf 14452
#define EBL_0f 14453
#define EBL_1f 14454
#define EBL_2f 14455
#define EBL_3f 14456
#define EBSf 14457
#define EBS_EXPONENTf 14458
#define EBS_MANTISSAf 14459
#define EBS_MANTISSA_64f 14460
#define EBS_MANT_64f 14461
#define EB_ENABLEf 14462
#define EB_TREX2_DEBUG_ENABLEf 14463
#define ECB_BP_CLR_THRf 14464
#define ECB_BP_SET_THRf 14465
#define ECB_COUNTf 14466
#define ECB_DED_COUNTf 14467
#define ECB_DED_COUNT_WRAPf 14468
#define ECB_DED_ERRf 14469
#define ECB_EMPTYf 14470
#define ECB_ER_CUR_COUNTf 14471
#define ECB_FIFO_DEPTHf 14472
#define ECB_FULLf 14473
#define ECB_HI_ACCUMf 14474
#define ECB_INJECT_PERRf 14475
#define ECB_PERR_MODE_SINGLEf 14476
#define ECB_RPf 14477
#define ECB_SEC_COUNTf 14478
#define ECB_SEC_COUNT_WRAPf 14479
#define ECB_SEC_ERRf 14480
#define ECB_SHOW_CUR_COUNTf 14481
#define ECB_WPf 14482
#define ECCf 14483
#define ECC0f 14484
#define ECC0_ALLf 14485
#define ECC1f 14486
#define ECC1_ALLf 14487
#define ECC2f 14488
#define ECC2_ALLf 14489
#define ECC3f 14490
#define ECC3_ALLf 14491
#define ECC4f 14492
#define ECC4_ALLf 14493
#define ECC5f 14494
#define ECC5_ALLf 14495
#define ECC6f 14496
#define ECC6_ALLf 14497
#define ECC7f 14498
#define ECC7_ALLf 14499
#define ECCERRORf 14500
#define ECCERRORFIXEDf 14501
#define ECCERRORFIXEDMASKf 14502
#define ECCERRORMASKf 14503
#define ECCERRVECf 14504
#define ECCINTREGMASKf 14505
#define ECCINTRERRf 14506
#define ECCINTRERRMASKf 14507
#define ECCPf 14508
#define ECCP0f 14509
#define ECCP1f 14510
#define ECCP2f 14511
#define ECCP3f 14512
#define ECCP4f 14513
#define ECCP5f 14514
#define ECCP6f 14515
#define ECCP7f 14516
#define ECCPBITSf 14517
#define ECCPDROPCNTf 14518
#define ECCP_0f 14519
#define ECCP_1f 14520
#define ECCP_2f 14521
#define ECCP_3f 14522
#define ECCP_4f 14523
#define ECC_0f 14524
#define ECC_1f 14525
#define ECC_11_0f 14526
#define ECC_127TO0f 14527
#define ECC_1B_BITMAPf 14528
#define ECC_1B_COUNTERf 14529
#define ECC_1B_ERROR_MASKf 14530
#define ECC_1B_ERROR_STATUSf 14531
#define ECC_1B_ERR_ADDRf 14532
#define ECC_1B_ERR_ADDRESSf 14533
#define ECC_1B_ERR_ADDR_VALIDf 14534
#define ECC_1B_ERR_CNTf 14535
#define ECC_1B_ERR_CNT_OVERFLOWf 14536
#define ECC_1B_ERR_INTf 14537
#define ECC_1B_ERR_INT_MASKf 14538
#define ECC_1B_ERR_INT_MASK_REGf 14539
#define ECC_1B_ERR_INT_REGf 14540
#define ECC_1B_MASKf 14541
#define ECC_2f 14542
#define ECC_255TO128f 14543
#define ECC_2BIT_CHECK_FAILf 14544
#define ECC_2B_BITMAPf 14545
#define ECC_2B_COUNTERf 14546
#define ECC_2B_ERROR_MASKf 14547
#define ECC_2B_ERROR_STATUSf 14548
#define ECC_2B_ERR_ADDRf 14549
#define ECC_2B_ERR_ADDRESSf 14550
#define ECC_2B_ERR_ADDR_VALIDf 14551
#define ECC_2B_ERR_CNTf 14552
#define ECC_2B_ERR_CNT_OVERFLOWf 14553
#define ECC_2B_ERR_INTf 14554
#define ECC_2B_ERR_INT_MASKf 14555
#define ECC_2B_ERR_INT_MASK_REGf 14556
#define ECC_2B_ERR_INT_REGf 14557
#define ECC_2B_ERR_RESET_LLFCf 14558
#define ECC_2B_MASKf 14559
#define ECC_3f 14560
#define ECC_383TO256f 14561
#define ECC_4f 14562
#define ECC_511TO384f 14563
#define ECC_Af 14564
#define ECC_ALLf 14565
#define ECC_CORRECTEDf 14566
#define ECC_CORRUPTf 14567
#define ECC_CORRUPT_0f 14568
#define ECC_CORRUPT_1f 14569
#define ECC_CORRUPT_2f 14570
#define ECC_CORRUPT_3f 14571
#define ECC_CORRUPT_4f 14572
#define ECC_C_ADDRf 14573
#define ECC_C_DATAf 14574
#define ECC_C_IDf 14575
#define ECC_C_SYNDf 14576
#define ECC_DISABLEf 14577
#define ECC_DISABLE_W_UC_ERRf 14578
#define ECC_DM_ERRORf 14579
#define ECC_DOUBLE_BIT_ERR_GENf 14580
#define ECC_DQ_ERRORf 14581
#define ECC_DROPf 14582
#define ECC_DROP_DISINTf 14583
#define ECC_DROP_SELf 14584
#define ECC_ENf 14585
#define ECC_ENABLEf 14586
#define ECC_ERRf 14587
#define ECC_ERRORf 14588
#define ECC_ERROR_1Bf 14589
#define ECC_ERROR_2Bf 14590
#define ECC_ERROR_ADDRESSf 14591
#define ECC_ERROR_ADDRESS0f 14592
#define ECC_ERROR_ADDRESS1f 14593
#define ECC_ERROR_ADDRESS2f 14594
#define ECC_ERROR_ADDRESS3f 14595
#define ECC_ERROR_ADDRESS4f 14596
#define ECC_ERROR_ADDRESS5f 14597
#define ECC_ERROR_ADDRESS_127TO0f 14598
#define ECC_ERROR_ADDRESS_255TO128f 14599
#define ECC_ERROR_ADDRESS_383TO256f 14600
#define ECC_ERROR_ADDRESS_511TO384f 14601
#define ECC_ERROR_ADDRESS_CTRL0f 14602
#define ECC_ERROR_ADDRESS_CTRL1f 14603
#define ECC_ERROR_ADDRESS_LSB0f 14604
#define ECC_ERROR_ADDRESS_LSB1f 14605
#define ECC_ERROR_ADDRESS_MSB0f 14606
#define ECC_ERROR_ADDRESS_MSB1f 14607
#define ECC_ERROR_DISINTf 14608
#define ECC_ERROR_FIXEDf 14609
#define ECC_ERROR_FIXED_MASKf 14610
#define ECC_ERROR_MASKf 14611
#define ECC_ERROR_MEM_IDf 14612
#define ECC_ERROR_TO_CPUf 14613
#define ECC_ERR_2Bf 14614
#define ECC_ERR_2B_MGRPf 14615
#define ECC_ERR_2B_MGRP_0f 14616
#define ECC_ERR_2B_MGRP_1f 14617
#define ECC_ERR_2B_MGRP_10f 14618
#define ECC_ERR_2B_MGRP_11f 14619
#define ECC_ERR_2B_MGRP_12f 14620
#define ECC_ERR_2B_MGRP_13f 14621
#define ECC_ERR_2B_MGRP_14f 14622
#define ECC_ERR_2B_MGRP_15f 14623
#define ECC_ERR_2B_MGRP_2f 14624
#define ECC_ERR_2B_MGRP_3f 14625
#define ECC_ERR_2B_MGRP_4f 14626
#define ECC_ERR_2B_MGRP_5f 14627
#define ECC_ERR_2B_MGRP_6f 14628
#define ECC_ERR_2B_MGRP_7f 14629
#define ECC_ERR_2B_MGRP_8f 14630
#define ECC_ERR_2B_MGRP_9f 14631
#define ECC_ERR_ADDRf 14632
#define ECC_ERR_CORRf 14633
#define ECC_ERR_CORRECTEDf 14634
#define ECC_ERR_CORRECTED_DISINTf 14635
#define ECC_ERR_CORR_DISINTf 14636
#define ECC_ERR_CORR_DOUBLE_FAULTf 14637
#define ECC_ERR_CORR_DOUBLE_FAULT_DISINTf 14638
#define ECC_ERR_DIST_B1f 14639
#define ECC_ERR_DIST_B2f 14640
#define ECC_ERR_DIST_B3f 14641
#define ECC_ERR_DIST_B4f 14642
#define ECC_ERR_INTERRUPTf 14643
#define ECC_ERR_INTERRUPT_MASKf 14644
#define ECC_ERR_INTERRUPT_REGISTER_TESTf 14645
#define ECC_ERR_MGRPf 14646
#define ECC_ERR_MGRP_0f 14647
#define ECC_ERR_MGRP_1f 14648
#define ECC_ERR_MGRP_10f 14649
#define ECC_ERR_MGRP_11f 14650
#define ECC_ERR_MGRP_12f 14651
#define ECC_ERR_MGRP_13f 14652
#define ECC_ERR_MGRP_14f 14653
#define ECC_ERR_MGRP_15f 14654
#define ECC_ERR_MGRP_2f 14655
#define ECC_ERR_MGRP_3f 14656
#define ECC_ERR_MGRP_4f 14657
#define ECC_ERR_MGRP_5f 14658
#define ECC_ERR_MGRP_6f 14659
#define ECC_ERR_MGRP_7f 14660
#define ECC_ERR_MGRP_8f 14661
#define ECC_ERR_MGRP_9f 14662
#define ECC_ERR_MULTIf 14663
#define ECC_ERR_OVQ_B1f 14664
#define ECC_ERR_OVQ_B2f 14665
#define ECC_ERR_OVQ_B3f 14666
#define ECC_ERR_OVQ_B4f 14667
#define ECC_ERR_UCORf 14668
#define ECC_ERR_UCOR_DISINTf 14669
#define ECC_ERR_UCOR_DOUBLE_FAULTf 14670
#define ECC_ERR_UCOR_DOUBLE_FAULT_DISINTf 14671
#define ECC_ERR_UNCORRECTEDf 14672
#define ECC_ERR_UNCORRECTED_DISINTf 14673
#define ECC_FIX_ENf 14674
#define ECC_GEN_ENABLEf 14675
#define ECC_INTERRUPT_REGISTER_TESTf 14676
#define ECC_INTR_ERRf 14677
#define ECC_INTR_ERR_MASKf 14678
#define ECC_LEVELf 14679
#define ECC_MIPS_CORRf 14680
#define ECC_MIPS_UNCORRf 14681
#define ECC_MULTI_MGRPf 14682
#define ECC_MULTI_MGRP_0f 14683
#define ECC_MULTI_MGRP_1f 14684
#define ECC_MULTI_MGRP_10f 14685
#define ECC_MULTI_MGRP_11f 14686
#define ECC_MULTI_MGRP_12f 14687
#define ECC_MULTI_MGRP_13f 14688
#define ECC_MULTI_MGRP_14f 14689
#define ECC_MULTI_MGRP_15f 14690
#define ECC_MULTI_MGRP_2f 14691
#define ECC_MULTI_MGRP_3f 14692
#define ECC_MULTI_MGRP_4f 14693
#define ECC_MULTI_MGRP_5f 14694
#define ECC_MULTI_MGRP_6f 14695
#define ECC_MULTI_MGRP_7f 14696
#define ECC_MULTI_MGRP_8f 14697
#define ECC_MULTI_MGRP_9f 14698
#define ECC_PARITYf 14699
#define ECC_PARITY_ENf 14700
#define ECC_PARITY_INTf 14701
#define ECC_PARITY_INT_MASKf 14702
#define ECC_SINGLE_BIT_ERR_GENf 14703
#define ECC_U_ADDRf 14704
#define ECC_U_DATAf 14705
#define ECC_U_IDf 14706
#define ECC_U_SYNDf 14707
#define ECFG_PSGf 14708
#define ECHOf 14709
#define ECHO_IN_SELf 14710
#define ECIINTf 14711
#define ECIINTENf 14712
#define ECIINTMASKf 14713
#define ECIINTREGf 14714
#define ECIPRESENTf 14715
#define ECI_INTERNAL_INTf 14716
#define ECI_INTERNAL_INT_MASKf 14717
#define ECL_FIFO_OVERFLOWf 14718
#define ECL_FIFO_OVERFLOW_DISINTf 14719
#define ECL_FIFO_PARITYf 14720
#define ECL_FIFO_PARITY_DISINTf 14721
#define ECL_FIFO_UNDERFLOWf 14722
#define ECL_FIFO_UNDERFLOW_DISINTf 14723
#define ECMPf 14724
#define ECMP0f 14725
#define ECMP1f 14726
#define ECMPGROUPSIZEf 14727
#define ECMPGROUPSIZEINDEXf 14728
#define ECMPLBHASHINDEXf 14729
#define ECMPLBKEYCOUNTf 14730
#define ECMPLBKEYSEEDf 14731
#define ECMPLBKEYSHIFTf 14732
#define ECMPLBKEYUSEINPORTf 14733
#define ECMP_COUNTf 14734
#define ECMP_COUNT0f 14735
#define ECMP_COUNT1f 14736
#define ECMP_COUNT_PMf 14737
#define ECMP_COUNT_TMf 14738
#define ECMP_DLB_DISABLEf 14739
#define ECMP_GRP_PAR_ERRf 14740
#define ECMP_GT8f 14741
#define ECMP_HASH_16BITSf 14742
#define ECMP_HASH_FIELD_UPPER_BITS_COUNTf 14743
#define ECMP_HASH_SALTf 14744
#define ECMP_HASH_SELf 14745
#define ECMP_HASH_UDFf 14746
#define ECMP_HASH_USE_DIPf 14747
#define ECMP_HASH_USE_RTAG7f 14748
#define ECMP_LB_HASH_INDEXf 14749
#define ECMP_LB_KEYSELECT0f 14750
#define ECMP_LB_KEYSELECT1f 14751
#define ECMP_LB_KEYSELECT2f 14752
#define ECMP_LB_KEYSELECT3f 14753
#define ECMP_LB_KEYSELECT4f 14754
#define ECMP_LB_KEYSELECT5f 14755
#define ECMP_LB_KEYSELECT6f 14756
#define ECMP_LB_KEYSELECT7f 14757
#define ECMP_LB_KEY_COUNTf 14758
#define ECMP_LB_KEY_SEEDf 14759
#define ECMP_LB_KEY_SHIFTf 14760
#define ECMP_LB_KEY_USE_IN_PORTf 14761
#define ECMP_NH_INFOf 14762
#define ECMP_PMf 14763
#define ECMP_PTRf 14764
#define ECMP_PTR0f 14765
#define ECMP_PTR1f 14766
#define ECMP_RH_DISABLEf 14767
#define ECMP_TMf 14768
#define ECMP_UNUSEDf 14769
#define ECMP_UNUSED0f 14770
#define ECMP_UNUSED1f 14771
#define ECNf 14772
#define ECN0f 14773
#define ECN1f 14774
#define ECN2f 14775
#define ECNENABLEf 14776
#define ECNEXCEEDED0f 14777
#define ECNEXCEEDED1f 14778
#define ECNEXCEEDED2f 14779
#define ECNTR1f 14780
#define ECNTR2f 14781
#define ECNTR3f 14782
#define ECNTR4f 14783
#define ECN_ADMIT_MSKf 14784
#define ECN_CNGf 14785
#define ECN_DSCRD_MSK_PKT_CNTf 14786
#define ECN_DSCRD_MSK_PKT_CNT_OVFf 14787
#define ECN_ENf 14788
#define ECN_ENABLEf 14789
#define ECN_IP_MAPf 14790
#define ECN_MARKEDf 14791
#define ECN_MARKINGf 14792
#define ECN_MARKING_ENf 14793
#define ECN_MARKING_ENABLEf 14794
#define ECN_MASKf 14795
#define ECN_MODEf 14796
#define ECN_MPLS_MAPf 14797
#define ECN_REMARKf 14798
#define ECN_VALUEf 14799
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERRORf 14800
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR_DISINTf 14801
#define ECONTEXT_ALLOCBUFFSCNT_ENABLE_ECCf 14802
#define ECONTEXT_ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 14803
#define ECONTEXT_ALLOCBUFFSCNT_MEM_TMf 14804
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERRORf 14805
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR_DISINTf 14806
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERRORf 14807
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR_DISINTf 14808
#define ECONTEXT_INFLIGHTBUFFCNT_ENABLE_ECCf 14809
#define ECONTEXT_INFLIGHTBUFFCNT_FORCE_UNCORRECTABLE_ERRORf 14810
#define ECONTEXT_INFLIGHTBUFFCNT_MEM_TMf 14811
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERRORf 14812
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR_DISINTf 14813
#define ECONTEXT_TAIL_LLA_CORRECTED_ERRORf 14814
#define ECONTEXT_TAIL_LLA_CORRECTED_ERROR_DISINTf 14815
#define ECONTEXT_TAIL_LLA_ENABLE_ECCf 14816
#define ECONTEXT_TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 14817
#define ECONTEXT_TAIL_LLA_MEM_TMf 14818
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERRORf 14819
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR_DISINTf 14820
#define ECO_B0_CFG_SWITCHf 14821
#define ECO_EEE_LINKUP_CONFIG_ENf 14822
#define ECO_ENABLEDf 14823
#define ECO_MIN_NOF_LINKSf 14824
#define EDf 14825
#define ED66_DEFf 14826
#define EDATABUF_PCGf 14827
#define EDATABUF_PSGf 14828
#define EDBGRQf 14829
#define EDB_BUS_PARITY_ERRORf 14830
#define EDB_CLK_ENFORCEf 14831
#define EDB_ENABLE_PARITYf 14832
#define EDB_FORCE_ERRORf 14833
#define EDCLOOKUP_A_CORRECTED_ERRORf 14834
#define EDCLOOKUP_A_CORRECTED_ERROR_DISINTf 14835
#define EDCLOOKUP_A_UNCORRECTED_ERRORf 14836
#define EDCLOOKUP_A_UNCORRECTED_ERROR_DISINTf 14837
#define EDCLOOKUP_B_CORRECTED_ERRORf 14838
#define EDCLOOKUP_B_CORRECTED_ERROR_DISINTf 14839
#define EDCLOOKUP_B_UNCORRECTED_ERRORf 14840
#define EDCLOOKUP_B_UNCORRECTED_ERROR_DISINTf 14841
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Af 14842
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Bf 14843
#define EDCLOOKUP_ENABLE_ECCf 14844
#define EDCLOOKUP_FORCE_UNCORRECTABLE_ERRORf 14845
#define EDCRTNFIFO_CORRECTED_ERRORf 14846
#define EDCRTNFIFO_CORRECTED_ERROR_DISINTf 14847
#define EDCRTNFIFO_ECC_ERROR_ADDRESSf 14848
#define EDCRTNFIFO_ENABLE_ECCf 14849
#define EDCRTNFIFO_FORCE_UNCORRECTABLE_ERRORf 14850
#define EDCRTNFIFO_UNCORRECTED_ERRORf 14851
#define EDCRTNFIFO_UNCORRECTED_ERROR_DISINTf 14852
#define EDC_MEM_TMf 14853
#define EDC_RTN_NEG_WRAP_ERRORf 14854
#define EDC_RTN_NEG_WRAP_ERROR_DISINTf 14855
#define EDC_RTN_NEG_WRAP_ERROR_MASKf 14856
#define EDS_N_RX_ALIGN_ENABLE_REQUIREDf 14857
#define EDS_N_RX_COMMA_ALIGN_POSITIONf 14858
#define EDS_N_RX_COMMA_POSITION_CHANGEDf 14859
#define EDS_N_RX_DEC_DECOUPLE_DISPARITYf 14860
#define EDS_N_RX_DEC_MASK_DISPARITY_ERRORf 14861
#define EDS_N_RX_SNC_ENABLEDf 14862
#define EDS_N_RX_SNC_MASK_DISPARITY_ERRORf 14863
#define EDS_N_RX_SYNC_STATUSf 14864
#define EDS_N_RX_SYNC_STATUS_CHANGEDf 14865
#define EDS_N_RX_TST_ENABLEf 14866
#define EDS_N_TX_TST_ENABLEf 14867
#define EEDB_BANK_0_INITIATE_PAR_ERRf 14868
#define EEDB_BANK_0_PARITY_ERR_MASKf 14869
#define EEDB_BANK_10_INITIATE_PAR_ERRf 14870
#define EEDB_BANK_10_PARITY_ERR_MASKf 14871
#define EEDB_BANK_11_INITIATE_PAR_ERRf 14872
#define EEDB_BANK_11_PARITY_ERR_MASKf 14873
#define EEDB_BANK_12_INITIATE_PAR_ERRf 14874
#define EEDB_BANK_12_PARITY_ERR_MASKf 14875
#define EEDB_BANK_13_INITIATE_PAR_ERRf 14876
#define EEDB_BANK_13_PARITY_ERR_MASKf 14877
#define EEDB_BANK_14_INITIATE_PAR_ERRf 14878
#define EEDB_BANK_14_PARITY_ERR_MASKf 14879
#define EEDB_BANK_15_INITIATE_PAR_ERRf 14880
#define EEDB_BANK_15_PARITY_ERR_MASKf 14881
#define EEDB_BANK_1_INITIATE_PAR_ERRf 14882
#define EEDB_BANK_1_PARITY_ERR_MASKf 14883
#define EEDB_BANK_2_INITIATE_PAR_ERRf 14884
#define EEDB_BANK_2_PARITY_ERR_MASKf 14885
#define EEDB_BANK_3_INITIATE_PAR_ERRf 14886
#define EEDB_BANK_3_PARITY_ERR_MASKf 14887
#define EEDB_BANK_4_INITIATE_PAR_ERRf 14888
#define EEDB_BANK_4_PARITY_ERR_MASKf 14889
#define EEDB_BANK_5_INITIATE_PAR_ERRf 14890
#define EEDB_BANK_5_PARITY_ERR_MASKf 14891
#define EEDB_BANK_6_INITIATE_PAR_ERRf 14892
#define EEDB_BANK_6_PARITY_ERR_MASKf 14893
#define EEDB_BANK_7_INITIATE_PAR_ERRf 14894
#define EEDB_BANK_7_PARITY_ERR_MASKf 14895
#define EEDB_BANK_8_INITIATE_PAR_ERRf 14896
#define EEDB_BANK_8_PARITY_ERR_MASKf 14897
#define EEDB_BANK_9_INITIATE_PAR_ERRf 14898
#define EEDB_BANK_9_PARITY_ERR_MASKf 14899
#define EEDB_BANK_DATAf 14900
#define EEDB_OUTLIF_ACCESSf 14901
#define EEDB_OUTLIF_BASEf 14902
#define EEE_1000BASE_T_DEFf 14903
#define EEE_100BASE_TX_DEFf 14904
#define EEE_10BASE_TE_DEFf 14905
#define EEE_BB_ENABLEf 14906
#define EEE_BB_TX_Nf 14907
#define EEE_DELAY_ENTRY_TIMERf 14908
#define EEE_DISABLE_RX_PAUSE_ACTIVEf 14909
#define EEE_DISABLE_TX_PAUSE_XOFFf 14910
#define EEE_DISABLE_TX_PFC_XOFFf 14911
#define EEE_DURATION_TIMER_PULSEf 14912
#define EEE_ENf 14913
#define EEE_GLOBAL_BUFFER_THREHSOLDf 14914
#define EEE_LATENCY_SELf 14915
#define EEE_LPI_STATEf 14916
#define EEE_LPI_TIMERf 14917
#define EEE_MAX_PKT_LATENCYf 14918
#define EEE_PCS_1000BASE_T_DEFf 14919
#define EEE_PCS_100BASE_TX_DEFf 14920
#define EEE_PCS_10BASE_TE_DEFf 14921
#define EEE_PKT_TIMERf 14922
#define EEE_POOL_LIMIT_STATEf 14923
#define EEE_PORT_LIMIT_STATEf 14924
#define EEE_QUEUE_THRESHOLDf 14925
#define EEE_REF_COUNTf 14926
#define EEE_THRESH_SELf 14927
#define EEE_TXCLK_DISf 14928
#define EEE_WAKE_TIMERf 14929
#define EEIf 14930
#define EEILSBf 14931
#define EEI_IS_ILLEGAL_MASKf 14932
#define EEI_OR_OUT_LIFf 14933
#define EEI_OR_OUT_LIF_IDENTIFIERf 14934
#define EEI_OR_OUT_LIF_LSBf 14935
#define EEI_OR_OUT_LIF_TYPEf 14936
#define EEI_SRCf 14937
#define EEI_TYPEf 14938
#define EEI_TYPE_ERRf 14939
#define EEI_TYPE_ERR_MASKf 14940
#define EEI_VALIDf 14941
#define EEI_VALID_MASKf 14942
#define EEPf 14943
#define EEPIPTUNNELLIMITf 14944
#define EEPLINKLAYERLIMITf 14945
#define EEPORIENTATIONf 14946
#define EEPROM_MODE_ENABLEf 14947
#define EEPTUNNELRANGEBOTTOMf 14948
#define EES_ACTION_DROP_DENYf 14949
#define EES_ACTION_DROP_DENY_MASKf 14950
#define EES_LAST_ACTION_NOT_ACf 14951
#define EES_LAST_ACTION_NOT_AC_MASKf 14952
#define EFf 14953
#define EFIFO_DATA_ECC_PERR_0f 14954
#define EFIFO_DATA_ECC_PERR_1f 14955
#define EFIFO_DATA_ECC_PERR_2f 14956
#define EFIFO_DATA_ECC_PERR_3f 14957
#define EFIFO_DATA_ECC_PERR_4f 14958
#define EFIFO_DATA_ECC_PERR_5f 14959
#define EFPCTR_PAR_ENf 14960
#define EFPMOD_PCGf 14961
#define EFPMOD_PSGf 14962
#define EFPPARS_BUS_PARITY_ENf 14963
#define EFPPARS_FORCE_ERRORf 14964
#define EFPPARS_PCGf 14965
#define EFPPARS_PSGf 14966
#define EFP_BUS_PARITY_ENf 14967
#define EFP_BUS_PARITY_FORCE_ERRORf 14968
#define EFP_BYPASSf 14969
#define EFP_CAM_SAMf 14970
#define EFP_CAM_SLICE_0_PMf 14971
#define EFP_CAM_SLICE_0_TMf 14972
#define EFP_CAM_SLICE_1_PMf 14973
#define EFP_CAM_SLICE_1_TMf 14974
#define EFP_CAM_SLICE_2_PMf 14975
#define EFP_CAM_SLICE_2_TMf 14976
#define EFP_CAM_SLICE_3_PMf 14977
#define EFP_CAM_SLICE_3_TMf 14978
#define EFP_CAM_TMf 14979
#define EFP_CAM_TM_7_THRU_0f 14980
#define EFP_COUNTER_TABLE_TMf 14981
#define EFP_COUNTER_TMf 14982
#define EFP_CPU_COSf 14983
#define EFP_DROPf 14984
#define EFP_FILTER_ENABLEf 14985
#define EFP_FORCE_ERRORf 14986
#define EFP_METER_SLICE_0_TMf 14987
#define EFP_METER_SLICE_1_TMf 14988
#define EFP_METER_SLICE_2_TMf 14989
#define EFP_METER_SLICE_3_TMf 14990
#define EFP_METER_SPAREf 14991
#define EFP_PCGf 14992
#define EFP_POLICY_SLICE_0_PDAf 14993
#define EFP_POLICY_SLICE_0_TMf 14994
#define EFP_POLICY_SLICE_1_PDAf 14995
#define EFP_POLICY_SLICE_1_TMf 14996
#define EFP_POLICY_SLICE_2_PDAf 14997
#define EFP_POLICY_SLICE_2_TMf 14998
#define EFP_POLICY_SLICE_3_PDAf 14999
#define EFP_POLICY_SLICE_3_TMf 15000
#define EFP_POLICY_SPAREf 15001
#define EFP_POLICY_TMf 15002
#define EFP_POLICY_WWf 15003
#define EFP_PSGf 15004
#define EFP_REFRESH_ENABLEf 15005
#define EFP_STAGE_BYPASS_ENABLEf 15006
#define EFP_SW_ENC_DEC_TCAMf 15007
#define EFP_TOCPUf 15008
#define EF_0_CORRECTED_ERRORf 15009
#define EF_0_CORRECTED_ERROR_DISINTf 15010
#define EF_0_DISABLE_ECCf 15011
#define EF_0_ECC_ERROR_ADDRESSf 15012
#define EF_0_FORCE_ERRORf 15013
#define EF_0_UNCORRECTED_ERRORf 15014
#define EF_0_UNCORRECTED_ERROR_DISINTf 15015
#define EF_1_CORRECTED_ERRORf 15016
#define EF_1_CORRECTED_ERROR_DISINTf 15017
#define EF_1_DISABLE_ECCf 15018
#define EF_1_ECC_ERROR_ADDRESSf 15019
#define EF_1_FORCE_ERRORf 15020
#define EF_1_UNCORRECTED_ERRORf 15021
#define EF_1_UNCORRECTED_ERROR_DISINTf 15022
#define EF_2_CORRECTED_ERRORf 15023
#define EF_2_CORRECTED_ERROR_DISINTf 15024
#define EF_2_DISABLE_ECCf 15025
#define EF_2_ECC_ERROR_ADDRESSf 15026
#define EF_2_FORCE_ERRORf 15027
#define EF_2_UNCORRECTED_ERRORf 15028
#define EF_2_UNCORRECTED_ERROR_DISINTf 15029
#define EF_3_CORRECTED_ERRORf 15030
#define EF_3_CORRECTED_ERROR_DISINTf 15031
#define EF_3_DISABLE_ECCf 15032
#define EF_3_ECC_ERROR_ADDRESSf 15033
#define EF_3_FORCE_ERRORf 15034
#define EF_3_UNCORRECTED_ERRORf 15035
#define EF_3_UNCORRECTED_ERROR_DISINTf 15036
#define EF_BUF_TMf 15037
#define EF_GRANT_SQUELCHf 15038
#define EF_TO_CHN_PROP_ENABLEf 15039
#define EF_TO_INF_PROP_ENABLEf 15040
#define EF_TYPE_DECODEf 15041
#define EGf 15042
#define EG1f 15043
#define EG2f 15044
#define EGQBLOCKINITf 15045
#define EGQCHNPORTFCf 15046
#define EGQCLSBFCf 15047
#define EGQCLSBFCSELf 15048
#define EGQCNTSELf 15049
#define EGQCPUPORTFCf 15050
#define EGQCTLf 15051
#define EGQCTL_INITIATE_PAR_ERRf 15052
#define EGQCTL_PARITY_ERR_MASKf 15053
#define EGQDATAf 15054
#define EGQDEVFCf 15055
#define EGQDTQRDDISf 15056
#define EGQERPFCf 15057
#define EGQHPVALIDf 15058
#define EGQINITf 15059
#define EGQINTMASKf 15060
#define EGQINTREGf 15061
#define EGQLLFCf 15062
#define EGQLLFCSELf 15063
#define EGQLPVALIDf 15064
#define EGQMSBDATA_ECC_1B_ERR_MASKf 15065
#define EGQMSBDATA_ECC_2B_ERR_MASKf 15066
#define EGQMSBDATA_INITIATE_ECC_1B_ERRf 15067
#define EGQMSBDATA_INITIATE_ECC_2B_ERRf 15068
#define EGQOFPFCf 15069
#define EGQOFPFCSELf 15070
#define EGQOFPHPVALID0f 15071
#define EGQOFPHPVALID1f 15072
#define EGQOFPHPVALID2f 15073
#define EGQOFPHPVALID3f 15074
#define EGQOFPLPVALID0f 15075
#define EGQOFPLPVALID1f 15076
#define EGQOFPLPVALID2f 15077
#define EGQOFPLPVALID3f 15078
#define EGQPKTCNTf 15079
#define EGQPKTCNTOVFf 15080
#define EGQQUERYCNTf 15081
#define EGQQUERYCNTENABLEf 15082
#define EGQQUERYCNTOVERFLOWf 15083
#define EGQRCLPORTFCf 15084
#define EGQRESETf 15085
#define EGQTOSCHCHPORTENf 15086
#define EGQTOSCHCPUPORTENf 15087
#define EGQTOSCHDEVICEENf 15088
#define EGQTOSCHERPENf 15089
#define EGQTOSCHOFPHPENf 15090
#define EGQTOSCHOFPLPENf 15091
#define EGQTOSCHRCLPORTENf 15092
#define EGQTXFIFOMAXOCf 15093
#define EGQTXQRDADDRf 15094
#define EGQTXQWRADDRf 15095
#define EGQ_BLOCK_INITf 15096
#define EGQ_CNM_LLFC_STATUSf 15097
#define EGQ_CNM_PFC_STATUSf 15098
#define EGQ_CNM_PFC_STATUS_SELf 15099
#define EGQ_CNT_SELf 15100
#define EGQ_DEV_FCf 15101
#define EGQ_DO_NOT_COUNT_OFFSETf 15102
#define EGQ_DTQ_RD_DISf 15103
#define EGQ_EMPTYf 15104
#define EGQ_EMPTY_MASKf 15105
#define EGQ_ERP_FCf 15106
#define EGQ_ERP_TC_FCf 15107
#define EGQ_FULLf 15108
#define EGQ_FULL_MASKf 15109
#define EGQ_GROUP_SIZEf 15110
#define EGQ_IF_FC_STATUSf 15111
#define EGQ_INITf 15112
#define EGQ_INVLD_AD_ACCf 15113
#define EGQ_INVLD_AD_ACC_MASKf 15114
#define EGQ_OFFSET_WAS_FILTf 15115
#define EGQ_OFFSET_WAS_FILT_MASKf 15116
#define EGQ_ONE_ENTRY_CNT_CMDf 15117
#define EGQ_PFC_STATUSf 15118
#define EGQ_PFC_STATUS_SELf 15119
#define EGQ_PKT_CNTf 15120
#define EGQ_PKT_CNT_OVFf 15121
#define EGQ_RESETf 15122
#define EGQ_TO_NIF_CNM_LLFC_ENf 15123
#define EGQ_TO_NIF_CNM_PFC_ENf 15124
#define EGQ_TO_SCH_DEVICE_ENf 15125
#define EGQ_TO_SCH_ERP_ENf 15126
#define EGQ_TO_SCH_ERP_TC_ENf 15127
#define EGQ_TO_SCH_IF_ENf 15128
#define EGQ_TO_SCH_PFC_ENf 15129
#define EGQ_TXQ_RD_ADDRf 15130
#define EGQ_TXQ_WR_ADDRf 15131
#define EGQ_TX_FIFO_MAX_OCf 15132
#define EGRESSf 15133
#define EGRESSEDITCMDf 15134
#define EGRESSMCPACKETTYPEf 15135
#define EGRESSPPCONFIGURATIONf 15136
#define EGRESSREPBITMAPGROUPVALUEBOTf 15137
#define EGRESSREPBITMAPGROUPVALUETOPf 15138
#define EGRESSSTPSTATEf 15139
#define EGRESSTDMMODEf 15140
#define EGRESS_BUFFER_STATE1_CORRECTED_ERROR_Af 15141
#define EGRESS_BUFFER_STATE1_CORRECTED_ERROR_A_DISINTf 15142
#define EGRESS_BUFFER_STATE1_DISABLE_ECCf 15143
#define EGRESS_BUFFER_STATE1_ERROR_ADDR_Af 15144
#define EGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Af 15145
#define EGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Bf 15146
#define EGRESS_BUFFER_STATE1_MEM_INITf 15147
#define EGRESS_BUFFER_STATE1_MEM_INIT_DONEf 15148
#define EGRESS_BUFFER_STATE1_TMAf 15149
#define EGRESS_BUFFER_STATE1_TMBf 15150
#define EGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_Af 15151
#define EGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_A_DISINTf 15152
#define EGRESS_DEFAULT_ACC_MEP_PROFILEf 15153
#define EGRESS_DEFAULT_COUNTERf 15154
#define EGRESS_DEFAULT_MEP_BITMAPf 15155
#define EGRESS_DEFAULT_MIP_BITMAPf 15156
#define EGRESS_DROPPED_PACKETSf 15157
#define EGRESS_DROPPED_PAGESf 15158
#define EGRESS_DROP_HYSTERESIS_DE1f 15159
#define EGRESS_DROP_HYSTERESIS_DE2f 15160
#define EGRESS_DROP_HYSTERESIS_MAXf 15161
#define EGRESS_DROP_PRECEDENCEf 15162
#define EGRESS_DROP_THRESH_DE1f 15163
#define EGRESS_DROP_THRESH_DE2f 15164
#define EGRESS_FIFO_CONFIGURATION_COMPLETEf 15165
#define EGRESS_FIFO_DEPTHf 15166
#define EGRESS_FIFO_DISABLE_SCHEDULINGf 15167
#define EGRESS_FIFO_LINK_PHYf 15168
#define EGRESS_FIFO_OVERFLOW_ERRORf 15169
#define EGRESS_FIFO_OVERFLOW_ERROR_DISINTf 15170
#define EGRESS_FIFO_OVERFLOW_PORT_IDf 15171
#define EGRESS_FIFO_START_ADDRESSf 15172
#define EGRESS_FIFO_UNDERRUN_ERRORf 15173
#define EGRESS_FIFO_UNDERRUN_ERROR_DISINTf 15174
#define EGRESS_FIFO_UNDERRUN_PORT_IDf 15175
#define EGRESS_FIFO_XMIT_OVERSPEED_RATE_LIMITERf 15176
#define EGRESS_FIFO_XMIT_THRESHOLDf 15177
#define EGRESS_HPRE_ENQ_MSG_DISABLE_PARITY_ERRORf 15178
#define EGRESS_HPRE_ENQ_MSG_FORCE_PARITY_ERRORf 15179
#define EGRESS_HPRE_ENQ_MSG_PARITY_ERRORf 15180
#define EGRESS_HPRE_ENQ_MSG_PARITY_ERROR_DISINTf 15181
#define EGRESS_HYSTERESIS_DELTAf 15182
#define EGRESS_IF_ALLOCATED_HI_WATERMARKf 15183
#define EGRESS_IF_PAGES_ALLOCATEDf 15184
#define EGRESS_INTERFACE_DE1_DROPf 15185
#define EGRESS_INTERFACE_DE2_DROPf 15186
#define EGRESS_INTERFACE_MAX_DROPf 15187
#define EGRESS_IPRE0_TAG_ERRORf 15188
#define EGRESS_IPRE1_TAG_ERRORf 15189
#define EGRESS_MASKf 15190
#define EGRESS_MASK_HIf 15191
#define EGRESS_MASK_LOf 15192
#define EGRESS_MASK_W0f 15193
#define EGRESS_MASK_W1f 15194
#define EGRESS_MASK_W2f 15195
#define EGRESS_MAX_PAGESf 15196
#define EGRESS_MC_1_REP_ENABLEf 15197
#define EGRESS_MC_2_REP_ENABLEf 15198
#define EGRESS_MC_64K_MODEf 15199
#define EGRESS_MIRRORf 15200
#define EGRESS_PMF_PROFILEf 15201
#define EGRESS_PMF_PROFILE_MASKf 15202
#define EGRESS_PORTf 15203
#define EGRESS_RBRIDGE_CHECK_HOPCOUNTf 15204
#define EGRESS_RBRIDGE_NICKNAMEf 15205
#define EGRESS_REP_BITMAP_GROUP_VALUE_TOPf 15206
#define EGRESS_STP_FILTER_ENABLEf 15207
#define EGRESS_TCf 15208
#define EGRESS_TDM_MODEf 15209
#define EGRESS_TOTAL_BUFF_DE1_DROPf 15210
#define EGRESS_TOTAL_BUFF_DE2_DROPf 15211
#define EGRESS_TOTAL_BUFF_MAX_DROPf 15212
#define EGRESS_VSI_FILTERING_ENABLEf 15213
#define EGRESS_VSI_FILTER_ENABLEf 15214
#define EGR_1588_LINK_DELAY_PARITY_ENf 15215
#define EGR_1588_LNK_DELAY_PAR_ERRf 15216
#define EGR_1588_SA_PARITY_ENf 15217
#define EGR_1588_SA_PAR_ERRf 15218
#define EGR_1588_TIMESTAMPING_MODEf 15219
#define EGR_CM_DBUFf 15220
#define EGR_COS_MAP_SELf 15221
#define EGR_DROP_ALLf 15222
#define EGR_DROP_VECTOR_CTRLf 15223
#define EGR_DSCPf 15224
#define EGR_DSCP_TABLE_PARITY_ENf 15225
#define EGR_DSCP_TABLE_PAR_ERRf 15226
#define EGR_DSCP_TMf 15227
#define EGR_DVP_ATTRIBUTE_PARITY_ENf 15228
#define EGR_DVP_ATTRIBUTE_PAR_ERRf 15229
#define EGR_DVP_ATTRIBUTE_PMf 15230
#define EGR_DVP_ATTRIBUTE_TMf 15231
#define EGR_EDATABUF_DATAPATH_ECC_ERRf 15232
#define EGR_EFP_COUNTER_TABLEf 15233
#define EGR_EFP_COUNTER_TABLE_PAR_ERRf 15234
#define EGR_EFP_COUNTER_TABLE_TMf 15235
#define EGR_EFP_METER_TABLE_PAR_ERRf 15236
#define EGR_EFP_POLICY_TABLE_PAR_ERRf 15237
#define EGR_EFP_PW_INIT_COUNTERS_PAR_ERRf 15238
#define EGR_EFP_PW_INIT_COUNTER_PAR_ERRf 15239
#define EGR_EGESS_STATS_COUNTERf 15240
#define EGR_EGRESS_STATS_TMf 15241
#define EGR_EHG_QOS_MAPPING_TABLE_PARITY_ENf 15242
#define EGR_EHG_QOS_MAPPING_TABLE_TMf 15243
#define EGR_EHG_QOS_MAP_TABLE_ECC_ERRf 15244
#define EGR_EMOP_BUFFER_ECC_ERRf 15245
#define EGR_EPMOD_PLB_PAR_ERRf 15246
#define EGR_ETAG_PCP_MAPPINGf 15247
#define EGR_ETAG_PCP_MAPPING_PARITY_ENf 15248
#define EGR_ETAG_PCP_MAPPING_TMf 15249
#define EGR_ETH_BLK_NUMf 15250
#define EGR_FLEX_CTR_BASE_COUNTER_IDXf 15251
#define EGR_FLEX_CTR_COUNTER_TABLE_0_INTR_STATUSf 15252
#define EGR_FLEX_CTR_COUNTER_TABLE_1_INTR_STATUSf 15253
#define EGR_FLEX_CTR_COUNTER_TABLE_2_INTR_STATUSf 15254
#define EGR_FLEX_CTR_COUNTER_TABLE_3_INTR_STATUSf 15255
#define EGR_FLEX_CTR_COUNTER_TABLE_4_INTR_STATUSf 15256
#define EGR_FLEX_CTR_COUNTER_TABLE_5_INTR_STATUSf 15257
#define EGR_FLEX_CTR_COUNTER_TABLE_6_INTR_STATUSf 15258
#define EGR_FLEX_CTR_COUNTER_TABLE_7_INTR_STATUSf 15259
#define EGR_FLEX_CTR_OFFSET_MODEf 15260
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INTR_STATUSf 15261
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INTR_STATUSf 15262
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INTR_STATUSf 15263
#define EGR_FLEX_CTR_OFFSET_TABLE_3_INTR_STATUSf 15264
#define EGR_FLEX_CTR_OFFSET_TABLE_4_INTR_STATUSf 15265
#define EGR_FLEX_CTR_OFFSET_TABLE_5_INTR_STATUSf 15266
#define EGR_FLEX_CTR_OFFSET_TABLE_6_INTR_STATUSf 15267
#define EGR_FLEX_CTR_OFFSET_TABLE_7_INTR_STATUSf 15268
#define EGR_FLEX_CTR_POOL_NUMBERf 15269
#define EGR_FP_COUNTERf 15270
#define EGR_FP_COUNTER_TABLE_PAR_ERRf 15271
#define EGR_FRAGMENT_IDf 15272
#define EGR_FRAGMENT_ID_TABLE_ECC_ERRf 15273
#define EGR_FRAGMENT_ID_TABLE_PARITY_ENf 15274
#define EGR_FRAGMENT_ID_TABLE_PAR_ERRf 15275
#define EGR_FRAGMENT_ID_TMf 15276
#define EGR_FRAG_HEADER_TABLE_ECC_ERRf 15277
#define EGR_FRAG_PKT_TABLE_ECC_ERRf 15278
#define EGR_GP0_DBUFf 15279
#define EGR_GP1_DBUFf 15280
#define EGR_GP2_DBUFf 15281
#define EGR_GPP_ATTRIBUTESf 15282
#define EGR_GPP_ATTRIBUTES_MODBASEf 15283
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_ENf 15284
#define EGR_GPP_ATTRIBUTES_MODBASE_PAR_ERRf 15285
#define EGR_GPP_ATTRIBUTES_MODBASE_TMf 15286
#define EGR_GPP_ATTRIBUTES_PARITY_ENf 15287
#define EGR_GPP_ATTRIBUTES_PAR_ERRf 15288
#define EGR_GPP_ATTRIBUTES_TMf 15289
#define EGR_GP_RESI_DBUFf 15290
#define EGR_IFP_MOD_FIELDS_PARITY_ENf 15291
#define EGR_IFP_MOD_FIELDS_TMf 15292
#define EGR_INITBUF_ECC_ERRf 15293
#define EGR_INITBUF_STBYf 15294
#define EGR_IPFIX_EOP_PAR_ERRf 15295
#define EGR_IPFIX_EXPORT_PAR_ERRf 15296
#define EGR_IPFIX_SESS_PAR_ERRf 15297
#define EGR_IPMC_CFG2_PARITY_ENf 15298
#define EGR_IPMC_CFG2_PAR_ERRf 15299
#define EGR_IPMC_PARITY_ENf 15300
#define EGR_IPMC_PAR_ERRf 15301
#define EGR_IPMC_PMf 15302
#define EGR_IPMC_TMf 15303
#define EGR_IP_TUNNELf 15304
#define EGR_IP_TUNNEL_PARITY_ENf 15305
#define EGR_IP_TUNNEL_PAR_ERRf 15306
#define EGR_IP_TUNNEL_TMf 15307
#define EGR_L3_INTF_PARITY_ENf 15308
#define EGR_L3_INTF_PAR_ERRf 15309
#define EGR_L3_INTF_PMf 15310
#define EGR_L3_INTF_TMf 15311
#define EGR_L3_NEXT_HOP_PARITY_ENf 15312
#define EGR_L3_NEXT_HOP_PMf 15313
#define EGR_L3_NEXT_HOP_TMf 15314
#define EGR_LP_DBUFf 15315
#define EGR_MAC_DA_PROFILE_PARITY_ENf 15316
#define EGR_MAC_DA_PROFILE_PAR_ERRf 15317
#define EGR_MAC_DA_PROFILE_PMf 15318
#define EGR_MAC_DA_PROFILE_TMf 15319
#define EGR_MAC_MODEf 15320
#define EGR_MAP_ENf 15321
#define EGR_MAP_MH_PARITY_ENf 15322
#define EGR_MAP_MH_PAR_ERRf 15323
#define EGR_MAP_MH_PMf 15324
#define EGR_MAP_MH_TMf 15325
#define EGR_MASK_CORRECTED_ERRORf 15326
#define EGR_MASK_CORRECTED_ERROR_DISINTf 15327
#define EGR_MASK_DCMf 15328
#define EGR_MASK_ENABLE_ECCf 15329
#define EGR_MASK_FORCE_UNCORRECTABLE_ERRORf 15330
#define EGR_MASK_INITf 15331
#define EGR_MASK_INIT_DONEf 15332
#define EGR_MASK_MODBASE_PARITY_ENf 15333
#define EGR_MASK_MODBASE_PMf 15334
#define EGR_MASK_MODBASE_TMf 15335
#define EGR_MASK_PARITY_ENf 15336
#define EGR_MASK_PAR_ERRf 15337
#define EGR_MASK_PMf 15338
#define EGR_MASK_TMf 15339
#define EGR_MASK_UNCORRECTED_ERRORf 15340
#define EGR_MASK_UNCORRECTED_ERROR_DISINTf 15341
#define EGR_MASK_WWf 15342
#define EGR_MA_INDEXf 15343
#define EGR_MA_INDEX_PAR_ERRf 15344
#define EGR_MA_INDEX_TMf 15345
#define EGR_MIRROR_ENABLEf 15346
#define EGR_MOD_MAP_IDf 15347
#define EGR_MOD_MAP_TABLE_PAR_ERRf 15348
#define EGR_MOD_MAP_TMf 15349
#define EGR_MPB_ECC_ENf 15350
#define EGR_MPB_ECC_ERRf 15351
#define EGR_MPLS_EXP_MAPPING_1f 15352
#define EGR_MPLS_EXP_MAPPING_1_PARITY_ENf 15353
#define EGR_MPLS_EXP_MAPPING_1_PAR_ERRf 15354
#define EGR_MPLS_EXP_MAPPING_1_TMf 15355
#define EGR_MPLS_EXP_MAPPING_2f 15356
#define EGR_MPLS_EXP_MAPPING_2_PARITY_ENf 15357
#define EGR_MPLS_EXP_MAPPING_2_PAR_ERRf 15358
#define EGR_MPLS_EXP_MAPPING_2_TMf 15359
#define EGR_MPLS_LABEL_PAR_ERRf 15360
#define EGR_MPLS_PRI_MAPPINGf 15361
#define EGR_MPLS_PRI_MAPPING_PARITY_ENf 15362
#define EGR_MPLS_PRI_MAPPING_PAR_ERRf 15363
#define EGR_MPLS_PRI_MAPPING_TMf 15364
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_ENf 15365
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_ENf 15366
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PAR_ERRf 15367
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PMf 15368
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf 15369
#define EGR_MPLS_VC_AND_SWAP_LABEL_TMf 15370
#define EGR_MP_GROUPf 15371
#define EGR_MP_GROUP_PAR_ERRf 15372
#define EGR_MP_GROUP_TMf 15373
#define EGR_NAT_PACKET_EDIT_INFO_PARITY_ENf 15374
#define EGR_NAT_PACKET_EDIT_INFO_PMf 15375
#define EGR_NAT_PACKET_EDIT_INFO_TMf 15376
#define EGR_NHOP_PAR_ERRf 15377
#define EGR_OAM_LM_COUNTERS_0_PAR_ERRf 15378
#define EGR_OAM_LM_COUNTERS_0_TMf 15379
#define EGR_OAM_LM_COUNTERS_1_PAR_ERRf 15380
#define EGR_OAM_LM_COUNTERS_1_TMf 15381
#define EGR_PCP_DE_MAPPING_PARITY_ENf 15382
#define EGR_PCP_DE_MAPPING_PAR_ERRf 15383
#define EGR_PCP_DE_MAPPING_TMf 15384
#define EGR_PEf 15385
#define EGR_PERQ_COUNTERf 15386
#define EGR_PERQ_XMT_COUNTERSf 15387
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRf 15388
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PAR_ERRf 15389
#define EGR_PERQ_XMT_COUNTERS_PAR_ERRf 15390
#define EGR_PERQ_XMT_COUNTERS_TMf 15391
#define EGR_PE_CLRf 15392
#define EGR_PE_ENf 15393
#define EGR_PLB_PARITY_ENf 15394
#define EGR_PORT_GROUP_IDf 15395
#define EGR_PORT_PARITY_ENf 15396
#define EGR_PORT_PAR_ERRf 15397
#define EGR_PORT_TABLE_PMf 15398
#define EGR_PORT_TABLE_TMf 15399
#define EGR_PORT_TMf 15400
#define EGR_PRI_CNG_MAPf 15401
#define EGR_PRI_CNG_MAP_PARITY_ENf 15402
#define EGR_PRI_CNG_MAP_PAR_ERRf 15403
#define EGR_PRI_CNG_MAP_TMf 15404
#define EGR_PVLAN_EPORT_CONTROL_PARITY_ENf 15405
#define EGR_PW_COUNT_PAR_ERRf 15406
#define EGR_PW_INIT_COUNTERS_TMf 15407
#define EGR_PW_INIT_COUNTER_PARITY_ENf 15408
#define EGR_QUEUE_CHECK_POOL_STATE_ENABLEf 15409
#define EGR_QUEUE_CHECK_POOL_STATE_SP0_ENABLEf 15410
#define EGR_QUEUE_CHECK_POOL_STATE_SP1_ENABLEf 15411
#define EGR_QUEUE_CHECK_POOL_STATE_SP2_ENABLEf 15412
#define EGR_QUEUE_CHECK_POOL_STATE_SP3_ENABLEf 15413
#define EGR_QUEUE_TO_PP_PORT_MAP_PARITY_ENf 15414
#define EGR_QUEUE_TO_PP_PORT_MAP_PAR_ERRf 15415
#define EGR_QUEUE_TO_PP_PORT_MAP_TMf 15416
#define EGR_RX_OAM_PKT_DROPf 15417
#define EGR_SERVICE_COUNTER_TABLEf 15418
#define EGR_SERVICE_COUNTER_TABLE_PAR_ERRf 15419
#define EGR_SERVICE_COUNTER_TABLE_TMf 15420
#define EGR_SF_SRC_MODID_CHECK_PAR_ERRf 15421
#define EGR_STATS_COUNTER_TABLE_PAR_ERRf 15422
#define EGR_STATS_PIPELINE_STAGE_NUMf 15423
#define EGR_STAT_COUNTERS_NUMf 15424
#define EGR_VFI_PARITY_ENf 15425
#define EGR_VFI_PAR_ERRf 15426
#define EGR_VFI_PMf 15427
#define EGR_VFI_TMf 15428
#define EGR_VINTF_COUNTER_TABLEf 15429
#define EGR_VINTF_COUNTER_TABLE_PAR_ERRf 15430
#define EGR_VINTF_COUNTER_TABLE_TMf 15431
#define EGR_VLANf 15432
#define EGR_VLAN_CONTROL_1_PARITY_ENf 15433
#define EGR_VLAN_CONTROL_1_PAR_ERRf 15434
#define EGR_VLAN_CONTROL_2_PARITY_ENf 15435
#define EGR_VLAN_CONTROL_3_PARITY_ENf 15436
#define EGR_VLAN_PARITY_ENf 15437
#define EGR_VLAN_PAR_ERRf 15438
#define EGR_VLAN_STGf 15439
#define EGR_VLAN_STG_PARITY_ENf 15440
#define EGR_VLAN_STG_PAR_ERRf 15441
#define EGR_VLAN_STG_TMf 15442
#define EGR_VLAN_TAG_ACTION_PROFILEf 15443
#define EGR_VLAN_TAG_ACTION_PROFILE_PARITY_ENf 15444
#define EGR_VLAN_TAG_ACTION_PROFILE_TMf 15445
#define EGR_VLAN_TMf 15446
#define EGR_VLAN_XLATEf 15447
#define EGR_VLAN_XLATE_LP_TMf 15448
#define EGR_VLAN_XLATE_PARITY_ENf 15449
#define EGR_VLAN_XLATE_PARITY_EN_LPf 15450
#define EGR_VLAN_XLATE_PAR_ERRf 15451
#define EGR_VLAN_XLATE_TMf 15452
#define EGR_VPLAG_GROUPf 15453
#define EGR_VPLAG_GROUP_PARITY_ENf 15454
#define EGR_VPLAG_GROUP_TMf 15455
#define EGR_VPLAG_MEMBERf 15456
#define EGR_VPLAG_MEMBER_PARITY_ENf 15457
#define EGR_VPLAG_MEMBER_TMf 15458
#define EGR_VP_VLAN_MEMBERSHIPf 15459
#define EGR_VP_VLAN_MEMBERSHIP_PARITY_ENf 15460
#define EGR_VP_VLAN_MEMBERSHIP_TMf 15461
#define EGR_VXLT_PAR_ERRf 15462
#define EGR_WLAN_DVP_PARITY_ENf 15463
#define EGR_WLAN_DVP_PAR_ERRf 15464
#define EGR_WLAN_DVP_TMf 15465
#define EGR_XP0_DBUFf 15466
#define EGR_XP1_DBUFf 15467
#define EGR_XP2_DBUFf 15468
#define EGR_XP3_DBUFf 15469
#define EGR_XP4_DBUFf 15470
#define EGR_XP5_DBUFf 15471
#define EGR_XP6_DBUFf 15472
#define EGR_XP7_DBUFf 15473
#define EGR_XQ0_DBUFf 15474
#define EGR_XQ1_DBUFf 15475
#define EGR_XQ2_DBUFf 15476
#define EGR_XQ3_DBUFf 15477
#define EGR_XQP0_MMU_INT_RESETf 15478
#define EGR_XQP0_PORT_INT_RESETf 15479
#define EGR_XQP1_MMU_INT_RESETf 15480
#define EGR_XQP1_PORT_INT_RESETf 15481
#define EGR_XQP2_MMU_INT_RESETf 15482
#define EGR_XQP2_PORT_INT_RESETf 15483
#define EGR_XQP3_MMU_INT_RESETf 15484
#define EGR_XQP3_PORT_INT_RESETf 15485
#define EGR_XQP_PORT_INT_RESETf 15486
#define EGR_XQP_PORT_MODEf 15487
#define EGS_ERRf 15488
#define EGWFULLTHRESHOLDf 15489
#define EGW_FULL_THRESHOLDf 15490
#define EG_CREDIT_BPf 15491
#define EG_ENQ_REQ_FIFO_FULL_ERRORf 15492
#define EG_ENQ_REQ_FIFO_FULL_ERROR_DISINTf 15493
#define EG_FIFO_CREDITf 15494
#define EG_FIFO_CREDIT_WATERMARKf 15495
#define EG_MIRROR_EXT_ACCEPTf 15496
#define EG_MIRROR_INT_ACCEPTf 15497
#define EG_SFI_STORE_FORWARD_ERRORf 15498
#define EG_SFI_STORE_FORWARD_ERROR_DISINTf 15499
#define EG_SFI_STORE_FORWARD_ERROR_ENf 15500
#define EG_SFI_STORE_FORWARD_ERROR_MASKf 15501
#define EG_SPf 15502
#define EG_SP_STf 15503
#define EHf 15504
#define EH1f 15505
#define EH2f 15506
#define EHCI_APB_ERRf 15507
#define EHCI_EXTENDED_CAPABILITIES_POINTER_EECPf 15508
#define EHCPM_BUS_PARITY_ENf 15509
#define EHCPM_BUS_PARITY_ERRORf 15510
#define EHCPM_ENABLE_PARITYf 15511
#define EHCPM_FORCE_ERRORf 15512
#define EHCPM_PCGf 15513
#define EHCPM_PSGf 15514
#define EHG0_RXFIFO_MEMf 15515
#define EHG0_RXFIFO_MEM_ERRf 15516
#define EHG0_RX_DATA_MEMf 15517
#define EHG0_RX_DATA_MEM_ERRf 15518
#define EHG0_RX_MASK_MEMf 15519
#define EHG0_RX_MASK_MEM_ERRf 15520
#define EHG0_TX_DATA_MEMf 15521
#define EHG0_TX_DATA_MEM_ERRf 15522
#define EHG1_RXFIFO_MEMf 15523
#define EHG1_RXFIFO_MEM_ERRf 15524
#define EHG1_RX_DATA_MEMf 15525
#define EHG1_RX_DATA_MEM_ERRf 15526
#define EHG1_RX_MASK_MEMf 15527
#define EHG1_RX_MASK_MEM_ERRf 15528
#define EHG1_TX_DATA_MEMf 15529
#define EHG1_TX_DATA_MEM_ERRf 15530
#define EHG2_RXFIFO_MEMf 15531
#define EHG2_RXFIFO_MEM_ERRf 15532
#define EHG2_RX_DATA_MEMf 15533
#define EHG2_RX_DATA_MEM_ERRf 15534
#define EHG2_RX_MASK_MEMf 15535
#define EHG2_RX_MASK_MEM_ERRf 15536
#define EHG2_TX_DATA_MEMf 15537
#define EHG2_TX_DATA_MEM_ERRf 15538
#define EHG_0_RXFIFO_MEM_ERRf 15539
#define EHG_0_RX_DATA_MEM_ERRf 15540
#define EHG_0_RX_MASK_MEM_ERRf 15541
#define EHG_0_TX_DATA_MEM_ERRf 15542
#define EHG_1_RXFIFO_MEM_ERRf 15543
#define EHG_1_RX_DATA_MEM_ERRf 15544
#define EHG_1_RX_MASK_MEM_ERRf 15545
#define EHG_1_TX_DATA_MEM_ERRf 15546
#define EHG_2_RXFIFO_MEM_ERRf 15547
#define EHG_2_RX_DATA_MEM_ERRf 15548
#define EHG_2_RX_MASK_MEM_ERRf 15549
#define EHG_2_TX_DATA_MEM_ERRf 15550
#define EHG_NONHG_TOCPUf 15551
#define EHG_NONHG_TO_CPUf 15552
#define EHG_QOS_MAPPING_ECC_ENf 15553
#define EHG_QOS_MAPPING_TMf 15554
#define EHG_QOS_MAP_INDEXf 15555
#define EHG_RXFIFO_MEM_ENf 15556
#define EHG_RX_DATAf 15557
#define EHG_RX_DATA_MEM_ENf 15558
#define EHG_RX_MASKf 15559
#define EHG_RX_MASK_MEM_ENf 15560
#define EHG_TX_DATAf 15561
#define EHG_TX_DATA_MEM_ENf 15562
#define EHPDISCARDPACKETCOUNTERf 15563
#define EHPMULTICASTHIGHPACKETCOUNTERf 15564
#define EHPMULTICASTLOWPACKETCOUNTERf 15565
#define EHPUNICASTPACKETCOUNTERf 15566
#define EHP_BUBBLE_DELAYf 15567
#define EHP_BUBBLE_TRIGGERf 15568
#define EHP_CONST_BUBBLE_ENf 15569
#define EHP_DISCARD_PACKET_COUNTERf 15570
#define EHP_MASK_CRPS_BUBBLE_REQf 15571
#define EHP_MULTICAST_HIGH_DISCARDS_COUNTERf 15572
#define EHP_MULTICAST_HIGH_PACKET_COUNTERf 15573
#define EHP_MULTICAST_LOW_DISCARDS_COUNTERf 15574
#define EHP_MULTICAST_LOW_PACKET_COUNTERf 15575
#define EHP_RQP_BUBBLE_REQ_ENf 15576
#define EHP_UNICAST_PACKET_COUNTERf 15577
#define EH_1588_INDICATION_ENABLEf 15578
#define EH_EXT_HDR_ENABLEf 15579
#define EH_EXT_HDR_LEARN_OVERRIDEf 15580
#define EH_LENGTHf 15581
#define EH_OFFSETf 15582
#define EH_QUEUE_TAGf 15583
#define EH_TAG_TYPEf 15584
#define EH_TMf 15585
#define EIGHTK_NODESf 15586
#define EINITBUFf 15587
#define EINITBUF_PCGf 15588
#define EINITBUF_PSGf 15589
#define EIPT_PCGf 15590
#define EIPT_PSGf 15591
#define EIRf 15592
#define EIR_EXPONENTf 15593
#define EIR_MANTf 15594
#define EIR_MANTISSAf 15595
#define EIR_MANTISSA_64f 15596
#define EIR_MANT_EXPf 15597
#define EIR_REJ_RESETf 15598
#define EIR_REJ_SETf 15599
#define EIR_REVERSE_EXPONENTf 15600
#define EIR_REV_EXP_2f 15601
#define EJECTION_FIFO_OVERFLOWf 15602
#define EJECTION_FIFO_OVERFLOW_DISINTf 15603
#define EJECTION_FIFO_READYf 15604
#define EJECTION_FIFO_READY_DISINTf 15605
#define EJECTION_FIFO_STAGE_OVERFLOWf 15606
#define EJECTION_FIFO_STAGE_OVERFLOW_DISINTf 15607
#define EJECTION_FIFO_UNDERFLOWf 15608
#define EJECTION_FIFO_UNDERFLOW_DISINTf 15609
#define EJECT_ALLf 15610
#define EJECT_DONEf 15611
#define EJECT_MODE_LINKf 15612
#define EJECT_RATEf 15613
#define EL3_BYPASSf 15614
#define EL3_PCGf 15615
#define EL3_PSGf 15616
#define ELIDEf 15617
#define ELIDE_PREFIXf 15618
#define ELIDE_PTR_MSBf 15619
#define ELKENABLEf 15620
#define ELKENABLEMAL0f 15621
#define ELKENABLEMAL12f 15622
#define ELKENABLEMAL14f 15623
#define ELKLKPVALIDf 15624
#define ELK_ENABLEf 15625
#define ELK_ENABLE_ON_CLPORT_PORT_16f 15626
#define ELK_ENABLE_ON_ILKN_PORT_10f 15627
#define ELK_ENABLE_ON_ILKN_PORT_10_USING_EIGHT_LANESf 15628
#define ELK_ENABLE_ON_ILKN_PORT_10_USING_FOUR_LANESf 15629
#define ELK_ENABLE_ON_ILKN_PORT_16f 15630
#define ELK_ENABLE_ON_XLPORT_PORT_12f 15631
#define ELK_ENABLE_PORT_12f 15632
#define ELK_ENABLE_PORT_24f 15633
#define ELK_ERRORf 15634
#define ELK_ERR_MATCH_FLAGf 15635
#define ELK_EXT_IN_RESULT_A_STRENGTHf 15636
#define ELK_EXT_IN_RESULT_B_STRENGTHf 15637
#define ELK_EXT_OFFSETf 15638
#define ELK_FOUND_RESULTf 15639
#define ELK_FWD_IN_RESULT_A_STRENGTHf 15640
#define ELK_FWD_IN_RESULT_B_STRENGTHf 15641
#define ELK_KEY_A_VALID_BYTESf 15642
#define ELK_KEY_B_VALID_BYTESf 15643
#define ELK_KEY_C_VALID_BYTESf 15644
#define ELK_LKP_VALIDf 15645
#define ELK_OPCODEf 15646
#define ELK_PACKET_DATA_SELECTf 15647
#define ELK_RESULT_FORMATf 15648
#define ELK_STATUSf 15649
#define ELK_STATUS_MASKf 15650
#define ELK_TX_RESET_PORT_CREDITSf 15651
#define ELK_TX_RESET_PORT_CREDITS_VALUEf 15652
#define ELK_WAIT_FOR_REPLYf 15653
#define ELSPRANGEMAXf 15654
#define ELSPRANGEMINf 15655
#define ELSP_RANGE_MAXf 15656
#define ELSP_RANGE_MINf 15657
#define EM0_FIFO_OVERFLOWf 15658
#define EM0_FIFO_OVERFLOW_DISINTf 15659
#define EM0_FIFO_OVERFLOW_MASKf 15660
#define EM0_FIFO_UNDERRUNf 15661
#define EM0_FIFO_UNDERRUN_DISINTf 15662
#define EM0_FIFO_UNDERRUN_MASKf 15663
#define EM0_LOCAL_MTPf 15664
#define EM0_MTP_INDEXf 15665
#define EM1_FIFO_OVERFLOWf 15666
#define EM1_FIFO_OVERFLOW_DISINTf 15667
#define EM1_FIFO_OVERFLOW_MASKf 15668
#define EM1_FIFO_UNDERRUNf 15669
#define EM1_FIFO_UNDERRUN_DISINTf 15670
#define EM1_FIFO_UNDERRUN_MASKf 15671
#define EM1_LOCAL_MTPf 15672
#define EM1_MTP_INDEXf 15673
#define EMA_CELL_SHAREDf 15674
#define EMA_PCKT_NUMf 15675
#define EMA_QUEUE_CNG_STATE_REPORT_ENABLEf 15676
#define EMA_QUEUE_NUMf 15677
#define EMA_QUEUE_PRI_0f 15678
#define EMA_QUEUE_PRI_1f 15679
#define EMA_QUEUE_PRI_10f 15680
#define EMA_QUEUE_PRI_11f 15681
#define EMA_QUEUE_PRI_12f 15682
#define EMA_QUEUE_PRI_13f 15683
#define EMA_QUEUE_PRI_14f 15684
#define EMA_QUEUE_PRI_15f 15685
#define EMA_QUEUE_PRI_2f 15686
#define EMA_QUEUE_PRI_3f 15687
#define EMA_QUEUE_PRI_4f 15688
#define EMA_QUEUE_PRI_5f 15689
#define EMA_QUEUE_PRI_6f 15690
#define EMA_QUEUE_PRI_7f 15691
#define EMA_QUEUE_PRI_8f 15692
#define EMA_QUEUE_PRI_9f 15693
#define EMA_SCHEDULER_MODEf 15694
#define EMA_SHAREDf 15695
#define EMA_SHRf 15696
#define EMA_WORK_QUEUEf 15697
#define EMBEDDED_HGf 15698
#define EMC_128MODEf 15699
#define EMC_CI0_FIXED_PATTERN_ERRORf 15700
#define EMC_CI0_FIXED_PATTERN_ERROR_DISINTf 15701
#define EMC_CI1_FIXED_PATTERN_ERRORf 15702
#define EMC_CI1_FIXED_PATTERN_ERROR_DISINTf 15703
#define EMC_CI2_FIXED_PATTERN_ERRORf 15704
#define EMC_CI2_FIXED_PATTERN_ERROR_DISINTf 15705
#define EMC_CI3_FIXED_PATTERN_ERRORf 15706
#define EMC_CI3_FIXED_PATTERN_ERROR_DISINTf 15707
#define EMC_CI4_FIXED_PATTERN_ERRORf 15708
#define EMC_CI4_FIXED_PATTERN_ERROR_DISINTf 15709
#define EMC_CI5_FIXED_PATTERN_ERRORf 15710
#define EMC_CI5_FIXED_PATTERN_ERROR_DISINTf 15711
#define EMC_CSDB_0_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15712
#define EMC_CSDB_0_LOWER_BUFFER_UNCORRECTED_ERRORf 15713
#define EMC_CSDB_0_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15714
#define EMC_CSDB_0_UPPER_BUFFER_UNCORRECTED_ERRORf 15715
#define EMC_CSDB_0_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15716
#define EMC_CSDB_1_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15717
#define EMC_CSDB_1_LOWER_BUFFER_UNCORRECTED_ERRORf 15718
#define EMC_CSDB_1_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15719
#define EMC_CSDB_1_UPPER_BUFFER_UNCORRECTED_ERRORf 15720
#define EMC_CSDB_1_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15721
#define EMC_CSDB_2_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15722
#define EMC_CSDB_2_LOWER_BUFFER_UNCORRECTED_ERRORf 15723
#define EMC_CSDB_2_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15724
#define EMC_CSDB_2_UPPER_BUFFER_UNCORRECTED_ERRORf 15725
#define EMC_CSDB_2_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15726
#define EMC_CSDB_3_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15727
#define EMC_CSDB_3_LOWER_BUFFER_UNCORRECTED_ERRORf 15728
#define EMC_CSDB_3_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15729
#define EMC_CSDB_3_UPPER_BUFFER_UNCORRECTED_ERRORf 15730
#define EMC_CSDB_3_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15731
#define EMC_CSDB_4_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15732
#define EMC_CSDB_4_LOWER_BUFFER_UNCORRECTED_ERRORf 15733
#define EMC_CSDB_4_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15734
#define EMC_CSDB_4_UPPER_BUFFER_UNCORRECTED_ERRORf 15735
#define EMC_CSDB_4_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15736
#define EMC_CSDB_5_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 15737
#define EMC_CSDB_5_LOWER_BUFFER_UNCORRECTED_ERRORf 15738
#define EMC_CSDB_5_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 15739
#define EMC_CSDB_5_UPPER_BUFFER_UNCORRECTED_ERRORf 15740
#define EMC_CSDB_5_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 15741
#define EMC_CSDB_BUFFER_PAR_ENABLEf 15742
#define EMC_ERRB_0_BUFFER_CORRECTED_ERRORf 15743
#define EMC_ERRB_0_BUFFER_CORRECTED_ERROR_DISINTf 15744
#define EMC_ERRB_0_BUFFER_ECC_ENABLEf 15745
#define EMC_ERRB_0_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15746
#define EMC_ERRB_0_BUFFER_UNCORRECTED_ERRORf 15747
#define EMC_ERRB_0_BUFFER_UNCORRECTED_ERROR_DISINTf 15748
#define EMC_ERRB_1_BUFFER_CORRECTED_ERRORf 15749
#define EMC_ERRB_1_BUFFER_CORRECTED_ERROR_DISINTf 15750
#define EMC_ERRB_1_BUFFER_ECC_ENABLEf 15751
#define EMC_ERRB_1_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15752
#define EMC_ERRB_1_BUFFER_UNCORRECTED_ERRORf 15753
#define EMC_ERRB_1_BUFFER_UNCORRECTED_ERROR_DISINTf 15754
#define EMC_ERRB_BUFFER_CORRECTED_ERRORf 15755
#define EMC_ERRB_BUFFER_CORRECTED_ERROR_DISINTf 15756
#define EMC_ERRB_BUFFER_ECC_ENABLEf 15757
#define EMC_ERRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15758
#define EMC_ERRB_BUFFER_UNCORRECTED_ERRORf 15759
#define EMC_ERRB_BUFFER_UNCORRECTED_ERROR_DISINTf 15760
#define EMC_ERROR_0f 15761
#define EMC_ERROR_1f 15762
#define EMC_ERROR_2f 15763
#define EMC_ERROR_3f 15764
#define EMC_EWRB_0_BUFFER_0_CORRECTED_ERRORf 15765
#define EMC_EWRB_0_BUFFER_0_CORRECTED_ERROR_DISINTf 15766
#define EMC_EWRB_0_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 15767
#define EMC_EWRB_0_BUFFER_0_UNCORRECTED_ERRORf 15768
#define EMC_EWRB_0_BUFFER_0_UNCORRECTED_ERROR_DISINTf 15769
#define EMC_EWRB_0_BUFFER_1_CORRECTED_ERRORf 15770
#define EMC_EWRB_0_BUFFER_1_CORRECTED_ERROR_DISINTf 15771
#define EMC_EWRB_0_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 15772
#define EMC_EWRB_0_BUFFER_1_UNCORRECTED_ERRORf 15773
#define EMC_EWRB_0_BUFFER_1_UNCORRECTED_ERROR_DISINTf 15774
#define EMC_EWRB_0_BUFFER_ECC_ENABLEf 15775
#define EMC_EWRB_1_BUFFER_0_CORRECTED_ERRORf 15776
#define EMC_EWRB_1_BUFFER_0_CORRECTED_ERROR_DISINTf 15777
#define EMC_EWRB_1_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 15778
#define EMC_EWRB_1_BUFFER_0_UNCORRECTED_ERRORf 15779
#define EMC_EWRB_1_BUFFER_0_UNCORRECTED_ERROR_DISINTf 15780
#define EMC_EWRB_1_BUFFER_1_CORRECTED_ERRORf 15781
#define EMC_EWRB_1_BUFFER_1_CORRECTED_ERROR_DISINTf 15782
#define EMC_EWRB_1_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 15783
#define EMC_EWRB_1_BUFFER_1_UNCORRECTED_ERRORf 15784
#define EMC_EWRB_1_BUFFER_1_UNCORRECTED_ERROR_DISINTf 15785
#define EMC_EWRB_1_BUFFER_ECC_ENABLEf 15786
#define EMC_EWRB_BUFFER_0_CORRECTED_ERRORf 15787
#define EMC_EWRB_BUFFER_0_CORRECTED_ERROR_DISINTf 15788
#define EMC_EWRB_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 15789
#define EMC_EWRB_BUFFER_0_UNCORRECTED_ERRORf 15790
#define EMC_EWRB_BUFFER_0_UNCORRECTED_ERROR_DISINTf 15791
#define EMC_EWRB_BUFFER_1_CORRECTED_ERRORf 15792
#define EMC_EWRB_BUFFER_1_CORRECTED_ERROR_DISINTf 15793
#define EMC_EWRB_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 15794
#define EMC_EWRB_BUFFER_1_UNCORRECTED_ERRORf 15795
#define EMC_EWRB_BUFFER_1_UNCORRECTED_ERROR_DISINTf 15796
#define EMC_EWRB_BUFFER_ECC_ENABLEf 15797
#define EMC_INTRf 15798
#define EMC_INTR_DISINTf 15799
#define EMC_IRRB_BUFFER_CORRECTED_ERRORf 15800
#define EMC_IRRB_BUFFER_CORRECTED_ERROR_DISINTf 15801
#define EMC_IRRB_BUFFER_ECC_ENABLEf 15802
#define EMC_IRRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15803
#define EMC_IRRB_BUFFER_OVERFLOW_ERRORf 15804
#define EMC_IRRB_BUFFER_OVERFLOW_ERROR_DISINTf 15805
#define EMC_IRRB_BUFFER_UNCORRECTED_ERRORf 15806
#define EMC_IRRB_BUFFER_UNCORRECTED_ERROR_DISINTf 15807
#define EMC_IWRB_BUFFER_CORRECTED_ERRORf 15808
#define EMC_IWRB_BUFFER_CORRECTED_ERROR_DISINTf 15809
#define EMC_IWRB_BUFFER_ECC_ENABLEf 15810
#define EMC_IWRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15811
#define EMC_IWRB_BUFFER_OVERFLOW_ERRORf 15812
#define EMC_IWRB_BUFFER_OVERFLOW_ERROR_DISINTf 15813
#define EMC_IWRB_BUFFER_UNCORRECTED_ERRORf 15814
#define EMC_IWRB_BUFFER_UNCORRECTED_ERROR_DISINTf 15815
#define EMC_RFCQ_BUFFER_CORRECTED_ERRORf 15816
#define EMC_RFCQ_BUFFER_CORRECTED_ERROR_DISINTf 15817
#define EMC_RFCQ_BUFFER_ECC_ENABLEf 15818
#define EMC_RFCQ_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15819
#define EMC_RFCQ_BUFFER_UNCORRECTED_ERRORf 15820
#define EMC_RFCQ_BUFFER_UNCORRECTED_ERROR_DISINTf 15821
#define EMC_RSFP_BUFFER_CORRECTED_ERRORf 15822
#define EMC_RSFP_BUFFER_CORRECTED_ERROR_DISINTf 15823
#define EMC_RSFP_BUFFER_ECC_ENABLEf 15824
#define EMC_RSFP_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15825
#define EMC_RSFP_BUFFER_UNCORRECTED_ERRORf 15826
#define EMC_RSFP_BUFFER_UNCORRECTED_ERROR_DISINTf 15827
#define EMC_SWAT_BUFFER_CORRECTED_ERRORf 15828
#define EMC_SWAT_BUFFER_CORRECTED_ERROR_DISINTf 15829
#define EMC_SWAT_BUFFER_ECC_ENABLEf 15830
#define EMC_SWAT_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15831
#define EMC_SWAT_BUFFER_UNCORRECTED_ERRORf 15832
#define EMC_SWAT_BUFFER_UNCORRECTED_ERROR_DISINTf 15833
#define EMC_WCMT_BUFFER_CORRECTED_ERRORf 15834
#define EMC_WCMT_BUFFER_CORRECTED_ERROR_DISINTf 15835
#define EMC_WCMT_BUFFER_ECC_ENABLEf 15836
#define EMC_WCMT_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15837
#define EMC_WCMT_BUFFER_UNCORRECTED_ERRORf 15838
#define EMC_WCMT_BUFFER_UNCORRECTED_ERROR_DISINTf 15839
#define EMC_WLCT0_BUFFER_ECC_ENABLEf 15840
#define EMC_WLCT0_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15841
#define EMC_WLCT0_LOWER_A_BUFFER_CORRECTED_ERRORf 15842
#define EMC_WLCT0_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 15843
#define EMC_WLCT0_LOWER_A_BUFFER_UNCORRECTED_ERRORf 15844
#define EMC_WLCT0_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15845
#define EMC_WLCT0_LOWER_B_BUFFER_CORRECTED_ERRORf 15846
#define EMC_WLCT0_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 15847
#define EMC_WLCT0_LOWER_B_BUFFER_UNCORRECTED_ERRORf 15848
#define EMC_WLCT0_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15849
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERRORf 15850
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERROR_DISINTf 15851
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_ECC_ENABLEf 15852
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 15853
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERRORf 15854
#define EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERROR_DISINTf 15855
#define EMC_WLCT0_MF_BUFFER_OVERFLOW_ERRORf 15856
#define EMC_WLCT0_MF_BUFFER_OVERFLOW_ERROR_DISINTf 15857
#define EMC_WLCT0_UPPER_A_BUFFER_CORRECTED_ERRORf 15858
#define EMC_WLCT0_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 15859
#define EMC_WLCT0_UPPER_A_BUFFER_UNCORRECTED_ERRORf 15860
#define EMC_WLCT0_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15861
#define EMC_WLCT0_UPPER_B_BUFFER_CORRECTED_ERRORf 15862
#define EMC_WLCT0_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 15863
#define EMC_WLCT0_UPPER_B_BUFFER_UNCORRECTED_ERRORf 15864
#define EMC_WLCT0_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15865
#define EMC_WLCT1_BUFFER_ECC_ENABLEf 15866
#define EMC_WLCT1_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15867
#define EMC_WLCT1_LOWER_A_BUFFER_CORRECTED_ERRORf 15868
#define EMC_WLCT1_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 15869
#define EMC_WLCT1_LOWER_A_BUFFER_UNCORRECTED_ERRORf 15870
#define EMC_WLCT1_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15871
#define EMC_WLCT1_LOWER_B_BUFFER_CORRECTED_ERRORf 15872
#define EMC_WLCT1_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 15873
#define EMC_WLCT1_LOWER_B_BUFFER_UNCORRECTED_ERRORf 15874
#define EMC_WLCT1_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15875
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERRORf 15876
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERROR_DISINTf 15877
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_ECC_ENABLEf 15878
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 15879
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERRORf 15880
#define EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERROR_DISINTf 15881
#define EMC_WLCT1_MF_BUFFER_OVERFLOW_ERRORf 15882
#define EMC_WLCT1_MF_BUFFER_OVERFLOW_ERROR_DISINTf 15883
#define EMC_WLCT1_UPPER_A_BUFFER_CORRECTED_ERRORf 15884
#define EMC_WLCT1_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 15885
#define EMC_WLCT1_UPPER_A_BUFFER_UNCORRECTED_ERRORf 15886
#define EMC_WLCT1_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15887
#define EMC_WLCT1_UPPER_B_BUFFER_CORRECTED_ERRORf 15888
#define EMC_WLCT1_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 15889
#define EMC_WLCT1_UPPER_B_BUFFER_UNCORRECTED_ERRORf 15890
#define EMC_WLCT1_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15891
#define EMC_WLCT2_BUFFER_ECC_ENABLEf 15892
#define EMC_WLCT2_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15893
#define EMC_WLCT2_LOWER_A_BUFFER_CORRECTED_ERRORf 15894
#define EMC_WLCT2_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 15895
#define EMC_WLCT2_LOWER_A_BUFFER_UNCORRECTED_ERRORf 15896
#define EMC_WLCT2_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15897
#define EMC_WLCT2_LOWER_B_BUFFER_CORRECTED_ERRORf 15898
#define EMC_WLCT2_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 15899
#define EMC_WLCT2_LOWER_B_BUFFER_UNCORRECTED_ERRORf 15900
#define EMC_WLCT2_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15901
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERRORf 15902
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_CORRECTED_ERROR_DISINTf 15903
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_ECC_ENABLEf 15904
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 15905
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERRORf 15906
#define EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_UNCORRECTED_ERROR_DISINTf 15907
#define EMC_WLCT2_MF_BUFFER_OVERFLOW_ERRORf 15908
#define EMC_WLCT2_MF_BUFFER_OVERFLOW_ERROR_DISINTf 15909
#define EMC_WLCT2_UPPER_A_BUFFER_CORRECTED_ERRORf 15910
#define EMC_WLCT2_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 15911
#define EMC_WLCT2_UPPER_A_BUFFER_UNCORRECTED_ERRORf 15912
#define EMC_WLCT2_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 15913
#define EMC_WLCT2_UPPER_B_BUFFER_CORRECTED_ERRORf 15914
#define EMC_WLCT2_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 15915
#define EMC_WLCT2_UPPER_B_BUFFER_UNCORRECTED_ERRORf 15916
#define EMC_WLCT2_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 15917
#define EMC_WTAC_ILLEGAL_SRCPG_ERRORf 15918
#define EMC_WTAC_ILLEGAL_SRCPG_ERROR_DISINTf 15919
#define EMC_WTAC_SPC_EMA_LOCKUP_ERRORf 15920
#define EMC_WTAC_SPC_EMA_LOCKUP_ERROR_DISINTf 15921
#define EMC_WTFP_BUFFER_CORRECTED_ERRORf 15922
#define EMC_WTFP_BUFFER_CORRECTED_ERROR_DISINTf 15923
#define EMC_WTFP_BUFFER_ECC_ENABLEf 15924
#define EMC_WTFP_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15925
#define EMC_WTFP_BUFFER_UNCORRECTED_ERRORf 15926
#define EMC_WTFP_BUFFER_UNCORRECTED_ERROR_DISINTf 15927
#define EMC_WTOQ_BUFFER_CORRECTED_ERRORf 15928
#define EMC_WTOQ_BUFFER_CORRECTED_ERROR_DISINTf 15929
#define EMC_WTOQ_BUFFER_ECC_ENABLEf 15930
#define EMC_WTOQ_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 15931
#define EMC_WTOQ_BUFFER_UNCORRECTED_ERRORf 15932
#define EMC_WTOQ_BUFFER_UNCORRECTED_ERROR_DISINTf 15933
#define EMIRRORf 15934
#define EMIRROR_CONTROL1_PARITY_ENf 15935
#define EMIRROR_CONTROL1_PAR_ERRf 15936
#define EMIRROR_CONTROL1_TMf 15937
#define EMIRROR_CONTROL2_PARITY_ENf 15938
#define EMIRROR_CONTROL2_PAR_ERRf 15939
#define EMIRROR_CONTROL2_TMf 15940
#define EMIRROR_CONTROL3_PARITY_ENf 15941
#define EMIRROR_CONTROL3_PAR_ERRf 15942
#define EMIRROR_CONTROL3_TMf 15943
#define EMIRROR_CONTROL_PARITY_ENf 15944
#define EMIRROR_CONTROL_PAR_ERRf 15945
#define EMIRROR_CONTROL_TMf 15946
#define EML_144_MODEf 15947
#define EMOP_BUFFER_ECC_ENf 15948
#define EMOP_BUFFER_TMf 15949
#define EMPTYf 15950
#define EMPTYDQCQIDf 15951
#define EMPTYDQCQWRITEf 15952
#define EMPTYDQCQWRITEMASKf 15953
#define EMPTYQCRBAL_INITIATE_PAR_ERRf 15954
#define EMPTYQCRBAL_PARITY_ERR_MASKf 15955
#define EMPTYQSATISFIEDCRBALf 15956
#define EMPTY_CELL_SIZEf 15957
#define EMPTY_DEQUEUEf 15958
#define EMPTY_DEQUEUE_DISINTf 15959
#define EMPTY_DEQUEUE_Qf 15960
#define EMPTY_DEQ_ERRORf 15961
#define EMPTY_DEQ_ERROR_DISINTf 15962
#define EMPTY_DQCQ_IDf 15963
#define EMPTY_DQCQ_WRITEf 15964
#define EMPTY_DQCQ_WRITE_MASKf 15965
#define EMPTY_MCID_COUNTERf 15966
#define EMPTY_PORT_MAX_CREDITf 15967
#define EMPTY_PORT_STOP_COLLECTING_ENf 15968
#define EMPTY_QP_MAX_CREDITf 15969
#define EMPTY_QP_STOP_COLLECTING_ENf 15970
#define EMPTY_Q_SATISFIED_CR_BALf 15971
#define EMR2f 15972
#define EMR3f 15973
#define EMR_2f 15974
#define EMR_3f 15975
#define EM_COSf 15976
#define EM_COS_ENABLEf 15977
#define EM_DEFAULTf 15978
#define EM_LATENCYf 15979
#define EM_LATENCY8f 15980
#define EM_LOCAL_MTPf 15981
#define EM_MODEf 15982
#define EM_MTP_INDEXf 15983
#define EM_MTP_INDEX0f 15984
#define EM_MTP_INDEX1f 15985
#define EM_SRCMOD_CHANGEf 15986
#define ENf 15987
#define ENABLEf 15988
#define ENABLE0f 15989
#define ENABLE1f 15990
#define ENABLE2f 15991
#define ENABLE8BANKSf 15992
#define ENABLEACTIONPROFILEf 15993
#define ENABLEARPTRAPf 15994
#define ENABLEBUFFERCHANGEf 15995
#define ENABLEB_CHf 15996
#define ENABLECUD_ACTIONf 15997
#define ENABLEDATAPATHf 15998
#define ENABLEDATAPATHIDRf 15999
#define ENABLEDATAPATHIQMf 16000
#define ENABLEDHCPTRAPf 16001
#define ENABLEDP_ACTIONf 16002
#define ENABLEELKLOOKUPf 16003
#define ENABLEFIRSTPASSBANKA_ACCESSf 16004
#define ENABLEFIRSTPASSBANKB_ACCESSf 16005
#define ENABLEFIRSTPASSBANKC_ACCESSf 16006
#define ENABLEFIRSTPASSBANKD_ACCESSf 16007
#define ENABLEFLPREPLYf 16008
#define ENABLEFORWARDINGLOOKUPf 16009
#define ENABLEIGMPTRAPf 16010
#define ENABLEILKN0f 16011
#define ENABLEILKN1f 16012
#define ENABLEINDIRECTBUBBLESf 16013
#define ENABLEMACTBUBBLESf 16014
#define ENABLEMCLUPDATESf 16015
#define ENABLEMLDTRAPf 16016
#define ENABLEMYMACf 16017
#define ENABLEOUTLIF_1f 16018
#define ENABLEOUTTM_PORTf 16019
#define ENABLEROUTINGMCf 16020
#define ENABLEROUTINGMPLSf 16021
#define ENABLEROUTINGUCf 16022
#define ENABLESAAUTHENTICATIONf 16023
#define ENABLESECONDPASSBANKA_ACCESSf 16024
#define ENABLESECONDPASSBANKB_ACCESSf 16025
#define ENABLESECONDPASSBANKC_ACCESSf 16026
#define ENABLESECONDPASSBANKD_ACCESSf 16027
#define ENABLESYSREDf 16028
#define ENABLETCAMBUBBLESf 16029
#define ENABLETCAM_BANKA_ACCESSf 16030
#define ENABLETCAM_BANKB_ACCESSf 16031
#define ENABLETCAM_BANKC_ACCESSf 16032
#define ENABLETCAM_BANKD_ACCESSf 16033
#define ENABLETC_ACTIONf 16034
#define ENABLEUNICASTSAMEINTERFACEFILTERf 16035
#define ENABLE_00f 16036
#define ENABLE_01f 16037
#define ENABLE_02f 16038
#define ENABLE_03f 16039
#define ENABLE_04f 16040
#define ENABLE_05f 16041
#define ENABLE_06f 16042
#define ENABLE_07f 16043
#define ENABLE_08f 16044
#define ENABLE_09f 16045
#define ENABLE_10f 16046
#define ENABLE_11f 16047
#define ENABLE_12f 16048
#define ENABLE_13f 16049
#define ENABLE_14f 16050
#define ENABLE_15f 16051
#define ENABLE_1588OMPLSf 16052
#define ENABLE_1B_ERR_INTf 16053
#define ENABLE_2B_ERR_INTf 16054
#define ENABLE_8_BANKSf 16055
#define ENABLE_8_BANKS_MODEf 16056
#define ENABLE_ALL_BYPASSf 16057
#define ENABLE_ALMOST_LOC_SET_EVENTf 16058
#define ENABLE_ARP_TRAPf 16059
#define ENABLE_AUTO_SWITCHOVERf 16060
#define ENABLE_AVG_CALCf 16061
#define ENABLE_BIN_12_OVERLAY_Af 16062
#define ENABLE_BIN_12_OVERLAY_Bf 16063
#define ENABLE_BLOCK_ERASE_COMPLETEf 16064
#define ENABLE_BOUNCE_BACK_FILTERf 16065
#define ENABLE_BUFFER_CHANGEf 16066
#define ENABLE_BUNDLES_MODEf 16067
#define ENABLE_CHKf 16068
#define ENABLE_CKE_IDLEf 16069
#define ENABLE_CLEARf 16070
#define ENABLE_CLRf 16071
#define ENABLE_CMIC_REQUESTf 16072
#define ENABLE_COMMON_CONTROLf 16073
#define ENABLE_COPY_BACK_COMPLETEf 16074
#define ENABLE_COS_MARKING_UPGRADESf 16075
#define ENABLE_CREDIT_COLLECTIONf 16076
#define ENABLE_CRPS_BUBBLESf 16077
#define ENABLE_CS_IDLEf 16078
#define ENABLE_CTL_IDLEf 16079
#define ENABLE_C_00f 16080
#define ENABLE_C_01f 16081
#define ENABLE_C_02f 16082
#define ENABLE_C_03f 16083
#define ENABLE_C_04f 16084
#define ENABLE_C_05f 16085
#define ENABLE_C_06f 16086
#define ENABLE_C_07f 16087
#define ENABLE_C_08f 16088
#define ENABLE_C_09f 16089
#define ENABLE_C_10f 16090
#define ENABLE_C_11f 16091
#define ENABLE_C_12f 16092
#define ENABLE_C_13f 16093
#define ENABLE_C_14f 16094
#define ENABLE_C_15f 16095
#define ENABLE_C_16f 16096
#define ENABLE_C_17f 16097
#define ENABLE_C_18f 16098
#define ENABLE_C_19f 16099
#define ENABLE_C_20f 16100
#define ENABLE_C_21f 16101
#define ENABLE_C_22f 16102
#define ENABLE_C_23f 16103
#define ENABLE_C_24f 16104
#define ENABLE_C_25f 16105
#define ENABLE_C_26f 16106
#define ENABLE_C_27f 16107
#define ENABLE_C_28f 16108
#define ENABLE_C_29f 16109
#define ENABLE_C_30f 16110
#define ENABLE_C_31f 16111
#define ENABLE_DATA_PATHf 16112
#define ENABLE_DATA_PATH_IDRf 16113
#define ENABLE_DATA_PATH_IQMf 16114
#define ENABLE_DDRf 16115
#define ENABLE_DEFAULT_NETWORK_SVPf 16116
#define ENABLE_DEL_G_RXCf 16117
#define ENABLE_DEL_G_TXCf 16118
#define ENABLE_DEQ_INTRf 16119
#define ENABLE_DHCP_TRAPf 16120
#define ENABLE_DIRECT_READ_RD_MISSf 16121
#define ENABLE_DQ_ODTf 16122
#define ENABLE_DRACO1_5_HASHf 16123
#define ENABLE_DYNAMIC_MEMORY_ACCESSf 16124
#define ENABLE_ECCf 16125
#define ENABLE_ECC_MIPS_CORRf 16126
#define ENABLE_ECC_MIPS_UNCORRf 16127
#define ENABLE_ECMP_DLBf 16128
#define ENABLE_ELK_LOOKUPf 16129
#define ENABLE_ENQ_INTRf 16130
#define ENABLE_ENQ_REQ_FIFO_XOFFf 16131
#define ENABLE_EXTERNAL_L2_ENTRYf 16132
#define ENABLE_EXT_QGPHY_CLK_OUTf 16133
#define ENABLE_FABRIC_LLFCf 16134
#define ENABLE_FDRC_FAULT_MASKINGf 16135
#define ENABLE_FDRC_SER_PROTECTIONf 16136
#define ENABLE_FHEI_WITH_IN_LIF_PROFILEf 16137
#define ENABLE_FLEX_FIELD_1_Af 16138
#define ENABLE_FLEX_FIELD_1_Bf 16139
#define ENABLE_FLEX_FIELD_2_Af 16140
#define ENABLE_FLEX_FIELD_2_Bf 16141
#define ENABLE_FLEX_HASHINGf 16142
#define ENABLE_FLOW_LABEL_IPV6_Af 16143
#define ENABLE_FLOW_LABEL_IPV6_Bf 16144
#define ENABLE_FP_FOR_MIRROR_PKTSf 16145
#define ENABLE_FROMCPU_PACKETf 16146
#define ENABLE_GPORT_IDLE_PWRDWNf 16147
#define ENABLE_GROUP_AVG_CALCf 16148
#define ENABLE_GTP_Af 16149
#define ENABLE_GTP_Bf 16150
#define ENABLE_HAIR_PIN_FILTERf 16151
#define ENABLE_HGT_DLBf 16152
#define ENABLE_HRF_0f 16153
#define ENABLE_HRF_1f 16154
#define ENABLE_IFILTERf 16155
#define ENABLE_IGMP_MLD_SNOOPINGf 16156
#define ENABLE_IGMP_TRAPf 16157
#define ENABLE_INDIRECT_BUBBLESf 16158
#define ENABLE_INNER_COMPATIBLE_MCf 16159
#define ENABLE_INTERNAL_L2_ENTRYf 16160
#define ENABLE_LAG_DLBf 16161
#define ENABLE_LAG_FILTER_MCf 16162
#define ENABLE_LAG_FILTER_UCf 16163
#define ENABLE_LINE_LLFCf 16164
#define ENABLE_LOC_CLEAR_EVENTf 16165
#define ENABLE_LOC_SET_EVENTf 16166
#define ENABLE_LOOKUPf 16167
#define ENABLE_LSR_P2P_SERVICEf 16168
#define ENABLE_MACT_BUBBLESf 16169
#define ENABLE_MACT_FORMAT_3f 16170
#define ENABLE_MAC_IP_BINDING_FOR_ARP_PKTSf 16171
#define ENABLE_MAC_PARITYf 16172
#define ENABLE_MCL_UPDATESf 16173
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 16174
#define ENABLE_MEASURE_COLLECTIONf 16175
#define ENABLE_MLD_TRAPf 16176
#define ENABLE_MPLS_PIPEf 16177
#define ENABLE_MSIf 16178
#define ENABLE_MSPI_DONEf 16179
#define ENABLE_MSPI_HALT_SET_TRANSACTION_DONEf 16180
#define ENABLE_MULTIPLE_SBUS_CMDSf 16181
#define ENABLE_Nf 16182
#define ENABLE_NAND_RB_Bf 16183
#define ENABLE_NATIVE_VSI_STAMPINGf 16184
#define ENABLE_ODTf 16185
#define ENABLE_ODT_CKf 16186
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 16187
#define ENABLE_OP_DMVOQf 16188
#define ENABLE_OVERRIDE_I2C_DEBUG_MODEf 16189
#define ENABLE_OVERRIDE_I2C_MASTER_SLAVE_MODEf 16190
#define ENABLE_OVERRIDE_SPI_MASTER_SLAVE_MODEf 16191
#define ENABLE_PARITYf 16192
#define ENABLE_PIO_PURGE_IF_USERIF_RESETf 16193
#define ENABLE_PIO_PURGE_SW_PROGRAMMABLEf 16194
#define ENABLE_PKT_MODf 16195
#define ENABLE_PORT_QUALITY_UPDATEf 16196
#define ENABLE_PORT_STMf 16197
#define ENABLE_PP_INJECTf 16198
#define ENABLE_PROGRAM_PAGE_COMPLETEf 16199
#define ENABLE_PTCSf 16200
#define ENABLE_PURGE_IF_USERIF_RESETf 16201
#define ENABLE_PURGE_IF_USERIF_TIMESOUTf 16202
#define ENABLE_PURGE_SW_PROGRAMMABLEf 16203
#define ENABLE_QK_ODTf 16204
#define ENABLE_QOS_IP_TOS_UPGRADESf 16205
#define ENABLE_QUALITY_UPDATEf 16206
#define ENABLE_QUEUE_AND_GROUP_TICKETf 16207
#define ENABLE_QUICK_SREFRESHf 16208
#define ENABLE_RBUS_ARBITER_TIMERf 16209
#define ENABLE_RDI_CLEAR_EVENTf 16210
#define ENABLE_RDI_SET_EVENTf 16211
#define ENABLE_RETURNED_CREDITSf 16212
#define ENABLE_ROUTING_MCf 16213
#define ENABLE_ROUTING_MPLSf 16214
#define ENABLE_ROUTING_UCf 16215
#define ENABLE_RO_CTLR_READYf 16216
#define ENABLE_RPF_CHECKf 16217
#define ENABLE_SAME_INTERFACE_FILTERS_PORTSf 16218
#define ENABLE_SA_AUTHENTICATIONf 16219
#define ENABLE_SBUSDMA_CH0_FLOW_CONTROLf 16220
#define ENABLE_SBUSDMA_CH1_FLOW_CONTROLf 16221
#define ENABLE_SBUSDMA_CH2_FLOW_CONTROLf 16222
#define ENABLE_SCHAN_REQUESTf 16223
#define ENABLE_SECOND_STAGE_PARSING_UPGRADESf 16224
#define ENABLE_SELECTf 16225
#define ENABLE_SERIAL_LINKf 16226
#define ENABLE_SERVICE_Q_EXPECTED_PORT_CHECKf 16227
#define ENABLE_SETf 16228
#define ENABLE_SKIPPED_ETHERNET_PARSINGf 16229
#define ENABLE_SLAVE_PORT_0f 16230
#define ENABLE_SLAVE_PORT_1f 16231
#define ENABLE_SLAVE_PORT_2f 16232
#define ENABLE_SLAVE_PORT_3f 16233
#define ENABLE_SLAVE_PORT_4f 16234
#define ENABLE_SLAVE_PORT_5f 16235
#define ENABLE_SLAVE_PORT_6f 16236
#define ENABLE_SLAVE_PORT_7f 16237
#define ENABLE_SOP_EOP_CHKf 16238
#define ENABLE_SPI_LR_FULLNESS_REACHEDf 16239
#define ENABLE_SPI_LR_IMPATIENTf 16240
#define ENABLE_SPI_LR_SESSION_DONEf 16241
#define ENABLE_SPI_LR_TRUNCATEDf 16242
#define ENABLE_SPI_OVERREADf 16243
#define ENABLE_SP_IN_MINf 16244
#define ENABLE_SQUEUESf 16245
#define ENABLE_SQUEUE_000f 16246
#define ENABLE_SQUEUE_001f 16247
#define ENABLE_SQUEUE_002f 16248
#define ENABLE_SQUEUE_003f 16249
#define ENABLE_SQUEUE_004f 16250
#define ENABLE_SQUEUE_005f 16251
#define ENABLE_SQUEUE_006f 16252
#define ENABLE_SQUEUE_007f 16253
#define ENABLE_SQUEUE_008f 16254
#define ENABLE_SQUEUE_009f 16255
#define ENABLE_SQUEUE_010f 16256
#define ENABLE_SQUEUE_011f 16257
#define ENABLE_SQUEUE_012f 16258
#define ENABLE_SQUEUE_013f 16259
#define ENABLE_SQUEUE_014f 16260
#define ENABLE_SQUEUE_015f 16261
#define ENABLE_SQUEUE_016f 16262
#define ENABLE_SQUEUE_017f 16263
#define ENABLE_SQUEUE_018f 16264
#define ENABLE_SQUEUE_019f 16265
#define ENABLE_SQUEUE_020f 16266
#define ENABLE_SQUEUE_021f 16267
#define ENABLE_SQUEUE_022f 16268
#define ENABLE_SQUEUE_023f 16269
#define ENABLE_SQUEUE_024f 16270
#define ENABLE_SQUEUE_025f 16271
#define ENABLE_SQUEUE_026f 16272
#define ENABLE_SQUEUE_027f 16273
#define ENABLE_SQUEUE_028f 16274
#define ENABLE_SQUEUE_029f 16275
#define ENABLE_SQUEUE_030f 16276
#define ENABLE_SQUEUE_031f 16277
#define ENABLE_SQUEUE_032f 16278
#define ENABLE_SQUEUE_033f 16279
#define ENABLE_SQUEUE_034f 16280
#define ENABLE_SQUEUE_035f 16281
#define ENABLE_SQUEUE_036f 16282
#define ENABLE_SQUEUE_037f 16283
#define ENABLE_SQUEUE_038f 16284
#define ENABLE_SQUEUE_039f 16285
#define ENABLE_SQUEUE_040f 16286
#define ENABLE_SQUEUE_041f 16287
#define ENABLE_SQUEUE_042f 16288
#define ENABLE_SQUEUE_043f 16289
#define ENABLE_SQUEUE_044f 16290
#define ENABLE_SQUEUE_045f 16291
#define ENABLE_SQUEUE_046f 16292
#define ENABLE_SQUEUE_047f 16293
#define ENABLE_SQUEUE_048f 16294
#define ENABLE_SQUEUE_049f 16295
#define ENABLE_SQUEUE_050f 16296
#define ENABLE_SQUEUE_051f 16297
#define ENABLE_SQUEUE_052f 16298
#define ENABLE_SQUEUE_053f 16299
#define ENABLE_SQUEUE_054f 16300
#define ENABLE_SQUEUE_055f 16301
#define ENABLE_SQUEUE_056f 16302
#define ENABLE_SQUEUE_057f 16303
#define ENABLE_SQUEUE_058f 16304
#define ENABLE_SQUEUE_059f 16305
#define ENABLE_SQUEUE_060f 16306
#define ENABLE_SQUEUE_061f 16307
#define ENABLE_SQUEUE_062f 16308
#define ENABLE_SQUEUE_063f 16309
#define ENABLE_SQUEUE_064f 16310
#define ENABLE_SQUEUE_065f 16311
#define ENABLE_SQUEUE_066f 16312
#define ENABLE_SQUEUE_067f 16313
#define ENABLE_SQUEUE_068f 16314
#define ENABLE_SQUEUE_069f 16315
#define ENABLE_SQUEUE_070f 16316
#define ENABLE_SQUEUE_071f 16317
#define ENABLE_SQUEUE_072f 16318
#define ENABLE_SQUEUE_073f 16319
#define ENABLE_SQUEUE_074f 16320
#define ENABLE_SQUEUE_075f 16321
#define ENABLE_SQUEUE_076f 16322
#define ENABLE_SQUEUE_077f 16323
#define ENABLE_SQUEUE_078f 16324
#define ENABLE_SQUEUE_079f 16325
#define ENABLE_SQUEUE_080f 16326
#define ENABLE_SQUEUE_081f 16327
#define ENABLE_SQUEUE_082f 16328
#define ENABLE_SQUEUE_083f 16329
#define ENABLE_SQUEUE_084f 16330
#define ENABLE_SQUEUE_085f 16331
#define ENABLE_SQUEUE_086f 16332
#define ENABLE_SQUEUE_087f 16333
#define ENABLE_SQUEUE_088f 16334
#define ENABLE_SQUEUE_089f 16335
#define ENABLE_SQUEUE_090f 16336
#define ENABLE_SQUEUE_091f 16337
#define ENABLE_SQUEUE_092f 16338
#define ENABLE_SQUEUE_093f 16339
#define ENABLE_SQUEUE_094f 16340
#define ENABLE_SQUEUE_095f 16341
#define ENABLE_SQUEUE_096f 16342
#define ENABLE_SQUEUE_097f 16343
#define ENABLE_SQUEUE_098f 16344
#define ENABLE_SQUEUE_099f 16345
#define ENABLE_SQUEUE_100f 16346
#define ENABLE_SQUEUE_101f 16347
#define ENABLE_SQUEUE_102f 16348
#define ENABLE_SQUEUE_103f 16349
#define ENABLE_SQUEUE_104f 16350
#define ENABLE_SQUEUE_105f 16351
#define ENABLE_SQUEUE_106f 16352
#define ENABLE_SQUEUE_107f 16353
#define ENABLE_SQUEUE_108f 16354
#define ENABLE_SQUEUE_109f 16355
#define ENABLE_SQUEUE_110f 16356
#define ENABLE_SQUEUE_111f 16357
#define ENABLE_SQUEUE_112f 16358
#define ENABLE_SQUEUE_113f 16359
#define ENABLE_SQUEUE_114f 16360
#define ENABLE_SQUEUE_115f 16361
#define ENABLE_SQUEUE_116f 16362
#define ENABLE_SQUEUE_117f 16363
#define ENABLE_SQUEUE_118f 16364
#define ENABLE_SQUEUE_119f 16365
#define ENABLE_SQUEUE_120f 16366
#define ENABLE_SQUEUE_121f 16367
#define ENABLE_SQUEUE_122f 16368
#define ENABLE_SQUEUE_123f 16369
#define ENABLE_SQUEUE_124f 16370
#define ENABLE_SQUEUE_125f 16371
#define ENABLE_SQUEUE_126f 16372
#define ENABLE_SQUEUE_127f 16373
#define ENABLE_SRC_EQUAL_DST_FILTERf 16374
#define ENABLE_STACKING_MCf 16375
#define ENABLE_STACKING_UCf 16376
#define ENABLE_SWITCHING_NETWORKf 16377
#define ENABLE_SWITCHOVERf 16378
#define ENABLE_SW_IDLE_PWRDWNf 16379
#define ENABLE_SYSTEM_REDf 16380
#define ENABLE_SYS_REDf 16381
#define ENABLE_TCAMf 16382
#define ENABLE_TCAM_BUBBLESf 16383
#define ENABLE_TCAM_IDENTIFICATION_IEEE_1588f 16384
#define ENABLE_TCAM_IDENTIFICATION_OAMf 16385
#define ENABLE_TOCPU_PACKETf 16386
#define ENABLE_TRILL_VSI_UPDATEf 16387
#define ENABLE_TUNNEL_TERMINATION_CODE_UPGRADESf 16388
#define ENABLE_UCODE_DEQf 16389
#define ENABLE_UCODE_ENQf 16390
#define ENABLE_UC_SAME_INTERFACE_FILTERf 16391
#define ENABLE_UDF_FIELD_1_Af 16392
#define ENABLE_UDF_FIELD_1_Bf 16393
#define ENABLE_UDF_FIELD_2_Af 16394
#define ENABLE_UDF_FIELD_2_Bf 16395
#define ENABLE_UNICAST_SAME_INTERFACE_FILTERf 16396
#define ENABLE_UPDATE_COLOR_RESUMEf 16397
#define ENABLE_UPDATE_KEYf 16398
#define ENABLE_VALf 16399
#define ENABLE_VPLAG_RESOLUTIONf 16400
#define ENABLE_VP_GROUP_PRUNINGf 16401
#define ENABLE_WRRf 16402
#define ENABLE_YELLOW_DS_DROP_RED_PKTf 16403
#define ENA_EXT_CONFIGf 16404
#define ENA_FIXED_PATf 16405
#define ENBf 16406
#define ENB_CLKOUTf 16407
#define ENB_CREDIT_COLLECTIONf 16408
#define ENCAPSULATIONf 16409
#define ENCAP_BYTE_COUNT_ADJf 16410
#define ENCAP_INCOMING_TAG_STATUSf 16411
#define ENCAP_NLF_LOGICAL_PORT_NUMBERf 16412
#define ENCNMINGREPf 16413
#define ENCNMMCDAf 16414
#define ENCNMMIRRf 16415
#define ENCNMSNPf 16416
#define ENC_DEC_SELECTf 16417
#define ENDIANESSf 16418
#define ENDIANMODEf 16419
#define ENDIANNESSf 16420
#define ENDIAN_MODEf 16421
#define ENDIAN_SELf 16422
#define ENDIAN_SWAP_SIZEf 16423
#define ENDLESSf 16424
#define ENDOFPACKETf 16425
#define ENDPOINT_COS_MAP_PARITY_ENf 16426
#define ENDPOINT_COS_MAP_PROFILE_INDEXf 16427
#define ENDPOINT_COS_OFFSETf 16428
#define ENDPOINT_QUEUE_BASEf 16429
#define ENDPOINT_QUEUE_MAP_B0_TMf 16430
#define ENDPOINT_QUEUE_MAP_B1_TMf 16431
#define ENDPOINT_QUEUE_MAP_PARITY_ENf 16432
#define ENDQPf 16433
#define ENDQUEUEf 16434
#define ENDREADERRf 16435
#define ENDREADERRMASKf 16436
#define ENDREADEXPERRf 16437
#define ENDREADEXPERRMASKf 16438
#define ENDWRITEERRf 16439
#define ENDWRITEERRMASKf 16440
#define ENDWRITEEXPERRf 16441
#define ENDWRITEEXPERRMASKf 16442
#define END_Af 16443
#define END_ADDRf 16444
#define END_A_UPPERf 16445
#define END_Bf 16446
#define END_CELLf 16447
#define END_CELL_CAPTf 16448
#define END_CELL_MASKf 16449
#define END_CELL_VALUEf 16450
#define END_CNTRIDf 16451
#define END_CRC_ERRORf 16452
#define END_FLAGf 16453
#define END_OF_CHAINf 16454
#define END_OF_PACKETf 16455
#define END_PTRf 16456
#define END_S1f 16457
#define ENET_MAC_EQ_ZEROf 16458
#define ENET_MAC_EQ_ZERO_DISINTf 16459
#define ENET_SMAC_EQ_DMACf 16460
#define ENET_SMAC_EQ_DMAC_DISINTf 16461
#define ENET_SMAC_MCASTf 16462
#define ENET_SMAC_MCAST_DISINTf 16463
#define ENET_TYPE_VALUEf 16464
#define ENET_TYPE_VALUE_DISINTf 16465
#define ENET_VLAN0_EQ_3FFf 16466
#define ENET_VLAN0_EQ_3FF_DISINTf 16467
#define ENET_VLAN1_EQ_3FFf 16468
#define ENET_VLAN1_EQ_3FF_DISINTf 16469
#define ENET_VLAN2_EQ_3FFf 16470
#define ENET_VLAN2_EQ_3FF_DISINTf 16471
#define ENGG_BASEf 16472
#define ENGM_BASEf 16473
#define ENGU_BASEf 16474
#define ENG_ENf 16475
#define ENG_MODEf 16476
#define ENG_PORT_ENf 16477
#define ENG_PORT_QSELf 16478
#define ENHANCED_HASHING_ENABLEf 16479
#define ENHCLENf 16480
#define ENHCLSPHIGHf 16481
#define ENH_CLSP_HIGHf 16482
#define ENH_CL_ENf 16483
#define ENINTLPDQCQFCf 16484
#define ENIPTCD4SNOOPf 16485
#define ENLOCALLINKREDUCTIONf 16486
#define ENLOCALLINKREDUCTIONMCf 16487
#define ENQBYTECNTf 16488
#define ENQBYTECNTOVFf 16489
#define ENQDEQ_ACKf 16490
#define ENQDEQ_FIFO_DEPTHf 16491
#define ENQDEQ_FIFO_FULLf 16492
#define ENQDEQ_FIFO_FULL_DISINTf 16493
#define ENQDEQ_FIFO_FULL_HALT_ENf 16494
#define ENQDONE_STATUSf 16495
#define ENQDONE_STATUS_DISINTf 16496
#define ENQD_FIFO_BPf 16497
#define ENQD_FIFO_CORRECTED_ERRORf 16498
#define ENQD_FIFO_CORRECTED_ERROR_DISINTf 16499
#define ENQD_FIFO_ENABLE_ECCf 16500
#define ENQD_FIFO_FORCE_UNCORRECTABLE_ERRORf 16501
#define ENQD_FIFO_HIGH_WATERMARKf 16502
#define ENQD_FIFO_HIGH_WATERMARK_UPDf 16503
#define ENQD_FIFO_LEVELf 16504
#define ENQD_FIFO_MEM_TMf 16505
#define ENQD_FIFO_OVERFLOWf 16506
#define ENQD_FIFO_OVERFLOW_DISINTf 16507
#define ENQD_FIFO_OVERFLOW_HALT_ENf 16508
#define ENQD_FIFO_THRESHOLDf 16509
#define ENQD_FIFO_UNCORRECTED_ERRORf 16510
#define ENQD_FIFO_UNCORRECTED_ERROR_DISINTf 16511
#define ENQD_FIFO_UNDERRUNf 16512
#define ENQD_FIFO_UNDERRUN_DISINTf 16513
#define ENQD_PIPELINE_ACTIVEf 16514
#define ENQD_STATUSf 16515
#define ENQD_STATUS_DISINTf 16516
#define ENQIGPERR0f 16517
#define ENQIGPERR1f 16518
#define ENQIGPERR2f 16519
#define ENQIGPERR3f 16520
#define ENQIGPERR4f 16521
#define ENQIGPERR5f 16522
#define ENQIGPERR6f 16523
#define ENQPKTCNTf 16524
#define ENQPKTCNTOVFf 16525
#define ENQRESP_BADQf 16526
#define ENQRESP_BUFFERPTR1f 16527
#define ENQRESP_DROPf 16528
#define ENQRESP_ECNf 16529
#define ENQRESP_HEAD_LINESf 16530
#define ENQRESP_LENf 16531
#define ENQRESP_LLA0f 16532
#define ENQRESP_QUEUEf 16533
#define ENQRESP_TAGf 16534
#define ENQR_DISABLED_QUEUE_DETECTf 16535
#define ENQR_DISABLED_QUEUE_DETECT_DISINTf 16536
#define ENQR_FIFO_CORRECTED_ERRORf 16537
#define ENQR_FIFO_CORRECTED_ERROR_DISINTf 16538
#define ENQR_FIFO_ENABLE_ECCf 16539
#define ENQR_FIFO_FORCE_UNCORRECTABLE_ERRORf 16540
#define ENQR_FIFO_HIGH_WATERMARKf 16541
#define ENQR_FIFO_HIGH_WATERMARK_UPDf 16542
#define ENQR_FIFO_LEVELf 16543
#define ENQR_FIFO_MEM_TMf 16544
#define ENQR_FIFO_OVERFLOWf 16545
#define ENQR_FIFO_OVERFLOW_DISINTf 16546
#define ENQR_FIFO_OVERFLOW_HALT_ENf 16547
#define ENQR_FIFO_OVF_HALT_ENf 16548
#define ENQR_FIFO_UNCORRECTED_ERRORf 16549
#define ENQR_FIFO_UNCORRECTED_ERROR_DISINTf 16550
#define ENQR_FIFO_UNDERRUNf 16551
#define ENQR_FIFO_UNDERRUN_DISINTf 16552
#define ENQR_INFLIGHT_TERMf 16553
#define ENQR_MIN_ALLOC_ERRORf 16554
#define ENQR_MIN_ALLOC_ERROR_DISINTf 16555
#define ENQR_MIN_ALLOC_ERROR_HALT_ENf 16556
#define ENQR_PIPELINE_ACTIVEf 16557
#define ENQR_PS0_REQ_FIFO_OVERFLOWf 16558
#define ENQR_PS0_REQ_FIFO_OVERFLOW_DISINTf 16559
#define ENQR_PS0_TMf 16560
#define ENQR_STATUSf 16561
#define ENQR_STATUS_DISINTf 16562
#define ENQR_TAG_CREDIT_UNDERRUNf 16563
#define ENQR_TAG_CREDIT_UNDERRUN_DISINTf 16564
#define ENQR_TAG_UNDERRUN_HALT_ENf 16565
#define ENQUEUE_DISABLEf 16566
#define ENQUEUE_ENABLEf 16567
#define ENQ_BLOCK_ON_L0_MATCHf 16568
#define ENQ_BLOCK_ON_L1_MATCHf 16569
#define ENQ_BLOCK_ON_L2_MATCHf 16570
#define ENQ_BLOCK_ON_PORT_MATCHf 16571
#define ENQ_BLOCK_OVERFLOWf 16572
#define ENQ_BLOCK_OVERFLOW_MASKf 16573
#define ENQ_BLOCK_OVERFLOW_QNUMf 16574
#define ENQ_BYTE_CNTf 16575
#define ENQ_BYTE_CNT_OVFf 16576
#define ENQ_CONTROLf 16577
#define ENQ_CONTROL_MASKf 16578
#define ENQ_CRDT_BPf 16579
#define ENQ_CRDT_LEVELf 16580
#define ENQ_CRDT_LOW_WATERMARKf 16581
#define ENQ_CRDT_LOW_WATERMARK_UPDf 16582
#define ENQ_CRDT_THRESHOLDf 16583
#define ENQ_DEQf 16584
#define ENQ_DROP_GLOBALf 16585
#define ENQ_DROP_PORT_1f 16586
#define ENQ_DROP_PORT_1_COSf 16587
#define ENQ_INTRf 16588
#define ENQ_INTR_DISINTf 16589
#define ENQ_INVALID_LAST_Qf 16590
#define ENQ_INVALID_Q_CNTf 16591
#define ENQ_INVALID_Q_CNT_DISINTf 16592
#define ENQ_IPMC_TBL_PAR_ERRf 16593
#define ENQ_IPMC_TBL_PAR_ERR_ENf 16594
#define ENQ_NO_FREE_PTR_ERRORf 16595
#define ENQ_NO_FREE_PTR_ERROR_DISINTf 16596
#define ENQ_PARITY_ENf 16597
#define ENQ_PKT_CNTf 16598
#define ENQ_PKT_CNT_OVFf 16599
#define ENQ_PORT_FROM_S1_ID_MULTIPLE_MATCH_ERRORf 16600
#define ENQ_PORT_FROM_S1_ID_MULTIPLE_MATCH_ERROR_DISINTf 16601
#define ENQ_PORT_FROM_S1_ID_S1_NOT_ON_PORT_ERRORf 16602
#define ENQ_PORT_FROM_S1_ID_S1_NOT_ON_PORT_ERROR_DISINTf 16603
#define ENQ_QNUM_OVFf 16604
#define ENQ_QNUM_OVF_MASKf 16605
#define ENQ_QNUM_OVF_RJCTf 16606
#define ENQ_REQf 16607
#define ENQ_REQ_EOP_FIFO_FULL_ERRORf 16608
#define ENQ_REQ_EOP_FIFO_FULL_ERROR_DISINTf 16609
#define ENQ_REQ_FIFO_CORRECTED_ECC_ERRORf 16610
#define ENQ_REQ_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 16611
#define ENQ_REQ_FIFO_DE_THRESHOLD_DROPf 16612
#define ENQ_REQ_FIFO_UNCORRECTED_ECC_ERRORf 16613
#define ENQ_REQ_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 16614
#define ENQ_REQ_FIFO_XOFFf 16615
#define ENQ_REQ_TO_RESP_FIFO_CORRECTED_ECC_ERRORf 16616
#define ENQ_REQ_TO_RESP_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 16617
#define ENQ_REQ_TO_RESP_FIFO_FULL_ERRORf 16618
#define ENQ_REQ_TO_RESP_FIFO_FULL_ERROR_DISINTf 16619
#define ENQ_REQ_TO_RESP_FIFO_UNCORRECTED_ECC_ERRORf 16620
#define ENQ_REQ_TO_RESP_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 16621
#define ENQ_RESP_TAG_SEQ_ERRORf 16622
#define ENQ_RESP_TAG_SEQ_ERROR_DISINTf 16623
#define ENQ_TAGS_BPf 16624
#define ENQ_TAGS_FP_OVERFLOWf 16625
#define ENQ_TAGS_FP_OVERFLOW_DISINTf 16626
#define ENQ_TAGS_FP_OVERFLOW_HALT_ENf 16627
#define ENQ_TAGS_FP_UNDERRUNf 16628
#define ENQ_TAGS_FP_UNDERRUN_DISINTf 16629
#define ENQ_TAGS_FP_UNDERRUN_HALT_ENf 16630
#define ENQ_TAGS_LEVELf 16631
#define ENQ_TAGS_LOW_WATERMARKf 16632
#define ENQ_TAGS_LOW_WATERMARK_UPDf 16633
#define ENQ_TAG_ERRORf 16634
#define ENQ_TAG_ERROR_DISINTf 16635
#define ENQ_TAG_TIMEOUT_ERRORf 16636
#define ENQ_TAG_TIMEOUT_ERROR_DISINTf 16637
#define ENQ_THRESHOLDf 16638
#define ENQ_TO_ACTIVE_QUEUE_VIOL_INTERRUPTf 16639
#define ENQ_TO_ACTIVE_QUEUE_VIOL_INTERRUPT_DISINTf 16640
#define ENQ_TRACE_STATUSf 16641
#define ENQ_TRACE_STATUS_DISINTf 16642
#define ENQ_WCE_SEENf 16643
#define ENQ_WCI_SEENf 16644
#define ENTCM1IFf 16645
#define ENTITY_IDf 16646
#define ENTITY_IDENTIFIERf 16647
#define ENTITY_LEVELf 16648
#define ENTITY_TYPEf 16649
#define ENTRIESf 16650
#define ENTRIES_PER_PORTf 16651
#define ENTRIES_PER_PORT_127_96f 16652
#define ENTRIES_PER_PORT_31_0f 16653
#define ENTRIES_PER_PORT_63_32f 16654
#define ENTRIES_PER_PORT_95_64f 16655
#define ENTROPY_LABEL_EXPf 16656
#define ENTROPY_LABEL_IN_0_15_RANGE_DO_NOT_DROPf 16657
#define ENTROPY_LABEL_IN_0_15_RANGE_TO_CPUf 16658
#define ENTROPY_LABEL_MSBSf 16659
#define ENTROPY_LABEL_OFFSETf 16660
#define ENTROPY_LABEL_PRESENTf 16661
#define ENTROPY_LABEL_TTLf 16662
#define ENTROPY_PRESENTf 16663
#define ENTRYf 16664
#define ENTRY0f 16665
#define ENTRY1f 16666
#define ENTRY2f 16667
#define ENTRY3f 16668
#define ENTRY4f 16669
#define ENTRY5f 16670
#define ENTRY6f 16671
#define ENTRY7f 16672
#define ENTRYCOUNTf 16673
#define ENTRYNUMf 16674
#define ENTRY_0f 16675
#define ENTRY_1f 16676
#define ENTRY_1_RESERVEDf 16677
#define ENTRY_2_FROM_ENTRY_1_PART0f 16678
#define ENTRY_2_FROM_ENTRY_1_PART1f 16679
#define ENTRY_2_RESERVEDf 16680
#define ENTRY_3_RESERVEDf 16681
#define ENTRY_4_FROM_ENTRY_1_PART0f 16682
#define ENTRY_4_FROM_ENTRY_1_PART1f 16683
#define ENTRY_4_FROM_ENTRY_1_PART2f 16684
#define ENTRY_4_FROM_ENTRY_1_PART3f 16685
#define ENTRY_ADRf 16686
#define ENTRY_BMf 16687
#define ENTRY_COUNTf 16688
#define ENTRY_DATAf 16689
#define ENTRY_DONEf 16690
#define ENTRY_FORMATf 16691
#define ENTRY_IDXf 16692
#define ENTRY_IDX_Af 16693
#define ENTRY_IDX_Bf 16694
#define ENTRY_INDEXf 16695
#define ENTRY_INFO_UPPERf 16696
#define ENTRY_LENf 16697
#define ENTRY_LIMITf 16698
#define ENTRY_NUMf 16699
#define ENTRY_NUM_EXCEEDS_MAXf 16700
#define ENTRY_NUM_EXCEEDS_MAX_DISINTf 16701
#define ENTRY_ONLYf 16702
#define ENTRY_OVERFLOWf 16703
#define ENTRY_PARITYf 16704
#define ENTRY_SIZEf 16705
#define ENTRY_TYPEf 16706
#define ENTRY_TYPE0f 16707
#define ENTRY_TYPE0_LWRf 16708
#define ENTRY_TYPE0_UPRf 16709
#define ENTRY_TYPE1f 16710
#define ENTRY_TYPE1_LWRf 16711
#define ENTRY_TYPE1_UPRf 16712
#define ENTRY_TYPE_COPYf 16713
#define ENTRY_TYPE_MASK0f 16714
#define ENTRY_TYPE_MASK0_LWRf 16715
#define ENTRY_TYPE_MASK0_UPRf 16716
#define ENTRY_TYPE_MASK1f 16717
#define ENTRY_TYPE_MASK1_LWRf 16718
#define ENTRY_TYPE_MASK1_UPRf 16719
#define ENTRY_VIEWf 16720
#define ENTRY_VIEW0f 16721
#define ENTRY_VIEW1f 16722
#define ENTRY_WIDTHf 16723
#define ENUM_DONEf 16724
#define ENUM_SPDf 16725
#define EN_1588f 16726
#define EN_16KMULf 16727
#define EN_40Gf 16728
#define EN_ALIGN_ERR_UE_S0_HITf 16729
#define EN_ALIGN_ERR_UE_S1_HITf 16730
#define EN_AR_LATENCYf 16731
#define EN_AR_OTf 16732
#define EN_AR_RATEf 16733
#define EN_AWAR_OTf 16734
#define EN_AWAR_RATEf 16735
#define EN_AW_LATENCYf 16736
#define EN_AW_OTf 16737
#define EN_AW_RATEf 16738
#define EN_BIG_ENDIAN_BUS_4_NRM_DMAf 16739
#define EN_BIG_ENDIAN_BUS_4_PIOf 16740
#define EN_BIG_ENDIAN_BUS_4_PKT_DMAf 16741
#define EN_BIG_ENDIAN_WORDS_4_STAT_DMAf 16742
#define EN_CHIP_RESETf 16743
#define EN_CMLBUF1f 16744
#define EN_CMLBUF2f 16745
#define EN_CMLBUF3f 16746
#define EN_CNM_ING_REPf 16747
#define EN_CNM_MC_DAf 16748
#define EN_CNM_MIRRf 16749
#define EN_CNM_SNPf 16750
#define EN_COR_ERR_RPTf 16751
#define EN_COUNTERSf 16752
#define EN_CPU_OPTIMIZATIONf 16753
#define EN_CPU_SLOT_SHARINGf 16754
#define EN_ECC_CHK_DEFIP_DATf 16755
#define EN_ECC_CHK_FP_CNTR_DATf 16756
#define EN_ECC_CHK_FP_POLICY_DATf 16757
#define EN_ECC_CHK_L2DATf 16758
#define EN_ECC_GEN_DEFIP_DATf 16759
#define EN_ECC_GEN_FP_CNTR_DATf 16760
#define EN_ECC_GEN_FP_POLICY_DATf 16761
#define EN_ECC_GEN_L2DATf 16762
#define EN_EFILTERf 16763
#define EN_ESMIF_DROPf 16764
#define EN_EXPORT_EVENTSf 16765
#define EN_EXT_SEARCH_REQf 16766
#define EN_FLEXIBLE_TDMf 16767
#define EN_GREEN_MODEf 16768
#define EN_HWTL_MODEf 16769
#define EN_IFILTERf 16770
#define EN_INTAf 16771
#define EN_INTBf 16772
#define EN_INTCf 16773
#define EN_INTDf 16774
#define EN_INTERNAL_TX_CRSf 16775
#define EN_INT_LP_DQCQ_FCf 16776
#define EN_IPDAf 16777
#define EN_IPMACDAf 16778
#define EN_IPMACSAf 16779
#define EN_IPROC_RESETf 16780
#define EN_IPSAf 16781
#define EN_IPTYPEf 16782
#define EN_IPT_CD_4_SNOOPf 16783
#define EN_IPVIDf 16784
#define EN_L4DSf 16785
#define EN_L4SSf 16786
#define EN_LBP_SLOT_STEALINGf 16787
#define EN_LOCAL_LINK_REDUCTIONf 16788
#define EN_LOCAL_LINK_REDUCTION_MCf 16789
#define EN_LOCAL_SA_HBITf 16790
#define EN_MACDAf 16791
#define EN_MACSAf 16792
#define EN_MAXf 16793
#define EN_MC_MIRROR_FIXf 16794
#define EN_MC_UPDATE_QSf 16795
#define EN_MINf 16796
#define EN_NIC_SMB_ADDR0f 16797
#define EN_NIC_SMB_ADDR1f 16798
#define EN_NIC_SMB_ADDR2f 16799
#define EN_NIC_SMB_ADDR3f 16800
#define EN_NIC_SMB_ADDR_0f 16801
#define EN_NONCPU_OPTIMIZATIONf 16802
#define EN_PAXB_RESETf 16803
#define EN_PCI_RST_ON_INITf 16804
#define EN_PTR_MISMATCHf 16805
#define EN_PURGE_ON_DEDf 16806
#define EN_RDFIFOf 16807
#define EN_RD_TCAMf 16808
#define EN_RECURSIVE_COSLC_REQ_TO_MMUf 16809
#define EN_RLD_OPNf 16810
#define EN_SER_INTERLEAVE_PARITYf 16811
#define EN_SET_L2_DST_HITf 16812
#define EN_SET_L2_SRC_HITf 16813
#define EN_SET_L3_DST_HITf 16814
#define EN_SET_L3_SRC_HITf 16815
#define EN_SG_OPNf 16816
#define EN_TMf 16817
#define EN_TR3_SBUS_STYLEf 16818
#define EN_TYPEf 16819
#define EN_VIDf 16820
#define EOF_DETECTEDf 16821
#define EOI_INTIDf 16822
#define EOPf 16823
#define EOPE_TBL_CORRECTED_ERRORf 16824
#define EOPE_TBL_CORRECTED_ERROR_DISINTf 16825
#define EOPE_TBL_ENABLE_ECCf 16826
#define EOPE_TBL_FORCE_UNCORRECTABLE_ERRORf 16827
#define EOPE_TBL_UNCORRECTED_ERRORf 16828
#define EOPE_TBL_UNCORRECTED_ERROR_DISINTf 16829
#define EOPE_TMf 16830
#define EOPFRAGNUMf 16831
#define EOP_BUFFER_B_TMf 16832
#define EOP_BUF_A_TMf 16833
#define EOP_BUF_B_TMf 16834
#define EOP_BUF_C_TMf 16835
#define EOP_BUF_HI_TMf 16836
#define EOP_BUF_LO_TMf 16837
#define EOP_BYTESf 16838
#define EOP_CELLf 16839
#define EOP_CW0f 16840
#define EOP_CW1f 16841
#define EOP_CW2f 16842
#define EOP_DETECTEDf 16843
#define EOP_ERRORf 16844
#define EOP_ERROR_DISINTf 16845
#define EOP_FRAG_NUMf 16846
#define EOP_INDICATION_ENf 16847
#define EOP_MASKf 16848
#define EOP_MISSING_ERR_CNT_Af 16849
#define EOP_MISSING_ERR_CNT_A_DISINTf 16850
#define EOP_MISSING_ERR_CNT_Bf 16851
#define EOP_MISSING_ERR_CNT_B_DISINTf 16852
#define EOP_PENDf 16853
#define EOP_PKT_METAf 16854
#define EOP_SEENf 16855
#define EOP_TBLf 16856
#define EOSf 16857
#define EOTf 16858
#define EOT_0f 16859
#define EOT_1f 16860
#define EOT_2f 16861
#define EOT_3f 16862
#define EOT_4f 16863
#define EPARS_BUS_PARITY_ERRORf 16864
#define EPARS_ENABLE_PARITYf 16865
#define EPARS_FORCE_ERRORf 16866
#define EPARS_PSGf 16867
#define EPEBYTESCOUNTERf 16868
#define EPEPACKETCOUNTERf 16869
#define EPE_BYTES_COUNTERf 16870
#define EPE_DISCARDED_PACKETS_COUNTERf 16871
#define EPE_PACKET_COUNTERf 16872
#define EPMOD_BUS_PARITY_ENf 16873
#define EPMOD_BUS_PARITY_ERRORf 16874
#define EPMOD_ENABLE_PARITYf 16875
#define EPMOD_FORCE_ERRORf 16876
#define EPMOD_PCGf 16877
#define EPMOD_PSGf 16878
#define EPNIINITf 16879
#define EPNIINTMASKf 16880
#define EPNIINTREGf 16881
#define EPNIRESETf 16882
#define EPNI_A_DO_NOT_COUNT_OFFSETf 16883
#define EPNI_A_GROUP_SIZEf 16884
#define EPNI_A_INVLD_AD_ACCf 16885
#define EPNI_A_INVLD_AD_ACC_MASKf 16886
#define EPNI_A_OFFSET_WAS_FILTf 16887
#define EPNI_A_OFFSET_WAS_FILT_MASKf 16888
#define EPNI_A_ONE_ENTRY_CNT_CMDf 16889
#define EPNI_B_DO_NOT_COUNT_OFFSETf 16890
#define EPNI_B_GROUP_SIZEf 16891
#define EPNI_B_INVLD_AD_ACCf 16892
#define EPNI_B_INVLD_AD_ACC_MASKf 16893
#define EPNI_B_OFFSET_WAS_FILTf 16894
#define EPNI_B_OFFSET_WAS_FILT_MASKf 16895
#define EPNI_B_ONE_ENTRY_CNT_CMDf 16896
#define EPNI_INITf 16897
#define EPNI_RESETf 16898
#define EPOCHf 16899
#define EPOCHSf 16900
#define EPOCH_LENGTHf 16901
#define EPOCH_SEQNUMf 16902
#define EPRG_ENTRY_0f 16903
#define EPRG_ENTRY_1f 16904
#define EPRG_KILL_TIMEOUTf 16905
#define EPRG_KILL_TIMEOUT_ENf 16906
#define EPRG_MEMf 16907
#define EPRG_MEM_FPQ_TMf 16908
#define EPRG_MEM_OVERFLOWf 16909
#define EPRG_MEM_STATUS_COUNTf 16910
#define EPRG_MEM_UNDERFLOWf 16911
#define EPRG_MEM_WATERMARKf 16912
#define EPRG_PARITY_ENf 16913
#define EPRG_RDSTG_FIFO_STATUS_COUNTf 16914
#define EPRG_READ_FIFO_FILL_NUMBERf 16915
#define EPRG_READ_FIFO_OVERFLOWf 16916
#define EPRG_READ_FIFO_UNDERFLOWf 16917
#define EPRG_READ_THROUGHPUT_LOSSf 16918
#define EPROGf 16919
#define EPSf 16920
#define EPS_PRIO_MAPf 16921
#define EP_ADDITIONS_TOO_LARGE_DROPf 16922
#define EP_CBE_CORRECTED_ERRORf 16923
#define EP_CBE_CORRECTED_ERROR_DISINTf 16924
#define EP_CBE_ENABLE_ECCf 16925
#define EP_CBE_FORCE_UNCORRECTABLE_ERRORf 16926
#define EP_CBE_UNCORRECTED_ERRORf 16927
#define EP_CBE_UNCORRECTED_ERROR_DISINTf 16928
#define EP_CLASS_RESOLUTION_CORRECTED_ERRORf 16929
#define EP_CLASS_RESOLUTION_CORRECTED_ERROR_DISINTf 16930
#define EP_CLASS_RESOLUTION_ENABLE_ECCf 16931
#define EP_CLASS_RESOLUTION_FORCE_UNCORRECTABLE_ERRORf 16932
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERRORf 16933
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERROR_DISINTf 16934
#define EP_CM_BUFFER_CORRECTED_ERRORf 16935
#define EP_CM_BUFFER_CORRECTED_ERROR_DISINTf 16936
#define EP_CM_BUFFER_ENABLE_ECCf 16937
#define EP_CM_BUFFER_FORCE_UNCORRECTABLE_ERRORf 16938
#define EP_CM_BUFFER_UNCORRECTED_ERRORf 16939
#define EP_CM_BUFFER_UNCORRECTED_ERROR_DISINTf 16940
#define EP_CM_CORRECTED_ERRORf 16941
#define EP_CM_CORRECTED_ERROR_DISINTf 16942
#define EP_CM_ENABLE_ECCf 16943
#define EP_CM_FORCE_UNCORRECTABLE_ERRORf 16944
#define EP_CM_UNCORRECTED_ERRORf 16945
#define EP_CM_UNCORRECTED_ERROR_DISINTf 16946
#define EP_DEST_PORT_MAP_CORRECTED_ERRORf 16947
#define EP_DEST_PORT_MAP_CORRECTED_ERROR_DISINTf 16948
#define EP_DEST_PORT_MAP_ENABLE_ECCf 16949
#define EP_DEST_PORT_MAP_FORCE_UNCORRECTABLE_ERRORf 16950
#define EP_DEST_PORT_MAP_UNCORRECTED_ERRORf 16951
#define EP_DEST_PORT_MAP_UNCORRECTED_ERROR_DISINTf 16952
#define EP_DISCARDf 16953
#define EP_DSCP_CORRECTED_ERRORf 16954
#define EP_DSCP_CORRECTED_ERROR_DISINTf 16955
#define EP_DSCP_ENABLE_ECCf 16956
#define EP_DSCP_FORCE_UNCORRECTABLE_ERRORf 16957
#define EP_DSCP_UNCORRECTED_ERRORf 16958
#define EP_DSCP_UNCORRECTED_ERROR_DISINTf 16959
#define EP_EDB_BUS_PARITY_ERRORf 16960
#define EP_EDB_BUS_PARITY_ERROR_DISINTf 16961
#define EP_EHCPM_BUS_PARITY_ERRORf 16962
#define EP_EHCPM_BUS_PARITY_ERROR_DISINTf 16963
#define EP_EINITBUF_RAM_CORRECTED_ERRORf 16964
#define EP_EINITBUF_RAM_CORRECTED_ERROR_DISINTf 16965
#define EP_EINITBUF_RAM_ENABLE_ECCf 16966
#define EP_EINITBUF_RAM_FORCE_UNCORRECTABLE_ERRORf 16967
#define EP_EINITBUF_RAM_UNCORRECTED_ERRORf 16968
#define EP_EINITBUF_RAM_UNCORRECTED_ERROR_DISINTf 16969
#define EP_EPARS_BUS_PARITY_ERRORf 16970
#define EP_EPARS_BUS_PARITY_ERROR_DISINTf 16971
#define EP_EPMOD_BUS_PARITY_ERRORf 16972
#define EP_EPMOD_BUS_PARITY_ERROR_DISINTf 16973
#define EP_EVLAN_BUS_PARITY_ERRORf 16974
#define EP_EVLAN_BUS_PARITY_ERROR_DISINTf 16975
#define EP_EVXLT_BUS_PARITY_ERRORf 16976
#define EP_EVXLT_BUS_PARITY_ERROR_DISINTf 16977
#define EP_GP_CTRL_BUF_TMf 16978
#define EP_GP_DATA_BUF_TMf 16979
#define EP_INITBUF_DBEf 16980
#define EP_INITBUF_SBEf 16981
#define EP_INITBUF_TMf 16982
#define EP_INTRf 16983
#define EP_IX0A_CORRECTED_ERRORf 16984
#define EP_IX0A_CORRECTED_ERROR_DISINTf 16985
#define EP_IX0A_ENABLE_ECCf 16986
#define EP_IX0A_FORCE_UNCORRECTABLE_ERRORf 16987
#define EP_IX0A_UNCORRECTED_ERRORf 16988
#define EP_IX0A_UNCORRECTED_ERROR_DISINTf 16989
#define EP_IX0B_CORRECTED_ERRORf 16990
#define EP_IX0B_CORRECTED_ERROR_DISINTf 16991
#define EP_IX0B_ENABLE_ECCf 16992
#define EP_IX0B_FORCE_UNCORRECTABLE_ERRORf 16993
#define EP_IX0B_UNCORRECTED_ERRORf 16994
#define EP_IX0B_UNCORRECTED_ERROR_DISINTf 16995
#define EP_IX1A_CORRECTED_ERRORf 16996
#define EP_IX1A_CORRECTED_ERROR_DISINTf 16997
#define EP_IX1A_ENABLE_ECCf 16998
#define EP_IX1A_FORCE_UNCORRECTABLE_ERRORf 16999
#define EP_IX1A_UNCORRECTED_ERRORf 17000
#define EP_IX1A_UNCORRECTED_ERROR_DISINTf 17001
#define EP_IX1B_CORRECTED_ERRORf 17002
#define EP_IX1B_CORRECTED_ERROR_DISINTf 17003
#define EP_IX1B_ENABLE_ECCf 17004
#define EP_IX1B_FORCE_UNCORRECTABLE_ERRORf 17005
#define EP_IX1B_UNCORRECTED_ERRORf 17006
#define EP_IX1B_UNCORRECTED_ERROR_DISINTf 17007
#define EP_LB_LOCK_CYCLESf 17008
#define EP_MODE_SURVIVE_PERSTf 17009
#define EP_MS0_CORRECTED_ERRORf 17010
#define EP_MS0_CORRECTED_ERROR_DISINTf 17011
#define EP_MS0_ENABLE_ECCf 17012
#define EP_MS0_FORCE_UNCORRECTABLE_ERRORf 17013
#define EP_MS0_UNCORRECTED_ERRORf 17014
#define EP_MS0_UNCORRECTED_ERROR_DISINTf 17015
#define EP_MS1_CORRECTED_ERRORf 17016
#define EP_MS1_CORRECTED_ERROR_DISINTf 17017
#define EP_MS1_ENABLE_ECCf 17018
#define EP_MS1_FORCE_UNCORRECTABLE_ERRORf 17019
#define EP_MS1_UNCORRECTED_ERRORf 17020
#define EP_MS1_UNCORRECTED_ERROR_DISINTf 17021
#define EP_OI2QB_MAP_CORRECTED_ERRORf 17022
#define EP_OI2QB_MAP_CORRECTED_ERROR_DISINTf 17023
#define EP_OI2QB_MAP_ENABLE_ECCf 17024
#define EP_OI2QB_MAP_FORCE_UNCORRECTABLE_ERRORf 17025
#define EP_OI2QB_MAP_UNCORRECTED_ERRORf 17026
#define EP_OI2QB_MAP_UNCORRECTED_ERROR_DISINTf 17027
#define EP_PBE_CORRECTED_ERRORf 17028
#define EP_PBE_CORRECTED_ERROR_DISINTf 17029
#define EP_PBE_ENABLE_ECCf 17030
#define EP_PBE_FORCE_UNCORRECTABLE_ERRORf 17031
#define EP_PBE_UNCORRECTED_ERRORf 17032
#define EP_PBE_UNCORRECTED_ERROR_DISINTf 17033
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERRORf 17034
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERROR_DISINTf 17035
#define EP_PERQ_XMT_COUNTER_ENABLE_ECCf 17036
#define EP_PERQ_XMT_COUNTER_FORCE_UNCORRECTABLE_ERRORf 17037
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERRORf 17038
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERROR_DISINTf 17039
#define EP_PERST_Bf 17040
#define EP_PERST_SOURCE_SELECTf 17041
#define EP_PRI_CNG_MAP_CORRECTED_ERRORf 17042
#define EP_PRI_CNG_MAP_CORRECTED_ERROR_DISINTf 17043
#define EP_PRI_CNG_MAP_ENABLE_ECCf 17044
#define EP_PRI_CNG_MAP_FORCE_UNCORRECTABLE_ERRORf 17045
#define EP_PRI_CNG_MAP_UNCORRECTED_ERRORf 17046
#define EP_PRI_CNG_MAP_UNCORRECTED_ERROR_DISINTf 17047
#define EP_RDE_INFO_INDEXf 17048
#define EP_REQP_BUFFER_CORRECTED_ERRORf 17049
#define EP_REQP_BUFFER_CORRECTED_ERROR_DISINTf 17050
#define EP_REQP_BUFFER_ENABLE_ECCf 17051
#define EP_REQP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 17052
#define EP_REQP_BUFFER_UNCORRECTED_ERRORf 17053
#define EP_REQP_BUFFER_UNCORRECTED_ERROR_DISINTf 17054
#define EP_RESI_BUF_TMf 17055
#define EP_SCI_TABLE_CORRECTED_ERRORf 17056
#define EP_SCI_TABLE_CORRECTED_ERROR_DISINTf 17057
#define EP_SCI_TABLE_ENABLE_ECCf 17058
#define EP_SCI_TABLE_FORCE_UNCORRECTABLE_ERRORf 17059
#define EP_SCI_TABLE_UNCORRECTED_ERRORf 17060
#define EP_SCI_TABLE_UNCORRECTED_ERROR_DISINTf 17061
#define EP_STATS_COUNTER_CORRECTED_ERRORf 17062
#define EP_STATS_COUNTER_CORRECTED_ERROR_DISINTf 17063
#define EP_STATS_COUNTER_ENABLE_ECCf 17064
#define EP_STATS_COUNTER_FORCE_UNCORRECTABLE_ERRORf 17065
#define EP_STATS_COUNTER_UNCORRECTED_ERRORf 17066
#define EP_STATS_COUNTER_UNCORRECTED_ERROR_DISINTf 17067
#define EP_STATS_CTRL_CORRECTED_ERRORf 17068
#define EP_STATS_CTRL_CORRECTED_ERROR_DISINTf 17069
#define EP_STATS_CTRL_ENABLE_ECCf 17070
#define EP_STATS_CTRL_FORCE_UNCORRECTABLE_ERRORf 17071
#define EP_STATS_CTRL_UNCORRECTED_ERRORf 17072
#define EP_STATS_CTRL_UNCORRECTED_ERROR_DISINTf 17073
#define EP_TO_CMIC_INTRf 17074
#define EP_TO_CMIC_PERR_INTRf 17075
#define EP_TO_CPU_HDR_OVERLAY_TYPEf 17076
#define EP_TO_PORT_INTF_ENABLEf 17077
#define EP_TRANSACTION_COUNTERf 17078
#define EP_TREX2_DEBUG_ENABLEf 17079
#define EP_TX_RD_CMD_BUF_DEPTH_1f 17080
#define EP_TX_WR_CMD_BUF_DEPTH_1f 17081
#define EP_TX_WR_RD_ORDERf 17082
#define EP_VLAN_CORRECTED_ERRORf 17083
#define EP_VLAN_CORRECTED_ERROR_DISINTf 17084
#define EP_VLAN_ENABLE_ECCf 17085
#define EP_VLAN_FORCE_UNCORRECTABLE_ERRORf 17086
#define EP_VLAN_STG_CORRECTED_ERRORf 17087
#define EP_VLAN_STG_CORRECTED_ERROR_DISINTf 17088
#define EP_VLAN_STG_ENABLE_ECCf 17089
#define EP_VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 17090
#define EP_VLAN_STG_UNCORRECTED_ERRORf 17091
#define EP_VLAN_STG_UNCORRECTED_ERROR_DISINTf 17092
#define EP_VLAN_UNCORRECTED_ERRORf 17093
#define EP_VLAN_UNCORRECTED_ERROR_DISINTf 17094
#define EP_VLAN_XLATE_L_CORRECTED_ERRORf 17095
#define EP_VLAN_XLATE_L_CORRECTED_ERROR_DISINTf 17096
#define EP_VLAN_XLATE_L_ENABLE_ECCf 17097
#define EP_VLAN_XLATE_L_FORCE_UNCORRECTABLE_ERRORf 17098
#define EP_VLAN_XLATE_L_UNCORRECTED_ERRORf 17099
#define EP_VLAN_XLATE_L_UNCORRECTED_ERROR_DISINTf 17100
#define EP_VLAN_XLATE_U_CORRECTED_ERRORf 17101
#define EP_VLAN_XLATE_U_CORRECTED_ERROR_DISINTf 17102
#define EP_VLAN_XLATE_U_ENABLE_ECCf 17103
#define EP_VLAN_XLATE_U_FORCE_UNCORRECTABLE_ERRORf 17104
#define EP_VLAN_XLATE_U_UNCORRECTED_ERRORf 17105
#define EP_VLAN_XLATE_U_UNCORRECTED_ERROR_DISINTf 17106
#define EP_XP_BUFFER_CORRECTED_ERRORf 17107
#define EP_XP_BUFFER_CORRECTED_ERROR_DISINTf 17108
#define EP_XP_BUFFER_ENABLE_ECCf 17109
#define EP_XP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 17110
#define EP_XP_BUFFER_UNCORRECTED_ERRORf 17111
#define EP_XP_BUFFER_UNCORRECTED_ERROR_DISINTf 17112
#define EP_XP_DATA_BUF_TMf 17113
#define EQTB_INDEXf 17114
#define EQTB_INDEX0f 17115
#define EQTB_INDEX1f 17116
#define EQ_DEQ_CNT_ERRORf 17117
#define EQ_DEQ_CNT_ERROR_DISINTf 17118
#define EQ_DEQ_CNT_ERROR_MASKf 17119
#define EQ_ENABLEf 17120
#define EQ_OVERFLOWf 17121
#define ERASEDf 17122
#define ERASE_COMPLETEf 17123
#define ERASE_CYC2_OPCODEf 17124
#define ERASE_CYC2_OP_ENABLEf 17125
#define ERB_FULLf 17126
#define ERB_IPCF_PTRf 17127
#define ERB_LIMIT_COUNTf 17128
#define ERB_OVERFLOWf 17129
#define ERB_SHOW_CUR_COUNTf 17130
#define ERB_UNDERRUNf 17131
#define EREQFIFO_END_ADDRf 17132
#define EREQFIFO_START_ADDRf 17133
#define ERESPFIFO_END_ADDRf 17134
#define ERESPFIFO_START_ADDRf 17135
#define ERESP_CAPTURE_TEST_FRAME_DATAf 17136
#define ERESP_TEST_HALT_ENf 17137
#define EROM_PTR_OFFSETf 17138
#define ERPFCENf 17139
#define ERPMAXCRRATEf 17140
#define ERPPDEBUGf 17141
#define ERPPDISCARDINTREGMASKf 17142
#define ERPPERRORCODEf 17143
#define ERPPORT_IDf 17144
#define ERPP_DISCARD_INT_REG_2_TESTf 17145
#define ERPP_DISCARD_INT_REG_TESTf 17146
#define ERPP_DISCARD_INT_VECf 17147
#define ERPP_DISCARD_INT_VEC_2f 17148
#define ERPP_DISCARD_INT_VEC_2_MASKf 17149
#define ERPP_DISCARD_INT_VEC_MASKf 17150
#define ERPP_LAG_PRUNING_DISCARDS_COUNTERf 17151
#define ERPP_PMF_DISCARDS_COUNTERf 17152
#define ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTERf 17153
#define ERPWEIGHTf 17154
#define ERP_ENABLEf 17155
#define ERRf 17156
#define ERR1_MASKf 17157
#define ERR2_MASKf 17158
#define ERRADDRf 17159
#define ERRBITf 17160
#define ERRBITSFROMEGQINTf 17161
#define ERRBITSFROMEGQINTMASKf 17162
#define ERRB_0_BUFFER_FULLf 17163
#define ERRB_1_BUFFER_FULLf 17164
#define ERRB_BUFFER_FULLf 17165
#define ERRCODEf 17166
#define ERRENRAMf 17167
#define ERRISMAXREPLICATIONf 17168
#define ERRISMAXREPLICATIONMASKf 17169
#define ERRISMAXREPLICATIONMCIDf 17170
#define ERRMAXREPLICATIONf 17171
#define ERRMAXREPLICATIONMASKf 17172
#define ERRMAXREPLICATIONMCIDf 17173
#define ERROCCURREDf 17174
#define ERRORf 17175
#define ERROR0f 17176
#define ERROR1f 17177
#define ERROR2f 17178
#define ERROR3f 17179
#define ERRORCODEf 17180
#define ERRORCODEMVRf 17181
#define ERRORECCf 17182
#define ERRORECCMASKf 17183
#define ERROREDNEXTCELLPOINTERf 17184
#define ERRORED_E2E_PKT_DROP_CTRLf 17185
#define ERRORFILTERf 17186
#define ERRORFILTER2f 17187
#define ERRORFILTERCNTf 17188
#define ERRORFILTERCNTOf 17189
#define ERRORFILTERMASKf 17190
#define ERRORFILTERMASK2f 17191
#define ERRORFILTERMASKENf 17192
#define ERRORFULLMULTICASTRECYCLEf 17193
#define ERRORFULLMULTICASTRECYCLEMASKf 17194
#define ERRORINTERRUPTf 17195
#define ERRORINTERRUPTMASKf 17196
#define ERRORMEMORY0f 17197
#define ERRORMEMORY0MASKf 17198
#define ERRORMEMORY1f 17199
#define ERRORMEMORY1MASKf 17200
#define ERRORMEMORY2f 17201
#define ERRORMEMORY2MASKf 17202
#define ERRORMINIMULTICASTRECYCLEf 17203
#define ERRORMINIMULTICASTRECYCLEMASKf 17204
#define ERRORPOINTERf 17205
#define ERRORREASSEMBLYf 17206
#define ERRORREASSEMBLYMASKf 17207
#define ERRORRESEQUENCER0OUTOFSEQf 17208
#define ERRORRESEQUENCER0OUTOFSEQMASKf 17209
#define ERRORRESEQUENCER0OUTOFSYNCf 17210
#define ERRORRESEQUENCER0OUTOFSYNCMASKf 17211
#define ERRORRESEQUENCER1OUTOFSEQf 17212
#define ERRORRESEQUENCER1OUTOFSEQMASKf 17213
#define ERRORRESEQUENCER1OUTOFSYNCf 17214
#define ERRORRESEQUENCER1OUTOFSYNCMASKf 17215
#define ERRORRESEQUENCER2OUTOFSEQf 17216
#define ERRORRESEQUENCER2OUTOFSEQMASKf 17217
#define ERRORRESEQUENCER2OUTOFSYNCf 17218
#define ERRORRESEQUENCER2OUTOFSYNCMASKf 17219
#define ERRORTIMEOUTf 17220
#define ERRORTIMEOUTMASKf 17221
#define ERRORUNICASTRECYCLEf 17222
#define ERRORUNICASTRECYCLEMASKf 17223
#define ERROR_0_VALf 17224
#define ERROR_1_VALf 17225
#define ERROR_ADDRf 17226
#define ERROR_ADDRESSf 17227
#define ERROR_ATTENTION_SETf 17228
#define ERROR_BAD_REASSEMBLY_CONTEXTf 17229
#define ERROR_BAD_REASSEMBLY_CONTEXT_MASKf 17230
#define ERROR_BMPf 17231
#define ERROR_CCM_COPY_TOCPUf 17232
#define ERROR_CCM_DEFECTf 17233
#define ERROR_CCM_DEFECT_INTRf 17234
#define ERROR_CCM_DEFECT_INT_ENABLEf 17235
#define ERROR_CCM_DEFECT_RECEIVE_CCMf 17236
#define ERROR_CCM_DEFECT_TIMESTAMPf 17237
#define ERROR_CNT_1Bf 17238
#define ERROR_CNT_2Bf 17239
#define ERROR_CODEf 17240
#define ERROR_COMPLETEf 17241
#define ERROR_DETf 17242
#define ERROR_ECCf 17243
#define ERROR_ECC_MASKf 17244
#define ERROR_FILTERf 17245
#define ERROR_FILTER_2f 17246
#define ERROR_FILTER_CNT_AOPf 17247
#define ERROR_FILTER_CNT_AOSf 17248
#define ERROR_FILTER_CNT_APf 17249
#define ERROR_FILTER_CNT_ASf 17250
#define ERROR_FILTER_CNT_BOPf 17251
#define ERROR_FILTER_CNT_BOSf 17252
#define ERROR_FILTER_CNT_BPf 17253
#define ERROR_FILTER_CNT_BSf 17254
#define ERROR_FILTER_CNT_ONLYf 17255
#define ERROR_FILTER_MASKf 17256
#define ERROR_FILTER_MASK_2f 17257
#define ERROR_FILTER_MASK_ENf 17258
#define ERROR_FILTER_P_INTf 17259
#define ERROR_FILTER_P_INT_MASKf 17260
#define ERROR_FILTER_S_INTf 17261
#define ERROR_FILTER_S_INT_MASKf 17262
#define ERROR_FULL_MULTICAST_RECYCLEf 17263
#define ERROR_FULL_MULTICAST_RECYCLE_MASKf 17264
#define ERROR_HAPPENEDf 17265
#define ERROR_HIGHf 17266
#define ERROR_LANEf 17267
#define ERROR_LOG_INTERRUPTf 17268
#define ERROR_LOWf 17269
#define ERROR_LR_TM_DM_PARITYf 17270
#define ERROR_LR_TM_DM_PARITY_DISINTf 17271
#define ERROR_LR_TM_KEY_PARITY_DISINTf 17272
#define ERROR_MEMf 17273
#define ERROR_MINI_MULTICAST_RECYCLEf 17274
#define ERROR_MINI_MULTICAST_RECYCLE_MASKf 17275
#define ERROR_OCB_MULTICAST_RECYCLEf 17276
#define ERROR_OCB_MULTICAST_RECYCLE_MASKf 17277
#define ERROR_OCB_UNICAST_RECYCLEf 17278
#define ERROR_OCB_UNICAST_RECYCLE_MASKf 17279
#define ERROR_OVERFLOWf 17280
#define ERROR_POINTERf 17281
#define ERROR_PORTf 17282
#define ERROR_REASSEMBLYf 17283
#define ERROR_REASSEMBLY_MASKf 17284
#define ERROR_RECOVERY_ENABLEf 17285
#define ERROR_RESEQUENCER_0_OUT_OF_SEQf 17286
#define ERROR_RESEQUENCER_0_OUT_OF_SEQ_MASKf 17287
#define ERROR_RESEQUENCER_0_OUT_OF_SYNCf 17288
#define ERROR_RESEQUENCER_0_OUT_OF_SYNC_MASKf 17289
#define ERROR_RESEQUENCER_1_OUT_OF_SEQf 17290
#define ERROR_RESEQUENCER_1_OUT_OF_SEQ_MASKf 17291
#define ERROR_RESEQUENCER_1_OUT_OF_SYNCf 17292
#define ERROR_RESEQUENCER_1_OUT_OF_SYNC_MASKf 17293
#define ERROR_RESEQUENCER_2_OUT_OF_SEQf 17294
#define ERROR_RESEQUENCER_2_OUT_OF_SEQ_MASKf 17295
#define ERROR_RESEQUENCER_2_OUT_OF_SYNCf 17296
#define ERROR_RESEQUENCER_2_OUT_OF_SYNC_MASKf 17297
#define ERROR_RESETf 17298
#define ERROR_TAGf 17299
#define ERROR_TIMEOUTf 17300
#define ERROR_TIMEOUT_MASKf 17301
#define ERROR_TYPEf 17302
#define ERROR_UNICAST_RECYCLEf 17303
#define ERROR_UNICAST_RECYCLE_MASKf 17304
#define ERRRD1f 17305
#define ERRRD2f 17306
#define ERRRD3f 17307
#define ERRRD4f 17308
#define ERRRT1f 17309
#define ERRRT2f 17310
#define ERRRT3f 17311
#define ERRRT4f 17312
#define ERRWD1f 17313
#define ERRWD2f 17314
#define ERRWD3f 17315
#define ERRWD4f 17316
#define ERRWT1f 17317
#define ERRWT2f 17318
#define ERRWT3f 17319
#define ERRWT4f 17320
#define ERR_ACKf 17321
#define ERR_ADDRf 17322
#define ERR_ADRf 17323
#define ERR_BITMAPf 17324
#define ERR_BITS_FROM_EGQ_INTf 17325
#define ERR_BITS_FROM_EGQ_INT_MASKf 17326
#define ERR_CNTf 17327
#define ERR_CODEf 17328
#define ERR_COMP_ENABLEf 17329
#define ERR_COSf 17330
#define ERR_DF_0f 17331
#define ERR_DF_1f 17332
#define ERR_DR_0f 17333
#define ERR_DR_1f 17334
#define ERR_ECCf 17335
#define ERR_ECC_MASKf 17336
#define ERR_INFOf 17337
#define ERR_INFO2_AVAILf 17338
#define ERR_IS_MAX_REPLICATIONf 17339
#define ERR_IS_MAX_REPLICATION_MASKf 17340
#define ERR_IS_MAX_REPLICATION_MCIDf 17341
#define ERR_IS_REPLICATION_EMPTYf 17342
#define ERR_IS_REPLICATION_EMPTY_MASKf 17343
#define ERR_IS_REPLICATION_EMPTY_MCIDf 17344
#define ERR_MAX_REPLICATIONf 17345
#define ERR_MAX_REPLICATION_MASKf 17346
#define ERR_MAX_REPLICATION_MCIDf 17347
#define ERR_OCCURREDf 17348
#define ERR_OPC_INDEXf 17349
#define ERR_PORTf 17350
#define ERR_REPLICATION_EMPTYf 17351
#define ERR_REPLICATION_EMPTY_MASKf 17352
#define ERR_REPLICATION_EMPTY_MCIDf 17353
#define ERR_RSP_COUNTf 17354
#define ERR_STATUSf 17355
#define ERR_THRESHf 17356
#define ERR_TYPEf 17357
#define ERR_WRf 17358
#define ERSPAN__ADD_ERSPAN_OUTER_VLANf 17359
#define ERSPAN__ADD_OPTIONAL_HEADERf 17360
#define ERSPAN__ADD_TRILL_OUTER_VLANf 17361
#define ERSPAN__ERSPAN_HEADER_DAf 17362
#define ERSPAN__ERSPAN_HEADER_DA_SAf 17363
#define ERSPAN__ERSPAN_HEADER_ETYPEf 17364
#define ERSPAN__ERSPAN_HEADER_ETYPE_V4_GREf 17365
#define ERSPAN__ERSPAN_HEADER_GREf 17366
#define ERSPAN__ERSPAN_HEADER_SAf 17367
#define ERSPAN__ERSPAN_HEADER_V4f 17368
#define ERSPAN__ERSPAN_HEADER_VLAN_TAGf 17369
#define ERSPAN__UNTAG_PAYLOADf 17370
#define ERSPAN_ENABLEf 17371
#define ER_REDIRECTEDf 17372
#define ER_REDIRECTED_MASKf 17373
#define ER_REDIRECTED_VALUEf 17374
#define ESf 17375
#define ES01C_INTRf 17376
#define ESCAPEf 17377
#define ESEMAGESTATUSf 17378
#define ESEMCAMENTRIESCOUNTERf 17379
#define ESEMDEFRAGENABLEf 17380
#define ESEMDEFRAGMODEf 17381
#define ESEMDEFRAGPERIODf 17382
#define ESEMDIAGNOSTICSINDEXf 17383
#define ESEMDIAGNOSTICSKEYf 17384
#define ESEMDIAGNOSTICSLOOKUPf 17385
#define ESEMDIAGNOSTICSREADf 17386
#define ESEMDIAGNOSTICSREADAGEf 17387
#define ESEMENTRIESCOUNTERf 17388
#define ESEMENTRYAGESTATf 17389
#define ESEMENTRYFOUNDf 17390
#define ESEMENTRYKEYf 17391
#define ESEMENTRYPAYLOADf 17392
#define ESEMENTRYVALIDf 17393
#define ESEMERRORCAMTABLEFULLf 17394
#define ESEMERRORCAMTABLEFULLCOUNTERf 17395
#define ESEMERRORCAMTABLEFULLCOUNTEROVERFLOWf 17396
#define ESEMERRORDELETEUNKNOWNKEYf 17397
#define ESEMERRORDELETEUNKNOWNKEYCOUNTERf 17398
#define ESEMERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 17399
#define ESEMERRORREACHEDMAXENTRYLIMITf 17400
#define ESEMERRORREACHEDMAXENTRYLIMITCOUNTERf 17401
#define ESEMERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 17402
#define ESEMERRORTABLECOHERENCYf 17403
#define ESEMINTREGMASKf 17404
#define ESEMINTVECf 17405
#define ESEMKEYf 17406
#define ESEMKEYTABLEENTRYLIMITf 17407
#define ESEMKEYTRESETDONEf 17408
#define ESEMLASTLOOKUPKEYf 17409
#define ESEMLASTLOOKUPRESULTf 17410
#define ESEMLASTLOOKUPRESULTFOUNDf 17411
#define ESEMLOOKUPARBITERLOOKUPCOUNTERf 17412
#define ESEMLOOKUPARBITERLOOKUPCOUNTEROVERFLOWf 17413
#define ESEMMANAGEMENTCOMPLETEDf 17414
#define ESEMMANAGEMENTUNITFAILUREVALIDf 17415
#define ESEMMNGMNTUNITACTIVEf 17416
#define ESEMMNGMNTUNITENABLEf 17417
#define ESEMMNGMNTUNITFAILUREKEYf 17418
#define ESEMMNGMNTUNITFAILUREREASONf 17419
#define ESEMMNGMNTUNITFAILUREVALIDf 17420
#define ESEMPAYLOADf 17421
#define ESEMREFRESHEDBYDSPf 17422
#define ESEMREQUESTSCOUNTERf 17423
#define ESEMREQUESTSCOUNTEROVERFLOWf 17424
#define ESEMRESERVEDLOWf 17425
#define ESEMSELFf 17426
#define ESEMSTAMPf 17427
#define ESEMTYPEf 17428
#define ESEMWARNINGINSERTEDEXISTINGf 17429
#define ESEMWARNINGINSERTEDEXISTINGCOUNTERf 17430
#define ESEMWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 17431
#define ESEM_AGE_CYCLE_ON_SYNCf 17432
#define ESEM_AGE_STATUSf 17433
#define ESEM_AUXILIARY_CAM_ENABLEf 17434
#define ESEM_AUXILIARY_CAM_THRESHOLDf 17435
#define ESEM_CAM_ENTRIES_COUNTERf 17436
#define ESEM_DECRYPTION_ENCRYPTION_ENABLEf 17437
#define ESEM_DIAGNOSTICS_ACCESSED_MODEf 17438
#define ESEM_DIAGNOSTICS_INDEXf 17439
#define ESEM_DIAGNOSTICS_KEYf 17440
#define ESEM_DIAGNOSTICS_LOOKUPf 17441
#define ESEM_DIAGNOSTICS_READf 17442
#define ESEM_ENTRIES_COUNTERf 17443
#define ESEM_ENTRY_ACCESSEDf 17444
#define ESEM_ENTRY_FOUNDf 17445
#define ESEM_ENTRY_KEYf 17446
#define ESEM_ENTRY_PAYLOADf 17447
#define ESEM_ENTRY_VALIDf 17448
#define ESEM_ERROR_CAM_TABLE_FULLf 17449
#define ESEM_ERROR_CAM_TABLE_FULL_COUNTERf 17450
#define ESEM_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 17451
#define ESEM_ERROR_CAM_TABLE_FULL_MASKf 17452
#define ESEM_ERROR_DELETE_UNKNOWN_KEYf 17453
#define ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 17454
#define ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 17455
#define ESEM_ERROR_DELETE_UNKNOWN_KEY_MASKf 17456
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMITf 17457
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 17458
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 17459
#define ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 17460
#define ESEM_ERROR_TABLE_COHERENCYf 17461
#define ESEM_ERROR_TABLE_COHERENCY_COUNTERf 17462
#define ESEM_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 17463
#define ESEM_ERROR_TABLE_COHERENCY_MASKf 17464
#define ESEM_INTERRUPT_ONEf 17465
#define ESEM_INTERRUPT_ONE_MASKf 17466
#define ESEM_INTERRUPT_REGISTER_ONE_TESTf 17467
#define ESEM_KEYf 17468
#define ESEM_KEYT_H_0_INITIATE_PAR_ERRf 17469
#define ESEM_KEYT_H_0_PARITY_ERR_MASKf 17470
#define ESEM_KEYT_H_1_INITIATE_PAR_ERRf 17471
#define ESEM_KEYT_H_1_PARITY_ERR_MASKf 17472
#define ESEM_KEYT_H_2_INITIATE_PAR_ERRf 17473
#define ESEM_KEYT_H_2_PARITY_ERR_MASKf 17474
#define ESEM_KEYT_H_3_INITIATE_PAR_ERRf 17475
#define ESEM_KEYT_H_3_PARITY_ERR_MASKf 17476
#define ESEM_KEYT_H_4_INITIATE_PAR_ERRf 17477
#define ESEM_KEYT_H_4_PARITY_ERR_MASKf 17478
#define ESEM_KEYT_H_5_INITIATE_PAR_ERRf 17479
#define ESEM_KEYT_H_5_PARITY_ERR_MASKf 17480
#define ESEM_KEYT_H_6_INITIATE_PAR_ERRf 17481
#define ESEM_KEYT_H_6_PARITY_ERR_MASKf 17482
#define ESEM_KEYT_H_7_INITIATE_PAR_ERRf 17483
#define ESEM_KEYT_H_7_PARITY_ERR_MASKf 17484
#define ESEM_KEYT_RESET_DONEf 17485
#define ESEM_KEY_CALCULATOR_MODEf 17486
#define ESEM_KEY_TABLE_ENTRY_LIMITf 17487
#define ESEM_LAST_LOOKUP_KEYf 17488
#define ESEM_LAST_LOOKUP_RESULTf 17489
#define ESEM_LAST_LOOKUP_RESULT_FOUNDf 17490
#define ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERf 17491
#define ESEM_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 17492
#define ESEM_MANAGEMENT_COMPLETEDf 17493
#define ESEM_MANAGEMENT_COMPLETED_MASKf 17494
#define ESEM_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 17495
#define ESEM_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 17496
#define ESEM_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 17497
#define ESEM_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 17498
#define ESEM_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 17499
#define ESEM_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 17500
#define ESEM_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 17501
#define ESEM_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 17502
#define ESEM_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 17503
#define ESEM_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 17504
#define ESEM_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 17505
#define ESEM_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 17506
#define ESEM_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 17507
#define ESEM_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 17508
#define ESEM_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 17509
#define ESEM_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 17510
#define ESEM_MANAGEMENT_UNIT_FAILURE_VALIDf 17511
#define ESEM_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 17512
#define ESEM_MM_READ_LINEf 17513
#define ESEM_MM_WRITE_LINEf 17514
#define ESEM_MM_WRITE_VALIDf 17515
#define ESEM_MNGMNT_UNIT_ACTIVEf 17516
#define ESEM_MNGMNT_UNIT_ENABLEf 17517
#define ESEM_MNGMNT_UNIT_FAILURE_KEYf 17518
#define ESEM_MNGMNT_UNIT_FAILURE_REASONf 17519
#define ESEM_MNGMNT_UNIT_FAILURE_VALIDf 17520
#define ESEM_PAYLOADf 17521
#define ESEM_PLDT_AUX_INITIATE_PAR_ERRf 17522
#define ESEM_PLDT_AUX_PARITY_ERR_MASKf 17523
#define ESEM_PLDT_H_0_INITIATE_PAR_ERRf 17524
#define ESEM_PLDT_H_0_PARITY_ERR_MASKf 17525
#define ESEM_PLDT_H_1_INITIATE_PAR_ERRf 17526
#define ESEM_PLDT_H_1_PARITY_ERR_MASKf 17527
#define ESEM_PLDT_H_2_INITIATE_PAR_ERRf 17528
#define ESEM_PLDT_H_2_PARITY_ERR_MASKf 17529
#define ESEM_PLDT_H_3_INITIATE_PAR_ERRf 17530
#define ESEM_PLDT_H_3_PARITY_ERR_MASKf 17531
#define ESEM_PLDT_H_4_INITIATE_PAR_ERRf 17532
#define ESEM_PLDT_H_4_PARITY_ERR_MASKf 17533
#define ESEM_PLDT_H_5_INITIATE_PAR_ERRf 17534
#define ESEM_PLDT_H_5_PARITY_ERR_MASKf 17535
#define ESEM_PLDT_H_6_INITIATE_PAR_ERRf 17536
#define ESEM_PLDT_H_6_PARITY_ERR_MASKf 17537
#define ESEM_PLDT_H_7_INITIATE_PAR_ERRf 17538
#define ESEM_PLDT_H_7_PARITY_ERR_MASKf 17539
#define ESEM_REFRESHED_BY_DSPf 17540
#define ESEM_REQUESTS_COUNTERf 17541
#define ESEM_REQUESTS_COUNTER_OVERFLOWf 17542
#define ESEM_RESERVED_LOWf 17543
#define ESEM_SELFf 17544
#define ESEM_SOURCE_STEPf 17545
#define ESEM_STAMPf 17546
#define ESEM_STEP_TABLE_ECC_1B_ERR_MASKf 17547
#define ESEM_STEP_TABLE_ECC_2B_ERR_MASKf 17548
#define ESEM_STEP_TABLE_INITIATE_ECC_1B_ERRf 17549
#define ESEM_STEP_TABLE_INITIATE_ECC_2B_ERRf 17550
#define ESEM_TABLE_OFFSETf 17551
#define ESEM_TYPEf 17552
#define ESEM_WARNING_INSERTED_EXISTINGf 17553
#define ESEM_WARNING_INSERTED_EXISTING_COUNTERf 17554
#define ESEM_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 17555
#define ESEM_WARNING_INSERTED_EXISTING_MASKf 17556
#define ESET_NODE_TYPE0f 17557
#define ESET_NODE_TYPE1f 17558
#define ESET_NODE_TYPE10f 17559
#define ESET_NODE_TYPE11f 17560
#define ESET_NODE_TYPE12f 17561
#define ESET_NODE_TYPE13f 17562
#define ESET_NODE_TYPE14f 17563
#define ESET_NODE_TYPE15f 17564
#define ESET_NODE_TYPE16f 17565
#define ESET_NODE_TYPE17f 17566
#define ESET_NODE_TYPE18f 17567
#define ESET_NODE_TYPE19f 17568
#define ESET_NODE_TYPE2f 17569
#define ESET_NODE_TYPE20f 17570
#define ESET_NODE_TYPE21f 17571
#define ESET_NODE_TYPE22f 17572
#define ESET_NODE_TYPE23f 17573
#define ESET_NODE_TYPE24f 17574
#define ESET_NODE_TYPE25f 17575
#define ESET_NODE_TYPE26f 17576
#define ESET_NODE_TYPE27f 17577
#define ESET_NODE_TYPE28f 17578
#define ESET_NODE_TYPE29f 17579
#define ESET_NODE_TYPE3f 17580
#define ESET_NODE_TYPE30f 17581
#define ESET_NODE_TYPE31f 17582
#define ESET_NODE_TYPE4f 17583
#define ESET_NODE_TYPE5f 17584
#define ESET_NODE_TYPE6f 17585
#define ESET_NODE_TYPE7f 17586
#define ESET_NODE_TYPE8f 17587
#define ESET_NODE_TYPE9f 17588
#define ESET_TYPEf 17589
#define ESIP_LINK_LOCAL_DROPf 17590
#define ESM_ACL_ACTION_TABLE_PARITY_ENf 17591
#define ESM_ACL_PROFILE_TABLE_PARITY_ENf 17592
#define ESM_ADM_CTRL_FIFO_DCMf 17593
#define ESM_ADM_CTRL_FIFO_TMf 17594
#define ESM_AGE_ENABLEf 17595
#define ESM_AUX1_FIFO_DCMf 17596
#define ESM_AUX1_FIFO_TMf 17597
#define ESM_BP_ENABLEf 17598
#define ESM_CTRL_BUS_FIFO_1_TMf 17599
#define ESM_CTRL_BUS_FIFO_TMf 17600
#define ESM_ELIGIBLEf 17601
#define ESM_ELIGIBLE_MODEf 17602
#define ESM_ENABLEf 17603
#define ESM_ET_RSP_FIFO_DCMf 17604
#define ESM_ET_RSP_FIFO_TMf 17605
#define ESM_HWTL_SEARCH_KEYf 17606
#define ESM_KEY_ID_TO_FIELD_MAPPER_DCMf 17607
#define ESM_KEY_ID_TO_FIELD_MAPPER_TMf 17608
#define ESM_KEY_SUBTYPEf 17609
#define ESM_L3_PROTOCOL_FN_TMf 17610
#define ESM_RSP_WORDf 17611
#define ESM_SEARCH_KEY_IDf 17612
#define ESM_SEARCH_OFFSETf 17613
#define ESM_SEARCH_PRIORITYf 17614
#define ESM_SEARCH_PROFILE_TMf 17615
#define ESM_SER_STATUS_BUS_TMf 17616
#define ESM_UDF_PAYLOAD_IDf 17617
#define ESU_ASF_HI_ACCUMf 17618
#define ESW_PCGf 17619
#define ESW_PSGf 17620
#define ES_ARB_TDM_TABLE_CORRECTED_ERRORf 17621
#define ES_ARB_TDM_TABLE_CORRECTED_ERROR_DISINTf 17622
#define ES_ARB_TDM_TABLE_ENABLE_ECCf 17623
#define ES_ARB_TDM_TABLE_FORCE_UNCORRECTABLE_ERRORf 17624
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERRORf 17625
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERROR_DISINTf 17626
#define ES_CNTR_PA_BASEf 17627
#define ES_CREDIT_OVFLf 17628
#define ES_CREDIT_OVFL_MASKf 17629
#define ES_CREDIT_UNDERf 17630
#define ES_CREDIT_UNDER_MASKf 17631
#define ES_DEBUG_EP_CREDITf 17632
#define ES_ERRORf 17633
#define ES_ERROR_DISINTf 17634
#define ES_ID_FP_CNTRf 17635
#define ES_ID_FP_POLICYf 17636
#define ES_ID_L2_DATAf 17637
#define ES_ID_L3_DATAf 17638
#define ES_OVFL_COSf 17639
#define ES_OVFL_PORT_NUMf 17640
#define ES_PARITY_CHK_ENf 17641
#define ES_PARITY_ENf 17642
#define ES_PAR_ERRf 17643
#define ES_PAR_ERR_ENf 17644
#define ES_PA_BASEf 17645
#define ES_TREX2_DEBUG_ENABLEf 17646
#define ES_UNDER_COSf 17647
#define ES_UNDER_PORT_NUMf 17648
#define ES_WIDTHf 17649
#define ETf 17650
#define ETAG_DEf 17651
#define ETAG_DOT1P_MAPPING_PTRf 17652
#define ETAG_PACKETf 17653
#define ETAG_PACKET_MASKf 17654
#define ETAG_PCPf 17655
#define ETAG_PCP_DE_MAPPING_PTRf 17656
#define ETAG_PCP_DE_SOURCEf 17657
#define ETAG_VIDf 17658
#define ETAG_VID_MULTICAST_LOWERf 17659
#define ETAG_VID_MULTICAST_UPPERf 17660
#define ETBMEM_PSM_VDDf 17661
#define ETB_ATRESET_Nf 17662
#define ETB_RAM_TMf 17663
#define ETHERIIf 17664
#define ETHERNETMETERPROFILESBITERRORf 17665
#define ETHERNETMETERPROFILESBITERRORMASKf 17666
#define ETHERNETMETERSTATUSBITERRORf 17667
#define ETHERNETMETERSTATUSBITERRORMASKf 17668
#define ETHERNETTYPECUSTOMf 17669
#define ETHERNET_IPf 17670
#define ETHERNET_METER_CONFIG_INITIATE_PAR_ERRf 17671
#define ETHERNET_METER_CONFIG_PARITY_ERR_MASKf 17672
#define ETHERNET_METER_STATUS_INITIATE_PAR_ERRf 17673
#define ETHERNET_METER_STATUS_PARITY_ERR_MASKf 17674
#define ETHERNET_NEXT_PROTOCOL_OAMf 17675
#define ETHERNET_OAM_OPCODE_MAP_INITIATE_PAR_ERRf 17676
#define ETHERNET_OAM_OPCODE_MAP_PARITY_ERR_MASKf 17677
#define ETHERNET_TAG_FORMATf 17678
#define ETHERNET_TAG_FORMAT_MASKf 17679
#define ETHERNET_TYPE_CNMf 17680
#define ETHERTYPEf 17681
#define ETHERTYPE0f 17682
#define ETHERTYPE1f 17683
#define ETHERTYPE_CUSTOM_1f 17684
#define ETHERTYPE_CUSTOM_2f 17685
#define ETHERTYPE_DEFAULTf 17686
#define ETHERTYPE_ELIGIBILITY_CONFIGf 17687
#define ETHERTYPE_ERROR_INT_ENABLEf 17688
#define ETHERTYPE_ERROR_INT_LOG_VALIDf 17689
#define ETHERTYPE_ERROR_INT_STATUSf 17690
#define ETHERTYPE_ERROR_LOG_ENABLEf 17691
#define ETHERTYPE_MPLS0f 17692
#define ETHERTYPE_MPLS_0f 17693
#define ETHERTYPE_MPLS_1f 17694
#define ETHERTYPE_TRILLf 17695
#define ETHER_ENCAPSULATIONf 17696
#define ETHER_INNER_TAGf 17697
#define ETHER_IP_MASKf 17698
#define ETHER_IP_VALUEf 17699
#define ETHER_IP_VERSION_ERROR_FWDf 17700
#define ETHER_IP_VERSION_ERROR_SNPf 17701
#define ETHER_OUTER_TAGf 17702
#define ETHER_OUTER_TAG_IS_PRIORITYf 17703
#define ETHER_TYPEf 17704
#define ETHMCBMACADDRPREFIXf 17705
#define ETHOVERPWEPARSERPMFPROFILEf 17706
#define ETHSAPPROTOCOLf 17707
#define ETHTYPE0f 17708
#define ETHTYPE1f 17709
#define ETHTYPE2f 17710
#define ETHTYPE3f 17711
#define ETHTYPE4f 17712
#define ETHTYPE5f 17713
#define ETHTYPE6f 17714
#define ETHTYPE7f 17715
#define ETHTYPE8f 17716
#define ETHTYPEPROTOCOLf 17717
#define ETH_DSCP_EXP_FROM_IPf 17718
#define ETH_OAM_CHECK_MAIDf 17719
#define ETH_OAM_CHECK_MDLf 17720
#define ETH_OAM_CHECK_PERIODf 17721
#define ETH_OAM_OPCODE_MAP_DATAf 17722
#define ETH_OVER_PWE_PARSER_LEAF_CONTEXTf 17723
#define ETH_OVER_PWE_PARSER_LEAF_CONTEXT_MASKf 17724
#define ETH_SAP_PROTOCOLf 17725
#define ETH_SPEEDf 17726
#define ETH_TYPE_0f 17727
#define ETH_TYPE_1f 17728
#define ETH_TYPE_2f 17729
#define ETH_TYPE_3f 17730
#define ETH_TYPE_4f 17731
#define ETH_TYPE_5f 17732
#define ETH_TYPE_6f 17733
#define ETH_TYPE_7f 17734
#define ETH_TYPE_8f 17735
#define ETH_TYPE_PROTOCOLf 17736
#define ETMDEf 17737
#define ETMDE2IQMDPMAP0f 17738
#define ETMDE2IQMDPMAP1f 17739
#define ETMEXTIN1EDGEf 17740
#define ETMEXTIN2EDGEf 17741
#define ETMEXTIN3EDGEf 17742
#define ETMEXTIN4EDGEf 17743
#define ETM_CONTROLf 17744
#define ETM_IDf 17745
#define ETM_PORESET_Nf 17746
#define ETM_STATUSf 17747
#define ETPAXLAT_TMf 17748
#define ETPAXLAT_WWf 17749
#define ETPPDEBUGf 17750
#define ETPP_BYPASSf 17751
#define ETUf 17752
#define ETU_CLK_DISABLEf 17753
#define ETU_REQ_SEQ_NUM_SELf 17754
#define ETU_TRACEf 17755
#define ETU_TRACE_DISINTf 17756
#define ET_DPEO_ERRf 17757
#define ET_DPEO_PERRf 17758
#define ET_INST_REQ_COMPLETEf 17759
#define ET_NO_RD_ACKf 17760
#define ET_NO_RVf 17761
#define ET_OPC_CBW_AND_CMP1f 17762
#define ET_OPC_CBW_AND_CMP2f 17763
#define ET_OPC_DB_RD_Xf 17764
#define ET_OPC_DB_RD_Yf 17765
#define ET_OPC_DB_WRf 17766
#define ET_OPC_NOPf 17767
#define ET_PAf 17768
#define ET_PA0f 17769
#define ET_PA1f 17770
#define ET_PA2f 17771
#define ET_PA3f 17772
#define ET_PA_XLATf 17773
#define ET_PA_XLAT0f 17774
#define ET_PA_XLAT1f 17775
#define ET_POST_WR_ENABLEf 17776
#define ET_RBUS_PERRf 17777
#define ET_RD_DAT_PERRf 17778
#define ET_REQ_FIFO_FULLf 17779
#define ET_REQ_FIFO_FULL_DENYf 17780
#define ET_RESET_Nf 17781
#define ET_RSPf 17782
#define ET_RSP_ERRf 17783
#define ET_RSP_FIFOf 17784
#define ET_RSP_FIFO_DOUBLE_BIT_ERR0f 17785
#define ET_RSP_FIFO_DOUBLE_BIT_ERR1f 17786
#define ET_RSP_FIFO_ECC_ENf 17787
#define ET_RSP_FIFO_ECC_EN_COR_ERR_RPTf 17788
#define ET_RSP_FIFO_FULLf 17789
#define ET_RSP_FIFO_INJECT_DBEf 17790
#define ET_RSP_FIFO_INJECT_SBEf 17791
#define ET_RSP_FIFO_OVERFLOWf 17792
#define ET_RSP_FIFO_SINGLE_BIT_ERR0f 17793
#define ET_RSP_FIFO_SINGLE_BIT_ERR1f 17794
#define ET_RSP_FIFO_UNDERFLOWf 17795
#define ET_S0_MWS_ERRf 17796
#define ET_S0_NORV_ERRf 17797
#define ET_S0_RBUS_PERRf 17798
#define ET_S1_MWS_ERRf 17799
#define ET_S1_NORV_ERRf 17800
#define ET_S1_RBUS_PERRf 17801
#define ET_UINST_MEMf 17802
#define ET_WIDTHf 17803
#define EUNTAG_PAYLOADf 17804
#define EVEC_TABLE_DATAf 17805
#define EVEC_TABLE_INITIATE_PAR_ERRf 17806
#define EVEC_TABLE_PARITY_ERR_MASKf 17807
#define EVENTf 17808
#define EVENTINTMASKf 17809
#define EVENT_ARB_WEIGHTf 17810
#define EVENT_BLOCKf 17811
#define EVENT_CNT_0f 17812
#define EVENT_CNT_1f 17813
#define EVENT_CNT_2f 17814
#define EVENT_CNT_3f 17815
#define EVENT_CNT_4f 17816
#define EVENT_CNT_5f 17817
#define EVENT_FORWARDING_PROFILEf 17818
#define EVENT_Gf 17819
#define EVENT_HIGHf 17820
#define EVENT_IDf 17821
#define EVENT_IRQ_SELECTf 17822
#define EVENT_LOWf 17823
#define EVENT_MASKf 17824
#define EVENT_MONITOR_ENf 17825
#define EVENT_MUX_CONTROLf 17826
#define EVENT_NEW_FLOWf 17827
#define EVENT_RESf 17828
#define EVENT_RETIREDf 17829
#define EVENT_THRESHf 17830
#define EVENT_THRESHOLDf 17831
#define EVENT_VALUEf 17832
#define EVENT_Wf 17833
#define EVEN_BUFFER_CNTf 17834
#define EVEN_CH_DATA_SELECTf 17835
#define EVEN_HEAD_PCKT_LENGTHf 17836
#define EVEN_METER_TMf 17837
#define EVEN_PARITYf 17838
#define EVEN_PARITY_0f 17839
#define EVEN_PARITY_0_DOMAINf 17840
#define EVEN_PARITY_1f 17841
#define EVEN_PARITY_1_DOMAINf 17842
#define EVEN_PARITY_2f 17843
#define EVEN_PARITY_3f 17844
#define EVEN_PARITY_Af 17845
#define EVEN_PARITY_Bf 17846
#define EVEN_PARITY_LOWERf 17847
#define EVEN_PARITY_UPPERf 17848
#define EVEN_TAIL_PTRf 17849
#define EVLAN_BUS_PARITY_ENf 17850
#define EVLAN_BUS_PARITY_ERRORf 17851
#define EVLAN_ENABLE_PARITYf 17852
#define EVLAN_FORCE_ERRORf 17853
#define EVLAN_PCGf 17854
#define EVLAN_PSGf 17855
#define EVMASKf 17856
#define EVTSEL_0f 17857
#define EVTSEL_1f 17858
#define EVTSEL_2f 17859
#define EVTSEL_3f 17860
#define EVTSEL_4f 17861
#define EVTSEL_5f 17862
#define EVXLT_APPLIED_TO_OUTER_L2_CVLAN_INTF_AFTER_VXLT_VXLT_MISS_DROP_CTRLf 17863
#define EVXLT_APPLIED_TO_OUTER_L2_CVLAN_INTF_BEFORE_VXLT_VXLT_MISS_DROP_CTRLf 17864
#define EVXLT_APPLIED_TO_PAYLOAD_VXLT_MISS_DROP_CTRLf 17865
#define EVXLT_BUS_PARITY_ERRORf 17866
#define EVXLT_BYPASSf 17867
#define EVXLT_ENABLE_PARITYf 17868
#define EVXLT_FORCE_ERRORf 17869
#define EVXLT_PSGf 17870
#define EWRAPf 17871
#define EWRB_0_BUFFER_FULLf 17872
#define EWRB_1_BUFFER_FULLf 17873
#define EWRB_BUFFER_FULLf 17874
#define EXCEEDMAXEMPTYQCRBALf 17875
#define EXCEED_MAX_EMPTY_Q_CR_BALf 17876
#define EXCESS_BUCKETCOUNTf 17877
#define EXCESS_BUCKETSIZEf 17878
#define EXCESS_REFRESHCOUNTf 17879
#define EXCESS_REFRESHMAXf 17880
#define EXCLUDESOURCEACTIONENABLEf 17881
#define EXCLUDESRCDISCARDf 17882
#define EXCLUDE_INCLUDEf 17883
#define EXCLUDE_RESERVED_LABELS_FROM_MPLS_HASHf 17884
#define EXCLUDE_SRC_INTf 17885
#define EXCLUDE_SRC_INT_MASKf 17886
#define EXCLUSIVE_ENf 17887
#define EXCLUSIVE_MONITORSf 17888
#define EXCL_NON_PENDINGf 17889
#define EXCL_PENDINGf 17890
#define EXCL_STATICf 17891
#define EXC_DEFf 17892
#define EXEC_INSTR_ENf 17893
#define EXIT_IN_SRf 17894
#define EXPf 17895
#define EXPANDED_QE2K_ESET_SPACEf 17896
#define EXPECTED_AINDEXf 17897
#define EXPECTED_DATAf 17898
#define EXPECTED_FLAGSf 17899
#define EXPECTED_FLAGS_MASKf 17900
#define EXPECTED_L3_IIFf 17901
#define EXPECTED_LENGTHf 17902
#define EXPECTED_OUTPUT_PORTf 17903
#define EXPECTED_TAGf 17904
#define EXPECT_BOSf 17905
#define EXPIREf 17906
#define EXPIREDf 17907
#define EXPLICIT_RX_PAUSEf 17908
#define EXPONENTf 17909
#define EXPORT_FIFOf 17910
#define EXPORT_FIFO_DISABLEf 17911
#define EXPORT_TMf 17912
#define EXPORT_TM0f 17913
#define EXPORT_TM1f 17914
#define EXP_CBAf 17915
#define EXP_CBA_MSBf 17916
#define EXP_CORRECTED_ERRORf 17917
#define EXP_CORRECTED_ERROR_DISINTf 17918
#define EXP_DATAf 17919
#define EXP_ENABLE_PARITYf 17920
#define EXP_ERRf 17921
#define EXP_FORCE_PARITY_ERRORf 17922
#define EXP_MAPPING_PTRf 17923
#define EXP_MAP_PROFILEf 17924
#define EXP_NUM_RSP_INDEXf 17925
#define EXP_OPCf 17926
#define EXP_PVLAN_VIDf 17927
#define EXP_REMARK_DATAf 17928
#define EXP_REMARK_INITIATE_PAR_ERRf 17929
#define EXP_REMARK_PARITY_ERR_MASKf 17930
#define EXP_TBLf 17931
#define EXP_TUNNEL_IDf 17932
#define EXP_UNCORRECTED_ERRORf 17933
#define EXP_UNCORRECTED_ERROR_DISINTf 17934
#define EXTf 17935
#define EXT1_SHAPING_CONTROLf 17936
#define EXTBUSPRESENTf 17937
#define EXTENDED_EXT_INPUT_SELECTORf 17938
#define EXTENDED_SELECTSf 17939
#define EXTENDED_SIZEf 17940
#define EXTERNALENABLEf 17941
#define EXTERNAL_BRCM_MACf 17942
#define EXTERNAL_L2_ENTRYf 17943
#define EXTERNAL_MDIO_MASTER_ENABLEf 17944
#define EXTERNAL_PAD_DISCONNECTf 17945
#define EXTERNAL_PAD_OVD_DISABLEf 17946
#define EXTERNAL_REQDf 17947
#define EXTERNAL_SIDf 17948
#define EXTFP_CNTR_DEDf 17949
#define EXTFP_CNTR_SECf 17950
#define EXTFP_POLICY_DEDf 17951
#define EXTFP_POLICY_SECf 17952
#define EXTINTf 17953
#define EXTINTENf 17954
#define EXTMODEf 17955
#define EXTMODEWR1f 17956
#define EXTMODEWR2f 17957
#define EXTMODEWR3f 17958
#define EXTND_Qf 17959
#define EXTO1_FUNCTIONf 17960
#define EXTO1_RESOURCE_Af 17961
#define EXTO1_RESOURCE_Bf 17962
#define EXTO2_FUNCTIONf 17963
#define EXTO2_RESOURCE_Af 17964
#define EXTO2_RESOURCE_Bf 17965
#define EXTQ_LL_ERRORf 17966
#define EXTQ_LL_ERROR_MASKf 17967
#define EXTQ_LL_ERROR_POINTERf 17968
#define EXTQ_LL_ERROR_TYPEf 17969
#define EXTRA_CLKSRCSELf 17970
#define EXTREG_NUMBERf 17971
#define EXTRSRCREQf 17972
#define EXTRSRCSTATUSf 17973
#define EXT_ACL_PARITY_ERRORf 17974
#define EXT_ADDRESSf 17975
#define EXT_BUFF_MIN1_SOPf 17976
#define EXT_BUFF_OFF0_SOPf 17977
#define EXT_BUFF_PTR_OFF0f 17978
#define EXT_CELL_OFFSETf 17979
#define EXT_CELL_OFFSET_MIN1f 17980
#define EXT_CELL_OFFSET_SOPf 17981
#define EXT_CELL_REP_INFO_BUFFER_NFULL_THRESHOLDf 17982
#define EXT_COUNTER_MODEf 17983
#define EXT_DATA_FORMATf 17984
#define EXT_DATA_OFFSETf 17985
#define EXT_DROPPED_MIDPACKETf 17986
#define EXT_DROPPED_SOPf 17987
#define EXT_DST_HBITSf 17988
#define EXT_DST_HIT_BITSf 17989
#define EXT_EOP_1ST_CELLf 17990
#define EXT_EOP_NUM_32Bf 17991
#define EXT_ETYPEf 17992
#define EXT_FIRST_CELL_EOPf 17993
#define EXT_FOUND_OFFSETf 17994
#define EXT_GT_INTf 17995
#define EXT_IFP_ACTION_TMf 17996
#define EXT_IFP_ACT_PAR_ERRf 17997
#define EXT_INSf 17998
#define EXT_L2_CMD_ERRf 17999
#define EXT_L2_DST_PARITY_ERRORf 18000
#define EXT_L2_ENTRY_1f 18001
#define EXT_L2_ENTRY_2f 18002
#define EXT_L2_FWD_ENf 18003
#define EXT_L2_MOD_FIFOf 18004
#define EXT_L2_REQ_LTH_ERRf 18005
#define EXT_L2_SRC_PARITY_ERRORf 18006
#define EXT_L2_STALL_GTE_CP_ACC_THRf 18007
#define EXT_L2_STALL_MAX_LATf 18008
#define EXT_L3_DST_PARITY_ERRORf 18009
#define EXT_L3_SRC_PARITY_ERRORf 18010
#define EXT_LOC_SRC_HBITSf 18011
#define EXT_LOOKUP_ENABLEf 18012
#define EXT_LU_ERRf 18013
#define EXT_MODE_WR_1f 18014
#define EXT_MODE_WR_2f 18015
#define EXT_MODE_WR_3f 18016
#define EXT_ONLYf 18017
#define EXT_OUTPUT_EVENT_1f 18018
#define EXT_OUTPUT_EVENT_2f 18019
#define EXT_OUTSf 18020
#define EXT_PER_Q_INDEXf 18021
#define EXT_PHY_ADDRf 18022
#define EXT_PHY_RCVRD_CLK0_VALIDf 18023
#define EXT_PHY_RCVRD_CLK1_VALIDf 18024
#define EXT_PKT_PTRf 18025
#define EXT_PQE_STATEf 18026
#define EXT_PWRDOWNf 18027
#define EXT_QGPHY_CLK_SEL_CLK125f 18028
#define EXT_QUEUE_TYPEf 18029
#define EXT_Q_EXTERNALf 18030
#define EXT_Q_FIRST_PTRf 18031
#define EXT_Q_INTERNALf 18032
#define EXT_Q_LAST_LASTf 18033
#define EXT_Q_NUM_COPIESf 18034
#define EXT_Q_NXT_PTR1f 18035
#define EXT_Q_NXT_PTR2f 18036
#define EXT_RESET_L_LPBACKf 18037
#define EXT_RST_ENf 18038
#define EXT_SEG_OFFSETf 18039
#define EXT_SME_ENABLEf 18040
#define EXT_SOP_BUFF_PTRf 18041
#define EXT_SOP_CELL_PTR_PKT0f 18042
#define EXT_SOP_CELL_PTR_PKT1f 18043
#define EXT_SRC_HBITSf 18044
#define EXT_SRC_HIT_BITSf 18045
#define EXT_TCAM_CRST_Lf 18046
#define EXT_TCAM_DENSITYf 18047
#define EXT_TCAM_INTR0f 18048
#define EXT_TCAM_INTR1f 18049
#define EXT_TCAM_MODEf 18050
#define EXT_TCAM_RSTf 18051
#define EXT_TCAM_SE_O_L_PINf 18052
#define EXT_TCAM_SRST_Lf 18053
#define EXT_WAIT_CELL_PROPf 18054
#define EXT_WAIT_FILTER_PROPf 18055
#define EX_Q_EXTERNALf 18056
#define EX_Q_EXT_CAPTf 18057
#define EX_Q_EXT_MASKf 18058
#define EX_Q_EXT_VALUEf 18059
#define EX_Q_INTERNALf 18060
#define EX_Q_INT_CAPTf 18061
#define EX_Q_INT_MASKf 18062
#define EX_Q_INT_VALUEf 18063
#define E_Tf 18064
#define E_TYPEf 18065
#define Ff 18066
#define F1f 18067
#define F10_SELECTf 18068
#define F11_SELECTf 18069
#define F1_0_SLICEf 18070
#define F1_MASKf 18071
#define F1_SELECTf 18072
#define F2f 18073
#define F2_MASKf 18074
#define F3f 18075
#define F3_0_SLICEf 18076
#define F3_MASKf 18077
#define F3_SELECTf 18078
#define F4f 18079
#define F4_MASKf 18080
#define F4_SELECTf 18081
#define F5_SELECTf 18082
#define F6_SELECTf 18083
#define F7_SELECTf 18084
#define F8_SELECTf 18085
#define F9_SELECTf 18086
#define FABRICFECMODEf 18087
#define FABRICMCBASEQUEUEf 18088
#define FABRICMINPKTSIZEf 18089
#define FABRIC_DATA_BYTE_CNTf 18090
#define FABRIC_DATA_BYTE_CNT_0f 18091
#define FABRIC_GRANT_REQ_STATUSf 18092
#define FABRIC_GRANT_REQ_STATUS_DISINTf 18093
#define FABRIC_LLFCf 18094
#define FABRIC_MC_BASE_QUEUEf 18095
#define FABRIC_MIN_PKT_SIZEf 18096
#define FABRIC_SYSTEM_CONFIG_0f 18097
#define FABRIC_SYSTEM_CONFIG_1f 18098
#define FAB_DP3_ECN_EXCEEDEDf 18099
#define FAB_DP3_PDROPf 18100
#define FAB_DP3_TMAX_EXCEEDEDf 18101
#define FAILED_ADDRf 18102
#define FAILED_ADDRESSf 18103
#define FAILED_DATAf 18104
#define FAILED_SOURCE_IDf 18105
#define FAILOVER_SET_SIZEf 18106
#define FAIL_TYPEf 18107
#define FAIRNESSMODEf 18108
#define FAP0_DUPLICATE_PTR_ERRORf 18109
#define FAP0_DUPLICATE_PTR_ERROR_DISINTf 18110
#define FAP1_DUPLICATE_PTR_ERRORf 18111
#define FAP1_DUPLICATE_PTR_ERROR_DISINTf 18112
#define FAP2_DUPLICATE_PTR_ERRORf 18113
#define FAP2_DUPLICATE_PTR_ERROR_DISINTf 18114
#define FAP3_DUPLICATE_PTR_ERRORf 18115
#define FAP3_DUPLICATE_PTR_ERROR_DISINTf 18116
#define FAPFULLRESETPOINTf 18117
#define FAPFULLSETPOINTf 18118
#define FAPPOOLSIZEf 18119
#define FAPPORTf 18120
#define FAPPORT0f 18121
#define FAPPORT1f 18122
#define FAPPORT2f 18123
#define FAPPORT3f 18124
#define FAPPORTERRf 18125
#define FAPPORTERRMASKf 18126
#define FAPRCIENAf 18127
#define FAPREADPOINTERf 18128
#define FAPS_LOAD_BALANCING_PRMf 18129
#define FAPS_LOAD_BALANCING_SECf 18130
#define FAP_BITMAP_CORRECTED_ERRORf 18131
#define FAP_BITMAP_CORRECTED_ERROR_DISINTf 18132
#define FAP_BITMAP_ECC_ERROR_ADDRESSf 18133
#define FAP_BITMAP_FORCE_UNCORRECTABLE_ERRORf 18134
#define FAP_BITMAP_STORE_ENABLE_ECCf 18135
#define FAP_BITMAP_UNCORRECTED_ERRORf 18136
#define FAP_BITMAP_UNCORRECTED_ERROR_DISINTf 18137
#define FAP_DUPLICATE_PTRf 18138
#define FAP_DUPLICATE_PTR_DISINTf 18139
#define FAP_LOADING_ERRORf 18140
#define FAP_LOADING_ERROR_DISINTf 18141
#define FAP_PORT_0f 18142
#define FAP_PORT_1f 18143
#define FAP_PORT_2f 18144
#define FAP_PORT_3f 18145
#define FAP_RCI_ENAf 18146
#define FAP_STACK_CORRECTED_ERRORf 18147
#define FAP_STACK_CORRECTED_ERROR_DISINTf 18148
#define FAP_STACK_ECC_ERROR_ADDRESSf 18149
#define FAP_STACK_ENABLE_ECCf 18150
#define FAP_STACK_FORCE_UNCORRECTABLE_ERRORf 18151
#define FAP_STACK_UNCORRECTED_ERRORf 18152
#define FAP_STACK_UNCORRECTED_ERROR_ERROR_DISINTf 18153
#define FARf 18154
#define FASTPORTENf 18155
#define FASTPORTMULTICASTWEIGHTf 18156
#define FASTPORTNEWMULTICASTWEIGHTf 18157
#define FASTPORTNEWUNICASTWEIGHTf 18158
#define FASTPORTUNICASTWEIGHTf 18159
#define FASTPORTWDRRENf 18160
#define FAST_BIST_ENf 18161
#define FAST_CLOCKf 18162
#define FAST_LOCKf 18163
#define FAST_PGM_RDINf 18164
#define FATPIPEPORTSf 18165
#define FAULT_STATUSf 18166
#define FBCEXTERNALFULLMULTICASTLIMITHIGHf 18167
#define FBCEXTERNALFULLMULTICASTLIMITLOWf 18168
#define FBCEXTERNALMINIMULTICASTLIMITHIGHf 18169
#define FBCEXTERNALMINIMULTICASTLIMITLOWf 18170
#define FBCEXTERNALUNICASTLIMITHIGHf 18171
#define FBCEXTERNALUNICASTLIMITLOWf 18172
#define FBCFULLMULTICASTAUTOGENENABLEf 18173
#define FBCFULLMULTICASTAUTOGENENDf 18174
#define FBCFULLMULTICASTAUTOGENSTARTf 18175
#define FBCFULLMULTICASTCACHEDIVIDERf 18176
#define FBCHALTf 18177
#define FBCINTERNALFULLMULTICASTNEWREADTHf 18178
#define FBCINTERNALFULLMULTICASTNEWWRITETHf 18179
#define FBCINTERNALMINIMULTICASTNEWREADTHf 18180
#define FBCINTERNALMINIMULTICASTNEWWRITETHf 18181
#define FBCINTERNALREUSEf 18182
#define FBCINTERNALUNICASTNEWREADTHf 18183
#define FBCINTERNALUNICASTNEWWRITETHf 18184
#define FBCMINIMULTICASTAUTOGENENABLEf 18185
#define FBCMINIMULTICASTAUTOGENENDf 18186
#define FBCMINIMULTICASTAUTOGENSTARTf 18187
#define FBCMINIMULTICASTCACHEDIVIDERf 18188
#define FBCUNICASTAUTOGENENABLEf 18189
#define FBCUNICASTAUTOGENENDf 18190
#define FBCUNICASTAUTOGENSTARTf 18191
#define FBCUNICASTCACHEDIVIDERf 18192
#define FBCWRPRIORITYENABLEf 18193
#define FBC_EXTERNAL_FULL_MULTICAST_LIMIT_HIGHf 18194
#define FBC_EXTERNAL_FULL_MULTICAST_LIMIT_LOWf 18195
#define FBC_EXTERNAL_MINI_MULTICAST_LIMIT_HIGHf 18196
#define FBC_EXTERNAL_MINI_MULTICAST_LIMIT_LOWf 18197
#define FBC_EXTERNAL_OCB_MULTICAST_LIMIT_HIGHf 18198
#define FBC_EXTERNAL_OCB_MULTICAST_LIMIT_LOWf 18199
#define FBC_EXTERNAL_OCB_UNICAST_LIMIT_HIGHf 18200
#define FBC_EXTERNAL_OCB_UNICAST_LIMIT_LOWf 18201
#define FBC_EXTERNAL_UNICAST_LIMIT_HIGHf 18202
#define FBC_EXTERNAL_UNICAST_LIMIT_LOWf 18203
#define FBC_FMC_CACHE_NEW_WATERMARKf 18204
#define FBC_FMC_CACHE_NEW_WATERMARK_MINf 18205
#define FBC_FMC_CACHE_OLD_WATERMARKf 18206
#define FBC_FULL_MULTICAST_AUTOGEN_ENABLEf 18207
#define FBC_FULL_MULTICAST_AUTOGEN_ENDf 18208
#define FBC_FULL_MULTICAST_AUTOGEN_STARTf 18209
#define FBC_FULL_MULTICAST_CACHE_DIVIDERf 18210
#define FBC_HALTf 18211
#define FBC_INTERNAL_FULL_MULTICAST_NEW_READ_THf 18212
#define FBC_INTERNAL_FULL_MULTICAST_NEW_WRITE_THf 18213
#define FBC_INTERNAL_MINI_MULTICAST_NEW_READ_THf 18214
#define FBC_INTERNAL_MINI_MULTICAST_NEW_WRITE_THf 18215
#define FBC_INTERNAL_OCB_MULTICAST_NEW_READ_THf 18216
#define FBC_INTERNAL_OCB_MULTICAST_NEW_WRITE_THf 18217
#define FBC_INTERNAL_OCB_UNICAST_NEW_READ_THf 18218
#define FBC_INTERNAL_OCB_UNICAST_NEW_WRITE_THf 18219
#define FBC_INTERNAL_REUSEf 18220
#define FBC_INTERNAL_UNICAST_NEW_READ_THf 18221
#define FBC_INTERNAL_UNICAST_NEW_WRITE_THf 18222
#define FBC_MINI_MULTICAST_AUTOGEN_ENABLEf 18223
#define FBC_MINI_MULTICAST_AUTOGEN_ENDf 18224
#define FBC_MINI_MULTICAST_AUTOGEN_STARTf 18225
#define FBC_MINI_MULTICAST_CACHE_DIVIDERf 18226
#define FBC_MMC_CACHE_NEW_WATERMARKf 18227
#define FBC_MMC_CACHE_NEW_WATERMARK_MINf 18228
#define FBC_MMC_CACHE_OLD_WATERMARKf 18229
#define FBC_OCB_MC_CACHE_NEW_WATERMARKf 18230
#define FBC_OCB_MC_CACHE_NEW_WATERMARK_MINf 18231
#define FBC_OCB_MC_CACHE_OLD_WATERMARKf 18232
#define FBC_OCB_MULTICAST_AUTOGEN_ENABLEf 18233
#define FBC_OCB_MULTICAST_AUTOGEN_ENDf 18234
#define FBC_OCB_MULTICAST_AUTOGEN_STARTf 18235
#define FBC_OCB_MULTICAST_CACHE_DIVIDERf 18236
#define FBC_OCB_UC_CACHE_NEW_WATERMARKf 18237
#define FBC_OCB_UC_CACHE_NEW_WATERMARK_MINf 18238
#define FBC_OCB_UC_CACHE_OLD_WATERMARKf 18239
#define FBC_OCB_UNICAST_AUTOGEN_ENABLEf 18240
#define FBC_OCB_UNICAST_AUTOGEN_ENDf 18241
#define FBC_OCB_UNICAST_AUTOGEN_STARTf 18242
#define FBC_OCB_UNICAST_CACHE_DIVIDERf 18243
#define FBC_UC_CACHE_NEW_WATERMARKf 18244
#define FBC_UC_CACHE_NEW_WATERMARK_MINf 18245
#define FBC_UC_CACHE_OLD_WATERMARKf 18246
#define FBC_UNICAST_AUTOGEN_ENABLEf 18247
#define FBC_UNICAST_AUTOGEN_ENDf 18248
#define FBC_UNICAST_AUTOGEN_STARTf 18249
#define FBC_UNICAST_CACHE_DIVIDERf 18250
#define FBC_WR_PRIORITY_ENABLEf 18251
#define FBIST_BAD_FRMS_THf 18252
#define FBIST_CUSTOM_PTRNf 18253
#define FBIST_CUSTOM_ST_IN_FRMf 18254
#define FBIST_CUSTOM_ST_IN_WRDf 18255
#define FBIST_DONEf 18256
#define FBIST_ENf 18257
#define FBIST_GOOD_FRMS_THf 18258
#define FBIST_LANE_SELf 18259
#define FBIST_MODEf 18260
#define FBIST_STARTf 18261
#define FBITf 18262
#define FB_A0_COMPATIBLEf 18263
#define FB_OFFSETf 18264
#define FB_PHASE_ENf 18265
#define FCBISTCYCLEf 18266
#define FCBISTDUTYf 18267
#define FCBISTENABLEf 18268
#define FCBISTSELECTf 18269
#define FCCLRFRBDBTHHPf 18270
#define FCCLRFRBDBTHLPf 18271
#define FCCLRFRDBFLMCTHHPf 18272
#define FCCLRFRDBFLMCTHLPf 18273
#define FCCLRFRDBUCTHHPf 18274
#define FCCLRFRDBUCTHLPf 18275
#define FCCNTPORTf 18276
#define FCCOUNTf 18277
#define FCCOUNTOVERFLOWf 18278
#define FCCOUNTSELf 18279
#define FCDESTSELf 18280
#define FCD_DBUS_DPRf 18281
#define FCD_DPEO_0f 18282
#define FCD_DPEO_1f 18283
#define FCD_IBUSf 18284
#define FCD_RBUSf 18285
#define FCD_RD_ACKf 18286
#define FCD_RVf 18287
#define FCD_SMFL_0f 18288
#define FCD_SMFL_1f 18289
#define FCFROMCFCHIGHENf 18290
#define FCHWRDSTYPE0f 18291
#define FCHWRDSTYPE1f 18292
#define FCHWRDSTYPE2f 18293
#define FCHWRDSTYPE3f 18294
#define FCILKNMODEf 18295
#define FCILKNRX0CHFCf 18296
#define FCILKNRX0CHFCENCFCf 18297
#define FCILKNRX0CHFCFORCEf 18298
#define FCILKNRX1CHFCf 18299
#define FCILKNRX1CHFCENCFCf 18300
#define FCILKNRX1CHFCFORCEf 18301
#define FCILKNRXLLFCENf 18302
#define FCILKNRXLLFCEVERY_16_CHSf 18303
#define FCILKNRXLLFCONCH0f 18304
#define FCILKNTX0GENCHFCENCFCf 18305
#define FCILKNTX0GENCHFCFORCEf 18306
#define FCILKNTX1GENCHFCENCFCf 18307
#define FCILKNTX1GENCHFCFORCEf 18308
#define FCILKNTXGENLLFCEVERY_16_CHSf 18309
#define FCILKNTXGENLLFCONALLCHSf 18310
#define FCILKNTXGENLLFCONCH0f 18311
#define FCINDEXf 18312
#define FCINTERFACEf 18313
#define FCLLFCGRP1f 18314
#define FCLLFCGRP2f 18315
#define FCLLFCSTOPTXENCFCf 18316
#define FCLLFCSTOPTXFORCEf 18317
#define FCLWRDSTYPE0f 18318
#define FCLWRDSTYPE1f 18319
#define FCLWRDSTYPE2f 18320
#define FCLWRDSTYPE3f 18321
#define FCMALSOURCEADDRESSf 18322
#define FCMALXAUIMODEf 18323
#define FCM_INTf 18324
#define FCM_INT_MASKf 18325
#define FCOE__CLASS_IDf 18326
#define FCOE__DATAf 18327
#define FCOE__DST_DISCARDf 18328
#define FCOE__D_IDf 18329
#define FCOE__ECMPf 18330
#define FCOE__ECMP_PTR0f 18331
#define FCOE__HASH_LSBf 18332
#define FCOE__KEYf 18333
#define FCOE__LOCAL_ADDRESSf 18334
#define FCOE__MASKED_D_IDf 18335
#define FCOE__NEXT_HOP_INDEXf 18336
#define FCOE__PRIf 18337
#define FCOE__RESERVED_104_73f 18338
#define FCOE__RESERVED_ECMP_PTR0f 18339
#define FCOE__RPEf 18340
#define FCOE__RSVD_NEXT_HOP_INDEXf 18341
#define FCOE__RSVD_VRF_IDf 18342
#define FCOE__S_IDf 18343
#define FCOE__VRF_IDf 18344
#define FCOE_CUT_THROUGH_ENABLEf 18345
#define FCOE_DELIMITER_ERR_CNTR_PAR_ENf 18346
#define FCOE_DOMAIN_ROUTE_PREFIXf 18347
#define FCOE_DO_NOT_LEARNf 18348
#define FCOE_DST_MISS_TOCPUf 18349
#define FCOE_EXT__CLASS_IDf 18350
#define FCOE_EXT__COPY_TO_CPUf 18351
#define FCOE_EXT__DATA_0f 18352
#define FCOE_EXT__DATA_1f 18353
#define FCOE_EXT__DO_NOT_CHANGE_TTLf 18354
#define FCOE_EXT__DST_DISCARDf 18355
#define FCOE_EXT__D_IDf 18356
#define FCOE_EXT__EH_QUEUE_TAGf 18357
#define FCOE_EXT__EH_TAG_TYPEf 18358
#define FCOE_EXT__FLEX_CTR_BASE_COUNTER_IDXf 18359
#define FCOE_EXT__FLEX_CTR_OFFSET_MODEf 18360
#define FCOE_EXT__FLEX_CTR_POOL_NUMBERf 18361
#define FCOE_EXT__GLPf 18362
#define FCOE_EXT__HASH_LSBf 18363
#define FCOE_EXT__KEY_0f 18364
#define FCOE_EXT__L3_INTF_NUMf 18365
#define FCOE_EXT__LOCAL_ADDRESSf 18366
#define FCOE_EXT__MAC_ADDRf 18367
#define FCOE_EXT__MASKED_D_IDf 18368
#define FCOE_EXT__PRIf 18369
#define FCOE_EXT__RESERVED_0f 18370
#define FCOE_EXT__RESERVED_104_93f 18371
#define FCOE_EXT__RESERVED_209_192f 18372
#define FCOE_EXT__RESERVED_EH_TMf 18373
#define FCOE_EXT__RPEf 18374
#define FCOE_EXT__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 18375
#define FCOE_EXT__RSVD_FLEX_CTR_POOL_NUMBERf 18376
#define FCOE_EXT__RSVD_VRF_IDf 18377
#define FCOE_EXT__SIRIUS_Q_TAGf 18378
#define FCOE_EXT__S_IDf 18379
#define FCOE_EXT__VRF_IDf 18380
#define FCOE_FABRIC_IDf 18381
#define FCOE_FABRIC_ID_SELf 18382
#define FCOE_FABRIC_PRIf 18383
#define FCOE_FABRIC_PRI_SELf 18384
#define FCOE_FABRIC_SELf 18385
#define FCOE_FC_CRC_ACTIONf 18386
#define FCOE_FC_CRC_RECOMPUTEf 18387
#define FCOE_FC_EOF_A_1f 18388
#define FCOE_FC_EOF_A_2f 18389
#define FCOE_FC_EOF_IGNOREf 18390
#define FCOE_FC_EOF_NI_1f 18391
#define FCOE_FC_EOF_NI_2f 18392
#define FCOE_FC_EOF_N_1f 18393
#define FCOE_FC_EOF_N_2f 18394
#define FCOE_FC_EOF_T_1f 18395
#define FCOE_FC_EOF_T_2f 18396
#define FCOE_FC_MAP_INDEXf 18397
#define FCOE_FIELD_BITMAP_Af 18398
#define FCOE_FIELD_BITMAP_Bf 18399
#define FCOE_HOP_COUNT_FN_PARITY_ENf 18400
#define FCOE_HOP_COUNT_FN_PMf 18401
#define FCOE_HOP_COUNT_FN_TMf 18402
#define FCOE_IFP_KEY_MODEf 18403
#define FCOE_INVALID_CNTR_PAR_ENf 18404
#define FCOE_NETWORK_PORTf 18405
#define FCOE_NPV_MODEf 18406
#define FCOE_ROUTE_ENABLEf 18407
#define FCOE_SRC_BIND_CHECK_ACTIONf 18408
#define FCOE_SRC_BIND_CHECK_ENABLEf 18409
#define FCOE_SRC_FPMA_PREFIX_CHECK_ACTIONf 18410
#define FCOE_SRC_FPMA_PREFIX_CHECK_ENABLEf 18411
#define FCOE_TERMINATION_ALLOWEDf 18412
#define FCOE_VFT_ACTIONf 18413
#define FCOE_VFT_Ef 18414
#define FCOE_VFT_ENABLEf 18415
#define FCOE_VFT_FIELDS_PROFILE_INDEXf 18416
#define FCOE_VFT_HOPCOUNT_EXPIRE_CONTROLf 18417
#define FCOE_VFT_HOPCOUNT_TOCPUf 18418
#define FCOE_VFT_HOP_COUNTf 18419
#define FCOE_VFT_PRIf 18420
#define FCOE_VFT_PRI_MAP_PROFILEf 18421
#define FCOE_VFT_R1f 18422
#define FCOE_VFT_R2f 18423
#define FCOE_VFT_RESERVEDf 18424
#define FCOE_VFT_R_CTLf 18425
#define FCOE_VFT_TYPEf 18426
#define FCOE_VFT_VERSIONf 18427
#define FCOE_VSAN_IDf 18428
#define FCOE_VSAN_PRIf 18429
#define FCOE_VSAN_PRI_MAPPING_PROFILEf 18430
#define FCOE_VSAN_PRI_VALIDf 18431
#define FCOE_VT_KEY_TYPE_1f 18432
#define FCOE_VT_KEY_TYPE_2f 18433
#define FCOE_VT_LOOKUP_1f 18434
#define FCOE_VT_LOOKUP_2f 18435
#define FCOE_ZONE__ACTIONf 18436
#define FCOE_ZONE__ASSOCIATED_DATAf 18437
#define FCOE_ZONE__CLASS_IDf 18438
#define FCOE_ZONE__COPY_TO_CPUf 18439
#define FCOE_ZONE__DATAf 18440
#define FCOE_ZONE__D_IDf 18441
#define FCOE_ZONE__HASH_LSBf 18442
#define FCOE_ZONE__KEYf 18443
#define FCOE_ZONE__RESERVED_91_66f 18444
#define FCOE_ZONE__STATIC_BITf 18445
#define FCOE_ZONE__S_IDf 18446
#define FCOE_ZONE__VSAN_IDf 18447
#define FCOE_ZONE_CHECK_ACTIONf 18448
#define FCOE_ZONE_CHECK_ENABLEf 18449
#define FCOE_ZONE_CHECK_FAIL_COPY_TOCPUf 18450
#define FCOE_ZONE_CHECK_MISS_DROPf 18451
#define FCOS_LENGTHf 18452
#define FCOS_OFFSETf 18453
#define FCRCOUNTBYGTIMERf 18454
#define FCRCREDITCOUNTERf 18455
#define FCRCREDITCOUNTEROVERFLOWf 18456
#define FCRESETf 18457
#define FCRINITf 18458
#define FCRINTMASKf 18459
#define FCRINTREGf 18460
#define FCRMTCHLOGICNOTf 18461
#define FCRTMCHSELf 18462
#define FCRTMENABLEf 18463
#define FCRTMEVENTIDLETHf 18464
#define FCRTMEVENTSELf 18465
#define FCRTMMODEMTBPf 18466
#define FCRTMMODEXOFFf 18467
#define FCRTMTIMERf 18468
#define FCRTMTRIGSELf 18469
#define FCRXf 18470
#define FCRX0CBFCMAPCLASS0f 18471
#define FCRX0CBFCMAPCLASS1f 18472
#define FCRX1CBFCMAPCLASS0f 18473
#define FCRX1CBFCMAPCLASS1f 18474
#define FCRX2CBFCMAPCLASS0f 18475
#define FCRX2CBFCMAPCLASS1f 18476
#define FCRX3CBFCMAPCLASS0f 18477
#define FCRX3CBFCMAPCLASS1f 18478
#define FCRXBCTLLFCENf 18479
#define FCRXBCTLLFCPAUSEQUANTAf 18480
#define FCRXCBFCENf 18481
#define FCRXCBFCENOUTf 18482
#define FCRXCBFCFORCEOUTf 18483
#define FCRXCBFCFROMMALf 18484
#define FCRXCBFCPRIORITIZEDNENf 18485
#define FCRXCBFCPRIORITIZEUPENf 18486
#define FCRXCOUNTCBFCf 18487
#define FCRXCOUNTFCBf 18488
#define FCRXCOUNTLLFCf 18489
#define FCRXCOUNTLPRESPf 18490
#define FCRXGENLLFCFROMMLFf 18491
#define FCRXLLFCASCBFCENf 18492
#define FCRXLLFCENf 18493
#define FCRXLLFCENOUTf 18494
#define FCRXLLFCFORCEOUTf 18495
#define FCRXMASKFCBURSTf 18496
#define FCRXMASKMACCTRLf 18497
#define FCRXSHIFT_2_BYTEf 18498
#define FCRXSHORTPAUSEf 18499
#define FCRXSTARTENf 18500
#define FCRXSTARTFORCEf 18501
#define FCRXSTOPENf 18502
#define FCRXSTOPFORCEf 18503
#define FCRXTERMINATEFCBURSTf 18504
#define FCRXTERMINATEMACCTRLf 18505
#define FCRXTERMINATEPAUSEf 18506
#define FCRXXOFFENf 18507
#define FCR_CREDIT_COUNTERf 18508
#define FCR_CREDIT_COUNTER_OVERFLOWf 18509
#define FCR_CRM_A_ECC_1B_ERR_MASKf 18510
#define FCR_CRM_A_ECC_2B_ERR_MASKf 18511
#define FCR_CRM_A_INITIATE_ECC_1B_ERRf 18512
#define FCR_CRM_A_INITIATE_ECC_2B_ERRf 18513
#define FCR_CRM_B_ECC_1B_ERR_MASKf 18514
#define FCR_CRM_B_ECC_2B_ERR_MASKf 18515
#define FCR_CRM_B_INITIATE_ECC_1B_ERRf 18516
#define FCR_CRM_B_INITIATE_ECC_2B_ERRf 18517
#define FCR_INITf 18518
#define FCR_MTCH_LOGIC_NOTf 18519
#define FCR_RESETf 18520
#define FCSETFRBDBTHHPf 18521
#define FCSETFRBDBTHLPf 18522
#define FCSETFRDBFLMCTHHPf 18523
#define FCSETFRDBFLMCTHLPf 18524
#define FCSETFRDBUCTHHPf 18525
#define FCSETFRDBUCTHLPf 18526
#define FCSOURCESELf 18527
#define FCS_CORRUPT_URUN_ENf 18528
#define FCTFIFOOVFf 18529
#define FCTFIFOOVFMASKf 18530
#define FCTFIFO_OVFf 18531
#define FCTFIFO_OVF_MASKf 18532
#define FCTINITf 18533
#define FCTINTMASKf 18534
#define FCTINTREGf 18535
#define FCTXf 18536
#define FCTX0CBFCMAPTABLEf 18537
#define FCTX0GENCBFCBITMAPf 18538
#define FCTX10GENCBFCBITMAPf 18539
#define FCTX11GENCBFCBITMAPf 18540
#define FCTX12GENCBFCBITMAPf 18541
#define FCTX13GENCBFCBITMAPf 18542
#define FCTX14GENCBFCBITMAPf 18543
#define FCTX15GENCBFCBITMAPf 18544
#define FCTX1CBFCMAPTABLEf 18545
#define FCTX1GENCBFCBITMAPf 18546
#define FCTX2CBFCMAPTABLEf 18547
#define FCTX2GENCBFCBITMAPf 18548
#define FCTX3CBFCMAPTABLEf 18549
#define FCTX3GENCBFCBITMAPf 18550
#define FCTX4GENCBFCBITMAPf 18551
#define FCTX5GENCBFCBITMAPf 18552
#define FCTX6GENCBFCBITMAPf 18553
#define FCTX7GENCBFCBITMAPf 18554
#define FCTX8GENCBFCBITMAPf 18555
#define FCTX9GENCBFCBITMAPf 18556
#define FCTXBCTLLFCENf 18557
#define FCTXCBFCENf 18558
#define FCTXCBFCPRIORITIZEDNENf 18559
#define FCTXCBFCPRIORITIZEUPENf 18560
#define FCTXCOUNTCBFCf 18561
#define FCTXCOUNTFCBf 18562
#define FCTXCOUNTIDLESf 18563
#define FCTXCOUNTLLFCf 18564
#define FCTXCOUNTPAUSEDCYCLESf 18565
#define FCTXCOUNTTXGENLLFCf 18566
#define FCTXCOUNTTXGENLLFCRISEf 18567
#define FCTXDEFAULTSEQNUMf 18568
#define FCTXFCBENf 18569
#define FCTXGENCBFCENf 18570
#define FCTXGENCBFCENCFCf 18571
#define FCTXGENCBFCENMLFf 18572
#define FCTXGENCBFCFORCEf 18573
#define FCTXGENCBFCFORCEMLFf 18574
#define FCTXGENLLFCENf 18575
#define FCTXGENLLFCENCFCf 18576
#define FCTXGENLLFCENILKNf 18577
#define FCTXGENLLFCENMLFf 18578
#define FCTXGENLLFCFORCEf 18579
#define FCTXGENLLFCFROMCFCf 18580
#define FCTXHYSTERESISTHRESHOLDf 18581
#define FCTXLINKISPAUSEDf 18582
#define FCTXLLFCASCBFCENf 18583
#define FCTXLLFCENf 18584
#define FCTXLLFCSTOPTXENf 18585
#define FCTXLLFCSTOPTXFORCEf 18586
#define FCTXLLFCSTOPTXFROMCFCf 18587
#define FCTXPAUSEQUANTAXOFFf 18588
#define FCTXPAUSEQUANTAXONf 18589
#define FCTXREFRESHTIMERXOFFf 18590
#define FCTXREFRESHTIMERXONf 18591
#define FCTXSHIFT_2_BYTEf 18592
#define FCTXSHORTPAUSEf 18593
#define FCTXXONONEDGEf 18594
#define FCT_CORRECTED_ERRORf 18595
#define FCT_CORRECTED_ERROR_DISINTf 18596
#define FCT_ENABLE_ECCf 18597
#define FCT_FORCE_UNCORRECTABLE_ERRORf 18598
#define FCT_INITf 18599
#define FCT_RESETf 18600
#define FCT_TMf 18601
#define FCT_UNCORRECTED_ERRORf 18602
#define FCT_UNCORRECTED_ERROR_DISINTf 18603
#define FCU_INTf 18604
#define FCU_INT_MASKf 18605
#define FC_BASE_CORRECTED_ERRORf 18606
#define FC_BASE_CORRECTED_ERROR_DISINTf 18607
#define FC_BASE_ENABLE_ECCf 18608
#define FC_BASE_FORCE_UNCORRECTABLE_ERRORf 18609
#define FC_BASE_STBYf 18610
#define FC_BASE_TMf 18611
#define FC_BASE_TM_ENABLEf 18612
#define FC_BASE_UNCORRECTED_ERRORf 18613
#define FC_BASE_UNCORRECTED_ERROR_DISINTf 18614
#define FC_BIST_ENABLEf 18615
#define FC_BIST_SELECTf 18616
#define FC_BREAK_PKTf 18617
#define FC_CFG_COSMASK_L0_MAPf 18618
#define FC_CFG_DISABLE_ALL_XOFFf 18619
#define FC_CFG_DISABLE_L2_COSMASK_XOFFf 18620
#define FC_CFG_DISABLE_L2_NORMAL_XOFF_47_0f 18621
#define FC_CFG_DISABLE_XOFFf 18622
#define FC_CHAN_1f 18623
#define FC_CHOOSE_PORT_FOR_PFCf 18624
#define FC_CLASSf 18625
#define FC_CLR_FR_BDB_TH_HPf 18626
#define FC_CLR_FR_BDB_TH_LPf 18627
#define FC_CLR_FR_DB_FLMC_TH_HPf 18628
#define FC_CLR_FR_DB_FLMC_TH_LPf 18629
#define FC_CLR_FR_DB_UC_TH_HPf 18630
#define FC_CLR_FR_DB_UC_TH_LPf 18631
#define FC_CMAL_MODEf 18632
#define FC_CNT_PORTf 18633
#define FC_COUNTf 18634
#define FC_COUNT_OVERFLOWf 18635
#define FC_COUNT_SELf 18636
#define FC_DEBUG_TMf 18637
#define FC_DROP_DEQUEUEf 18638
#define FC_DST_SELf 18639
#define FC_EGRESS_DEBUGf 18640
#define FC_EGRESS_INT_STATEf 18641
#define FC_EGRESS_STATEf 18642
#define FC_EGRESS_XOFF_THRESHf 18643
#define FC_ENf 18644
#define FC_ENABLEf 18645
#define FC_EVEN_PORT_STATE_MASKf 18646
#define FC_GEN_LLFC_FROM_ILKN_STATUS_MASKf 18647
#define FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Af 18648
#define FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Bf 18649
#define FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Af 18650
#define FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Bf 18651
#define FC_HCFC_INTF_NUMf 18652
#define FC_HC_MODEf 18653
#define FC_HDR_ENCODEf 18654
#define FC_HDR_ENCODE_1f 18655
#define FC_HDR_ENCODE_1_MASKf 18656
#define FC_HDR_ENCODE_2f 18657
#define FC_HDR_ENCODE_2_MASKf 18658
#define FC_HEADER_TYPE_SP_SELECTf 18659
#define FC_ILKN_MODEf 18660
#define FC_ILKN_RX_0_CHFC_CAL_LENf 18661
#define FC_ILKN_RX_0_CHFC_FORCEf 18662
#define FC_ILKN_RX_0_CHFC_FROM_CFC_RAWf 18663
#define FC_ILKN_RX_0_CHFC_FROM_PORT_RAWf 18664
#define FC_ILKN_RX_0_CHFC_FROM_PORT_ROCf 18665
#define FC_ILKN_RX_0_CHFC_TO_CFC_MASKf 18666
#define FC_ILKN_RX_1_CHFC_CAL_LENf 18667
#define FC_ILKN_RX_1_CHFC_FORCEf 18668
#define FC_ILKN_RX_1_CHFC_FROM_CFC_RAWf 18669
#define FC_ILKN_RX_1_CHFC_FROM_PORT_RAWf 18670
#define FC_ILKN_RX_1_CHFC_FROM_PORT_ROCf 18671
#define FC_ILKN_RX_1_CHFC_TO_CFC_MASKf 18672
#define FC_ILKN_RX_LLFC_ENf 18673
#define FC_ILKN_RX_LLFC_EVERY_16_CHSf 18674
#define FC_ILKN_RX_LLFC_ON_CH_0f 18675
#define FC_ILKN_TX_0_GEN_CHFC_FORCEf 18676
#define FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKf 18677
#define FC_ILKN_TX_0_GEN_CHFC_ROCf 18678
#define FC_ILKN_TX_1_GEN_CHFC_FORCEf 18679
#define FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKf 18680
#define FC_ILKN_TX_1_GEN_CHFC_ROCf 18681
#define FC_ILKN_TX_GEN_LLFC_EVERY_16_CHSf 18682
#define FC_ILKN_TX_GEN_LLFC_ON_ALL_CHSf 18683
#define FC_ILKN_TX_GEN_LLFC_ON_CH_0f 18684
#define FC_INDEXf 18685
#define FC_INGRESS_DEBUGf 18686
#define FC_INGRESS_INT_STATEf 18687
#define FC_INGRESS_STATEf 18688
#define FC_INGRESS_XOFF_THRESHf 18689
#define FC_INTERFACEf 18690
#define FC_INTERFACE_MAPPINGf 18691
#define FC_INTF_DISABLEf 18692
#define FC_LLFC_STOP_TX_FORCEf 18693
#define FC_LLFC_STOP_TX_FROM_CFC_MASKf 18694
#define FC_LLFC_STOP_TX_FROM_PFC_TX_BITMAP_TYPE_Af 18695
#define FC_LLFC_STOP_TX_FROM_PFC_TX_BITMAP_TYPE_Bf 18696
#define FC_LLFC_STOP_TX_WHEN_RETRANSMIT_MASKf 18697
#define FC_LL_INTF_ENABLEf 18698
#define FC_LL_MSG_INTF0f 18699
#define FC_LL_MSG_INTF1f 18700
#define FC_LL_MSG_INTF2f 18701
#define FC_LL_MSG_INTF3f 18702
#define FC_LL_STATUS_THRESH_IF1f 18703
#define FC_LL_STATUS_THRESH_IF2f 18704
#define FC_LL_STATUS_THRESH_IF3f 18705
#define FC_LL_STATUS_THRESH_IF4f 18706
#define FC_LOGICAL_OR_MAPPINGf 18707
#define FC_MAPf 18708
#define FC_MAP_TBL_ADDR_ENf 18709
#define FC_MAP_TBL_END_ADDRf 18710
#define FC_MAP_TBL_START_ADDRf 18711
#define FC_MAP__FCMf 18712
#define FC_MASK_ILKN_CHFC_WHEN_LINK_FAILf 18713
#define FC_MASK_PFC_WHEN_LINK_FAILf 18714
#define FC_MAX_PORT_ENABLEf 18715
#define FC_MC_ENABLE_MERGEf 18716
#define FC_MSG_TYPEf 18717
#define FC_NUMf 18718
#define FC_OFF_PERIODf 18719
#define FC_ON_PERIODf 18720
#define FC_PADS_AMP_ENf 18721
#define FC_PADS_REF_INT_ENf 18722
#define FC_PADS_SELf 18723
#define FC_PAUSEf 18724
#define FC_PERIODf 18725
#define FC_PFC_PRI_0_RX_BITMAP_TYPE_Af 18726
#define FC_PFC_PRI_0_RX_BITMAP_TYPE_Bf 18727
#define FC_PFC_PRI_0_TX_BITMAP_TYPE_Af 18728
#define FC_PFC_PRI_0_TX_BITMAP_TYPE_Bf 18729
#define FC_PFC_PRI_1_RX_BITMAP_TYPE_Af 18730
#define FC_PFC_PRI_1_RX_BITMAP_TYPE_Bf 18731
#define FC_PFC_PRI_1_TX_BITMAP_TYPE_Af 18732
#define FC_PFC_PRI_1_TX_BITMAP_TYPE_Bf 18733
#define FC_PFC_PRI_2_RX_BITMAP_TYPE_Af 18734
#define FC_PFC_PRI_2_RX_BITMAP_TYPE_Bf 18735
#define FC_PFC_PRI_2_TX_BITMAP_TYPE_Af 18736
#define FC_PFC_PRI_2_TX_BITMAP_TYPE_Bf 18737
#define FC_PFC_PRI_3_RX_BITMAP_TYPE_Af 18738
#define FC_PFC_PRI_3_RX_BITMAP_TYPE_Bf 18739
#define FC_PFC_PRI_3_TX_BITMAP_TYPE_Af 18740
#define FC_PFC_PRI_3_TX_BITMAP_TYPE_Bf 18741
#define FC_PFC_PRI_4_RX_BITMAP_TYPE_Af 18742
#define FC_PFC_PRI_4_RX_BITMAP_TYPE_Bf 18743
#define FC_PFC_PRI_4_TX_BITMAP_TYPE_Af 18744
#define FC_PFC_PRI_4_TX_BITMAP_TYPE_Bf 18745
#define FC_PFC_PRI_5_RX_BITMAP_TYPE_Af 18746
#define FC_PFC_PRI_5_RX_BITMAP_TYPE_Bf 18747
#define FC_PFC_PRI_5_TX_BITMAP_TYPE_Af 18748
#define FC_PFC_PRI_5_TX_BITMAP_TYPE_Bf 18749
#define FC_PFC_PRI_6_RX_BITMAP_TYPE_Af 18750
#define FC_PFC_PRI_6_RX_BITMAP_TYPE_Bf 18751
#define FC_PFC_PRI_6_TX_BITMAP_TYPE_Af 18752
#define FC_PFC_PRI_6_TX_BITMAP_TYPE_Bf 18753
#define FC_PFC_PRI_7_RX_BITMAP_TYPE_Af 18754
#define FC_PFC_PRI_7_RX_BITMAP_TYPE_Bf 18755
#define FC_PFC_PRI_7_TX_BITMAP_TYPE_Af 18756
#define FC_PFC_PRI_7_TX_BITMAP_TYPE_Bf 18757
#define FC_PFC_RX_BITMAP_TYPE_PER_PORTf 18758
#define FC_PFC_RX_FORCE_BITMAP_TYPE_Af 18759
#define FC_PFC_RX_FORCE_BITMAP_TYPE_Bf 18760
#define FC_PFC_RX_TAKE_EVEN_BITSf 18761
#define FC_PFC_RX_TAKE_LSBf 18762
#define FC_PFC_TX_BITMAP_TYPE_PER_PORTf 18763
#define FC_PFC_TX_MAP_EACH_BIT_TO_TWO_BITSf 18764
#define FC_PFC_TX_ON_LSBf 18765
#define FC_PFC_TX_ON_MSBf 18766
#define FC_POLARITYf 18767
#define FC_QP_MAX_CREDITf 18768
#define FC_QP_STOP_COLLECTING_ENf 18769
#define FC_RESETf 18770
#define FC_RTM_CH_PORT_STATE_SELf 18771
#define FC_RTM_ENABLEf 18772
#define FC_RTM_EVENT_IDLE_THf 18773
#define FC_RTM_EVENT_SELf 18774
#define FC_RTM_MODE_CNT_EVNT_DURf 18775
#define FC_RTM_MODE_CNT_TRIG_DURf 18776
#define FC_RTM_MODE_MTBPf 18777
#define FC_RTM_MODE_XOFFf 18778
#define FC_RTM_TIMERf 18779
#define FC_RTM_TRIG_SELf 18780
#define FC_RX_0_LLFC_STOP_TX_FROM_MUBITSf 18781
#define FC_RX_0_MUBITS_TO_CFCf 18782
#define FC_RX_1_LLFC_STOP_TX_FROM_MUBITSf 18783
#define FC_RX_1_MUBITS_TO_CFCf 18784
#define FC_RX_FIFO_TO_CAPTUREf 18785
#define FC_RX_GEN_LLFC_FROM_MLFf 18786
#define FC_RX_GEN_PFC_FROM_MLFf 18787
#define FC_RX_PFC_FROM_XMALf 18788
#define FC_RX_PFC_TO_CFCf 18789
#define FC_SET_FR_BDB_TH_HPf 18790
#define FC_SET_FR_BDB_TH_LPf 18791
#define FC_SET_FR_DB_FLMC_TH_HPf 18792
#define FC_SET_FR_DB_FLMC_TH_LPf 18793
#define FC_SET_FR_DB_UC_TH_HPf 18794
#define FC_SET_FR_DB_UC_TH_LPf 18795
#define FC_SHAREDf 18796
#define FC_SQUEUE127_96_DEBUGf 18797
#define FC_SQUEUE127_96_STATEf 18798
#define FC_SQUEUE31_0_DEBUGf 18799
#define FC_SQUEUE31_0_STATEf 18800
#define FC_SQUEUE63_32_DEBUGf 18801
#define FC_SQUEUE63_32_STATEf 18802
#define FC_SQUEUE95_64_DEBUGf 18803
#define FC_SQUEUE95_64_STATEf 18804
#define FC_SRC_SELf 18805
#define FC_STf 18806
#define FC_STATEf 18807
#define FC_STATE_DEBUG_CONTROLf 18808
#define FC_STATE_XLATEf 18809
#define FC_ST_XLATEf 18810
#define FC_TOTAL_BUFFER_DEBUGf 18811
#define FC_TOTAL_BUFFER_STATEf 18812
#define FC_TOTAL_BUFFER_XOFF_THRESHf 18813
#define FC_TX_0_MUBITS_FROM_CFCf 18814
#define FC_TX_1_MUBITS_FROM_CFCf 18815
#define FC_TX_GEN_LLFC_FORCEf 18816
#define FC_TX_GEN_LLFC_FROM_CFCf 18817
#define FC_TX_GEN_LLFC_FROM_CFC_MASKf 18818
#define FC_TX_GEN_LLFC_FROM_MLF_MASKf 18819
#define FC_TX_GEN_LLFC_FROM_NPM_MASKf 18820
#define FC_TX_GEN_LLFC_TO_XMALf 18821
#define FC_TX_GEN_PFC_FORCEf 18822
#define FC_TX_GEN_PFC_FROM_CFCf 18823
#define FC_TX_GEN_PFC_TO_XMALf 18824
#define FC_TX_LLFC_STOP_TX_FROM_CFCf 18825
#define FC_TX_LLFC_STOP_TX_TO_XMALf 18826
#define FC_TX_LOW_PASS_FILTER_CNTf 18827
#define FC_TX_LOW_PASS_FOR_GEN_LLFCf 18828
#define FC_TX_LOW_PASS_FOR_GEN_PFCf 18829
#define FC_TX_N_GEN_SAFC_REFRESH_TIMERf 18830
#define FC_TX_N_GEN_SAFC_REFRESH_TIMER_ONLY_ON_XOFFf 18831
#define FC_TX_N_PORT_0_GEN_PFC_FROM_MLF_MASKf 18832
#define FC_TX_N_PORT_1_GEN_PFC_FROM_MLF_MASKf 18833
#define FC_TX_N_PORT_2_GEN_PFC_FROM_MLF_MASKf 18834
#define FC_TX_N_PORT_3_GEN_PFC_FROM_MLF_MASKf 18835
#define FC_TYPEf 18836
#define FC_WIDTHf 18837
#define FC_XLATE_TBL_PTRf 18838
#define FC_XPORT_SELECTf 18839
#define FDFECCERRf 18840
#define FDFECCERRMASKf 18841
#define FDF_ECC_1B_ERR_MASKf 18842
#define FDF_ECC_2B_ERR_MASKf 18843
#define FDF_INITIATE_ECC_1B_ERRf 18844
#define FDF_INITIATE_ECC_2B_ERRf 18845
#define FDMDECCMASKf 18846
#define FDMD_1B_ECC_ERROR_INITf 18847
#define FDMD_2B_ECC_ERROR_INITf 18848
#define FDMD_ECC_ERRORf 18849
#define FDMD_ECC_ERROR_FIXEDf 18850
#define FDMD_ECC_ERROR_FIXED_MASKf 18851
#define FDMD_ECC_ERROR_MASKf 18852
#define FDMSECCMASKf 18853
#define FDMS_PAR_ERRORf 18854
#define FDMS_PAR_ERROR_INITf 18855
#define FDMS_PAR_ERROR_MASKf 18856
#define FDM_TREX2_DEBUG_ENABLEf 18857
#define FDRAFILRTERDROPPINTAf 18858
#define FDRAFILRTERDROPPINTAMASKf 18859
#define FDRAFILRTERDROPPINTBf 18860
#define FDRAFILRTERDROPPINTBMASKf 18861
#define FDRAOUTOFSYNCf 18862
#define FDRAOUTOFSYNCMASKf 18863
#define FDRATAGECCERRf 18864
#define FDRATAGECCERRMASKf 18865
#define FDRA_UN_EXP_CELL_MASKf 18866
#define FDRBFILRTERDROPPINTAf 18867
#define FDRBFILRTERDROPPINTAMASKf 18868
#define FDRBFILRTERDROPPINTBf 18869
#define FDRBFILRTERDROPPINTBMASKf 18870
#define FDRBOUTOFSYNCf 18871
#define FDRBOUTOFSYNCMASKf 18872
#define FDRBTAGECCERRf 18873
#define FDRBTAGECCERRMASKf 18874
#define FDRB_UN_EXP_CELL_MASKf 18875
#define FDRCRESETf 18876
#define FDRINITf 18877
#define FDRINTMASKf 18878
#define FDRINTREGf 18879
#define FDRLASTHEADERf 18880
#define FDROUTPUOUTOFSYNCf 18881
#define FDROUTPUOUTOFSYNCMASKf 18882
#define FDROUTTAGECCERRf 18883
#define FDROUTTAGECCERRMASKf 18884
#define FDRPACKETCOUNTERf 18885
#define FDR_ADESCCNTO_A_MASKf 18886
#define FDR_BDESCCNTO_B_MASKf 18887
#define FDR_DESC_CNT_Af 18888
#define FDR_DESC_CNT_Bf 18889
#define FDR_DESC_CNT_OAf 18890
#define FDR_DESC_CNT_OBf 18891
#define FDR_FIFO_DESC_CNT_Af 18892
#define FDR_FIFO_DESC_CNT_Bf 18893
#define FDR_FIFO_DESC_CNT_OAf 18894
#define FDR_FIFO_DESC_CNT_OBf 18895
#define FDR_INITf 18896
#define FDR_LINK_UP_Af 18897
#define FDR_LINK_UP_ALTO_Af 18898
#define FDR_LINK_UP_ALTO_Bf 18899
#define FDR_LINK_UP_Bf 18900
#define FDR_MTCH_ACTf 18901
#define FDR_MTCH_LOGICNOTf 18902
#define FDR_PRIMARY_LAST_HEADERf 18903
#define FDR_PRIMARY_PACKET_COUNTERf 18904
#define FDR_RESETf 18905
#define FDR_SECONDARY_LAST_HEADERf 18906
#define FDR_SECONDARY_PACKET_COUNTERf 18907
#define FDR_UN_EXP_ERRORf 18908
#define FDR_UN_EXP_ERROR_INT_MASKf 18909
#define FDTCECCERRORf 18910
#define FDTCECCERRORMASKf 18911
#define FDTCECCFIXEDf 18912
#define FDTCECCFIXEDMASKf 18913
#define FDTCTLf 18914
#define FDTCTL_ECC_1B_ERR_MASKf 18915
#define FDTCTL_ECC_2B_ERR_MASKf 18916
#define FDTCTL_INITIATE_ECC_1B_ERRf 18917
#define FDTCTL_INITIATE_ECC_2B_ERRf 18918
#define FDTDATAf 18919
#define FDTDTQRDDISf 18920
#define FDTINITf 18921
#define FDTINTMASKf 18922
#define FDTINTREGf 18923
#define FDTNUMLINKS0f 18924
#define FDTNUMLINKS1f 18925
#define FDTNUMLINKS2f 18926
#define FDTNUMLINKS3f 18927
#define FDTNUMLINKS4f 18928
#define FDTNUMLINKS5f 18929
#define FDTNUMLINKS6f 18930
#define FDTPKTCNTf 18931
#define FDTPKTCNTOVFf 18932
#define FDTQNUMCNTSELf 18933
#define FDTQNUMCNTSELENf 18934
#define FDT_CREDITSf 18935
#define FDT_CREDITS_OVFf 18936
#define FDT_CTRL_IRDY_N_CNTf 18937
#define FDT_CTRL_IRDY_N_CNT_OVFf 18938
#define FDT_DTQ_RD_DISf 18939
#define FDT_INITf 18940
#define FDT_NUM_LINKS_0f 18941
#define FDT_NUM_LINKS_1f 18942
#define FDT_NUM_LINKS_2f 18943
#define FDT_NUM_LINKS_3f 18944
#define FDT_NUM_LINKS_4f 18945
#define FDT_NUM_LINKS_5f 18946
#define FDT_NUM_LINKS_6f 18947
#define FDT_PKT_CNTf 18948
#define FDT_PKT_CNT_OVFf 18949
#define FDT_QNUM_CNT_SELf 18950
#define FDT_QNUM_CNT_SEL_ENf 18951
#define FDT_RESETf 18952
#define FD_EN_EB_INTERFACEf 18953
#define FD_EN_FF_INTERFACEf 18954
#define FD_EN_FR_INTERFACEf 18955
#define FD_MAX_MVRf 18956
#define FD_PER_PORT_DROP_COUNT1_SELf 18957
#define FD_PER_PORT_DROP_COUNT2_SELf 18958
#define FD_RED_DPf 18959
#define FD_TX_URUN_FIX_ENf 18960
#define FD_UNIQUE_OIf 18961
#define FD_YELLOW_DPf 18962
#define FECDECODERAZINHIBITf 18963
#define FECDECODERECINHIBITf 18964
#define FECDECODERFECINHIBITf 18965
#define FECDECODERIFCOUNTf 18966
#define FECDECODEROFCOUNTf 18967
#define FECDECODEROOFRSTENAf 18968
#define FECDECODERSCRINHIBITf 18969
#define FECENCODERFECINHIBITf 18970
#define FECENCODERSCRINHIBITf 18971
#define FECENTRY0f 18972
#define FECENTRY1f 18973
#define FECENTRYACCESSEDf 18974
#define FECENTRYACCESSEDINTf 18975
#define FECENTRYACCESSEDINTMASKf 18976
#define FEC_ECMP_INITIATE_PAR_ERRf 18977
#define FEC_ECMP_PARITY_ERR_MASKf 18978
#define FEC_ENTRY_0_INITIATE_PAR_ERRf 18979
#define FEC_ENTRY_0_PARITY_ERR_MASKf 18980
#define FEC_ENTRY_1_INITIATE_PAR_ERRf 18981
#define FEC_ENTRY_1_PARITY_ERR_MASKf 18982
#define FEC_ENTRY_ACCESSEDf 18983
#define FEC_ENTRY_ACCESSED_INTf 18984
#define FEC_ENTRY_ACCESSED_INT_MASKf 18985
#define FEC_POINTERf 18986
#define FEC_SUPER_ENTRY_INITIATE_PAR_ERRf 18987
#define FEC_SUPER_ENTRY_PARITY_ERR_MASKf 18988
#define FEM_0_INSTRUCTIONf 18989
#define FEM_10_16B_MAP_TABLEf 18990
#define FEM_10_INSTRUCTIONf 18991
#define FEM_11_16B_MAP_TABLEf 18992
#define FEM_11_INSTRUCTIONf 18993
#define FEM_12_16B_MAP_TABLEf 18994
#define FEM_12_INSTRUCTIONf 18995
#define FEM_13_19B_MAP_TABLEf 18996
#define FEM_13_INSTRUCTIONf 18997
#define FEM_14_19B_MAP_TABLEf 18998
#define FEM_14_INSTRUCTIONf 18999
#define FEM_15_19B_MAP_TABLEf 19000
#define FEM_15_INSTRUCTIONf 19001
#define FEM_1_4B_MAP_TABLEf 19002
#define FEM_1_INSTRUCTIONf 19003
#define FEM_2_INSTRUCTIONf 19004
#define FEM_3_16B_MAP_TABLEf 19005
#define FEM_3_INSTRUCTIONf 19006
#define FEM_4_16B_MAP_TABLEf 19007
#define FEM_4_INSTRUCTIONf 19008
#define FEM_5_INSTRUCTIONf 19009
#define FEM_6_19B_MAP_TABLEf 19010
#define FEM_6_INSTRUCTIONf 19011
#define FEM_7_19B_MAP_TABLEf 19012
#define FEM_7_INSTRUCTIONf 19013
#define FEM_8_4B_MAP_TABLEf 19014
#define FEM_8_INSTRUCTIONf 19015
#define FEM_9_4B_MAP_TABLEf 19016
#define FEM_9_INSTRUCTIONf 19017
#define FEM_KEY_SELECTf 19018
#define FEM_PROGRAMf 19019
#define FEM_PROG_0f 19020
#define FEM_PROG_1f 19021
#define FEM_PROG_2f 19022
#define FEM_PROG_3f 19023
#define FEM_PROG_4f 19024
#define FEM_SELECTf 19025
#define FES_0_INSTRUCTIONf 19026
#define FES_10_INSTRUCTIONf 19027
#define FES_11_INSTRUCTIONf 19028
#define FES_12_INSTRUCTIONf 19029
#define FES_13_INSTRUCTIONf 19030
#define FES_14_INSTRUCTIONf 19031
#define FES_15_INSTRUCTIONf 19032
#define FES_16_INSTRUCTIONf 19033
#define FES_17_INSTRUCTIONf 19034
#define FES_18_INSTRUCTIONf 19035
#define FES_19_INSTRUCTIONf 19036
#define FES_1_INSTRUCTIONf 19037
#define FES_20_INSTRUCTIONf 19038
#define FES_21_INSTRUCTIONf 19039
#define FES_22_INSTRUCTIONf 19040
#define FES_23_INSTRUCTIONf 19041
#define FES_24_INSTRUCTIONf 19042
#define FES_25_INSTRUCTIONf 19043
#define FES_26_INSTRUCTIONf 19044
#define FES_27_INSTRUCTIONf 19045
#define FES_28_INSTRUCTIONf 19046
#define FES_29_INSTRUCTIONf 19047
#define FES_2_INSTRUCTIONf 19048
#define FES_30_INSTRUCTIONf 19049
#define FES_31_INSTRUCTIONf 19050
#define FES_3_INSTRUCTIONf 19051
#define FES_4_INSTRUCTIONf 19052
#define FES_5_INSTRUCTIONf 19053
#define FES_6_INSTRUCTIONf 19054
#define FES_7_INSTRUCTIONf 19055
#define FES_8_INSTRUCTIONf 19056
#define FES_9_INSTRUCTIONf 19057
#define FES_ACTION_TYPEf 19058
#define FES_KEY_SELECTf 19059
#define FES_LSB_VALID_POLARITYf 19060
#define FES_SHIFTf 19061
#define FES_TYPEf 19062
#define FE_13_MODEf 19063
#define FE_1_SWITCHf 19064
#define FE_2_SWITCHf 19065
#define FFCRf 19066
#define FFLBP_0_ECC_1B_ERR_MASKf 19067
#define FFLBP_0_ECC_2B_ERR_MASKf 19068
#define FFLBP_0_INITIATE_ECC_1B_ERRf 19069
#define FFLBP_0_INITIATE_ECC_2B_ERRf 19070
#define FFLBP_1_ECC_1B_ERR_MASKf 19071
#define FFLBP_1_ECC_2B_ERR_MASKf 19072
#define FFLBP_1_INITIATE_ECC_1B_ERRf 19073
#define FFLBP_1_INITIATE_ECC_2B_ERRf 19074
#define FFLBP_2_ECC_1B_ERR_MASKf 19075
#define FFLBP_2_ECC_2B_ERR_MASKf 19076
#define FFLBP_2_INITIATE_ECC_1B_ERRf 19077
#define FFLBP_2_INITIATE_ECC_2B_ERRf 19078
#define FFLBP_3_ECC_1B_ERR_MASKf 19079
#define FFLBP_3_ECC_2B_ERR_MASKf 19080
#define FFLBP_3_INITIATE_ECC_1B_ERRf 19081
#define FFLBP_3_INITIATE_ECC_2B_ERRf 19082
#define FFLBS_0_ECC_1B_ERR_MASKf 19083
#define FFLBS_0_ECC_2B_ERR_MASKf 19084
#define FFLBS_0_INITIATE_ECC_1B_ERRf 19085
#define FFLBS_0_INITIATE_ECC_2B_ERRf 19086
#define FFLBS_1_ECC_1B_ERR_MASKf 19087
#define FFLBS_1_ECC_2B_ERR_MASKf 19088
#define FFLBS_1_INITIATE_ECC_1B_ERRf 19089
#define FFLBS_1_INITIATE_ECC_2B_ERRf 19090
#define FFLBS_2_ECC_1B_ERR_MASKf 19091
#define FFLBS_2_ECC_2B_ERR_MASKf 19092
#define FFLBS_2_INITIATE_ECC_1B_ERRf 19093
#define FFLBS_2_INITIATE_ECC_2B_ERRf 19094
#define FFLBS_3_ECC_1B_ERR_MASKf 19095
#define FFLBS_3_ECC_2B_ERR_MASKf 19096
#define FFLBS_3_INITIATE_ECC_1B_ERRf 19097
#define FFLBS_3_INITIATE_ECC_2B_ERRf 19098
#define FFM_PAR_ERRORf 19099
#define FFM_PAR_ERROR_INITf 19100
#define FFM_PAR_ERROR_MASKf 19101
#define FFSRf 19102
#define FF_CONTROL_MEM_CORRECTED_ERRORf 19103
#define FF_CONTROL_MEM_CORRECTED_ERROR_DISINTf 19104
#define FF_CONTROL_MEM_ENABLE_ECCf 19105
#define FF_CONTROL_MEM_FORCE_UNCORRECTABLE_ERRORf 19106
#define FF_CONTROL_MEM_UNCORRECTED_ERRORf 19107
#define FF_CONTROL_MEM_UNCORRECTED_ERROR_DISINTf 19108
#define FF_DEFERAL_QUEUE0_CORRECTED_ERRORf 19109
#define FF_DEFERAL_QUEUE0_CORRECTED_ERROR_DISINTf 19110
#define FF_DEFERAL_QUEUE0_ENABLE_ECCf 19111
#define FF_DEFERAL_QUEUE0_FORCE_UNCORRECTABLE_ERRORf 19112
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERRORf 19113
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR_DISINTf 19114
#define FF_DEFERAL_QUEUE10_CORRECTED_ERRORf 19115
#define FF_DEFERAL_QUEUE10_CORRECTED_ERROR_DISINTf 19116
#define FF_DEFERAL_QUEUE10_ENABLE_ECCf 19117
#define FF_DEFERAL_QUEUE10_FORCE_UNCORRECTABLE_ERRORf 19118
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERRORf 19119
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR_DISINTf 19120
#define FF_DEFERAL_QUEUE1_CORRECTED_ERRORf 19121
#define FF_DEFERAL_QUEUE1_CORRECTED_ERROR_DISINTf 19122
#define FF_DEFERAL_QUEUE1_ENABLE_ECCf 19123
#define FF_DEFERAL_QUEUE1_FORCE_UNCORRECTABLE_ERRORf 19124
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERRORf 19125
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR_DISINTf 19126
#define FF_DEFERAL_QUEUE2_CORRECTED_ERRORf 19127
#define FF_DEFERAL_QUEUE2_CORRECTED_ERROR_DISINTf 19128
#define FF_DEFERAL_QUEUE2_ENABLE_ECCf 19129
#define FF_DEFERAL_QUEUE2_FORCE_UNCORRECTABLE_ERRORf 19130
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERRORf 19131
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR_DISINTf 19132
#define FF_DEFERAL_QUEUE3_CORRECTED_ERRORf 19133
#define FF_DEFERAL_QUEUE3_CORRECTED_ERROR_DISINTf 19134
#define FF_DEFERAL_QUEUE3_ENABLE_ECCf 19135
#define FF_DEFERAL_QUEUE3_FORCE_UNCORRECTABLE_ERRORf 19136
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERRORf 19137
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR_DISINTf 19138
#define FF_DEFERAL_QUEUE4_CORRECTED_ERRORf 19139
#define FF_DEFERAL_QUEUE4_CORRECTED_ERROR_DISINTf 19140
#define FF_DEFERAL_QUEUE4_ENABLE_ECCf 19141
#define FF_DEFERAL_QUEUE4_FORCE_UNCORRECTABLE_ERRORf 19142
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERRORf 19143
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR_DISINTf 19144
#define FF_DEFERAL_QUEUE5_CORRECTED_ERRORf 19145
#define FF_DEFERAL_QUEUE5_CORRECTED_ERROR_DISINTf 19146
#define FF_DEFERAL_QUEUE5_ENABLE_ECCf 19147
#define FF_DEFERAL_QUEUE5_FORCE_UNCORRECTABLE_ERRORf 19148
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERRORf 19149
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR_DISINTf 19150
#define FF_DEFERAL_QUEUE6_CORRECTED_ERRORf 19151
#define FF_DEFERAL_QUEUE6_CORRECTED_ERROR_DISINTf 19152
#define FF_DEFERAL_QUEUE6_ENABLE_ECCf 19153
#define FF_DEFERAL_QUEUE6_FORCE_UNCORRECTABLE_ERRORf 19154
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERRORf 19155
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR_DISINTf 19156
#define FF_DEFERAL_QUEUE7_CORRECTED_ERRORf 19157
#define FF_DEFERAL_QUEUE7_CORRECTED_ERROR_DISINTf 19158
#define FF_DEFERAL_QUEUE7_ENABLE_ECCf 19159
#define FF_DEFERAL_QUEUE7_FORCE_UNCORRECTABLE_ERRORf 19160
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERRORf 19161
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR_DISINTf 19162
#define FF_DEFERAL_QUEUE8_CORRECTED_ERRORf 19163
#define FF_DEFERAL_QUEUE8_CORRECTED_ERROR_DISINTf 19164
#define FF_DEFERAL_QUEUE8_ENABLE_ECCf 19165
#define FF_DEFERAL_QUEUE8_FORCE_UNCORRECTABLE_ERRORf 19166
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERRORf 19167
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR_DISINTf 19168
#define FF_DEFERAL_QUEUE9_CORRECTED_ERRORf 19169
#define FF_DEFERAL_QUEUE9_CORRECTED_ERROR_DISINTf 19170
#define FF_DEFERAL_QUEUE9_ENABLE_ECCf 19171
#define FF_DEFERAL_QUEUE9_FORCE_UNCORRECTABLE_ERRORf 19172
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERRORf 19173
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR_DISINTf 19174
#define FF_ENABLEf 19175
#define FF_FC_MEM_CORRECTED_ERRORf 19176
#define FF_FC_MEM_CORRECTED_ERROR_DISINTf 19177
#define FF_FC_MEM_ENABLE_ECCf 19178
#define FF_FC_MEM_FORCE_UNCORRECTABLE_ERRORf 19179
#define FF_FC_MEM_UNCORRECTED_ERRORf 19180
#define FF_FC_MEM_UNCORRECTED_ERROR_DISINTf 19181
#define FF_FIX_EOP_ENABLEf 19182
#define FF_TREX2_DEBUG_ENABLEf 19183
#define FGM_PAR_ERRORf 19184
#define FGM_PAR_ERROR_INITf 19185
#define FGM_PAR_ERROR_MASKf 19186
#define FHEIf 19187
#define FHEI_MPLS_COMMAND_POPf 19188
#define FHEI_MPLS_COMMAND_SWAPf 19189
#define FHEI_SIZEf 19190
#define FHEI_SIZE_MASKf 19191
#define FHEI_VALIDf 19192
#define FH_TESTf 19193
#define FH_TEST_0f 19194
#define FH_TEST_1f 19195
#define FH_TEST_2f 19196
#define FH_TEST_3f 19197
#define FH_TEST_4f 19198
#define FIf 19199
#define FIBER_RXACTf 19200
#define FIBER_RX_ACTf 19201
#define FIBER_TXACTf 19202
#define FIBER_TX_ACTf 19203
#define FIDf 19204
#define FIDCLASS0f 19205
#define FIDCLASS1f 19206
#define FIDCLASS2f 19207
#define FIDCLASS3f 19208
#define FID_AGING_PROFILEf 19209
#define FID_CLASSf 19210
#define FID_CLASS_1f 19211
#define FID_CLASS_2f 19212
#define FID_CLASS_3f 19213
#define FID_IDf 19214
#define FIELD0f 19215
#define FIELD1f 19216
#define FIELD2f 19217
#define FIELD3f 19218
#define FIELD4f 19219
#define FIELD5f 19220
#define FIELD6f 19221
#define FIELD7f 19222
#define FIELDSELECTMAP0f 19223
#define FIELDSELECTMAP1f 19224
#define FIELDSELECTMAP10f 19225
#define FIELDSELECTMAP11f 19226
#define FIELDSELECTMAP12f 19227
#define FIELDSELECTMAP13f 19228
#define FIELDSELECTMAP14f 19229
#define FIELDSELECTMAP15f 19230
#define FIELDSELECTMAP16f 19231
#define FIELDSELECTMAP2f 19232
#define FIELDSELECTMAP3f 19233
#define FIELDSELECTMAP4f 19234
#define FIELDSELECTMAP5f 19235
#define FIELDSELECTMAP6f 19236
#define FIELDSELECTMAP7f 19237
#define FIELDSELECTMAP8f 19238
#define FIELDSELECTMAP9f 19239
#define FIELDS_ACTIONf 19240
#define FIELD_0_0f 19241
#define FIELD_0_1f 19242
#define FIELD_0_10f 19243
#define FIELD_0_11f 19244
#define FIELD_0_12f 19245
#define FIELD_0_127f 19246
#define FIELD_0_13f 19247
#define FIELD_0_134f 19248
#define FIELD_0_14f 19249
#define FIELD_0_145f 19250
#define FIELD_0_15f 19251
#define FIELD_0_156f 19252
#define FIELD_0_16f 19253
#define FIELD_0_17f 19254
#define FIELD_0_179f 19255
#define FIELD_0_18f 19256
#define FIELD_0_19f 19257
#define FIELD_0_2f 19258
#define FIELD_0_20f 19259
#define FIELD_0_21f 19260
#define FIELD_0_23f 19261
#define FIELD_0_25f 19262
#define FIELD_0_255f 19263
#define FIELD_0_26f 19264
#define FIELD_0_27f 19265
#define FIELD_0_29f 19266
#define FIELD_0_3f 19267
#define FIELD_0_30f 19268
#define FIELD_0_31f 19269
#define FIELD_0_32f 19270
#define FIELD_0_34f 19271
#define FIELD_0_35f 19272
#define FIELD_0_39f 19273
#define FIELD_0_4f 19274
#define FIELD_0_5f 19275
#define FIELD_0_511f 19276
#define FIELD_0_584f 19277
#define FIELD_0_6f 19278
#define FIELD_0_62f 19279
#define FIELD_0_63f 19280
#define FIELD_0_7f 19281
#define FIELD_0_78f 19282
#define FIELD_0_8f 19283
#define FIELD_0_9f 19284
#define FIELD_100_100f 19285
#define FIELD_101_101f 19286
#define FIELD_102_102f 19287
#define FIELD_103_103f 19288
#define FIELD_104_104f 19289
#define FIELD_105_105f 19290
#define FIELD_106_106f 19291
#define FIELD_107_107f 19292
#define FIELD_108_108f 19293
#define FIELD_109_109f 19294
#define FIELD_10_10f 19295
#define FIELD_10_11f 19296
#define FIELD_10_13f 19297
#define FIELD_10_14f 19298
#define FIELD_10_19f 19299
#define FIELD_110_110f 19300
#define FIELD_111_111f 19301
#define FIELD_112_112f 19302
#define FIELD_113_113f 19303
#define FIELD_114_114f 19304
#define FIELD_115_115f 19305
#define FIELD_116_116f 19306
#define FIELD_117_117f 19307
#define FIELD_118_118f 19308
#define FIELD_119_119f 19309
#define FIELD_11_11f 19310
#define FIELD_11_21f 19311
#define FIELD_120_120f 19312
#define FIELD_121_121f 19313
#define FIELD_122_122f 19314
#define FIELD_123_123f 19315
#define FIELD_124_124f 19316
#define FIELD_125_125f 19317
#define FIELD_126_126f 19318
#define FIELD_127_127f 19319
#define FIELD_128_128f 19320
#define FIELD_128_131f 19321
#define FIELD_129_129f 19322
#define FIELD_12_12f 19323
#define FIELD_12_14f 19324
#define FIELD_12_15f 19325
#define FIELD_12_16f 19326
#define FIELD_12_17f 19327
#define FIELD_12_18f 19328
#define FIELD_12_19f 19329
#define FIELD_12_23f 19330
#define FIELD_12_27f 19331
#define FIELD_12_31f 19332
#define FIELD_130_130f 19333
#define FIELD_131_131f 19334
#define FIELD_132_132f 19335
#define FIELD_133_133f 19336
#define FIELD_134_134f 19337
#define FIELD_135_135f 19338
#define FIELD_136_136f 19339
#define FIELD_137_137f 19340
#define FIELD_138_138f 19341
#define FIELD_139_139f 19342
#define FIELD_13_13f 19343
#define FIELD_13_16f 19344
#define FIELD_13_20f 19345
#define FIELD_13_31f 19346
#define FIELD_146_146f 19347
#define FIELD_147_147f 19348
#define FIELD_148_148f 19349
#define FIELD_149_149f 19350
#define FIELD_14_14f 19351
#define FIELD_14_15f 19352
#define FIELD_14_17f 19353
#define FIELD_14_25f 19354
#define FIELD_150_169f 19355
#define FIELD_15_15f 19356
#define FIELD_15_19f 19357
#define FIELD_15_21f 19358
#define FIELD_15_30f 19359
#define FIELD_16_16f 19360
#define FIELD_16_17f 19361
#define FIELD_16_18f 19362
#define FIELD_16_19f 19363
#define FIELD_16_20f 19364
#define FIELD_16_21f 19365
#define FIELD_16_22f 19366
#define FIELD_16_23f 19367
#define FIELD_16_25f 19368
#define FIELD_16_26f 19369
#define FIELD_16_27f 19370
#define FIELD_16_30f 19371
#define FIELD_16_31f 19372
#define FIELD_16_46f 19373
#define FIELD_17_17f 19374
#define FIELD_17_18f 19375
#define FIELD_17_21f 19376
#define FIELD_180_180f 19377
#define FIELD_18_18f 19378
#define FIELD_18_19f 19379
#define FIELD_19_19f 19380
#define FIELD_19_20f 19381
#define FIELD_19_21f 19382
#define FIELD_19_22f 19383
#define FIELD_19_50f 19384
#define FIELD_1_1f 19385
#define FIELD_1_12f 19386
#define FIELD_1_2f 19387
#define FIELD_1_21f 19388
#define FIELD_1_3f 19389
#define FIELD_1_DATAf 19390
#define FIELD_1_MASKf 19391
#define FIELD_1_OFFSETf 19392
#define FIELD_20_20f 19393
#define FIELD_20_21f 19394
#define FIELD_20_22f 19395
#define FIELD_20_23f 19396
#define FIELD_20_24f 19397
#define FIELD_20_26f 19398
#define FIELD_20_27f 19399
#define FIELD_20_28f 19400
#define FIELD_20_29f 19401
#define FIELD_20_30f 19402
#define FIELD_20_31f 19403
#define FIELD_21_21f 19404
#define FIELD_21_22f 19405
#define FIELD_21_24f 19406
#define FIELD_22_22f 19407
#define FIELD_22_25f 19408
#define FIELD_22_26f 19409
#define FIELD_22_31f 19410
#define FIELD_22_34f 19411
#define FIELD_22_41f 19412
#define FIELD_23_23f 19413
#define FIELD_23_30f 19414
#define FIELD_24_24f 19415
#define FIELD_24_25f 19416
#define FIELD_24_27f 19417
#define FIELD_24_28f 19418
#define FIELD_24_30f 19419
#define FIELD_24_31f 19420
#define FIELD_24_39f 19421
#define FIELD_24_47f 19422
#define FIELD_25_25f 19423
#define FIELD_25_26f 19424
#define FIELD_25_28f 19425
#define FIELD_26_26f 19426
#define FIELD_27_27f 19427
#define FIELD_27_28f 19428
#define FIELD_27_30f 19429
#define FIELD_27_31f 19430
#define FIELD_27_37f 19431
#define FIELD_28_28f 19432
#define FIELD_28_29f 19433
#define FIELD_28_30f 19434
#define FIELD_28_34f 19435
#define FIELD_29_29f 19436
#define FIELD_29_30f 19437
#define FIELD_29_32f 19438
#define FIELD_2_14f 19439
#define FIELD_2_15f 19440
#define FIELD_2_18f 19441
#define FIELD_2_2f 19442
#define FIELD_2_20f 19443
#define FIELD_2_3f 19444
#define FIELD_2_31f 19445
#define FIELD_2_DATAf 19446
#define FIELD_2_MASKf 19447
#define FIELD_2_OFFSETf 19448
#define FIELD_30_30f 19449
#define FIELD_31_31f 19450
#define FIELD_31_32f 19451
#define FIELD_31_34f 19452
#define FIELD_32_32f 19453
#define FIELD_32_34f 19454
#define FIELD_32_37f 19455
#define FIELD_32_47f 19456
#define FIELD_32_63f 19457
#define FIELD_33_33f 19458
#define FIELD_33_34f 19459
#define FIELD_34_34f 19460
#define FIELD_35_35f 19461
#define FIELD_35_41f 19462
#define FIELD_36_36f 19463
#define FIELD_37_37f 19464
#define FIELD_37_44f 19465
#define FIELD_38_38f 19466
#define FIELD_38_48f 19467
#define FIELD_39_39f 19468
#define FIELD_39_40f 19469
#define FIELD_3_11f 19470
#define FIELD_3_3f 19471
#define FIELD_3_34f 19472
#define FIELD_3_4f 19473
#define FIELD_3_6f 19474
#define FIELD_3_7f 19475
#define FIELD_3_8f 19476
#define FIELD_40_40f 19477
#define FIELD_40_43f 19478
#define FIELD_41_41f 19479
#define FIELD_42_42f 19480
#define FIELD_42_45f 19481
#define FIELD_42_58f 19482
#define FIELD_43_43f 19483
#define FIELD_44_44f 19484
#define FIELD_44_47f 19485
#define FIELD_45_45f 19486
#define FIELD_45_52f 19487
#define FIELD_46_46f 19488
#define FIELD_46_52f 19489
#define FIELD_47_47f 19490
#define FIELD_48_48f 19491
#define FIELD_48_54f 19492
#define FIELD_49_49f 19493
#define FIELD_49_56f 19494
#define FIELD_4_13f 19495
#define FIELD_4_15f 19496
#define FIELD_4_17f 19497
#define FIELD_4_19f 19498
#define FIELD_4_22f 19499
#define FIELD_4_4f 19500
#define FIELD_4_5f 19501
#define FIELD_4_6f 19502
#define FIELD_4_7f 19503
#define FIELD_4_9f 19504
#define FIELD_50_50f 19505
#define FIELD_51_51f 19506
#define FIELD_52_52f 19507
#define FIELD_53_53f 19508
#define FIELD_53_57f 19509
#define FIELD_54_54f 19510
#define FIELD_55_55f 19511
#define FIELD_55_61f 19512
#define FIELD_55_71f 19513
#define FIELD_56_56f 19514
#define FIELD_57_57f 19515
#define FIELD_58_58f 19516
#define FIELD_58_64f 19517
#define FIELD_59_59f 19518
#define FIELD_59_61f 19519
#define FIELD_5_12f 19520
#define FIELD_5_15f 19521
#define FIELD_5_36f 19522
#define FIELD_5_5f 19523
#define FIELD_5_6f 19524
#define FIELD_5_7f 19525
#define FIELD_5_9f 19526
#define FIELD_60_60f 19527
#define FIELD_61_61f 19528
#define FIELD_62_62f 19529
#define FIELD_62_63f 19530
#define FIELD_62_65f 19531
#define FIELD_63_63f 19532
#define FIELD_64_64f 19533
#define FIELD_64_65f 19534
#define FIELD_65_65f 19535
#define FIELD_66_66f 19536
#define FIELD_66_67f 19537
#define FIELD_66_82f 19538
#define FIELD_67_67f 19539
#define FIELD_68_68f 19540
#define FIELD_69_69f 19541
#define FIELD_69_81f 19542
#define FIELD_6_10f 19543
#define FIELD_6_18f 19544
#define FIELD_6_6f 19545
#define FIELD_6_7f 19546
#define FIELD_6_8f 19547
#define FIELD_70_70f 19548
#define FIELD_70_82f 19549
#define FIELD_71_71f 19550
#define FIELD_72_72f 19551
#define FIELD_73_73f 19552
#define FIELD_74_74f 19553
#define FIELD_75_75f 19554
#define FIELD_76_76f 19555
#define FIELD_77_77f 19556
#define FIELD_77_87f 19557
#define FIELD_78_78f 19558
#define FIELD_79_79f 19559
#define FIELD_7_11f 19560
#define FIELD_7_13f 19561
#define FIELD_7_20f 19562
#define FIELD_7_7f 19563
#define FIELD_7_8f 19564
#define FIELD_7_9f 19565
#define FIELD_80_80f 19566
#define FIELD_81_81f 19567
#define FIELD_82_82f 19568
#define FIELD_83_83f 19569
#define FIELD_83_89f 19570
#define FIELD_84_84f 19571
#define FIELD_85_85f 19572
#define FIELD_85_92f 19573
#define FIELD_86_86f 19574
#define FIELD_87_87f 19575
#define FIELD_88_88f 19576
#define FIELD_89_89f 19577
#define FIELD_8_10f 19578
#define FIELD_8_11f 19579
#define FIELD_8_13f 19580
#define FIELD_8_14f 19581
#define FIELD_8_15f 19582
#define FIELD_8_22f 19583
#define FIELD_8_24f 19584
#define FIELD_8_31f 19585
#define FIELD_8_8f 19586
#define FIELD_8_9f 19587
#define FIELD_90_102f 19588
#define FIELD_90_90f 19589
#define FIELD_91_91f 19590
#define FIELD_92_92f 19591
#define FIELD_93_93f 19592
#define FIELD_94_94f 19593
#define FIELD_95_95f 19594
#define FIELD_96_108f 19595
#define FIELD_96_96f 19596
#define FIELD_97_97f 19597
#define FIELD_98_98f 19598
#define FIELD_99_99f 19599
#define FIELD_9_10f 19600
#define FIELD_9_11f 19601
#define FIELD_9_12f 19602
#define FIELD_9_15f 19603
#define FIELD_9_9f 19604
#define FIELD_OFFSETf 19605
#define FIELD_SELECTf 19606
#define FIELD_SELECT_MAP_0f 19607
#define FIELD_SELECT_MAP_1f 19608
#define FIELD_SELECT_MAP_10f 19609
#define FIELD_SELECT_MAP_11f 19610
#define FIELD_SELECT_MAP_12f 19611
#define FIELD_SELECT_MAP_13f 19612
#define FIELD_SELECT_MAP_14f 19613
#define FIELD_SELECT_MAP_15f 19614
#define FIELD_SELECT_MAP_16f 19615
#define FIELD_SELECT_MAP_17f 19616
#define FIELD_SELECT_MAP_18f 19617
#define FIELD_SELECT_MAP_2f 19618
#define FIELD_SELECT_MAP_3f 19619
#define FIELD_SELECT_MAP_4f 19620
#define FIELD_SELECT_MAP_5f 19621
#define FIELD_SELECT_MAP_6f 19622
#define FIELD_SELECT_MAP_7f 19623
#define FIELD_SELECT_MAP_8f 19624
#define FIELD_SELECT_MAP_9f 19625
#define FIFODATAf 19626
#define FIFODMA_CH0_2BIT_ECCERRf 19627
#define FIFODMA_CH0_BUFFf 19628
#define FIFODMA_CH1_2BIT_ECCERRf 19629
#define FIFODMA_CH1_BUFFf 19630
#define FIFODMA_CH2_2BIT_ECCERRf 19631
#define FIFODMA_CH2_BUFFf 19632
#define FIFODMA_CH3_2BIT_ECCERRf 19633
#define FIFODMA_CH3_BUFFf 19634
#define FIFOEMPTYf 19635
#define FIFOFULLf 19636
#define FIFOFULL_LEVELf 19637
#define FIFOOVERFLOWf 19638
#define FIFOSTATUSHISTOGRAMPORT0BIN0f 19639
#define FIFOSTATUSHISTOGRAMPORT0BIN0OVFf 19640
#define FIFOSTATUSHISTOGRAMPORT0BIN1f 19641
#define FIFOSTATUSHISTOGRAMPORT0BIN1OVFf 19642
#define FIFOSTATUSHISTOGRAMPORT0BIN2f 19643
#define FIFOSTATUSHISTOGRAMPORT0BIN2OVFf 19644
#define FIFOSTATUSHISTOGRAMPORT0BIN3f 19645
#define FIFOSTATUSHISTOGRAMPORT0BIN3OVFf 19646
#define FIFOSTATUSHISTOGRAMPORT0MLFf 19647
#define FIFOSTATUSHISTOGRAMPORT0TH0f 19648
#define FIFOSTATUSHISTOGRAMPORT0TH1f 19649
#define FIFOSTATUSHISTOGRAMPORT0TH2f 19650
#define FIFOSTATUSHISTOGRAMPORT1BIN0f 19651
#define FIFOSTATUSHISTOGRAMPORT1BIN0OVFf 19652
#define FIFOSTATUSHISTOGRAMPORT1BIN1f 19653
#define FIFOSTATUSHISTOGRAMPORT1BIN1OVFf 19654
#define FIFOSTATUSHISTOGRAMPORT1BIN2f 19655
#define FIFOSTATUSHISTOGRAMPORT1BIN2OVFf 19656
#define FIFOSTATUSHISTOGRAMPORT1BIN3f 19657
#define FIFOSTATUSHISTOGRAMPORT1BIN3OVFf 19658
#define FIFOSTATUSHISTOGRAMPORT1MLFf 19659
#define FIFOSTATUSHISTOGRAMPORT1TH0f 19660
#define FIFOSTATUSHISTOGRAMPORT1TH1f 19661
#define FIFOSTATUSHISTOGRAMPORT1TH2f 19662
#define FIFOTOCHECKBWf 19663
#define FIFO_0_8_TO_41_INITIATE_PAR_ERRf 19664
#define FIFO_0_8_TO_41_PARITY_ERR_MASKf 19665
#define FIFO_0_EVENT_COUNTERf 19666
#define FIFO_10_TO_41_INITIATE_PAR_ERRf 19667
#define FIFO_10_TO_41_PARITY_ERR_MASKf 19668
#define FIFO_1_8_TO_41_INITIATE_PAR_ERRf 19669
#define FIFO_1_8_TO_41_PARITY_ERR_MASKf 19670
#define FIFO_1_EVENT_COUNTERf 19671
#define FIFO_26_TO_41_INITIATE_PAR_ERRf 19672
#define FIFO_26_TO_41_PARITY_ERR_MASKf 19673
#define FIFO_2_8_TO_41_INITIATE_PAR_ERRf 19674
#define FIFO_2_8_TO_41_PARITY_ERR_MASKf 19675
#define FIFO_40_TO_41_INITIATE_PAR_ERRf 19676
#define FIFO_40_TO_41_PARITY_ERR_MASKf 19677
#define FIFO_CH0_DMA_HOSTMEM_OVERFLOWf 19678
#define FIFO_CH0_DMA_HOSTMEM_TIMEOUTf 19679
#define FIFO_CH0_DMA_INTRf 19680
#define FIFO_CH1_DMA_HOSTMEM_OVERFLOWf 19681
#define FIFO_CH1_DMA_HOSTMEM_TIMEOUTf 19682
#define FIFO_CH1_DMA_INTRf 19683
#define FIFO_CH2_DMA_HOSTMEM_OVERFLOWf 19684
#define FIFO_CH2_DMA_HOSTMEM_TIMEOUTf 19685
#define FIFO_CH2_DMA_INTRf 19686
#define FIFO_CH3_DMA_HOSTMEM_OVERFLOWf 19687
#define FIFO_CH3_DMA_HOSTMEM_TIMEOUTf 19688
#define FIFO_CH3_DMA_INTRf 19689
#define FIFO_CLASSf 19690
#define FIFO_CMD_ALMOST_FULL_LEVELf 19691
#define FIFO_COUNTf 19692
#define FIFO_DEPTHf 19693
#define FIFO_DMA0_MEM_TMf 19694
#define FIFO_DMA1_MEM_TMf 19695
#define FIFO_DMA2_MEM_TMf 19696
#define FIFO_DMA3_MEM_TMf 19697
#define FIFO_DMA_11_SELf 19698
#define FIFO_DMA_3_SELf 19699
#define FIFO_DMA_7_SELf 19700
#define FIFO_DROP_STATEf 19701
#define FIFO_ELK_RX_ECC__NB_ERR_MASKf 19702
#define FIFO_ELK_RX_INITIATE_ECC_NB_ERRf 19703
#define FIFO_ELK_TX_ECC__NB_ERR_MASKf 19704
#define FIFO_ELK_TX_INITIATE_ECC_NB_ERRf 19705
#define FIFO_EMPTYf 19706
#define FIFO_FULLf 19707
#define FIFO_HIGH_THRESHOLDf 19708
#define FIFO_HIGH_WATERMARKf 19709
#define FIFO_LEVELf 19710
#define FIFO_LOW_THRESHOLDf 19711
#define FIFO_MASKf 19712
#define FIFO_MODEf 19713
#define FIFO_NOT_AVAILf 19714
#define FIFO_NOT_AVAIL_DISINTf 19715
#define FIFO_NUM_SELf 19716
#define FIFO_NUM_VALUEf 19717
#define FIFO_OVERFLOWf 19718
#define FIFO_OVERFLOW_ERRORf 19719
#define FIFO_OVER_RUNf 19720
#define FIFO_RADDR_ALMOST_FULL_LEVELf 19721
#define FIFO_RD_DMA_NACK_FATALf 19722
#define FIFO_REASON_CODEf 19723
#define FIFO_RESETf 19724
#define FIFO_SHAPER0_CORRECTED_ERRORf 19725
#define FIFO_SHAPER0_CORRECTED_ERROR_DISINTf 19726
#define FIFO_SHAPER0_ENABLE_ECCf 19727
#define FIFO_SHAPER0_FORCE_UNCORRECTABLE_ERRORf 19728
#define FIFO_SHAPER0_TM_ENABLEf 19729
#define FIFO_SHAPER0_UNCORRECTED_ERRORf 19730
#define FIFO_SHAPER0_UNCORRECTED_ERROR_DISINTf 19731
#define FIFO_SHAPER1_CORRECTED_ERRORf 19732
#define FIFO_SHAPER1_CORRECTED_ERROR_DISINTf 19733
#define FIFO_SHAPER1_ENABLE_ECCf 19734
#define FIFO_SHAPER1_FORCE_UNCORRECTABLE_ERRORf 19735
#define FIFO_SHAPER1_TM_ENABLEf 19736
#define FIFO_SHAPER1_UNCORRECTED_ERRORf 19737
#define FIFO_SHAPER1_UNCORRECTED_ERROR_DISINTf 19738
#define FIFO_SHAPER2_CORRECTED_ERRORf 19739
#define FIFO_SHAPER2_CORRECTED_ERROR_DISINTf 19740
#define FIFO_SHAPER2_ENABLE_ECCf 19741
#define FIFO_SHAPER2_FORCE_UNCORRECTABLE_ERRORf 19742
#define FIFO_SHAPER2_TM_ENABLEf 19743
#define FIFO_SHAPER2_UNCORRECTED_ERRORf 19744
#define FIFO_SHAPER2_UNCORRECTED_ERROR_DISINTf 19745
#define FIFO_SHAPER3_CORRECTED_ERRORf 19746
#define FIFO_SHAPER3_CORRECTED_ERROR_DISINTf 19747
#define FIFO_SHAPER3_ENABLE_ECCf 19748
#define FIFO_SHAPER3_FORCE_UNCORRECTABLE_ERRORf 19749
#define FIFO_SHAPER3_TM_ENABLEf 19750
#define FIFO_SHAPER3_UNCORRECTED_ERRORf 19751
#define FIFO_SHAPER3_UNCORRECTED_ERROR_DISINTf 19752
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0f 19753
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0_OVFf 19754
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1f 19755
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1_OVFf 19756
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2f 19757
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2_OVFf 19758
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3f 19759
#define FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3_OVFf 19760
#define FIFO_STATUS_HISTOGRAM_PORT_0_MLFf 19761
#define FIFO_STATUS_HISTOGRAM_PORT_0_TH_0f 19762
#define FIFO_STATUS_HISTOGRAM_PORT_0_TH_1f 19763
#define FIFO_STATUS_HISTOGRAM_PORT_0_TH_2f 19764
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0f 19765
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0_OVFf 19766
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1f 19767
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1_OVFf 19768
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2f 19769
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2_OVFf 19770
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3f 19771
#define FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3_OVFf 19772
#define FIFO_STATUS_HISTOGRAM_PORT_1_MLFf 19773
#define FIFO_STATUS_HISTOGRAM_PORT_1_TH_0f 19774
#define FIFO_STATUS_HISTOGRAM_PORT_1_TH_1f 19775
#define FIFO_STATUS_HISTOGRAM_PORT_1_TH_2f 19776
#define FIFO_THRESHf 19777
#define FIFO_THRESH_OFFSET_REDf 19778
#define FIFO_THRESH_OFFSET_YELLOWf 19779
#define FIFO_THRESH_RESET_OFFSETf 19780
#define FIFO_TO_CHECK_BWf 19781
#define FIFO_UNDERRUN_ERRORf 19782
#define FIFO_UPDATEf 19783
#define FIFO_UPDATE_PORTf 19784
#define FIFO_WATERMARKf 19785
#define FIFO_WDATA_ALMOST_FULL_LEVELf 19786
#define FIFO_WERR_CORRECTED_ERRORf 19787
#define FIFO_WERR_CORRECTED_ERROR_DISINTf 19788
#define FIFO_WERR_ENABLE_ECCf 19789
#define FIFO_WERR_FORCE_UNCORRECTABLE_ERRORf 19790
#define FIFO_WERR_TM_ENABLEf 19791
#define FIFO_WERR_UNCORRECTED_ERRORf 19792
#define FIFO_WERR_UNCORRECTED_ERROR_DISINTf 19793
#define FIFO_WRITE_COMPLETEf 19794
#define FIFO_WRITE_COMPLETE_CLRf 19795
#define FIFO_XFR_EMPTYf 19796
#define FILL_LEVELf 19797
#define FILL_THRESH_HITf 19798
#define FILTERf 19799
#define FILTERBYDESTFAPf 19800
#define FILTERBYFLOWf 19801
#define FILTERBYSUBFLOWf 19802
#define FILTERDESTFAPf 19803
#define FILTERFLOWf 19804
#define FILTERFLOWMASKf 19805
#define FILTERMATCHCOUNT_CORRECTED_ERRf 19806
#define FILTERMATCHCOUNT_CORRECTED_ERR_DISINTf 19807
#define FILTERMATCHCOUNT_EN_ECCf 19808
#define FILTERMATCHCOUNT_FORCE_UNCORRECTABLE_ERRf 19809
#define FILTERMATCHCOUNT_UNCORRECTED_ERRf 19810
#define FILTERMATCHCOUNT_UNCORRECTED_ERR_DISINTf 19811
#define FILTERSCHf 19812
#define FILTERSCHMASKf 19813
#define FILTER_BY_DEST_FAPf 19814
#define FILTER_BY_FLOWf 19815
#define FILTER_BY_SUB_FLOWf 19816
#define FILTER_DEST_FAPf 19817
#define FILTER_ENf 19818
#define FILTER_ENABLEf 19819
#define FILTER_ENDf 19820
#define FILTER_FLOWf 19821
#define FILTER_ID_0f 19822
#define FILTER_ID_1f 19823
#define FILTER_ID_2f 19824
#define FILTER_ID_3f 19825
#define FILTER_LEN_0f 19826
#define FILTER_LEN_1f 19827
#define FILTER_LEN_2f 19828
#define FILTER_LEN_3f 19829
#define FILTER_OPEN_0f 19830
#define FILTER_OPEN_1f 19831
#define FILTER_OPEN_2f 19832
#define FILTER_OPEN_3f 19833
#define FILTER_READ_0f 19834
#define FILTER_READ_1f 19835
#define FILTER_READ_2f 19836
#define FILTER_READ_3f 19837
#define FILTER_SCHf 19838
#define FILTER_SCH_MASKf 19839
#define FILTER_SEC_0f 19840
#define FILTER_SEC_1f 19841
#define FILTER_SEC_2f 19842
#define FILTER_SEC_3f 19843
#define FILTER_STARTf 19844
#define FILTER_TYPEf 19845
#define FILTER_WRITE_0f 19846
#define FILTER_WRITE_1f 19847
#define FILTER_WRITE_2f 19848
#define FILTER_WRITE_3f 19849
#define FIM_PAR_ERRORf 19850
#define FIM_PAR_ERROR_MASKf 19851
#define FINAL_INSTRUCTION_0_32Bf 19852
#define FINAL_INSTRUCTION_1_32Bf 19853
#define FINAL_INSTRUCTION_2_32Bf 19854
#define FINAL_INSTRUCTION_3_32Bf 19855
#define FINAL_INSTRUCTION_4_32Bf 19856
#define FINAL_INSTRUCTION_5_32Bf 19857
#define FINAL_INSTRUCTION_6_32Bf 19858
#define FINAL_INSTRUCTION_7_32Bf 19859
#define FINAL_REPORT_ON_LAST_ENABLEf 19860
#define FIPS_TEST_ENABLEf 19861
#define FIP_SWITCHf 19862
#define FIQ_LAT0f 19863
#define FIQ_LAT1f 19864
#define FIQ_LEGACYf 19865
#define FIQ_OPENf 19866
#define FIQ_SECf 19867
#define FIQ_SETf 19868
#define FIRSTf 19869
#define FIRSTBYTEACCESSf 19870
#define FIRSTCI_SEQREADMASK0f 19871
#define FIRSTCI_SEQREADMASK1f 19872
#define FIRSTCI_SEQREADMASK2f 19873
#define FIRSTCI_SEQREADMASK3f 19874
#define FIRSTCI_SEQREADMASK4f 19875
#define FIRSTCI_SEQREADMASK5f 19876
#define FIRSTCI_SEQREADMASK6f 19877
#define FIRSTCI_SEQREADMASK7f 19878
#define FIRSTCI_SEQREADMASK8f 19879
#define FIRSTCI_SEQREADMASK9f 19880
#define FIRSTCI_SEQSTART0f 19881
#define FIRSTCI_SEQSTART1f 19882
#define FIRSTCI_SEQSTART2f 19883
#define FIRSTCI_SEQSTART3f 19884
#define FIRSTCI_SEQSTART4f 19885
#define FIRSTCI_SEQSTART5f 19886
#define FIRSTCI_SEQSTART6f 19887
#define FIRSTCI_SEQSTART7f 19888
#define FIRSTCI_SEQSTART8f 19889
#define FIRSTCI_SEQSTART9f 19890
#define FIRSTPASSKEYPROFILEINDEXf 19891
#define FIRST_BUFFER_IN_PKTf 19892
#define FIRST_BUFF_EOPf 19893
#define FIRST_CELL_EOPf 19894
#define FIRST_CHILD_NODEf 19895
#define FIRST_DEQf 19896
#define FIRST_DEQ_IN_BUFFERf 19897
#define FIRST_DEQ_IN_BUFFER_MASKf 19898
#define FIRST_DEQ_IN_BUFFER_VALUEf 19899
#define FIRST_ENCf 19900
#define FIRST_ENC_MASKf 19901
#define FIRST_ENC_MPLS_HEADER_CODE_ERRf 19902
#define FIRST_ENC_MPLS_HEADER_CODE_ERR_MASKf 19903
#define FIRST_ENC_MPLS_HEADER_CODE_SNOOPf 19904
#define FIRST_ENC_MPLS_HEADER_CODE_SNOOP_MASKf 19905
#define FIRST_FRAG_SIZEf 19906
#define FIRST_HALF_FREE_CACHE_WDATA_LOADEDf 19907
#define FIRST_IN_0f 19908
#define FIRST_MASKf 19909
#define FIRST_MA_INDEXf 19910
#define FIRST_PACKETf 19911
#define FIRST_PROTOCOLS_RESULT_FIRST_PROTOCOL_CODEf 19912
#define FIRST_REPLf 19913
#define FIRST_RMEP_INDEXf 19914
#define FIRST_SERVE_BUFFERS_WITH_EOP_CELLSf 19915
#define FIRST_VALUEf 19916
#define FITf 19917
#define FIX129f 19918
#define FIXEDf 19919
#define FIXEDKEYSUSEACf 19920
#define FIXEDKEYSUSETCP_CONTROLf 19921
#define FIXED_CREDITSf 19922
#define FIXED_DEQ_LENf 19923
#define FIXED_KEYf 19924
#define FIXED_MASKf 19925
#define FIX_129f 19926
#define FLf 19927
#define FLAGSf 19928
#define FLAGS_FIELD_NOT_PRESENTf 19929
#define FLAGS_MISMATCH_DROPf 19930
#define FLAGS_PROFILEf 19931
#define FLASHTYPEf 19932
#define FLASH_READYf 19933
#define FLASH_STATUSf 19934
#define FLCHKf 19935
#define FLEX0_TMf 19936
#define FLEX1_TMf 19937
#define FLEX_CTRf 19938
#define FLEX_CTR_BASE_COUNTER_IDXf 19939
#define FLEX_CTR_BASE_COUNTER_IDX0f 19940
#define FLEX_CTR_BASE_COUNTER_IDX1f 19941
#define FLEX_CTR_BASE_COUNTER_IDX_0f 19942
#define FLEX_CTR_BASE_COUNTER_IDX_1f 19943
#define FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 19944
#define FLEX_CTR_CTRLf 19945
#define FLEX_CTR_OFFSET_MODEf 19946
#define FLEX_CTR_OFFSET_MODE0f 19947
#define FLEX_CTR_OFFSET_MODE1f 19948
#define FLEX_CTR_OFFSET_MODE_0f 19949
#define FLEX_CTR_OFFSET_MODE_1f 19950
#define FLEX_CTR_POOL_NUMBERf 19951
#define FLEX_CTR_POOL_NUMBER0f 19952
#define FLEX_CTR_POOL_NUMBER1f 19953
#define FLEX_CTR_POOL_NUMBER_0f 19954
#define FLEX_CTR_POOL_NUMBER_1f 19955
#define FLEX_CTR_POOL_NUMBER_RESERVEDf 19956
#define FLHCLECCMASKf 19957
#define FLHCL_1B_ECC_ERROR_INITf 19958
#define FLHCL_2B_ECC_ERROR_INITf 19959
#define FLHCL_ECC_ERRORf 19960
#define FLHCL_ECC_ERROR_FIXEDf 19961
#define FLHCL_ECC_ERROR_FIXED_MASKf 19962
#define FLHCL_ECC_ERROR_MASKf 19963
#define FLHFQECCMASKf 19964
#define FLHFQ_1B_ECC_ERROR_INITf 19965
#define FLHFQ_2B_ECC_ERROR_INITf 19966
#define FLHFQ_ECC_ERRORf 19967
#define FLHFQ_ECC_ERROR_FIXEDf 19968
#define FLHFQ_ECC_ERROR_FIXED_MASKf 19969
#define FLHFQ_ECC_ERROR_MASKf 19970
#define FLHHRECCMASKf 19971
#define FLHHR_1B_ECC_ERROR_INITf 19972
#define FLHHR_2B_ECC_ERROR_INITf 19973
#define FLHHR_ECC_ERRORf 19974
#define FLHHR_ECC_ERROR_FIXEDf 19975
#define FLHHR_ECC_ERROR_FIXED_MASKf 19976
#define FLHHR_ECC_ERROR_MASKf 19977
#define FLL_ECC_ERROR_ADDRESSf 19978
#define FLL_EMPTYf 19979
#define FLL_EMPTY_MASKf 19980
#define FLL_ERROR_POINTERf 19981
#define FLL_ERROR_TYPEf 19982
#define FLMC_4K_REP_ENf 19983
#define FLMULDBPTRENDf 19984
#define FLMULDBPTRSTARTf 19985
#define FLOOD_FORCEf 19986
#define FLOWFIFOOVFf 19987
#define FLOWFIFOOVFMASKf 19988
#define FLOWGROUP0f 19989
#define FLOWGROUP1f 19990
#define FLOWGROUP2f 19991
#define FLOWGROUP3f 19992
#define FLOWGROUP4f 19993
#define FLOWGROUP5f 19994
#define FLOWGROUP6f 19995
#define FLOWGROUP7f 19996
#define FLOWIDf 19997
#define FLOWSET_PDA_CTRL0f 19998
#define FLOWSET_PDA_CTRL1f 19999
#define FLOWSET_PDA_CTRL2f 20000
#define FLOWSET_PDA_CTRL3f 20001
#define FLOWSLOWENABLEf 20002
#define FLOWSTATUSFILTERf 20003
#define FLOWSTATUSFILTERMASKf 20004
#define FLOW_BASE_QUEUEf 20005
#define FLOW_BKT_FULL_MODEf 20006
#define FLOW_CNTL_MODEf 20007
#define FLOW_CONTROL_THRESHf 20008
#define FLOW_CTRL_THRESHf 20009
#define FLOW_CTRL_XOFFf 20010
#define FLOW_CTRL_XONf 20011
#define FLOW_DIRf 20012
#define FLOW_DONE_PACKET_DROPf 20013
#define FLOW_DONE_PACKET_DROP_INTR_ENf 20014
#define FLOW_ENTRY_VALIDf 20015
#define FLOW_ERRORf 20016
#define FLOW_FIFOOVF_MASKf 20017
#define FLOW_FIFO_OVFf 20018
#define FLOW_GROUP_0f 20019
#define FLOW_GROUP_1f 20020
#define FLOW_GROUP_2f 20021
#define FLOW_GROUP_3f 20022
#define FLOW_GROUP_4f 20023
#define FLOW_GROUP_5f 20024
#define FLOW_GROUP_6f 20025
#define FLOW_GROUP_7f 20026
#define FLOW_IDf 20027
#define FLOW_LABELf 20028
#define FLOW_MEM_PDAf 20029
#define FLOW_MEM_TMf 20030
#define FLOW_METER_IDXf 20031
#define FLOW_N_BURSTSIZEMASKf 20032
#define FLOW_N_BURST_SIZE_MASKf 20033
#define FLOW_N_CLASSf 20034
#define FLOW_N_CONSTANTBTf 20035
#define FLOW_N_CONSTANTCHf 20036
#define FLOW_N_CONSTANT_CHf 20037
#define FLOW_N_CREATEERRf 20038
#define FLOW_N_CREATE_ERRf 20039
#define FLOW_N_DATATYPEf 20040
#define FLOW_N_DATA_TYPEf 20041
#define FLOW_N_INCREMENTAL_BURST_SIZEf 20042
#define FLOW_N_MINBURSTSIZEf 20043
#define FLOW_N_MIN_BURST_SIZEf 20044
#define FLOW_N_NUMOFBURSTSf 20045
#define FLOW_N_NUM_OF_BURSTSf 20046
#define FLOW_PACKET_NUM_ERRORf 20047
#define FLOW_PACKET_NUM_ERROR_INTR_ENf 20048
#define FLOW_RATE_ENABLEf 20049
#define FLOW_SET_BASEf 20050
#define FLOW_SET_SIZEf 20051
#define FLOW_SLOW_ENABLEf 20052
#define FLOW_STATEf 20053
#define FLOW_STATUS_CELLS_CNTf 20054
#define FLOW_STATUS_CELLS_CNT_OVERFLOWf 20055
#define FLOW_STATUS_FILTERf 20056
#define FLOW_STATUS_FILTER_MASKf 20057
#define FLOW_TABLE_ECC_GEN_ENABLEf 20058
#define FLOW_TABLE_INITIATE_PAR_ERRf 20059
#define FLOW_TABLE_PARITY_ERR_MASKf 20060
#define FLOW_TBLf 20061
#define FLOW_TIMESTAMPf 20062
#define FLOW_TIMESTAMP_ERRORf 20063
#define FLOW_TIMESTAMP_ERROR_INTR_ENf 20064
#define FLOW_TMf 20065
#define FLOW_TRACKER_ERRORf 20066
#define FLOW_TRACKER_ERROR_INTR_ENf 20067
#define FLPFIFOENTRYCOUNTf 20068
#define FLPFIFOFULLf 20069
#define FLPFIFOFULLMASKf 20070
#define FLPFIFOLASTREADADDRESSf 20071
#define FLPFIFOLASTWRITEADDRESSf 20072
#define FLPLOOKUPTIMEOUTf 20073
#define FLPLOOKUPTIMEOUTMASKf 20074
#define FLPQUERYCNTf 20075
#define FLPQUERYCNTENABLEf 20076
#define FLPQUERYCNTOVERFLOWf 20077
#define FLP_CONSISTENT_HASHING_KEY_GEN_PARITY_ERR_MASKf 20078
#define FLP_FIFO_ENTRY_COUNTf 20079
#define FLP_FIFO_FULLf 20080
#define FLP_FIFO_FULL_MASKf 20081
#define FLP_FIFO_LAST_READ_ADDRESSf 20082
#define FLP_FIFO_LAST_WRITE_ADDRESSf 20083
#define FLP_FORCE_PROGRAMf 20084
#define FLP_FORCE_PROGRAM_NUMf 20085
#define FLP_KEY_CONSTRUCTION_INITIATE_PAR_ERRf 20086
#define FLP_KEY_CONSTRUCTION_PARITY_ERR_MASKf 20087
#define FLP_LOOKUPS_INITIATE_PAR_ERRf 20088
#define FLP_LOOKUPS_PARITY_ERR_MASKf 20089
#define FLP_LOOKUP_TIMEOUTf 20090
#define FLP_LOOKUP_TIMEOUT_MASKf 20091
#define FLP_L_4_IGMP_TRAP_ENABLEf 20092
#define FLP_PROCESS_INITIATE_PAR_ERRf 20093
#define FLP_PROCESS_PARITY_ERR_MASKf 20094
#define FLP_PROGRAM_KEY_GEN_VAR_INITIATE_PAR_ERRf 20095
#define FLP_PROGRAM_KEY_GEN_VAR_PARITY_ERR_MASKf 20096
#define FLP_PROGRAM_MASKf 20097
#define FLP_PTC_PROGRAM_SELECT_INITIATE_PAR_ERRf 20098
#define FLP_PTC_PROGRAM_SELECT_PARITY_ERR_MASKf 20099
#define FLTCLECCMASKf 20100
#define FLTCL_1B_ECC_ERROR_INITf 20101
#define FLTCL_2B_ECC_ERROR_INITf 20102
#define FLTCL_ECC_ERRORf 20103
#define FLTCL_ECC_ERROR_FIXEDf 20104
#define FLTCL_ECC_ERROR_FIXED_MASKf 20105
#define FLTCL_ECC_ERROR_MASKf 20106
#define FLTFQECCMASKf 20107
#define FLTFQ_1B_ECC_ERROR_INITf 20108
#define FLTFQ_2B_ECC_ERROR_INITf 20109
#define FLTFQ_ECC_ERRORf 20110
#define FLTFQ_ECC_ERROR_FIXEDf 20111
#define FLTFQ_ECC_ERROR_FIXED_MASKf 20112
#define FLTFQ_ECC_ERROR_MASKf 20113
#define FLTHRECCMASKf 20114
#define FLTHR_1B_ECC_ERROR_INITf 20115
#define FLTHR_2B_ECC_ERROR_INITf 20116
#define FLTHR_ECC_ERRORf 20117
#define FLTHR_ECC_ERROR_FIXEDf 20118
#define FLTHR_ECC_ERROR_FIXED_MASKf 20119
#define FLTHR_ECC_ERROR_MASKf 20120
#define FLUSCNTf 20121
#define FLUSCNTONEBERRFIXEDf 20122
#define FLUSCNTONEBERRFIXEDMASKf 20123
#define FLUSCNTTWOBERRf 20124
#define FLUSCNTTWOBERRMASKf 20125
#define FLUSCNT_ECC__NB_ERR_MASKf 20126
#define FLUSHf 20127
#define FLUSH0f 20128
#define FLUSH1f 20129
#define FLUSH2f 20130
#define FLUSH3f 20131
#define FLUSHER_ENABLEf 20132
#define FLUSHPENDING_CORRECTED_ERRORf 20133
#define FLUSHPENDING_CORRECTED_ERROR_DISINTf 20134
#define FLUSHPENDING_ENABLE_ECCf 20135
#define FLUSHPENDING_FORCE_UNCORRECTABLE_ERRORf 20136
#define FLUSHPENDING_UNCORRECTED_ERRORf 20137
#define FLUSHPENDING_UNCORRECTED_ERROR_DISINTf 20138
#define FLUSHPEND_MEM_TMf 20139
#define FLUSHTRIGGERf 20140
#define FLUSH_ACTIVEf 20141
#define FLUSH_COMPLETEf 20142
#define FLUSH_COMPLETE_DISINTf 20143
#define FLUSH_DEQR_DROP_CNTf 20144
#define FLUSH_DONEf 20145
#define FLUSH_DROP_ENQR_CNTf 20146
#define FLUSH_EMPTY_SLOT_DISABLEf 20147
#define FLUSH_ENf 20148
#define FLUSH_EPINTFBUFf 20149
#define FLUSH_EXTERNALf 20150
#define FLUSH_FABRIC_ENABLEf 20151
#define FLUSH_FABRIC_TRAFFIC_ENf 20152
#define FLUSH_FIFO_DONEf 20153
#define FLUSH_FIFO_ENABLEf 20154
#define FLUSH_FIFO_NUMf 20155
#define FLUSH_ID0f 20156
#define FLUSH_ID1f 20157
#define FLUSH_ID2f 20158
#define FLUSH_ID3f 20159
#define FLUSH_ID4f 20160
#define FLUSH_ID5f 20161
#define FLUSH_ID6f 20162
#define FLUSH_ID7f 20163
#define FLUSH_IP_INTF_BUFFERf 20164
#define FLUSH_MASKf 20165
#define FLUSH_NUMf 20166
#define FLUSH_PACKET_DATA_QUEUEf 20167
#define FLUSH_PENDINGf 20168
#define FLUSH_STATEf 20169
#define FLUSH_STREAM_IDf 20170
#define FLUSH_TRIGGERf 20171
#define FLUSH_TX_PACKETSf 20172
#define FLUSH_TYPEf 20173
#define FLUSH_VALUEf 20174
#define FLUS_CNTf 20175
#define FLWID_INITIATE_PAR_ERRf 20176
#define FLWID_PARITY_ERR_MASKf 20177
#define FL_MUL_DB_PTR_ENDf 20178
#define FL_MUL_DB_PTR_STARTf 20179
#define FL_MUL_OCB_PTR_ENDf 20180
#define FL_MUL_OCB_PTR_STARTf 20181
#define FMACA_POWER_DOWNf 20182
#define FMACB_POWER_DOWNf 20183
#define FMACC_POWER_DOWNf 20184
#define FMACRXRSTNf 20185
#define FMACTXRSTNf 20186
#define FMAC_0_INITf 20187
#define FMAC_0_RESETf 20188
#define FMAC_1_INITf 20189
#define FMAC_1_RESETf 20190
#define FMAC_2_INITf 20191
#define FMAC_2_RESETf 20192
#define FMAC_3_INITf 20193
#define FMAC_3_RESETf 20194
#define FMAC_4_INITf 20195
#define FMAC_4_RESETf 20196
#define FMAC_5_INITf 20197
#define FMAC_5_RESETf 20198
#define FMAC_6_INITf 20199
#define FMAC_6_RESETf 20200
#define FMAC_7_INITf 20201
#define FMAC_7_RESETf 20202
#define FMAC_8_INITf 20203
#define FMAC_8_RESETf 20204
#define FMAC_RX_RST_Nf 20205
#define FMAC_TX_RST_Nf 20206
#define FMAL_20B_SRD_20B_LOOPBACKf 20207
#define FMAL_N_BER_GEN_ENf 20208
#define FMAL_N_CM_BRST_LLFC_ENABLERf 20209
#define FMAL_N_CM_BRST_SIZEf 20210
#define FMAL_N_CM_BRST_SIZE_LLFCf 20211
#define FMAL_N_CM_TX_BYTE_MODEf 20212
#define FMAL_N_CM_TX_PERIODf 20213
#define FMAL_N_CM_TX_PERIOD_LLFCf 20214
#define FMAL_N_CORE_40B_LOOPBACKf 20215
#define FMAL_N_ENABLE_CELL_CRCf 20216
#define FMAL_N_ENCODING_TYPEf 20217
#define FMAL_N_FORCE_SIGNAL_DETECTf 20218
#define FMAL_N_LOW_LATENCY_LLFCf 20219
#define FMAL_N_LOW_LATENCY_LLFC_ERR_HANDLINGf 20220
#define FMAL_N_RX_FULL_RATE_ENf 20221
#define FMAL_N_RX_LB_CONTROLLED_BY_FPSf 20222
#define FMAL_N_RX_SLOW_READ_RATEf 20223
#define FMAL_N_TX_FULL_RATE_ENf 20224
#define FMAL_N_TX_PUMP_WHEN_LB_DNf 20225
#define FMAL_RX_SLOW_READ_RATEf 20226
#define FMAL_SIF_CPU_COMMANDf 20227
#define FMAL_SIF_CPU_COMMAND_DATA_VALIDf 20228
#define FMAL_SIF_CPU_COMMAND_LANEf 20229
#define FMAL_SIF_CPU_COMMAND_TRIGGERf 20230
#define FMAL_SIF_CPU_READ_COMMANDf 20231
#define FMAL_SIF_FORCE_SIGNAL_DETECTf 20232
#define FMAL_SIF_FORCE_SIGNAL_DETECT_VALUEf 20233
#define FMAL_SIF_LOOPBACK_IN_CORE_CLOCKf 20234
#define FMC0CREDITCOUNTERf 20235
#define FMC0CREDITCOUNTEROVERFLOWf 20236
#define FMC1CREDITCOUNTERf 20237
#define FMC1CREDITCOUNTEROVERFLOWf 20238
#define FMC2CREDITCOUNTERf 20239
#define FMC2CREDITCOUNTEROVERFLOWf 20240
#define FMC3CREDITCOUNTERf 20241
#define FMC3CREDITCOUNTEROVERFLOWf 20242
#define FMCBDQ2IPSBFMC0FCMAPf 20243
#define FMCBDQ2IPSBFMC1FCMAPf 20244
#define FMCBDQ2IPSBFMC2FCMAPf 20245
#define FMCBDQ2IPSGFMCFCMAPf 20246
#define FMCCREDITSFROMSCHf 20247
#define FMCMAXBURSTf 20248
#define FMCMAXCRRATEf 20249
#define FMCQNUMHIGHf 20250
#define FMCQNUMLOWf 20251
#define FMC_0_CREDIT_COUNTERf 20252
#define FMC_0_CREDIT_COUNTER_OVERFLOWf 20253
#define FMC_1_CREDIT_COUNTERf 20254
#define FMC_1_CREDIT_COUNTER_OVERFLOWf 20255
#define FMC_2_CREDIT_COUNTERf 20256
#define FMC_2_CREDIT_COUNTER_OVERFLOWf 20257
#define FMC_3_CREDIT_COUNTERf 20258
#define FMC_3_CREDIT_COUNTER_OVERFLOWf 20259
#define FMC_BDQ_2_IPS_BFMC_0_FC_MAPf 20260
#define FMC_BDQ_2_IPS_BFMC_1_FC_MAPf 20261
#define FMC_BDQ_2_IPS_BFMC_2_FC_MAPf 20262
#define FMC_BDQ_2_IPS_GFMC_FC_MAPf 20263
#define FMC_CREDITS_FROM_SCHf 20264
#define FMC_DBUFF_OCC_THf 20265
#define FMC_DB_OCC_CNTf 20266
#define FMC_DB_OCC_CNT_OVER_THf 20267
#define FMC_GCI_FLOW_CONTROL_ENABLEDf 20268
#define FMC_GCI_FLOW_CONTROL_FIFO_LEVELf 20269
#define FMC_GCI_FLOW_CONTROL_THRESHOLDf 20270
#define FMC_MAX_BURSTf 20271
#define FMC_MAX_CR_RATEf 20272
#define FMC_QNUM_HIGHf 20273
#define FMC_QNUM_LOWf 20274
#define FMSDELAYBYQUEUEf 20275
#define FMSDELAYCOUNTERf 20276
#define FMSDELAYQUEUEf 20277
#define FMSFLOWSTATUSCOUNTERf 20278
#define FMSFLOWSTATUSCOUNTEROVERFLOWf 20279
#define FMSMAXOCCUPANCYf 20280
#define FMSNRDYf 20281
#define FMS_DELAY_BY_QUEUEf 20282
#define FMS_DELAY_COUNTERf 20283
#define FMS_DELAY_QUEUEf 20284
#define FMS_FLOW_STATUS_COUNTERf 20285
#define FMS_FLOW_STATUS_COUNTER_OVERFLOWf 20286
#define FMS_MAX_OCCUPANCYf 20287
#define FMS_NRDYf 20288
#define FNf 20289
#define FN0f 20290
#define FN1f 20291
#define FNOf 20292
#define FORCEAGGRFC159_128f 20293
#define FORCEAGGRFC191_160f 20294
#define FORCEAGGRFC223_192f 20295
#define FORCEAGGRFC255_224f 20296
#define FORCEAGGRFCOVERRIDEf 20297
#define FORCEALLLOCALf 20298
#define FORCEALPREQUESTf 20299
#define FORCEBUBBLESf 20300
#define FORCECLKONf 20301
#define FORCECLOCKSONf 20302
#define FORCECNMf 20303
#define FORCEDf 20304
#define FORCED_OVF_DISf 20305
#define FORCEEGQSEGMENTATIONf 20306
#define FORCEFABRICf 20307
#define FORCEHIGHFC31_0f 20308
#define FORCEHIGHFC63_32f 20309
#define FORCEHIGHFC81_64f 20310
#define FORCEHIGHFCOVERRIDEf 20311
#define FORCEHTREQUESTf 20312
#define FORCEHWCLOCKREQOFFf 20313
#define FORCEILPREQUESTf 20314
#define FORCELOCALf 20315
#define FORCELOWFC31_0f 20316
#define FORCELOWFC63_32f 20317
#define FORCELOWFC81_64f 20318
#define FORCELOWFCOVERRIDEf 20319
#define FORCENOTRDYf 20320
#define FORCEPROGRAMf 20321
#define FORCEPROGRAMNUMf 20322
#define FORCESYNCf 20323
#define FORCE_ADM_CTRL_FIFO_READf 20324
#define FORCE_AGED_ACKf 20325
#define FORCE_AGED_ENf 20326
#define FORCE_AGED_PKT_COUNTf 20327
#define FORCE_AGED_QUEUEf 20328
#define FORCE_ALL_LOCALf 20329
#define FORCE_BUBBLESf 20330
#define FORCE_CNMf 20331
#define FORCE_COSMASK_31_0f 20332
#define FORCE_COSMASK_47_32f 20333
#define FORCE_CRC_ALL_PKTSf 20334
#define FORCE_CRC_ERROR_ON_CRCf 20335
#define FORCE_CRC_ERROR_ON_DATAf 20336
#define FORCE_CRC_SINGLE_PKTf 20337
#define FORCE_CTL_ERRORf 20338
#define FORCE_DAT_ERRORf 20339
#define FORCE_DEST_ID_IS_FTMH_MCIDf 20340
#define FORCE_DLL_ENf 20341
#define FORCE_ECC_1B_ERRf 20342
#define FORCE_ECC_2B_ERRf 20343
#define FORCE_EGQ_SEGMENTATION_TX_0f 20344
#define FORCE_EGQ_SEGMENTATION_TX_1f 20345
#define FORCE_ERRf 20346
#define FORCE_ERRORf 20347
#define FORCE_ERROR_CI_TM_RD_PARITYf 20348
#define FORCE_ERROR_RD_PARITYf 20349
#define FORCE_ERROR_RFIFO_PARITYf 20350
#define FORCE_ERROR_SELf 20351
#define FORCE_ERROR_WR_PARITYf 20352
#define FORCE_ET_RSP_FIFO_READf 20353
#define FORCE_EXPIREf 20354
#define FORCE_FABRICf 20355
#define FORCE_FULL_STATUS_DEBUGf 20356
#define FORCE_GCIf 20357
#define FORCE_HPRE_ENQ_MSG_PARITY_ERRORf 20358
#define FORCE_INIT_DONEf 20359
#define FORCE_IPRE_ENQDONE_MSG_PARITY_ERRORf 20360
#define FORCE_IPRE_ENQ_MSG_PARITY_ERRORf 20361
#define FORCE_ITS_SIGN_FROM_TSf 20362
#define FORCE_KEY_MEM_PARITY_ERRORf 20363
#define FORCE_KEY_SEARCH_FOR_LOOKUPf 20364
#define FORCE_L2ETU_ACKf 20365
#define FORCE_LINK_ENABLE_Af 20366
#define FORCE_LINK_ENABLE_Bf 20367
#define FORCE_LINK_EN_Af 20368
#define FORCE_LINK_EN_Bf 20369
#define FORCE_LOCALf 20370
#define FORCE_MATCH_PARITY_ERRORf 20371
#define FORCE_MSM_BYTE_ALIGNMENTf 20372
#define FORCE_NOT_RDYf 20373
#define FORCE_NOT_READYf 20374
#define FORCE_PARITY_ERROR_HAf 20375
#define FORCE_PARITY_ERROR_IQf 20376
#define FORCE_PARITY_ERROR_LSf 20377
#define FORCE_PARITY_ERROR_PS_0f 20378
#define FORCE_PARITY_ERROR_PS_1f 20379
#define FORCE_PARITY_ERROR_PS_2f 20380
#define FORCE_PARITY_ERROR_PS_3f 20381
#define FORCE_PARITY_ERROR_PS_4f 20382
#define FORCE_PARITY_ERROR_PS_5f 20383
#define FORCE_PARITY_ERROR_PS_6f 20384
#define FORCE_PAUSEf 20385
#define FORCE_PFC_XONf 20386
#define FORCE_PORT0_ENf 20387
#define FORCE_PORT_FCf 20388
#define FORCE_PORT_FC_OVERRIDEf 20389
#define FORCE_PORT_RESUMEf 20390
#define FORCE_PPP_XONf 20391
#define FORCE_PP_XONf 20392
#define FORCE_PROGRAMf 20393
#define FORCE_PROGRAM_NUMf 20394
#define FORCE_PR_PB_HPRE_PARITY_ERRORf 20395
#define FORCE_PR_PB_IPRE_PARITY_ERRORf 20396
#define FORCE_RESULT_PARITY_ERRORf 20397
#define FORCE_RESULT_TAG_PARITY_ERRORf 20398
#define FORCE_RX_PLANEf 20399
#define FORCE_RX_PLANE_VALUEf 20400
#define FORCE_SIGNAL_DETECTf 20401
#define FORCE_SOT_EVENf 20402
#define FORCE_SPEED_STRAPf 20403
#define FORCE_STATIC_MH_PFMf 20404
#define FORCE_SYNCf 20405
#define FORCE_TCAM_1B_ECC_ERRORf 20406
#define FORCE_TCAM_2B_ECC_ERRORf 20407
#define FORCE_TIME_ALIGNMENT_EVENf 20408
#define FORCE_TIME_ALIGNMENT_ODDf 20409
#define FORCE_TX_PLANEf 20410
#define FORCE_TX_PLANE_VALUEf 20411
#define FORCE_UNCORRECTABLE_ECCf 20412
#define FORCE_UNCORRECTABLE_ERRf 20413
#define FORCE_UNCORRECTABLE_ERRORf 20414
#define FORCE_WRITE_ALLOCATEf 20415
#define FORCE_XOFF_ENQ_REQ_FIFOf 20416
#define FORCE_XOFF_FABRIC_LLFCf 20417
#define FORCE_XOFF_LINE_LLFCf 20418
#define FORCE_XOFF_SQUEUESf 20419
#define FORCE_XOFF_SQUEUE_000f 20420
#define FORCE_XOFF_SQUEUE_001f 20421
#define FORCE_XOFF_SQUEUE_002f 20422
#define FORCE_XOFF_SQUEUE_003f 20423
#define FORCE_XOFF_SQUEUE_004f 20424
#define FORCE_XOFF_SQUEUE_005f 20425
#define FORCE_XOFF_SQUEUE_006f 20426
#define FORCE_XOFF_SQUEUE_007f 20427
#define FORCE_XOFF_SQUEUE_008f 20428
#define FORCE_XOFF_SQUEUE_009f 20429
#define FORCE_XOFF_SQUEUE_010f 20430
#define FORCE_XOFF_SQUEUE_011f 20431
#define FORCE_XOFF_SQUEUE_012f 20432
#define FORCE_XOFF_SQUEUE_013f 20433
#define FORCE_XOFF_SQUEUE_014f 20434
#define FORCE_XOFF_SQUEUE_015f 20435
#define FORCE_XOFF_SQUEUE_016f 20436
#define FORCE_XOFF_SQUEUE_017f 20437
#define FORCE_XOFF_SQUEUE_018f 20438
#define FORCE_XOFF_SQUEUE_019f 20439
#define FORCE_XOFF_SQUEUE_020f 20440
#define FORCE_XOFF_SQUEUE_021f 20441
#define FORCE_XOFF_SQUEUE_022f 20442
#define FORCE_XOFF_SQUEUE_023f 20443
#define FORCE_XOFF_SQUEUE_024f 20444
#define FORCE_XOFF_SQUEUE_025f 20445
#define FORCE_XOFF_SQUEUE_026f 20446
#define FORCE_XOFF_SQUEUE_027f 20447
#define FORCE_XOFF_SQUEUE_028f 20448
#define FORCE_XOFF_SQUEUE_029f 20449
#define FORCE_XOFF_SQUEUE_030f 20450
#define FORCE_XOFF_SQUEUE_031f 20451
#define FORCE_XOFF_SQUEUE_032f 20452
#define FORCE_XOFF_SQUEUE_033f 20453
#define FORCE_XOFF_SQUEUE_034f 20454
#define FORCE_XOFF_SQUEUE_035f 20455
#define FORCE_XOFF_SQUEUE_036f 20456
#define FORCE_XOFF_SQUEUE_037f 20457
#define FORCE_XOFF_SQUEUE_038f 20458
#define FORCE_XOFF_SQUEUE_039f 20459
#define FORCE_XOFF_SQUEUE_040f 20460
#define FORCE_XOFF_SQUEUE_041f 20461
#define FORCE_XOFF_SQUEUE_042f 20462
#define FORCE_XOFF_SQUEUE_043f 20463
#define FORCE_XOFF_SQUEUE_044f 20464
#define FORCE_XOFF_SQUEUE_045f 20465
#define FORCE_XOFF_SQUEUE_046f 20466
#define FORCE_XOFF_SQUEUE_047f 20467
#define FORCE_XOFF_SQUEUE_048f 20468
#define FORCE_XOFF_SQUEUE_049f 20469
#define FORCE_XOFF_SQUEUE_050f 20470
#define FORCE_XOFF_SQUEUE_051f 20471
#define FORCE_XOFF_SQUEUE_052f 20472
#define FORCE_XOFF_SQUEUE_053f 20473
#define FORCE_XOFF_SQUEUE_054f 20474
#define FORCE_XOFF_SQUEUE_055f 20475
#define FORCE_XOFF_SQUEUE_056f 20476
#define FORCE_XOFF_SQUEUE_057f 20477
#define FORCE_XOFF_SQUEUE_058f 20478
#define FORCE_XOFF_SQUEUE_059f 20479
#define FORCE_XOFF_SQUEUE_060f 20480
#define FORCE_XOFF_SQUEUE_061f 20481
#define FORCE_XOFF_SQUEUE_062f 20482
#define FORCE_XOFF_SQUEUE_063f 20483
#define FORCE_XOFF_SQUEUE_064f 20484
#define FORCE_XOFF_SQUEUE_065f 20485
#define FORCE_XOFF_SQUEUE_066f 20486
#define FORCE_XOFF_SQUEUE_067f 20487
#define FORCE_XOFF_SQUEUE_068f 20488
#define FORCE_XOFF_SQUEUE_069f 20489
#define FORCE_XOFF_SQUEUE_070f 20490
#define FORCE_XOFF_SQUEUE_071f 20491
#define FORCE_XOFF_SQUEUE_072f 20492
#define FORCE_XOFF_SQUEUE_073f 20493
#define FORCE_XOFF_SQUEUE_074f 20494
#define FORCE_XOFF_SQUEUE_075f 20495
#define FORCE_XOFF_SQUEUE_076f 20496
#define FORCE_XOFF_SQUEUE_077f 20497
#define FORCE_XOFF_SQUEUE_078f 20498
#define FORCE_XOFF_SQUEUE_079f 20499
#define FORCE_XOFF_SQUEUE_080f 20500
#define FORCE_XOFF_SQUEUE_081f 20501
#define FORCE_XOFF_SQUEUE_082f 20502
#define FORCE_XOFF_SQUEUE_083f 20503
#define FORCE_XOFF_SQUEUE_084f 20504
#define FORCE_XOFF_SQUEUE_085f 20505
#define FORCE_XOFF_SQUEUE_086f 20506
#define FORCE_XOFF_SQUEUE_087f 20507
#define FORCE_XOFF_SQUEUE_088f 20508
#define FORCE_XOFF_SQUEUE_089f 20509
#define FORCE_XOFF_SQUEUE_090f 20510
#define FORCE_XOFF_SQUEUE_091f 20511
#define FORCE_XOFF_SQUEUE_092f 20512
#define FORCE_XOFF_SQUEUE_093f 20513
#define FORCE_XOFF_SQUEUE_094f 20514
#define FORCE_XOFF_SQUEUE_095f 20515
#define FORCE_XOFF_SQUEUE_096f 20516
#define FORCE_XOFF_SQUEUE_097f 20517
#define FORCE_XOFF_SQUEUE_098f 20518
#define FORCE_XOFF_SQUEUE_099f 20519
#define FORCE_XOFF_SQUEUE_100f 20520
#define FORCE_XOFF_SQUEUE_101f 20521
#define FORCE_XOFF_SQUEUE_102f 20522
#define FORCE_XOFF_SQUEUE_103f 20523
#define FORCE_XOFF_SQUEUE_104f 20524
#define FORCE_XOFF_SQUEUE_105f 20525
#define FORCE_XOFF_SQUEUE_106f 20526
#define FORCE_XOFF_SQUEUE_107f 20527
#define FORCE_XOFF_SQUEUE_108f 20528
#define FORCE_XOFF_SQUEUE_109f 20529
#define FORCE_XOFF_SQUEUE_110f 20530
#define FORCE_XOFF_SQUEUE_111f 20531
#define FORCE_XOFF_SQUEUE_112f 20532
#define FORCE_XOFF_SQUEUE_113f 20533
#define FORCE_XOFF_SQUEUE_114f 20534
#define FORCE_XOFF_SQUEUE_115f 20535
#define FORCE_XOFF_SQUEUE_116f 20536
#define FORCE_XOFF_SQUEUE_117f 20537
#define FORCE_XOFF_SQUEUE_118f 20538
#define FORCE_XOFF_SQUEUE_119f 20539
#define FORCE_XOFF_SQUEUE_120f 20540
#define FORCE_XOFF_SQUEUE_121f 20541
#define FORCE_XOFF_SQUEUE_122f 20542
#define FORCE_XOFF_SQUEUE_123f 20543
#define FORCE_XOFF_SQUEUE_124f 20544
#define FORCE_XOFF_SQUEUE_125f 20545
#define FORCE_XOFF_SQUEUE_126f 20546
#define FORCE_XOFF_SQUEUE_127f 20547
#define FORCE_XOR_GENf 20548
#define FORCE_XOR_GENERATIONf 20549
#define FORCE_XOR_GEN_L2MCf 20550
#define FORCE_XOR_GEN_L3_IPMCf 20551
#define FORCE_XOR_GEN_NHOPf 20552
#define FOREVERf 20553
#define FORMATf 20554
#define FORMATA__CUD1f 20555
#define FORMATA__CUD2f 20556
#define FORMATA__CUD3f 20557
#define FORMATA__FORMAT_SELECTf 20558
#define FORMATA__LINKPTRf 20559
#define FORMATA__OMT_PORT3f 20560
#define FORMATA__OTM_PORT2f 20561
#define FORMATB__CUD2f 20562
#define FORMATB__CUD3f 20563
#define FORMATB__FORMAT_SELECTf 20564
#define FORMATB__LINKPTRf 20565
#define FORMATB__MULTICAST_BITMAP_PTR3f 20566
#define FORMATB__OTM_PORT2f 20567
#define FORMATB__RESERVEDf 20568
#define FORMATC__CUD2f 20569
#define FORMATC__CUD3f 20570
#define FORMATC__FORMAT_SELECTf 20571
#define FORMATC__LINKPTRf 20572
#define FORMATC__MULTICAST_BITMAP_PTR2f 20573
#define FORMATC__MULTICAST_BITMAP_PTR3f 20574
#define FORMATC__RESERVEDf 20575
#define FORMAT_CODEf 20576
#define FORMAT_CODE_MASKf 20577
#define FORMAT_OPCODEf 20578
#define FORMAT_TYPEf 20579
#define FORWARDACTIONENABLEf 20580
#define FORWARDINGSTRENGTHf 20581
#define FORWARDING_CODEf 20582
#define FORWARDING_CODE_MASKf 20583
#define FORWARDING_FIELDf 20584
#define FORWARDING_FIELD_TYPEf 20585
#define FORWARDING_HEADER_NEXT_PROTOCOLf 20586
#define FORWARDING_HEADER_NEXT_PROTOCOL_MASKf 20587
#define FORWARDING_HEADER_PLUS_ONE_NEXT_PROTOCOLf 20588
#define FORWARDING_HEADER_PLUS_ONE_NEXT_PROTOCOL_MASKf 20589
#define FORWARDING_HEADER_QUALIFIERf 20590
#define FORWARDING_HEADER_QUALIFIER_MASKf 20591
#define FORWARDING_INFOf 20592
#define FORWARDING_OFFSET_INDEXf 20593
#define FORWARDING_OFFSET_INDEX_EXTf 20594
#define FORWARDING_OFFSET_INDEX_MASKf 20595
#define FORWARDING_STRENGTHf 20596
#define FORWARD_DISABLEf 20597
#define FORWARD_SRC_ROUTED_PKTSf 20598
#define FORWARD_STRENGTHf 20599
#define FOURTHBYTEACCESSf 20600
#define FOUR_BYTE_REMOVE_ENABLEf 20601
#define FOUR_BYTE_REMOVE_OFFSETf 20602
#define FPf 20603
#define FP0RSPFIFOCOUNT_GTE_HITHRf 20604
#define FP0RSPFIFO_FULLf 20605
#define FP0RSPFIFO_OVERFLOWf 20606
#define FP0RSPFIFO_TMf 20607
#define FP1RSPFIFOCOUNT_GTE_HITHRf 20608
#define FP1RSPFIFO_FULLf 20609
#define FP1RSPFIFO_OVERFLOWf 20610
#define FP1RSPFIFO_TMf 20611
#define FPCF_ENf 20612
#define FPCF_RDMODEf 20613
#define FPCREQFIFO_BK2BK_WRf 20614
#define FPCREQFIFO_EMPTYf 20615
#define FPCREQFIFO_FULLf 20616
#define FPCREQFIFO_OVERFLOWf 20617
#define FPCREQFIFO_RD_DISABLEf 20618
#define FPCREQFIFO_SHOW_CUR_COUNTf 20619
#define FPCREQFIFO_TMf 20620
#define FPF_DEQ_FC_THRESHOLD_Hf 20621
#define FPF_DEQ_FC_THRESHOLD_Lf 20622
#define FPS_N_RX_BER_CNT_THf 20623
#define FPS_N_RX_BER_FORCE_ENf 20624
#define FPS_N_RX_BER_FORCE_VALf 20625
#define FPS_N_RX_BER_HIf 20626
#define FPS_N_RX_BER_MASK_SYNC_STATUSf 20627
#define FPS_N_RX_BER_TIMER_US_THf 20628
#define FPS_N_RX_FEC_BUF_0_INITIATE_ECC_1B_ERRf 20629
#define FPS_N_RX_FEC_BUF_0_INITIATE_ECC_2B_ERRf 20630
#define FPS_N_RX_FEC_BUF_1_INITIATE_ECC_1B_ERRf 20631
#define FPS_N_RX_FEC_BUF_1_INITIATE_ECC_2B_ERRf 20632
#define FPS_N_RX_FEC_ERR_MARK_ALLf 20633
#define FPS_N_RX_FEC_ERR_MARK_ENf 20634
#define FPS_N_RX_FEC_FEC_ENf 20635
#define FPS_N_RX_FEC_FORCE_LOCK_ENf 20636
#define FPS_N_RX_FEC_FORCE_LOCK_VALf 20637
#define FPS_N_RX_FEC_FORCE_SLIP_ENf 20638
#define FPS_N_RX_FEC_FORCE_SLIP_VALf 20639
#define FPS_N_RX_FEC_FRAME_SYNC_Mf 20640
#define FPS_N_RX_FEC_FRAME_SYNC_Nf 20641
#define FPS_N_RX_FEC_SCR_BYPASSf 20642
#define FPS_N_RX_FEC_SWAP_INf 20643
#define FPS_N_RX_FEC_SWAP_OUTf 20644
#define FPS_N_RX_FEC_SYNDROM_SELf 20645
#define FPS_N_RX_GS_RSTNf 20646
#define FPS_N_RX_GS_SWAP_INf 20647
#define FPS_N_RX_GS_SWAP_OUTf 20648
#define FPS_N_RX_SYNC_FORCE_LCK_ENf 20649
#define FPS_N_RX_SYNC_FORCE_LCK_VALf 20650
#define FPS_N_RX_SYNC_FORCE_SLP_ENf 20651
#define FPS_N_RX_SYNC_FORCE_SLP_VALf 20652
#define FPS_N_RX_SYNC_SH_CNT_THf 20653
#define FPS_N_RX_SYNC_SH_INV_CNT_THf 20654
#define FPS_N_RX_SYNC_STATUSf 20655
#define FPS_N_RX_SYNC_STATUS_CHf 20656
#define FPS_N_TX_FEC_ENf 20657
#define FPS_N_TX_FEC_RSTNf 20658
#define FPS_N_TX_FEC_SCR_BYPASSf 20659
#define FPS_N_TX_FEC_SWAP_INf 20660
#define FPS_N_TX_FEC_SWAP_OUTf 20661
#define FPS_N_TX_FEC_SYNDROM_SELf 20662
#define FPS_N_TX_GS_RSTNf 20663
#define FPS_N_TX_GS_SWAP_INf 20664
#define FPS_N_TX_GS_SWAP_OUTf 20665
#define FP_CAM_BIST_DONEf 20666
#define FP_CAM_BIST_ENABLE_LOWER_ALLf 20667
#define FP_CAM_BIST_ENABLE_SLICE_0f 20668
#define FP_CAM_BIST_ENABLE_SLICE_0_LOWERf 20669
#define FP_CAM_BIST_ENABLE_SLICE_0_UPPERf 20670
#define FP_CAM_BIST_ENABLE_SLICE_1f 20671
#define FP_CAM_BIST_ENABLE_SLICE_10f 20672
#define FP_CAM_BIST_ENABLE_SLICE_10_LOWERf 20673
#define FP_CAM_BIST_ENABLE_SLICE_10_UPPERf 20674
#define FP_CAM_BIST_ENABLE_SLICE_11f 20675
#define FP_CAM_BIST_ENABLE_SLICE_11_LOWERf 20676
#define FP_CAM_BIST_ENABLE_SLICE_11_UPPERf 20677
#define FP_CAM_BIST_ENABLE_SLICE_12f 20678
#define FP_CAM_BIST_ENABLE_SLICE_12_LOWERf 20679
#define FP_CAM_BIST_ENABLE_SLICE_12_UPPERf 20680
#define FP_CAM_BIST_ENABLE_SLICE_13f 20681
#define FP_CAM_BIST_ENABLE_SLICE_13_LOWERf 20682
#define FP_CAM_BIST_ENABLE_SLICE_13_UPPERf 20683
#define FP_CAM_BIST_ENABLE_SLICE_14f 20684
#define FP_CAM_BIST_ENABLE_SLICE_14_LOWERf 20685
#define FP_CAM_BIST_ENABLE_SLICE_14_UPPERf 20686
#define FP_CAM_BIST_ENABLE_SLICE_15f 20687
#define FP_CAM_BIST_ENABLE_SLICE_15_LOWERf 20688
#define FP_CAM_BIST_ENABLE_SLICE_15_UPPERf 20689
#define FP_CAM_BIST_ENABLE_SLICE_1_LOWERf 20690
#define FP_CAM_BIST_ENABLE_SLICE_1_UPPERf 20691
#define FP_CAM_BIST_ENABLE_SLICE_2f 20692
#define FP_CAM_BIST_ENABLE_SLICE_2_LOWERf 20693
#define FP_CAM_BIST_ENABLE_SLICE_2_UPPERf 20694
#define FP_CAM_BIST_ENABLE_SLICE_3f 20695
#define FP_CAM_BIST_ENABLE_SLICE_3_LOWERf 20696
#define FP_CAM_BIST_ENABLE_SLICE_3_UPPERf 20697
#define FP_CAM_BIST_ENABLE_SLICE_4f 20698
#define FP_CAM_BIST_ENABLE_SLICE_4_LOWERf 20699
#define FP_CAM_BIST_ENABLE_SLICE_4_UPPERf 20700
#define FP_CAM_BIST_ENABLE_SLICE_5f 20701
#define FP_CAM_BIST_ENABLE_SLICE_5_LOWERf 20702
#define FP_CAM_BIST_ENABLE_SLICE_5_UPPERf 20703
#define FP_CAM_BIST_ENABLE_SLICE_6f 20704
#define FP_CAM_BIST_ENABLE_SLICE_6_LOWERf 20705
#define FP_CAM_BIST_ENABLE_SLICE_6_UPPERf 20706
#define FP_CAM_BIST_ENABLE_SLICE_7f 20707
#define FP_CAM_BIST_ENABLE_SLICE_7_LOWERf 20708
#define FP_CAM_BIST_ENABLE_SLICE_7_UPPERf 20709
#define FP_CAM_BIST_ENABLE_SLICE_8f 20710
#define FP_CAM_BIST_ENABLE_SLICE_8_LOWERf 20711
#define FP_CAM_BIST_ENABLE_SLICE_8_UPPERf 20712
#define FP_CAM_BIST_ENABLE_SLICE_9f 20713
#define FP_CAM_BIST_ENABLE_SLICE_9_LOWERf 20714
#define FP_CAM_BIST_ENABLE_SLICE_9_UPPERf 20715
#define FP_CAM_BIST_ENABLE_UPPER_ALLf 20716
#define FP_CAM_BIST_GOf 20717
#define FP_CAM_BIST_SKIP_COUNTf 20718
#define FP_CAM_CONTROL_SLICE_0f 20719
#define FP_CAM_CONTROL_SLICE_1f 20720
#define FP_CAM_CONTROL_SLICE_10f 20721
#define FP_CAM_CONTROL_SLICE_11f 20722
#define FP_CAM_CONTROL_SLICE_12f 20723
#define FP_CAM_CONTROL_SLICE_13f 20724
#define FP_CAM_CONTROL_SLICE_14f 20725
#define FP_CAM_CONTROL_SLICE_15f 20726
#define FP_CAM_CONTROL_SLICE_2f 20727
#define FP_CAM_CONTROL_SLICE_3f 20728
#define FP_CAM_CONTROL_SLICE_4f 20729
#define FP_CAM_CONTROL_SLICE_5f 20730
#define FP_CAM_CONTROL_SLICE_6f 20731
#define FP_CAM_CONTROL_SLICE_7f 20732
#define FP_CAM_CONTROL_SLICE_8f 20733
#define FP_CAM_CONTROL_SLICE_9f 20734
#define FP_CAM_DEBUG_ENABLE_LOWER_ALLf 20735
#define FP_CAM_DEBUG_ENABLE_SLICE_0f 20736
#define FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf 20737
#define FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf 20738
#define FP_CAM_DEBUG_ENABLE_SLICE_1f 20739
#define FP_CAM_DEBUG_ENABLE_SLICE_10f 20740
#define FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf 20741
#define FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf 20742
#define FP_CAM_DEBUG_ENABLE_SLICE_11f 20743
#define FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf 20744
#define FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf 20745
#define FP_CAM_DEBUG_ENABLE_SLICE_12f 20746
#define FP_CAM_DEBUG_ENABLE_SLICE_12_LOWERf 20747
#define FP_CAM_DEBUG_ENABLE_SLICE_12_UPPERf 20748
#define FP_CAM_DEBUG_ENABLE_SLICE_13f 20749
#define FP_CAM_DEBUG_ENABLE_SLICE_13_LOWERf 20750
#define FP_CAM_DEBUG_ENABLE_SLICE_13_UPPERf 20751
#define FP_CAM_DEBUG_ENABLE_SLICE_14f 20752
#define FP_CAM_DEBUG_ENABLE_SLICE_14_LOWERf 20753
#define FP_CAM_DEBUG_ENABLE_SLICE_14_UPPERf 20754
#define FP_CAM_DEBUG_ENABLE_SLICE_15f 20755
#define FP_CAM_DEBUG_ENABLE_SLICE_15_LOWERf 20756
#define FP_CAM_DEBUG_ENABLE_SLICE_15_UPPERf 20757
#define FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf 20758
#define FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf 20759
#define FP_CAM_DEBUG_ENABLE_SLICE_2f 20760
#define FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf 20761
#define FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf 20762
#define FP_CAM_DEBUG_ENABLE_SLICE_3f 20763
#define FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf 20764
#define FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf 20765
#define FP_CAM_DEBUG_ENABLE_SLICE_4f 20766
#define FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf 20767
#define FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf 20768
#define FP_CAM_DEBUG_ENABLE_SLICE_5f 20769
#define FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf 20770
#define FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf 20771
#define FP_CAM_DEBUG_ENABLE_SLICE_6f 20772
#define FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf 20773
#define FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf 20774
#define FP_CAM_DEBUG_ENABLE_SLICE_7f 20775
#define FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf 20776
#define FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf 20777
#define FP_CAM_DEBUG_ENABLE_SLICE_8f 20778
#define FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf 20779
#define FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf 20780
#define FP_CAM_DEBUG_ENABLE_SLICE_9f 20781
#define FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf 20782
#define FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf 20783
#define FP_CAM_DEBUG_ENABLE_UPPER_ALLf 20784
#define FP_CAM_ENABLE_SLICE_0f 20785
#define FP_CAM_ENABLE_SLICE_1f 20786
#define FP_CAM_ENABLE_SLICE_10f 20787
#define FP_CAM_ENABLE_SLICE_11f 20788
#define FP_CAM_ENABLE_SLICE_12f 20789
#define FP_CAM_ENABLE_SLICE_13f 20790
#define FP_CAM_ENABLE_SLICE_14f 20791
#define FP_CAM_ENABLE_SLICE_15f 20792
#define FP_CAM_ENABLE_SLICE_2f 20793
#define FP_CAM_ENABLE_SLICE_3f 20794
#define FP_CAM_ENABLE_SLICE_4f 20795
#define FP_CAM_ENABLE_SLICE_5f 20796
#define FP_CAM_ENABLE_SLICE_6f 20797
#define FP_CAM_ENABLE_SLICE_7f 20798
#define FP_CAM_ENABLE_SLICE_8f 20799
#define FP_CAM_ENABLE_SLICE_9f 20800
#define FP_CAM_S10_STATUSf 20801
#define FP_CAM_S12_STATUSf 20802
#define FP_CAM_S14_STATUSf 20803
#define FP_CAM_S15_STATUSf 20804
#define FP_CAM_S2_STATUSf 20805
#define FP_CAM_S3_STATUSf 20806
#define FP_CAM_S5_STATUSf 20807
#define FP_CAM_S6_STATUSf 20808
#define FP_CAM_S8_STATUSf 20809
#define FP_COSf 20810
#define FP_COS_CAPTf 20811
#define FP_FIELDSEL_DCMf 20812
#define FP_FIELDSEL_PMf 20813
#define FP_FIELDSEL_TMf 20814
#define FP_FIELD_SEL_PAR_ERRf 20815
#define FP_FIFO0_DEPTHf 20816
#define FP_FIFO0_LOW_WATERMARKf 20817
#define FP_FIFO1_DEPTHf 20818
#define FP_FIFO1_LOW_WATERMARKf 20819
#define FP_FIFO2_DEPTHf 20820
#define FP_FIFO2_LOW_WATERMARKf 20821
#define FP_FIFO3_DEPTHf 20822
#define FP_FIFO3_LOW_WATERMARKf 20823
#define FP_FIFO4_DEPTHf 20824
#define FP_FIFO4_LOW_WATERMARKf 20825
#define FP_FIFO_ERRORf 20826
#define FP_FIFO_ERROR_DISINTf 20827
#define FP_FIXED_KEY_EXPANSIONf 20828
#define FP_FLEX_KEY_SELECTOR_OFFSETf 20829
#define FP_INITf 20830
#define FP_INIT_DONEf 20831
#define FP_INIT_END_PAGEf 20832
#define FP_INIT_START_PAGEf 20833
#define FP_INNER_VLAN_OVERLAY_ENABLEf 20834
#define FP_KEY_FORCE_VIDf 20835
#define FP_LOOKUP_ENABLE_ALLf 20836
#define FP_LOOKUP_ENABLE_ALL_SLICESf 20837
#define FP_LOOKUP_ENABLE_SLICE_0f 20838
#define FP_LOOKUP_ENABLE_SLICE_1f 20839
#define FP_LOOKUP_ENABLE_SLICE_10f 20840
#define FP_LOOKUP_ENABLE_SLICE_11f 20841
#define FP_LOOKUP_ENABLE_SLICE_12f 20842
#define FP_LOOKUP_ENABLE_SLICE_13f 20843
#define FP_LOOKUP_ENABLE_SLICE_14f 20844
#define FP_LOOKUP_ENABLE_SLICE_15f 20845
#define FP_LOOKUP_ENABLE_SLICE_2f 20846
#define FP_LOOKUP_ENABLE_SLICE_3f 20847
#define FP_LOOKUP_ENABLE_SLICE_4f 20848
#define FP_LOOKUP_ENABLE_SLICE_5f 20849
#define FP_LOOKUP_ENABLE_SLICE_6f 20850
#define FP_LOOKUP_ENABLE_SLICE_7f 20851
#define FP_LOOKUP_ENABLE_SLICE_8f 20852
#define FP_LOOKUP_ENABLE_SLICE_9f 20853
#define FP_METER_SPAREf 20854
#define FP_NON_ROTATED_CAM_CONTROL_f 20855
#define FP_OVERFLOWf 20856
#define FP_OVERFLOW_DISINTf 20857
#define FP_OVERFLOW_PAGEf 20858
#define FP_POLICY_TABLE_Af 20859
#define FP_POLICY_TABLE_Bf 20860
#define FP_POLICY_TABLE_TMf 20861
#define FP_POLICY_TABLE_WWf 20862
#define FP_PORT_FIELD_SEL_INDEXf 20863
#define FP_PORT_FIELD_SEL_MODEf 20864
#define FP_PORT_FIELD_SEL_PARITY_ENf 20865
#define FP_PORT_FIELD_SEL_PDA_0f 20866
#define FP_PORT_FIELD_SEL_PDA_1f 20867
#define FP_PORT_FIELD_SEL_PDA_2f 20868
#define FP_PORT_FIELD_SEL_PDA_3f 20869
#define FP_PORT_SELECT_TYPEf 20870
#define FP_PROFILE_SETf 20871
#define FP_REFRESH_ENABLEf 20872
#define FP_REFRESH_ERRf 20873
#define FP_REFRESH_MAXf 20874
#define FP_REFRESH_MODEf 20875
#define FP_ROTATED_CAM_CONTROL_f 20876
#define FP_SCOREBOARD0_TMf 20877
#define FP_SCOREBOARD1_TMf 20878
#define FP_SCOREBOARD_PRESERVE_ON_READf 20879
#define FP_SLICEf 20880
#define FP_SLICE_ENABLEf 20881
#define FP_SLICE_ENABLE_ALLf 20882
#define FP_SLICE_ENABLE_ALL_SLICESf 20883
#define FP_SLICE_ENABLE_SLICE_0f 20884
#define FP_SLICE_ENABLE_SLICE_1f 20885
#define FP_SLICE_ENABLE_SLICE_10f 20886
#define FP_SLICE_ENABLE_SLICE_11f 20887
#define FP_SLICE_ENABLE_SLICE_12f 20888
#define FP_SLICE_ENABLE_SLICE_13f 20889
#define FP_SLICE_ENABLE_SLICE_14f 20890
#define FP_SLICE_ENABLE_SLICE_15f 20891
#define FP_SLICE_ENABLE_SLICE_2f 20892
#define FP_SLICE_ENABLE_SLICE_3f 20893
#define FP_SLICE_ENABLE_SLICE_4f 20894
#define FP_SLICE_ENABLE_SLICE_5f 20895
#define FP_SLICE_ENABLE_SLICE_6f 20896
#define FP_SLICE_ENABLE_SLICE_7f 20897
#define FP_SLICE_ENABLE_SLICE_8f 20898
#define FP_SLICE_ENABLE_SLICE_9f 20899
#define FP_UDF_CAM_TMf 20900
#define FP_UDF_PARITY_ENf 20901
#define FP_UDF_PAR_ERRf 20902
#define FP_UDF_RAM_PDAf 20903
#define FP_UDF_RAM_PMf 20904
#define FP_UDF_RAM_TMf 20905
#define FP_UDF_TMf 20906
#define FP_UNDERFLOWf 20907
#define FP_UNDERFLOW_DISINTf 20908
#define FQMECCMASKf 20909
#define FQM_PAR_ERRORf 20910
#define FQM_PAR_ERROR_INITf 20911
#define FQM_PAR_ERROR_MASKf 20912
#define FQPNIFPORTMUXf 20913
#define FQPPACKETCOUNTERf 20914
#define FQPSPRPERPORTDISf 20915
#define FQP_BUBBLE_DELAYf 20916
#define FQP_BUBBLE_TRIGGERf 20917
#define FQP_CELL_COUNTERf 20918
#define FQP_CONST_BUBBLE_ENf 20919
#define FQP_MASK_CRPS_BUBBLE_REQf 20920
#define FQP_NIF_PORT_MUXf 20921
#define FQP_ONLY_CPU_BUBBLEf 20922
#define FQP_PACKET_COUNTERf 20923
#define FQP_QM_BFR_LST_SEG_SIZEf 20924
#define FQP_QM_CGM_MC_TCf 20925
#define FQP_QM_CIRf 20926
#define FQP_QM_DATA_COPYf 20927
#define FQP_QM_LST_SEG_SIZEf 20928
#define FQP_QM_OTMf 20929
#define FQP_QM_PQP_QNUMf 20930
#define FQP_QM_RPTRf 20931
#define FQP_QM_SIZE_256f 20932
#define FQP_QM_TCGf 20933
#define FQP_QM_UC_DECf 20934
#define FQRDYTHf 20935
#define FQ_EMPTYf 20936
#define FQ_RDY_THf 20937
#define FRf 20938
#define FRACf 20939
#define FRAC_NSf 20940
#define FRAGf 20941
#define FRAGMENTf 20942
#define FRAGMENTATIONf 20943
#define FRAGMENT_DATAf 20944
#define FRAGMENT_EOFf 20945
#define FRAGMENT_EOF_MASKf 20946
#define FRAGMENT_IDf 20947
#define FRAGMENT_ID_ECC_ENf 20948
#define FRAGMENT_ID_TMf 20949
#define FRAGMENT_MASKf 20950
#define FRAGMENT_SOFf 20951
#define FRAGMENT_SOF_MASKf 20952
#define FRAGM_DISCf 20953
#define FRAGM_IDf 20954
#define FRAGM_TYPEf 20955
#define FRAG_CHECK_HDR_LENGTH_ERRORf 20956
#define FRAG_CHECK_HDR_LENGTH_ERROR_DISINTf 20957
#define FRAG_CHECK_IPV4_HDR0_LENGTH_ERRORf 20958
#define FRAG_CHECK_IPV4_HDR0_LENGTH_ERROR_DISINTf 20959
#define FRAG_CHECK_IPV4_HDR1_LENGTH_ERRORf 20960
#define FRAG_CHECK_IPV4_HDR1_LENGTH_ERROR_DISINTf 20961
#define FRAG_CHECK_TOTAL_LENGTH_ERRORf 20962
#define FRAG_CHECK_TOTAL_LENGTH_ERROR_DISINTf 20963
#define FRAG_COPY_TO_CPUf 20964
#define FRAG_DROPf 20965
#define FRAG_DROP_UPTO_EOFf 20966
#define FRAG_ENf 20967
#define FRAG_HDR_LENGTHf 20968
#define FRAG_HEADER_ECC_ENf 20969
#define FRAG_HEADER_TMf 20970
#define FRAG_IDf 20971
#define FRAG_ID_MASKf 20972
#define FRAG_ID_PAR_ENf 20973
#define FRAG_ID_PDAf 20974
#define FRAG_ID_TMf 20975
#define FRAG_IPV4_HDR0_LENGTHf 20976
#define FRAG_IPV4_HDR1_LENGTHf 20977
#define FRAG_LOCf 20978
#define FRAG_MTUf 20979
#define FRAG_PACKET_ECC_ENf 20980
#define FRAG_PACKET_TMf 20981
#define FRAG_QIDf 20982
#define FRAG_REMAINING_BYTE_COUNTf 20983
#define FRAG_SOPf 20984
#define FRAG_TOTAL_HDR0_LENGTHf 20985
#define FRAG_VALIDf 20986
#define FRAMECOUNTf 20987
#define FRAMELEN_ADJf 20988
#define FRAMES_DISCARDEDf 20989
#define FRAMES_PER_CONTEXTf 20990
#define FRAMES_RECEIVEDf 20991
#define FRAME_BYTE_COUNTf 20992
#define FRAME_CRC_ERROR_INT_ENABLEf 20993
#define FRAME_CRC_ERROR_INT_STATUSf 20994
#define FRAME_DISCARD_ERRORf 20995
#define FRAME_DISCARD_ERROR_DISINTf 20996
#define FRAME_FCS_ENABLEf 20997
#define FRAME_INDEXf 20998
#define FRAME_IN_DROP_STATEf 20999
#define FRAME_LENf 21000
#define FRAME_LENGTHf 21001
#define FRAME_LIST_ROLLOVERf 21002
#define FRAME_LIST_ROLLOVER_ENABLEf 21003
#define FRAME_LIST_SIZEf 21004
#define FRAME_NUMBERf 21005
#define FRAME_PTRf 21006
#define FRAME_TYPEf 21007
#define FRAMING_ERROR_INT_ENABLEf 21008
#define FRAMING_ERROR_INT_LOG_VALIDf 21009
#define FRAMING_ERROR_INT_STATUSf 21010
#define FRAMING_ERROR_LOG_ENABLEf 21011
#define FRBDBFCHPf 21012
#define FRBDBFCLPf 21013
#define FRBDBRJCTf 21014
#define FRBDBRNGVAL0f 21015
#define FRBDBRNGVAL1f 21016
#define FRBDBRNGVAL2f 21017
#define FRBDBRNGVAL3f 21018
#define FRBDBTH0f 21019
#define FRBDBTH1f 21020
#define FRBDBTH2f 21021
#define FRCEGQOFPFCf 21022
#define FRCILKNOOBTXINTF0f 21023
#define FRCILKNOOBTXINTF1f 21024
#define FRCILKNOOBTXLANESf 21025
#define FRCIPTCDf 21026
#define FRCLNKNUMf 21027
#define FRCLNKNUMHIGHf 21028
#define FRCLNKSHIGHf 21029
#define FRCNIFCLSBENf 21030
#define FRCNIFCLSBFCf 21031
#define FRCNIFFASTLLFCf 21032
#define FRCNIFLLVLENf 21033
#define FRCNIFLNKFCf 21034
#define FRCSCHCHNPORTFCf 21035
#define FRCSCHCPUPORTFCf 21036
#define FRCSCHDEVFCf 21037
#define FRCSCHERPFCf 21038
#define FRCSCHHRFCf 21039
#define FRCSCHOFPHRFCf 21040
#define FRCSCHRCLPORTFCf 21041
#define FRC_EGQ_PFCf 21042
#define FRC_ILKN_OOB_TX_0_INTFf 21043
#define FRC_ILKN_OOB_TX_0_LANESf 21044
#define FRC_ILKN_OOB_TX_1_INTFf 21045
#define FRC_ILKN_OOB_TX_1_LANESf 21046
#define FRC_IPT_CDf 21047
#define FRC_LNKS_HIGHf 21048
#define FRC_LNK_NUMf 21049
#define FRC_LNK_NUM_HIGHf 21050
#define FRC_NIF_FAST_LLFCf 21051
#define FRC_NIF_LLVL_ENf 21052
#define FRC_NIF_LNK_FCf 21053
#define FRC_NIF_PFCf 21054
#define FRC_NIF_PFC_ENf 21055
#define FRC_SCH_DEV_FCf 21056
#define FRC_SCH_ERP_FCf 21057
#define FRC_SCH_ERP_TC_FCf 21058
#define FRC_SCH_IF_FCf 21059
#define FRC_SCH_PFCf 21060
#define FRDBCOUNTFLMCf 21061
#define FRDBCOUNTMNMCf 21062
#define FRDBCOUNTUCf 21063
#define FRDBFLMCMINOCf 21064
#define FRDBFLMCRJCTf 21065
#define FRDBMINOCf 21066
#define FRDBMNMCMINOCf 21067
#define FRDBMNMCRJCTf 21068
#define FRDBUCRJCTf 21069
#define FREEf 21070
#define FREEBDBCOUNTf 21071
#define FREEBDBMINOCf 21072
#define FREEBDBOVFf 21073
#define FREEBDBOVFMASKf 21074
#define FREEBDBPROTERRMASKf 21075
#define FREEBDBUNFf 21076
#define FREEBDBUNFMASKf 21077
#define FREEBUFFERMEMORYf 21078
#define FREEDESCRIPTORMEMORYf 21079
#define FREEFLAGBITMAPf 21080
#define FREELISTf 21081
#define FREELIST0f 21082
#define FREELIST1f 21083
#define FREEPCBFIFOINITDONEf 21084
#define FREEPCBMEMORYECCERRORMASK_N_MASKf 21085
#define FREEPCBMEMORYECCERROR_Nf 21086
#define FREEPCBSECCERROR_Nf 21087
#define FREEPCBSECCERROR_N_MASKf 21088
#define FREEZE_IP_CNTSf 21089
#define FREEZE_IP_DROPf 21090
#define FREEZE_OP_DROPf 21091
#define FREE_BDB_COUNTf 21092
#define FREE_BDB_MIN_OCf 21093
#define FREE_BDB_OVFf 21094
#define FREE_BDB_OVF_MASKf 21095
#define FREE_BDB_PROT_ERR_MASKf 21096
#define FREE_BDB_UNFf 21097
#define FREE_BDB_UNF_MASKf 21098
#define FREE_BUFFER_MEMORYf 21099
#define FREE_CACHE_FIFO_CORRECTED_ECC_ERRORf 21100
#define FREE_CACHE_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 21101
#define FREE_CACHE_FIFO_UNCORRECTED_ECC_ERRORf 21102
#define FREE_CACHE_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 21103
#define FREE_CACHE_FULL_ERRORf 21104
#define FREE_CACHE_FULL_ERROR_DISINTf 21105
#define FREE_CACHE_THRESHf 21106
#define FREE_CHAIN_FIFO0_AEMPTYf 21107
#define FREE_CHAIN_FIFO0_AEMPTY_DISINTf 21108
#define FREE_CHAIN_FIFO0_AFULLf 21109
#define FREE_CHAIN_FIFO0_AFULL_DISINTf 21110
#define FREE_CHAIN_FIFO0_DISABLE_ECCf 21111
#define FREE_CHAIN_FIFO0_ECC_CORRUPTf 21112
#define FREE_CHAIN_FIFO1_AEMPTYf 21113
#define FREE_CHAIN_FIFO1_AEMPTY_DISINTf 21114
#define FREE_CHAIN_FIFO1_AFULLf 21115
#define FREE_CHAIN_FIFO1_AFULL_DISINTf 21116
#define FREE_CHAIN_FIFO1_DISABLE_ECCf 21117
#define FREE_CHAIN_FIFO1_ECC_CORRUPTf 21118
#define FREE_CHAIN_FIFO2_AEMPTYf 21119
#define FREE_CHAIN_FIFO2_AEMPTY_DISINTf 21120
#define FREE_CHAIN_FIFO2_AFULLf 21121
#define FREE_CHAIN_FIFO2_AFULL_DISINTf 21122
#define FREE_CHAIN_FIFO2_DISABLE_ECCf 21123
#define FREE_CHAIN_FIFO2_ECC_CORRUPTf 21124
#define FREE_CHAIN_FIFO3_AEMPTYf 21125
#define FREE_CHAIN_FIFO3_AEMPTY_DISINTf 21126
#define FREE_CHAIN_FIFO3_AFULLf 21127
#define FREE_CHAIN_FIFO3_AFULL_DISINTf 21128
#define FREE_CHAIN_FIFO3_DISABLE_ECCf 21129
#define FREE_CHAIN_FIFO3_ECC_CORRUPTf 21130
#define FREE_CHAIN_FIFO_AEMPTY_THRESHf 21131
#define FREE_CHAIN_FIFO_AFULL_THRESHf 21132
#define FREE_DESCRIPTOR_MEMORYf 21133
#define FREE_HEADf 21134
#define FREE_LIST_BPf 21135
#define FREE_LIST_BP_HYSTERESISf 21136
#define FREE_LIST_BP_THRESHOLDf 21137
#define FREE_LIST_DEPTHf 21138
#define FREE_LIST_ENABLEf 21139
#define FREE_LIST_HEAD_PTRf 21140
#define FREE_LIST_HW_INIT_ENABLEf 21141
#define FREE_LIST_INITf 21142
#define FREE_LIST_LOW_WATERMARKf 21143
#define FREE_LIST_LOW_WATERMARK_UPDf 21144
#define FREE_LIST_NO_MORE_ITAGS_DISINTf 21145
#define FREE_LIST_NUM_FREEf 21146
#define FREE_LIST_OUT_OF_RANGEf 21147
#define FREE_LIST_OUT_OF_RANGE_DISINTf 21148
#define FREE_LIST_OUT_OF_RANGE_HALT_ENf 21149
#define FREE_LIST_OVERFLOWf 21150
#define FREE_LIST_OVERFLOW_DISINTf 21151
#define FREE_LIST_OVERFLOW_HALT_ENf 21152
#define FREE_LIST_TAIL_PTRf 21153
#define FREE_LIST_UNDERFLOW_PKT_CNTf 21154
#define FREE_LIST_UNDERFLOW_PKT_CNT_DISINTf 21155
#define FREE_LOC_COUNTf 21156
#define FREE_LOC_OVERFLOWf 21157
#define FREE_LOC_UNDERRUNf 21158
#define FREE_LOC_WATERMARKf 21159
#define FREE_PAGE_FIFO0_CORRECTED_ERRORf 21160
#define FREE_PAGE_FIFO0_CORRECTED_ERROR_DISINTf 21161
#define FREE_PAGE_FIFO0_DISABLE_ECCf 21162
#define FREE_PAGE_FIFO0_ERROR_ADDRf 21163
#define FREE_PAGE_FIFO0_FORCE_ECC_ERRORf 21164
#define FREE_PAGE_FIFO0_TMf 21165
#define FREE_PAGE_FIFO0_UNCORRECTED_ERRORf 21166
#define FREE_PAGE_FIFO0_UNCORRECTED_ERROR_DISINTf 21167
#define FREE_PAGE_FIFO1_CORRECTED_ERRORf 21168
#define FREE_PAGE_FIFO1_CORRECTED_ERROR_DISINTf 21169
#define FREE_PAGE_FIFO1_DISABLE_ECCf 21170
#define FREE_PAGE_FIFO1_ERROR_ADDRf 21171
#define FREE_PAGE_FIFO1_FORCE_ECC_ERRORf 21172
#define FREE_PAGE_FIFO1_TMf 21173
#define FREE_PAGE_FIFO1_UNCORRECTED_ERRORf 21174
#define FREE_PAGE_FIFO1_UNCORRECTED_ERROR_DISINTf 21175
#define FREE_PAGE_FIFO2_CORRECTED_ERRORf 21176
#define FREE_PAGE_FIFO2_CORRECTED_ERROR_DISINTf 21177
#define FREE_PAGE_FIFO2_DISABLE_ECCf 21178
#define FREE_PAGE_FIFO2_ERROR_ADDRf 21179
#define FREE_PAGE_FIFO2_FORCE_ECC_ERRORf 21180
#define FREE_PAGE_FIFO2_TMf 21181
#define FREE_PAGE_FIFO2_UNCORRECTED_ERRORf 21182
#define FREE_PAGE_FIFO2_UNCORRECTED_ERROR_DISINTf 21183
#define FREE_PAGE_FIFO3_CORRECTED_ERRORf 21184
#define FREE_PAGE_FIFO3_CORRECTED_ERROR_DISINTf 21185
#define FREE_PAGE_FIFO3_DISABLE_ECCf 21186
#define FREE_PAGE_FIFO3_ERROR_ADDRf 21187
#define FREE_PAGE_FIFO3_FORCE_ECC_ERRORf 21188
#define FREE_PAGE_FIFO3_TMf 21189
#define FREE_PAGE_FIFO3_UNCORRECTED_ERRORf 21190
#define FREE_PAGE_FIFO3_UNCORRECTED_ERROR_DISINTf 21191
#define FREE_PAGE_FIFO4_CORRECTED_ERRORf 21192
#define FREE_PAGE_FIFO4_CORRECTED_ERROR_DISINTf 21193
#define FREE_PAGE_FIFO4_DISABLE_ECCf 21194
#define FREE_PAGE_FIFO4_ERROR_ADDRf 21195
#define FREE_PAGE_FIFO4_FORCE_ECC_ERRORf 21196
#define FREE_PAGE_FIFO4_TMf 21197
#define FREE_PAGE_FIFO4_UNCORRECTED_ERRORf 21198
#define FREE_PAGE_FIFO4_UNCORRECTED_ERROR_DISINTf 21199
#define FREE_PCBS_ECC__NB_ERR_MASKf 21200
#define FREE_PCBS_INITIATE_ECC_NB_ERRf 21201
#define FREE_PCB_FIFO_INIT_DONEf 21202
#define FREE_PCB_MEMORY_ECC__NB_ERR_MASKf 21203
#define FREE_PCB_MEMORY_INITIATE_ECC_NB_ERRf 21204
#define FREE_PCB_WATERMARK_MINf 21205
#define FREE_POINTERf 21206
#define FREE_PTRf 21207
#define FREE_TAG_THRESHf 21208
#define FREE_TAILf 21209
#define FREE_XQ_POINTERf 21210
#define FREE_XQ_POINTER_ECCf 21211
#define FREQDETRESTART_ENf 21212
#define FREQDETRETRY_ENf 21213
#define FREQUENCYf 21214
#define FREQ_CHANGE_DLL_OFFf 21215
#define FREQ_CHANGE_DONE_HOLD_CLEARf 21216
#define FREQ_CHANGE_DONE_HOLD_ENf 21217
#define FREQ_CHANGE_ENABLEf 21218
#define FREQ_DET_DISf 21219
#define FREQ_MONITOR_ENf 21220
#define FRFLMCDBFCHPf 21221
#define FRFLMCDBFCLPf 21222
#define FRFLMLDBRNGVAL0f 21223
#define FRFLMLDBRNGVAL1f 21224
#define FRFLMLDBRNGVAL2f 21225
#define FRFLMLDBRNGVAL3f 21226
#define FRFLMULDBTH0f 21227
#define FRFLMULDBTH1f 21228
#define FRFLMULDBTH2f 21229
#define FRMERRCNTf 21230
#define FRMERRCNTOVFf 21231
#define FRM_TAG_0f 21232
#define FRM_TAG_1f 21233
#define FROM_MEMCf 21234
#define FROM_PORT_REQUESTSf 21235
#define FROM_REGf 21236
#define FRTf 21237
#define FRUCDBFCHPf 21238
#define FRUCDBFCLPf 21239
#define FRUNDBRNGVAL0f 21240
#define FRUNDBRNGVAL1f 21241
#define FRUNDBRNGVAL2f 21242
#define FRUNDBRNGVAL3f 21243
#define FRUNDBTH0f 21244
#define FRUNDBTH1f 21245
#define FRUNDBTH2f 21246
#define FRXDf 21247
#define FRXDVf 21248
#define FRXENDf 21249
#define FRXERRORf 21250
#define FR_BDB_FC_HPf 21251
#define FR_BDB_FC_LPf 21252
#define FR_BDB_RJCTf 21253
#define FR_BDB_RNG_VAL_0f 21254
#define FR_BDB_RNG_VAL_1f 21255
#define FR_BDB_RNG_VAL_2f 21256
#define FR_BDB_RNG_VAL_3f 21257
#define FR_BDB_TH_0f 21258
#define FR_BDB_TH_1f 21259
#define FR_BDB_TH_2f 21260
#define FR_BD_COUNTf 21261
#define FR_DB_COUNT_FLMCf 21262
#define FR_DB_COUNT_MNMCf 21263
#define FR_DB_COUNT_UCf 21264
#define FR_DB_FLMC_MIN_OCf 21265
#define FR_DB_FLMC_RJCTf 21266
#define FR_DB_MIN_OCf 21267
#define FR_DB_MNMC_MIN_OCf 21268
#define FR_DB_MNMC_RJCTf 21269
#define FR_DB_UC_RJCTf 21270
#define FR_DMT_MEM_CORRECTED_ERRORf 21271
#define FR_DMT_MEM_CORRECTED_ERROR_DINSTf 21272
#define FR_DMT_MEM_ECC_ERROR_ADDRESSf 21273
#define FR_DMT_MEM_ENABLE_ECCf 21274
#define FR_DMT_MEM_FORCE_UNCORRECTABLE_ERRORf 21275
#define FR_DMT_MEM_UNCORRECTED_ERRORf 21276
#define FR_DMT_MEM_UNCORRECTED_ERROR_DINSTf 21277
#define FR_FL_MC_DB_FC_HPf 21278
#define FR_FL_MC_DB_FC_LPf 21279
#define FR_FL_MC_DB_ROLL_OVERf 21280
#define FR_FL_MC_DB_ROLL_OVER_MASKf 21281
#define FR_FL_MC_OCB_TH_SEL_THf 21282
#define FR_FL_ML_DB_RNG_VAL_0f 21283
#define FR_FL_ML_DB_RNG_VAL_1f 21284
#define FR_FL_ML_DB_RNG_VAL_2f 21285
#define FR_FL_ML_DB_RNG_VAL_3f 21286
#define FR_FL_MUL_DB_TH_0f 21287
#define FR_FL_MUL_DB_TH_1f 21288
#define FR_FL_MUL_DB_TH_2f 21289
#define FR_MN_MC_DB_ROLL_OVERf 21290
#define FR_MN_MC_DB_ROLL_OVER_MASKf 21291
#define FR_OCB_COUNT_FL_MCf 21292
#define FR_OCB_COUNT_UCf 21293
#define FR_RSRC_DYN_TH_ENABLEf 21294
#define FR_RSRC_MAX_TH_SIGNf 21295
#define FR_RSRC_MAX_TH_VALf 21296
#define FR_SF_BUFFER_ENABLE_ECCf 21297
#define FR_SF_BUFFER_FORCE_UNCORRECTABLE_ERRORf 21298
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERRORf 21299
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR_DINSTf 21300
#define FR_SF_BUFFER_LOWER_A_ECC_ERROR_ADDRESSf 21301
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERRORf 21302
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR_DINSTf 21303
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERRORf 21304
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR_DINSTf 21305
#define FR_SF_BUFFER_LOWER_B_ECC_ERROR_ADDRESSf 21306
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERRORf 21307
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR_DINSTf 21308
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERRORf 21309
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR_DINSTf 21310
#define FR_SF_BUFFER_UPPER_A_ECC_ERROR_ADDRESSf 21311
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERRORf 21312
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR_DINSTf 21313
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERRORf 21314
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR_DINSTf 21315
#define FR_SF_BUFFER_UPPER_B_ECC_ERROR_ADDRESSf 21316
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERRORf 21317
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR_DINSTf 21318
#define FR_TREX2_DEBUG_ENABLEf 21319
#define FR_UC_DB_FC_HPf 21320
#define FR_UC_DB_FC_LPf 21321
#define FR_UC_DB_ROLL_OVERf 21322
#define FR_UC_DB_ROLL_OVER_MASKf 21323
#define FR_UC_OCB_TH_SEL_THf 21324
#define FR_UN_DB_RNG_VAL_0f 21325
#define FR_UN_DB_RNG_VAL_1f 21326
#define FR_UN_DB_RNG_VAL_2f 21327
#define FR_UN_DB_RNG_VAL_3f 21328
#define FR_UN_DB_TH_0f 21329
#define FR_UN_DB_TH_1f 21330
#define FR_UN_DB_TH_2f 21331
#define FSCELLCNTf 21332
#define FSCELLCNTOf 21333
#define FSCELLSCOUNTERf 21334
#define FSCELLSCOUNTEROVFf 21335
#define FSCENf 21336
#define FSCEOPSIZEERRf 21337
#define FSCFRAGNUMERRf 21338
#define FSCHAN_BUSYf 21339
#define FSCMISSINGSOPERRf 21340
#define FSCPKTSIZEERRf 21341
#define FSCSEQUENCEERRf 21342
#define FSCSONTSERRf 21343
#define FSCSOPINTRMOPERRf 21344
#define FSDESTDEVIDf 21345
#define FSDESTDEVIDMASKf 21346
#define FSDESTPORTIDf 21347
#define FSDESTPORTIDMASKf 21348
#define FSDROPCOUNTf 21349
#define FSDROPCOUNTOVFf 21350
#define FSFCOMPODDEVENf 21351
#define FSF_COMP_ODD_EVENf 21352
#define FSF_PAR_ERRORf 21353
#define FSF_PAR_ERROR_INITf 21354
#define FSF_PAR_ERROR_MASKf 21355
#define FSMf 21356
#define FSMECCMASKf 21357
#define FSMEXTf 21358
#define FSMEXTH_INITIATE_PAR_ERRf 21359
#define FSMEXTH_PARITY_ERR_MASKf 21360
#define FSMEXTL_INITIATE_PAR_ERRf 21361
#define FSMEXTL_PARITY_ERR_MASKf 21362
#define FSMH_INITIATE_PAR_ERRf 21363
#define FSMH_PARITY_ERR_MASKf 21364
#define FSML_INITIATE_PAR_ERRf 21365
#define FSML_PARITY_ERR_MASKf 21366
#define FSMMAXBURSTf 21367
#define FSMMAXRATEf 21368
#define FSMMCL_INITIATE_PAR_ERRf 21369
#define FSMMCL_PARITY_ERR_MASKf 21370
#define FSMMCM_INITIATE_PAR_ERRf 21371
#define FSMMCM_PARITY_ERR_MASKf 21372
#define FSMPSf 21373
#define FSMRQDELAYBYQUEUEf 21374
#define FSMRQDELAYCOUNTERf 21375
#define FSMRQDELAYQUEUEf 21376
#define FSMRQFLOWSTATUSCOUNTERf 21377
#define FSMRQFLOWSTATUSCOUNTEROVERFLOWf 21378
#define FSMRQMEMECCERRf 21379
#define FSMRQMEMECCERRMASKf 21380
#define FSMRQMEMECCONEERRFIXEDf 21381
#define FSMRQMEMECCONEERRFIXEDMASKf 21382
#define FSMRQMEM_ECC_1B_ERR_MASKf 21383
#define FSMRQMEM_ECC_2B_ERR_MASKf 21384
#define FSMRQMEM_INITIATE_ECC_1B_ERRf 21385
#define FSMRQMEM_INITIATE_ECC_2B_ERRf 21386
#define FSMRQREQQUEUESf 21387
#define FSMRQ_CTRLf 21388
#define FSMRQ_DELAY_BY_QUEUEf 21389
#define FSMRQ_DELAY_COUNTERf 21390
#define FSMRQ_DELAY_QUEUEf 21391
#define FSMRQ_FLOW_STATUS_COUNTERf 21392
#define FSMRQ_FLOW_STATUS_COUNTER_OVERFLOWf 21393
#define FSMRQ_REQ_QUEUESf 21394
#define FSMTHMULf 21395
#define FSMUCL_INITIATE_PAR_ERRf 21396
#define FSMUCL_PARITY_ERR_MASKf 21397
#define FSMUCM_INITIATE_PAR_ERRf 21398
#define FSMUCM_PARITY_ERR_MASKf 21399
#define FSM_ECC_ERRORf 21400
#define FSM_ECC_ERROR_FIXEDf 21401
#define FSM_ECC_ERROR_FIXED_MASKf 21402
#define FSM_ECC_ERROR_MASKf 21403
#define FSM_MAX_BURSTf 21404
#define FSM_MAX_RATEf 21405
#define FSM_PORT_A_1B_ECC_ERROR_INITf 21406
#define FSM_PORT_A_2B_ECC_ERROR_INITf 21407
#define FSM_PORT_B_1B_ECC_ERROR_INITf 21408
#define FSM_PORT_B_2B_ECC_ERROR_INITf 21409
#define FSM_TH_MULf 21410
#define FSOVERRIDEf 21411
#define FSRD_0_INITf 21412
#define FSRD_0_MD_STf 21413
#define FSRD_0_RESETf 21414
#define FSRD_1_INITf 21415
#define FSRD_1_MD_STf 21416
#define FSRD_1_RESETf 21417
#define FSRD_2_INITf 21418
#define FSRD_2_MD_STf 21419
#define FSRD_2_RESETf 21420
#define FSRD_3_MD_STf 21421
#define FSRD_4_MD_STf 21422
#define FSRD_5_MD_STf 21423
#define FSRD_6_MD_STf 21424
#define FSRD_7_MD_STf 21425
#define FSRD_8_MD_STf 21426
#define FSRD_N_SYNC_STATUS_CHANGEDf 21427
#define FSRD_N_SYNC_STATUS_CHANGED_MASKf 21428
#define FSRD_N_TXD_1G_FIFO_ERR_CHANGED_MASKf 21429
#define FSRD_N_TXPLL_LOCK_CHANGEDf 21430
#define FSRD_N_TXPLL_LOCK_CHANGED_MASKf 21431
#define FSRFf 21432
#define FSR_128_SOP_CNTf 21433
#define FSR_128_SOP_CNT_OVFf 21434
#define FSR_MC_SOP_CNTf 21435
#define FSR_MC_SOP_CNT_OVFf 21436
#define FSR_UC_SOP_CNTf 21437
#define FSR_UC_SOP_CNT_OVFf 21438
#define FSTRIGGERf 21439
#define FST_EXT_IN_SELf 21440
#define FSVALUEf 21441
#define FS_CELLS_COUNTERf 21442
#define FS_CELLS_COUNTER_OVFf 21443
#define FS_CELL_CNTf 21444
#define FS_CELL_CNT_OVFf 21445
#define FS_DEST_DEV_IDf 21446
#define FS_DEST_DEV_ID_MASKf 21447
#define FS_DEST_PORT_IDf 21448
#define FS_DEST_PORT_ID_MASKf 21449
#define FS_DROP_COUNTf 21450
#define FS_DROP_COUNT_OVFf 21451
#define FS_MGRf 21452
#define FS_OVERRIDEf 21453
#define FS_TIMEOUT_CALIBf 21454
#define FS_TRIGGERf 21455
#define FS_VALUEf 21456
#define FTMHMIRRDISf 21457
#define FTMHVERSIONf 21458
#define FTMH_DP_OVERWRITEf 21459
#define FTMH_EXTf 21460
#define FTMH_LB_KEY_EXT_ENf 21461
#define FTMH_LB_KEY_EXT_ENABLEf 21462
#define FTMH_LB_KEY_EXT_MODEf 21463
#define FTMH_RESERVED_VALUEf 21464
#define FTMH_STACKING_EXT_ENABLEf 21465
#define FTMH_VERSIONf 21466
#define FT_DISABLEf 21467
#define FT_ERRORf 21468
#define FT_FIRSTf 21469
#define FT_FIRST_PACKETf 21470
#define FT_LASTf 21471
#define FT_LAST_PACKETf 21472
#define FT_PACKET_NUMf 21473
#define FT_PKT_NUMf 21474
#define FT_REFRESH_ENABLEf 21475
#define FT_REFRESH_MAXf 21476
#define FULLf 21477
#define FULLDf 21478
#define FULLERRCNTf 21479
#define FULLNESSf 21480
#define FULLNESS_WATERMARKf 21481
#define FULLSTATUSf 21482
#define FULLUPDf 21483
#define FULLUSCNTOVFf 21484
#define FULLUSCNTOVFMASKf 21485
#define FULL_CELL_PENDINGf 21486
#define FULL_CNTf 21487
#define FULL_DUPf 21488
#define FULL_ENABLEf 21489
#define FULL_ERR_CNTf 21490
#define FULL_KEYf 21491
#define FULL_LEVELf 21492
#define FULL_LINE_ZERO_ENf 21493
#define FULL_MASKf 21494
#define FULL_MODEf 21495
#define FULL_NAKf 21496
#define FULL_NODEf 21497
#define FULL_STATEf 21498
#define FULL_STATUSf 21499
#define FULL_STICKYf 21500
#define FULL_THD_OFFSETf 21501
#define FULL_THRESHf 21502
#define FULL_UPD_FIFO_ERRORf 21503
#define FULL_UPD_FIFO_ERROR_DISINTf 21504
#define FULL_USCNT_OVFf 21505
#define FULL_USCNT_OVF_MASKf 21506
#define FUL_ADR_BYTESf 21507
#define FUNC0_ENf 21508
#define FUNC1_IARR_1_SIZEf 21509
#define FUNC1_IARR_2_SIZEf 21510
#define FUNCTION_MODE_SELf 21511
#define FUNCTION_NUMf 21512
#define FUNC_MODE_SELf 21513
#define FUNC_NUMBERf 21514
#define FUNNEL_FIFO_TMf 21515
#define FUSEDISABLEf 21516
#define FUSERELOADPERPUf 21517
#define FUSE_DATA_ORf 21518
#define FWCf 21519
#define FWDf 21520
#define FWDACTCONTROLf 21521
#define FWDACTCOUNTERPOINTERf 21522
#define FWDACTCOUNTERPOINTERSELECTORf 21523
#define FWDACTDESTINATIONf 21524
#define FWDACTDESTINATIONADDVSIf 21525
#define FWDACTDESTINATIONADDVSISHIFTf 21526
#define FWDACTDESTINATIONVALIDf 21527
#define FWDACTDROPPRECEDENCEf 21528
#define FWDACTDROPPRECEDENCEMETERCOMMANDf 21529
#define FWDACTDROPPRECEDENCEMETERCOMMANDVALIDf 21530
#define FWDACTDROPPRECEDENCEVALIDf 21531
#define FWDACTETHERNETPOLICERPOINTERf 21532
#define FWDACTETHERNETPOLICERPOINTERVALIDf 21533
#define FWDACTFWDOFFSETINDEXf 21534
#define FWDACTFWDOFFSETINDEXVALIDf 21535
#define FWDACTLEARNDISABLEf 21536
#define FWDACTMETERPOINTERf 21537
#define FWDACTMETERPOINTERSELECTORf 21538
#define FWDACTSELf 21539
#define FWDACTTRAFFICCLASSf 21540
#define FWDACTTRAFFICCLASSVALIDf 21541
#define FWDACTTRAPf 21542
#define FWD_00f 21543
#define FWD_000f 21544
#define FWD_001f 21545
#define FWD_01f 21546
#define FWD_010f 21547
#define FWD_011f 21548
#define FWD_10f 21549
#define FWD_100f 21550
#define FWD_101f 21551
#define FWD_11f 21552
#define FWD_110f 21553
#define FWD_111f 21554
#define FWD_ACTIONf 21555
#define FWD_ACT_BYPASS_FILTERINGf 21556
#define FWD_ACT_COUNTER_POINTERf 21557
#define FWD_ACT_COUNTER_POINTER_A_OVERWRITEf 21558
#define FWD_ACT_COUNTER_POINTER_B_OVERWRITEf 21559
#define FWD_ACT_COUNTER_POINTER_UPDATEf 21560
#define FWD_ACT_DA_TYPEf 21561
#define FWD_ACT_DA_TYPE_OVERWRITEf 21562
#define FWD_ACT_DESTINATIONf 21563
#define FWD_ACT_DESTINATION_ADD_VSIf 21564
#define FWD_ACT_DESTINATION_ADD_VSI_SHIFTf 21565
#define FWD_ACT_DESTINATION_OVERWRITEf 21566
#define FWD_ACT_DROP_PRECEDENCEf 21567
#define FWD_ACT_DROP_PRECEDENCE_METER_COMMANDf 21568
#define FWD_ACT_DROP_PRECEDENCE_METER_COMMAND_OVERWRITEf 21569
#define FWD_ACT_DROP_PRECEDENCE_OVERWRITEf 21570
#define FWD_ACT_EEIf 21571
#define FWD_ACT_EEI_OVERWRITEf 21572
#define FWD_ACT_ETHERNET_POLICER_POINTERf 21573
#define FWD_ACT_ETHERNET_POLICER_POINTER_OVERWRITEf 21574
#define FWD_ACT_FORWARDING_CODEf 21575
#define FWD_ACT_FORWARDING_CODE_OVERWRITEf 21576
#define FWD_ACT_FWD_OFFSET_FIXf 21577
#define FWD_ACT_FWD_OFFSET_INDEXf 21578
#define FWD_ACT_FWD_OFFSET_OVERWRITEf 21579
#define FWD_ACT_LEARN_DISABLEf 21580
#define FWD_ACT_METER_POINTERf 21581
#define FWD_ACT_METER_POINTER_A_OVERWRITEf 21582
#define FWD_ACT_METER_POINTER_B_OVERWRITEf 21583
#define FWD_ACT_METER_POINTER_UPDATEf 21584
#define FWD_ACT_OUT_LIFf 21585
#define FWD_ACT_OUT_LIF_OVERWRITEf 21586
#define FWD_ACT_PROFILE_INITIATE_PAR_ERRf 21587
#define FWD_ACT_PROFILE_PARITY_ERR_MASKf 21588
#define FWD_ACT_SELf 21589
#define FWD_ACT_TRAFFIC_CLASSf 21590
#define FWD_ACT_TRAFFIC_CLASS_OVERWRITEf 21591
#define FWD_ACT_TRAPf 21592
#define FWD_CODEf 21593
#define FWD_CODE_MASKf 21594
#define FWD_DATA_FORMATf 21595
#define FWD_DATA_OFFSETf 21596
#define FWD_FOUND_OFFSETf 21597
#define FWD_LMEP_PKTf 21598
#define FWD_PRCESSING_PROFILEf 21599
#define FWD_PROCESSING_PROFILEf 21600
#define FWD_TO_SMEf 21601
#define F_STAT_REGf 21602
#define F_UNIONf 21603
#define Gf 21604
#define GAINf 21605
#define GAINED_BYTE_ALIGNMENT_EVENTf 21606
#define GAINED_TIME_ALIGNMENT_EVEN_EVENTf 21607
#define GAINED_TIME_ALIGNMENT_ODD_EVENTf 21608
#define GBLf 21609
#define GBL_BUF_SHR_0f 21610
#define GBL_BUF_SHR_1f 21611
#define GBL_BUF_SHR_2f 21612
#define GBL_BUF_SHR_3f 21613
#define GBL_GUARENTEE_BW_LIMITf 21614
#define GBODE_TXFIFOf 21615
#define GBOD_RXFIFOf 21616
#define GBUFFS_CORRECTED_ERRORf 21617
#define GBUFFS_CORRECTED_ERROR_DISINTf 21618
#define GBUFFS_ENABLE_ECCf 21619
#define GBUFFS_FORCE_UNCORRECTABLE_ERRORf 21620
#define GBUFFS_UNCORRECTED_ERRORf 21621
#define GBUFFS_UNCORRECTED_ERROR_DISINTf 21622
#define GBUFF_MEM_TMf 21623
#define GB_PORT0f 21624
#define GB_PORT1f 21625
#define GB_PORT2f 21626
#define GB_PORT3f 21627
#define GCI2IPSBKFFBFMC0FCf 21628
#define GCI2IPSBKFFBFMC1FCf 21629
#define GCI2IPSBKFFBFMC2FCf 21630
#define GCI2IPSBKFFGFMCFCf 21631
#define GCI2IPSLB0FCf 21632
#define GCI2IPSLB1FCf 21633
#define GCI2IPSLB2FCf 21634
#define GCI2IPSLB3FCf 21635
#define GCI2IPTBKFFBFMCFCf 21636
#define GCI2IPTBKFFGFMCFCf 21637
#define GCI2IPTFMCFC0f 21638
#define GCI2IPTFMCFC1f 21639
#define GCI2IPTLB0FCf 21640
#define GCI2IPTLB1FCf 21641
#define GCI2IPTMCI0FCf 21642
#define GCI2IPTMCI1FCf 21643
#define GCIBCKOF2IPSBFMC0FCMAPf 21644
#define GCIBCKOF2IPSBFMC1FCMAPf 21645
#define GCIBCKOF2IPSBFMC2FCMAPf 21646
#define GCIBCKOF2IPSGFMCFCMAPf 21647
#define GCIBCKOF2IPTBFMCFCMAPf 21648
#define GCIBCKOF2IPTGFMCFCMAPf 21649
#define GCIBKFFMAXLEVELf 21650
#define GCILB2IPSBFMC0FCMAPf 21651
#define GCILB2IPSBFMC1FCMAPf 21652
#define GCILB2IPSBFMC2FCMAPf 21653
#define GCILB2IPSGFMCFCMAPf 21654
#define GCILB2IPTBFMCFCMAPf 21655
#define GCILB2IPTGFMCFCMAPf 21656
#define GCILBMAXVAL1f 21657
#define GCILBMAXVAL2f 21658
#define GCILBMAXVAL3f 21659
#define GCILBMAXVAL4f 21660
#define GCILINKLOADEVENTf 21661
#define GCILINKLOADWDPf 21662
#define GCILINKMASKf 21663
#define GCIMASKRESETHOLDPDf 21664
#define GCIMASKRESETTHf 21665
#define GCIMCICNTf 21666
#define GCIMCICNTOVFf 21667
#define GCIMCICNTSELf 21668
#define GCI_2_IPS_BKFF_BFMC_0_FCf 21669
#define GCI_2_IPS_BKFF_BFMC_1_FCf 21670
#define GCI_2_IPS_BKFF_BFMC_2_FCf 21671
#define GCI_2_IPS_BKFF_GFMC_FCf 21672
#define GCI_2_IPS_LB_0_FCf 21673
#define GCI_2_IPS_LB_1_FCf 21674
#define GCI_2_IPS_LB_2_FCf 21675
#define GCI_2_IPS_LB_3_FCf 21676
#define GCI_2_IPT_BKFF_BFMC_FCf 21677
#define GCI_2_IPT_BKFF_GFMC_FCf 21678
#define GCI_2_IPT_FMC_FC_0f 21679
#define GCI_2_IPT_FMC_FC_1f 21680
#define GCI_2_IPT_LB_0_FCf 21681
#define GCI_2_IPT_LB_1_FCf 21682
#define GCI_BCKOF_2_IPS_BFMC_0_FC_MAPf 21683
#define GCI_BCKOF_2_IPS_BFMC_1_FC_MAPf 21684
#define GCI_BCKOF_2_IPS_BFMC_2_FC_MAPf 21685
#define GCI_BCKOF_2_IPS_GFMC_FC_MAPf 21686
#define GCI_BCKOF_2_IPT_BFMC_FC_MAPf 21687
#define GCI_BCKOF_2_IPT_DTQ_MC_FC_MAPf 21688
#define GCI_BCKOF_2_IPT_GFMC_FC_MAPf 21689
#define GCI_BKFF_2_DTQ_MC_FCf 21690
#define GCI_BKFF_MAX_LEVELf 21691
#define GCI_LB_2_DTQ_MC_FCf 21692
#define GCI_LB_2_IPS_BFMC_0_FC_MAPf 21693
#define GCI_LB_2_IPS_BFMC_1_FC_MAPf 21694
#define GCI_LB_2_IPS_BFMC_2_FC_MAPf 21695
#define GCI_LB_2_IPS_GFMC_FC_MAPf 21696
#define GCI_LB_2_IPT_BFMC_FC_MAPf 21697
#define GCI_LB_2_IPT_DTQ_MC_FC_MAPf 21698
#define GCI_LB_2_IPT_GFMC_FC_MAPf 21699
#define GCI_LB_MAX_VAL_1f 21700
#define GCI_LB_MAX_VAL_2f 21701
#define GCI_LB_MAX_VAL_3f 21702
#define GCI_LB_MAX_VAL_4f 21703
#define GCI_LINK_LOAD_EVENTf 21704
#define GCI_LINK_LOAD_IPT_MUL_ENf 21705
#define GCI_LINK_LOAD_IPT_UNI_ENf 21706
#define GCI_LINK_LOAD_IRE_ENf 21707
#define GCI_LINK_LOAD_WDPf 21708
#define GCI_LINK_MASKf 21709
#define GCI_MASK_RESET_HOLD_PDf 21710
#define GCI_MASK_RESET_THf 21711
#define GCI_MCI_CNTf 21712
#define GCI_MCI_CNT_OVFf 21713
#define GCI_MCI_CNT_SELf 21714
#define GCI_SOURCEf 21715
#define GCI_TH_HIGHf 21716
#define GCI_TH_HIGH_0_Pf 21717
#define GCI_TH_HIGH_0_Sf 21718
#define GCI_TH_HIGH_1_Pf 21719
#define GCI_TH_HIGH_1_Sf 21720
#define GCI_TH_LOWf 21721
#define GCI_TH_LOW_0_Pf 21722
#define GCI_TH_LOW_0_Sf 21723
#define GCI_TH_LOW_1_Pf 21724
#define GCI_TH_LOW_1_Sf 21725
#define GCI_TH_MEDf 21726
#define GCI_TH_MED_0_Pf 21727
#define GCI_TH_MED_0_Sf 21728
#define GCI_TH_MED_1_Pf 21729
#define GCI_TH_MED_1_Sf 21730
#define GCI_VAL_2_FORCEf 21731
#define GCS_ENf 21732
#define GCS_IDf 21733
#define GDDR3DUMMYWRITEf 21734
#define GDDR_SYMMETRYf 21735
#define GENERALTRAPACTIONPROFILEFWDf 21736
#define GENERALTRAPACTIONPROFILESNPf 21737
#define GENERALTRAPDAf 21738
#define GENERALTRAPDABITSf 21739
#define GENERALTRAPENABLEf 21740
#define GENERALTRAPENABLEBMPf 21741
#define GENERALTRAPETHERNETTYPEf 21742
#define GENERALTRAPINVERSEBMPf 21743
#define GENERALTRAPIPPROTOCOLf 21744
#define GENERALTRAPL4PORTf 21745
#define GENERALTRAPL4PORTMASKf 21746
#define GENERALTRAPSUBTYPEf 21747
#define GENERALTRAPSUBTYPEMASKf 21748
#define GENERALUSEREGIONPROGRAMMEDf 21749
#define GENERAL_INT_MASK_REGf 21750
#define GENERAL_INT_REGf 21751
#define GENERAL_TRAP_ACTION_PROFILE_FWDf 21752
#define GENERAL_TRAP_ACTION_PROFILE_SNPf 21753
#define GENERAL_TRAP_DAf 21754
#define GENERAL_TRAP_DA_BITSf 21755
#define GENERAL_TRAP_ENABLEf 21756
#define GENERAL_TRAP_ENABLE_BMPf 21757
#define GENERAL_TRAP_ETHERNET_TYPEf 21758
#define GENERAL_TRAP_INVERSE_BMPf 21759
#define GENERAL_TRAP_IP_PROTOCOLf 21760
#define GENERAL_TRAP_L_4_PORTf 21761
#define GENERAL_TRAP_L_4_PORT_MASKf 21762
#define GENERAL_TRAP_SUB_TYPEf 21763
#define GENERAL_TRAP_SUB_TYPE_MASKf 21764
#define GEN_CALL_ENf 21765
#define GEN_PAR_DEFIP_DATAf 21766
#define GEN_PAR_FP_POLICY_1Xf 21767
#define GEN_PAR_FP_POLICY_2Xf 21768
#define GEN_PAR_FP_POLICY_3Xf 21769
#define GEN_PAR_FP_POLICY_4Xf 21770
#define GEN_PAR_FP_POLICY_6Xf 21771
#define GEN_PAR_L2_ENTRY_DATAf 21772
#define GEN_PAR_L2_ENTRY_DATA_WIDEf 21773
#define GEN_PAR_L3_UCAST_DATAf 21774
#define GEN_PAR_L3_UCAST_DATA_WIDEf 21775
#define GEN_PAR_XLAT0f 21776
#define GEN_PAR_XLAT1f 21777
#define GEN_PLL_BYPf 21778
#define GEN_PLL_LOCKf 21779
#define GEN_PLL_STATf 21780
#define GE_PORT_BLOCK_MASKf 21781
#define GFMCFCMAPf 21782
#define GFMCMAXBURSTf 21783
#define GFMCMAXCRRATEf 21784
#define GFMC_FC_MAPf 21785
#define GFMC_MAX_BURSTf 21786
#define GFMC_MAX_CR_RATEf 21787
#define GFPORT_CLOCK_CONFIGf 21788
#define GGPSTROBEf 21789
#define GGP_ENABLEf 21790
#define GGP_OUT_OF_RANGE_MCf 21791
#define GGP_OUT_OF_RANGE_MC_DISINTf 21792
#define GGP_SEEN_ILLEGAL_PRIf 21793
#define GGP_TS_GRANT_TOO_SOONf 21794
#define GGP_TS_GRANT_TOO_SOON_DISINTf 21795
#define GIG_MDIO0_CL_SELf 21796
#define GIG_MDIO1_CL_SELf 21797
#define GIG_MDIO_CL_SELf 21798
#define GLBACKf 21799
#define GLBCMDf 21800
#define GLBCNTTRGf 21801
#define GLBENf 21802
#define GLBFCBDBf 21803
#define GLBFCFRDBFLMCf 21804
#define GLBFCFRDBUCf 21805
#define GLBLIQMRPRTCOUNTERf 21806
#define GLBLIQMRPRTCOUNTEROVERFLOWf 21807
#define GLBLREQf 21808
#define GLBL_IQM_RPRT_COUNTERf 21809
#define GLBL_IQM_RPRT_COUNTER_OVERFLOWf 21810
#define GLBL_VSC_128_MODEf 21811
#define GLBRJCTBDBf 21812
#define GLBRJCTDRAMDYNSPACEf 21813
#define GLBRJCTFRDBFLMCf 21814
#define GLBRJCTFRDBMNMCf 21815
#define GLBRJCTFRDBUCf 21816
#define GLBRJCTOCBDf 21817
#define GLBRSCTOEGQRCLOFPENf 21818
#define GLBRSCTORCLOFPHPCFGf 21819
#define GLBRSCTORCLOFPHPMAPf 21820
#define GLBRSCTORCLOFPLPCFGf 21821
#define GLBRSCTORCLOFPLPMAPf 21822
#define GLBRSCTOSCHRCLHRENf 21823
#define GLBRSCTOSCHRCLHRMAPf 21824
#define GLBRSCTOSCHRCLOFPENf 21825
#define GLB_FC_BDBf 21826
#define GLB_FC_FRDB_FLMCf 21827
#define GLB_FC_FRDB_UCf 21828
#define GLB_RJCT_BDBf 21829
#define GLB_RJCT_BDB_DYN_SPACEf 21830
#define GLB_RJCT_BUFF_DYN_SPACEf 21831
#define GLB_RJCT_DRAM_DYN_SPACEf 21832
#define GLB_RJCT_FRDB_FLMCf 21833
#define GLB_RJCT_FRDB_MNMCf 21834
#define GLB_RJCT_FRDB_UCf 21835
#define GLB_RJCT_OC_BDf 21836
#define GLB_RSC_TO_EGQ_RCL_PFC_ENf 21837
#define GLB_RSC_TO_HCFC_HP_CFGf 21838
#define GLB_RSC_TO_HCFC_HP_MAPf 21839
#define GLB_RSC_TO_HCFC_LP_CFGf 21840
#define GLB_RSC_TO_HCFC_LP_MAPf 21841
#define GLB_RSC_TO_RCL_PFC_HP_CFGf 21842
#define GLB_RSC_TO_RCL_PFC_HP_MAPf 21843
#define GLB_RSC_TO_RCL_PFC_LP_CFGf 21844
#define GLB_RSC_TO_RCL_PFC_LP_MAPf 21845
#define GLOBALf 21846
#define GLOBALCREDITCOUNTERf 21847
#define GLOBALCREDITCOUNTEROVERFLOWf 21848
#define GLOBALERRCNTf 21849
#define GLOBALFLOWSTATUSCOUNTERf 21850
#define GLOBALFLOWSTATUSCOUNTEROVERFLOWf 21851
#define GLOBALMETERPTRf 21852
#define GLOBAL_BASE_POINTERf 21853
#define GLOBAL_CNG_STATE_REPORT_ENABLEf 21854
#define GLOBAL_COUNTERf 21855
#define GLOBAL_CREDIT_COUNTERf 21856
#define GLOBAL_CREDIT_COUNTER_OVERFLOWf 21857
#define GLOBAL_ERR_CNTf 21858
#define GLOBAL_FLOW_STATUS_COUNTERf 21859
#define GLOBAL_FLOW_STATUS_COUNTER_OVERFLOWf 21860
#define GLOBAL_HDRM_COUNTf 21861
#define GLOBAL_HDRM_LIMITf 21862
#define GLOBAL_HDRM_RESERVEDf 21863
#define GLOBAL_HIGHf 21864
#define GLOBAL_HIGH0f 21865
#define GLOBAL_HIGH1f 21866
#define GLOBAL_METER_PTRf 21867
#define GLOBAL_PKT_HDR_ADJUSTf 21868
#define GLOBAL_PKT_HDR_ADJUST_SIGNf 21869
#define GLOBAL_ROUTEf 21870
#define GLOBAL_ROUTE0f 21871
#define GLOBAL_ROUTE1f 21872
#define GLOBAL_SHARED_FILL_STATE_ENf 21873
#define GLOBAL_SHARINGf 21874
#define GLOBAL_THRESH_HIf 21875
#define GLOBAL_THRESH_LOf 21876
#define GLOBAL_TIMERf 21877
#define GLOBAL_USED_PRI0_SHAREDf 21878
#define GLOBAL_USED_RED_SHAREDf 21879
#define GLOBAL_USED_YELLOW_SHAREDf 21880
#define GLPf 21881
#define GLVRf 21882
#define GL_ARRIVAL_TIMERf 21883
#define GMAC_RX_IDLE_CNT_THf 21884
#define GMAC_TX_IDLE_CNT_THf 21885
#define GMIIMODEf 21886
#define GMIIRXCRCCHECKENf 21887
#define GMIIRXIGNORECOMMAPOSITIONf 21888
#define GMIIRXIGNOREXMITIDLEf 21889
#define GMIIRXLANEENf 21890
#define GMIIRXMIDPKTPPMCOMPENf 21891
#define GMIIRXMINPKTLENGTHf 21892
#define GMIITWOPORTSMODEf 21893
#define GMIITXIPGLENGTHf 21894
#define GMIITXLANEENf 21895
#define GMIITXMINPKTLENGTHf 21896
#define GMII_EEE_LPI_TIMERf 21897
#define GMII_EEE_WAKE_TIMERf 21898
#define GMII_LPI_PREDICT_MODE_ENf 21899
#define GMII_LPI_PREDICT_THRESHOLDf 21900
#define GMII_PORT_BLOCK_MASKf 21901
#define GMII_TXCLK_DISf 21902
#define GMT_CORRECTED_ERRORf 21903
#define GMT_CORRECTED_ERROR_DISINTf 21904
#define GMT_ENABLE_ECCf 21905
#define GMT_FORCE_UNCORRECTABLE_ERRORf 21906
#define GMT_TMf 21907
#define GMT_UNCORRECTED_ERRORf 21908
#define GMT_UNCORRECTED_ERROR_DISINTf 21909
#define GOf 21910
#define GOA_SETf 21911
#define GOA_SET_ENABLEf 21912
#define GOODf 21913
#define GOODREPLIESCOUNTERf 21914
#define GOOD_COUNTf 21915
#define GOOD_REPLIES_COUNTERf 21916
#define GOOD_WAS_LOWf 21917
#define GOT_LOCKf 21918
#define GO_ACf 21919
#define GO_ATLf 21920
#define GP0f 21921
#define GP0_BUFFERf 21922
#define GP0_ECC_ENf 21923
#define GP0_ECC_ERRf 21924
#define GP0_RESETf 21925
#define GP0_TMf 21926
#define GP1f 21927
#define GP1_BUFFERf 21928
#define GP1_ECC_ENf 21929
#define GP1_ECC_ERRf 21930
#define GP1_RESETf 21931
#define GP1_TMf 21932
#define GP2f 21933
#define GP2_BUFFERf 21934
#define GP2_ECC_ENf 21935
#define GP2_ECC_ERRf 21936
#define GPENf 21937
#define GPIf 21938
#define GPIO10_PULL_DNf 21939
#define GPIO10_PULL_UPf 21940
#define GPIO11_PULL_DNf 21941
#define GPIO11_PULL_UPf 21942
#define GPIO4_PULL_DNf 21943
#define GPIO4_PULL_UPf 21944
#define GPIO5_PULL_DNf 21945
#define GPIO5_PULL_UPf 21946
#define GPIO6_PULL_DNf 21947
#define GPIO6_PULL_UPf 21948
#define GPIO7_PULL_DNf 21949
#define GPIO7_PULL_UPf 21950
#define GPIO8_PULL_DNf 21951
#define GPIO8_PULL_UPf 21952
#define GPIO9_PULL_DNf 21953
#define GPIO9_PULL_UPf 21954
#define GPIOASYNCINTENf 21955
#define GPIOEVENTf 21956
#define GPIOINPUTf 21957
#define GPIOINTf 21958
#define GPIOINTENf 21959
#define GPIOOUTf 21960
#define GPIO_0_SELf 21961
#define GPIO_1_SELf 21962
#define GPIO_INf 21963
#define GPIO_INTRf 21964
#define GPIO_OEf 21965
#define GPIO_OUTf 21966
#define GPIO_RST_OVERRIDEf 21967
#define GPIO_SELf 21968
#define GPIO_SELECTf 21969
#define GPOf 21970
#define GPORT_EEE_POWERDOWN_ENf 21971
#define GPORT_ENf 21972
#define GPORT_MIRRORf 21973
#define GPORT_MODE_BITSf 21974
#define GPTIMERf 21975
#define GP_CHANGE_DOT1Pf 21976
#define GP_CHANGE_DSCPf 21977
#define GP_DROPf 21978
#define GP_NEW_DOT1Pf 21979
#define GP_NEW_DSCPf 21980
#define GP_PRB_OEf 21981
#define GP_RESI_ECC_ENf 21982
#define GP_STARTCNTf 21983
#define GRANT2_ENABLEf 21984
#define GRANT40f 21985
#define GRANTCREDITf 21986
#define GRANTTAG7_SWITCH_ENABLEf 21987
#define GRANT_CMD_CNTf 21988
#define GRANT_CREDITf 21989
#define GRANT_CTXT_OVERRUNf 21990
#define GRANT_CTXT_OVERRUN_DISINTf 21991
#define GRANT_CTXT_UNDERRUNf 21992
#define GRANT_CTXT_UNDERRUN_DISINTf 21993
#define GRANT_DYNAMICf 21994
#define GRANT_SCENARIOf 21995
#define GRANT_SFI_DELAYf 21996
#define GRANT_STATUSf 21997
#define GRANT_STATUS_DISINTf 21998
#define GRANT_STBf 21999
#define GRANT_TO_DEQDONE_ERRORf 22000
#define GRANT_TO_DEQDONE_ERROR_DISINTf 22001
#define GRANT_TO_DEQDONE_ERROR_MASKf 22002
#define GRANT_TO_DEQ_WATERMARKf 22003
#define GREEN_ADMITf 22004
#define GREEN_DISCARDf 22005
#define GREEN_DROPENDPOINTf 22006
#define GREEN_DROPSTARTPOINTf 22007
#define GREEN_MARKEDf 22008
#define GREEN_MAXDROPRATEf 22009
#define GREEN_SP0f 22010
#define GREEN_SP1f 22011
#define GREEN_SP2f 22012
#define GREEN_SP3f 22013
#define GREEN_TO_PIDf 22014
#define GREETHTYPECUSTOMf 22015
#define GREETHTYPEIPV4f 22016
#define GREETHTYPEIPV6f 22017
#define GREETHTYPEMPLSf 22018
#define GRE_ETH_TYPE_CUSTOMf 22019
#define GRE_ETH_TYPE_ETHERNETf 22020
#define GRE_ETH_TYPE_IPV4f 22021
#define GRE_ETH_TYPE_IPV6f 22022
#define GRE_ETH_TYPE_MPLSf 22023
#define GRE_KEY_ENTROPY_SIZEf 22024
#define GRE_PAYLOAD_IPV4f 22025
#define GRE_PAYLOAD_IPV6f 22026
#define GRE_TUNNELf 22027
#define GRE_TUNNEL_MASKf 22028
#define GRNTBYTES0f 22029
#define GRNTBYTES1f 22030
#define GRNTBYTES2f 22031
#define GRNTBYTES3f 22032
#define GRNT_BDBS_ENf 22033
#define GRNT_BUFFS_THf 22034
#define GRNT_BYTES_THf 22035
#define GROUP0_MODEf 22036
#define GROUP1_MODEf 22037
#define GROUP2_MODEf 22038
#define GROUP3_MODEf 22039
#define GROUP_ADDRf 22040
#define GROUP_ADDR_MASKf 22041
#define GROUP_ENABLEf 22042
#define GROUP_IDf 22043
#define GROUP_IP_ADDRf 22044
#define GROUP_IP_ADDR_LWR_64f 22045
#define GROUP_IP_ADDR_UNUSEDf 22046
#define GROUP_IP_ADDR_UPR_56f 22047
#define GROUP_MEMBERSf 22048
#define GROUP_NUMf 22049
#define GROUP_SHAPER_CORRECTED_ERRORf 22050
#define GROUP_SHAPER_CORRECTED_ERROR_DISINTf 22051
#define GROUP_SHAPER_ENABLE_ECCf 22052
#define GROUP_SHAPER_FORCE_UNCORRECTABLE_ERRORf 22053
#define GROUP_SHAPER_TM_ENABLEf 22054
#define GROUP_SHAPER_UNCORRECTED_ERRORf 22055
#define GROUP_SHAPER_UNCORRECTED_ERROR_DISINTf 22056
#define GROUP_SHAPING_ENABLEf 22057
#define GROUP_SIZEf 22058
#define GROUP_START_POINTERf 22059
#define GRP0_LOC_ID0f 22060
#define GRP0_LOC_ID1f 22061
#define GRP0_LOC_ID2f 22062
#define GRP0_LOC_ID3f 22063
#define GRP1_LOC_ID0f 22064
#define GRP1_LOC_ID1f 22065
#define GRP1_LOC_ID2f 22066
#define GRP1_LOC_ID3f 22067
#define GRP2_LOC_ID0f 22068
#define GRP2_LOC_ID1f 22069
#define GRP2_LOC_ID2f 22070
#define GRP2_LOC_ID3f 22071
#define GRP3_LOC_ID0f 22072
#define GRP3_LOC_ID1f 22073
#define GRP3_LOC_ID2f 22074
#define GRP3_LOC_ID3f 22075
#define GRP4_LOC_ID0f 22076
#define GRP4_LOC_ID1f 22077
#define GRP4_LOC_ID2f 22078
#define GRP4_LOC_ID3f 22079
#define GRP5_LOC_ID0f 22080
#define GRP5_LOC_ID1f 22081
#define GRP5_LOC_ID2f 22082
#define GRP5_LOC_ID3f 22083
#define GRPERRf 22084
#define GRPTBLERRORINSTANCEf 22085
#define GRPTBLERRORPOINTERf 22086
#define GRP_VEC_INVALIDf 22087
#define GRP_VEC_INVALID_MASKf 22088
#define GSIOCODEf 22089
#define GSIODIVf 22090
#define GSIOGOf 22091
#define GSIOMODEf 22092
#define GSIOOPf 22093
#define GSIOPRESENTf 22094
#define GTE_CP_ACC_THRf 22095
#define GTIMERACTf 22096
#define GTIMERACTIVEf 22097
#define GTIMERCLRCNTf 22098
#define GTIMERCNTf 22099
#define GTIMERCYCLEf 22100
#define GTIMERENABLEf 22101
#define GTIMERRESETONTRIGGERf 22102
#define GTIMERTRIGGERf 22103
#define GTIMER_ACTf 22104
#define GTIMER_ACTIVEf 22105
#define GTIMER_CLEAR_STARTf 22106
#define GTIMER_CLR_CNTf 22107
#define GTIMER_CNTf 22108
#define GTIMER_CYCLEf 22109
#define GTIMER_ENABLEf 22110
#define GTIMER_FINISHf 22111
#define GTIMER_PERIODf 22112
#define GTIMER_RESET_ON_TRIGGERf 22113
#define GTIMER_STARTf 22114
#define GTIMER_TRIGGERf 22115
#define GTPRDf 22116
#define GTP_ENABLEf 22117
#define GTP_HDR_FIRST_BYTEf 22118
#define GTP_HDR_FIRST_BYTE_MASKf 22119
#define GTRSTCNTRSf 22120
#define GUARANTEED_BUFFS_ALLOCDf 22121
#define GUARANTEED_BUFFS_TOTALf 22122
#define GUARANTEE_BUFF_DROP_PKT_CNTf 22123
#define GUARANTEE_BUFF_DROP_PKT_CNT_DISINTf 22124
#define G_ACTIONSf 22125
#define G_CHANGE_COS_OR_INT_PRIf 22126
#define G_CHANGE_DOT1Pf 22127
#define G_CHANGE_DSCPf 22128
#define G_CHANGE_DSCP_TOSf 22129
#define G_CHANGE_ECNf 22130
#define G_CHANGE_INNER_CFIf 22131
#define G_CHANGE_OUTER_CFIf 22132
#define G_CHANGE_PKT_PRIf 22133
#define G_CHANGE_REDIR_INT_PRIf 22134
#define G_COPY_TO_CPUf 22135
#define G_COS_INT_PRIf 22136
#define G_COUNTER_OFFSETf 22137
#define G_DDRf 22138
#define G_DROPf 22139
#define G_DROP_PRECEDENCEf 22140
#define G_L2SW_CHANGE_MACDA_OR_VLANf 22141
#define G_L3SW_CHANGE_L2_FIELDSf 22142
#define G_L3SW_CHANGE_MACDA_OR_VLANf 22143
#define G_NEW_DOT1Pf 22144
#define G_NEW_DSCPf 22145
#define G_NEW_DSCP_TOSf 22146
#define G_NEW_ECNf 22147
#define G_NEW_INNER_CFIf 22148
#define G_NEW_INNER_PRIf 22149
#define G_NEW_OUTER_CFIf 22150
#define G_NEW_PKT_PRIf 22151
#define G_NEW_REDIR_INT_PRIf 22152
#define G_PACKET_REDIRECTIONf 22153
#define G_REDIR_DROP_PRECEDENCEf 22154
#define G_REPLACE_INNER_PRIf 22155
#define Hf 22156
#define HADJf 22157
#define HALF_STRENGTHf 22158
#define HALF_STRENGTH_CKf 22159
#define HALTf 22160
#define HALTAf 22161
#define HALTED_CYCLESf 22162
#define HALTING_MODEf 22163
#define HALT_CNTRIDf 22164
#define HALT_DELAYf 22165
#define HALT_ENf 22166
#define HALT_ENABLEf 22167
#define HALT_EVf 22168
#define HALT_SEGMENTf 22169
#define HALT_STATUSf 22170
#define HARD_CORE_RST_Nf 22171
#define HARD_RST_Bf 22172
#define HASCWf 22173
#define HASEXTENTIONf 22174
#define HASH_A0_FUNCTION_SELECTf 22175
#define HASH_A1_FUNCTION_SELECTf 22176
#define HASH_ADJUSTf 22177
#define HASH_ADJUST_SELf 22178
#define HASH_B0_FUNCTION_SELECTf 22179
#define HASH_B1_FUNCTION_SELECTf 22180
#define HASH_ENABLEf 22181
#define HASH_FIELD_BITMAP_PTR_Af 22182
#define HASH_FIELD_BITMAP_PTR_Bf 22183
#define HASH_LSBf 22184
#define HASH_MASK_1f 22185
#define HASH_MASK_2f 22186
#define HASH_MODEf 22187
#define HASH_MODE_Af 22188
#define HASH_MODE_Bf 22189
#define HASH_OVERRIDEf 22190
#define HASH_PRE_PROCESSING_ENABLE_Af 22191
#define HASH_PRE_PROCESSING_ENABLE_Bf 22192
#define HASH_SEED_Af 22193
#define HASH_SEED_Bf 22194
#define HASH_SELECTf 22195
#define HASH_SELECT_Af 22196
#define HASH_SELECT_Bf 22197
#define HASH_TEMPLATEf 22198
#define HASH_TEMPLATE_DISABLEf 22199
#define HASH_ZERO_OR_LSBf 22200
#define HAS_CWf 22201
#define HA_FA_ENABLEf 22202
#define HA_FA_STATEf 22203
#define HBFCf 22204
#define HBITf 22205
#define HBIT_ENf 22206
#define HBIT_MEM_PSM_VDDf 22207
#define HBIT_PA_BASEf 22208
#define HBIT_TMf 22209
#define HCBG_TYPEf 22210
#define HCCAf 22211
#define HCFC0_CHANNEL_BASEf 22212
#define HCFC1_CHANNEL_BASEf 22213
#define HCFC_COMMON_MODE_PORT_COUNTf 22214
#define HCFC_CONSTANT_MODEf 22215
#define HCFC_CORRUPT_CRCf 22216
#define HCFC_CRC_DROP_VALIDf 22217
#define HCFC_CRC_DROP_VALID_DISINTf 22218
#define HCFC_CRC_IGNOREf 22219
#define HCFC_EARLY_SYNC_DETECTf 22220
#define HCFC_EARLY_SYNC_DETECT_DISINTf 22221
#define HCFC_ENABLEf 22222
#define HCFC_FWDf 22223
#define HCFC_GLOBAL_MODEf 22224
#define HCFC_IGNORE_CRCf 22225
#define HCFC_IMGf 22226
#define HCFC_IN_IPG_ONLYf 22227
#define HCFC_LIMIT_CNTf 22228
#define HCFC_LITTLE_ENDIANf 22229
#define HCFC_LLFCf 22230
#define HCFC_LLFC_XOFFf 22231
#define HCFC_LLFC_XONf 22232
#define HCFC_LOOPBACK_ENf 22233
#define HCFC_MSG_DROPPEDf 22234
#define HCFC_MSG_DROPPED_DISINTf 22235
#define HCFC_MSG_TYPEf 22236
#define HCFC_OOB_0_CHANNEL_BASE_0f 22237
#define HCFC_OOB_0_CHANNEL_BASE_1f 22238
#define HCFC_OOB_0_CHANNEL_BASE_2f 22239
#define HCFC_OOB_0_CHANNEL_BASE_3f 22240
#define HCFC_OOB_0_CHANNEL_BASE_4f 22241
#define HCFC_OOB_0_FWDf 22242
#define HCFC_OOB_0_GCSf 22243
#define HCFC_OOB_0_MSG_TYPEf 22244
#define HCFC_OOB_1_CHANNEL_BASE_0f 22245
#define HCFC_OOB_1_CHANNEL_BASE_1f 22246
#define HCFC_OOB_1_CHANNEL_BASE_2f 22247
#define HCFC_OOB_1_CHANNEL_BASE_3f 22248
#define HCFC_OOB_1_CHANNEL_BASE_4f 22249
#define HCFC_OOB_1_FWDf 22250
#define HCFC_OOB_1_GCSf 22251
#define HCFC_OOB_1_MSG_TYPEf 22252
#define HCFC_OOB_CAPTURE_FIRSTf 22253
#define HCFC_OOB_RX_0_CRC_ERRf 22254
#define HCFC_OOB_RX_0_CRC_ERR_CTR_0f 22255
#define HCFC_OOB_RX_0_CRC_ERR_CTR_1f 22256
#define HCFC_OOB_RX_0_CRC_ERR_CTR_2f 22257
#define HCFC_OOB_RX_0_CRC_ERR_CTR_3f 22258
#define HCFC_OOB_RX_0_CRC_ERR_CTR_4f 22259
#define HCFC_OOB_RX_0_CRC_ERR_MASKf 22260
#define HCFC_OOB_RX_0_ERRf 22261
#define HCFC_OOB_RX_0_ERR_CFGf 22262
#define HCFC_OOB_RX_0_HEADER_CHECK_DISf 22263
#define HCFC_OOB_RX_0_HEADER_ERRf 22264
#define HCFC_OOB_RX_0_HEADER_ERR_MASKf 22265
#define HCFC_OOB_RX_0_WD_ENf 22266
#define HCFC_OOB_RX_0_WD_ERR_STATUSf 22267
#define HCFC_OOB_RX_0_WD_PERIOD_0f 22268
#define HCFC_OOB_RX_0_WD_PERIOD_1f 22269
#define HCFC_OOB_RX_0_WD_PERIOD_2f 22270
#define HCFC_OOB_RX_0_WD_PERIOD_3f 22271
#define HCFC_OOB_RX_0_WD_PERIOD_4f 22272
#define HCFC_OOB_RX_1_CRC_ERRf 22273
#define HCFC_OOB_RX_1_CRC_ERR_CTR_0f 22274
#define HCFC_OOB_RX_1_CRC_ERR_CTR_1f 22275
#define HCFC_OOB_RX_1_CRC_ERR_CTR_2f 22276
#define HCFC_OOB_RX_1_CRC_ERR_CTR_3f 22277
#define HCFC_OOB_RX_1_CRC_ERR_CTR_4f 22278
#define HCFC_OOB_RX_1_CRC_ERR_MASKf 22279
#define HCFC_OOB_RX_1_ERRf 22280
#define HCFC_OOB_RX_1_ERR_CFGf 22281
#define HCFC_OOB_RX_1_HEADER_CHECK_DISf 22282
#define HCFC_OOB_RX_1_HEADER_ERRf 22283
#define HCFC_OOB_RX_1_HEADER_ERR_MASKf 22284
#define HCFC_OOB_RX_1_WD_ENf 22285
#define HCFC_OOB_RX_1_WD_ERR_STATUSf 22286
#define HCFC_OOB_RX_1_WD_PERIOD_0f 22287
#define HCFC_OOB_RX_1_WD_PERIOD_1f 22288
#define HCFC_OOB_RX_1_WD_PERIOD_2f 22289
#define HCFC_OOB_RX_1_WD_PERIOD_3f 22290
#define HCFC_OOB_RX_1_WD_PERIOD_4f 22291
#define HCFC_OOB_TX_0_MIN_GAP_MINUS_1f 22292
#define HCFC_OOB_TX_0_PORTS_NUM_CFGf 22293
#define HCFC_OOB_TX_1_MIN_GAP_MINUS_1f 22294
#define HCFC_OOB_TX_1_PORTS_NUM_CFGf 22295
#define HCFC_OUT_OF_BAND_MODEf 22296
#define HCFC_RX_BITS_PER_CHANNELf 22297
#define HCFC_RX_CHANNEL_BASE_MAXf 22298
#define HCFC_RX_CHANNEL_BASE_MINf 22299
#define HCFC_RX_CLOCK_DELAYf 22300
#define HCFC_RX_CRC_DROP_COUNTERf 22301
#define HCFC_RX_EARLY_SYNC_DETECTEDf 22302
#define HCFC_RX_ECC_ERRORf 22303
#define HCFC_RX_ENf 22304
#define HCFC_RX_ENABLEf 22305
#define HCFC_RX_FC_HIf 22306
#define HCFC_RX_FC_LOf 22307
#define HCFC_RX_FORCE_ENABLE_HIf 22308
#define HCFC_RX_FORCE_ENABLE_LOf 22309
#define HCFC_RX_FORCE_VALUE_HIf 22310
#define HCFC_RX_FORCE_VALUE_LOf 22311
#define HCFC_RX_IGNORE_CRCf 22312
#define HCFC_RX_REMAP_0f 22313
#define HCFC_RX_REMAP_1f 22314
#define HCFC_RX_REMAP_10f 22315
#define HCFC_RX_REMAP_11f 22316
#define HCFC_RX_REMAP_12f 22317
#define HCFC_RX_REMAP_13f 22318
#define HCFC_RX_REMAP_14f 22319
#define HCFC_RX_REMAP_15f 22320
#define HCFC_RX_REMAP_16f 22321
#define HCFC_RX_REMAP_17f 22322
#define HCFC_RX_REMAP_18f 22323
#define HCFC_RX_REMAP_19f 22324
#define HCFC_RX_REMAP_2f 22325
#define HCFC_RX_REMAP_20f 22326
#define HCFC_RX_REMAP_21f 22327
#define HCFC_RX_REMAP_22f 22328
#define HCFC_RX_REMAP_23f 22329
#define HCFC_RX_REMAP_24f 22330
#define HCFC_RX_REMAP_25f 22331
#define HCFC_RX_REMAP_26f 22332
#define HCFC_RX_REMAP_27f 22333
#define HCFC_RX_REMAP_28f 22334
#define HCFC_RX_REMAP_29f 22335
#define HCFC_RX_REMAP_3f 22336
#define HCFC_RX_REMAP_30f 22337
#define HCFC_RX_REMAP_31f 22338
#define HCFC_RX_REMAP_32f 22339
#define HCFC_RX_REMAP_33f 22340
#define HCFC_RX_REMAP_34f 22341
#define HCFC_RX_REMAP_35f 22342
#define HCFC_RX_REMAP_36f 22343
#define HCFC_RX_REMAP_37f 22344
#define HCFC_RX_REMAP_38f 22345
#define HCFC_RX_REMAP_39f 22346
#define HCFC_RX_REMAP_4f 22347
#define HCFC_RX_REMAP_40f 22348
#define HCFC_RX_REMAP_41f 22349
#define HCFC_RX_REMAP_42f 22350
#define HCFC_RX_REMAP_43f 22351
#define HCFC_RX_REMAP_44f 22352
#define HCFC_RX_REMAP_45f 22353
#define HCFC_RX_REMAP_46f 22354
#define HCFC_RX_REMAP_47f 22355
#define HCFC_RX_REMAP_48f 22356
#define HCFC_RX_REMAP_49f 22357
#define HCFC_RX_REMAP_5f 22358
#define HCFC_RX_REMAP_50f 22359
#define HCFC_RX_REMAP_51f 22360
#define HCFC_RX_REMAP_52f 22361
#define HCFC_RX_REMAP_53f 22362
#define HCFC_RX_REMAP_54f 22363
#define HCFC_RX_REMAP_55f 22364
#define HCFC_RX_REMAP_56f 22365
#define HCFC_RX_REMAP_57f 22366
#define HCFC_RX_REMAP_58f 22367
#define HCFC_RX_REMAP_59f 22368
#define HCFC_RX_REMAP_6f 22369
#define HCFC_RX_REMAP_60f 22370
#define HCFC_RX_REMAP_61f 22371
#define HCFC_RX_REMAP_62f 22372
#define HCFC_RX_REMAP_63f 22373
#define HCFC_RX_REMAP_7f 22374
#define HCFC_RX_REMAP_8f 22375
#define HCFC_RX_REMAP_9f 22376
#define HCFC_SOMf 22377
#define HCFC_TIMER_PERIODf 22378
#define HCFC_TX_BITS_PER_CHANNELf 22379
#define HCFC_TX_CHANNEL_BASE_MAXf 22380
#define HCFC_TX_CHANNEL_BASE_MINf 22381
#define HCFC_TX_CLOCK_DELAYf 22382
#define HCFC_TX_CORRUPT_CRCf 22383
#define HCFC_TX_DATA_DEFAULTf 22384
#define HCFC_TX_ENf 22385
#define HCFC_TX_ENABLEf 22386
#define HCFC_TX_FC_HIf 22387
#define HCFC_TX_FC_LOf 22388
#define HCFC_TX_FORCE_ENABLE_HIf 22389
#define HCFC_TX_FORCE_ENABLE_LOf 22390
#define HCFC_TX_FORCE_VALUE_HIf 22391
#define HCFC_TX_FORCE_VALUE_LOf 22392
#define HCFC_TX_FWDf 22393
#define HCFC_TX_GAPf 22394
#define HCFC_TX_GCSf 22395
#define HCFC_TX_MSG_TYPEf 22396
#define HCFC_TX_OVERFLOWf 22397
#define HCFC_TX_REMAP_0f 22398
#define HCFC_TX_REMAP_1f 22399
#define HCFC_TX_REMAP_10f 22400
#define HCFC_TX_REMAP_11f 22401
#define HCFC_TX_REMAP_12f 22402
#define HCFC_TX_REMAP_13f 22403
#define HCFC_TX_REMAP_14f 22404
#define HCFC_TX_REMAP_15f 22405
#define HCFC_TX_REMAP_16f 22406
#define HCFC_TX_REMAP_17f 22407
#define HCFC_TX_REMAP_18f 22408
#define HCFC_TX_REMAP_19f 22409
#define HCFC_TX_REMAP_2f 22410
#define HCFC_TX_REMAP_20f 22411
#define HCFC_TX_REMAP_21f 22412
#define HCFC_TX_REMAP_22f 22413
#define HCFC_TX_REMAP_23f 22414
#define HCFC_TX_REMAP_24f 22415
#define HCFC_TX_REMAP_25f 22416
#define HCFC_TX_REMAP_26f 22417
#define HCFC_TX_REMAP_27f 22418
#define HCFC_TX_REMAP_28f 22419
#define HCFC_TX_REMAP_29f 22420
#define HCFC_TX_REMAP_3f 22421
#define HCFC_TX_REMAP_30f 22422
#define HCFC_TX_REMAP_31f 22423
#define HCFC_TX_REMAP_32f 22424
#define HCFC_TX_REMAP_33f 22425
#define HCFC_TX_REMAP_34f 22426
#define HCFC_TX_REMAP_35f 22427
#define HCFC_TX_REMAP_36f 22428
#define HCFC_TX_REMAP_37f 22429
#define HCFC_TX_REMAP_38f 22430
#define HCFC_TX_REMAP_39f 22431
#define HCFC_TX_REMAP_4f 22432
#define HCFC_TX_REMAP_40f 22433
#define HCFC_TX_REMAP_41f 22434
#define HCFC_TX_REMAP_42f 22435
#define HCFC_TX_REMAP_43f 22436
#define HCFC_TX_REMAP_44f 22437
#define HCFC_TX_REMAP_45f 22438
#define HCFC_TX_REMAP_46f 22439
#define HCFC_TX_REMAP_47f 22440
#define HCFC_TX_REMAP_48f 22441
#define HCFC_TX_REMAP_49f 22442
#define HCFC_TX_REMAP_5f 22443
#define HCFC_TX_REMAP_50f 22444
#define HCFC_TX_REMAP_51f 22445
#define HCFC_TX_REMAP_52f 22446
#define HCFC_TX_REMAP_53f 22447
#define HCFC_TX_REMAP_54f 22448
#define HCFC_TX_REMAP_55f 22449
#define HCFC_TX_REMAP_56f 22450
#define HCFC_TX_REMAP_57f 22451
#define HCFC_TX_REMAP_58f 22452
#define HCFC_TX_REMAP_59f 22453
#define HCFC_TX_REMAP_6f 22454
#define HCFC_TX_REMAP_60f 22455
#define HCFC_TX_REMAP_61f 22456
#define HCFC_TX_REMAP_62f 22457
#define HCFC_TX_REMAP_63f 22458
#define HCFC_TX_REMAP_7f 22459
#define HCFC_TX_REMAP_8f 22460
#define HCFC_TX_REMAP_9f 22461
#define HCFSf 22462
#define HCHALTEDf 22463
#define HCIVERSIONf 22464
#define HCRf 22465
#define HCSELVECf 22466
#define HDISCARDf 22467
#define HDISCARD_DISINTf 22468
#define HDP_ENABLEf 22469
#define HDP_HEADER_CHECK_DISABLEf 22470
#define HDRADJUSTMCCPUTYPEAf 22471
#define HDRADJUSTMCCPUTYPEBf 22472
#define HDRADJUSTMCETHTYPEAf 22473
#define HDRADJUSTMCETHTYPEBf 22474
#define HDRADJUSTMCRAWTYPEAf 22475
#define HDRADJUSTMCRAWTYPEBf 22476
#define HDRADJUSTMCTMTYPEAf 22477
#define HDRADJUSTMCTMTYPEBf 22478
#define HDRADJUSTUCCPUTYPEAf 22479
#define HDRADJUSTUCCPUTYPEBf 22480
#define HDRADJUSTUCETHTYPEAf 22481
#define HDRADJUSTUCETHTYPEBf 22482
#define HDRADJUSTUCRAWTYPEAf 22483
#define HDRADJUSTUCRAWTYPEBf 22484
#define HDRADJUSTUCTMTYPEAf 22485
#define HDRADJUSTUCTMTYPEBf 22486
#define HDRMODEf 22487
#define HDRTYPEf 22488
#define HDR_ADJUST_MC_CPU_TYPE_Af 22489
#define HDR_ADJUST_MC_CPU_TYPE_Bf 22490
#define HDR_ADJUST_MC_ETH_TYPE_Af 22491
#define HDR_ADJUST_MC_ETH_TYPE_Bf 22492
#define HDR_ADJUST_MC_RAW_TYPE_Af 22493
#define HDR_ADJUST_MC_RAW_TYPE_Bf 22494
#define HDR_ADJUST_MC_TM_TYPE_Af 22495
#define HDR_ADJUST_MC_TM_TYPE_Bf 22496
#define HDR_ADJUST_UC_CPU_TYPE_Af 22497
#define HDR_ADJUST_UC_CPU_TYPE_Bf 22498
#define HDR_ADJUST_UC_ETH_TYPE_Af 22499
#define HDR_ADJUST_UC_ETH_TYPE_Bf 22500
#define HDR_ADJUST_UC_RAW_TYPE_Af 22501
#define HDR_ADJUST_UC_RAW_TYPE_Bf 22502
#define HDR_ADJUST_UC_TM_TYPE_Af 22503
#define HDR_ADJUST_UC_TM_TYPE_Bf 22504
#define HDR_DROP_SETf 22505
#define HDR_ERROR_SETf 22506
#define HDR_EXT_OVERLAYf 22507
#define HDR_LENf 22508
#define HDR_LENGTHf 22509
#define HDR_LENGTH_ZEROf 22510
#define HDR_LENGTH_ZERO_MASKf 22511
#define HDR_MODEf 22512
#define HDR_REMOVE_LENGTHf 22513
#define HDR_RT_NZERO_RC_SETf 22514
#define HDR_RT_RP_SETf 22515
#define HDR_SUBTYPEf 22516
#define HDR_TMf 22517
#define HDR_TYPEf 22518
#define HDR_XLATE_ECN_ENABLEf 22519
#define HDR_XLATE_ECT_ENABLEf 22520
#define HDR_XLATE_T_ENABLEf 22521
#define HDR_ZERO_HDR_LENGTH_SETf 22522
#define HDR_ZERO_XFER_LENGTHf 22523
#define HD_ENAf 22524
#define HD_FC_BKOFF_OKf 22525
#define HD_FC_ENAf 22526
#define HEf 22527
#define HEADERf 22528
#define HEADERDATAf 22529
#define HEADERPROFILEALWAYSADDPPHLEARNEXTf 22530
#define HEADERPROFILEBUILDFTMHf 22531
#define HEADERPROFILEBUILDPPHf 22532
#define HEADERPROFILEFTMHPPHPRESENTf 22533
#define HEADERPROFILELEARNDISABLEf 22534
#define HEADERPROFILESTVSQPTRTCMODEf 22535
#define HEADERSIZEERRFWDf 22536
#define HEADERSIZEERROVERMPLSFWDf 22537
#define HEADERSIZEERROVERMPLSSNPf 22538
#define HEADERSIZEERRSNPf 22539
#define HEADERSTACKEXCEEDPROGRAMADDRESSf 22540
#define HEADER_CODEf 22541
#define HEADER_CODE_MASKf 22542
#define HEADER_DATAf 22543
#define HEADER_EDITING_SIZEf 22544
#define HEADER_MAP_INITIATE_PAR_ERRf 22545
#define HEADER_MAP_PARITY_ERR_MASKf 22546
#define HEADER_MODEf 22547
#define HEADER_PAGES_ALLOCATEDf 22548
#define HEADER_QUALIFIER_MASKf 22549
#define HEADER_SIZE_ERR_FWDf 22550
#define HEADER_SIZE_ERR_SNPf 22551
#define HEADER_STACK_EXCEED_PROGRAM_ADDRESSf 22552
#define HEADER_STAMP_WHEN_OTHERf 22553
#define HEADER_TAGGEDf 22554
#define HEADER_TYPEf 22555
#define HEADER_UNTAGGEDf 22556
#define HEADER_UNTAGGED_UNUSEDf 22557
#define HEADPKTLENf 22558
#define HEADPKTLEN_MASKf 22559
#define HEADPKTLEN_VALIDf 22560
#define HEADPKTLEN_VALID_MASKf 22561
#define HEADPKTLEN_VALID_VALUEf 22562
#define HEADPKTLEN_VALUEf 22563
#define HEADPOINTERf 22564
#define HEAD_BUFFERf 22565
#define HEAD_INDEXf 22566
#define HEAD_LINESf 22567
#define HEAD_LLA_A_CORRECTED_ERRORf 22568
#define HEAD_LLA_A_CORRECTED_ERROR_DISINTf 22569
#define HEAD_LLA_A_UNCORRECTED_ERRORf 22570
#define HEAD_LLA_A_UNCORRECTED_ERROR_DISINTf 22571
#define HEAD_LLA_B_CORRECTED_ERRORf 22572
#define HEAD_LLA_B_CORRECTED_ERROR_DISINTf 22573
#define HEAD_LLA_B_UNCORRECTED_ERRORf 22574
#define HEAD_LLA_B_UNCORRECTED_ERROR_DISINTf 22575
#define HEAD_LLA_ENABLE_ECCf 22576
#define HEAD_LLA_FORCE_UNCORRECTABLE_ERRORf 22577
#define HEAD_LLA_MEM_TM01f 22578
#define HEAD_LLA_MEM_TM2f 22579
#define HEAD_OFFSETf 22580
#define HEAD_PKT_LENf 22581
#define HEAD_PKT_LEN_ERRf 22582
#define HEAD_PKT_LEN_ERR_STATUS_DISINTf 22583
#define HEAD_PKT_LEN_VLDf 22584
#define HEAD_PTRf 22585
#define HEAD_SHOT_FIFO_BUFFERf 22586
#define HEAD_SHOT_FIFO_BUFFER_VLDf 22587
#define HEAD_SHOT_FIFO_LEVELf 22588
#define HEAD_SHOT_FIFO_OVERFLOWf 22589
#define HEAD_SHOT_FIFO_OVERFLOW_DISINTf 22590
#define HEAD_SHOT_FIFO_UNDERFLOWf 22591
#define HEAD_SHOT_FSM_STATEf 22592
#define HEC_CORRECTABLE_ERRORf 22593
#define HEC_CORRECTABLE_ERROR_DISINTf 22594
#define HEC_CORRECTABLE_ERROR_MASKf 22595
#define HEC_ERR_CNT_Af 22596
#define HEC_ERR_CNT_A_DISINTf 22597
#define HEC_ERR_CNT_Bf 22598
#define HEC_ERR_CNT_B_DISINTf 22599
#define HEC_UNCORRECTABLE_ERRORf 22600
#define HEC_UNCORRECTABLE_ERROR_DISINTf 22601
#define HEC_UNCORRECTABLE_ERROR_MASKf 22602
#define HELIX_FBB0_MTU_MODEf 22603
#define HERR_TAGf 22604
#define HG2_FRC_RESERVEDf 22605
#define HGHDREf 22606
#define HGHDRE_DISINTf 22607
#define HGHDRE_SELf 22608
#define HGIf 22609
#define HGIG2_EN_S0f 22610
#define HGIG2_EN_S1f 22611
#define HGIG2_EN_S3f 22612
#define HGIG2_EN_S4f 22613
#define HGTG_RESERVEDf 22614
#define HGTG_RESERVED_HI1f 22615
#define HGTRUNK_RES_ENf 22616
#define HGT_DLB_DISABLEf 22617
#define HGT_RH_DISABLEf 22618
#define HG_16GBPS_BMPf 22619
#define HG_ADD_SYS_RSVD_VIDf 22620
#define HG_CHANGE_DESTINATIONf 22621
#define HG_CLASSID_SELf 22622
#define HG_COSf 22623
#define HG_COS_CAPTf 22624
#define HG_COUNTERS_PARITY_ENf 22625
#define HG_COUNTERS_PAR_ERRf 22626
#define HG_FAILOVER_PORT_DOWNf 22627
#define HG_GE_PORTf 22628
#define HG_HDR_ERROR_TOCPUf 22629
#define HG_HDR_SELf 22630
#define HG_HDR_TYPE1_TOCPUf 22631
#define HG_L2_ENDPOINT_ID_LOOKUP_ENABLEf 22632
#define HG_L3_OVERRIDEf 22633
#define HG_LEARN_OVERRIDEf 22634
#define HG_LOOKUP_ENABLEf 22635
#define HG_MC_DST_MODIDf 22636
#define HG_MC_DST_PORT_NUMf 22637
#define HG_MODIFY_ENABLEf 22638
#define HG_PBMf 22639
#define HG_SELf 22640
#define HG_SRC_REMOVAL_ENf 22641
#define HG_TCf 22642
#define HG_TRUNK_IDf 22643
#define HIDE_ECCf 22644
#define HIEf 22645
#define HIERARCHICAL_MODEf 22646
#define HIGHf 22647
#define HIGHERREQENPERMALf 22648
#define HIGHER_COMPARE_Gf 22649
#define HIGHER_COUNTERf 22650
#define HIGHER_REQ_EN_PER_MALf 22651
#define HIGHPRIORITYACLf 22652
#define HIGH_DURATIONf 22653
#define HIGH_IMPEDANCEf 22654
#define HIGH_PRIORITY_SO_DEVf 22655
#define HIGH_VSI_IN_RIFf 22656
#define HIGH_VSI_MY_MACf 22657
#define HIGH_VSI_PROFILE_0f 22658
#define HIGH_VSI_PROFILE_1f 22659
#define HIGH_VSI_PROFILE_2f 22660
#define HIGH_VSI_PROFILE_3f 22661
#define HIGH_VTTf 22662
#define HIGH_WATERMARKf 22663
#define HIGIGf 22664
#define HIGIG2f 22665
#define HIGIG2MODEf 22666
#define HIGIG2_BC_BASE_OFFSETf 22667
#define HIGIG2_BC_SIZEf 22668
#define HIGIG2_IPMC_BASE_OFFSETf 22669
#define HIGIG2_IPMC_SIZEf 22670
#define HIGIG2_L2MC_BASE_OFFSETf 22671
#define HIGIG2_L2MC_SIZEf 22672
#define HIGIG2_MC_BASE_OFFSETf 22673
#define HIGIG2_MC_SIZEf 22674
#define HIGIG2_MODEf 22675
#define HIGIG2_RSVD_DROPf 22676
#define HIGIG_2_MODEf 22677
#define HIGIG_CPU_COSf 22678
#define HIGIG_HDR_0f 22679
#define HIGIG_HDR_0_HIf 22680
#define HIGIG_HDR_0_LOf 22681
#define HIGIG_HDR_1f 22682
#define HIGIG_HDR_1_HIf 22683
#define HIGIG_HDR_1_LOf 22684
#define HIGIG_HDR_ERRORf 22685
#define HIGIG_MASKf 22686
#define HIGIG_MH_TYPE1f 22687
#define HIGIG_MH_TYPE1_DROP_DISINTf 22688
#define HIGIG_MH_TYPE1_DROP_SELf 22689
#define HIGIG_MODEf 22690
#define HIGIG_PACKETf 22691
#define HIGIG_PKTf 22692
#define HIGIG_PKT_MASKf 22693
#define HIGIG_PORT_BITMAPf 22694
#define HIGIG_PORT_BITMAP_HIf 22695
#define HIGIG_PORT_BITMAP_LOf 22696
#define HIGIG_RESERVED_HI0f 22697
#define HIGIG_RSVD_HGI_DROPf 22698
#define HIGIG_TOCPUf 22699
#define HIGIG_TRUNKf 22700
#define HIGIG_TRUNK0f 22701
#define HIGIG_TRUNK1f 22702
#define HIGIG_TRUNK2f 22703
#define HIGIG_TRUNK3f 22704
#define HIGIG_TRUNK_BITMAPf 22705
#define HIGIG_TRUNK_BITMAP0f 22706
#define HIGIG_TRUNK_BITMAP1f 22707
#define HIGIG_TRUNK_BITMAP_HIf 22708
#define HIGIG_TRUNK_BITMAP_LOf 22709
#define HIGIG_TRUNK_BITMAP_W0f 22710
#define HIGIG_TRUNK_BITMAP_W1f 22711
#define HIGIG_TRUNK_BITMAP_W2f 22712
#define HIGIG_TRUNK_IDf 22713
#define HIGIG_TRUNK_ID0f 22714
#define HIGIG_TRUNK_ID0_PORT0f 22715
#define HIGIG_TRUNK_ID0_PORT1f 22716
#define HIGIG_TRUNK_ID0_PORT2f 22717
#define HIGIG_TRUNK_ID0_PORT3f 22718
#define HIGIG_TRUNK_ID1f 22719
#define HIGIG_TRUNK_ID1_PORT0f 22720
#define HIGIG_TRUNK_ID1_PORT1f 22721
#define HIGIG_TRUNK_ID1_PORT2f 22722
#define HIGIG_TRUNK_ID1_PORT3f 22723
#define HIGIG_TRUNK_ID2f 22724
#define HIGIG_TRUNK_ID3f 22725
#define HIGIG_TRUNK_OVERRIDEf 22726
#define HIGIG_TRUNK_OVERRIDE_BITMAPf 22727
#define HIGIG_TRUNK_OVERRIDE_PROFILE_PTRf 22728
#define HIGIG_TRUNK_PORT0f 22729
#define HIGIG_TRUNK_PORT1f 22730
#define HIGIG_TRUNK_PORT10f 22731
#define HIGIG_TRUNK_PORT11f 22732
#define HIGIG_TRUNK_PORT12f 22733
#define HIGIG_TRUNK_PORT13f 22734
#define HIGIG_TRUNK_PORT14f 22735
#define HIGIG_TRUNK_PORT15f 22736
#define HIGIG_TRUNK_PORT2f 22737
#define HIGIG_TRUNK_PORT3f 22738
#define HIGIG_TRUNK_PORT4f 22739
#define HIGIG_TRUNK_PORT5f 22740
#define HIGIG_TRUNK_PORT6f 22741
#define HIGIG_TRUNK_PORT7f 22742
#define HIGIG_TRUNK_PORT8f 22743
#define HIGIG_TRUNK_PORT9f 22744
#define HIGIG_TRUNK_RTAGf 22745
#define HIGIG_TRUNK_RTAG0f 22746
#define HIGIG_TRUNK_RTAG1f 22747
#define HIGIG_TRUNK_SIZEf 22748
#define HIGIG_TRUNK_SIZE0f 22749
#define HIGIG_TRUNK_SIZE1f 22750
#define HIGIG_XGE_PORT_BLOCK_MASKf 22751
#define HIRD_THRESHOLDf 22752
#define HISTORICAL_SAMPLING_PERIODf 22753
#define HIST_CLEAR_BITMAPf 22754
#define HIST_DISABLE_ECC0f 22755
#define HIST_DISABLE_ECC1f 22756
#define HIST_DISABLE_ECC2f 22757
#define HIST_DISABLE_ECC3f 22758
#define HIST_DISABLE_ECC4f 22759
#define HIST_DISABLE_ECC5f 22760
#define HIST_DISABLE_ECC6f 22761
#define HIST_DISABLE_ECC7f 22762
#define HIST_ECC_CORRUPT0f 22763
#define HIST_ECC_CORRUPT1f 22764
#define HIST_ECC_CORRUPT2f 22765
#define HIST_ECC_CORRUPT3f 22766
#define HIST_ECC_CORRUPT4f 22767
#define HIST_ECC_CORRUPT5f 22768
#define HIST_ECC_CORRUPT6f 22769
#define HIST_ECC_CORRUPT7f 22770
#define HIST_TMf 22771
#define HITf 22772
#define HIT0f 22773
#define HIT1f 22774
#define HITBIT_PTRf 22775
#define HITDAf 22776
#define HITDA_0f 22777
#define HITDA_0_DCMf 22778
#define HITDA_0_PDAf 22779
#define HITDA_0_PMf 22780
#define HITDA_0_TMf 22781
#define HITDA_1f 22782
#define HITDA_1_DCMf 22783
#define HITDA_1_PDAf 22784
#define HITDA_1_PMf 22785
#define HITDA_1_TMf 22786
#define HITDA_2f 22787
#define HITDA_2_DCMf 22788
#define HITDA_2_PDAf 22789
#define HITDA_2_PMf 22790
#define HITDA_2_TMf 22791
#define HITDA_3f 22792
#define HITDA_3_DCMf 22793
#define HITDA_3_PMf 22794
#define HITDA_3_TMf 22795
#define HITDA_4f 22796
#define HITDA_5f 22797
#define HITDA_6f 22798
#define HITDA_7f 22799
#define HITDA_CCMf 22800
#define HITDA_LEFT_TMf 22801
#define HITDA_RIGHT_TMf 22802
#define HITDA_RMf 22803
#define HITDA_TMf 22804
#define HITSAf 22805
#define HITSA_0f 22806
#define HITSA_0_DCMf 22807
#define HITSA_0_PDAf 22808
#define HITSA_0_PMf 22809
#define HITSA_0_TMf 22810
#define HITSA_1f 22811
#define HITSA_1_DCMf 22812
#define HITSA_1_PDAf 22813
#define HITSA_1_PMf 22814
#define HITSA_1_TMf 22815
#define HITSA_2f 22816
#define HITSA_2_DCMf 22817
#define HITSA_2_PDAf 22818
#define HITSA_2_PMf 22819
#define HITSA_2_TMf 22820
#define HITSA_3f 22821
#define HITSA_3_DCMf 22822
#define HITSA_3_PMf 22823
#define HITSA_3_TMf 22824
#define HITSA_4f 22825
#define HITSA_4_DCMf 22826
#define HITSA_4_PMf 22827
#define HITSA_4_TMf 22828
#define HITSA_5f 22829
#define HITSA_5_DCMf 22830
#define HITSA_5_PMf 22831
#define HITSA_5_TMf 22832
#define HITSA_6f 22833
#define HITSA_6_DCMf 22834
#define HITSA_6_PMf 22835
#define HITSA_6_TMf 22836
#define HITSA_7f 22837
#define HITSA_7_DCMf 22838
#define HITSA_7_PMf 22839
#define HITSA_7_TMf 22840
#define HITSA_CCMf 22841
#define HITSA_LEFT_TMf 22842
#define HITSA_RIGHT_TMf 22843
#define HITSA_RMf 22844
#define HITSA_TMf 22845
#define HIT_0f 22846
#define HIT_1f 22847
#define HIT_10f 22848
#define HIT_11f 22849
#define HIT_12f 22850
#define HIT_13f 22851
#define HIT_14f 22852
#define HIT_15f 22853
#define HIT_2f 22854
#define HIT_3f 22855
#define HIT_4f 22856
#define HIT_5f 22857
#define HIT_6f 22858
#define HIT_7f 22859
#define HIT_8f 22860
#define HIT_9f 22861
#define HIT_BITSf 22862
#define HIT_LEFT_TMf 22863
#define HIT_LEFT_WWf 22864
#define HI_CONGEST_COUNTf 22865
#define HI_CONGEST_PRIf 22866
#define HI_CONGEST_STICKY_STATEf 22867
#define HI_DATAf 22868
#define HI_LINE_COUNT_WATERMARKf 22869
#define HI_LOf 22870
#define HI_PRI_ACTION_CONTROLf 22871
#define HI_PRI_RESOLVEf 22872
#define HI_PRI_SUPPRESS_VXLTf 22873
#define HI_PUP_FIFO_OVERFLOWf 22874
#define HI_PUP_FIFO_OVERFLOW_DISINTf 22875
#define HI_WATERMARKf 22876
#define HOLCOSMINXQCNTf 22877
#define HOLDf 22878
#define HOLDMCIPRDf 22879
#define HOLDPRIf 22880
#define HOLD_CHf 22881
#define HOLD_CH0f 22882
#define HOLD_CH1f 22883
#define HOLD_CH2f 22884
#define HOLD_STBf 22885
#define HOLD_TSf 22886
#define HOLMAXTIMERf 22887
#define HOL_CELL_SOP_DROP_ENf 22888
#define HOL_CONTROLf 22889
#define HOL_ENABLEf 22890
#define HOL_STAT_UPDATE_ENABLEf 22891
#define HOL_TOCPUf 22892
#define HOL_TO_CPUf 22893
#define HONOR_PAUSE_FOR_E2Ef 22894
#define HONOR_PAUSE_FOR_E_2_Ef 22895
#define HOPCOUNTf 22896
#define HOSTMEMRD_ENDIANESSf 22897
#define HOSTMEMRD_ERRORf 22898
#define HOSTMEMWR_ENDIANESSf 22899
#define HOSTMEMWR_ERRORf 22900
#define HOSTMEM_OVERFLOWf 22901
#define HOSTMEM_TIMEOUTf 22902
#define HOST_CONTROLLER_RESET_HCRESETf 22903
#define HOST_INDEXf 22904
#define HOST_INTR_ENf 22905
#define HOST_NUM_ENTRIES_SELf 22906
#define HOST_SYSTEM_ERRORf 22907
#define HOST_SYSTEM_ERROR_ENABLEf 22908
#define HPDQCQMAXOCCf 22909
#define HPDQCQMAXOCCIDf 22910
#define HPFEMPTYf 22911
#define HPFFIFOCOUNTf 22912
#define HPFFULLf 22913
#define HPFSMRQMAXOCCf 22914
#define HPF_EMPTYf 22915
#define HPF_FIFO_COUNTf 22916
#define HPF_FULLf 22917
#define HPF_MEM_CONTROL_ECC__NB_ERR_MASKf 22918
#define HPF_MEM_CONTROL_INITIATE_ECC_NB_ERRf 22919
#define HPF_MEM_DATA_INITIATE_PAR_ERRf 22920
#define HPF_MEM_DATA_PARITY_ERR_MASKf 22921
#define HPF_WATERMARKf 22922
#define HPOFPVALIDf 22923
#define HPRE_ENQDONE_STATUSf 22924
#define HPRE_ENQDONE_STATUS_DISINTf 22925
#define HPRE_ENQDONE_TRIGGEREDf 22926
#define HPRE_ENQUEUE_STATUSf 22927
#define HPRE_ENQUEUE_STATUS_DISINTf 22928
#define HPRE_ENQUEUE_TRIGGEREDf 22929
#define HPRE_ENQ_ERRORf 22930
#define HPRE_ENQ_ERROR_DISINTf 22931
#define HPRE_ENQ_ERROR_SQf 22932
#define HPRE_ENQ_RSP_STATUSf 22933
#define HPRE_ENQ_RSP_STATUS_DISINTf 22934
#define HPRE_FP_STATUSf 22935
#define HPRE_FP_STATUS_DISINTf 22936
#define HPROTECTf 22937
#define HPROTECT_DISINTf 22938
#define HPTE_AVAIL_IF_PARITY_ERRORf 22939
#define HPTE_AVAIL_IF_PARITY_ERROR_DISINTf 22940
#define HPTE_DEQUEUE_STATUSf 22941
#define HPTE_DEQUEUE_STATUS_DISINTf 22942
#define HPTE_DEQUEUE_TRIGGEREDf 22943
#define HPTE_DEQ_MSG_DISABLE_PARITY_ERRORf 22944
#define HPTE_DEQ_MSG_FORCE_PARITY_ERRORf 22945
#define HPTE_DEQ_MSG_PARITY_ERRORf 22946
#define HPTE_DEQ_MSG_PARITY_ERROR_DISINTf 22947
#define HPTE_DEQ_REQ_IF_FORCE_PARITY_ERRORf 22948
#define HPTE_DEQ_RESPONSE_TRACE_STATUSf 22949
#define HPTE_DEQ_RESPONSE_TRACE_STATUS_DISINTf 22950
#define HPTE_DEQ_RESP_FORCE_PARITY_ERRORf 22951
#define HPTE_DEQ_RESP_IF_PARITY_ERRORf 22952
#define HPTE_DEQ_RESP_IF_PARITY_ERROR_DISINTf 22953
#define HPTE_DEQ_RESP_IF_QM_ERRORf 22954
#define HPTE_DEQ_RESP_IF_QM_ERROR_DISINTf 22955
#define HPTE_DQUEUE_CORRECTED_ERRORf 22956
#define HPTE_DQUEUE_CORRECTED_ERROR_DISINTf 22957
#define HPTE_DQUEUE_DISABLE_ECCf 22958
#define HPTE_DQUEUE_ECC_CORRUPTf 22959
#define HPTE_DQUEUE_ERROR_ADDRf 22960
#define HPTE_DQUEUE_MEM_INIT_DONEf 22961
#define HPTE_DQUEUE_UNCORRECTED_ERRORf 22962
#define HPTE_DQUEUE_UNCORRECTED_ERROR_DISINTf 22963
#define HPTE_EG_DEQ_RESPONSE_CORRECTED_ERRORf 22964
#define HPTE_EG_DEQ_RESPONSE_CORRECTED_ERROR_DISINTf 22965
#define HPTE_EG_DEQ_RESPONSE_DISABLE_ECCf 22966
#define HPTE_EG_DEQ_RESPONSE_ECC_CORRUPTf 22967
#define HPTE_EG_DEQ_RESPONSE_ERROR_ADDRf 22968
#define HPTE_EG_DEQ_RESPONSE_MEM_INIT_DONEf 22969
#define HPTE_EG_DEQ_RESPONSE_UNCORRECTED_ERRORf 22970
#define HPTE_EG_DEQ_RESPONSE_UNCORRECTED_ERROR_DISINTf 22971
#define HPTE_EG_PREFETCH_FIFO_OVERFLOWf 22972
#define HPTE_EG_PREFETCH_FIFO_OVERFLOW_DISINTf 22973
#define HPTE_EG_QM_PREFETCH_CORRECTED_ERRORf 22974
#define HPTE_EG_QM_PREFETCH_CORRECTED_ERROR_DISINTf 22975
#define HPTE_EG_QM_PREFETCH_DISABLE_ECCf 22976
#define HPTE_EG_QM_PREFETCH_ECC_CORRUPTf 22977
#define HPTE_EG_QM_PREFETCH_ERROR_ADDRf 22978
#define HPTE_EG_QM_PREFETCH_MEM_INIT_DONEf 22979
#define HPTE_EG_QM_PREFETCH_QID_ERRORf 22980
#define HPTE_EG_QM_PREFETCH_QID_ERROR_DISINTf 22981
#define HPTE_EG_QM_PREFETCH_UNCORRECTED_ERRORf 22982
#define HPTE_EG_QM_PREFETCH_UNCORRECTED_ERROR_DISINTf 22983
#define HPTE_EG_QUEUE_IDf 22984
#define HPTE_EG_WATERMARKf 22985
#define HPTE_EG_WDRR_END_OF_ROUNDf 22986
#define HPTE_FREE_PAGE_RELEASE_STATUSf 22987
#define HPTE_FREE_PAGE_RELEASE_STATUS_DISINTf 22988
#define HPTE_FREE_PAGE_TRIGGEREDf 22989
#define HPTE_IG_DEQ_RESPONSE_CORRECTED_ERRORf 22990
#define HPTE_IG_DEQ_RESPONSE_CORRECTED_ERROR_DISINTf 22991
#define HPTE_IG_DEQ_RESPONSE_DISABLE_ECCf 22992
#define HPTE_IG_DEQ_RESPONSE_ECC_CORUPTf 22993
#define HPTE_IG_DEQ_RESPONSE_ERROR_ADDRf 22994
#define HPTE_IG_DEQ_RESPONSE_MEM_INIT_DONEf 22995
#define HPTE_IG_DEQ_RESPONSE_UNCORRECTED_ERRORf 22996
#define HPTE_IG_DEQ_RESPONSE_UNCORRECTED_ERROR_DISINTf 22997
#define HPTE_IG_PREFETCH_FIFO_OVERFLOWf 22998
#define HPTE_IG_PREFETCH_FIFO_OVERFLOW_DISINTf 22999
#define HPTE_IG_QM_PREFETCH_CORRECTED_ERRORf 23000
#define HPTE_IG_QM_PREFETCH_CORRECTED_ERROR_DISINTf 23001
#define HPTE_IG_QM_PREFETCH_DISABLE_ECCf 23002
#define HPTE_IG_QM_PREFETCH_ECC_CORRUPTf 23003
#define HPTE_IG_QM_PREFETCH_ERROR_ADDRf 23004
#define HPTE_IG_QM_PREFETCH_MEM_INIT_DONEf 23005
#define HPTE_IG_QM_PREFETCH_QID_ERRORf 23006
#define HPTE_IG_QM_PREFETCH_QID_ERROR_DISINTf 23007
#define HPTE_IG_QM_PREFETCH_UNCORRECTED_ERRORf 23008
#define HPTE_IG_QM_PREFETCH_UNCORRECTED_ERROR_DISINTf 23009
#define HPTE_IG_QUEUE_IDf 23010
#define HPTE_IG_WATERMARKf 23011
#define HPTE_IG_WDRR_END_OF_ROUNDf 23012
#define HPTE_PAUSE_CONFIG_ERRORf 23013
#define HPTE_PAUSE_CONFIG_ERROR_DISINTf 23014
#define HPTE_PAUSE_EGRESS_DEBUGf 23015
#define HPTE_PAUSE_EGRESS_STATEf 23016
#define HPTE_PAUSE_INGRESS_DEBUGf 23017
#define HPTE_PAUSE_INGRESS_STATEf 23018
#define HPTE_PAUSE_RESERVED_BUFFER_DEBUGf 23019
#define HPTE_PAUSE_RESERVED_BUFFER_STATEf 23020
#define HPTE_PAUSE_SQUEUE127_96_DEBUGf 23021
#define HPTE_PAUSE_SQUEUE127_96_STATEf 23022
#define HPTE_PAUSE_SQUEUE31_0_DEBUGf 23023
#define HPTE_PAUSE_SQUEUE31_0_STATEf 23024
#define HPTE_PAUSE_SQUEUE63_32_DEBUGf 23025
#define HPTE_PAUSE_SQUEUE63_32_STATEf 23026
#define HPTE_PAUSE_SQUEUE95_64_DEBUGf 23027
#define HPTE_PAUSE_SQUEUE95_64_STATEf 23028
#define HPTE_PAUSE_STATE_DEBUG_CONTROLf 23029
#define HPTE_PAUSE_TOTAL_BUFFER_DEBUGf 23030
#define HPTE_PAUSE_TOTAL_BUFFER_STATEf 23031
#define HPTE_PB_READ_DATA_FIFO_A_OVERFLOW_ERRORf 23032
#define HPTE_PB_READ_DATA_FIFO_A_OVERFLOW_ERROR_DISINTf 23033
#define HPTE_PB_READ_DATA_FIFO_BKP_LEVELf 23034
#define HPTE_PB_READ_DATA_FIFO_B_OVERFLOW_ERRORf 23035
#define HPTE_PB_READ_DATA_FIFO_B_OVERFLOW_ERROR_DISINTf 23036
#define HPTE_PB_READ_DATA_MEM_CORRECTED_ERRORf 23037
#define HPTE_PB_READ_DATA_MEM_CORRECTED_ERROR_DISINTf 23038
#define HPTE_PB_READ_DATA_MEM_DISABLE_ECCf 23039
#define HPTE_PB_READ_DATA_MEM_ECC_CORRUPTf 23040
#define HPTE_PB_READ_DATA_MEM_UNCORRECTED_ERRORf 23041
#define HPTE_PB_READ_DATA_MEM_UNCORRECTED_ERROR_DISINTf 23042
#define HPTE_PB_READ_DATA_PARITY_ERRORf 23043
#define HPTE_PB_READ_DATA_PARITY_ERROR_DISINTf 23044
#define HPTE_PB_READ_REQ_FIFO_OVERFLOW_ERRORf 23045
#define HPTE_PB_READ_REQ_FIFO_OVERFLOW_ERROR_DISINTf 23046
#define HPTE_PB_READ_RESP_FIFO_OVERFLOW_ERRORf 23047
#define HPTE_PB_READ_RESP_FIFO_OVERFLOW_ERROR_DISINTf 23048
#define HPTE_PB_REQ_FIFO_BKP_LEVELf 23049
#define HPTE_PP_READ_RESP_FIFO_OVERFLOW_ERRORf 23050
#define HPTE_PP_READ_RESP_FIFO_OVERFLOW_ERROR_DISINTf 23051
#define HPTE_PP_REQ_TRACE_STATUSf 23052
#define HPTE_PP_REQ_TRACE_STATUS_DISINTf 23053
#define HPTE_PP_RESPONSE_CORRECTED_ERRORf 23054
#define HPTE_PP_RESPONSE_CORRECTED_ERROR_DISINTf 23055
#define HPTE_PP_RESPONSE_DISABLE_ECCf 23056
#define HPTE_PP_RESPONSE_ECC_CORRUPTf 23057
#define HPTE_PP_RESPONSE_ERROR_ADDRf 23058
#define HPTE_PP_RESPONSE_UNCORRECTED_ERRORf 23059
#define HPTE_PP_RESPONSE_UNCORRECTED_ERROR_DISINTf 23060
#define HPTE_PP_RESP_IF_FORCE_PARITY_ERRORf 23061
#define HPTE_PP_RESP_MEM_INIT_DONEf 23062
#define HPTE_QM_AVAIL_TRACE_STATUSf 23063
#define HPTE_QM_AVAIL_TRACE_STATUS_DISINTf 23064
#define HPTE_QUEUE_CONTEXT_CORRECTED_ERRORf 23065
#define HPTE_QUEUE_CONTEXT_CORRECTED_ERROR_DISINTf 23066
#define HPTE_QUEUE_CONTEXT_DISABLE_ECCf 23067
#define HPTE_QUEUE_CONTEXT_ECC_CORRUPTf 23068
#define HPTE_QUEUE_CONTEXT_ERROR_ADDRf 23069
#define HPTE_QUEUE_CONTEXT_UNCORRECTED_ERRORf 23070
#define HPTE_QUEUE_CONTEXT_UNCORRECTED_ERROR_DISINTf 23071
#define HPTE_UNEXPECTED_PB_RESP_ERRORf 23072
#define HPTE_UNEXPECTED_PB_RESP_ERROR_DISINTf 23073
#define HPTE_WDRR_STATE_CORRECTED_ERRORf 23074
#define HPTE_WDRR_STATE_CORRECTED_ERROR_DISINTf 23075
#define HPTE_WDRR_STATE_DISABLE_ECCf 23076
#define HPTE_WDRR_STATE_ECC_CORRUPTf 23077
#define HPTE_WDRR_STATE_ERROR_ADDRf 23078
#define HPTE_WDRR_STATE_UNCORRECTED_ERRORf 23079
#define HPTE_WDRR_STATE_UNCORRECTED_ERROR_DISINTf 23080
#define HP_DQCQ_MAX_OCCf 23081
#define HP_DQCQ_MAX_OCC_IDf 23082
#define HP_FSMRQ_MAX_OCCf 23083
#define HQCLKREQUIREDf 23084
#define HRANGEf 23085
#define HRANGE_DISINTf 23086
#define HRFCMASK0f 23087
#define HRFCMASK1f 23088
#define HRFCMASK2f 23089
#define HRFCMASK3f 23090
#define HRF_RX_0_CONTROLLER_RSTNf 23091
#define HRF_RX_0_MAX_OCCUPANCYf 23092
#define HRF_RX_0_OVERFLOW_ERRf 23093
#define HRF_RX_0_STATUSf 23094
#define HRF_RX_0_WAS_EMPTYf 23095
#define HRF_RX_1_CONTROLLER_RSTNf 23096
#define HRF_RX_1_MAX_OCCUPANCYf 23097
#define HRF_RX_1_OVERFLOW_ERRf 23098
#define HRF_RX_1_STATUSf 23099
#define HRF_RX_1_WAS_EMPTYf 23100
#define HRF_RX_N_HIGH_REQ_THRESHOLDf 23101
#define HRF_RX_N_LLFC_THRESHOLD_CLRf 23102
#define HRF_RX_N_LLFC_THRESHOLD_SETf 23103
#define HRF_RX_N_PFC_THRESHOLD_CLRf 23104
#define HRF_RX_N_PFC_THRESHOLD_SETf 23105
#define HRF_RX_N_THRESHOLD_AFTER_OVERFLOWf 23106
#define HRF_TX_0_CONTROLLER_RSTNf 23107
#define HRF_TX_0_MAX_OCCUPANCYf 23108
#define HRF_TX_0_OVERFLOW_ERRf 23109
#define HRF_TX_0_STATUSf 23110
#define HRF_TX_1_CONTROLLER_RSTNf 23111
#define HRF_TX_1_MAX_OCCUPANCYf 23112
#define HRF_TX_1_OVERFLOW_ERRf 23113
#define HRF_TX_1_STATUSf 23114
#define HRF_TX_N_EOB_VEC_BYPASS_ENABLEf 23115
#define HRF_TX_N_NUM_CREDITS_TO_EGQf 23116
#define HRF_TX_N_RESET_PORT_CREDITSf 23117
#define HRF_TX_N_RESET_PORT_CREDITS_VALUEf 23118
#define HRF_TX_N_START_TX_THRESHOLDf 23119
#define HRF_TX_N_STOP_RD_2_WHEN_NOT_RDYf 23120
#define HRF_TX_N_THRESHOLD_AFTER_OVERFLOWf 23121
#define HRF_TX_N__512B_IN_2_CLKSf 23122
#define HRMASKTYPEf 23123
#define HRMODEf 23124
#define HRPORTEN31_0f 23125
#define HRPORTEN63_32f 23126
#define HRPORTEN81_64f 23127
#define HRRFNf 23128
#define HRSELf 23129
#define HRSELDUALf 23130
#define HRTFNf 23131
#define HR_MODEf 23132
#define HR_NUMf 23133
#define HR_SELf 23134
#define HR_SEL_DUALf 23135
#define HSE_CMDMEM_DONEf 23136
#define HSP0f 23137
#define HSP1f 23138
#define HSP_PARITY_CHK_ENf 23139
#define HSP_PAR_ERRf 23140
#define HSP_PAR_ERR_ENf 23141
#define HSP_PIPE0_EN_COR_ERR_RPTf 23142
#define HSP_PIPE1_EN_COR_ERR_RPTf 23143
#define HS_TIMEOUT_CALIBf 23144
#define HTAVAILREQUESTf 23145
#define HTCLOCKAVAILABLEf 23146
#define HTTP_PERSISTENTf 23147
#define HTTP_REQUESTf 23148
#define HUGENf 23149
#define HUGE_FRf 23150
#define HUNGRYf 23151
#define HUNGRY_PRIf 23152
#define HUNGRY_THRESHf 23153
#define HWMEMBASEf 23154
#define HWMEMBASE_ISMf 23155
#define HWOFFSETf 23156
#define HWTL_ADRf 23157
#define HWTL_ADR_EXP_ET_RSPf 23158
#define HWTL_EXP_ET_RSPf 23159
#define HWTL_EXP_RSP_PTRf 23160
#define HWTL_OPT_RSP_CMP_ENf 23161
#define HWTL_RSP_CMP_ENf 23162
#define HWTL_RSVDf 23163
#define HW_AGE_MODEf 23164
#define HW_BISR_LOAD_ENf 23165
#define HW_CTRL_QBUSf 23166
#define HW_INITf 23167
#define HW_RESETf 23168
#define HW_RESET_OUTf 23169
#define HW_RSTLf 23170
#define HYBRID_GRANT2_ENABLEf 23171
#define HYBRID_MODE_ENABLEf 23172
#define HYBRID_PLANE_CTXT_OVERFLOWf 23173
#define HYBRID_PLANE_CTXT_OVERFLOW_DISINTf 23174
#define HYBRID_PLANE_CTXT_UNDERFLOWf 23175
#define HYBRID_PLANE_CTXT_UNDERFLOW_DISINTf 23176
#define HYPERCORE0_MDIO_PORT_ADDRf 23177
#define HYPERCORE1_MDIO_PORT_ADDRf 23178
#define HYSTERESISf 23179
#define I2CM_RST_OVERRIDEf 23180
#define I2CS_RST_OVERRIDEf 23181
#define I2C_DEBUG_MODEf 23182
#define I2C_ENf 23183
#define I2C_INTRf 23184
#define I2C_MASTER_SLAVE_MODEf 23185
#define I2E_CLASSIDf 23186
#define I2E_CLASSID_SELf 23187
#define I2S_M0_READ_QOSf 23188
#define I2S_M0_WRITE_QOSf 23189
#define IARBf 23190
#define IARBBUF_ECC_ENf 23191
#define IARB_BUF_ECC_INTR_ENABLEf 23192
#define IARB_BUF_ECC_INTR_STATUSf 23193
#define IARB_HDR_ECC_INTRf 23194
#define IARB_HDR_ERRf 23195
#define IARB_LMEP1_PAR_ERRf 23196
#define IARB_MMU_SYNC_ENf 23197
#define IARB_PIPE_X_LEARN_FIFO_ECC_ERRf 23198
#define IARB_PIPE_X_LERAN_FIFO_ECC_ERRf 23199
#define IARB_PIPE_Y_LERAN_FIFO_ECC_ERRf 23200
#define IARB_PKT_ECC_INTRf 23201
#define IARB_PKT_ERRf 23202
#define IBCAST_RESERVEDf 23203
#define IBOD_CL0_CTRL_FIFO_FULL_ERR_STATUSf 23204
#define IBOD_CL0_DATA_FIFO_FULL_ERR_STATUSf 23205
#define IBOD_CL0_FIFO_ECC_STATUS_RESERVEDf 23206
#define IBOD_CL0_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23207
#define IBOD_CL0_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23208
#define IBOD_CL0_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23209
#define IBOD_CL0_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23210
#define IBOD_CL0_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23211
#define IBOD_CL0_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23212
#define IBOD_CL1_CTRL_FIFO_FULL_ERR_STATUSf 23213
#define IBOD_CL1_DATA_FIFO_FULL_ERR_STATUSf 23214
#define IBOD_CL1_FIFO_ECC_STATUS_RESERVEDf 23215
#define IBOD_CL1_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23216
#define IBOD_CL1_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23217
#define IBOD_CL1_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23218
#define IBOD_CL1_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23219
#define IBOD_CL1_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23220
#define IBOD_CL1_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23221
#define IBOD_CL2_CTRL_FIFO_FULL_ERR_STATUSf 23222
#define IBOD_CL2_DATA_FIFO_FULL_ERR_STATUSf 23223
#define IBOD_CL2_FIFO_ECC_STATUS_RESERVEDf 23224
#define IBOD_CL2_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23225
#define IBOD_CL2_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23226
#define IBOD_CL2_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23227
#define IBOD_CL2_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23228
#define IBOD_CL2_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23229
#define IBOD_CL2_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23230
#define IBOD_CLK_ENFORCEf 23231
#define IBOD_FIFO_FULL_ERR_RESERVEDf 23232
#define IBOD_XL0_CTRL_FIFO_FULL_ERR_STATUSf 23233
#define IBOD_XL0_DATA_FIFO_FULL_ERR_STATUSf 23234
#define IBOD_XL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23235
#define IBOD_XL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23236
#define IBOD_XL0_FIFO_ECC_STATUS_RESERVEDf 23237
#define IBOD_XL1_CTRL_FIFO_FULL_ERR_STATUSf 23238
#define IBOD_XL1_DATA_FIFO_FULL_ERR_STATUSf 23239
#define IBOD_XL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23240
#define IBOD_XL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23241
#define IBOD_XL1_FIFO_ECC_STATUS_RESERVEDf 23242
#define IBOD_XT0_CTRL_FIFO_FULL_ERR_STATUSf 23243
#define IBOD_XT0_DATA_FIFO_FULL_ERR_STATUSf 23244
#define IBOD_XT0_FIFO_ECC_STATUS_RESERVEDf 23245
#define IBOD_XT0_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23246
#define IBOD_XT0_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23247
#define IBOD_XT0_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23248
#define IBOD_XT0_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23249
#define IBOD_XT0_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23250
#define IBOD_XT0_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23251
#define IBOD_XT1_CTRL_FIFO_FULL_ERR_STATUSf 23252
#define IBOD_XT1_DATA_FIFO_FULL_ERR_STATUSf 23253
#define IBOD_XT1_FIFO_ECC_STATUS_RESERVEDf 23254
#define IBOD_XT1_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23255
#define IBOD_XT1_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23256
#define IBOD_XT1_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23257
#define IBOD_XT1_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23258
#define IBOD_XT1_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23259
#define IBOD_XT1_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23260
#define IBOD_XT2_CTRL_FIFO_FULL_ERR_STATUSf 23261
#define IBOD_XT2_DATA_FIFO_FULL_ERR_STATUSf 23262
#define IBOD_XT2_FIFO_ECC_STATUS_RESERVEDf 23263
#define IBOD_XT2_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23264
#define IBOD_XT2_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23265
#define IBOD_XT2_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23266
#define IBOD_XT2_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23267
#define IBOD_XT2_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23268
#define IBOD_XT2_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23269
#define IBOD_XT3_CTRL_FIFO_FULL_ERR_STATUSf 23270
#define IBOD_XT3_DATA_FIFO_FULL_ERR_STATUSf 23271
#define IBOD_XT3_FIFO_ECC_STATUS_RESERVEDf 23272
#define IBOD_XT3_X0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23273
#define IBOD_XT3_X0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23274
#define IBOD_XT3_X1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23275
#define IBOD_XT3_X1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23276
#define IBOD_XT3_X2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDf 23277
#define IBOD_XT3_X2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDf 23278
#define IBP_ENABLEf 23279
#define IBP_TOCPUf 23280
#define IBUS0f 23281
#define IBUS1f 23282
#define ICACHE_LENf 23283
#define ICC_BIT_127_64f 23284
#define ICC_BIT_129_128f 23285
#define ICC_BIT_131_130f 23286
#define ICC_BIT_63_0f 23287
#define ICC_INDEXf 23288
#define ICC_MAP_IDX_0f 23289
#define ICC_MAP_IDX_1f 23290
#define ICC_MAP_IDX_10f 23291
#define ICC_MAP_IDX_11f 23292
#define ICC_MAP_IDX_12f 23293
#define ICC_MAP_IDX_13f 23294
#define ICC_MAP_IDX_14f 23295
#define ICC_MAP_IDX_2f 23296
#define ICC_MAP_IDX_3f 23297
#define ICC_MAP_IDX_4f 23298
#define ICC_MAP_IDX_5f 23299
#define ICC_MAP_IDX_6f 23300
#define ICC_MAP_IDX_7f 23301
#define ICC_MAP_IDX_8f 23302
#define ICC_MAP_IDX_9f 23303
#define ICC_RDATA_LOST_ERRORf 23304
#define ICC_RDATA_LOST_ERROR_DISINTf 23305
#define ICFGf 23306
#define ICFG_PCGf 23307
#define ICFG_PSGf 23308
#define ICFIf 23309
#define ICFI_0_MAPPINGf 23310
#define ICFI_1_MAPPINGf 23311
#define ICMPREDIRECTENABLEf 23312
#define ICMP_CHECK_ENABLEf 23313
#define ICMP_FRAG_PKTS_ENABLEf 23314
#define ICMP_REDIRECT_ENABLEf 23315
#define ICMP_REDIRECT_TOCPUf 23316
#define ICMP_V4_PING_SIZE_ENABLEf 23317
#define ICMP_V6_PING_SIZE_ENABLEf 23318
#define ICNM_PACKETf 23319
#define ICNM_PACKET_MASKf 23320
#define ICNM_TO_CPUf 23321
#define ICONTROL_OPCODE_BITMAP_PARITY_ENf 23322
#define ICONTROL_OPCODE_BITMAP_PAR_ERRf 23323
#define ICONTROL_OPCODE_BITMAP_TMf 23324
#define ICPXf 23325
#define ICP_OFFf 23326
#define ICTRL_RESERVEDf 23327
#define IC_STANDBY_ENf 23328
#define IDf 23329
#define ID0f 23330
#define ID1f 23331
#define ID2f 23332
#define ID3f 23333
#define IDCODEf 23334
#define IDDQf 23335
#define IDDQ_A13f 23336
#define IDDQ_A14f 23337
#define IDDQ_A15f 23338
#define IDDQ_AUXf 23339
#define IDDQ_BIASf 23340
#define IDDQ_CNTLf 23341
#define IDDQ_ENABLEf 23342
#define IDENTIFIERf 23343
#define IDFECCERRf 23344
#define IDFECCERRMASKf 23345
#define IDFPKTTHf 23346
#define IDFSIZETHf 23347
#define IDFUSESIZETHf 23348
#define IDF_ECC_1B_ERR_MASKf 23349
#define IDF_ECC_2B_ERR_MASKf 23350
#define IDF_INITIATE_ECC_1B_ERRf 23351
#define IDF_INITIATE_ECC_2B_ERRf 23352
#define IDF_PKT_THf 23353
#define IDF_SIZE_THf 23354
#define IDF_USE_SIZE_THf 23355
#define IDISCf 23356
#define IDISC_PCGf 23357
#define IDISC_PSGf 23358
#define IDLBf 23359
#define IDLEf 23360
#define IDLE_COUNTf 23361
#define IDLE_DEQ_PLANE_A_CNTf 23362
#define IDLE_DEQ_PLANE_B_CNTf 23363
#define IDLE_ENABLEf 23364
#define IDLE_FREQf 23365
#define IDLE_GAPf 23366
#define IDLE_MASKf 23367
#define IDLE_PORT_NUM_SELf 23368
#define IDLE_TIMESLOT_THRESHf 23369
#define IDLE_VALUEf 23370
#define IDP0_DFIFO0_A_CORRECTED_ERRORf 23371
#define IDP0_DFIFO0_A_CORRECTED_ERROR_DISINTf 23372
#define IDP0_DFIFO0_A_UNCORRECTED_ERRORf 23373
#define IDP0_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 23374
#define IDP0_DFIFO0_B_CORRECTED_ERRORf 23375
#define IDP0_DFIFO0_B_CORRECTED_ERROR_DISINTf 23376
#define IDP0_DFIFO0_B_UNCORRECTED_ERRORf 23377
#define IDP0_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 23378
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Af 23379
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Bf 23380
#define IDP0_DFIFO0_ENABLE_ECCf 23381
#define IDP0_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 23382
#define IDP0_DFIFO1_A_CORRECTED_ERRORf 23383
#define IDP0_DFIFO1_A_CORRECTED_ERROR_DISINTf 23384
#define IDP0_DFIFO1_A_UNCORRECTED_ERRORf 23385
#define IDP0_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 23386
#define IDP0_DFIFO1_B_CORRECTED_ERRORf 23387
#define IDP0_DFIFO1_B_CORRECTED_ERROR_DISINTf 23388
#define IDP0_DFIFO1_B_UNCORRECTED_ERRORf 23389
#define IDP0_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 23390
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Af 23391
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Bf 23392
#define IDP0_DFIFO1_ENABLE_ECCf 23393
#define IDP0_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 23394
#define IDP0_ENQREQFIFO_A_CORRECTED_ERRORf 23395
#define IDP0_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 23396
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERRORf 23397
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 23398
#define IDP0_ENQREQFIFO_B_CORRECTED_ERRORf 23399
#define IDP0_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 23400
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERRORf 23401
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 23402
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 23403
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 23404
#define IDP0_ENQREQFIFO_ENABLE_ECCf 23405
#define IDP0_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 23406
#define IDP0_ENQRESPFIFO_CORRECTED_ERRORf 23407
#define IDP0_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 23408
#define IDP0_ENQRESPFIFO_ECC_ERROR_ADDRESSf 23409
#define IDP0_ENQRESPFIFO_ENABLE_ECCf 23410
#define IDP0_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 23411
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERRORf 23412
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 23413
#define IDP1_DFIFO0_A_CORRECTED_ERRORf 23414
#define IDP1_DFIFO0_A_CORRECTED_ERROR_DISINTf 23415
#define IDP1_DFIFO0_A_UNCORRECTED_ERRORf 23416
#define IDP1_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 23417
#define IDP1_DFIFO0_B_CORRECTED_ERRORf 23418
#define IDP1_DFIFO0_B_CORRECTED_ERROR_DISINTf 23419
#define IDP1_DFIFO0_B_UNCORRECTED_ERRORf 23420
#define IDP1_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 23421
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Af 23422
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Bf 23423
#define IDP1_DFIFO0_ENABLE_ECCf 23424
#define IDP1_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 23425
#define IDP1_DFIFO1_A_CORRECTED_ERRORf 23426
#define IDP1_DFIFO1_A_CORRECTED_ERROR_DISINTf 23427
#define IDP1_DFIFO1_A_UNCORRECTED_ERRORf 23428
#define IDP1_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 23429
#define IDP1_DFIFO1_B_CORRECTED_ERRORf 23430
#define IDP1_DFIFO1_B_CORRECTED_ERROR_DISINTf 23431
#define IDP1_DFIFO1_B_UNCORRECTED_ERRORf 23432
#define IDP1_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 23433
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Af 23434
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Bf 23435
#define IDP1_DFIFO1_ENABLE_ECCf 23436
#define IDP1_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 23437
#define IDP1_ENQREQFIFO_A_CORRECTED_ERRORf 23438
#define IDP1_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 23439
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERRORf 23440
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 23441
#define IDP1_ENQREQFIFO_B_CORRECTED_ERRORf 23442
#define IDP1_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 23443
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERRORf 23444
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 23445
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 23446
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 23447
#define IDP1_ENQREQFIFO_ENABLE_ECCf 23448
#define IDP1_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 23449
#define IDP1_ENQRESPFIFO_CORRECTED_ERRORf 23450
#define IDP1_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 23451
#define IDP1_ENQRESPFIFO_ECC_ERROR_ADDRESSf 23452
#define IDP1_ENQRESPFIFO_ENABLE_ECCf 23453
#define IDP1_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 23454
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERRORf 23455
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 23456
#define IDP_DFIFO_MEM_TMf 23457
#define IDP_ENABLEf 23458
#define IDP_EREQFIFO_MEM_TMf 23459
#define IDP_ERESPFIFO_MEM_TMf 23460
#define IDRDESCCNTf 23461
#define IDRDESCCNTOVFf 23462
#define IDREGf 23463
#define IDRINITf 23464
#define IDRINTMASKf 23465
#define IDRINTREGf 23466
#define IDR_DESCRIPTOR_COUNTERf 23467
#define IDR_INITf 23468
#define IDR_PACKET_COUNTERf 23469
#define IDR_READY_CLKSf 23470
#define IDR_READY_CLKS_OVFf 23471
#define IDXf 23472
#define ID_MASK_0f 23473
#define ID_MASK_1f 23474
#define ID_MASK_2f 23475
#define ID_MASK_3f 23476
#define ID_TIMESTAMPf 23477
#define IEf 23478
#define IEEE1588_INGRESS_TIMESTAMP_SIGNf 23479
#define IEEE1588_ONE_STEP_ENABLEf 23480
#define IEEE1588_REGEN_UDP_CHECKSUMf 23481
#define IEEE1588_TIMESTAMP_HDR_OFFSETf 23482
#define IEEE_1588_ACTION_INITIATE_PAR_ERRf 23483
#define IEEE_1588_ACTION_PARITY_ERR_MASKf 23484
#define IEEE_1588_MAC_ENABLEf 23485
#define IEEE_1588_PROFILEf 23486
#define IEEE_1588_RECORD_TSf 23487
#define IEEE_1588_RX_STAMPf 23488
#define IEEE_1588_TS_MSB_COUNTERf 23489
#define IEEE_1588_TS_OFFSET_FIXf 23490
#define IEEE_1588_TX_STAMP_CFf 23491
#define IEEE_802_1AS_ENABLEf 23492
#define IEEE_802_1_Pf 23493
#define IEEE_802_1_PRI_MAP_ENABLEf 23494
#define IEEE_DEVICES_IN_PKGf 23495
#define IESMIFf 23496
#define IESMIF_BUS_FORCE_ERRORf 23497
#define IESMIF_BUS_PARITY_ENf 23498
#define IESMIF_BYPASS_ENABLEf 23499
#define IESMIF_INTRf 23500
#define IF0_2BIT_EXTRACT_BIT_OFFSETf 23501
#define IF0_2BIT_EXTRACT_BYTE_OFFSETf 23502
#define IF0_2BIT_EXTRACT_ENABLEf 23503
#define IF0_2BYTE_DROP_ENABLEf 23504
#define IF0_CAPTURE_TEST_FRAME_DATAf 23505
#define IF0_CRC_BIT_TOGGLEf 23506
#define IF0_DATA_FIFO_OVERFLOWf 23507
#define IF0_DATA_FIFO_OVERFLOW_DISINTf 23508
#define IF0_DATA_FIFO_OVERFLOW_MASKf 23509
#define IF0_DEF_Q_INDEXf 23510
#define IF0_DIAGNOSTIC_MODEf 23511
#define IF0_DROP_COUNTf 23512
#define IF0_DROP_TEST_FRAMESf 23513
#define IF0_DRR_STAGEf 23514
#define IF0_EREQ_FIFO_OVERFLOWf 23515
#define IF0_EREQ_FIFO_OVERFLOW_DISINTf 23516
#define IF0_EREQ_FIFO_OVERFLOW_MASKf 23517
#define IF0_ERRORf 23518
#define IF0_ERROR_DISINTf 23519
#define IF0_ERROR_MASKf 23520
#define IF0_HDR_HEC_BIT_TOGGLEf 23521
#define IF0_MAX_PACKET_ERRORf 23522
#define IF0_MAX_PACKET_ERROR_DISINTf 23523
#define IF0_MAX_PACKET_ERROR_MASKf 23524
#define IF0_MIN_PACKET_ERRORf 23525
#define IF0_MIN_PACKET_ERROR_DISINTf 23526
#define IF0_MIN_PACKET_ERROR_MASKf 23527
#define IF0_MISSING_SOPf 23528
#define IF0_MISSING_SOP_DISINTf 23529
#define IF0_MISSING_SOP_MASKf 23530
#define IF0_TEST_HALT_ENf 23531
#define IF0_UNEXPECTED_SOPf 23532
#define IF0_UNEXPECTED_SOP_DISINTf 23533
#define IF0_UNEXPECTED_SOP_MASKf 23534
#define IF1_2BIT_EXTRACT_BIT_OFFSETf 23535
#define IF1_2BIT_EXTRACT_BYTE_OFFSETf 23536
#define IF1_2BIT_EXTRACT_ENABLEf 23537
#define IF1_2BYTE_DROP_ENABLEf 23538
#define IF1_CAPTURE_TEST_FRAME_DATAf 23539
#define IF1_CRC_BIT_TOGGLEf 23540
#define IF1_DATA_FIFO_OVERFLOWf 23541
#define IF1_DATA_FIFO_OVERFLOW_DISINTf 23542
#define IF1_DATA_FIFO_OVERFLOW_MASKf 23543
#define IF1_DEF_Q_INDEXf 23544
#define IF1_DIAGNOSTIC_MODEf 23545
#define IF1_DROP_COUNTf 23546
#define IF1_DROP_TEST_FRAMESf 23547
#define IF1_DRR_STAGEf 23548
#define IF1_EREQ_FIFO_OVERFLOWf 23549
#define IF1_EREQ_FIFO_OVERFLOW_DISINTf 23550
#define IF1_EREQ_FIFO_OVERFLOW_MASKf 23551
#define IF1_ERRORf 23552
#define IF1_ERROR_DISINTf 23553
#define IF1_ERROR_MASKf 23554
#define IF1_HDR_HEC_BIT_TOGGLEf 23555
#define IF1_MAX_PACKET_ERRORf 23556
#define IF1_MAX_PACKET_ERROR_DISINTf 23557
#define IF1_MAX_PACKET_ERROR_MASKf 23558
#define IF1_MIN_PACKET_ERRORf 23559
#define IF1_MIN_PACKET_ERROR_DISINTf 23560
#define IF1_MIN_PACKET_ERROR_MASKf 23561
#define IF1_MISSING_SOPf 23562
#define IF1_MISSING_SOP_DISINTf 23563
#define IF1_MISSING_SOP_MASKf 23564
#define IF1_TEST_HALT_ENf 23565
#define IF1_UNEXPECTED_SOPf 23566
#define IF1_UNEXPECTED_SOP_DISINTf 23567
#define IF1_UNEXPECTED_SOP_MASKf 23568
#define IF2_2BIT_EXTRACT_BIT_OFFSETf 23569
#define IF2_2BIT_EXTRACT_BYTE_OFFSETf 23570
#define IF2_2BIT_EXTRACT_ENABLEf 23571
#define IF2_2BYTE_DROP_ENABLEf 23572
#define IF2_CAPTURE_TEST_FRAME_DATAf 23573
#define IF2_CRC_BIT_TOGGLEf 23574
#define IF2_DATA_FIFO_OVERFLOWf 23575
#define IF2_DATA_FIFO_OVERFLOW_DISINTf 23576
#define IF2_DATA_FIFO_OVERFLOW_MASKf 23577
#define IF2_DEF_Q_INDEXf 23578
#define IF2_DIAGNOSTIC_MODEf 23579
#define IF2_DROP_COUNTf 23580
#define IF2_DROP_TEST_FRAMESf 23581
#define IF2_DRR_STAGEf 23582
#define IF2_EREQ_FIFO_OVERFLOWf 23583
#define IF2_EREQ_FIFO_OVERFLOW_DISINTf 23584
#define IF2_EREQ_FIFO_OVERFLOW_MASKf 23585
#define IF2_ERRORf 23586
#define IF2_ERROR_DISINTf 23587
#define IF2_ERROR_MASKf 23588
#define IF2_HDR_HEC_BIT_TOGGLEf 23589
#define IF2_MAX_PACKET_ERRORf 23590
#define IF2_MAX_PACKET_ERROR_DISINTf 23591
#define IF2_MAX_PACKET_ERROR_MASKf 23592
#define IF2_MIN_PACKET_ERRORf 23593
#define IF2_MIN_PACKET_ERROR_DISINTf 23594
#define IF2_MIN_PACKET_ERROR_MASKf 23595
#define IF2_MISSING_SOPf 23596
#define IF2_MISSING_SOP_DISINTf 23597
#define IF2_MISSING_SOP_MASKf 23598
#define IF2_TEST_HALT_ENf 23599
#define IF2_UNEXPECTED_SOPf 23600
#define IF2_UNEXPECTED_SOP_DISINTf 23601
#define IF2_UNEXPECTED_SOP_MASKf 23602
#define IF3_2BIT_EXTRACT_BIT_OFFSETf 23603
#define IF3_2BIT_EXTRACT_BYTE_OFFSETf 23604
#define IF3_2BIT_EXTRACT_ENABLEf 23605
#define IF3_2BYTE_DROP_ENABLEf 23606
#define IF3_CAPTURE_TEST_FRAME_DATAf 23607
#define IF3_CRC_BIT_TOGGLEf 23608
#define IF3_DATA_FIFO_OVERFLOWf 23609
#define IF3_DATA_FIFO_OVERFLOW_DISINTf 23610
#define IF3_DATA_FIFO_OVERFLOW_MASKf 23611
#define IF3_DEF_Q_INDEXf 23612
#define IF3_DIAGNOSTIC_MODEf 23613
#define IF3_DROP_COUNTf 23614
#define IF3_DROP_TEST_FRAMESf 23615
#define IF3_DRR_STAGEf 23616
#define IF3_EREQ_FIFO_OVERFLOWf 23617
#define IF3_EREQ_FIFO_OVERFLOW_DISINTf 23618
#define IF3_EREQ_FIFO_OVERFLOW_MASKf 23619
#define IF3_ERRORf 23620
#define IF3_ERROR_DISINTf 23621
#define IF3_ERROR_MASKf 23622
#define IF3_HDR_HEC_BIT_TOGGLEf 23623
#define IF3_MAX_PACKET_ERRORf 23624
#define IF3_MAX_PACKET_ERROR_DISINTf 23625
#define IF3_MAX_PACKET_ERROR_MASKf 23626
#define IF3_MIN_PACKET_ERRORf 23627
#define IF3_MIN_PACKET_ERROR_DISINTf 23628
#define IF3_MIN_PACKET_ERROR_MASKf 23629
#define IF3_MISSING_SOPf 23630
#define IF3_MISSING_SOP_DISINTf 23631
#define IF3_MISSING_SOP_MASKf 23632
#define IF3_TEST_HALT_ENf 23633
#define IF3_UNEXPECTED_SOPf 23634
#define IF3_UNEXPECTED_SOP_DISINTf 23635
#define IF3_UNEXPECTED_SOP_MASKf 23636
#define IF4_2BIT_EXTRACT_BIT_OFFSETf 23637
#define IF4_2BIT_EXTRACT_BYTE_OFFSETf 23638
#define IF4_2BIT_EXTRACT_ENABLEf 23639
#define IF4_2BYTE_DROP_ENABLEf 23640
#define IF4_CAPTURE_TEST_FRAME_DATAf 23641
#define IF4_CRC_BIT_TOGGLEf 23642
#define IF4_DATA_FIFO_OVERFLOWf 23643
#define IF4_DATA_FIFO_OVERFLOW_DISINTf 23644
#define IF4_DATA_FIFO_OVERFLOW_MASKf 23645
#define IF4_DEF_Q_INDEXf 23646
#define IF4_DIAGNOSTIC_MODEf 23647
#define IF4_DROP_COUNTf 23648
#define IF4_DROP_TEST_FRAMESf 23649
#define IF4_DRR_STAGEf 23650
#define IF4_EREQ_FIFO_OVERFLOWf 23651
#define IF4_EREQ_FIFO_OVERFLOW_DISINTf 23652
#define IF4_EREQ_FIFO_OVERFLOW_MASKf 23653
#define IF4_ERRORf 23654
#define IF4_ERROR_DISINTf 23655
#define IF4_ERROR_MASKf 23656
#define IF4_HDR_HEC_BIT_TOGGLEf 23657
#define IF4_MAX_PACKET_ERRORf 23658
#define IF4_MAX_PACKET_ERROR_DISINTf 23659
#define IF4_MAX_PACKET_ERROR_MASKf 23660
#define IF4_MIN_PACKET_ERRORf 23661
#define IF4_MIN_PACKET_ERROR_DISINTf 23662
#define IF4_MIN_PACKET_ERROR_MASKf 23663
#define IF4_MISSING_SOPf 23664
#define IF4_MISSING_SOP_DISINTf 23665
#define IF4_MISSING_SOP_MASKf 23666
#define IF4_TEST_HALT_ENf 23667
#define IF4_UNEXPECTED_SOPf 23668
#define IF4_UNEXPECTED_SOP_DISINTf 23669
#define IF4_UNEXPECTED_SOP_MASKf 23670
#define IF5_2BIT_EXTRACT_BIT_OFFSETf 23671
#define IF5_2BIT_EXTRACT_BYTE_OFFSETf 23672
#define IF5_2BIT_EXTRACT_ENABLEf 23673
#define IF5_2BYTE_DROP_ENABLEf 23674
#define IF5_CAPTURE_TEST_FRAME_DATAf 23675
#define IF5_CRC_BIT_TOGGLEf 23676
#define IF5_DATA_FIFO_OVERFLOWf 23677
#define IF5_DATA_FIFO_OVERFLOW_DISINTf 23678
#define IF5_DATA_FIFO_OVERFLOW_MASKf 23679
#define IF5_DEF_Q_INDEXf 23680
#define IF5_DIAGNOSTIC_MODEf 23681
#define IF5_DROP_COUNTf 23682
#define IF5_DROP_TEST_FRAMESf 23683
#define IF5_DRR_STAGEf 23684
#define IF5_EREQ_FIFO_OVERFLOWf 23685
#define IF5_EREQ_FIFO_OVERFLOW_DISINTf 23686
#define IF5_EREQ_FIFO_OVERFLOW_MASKf 23687
#define IF5_ERRORf 23688
#define IF5_ERROR_DISINTf 23689
#define IF5_ERROR_MASKf 23690
#define IF5_HDR_HEC_BIT_TOGGLEf 23691
#define IF5_MAX_PACKET_ERRORf 23692
#define IF5_MAX_PACKET_ERROR_DISINTf 23693
#define IF5_MAX_PACKET_ERROR_MASKf 23694
#define IF5_MIN_PACKET_ERRORf 23695
#define IF5_MIN_PACKET_ERROR_DISINTf 23696
#define IF5_MIN_PACKET_ERROR_MASKf 23697
#define IF5_MISSING_SOPf 23698
#define IF5_MISSING_SOP_DISINTf 23699
#define IF5_MISSING_SOP_MASKf 23700
#define IF5_TEST_HALT_ENf 23701
#define IF5_UNEXPECTED_SOPf 23702
#define IF5_UNEXPECTED_SOP_DISINTf 23703
#define IF5_UNEXPECTED_SOP_MASKf 23704
#define IF6_2BIT_EXTRACT_BIT_OFFSETf 23705
#define IF6_2BIT_EXTRACT_BYTE_OFFSETf 23706
#define IF6_2BIT_EXTRACT_ENABLEf 23707
#define IF6_2BYTE_DROP_ENABLEf 23708
#define IF6_CAPTURE_TEST_FRAME_DATAf 23709
#define IF6_CRC_BIT_TOGGLEf 23710
#define IF6_DATA_FIFO_OVERFLOWf 23711
#define IF6_DATA_FIFO_OVERFLOW_DISINTf 23712
#define IF6_DATA_FIFO_OVERFLOW_MASKf 23713
#define IF6_DEF_Q_INDEXf 23714
#define IF6_DIAGNOSTIC_MODEf 23715
#define IF6_DROP_COUNTf 23716
#define IF6_DROP_TEST_FRAMESf 23717
#define IF6_DRR_STAGEf 23718
#define IF6_EREQ_FIFO_OVERFLOWf 23719
#define IF6_EREQ_FIFO_OVERFLOW_DISINTf 23720
#define IF6_EREQ_FIFO_OVERFLOW_MASKf 23721
#define IF6_ERRORf 23722
#define IF6_ERROR_DISINTf 23723
#define IF6_ERROR_MASKf 23724
#define IF6_HDR_HEC_BIT_TOGGLEf 23725
#define IF6_MAX_PACKET_ERRORf 23726
#define IF6_MAX_PACKET_ERROR_DISINTf 23727
#define IF6_MAX_PACKET_ERROR_MASKf 23728
#define IF6_MIN_PACKET_ERRORf 23729
#define IF6_MIN_PACKET_ERROR_DISINTf 23730
#define IF6_MIN_PACKET_ERROR_MASKf 23731
#define IF6_MISSING_SOPf 23732
#define IF6_MISSING_SOP_DISINTf 23733
#define IF6_MISSING_SOP_MASKf 23734
#define IF6_TEST_HALT_ENf 23735
#define IF6_UNEXPECTED_SOPf 23736
#define IF6_UNEXPECTED_SOP_DISINTf 23737
#define IF6_UNEXPECTED_SOP_MASKf 23738
#define IFACE_2ND_GRANT_BEFORE_1ST_DQf 23739
#define IFC_CANCEL_ENf 23740
#define IFG_ACCT_SELf 23741
#define IFH_31_0f 23742
#define IFH_63_32f 23743
#define IFH_79_64f 23744
#define IFID_MASKf 23745
#define IFID_VALUEf 23746
#define IFMAFOAf 23747
#define IFMAFOAMASKf 23748
#define IFMAFOBf 23749
#define IFMAFOBMASKf 23750
#define IFMAFO_P_INTf 23751
#define IFMAFO_P_INT_MASKf 23752
#define IFMAFO_S_INTf 23753
#define IFMAFO_S_INT_MASKf 23754
#define IFMBFOAf 23755
#define IFMBFOAMASKf 23756
#define IFMBFOBf 23757
#define IFMBFOBMASKf 23758
#define IFMBFO_P_INTf 23759
#define IFMBFO_P_INT_MASKf 23760
#define IFMBFO_S_INTf 23761
#define IFMBFO_S_INT_MASKf 23762
#define IFM_ALL_FULL_TH_Pf 23763
#define IFM_ALL_FULL_TH_Sf 23764
#define IFPf 23765
#define IFP_ACTIONS__CLASS_IDf 23766
#define IFP_ACTIONS__HG_LEARN_OVERRIDEf 23767
#define IFP_ACTIONS__INTF_NUMf 23768
#define IFP_ACTIONS__L3_DA_DISABLEf 23769
#define IFP_ACTIONS__L3_SA_DISABLEf 23770
#define IFP_ACTIONS__L3_TTL_DISABLEf 23771
#define IFP_ACTIONS__L3_UC_DA_DISABLEf 23772
#define IFP_ACTIONS__L3_UC_SA_DISABLEf 23773
#define IFP_ACTIONS__L3_UC_TTL_DISABLEf 23774
#define IFP_ACTIONS__L3_UC_VLAN_DISABLEf 23775
#define IFP_ACTIONS__L3_VLAN_DISABLEf 23776
#define IFP_ACTIONS__MAC_ADDRESSf 23777
#define IFP_ACTIONS__RESERVED_0f 23778
#define IFP_ACTIONS__VNTAGf 23779
#define IFP_ACTIONS__VNTAG_ACTIONf 23780
#define IFP_BUS_PARITY_ENf 23781
#define IFP_BUS_PARITY_FORCE_ERRORf 23782
#define IFP_BYPASS_ENABLEf 23783
#define IFP_COSf 23784
#define IFP_COUNTER_MUX_DATA_STAGING_PAR_ERRf 23785
#define IFP_COUNTER_PARITY_ERRORf 23786
#define IFP_COUNTER_PAR_ERRf 23787
#define IFP_DEBUG_FILTER_MASKf 23788
#define IFP_DEBUG_FILTER_MODEf 23789
#define IFP_FORCE_ERRORf 23790
#define IFP_ING_DVP_2_PAR_ERRf 23791
#define IFP_L2_TUNNEL_PAYLOAD_FIELD_SELf 23792
#define IFP_METER_MUX_DATA_STAGING_PAR_ERRf 23793
#define IFP_METER_PARITY_ERRORf 23794
#define IFP_METER_PAR_ERRf 23795
#define IFP_OAM_UNKNOWN_OPCODE_VERSION_DROPf 23796
#define IFP_PCGf 23797
#define IFP_POLICY_PARITY_ERRORf 23798
#define IFP_POLICY_PAR_ERRf 23799
#define IFP_POLICY_TABLE_INTRf 23800
#define IFP_PSGf 23801
#define IFP_REDIRECTION_PROFILE_DCMf 23802
#define IFP_REDIRECTION_PROFILE_PARITY_ENf 23803
#define IFP_REDIRECTION_PROFILE_PAR_ERRf 23804
#define IFP_REDIRECTION_PROFILE_PMf 23805
#define IFP_REDIRECTION_PROFILE_TMf 23806
#define IFP_REDIRECTION_PROFILE_WWf 23807
#define IFP_STAGE_BYPASS_ENABLEf 23808
#define IFP_STORM_CONTROL_PARITY_ERRORf 23809
#define IFP_STORM_CONTROL_PAR_ERRf 23810
#define IFP_STORM_PAR_ERRf 23811
#define IF_CONTAINER_MODEf 23812
#define IF_ECCP_INf 23813
#define IF_ECCP_OUTf 23814
#define IF_ECC_CORRECTEDf 23815
#define IF_ECC_CORRUPTf 23816
#define IF_ECC_DISABLEf 23817
#define IF_ECC_ERROR_ADDRf 23818
#define IF_ECC_ERROR_EVf 23819
#define IF_ECC_UNCORRECTABLEf 23820
#define IF_IDf 23821
#define IF_SELf 23822
#define IF_TYPEf 23823
#define IGERRORPOINTERf 23824
#define IGMP_ENABLEf 23825
#define IGMP_PKTS_UNICAST_IGNOREf 23826
#define IGMP_PKT_DROPf 23827
#define IGMP_PKT_TO_CPUf 23828
#define IGMP_QUERY_FWD_ACTIONf 23829
#define IGMP_QUERY_TO_CPUf 23830
#define IGMP_REP_LEAVE_FWD_ACTIONf 23831
#define IGMP_REP_LEAVE_TO_CPUf 23832
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 23833
#define IGMP_UNKNOWN_MSG_TO_CPUf 23834
#define IGNORECRCf 23835
#define IGNOREDPf 23836
#define IGNOREINCOMINGPCPf 23837
#define IGNOREINCOMINGUPf 23838
#define IGNOREINCOMINGVIDf 23839
#define IGNORESTATREQf 23840
#define IGNORE_ADR_ALIGN_ENf 23841
#define IGNORE_CP_DEFAULTf 23842
#define IGNORE_DBUS_PERRf 23843
#define IGNORE_DPf 23844
#define IGNORE_DPEO0f 23845
#define IGNORE_DPEO1f 23846
#define IGNORE_DRAM_ECCf 23847
#define IGNORE_EGQ_SEGMENTATION_TX_0f 23848
#define IGNORE_EGQ_SEGMENTATION_TX_1f 23849
#define IGNORE_FCf 23850
#define IGNORE_HEC_ERRf 23851
#define IGNORE_HG_HDR_DONOT_LEARNf 23852
#define IGNORE_HG_HDR_HDR_EXT_LENf 23853
#define IGNORE_HG_HDR_LAG_FAILOVERf 23854
#define IGNORE_HG_LAG_FAILOVERf 23855
#define IGNORE_INCOMING_PCPf 23856
#define IGNORE_INCOMING_UPf 23857
#define IGNORE_INCOMING_VIDf 23858
#define IGNORE_IPMC_L2_BITMAPf 23859
#define IGNORE_IPMC_L3_BITMAPf 23860
#define IGNORE_LOWSIGf 23861
#define IGNORE_MEM_ERRORf 23862
#define IGNORE_MMU_BKP_REMOTE_PKTf 23863
#define IGNORE_MMU_BKP_TXDMA_PKTf 23864
#define IGNORE_MODID_LKUPSf 23865
#define IGNORE_MY_MODIDf 23866
#define IGNORE_PORT_FULLf 23867
#define IGNORE_PPD0_PRESERVE_QOSf 23868
#define IGNORE_PPD2_PRESERVE_QOSf 23869
#define IGNORE_PPD3_PRESERVE_QOSf 23870
#define IGNORE_QEMPTYf 23871
#define IGNORE_RBUS_PERRf 23872
#define IGNORE_RX_CW_CBA_MMf 23873
#define IGNORE_RX_CW_CH_ERRf 23874
#define IGNORE_RX_CW_OPC_MMf 23875
#define IGNORE_TX_PAUSEf 23876
#define IGNORE_UDP_CHECKSUMf 23877
#define IGPERR0f 23878
#define IGPERR1f 23879
#define IGPERR2f 23880
#define IGPERR3f 23881
#define IGPERR4f 23882
#define IGPERR5f 23883
#define IGPERR6f 23884
#define IGPERR7f 23885
#define IGPERR8f 23886
#define IG_ENQ_REQ_FIFO_FULL_ERRORf 23887
#define IG_ENQ_REQ_FIFO_FULL_ERROR_DISINTf 23888
#define IG_FIFO_CREDITf 23889
#define IG_FIFO_CREDIT_WATERMARKf 23890
#define IG_MIRROR_EXT_ACCEPTf 23891
#define IG_MIRROR_INT_ACCEPTf 23892
#define IHBINITf 23893
#define IHBINTMASKf 23894
#define IHBINTREGf 23895
#define IHBRESETf 23896
#define IHB_INITf 23897
#define IHB_RESETf 23898
#define IHOST_ACP_SECURITYf 23899
#define IHOST_M1_READ_QOSf 23900
#define IHOST_M1_WRITE_QOSf 23901
#define IHOST_PWRCTRLI0f 23902
#define IHOST_PWRCTRLI1f 23903
#define IHOST_S0_SECURITYf 23904
#define IHOST_SSI_RST_Nf 23905
#define IHPINITf 23906
#define IHPINTMASKf 23907
#define IHPINTREGf 23908
#define IHPRESETf 23909
#define IHP_INITf 23910
#define IHP_RESETf 23911
#define IHP_SHAPER_GRANT_SIZEf 23912
#define IHP_SHAPER_MAX_BURSTf 23913
#define IHP_SHAPER_TIMER_CYCLESf 23914
#define IHP_SYNC_CLKSf 23915
#define IHP_SYNC_CLKS_OVFf 23916
#define IINTFf 23917
#define IIPMC_RESERVEDf 23918
#define IIR_FCRf 23919
#define IITRFLINf 23920
#define IITRFLINACKf 23921
#define IL0_CTRL_CORRECTED_ERRORf 23922
#define IL0_CTRL_CORRECTED_ERROR_DISINTf 23923
#define IL0_CTRL_ENABLE_ECCf 23924
#define IL0_CTRL_FORCE_UNCORRECTABLE_ERRORf 23925
#define IL0_CTRL_UNCORRECTED_ERRORf 23926
#define IL0_CTRL_UNCORRECTED_ERROR_DISINTf 23927
#define IL0_DCMf 23928
#define IL0_ENf 23929
#define IL0_LOGIC_RESET_Nf 23930
#define IL0_LSB_CORRECTED_ERRORf 23931
#define IL0_LSB_CORRECTED_ERROR_DISINTf 23932
#define IL0_LSB_ENABLE_ECCf 23933
#define IL0_LSB_FORCE_UNCORRECTABLE_ERRORf 23934
#define IL0_LSB_UNCORRECTED_ERRORf 23935
#define IL0_LSB_UNCORRECTED_ERROR_DISINTf 23936
#define IL0_MSB_CORRECTED_ERRORf 23937
#define IL0_MSB_CORRECTED_ERROR_DISINTf 23938
#define IL0_MSB_ENABLE_ECCf 23939
#define IL0_MSB_FORCE_UNCORRECTABLE_ERRORf 23940
#define IL0_MSB_UNCORRECTED_ERRORf 23941
#define IL0_MSB_UNCORRECTED_ERROR_DISINTf 23942
#define IL0_PSM_VDDf 23943
#define IL0_RESET_Nf 23944
#define IL0_SYS_RESET_Nf 23945
#define IL1_CTRL_CORRECTED_ERRORf 23946
#define IL1_CTRL_CORRECTED_ERROR_DISINTf 23947
#define IL1_CTRL_ENABLE_ECCf 23948
#define IL1_CTRL_FORCE_UNCORRECTABLE_ERRORf 23949
#define IL1_CTRL_UNCORRECTED_ERRORf 23950
#define IL1_CTRL_UNCORRECTED_ERROR_DISINTf 23951
#define IL1_DCMf 23952
#define IL1_ENf 23953
#define IL1_LOGIC_RESET_Nf 23954
#define IL1_LSB_CORRECTED_ERRORf 23955
#define IL1_LSB_CORRECTED_ERROR_DISINTf 23956
#define IL1_LSB_ENABLE_ECCf 23957
#define IL1_LSB_FORCE_UNCORRECTABLE_ERRORf 23958
#define IL1_LSB_UNCORRECTED_ERRORf 23959
#define IL1_LSB_UNCORRECTED_ERROR_DISINTf 23960
#define IL1_MSB_CORRECTED_ERRORf 23961
#define IL1_MSB_CORRECTED_ERROR_DISINTf 23962
#define IL1_MSB_ENABLE_ECCf 23963
#define IL1_MSB_FORCE_UNCORRECTABLE_ERRORf 23964
#define IL1_MSB_UNCORRECTED_ERRORf 23965
#define IL1_MSB_UNCORRECTED_ERROR_DISINTf 23966
#define IL1_PRI_BITMAPf 23967
#define IL1_PSM_VDDf 23968
#define IL1_RESET_Nf 23969
#define IL1_SYS_RESET_Nf 23970
#define IL2LUf 23971
#define IL2LU_1f 23972
#define IL2LU_2f 23973
#define IL2LU_3f 23974
#define IL2MCf 23975
#define IL3LUf 23976
#define IL3MCf 23977
#define IL3MC_BYPASS_ENABLEf 23978
#define IL3MC_ERB_INTRf 23979
#define IL3_BYPASS_ENABLEf 23980
#define ILAMAC_RX_INTF_INTR0f 23981
#define ILAMAC_RX_INTF_INTR1f 23982
#define ILAMAC_RX_LANE_INTR0f 23983
#define ILAMAC_RX_LANE_INTR1f 23984
#define ILAMAC_RX_LANE_INTR2f 23985
#define ILAMAC_RX_LANE_INTR3f 23986
#define ILAMAC_RX_LBUS_RST_f 23987
#define ILAMAC_RX_SERDES_RST_f 23988
#define ILAMAC_TX_INTRf 23989
#define ILAMAC_TX_LBUS_RST_f 23990
#define ILAMAC_TX_SERDES_REFCLK_SELf 23991
#define ILAMAC_TX_SERDES_RST_f 23992
#define ILEGALILKNINPUTFROMRX0INTf 23993
#define ILEGALILKNINPUTFROMRX0INTMASKf 23994
#define ILEGALILKNINPUTFROMRX1INTf 23995
#define ILEGALILKNINPUTFROMRX1INTMASKf 23996
#define ILEGAL_ILKN_INPUT_FROM_RX_0_INTf 23997
#define ILEGAL_ILKN_INPUT_FROM_RX_0_INT_MASKf 23998
#define ILEGAL_ILKN_INPUT_FROM_RX_1_INTf 23999
#define ILEGAL_ILKN_INPUT_FROM_RX_1_INT_MASKf 24000
#define ILEGAL_IRE_PACKET_SIZE_INTf 24001
#define ILEGAL_IRE_PACKET_SIZE_INT_MASKf 24002
#define ILIF_BIT_29_27f 24003
#define ILIF_BIT_31_30f 24004
#define ILIF_BIT_32f 24005
#define ILIF_BIT_41f 24006
#define ILIF_BIT_56f 24007
#define ILKN0IBRXFCSTATUSf 24008
#define ILKN0IBRXFCSTATUSSELf 24009
#define ILKN0OOBOXIFSTATERRMASKf 24010
#define ILKN0OOBRXCRCERRf 24011
#define ILKN0OOBRXCRCERRCNTf 24012
#define ILKN0OOBRXCRCERRCNTOVFf 24013
#define ILKN0OOBRXCRCERRMASKf 24014
#define ILKN0OOBRXFCSTATUSf 24015
#define ILKN0OOBRXFCSTATUSSELf 24016
#define ILKN0OOBRXIFSTATERRf 24017
#define ILKN0OOBRXLANESSTATERRf 24018
#define ILKN0OOBRXLANESSTATUSf 24019
#define ILKN0OOBRXLANESTATERRMASKf 24020
#define ILKN0OOBRXOVERFLOWf 24021
#define ILKN0OOBRXOVERFLOWMASKf 24022
#define ILKN0RXCALLENf 24023
#define ILKN0RXENf 24024
#define ILKN0RXERRSTATUSSELf 24025
#define ILKN0RXSELf 24026
#define ILKN0TXCALLENf 24027
#define ILKN0TXENf 24028
#define ILKN0TXSELf 24029
#define ILKN1IBRXFCSTATUSf 24030
#define ILKN1IBRXFCSTATUSSELf 24031
#define ILKN1OOBOXIFSTATERRMASKf 24032
#define ILKN1OOBRXCRCERRf 24033
#define ILKN1OOBRXCRCERRCNTf 24034
#define ILKN1OOBRXCRCERRCNTOVFf 24035
#define ILKN1OOBRXCRCERRMASKf 24036
#define ILKN1OOBRXFCSTATUSf 24037
#define ILKN1OOBRXFCSTATUSSELf 24038
#define ILKN1OOBRXIFSTATERRf 24039
#define ILKN1OOBRXLANESSTATERRf 24040
#define ILKN1OOBRXLANESSTATUSf 24041
#define ILKN1OOBRXLANESTATERRMASKf 24042
#define ILKN1OOBRXOVERFLOWf 24043
#define ILKN1OOBRXOVERFLOWMASKf 24044
#define ILKN1RXCALLENf 24045
#define ILKN1RXENf 24046
#define ILKN1RXERRSTATUSSELf 24047
#define ILKN1RXSELf 24048
#define ILKN1TXCALLENf 24049
#define ILKN1TXENf 24050
#define ILKN1TXSELf 24051
#define ILKNCRC32LANEERRINDICATIONLANES0_11INTf 24052
#define ILKNCRC32LANEERRINDICATIONLANES0_11INTMASKf 24053
#define ILKNCRC32LANEERRINDICATIONLANES12_23INTf 24054
#define ILKNCRC32LANEERRINDICATIONLANES12_23INTMASKf 24055
#define ILKNINTERRUPTf 24056
#define ILKNINTERRUPTMASKf 24057
#define ILKNINVERTCTLTXDIAGWORDINTFSTATBBB_POLARITYf 24058
#define ILKNINVERTCTLTXDIAGWORDINTFSTAT_POLARITYf 24059
#define ILKNINVERTCTLTXDIAGWORDLANESTAT_POLARITYf 24060
#define ILKNINVERTCTLTXFCSTATBBB_POLARITYf 24061
#define ILKNINVERTCTLTXFCSTAT_POLARITYf 24062
#define ILKNINVERTCTLTXMUBITSBBB_POLARITYf 24063
#define ILKNINVERTCTLTXMUBITS_POLARITYf 24064
#define ILKNINVERTSTATRXDIAGWORDINTFSTAT_POLARITYf 24065
#define ILKNINVERTSTATRXFCSTATBBB_POLARITYf 24066
#define ILKNINVERTSTATRXFCSTAT_POLARITYf 24067
#define ILKNINVERTSTATRXMUBITSBBB_POLARITYf 24068
#define ILKNINVERTSTATRXMUBITS_POLARITYf 24069
#define ILKNLANEBADFRAMINGTYPEERRLANES0_11INTf 24070
#define ILKNLANEBADFRAMINGTYPEERRLANES0_11INTMASKf 24071
#define ILKNLANEBADFRAMINGTYPEERRLANES12_23INTf 24072
#define ILKNLANEBADFRAMINGTYPEERRLANES12_23INTMASKf 24073
#define ILKNLANEFRAMINGERRLANES0_11INTf 24074
#define ILKNLANEFRAMINGERRLANES0_11INTMASKf 24075
#define ILKNLANEFRAMINGERRLANES12_23INTf 24076
#define ILKNLANEFRAMINGERRLANES12_23INTMASKf 24077
#define ILKNLANEMETAFRAMELENGTHERRLANES0_11INTf 24078
#define ILKNLANEMETAFRAMELENGTHERRLANES0_11INTMASKf 24079
#define ILKNLANEMETAFRAMELENGTHERRLANES12_23INTf 24080
#define ILKNLANEMETAFRAMELENGTHERRLANES12_23INTMASKf 24081
#define ILKNLANEMETAFRAMEREPEATERRLANES0_11INTf 24082
#define ILKNLANEMETAFRAMEREPEATERRLANES0_11INTMASKf 24083
#define ILKNLANEMETAFRAMEREPEATERRLANES12_23INTf 24084
#define ILKNLANEMETAFRAMEREPEATERRLANES12_23INTMASKf 24085
#define ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INTf 24086
#define ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INTMASKf 24087
#define ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INTf 24088
#define ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INTMASKf 24089
#define ILKNLANESCRAMBLERSTATEERRLANES0_11INTf 24090
#define ILKNLANESCRAMBLERSTATEERRLANES0_11INTMASKf 24091
#define ILKNLANESCRAMBLERSTATEERRLANES12_23INTf 24092
#define ILKNLANESCRAMBLERSTATEERRLANES12_23INTMASKf 24093
#define ILKNLANESYNCHERRLANES0_11INTf 24094
#define ILKNLANESYNCHERRLANES0_11INTMASKf 24095
#define ILKNLANESYNCHERRLANES12_23INTf 24096
#define ILKNLANESYNCHERRLANES12_23INTMASKf 24097
#define ILKNLINKPARTNERSTATUSCHANGELANES0_11INTf 24098
#define ILKNLINKPARTNERSTATUSCHANGELANES0_11INTMASKf 24099
#define ILKNLINKPARTNERSTATUSCHANGELANES12_23INTf 24100
#define ILKNLINKPARTNERSTATUSCHANGELANES12_23INTMASKf 24101
#define ILKNMODEf 24102
#define ILKNOOBAPOLARITYf 24103
#define ILKNOOBBPOLARITYf 24104
#define ILKNOOBIFSTATPOLARITYf 24105
#define ILKNOOBLNSTATPOLARITYf 24106
#define ILKNOOBRXLANESCFGf 24107
#define ILKNOOBTXINTF0MASKf 24108
#define ILKNOOBTXINTF1MASKf 24109
#define ILKNOOBTXLANESf 24110
#define ILKNOOBTXLANESCFGf 24111
#define ILKNOOBTXLANESMASKf 24112
#define ILKNOOBTXRSTNf 24113
#define ILKNRX0CONTROLLERRSTNf 24114
#define ILKNRX0ENABLEREQ3f 24115
#define ILKNRX0HIGHREQTHRESHOLDf 24116
#define ILKNRX0LBUSRSTNf 24117
#define ILKNRX0LLFCFROMRXCNTf 24118
#define ILKNRX0LLFCFROMRXCNTOVFf 24119
#define ILKNRX0LLFCTHRESHOLDf 24120
#define ILKNRX0LOGICLANESRSTNf 24121
#define ILKNRX0MAXOCCUPANCYf 24122
#define ILKNRX0MULTIPLEUSEBITSMASKTOLLFCf 24123
#define ILKNRX0MULTIPLEUSEBITSVALUEf 24124
#define ILKNRX0OVERFLOWERRf 24125
#define ILKNRX0PORTRSTNf 24126
#define ILKNRX0STATBUFFPARITYERRf 24127
#define ILKNRX0STATUSf 24128
#define ILKNRX0THRESHOLDAFTEROVERFLOWf 24129
#define ILKNRX0WASEMPTYf 24130
#define ILKNRX1CONTROLLERRSTNf 24131
#define ILKNRX1ENABLEREQ3f 24132
#define ILKNRX1EXTERNALCLOCKSELf 24133
#define ILKNRX1HIGHREQTHRESHOLDf 24134
#define ILKNRX1INTERNALCLOCKSELf 24135
#define ILKNRX1LBUSRSTNf 24136
#define ILKNRX1LLFCFROMRXCNTf 24137
#define ILKNRX1LLFCFROMRXCNTOVFf 24138
#define ILKNRX1LLFCTHRESHOLDf 24139
#define ILKNRX1LOGICLANESRSTNf 24140
#define ILKNRX1MAXOCCUPANCYf 24141
#define ILKNRX1MULTIPLEUSEBITSMASKTOLLFCf 24142
#define ILKNRX1MULTIPLEUSEBITSVALUEf 24143
#define ILKNRX1OVERFLOWERRf 24144
#define ILKNRX1PORTRSTNf 24145
#define ILKNRX1STATBUFFPARITYERRf 24146
#define ILKNRX1STATUSf 24147
#define ILKNRX1THRESHOLDAFTEROVERFLOWf 24148
#define ILKNRX1WASEMPTYf 24149
#define ILKNRXALTCLOCKSELf 24150
#define ILKNRXLOGICLANERSTNf 24151
#define ILKNRXPARITYERRINTf 24152
#define ILKNRXPARITYERRINTMASKf 24153
#define ILKNRXPORT0ALIGNERRINTf 24154
#define ILKNRXPORT0ALIGNERRINTMASKf 24155
#define ILKNRXPORT0STATUSCHANGEINTf 24156
#define ILKNRXPORT0STATUSCHANGEINTMASKf 24157
#define ILKNRXPORT0STATUSERRINTf 24158
#define ILKNRXPORT0STATUSERRINTMASKf 24159
#define ILKNRXPORT1ALIGNERRINTf 24160
#define ILKNRXPORT1ALIGNERRINTMASKf 24161
#define ILKNRXPORT1STATUSCHANGEINTf 24162
#define ILKNRXPORT1STATUSCHANGEINTMASKf 24163
#define ILKNRXPORT1STATUSERRINTf 24164
#define ILKNRXPORT1STATUSERRINTMASKf 24165
#define ILKNRXSTATCRC32ERRf 24166
#define ILKNRXSTATCRC32VALIDf 24167
#define ILKNRXSTATDIAGWORDINTERFACESTATf 24168
#define ILKNRXSTATDIAGWORDLANESSTATf 24169
#define ILKNRXSTATLANESBADTYPEERRf 24170
#define ILKNRXSTATLANESDESCRAMERRf 24171
#define ILKNRXSTATLANESFRAMINGERRf 24172
#define ILKNRXSTATLANESMFERRf 24173
#define ILKNRXSTATLANESMFLENERRf 24174
#define ILKNRXSTATLANESMFREPEATERRf 24175
#define ILKNRXSTATLANESPARITYERRf 24176
#define ILKNRXSTATLANESSYNCEDf 24177
#define ILKNRXSTATLANESSYNCEDERRf 24178
#define ILKNRXTOEGQENf 24179
#define ILKNRXTONIFFASTLLFCENf 24180
#define ILKNRXTOSCHHRENf 24181
#define ILKNRXTOSCHHRMASKf 24182
#define ILKNRX_N_STATDIAGWORDFROMOOBf 24183
#define ILKNTX0CONTROLLERRSTNf 24184
#define ILKNTX0ECCERR0INTf 24185
#define ILKNTX0ECCERR0INTMASKf 24186
#define ILKNTX0ECCERR1INTf 24187
#define ILKNTX0ECCERR1INTMASKf 24188
#define ILKNTX0GENLLFCCNTf 24189
#define ILKNTX0GENLLFCCNTOVFf 24190
#define ILKNTX0LBUSRSTNf 24191
#define ILKNTX0LLFCSTOPTXCNTf 24192
#define ILKNTX0LLFCSTOPTXCNTOVFf 24193
#define ILKNTX0LOGICLANESRSTNf 24194
#define ILKNTX0MULTIPLEUSEBITSMASKFORLLFCf 24195
#define ILKNTX0MULTIPLEUSEBITSSETf 24196
#define ILKNTX0NUMCREDITSTOEGQf 24197
#define ILKNTX0OVERFLOWERRf 24198
#define ILKNTX0PORTRSTNf 24199
#define ILKNTX0STARTTXTHRESHOLDf 24200
#define ILKNTX0STATBUFFPARITYERRf 24201
#define ILKNTX0STATLANESPARITYERRf 24202
#define ILKNTX0STATUSf 24203
#define ILKNTX0STRIPERRSTNf 24204
#define ILKNTX0THRESHOLDAFTEROVERFLOWf 24205
#define ILKNTX1CONTROLLERRSTNf 24206
#define ILKNTX1ECCERR0INTf 24207
#define ILKNTX1ECCERR0INTMASKf 24208
#define ILKNTX1ECCERR1INTf 24209
#define ILKNTX1ECCERR1INTMASKf 24210
#define ILKNTX1EXTERNALCLOCKSELf 24211
#define ILKNTX1GENLLFCCNTf 24212
#define ILKNTX1GENLLFCCNTOVFf 24213
#define ILKNTX1INTERNALCLOCKSELf 24214
#define ILKNTX1LBUSRSTNf 24215
#define ILKNTX1LLFCSTOPTXCNTf 24216
#define ILKNTX1LLFCSTOPTXCNTOVFf 24217
#define ILKNTX1LOGICLANESRSTNf 24218
#define ILKNTX1MULTIPLEUSEBITSMASKFORLLFCf 24219
#define ILKNTX1MULTIPLEUSEBITSSETf 24220
#define ILKNTX1NUMCREDITSTOEGQf 24221
#define ILKNTX1OVERFLOWERRf 24222
#define ILKNTX1PORTRSTNf 24223
#define ILKNTX1STARTTXTHRESHOLDf 24224
#define ILKNTX1STATBUFFPARITYERRf 24225
#define ILKNTX1STATLANESPARITYERRf 24226
#define ILKNTX1STATUSf 24227
#define ILKNTX1STRIPERRSTNf 24228
#define ILKNTX1THRESHOLDAFTEROVERFLOWf 24229
#define ILKNTXALTCLOCKSELf 24230
#define ILKNTXECCDISABLEf 24231
#define ILKNTXLOGICLANERSTNf 24232
#define ILKNTXPARITYERRINTf 24233
#define ILKNTXPARITYERRINTMASKf 24234
#define ILKNTXPORT0STATUSERRINTf 24235
#define ILKNTXPORT0STATUSERRINTMASKf 24236
#define ILKNTXPORT1STATUSERRINTf 24237
#define ILKNTXPORT1STATUSERRINTMASKf 24238
#define ILKNWRAPRSTNf 24239
#define ILKN_0_MUB_RX_ENAf 24240
#define ILKN_0_MUB_TX_ENAf 24241
#define ILKN_0_MUB_TX_MAP_0f 24242
#define ILKN_0_MUB_TX_MAP_1f 24243
#define ILKN_0_MUB_TX_MAP_2f 24244
#define ILKN_0_MUB_TX_MAP_3f 24245
#define ILKN_0_MUB_TX_MAP_4f 24246
#define ILKN_0_MUB_TX_MAP_5f 24247
#define ILKN_0_MUB_TX_MAP_6f 24248
#define ILKN_0_MUB_TX_MAP_7f 24249
#define ILKN_0_OOB_RX_CRC_ERRf 24250
#define ILKN_0_OOB_RX_CRC_ERR_CNTRf 24251
#define ILKN_0_OOB_RX_CRC_ERR_CNT_OVFf 24252
#define ILKN_0_OOB_RX_CRC_ERR_MASKf 24253
#define ILKN_0_OOB_RX_IF_SRCf 24254
#define ILKN_0_OOB_RX_IF_STAT_ERRf 24255
#define ILKN_0_OOB_RX_IF_STAT_ERR_MASKf 24256
#define ILKN_0_OOB_RX_LANES_STATUSf 24257
#define ILKN_0_OOB_RX_LANES_STAT_ERRf 24258
#define ILKN_0_OOB_RX_LANES_STAT_ERR_MASKf 24259
#define ILKN_0_OOB_RX_LN_SRCf 24260
#define ILKN_0_OOB_RX_OVERFLOWf 24261
#define ILKN_0_OOB_RX_OVERFLOW_MASKf 24262
#define ILKN_0_RETRANSMIT_REQ_RESET_TIMERf 24263
#define ILKN_0_RETRANSMIT_REQ_RESET_TIMER_EXTf 24264
#define ILKN_0_RETRANSMIT_REQ_SET_TIMERf 24265
#define ILKN_0_RETRANSMIT_REQ_SET_TIMER_EXTf 24266
#define ILKN_0_RETRANS_RX_LAST_GOOD_SEQf 24267
#define ILKN_0_RETRANS_RX_SEQ_AFTER_DISCf 24268
#define ILKN_0_RETRANS_RX_SEQ_B_4_DISCf 24269
#define ILKN_0_RETRANS_TX_LAST_SEQ_TRANSMITTEDf 24270
#define ILKN_1_MUB_RX_ENAf 24271
#define ILKN_1_MUB_TX_ENAf 24272
#define ILKN_1_MUB_TX_MAP_0f 24273
#define ILKN_1_MUB_TX_MAP_1f 24274
#define ILKN_1_MUB_TX_MAP_2f 24275
#define ILKN_1_MUB_TX_MAP_3f 24276
#define ILKN_1_MUB_TX_MAP_4f 24277
#define ILKN_1_MUB_TX_MAP_5f 24278
#define ILKN_1_MUB_TX_MAP_6f 24279
#define ILKN_1_MUB_TX_MAP_7f 24280
#define ILKN_1_OOB_RX_CRC_ERRf 24281
#define ILKN_1_OOB_RX_CRC_ERR_CNTRf 24282
#define ILKN_1_OOB_RX_CRC_ERR_CNT_OVFf 24283
#define ILKN_1_OOB_RX_CRC_ERR_MASKf 24284
#define ILKN_1_OOB_RX_IF_SRCf 24285
#define ILKN_1_OOB_RX_IF_STAT_ERRf 24286
#define ILKN_1_OOB_RX_IF_STAT_ERR_MASKf 24287
#define ILKN_1_OOB_RX_LANES_STATUSf 24288
#define ILKN_1_OOB_RX_LANES_STAT_ERRf 24289
#define ILKN_1_OOB_RX_LANES_STAT_ERR_MASKf 24290
#define ILKN_1_OOB_RX_LN_SRCf 24291
#define ILKN_1_OOB_RX_OVERFLOWf 24292
#define ILKN_1_OOB_RX_OVERFLOW_MASKf 24293
#define ILKN_1_RETRANSMIT_REQ_RESET_TIMERf 24294
#define ILKN_1_RETRANSMIT_REQ_RESET_TIMER_EXTf 24295
#define ILKN_1_RETRANSMIT_REQ_SET_TIMERf 24296
#define ILKN_1_RETRANSMIT_REQ_SET_TIMER_EXTf 24297
#define ILKN_1_RETRANS_RX_LAST_GOOD_SEQf 24298
#define ILKN_1_RETRANS_RX_SEQ_AFTER_DISCf 24299
#define ILKN_1_RETRANS_RX_SEQ_B_4_DISCf 24300
#define ILKN_1_RETRANS_TX_LAST_SEQ_TRANSMITTEDf 24301
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INTf 24302
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INT_MASKf 24303
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INTf 24304
#define ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INT_MASKf 24305
#define ILKN_ERROR_GENERATOR_RX_LANE_0f 24306
#define ILKN_ERROR_GENERATOR_RX_LANE_23f 24307
#define ILKN_ERROR_GENERATOR_TX_LANE_0f 24308
#define ILKN_ERROR_GENERATOR_TX_LANE_23f 24309
#define ILKN_GENERATE_DISCONTINUENT_SEQ_NUM_PORT_0f 24310
#define ILKN_GENERATE_DISCONTINUENT_SEQ_NUM_PORT_1f 24311
#define ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_0f 24312
#define ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_1f 24313
#define ILKN_GENERATE_TRANSMITED_RETRANSMIT_REQUEST_0f 24314
#define ILKN_GENERATE_TRANSMITED_RETRANSMIT_REQUEST_1f 24315
#define ILKN_INTf 24316
#define ILKN_INTERRUPT_REGISTER_TESTf 24317
#define ILKN_INT_MASKf 24318
#define ILKN_INVERT_CTL_TX_DIAGWORD_INTFSTAT_BBB_POLARITYf 24319
#define ILKN_INVERT_CTL_TX_DIAGWORD_INTFSTAT_POLARITYf 24320
#define ILKN_INVERT_CTL_TX_DIAGWORD_LANESTAT_POLARITYf 24321
#define ILKN_INVERT_CTL_TX_FC_STAT_BBB_POLARITYf 24322
#define ILKN_INVERT_CTL_TX_FC_STAT_POLARITYf 24323
#define ILKN_INVERT_CTL_TX_MUBITS_BBB_POLARITYf 24324
#define ILKN_INVERT_CTL_TX_MUBITS_POLARITYf 24325
#define ILKN_INVERT_STAT_RX_DIAGWORD_INTFSTAT_POLARITYf 24326
#define ILKN_INVERT_STAT_RX_FC_STAT_BBB_POLARITYf 24327
#define ILKN_INVERT_STAT_RX_FC_STAT_POLARITYf 24328
#define ILKN_INVERT_STAT_RX_MUBITS_BBB_POLARITYf 24329
#define ILKN_INVERT_STAT_RX_MUBITS_POLARITYf 24330
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INTf 24331
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INT_MASKf 24332
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INTf 24333
#define ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INT_MASKf 24334
#define ILKN_LANE_FRAMING_ERR_LANES_0_11_INTf 24335
#define ILKN_LANE_FRAMING_ERR_LANES_0_11_INT_MASKf 24336
#define ILKN_LANE_FRAMING_ERR_LANES_12_23_INTf 24337
#define ILKN_LANE_FRAMING_ERR_LANES_12_23_INT_MASKf 24338
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INTf 24339
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INT_MASKf 24340
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INTf 24341
#define ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INT_MASKf 24342
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INTf 24343
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INT_MASKf 24344
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INTf 24345
#define ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INT_MASKf 24346
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INTf 24347
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INT_MASKf 24348
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INTf 24349
#define ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INT_MASKf 24350
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INTf 24351
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INT_MASKf 24352
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INTf 24353
#define ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INT_MASKf 24354
#define ILKN_LANE_SYNCH_ERR_LANES_0_11_INTf 24355
#define ILKN_LANE_SYNCH_ERR_LANES_0_11_INT_MASKf 24356
#define ILKN_LANE_SYNCH_ERR_LANES_12_23_INTf 24357
#define ILKN_LANE_SYNCH_ERR_LANES_12_23_INT_MASKf 24358
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INTf 24359
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INT_MASKf 24360
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INTf 24361
#define ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INT_MASKf 24362
#define ILKN_MAX_BURSTf 24363
#define ILKN_MIN_BURSTf 24364
#define ILKN_MODEf 24365
#define ILKN_OOB_RX_0_CAL_LENf 24366
#define ILKN_OOB_RX_0_ERRf 24367
#define ILKN_OOB_RX_0_ERR_FC_STATUS_SELf 24368
#define ILKN_OOB_RX_0_ERR_RT_STATUS_SELf 24369
#define ILKN_OOB_RX_0_FC_POLARITYf 24370
#define ILKN_OOB_RX_0_IF_STAT_POLARITYf 24371
#define ILKN_OOB_RX_0_LN_STAT_POLARITYf 24372
#define ILKN_OOB_RX_0_RT_CAL_ENf 24373
#define ILKN_OOB_RX_0_RT_CAL_INDEX_0f 24374
#define ILKN_OOB_RX_0_RT_CAL_INDEX_1f 24375
#define ILKN_OOB_RX_0_RT_CAL_INDEX_2f 24376
#define ILKN_OOB_RX_0_RT_CAL_INDEX_3f 24377
#define ILKN_OOB_RX_0_RT_CAL_LENf 24378
#define ILKN_OOB_RX_0_RT_POLARITYf 24379
#define ILKN_OOB_RX_1_CAL_LENf 24380
#define ILKN_OOB_RX_1_ERRf 24381
#define ILKN_OOB_RX_1_ERR_FC_STATUS_SELf 24382
#define ILKN_OOB_RX_1_ERR_RT_STATUS_SELf 24383
#define ILKN_OOB_RX_1_FC_POLARITYf 24384
#define ILKN_OOB_RX_1_IF_STAT_POLARITYf 24385
#define ILKN_OOB_RX_1_LN_STAT_POLARITYf 24386
#define ILKN_OOB_RX_1_RT_CAL_ENf 24387
#define ILKN_OOB_RX_1_RT_CAL_INDEX_0f 24388
#define ILKN_OOB_RX_1_RT_CAL_INDEX_1f 24389
#define ILKN_OOB_RX_1_RT_CAL_INDEX_2f 24390
#define ILKN_OOB_RX_1_RT_CAL_INDEX_3f 24391
#define ILKN_OOB_RX_1_RT_CAL_LENf 24392
#define ILKN_OOB_RX_1_RT_POLARITYf 24393
#define ILKN_OOB_TX_0_ERR_CFGf 24394
#define ILKN_OOB_TX_0_ERR_FC_STATUSf 24395
#define ILKN_OOB_TX_0_ERR_RT_STATUSf 24396
#define ILKN_OOB_TX_0_FC_POLARITYf 24397
#define ILKN_OOB_TX_0_IF_CFGf 24398
#define ILKN_OOB_TX_0_IF_STAT_POLARITYf 24399
#define ILKN_OOB_TX_0_INTF_MASKf 24400
#define ILKN_OOB_TX_0_LANES_MASKf 24401
#define ILKN_OOB_TX_0_LANES_NUMf 24402
#define ILKN_OOB_TX_0_LN_SRCf 24403
#define ILKN_OOB_TX_0_LN_STAT_POLARITYf 24404
#define ILKN_OOB_TX_0_RT_CAL_ENf 24405
#define ILKN_OOB_TX_0_RT_CAL_INDEX_0f 24406
#define ILKN_OOB_TX_0_RT_CAL_INDEX_1f 24407
#define ILKN_OOB_TX_0_RT_CAL_INDEX_2f 24408
#define ILKN_OOB_TX_0_RT_CAL_INDEX_3f 24409
#define ILKN_OOB_TX_0_RT_CAL_LENf 24410
#define ILKN_OOB_TX_0_RT_POLARITYf 24411
#define ILKN_OOB_TX_1_ERR_CFGf 24412
#define ILKN_OOB_TX_1_ERR_FC_STATUSf 24413
#define ILKN_OOB_TX_1_ERR_RT_STATUSf 24414
#define ILKN_OOB_TX_1_FC_POLARITYf 24415
#define ILKN_OOB_TX_1_IF_CFGf 24416
#define ILKN_OOB_TX_1_IF_STAT_POLARITYf 24417
#define ILKN_OOB_TX_1_INTF_MASKf 24418
#define ILKN_OOB_TX_1_LANES_MASKf 24419
#define ILKN_OOB_TX_1_LANES_NUMf 24420
#define ILKN_OOB_TX_1_LN_SRCf 24421
#define ILKN_OOB_TX_1_LN_STAT_POLARITYf 24422
#define ILKN_OOB_TX_1_RT_CAL_ENf 24423
#define ILKN_OOB_TX_1_RT_CAL_INDEX_0f 24424
#define ILKN_OOB_TX_1_RT_CAL_INDEX_1f 24425
#define ILKN_OOB_TX_1_RT_CAL_INDEX_2f 24426
#define ILKN_OOB_TX_1_RT_CAL_INDEX_3f 24427
#define ILKN_OOB_TX_1_RT_CAL_LENf 24428
#define ILKN_OOB_TX_1_RT_POLARITYf 24429
#define ILKN_PORT_CREDITf 24430
#define ILKN_RX_0_CAL_INITIATE_PAR_ERRf 24431
#define ILKN_RX_0_CAL_PARITY_ERR_MASKf 24432
#define ILKN_RX_0_ENf 24433
#define ILKN_RX_0_FC_STATUSf 24434
#define ILKN_RX_0_LBUS_RSTNf 24435
#define ILKN_RX_0_LLFC_FROM_RX_CNTf 24436
#define ILKN_RX_0_LLFC_FROM_RX_CNT_OVFf 24437
#define ILKN_RX_0_LLFC_STOP_TX_FROM_MULTIPLE_USE_BITS_MASKf 24438
#define ILKN_RX_0_LOGIC_LANES_RSTNf 24439
#define ILKN_RX_0_MULTIPLE_USE_BITS_TO_CFC_MASKf 24440
#define ILKN_RX_0_MULTIPLE_USE_BITS_VALUEf 24441
#define ILKN_RX_0_PORT_RSTNf 24442
#define ILKN_RX_0_RETRANS_ACK_RECEIVEDf 24443
#define ILKN_RX_0_RETRANS_CRC_24_ERRf 24444
#define ILKN_RX_0_RETRANS_DISCf 24445
#define ILKN_RX_0_RETRANS_ENABLEf 24446
#define ILKN_RX_0_RETRANS_ERR_INTf 24447
#define ILKN_RX_0_RETRANS_ERR_INT_MASKf 24448
#define ILKN_RX_0_RETRANS_FORCED_ERRORf 24449
#define ILKN_RX_0_RETRANS_FSM_STATEf 24450
#define ILKN_RX_0_RETRANS_FSM_STATE_0f 24451
#define ILKN_RX_0_RETRANS_FSM_STATE_1f 24452
#define ILKN_RX_0_RETRANS_FSM_STATE_2f 24453
#define ILKN_RX_0_RETRANS_FSM_STATE_3f 24454
#define ILKN_RX_0_RETRANS_FSM_STATE_4f 24455
#define ILKN_RX_0_RETRANS_FSM_STATE_5f 24456
#define ILKN_RX_0_RETRANS_FSM_STATE_6f 24457
#define ILKN_RX_0_RETRANS_FSM_STATE_7f 24458
#define ILKN_RX_0_RETRANS_FSM_STATE_TO_MONITORf 24459
#define ILKN_RX_0_RETRANS_LAST_GOOD_SEQ_NUMf 24460
#define ILKN_RX_0_RETRANS_LAST_GOOD_SUB_SEQ_NUMf 24461
#define ILKN_RX_0_RETRANS_LOGIC_RESETf 24462
#define ILKN_RX_0_RETRANS_MULTIPLYf 24463
#define ILKN_RX_0_RETRANS_REACHED_TIMOUTf 24464
#define ILKN_RX_0_RETRANS_REQ_SENTf 24465
#define ILKN_RX_0_RETRANS_RESET_DURATIONf 24466
#define ILKN_RX_0_RETRANS_RESET_MODEf 24467
#define ILKN_RX_0_RETRANS_RESET_WHEN_ALIGNED_ERRORf 24468
#define ILKN_RX_0_RETRANS_RESET_WHEN_ERRORf 24469
#define ILKN_RX_0_RETRANS_RESET_WHEN_RETRY_ERRORf 24470
#define ILKN_RX_0_RETRANS_RESET_WHEN_TIMEOUT_ERRORf 24471
#define ILKN_RX_0_RETRANS_RESET_WHEN_WDOG_ERRORf 24472
#define ILKN_RX_0_RETRANS_RESET_WHEN_WRAP_AFTER_DISC_ERRORf 24473
#define ILKN_RX_0_RETRANS_RESET_WHEN_WRAP_B_4_DISC_ERRORf 24474
#define ILKN_RX_0_RETRANS_RETRYf 24475
#define ILKN_RX_0_RETRANS_RETRY_ERRf 24476
#define ILKN_RX_0_RETRANS_SHORT_TIMERf 24477
#define ILKN_RX_0_RETRANS_TIMEOUTf 24478
#define ILKN_RX_0_RETRANS_WDOGf 24479
#define ILKN_RX_0_RETRANS_WDOG_ERRf 24480
#define ILKN_RX_0_RETRANS_WRAP_AFTER_DISC_ERRf 24481
#define ILKN_RX_0_RETRANS_WRAP_B_4_DISC_ERRf 24482
#define ILKN_RX_0_RETRANS_WRAP_TIMERf 24483
#define ILKN_RX_0_SELf 24484
#define ILKN_RX_0_SRC_SELf 24485
#define ILKN_RX_0_STAT_BUFF_PARITY_ERRf 24486
#define ILKN_RX_0_STAT_DIAGWORD_FROM_OOBf 24487
#define ILKN_RX_0_TREAT_EOP_ERR_AS_CRC_24_ERRf 24488
#define ILKN_RX_1_CAL_INITIATE_PAR_ERRf 24489
#define ILKN_RX_1_CAL_PARITY_ERR_MASKf 24490
#define ILKN_RX_1_ENf 24491
#define ILKN_RX_1_FC_STATUSf 24492
#define ILKN_RX_1_LBUS_RSTNf 24493
#define ILKN_RX_1_LLFC_FROM_RX_CNTf 24494
#define ILKN_RX_1_LLFC_FROM_RX_CNT_OVFf 24495
#define ILKN_RX_1_LLFC_STOP_TX_FROM_MULTIPLE_USE_BITS_MASKf 24496
#define ILKN_RX_1_LOGIC_LANES_RSTNf 24497
#define ILKN_RX_1_MULTIPLE_USE_BITS_TO_CFC_MASKf 24498
#define ILKN_RX_1_MULTIPLE_USE_BITS_VALUEf 24499
#define ILKN_RX_1_PORT_RSTNf 24500
#define ILKN_RX_1_RETRANS_ACK_RECEIVEDf 24501
#define ILKN_RX_1_RETRANS_CRC_24_ERRf 24502
#define ILKN_RX_1_RETRANS_DISCf 24503
#define ILKN_RX_1_RETRANS_ENABLEf 24504
#define ILKN_RX_1_RETRANS_ERR_INTf 24505
#define ILKN_RX_1_RETRANS_ERR_INT_MASKf 24506
#define ILKN_RX_1_RETRANS_FORCED_ERRORf 24507
#define ILKN_RX_1_RETRANS_FSM_STATEf 24508
#define ILKN_RX_1_RETRANS_FSM_STATE_0f 24509
#define ILKN_RX_1_RETRANS_FSM_STATE_1f 24510
#define ILKN_RX_1_RETRANS_FSM_STATE_2f 24511
#define ILKN_RX_1_RETRANS_FSM_STATE_3f 24512
#define ILKN_RX_1_RETRANS_FSM_STATE_4f 24513
#define ILKN_RX_1_RETRANS_FSM_STATE_5f 24514
#define ILKN_RX_1_RETRANS_FSM_STATE_6f 24515
#define ILKN_RX_1_RETRANS_FSM_STATE_7f 24516
#define ILKN_RX_1_RETRANS_FSM_STATE_TO_MONITORf 24517
#define ILKN_RX_1_RETRANS_LAST_GOOD_SEQ_NUMf 24518
#define ILKN_RX_1_RETRANS_LAST_GOOD_SUB_SEQ_NUMf 24519
#define ILKN_RX_1_RETRANS_LOGIC_RESETf 24520
#define ILKN_RX_1_RETRANS_MULTIPLYf 24521
#define ILKN_RX_1_RETRANS_REACHED_TIMOUTf 24522
#define ILKN_RX_1_RETRANS_REQ_SENTf 24523
#define ILKN_RX_1_RETRANS_RESET_DURATIONf 24524
#define ILKN_RX_1_RETRANS_RESET_MODEf 24525
#define ILKN_RX_1_RETRANS_RESET_WHEN_ALIGNED_ERRORf 24526
#define ILKN_RX_1_RETRANS_RESET_WHEN_ERRORf 24527
#define ILKN_RX_1_RETRANS_RESET_WHEN_RETRY_ERRORf 24528
#define ILKN_RX_1_RETRANS_RESET_WHEN_TIMEOUT_ERRORf 24529
#define ILKN_RX_1_RETRANS_RESET_WHEN_WDOG_ERRORf 24530
#define ILKN_RX_1_RETRANS_RESET_WHEN_WRAP_AFTER_DISC_ERRORf 24531
#define ILKN_RX_1_RETRANS_RESET_WHEN_WRAP_B_4_DISC_ERRORf 24532
#define ILKN_RX_1_RETRANS_RETRYf 24533
#define ILKN_RX_1_RETRANS_RETRY_ERRf 24534
#define ILKN_RX_1_RETRANS_SHORT_TIMERf 24535
#define ILKN_RX_1_RETRANS_TIMEOUTf 24536
#define ILKN_RX_1_RETRANS_WDOGf 24537
#define ILKN_RX_1_RETRANS_WDOG_ERRf 24538
#define ILKN_RX_1_RETRANS_WRAP_AFTER_DISC_ERRf 24539
#define ILKN_RX_1_RETRANS_WRAP_B_4_DISC_ERRf 24540
#define ILKN_RX_1_RETRANS_WRAP_TIMERf 24541
#define ILKN_RX_1_SELf 24542
#define ILKN_RX_1_SRC_SELf 24543
#define ILKN_RX_1_STAT_BUFF_PARITY_ERRf 24544
#define ILKN_RX_1_STAT_DIAGWORD_FROM_OOBf 24545
#define ILKN_RX_1_TREAT_EOP_ERR_AS_CRC_24_ERRf 24546
#define ILKN_RX_ALGN_MEM_0_ECC_1B_ERR_MASKf 24547
#define ILKN_RX_ALGN_MEM_0_ECC_2B_ERR_MASKf 24548
#define ILKN_RX_ALGN_MEM_10_ECC_1B_ERR_MASKf 24549
#define ILKN_RX_ALGN_MEM_10_ECC_2B_ERR_MASKf 24550
#define ILKN_RX_ALGN_MEM_11_ECC_1B_ERR_MASKf 24551
#define ILKN_RX_ALGN_MEM_11_ECC_2B_ERR_MASKf 24552
#define ILKN_RX_ALGN_MEM_12_ECC_1B_ERR_MASKf 24553
#define ILKN_RX_ALGN_MEM_12_ECC_2B_ERR_MASKf 24554
#define ILKN_RX_ALGN_MEM_13_ECC_1B_ERR_MASKf 24555
#define ILKN_RX_ALGN_MEM_13_ECC_2B_ERR_MASKf 24556
#define ILKN_RX_ALGN_MEM_14_ECC_1B_ERR_MASKf 24557
#define ILKN_RX_ALGN_MEM_14_ECC_2B_ERR_MASKf 24558
#define ILKN_RX_ALGN_MEM_15_ECC_1B_ERR_MASKf 24559
#define ILKN_RX_ALGN_MEM_15_ECC_2B_ERR_MASKf 24560
#define ILKN_RX_ALGN_MEM_16_ECC_1B_ERR_MASKf 24561
#define ILKN_RX_ALGN_MEM_16_ECC_2B_ERR_MASKf 24562
#define ILKN_RX_ALGN_MEM_17_ECC_1B_ERR_MASKf 24563
#define ILKN_RX_ALGN_MEM_17_ECC_2B_ERR_MASKf 24564
#define ILKN_RX_ALGN_MEM_18_ECC_1B_ERR_MASKf 24565
#define ILKN_RX_ALGN_MEM_18_ECC_2B_ERR_MASKf 24566
#define ILKN_RX_ALGN_MEM_19_ECC_1B_ERR_MASKf 24567
#define ILKN_RX_ALGN_MEM_19_ECC_2B_ERR_MASKf 24568
#define ILKN_RX_ALGN_MEM_1_ECC_1B_ERR_MASKf 24569
#define ILKN_RX_ALGN_MEM_1_ECC_2B_ERR_MASKf 24570
#define ILKN_RX_ALGN_MEM_20_ECC_1B_ERR_MASKf 24571
#define ILKN_RX_ALGN_MEM_20_ECC_2B_ERR_MASKf 24572
#define ILKN_RX_ALGN_MEM_21_ECC_1B_ERR_MASKf 24573
#define ILKN_RX_ALGN_MEM_21_ECC_2B_ERR_MASKf 24574
#define ILKN_RX_ALGN_MEM_22_ECC_1B_ERR_MASKf 24575
#define ILKN_RX_ALGN_MEM_22_ECC_2B_ERR_MASKf 24576
#define ILKN_RX_ALGN_MEM_23_ECC_1B_ERR_MASKf 24577
#define ILKN_RX_ALGN_MEM_23_ECC_2B_ERR_MASKf 24578
#define ILKN_RX_ALGN_MEM_2_ECC_1B_ERR_MASKf 24579
#define ILKN_RX_ALGN_MEM_2_ECC_2B_ERR_MASKf 24580
#define ILKN_RX_ALGN_MEM_3_ECC_1B_ERR_MASKf 24581
#define ILKN_RX_ALGN_MEM_3_ECC_2B_ERR_MASKf 24582
#define ILKN_RX_ALGN_MEM_4_ECC_1B_ERR_MASKf 24583
#define ILKN_RX_ALGN_MEM_4_ECC_2B_ERR_MASKf 24584
#define ILKN_RX_ALGN_MEM_5_ECC_1B_ERR_MASKf 24585
#define ILKN_RX_ALGN_MEM_5_ECC_2B_ERR_MASKf 24586
#define ILKN_RX_ALGN_MEM_6_ECC_1B_ERR_MASKf 24587
#define ILKN_RX_ALGN_MEM_6_ECC_2B_ERR_MASKf 24588
#define ILKN_RX_ALGN_MEM_7_ECC_1B_ERR_MASKf 24589
#define ILKN_RX_ALGN_MEM_7_ECC_2B_ERR_MASKf 24590
#define ILKN_RX_ALGN_MEM_8_ECC_1B_ERR_MASKf 24591
#define ILKN_RX_ALGN_MEM_8_ECC_2B_ERR_MASKf 24592
#define ILKN_RX_ALGN_MEM_9_ECC_1B_ERR_MASKf 24593
#define ILKN_RX_ALGN_MEM_9_ECC_2B_ERR_MASKf 24594
#define ILKN_RX_ALGN_MEM_INITIATE_ECC_1B_ERRf 24595
#define ILKN_RX_ALGN_MEM_INITIATE_ECC_2B_ERRf 24596
#define ILKN_RX_FORCE_RETRANS_REQ_0f 24597
#define ILKN_RX_FORCE_RETRANS_REQ_1f 24598
#define ILKN_RX_LOGIC_LANE_RSTNf 24599
#define ILKN_RX_MASK_ECC_1B_ERR_CTRL_MEMf 24600
#define ILKN_RX_MASK_ECC_2B_ERR_CTRL_MEMf 24601
#define ILKN_RX_PARITY_ERR_INTf 24602
#define ILKN_RX_PARITY_ERR_INT_MASKf 24603
#define ILKN_RX_PORT_0_ALIGN_ERR_INTf 24604
#define ILKN_RX_PORT_0_ALIGN_ERR_INT_MASKf 24605
#define ILKN_RX_PORT_0_STATUS_CHANGE_INTf 24606
#define ILKN_RX_PORT_0_STATUS_CHANGE_INT_MASKf 24607
#define ILKN_RX_PORT_0_STATUS_ERR_INTf 24608
#define ILKN_RX_PORT_0_STATUS_ERR_INT_MASKf 24609
#define ILKN_RX_PORT_1_ALIGN_ERR_INTf 24610
#define ILKN_RX_PORT_1_ALIGN_ERR_INT_MASKf 24611
#define ILKN_RX_PORT_1_STATUS_CHANGE_INTf 24612
#define ILKN_RX_PORT_1_STATUS_CHANGE_INT_MASKf 24613
#define ILKN_RX_PORT_1_STATUS_ERR_INTf 24614
#define ILKN_RX_PORT_1_STATUS_ERR_INT_MASKf 24615
#define ILKN_RX_RETRANS_LATENCY_0f 24616
#define ILKN_RX_RETRANS_LATENCY_1f 24617
#define ILKN_RX_STAT_CRC_32_ERRf 24618
#define ILKN_RX_STAT_CRC_32_VALIDf 24619
#define ILKN_RX_STAT_DIAGWORD_INTERFACE_STATf 24620
#define ILKN_RX_STAT_DIAGWORD_LANES_STATf 24621
#define ILKN_RX_STAT_DIAGWORD_LANES_STAT_FROM_OOB_0f 24622
#define ILKN_RX_STAT_DIAGWORD_LANES_STAT_FROM_OOB_1f 24623
#define ILKN_RX_STAT_LANES_BAD_TYPE_ERRf 24624
#define ILKN_RX_STAT_LANES_DESCRAM_ERRf 24625
#define ILKN_RX_STAT_LANES_FRAMING_ERRf 24626
#define ILKN_RX_STAT_LANES_MF_ERRf 24627
#define ILKN_RX_STAT_LANES_MF_LEN_ERRf 24628
#define ILKN_RX_STAT_LANES_MF_REPEAT_ERRf 24629
#define ILKN_RX_STAT_LANES_PARITY_ERRf 24630
#define ILKN_RX_STAT_LANES_SYNCEDf 24631
#define ILKN_RX_STAT_LANES_SYNCED_ERRf 24632
#define ILKN_RX_STAT_LANES_WORD_SYNCEDf 24633
#define ILKN_RX_TO_EGQ_PFC_ENf 24634
#define ILKN_RX_TO_EGQ_PORT_ENf 24635
#define ILKN_RX_TO_GEN_PFC_ENf 24636
#define ILKN_RX_TO_NIF_FAST_LLFC_ENf 24637
#define ILKN_RX_TO_RET_REQ_ENf 24638
#define ILKN_TX_0_CAL_INITIATE_PAR_ERRf 24639
#define ILKN_TX_0_CAL_LENf 24640
#define ILKN_TX_0_CAL_PARITY_ERR_MASKf 24641
#define ILKN_TX_0_DST_SELf 24642
#define ILKN_TX_0_ENf 24643
#define ILKN_TX_0_EXPN_MEM_INITIATE_PAR_ERRf 24644
#define ILKN_TX_0_GEN_LLFC_CNTf 24645
#define ILKN_TX_0_GEN_LLFC_CNT_OVFf 24646
#define ILKN_TX_0_LBS_ADAP_MEM_ECC_1B_ERR_MASKf 24647
#define ILKN_TX_0_LBS_ADAP_MEM_ECC_2B_ERR_MASKf 24648
#define ILKN_TX_0_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_1B_ERRf 24649
#define ILKN_TX_0_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_2B_ERRf 24650
#define ILKN_TX_0_LBUS_RSTNf 24651
#define ILKN_TX_0_LLFC_STOP_TX_CNTf 24652
#define ILKN_TX_0_LLFC_STOP_TX_CNT_OVFf 24653
#define ILKN_TX_0_LN_EXPN_MEM_0_PARITY_ERR_MASKf 24654
#define ILKN_TX_0_LN_EXPN_MEM_10_PARITY_ERR_MASKf 24655
#define ILKN_TX_0_LN_EXPN_MEM_11_PARITY_ERR_MASKf 24656
#define ILKN_TX_0_LN_EXPN_MEM_12_PARITY_ERR_MASKf 24657
#define ILKN_TX_0_LN_EXPN_MEM_13_PARITY_ERR_MASKf 24658
#define ILKN_TX_0_LN_EXPN_MEM_14_PARITY_ERR_MASKf 24659
#define ILKN_TX_0_LN_EXPN_MEM_15_PARITY_ERR_MASKf 24660
#define ILKN_TX_0_LN_EXPN_MEM_16_PARITY_ERR_MASKf 24661
#define ILKN_TX_0_LN_EXPN_MEM_17_PARITY_ERR_MASKf 24662
#define ILKN_TX_0_LN_EXPN_MEM_18_PARITY_ERR_MASKf 24663
#define ILKN_TX_0_LN_EXPN_MEM_19_PARITY_ERR_MASKf 24664
#define ILKN_TX_0_LN_EXPN_MEM_1_PARITY_ERR_MASKf 24665
#define ILKN_TX_0_LN_EXPN_MEM_20_PARITY_ERR_MASKf 24666
#define ILKN_TX_0_LN_EXPN_MEM_21_PARITY_ERR_MASKf 24667
#define ILKN_TX_0_LN_EXPN_MEM_22_PARITY_ERR_MASKf 24668
#define ILKN_TX_0_LN_EXPN_MEM_23_PARITY_ERR_MASKf 24669
#define ILKN_TX_0_LN_EXPN_MEM_2_PARITY_ERR_MASKf 24670
#define ILKN_TX_0_LN_EXPN_MEM_3_PARITY_ERR_MASKf 24671
#define ILKN_TX_0_LN_EXPN_MEM_4_PARITY_ERR_MASKf 24672
#define ILKN_TX_0_LN_EXPN_MEM_5_PARITY_ERR_MASKf 24673
#define ILKN_TX_0_LN_EXPN_MEM_6_PARITY_ERR_MASKf 24674
#define ILKN_TX_0_LN_EXPN_MEM_7_PARITY_ERR_MASKf 24675
#define ILKN_TX_0_LN_EXPN_MEM_8_PARITY_ERR_MASKf 24676
#define ILKN_TX_0_LN_EXPN_MEM_9_PARITY_ERR_MASKf 24677
#define ILKN_TX_0_LOGIC_LANES_RSTNf 24678
#define ILKN_TX_0_MULTIPLE_USE_BITS_FORCEf 24679
#define ILKN_TX_0_MULTIPLE_USE_BITS_FROM_CFC_MASKf 24680
#define ILKN_TX_0_MULTIPLE_USE_BITS_FROM_LLFC_MASKf 24681
#define ILKN_TX_0_MULTIPLE_USE_BITS_VALUEf 24682
#define ILKN_TX_0_PORT_RSTNf 24683
#define ILKN_TX_0_RETRANS_ENABLEf 24684
#define ILKN_TX_0_RETRANS_IGNORE_EN_FROM_CFCf 24685
#define ILKN_TX_0_RETRANS_IGNORE_RETRANS_REQ_WHEN_FIFO_ALMOST_EMPTYf 24686
#define ILKN_TX_0_RETRANS_MULTIPLYf 24687
#define ILKN_TX_0_RETRANS_NUM_ENTRIES_TO_SAVEf 24688
#define ILKN_TX_0_RETRANS_REACT_ONLY_AT_POS_EDGEf 24689
#define ILKN_TX_0_RETRANS_WAIT_FOR_SEQ_NUM_CHANGEf 24690
#define ILKN_TX_0_SELf 24691
#define ILKN_TX_0_STAT_BUFF_PARITY_ERRf 24692
#define ILKN_TX_0_STAT_LANES_PARITY_ERRf 24693
#define ILKN_TX_0_STRIPER_RSTNf 24694
#define ILKN_TX_0_TREAT_EOP_ERR_AS_CRC_24_ERRf 24695
#define ILKN_TX_0_USE_EXTENDED_MEMORYf 24696
#define ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INTf 24697
#define ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INT_MASKf 24698
#define ILKN_TX_1_CAL_INITIATE_PAR_ERRf 24699
#define ILKN_TX_1_CAL_LENf 24700
#define ILKN_TX_1_CAL_PARITY_ERR_MASKf 24701
#define ILKN_TX_1_DST_SELf 24702
#define ILKN_TX_1_ENf 24703
#define ILKN_TX_1_EXPN_MEM_INITIATE_PAR_ERRf 24704
#define ILKN_TX_1_GEN_LLFC_CNTf 24705
#define ILKN_TX_1_GEN_LLFC_CNT_OVFf 24706
#define ILKN_TX_1_LBS_ADAP_MEM_ECC_1B_ERR_MASKf 24707
#define ILKN_TX_1_LBS_ADAP_MEM_ECC_2B_ERR_MASKf 24708
#define ILKN_TX_1_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_1B_ERRf 24709
#define ILKN_TX_1_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_2B_ERRf 24710
#define ILKN_TX_1_LBUS_RSTNf 24711
#define ILKN_TX_1_LLFC_STOP_TX_CNTf 24712
#define ILKN_TX_1_LLFC_STOP_TX_CNT_OVFf 24713
#define ILKN_TX_1_LN_EXPN_MEM_24_PARITY_ERR_MASKf 24714
#define ILKN_TX_1_LN_EXPN_MEM_25_PARITY_ERR_MASKf 24715
#define ILKN_TX_1_LN_EXPN_MEM_26_PARITY_ERR_MASKf 24716
#define ILKN_TX_1_LN_EXPN_MEM_27_PARITY_ERR_MASKf 24717
#define ILKN_TX_1_LN_EXPN_MEM_28_PARITY_ERR_MASKf 24718
#define ILKN_TX_1_LN_EXPN_MEM_29_PARITY_ERR_MASKf 24719
#define ILKN_TX_1_LN_EXPN_MEM_30_PARITY_ERR_MASKf 24720
#define ILKN_TX_1_LN_EXPN_MEM_31_PARITY_ERR_MASKf 24721
#define ILKN_TX_1_LN_EXPN_MEM_32_PARITY_ERR_MASKf 24722
#define ILKN_TX_1_LN_EXPN_MEM_33_PARITY_ERR_MASKf 24723
#define ILKN_TX_1_LN_EXPN_MEM_34_PARITY_ERR_MASKf 24724
#define ILKN_TX_1_LN_EXPN_MEM_35_PARITY_ERR_MASKf 24725
#define ILKN_TX_1_LOGIC_LANES_RSTNf 24726
#define ILKN_TX_1_MULTIPLE_USE_BITS_FORCEf 24727
#define ILKN_TX_1_MULTIPLE_USE_BITS_FROM_CFC_MASKf 24728
#define ILKN_TX_1_MULTIPLE_USE_BITS_FROM_LLFC_MASKf 24729
#define ILKN_TX_1_MULTIPLE_USE_BITS_VALUEf 24730
#define ILKN_TX_1_PORT_RSTNf 24731
#define ILKN_TX_1_RETRANS_ENABLEf 24732
#define ILKN_TX_1_RETRANS_IGNORE_EN_FROM_CFCf 24733
#define ILKN_TX_1_RETRANS_IGNORE_RETRANS_REQ_WHEN_FIFO_ALMOST_EMPTYf 24734
#define ILKN_TX_1_RETRANS_MULTIPLYf 24735
#define ILKN_TX_1_RETRANS_NUM_ENTRIES_TO_SAVEf 24736
#define ILKN_TX_1_RETRANS_REACT_ONLY_AT_POS_EDGEf 24737
#define ILKN_TX_1_RETRANS_WAIT_FOR_SEQ_NUM_CHANGEf 24738
#define ILKN_TX_1_SELf 24739
#define ILKN_TX_1_STAT_BUFF_PARITY_ERRf 24740
#define ILKN_TX_1_STAT_LANES_PARITY_ERRf 24741
#define ILKN_TX_1_STRIPER_RSTNf 24742
#define ILKN_TX_1_TREAT_EOP_ERR_AS_CRC_24_ERRf 24743
#define ILKN_TX_1_USE_EXTENDED_MEMORYf 24744
#define ILKN_TX_ERR_INJ_BIT_ERR_DONE_0f 24745
#define ILKN_TX_ERR_INJ_BIT_ERR_DONE_1f 24746
#define ILKN_TX_ERR_INJ_BIT_ERR_GO_0f 24747
#define ILKN_TX_ERR_INJ_BIT_ERR_GO_1f 24748
#define ILKN_TX_ERR_INJ_BIT_ERR_LANE_0f 24749
#define ILKN_TX_ERR_INJ_BIT_ERR_LANE_1f 24750
#define ILKN_TX_EXTERNAL_CLOCK_SELf 24751
#define ILKN_TX_LOGIC_LANE_RSTNf 24752
#define ILKN_TX_MASK_ECC_1B_ERR_CTRL_MEMf 24753
#define ILKN_TX_MASK_ECC_2B_ERR_CTRL_MEMf 24754
#define ILKN_TX_MASK_PARITY_ERR_CTRL_MEMf 24755
#define ILKN_TX_PARITY_ERR_INTf 24756
#define ILKN_TX_PARITY_ERR_INT_MASKf 24757
#define ILKN_TX_PORT_0_STATUS_ERR_INTf 24758
#define ILKN_TX_PORT_0_STATUS_ERR_INT_MASKf 24759
#define ILKN_TX_PORT_1_STATUS_ERR_INTf 24760
#define ILKN_TX_PORT_1_STATUS_ERR_INT_MASKf 24761
#define ILKN_WRAP_RSTNf 24762
#define ILLEGALBYTESTOREMOVEVALUEMASKf 24763
#define ILLEGALEEPDISCARDf 24764
#define ILLEGALPFCFWDf 24765
#define ILLEGALPFCSNPf 24766
#define ILLEGAL_BYTES_TO_REMOVE_VALUE_MASKf 24767
#define ILLEGAL_CELL_PBIf 24768
#define ILLEGAL_CELL_PBI_DISINTf 24769
#define ILLEGAL_PFC_FWDf 24770
#define ILLEGAL_PFC_SNPf 24771
#define ILLEGELADDRESSENCOUNTEREDf 24772
#define ILLEGELADDRESSENCOUNTEREDMASKf 24773
#define ILLEGEL_ADDRESS_ENCOUNTEREDf 24774
#define ILLEGEL_ADDRESS_ENCOUNTERED_MASKf 24775
#define ILL_SRAM_ACCf 24776
#define ILPMf 24777
#define ILTOMC_RESERVEDf 24778
#define IL_BASE_PORTf 24779
#define IL_CHAN_NUMf 24780
#define IL_CLIENT_IFf 24781
#define IL_CREDIT_0f 24782
#define IL_CREDIT_INFLIGHTf 24783
#define IL_CREDIT_MAXf 24784
#define IL_CREDIT_RDPTRf 24785
#define IL_CREDIT_WRPTRf 24786
#define IL_ECC_ERROR_L1_STATUSf 24787
#define IL_EOPf 24788
#define IL_FIFO0_OVERFLOWf 24789
#define IL_FIFO0_OVERFLOW_DISINTf 24790
#define IL_FIFO1_OVERFLOWf 24791
#define IL_FIFO1_OVERFLOW_DISINTf 24792
#define IL_FLOWCONTROL_IB_RX_INTF_DOWN_DISINTf 24793
#define IL_FLOWCONTROL_IB_RX_LANE_DOWN_DISINTf 24794
#define IL_FLOWCONTROL_INTSTS_IB_RX_INTF_DOWNf 24795
#define IL_FLOWCONTROL_INTSTS_IB_RX_LANE_DOWNf 24796
#define IL_FLOWCONTROL_INTSTS_OOB_CRC4ERRf 24797
#define IL_FLOWCONTROL_INTSTS_OOB_RX_INTF_DOWNf 24798
#define IL_FLOWCONTROL_INTSTS_OOB_RX_LANE_DOWNf 24799
#define IL_FLOWCONTROL_INTSTS_OOB_RX_OVERFLOWf 24800
#define IL_FLOWCONTROL_L1_STATUSf 24801
#define IL_FLOWCONTROL_OOB_RX_CRC4ERR_DISINTf 24802
#define IL_FLOWCONTROL_OOB_RX_INTF_DOWN_DISINTf 24803
#define IL_FLOWCONTROL_OOB_RX_INTF_STATUSf 24804
#define IL_FLOWCONTROL_OOB_RX_LANE_DOWN_DISINTf 24805
#define IL_FLOWCONTROL_OOB_RX_LANE_STATUSf 24806
#define IL_FLOWCONTROL_OOB_RX_OVERFLOW_DISINTf 24807
#define IL_FLOWCONTROL_RXFC_OVERRIDE_ENABLEf 24808
#define IL_FLOWCONTROL_RXFC_OVRVAL0f 24809
#define IL_FLOWCONTROL_RXFC_OVRVAL1f 24810
#define IL_FLOWCONTROL_RXFC_STS0f 24811
#define IL_FLOWCONTROL_RXFC_STS1f 24812
#define IL_FLOWCONTROL_TXFC_OVERRIDE_ENABLEf 24813
#define IL_FLOWCONTROL_TXFC_OVRVAL0f 24814
#define IL_FLOWCONTROL_TXFC_OVRVAL1f 24815
#define IL_FLOWCONTROL_TXFC_STS0f 24816
#define IL_FLOWCONTROL_TXFC_STS1f 24817
#define IL_LOOPBACK_FC_ENABLEf 24818
#define IL_LOOPBACK_L1_ENABLEf 24819
#define IL_LOOPBACK_L2_ENABLEf 24820
#define IL_LOOPBACK_MASK_L1_DATAf 24821
#define IL_LOOPBACK_MASK_L2_DATAf 24822
#define IL_LOOPBACK_MASK_R1_DATAf 24823
#define IL_LOOPBACK_R1_ENABLEf 24824
#define IL_PKTCAP_CAPTURE_MODEf 24825
#define IL_PKTCAP_CHANNEL_SEL0f 24826
#define IL_PKTCAP_CHANNEL_SEL1f 24827
#define IL_PKTCAP_DATAPATH_SELf 24828
#define IL_PKTCAP_DONEf 24829
#define IL_PKTCAP_GOf 24830
#define IL_PKTCAP_PKTHDRf 24831
#define IL_PKTINJ_CHQIDf 24832
#define IL_PKTINJ_DONEf 24833
#define IL_PKTINJ_ENABLEf 24834
#define IL_PKTINJ_GOf 24835
#define IL_PKTINJ_INCRMODE_CHQID_ENABLEf 24836
#define IL_PKTINJ_INCRMODE_MAX_CHQIDf 24837
#define IL_PKTINJ_INCRMODE_MAX_PKTLENf 24838
#define IL_PKTINJ_INCRMODE_PKTLEN_ENABLEf 24839
#define IL_PKTINJ_PAYLOAD_OFFSETf 24840
#define IL_PKTINJ_PAYLOAD_PATTERNf 24841
#define IL_PKTINJ_PKTHDRf 24842
#define IL_PKTINJ_PKTLENf 24843
#define IL_PKTINJ_PKT_COUNTf 24844
#define IL_PKTINJ_PKT_IPGf 24845
#define IL_PKTINJ_RANDOM_RANGEf 24846
#define IL_PKTINJ_SELECT_TX_PATHf 24847
#define IL_PKTINJ_TIMER_VALUEf 24848
#define IL_PKTINJ_TIMER_VALUE_MSBf 24849
#define IL_RX_CHAN_ENABLE0f 24850
#define IL_RX_CHAN_ENABLE1f 24851
#define IL_RX_ERRDET0_L1_STATUSf 24852
#define IL_RX_ERRDET1_L1_STATUSf 24853
#define IL_RX_ERRDET2_L1_STATUSf 24854
#define IL_RX_ERRDET3_L1_STATUSf 24855
#define IL_RX_ERRDET4_L1_STATUSf 24856
#define IL_RX_ERRDET5_L1_STATUSf 24857
#define IL_RX_INVCHAN_ERRSTATf 24858
#define IL_RX_INVCHAN_ERRSTAT_DISINTf 24859
#define IL_RX_LBUS_ERRSTATf 24860
#define IL_RX_LBUS_ERRSTAT_DISINTf 24861
#define IL_RX_MAX_PACKET_SIZEf 24862
#define IL_RX_STAT0_CORRECTED_ERRORf 24863
#define IL_RX_STAT0_CORRECTED_ERROR_DISINTf 24864
#define IL_RX_STAT0_ECC_ERROR_ADDRESSf 24865
#define IL_RX_STAT0_ENABLE_ECCf 24866
#define IL_RX_STAT0_FORCE_UNCORRECTABLE_ERRORf 24867
#define IL_RX_STAT0_UNCORRECTED_ERRORf 24868
#define IL_RX_STAT0_UNCORRECTED_ERROR_DISINTf 24869
#define IL_RX_STAT1_CORRECTED_ERRORf 24870
#define IL_RX_STAT1_CORRECTED_ERROR_DISINTf 24871
#define IL_RX_STAT1_ECC_ERROR_ADDRESSf 24872
#define IL_RX_STAT1_ENABLE_ECCf 24873
#define IL_RX_STAT1_FORCE_UNCORRECTABLE_ERRORf 24874
#define IL_RX_STAT1_UNCORRECTED_ERRORf 24875
#define IL_RX_STAT1_UNCORRECTED_ERROR_DISINTf 24876
#define IL_RX_STAT2_CORRECTED_ERRORf 24877
#define IL_RX_STAT2_CORRECTED_ERROR_DISINTf 24878
#define IL_RX_STAT2_ECC_ERROR_ADDRESSf 24879
#define IL_RX_STAT2_ENABLE_ECCf 24880
#define IL_RX_STAT2_FORCE_UNCORRECTABLE_ERRORf 24881
#define IL_RX_STAT2_UNCORRECTED_ERRORf 24882
#define IL_RX_STAT2_UNCORRECTED_ERROR_DISINTf 24883
#define IL_RX_XING_CORRECTED_ERRORf 24884
#define IL_RX_XING_CORRECTED_ERROR_DISINTf 24885
#define IL_RX_XING_ECC_ERROR_ADDRESSf 24886
#define IL_RX_XING_ENABLE_ECCf 24887
#define IL_RX_XING_FORCE_UNCORRECTABLE_ERRORf 24888
#define IL_RX_XING_UNCORRECTED_ERRORf 24889
#define IL_RX_XING_UNCORRECTED_ERROR_DISINTf 24890
#define IL_STATS_RXSAT0_STATUSf 24891
#define IL_STATS_RXSAT1_STATUSf 24892
#define IL_STATS_RX_DISINTf 24893
#define IL_STATS_RX_SATURATEDf 24894
#define IL_STATS_TXSAT0_STATUSf 24895
#define IL_STATS_TXSAT1_STATUSf 24896
#define IL_STATS_TX_DISINTf 24897
#define IL_STATS_TX_SATURATEDf 24898
#define IL_STAT_RX_ALIGNED_ERRf 24899
#define IL_STAT_RX_ALIGNED_ERR_DISINTf 24900
#define IL_STAT_RX_BAD_TYPE_ERRf 24901
#define IL_STAT_RX_BAD_TYPE_ERR_DISINTf 24902
#define IL_STAT_RX_BURSTMAX_ERRf 24903
#define IL_STAT_RX_BURSTMAX_ERR_DISINTf 24904
#define IL_STAT_RX_BURST_ERRf 24905
#define IL_STAT_RX_BURST_ERR_DISINTf 24906
#define IL_STAT_RX_CRC24_ERRf 24907
#define IL_STAT_RX_CRC24_ERR_DISINTf 24908
#define IL_STAT_RX_CRC32_ERRf 24909
#define IL_STAT_RX_CRC32_ERR_DISINTf 24910
#define IL_STAT_RX_DESCRAM_ERRf 24911
#define IL_STAT_RX_DESCRAM_ERR_DISINTf 24912
#define IL_STAT_RX_FRAMING_ERRf 24913
#define IL_STAT_RX_FRAMING_ERR_DISINTf 24914
#define IL_STAT_RX_MEOP_ERRf 24915
#define IL_STAT_RX_MEOP_ERR_DISINTf 24916
#define IL_STAT_RX_MF_ERRf 24917
#define IL_STAT_RX_MF_ERR_DISINTf 24918
#define IL_STAT_RX_MF_LEN_ERRf 24919
#define IL_STAT_RX_MF_LEN_ERR_DISINTf 24920
#define IL_STAT_RX_MF_REPEAT_ERRf 24921
#define IL_STAT_RX_MF_REPEAT_ERR_DISINTf 24922
#define IL_STAT_RX_MISALIGNEDf 24923
#define IL_STAT_RX_MISALIGNED_DISINTf 24924
#define IL_STAT_RX_MSOP_ERRf 24925
#define IL_STAT_RX_MSOP_ERR_DISINTf 24926
#define IL_STAT_RX_OVERFLOW_ERRf 24927
#define IL_STAT_RX_OVERFLOW_ERR_DISINTf 24928
#define IL_STAT_RX_SYNCED_ERRf 24929
#define IL_STAT_RX_SYNCED_ERR_DISINTf 24930
#define IL_STAT_TX_BURST_ERRf 24931
#define IL_STAT_TX_BURST_ERR_DISINTf 24932
#define IL_STAT_TX_OVERFLOW_ERRf 24933
#define IL_STAT_TX_OVERFLOW_ERR_DISINTf 24934
#define IL_STAT_TX_UNDERFLOW_ERRf 24935
#define IL_STAT_TX_UNDERFLOW_ERR_DISINTf 24936
#define IL_TMf 24937
#define IL_TREX2_DEBUG_LOCKf 24938
#define IL_TX_CHAN_ENABLE0f 24939
#define IL_TX_CHAN_ENABLE1f 24940
#define IL_TX_CHUPD_ERRSTATf 24941
#define IL_TX_CHUPD_ERRSTAT_DISINTf 24942
#define IL_TX_ENHANCED_SCHEDULING_ENf 24943
#define IL_TX_ERRDET0_L1_STATUSf 24944
#define IL_TX_INVCHAN_ERRSTATf 24945
#define IL_TX_INVCHAN_ERRSTAT_DISINTf 24946
#define IL_TX_MAX_PACKET_SIZEf 24947
#define IL_TX_OVFOUTf 24948
#define IL_TX_OVFOUT_DISINTf 24949
#define IL_TX_OVF_ERRSTATf 24950
#define IL_TX_OVF_ERRSTAT_DISINTf 24951
#define IL_TX_STAT0_CORRECTED_ERRORf 24952
#define IL_TX_STAT0_CORRECTED_ERROR_DISINTf 24953
#define IL_TX_STAT0_ECC_ERROR_ADDRESSf 24954
#define IL_TX_STAT0_ENABLE_ECCf 24955
#define IL_TX_STAT0_FORCE_UNCORRECTABLE_ERRORf 24956
#define IL_TX_STAT0_UNCORRECTED_ERRORf 24957
#define IL_TX_STAT0_UNCORRECTED_ERROR_DISINTf 24958
#define IL_TX_STAT1_CORRECTED_ERRORf 24959
#define IL_TX_STAT1_CORRECTED_ERROR_DISINTf 24960
#define IL_TX_STAT1_ECC_ERROR_ADDRESSf 24961
#define IL_TX_STAT1_ENABLE_ECCf 24962
#define IL_TX_STAT1_FORCE_UNCORRECTABLE_ERRORf 24963
#define IL_TX_STAT1_UNCORRECTED_ERRORf 24964
#define IL_TX_STAT1_UNCORRECTED_ERROR_DISINTf 24965
#define IM0_LOCAL_MTPf 24966
#define IM0_MTP_INDEXf 24967
#define IM1_LOCAL_MTPf 24968
#define IM1_MTP_INDEXf 24969
#define IMBPf 24970
#define IMEM_CORRECTED_ERRORf 24971
#define IMEM_CORRECTED_ERROR_DISINTf 24972
#define IMEM_ECC_CORRUPTf 24973
#define IMEM_ECC_ERROR_ADDRESSf 24974
#define IMEM_ENABLE_ECCf 24975
#define IMEM_PMEM_DATAf 24976
#define IMEM_TMf 24977
#define IMEM_UNCORRECTED_ERRORf 24978
#define IMEM_UNCORRECTED_ERROR_DISINTf 24979
#define IMIRRORf 24980
#define IMIRROR_BITMAP_PARITY_ENf 24981
#define IMIRROR_BITMAP_PAR_ERRf 24982
#define IMIRROR_BITMAP_TMf 24983
#define IMIRROR_DISINTf 24984
#define IMIRROR_SELf 24985
#define IMPf 24986
#define IMPLEMENTORf 24987
#define IMPLSf 24988
#define IMPLS_BUS_FORCE_ERRORf 24989
#define IMPLS_BUS_PARITY_ENf 24990
#define IMPLS_PCGf 24991
#define IMPLS_PSGf 24992
#define IMPLS_TD_B0f 24993
#define IM_LOCAL_MTPf 24994
#define IM_MODEf 24995
#define IM_MTP_INDEXf 24996
#define IM_MTP_INDEX0f 24997
#define IM_MTP_INDEX1f 24998
#define INf 24999
#define INACTIVITY_DURATIONf 25000
#define INACTIVITY_DURATION_Af 25001
#define INACTIVITY_DURATION_Bf 25002
#define INBAND_HEADERf 25003
#define INBAND_HEADER_VALIDf 25004
#define INBAND_PAYLOAD_LSBf 25005
#define INBAND_PAYLOAD_MSBf 25006
#define INBUF_MEM_0_TMf 25007
#define INBUF_MEM_1_TMf 25008
#define INCf 25009
#define INCLUDE_ELK_EXT_IN_RESULT_Af 25010
#define INCLUDE_ELK_EXT_IN_RESULT_Bf 25011
#define INCLUDE_ELK_FWD_IN_RESULT_Af 25012
#define INCLUDE_ELK_FWD_IN_RESULT_Bf 25013
#define INCLUDE_LEM_1ST_IN_RESULT_Af 25014
#define INCLUDE_LEM_1ST_IN_RESULT_Bf 25015
#define INCLUDE_LEM_2ND_IN_RESULT_Af 25016
#define INCLUDE_LEM_2ND_IN_RESULT_Bf 25017
#define INCLUDE_LPM_1ST_IN_RESULT_Af 25018
#define INCLUDE_LPM_1ST_IN_RESULT_Bf 25019
#define INCLUDE_LPM_2ND_IN_RESULT_Af 25020
#define INCLUDE_LPM_2ND_IN_RESULT_Bf 25021
#define INCLUDE_TCAM_IN_RESULT_Af 25022
#define INCLUDE_TCAM_IN_RESULT_Bf 25023
#define INCL_EXCL_ADDRSf 25024
#define INCOFFSETf 25025
#define INCOMINGSTAGEXISTf 25026
#define INCOMINGTAGEXISTf 25027
#define INCOMINGTAGSTRUCTUREf 25028
#define INCOMINGUPMAPPROFILEf 25029
#define INCOMINGUSERPRIORITYf 25030
#define INCOMINGVIDEXISTf 25031
#define INCOMING_BAD_IDENTIFIER_COUNTERf 25032
#define INCOMING_BAD_REASSEMBLY_COUNTERf 25033
#define INCOMING_EVENT_COUNTERf 25034
#define INCOMING_S_TAG_EXISTf 25035
#define INCOMING_TAG_EXISTf 25036
#define INCOMING_TAG_FORMATf 25037
#define INCOMING_TAG_INDEXf 25038
#define INCOMING_TAG_STATUSf 25039
#define INCOMING_TAG_STRUCTUREf 25040
#define INCOMING_UP_MAP_PROFILEf 25041
#define INCOMING_USER_PRIORITYf 25042
#define INCOMING_VALID_DSP_COMMANDS_COUNTERf 25043
#define INCOMING_VALID_PACKET_COUNTERf 25044
#define INCOMING_VIDSf 25045
#define INCOMING_VID_EXISTf 25046
#define INCR_MODEf 25047
#define INCR_NOADDf 25048
#define INCR_PATTf 25049
#define INCR_SHIFTf 25050
#define INCVALf 25051
#define INDEXf 25052
#define INDEX0f 25053
#define INDEX1f 25054
#define INDEX2f 25055
#define INDEX3f 25056
#define INDEX_0f 25057
#define INDEX_0_FWDf 25058
#define INDEX_0_SNPf 25059
#define INDEX_1f 25060
#define INDEX_1_FWDf 25061
#define INDEX_1_SNPf 25062
#define INDEX_2f 25063
#define INDEX_2_FWDf 25064
#define INDEX_2_SNPf 25065
#define INDEX_3f 25066
#define INDEX_3_FWDf 25067
#define INDEX_3_SNPf 25068
#define INDEX_4f 25069
#define INDEX_4_FWDf 25070
#define INDEX_4_SNPf 25071
#define INDEX_5f 25072
#define INDEX_5_FWDf 25073
#define INDEX_5_SNPf 25074
#define INDEX_6f 25075
#define INDEX_6_FWDf 25076
#define INDEX_6_SNPf 25077
#define INDEX_7f 25078
#define INDEX_7_FWDf 25079
#define INDEX_7_SNPf 25080
#define INDIRECTCOMMANDADDRf 25081
#define INDIRECTCOMMANDCOUNTf 25082
#define INDIRECTCOMMANDDATAINCREMENTf 25083
#define INDIRECTCOMMANDRDDATAf 25084
#define INDIRECTCOMMANDSTATUSf 25085
#define INDIRECTCOMMANDTIMEOUTf 25086
#define INDIRECTCOMMANDTRIGGERf 25087
#define INDIRECTCOMMANDTRIGGERONDATAf 25088
#define INDIRECTCOMMANDTYPEf 25089
#define INDIRECTCOMMANDWRDATAf 25090
#define INDIRECTLOGICALMODEf 25091
#define INDIRECT_COMMAND_ADDRf 25092
#define INDIRECT_COMMAND_COUNTf 25093
#define INDIRECT_COMMAND_DATA_INCREMENTf 25094
#define INDIRECT_COMMAND_RD_DATAf 25095
#define INDIRECT_COMMAND_STATUSf 25096
#define INDIRECT_COMMAND_TIMEOUTf 25097
#define INDIRECT_COMMAND_TRIGGERf 25098
#define INDIRECT_COMMAND_TRIGGER_ON_DATAf 25099
#define INDIRECT_COMMAND_TYPEf 25100
#define INDIRECT_COMMAND_WR_DATAf 25101
#define INDIRECT_LOGICAL_MODEf 25102
#define INDIRECT_READ_DATA_0f 25103
#define INDIRECT_READ_DATA_1f 25104
#define INDIRECT_WRITE_DATA_0f 25105
#define INDIRECT_WRITE_DATA_1f 25106
#define INDIRECT_WR_MASKf 25107
#define INDWRRDADDRMODEf 25108
#define IND_ENf 25109
#define IND_WR_RD_ADDR_MODEf 25110
#define INFf 25111
#define INFLIGHTBUFFCNTf 25112
#define INFLIGHT_FLAGf 25113
#define INFLIGHT_REFRESHESf 25114
#define INFO2_INTRf 25115
#define INFO2_INTR_DISINTf 25116
#define INFO_DATAf 25117
#define INFO_OPCODEf 25118
#define INFO_OVFf 25119
#define INFO_OVF_MASKf 25120
#define INFO_REPLY_ELK_ERRORf 25121
#define INFO_REPLY_OPCODEf 25122
#define INFO_REPLY_RECORDf 25123
#define INFO_REPLY_SEQ_NUMf 25124
#define INFO_REPLY_VALIDf 25125
#define INFO_SEQ_NUMf 25126
#define INFO_VALIDf 25127
#define INFRMTHf 25128
#define INGRESSf 25129
#define INGRESSLEARNINGf 25130
#define INGRESSREPLICATION0f 25131
#define INGRESSREPLICATION1f 25132
#define INGRESSREPLICATION2f 25133
#define INGRESSREPLICATION3f 25134
#define INGRESSREPLICATION4f 25135
#define INGRESSREPLICATION5f 25136
#define INGRESSREPLICATION6f 25137
#define INGRESSREPLICATION7f 25138
#define INGRESSSHAPINGACTIONENABLEf 25139
#define INGRESSSHAPINGENABLEf 25140
#define INGRESSSHAPINGPORTIDf 25141
#define INGRESSVLANEDITCOMMANDMAPf 25142
#define INGRESS_BUFFER_STATE1_CORRECTED_ERROR_Af 25143
#define INGRESS_BUFFER_STATE1_CORRECTED_ERROR_A_DISINTf 25144
#define INGRESS_BUFFER_STATE1_DISABLE_ECCf 25145
#define INGRESS_BUFFER_STATE1_ERROR_ADDR_Af 25146
#define INGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Af 25147
#define INGRESS_BUFFER_STATE1_FORCE_ECC_ERROR_Bf 25148
#define INGRESS_BUFFER_STATE1_MEM_INITf 25149
#define INGRESS_BUFFER_STATE1_MEM_INIT_DONEf 25150
#define INGRESS_BUFFER_STATE1_TMAf 25151
#define INGRESS_BUFFER_STATE1_TMBf 25152
#define INGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_Af 25153
#define INGRESS_BUFFER_STATE1_UNCORRECTED_ERROR_A_DISINTf 25154
#define INGRESS_DROPPED_PACKETSf 25155
#define INGRESS_DROPPED_PAGESf 25156
#define INGRESS_DROP_HYSTERESIS_DE1f 25157
#define INGRESS_DROP_HYSTERESIS_DE2f 25158
#define INGRESS_DROP_HYSTERESIS_MAXf 25159
#define INGRESS_DROP_PRECEDENCEf 25160
#define INGRESS_DROP_THRESH_DE1f 25161
#define INGRESS_DROP_THRESH_DE2f 25162
#define INGRESS_HPRE_ENQ_MSG_DISABLE_PARITY_ERRORf 25163
#define INGRESS_HPRE_ENQ_MSG_FORCE_PARITY_ERRORf 25164
#define INGRESS_HPRE_ENQ_MSG_PARITY_ERRORf 25165
#define INGRESS_HPRE_ENQ_MSG_PARITY_ERROR_DISINTf 25166
#define INGRESS_HYSTERESIS_DELTAf 25167
#define INGRESS_IF_ALLOCATED_HI_WATERMARKf 25168
#define INGRESS_IF_PAGES_ALLOCATEDf 25169
#define INGRESS_INTERFACE_DE1_DROPf 25170
#define INGRESS_INTERFACE_DE2_DROPf 25171
#define INGRESS_INTERFACE_MAX_DROPf 25172
#define INGRESS_IPRE0_TAG_ERRORf 25173
#define INGRESS_IPRE1_TAG_ERRORf 25174
#define INGRESS_LEARNINGf 25175
#define INGRESS_MAX_PAGESf 25176
#define INGRESS_MIRRORf 25177
#define INGRESS_P2P_DELAYf 25178
#define INGRESS_PORTf 25179
#define INGRESS_PORT_OFFSETf 25180
#define INGRESS_PORT_PG_CH_BASEf 25181
#define INGRESS_PORT_PG_ENAf 25182
#define INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf 25183
#define INGRESS_REPLICATION_0f 25184
#define INGRESS_REPLICATION_1f 25185
#define INGRESS_REPLICATION_10f 25186
#define INGRESS_REPLICATION_11f 25187
#define INGRESS_REPLICATION_12f 25188
#define INGRESS_REPLICATION_13f 25189
#define INGRESS_REPLICATION_14f 25190
#define INGRESS_REPLICATION_15f 25191
#define INGRESS_REPLICATION_2f 25192
#define INGRESS_REPLICATION_3f 25193
#define INGRESS_REPLICATION_4f 25194
#define INGRESS_REPLICATION_5f 25195
#define INGRESS_REPLICATION_6f 25196
#define INGRESS_REPLICATION_7f 25197
#define INGRESS_REPLICATION_8f 25198
#define INGRESS_REPLICATION_9f 25199
#define INGRESS_SHAPING_ENABLEf 25200
#define INGRESS_SHAPING_PORT_IDf 25201
#define INGRESS_TAGGEDf 25202
#define INGRESS_TOTAL_BUFF_DE1_DROPf 25203
#define INGRESS_TOTAL_BUFF_DE2_DROPf 25204
#define INGRESS_TOTAL_BUFF_MAX_DROPf 25205
#define INGRESS_TRIGGET_STAT_TYPEf 25206
#define INGRESS_VLAN_EDIT_COMMAND_TABLE_INITIATE_PAR_ERRf 25207
#define INGRESS_VLAN_EDIT_COMMAND_TABLE_PARITY_ERR_MASKf 25208
#define INGRES_PORT_PG_PORT_ENAf 25209
#define ING_1588_INGRESS_CTRL_PARITY_ENf 25210
#define ING_1588_INGRESS_CTRL_TMf 25211
#define ING_1588_TS_ENABLEf 25212
#define ING_1588_TS_PROFILE_PTRf 25213
#define ING_1588_UNKNOWN_VERSION_TOCPUf 25214
#define ING_ACTIVE_L3_IIF_PROFILE_PARITY_ENf 25215
#define ING_ACTIVE_L3_IIF_PROFILE_TMf 25216
#define ING_BASEf 25217
#define ING_DNAT_ADDRESS_TYPE_CORRUPT_ENf 25218
#define ING_DNAT_ADDRESS_TYPE_PAR_ENf 25219
#define ING_DVP_2_PARITY_ENf 25220
#define ING_DVP_PAR_ERRf 25221
#define ING_DVP_TABLE_0_TMf 25222
#define ING_DVP_TABLE_1_TMf 25223
#define ING_DVP_TABLE_PARITY_ENf 25224
#define ING_DVP_TABLE_PMf 25225
#define ING_DVP_TABLE_TMf 25226
#define ING_EGRMSKBMAP_PARITY_ENf 25227
#define ING_EGRMSKBMAP_PAR_ERRf 25228
#define ING_EGRMSKBMAP_TMf 25229
#define ING_ENf 25230
#define ING_ETAG_PCP_MAPPING_PARITY_ENf 25231
#define ING_ETAG_PCP_MAPPING_PMf 25232
#define ING_ETAG_PCP_MAPPING_TMf 25233
#define ING_ETH_BLK_NUMf 25234
#define ING_EVENT_SEL_MODEf 25235
#define ING_FLEX_CTR_PKT_PRI_MAP_PARITY_ENf 25236
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_ENf 25237
#define ING_FLEX_CTR_PKT_RES_MAP_PAR_ERRf 25238
#define ING_FLEX_CTR_PKT_RES_MAP_TMf 25239
#define ING_FLEX_CTR_POOL_0_COUNTER_TABLE_INTR_STATUSf 25240
#define ING_FLEX_CTR_POOL_0_OFFSET_TABLE_INTR_STATUSf 25241
#define ING_FLEX_CTR_POOL_1_COUNTER_TABLE_INTR_STATUSf 25242
#define ING_FLEX_CTR_POOL_1_OFFSET_TABLE_INTR_STATUSf 25243
#define ING_FLEX_CTR_POOL_2_COUNTER_TABLE_INTR_STATUSf 25244
#define ING_FLEX_CTR_POOL_2_OFFSET_TABLE_INTR_STATUSf 25245
#define ING_FLEX_CTR_POOL_3_COUNTER_TABLE_INTR_STATUSf 25246
#define ING_FLEX_CTR_POOL_3_OFFSET_TABLE_INTR_STATUSf 25247
#define ING_FLEX_CTR_POOL_4_COUNTER_TABLE_INTR_STATUSf 25248
#define ING_FLEX_CTR_POOL_4_OFFSET_TABLE_INTR_STATUSf 25249
#define ING_FLEX_CTR_POOL_5_COUNTER_TABLE_INTR_STATUSf 25250
#define ING_FLEX_CTR_POOL_5_OFFSET_TABLE_INTR_STATUSf 25251
#define ING_FLEX_CTR_POOL_6_COUNTER_TABLE_INTR_STATUSf 25252
#define ING_FLEX_CTR_POOL_6_OFFSET_TABLE_INTR_STATUSf 25253
#define ING_FLEX_CTR_POOL_7_COUNTER_TABLE_INTR_STATUSf 25254
#define ING_FLEX_CTR_POOL_7_OFFSET_TABLE_INTR_STATUSf 25255
#define ING_FLEX_CTR_PORT_MAP_PARITY_ENf 25256
#define ING_FLEX_CTR_PRI_CNG_MAP_PARITY_ENf 25257
#define ING_FLEX_CTR_TOS_MAP_PARITY_ENf 25258
#define ING_FLEX_CTR_TOS_MAP_TMf 25259
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_ENf 25260
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PAR_ERRf 25261
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PDAf 25262
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf 25263
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf 25264
#define ING_ICNM_PROCESS_ENABLEf 25265
#define ING_IPFIX_EOP_PAR_ERRf 25266
#define ING_IPFIX_EXPORT_PAR_ERRf 25267
#define ING_IPFIX_FLOW_PAR_ERRf 25268
#define ING_IPFIX_SESS_PAR_ERRf 25269
#define ING_ITAG_ACTIONf 25270
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PARITY_ENf 25271
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PDAf 25272
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PMf 25273
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_TMf 25274
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_PARITY_ENf 25275
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_PDAf 25276
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_TMf 25277
#define ING_L3_NEXT_HOP_DCMf 25278
#define ING_L3_NEXT_HOP_FWD_COMMON_TMf 25279
#define ING_L3_NEXT_HOP_FWD_ONLY_TMf 25280
#define ING_L3_NEXT_HOP_HI_DCMf 25281
#define ING_L3_NEXT_HOP_HI_TMf 25282
#define ING_L3_NEXT_HOP_LO_DCMf 25283
#define ING_L3_NEXT_HOP_LO_TMf 25284
#define ING_L3_NEXT_HOP_PARITY_ENf 25285
#define ING_L3_NEXT_HOP_PMf 25286
#define ING_L3_NEXT_HOP_PSM_VDDf 25287
#define ING_L3_NEXT_HOP_TMf 25288
#define ING_L3_NEXT_HOP_URPF_TMf 25289
#define ING_L3_NEXT_HOP_WWf 25290
#define ING_MAP_ENf 25291
#define ING_MC_2_ISP_ERRf 25292
#define ING_MC_2_ISP_ERR_MASKf 25293
#define ING_MIRROR_ENABLEf 25294
#define ING_MISC_PORT_CONFIG_PARITY_ENf 25295
#define ING_MOD_MAP_IDf 25296
#define ING_MOD_MAP_RAM_PDAf 25297
#define ING_MOD_MAP_RAM_PMf 25298
#define ING_MOD_MAP_RAM_TMf 25299
#define ING_MOD_TMf 25300
#define ING_MPLS_EXP_MAPPING_CORRUPT_ENf 25301
#define ING_MPLS_EXP_MAPPING_PAR_ENf 25302
#define ING_MPLS_EXP_MAPPING_PMf 25303
#define ING_MPLS_EXP_MAPPING_TMf 25304
#define ING_NHOP_PAR_ERRf 25305
#define ING_NIV_RX_FRAMES_ERROR_DROP_PARITY_ENf 25306
#define ING_NIV_RX_FRAMES_ERROR_DROP_RESERVEDf 25307
#define ING_NIV_RX_FRAMES_FORWARDING_DROP_PARITY_ENf 25308
#define ING_NIV_RX_FRAMES_FORWARDING_DROP_RESERVEDf 25309
#define ING_NIV_RX_FRAMES_VLAN_TAGGED_PARITY_ENf 25310
#define ING_NIV_RX_FRAMES_VLAN_TAGGED_RESERVEDf 25311
#define ING_OTAG_ACTIONf 25312
#define ING_OUTER_DOT1P_MAPPING_TABLE_CORRUPT_ENf 25313
#define ING_OUTER_DOT1P_MAPPING_TABLE_PAR_ENf 25314
#define ING_OUTER_DOT1P_MAPPING_TABLE_PMf 25315
#define ING_OUTER_DOT1P_MAPPING_TABLE_TMf 25316
#define ING_PEf 25317
#define ING_PE_CLRf 25318
#define ING_PE_ENf 25319
#define ING_PHYSICAL_PORT_TABLE_PARITY_ERRf 25320
#define ING_PORT_BITMAPf 25321
#define ING_PORT_BITMAP_W0f 25322
#define ING_PORT_BITMAP_W1f 25323
#define ING_PORT_BITMAP_W2f 25324
#define ING_PORT_ENf 25325
#define ING_PORT_NUMf 25326
#define ING_PORT_NUM_MASKf 25327
#define ING_PRI_CNG_MAP_INTRf 25328
#define ING_PRI_CNG_MAP_PARITY_ENf 25329
#define ING_PRI_CNG_MAP_PAR_ERRf 25330
#define ING_PRI_CNG_MAP_PDAf 25331
#define ING_PRI_CNG_MAP_PMf 25332
#define ING_PRI_CNG_MAP_TMf 25333
#define ING_PWE_TERM_BYTE_COUNTERS_TMf 25334
#define ING_PWE_TERM_PACKET_COUNTERS_TMf 25335
#define ING_PWE_TERM_SEQNUM_DCMf 25336
#define ING_PWE_TERM_SEQNUM_PMf 25337
#define ING_PWE_TERM_SEQNUM_TMf 25338
#define ING_PW_TERM_SEQNUM_PDAf 25339
#define ING_PW_TERM_SEQ_NUM_PARITY_ENf 25340
#define ING_PW_TERM_SEQ_NUM_PAR_ERRf 25341
#define ING_QUEUE_MAP_PAR_ERRf 25342
#define ING_QUEUE_MAP_TMf 25343
#define ING_SERVICE_COUNTER_TABLE_DCMf 25344
#define ING_SERVICE_COUNTER_TABLE_PAR_ERRf 25345
#define ING_SERVICE_COUNTER_TABLE_PMf 25346
#define ING_SERVICE_COUNTER_TABLE_TMf 25347
#define ING_SERVICE_PRI_MAP_PARITY_ENf 25348
#define ING_SNAT_DATA_ONLY_PARITY_ENf 25349
#define ING_SNAT_DATA_ONLY_PMf 25350
#define ING_SNAT_DATA_ONLY_TMf 25351
#define ING_SNAT_ONLY_TMf 25352
#define ING_SPf 25353
#define ING_SP_STf 25354
#define ING_STATS_PIPELINE_STAGE_NUMf 25355
#define ING_STAT_COUNTERS_NUMf 25356
#define ING_SVM_PKT_PRI_MAP_PMf 25357
#define ING_SVM_PKT_PRI_MAP_TMf 25358
#define ING_SVM_PKT_RES_MAP_PMf 25359
#define ING_SVM_PKT_RES_MAP_TMf 25360
#define ING_SVM_TOS_MAP_PMf 25361
#define ING_SVM_TOS_MAP_TMf 25362
#define ING_SW_ENC_DEC_TCAMf 25363
#define ING_TMf 25364
#define ING_TRILL_ADJACENCY_CORRUPT_ENf 25365
#define ING_TRILL_ADJACENCY_PAR_ENf 25366
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_ENf 25367
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_ENf 25368
#define ING_TRILL_RX_PKTS_PARITY_ENf 25369
#define ING_UNTAGGED_PHB_PARITY_ENf 25370
#define ING_UNTAGGED_PHB_PAR_ERRf 25371
#define ING_VINTF_BYTE_COUNTER_TMf 25372
#define ING_VINTF_COUNTER_TABLE_DCMf 25373
#define ING_VINTF_COUNTER_TABLE_PAR_ERRf 25374
#define ING_VINTF_COUNTER_TABLE_PMf 25375
#define ING_VINTF_COUNTER_TABLE_TMf 25376
#define ING_VINTF_PACKET_COUNTER_TMf 25377
#define ING_VLAN_TAG_ACTION_PROFILE_PARITY_ENf 25378
#define ING_VLAN_TAG_ACTION_PROFILE_PMf 25379
#define ING_VLAN_TAG_ACTION_PROFILE_TMf 25380
#define ING_VP_VLAN_MEMBERSHIP_CORRUPT_ENf 25381
#define ING_VP_VLAN_MEMBERSHIP_PAR_ENf 25382
#define ING_VSAN_CORRUPT_ENf 25383
#define ING_VSAN_PAR_ENf 25384
#define ING_VSAN_PMf 25385
#define ING_VSAN_TMf 25386
#define INHIBIT_DRAM_CMDf 25387
#define INITf 25388
#define INITAREFf 25389
#define INITBUFf 25390
#define INITBUF_ECC_ENf 25391
#define INITBUF_TMf 25392
#define INITIALIZEf 25393
#define INITIAL_COPY_COUNTf 25394
#define INITIAL_CRCf 25395
#define INITIAL_ING_L3_NEXT_HOP_INTRf 25396
#define INITIAL_ING_L3_NEXT_HOP_PARITY_ENf 25397
#define INITIAL_ING_L3_NEXT_HOP_PMf 25398
#define INITIAL_ING_L3_NEXT_HOP_TMf 25399
#define INITIAL_ING_L3_NEXT_HOP_WWf 25400
#define INITIAL_ING_NHOP_PAR_ERRf 25401
#define INITIAL_INSTRUCTION_0_32Bf 25402
#define INITIAL_INSTRUCTION_1_32Bf 25403
#define INITIAL_INSTRUCTION_2_32Bf 25404
#define INITIAL_INSTRUCTION_3_32Bf 25405
#define INITIAL_INSTRUCTION_4_32Bf 25406
#define INITIAL_INSTRUCTION_5_32Bf 25407
#define INITIAL_INSTRUCTION_6_32Bf 25408
#define INITIAL_INSTRUCTION_7_32Bf 25409
#define INITIAL_KEY_A_LSBf 25410
#define INITIAL_KEY_A_MSBf 25411
#define INITIAL_KEY_B_LSBf 25412
#define INITIAL_KEY_B_MSBf 25413
#define INITIAL_KEY_C_LSBf 25414
#define INITIAL_KEY_C_MSBf 25415
#define INITIAL_KEY_D_LSBf 25416
#define INITIAL_KEY_D_MSBf 25417
#define INITIAL_L3_ECMP_GROUP_PARITY_ENf 25418
#define INITIAL_L3_ECMP_GROUP_PMf 25419
#define INITIAL_L3_ECMP_PARITY_ENf 25420
#define INITIAL_L3_ECMP_PMf 25421
#define INITIAL_L3_ECMP_TMf 25422
#define INITIAL_L3_ECMP_WWf 25423
#define INITIAL_LOAD_SQ_DATAf 25424
#define INITIAL_NHOP_PAR_ERRf 25425
#define INITIAL_PROT_NHI_TABLE_1_DMA_PAR_ERRf 25426
#define INITIAL_PROT_NHI_TABLE_PARITY_ENf 25427
#define INITIAL_PROT_NHI_TABLE_PMf 25428
#define INITIAL_SHIFTf 25429
#define INITIAL_STREAMf 25430
#define INITIAL_TYPEf 25431
#define INITIAL_VARIABLEf 25432
#define INITIATE_BISTf 25433
#define INITIATE_CHECKf 25434
#define INITIATE_CRC_COND_METf 25435
#define INITIATE_OCB_OPP_CRC_ERRf 25436
#define INITIATE_OPP_CRC_ERRf 25437
#define INITMALHARDRESETf 25438
#define INITMALSOFTRESETf 25439
#define INITRAMAf 25440
#define INITRAMBf 25441
#define INITWAITPRDf 25442
#define INIT_BLANKf 25443
#define INIT_CORR_ERRORf 25444
#define INIT_CREDITf 25445
#define INIT_DATAf 25446
#define INIT_DATA_OFFSETf 25447
#define INIT_DM0f 25448
#define INIT_DM1f 25449
#define INIT_DM2f 25450
#define INIT_DM3f 25451
#define INIT_DONEf 25452
#define INIT_DONE_CTLf 25453
#define INIT_DONE_DATA0_LSBf 25454
#define INIT_DONE_DATA0_MSBf 25455
#define INIT_DONE_DATA1_LSBf 25456
#define INIT_DONE_DATA1_MSBf 25457
#define INIT_DONE_DISINTf 25458
#define INIT_DONE_MEM0f 25459
#define INIT_DONE_MEM1f 25460
#define INIT_DONE_MEM2f 25461
#define INIT_DONE_MEM3f 25462
#define INIT_DONE_MEM4f 25463
#define INIT_ENABLEf 25464
#define INIT_ERR_PROTf 25465
#define INIT_ETUf 25466
#define INIT_FAILf 25467
#define INIT_FLLf 25468
#define INIT_FQP_TXI_CMICMf 25469
#define INIT_FQP_TXI_OAMf 25470
#define INIT_FQP_TXI_OLPf 25471
#define INIT_FQP_TXI_RCYf 25472
#define INIT_GOf 25473
#define INIT_KEYf 25474
#define INIT_MEMf 25475
#define INIT_MEM0f 25476
#define INIT_MEM1f 25477
#define INIT_MEM2f 25478
#define INIT_MEM3f 25479
#define INIT_MEM4f 25480
#define INIT_MEM_CONFIGf 25481
#define INIT_QMGR_FLLf 25482
#define INIT_QMGR_FLL_DONEf 25483
#define INIT_RCEf 25484
#define INIT_SK0f 25485
#define INIT_SK1f 25486
#define INIT_STARTf 25487
#define INIT_SUCCESSf 25488
#define INIT_TIMEOUTf 25489
#define INIT_TXI_CMICMf 25490
#define INIT_TXI_OAMf 25491
#define INIT_TXI_OLPf 25492
#define INIT_UNC_ERRORf 25493
#define INIT_VALf 25494
#define INIT_VALUEf 25495
#define INIT_WAIT_PRDf 25496
#define INIT_WCMEM_ADDRf 25497
#define INJECTf 25498
#define INJECT_1BIT_ECC_ERROR_IN_DATABUFf 25499
#define INJECT_1BIT_ECC_ERROR_IN_DMARDf 25500
#define INJECT_1BIT_ECC_ERROR_IN_MHDRBUFf 25501
#define INJECT_1BIT_ECC_ERROR_IN_SBUSRDf 25502
#define INJECT_1BIT_ECC_ERROR_IN_STATUSBUFf 25503
#define INJECT_2BIT_ECC_ERROR_IN_DATABUFf 25504
#define INJECT_2BIT_ECC_ERROR_IN_DMARDf 25505
#define INJECT_2BIT_ECC_ERROR_IN_MHDRBUFf 25506
#define INJECT_2BIT_ECC_ERROR_IN_SBUSRDf 25507
#define INJECT_2BIT_ECC_ERROR_IN_STATUSBUFf 25508
#define INJECT_2B_ECC_ERRf 25509
#define INJECT_DEDf 25510
#define INJECT_DED_EVf 25511
#define INJECT_DED_ODf 25512
#define INJECT_EP0f 25513
#define INJECT_EP1f 25514
#define INJECT_QM0f 25515
#define INJECT_QM1f 25516
#define INJECT_SECf 25517
#define INJECT_SEC_EVf 25518
#define INJECT_SEC_ODf 25519
#define INNERCOMPINDEXf 25520
#define INNERETHENCAPSULATIONf 25521
#define INNER_COMP_INDEXf 25522
#define INNER_IP_TYPEf 25523
#define INNER_IP_TYPE_MASKf 25524
#define INNER_OUTER_ETHERTYPE_SELECTIONf 25525
#define INNER_PCP_DEI_SRCf 25526
#define INNER_TAGf 25527
#define INNER_TPIDf 25528
#define INNER_TPID_ENABLEf 25529
#define INNER_TPID_INDEXf 25530
#define INNER_VID_DEI_PCPf 25531
#define INNER_VID_SRCf 25532
#define INNER_VLANf 25533
#define INNER_VLAN_ACTIONSf 25534
#define INNER_VLAN_RANGE_IDXf 25535
#define INNER_VLAN_TAGf 25536
#define INNER_VLAN_TAG_ENABLEf 25537
#define INPUT_PORT_RX_ENABLEf 25538
#define INPUT_PORT_RX_ENABLE_HIf 25539
#define INPUT_PORT_RX_ENABLE_LOf 25540
#define INPUT_PRIf 25541
#define INPUT_PRIORITYf 25542
#define INPUT_PRIORITY_CAPTf 25543
#define INPUT_PRIORITY_MASKf 25544
#define INPUT_PRIORITY_VALUEf 25545
#define INPUT_THRESHOLD_BYPASSf 25546
#define INRIFf 25547
#define INRIFVALIDf 25548
#define INSf 25549
#define INSDLYMINVECf 25550
#define INSERT_2B_ENABLEf 25551
#define INSERT_2B_EXTENDf 25552
#define INSERT_2B_SELf 25553
#define INSERT_BUBBLE_ENf 25554
#define INSERT_CLASS_TAGf 25555
#define INSERT_LEAST_FULL_HALFf 25556
#define INSERT_SECTAGf 25557
#define INSERT_TLVf 25558
#define INSERT_TWO_IDLES_IN_TX_CALf 25559
#define INSPORTQUEUESIZEf 25560
#define INSTf 25561
#define INST0f 25562
#define INST0_BITCOUNTf 25563
#define INST0_HEADEROFFSETSELECTf 25564
#define INST0_LFEM_PROGRAMf 25565
#define INST0_NIBLLEFIELDOFFSETf 25566
#define INST0_SOURCESELECTf 25567
#define INST0_VALIDf 25568
#define INST1f 25569
#define INST1_BITCOUNTf 25570
#define INST1_HEADEROFFSETSELECTf 25571
#define INST1_LFEM_PROGRAMf 25572
#define INST1_NIBLLEFIELDOFFSETf 25573
#define INST1_SOURCESELECTf 25574
#define INST1_VALIDf 25575
#define INSTANCE_NUMf 25576
#define INSTATPHASESELf 25577
#define INSTRf 25578
#define INSTR0f 25579
#define INSTR1f 25580
#define INSTR2f 25581
#define INSTR3f 25582
#define INSTR4f 25583
#define INSTR5f 25584
#define INSTRCOMPL_Lf 25585
#define INSTRLOCKf 25586
#define INSTRUCTION0f 25587
#define INSTRUCTION1f 25588
#define INSTRUCTION2f 25589
#define INSTRUCTION3f 25590
#define INSTRUCTION4f 25591
#define INSTRUCTION5f 25592
#define INSTRUCTION6f 25593
#define INSTRUCTION7f 25594
#define INSTRUCTIONS_1234_KEYA_VALIDSf 25595
#define INSTRUCTIONS_1234_KEYB_VALIDSf 25596
#define INSTRUCTIONS_5678_KEYA_VALIDSf 25597
#define INSTRUCTIONS_5678_KEYB_VALIDSf 25598
#define INSTRUCTION_0_16Bf 25599
#define INSTRUCTION_1f 25600
#define INSTRUCTION_10_16Bf 25601
#define INSTRUCTION_10_32Bf 25602
#define INSTRUCTION_11_16Bf 25603
#define INSTRUCTION_11_32Bf 25604
#define INSTRUCTION_12_32Bf 25605
#define INSTRUCTION_13_32Bf 25606
#define INSTRUCTION_14_32Bf 25607
#define INSTRUCTION_15_32Bf 25608
#define INSTRUCTION_1_16Bf 25609
#define INSTRUCTION_2f 25610
#define INSTRUCTION_2_16Bf 25611
#define INSTRUCTION_3f 25612
#define INSTRUCTION_3_16Bf 25613
#define INSTRUCTION_3_32Bf 25614
#define INSTRUCTION_4f 25615
#define INSTRUCTION_4_32Bf 25616
#define INSTRUCTION_5_16Bf 25617
#define INSTRUCTION_5_32Bf 25618
#define INSTRUCTION_6_16Bf 25619
#define INSTRUCTION_6_32Bf 25620
#define INSTRUCTION_7_16Bf 25621
#define INSTRUCTION_7_32Bf 25622
#define INSTRUCTION_8_16Bf 25623
#define INSTRUCTION_8_32Bf 25624
#define INSTRUCTION_9_16Bf 25625
#define INSTRUCTION_9_32Bf 25626
#define INSTRUCTION_TYPEf 25627
#define INSTRWIDTHf 25628
#define INSTR_FETCH_ERRf 25629
#define INSTR_PREFETCH_ENf 25630
#define INSTR_RESOURCESf 25631
#define INST_BITCOUNTf 25632
#define INST_CLEAR_BITMAPf 25633
#define INST_HEADEROFFSETSELECTf 25634
#define INST_METRIC_UPDATE_INTERVALf 25635
#define INST_NIBLLEFIELDOFFSETf 25636
#define INST_PORT_LOADINGf 25637
#define INST_PORT_QSIZEf 25638
#define INST_SELECTf 25639
#define INST_SOURCESELECTf 25640
#define INST_VALIDf 25641
#define INS_CR_LTNCY_COUNTERf 25642
#define INS_FMS_DELAY_COUNTERf 25643
#define INS_FSMRQ_DELAY_COUNTERf 25644
#define INS_PORT_QUEUE_SIZEf 25645
#define INT2EXT_INVALID_SIDf 25646
#define INT2EXT_PARITY_ERRf 25647
#define INT2EXT_STREAM_MAP_PARITY_ENf 25648
#define INTAf 25649
#define INTACKf 25650
#define INTBf 25651
#define INTCf 25652
#define INTCLRf 25653
#define INTDf 25654
#define INTEGRATION_MODEf 25655
#define INTEGRATION_MODE_CONTROLf 25656
#define INTEG_ENf 25657
#define INTEG_MODE_CTRLf 25658
#define INTENf 25659
#define INTENABLEf 25660
#define INTEN_ACT_INT_ENf 25661
#define INTEN_TGT_INT_ENf 25662
#define INTERDIGf 25663
#define INTERDIGITATEDMODEf 25664
#define INTERDIGITATED_MODEf 25665
#define INTERFACEf 25666
#define INTERFACESELECTf 25667
#define INTERFACE_CLASS_ID_SELf 25668
#define INTERFACE_DOWN_INT_VECTORf 25669
#define INTERFACE_FIFO_TMf 25670
#define INTERFACE_FULLf 25671
#define INTERFACE_FULL_DISINTf 25672
#define INTERFACE_MAX_PAGES_DELTAf 25673
#define INTERFACE_MODEf 25674
#define INTERFACE_NUMf 25675
#define INTERFACE_OVERLAY_ENABLEf 25676
#define INTERFACE_SELECTf 25677
#define INTERFACE_STATUS_TLV_CODEf 25678
#define INTERFACE_STAT_TLVf 25679
#define INTERFACE_TLVf 25680
#define INTERLAKENf 25681
#define INTERLEAVE_MODEf 25682
#define INTERLEAVE_PARITYf 25683
#define INTERLEAVINGRVRSEMODEf 25684
#define INTERLEAVING_IPT_TO_IPT_ENf 25685
#define INTERLEAVING_IPT_TO_IRE_ENf 25686
#define INTERLEAVING_RVRSE_MODEf 25687
#define INTERNAL_FIELDS_DATAf 25688
#define INTERNAL_L2_ENTRYf 25689
#define INTERNAL_LBCKf 25690
#define INTERNAL_PARITY_ERRORf 25691
#define INTERNAL_PARITY_ERROR_DISINTf 25692
#define INTERNAL_REQDf 25693
#define INTERNAL_RESISTIR_SELECTf 25694
#define INTERNAL_SELf 25695
#define INTERNAL_STREAM_IDf 25696
#define INTERRUPTf 25697
#define INTERRUPTBLOCKID1f 25698
#define INTERRUPTBLOCKID10f 25699
#define INTERRUPTBLOCKID11f 25700
#define INTERRUPTBLOCKID12f 25701
#define INTERRUPTBLOCKID13f 25702
#define INTERRUPTBLOCKID14f 25703
#define INTERRUPTBLOCKID15f 25704
#define INTERRUPTBLOCKID16f 25705
#define INTERRUPTBLOCKID17f 25706
#define INTERRUPTBLOCKID18f 25707
#define INTERRUPTBLOCKID19f 25708
#define INTERRUPTBLOCKID2f 25709
#define INTERRUPTBLOCKID20f 25710
#define INTERRUPTBLOCKID21f 25711
#define INTERRUPTBLOCKID22f 25712
#define INTERRUPTBLOCKID26f 25713
#define INTERRUPTBLOCKID3f 25714
#define INTERRUPTBLOCKID35f 25715
#define INTERRUPTBLOCKID36f 25716
#define INTERRUPTBLOCKID37f 25717
#define INTERRUPTBLOCKID38f 25718
#define INTERRUPTBLOCKID39f 25719
#define INTERRUPTBLOCKID4f 25720
#define INTERRUPTBLOCKID40f 25721
#define INTERRUPTBLOCKID41f 25722
#define INTERRUPTBLOCKID42f 25723
#define INTERRUPTBLOCKID43f 25724
#define INTERRUPTBLOCKID44f 25725
#define INTERRUPTBLOCKID45f 25726
#define INTERRUPTBLOCKID46f 25727
#define INTERRUPTBLOCKID47f 25728
#define INTERRUPTBLOCKID48f 25729
#define INTERRUPTBLOCKID49f 25730
#define INTERRUPTBLOCKID5f 25731
#define INTERRUPTBLOCKID50f 25732
#define INTERRUPTBLOCKID51f 25733
#define INTERRUPTBLOCKID52f 25734
#define INTERRUPTBLOCKID53f 25735
#define INTERRUPTBLOCKID55f 25736
#define INTERRUPTBLOCKID56f 25737
#define INTERRUPTBLOCKID6f 25738
#define INTERRUPTBLOCKID9f 25739
#define INTERRUPTENf 25740
#define INTERRUPTREGISTERMASKf 25741
#define INTERRUPT_CLRf 25742
#define INTERRUPT_ENf 25743
#define INTERRUPT_MESSAGEf 25744
#define INTERRUPT_ON_ASYNC_ADVANCEf 25745
#define INTERRUPT_ON_ASYNC_ADVANCE_DOORBELLf 25746
#define INTERRUPT_ON_ASYNC_ADVANCE_ENABLEf 25747
#define INTERRUPT_REGISTER_1_TESTf 25748
#define INTERRUPT_REGISTER_2_TESTf 25749
#define INTERRUPT_REGISTER_3_TESTf 25750
#define INTERRUPT_REGISTER_4_TESTf 25751
#define INTERRUPT_REGISTER_5_TESTf 25752
#define INTERRUPT_REGISTER_6_TESTf 25753
#define INTERRUPT_REGISTER_7_TESTf 25754
#define INTERRUPT_REGISTER_8_TESTf 25755
#define INTERRUPT_REGISTER_9_TESTf 25756
#define INTERRUPT_REGISTER_TESTf 25757
#define INTERRUPT_STATUSf 25758
#define INTERRUPT_THRESHOLD_CONTROLf 25759
#define INTERVALf 25760
#define INTERVAL_LENGTHf 25761
#define INTER_DIGf 25762
#define INTFf 25763
#define INTF1_INTR_DISINTf 25764
#define INTFI_INTRf 25765
#define INTFI_PARITY_CHK_ENf 25766
#define INTFI_PARITY_ENf 25767
#define INTFI_PAR_ERRf 25768
#define INTFI_PAR_ERR_ENf 25769
#define INTFI_PAUSEf 25770
#define INTFO2_PARITY_CHK_ENf 25771
#define INTFO2_PARITY_ENf 25772
#define INTFO2_PAR_ERRf 25773
#define INTFO2_PAR_ERR_ENf 25774
#define INTF_NUMf 25775
#define INTF_NUM_0f 25776
#define INTF_NUM_1f 25777
#define INTF_NUM_2f 25778
#define INTF_NUM_3f 25779
#define INTIAL_CALIB_MPR_ADDRf 25780
#define INTIAL_CALIB_READ_MPRf 25781
#define INTLPDQCQFCRESETTHf 25782
#define INTLPDQCQFCSETTHf 25783
#define INTLVLf 25784
#define INTMASKf 25785
#define INTPOLARITYf 25786
#define INTRA_DELAYf 25787
#define INTREG1f 25788
#define INTREG1_INTMASKf 25789
#define INTREG2f 25790
#define INTREG2_INTMASKf 25791
#define INTREG3f 25792
#define INTREG3_INTMASKf 25793
#define INTREG4f 25794
#define INTREG4_INTMASKf 25795
#define INTREG5f 25796
#define INTREG5_INTMASKf 25797
#define INTRPT_DISf 25798
#define INTR_0f 25799
#define INTR_1f 25800
#define INTR_EN_PAXB_ECC_2B_ERRf 25801
#define INTR_EN_PCIE_ERR_ATTNf 25802
#define INTR_EN_PCIE_IN_WAKE_Bf 25803
#define INTR_SEL_DES_PKT_CH0f 25804
#define INTR_SEL_DES_PKT_CH1f 25805
#define INTR_SEL_DES_PKT_CH2f 25806
#define INTR_SEL_DES_PKT_CH3f 25807
#define INTR_WAIT_CYCLESf 25808
#define INTSTAT_ACT_INTf 25809
#define INTSTAT_TGT_INTf 25810
#define INT_ACKf 25811
#define INT_CELL_MIN1_SOPf 25812
#define INT_CELL_PTR_MIN1f 25813
#define INT_CELL_PTR_MIN2f 25814
#define INT_CLEAR0f 25815
#define INT_CLEAR1f 25816
#define INT_CLRf 25817
#define INT_CONFIGf 25818
#define INT_CTRf 25819
#define INT_DEf 25820
#define INT_DISABLE0f 25821
#define INT_DISABLE1f 25822
#define INT_DROPPED_MIDPACKETf 25823
#define INT_EDGEf 25824
#define INT_ENf 25825
#define INT_EN0f 25826
#define INT_EN1f 25827
#define INT_ENABLEf 25828
#define INT_ENABLE0f 25829
#define INT_ENABLE1f 25830
#define INT_EOP_1ST_CELLf 25831
#define INT_EOP_NUM_32Bf 25832
#define INT_ETYPEf 25833
#define INT_EXTf 25834
#define INT_EXT_MASKf 25835
#define INT_EXT_VALUEf 25836
#define INT_FIRST_CELL_EOPf 25837
#define INT_FLAGf 25838
#define INT_LOOPBACKf 25839
#define INT_LP_DQCQ_FC_RESET_THf 25840
#define INT_LP_DQCQ_FC_SET_THf 25841
#define INT_MASKf 25842
#define INT_MEM_RST_DONEf 25843
#define INT_MSKf 25844
#define INT_MSTATf 25845
#define INT_NSf 25846
#define INT_N_DELAYf 25847
#define INT_N_EVENTf 25848
#define INT_PKT_PTRf 25849
#define INT_PQE_STATEf 25850
#define INT_PRIf 25851
#define INT_PRI_KEYf 25852
#define INT_PRI_MASKf 25853
#define INT_QUEUE_TYPEf 25854
#define INT_REFCLK_ENf 25855
#define INT_REG_0f 25856
#define INT_REG_0_INT_MASKf 25857
#define INT_REG_1f 25858
#define INT_REG_1_INTf 25859
#define INT_REG_1_INT_MASKf 25860
#define INT_REG_2f 25861
#define INT_REG_2_INTf 25862
#define INT_REG_2_INT_MASKf 25863
#define INT_REG_3f 25864
#define INT_REG_3_INT_MASKf 25865
#define INT_REG_4f 25866
#define INT_REG_4_INT_MASKf 25867
#define INT_REG_5f 25868
#define INT_REG_5_INT_MASKf 25869
#define INT_REG_6f 25870
#define INT_REG_6_INT_MASKf 25871
#define INT_REG_7f 25872
#define INT_REG_7_INT_MASKf 25873
#define INT_REG_8f 25874
#define INT_REG_8_INT_MASKf 25875
#define INT_REG_9f 25876
#define INT_REG_9_INT_MASKf 25877
#define INT_RESISTORf 25878
#define INT_REV_IDf 25879
#define INT_R_SELf 25880
#define INT_SME_ENABLEf 25881
#define INT_SOP_CELL_PTRf 25882
#define INT_SOP_CELL_PTR_PKT0f 25883
#define INT_SOP_CELL_PTR_PKT1f 25884
#define INT_SRC_ENf 25885
#define INT_STATf 25886
#define INT_STATUSf 25887
#define INT_STATUS0f 25888
#define INT_STATUS1f 25889
#define INT_SW_LINK_ST_CHGENf 25890
#define INT_TEST_ENf 25891
#define INT_TIMEOUTf 25892
#define INT_TIMEOUTENf 25893
#define INT_TYPEf 25894
#define INT_UCFIFO_AF_MASKf 25895
#define INVALIDADDRESSINTf 25896
#define INVALIDADDRESSINTMASKf 25897
#define INVALIDDESTINATIONDESTINATIONf 25898
#define INVALIDDESTINATIONSOURCEf 25899
#define INVALIDDESTINATIONVALIDf 25900
#define INVALIDDESTINATIONVALIDMASKf 25901
#define INVALIDETHCODEINTf 25902
#define INVALIDIPTUNNELCMDINTf 25903
#define INVALIDMPLSCMDINTf 25904
#define INVALID_1588_PKT_DROPf 25905
#define INVALID_ACCESS_MODEf 25906
#define INVALID_ADDRESSf 25907
#define INVALID_BLOCKf 25908
#define INVALID_BLOCK_DISINTf 25909
#define INVALID_CHANNELf 25910
#define INVALID_CLIENT_SEQ_ERRORf 25911
#define INVALID_CLIENT_SEQ_ERROR_DISINTf 25912
#define INVALID_COMMANDf 25913
#define INVALID_DEQUEUE_NUMf 25914
#define INVALID_DEQUEUE_NUM_DISINTf 25915
#define INVALID_DESTINATION_DESTINATIONf 25916
#define INVALID_DESTINATION_INDICATORf 25917
#define INVALID_DESTINATION_SOURCEf 25918
#define INVALID_DESTINATION_VALIDf 25919
#define INVALID_DESTINATION_VALID_MASKf 25920
#define INVALID_DM_TABLEf 25921
#define INVALID_DM_TABLE_DISINTf 25922
#define INVALID_INTERFACEf 25923
#define INVALID_LOOKUP_SK0f 25924
#define INVALID_LOOKUP_SK0_DISINT_f 25925
#define INVALID_LOOKUP_SK1f 25926
#define INVALID_LOOKUP_SK1_DISINT_f 25927
#define INVALID_METER_POINTERf 25928
#define INVALID_METER_POINTER_VALIDf 25929
#define INVALID_OTMf 25930
#define INVALID_OTM_INTf 25931
#define INVALID_OTM_INT_MASKf 25932
#define INVALID_OUTLIFf 25933
#define INVALID_PORTf 25934
#define INVALID_PROG_REQf 25935
#define INVALID_SECURE_ACCESSf 25936
#define INVALID_VLANf 25937
#define INVERT_BIP8_GENf 25938
#define INVERT_RXCLKf 25939
#define INVERT_RX_CMD_BIPf 25940
#define INVERT_TXCLKf 25941
#define INVERT_TX_CMD_BIPf 25942
#define INVLDf 25943
#define INV_GRE_RES0f 25944
#define INV_GRE_RES0_DISINTf 25945
#define INV_IPV4_CHECKSUMf 25946
#define INV_IPV4_CHECKSUM_DISINTf 25947
#define INV_IPV4_VERf 25948
#define INV_IPV4_VER_DISINTf 25949
#define INV_IPV6_VERf 25950
#define INV_IPV6_VER_DISINTf 25951
#define INV_PPP_ADDR_CTLf 25952
#define INV_PPP_ADDR_CTL_DISINTf 25953
#define INV_PPP_PIDf 25954
#define INV_PPP_PID_DISINTf 25955
#define INWf 25956
#define IN_ACTION_TYPEf 25957
#define IN_AXP_ERRORf 25958
#define IN_AXP_ERROR_INTR_ENf 25959
#define IN_BAND_ACK_CLEARf 25960
#define IN_BAND_CELL_IDf 25961
#define IN_BAND_CNT_CFGf 25962
#define IN_BAND_CNT_STATUSf 25963
#define IN_BAND_CRC_ENABLEf 25964
#define IN_BAND_CRC_ERRORf 25965
#define IN_BAND_CRC_ERROR_DISINTf 25966
#define IN_BAND_DESTINATION_GROUPf 25967
#define IN_BAND_FIFO_FULLf 25968
#define IN_BAND_FIFO_FULL_MASKf 25969
#define IN_BAND_LAST_READ_CNTf 25970
#define IN_BAND_LAST_READ_CNT_ZERO_INTf 25971
#define IN_BAND_LAST_READ_CNT_ZERO_INT_MASKf 25972
#define IN_BAND_MEM_INITIATE_PAR_ERRf 25973
#define IN_BAND_MEM_PARITY_ERR_MASKf 25974
#define IN_BAND_SHAPERf 25975
#define IN_BAND_TIMEOUT_ATTEMPTS_CFGf 25976
#define IN_BAND_TIMEOUT_CFGf 25977
#define IN_BAND_TOTAL_NUMBER_OF_RECEIVED_CELLSf 25978
#define IN_BAND_TOTAL_NUMBER_OF_RECEIVED_CELLS_OVFf 25979
#define IN_BAND_TOTAL_NUMBER_OF_SENT_CELLSf 25980
#define IN_BAND_TOTAL_NUMBER_OF_SENT_CELLS_OVFf 25981
#define IN_BAND_TRIGGERf 25982
#define IN_DBUS_CAPT_DLYf 25983
#define IN_DBUS_CAPT_FDATf 25984
#define IN_DPR_ODDf 25985
#define IN_DQCQf 25986
#define IN_DSCP_EXPf 25987
#define IN_EPf 25988
#define IN_EP_MASKf 25989
#define IN_KEYf 25990
#define IN_LIFf 25991
#define IN_LIF_PROFILEf 25992
#define IN_LIF_PROFILE_MASKf 25993
#define IN_LIF_SRCf 25994
#define IN_LIF_UC_RPF_MODEL_IS_STRICTf 25995
#define IN_LIF_VALIDf 25996
#define IN_LSB_VALID_POLARITYf 25997
#define IN_MISSING_EOP_ERRORf 25998
#define IN_MISSING_EOP_ERROR_INTR_ENf 25999
#define IN_MISSING_SOP_ERRORf 26000
#define IN_MISSING_SOP_ERROR_INTR_ENf 26001
#define IN_ORDER_ACCEPTf 26002
#define IN_PORT_KEY_GEN_VARf 26003
#define IN_PORT_KEY_GEN_VAR_INITIATE_PAR_ERRf 26004
#define IN_PORT_KEY_GEN_VAR_PARITY_ERR_MASKf 26005
#define IN_PORT_PROFILEf 26006
#define IN_PP_PORTf 26007
#define IN_PP_PORT_TT_PROFILEf 26008
#define IN_PP_PORT_TT_PROFILE_MASKf 26009
#define IN_PP_PORT_VT_PROFILEf 26010
#define IN_PP_PORT_VT_PROFILE_MASKf 26011
#define IN_PROFILE_FLAGf 26012
#define IN_PROGRAMf 26013
#define IN_PROGRESSf 26014
#define IN_RDACK11f 26015
#define IN_RIFf 26016
#define IN_RIF_CONFIG_TABLE_INITIATE_PAR_ERRf 26017
#define IN_RIF_CONFIG_TABLE_PARITY_ERR_MASKf 26018
#define IN_RIF_UC_RPF_ENABLEf 26019
#define IN_RIF_UC_RPF_ENABLE_MASKf 26020
#define IN_RIF_VALIDf 26021
#define IN_RPR_ODDf 26022
#define IN_SEQUENCEf 26023
#define IN_SHIFTf 26024
#define IN_SMFL00f 26025
#define IN_TYPEf 26026
#define IN_USEf 26027
#define IO_HYS_EN_CTRLf 26028
#define IO_IND_CTRLf 26029
#define IO_SEL0_CTRLf 26030
#define IO_SEL1_CTRLf 26031
#define IO_SEL2_CTRLf 26032
#define IO_SRC_CTRLf 26033
#define IP0_TO_CMIC_PERR_INTRf 26034
#define IP1_TO_CMIC_PERR_INTRf 26035
#define IP2_TO_CMIC_PERR_INTRf 26036
#define IP4FDf 26037
#define IP4FD_DISINTf 26038
#define IP4FD_SELf 26039
#define IP6FDf 26040
#define IP6FD_DISINTf 26041
#define IP6FD_SELf 26042
#define IP__ALLOWED_PORT_BITMAPf 26043
#define IP__ALLOWED_PORT_BITMAP_W0f 26044
#define IP__ALLOWED_PORT_BITMAP_W1f 26045
#define IP__ALLOWED_PORT_BITMAP_W2f 26046
#define IP__ALLOWED_PORT_BITMAP_W3f 26047
#define IP__ALLOWED_PORT_BITMAP_W4f 26048
#define IP__ALLOWED_PORT_BITMAP_W5f 26049
#define IP__ASSOCIATED_DATAf 26050
#define IP__BFD_ENABLEf 26051
#define IP__CTRL_PKTS_TO_CPUf 26052
#define IP__DIPf 26053
#define IP__DIP_MASKf 26054
#define IP__DONOT_CHANGE_INNER_HDR_DSCPf 26055
#define IP__GRE_ENABLEf 26056
#define IP__GRE_PAYLOAD_IPV4f 26057
#define IP__GRE_PAYLOAD_IPV6f 26058
#define IP__IGNORE_UDP_CHECKSUMf 26059
#define IP__IINTFf 26060
#define IP__IPV4_DSTf 26061
#define IP__IPV4_SRC_INDEXf 26062
#define IP__IPV4_TOS_INDEXf 26063
#define IP__IPV4_TTL_INDEXf 26064
#define IP__IP_ADDRf 26065
#define IP__IP_ADDR_MASKf 26066
#define IP__KEYf 26067
#define IP__KEY_TYPE_MASKf 26068
#define IP__L3_IIFf 26069
#define IP__L4_DATAf 26070
#define IP__L4_DATA_MASKf 26071
#define IP__L4_DEST_PORTf 26072
#define IP__L4_DEST_PORT_MASKf 26073
#define IP__L4_SRC_PORTf 26074
#define IP__L4_SRC_PORT_MASKf 26075
#define IP__LOCAL_TUNNEL_TERMINATIONf 26076
#define IP__MASKf 26077
#define IP__NEXT_EEPf 26078
#define IP__NEXT_VSI_LSBf 26079
#define IP__PAYLOAD_IPV4f 26080
#define IP__PAYLOAD_IPV6f 26081
#define IP__PROTOCOLf 26082
#define IP__PROTOCOL_MASKf 26083
#define IP__REMOTE_TERM_GPPf 26084
#define IP__RESERVEDf 26085
#define IP__SIPf 26086
#define IP__SIP_MASKf 26087
#define IP__SUB_TUNNEL_TYPEf 26088
#define IP__TUNNEL_CLASS_IDf 26089
#define IP__TUNNEL_IDf 26090
#define IP__TUNNEL_TYPEf 26091
#define IP__UDP_CHECKSUM_CONTROLf 26092
#define IP__UDP_TUNNEL_TYPEf 26093
#define IP__USE_OUTER_HDR_DSCPf 26094
#define IP__USE_OUTER_HDR_TTLf 26095
#define IPARSf 26096
#define IPARS_BUS_PARITY_ENf 26097
#define IPARS_FORCE_ERRORf 26098
#define IPARS_PCGf 26099
#define IPARS_PSGf 26100
#define IPBMf 26101
#define IPBM_MASKf 26102
#define IPBM_SELf 26103
#define IPBM_SEL_MASKf 26104
#define IPCF_PTR_MISMATCHf 26105
#define IPCOMPMCINVALIDIPFWDf 26106
#define IPCOMPMCINVALIDIPSNPf 26107
#define IPCTR_INTRf 26108
#define IPCTR_INTR_DISINTf 26109
#define IPDSCPTOEXPMAPf 26110
#define IPEXPMAPf 26111
#define IPFIX_CLK_GRANf 26112
#define IPFIX_CONTROLf 26113
#define IPFIX_ENABLEf 26114
#define IPFIX_FLOW_METER_IDf 26115
#define IPFIX_KEY_SELECTf 26116
#define IPFIX_REFRESH_ENABLEf 26117
#define IPFIX_REFRESH_MAXCNTf 26118
#define IPFIX_REFRESH_PERIODf 26119
#define IPFIX_SAMPLE_MODEf 26120
#define IPFIX_TIMEOUT_CNTf 26121
#define IPFIX_TIMEOUT_ENf 26122
#define IPF_BWf 26123
#define IPGR1f 26124
#define IPGR2f 26125
#define IPGTf 26126
#define IPG_COMPENSATION_ENf 26127
#define IPG_CONFIG_RXf 26128
#define IPHDR_ERROR_L3_LOOKUP_ENABLEf 26129
#define IPIPE_IPCF_PTRf 26130
#define IPMCf 26131
#define IPMCBITMAPf 26132
#define IPMCERR_TOCPUf 26133
#define IPMCGROUP0PARITYERRORf 26134
#define IPMCGROUP0PARITYERRORINTMASKf 26135
#define IPMCGROUP1PARITYERRORf 26136
#define IPMCGROUP1PARITYERRORINTMASKf 26137
#define IPMCIDXAHIGHMARKERf 26138
#define IPMCIDXALOWMARKERf 26139
#define IPMCIDXBHIGHMARKERf 26140
#define IPMCIDXBLOWMARKERf 26141
#define IPMCIDXCHIGHMARKERf 26142
#define IPMCIDXCLOWMARKERf 26143
#define IPMCIDXHIGHMARKERf 26144
#define IPMCIDXINCAENf 26145
#define IPMCIDXINCBENf 26146
#define IPMCIDXINCCENf 26147
#define IPMCIDXINCENf 26148
#define IPMCIDXLOWMARKERf 26149
#define IPMCPORTMISS_TOCPUf 26150
#define IPMCREPCOUNT_STOPf 26151
#define IPMCREPOVERLIMITERRORf 26152
#define IPMCREPOVERLIMITERRORINTMASKf 26153
#define IPMCREPOVERLMTPBMf 26154
#define IPMCTRANSLATEVSIf 26155
#define IPMCV4_ENABLEf 26156
#define IPMCV4_L2_ENABLEf 26157
#define IPMCV6_ENABLEf 26158
#define IPMCV6_L2_ENABLEf 26159
#define IPMCVALNGPORTPARITYERRORINTMASKf 26160
#define IPMCVALNXPORTPARITYERRORINTMASKf 26161
#define IPMCVLANGPORTPARITYERRORf 26162
#define IPMCVLANXPORTPARITYERRORf 26163
#define IPMC_0f 26164
#define IPMC_1f 26165
#define IPMC_2f 26166
#define IPMC_3f 26167
#define IPMC_DO_VLANf 26168
#define IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 26169
#define IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 26170
#define IPMC_GROUP0_PARITYERRORPTRf 26171
#define IPMC_GROUP1_PARITYERRORPTRf 26172
#define IPMC_GROUP_ERROR_POINTERf 26173
#define IPMC_GROUP_ERROR_TYPEf 26174
#define IPMC_GROUP_TYPEf 26175
#define IPMC_GRP_TBL_CORRECTED_ERRORf 26176
#define IPMC_GRP_TBL_CORRECTED_ERROR_DISINTf 26177
#define IPMC_GRP_TBL_ENABLE_ECCf 26178
#define IPMC_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf 26179
#define IPMC_GRP_TBL_UNCORRECTED_ERRORf 26180
#define IPMC_GRP_TBL_UNCORRECTED_ERROR_DISINTf 26181
#define IPMC_INDEXf 26182
#define IPMC_IND_MODEf 26183
#define IPMC_INTF_NUM_MODEf 26184
#define IPMC_L2_SELF_PORT_DROPf 26185
#define IPMC_L3_IIFf 26186
#define IPMC_LASTf 26187
#define IPMC_MASK_LENf 26188
#define IPMC_MISS_AS_L2MCf 26189
#define IPMC_MSBUS_MAX_RETRYf 26190
#define IPMC_MTU_INDEXf 26191
#define IPMC_MTU_INDEX_0f 26192
#define IPMC_MTU_INDEX_1f 26193
#define IPMC_MTU_INDEX_2f 26194
#define IPMC_MTU_INDEX_3f 26195
#define IPMC_PDA_CTRL0f 26196
#define IPMC_PDA_CTRL1f 26197
#define IPMC_PDA_CTRL2f 26198
#define IPMC_PDA_CTRL3f 26199
#define IPMC_ROUTE_SAME_VLANf 26200
#define IPMC_SRC_PRUNE_DISABLEf 26201
#define IPMC_TBL_TBL_TMf 26202
#define IPMC_TTL1_ERR_TOCPUf 26203
#define IPMC_TTL_ERR_TOCPUf 26204
#define IPMC_TTL_ZERO_ONE_ADD_L3_BITMAPf 26205
#define IPMC_TUNNEL_TO_CPUf 26206
#define IPMC_TUNNEL_TYPEf 26207
#define IPMC_TUNNEL_TYPE_0f 26208
#define IPMC_TUNNEL_TYPE_1f 26209
#define IPMC_TUNNEL_TYPE_2f 26210
#define IPMC_TUNNEL_TYPE_3f 26211
#define IPMC_VLAN_GPORT_PARITYERRORPTRf 26212
#define IPMC_VLAN_LAST0f 26213
#define IPMC_VLAN_LAST1f 26214
#define IPMC_VLAN_PTR_TYPEf 26215
#define IPMC_VLAN_PTR_TYPE_MASKf 26216
#define IPMC_VLAN_TBL_CORRECTED_ERRORf 26217
#define IPMC_VLAN_TBL_CORRECTED_ERROR_DISINTf 26218
#define IPMC_VLAN_TBL_ENABLE_ECCf 26219
#define IPMC_VLAN_TBL_FORCE_UNCORRECTABLE_ERRORf 26220
#define IPMC_VLAN_TBL_PTRf 26221
#define IPMC_VLAN_TBL_PTR_TYPEf 26222
#define IPMC_VLAN_TBL_RD_SELf 26223
#define IPMC_VLAN_TBL_UNCORRECTED_ERRORf 26224
#define IPMC_VLAN_TBL_UNCORRECTED_ERROR_DISINTf 26225
#define IPMC_VLAN_XPORT_PARITYERRORPTRf 26226
#define IPNET_ADDRf 26227
#define IPNET_MASKf 26228
#define IPOVERMPLSEXPMAPPINGf 26229
#define IPPROTOCOLf 26230
#define IPPROTOCOLCUSTOMf 26231
#define IPP_LAG_TO_LAG_RANGE_PARITY_ERR_MASKf 26232
#define IPRE0_ENQDONE_MSG_DISABLE_PARITY_ERRORf 26233
#define IPRE0_ENQDONE_MSG_FORCE_PARITY_ERRORf 26234
#define IPRE0_ENQDONE_MSG_PARITY_ERRORf 26235
#define IPRE0_ENQDONE_MSG_PARITY_ERROR_DISINTf 26236
#define IPRE0_ENQ_MSG_DISABLE_PARITY_ERRORf 26237
#define IPRE0_ENQ_MSG_FORCE_PARITY_ERRORf 26238
#define IPRE0_ENQ_MSG_PARITY_ERRORf 26239
#define IPRE0_ENQ_MSG_PARITY_ERROR_DISINTf 26240
#define IPRE0_PAUSEDf 26241
#define IPRE0_PAUSE_ENABLEf 26242
#define IPRE0_TAG_SEQ_DISABLEf 26243
#define IPRE1_ENQDONE_MSG_DISABLE_PARITY_ERRORf 26244
#define IPRE1_ENQDONE_MSG_FORCE_PARITY_ERRORf 26245
#define IPRE1_ENQDONE_MSG_PARITY_ERRORf 26246
#define IPRE1_ENQDONE_MSG_PARITY_ERROR_DISINTf 26247
#define IPRE1_ENQ_MSG_DISABLE_PARITY_ERRORf 26248
#define IPRE1_ENQ_MSG_FORCE_PARITY_ERRORf 26249
#define IPRE1_ENQ_MSG_PARITY_ERRORf 26250
#define IPRE1_ENQ_MSG_PARITY_ERROR_DISINTf 26251
#define IPRE1_PAUSEDf 26252
#define IPRE1_PAUSE_ENABLEf 26253
#define IPRE1_TAG_SEQ_DISABLEf 26254
#define IPRE_EG_ENQDONE_FIFO_CORRECTED_ERRORf 26255
#define IPRE_EG_ENQDONE_FIFO_CORRECTED_ERROR_DISINTf 26256
#define IPRE_EG_ENQDONE_FIFO_DISABLE_ECCf 26257
#define IPRE_EG_ENQDONE_FIFO_FORCE_ECC_ERRORf 26258
#define IPRE_EG_ENQDONE_FIFO_TMf 26259
#define IPRE_EG_ENQDONE_FIFO_UNCORRECTED_ERRORf 26260
#define IPRE_EG_ENQDONE_FIFO_UNCORRECTED_ERROR_DISINTf 26261
#define IPRE_EG_ENQDONE_STATUSf 26262
#define IPRE_EG_ENQDONE_STATUS_DISINTf 26263
#define IPRE_EG_ENQDONE_TRIGGEREDf 26264
#define IPRE_EG_ENQUEUE_STATUSf 26265
#define IPRE_EG_ENQUEUE_STATUS_DISINTf 26266
#define IPRE_EG_ENQUEUE_TRIGGEREDf 26267
#define IPRE_EG_ENQ_FIFO_CORRECTED_ERRORf 26268
#define IPRE_EG_ENQ_FIFO_CORRECTED_ERROR_DISINTf 26269
#define IPRE_EG_ENQ_FIFO_DISABLE_ECCf 26270
#define IPRE_EG_ENQ_FIFO_FORCE_ECC_ERRORf 26271
#define IPRE_EG_ENQ_FIFO_TMf 26272
#define IPRE_EG_ENQ_FIFO_UNCORRECTED_ERRORf 26273
#define IPRE_EG_ENQ_FIFO_UNCORRECTED_ERROR_DISINTf 26274
#define IPRE_ENQ_RSP_STATUSf 26275
#define IPRE_ENQ_RSP_STATUS_DISINTf 26276
#define IPRE_FC_STATUSf 26277
#define IPRE_FC_STATUS_DISINTf 26278
#define IPRE_FP_STATUSf 26279
#define IPRE_FP_STATUS_DISINTf 26280
#define IPRE_IG_ENQDONE_FIFO_CORRECTED_ERRORf 26281
#define IPRE_IG_ENQDONE_FIFO_CORRECTED_ERROR_DISINTf 26282
#define IPRE_IG_ENQDONE_FIFO_DISABLE_ECCf 26283
#define IPRE_IG_ENQDONE_FIFO_FORCE_ECC_ERRORf 26284
#define IPRE_IG_ENQDONE_FIFO_TMf 26285
#define IPRE_IG_ENQDONE_FIFO_UNCORRECTED_ERRORf 26286
#define IPRE_IG_ENQDONE_FIFO_UNCORRECTED_ERROR_DISINTf 26287
#define IPRE_IG_ENQDONE_STATUSf 26288
#define IPRE_IG_ENQDONE_STATUS_DISINTf 26289
#define IPRE_IG_ENQDONE_TRIGGEREDf 26290
#define IPRE_IG_ENQUEUE_STATUSf 26291
#define IPRE_IG_ENQUEUE_STATUS_DISINTf 26292
#define IPRE_IG_ENQUEUE_TRIGGEREDf 26293
#define IPRE_IG_ENQ_FIFO_CORRECTED_ERRORf 26294
#define IPRE_IG_ENQ_FIFO_CORRECTED_ERROR_DISINTf 26295
#define IPRE_IG_ENQ_FIFO_DISABLE_ECCf 26296
#define IPRE_IG_ENQ_FIFO_FORCE_ECC_ERRORf 26297
#define IPRE_IG_ENQ_FIFO_TMf 26298
#define IPRE_IG_ENQ_FIFO_UNCORRECTED_ERRORf 26299
#define IPRE_IG_ENQ_FIFO_UNCORRECTED_ERROR_DISINTf 26300
#define IPRE_INTERFACE_CONFIGf 26301
#define IPRIf 26302
#define IPRI_CFI_SELf 26303
#define IPRI_ICFI_MAPPING_PROFILEf 26304
#define IPRI_ICFI_SELf 26305
#define IPRI_MAPPINGf 26306
#define IPRI_MAPPING_PTRf 26307
#define IPROC_CPU1_CLOCKOFFf 26308
#define IPROC_DDR_PLL_CLK_IN_SELf 26309
#define IPROC_DDR_PLL_CLK_OUT0_ENf 26310
#define IPROC_DDR_PLL_CLK_OUT1_ENf 26311
#define IPROC_DDR_PLL_LOCKf 26312
#define IPROC_DDR_PLL_LOCK_LOSTf 26313
#define IPROC_DDR_PLL_POST_RESETBf 26314
#define IPROC_DDR_PLL_RESETBf 26315
#define IPROC_DDR_PLL_STAT_OUTf 26316
#define IPROC_DDR_PLL_SW_OVWRf 26317
#define IPROC_IHOST_L2C_ADDRFILT_ENf 26318
#define IPROC_IHOST_L2C_ADDRFILT_RANGEf 26319
#define IPROC_IHOST_L2C_SW_OVRD_ENABLEf 26320
#define IPROC_INT_SRAMf 26321
#define IPROC_MDIO_SELf 26322
#define IPROC_RESET_Nf 26323
#define IPROC_SKU_VECTf 26324
#define IPROC_SKU_VECT_SW_OVRD_ENABLEf 26325
#define IPROC_SOFT_RESETf 26326
#define IPROC_SRAM_CLK_DISABLEf 26327
#define IPROC_SRAM_ENABLEf 26328
#define IPROC_WRAP_XGPLL_LOCKf 26329
#define IPROC_XGPLL_BYPf 26330
#define IPROC_XGPLL_REFCLK_SELf 26331
#define IPSCOUNTBYTIMERf 26332
#define IPSEC_HASH_SELECT_Af 26333
#define IPSEC_HASH_SELECT_Bf 26334
#define IPSINITf 26335
#define IPSINITTRIGGERf 26336
#define IPSINTMASKf 26337
#define IPSINTREGf 26338
#define IPS_COUNT_BY_TIMERf 26339
#define IPS_DEQ_CMD_RESf 26340
#define IPS_INITf 26341
#define IPS_INIT_TRIGGERf 26342
#define IPT2IPSBDQFCf 26343
#define IPT2IPSBFMC0FCf 26344
#define IPT2IPSBFMC1FCf 26345
#define IPT2IPSBFMC2FCf 26346
#define IPT2IPSFMCBDQFCf 26347
#define IPT2IPSGFMCFCf 26348
#define IPTCTRLFIFOf 26349
#define IPTDESCCNTf 26350
#define IPTDESCCNTOVFf 26351
#define IPTE0_DEQDONE_MSG_DISABLE_PARITY_ERRORf 26352
#define IPTE0_DEQDONE_MSG_FORCE_PARITY_ERRORf 26353
#define IPTE0_DEQDONE_MSG_PARITY_ERRORf 26354
#define IPTE0_DEQDONE_MSG_PARITY_ERROR_DISINTf 26355
#define IPTE0_DEQ_MSG_DISABLE_PARITY_ERRORf 26356
#define IPTE0_DEQ_MSG_FORCE_PARITY_ERRORf 26357
#define IPTE0_DEQ_MSG_PARITY_ERRORf 26358
#define IPTE0_DEQ_MSG_PARITY_ERROR_DISINTf 26359
#define IPTE0_DEQ_RESP_FORCE_PARITY_ERRORf 26360
#define IPTE1_DEQDONE_MSG_DISABLE_PARITY_ERRORf 26361
#define IPTE1_DEQDONE_MSG_FORCE_PARITY_ERRORf 26362
#define IPTE1_DEQDONE_MSG_PARITY_ERRORf 26363
#define IPTE1_DEQDONE_MSG_PARITY_ERROR_DISINTf 26364
#define IPTE1_DEQ_MSG_DISABLE_PARITY_ERRORf 26365
#define IPTE1_DEQ_MSG_FORCE_PARITY_ERRORf 26366
#define IPTE1_DEQ_MSG_PARITY_ERRORf 26367
#define IPTE1_DEQ_MSG_PARITY_ERROR_DISINTf 26368
#define IPTE1_DEQ_RESP_FORCE_PARITY_ERRORf 26369
#define IPTE_CLIENT0_CLPORT_CREDIT_OVERFLOW_ERRORf 26370
#define IPTE_CLIENT0_CLPORT_CREDIT_OVERFLOW_ERROR_DISINTf 26371
#define IPTE_CLIENT0_ILKN_CREDIT_OVERFLOW_ERRORf 26372
#define IPTE_CLIENT0_ILKN_CREDIT_OVERFLOW_ERROR_DISINTf 26373
#define IPTE_CLIENT1_CREDIT_OVERFLOW_ERRORf 26374
#define IPTE_CLIENT1_CREDIT_OVERFLOW_ERROR_DISINTf 26375
#define IPTE_CLIENT2_CREDIT_OVERFLOW_ERRORf 26376
#define IPTE_CLIENT2_CREDIT_OVERFLOW_ERROR_DISINTf 26377
#define IPTE_CLIENT3_CREDIT_OVERFLOW_ERRORf 26378
#define IPTE_CLIENT3_CREDIT_OVERFLOW_ERROR_DISINTf 26379
#define IPTE_CLIENT4_PORT0_CREDIT_OVERFLOW_ERRORf 26380
#define IPTE_CLIENT4_PORT0_CREDIT_OVERFLOW_ERROR_DISINTf 26381
#define IPTE_CLIENT4_PORT1_CREDIT_OVERFLOW_ERRORf 26382
#define IPTE_CLIENT4_PORT1_CREDIT_OVERFLOW_ERROR_DISINTf 26383
#define IPTE_CLIENT5_CMIC_CREDIT_OVERFLOW_ERRORf 26384
#define IPTE_CLIENT5_CMIC_CREDIT_OVERFLOW_ERROR_DISINTf 26385
#define IPTE_CLIENT_CAL1_CORRECTED_ERRORf 26386
#define IPTE_CLIENT_CAL1_CORRECTED_ERROR_DISINTf 26387
#define IPTE_CLIENT_CAL1_DISABLE_ECCf 26388
#define IPTE_CLIENT_CAL1_ECC_CORRUPTf 26389
#define IPTE_CLIENT_CAL1_ERROR_ADDRf 26390
#define IPTE_CLIENT_CAL1_MEM_INIT_DONEf 26391
#define IPTE_CLIENT_CAL1_UNCORRECTED_ERRORf 26392
#define IPTE_CLIENT_CAL1_UNCORRECTED_ERROR_DISINTf 26393
#define IPTE_CLIENT_CAL_CORRECTED_ERRORf 26394
#define IPTE_CLIENT_CAL_CORRECTED_ERROR_DISINTf 26395
#define IPTE_CLIENT_CAL_DISABLE_ECCf 26396
#define IPTE_CLIENT_CAL_ECC_CORRUPTf 26397
#define IPTE_CLIENT_CAL_ERROR_ADDRf 26398
#define IPTE_CLIENT_CAL_MEM_INIT_DONEf 26399
#define IPTE_CLIENT_CAL_UNCORRECTED_ERRORf 26400
#define IPTE_CLIENT_CAL_UNCORRECTED_ERROR_DISINTf 26401
#define IPTE_CL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26402
#define IPTE_CL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26403
#define IPTE_CL_CREDIT_FIFO_OVERFLOW_ERRORf 26404
#define IPTE_CL_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26405
#define IPTE_CL_FIFO_CORRECTED_ERRORf 26406
#define IPTE_CL_FIFO_CORRECTED_ERROR_DISINTf 26407
#define IPTE_CL_FIFO_DISABLE_ECCf 26408
#define IPTE_CL_FIFO_ECC_CORRUPTf 26409
#define IPTE_CL_FIFO_UNCORRECTED_ERRORf 26410
#define IPTE_CL_FIFO_UNCORRECTED_ERROR_DISINTf 26411
#define IPTE_CMIC_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26412
#define IPTE_CMIC_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26413
#define IPTE_CMIC_CREDIT_FIFO_OVERFLOW_ERRORf 26414
#define IPTE_CMIC_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26415
#define IPTE_DEQ_DONE_CORRECTED_ERRORf 26416
#define IPTE_DEQ_DONE_CORRECTED_ERROR_DISINTf 26417
#define IPTE_DEQ_DONE_DISABLE_ECCf 26418
#define IPTE_DEQ_DONE_ECC_CORRUPTf 26419
#define IPTE_DEQ_DONE_ERROR_ADDRf 26420
#define IPTE_DEQ_DONE_IF_FORCE_PARITY_ERRORf 26421
#define IPTE_DEQ_DONE_MEM_INIT_DONEf 26422
#define IPTE_DEQ_DONE_UNCORRECTED_ERRORf 26423
#define IPTE_DEQ_DONE_UNCORRECTED_ERROR_DISINTf 26424
#define IPTE_DEQ_REQ_IF_FORCE_PARITY_ERRORf 26425
#define IPTE_DEQ_RESPONSE_TRACE_STATUSf 26426
#define IPTE_DEQ_RESPONSE_TRACE_STATUS_DISINTf 26427
#define IPTE_DEQ_RESP_PTE_TARGET_QID_ERRORf 26428
#define IPTE_DEQ_RESP_PTE_TARGET_QID_ERROR_DISINTf 26429
#define IPTE_EG_DEQDONE_STATUSf 26430
#define IPTE_EG_DEQDONE_STATUS_DISINTf 26431
#define IPTE_EG_DEQDONE_TRIGGEREDf 26432
#define IPTE_EG_DEQUEUE_STATUSf 26433
#define IPTE_EG_DEQUEUE_STATUS_DISINTf 26434
#define IPTE_EG_DEQUEUE_TRIGGEREDf 26435
#define IPTE_FRAG_FIFO_CORRECTED_ERRORf 26436
#define IPTE_FRAG_FIFO_CORRECTED_ERROR_DISINTf 26437
#define IPTE_FRAG_FIFO_DISABLE_ECCf 26438
#define IPTE_FRAG_FIFO_ECC_CORRUPTf 26439
#define IPTE_FRAG_FIFO_OVERFLOW_ERRORf 26440
#define IPTE_FRAG_FIFO_OVERFLOW_ERROR_DISINTf 26441
#define IPTE_FRAG_FIFO_TMf 26442
#define IPTE_FRAG_FIFO_UNCORRECTED_ERRORf 26443
#define IPTE_FRAG_FIFO_UNCORRECTED_ERROR_DISINTf 26444
#define IPTE_IG_DEQDONE_STATUSf 26445
#define IPTE_IG_DEQDONE_STATUS_DISINTf 26446
#define IPTE_IG_DEQDONE_TRIGGEREDf 26447
#define IPTE_IG_DEQUEUE_STATUSf 26448
#define IPTE_IG_DEQUEUE_STATUS_DISINTf 26449
#define IPTE_IG_DEQUEUE_TRIGGEREDf 26450
#define IPTE_PB_READ_RESP_FIFO_CORRECTED_ERRORf 26451
#define IPTE_PB_READ_RESP_FIFO_CORRECTED_ERROR_DISINTf 26452
#define IPTE_PB_READ_RESP_FIFO_DISABLE_ECCf 26453
#define IPTE_PB_READ_RESP_FIFO_ECC_CORRUPTf 26454
#define IPTE_PB_READ_RESP_FIFO_UNCORRECTED_ERRORf 26455
#define IPTE_PB_READ_RESP_FIFO_UNCORRECTED_ERROR_DISINTf 26456
#define IPTE_PB_RESP_DATA_PARITY_ERRORf 26457
#define IPTE_PB_RESP_DATA_PARITY_ERROR_DISINTf 26458
#define IPTE_PB_UNEXPECTED_RESPONSE_ERRORf 26459
#define IPTE_PB_UNEXPECTED_RESPONSE_ERROR_DISINTf 26460
#define IPTE_PORT0_FIFO_OVERFLOWf 26461
#define IPTE_PORT0_FIFO_OVERFLOW_DISINTf 26462
#define IPTE_PORT10_FIFO_OVERFLOWf 26463
#define IPTE_PORT10_FIFO_OVERFLOW_DISINTf 26464
#define IPTE_PORT11_FIFO_OVERFLOWf 26465
#define IPTE_PORT11_FIFO_OVERFLOW_DISINTf 26466
#define IPTE_PORT12_FIFO_OVERFLOWf 26467
#define IPTE_PORT12_FIFO_OVERFLOW_DISINTf 26468
#define IPTE_PORT13_FIFO_OVERFLOWf 26469
#define IPTE_PORT13_FIFO_OVERFLOW_DISINTf 26470
#define IPTE_PORT14_FIFO_OVERFLOWf 26471
#define IPTE_PORT14_FIFO_OVERFLOW_DISINTf 26472
#define IPTE_PORT15_FIFO_OVERFLOWf 26473
#define IPTE_PORT15_FIFO_OVERFLOW_DISINTf 26474
#define IPTE_PORT16_FIFO_OVERFLOWf 26475
#define IPTE_PORT16_FIFO_OVERFLOW_DISINTf 26476
#define IPTE_PORT17_FIFO_OVERFLOWf 26477
#define IPTE_PORT17_FIFO_OVERFLOW_DISINTf 26478
#define IPTE_PORT18_FIFO_OVERFLOWf 26479
#define IPTE_PORT18_FIFO_OVERFLOW_DISINTf 26480
#define IPTE_PORT19_FIFO_OVERFLOWf 26481
#define IPTE_PORT19_FIFO_OVERFLOW_DISINTf 26482
#define IPTE_PORT1_FIFO_OVERFLOWf 26483
#define IPTE_PORT1_FIFO_OVERFLOW_DISINTf 26484
#define IPTE_PORT20_FIFO_OVERFLOWf 26485
#define IPTE_PORT20_FIFO_OVERFLOW_DISINTf 26486
#define IPTE_PORT21_FIFO_OVERFLOWf 26487
#define IPTE_PORT21_FIFO_OVERFLOW_DISINTf 26488
#define IPTE_PORT22_FIFO_OVERFLOWf 26489
#define IPTE_PORT22_FIFO_OVERFLOW_DISINTf 26490
#define IPTE_PORT23_FIFO_OVERFLOWf 26491
#define IPTE_PORT23_FIFO_OVERFLOW_DISINTf 26492
#define IPTE_PORT24_FIFO_OVERFLOWf 26493
#define IPTE_PORT24_FIFO_OVERFLOW_DISINTf 26494
#define IPTE_PORT25_FIFO_OVERFLOWf 26495
#define IPTE_PORT25_FIFO_OVERFLOW_DISINTf 26496
#define IPTE_PORT26_FIFO_OVERFLOWf 26497
#define IPTE_PORT26_FIFO_OVERFLOW_DISINTf 26498
#define IPTE_PORT27_FIFO_OVERFLOWf 26499
#define IPTE_PORT27_FIFO_OVERFLOW_DISINTf 26500
#define IPTE_PORT28_FIFO_OVERFLOWf 26501
#define IPTE_PORT28_FIFO_OVERFLOW_DISINTf 26502
#define IPTE_PORT29_FIFO_OVERFLOWf 26503
#define IPTE_PORT29_FIFO_OVERFLOW_DISINTf 26504
#define IPTE_PORT2_FIFO_OVERFLOWf 26505
#define IPTE_PORT2_FIFO_OVERFLOW_DISINTf 26506
#define IPTE_PORT30_FIFO_OVERFLOWf 26507
#define IPTE_PORT30_FIFO_OVERFLOW_DISINTf 26508
#define IPTE_PORT31_FIFO_OVERFLOWf 26509
#define IPTE_PORT31_FIFO_OVERFLOW_DISINTf 26510
#define IPTE_PORT32_FIFO_OVERFLOWf 26511
#define IPTE_PORT32_FIFO_OVERFLOW_DISINTf 26512
#define IPTE_PORT33_FIFO_OVERFLOWf 26513
#define IPTE_PORT33_FIFO_OVERFLOW_DISINTf 26514
#define IPTE_PORT34_FIFO_OVERFLOWf 26515
#define IPTE_PORT34_FIFO_OVERFLOW_DISINTf 26516
#define IPTE_PORT35_FIFO_OVERFLOWf 26517
#define IPTE_PORT35_FIFO_OVERFLOW_DISINTf 26518
#define IPTE_PORT36_FIFO_OVERFLOWf 26519
#define IPTE_PORT36_FIFO_OVERFLOW_DISINTf 26520
#define IPTE_PORT37_FIFO_OVERFLOWf 26521
#define IPTE_PORT37_FIFO_OVERFLOW_DISINTf 26522
#define IPTE_PORT38_FIFO_OVERFLOWf 26523
#define IPTE_PORT38_FIFO_OVERFLOW_DISINTf 26524
#define IPTE_PORT39_FIFO_OVERFLOWf 26525
#define IPTE_PORT39_FIFO_OVERFLOW_DISINTf 26526
#define IPTE_PORT3_FIFO_OVERFLOWf 26527
#define IPTE_PORT3_FIFO_OVERFLOW_DISINTf 26528
#define IPTE_PORT40_FIFO_OVERFLOWf 26529
#define IPTE_PORT40_FIFO_OVERFLOW_DISINTf 26530
#define IPTE_PORT41_FIFO_OVERFLOWf 26531
#define IPTE_PORT41_FIFO_OVERFLOW_DISINTf 26532
#define IPTE_PORT42_FIFO_OVERFLOWf 26533
#define IPTE_PORT42_FIFO_OVERFLOW_DISINTf 26534
#define IPTE_PORT43_FIFO_OVERFLOWf 26535
#define IPTE_PORT43_FIFO_OVERFLOW_DISINTf 26536
#define IPTE_PORT44_FIFO_OVERFLOWf 26537
#define IPTE_PORT44_FIFO_OVERFLOW_DISINTf 26538
#define IPTE_PORT45_FIFO_OVERFLOWf 26539
#define IPTE_PORT45_FIFO_OVERFLOW_DISINTf 26540
#define IPTE_PORT46_FIFO_OVERFLOWf 26541
#define IPTE_PORT46_FIFO_OVERFLOW_DISINTf 26542
#define IPTE_PORT47_FIFO_OVERFLOWf 26543
#define IPTE_PORT47_FIFO_OVERFLOW_DISINTf 26544
#define IPTE_PORT48_FIFO_OVERFLOWf 26545
#define IPTE_PORT48_FIFO_OVERFLOW_DISINTf 26546
#define IPTE_PORT49_FIFO_OVERFLOWf 26547
#define IPTE_PORT49_FIFO_OVERFLOW_DISINTf 26548
#define IPTE_PORT4_FIFO_OVERFLOWf 26549
#define IPTE_PORT4_FIFO_OVERFLOW_DISINTf 26550
#define IPTE_PORT50_FIFO_OVERFLOWf 26551
#define IPTE_PORT50_FIFO_OVERFLOW_DISINTf 26552
#define IPTE_PORT5_FIFO_OVERFLOWf 26553
#define IPTE_PORT5_FIFO_OVERFLOW_DISINTf 26554
#define IPTE_PORT6_FIFO_OVERFLOWf 26555
#define IPTE_PORT6_FIFO_OVERFLOW_DISINTf 26556
#define IPTE_PORT7_FIFO_OVERFLOWf 26557
#define IPTE_PORT7_FIFO_OVERFLOW_DISINTf 26558
#define IPTE_PORT8_FIFO_OVERFLOWf 26559
#define IPTE_PORT8_FIFO_OVERFLOW_DISINTf 26560
#define IPTE_PORT9_FIFO_OVERFLOWf 26561
#define IPTE_PORT9_FIFO_OVERFLOW_DISINTf 26562
#define IPTE_PORT_CAL1_CORRECTED_ERRORf 26563
#define IPTE_PORT_CAL1_CORRECTED_ERROR_DISINTf 26564
#define IPTE_PORT_CAL1_DISABLE_ECCf 26565
#define IPTE_PORT_CAL1_ECC_CORRUPTf 26566
#define IPTE_PORT_CAL1_ERROR_ADDRf 26567
#define IPTE_PORT_CAL1_MEM_INIT_DONEf 26568
#define IPTE_PORT_CAL1_UNCORRECTED_ERRORf 26569
#define IPTE_PORT_CAL1_UNCORRECTED_ERROR_DISINTf 26570
#define IPTE_PORT_CAL_CORRECTED_ERRORf 26571
#define IPTE_PORT_CAL_CORRECTED_ERROR_DISINTf 26572
#define IPTE_PORT_CAL_DISABLE_ECCf 26573
#define IPTE_PORT_CAL_ECC_CORRUPTf 26574
#define IPTE_PORT_CAL_ERROR_ADDRf 26575
#define IPTE_PORT_CAL_MEM_INIT_DONEf 26576
#define IPTE_PORT_CAL_UNCORRECTED_ERRORf 26577
#define IPTE_PORT_CAL_UNCORRECTED_ERROR_DISINTf 26578
#define IPTE_PORT_CONTEXT_CORRECTED_ERRORf 26579
#define IPTE_PORT_CONTEXT_CORRECTED_ERROR_DISINTf 26580
#define IPTE_PORT_CONTEXT_DISABLE_ECCf 26581
#define IPTE_PORT_CONTEXT_ECC_CORRUPTf 26582
#define IPTE_PORT_CONTEXT_ERROR_ADDRf 26583
#define IPTE_PORT_CONTEXT_UNCORRECTED_ERRORf 26584
#define IPTE_PORT_CONTEXT_UNCORRECTED_ERROR_DISINTf 26585
#define IPTE_PORT_FIFO_CTRL0_CORRECTED_ERRORf 26586
#define IPTE_PORT_FIFO_CTRL0_CORRECTED_ERROR_DISINTf 26587
#define IPTE_PORT_FIFO_CTRL0_DISABLE_ECCf 26588
#define IPTE_PORT_FIFO_CTRL0_ECC_CORRUPTf 26589
#define IPTE_PORT_FIFO_CTRL0_ERROR_ADDRf 26590
#define IPTE_PORT_FIFO_CTRL0_MEM_INIT_DONEf 26591
#define IPTE_PORT_FIFO_CTRL0_UNCORRECTED_ERRORf 26592
#define IPTE_PORT_FIFO_CTRL0_UNCORRECTED_ERROR_DISINTf 26593
#define IPTE_PORT_FIFO_CTRL1_CORRECTED_ERRORf 26594
#define IPTE_PORT_FIFO_CTRL1_CORRECTED_ERROR_DISINTf 26595
#define IPTE_PORT_FIFO_CTRL1_DISABLE_ECCf 26596
#define IPTE_PORT_FIFO_CTRL1_ECC_CORRUPTf 26597
#define IPTE_PORT_FIFO_CTRL1_ERROR_ADDRf 26598
#define IPTE_PORT_FIFO_CTRL1_MEM_INIT_DONEf 26599
#define IPTE_PORT_FIFO_CTRL1_UNCORRECTED_ERRORf 26600
#define IPTE_PORT_FIFO_CTRL1_UNCORRECTED_ERROR_DISINTf 26601
#define IPTE_PORT_FIFO_DATA0_CORRECTED_ERRORf 26602
#define IPTE_PORT_FIFO_DATA0_CORRECTED_ERROR_DISINTf 26603
#define IPTE_PORT_FIFO_DATA0_DISABLE_ECCf 26604
#define IPTE_PORT_FIFO_DATA0_ECC_CORRUPTf 26605
#define IPTE_PORT_FIFO_DATA0_ERROR_ADDRf 26606
#define IPTE_PORT_FIFO_DATA0_UNCORRECTED_ERRORf 26607
#define IPTE_PORT_FIFO_DATA0_UNCORRECTED_ERROR_DISINTf 26608
#define IPTE_PORT_FIFO_DATA1_CORRECTED_ERRORf 26609
#define IPTE_PORT_FIFO_DATA1_CORRECTED_ERROR_DISINTf 26610
#define IPTE_PORT_FIFO_DATA1_DISABLE_ECCf 26611
#define IPTE_PORT_FIFO_DATA1_ECC_CORRUPTf 26612
#define IPTE_PORT_FIFO_DATA1_ERROR_ADDRf 26613
#define IPTE_PORT_FIFO_DATA1_UNCORRECTED_ERRORf 26614
#define IPTE_PORT_FIFO_DATA1_UNCORRECTED_ERROR_DISINTf 26615
#define IPTE_PORT_FIFO_PARITY0_TMf 26616
#define IPTE_PORT_FIFO_PARITY1_TMf 26617
#define IPTE_PREFETCH_FIFO_OVERFLOWf 26618
#define IPTE_PREFETCH_FIFO_OVERFLOW_DISINTf 26619
#define IPTE_QM_AVAIL_IF_PARITY_ERRORf 26620
#define IPTE_QM_AVAIL_IF_PARITY_ERROR_DISINTf 26621
#define IPTE_QM_AVAIL_TRACE_STATUSf 26622
#define IPTE_QM_AVAIL_TRACE_STATUS_DISINTf 26623
#define IPTE_QM_DEQ_RESP_IF_ERRORf 26624
#define IPTE_QM_DEQ_RESP_IF_ERROR_DISINTf 26625
#define IPTE_QM_DEQ_RESP_IF_PARITY_ERRORf 26626
#define IPTE_QM_DEQ_RESP_IF_PARITY_ERROR_DISINTf 26627
#define IPTE_QM_PREFETCH_CORRECTED_ERRORf 26628
#define IPTE_QM_PREFETCH_CORRECTED_ERROR_DISINTf 26629
#define IPTE_QM_PREFETCH_DISABLE_ECCf 26630
#define IPTE_QM_PREFETCH_ECC_CORRUPTf 26631
#define IPTE_QM_PREFETCH_ERROR_ADDRf 26632
#define IPTE_QM_PREFETCH_MEM_INIT_DONEf 26633
#define IPTE_QM_PREFETCH_QID_ERRORf 26634
#define IPTE_QM_PREFETCH_QID_ERROR_DISINTf 26635
#define IPTE_QM_PREFETCH_UNCORRECTED_ERRORf 26636
#define IPTE_QM_PREFETCH_UNCORRECTED_ERROR_DISINTf 26637
#define IPTE_QUEUE_IDf 26638
#define IPTE_READ_REQ_FIFO_OVERFLOW_ERRORf 26639
#define IPTE_READ_REQ_FIFO_OVERFLOW_ERROR_DISINTf 26640
#define IPTE_READ_RESP_FIFO_OVERFLOW_ERRORf 26641
#define IPTE_READ_RESP_FIFO_OVERFLOW_ERROR_DISINTf 26642
#define IPTE_RESIDUAL_MEM_CORRECTED_ERRORf 26643
#define IPTE_RESIDUAL_MEM_CORRECTED_ERROR_DISINTf 26644
#define IPTE_RESIDUAL_MEM_DISABLE_ECCf 26645
#define IPTE_RESIDUAL_MEM_ECC_CORRUPTf 26646
#define IPTE_RESIDUAL_MEM_ERROR_ADDRf 26647
#define IPTE_RESIDUAL_MEM_INIT_DONEf 26648
#define IPTE_RESIDUAL_MEM_UNCORRECTED_ERRORf 26649
#define IPTE_RESIDUAL_MEM_UNCORRECTED_ERROR_DISINTf 26650
#define IPTE_RRPC_CORRECTED_ERRORf 26651
#define IPTE_RRPC_CORRECTED_ERROR_DISINTf 26652
#define IPTE_RRPC_DISABLE_ECCf 26653
#define IPTE_RRPC_ECC_CORRUPTf 26654
#define IPTE_RRPC_ERROR_ADDRf 26655
#define IPTE_RRPC_MEM_INIT_DONEf 26656
#define IPTE_RRPC_UNCORRECTED_ERRORf 26657
#define IPTE_RRPC_UNCORRECTED_ERROR_DISINTf 26658
#define IPTE_TX_STATS_MEM_CORRECTED_ERRORf 26659
#define IPTE_TX_STATS_MEM_CORRECTED_ERROR_DISINTf 26660
#define IPTE_TX_STATS_MEM_DISABLE_ECCf 26661
#define IPTE_TX_STATS_MEM_ECC_CORRUPTf 26662
#define IPTE_TX_STATS_MEM_ERROR_ADDRf 26663
#define IPTE_TX_STATS_MEM_INIT_DONEf 26664
#define IPTE_TX_STATS_MEM_UNCORRECTED_ERRORf 26665
#define IPTE_TX_STATS_MEM_UNCORRECTED_ERROR_DISINTf 26666
#define IPTE_TX_STATS_TMf 26667
#define IPTE_WATERMARKf 26668
#define IPTE_WDRR_END_OF_ROUND0f 26669
#define IPTE_WDRR_END_OF_ROUND1f 26670
#define IPTE_WDRR_END_OF_ROUND10f 26671
#define IPTE_WDRR_END_OF_ROUND11f 26672
#define IPTE_WDRR_END_OF_ROUND2f 26673
#define IPTE_WDRR_END_OF_ROUND3f 26674
#define IPTE_WDRR_END_OF_ROUND4f 26675
#define IPTE_WDRR_END_OF_ROUND5f 26676
#define IPTE_WDRR_END_OF_ROUND6f 26677
#define IPTE_WDRR_END_OF_ROUND7f 26678
#define IPTE_WDRR_END_OF_ROUND8f 26679
#define IPTE_WDRR_END_OF_ROUND9f 26680
#define IPTE_WDRR_PROGRAMMING_ERRORf 26681
#define IPTE_WDRR_PROGRAMMING_ERROR_DISINTf 26682
#define IPTE_WDRR_STATE_CORRECTED_ERRORf 26683
#define IPTE_WDRR_STATE_CORRECTED_ERROR_DISINTf 26684
#define IPTE_WDRR_STATE_DISABLE_ECCf 26685
#define IPTE_WDRR_STATE_ECC_CORRUPTf 26686
#define IPTE_WDRR_STATE_ERROR_ADDRf 26687
#define IPTE_WDRR_STATE_MEM_INIT_DONEf 26688
#define IPTE_WDRR_STATE_UNCORRECTED_ERRORf 26689
#define IPTE_WDRR_STATE_UNCORRECTED_ERROR_DISINTf 26690
#define IPTE_XL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26691
#define IPTE_XL_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26692
#define IPTE_XL_CREDIT_FIFO_OVERFLOW_ERRORf 26693
#define IPTE_XL_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26694
#define IPTE_XT0_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26695
#define IPTE_XT0_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26696
#define IPTE_XT0_CREDIT_FIFO_OVERFLOW_ERRORf 26697
#define IPTE_XT0_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26698
#define IPTE_XT1_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26699
#define IPTE_XT1_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26700
#define IPTE_XT1_CREDIT_FIFO_OVERFLOW_ERRORf 26701
#define IPTE_XT1_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26702
#define IPTE_XT2_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERRORf 26703
#define IPTE_XT2_CLIENT_DATA_SYNC_FIFO_OVERFLOW_ERROR_DISINTf 26704
#define IPTE_XT2_CREDIT_FIFO_OVERFLOW_ERRORf 26705
#define IPTE_XT2_CREDIT_FIFO_OVERFLOW_ERROR_DISINTf 26706
#define IPTFCMASKf 26707
#define IPTHPFCSTOPLPf 26708
#define IPTINITf 26709
#define IPTINTMASKf 26710
#define IPTINTREGf 26711
#define IPTLASTHEADERf 26712
#define IPTPACKETCOUNTERf 26713
#define IPTTDMDIFSIZEENf 26714
#define IPT_2_EGQ_TDM_INDICATE_ENf 26715
#define IPT_2_FDT_TDM_INDICATE_ENf 26716
#define IPT_2_IPS_BDQ_DQCQ_FCf 26717
#define IPT_2_IPS_BDQ_EIR_CRDT_FCf 26718
#define IPT_2_IPS_BFMC_0_FCf 26719
#define IPT_2_IPS_BFMC_1_FCf 26720
#define IPT_2_IPS_BFMC_2_FCf 26721
#define IPT_2_IPS_FMC_BDQ_FCf 26722
#define IPT_2_IPS_GFMC_FCf 26723
#define IPT_CTRL_FIFO_ECC_1B_ERR_MASKf 26724
#define IPT_CTRL_FIFO_ECC_2B_ERR_MASKf 26725
#define IPT_CTRL_FIFO_INITIATE_ECC_1B_ERRf 26726
#define IPT_CTRL_FIFO_INITIATE_ECC_2B_ERRf 26727
#define IPT_CTRL_FIFO_SER_FREEZE_ENf 26728
#define IPT_CTRL_FIFO_SER_FREEZE_STATUSf 26729
#define IPT_DESCRIPTOR_COUNTERf 26730
#define IPT_FC_MASKf 26731
#define IPT_FC_SELf 26732
#define IPT_HP_FC_STOP_LPf 26733
#define IPT_INITf 26734
#define IPT_LAST_HEADERf 26735
#define IPT_PACKET_COUNTERf 26736
#define IPT_PKT_CRC_ENf 26737
#define IPT_TDM_DIF_SIZE_ENf 26738
#define IPV4__ALLOWED_PORT_BITMAPf 26739
#define IPV4__ALLOWED_PORT_BITMAP_W0f 26740
#define IPV4__ALLOWED_PORT_BITMAP_W1f 26741
#define IPV4__ALLOWED_PORT_BITMAP_W2f 26742
#define IPV4__ALLOWED_PORT_BITMAP_W3f 26743
#define IPV4__ALLOWED_PORT_BITMAP_W4f 26744
#define IPV4__ALLOWED_PORT_BITMAP_W5f 26745
#define IPV4__BFD_ENABLEf 26746
#define IPV4__CTRL_PKTS_TO_CPUf 26747
#define IPV4__DIPf 26748
#define IPV4__DIP_MASKf 26749
#define IPV4__DONOT_CHANGE_INNER_HDR_DSCPf 26750
#define IPV4__GRE_PAYLOAD_IPV4f 26751
#define IPV4__GRE_PAYLOAD_IPV6f 26752
#define IPV4__IGNORE_UDP_CHECKSUMf 26753
#define IPV4__IINTFf 26754
#define IPV4__IP_ADDRf 26755
#define IPV4__IP_ADDR_MASKf 26756
#define IPV4__KEYf 26757
#define IPV4__KEY_TYPE_MASKf 26758
#define IPV4__L3_IIFf 26759
#define IPV4__L4_DATAf 26760
#define IPV4__L4_DATA_MASKf 26761
#define IPV4__MASKf 26762
#define IPV4__PAYLOAD_IPV4f 26763
#define IPV4__PAYLOAD_IPV6f 26764
#define IPV4__PROTOCOLf 26765
#define IPV4__PROTOCOL_MASKf 26766
#define IPV4__SIPf 26767
#define IPV4__SIP_MASKf 26768
#define IPV4__SUB_TUNNEL_TYPEf 26769
#define IPV4__TUNNEL_CLASS_IDf 26770
#define IPV4__TUNNEL_TYPEf 26771
#define IPV4__UDP_TUNNEL_TYPEf 26772
#define IPV4__USE_OUTER_HDR_DSCPf 26773
#define IPV4__USE_OUTER_HDR_TTLf 26774
#define IPV4ADDOFFSETTOBASEf 26775
#define IPV4CHECKSUMERRORFWDf 26776
#define IPV4CHECKSUMERRORSNPf 26777
#define IPV4DIPZEROFWDf 26778
#define IPV4DIPZEROSNPf 26779
#define IPV4ENABLEf 26780
#define IPV4EXPTOTOSMAPf 26781
#define IPV4FRAGMENTEDFWDf 26782
#define IPV4FRAGMENTEDSNPf 26783
#define IPV4HASOPTIONSFWDf 26784
#define IPV4HASOPTIONSSNPf 26785
#define IPV4HEADERLENGTHERRORFWDf 26786
#define IPV4HEADERLENGTHERRORSNPf 26787
#define IPV4L3_ENABLEf 26788
#define IPV4MC__CLASS_IDf 26789
#define IPV4MC__DATA_0f 26790
#define IPV4MC__DATA_1f 26791
#define IPV4MC__DST_DISCARDf 26792
#define IPV4MC__DUMMY_0f 26793
#define IPV4MC__EXPECTED_L3_IIFf 26794
#define IPV4MC__FLEX_CTR_BASE_COUNTER_IDXf 26795
#define IPV4MC__FLEX_CTR_OFFSET_MODEf 26796
#define IPV4MC__FLEX_CTR_POOL_NUMBERf 26797
#define IPV4MC__GROUP_IP_ADDRf 26798
#define IPV4MC__HASH_LSBf 26799
#define IPV4MC__IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 26800
#define IPV4MC__IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 26801
#define IPV4MC__KEY_0f 26802
#define IPV4MC__KEY_1f 26803
#define IPV4MC__L3MC_INDEXf 26804
#define IPV4MC__L3MC_INDEX_RESERVEDf 26805
#define IPV4MC__L3_IIFf 26806
#define IPV4MC__PRIf 26807
#define IPV4MC__RESERVED_0f 26808
#define IPV4MC__RESERVED_1f 26809
#define IPV4MC__RESERVED_104_97f 26810
#define IPV4MC__RESERVED_209_144f 26811
#define IPV4MC__RESERVED_DATA0f 26812
#define IPV4MC__RESERVED_DATA1f 26813
#define IPV4MC__RPA_IDf 26814
#define IPV4MC__RPEf 26815
#define IPV4MC__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 26816
#define IPV4MC__RSVD_FLEX_CTR_POOL_NUMBERf 26817
#define IPV4MC__RSVD_L3MC_INDEXf 26818
#define IPV4MC__RSVD_L3_IIFf 26819
#define IPV4MC__RSVD_VRF_IDf 26820
#define IPV4MC__SOURCE_IP_ADDRf 26821
#define IPV4MC__TRILL_NETWORK_RECEIVERS_PRESENTf 26822
#define IPV4MC__VLAN_IDf 26823
#define IPV4MC__VLAN_ID_BIT12f 26824
#define IPV4MC__VRF_IDf 26825
#define IPV4OPCODEVALIDf 26826
#define IPV4OVERMPLSPARSERPMFPROFILEf 26827
#define IPV4SEMOFFSETf 26828
#define IPV4SIPf 26829
#define IPV4SIPEQUALDIPFWDf 26830
#define IPV4SIPEQUALDIPSNPf 26831
#define IPV4SIPISMCFWDf 26832
#define IPV4SIPISMCSNPf 26833
#define IPV4SUBNETf 26834
#define IPV4SUBNETMASKf 26835
#define IPV4SUBNETTCf 26836
#define IPV4SUBNETTCVALIDf 26837
#define IPV4SUBNETVALIDf 26838
#define IPV4SUBNETVIDf 26839
#define IPV4TOSf 26840
#define IPV4TOTALLENGTHERRORFWDf 26841
#define IPV4TOTALLENGTHERRORSNPf 26842
#define IPV4TTLf 26843
#define IPV4TTL0FWDf 26844
#define IPV4TTL0SNPf 26845
#define IPV4TTL1FWDf 26846
#define IPV4TTL1SNPf 26847
#define IPV4UC__BFD_ENABLEf 26848
#define IPV4UC__CLASS_IDf 26849
#define IPV4UC__COPY_TO_CPUf 26850
#define IPV4UC__DATAf 26851
#define IPV4UC__DATA_0f 26852
#define IPV4UC__DATA_1f 26853
#define IPV4UC__DO_NOT_CHANGE_TTLf 26854
#define IPV4UC__DST_DISCARDf 26855
#define IPV4UC__ECMPf 26856
#define IPV4UC__ECMP_PTRf 26857
#define IPV4UC__EH_QUEUE_TAGf 26858
#define IPV4UC__EH_TAG_TYPEf 26859
#define IPV4UC__EH_TMf 26860
#define IPV4UC__FLEX_CTR_BASE_COUNTER_IDXf 26861
#define IPV4UC__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 26862
#define IPV4UC__FLEX_CTR_OFFSET_MODEf 26863
#define IPV4UC__FLEX_CTR_POOL_NUMBERf 26864
#define IPV4UC__FLEX_CTR_POOL_NUMBER_RESERVEDf 26865
#define IPV4UC__GLPf 26866
#define IPV4UC__HASH_LSBf 26867
#define IPV4UC__IP_ADDRf 26868
#define IPV4UC__KEYf 26869
#define IPV4UC__KEY_0f 26870
#define IPV4UC__L3_INTF_NUMf 26871
#define IPV4UC__L3_OIFf 26872
#define IPV4UC__L3_OIF_RESERVEDf 26873
#define IPV4UC__LOCAL_ADDRESSf 26874
#define IPV4UC__MAC_ADDRf 26875
#define IPV4UC__NEXT_HOP_INDEXf 26876
#define IPV4UC__NEXT_HOP_INDEX_RESERVEDf 26877
#define IPV4UC__PRIf 26878
#define IPV4UC__RESERVEDf 26879
#define IPV4UC__RESERVED1f 26880
#define IPV4UC__RESERVED_0f 26881
#define IPV4UC__RESERVED_1f 26882
#define IPV4UC__RESERVED_104_101f 26883
#define IPV4UC__RESERVED_104_82f 26884
#define IPV4UC__RESERVED_104_87f 26885
#define IPV4UC__RESERVED_2f 26886
#define IPV4UC__RESERVED_209_209f 26887
#define IPV4UC__RPEf 26888
#define IPV4UC__RSVD_NEXT_HOP_INDEXf 26889
#define IPV4UC__RSVD_VRF_IDf 26890
#define IPV4UC__SIRIUS_Q_TAGf 26891
#define IPV4UC__VRF_IDf 26892
#define IPV4UC_EXT__BFD_ENABLEf 26893
#define IPV4UC_EXT__CLASS_IDf 26894
#define IPV4UC_EXT__COPY_TO_CPUf 26895
#define IPV4UC_EXT__DATA_0f 26896
#define IPV4UC_EXT__DATA_1f 26897
#define IPV4UC_EXT__DO_NOT_CHANGE_TTLf 26898
#define IPV4UC_EXT__DST_DISCARDf 26899
#define IPV4UC_EXT__EH_QUEUE_TAGf 26900
#define IPV4UC_EXT__EH_TAG_TYPEf 26901
#define IPV4UC_EXT__FLEX_CTR_BASE_COUNTER_IDXf 26902
#define IPV4UC_EXT__FLEX_CTR_OFFSET_MODEf 26903
#define IPV4UC_EXT__FLEX_CTR_POOL_NUMBERf 26904
#define IPV4UC_EXT__GLPf 26905
#define IPV4UC_EXT__HASH_LSBf 26906
#define IPV4UC_EXT__IP_ADDRf 26907
#define IPV4UC_EXT__KEY_0f 26908
#define IPV4UC_EXT__L3_INTF_NUMf 26909
#define IPV4UC_EXT__LOCAL_ADDRESSf 26910
#define IPV4UC_EXT__MAC_ADDRf 26911
#define IPV4UC_EXT__PRIf 26912
#define IPV4UC_EXT__RESERVED_104_101f 26913
#define IPV4UC_EXT__RESERVED_209_192f 26914
#define IPV4UC_EXT__RESERVED_EH_TMf 26915
#define IPV4UC_EXT__RPEf 26916
#define IPV4UC_EXT__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 26917
#define IPV4UC_EXT__RSVD_FLEX_CTR_POOL_NUMBERf 26918
#define IPV4UC_EXT__RSVD_VRF_IDf 26919
#define IPV4UC_EXT__SIRIUS_Q_TAGf 26920
#define IPV4UC_EXT__VRF_IDf 26921
#define IPV4VERSIONERRORFWDf 26922
#define IPV4VERSIONERRORSNPf 26923
#define IPV4_ACL_144_ENf 26924
#define IPV4_ACL_MODEf 26925
#define IPV4_ACL_TYPEf 26926
#define IPV4_CHECKSUM_ERRf 26927
#define IPV4_CHECKSUM_ERROR_FWDf 26928
#define IPV4_CHECKSUM_ERROR_INTf 26929
#define IPV4_CHECKSUM_ERROR_INT_MASKf 26930
#define IPV4_CHECKSUM_ERROR_SNPf 26931
#define IPV4_CHECKSUM_ERR_DISINTf 26932
#define IPV4_CHKSUM_ENABLEf 26933
#define IPV4_CREATE_ENf 26934
#define IPV4_DA_ENABLEf 26935
#define IPV4_DF_SELf 26936
#define IPV4_DIP_EQUALS_ZERO_INTf 26937
#define IPV4_DIP_EQUALS_ZERO_INT_MASKf 26938
#define IPV4_DIP_MASKf 26939
#define IPV4_DIP_ZERO_FWDf 26940
#define IPV4_DIP_ZERO_SNPf 26941
#define IPV4_DST_HASH_ENABLEf 26942
#define IPV4_ENABLEf 26943
#define IPV4_EXP_TO_TOS_MAPf 26944
#define IPV4_FIELD_BITMAP_Af 26945
#define IPV4_FIELD_BITMAP_Bf 26946
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 26947
#define IPV4_FLAGSf 26948
#define IPV4_FRAGMENTATION_CHECKf 26949
#define IPV4_FRAGMENTED_FWDf 26950
#define IPV4_FRAGMENTED_SNPf 26951
#define IPV4_FRAGMENT_OFFSETf 26952
#define IPV4_FWD_MODEf 26953
#define IPV4_HAS_OPTIONS_FWDf 26954
#define IPV4_HAS_OPTIONS_SNPf 26955
#define IPV4_HDR_CHECK_DROP_ENABLEf 26956
#define IPV4_HEADER_CHECKSUM_CHECKf 26957
#define IPV4_HEADER_LENGTH_CHECKf 26958
#define IPV4_HEADER_LENGTH_ERROR_FWDf 26959
#define IPV4_HEADER_LENGTH_ERROR_INTf 26960
#define IPV4_HEADER_LENGTH_ERROR_INT_MASKf 26961
#define IPV4_HEADER_LENGTH_ERROR_SNPf 26962
#define IPV4_HIT_BIT_MODEf 26963
#define IPV4_ICMP_FRAGf 26964
#define IPV4_ICMP_FRAG_DISINTf 26965
#define IPV4_ICMP_PROTOCOLf 26966
#define IPV4_IDf 26967
#define IPV4_IDENTIFICATIONf 26968
#define IPV4_ID_MASKf 26969
#define IPV4_INV_DAf 26970
#define IPV4_INV_DA_DISINTf 26971
#define IPV4_INV_SAf 26972
#define IPV4_INV_SA_DISINTf 26973
#define IPV4_KEYf 26974
#define IPV4_KEY_UNUSEDf 26975
#define IPV4_LENGTH_CHECKf 26976
#define IPV4_LEN_ERRf 26977
#define IPV4_LEN_ERR_DISINTf 26978
#define IPV4_MC_MACDA_CHECK_ENABLEf 26979
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 26980
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 26981
#define IPV4_MINIMUM_LENGTH_CHECKf 26982
#define IPV4_MULTICAST_TERMINATION_ALLOWEDf 26983
#define IPV4_OPTIONSf 26984
#define IPV4_OPTIONS_DISINTf 26985
#define IPV4_OPTIONS_INTf 26986
#define IPV4_OPTIONS_INT_MASKf 26987
#define IPV4_OVER_MPLS_PARSER_LEAF_CONTEXTf 26988
#define IPV4_OVER_MPLS_PARSER_LEAF_CONTEXT_MASKf 26989
#define IPV4_PKT_LEN_ERRf 26990
#define IPV4_PKT_LEN_ERR_DISINTf 26991
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 26992
#define IPV4_RESVf 26993
#define IPV4_RESVD_MC_PKT_DROPf 26994
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 26995
#define IPV4_RESVD_MC_PKT_TO_CPUf 26996
#define IPV4_RUNT_HDRf 26997
#define IPV4_RUNT_HDR_DISINTf 26998
#define IPV4_RUNT_PKTf 26999
#define IPV4_RUNT_PKT_DISINTf 27000
#define IPV4_SA_ENABLEf 27001
#define IPV4_SA_EQ_DAf 27002
#define IPV4_SA_EQ_DA_DISINTf 27003
#define IPV4_SA_OR_DA_LPBKf 27004
#define IPV4_SA_OR_DA_LPBK_DISINTf 27005
#define IPV4_SA_OR_DA_MARTIANf 27006
#define IPV4_SA_OR_DA_MARTIAN_DISINTf 27007
#define IPV4_SA_OR_DA_MATCHf 27008
#define IPV4_SA_OR_DA_MATCH_DISINTf 27009
#define IPV4_SIPf 27010
#define IPV4_SIP_EQUALS_DIP_INTf 27011
#define IPV4_SIP_EQUALS_DIP_INT_MASKf 27012
#define IPV4_SIP_EQUAL_DIP_FWDf 27013
#define IPV4_SIP_EQUAL_DIP_SNPf 27014
#define IPV4_SIP_IS_MC_FWDf 27015
#define IPV4_SIP_IS_MC_INTf 27016
#define IPV4_SIP_IS_MC_INT_MASKf 27017
#define IPV4_SIP_IS_MC_SNPf 27018
#define IPV4_SIP_MASKf 27019
#define IPV4_SIP_ROUTINGf 27020
#define IPV4_SIZE_WITH_ETH_IP_KEYf 27021
#define IPV4_SIZE_WITH_GRE_4_KEYf 27022
#define IPV4_SIZE_WITH_GRE_8_KEYf 27023
#define IPV4_SRC_0f 27024
#define IPV4_SRC_1f 27025
#define IPV4_SRC_10f 27026
#define IPV4_SRC_11f 27027
#define IPV4_SRC_12f 27028
#define IPV4_SRC_13f 27029
#define IPV4_SRC_14f 27030
#define IPV4_SRC_15f 27031
#define IPV4_SRC_2f 27032
#define IPV4_SRC_3f 27033
#define IPV4_SRC_4f 27034
#define IPV4_SRC_5f 27035
#define IPV4_SRC_6f 27036
#define IPV4_SRC_7f 27037
#define IPV4_SRC_8f 27038
#define IPV4_SRC_9f 27039
#define IPV4_SRC_HASH_ENABLEf 27040
#define IPV4_SUBNETf 27041
#define IPV4_SUBNET_MASKf 27042
#define IPV4_SUBNET_TCf 27043
#define IPV4_SUBNET_TC_VALIDf 27044
#define IPV4_SUBNET_VALIDf 27045
#define IPV4_SUBNET_VIDf 27046
#define IPV4_TCP_UDP_FIELD_BITMAP_Af 27047
#define IPV4_TCP_UDP_FIELD_BITMAP_Bf 27048
#define IPV4_TCP_UDP_HASH_ENABLEf 27049
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 27050
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 27051
#define IPV4_TERMINATION_ALLOWEDf 27052
#define IPV4_TOSf 27053
#define IPV4_TOS_MODELf 27054
#define IPV4_TOS_TO_FLAGSf 27055
#define IPV4_TOS_TTL_0f 27056
#define IPV4_TOS_TTL_1f 27057
#define IPV4_TOS_TTL_10f 27058
#define IPV4_TOS_TTL_11f 27059
#define IPV4_TOS_TTL_12f 27060
#define IPV4_TOS_TTL_13f 27061
#define IPV4_TOS_TTL_14f 27062
#define IPV4_TOS_TTL_15f 27063
#define IPV4_TOS_TTL_2f 27064
#define IPV4_TOS_TTL_3f 27065
#define IPV4_TOS_TTL_4f 27066
#define IPV4_TOS_TTL_5f 27067
#define IPV4_TOS_TTL_6f 27068
#define IPV4_TOS_TTL_7f 27069
#define IPV4_TOS_TTL_8f 27070
#define IPV4_TOS_TTL_9f 27071
#define IPV4_TOTAL_LENGTH_ERROR_FWDf 27072
#define IPV4_TOTAL_LENGTH_ERROR_INTf 27073
#define IPV4_TOTAL_LENGTH_ERROR_INT_MASKf 27074
#define IPV4_TOTAL_LENGTH_ERROR_SNPf 27075
#define IPV4_TOTAL_PACKET_LENGTH_CHECKf 27076
#define IPV4_TTLf 27077
#define IPV4_TTL_0_FWDf 27078
#define IPV4_TTL_0_SNPf 27079
#define IPV4_TTL_1_FWDf 27080
#define IPV4_TTL_1_SNPf 27081
#define IPV4_TTL_EQUALS_ONE_INTf 27082
#define IPV4_TTL_EQUALS_ONE_INT_MASKf 27083
#define IPV4_TTL_EQUALS_ZERO_INTf 27084
#define IPV4_TTL_EQUALS_ZERO_INT_MASKf 27085
#define IPV4_TTL_MODELf 27086
#define IPV4_TUNNEL_ENTRY_FORMATf 27087
#define IPV4_TUNNEL_REMARKf 27088
#define IPV4_UNKNOWN_HEADER_CODE_ETHERNET_TYPEf 27089
#define IPV4_UNKNOWN_HEADER_CODE_PROTOCOLf 27090
#define IPV4_UNUSEDf 27091
#define IPV4_UNUSED_0f 27092
#define IPV4_UNUSED_1f 27093
#define IPV4_UNUSED_2f 27094
#define IPV4_VERSION_CHECKf 27095
#define IPV4_VERSION_ERROR_FWDf 27096
#define IPV4_VERSION_ERROR_INTf 27097
#define IPV4_VERSION_ERROR_INT_MASKf 27098
#define IPV4_VERSION_ERROR_SNPf 27099
#define IPV4_VLAN_HASH_ENABLEf 27100
#define IPV6__ALLOWED_PORT_BITMAPf 27101
#define IPV6__ALLOWED_PORT_BITMAP_W0f 27102
#define IPV6__ALLOWED_PORT_BITMAP_W1f 27103
#define IPV6__ALLOWED_PORT_BITMAP_W2f 27104
#define IPV6__ALLOWED_PORT_BITMAP_W3f 27105
#define IPV6__ALLOWED_PORT_BITMAP_W4f 27106
#define IPV6__ALLOWED_PORT_BITMAP_W5f 27107
#define IPV6__BFD_ENABLEf 27108
#define IPV6__CTRL_PKTS_TO_CPUf 27109
#define IPV6__DIPf 27110
#define IPV6__DIP_MASKf 27111
#define IPV6__DONOT_CHANGE_INNER_HDR_DSCPf 27112
#define IPV6__GRE_PAYLOAD_IPV4f 27113
#define IPV6__GRE_PAYLOAD_IPV6f 27114
#define IPV6__IGNORE_UDP_CHECKSUMf 27115
#define IPV6__IINTFf 27116
#define IPV6__IP_ADDRf 27117
#define IPV6__IP_ADDR_MASKf 27118
#define IPV6__KEYf 27119
#define IPV6__KEY_TYPE_MASKf 27120
#define IPV6__L3_IIFf 27121
#define IPV6__L4_DATAf 27122
#define IPV6__L4_DATA_MASKf 27123
#define IPV6__MASKf 27124
#define IPV6__PAYLOAD_IPV4f 27125
#define IPV6__PAYLOAD_IPV6f 27126
#define IPV6__PROTOCOLf 27127
#define IPV6__PROTOCOL_MASKf 27128
#define IPV6__SIPf 27129
#define IPV6__SIP_MASKf 27130
#define IPV6__SUB_TUNNEL_TYPEf 27131
#define IPV6__TUNNEL_CLASS_IDf 27132
#define IPV6__TUNNEL_TYPEf 27133
#define IPV6__UDP_TUNNEL_TYPEf 27134
#define IPV6__USE_OUTER_HDR_DSCPf 27135
#define IPV6__USE_OUTER_HDR_TTLf 27136
#define IPV6ADDOFFSETTOBASEf 27137
#define IPV6ENABLEf 27138
#define IPV6EXPTOTCMAPf 27139
#define IPV6L3_ENABLEf 27140
#define IPV6MC__CLASS_IDf 27141
#define IPV6MC__DATA_0f 27142
#define IPV6MC__DATA_1f 27143
#define IPV6MC__DATA_2f 27144
#define IPV6MC__DATA_3f 27145
#define IPV6MC__DST_DISCARDf 27146
#define IPV6MC__DUMMY_0f 27147
#define IPV6MC__EXPECTED_L3_IIFf 27148
#define IPV6MC__FLEX_CTR_BASE_COUNTER_IDXf 27149
#define IPV6MC__FLEX_CTR_OFFSET_MODEf 27150
#define IPV6MC__FLEX_CTR_POOL_NUMBERf 27151
#define IPV6MC__GROUP_IP_ADDR_LWR_64f 27152
#define IPV6MC__GROUP_IP_ADDR_LWR_96f 27153
#define IPV6MC__GROUP_IP_ADDR_UPR_24f 27154
#define IPV6MC__GROUP_IP_ADDR_UPR_56f 27155
#define IPV6MC__HASH_LSBf 27156
#define IPV6MC__IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 27157
#define IPV6MC__IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 27158
#define IPV6MC__IPV6_SIP_LINK_LOCAL_DROPf 27159
#define IPV6MC__KEY_0f 27160
#define IPV6MC__KEY_1f 27161
#define IPV6MC__KEY_2f 27162
#define IPV6MC__KEY_3f 27163
#define IPV6MC__L3MC_INDEXf 27164
#define IPV6MC__L3MC_INDEX_RESERVEDf 27165
#define IPV6MC__L3_IIFf 27166
#define IPV6MC__PRIf 27167
#define IPV6MC__RESERVED_0f 27168
#define IPV6MC__RESERVED_1f 27169
#define IPV6MC__RESERVED_104_97f 27170
#define IPV6MC__RESERVED_2f 27171
#define IPV6MC__RESERVED_209_175f 27172
#define IPV6MC__RESERVED_3f 27173
#define IPV6MC__RESERVED_314_312f 27174
#define IPV6MC__RESERVED_419_379f 27175
#define IPV6MC__RESERVED_DATA00f 27176
#define IPV6MC__RESERVED_DATA01f 27177
#define IPV6MC__RESERVED_KEY2f 27178
#define IPV6MC__RPA_IDf 27179
#define IPV6MC__RPEf 27180
#define IPV6MC__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 27181
#define IPV6MC__RSVD_FLEX_CTR_POOL_NUMBERf 27182
#define IPV6MC__RSVD_L3MC_INDEXf 27183
#define IPV6MC__RSVD_L3_IIFf 27184
#define IPV6MC__RSVD_VRF_IDf 27185
#define IPV6MC__SOURCE_IP_ADDR_LWR_64f 27186
#define IPV6MC__SOURCE_IP_ADDR_UPR_64f 27187
#define IPV6MC__TRILL_NETWORK_RECEIVERS_PRESENTf 27188
#define IPV6MC__VLAN_IDf 27189
#define IPV6MC__VLAN_ID_BIT12f 27190
#define IPV6MC__VRF_IDf 27191
#define IPV6OPCODEVALIDf 27192
#define IPV6OVERMPLSPARSERPMFPROFILEf 27193
#define IPV6SEMOFFSETf 27194
#define IPV6UC__BFD_ENABLEf 27195
#define IPV6UC__CLASS_IDf 27196
#define IPV6UC__COPY_TO_CPUf 27197
#define IPV6UC__DATA_0f 27198
#define IPV6UC__DATA_1f 27199
#define IPV6UC__DATA_2f 27200
#define IPV6UC__DATA_3f 27201
#define IPV6UC__DO_NOT_CHANGE_TTLf 27202
#define IPV6UC__DST_DISCARDf 27203
#define IPV6UC__ECMPf 27204
#define IPV6UC__ECMP_PTRf 27205
#define IPV6UC__EH_QUEUE_TAGf 27206
#define IPV6UC__EH_TAG_TYPEf 27207
#define IPV6UC__EH_TMf 27208
#define IPV6UC__FLEX_CTR_BASE_COUNTER_IDXf 27209
#define IPV6UC__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 27210
#define IPV6UC__FLEX_CTR_OFFSET_MODEf 27211
#define IPV6UC__FLEX_CTR_POOL_NUMBERf 27212
#define IPV6UC__FLEX_CTR_POOL_NUMBER_RESERVEDf 27213
#define IPV6UC__GLPf 27214
#define IPV6UC__HASH_LSBf 27215
#define IPV6UC__IP_ADDR_LWR_64f 27216
#define IPV6UC__IP_ADDR_UPR_64f 27217
#define IPV6UC__KEY_0f 27218
#define IPV6UC__KEY_1f 27219
#define IPV6UC__L3_INTF_NUMf 27220
#define IPV6UC__L3_OIFf 27221
#define IPV6UC__L3_OIF_RESERVEDf 27222
#define IPV6UC__LOCAL_ADDRESSf 27223
#define IPV6UC__MAC_ADDRf 27224
#define IPV6UC__NEXT_HOP_INDEXf 27225
#define IPV6UC__NEXT_HOP_INDEX_RESERVEDf 27226
#define IPV6UC__PRIf 27227
#define IPV6UC__RESERVEDf 27228
#define IPV6UC__RESERVED_0f 27229
#define IPV6UC__RESERVED_1f 27230
#define IPV6UC__RESERVED_104_83f 27231
#define IPV6UC__RESERVED_104_85f 27232
#define IPV6UC__RESERVED_209f 27233
#define IPV6UC__RESERVED_209_209f 27234
#define IPV6UC__RESERVED_314_311f 27235
#define IPV6UC__RESERVED_314_312f 27236
#define IPV6UC__RESERVED_419_340f 27237
#define IPV6UC__RESERVED_DATA0f 27238
#define IPV6UC__RESERVED_DATA1f 27239
#define IPV6UC__RPEf 27240
#define IPV6UC__RSVD_NEXT_HOP_INDEXf 27241
#define IPV6UC__RSVD_VRF_IDf 27242
#define IPV6UC__SIRIUS_Q_TAGf 27243
#define IPV6UC__VRF_IDf 27244
#define IPV6UC_EXT__BFD_ENABLEf 27245
#define IPV6UC_EXT__CLASS_IDf 27246
#define IPV6UC_EXT__COPY_TO_CPUf 27247
#define IPV6UC_EXT__DATA_1f 27248
#define IPV6UC_EXT__DATA_2f 27249
#define IPV6UC_EXT__DATA_3f 27250
#define IPV6UC_EXT__DO_NOT_CHANGE_TTLf 27251
#define IPV6UC_EXT__DST_DISCARDf 27252
#define IPV6UC_EXT__EH_QUEUE_TAGf 27253
#define IPV6UC_EXT__EH_TAG_TYPEf 27254
#define IPV6UC_EXT__FLEX_CTR_BASE_COUNTER_IDXf 27255
#define IPV6UC_EXT__FLEX_CTR_OFFSET_MODEf 27256
#define IPV6UC_EXT__FLEX_CTR_POOL_NUMBERf 27257
#define IPV6UC_EXT__GLPf 27258
#define IPV6UC_EXT__HASH_LSBf 27259
#define IPV6UC_EXT__IP_ADDR_LWR_64f 27260
#define IPV6UC_EXT__IP_ADDR_UPR_64f 27261
#define IPV6UC_EXT__KEY_0f 27262
#define IPV6UC_EXT__KEY_1f 27263
#define IPV6UC_EXT__L3_INTF_NUMf 27264
#define IPV6UC_EXT__LOCAL_ADDRESSf 27265
#define IPV6UC_EXT__MAC_ADDRf 27266
#define IPV6UC_EXT__PRIf 27267
#define IPV6UC_EXT__RESERVED_104_82f 27268
#define IPV6UC_EXT__RESERVED_209_192f 27269
#define IPV6UC_EXT__RESERVED_314_313f 27270
#define IPV6UC_EXT__RESERVED_419_341f 27271
#define IPV6UC_EXT__RESERVED_EH_TMf 27272
#define IPV6UC_EXT__RPEf 27273
#define IPV6UC_EXT__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 27274
#define IPV6UC_EXT__RSVD_FLEX_CTR_POOL_NUMBERf 27275
#define IPV6UC_EXT__RSVD_VRF_IDf 27276
#define IPV6UC_EXT__SIRIUS_Q_TAGf 27277
#define IPV6UC_EXT__VRF_IDf 27278
#define IPV6_128_ENf 27279
#define IPV6_ACL_144_ENf 27280
#define IPV6_ACL_FULL_NO_URPFf 27281
#define IPV6_ACL_MODEf 27282
#define IPV6_ACL_TYPEf 27283
#define IPV6_COLLAPSED_ADDR_SELECT_Af 27284
#define IPV6_COLLAPSED_ADDR_SELECT_Bf 27285
#define IPV6_CREATE_ENf 27286
#define IPV6_DA_ENABLEf 27287
#define IPV6_DF_SELf 27288
#define IPV6_DIP_IS_MC_INTf 27289
#define IPV6_DIP_IS_MC_INT_MASKf 27290
#define IPV6_DIP_MASKf 27291
#define IPV6_DST_HASH_ENABLEf 27292
#define IPV6_ENABLEf 27293
#define IPV6_EXP_TO_TC_MAPf 27294
#define IPV6_FIELD_BITMAP_Af 27295
#define IPV6_FIELD_BITMAP_Bf 27296
#define IPV6_FLf 27297
#define IPV6_FL_MASKf 27298
#define IPV6_FULL_ACLf 27299
#define IPV6_FWD_MODEf 27300
#define IPV6_HDR_CHECK_DROP_ENABLEf 27301
#define IPV6_HIT_BIT_MODEf 27302
#define IPV6_HOP_BY_HOP_INTf 27303
#define IPV6_HOP_BY_HOP_INT_MASKf 27304
#define IPV6_HOP_COUNT_0_FWDf 27305
#define IPV6_HOP_COUNT_0_SNPf 27306
#define IPV6_HOP_COUNT_1_FWDf 27307
#define IPV6_HOP_COUNT_1_SNPf 27308
#define IPV6_INV_DAf 27309
#define IPV6_INV_DA_DISINTf 27310
#define IPV6_INV_SAf 27311
#define IPV6_INV_SA_DISINTf 27312
#define IPV6_IPV4_COMPATIBLE_DESTINATION_FWDf 27313
#define IPV6_IPV4_COMPATIBLE_DESTINATION_SNPf 27314
#define IPV6_IPV4_COMPATIBLE_DST_INTf 27315
#define IPV6_IPV4_COMPATIBLE_DST_INT_MASKf 27316
#define IPV6_IPV4_MAPPED_DESTINATION_FWDf 27317
#define IPV6_IPV4_MAPPED_DESTINATION_SNPf 27318
#define IPV6_IPV4_MAPPED_DST_INTf 27319
#define IPV6_IPV4_MAPPED_DST_INT_MASKf 27320
#define IPV6_LENGTH_CHECKf 27321
#define IPV6_LINK_LOCAL_DESTINATION_FWDf 27322
#define IPV6_LINK_LOCAL_DESTINATION_SNPf 27323
#define IPV6_LINK_LOCAL_DST_INTf 27324
#define IPV6_LINK_LOCAL_DST_INT_MASKf 27325
#define IPV6_LINK_LOCAL_SOURCE_FWDf 27326
#define IPV6_LINK_LOCAL_SOURCE_SNPf 27327
#define IPV6_LINK_LOCAL_SRC_INTf 27328
#define IPV6_LINK_LOCAL_SRC_INT_MASKf 27329
#define IPV6_LOOPBACK_ADDRESS_FWDf 27330
#define IPV6_LOOPBACK_ADDRESS_SNPf 27331
#define IPV6_LOOPBACK_INTf 27332
#define IPV6_LOOPBACK_INT_MASKf 27333
#define IPV6_LOWER_KEYf 27334
#define IPV6_LOWER_KEY_UNUSEDf 27335
#define IPV6_MC_MACDA_CHECK_ENABLEf 27336
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 27337
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 27338
#define IPV6_MIN_FRAG_SIZE_ENABLEf 27339
#define IPV6_MULTICAST_DESTINATION_FWDf 27340
#define IPV6_MULTICAST_DESTINATION_SNPf 27341
#define IPV6_MULTICAST_SOURCE_FWDf 27342
#define IPV6_MULTICAST_SOURCE_SNPf 27343
#define IPV6_MULTICAST_TERMINATION_ALLOWEDf 27344
#define IPV6_NEXT_HEADER_NULL_FWDf 27345
#define IPV6_NEXT_HEADER_NULL_SNPf 27346
#define IPV6_OVER_MPLS_PARSER_LEAF_CONTEXTf 27347
#define IPV6_OVER_MPLS_PARSER_LEAF_CONTEXT_MASKf 27348
#define IPV6_PKT_LEN_ERRf 27349
#define IPV6_PKT_LEN_ERR_DISINTf 27350
#define IPV6_PREFIXf 27351
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 27352
#define IPV6_RESVf 27353
#define IPV6_RESVD_MC_PKT_DROPf 27354
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 27355
#define IPV6_RESVD_MC_PKT_TO_CPUf 27356
#define IPV6_ROUTING_HEADER_TYPE_0_DROPf 27357
#define IPV6_RUNT_PKTf 27358
#define IPV6_RUNT_PKT_DISINTf 27359
#define IPV6_SA_ENABLEf 27360
#define IPV6_SA_EQ_DAf 27361
#define IPV6_SA_EQ_DA_DISINTf 27362
#define IPV6_SA_OR_DA_LPBKf 27363
#define IPV6_SA_OR_DA_LPBK_DISINTf 27364
#define IPV6_SA_OR_DA_MATCHf 27365
#define IPV6_SA_OR_DA_MATCH_DISINTf 27366
#define IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf 27367
#define IPV6_SIP_IS_MC_INTf 27368
#define IPV6_SIP_IS_MC_INT_MASKf 27369
#define IPV6_SIP_LINK_LOCAL_DROPf 27370
#define IPV6_SIP_MASKf 27371
#define IPV6_SITE_LOCAL_DESTINATION_FWDf 27372
#define IPV6_SITE_LOCAL_DESTINATION_SNPf 27373
#define IPV6_SITE_LOCAL_DST_INTf 27374
#define IPV6_SITE_LOCAL_DST_INT_MASKf 27375
#define IPV6_SITE_LOCAL_SOURCE_FWDf 27376
#define IPV6_SITE_LOCAL_SOURCE_SNPf 27377
#define IPV6_SITE_LOCAL_SRC_INTf 27378
#define IPV6_SITE_LOCAL_SRC_INT_MASKf 27379
#define IPV6_SRCDST_FIELD_SELf 27380
#define IPV6_SRC_HASH_ENABLEf 27381
#define IPV6_TCP_UDP_FIELD_BITMAP_Af 27382
#define IPV6_TCP_UDP_FIELD_BITMAP_Bf 27383
#define IPV6_TCP_UDP_HASH_ENABLEf 27384
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 27385
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 27386
#define IPV6_TERMINATION_ALLOWEDf 27387
#define IPV6_TOTAL_PACKET_LENGTH_CHECKf 27388
#define IPV6_TO_IPV4_ADDRESS_MAP_ENABLEf 27389
#define IPV6_TO_IPV4_MAP_DIP_VALIDf 27390
#define IPV6_TO_IPV4_MAP_OFFSET_DEFAULTf 27391
#define IPV6_TO_IPV4_MAP_OFFSET_SETf 27392
#define IPV6_TO_IPV4_MAP_SIP_VALIDf 27393
#define IPV6_TTL_EQUALS_ONE_INTf 27394
#define IPV6_TTL_EQUALS_ONE_INT_MASKf 27395
#define IPV6_TTL_EQUALS_ZERO_INTf 27396
#define IPV6_TTL_EQUALS_ZERO_INT_MASKf 27397
#define IPV6_UNSPECIFIED_DESTINATION_FWDf 27398
#define IPV6_UNSPECIFIED_DESTINATION_SNPf 27399
#define IPV6_UNSPECIFIED_DST_INTf 27400
#define IPV6_UNSPECIFIED_DST_INT_MASKf 27401
#define IPV6_UNSPECIFIED_SOURCE_FWDf 27402
#define IPV6_UNSPECIFIED_SOURCE_SNPf 27403
#define IPV6_UNSPECIFIED_SRC_INTf 27404
#define IPV6_UNSPECIFIED_SRC_INT_MASKf 27405
#define IPV6_UNUSEDf 27406
#define IPV6_UNUSED_0f 27407
#define IPV6_UNUSED_1f 27408
#define IPV6_UNUSED_2f 27409
#define IPV6_UNUSED_3f 27410
#define IPV6_UPPER_KEYf 27411
#define IPV6_UPPER_KEY_UNUSEDf 27412
#define IPV6_VERSION_CHECKf 27413
#define IPV6_VERSION_ERROR_FWDf 27414
#define IPV6_VERSION_ERROR_INTf 27415
#define IPV6_VERSION_ERROR_INT_MASKf 27416
#define IPV6_VERSION_ERROR_SNPf 27417
#define IPV6_VLAN_HASH_ENABLEf 27418
#define IP_ADDRf 27419
#define IP_ADDR0f 27420
#define IP_ADDR0_LWRf 27421
#define IP_ADDR0_UPRf 27422
#define IP_ADDR1f 27423
#define IP_ADDR1_LWRf 27424
#define IP_ADDR1_UPRf 27425
#define IP_ADDRESSf 27426
#define IP_ADDRESS_0f 27427
#define IP_ADDRESS_1f 27428
#define IP_ADDRESS_MASKf 27429
#define IP_ADDR_HIf 27430
#define IP_ADDR_Lf 27431
#define IP_ADDR_LOf 27432
#define IP_ADDR_LWR_64f 27433
#define IP_ADDR_L_MASKf 27434
#define IP_ADDR_MASKf 27435
#define IP_ADDR_MASK0f 27436
#define IP_ADDR_MASK0_LWRf 27437
#define IP_ADDR_MASK0_UPRf 27438
#define IP_ADDR_MASK1f 27439
#define IP_ADDR_MASK1_LWRf 27440
#define IP_ADDR_MASK1_UPRf 27441
#define IP_ADDR_Uf 27442
#define IP_ADDR_UNUSEDf 27443
#define IP_ADDR_UPR_64f 27444
#define IP_ADDR_U_MASKf 27445
#define IP_CNT_CONFIGf 27446
#define IP_COMP_MC_INVALID_IP_FWDf 27447
#define IP_COMP_MC_INVALID_IP_SNPf 27448
#define IP_COUNTERS_PARITY_ENf 27449
#define IP_COUNTERS_PAR_ERRf 27450
#define IP_DEFAULT_ETHERNET_VSIf 27451
#define IP_DIP_ENABLEf 27452
#define IP_DROP_MASKf 27453
#define IP_DSCP_ENABLEf 27454
#define IP_DSCP_PROFILEf 27455
#define IP_ECN_ENABLEf 27456
#define IP_FIRST_FRAG_CHECK_ENABLEf 27457
#define IP_ICMP_CODE_ENABLEf 27458
#define IP_ICMP_TYPE_ENABLEf 27459
#define IP_INTF_CREDITSf 27460
#define IP_INTRf 27461
#define IP_IPFIX_INTF_ENABLEf 27462
#define IP_IPV4_MASK_PROFILEf 27463
#define IP_IPV6_LABEL_ENABLEf 27464
#define IP_IPV6_MASK_PROFILEf 27465
#define IP_LENGTHf 27466
#define IP_LENGTH0f 27467
#define IP_LENGTH1f 27468
#define IP_LEN_FAIL_DROPf 27469
#define IP_MPLS_ENTRYf 27470
#define IP_MPLS_ENTRY_SIZEf 27471
#define IP_MULTICAST_TCAM_TMf 27472
#define IP_NEXT_PROTOCOL_ETHER_IPf 27473
#define IP_NEXT_PROTOCOL_GRE_ETHERNETf 27474
#define IP_NEXT_PROTOCOL_OPTION_WITH_GREf 27475
#define IP_OPTION_CONTROL_PROFILE_TABLE_CORRUPT_ENf 27476
#define IP_OPTION_CONTROL_PROFILE_TABLE_PAR_ENf 27477
#define IP_OPTION_CONTROL_PROFILE_TABLE_PMf 27478
#define IP_OPTION_CONTROL_PROFILE_TABLE_TMf 27479
#define IP_OPTION_PROFILE_INDEXf 27480
#define IP_PKT_LENGTHf 27481
#define IP_PORT_1_8_PG0f 27482
#define IP_PORT_1_8_PG1f 27483
#define IP_PORT_1_8_PG2f 27484
#define IP_PORT_1_8_PG3f 27485
#define IP_PORT_1_8_PG4f 27486
#define IP_PORT_1_8_PG5f 27487
#define IP_PORT_1_8_PG6f 27488
#define IP_PORT_1_8_PG7f 27489
#define IP_PORT_9_16_PG0f 27490
#define IP_PORT_9_16_PG1f 27491
#define IP_PORT_9_16_PG2f 27492
#define IP_PORT_9_16_PG3f 27493
#define IP_PORT_9_16_PG4f 27494
#define IP_PORT_9_16_PG5f 27495
#define IP_PORT_9_16_PG6f 27496
#define IP_PORT_9_16_PG7f 27497
#define IP_PROTOf 27498
#define IP_PROTOCOLf 27499
#define IP_PROTOCOL_CUSTOM_1f 27500
#define IP_PROTOCOL_CUSTOM_2f 27501
#define IP_PROTOCOL_ENABLEf 27502
#define IP_PROTOCOL_GREf 27503
#define IP_PROTO_MASKf 27504
#define IP_PROT_OVERLAY_ENf 27505
#define IP_SIP_ENABLEf 27506
#define IP_TCP_DEST_PORT_ENABLEf 27507
#define IP_TCP_SRC_PORT_ENABLEf 27508
#define IP_TOS_MARKING_DSCPf 27509
#define IP_TOS_MARKING_EXPf 27510
#define IP_TRANSACTION_COUNTERf 27511
#define IP_TTL_TOS_PROFILEf 27512
#define IP_TUNNEL_ACTION_DROPf 27513
#define IP_TUNNEL_ACTION_ENC_MODEf 27514
#define IP_TUNNEL_ACTION_IPV4_DSTf 27515
#define IP_TUNNEL_ACTION_IPV4_SRC_INDEXf 27516
#define IP_TUNNEL_ACTION_IPV4_TOS_INDEXf 27517
#define IP_TUNNEL_ACTION_IPV4_TTL_INDEXf 27518
#define IP_TUNNEL_ACTION_NEXT_OUTLIFf 27519
#define IP_TUNNEL_ACTION_OAM_LIF_SETf 27520
#define IP_TUNNEL_ACTION_VSI_LSBf 27521
#define IP_TUNNEL_ID_ENABLEf 27522
#define IP_TUNNEL_INTRf 27523
#define IP_TUNNEL_TMf 27524
#define IP_TUNNEL_WWf 27525
#define IP_TYPEf 27526
#define IP_TYPE_MASKf 27527
#define IP_VERSIONf 27528
#define IP_VLAN_XLATEf 27529
#define IP_VLAN_XLATE_SIZEf 27530
#define IQCINITf 27531
#define IQC_CNT_BY_GTf 27532
#define IQC_INITf 27533
#define IQC_PRG_CNT_BY_GTf 27534
#define IQMINITf 27535
#define IQMINTMASKf 27536
#define IQMINTREGf 27537
#define IQMRESETf 27538
#define IQMVSQFCSTATUSSELf 27539
#define IQM_A_DO_NOT_COUNT_OFFSETf 27540
#define IQM_A_GROUP_SIZEf 27541
#define IQM_A_INVLD_AD_ACCf 27542
#define IQM_A_INVLD_AD_ACC_MASKf 27543
#define IQM_A_OFFSET_WAS_FILTf 27544
#define IQM_A_OFFSET_WAS_FILT_MASKf 27545
#define IQM_A_ONE_ENTRY_CNT_CMDf 27546
#define IQM_B_DO_NOT_COUNT_OFFSETf 27547
#define IQM_B_GROUP_SIZEf 27548
#define IQM_B_INVLD_AD_ACCf 27549
#define IQM_B_INVLD_AD_ACC_MASKf 27550
#define IQM_B_OFFSET_WAS_FILTf 27551
#define IQM_B_OFFSET_WAS_FILT_MASKf 27552
#define IQM_B_ONE_ENTRY_CNT_CMDf 27553
#define IQM_CREDITSf 27554
#define IQM_CREDITS_OVFf 27555
#define IQM_C_DO_NOT_COUNT_OFFSETf 27556
#define IQM_C_GROUP_SIZEf 27557
#define IQM_C_INVLD_AD_ACCf 27558
#define IQM_C_INVLD_AD_ACC_MASKf 27559
#define IQM_C_OFFSET_WAS_FILTf 27560
#define IQM_C_OFFSET_WAS_FILT_MASKf 27561
#define IQM_C_ONE_ENTRY_CNT_CMDf 27562
#define IQM_DATA_READY_CLKSf 27563
#define IQM_DATA_READY_CLKS_OVFf 27564
#define IQM_DPf 27565
#define IQM_D_DO_NOT_COUNT_OFFSETf 27566
#define IQM_D_GROUP_SIZEf 27567
#define IQM_D_INVLD_AD_ACCf 27568
#define IQM_D_INVLD_AD_ACC_MASKf 27569
#define IQM_D_OFFSET_WAS_FILTf 27570
#define IQM_D_OFFSET_WAS_FILT_MASKf 27571
#define IQM_D_ONE_ENTRY_CNT_CMDf 27572
#define IQM_INITf 27573
#define IQM_RESETf 27574
#define IQM_VSQ_GRPS_ABCD_FC_STATUSf 27575
#define IQM_VSQ_GRPS_ABCD_FC_STATUS_SELf 27576
#define IQM_VSQ_LLFC_STATUSf 27577
#define IQM_VSQ_PFC_STATUSf 27578
#define IQM_VSQ_PFC_STATUS_SELf 27579
#define IQSM_CORRECTED_ERRORf 27580
#define IQSM_CORRECTED_ERROR_DISINTf 27581
#define IQSM_DISABLE_ECCf 27582
#define IQSM_ECC_CORRUPTf 27583
#define IQSM_ECC_ERROR_ADDRESSf 27584
#define IQSM_TMf 27585
#define IQSM_UNCORRECTABLE_ERRORf 27586
#define IQSM_UNCORRECTABLE_ERROR_DISINTf 27587
#define IQ_BUSf 27588
#define IRf 27589
#define IRDBBITERRORf 27590
#define IRDBBITERRORMASKf 27591
#define IRDB_ECC__NB_ERR_MASKf 27592
#define IRDB_INITIATE_ECC_NB_ERRf 27593
#define IRDB_INITIATE_PAR_ERRf 27594
#define IRDB_PARITY_ERR_MASKf 27595
#define IRDPRESETf 27596
#define IRDP_RESETf 27597
#define IRDROP_CNTf 27598
#define IRDROP_ENf 27599
#define IREINITf 27600
#define IREINTMASKf 27601
#define IREINTREGf 27602
#define IREREADYCLKSf 27603
#define IREREADYCLKSOVFf 27604
#define IRE_CPU_PRIORITYf 27605
#define IRE_DESC_CELL_CNTf 27606
#define IRE_DESC_CELL_CNTOf 27607
#define IRE_INITf 27608
#define IRE_READY_CLKSf 27609
#define IRE_READY_CLKS_OVFf 27610
#define IRE_SHAPER_CNTf 27611
#define IRE_SHAPER_CNT_OVFf 27612
#define IRE_TDM_MASK_MODEf 27613
#define IRE_TDM_PRIORITYf 27614
#define IRHOL_DISINTf 27615
#define IRHOL_SELf 27616
#define IRH_31_0f 27617
#define IRH_63_32f 27618
#define IRH_95_64f 27619
#define IRH_99_96f 27620
#define IROSC_0_SELf 27621
#define IROSC_1_SELf 27622
#define IROSC_ENf 27623
#define IROSC_SELf 27624
#define IRPEf 27625
#define IRPP_A_DO_NOT_COUNT_OFFSETf 27626
#define IRPP_A_GROUP_SIZEf 27627
#define IRPP_A_INVLD_AD_ACCf 27628
#define IRPP_A_INVLD_AD_ACC_MASKf 27629
#define IRPP_A_OFFSET_WAS_FILTf 27630
#define IRPP_A_OFFSET_WAS_FILT_MASKf 27631
#define IRPP_A_ONE_ENTRY_CNT_CMDf 27632
#define IRPP_B_DO_NOT_COUNT_OFFSETf 27633
#define IRPP_B_GROUP_SIZEf 27634
#define IRPP_B_INVLD_AD_ACCf 27635
#define IRPP_B_INVLD_AD_ACC_MASKf 27636
#define IRPP_B_OFFSET_WAS_FILTf 27637
#define IRPP_B_OFFSET_WAS_FILT_MASKf 27638
#define IRPP_B_ONE_ENTRY_CNT_CMDf 27639
#define IRPSE_DISINTf 27640
#define IRPSE_SELf 27641
#define IRQ_CLRf 27642
#define IRQ_ENf 27643
#define IRQ_EN_Gf 27644
#define IRQ_LAT0f 27645
#define IRQ_LAT1f 27646
#define IRQ_LEGACYf 27647
#define IRQ_OPENf 27648
#define IRQ_SECf 27649
#define IRQ_SETf 27650
#define IRQ_STATUSf 27651
#define IRR2ENQDPMAP0f 27652
#define IRR2ENQDPMAP1f 27653
#define IRR2ENQDPMAP2f 27654
#define IRR2ENQDPMAP3f 27655
#define IRRB_BUFFER_FULLf 27656
#define IRRINITf 27657
#define IRRINTMASKf 27658
#define IRRINTREGf 27659
#define IRR_CREDITSf 27660
#define IRR_CREDITS_OVFf 27661
#define IRR_INITf 27662
#define IRSEL1f 27663
#define IRSEL1_BUS_PARITY_ENf 27664
#define IRSEL1_BUS_PARITY_FORCE_ERRORf 27665
#define IRSEL1_BYPASS_ENABLEf 27666
#define IRSEL1_PCGf 27667
#define IRSEL1_PSGf 27668
#define IRSEL1_STAGE_BYPASS_ENABLEf 27669
#define IRSEL1_TD_B0f 27670
#define IRSEL2f 27671
#define IRSEL2_BUS_PARITY_ENf 27672
#define IRSEL2_BUS_PARITY_FORCE_ERRORf 27673
#define IRSEL2_BYPASS_ENABLEf 27674
#define IRSEL2_EGR_MASK_MODBASE_PAR_ERRf 27675
#define IRSEL2_ICONTROL_OPCODE_BITMAP_PAR_ERRf 27676
#define IRSEL2_IFP_REDIRECTION_PROFILE_PAR_ERRf 27677
#define IRSEL2_ING_L3_NEXT_HOP_PAR_ERRf 27678
#define IRSEL2_L2MC_PAR_ERRf 27679
#define IRSEL2_L3_ECMP_GROUP_PAR_ERRf 27680
#define IRSEL2_L3_ECMP_PAR_ERRf 27681
#define IRSEL2_L3_IPMC_2_PAR_ERRf 27682
#define IRSEL2_L3_IPMC_PAR_ERRf 27683
#define IRSEL2_L3_IPMC_REMAP_PAR_ERRf 27684
#define IRSEL2_NEXTHOP_PARITY_ERRf 27685
#define IRSEL2_PCGf 27686
#define IRSEL2_PSGf 27687
#define IRSEL2_TRUNK_GROUP_PAR_ERRf 27688
#define IR_REV_EXP_2f 27689
#define ISA_AGE_CYCLE_ON_SYNCf 27690
#define ISA_AGE_STATUSf 27691
#define ISA_AND_MASKf 27692
#define ISA_AUXILIARY_CAM_ENABLEf 27693
#define ISA_AUXILIARY_CAM_THRESHOLDf 27694
#define ISA_CAM_ENTRIES_COUNTERf 27695
#define ISA_DECRYPTION_ENCRYPTION_ENABLEf 27696
#define ISA_DIAGNOSTICS_ACCESSED_MODEf 27697
#define ISA_DIAGNOSTICS_INDEXf 27698
#define ISA_DIAGNOSTICS_KEYf 27699
#define ISA_DIAGNOSTICS_LOOKUPf 27700
#define ISA_DIAGNOSTICS_READf 27701
#define ISA_ENTRIES_COUNTERf 27702
#define ISA_ENTRY_ACCESSEDf 27703
#define ISA_ENTRY_FOUNDf 27704
#define ISA_ENTRY_KEYf 27705
#define ISA_ENTRY_PAYLOADf 27706
#define ISA_ENTRY_VALIDf 27707
#define ISA_ERROR_CAM_TABLE_FULLf 27708
#define ISA_ERROR_CAM_TABLE_FULL_COUNTERf 27709
#define ISA_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 27710
#define ISA_ERROR_CAM_TABLE_FULL_MASKf 27711
#define ISA_ERROR_DELETE_UNKNOWN_KEYf 27712
#define ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 27713
#define ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 27714
#define ISA_ERROR_DELETE_UNKNOWN_KEY_MASKf 27715
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMITf 27716
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 27717
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 27718
#define ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 27719
#define ISA_ERROR_TABLE_COHERENCYf 27720
#define ISA_ERROR_TABLE_COHERENCY_COUNTERf 27721
#define ISA_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 27722
#define ISA_ERROR_TABLE_COHERENCY_MASKf 27723
#define ISA_INTERRUPT_ONEf 27724
#define ISA_INTERRUPT_ONE_MASKf 27725
#define ISA_INTERRUPT_REGISTER_ONE_TESTf 27726
#define ISA_KEYf 27727
#define ISA_KEYT_H_0_INITIATE_PAR_ERRf 27728
#define ISA_KEYT_H_0_PARITY_ERR_MASKf 27729
#define ISA_KEYT_H_1_INITIATE_PAR_ERRf 27730
#define ISA_KEYT_H_1_PARITY_ERR_MASKf 27731
#define ISA_KEYT_H_2_INITIATE_PAR_ERRf 27732
#define ISA_KEYT_H_2_PARITY_ERR_MASKf 27733
#define ISA_KEYT_H_3_INITIATE_PAR_ERRf 27734
#define ISA_KEYT_H_3_PARITY_ERR_MASKf 27735
#define ISA_KEYT_H_4_INITIATE_PAR_ERRf 27736
#define ISA_KEYT_H_4_PARITY_ERR_MASKf 27737
#define ISA_KEYT_H_5_INITIATE_PAR_ERRf 27738
#define ISA_KEYT_H_5_PARITY_ERR_MASKf 27739
#define ISA_KEYT_H_6_INITIATE_PAR_ERRf 27740
#define ISA_KEYT_H_6_PARITY_ERR_MASKf 27741
#define ISA_KEYT_H_7_INITIATE_PAR_ERRf 27742
#define ISA_KEYT_H_7_PARITY_ERR_MASKf 27743
#define ISA_KEYT_RESET_DONEf 27744
#define ISA_KEY_CALCULATOR_MODEf 27745
#define ISA_KEY_INITIAL_FROM_VTf 27746
#define ISA_KEY_TABLE_ENTRY_LIMITf 27747
#define ISA_KEY_VALIDSf 27748
#define ISA_LAST_LOOKUP_KEYf 27749
#define ISA_LAST_LOOKUP_RESULTf 27750
#define ISA_LAST_LOOKUP_RESULT_FOUNDf 27751
#define ISA_LOOKUP_ARBITER_LOOKUP_COUNTERf 27752
#define ISA_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 27753
#define ISA_LOOKUP_ENABLEf 27754
#define ISA_LOOKUP_FOUNDf 27755
#define ISA_LOOKUP_FOUND_MASKf 27756
#define ISA_MANAGEMENT_COMPLETEDf 27757
#define ISA_MANAGEMENT_COMPLETED_MASKf 27758
#define ISA_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 27759
#define ISA_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 27760
#define ISA_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 27761
#define ISA_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 27762
#define ISA_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 27763
#define ISA_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 27764
#define ISA_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 27765
#define ISA_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 27766
#define ISA_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 27767
#define ISA_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 27768
#define ISA_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 27769
#define ISA_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 27770
#define ISA_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 27771
#define ISA_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 27772
#define ISA_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 27773
#define ISA_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 27774
#define ISA_MANAGEMENT_UNIT_FAILURE_VALIDf 27775
#define ISA_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 27776
#define ISA_MM_READ_LINEf 27777
#define ISA_MM_WRITE_LINEf 27778
#define ISA_MM_WRITE_VALIDf 27779
#define ISA_MNGMNT_UNIT_ACTIVEf 27780
#define ISA_MNGMNT_UNIT_ENABLEf 27781
#define ISA_MNGMNT_UNIT_FAILURE_KEYf 27782
#define ISA_MNGMNT_UNIT_FAILURE_REASONf 27783
#define ISA_MNGMNT_UNIT_FAILURE_VALIDf 27784
#define ISA_OR_MASKf 27785
#define ISA_PAYLOADf 27786
#define ISA_PLDT_AUX_INITIATE_PAR_ERRf 27787
#define ISA_PLDT_AUX_PARITY_ERR_MASKf 27788
#define ISA_PLDT_H_0_INITIATE_PAR_ERRf 27789
#define ISA_PLDT_H_0_PARITY_ERR_MASKf 27790
#define ISA_PLDT_H_1_INITIATE_PAR_ERRf 27791
#define ISA_PLDT_H_1_PARITY_ERR_MASKf 27792
#define ISA_PLDT_H_2_INITIATE_PAR_ERRf 27793
#define ISA_PLDT_H_2_PARITY_ERR_MASKf 27794
#define ISA_PLDT_H_3_INITIATE_PAR_ERRf 27795
#define ISA_PLDT_H_3_PARITY_ERR_MASKf 27796
#define ISA_PLDT_H_4_INITIATE_PAR_ERRf 27797
#define ISA_PLDT_H_4_PARITY_ERR_MASKf 27798
#define ISA_PLDT_H_5_INITIATE_PAR_ERRf 27799
#define ISA_PLDT_H_5_PARITY_ERR_MASKf 27800
#define ISA_PLDT_H_6_INITIATE_PAR_ERRf 27801
#define ISA_PLDT_H_6_PARITY_ERR_MASKf 27802
#define ISA_PLDT_H_7_INITIATE_PAR_ERRf 27803
#define ISA_PLDT_H_7_PARITY_ERR_MASKf 27804
#define ISA_REFRESHED_BY_DSPf 27805
#define ISA_REQUESTS_COUNTERf 27806
#define ISA_REQUESTS_COUNTER_OVERFLOWf 27807
#define ISA_RESERVED_LOWf 27808
#define ISA_SELFf 27809
#define ISA_SOURCE_STEPf 27810
#define ISA_STAMPf 27811
#define ISA_STEP_TABLE_ECC_1B_ERR_MASKf 27812
#define ISA_STEP_TABLE_ECC_2B_ERR_MASKf 27813
#define ISA_STEP_TABLE_INITIATE_ECC_1B_ERRf 27814
#define ISA_STEP_TABLE_INITIATE_ECC_2B_ERRf 27815
#define ISA_TABLE_OFFSETf 27816
#define ISA_TYPEf 27817
#define ISA_WARNING_INSERTED_EXISTINGf 27818
#define ISA_WARNING_INSERTED_EXISTING_COUNTERf 27819
#define ISA_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 27820
#define ISA_WARNING_INSERTED_EXISTING_MASKf 27821
#define ISB_AGE_CYCLE_ON_SYNCf 27822
#define ISB_AGE_STATUSf 27823
#define ISB_AND_MASKf 27824
#define ISB_AUXILIARY_CAM_ENABLEf 27825
#define ISB_AUXILIARY_CAM_THRESHOLDf 27826
#define ISB_CAM_ENTRIES_COUNTERf 27827
#define ISB_DECRYPTION_ENCRYPTION_ENABLEf 27828
#define ISB_DIAGNOSTICS_ACCESSED_MODEf 27829
#define ISB_DIAGNOSTICS_INDEXf 27830
#define ISB_DIAGNOSTICS_KEYf 27831
#define ISB_DIAGNOSTICS_LOOKUPf 27832
#define ISB_DIAGNOSTICS_READf 27833
#define ISB_ENTRIES_COUNTERf 27834
#define ISB_ENTRY_ACCESSEDf 27835
#define ISB_ENTRY_FOUNDf 27836
#define ISB_ENTRY_KEYf 27837
#define ISB_ENTRY_PAYLOADf 27838
#define ISB_ENTRY_VALIDf 27839
#define ISB_ERROR_CAM_TABLE_FULLf 27840
#define ISB_ERROR_CAM_TABLE_FULL_COUNTERf 27841
#define ISB_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 27842
#define ISB_ERROR_CAM_TABLE_FULL_MASKf 27843
#define ISB_ERROR_DELETE_UNKNOWN_KEYf 27844
#define ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 27845
#define ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 27846
#define ISB_ERROR_DELETE_UNKNOWN_KEY_MASKf 27847
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMITf 27848
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 27849
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 27850
#define ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 27851
#define ISB_ERROR_TABLE_COHERENCYf 27852
#define ISB_ERROR_TABLE_COHERENCY_COUNTERf 27853
#define ISB_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 27854
#define ISB_ERROR_TABLE_COHERENCY_MASKf 27855
#define ISB_INTERRUPT_ONEf 27856
#define ISB_INTERRUPT_ONE_MASKf 27857
#define ISB_INTERRUPT_REGISTER_ONE_TESTf 27858
#define ISB_KEYf 27859
#define ISB_KEYT_H_0_INITIATE_PAR_ERRf 27860
#define ISB_KEYT_H_0_PARITY_ERR_MASKf 27861
#define ISB_KEYT_H_1_INITIATE_PAR_ERRf 27862
#define ISB_KEYT_H_1_PARITY_ERR_MASKf 27863
#define ISB_KEYT_H_2_INITIATE_PAR_ERRf 27864
#define ISB_KEYT_H_2_PARITY_ERR_MASKf 27865
#define ISB_KEYT_H_3_INITIATE_PAR_ERRf 27866
#define ISB_KEYT_H_3_PARITY_ERR_MASKf 27867
#define ISB_KEYT_H_4_INITIATE_PAR_ERRf 27868
#define ISB_KEYT_H_4_PARITY_ERR_MASKf 27869
#define ISB_KEYT_H_5_INITIATE_PAR_ERRf 27870
#define ISB_KEYT_H_5_PARITY_ERR_MASKf 27871
#define ISB_KEYT_H_6_INITIATE_PAR_ERRf 27872
#define ISB_KEYT_H_6_PARITY_ERR_MASKf 27873
#define ISB_KEYT_H_7_INITIATE_PAR_ERRf 27874
#define ISB_KEYT_H_7_PARITY_ERR_MASKf 27875
#define ISB_KEYT_RESET_DONEf 27876
#define ISB_KEY_CALCULATOR_MODEf 27877
#define ISB_KEY_INITIAL_FROM_VTf 27878
#define ISB_KEY_TABLE_ENTRY_LIMITf 27879
#define ISB_KEY_VALIDSf 27880
#define ISB_LAST_LOOKUP_KEYf 27881
#define ISB_LAST_LOOKUP_RESULTf 27882
#define ISB_LAST_LOOKUP_RESULT_FOUNDf 27883
#define ISB_LOOKUP_ARBITER_LOOKUP_COUNTERf 27884
#define ISB_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 27885
#define ISB_LOOKUP_ENABLEf 27886
#define ISB_LOOKUP_FOUNDf 27887
#define ISB_LOOKUP_FOUND_MASKf 27888
#define ISB_MANAGEMENT_COMPLETEDf 27889
#define ISB_MANAGEMENT_COMPLETED_MASKf 27890
#define ISB_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 27891
#define ISB_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 27892
#define ISB_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 27893
#define ISB_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 27894
#define ISB_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 27895
#define ISB_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 27896
#define ISB_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 27897
#define ISB_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 27898
#define ISB_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 27899
#define ISB_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 27900
#define ISB_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 27901
#define ISB_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 27902
#define ISB_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 27903
#define ISB_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 27904
#define ISB_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 27905
#define ISB_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 27906
#define ISB_MANAGEMENT_UNIT_FAILURE_VALIDf 27907
#define ISB_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 27908
#define ISB_MM_READ_LINEf 27909
#define ISB_MM_WRITE_LINEf 27910
#define ISB_MM_WRITE_VALIDf 27911
#define ISB_MNGMNT_UNIT_ACTIVEf 27912
#define ISB_MNGMNT_UNIT_ENABLEf 27913
#define ISB_MNGMNT_UNIT_FAILURE_KEYf 27914
#define ISB_MNGMNT_UNIT_FAILURE_REASONf 27915
#define ISB_MNGMNT_UNIT_FAILURE_VALIDf 27916
#define ISB_OR_MASKf 27917
#define ISB_PAYLOADf 27918
#define ISB_PLDT_AUX_INITIATE_PAR_ERRf 27919
#define ISB_PLDT_AUX_PARITY_ERR_MASKf 27920
#define ISB_PLDT_H_0_INITIATE_PAR_ERRf 27921
#define ISB_PLDT_H_0_PARITY_ERR_MASKf 27922
#define ISB_PLDT_H_1_INITIATE_PAR_ERRf 27923
#define ISB_PLDT_H_1_PARITY_ERR_MASKf 27924
#define ISB_PLDT_H_2_INITIATE_PAR_ERRf 27925
#define ISB_PLDT_H_2_PARITY_ERR_MASKf 27926
#define ISB_PLDT_H_3_INITIATE_PAR_ERRf 27927
#define ISB_PLDT_H_3_PARITY_ERR_MASKf 27928
#define ISB_PLDT_H_4_INITIATE_PAR_ERRf 27929
#define ISB_PLDT_H_4_PARITY_ERR_MASKf 27930
#define ISB_PLDT_H_5_INITIATE_PAR_ERRf 27931
#define ISB_PLDT_H_5_PARITY_ERR_MASKf 27932
#define ISB_PLDT_H_6_INITIATE_PAR_ERRf 27933
#define ISB_PLDT_H_6_PARITY_ERR_MASKf 27934
#define ISB_PLDT_H_7_INITIATE_PAR_ERRf 27935
#define ISB_PLDT_H_7_PARITY_ERR_MASKf 27936
#define ISB_REFRESHED_BY_DSPf 27937
#define ISB_REQUESTS_COUNTERf 27938
#define ISB_REQUESTS_COUNTER_OVERFLOWf 27939
#define ISB_RESERVED_LOWf 27940
#define ISB_SELFf 27941
#define ISB_SOURCE_STEPf 27942
#define ISB_STAMPf 27943
#define ISB_STEP_TABLE_ECC_1B_ERR_MASKf 27944
#define ISB_STEP_TABLE_ECC_2B_ERR_MASKf 27945
#define ISB_STEP_TABLE_INITIATE_ECC_1B_ERRf 27946
#define ISB_STEP_TABLE_INITIATE_ECC_2B_ERRf 27947
#define ISB_TABLE_OFFSETf 27948
#define ISB_TYPEf 27949
#define ISB_WARNING_INSERTED_EXISTINGf 27950
#define ISB_WARNING_INSERTED_EXISTING_COUNTERf 27951
#define ISB_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 27952
#define ISB_WARNING_INSERTED_EXISTING_MASKf 27953
#define ISCRDTFCRESETf 27954
#define ISCRDTFCSETf 27955
#define ISC_HG_STATS_TMf 27956
#define ISC_IP_STATS_MEM0_TMf 27957
#define ISC_IP_STATS_MEM1_TMf 27958
#define ISC_STATS_0_TMf 27959
#define ISC_STATS_1_TMf 27960
#define ISC_STATS_2_TMf 27961
#define ISDEPTHf 27962
#define ISDYNAMICf 27963
#define ISEMAGESTATUSf 27964
#define ISEMCAMENTRIESCOUNTERf 27965
#define ISEMDEFRAGENABLEf 27966
#define ISEMDEFRAGMODEf 27967
#define ISEMDEFRAGPERIODf 27968
#define ISEMDIAGNOSTICSINDEXf 27969
#define ISEMDIAGNOSTICSKEYf 27970
#define ISEMDIAGNOSTICSLOOKUPf 27971
#define ISEMDIAGNOSTICSREADf 27972
#define ISEMDIAGNOSTICSREADAGEf 27973
#define ISEMENTRIESCOUNTERf 27974
#define ISEMENTRYAGESTATf 27975
#define ISEMENTRYFOUNDf 27976
#define ISEMENTRYKEYf 27977
#define ISEMENTRYPAYLOADf 27978
#define ISEMENTRYVALIDf 27979
#define ISEMERRORCAMTABLEFULLf 27980
#define ISEMERRORCAMTABLEFULLCOUNTERf 27981
#define ISEMERRORCAMTABLEFULLCOUNTEROVERFLOWf 27982
#define ISEMERRORCAMTABLEFULLMASKf 27983
#define ISEMERRORDELETEUNKNOWNKEYf 27984
#define ISEMERRORDELETEUNKNOWNKEYCOUNTERf 27985
#define ISEMERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 27986
#define ISEMERRORDELETEUNKNOWNKEYMASKf 27987
#define ISEMERRORREACHEDMAXENTRYLIMITf 27988
#define ISEMERRORREACHEDMAXENTRYLIMITCOUNTERf 27989
#define ISEMERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 27990
#define ISEMERRORREACHEDMAXENTRYLIMITMASKf 27991
#define ISEMERRORTABLECOHERENCYf 27992
#define ISEMERRORTABLECOHERENCYMASKf 27993
#define ISEMINTERRUPTf 27994
#define ISEMINTERRUPTMASKf 27995
#define ISEMKEYf 27996
#define ISEMKEYTABLEENTRYLIMITf 27997
#define ISEMKEYTRESETDONEf 27998
#define ISEMLOOKUPARBITERCOUNTERf 27999
#define ISEMLOOKUPARBITERCOUNTEROVERFLOWf 28000
#define ISEMMANAGEMENTCOMPLETEDf 28001
#define ISEMMANAGEMENTCOMPLETEDMASKf 28002
#define ISEMMANAGEMENTUNITFAILUREVALIDf 28003
#define ISEMMANAGEMENTUNITFAILUREVALIDMASKf 28004
#define ISEMMNGMNTUNITACTIVEf 28005
#define ISEMMNGMNTUNITENABLEf 28006
#define ISEMMNGMNTUNITFAILUREKEYf 28007
#define ISEMMNGMNTUNITFAILUREREASONf 28008
#define ISEMMNGMNTUNITFAILUREVALIDf 28009
#define ISEMPAYLOADf 28010
#define ISEMREFRESHEDBYDSPf 28011
#define ISEMREQUESTSCOUNTERf 28012
#define ISEMREQUESTSCOUNTEROVERFLOWf 28013
#define ISEMSELFf 28014
#define ISEMSTAMPf 28015
#define ISEMTYPEf 28016
#define ISEMWARNINGINSERTEDEXISTINGf 28017
#define ISEMWARNINGINSERTEDEXISTINGCOUNTERf 28018
#define ISEMWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 28019
#define ISEMWARNINGINSERTEDEXISTINGMASKf 28020
#define ISFMEMORYECCERRORMASK_N_MASKf 28021
#define ISFMEMORYECCERROR_Nf 28022
#define ISFREEPCBMEMORYECCERRORMASK_N_MASKf 28023
#define ISFREEPCBMEMORYECCERROR_Nf 28024
#define ISF_DEQ_FC_THRESHOLD_Hf 28025
#define ISF_DEQ_FC_THRESHOLD_Lf 28026
#define ISF_MEMORY_ECC__NB_ERR_MASKf 28027
#define ISF_MEMORY_INITIATE_ECC_NB_ERRf 28028
#define ISF_MEMORY_INITIATE_PAR_ERRf 28029
#define ISF_MEMORY_PARITY_ERR_MASKf 28030
#define ISF_WATERMARK_MINf 28031
#define ISIDf 28032
#define ISIDDOMAINf 28033
#define ISID_TABLE_INITIATE_PAR_ERRf 28034
#define ISID_TABLE_PARITY_ERR_MASKf 28035
#define ISIZEf 28036
#define ISKEYf 28037
#define ISLINKLAYERFIDf 28038
#define ISM_TO_EP_ARB_SLOT_REQ_DISABLEf 28039
#define ISM_TO_IP_ARB_SLOT_REQ_DISABLEf 28040
#define ISOCHRONOUS_SCHEDULING_THRESHOLDf 28041
#define ISOUTLIFf 28042
#define ISO_IN_DONEf 28043
#define ISO_IN_PIDf 28044
#define ISO_OUT_PIDf 28045
#define ISPCBLINKTABLEECCERRORMASK_N_MASKf 28046
#define ISPCBLINKTABLEECCERROR_Nf 28047
#define ISPCMEMORYECCERRORMASK_N_MASKf 28048
#define ISPCMEMORYECCERROR_Nf 28049
#define ISPCPf 28050
#define ISPDUPERRMASKf 28051
#define ISPDUPERRRJCTf 28052
#define ISPPKTCNTf 28053
#define ISPPKTCNTOVFf 28054
#define ISPQNUMHIGHf 28055
#define ISPQNUMLOWf 28056
#define ISP_CD_SCND_CP_ENf 28057
#define ISP_DUP_ERR_MASKf 28058
#define ISP_DUP_ERR_RJCTf 28059
#define ISP_PKT_CNTf 28060
#define ISP_PKT_CNT_OVFf 28061
#define ISP_QNUM_HIGHf 28062
#define ISP_QNUM_LOWf 28063
#define ISSMAXCRRATEf 28064
#define ISS_MAX_CR_RATEf 28065
#define ISTRUNKf 28066
#define ISTRUNK0f 28067
#define ISTRUNK1f 28068
#define ISW1f 28069
#define ISW1_BUS_PARITY_ENf 28070
#define ISW1_BUS_PARITY_FORCE_ERRORf 28071
#define ISW1_PCGf 28072
#define ISW1_PSGf 28073
#define ISW2f 28074
#define ISW2_EGR_MASK_PARITY_ERRf 28075
#define ISW2_MODPORT_MAP_EM_PARITY_ERRf 28076
#define ISW2_MODPORT_MAP_IM_PARITY_ERRf 28077
#define ISW2_MODPORT_MAP_SW_PARITY_ERRf 28078
#define ISW2_SRC_MODID_BLOCK_PARITY_ERRf 28079
#define ISW2_TD_B0f 28080
#define IS_ADf 28081
#define IS_CRDT_FC_RESETf 28082
#define IS_CRDT_FC_SETf 28083
#define IS_CSf 28084
#define IS_DEPTHf 28085
#define IS_DEQ_CMD_SHAPERf 28086
#define IS_DIRECTf 28087
#define IS_FREE_PCB_MEMORY_ECC__NB_ERR_MASKf 28088
#define IS_FREE_PCB_MEMORY_INITIATE_ECC_NB_ERRf 28089
#define IS_FREE_PCB_MEMORY_INITIATE_PAR_ERRf 28090
#define IS_FREE_PCB_MEMORY_PARITY_ERR_MASKf 28091
#define IS_HEADERf 28092
#define IS_HSP_PORT_IN_XPIPEf 28093
#define IS_HSP_PORT_IN_YPIPEf 28094
#define IS_IPV4f 28095
#define IS_LEARN_LIFf 28096
#define IS_MC_REP_FIFO_0_WATERMARKf 28097
#define IS_MC_REP_FIFO_1_WATERMARKf 28098
#define IS_MC_REP_MEM_0_ECC__NB_ERR_MASKf 28099
#define IS_MC_REP_MEM_0_INITIATE_ECC_NB_ERRf 28100
#define IS_MC_REP_MEM_1_ECC__NB_ERR_MASKf 28101
#define IS_MC_REP_MEM_1_INITIATE_ECC_NB_ERRf 28102
#define IS_MC_T2OQ_PORT0f 28103
#define IS_MC_T2OQ_PORT1f 28104
#define IS_ODTf 28105
#define IS_PCB_LINK_TABLE_ECC__NB_ERR_MASKf 28106
#define IS_PCB_LINK_TABLE_INITIATE_ECC_NB_ERRf 28107
#define IS_PCB_LINK_TABLE_INITIATE_PAR_ERRf 28108
#define IS_PCB_LINK_TABLE_PARITY_ERR_MASKf 28109
#define IS_PCPf 28110
#define IS_PC_MEMORY_ECC__NB_ERR_MASKf 28111
#define IS_PC_MEMORY_INITIATE_ECC_NB_ERRf 28112
#define IS_PKT_CNIf 28113
#define IS_PKT_CNMf 28114
#define IS_PKT_MCf 28115
#define IS_STACKING_PORTf 28116
#define IS_STATEFULf 28117
#define ITAGf 28118
#define ITAGTCDPMAPf 28119
#define ITAG_TC_DP_MAPf 28120
#define ITAG_TPIDf 28121
#define ITAG_UNDERRUN_ERRORf 28122
#define ITATBCTR0f 28123
#define ITATBCTR1f 28124
#define ITATBCTR2f 28125
#define ITATBDATA0f 28126
#define ITEM_0_0f 28127
#define ITEM_0_1f 28128
#define ITEM_0_10f 28129
#define ITEM_0_1023f 28130
#define ITEM_0_11f 28131
#define ITEM_0_12f 28132
#define ITEM_0_127f 28133
#define ITEM_0_128f 28134
#define ITEM_0_13f 28135
#define ITEM_0_131f 28136
#define ITEM_0_14f 28137
#define ITEM_0_146f 28138
#define ITEM_0_15f 28139
#define ITEM_0_16f 28140
#define ITEM_0_1628f 28141
#define ITEM_0_18f 28142
#define ITEM_0_2f 28143
#define ITEM_0_20f 28144
#define ITEM_0_23f 28145
#define ITEM_0_230f 28146
#define ITEM_0_25f 28147
#define ITEM_0_262f 28148
#define ITEM_0_28f 28149
#define ITEM_0_3f 28150
#define ITEM_0_30f 28151
#define ITEM_0_31f 28152
#define ITEM_0_32f 28153
#define ITEM_0_36f 28154
#define ITEM_0_4f 28155
#define ITEM_0_40f 28156
#define ITEM_0_41f 28157
#define ITEM_0_42f 28158
#define ITEM_0_487f 28159
#define ITEM_0_5f 28160
#define ITEM_0_57f 28161
#define ITEM_0_62f 28162
#define ITEM_0_63f 28163
#define ITEM_0_7f 28164
#define ITEM_0_73f 28165
#define ITEM_0_75f 28166
#define ITEM_0_79f 28167
#define ITEM_0_8f 28168
#define ITEM_0_9f 28169
#define ITEM_1f 28170
#define ITEM_10f 28171
#define ITEM_1024_1030f 28172
#define ITEM_102_105f 28173
#define ITEM_1031_1072f 28174
#define ITEM_1073_1127f 28175
#define ITEM_108_113f 28176
#define ITEM_10_11f 28177
#define ITEM_11f 28178
#define ITEM_1128_1130f 28179
#define ITEM_1131_1136f 28180
#define ITEM_1137_1144f 28181
#define ITEM_1145_1152f 28182
#define ITEM_114_114f 28183
#define ITEM_1153_1168f 28184
#define ITEM_115_116f 28185
#define ITEM_1169_1172f 28186
#define ITEM_1173_1176f 28187
#define ITEM_1177_1179f 28188
#define ITEM_117_118f 28189
#define ITEM_117_120f 28190
#define ITEM_1180_1198f 28191
#define ITEM_1199_1201f 28192
#define ITEM_119_148f 28193
#define ITEM_11_12f 28194
#define ITEM_11_13f 28195
#define ITEM_11_15f 28196
#define ITEM_11_19f 28197
#define ITEM_11_21f 28198
#define ITEM_12f 28199
#define ITEM_1202_1203f 28200
#define ITEM_1204_1205f 28201
#define ITEM_1206_1213f 28202
#define ITEM_1214_1229f 28203
#define ITEM_1230_1237f 28204
#define ITEM_1238_1239f 28205
#define ITEM_1240_1243f 28206
#define ITEM_1244_1246f 28207
#define ITEM_1247_1262f 28208
#define ITEM_1263_1266f 28209
#define ITEM_1267_1281f 28210
#define ITEM_127_127f 28211
#define ITEM_1282_1282f 28212
#define ITEM_1283_1283f 28213
#define ITEM_1284_1323f 28214
#define ITEM_129_133f 28215
#define ITEM_129_136f 28216
#define ITEM_12_12f 28217
#define ITEM_12_13f 28218
#define ITEM_12_14f 28219
#define ITEM_12_17f 28220
#define ITEM_12_23f 28221
#define ITEM_12_32f 28222
#define ITEM_12_40f 28223
#define ITEM_13f 28224
#define ITEM_130_130f 28225
#define ITEM_131_131f 28226
#define ITEM_131_170f 28227
#define ITEM_1324_1357f 28228
#define ITEM_132_132f 28229
#define ITEM_133_137f 28230
#define ITEM_1358_1359f 28231
#define ITEM_1360_1363f 28232
#define ITEM_1364_1366f 28233
#define ITEM_1367_1368f 28234
#define ITEM_1369_1372f 28235
#define ITEM_1373_1396f 28236
#define ITEM_137_147f 28237
#define ITEM_1397_1412f 28238
#define ITEM_13_13f 28239
#define ITEM_13_21f 28240
#define ITEM_13_23f 28241
#define ITEM_13_28f 28242
#define ITEM_13_31f 28243
#define ITEM_13_41f 28244
#define ITEM_14f 28245
#define ITEM_1413_1428f 28246
#define ITEM_1429_1432f 28247
#define ITEM_1433_1444f 28248
#define ITEM_1445_1456f 28249
#define ITEM_1457_1457f 28250
#define ITEM_1458_1465f 28251
#define ITEM_1466_1473f 28252
#define ITEM_1474_1475f 28253
#define ITEM_1476_1494f 28254
#define ITEM_147_155f 28255
#define ITEM_148_152f 28256
#define ITEM_1495_1495f 28257
#define ITEM_1496_1516f 28258
#define ITEM_149_149f 28259
#define ITEM_14_14f 28260
#define ITEM_14_15f 28261
#define ITEM_14_17f 28262
#define ITEM_14_18f 28263
#define ITEM_14_20f 28264
#define ITEM_14_23f 28265
#define ITEM_14_24f 28266
#define ITEM_14_29f 28267
#define ITEM_14_31f 28268
#define ITEM_14_53f 28269
#define ITEM_15f 28270
#define ITEM_150_157f 28271
#define ITEM_150_158f 28272
#define ITEM_1517_1517f 28273
#define ITEM_1518_1538f 28274
#define ITEM_1539_1541f 28275
#define ITEM_1542_1542f 28276
#define ITEM_1543_1558f 28277
#define ITEM_1559_1559f 28278
#define ITEM_1560_1575f 28279
#define ITEM_1576_1578f 28280
#define ITEM_1579_1579f 28281
#define ITEM_1580_1595f 28282
#define ITEM_158_166f 28283
#define ITEM_1596_1596f 28284
#define ITEM_1597_1612f 28285
#define ITEM_15_15f 28286
#define ITEM_15_17f 28287
#define ITEM_15_18f 28288
#define ITEM_15_24f 28289
#define ITEM_15_27f 28290
#define ITEM_15_29f 28291
#define ITEM_15_40f 28292
#define ITEM_1613_1617f 28293
#define ITEM_1618_1628f 28294
#define ITEM_16_16f 28295
#define ITEM_16_17f 28296
#define ITEM_16_22f 28297
#define ITEM_16_27f 28298
#define ITEM_171_171f 28299
#define ITEM_172_211f 28300
#define ITEM_17_17f 28301
#define ITEM_17_20f 28302
#define ITEM_17_22f 28303
#define ITEM_17_27f 28304
#define ITEM_17_47f 28305
#define ITEM_18_18f 28306
#define ITEM_18_19f 28307
#define ITEM_18_20f 28308
#define ITEM_18_21f 28309
#define ITEM_19_19f 28310
#define ITEM_19_27f 28311
#define ITEM_1_1f 28312
#define ITEM_1_11f 28313
#define ITEM_1_17f 28314
#define ITEM_1_18f 28315
#define ITEM_1_21f 28316
#define ITEM_1_26f 28317
#define ITEM_1_29f 28318
#define ITEM_1_31f 28319
#define ITEM_1_37f 28320
#define ITEM_1_41f 28321
#define ITEM_1_48f 28322
#define ITEM_1_59f 28323
#define ITEM_1_6f 28324
#define ITEM_1_74f 28325
#define ITEM_2f 28326
#define ITEM_20_20f 28327
#define ITEM_20_21f 28328
#define ITEM_20_40f 28329
#define ITEM_212_223f 28330
#define ITEM_21_21f 28331
#define ITEM_21_23f 28332
#define ITEM_21_26f 28333
#define ITEM_21_32f 28334
#define ITEM_21_37f 28335
#define ITEM_224_230f 28336
#define ITEM_22_28f 28337
#define ITEM_22_32f 28338
#define ITEM_22_48f 28339
#define ITEM_231_239f 28340
#define ITEM_23_23f 28341
#define ITEM_24_24f 28342
#define ITEM_24_25f 28343
#define ITEM_24_30f 28344
#define ITEM_24_33f 28345
#define ITEM_24_41f 28346
#define ITEM_24_44f 28347
#define ITEM_255_271f 28348
#define ITEM_25_128f 28349
#define ITEM_25_25f 28350
#define ITEM_25_35f 28351
#define ITEM_263_272f 28352
#define ITEM_272_281f 28353
#define ITEM_27_27f 28354
#define ITEM_28_28f 28355
#define ITEM_28_30f 28356
#define ITEM_28_35f 28357
#define ITEM_28_44f 28358
#define ITEM_29_30f 28359
#define ITEM_29_42f 28360
#define ITEM_2_10f 28361
#define ITEM_2_12f 28362
#define ITEM_2_2f 28363
#define ITEM_2_3f 28364
#define ITEM_2_44f 28365
#define ITEM_3f 28366
#define ITEM_30_30f 28367
#define ITEM_30_37f 28368
#define ITEM_31_31f 28369
#define ITEM_32_32f 28370
#define ITEM_32_35f 28371
#define ITEM_33_33f 28372
#define ITEM_33_36f 28373
#define ITEM_33_39f 28374
#define ITEM_33_43f 28375
#define ITEM_34_43f 28376
#define ITEM_36_39f 28377
#define ITEM_36_46f 28378
#define ITEM_37_37f 28379
#define ITEM_37_52f 28380
#define ITEM_37_57f 28381
#define ITEM_38_38f 28382
#define ITEM_38_39f 28383
#define ITEM_38_40f 28384
#define ITEM_39_39f 28385
#define ITEM_3_13f 28386
#define ITEM_3_23f 28387
#define ITEM_3_3f 28388
#define ITEM_3_5f 28389
#define ITEM_4f 28390
#define ITEM_40_40f 28391
#define ITEM_40_41f 28392
#define ITEM_41_41f 28393
#define ITEM_41_42f 28394
#define ITEM_41_44f 28395
#define ITEM_41_56f 28396
#define ITEM_41_73f 28397
#define ITEM_42_43f 28398
#define ITEM_42_48f 28399
#define ITEM_42_57f 28400
#define ITEM_43_43f 28401
#define ITEM_43_44f 28402
#define ITEM_44_53f 28403
#define ITEM_44_60f 28404
#define ITEM_45_45f 28405
#define ITEM_45_51f 28406
#define ITEM_45_55f 28407
#define ITEM_46_47f 28408
#define ITEM_46_79f 28409
#define ITEM_46_88f 28410
#define ITEM_47_57f 28411
#define ITEM_48_49f 28412
#define ITEM_48_59f 28413
#define ITEM_49_64f 28414
#define ITEM_49_69f 28415
#define ITEM_4_11f 28416
#define ITEM_4_13f 28417
#define ITEM_4_31f 28418
#define ITEM_4_4f 28419
#define ITEM_4_5f 28420
#define ITEM_4_53f 28421
#define ITEM_4_66f 28422
#define ITEM_4_7f 28423
#define ITEM_5f 28424
#define ITEM_50_79f 28425
#define ITEM_51_67f 28426
#define ITEM_53_54f 28427
#define ITEM_543_559f 28428
#define ITEM_54_70f 28429
#define ITEM_56_66f 28430
#define ITEM_57_58f 28431
#define ITEM_58_63f 28432
#define ITEM_58_68f 28433
#define ITEM_58_73f 28434
#define ITEM_5_5f 28435
#define ITEM_6f 28436
#define ITEM_60_61f 28437
#define ITEM_60_76f 28438
#define ITEM_61_61f 28439
#define ITEM_62_64f 28440
#define ITEM_63_63f 28441
#define ITEM_64_65f 28442
#define ITEM_65_71f 28443
#define ITEM_65_74f 28444
#define ITEM_66_66f 28445
#define ITEM_67_67f 28446
#define ITEM_67_71f 28447
#define ITEM_68_68f 28448
#define ITEM_68_75f 28449
#define ITEM_68_77f 28450
#define ITEM_69_77f 28451
#define ITEM_69_79f 28452
#define ITEM_6_12f 28453
#define ITEM_6_13f 28454
#define ITEM_6_6f 28455
#define ITEM_6_7f 28456
#define ITEM_6_8f 28457
#define ITEM_7f 28458
#define ITEM_70_81f 28459
#define ITEM_71_71f 28460
#define ITEM_72_77f 28461
#define ITEM_72_78f 28462
#define ITEM_72_79f 28463
#define ITEM_74_116f 28464
#define ITEM_74_76f 28465
#define ITEM_75_77f 28466
#define ITEM_76_83f 28467
#define ITEM_77_77f 28468
#define ITEM_78_79f 28469
#define ITEM_78_80f 28470
#define ITEM_78_82f 28471
#define ITEM_78_86f 28472
#define ITEM_78_88f 28473
#define ITEM_79_79f 28474
#define ITEM_7_7f 28475
#define ITEM_8f 28476
#define ITEM_80_87f 28477
#define ITEM_80_90f 28478
#define ITEM_80_92f 28479
#define ITEM_83_86f 28480
#define ITEM_87_87f 28481
#define ITEM_87_95f 28482
#define ITEM_88_88f 28483
#define ITEM_88_95f 28484
#define ITEM_89_130f 28485
#define ITEM_89_89f 28486
#define ITEM_89_96f 28487
#define ITEM_8_10f 28488
#define ITEM_8_11f 28489
#define ITEM_8_13f 28490
#define ITEM_8_18f 28491
#define ITEM_8_21f 28492
#define ITEM_8_8f 28493
#define ITEM_8_9f 28494
#define ITEM_90_129f 28495
#define ITEM_91_101f 28496
#define ITEM_93_95f 28497
#define ITEM_96_96f 28498
#define ITEM_97_107f 28499
#define ITEM_9_11f 28500
#define ITEM_9_13f 28501
#define ITENf 28502
#define ITERATIONf 28503
#define ITETMIFf 28504
#define ITE_CTRL_CORRECTED_ERRORf 28505
#define ITE_CTRL_CORRECTED_ERROR_DISINTf 28506
#define ITE_CTRL_ECC_ERROR_ADDRESSf 28507
#define ITE_CTRL_EMPTYf 28508
#define ITE_CTRL_ENABLE_ECCf 28509
#define ITE_CTRL_FILL_LEVELf 28510
#define ITE_CTRL_FORCE_UNCORRECTABLE_ERRORf 28511
#define ITE_CTRL_RD_EMPTYf 28512
#define ITE_CTRL_RD_EMPTY_DISINTf 28513
#define ITE_CTRL_UNCORRECTED_ERRORf 28514
#define ITE_CTRL_UNCORRECTED_ERROR_DISINTf 28515
#define ITE_CTRL_WR_FULLf 28516
#define ITE_CTRL_WR_FULL_DISINTf 28517
#define ITE_INTRf 28518
#define ITE_INTR_DISINTf 28519
#define ITE_QMGR_FLL_CORRECTED_ERRORf 28520
#define ITE_QMGR_FLL_ECC_ERROR_ADDRESSf 28521
#define ITE_QMGR_FLL_ENABLE_ECCf 28522
#define ITE_QMGR_FLL_FORCE_CORRECTED_ERROR_DISINTf 28523
#define ITE_QMGR_FLL_FORCE_UNCORRECTABLE_ERRORf 28524
#define ITE_QMGR_FLL_FORCE_UNCORRECTED_ERROR_DISINTf 28525
#define ITE_QMGR_FLL_UNCORRECTED_ERRORf 28526
#define ITE_QMGR_QLL_CORRECTED_ERRORf 28527
#define ITE_QMGR_QLL_CORRECTED_ERROR_DISINTf 28528
#define ITE_QMGR_QLL_ECC_ERROR_ADDRESSf 28529
#define ITE_QMGR_QLL_ENABLE_ECCf 28530
#define ITE_QMGR_QLL_FORCE_UNCORRECTABLE_ERRORf 28531
#define ITE_QMGR_QLL_UNCORRECTED_ERRORf 28532
#define ITE_QMGR_QLL_UNCORRECTED_ERROR_DISINTf 28533
#define ITE_REL_FIFO_FORCE_UNCORRECTABLE_ERRORf 28534
#define ITE_REL_FIFO_FULLf 28535
#define ITE_REL_FIFO_FULL_MASKf 28536
#define ITE_REL_FIFO_HDRMf 28537
#define ITE_REORDER_FIFO_CORRECTED_ERRORf 28538
#define ITE_REORDER_FIFO_CORRECTED_ERROR_DISINTf 28539
#define ITE_REORDER_FIFO_ENABLE_ECCf 28540
#define ITE_REORDER_FIFO_ERROR_ADDRESSf 28541
#define ITE_REORDER_FIFO_FORCE_UNCORRECTABLE_ECCf 28542
#define ITE_REORDER_FIFO_UNCORRECTED_ERRORf 28543
#define ITE_REORDER_FIFO_UNCORRECTED_ERROR_DISINTf 28544
#define ITE_WORK_QUEUE_CORRECTED_ERRORf 28545
#define ITE_WORK_QUEUE_ECC_ERROR_ADDRESSf 28546
#define ITE_WORK_QUEUE_ENABLE_ECCf 28547
#define ITE_WORK_QUEUE_FORCE_CORRECTED_ERROR_DISINTf 28548
#define ITE_WORK_QUEUE_FORCE_UNCORRECTABLE_ERRORf 28549
#define ITE_WORK_QUEUE_FORCE_UNCORRECTED_ERROR_DISINTf 28550
#define ITE_WORK_QUEUE_RD_EMPTYf 28551
#define ITE_WORK_QUEUE_RD_EMPTY_DISINTf 28552
#define ITE_WORK_QUEUE_UNCORRECTED_ERRORf 28553
#define ITE_WORK_QUEUE_WR_FULLf 28554
#define ITE_WORK_QUEUE_WR_FULL_DISINTf 28555
#define ITMISCINf 28556
#define ITMISCOP0f 28557
#define ITM_TO_OTM_MAPf 28558
#define ITM_TO_OTM_MAP_INITIATE_PAR_ERRf 28559
#define ITM_TO_OTM_MAP_PARITY_ERR_MASKf 28560
#define ITR_COUNTf 28561
#define ITR_DATA_FIFO_INITIATE_PAR_ERRf 28562
#define ITR_DATA_FIFO_PARITY_ERR_MASKf 28563
#define ITR_DROPf 28564
#define ITR_FIFO_INITIATE_PAR_ERRf 28565
#define ITR_FIFO_PARITY_ERR_MASKf 28566
#define ITR_PKT_FIFO_INITIATE_PAR_ERRf 28567
#define ITR_PKT_FIFO_PARITY_ERR_MASKf 28568
#define ITTRIGGERACKf 28569
#define ITTRIGGERREQf 28570
#define ITU_MODE_SELf 28571
#define IT_ENf 28572
#define IT_LINES_NUMBERf 28573
#define IUNHGI_RESERVEDf 28574
#define IUNKHDR_DISINTf 28575
#define IUNKHDR_SELf 28576
#define IUNKOPC_RESERVEDf 28577
#define IVECf 28578
#define IVERRORPOINTERf 28579
#define IVE_USE_HDR_CODEf 28580
#define IVIDf 28581
#define IVID_ABSENT_ACTIONf 28582
#define IVID_DVPf 28583
#define IVID_DVP_SELf 28584
#define IVID_PRESENT_ACTIONf 28585
#define IVID_VALIDf 28586
#define IVLANf 28587
#define IVLAN_PSGf 28588
#define IVPERR0f 28589
#define IVPERR1f 28590
#define IVP_PCGf 28591
#define IVP_PSGf 28592
#define IVP_STAGE_BYPASS_ENABLEf 28593
#define IVXLTf 28594
#define IVXLT_BUS_PARITY_ENf 28595
#define IVXLT_BUS_PARITY_FORCE_ERRORf 28596
#define IVXLT_BYPASS_ENABLEf 28597
#define IVXLT_FORCE_ERRORf 28598
#define IVXLT_PCGf 28599
#define IVXLT_PSGf 28600
#define IVXLT_STAGE_BYPASS_ENABLEf 28601
#define IWRB_BUFFER_FULLf 28602
#define IWRB_SIZEf 28603
#define IX0A_PORT_MODEf 28604
#define IX0A_RESETf 28605
#define IX0B_PORT_MODEf 28606
#define IX0B_RESETf 28607
#define IX1A_PORT_MODEf 28608
#define IX1A_RESETf 28609
#define IX1B_PORT_MODEf 28610
#define IX1B_RESETf 28611
#define IXA_STARTCNTf 28612
#define IXB_STARTCNTf 28613
#define I_8_PHASE_ENf 28614
#define I_CH_1_MDELf 28615
#define I_CH_1_MDIVf 28616
#define I_HOLDf 28617
#define I_HOLD_CHf 28618
#define I_KAf 28619
#define I_KIf 28620
#define I_KPf 28621
#define I_LOAD_ENf 28622
#define I_LOAD_EN_CHf 28623
#define I_NDIV_FRACf 28624
#define I_NDIV_INTf 28625
#define I_PDIVf 28626
#define I_PHY_AUTO_INITf 28627
#define I_PHY_DDR_MHZf 28628
#define I_PHY_IDLEf 28629
#define I_PHY_PLL_PWRDNf 28630
#define I_PHY_READ_STRAPSf 28631
#define I_PHY_STANDBYf 28632
#define I_PHY_STRAPS_DUAL_RANKf 28633
#define I_PHY_STRAPS_JEDECf 28634
#define I_PHY_STRAPS_VALIDf 28635
#define I_PHY_STRAPS_VOLTSf 28636
#define I_PHY_UPD_VDLf 28637
#define I_PHY_USE_DYN_VDLf 28638
#define I_PLL_AUX_CTRLf 28639
#define I_PLL_CTRLf 28640
#define I_PWRDWNf 28641
#define I_REF_CLK_SELf 28642
#define I_SSC_LIMITf 28643
#define I_SSC_MODEf 28644
#define I_SSC_STEPf 28645
#define I_STANDBY_EXIT_Lf 28646
#define I_SW_INITf 28647
#define I_TEMPMON_CTRLf 28648
#define JAM_ENf 28649
#define JEDECf 28650
#define JEDEC_TYPEf 28651
#define JEP_1f 28652
#define JEP_CONTINUATION_CODEf 28653
#define JEP_IDENTITY_CODE_3_0f 28654
#define JEP_IDENTITY_CODE_6_4f 28655
#define JITTER_ENf 28656
#define JITTER_MASKf 28657
#define JIT_TOLERANCEf 28658
#define JTAGENABLEf 28659
#define JTAGMASTERCLKDIVf 28660
#define JTAGPRESENTf 28661
#define JTAG_M0_READ_QOSf 28662
#define JTAG_M0_WRITE_QOSf 28663
#define JUMBOf 28664
#define KAf 28665
#define KB_EXP_SIZE_FIFO_OVERFLOWf 28666
#define KB_EXP_SIZE_FIFO_OVERFLOW_DISINTf 28667
#define KB_EXP_SIZE_FIFO_PARITYf 28668
#define KB_EXP_SIZE_FIFO_PARITY_DISINTf 28669
#define KB_EXP_SIZE_FIFO_UNDERFLOWf 28670
#define KB_EXP_SIZE_FIFO_UNDERFLOW_DISINTf 28671
#define KB_REQ_FIFO_OVERFLOWf 28672
#define KB_REQ_FIFO_OVERFLOW_DISINTf 28673
#define KB_REQ_FIFO_PARITYf 28674
#define KB_REQ_FIFO_PARITY_DISINTf 28675
#define KB_REQ_FIFO_UNDERFLOWf 28676
#define KB_REQ_FIFO_UNDERFLOW_DISINTf 28677
#define KEEP_PROCREGf 28678
#define KEEP_REPDATA2f 28679
#define KEEP_REPDATA_FOR_COPIESf 28680
#define KEEP_TIMESTAMPf 28681
#define KEYf 28682
#define KEY0f 28683
#define KEY0_LWRf 28684
#define KEY0_UPRf 28685
#define KEY1f 28686
#define KEY1_LWRf 28687
#define KEY1_UPRf 28688
#define KEYAND_VALUEf 28689
#define KEYA_INSTRUCTION0f 28690
#define KEYA_INSTRUCTION1f 28691
#define KEYB_INSTRUCTION0f 28692
#define KEYB_INSTRUCTION1f 28693
#define KEYB_INSTRUCTION2f 28694
#define KEYB_INSTRUCTION3f 28695
#define KEYFIFO_CORRECTED_ERRORf 28696
#define KEYFIFO_CORRECTED_ERROR_DISINTf 28697
#define KEYFIFO_ECC_CORRUPTf 28698
#define KEYFIFO_ECC_ERROR_ADDRESSf 28699
#define KEYFIFO_ENABLE_ECCf 28700
#define KEYFIFO_TMf 28701
#define KEYFIFO_UNCORRECTED_ERRORf 28702
#define KEYFIFO_UNCORRECTED_ERROR_DISINTf 28703
#define KEYOR_VALUEf 28704
#define KEYPROFILEMAPINDEXf 28705
#define KEYPROGRAMPROFILEf 28706
#define KEYSELECTf 28707
#define KEY_0f 28708
#define KEY_1f 28709
#define KEY_126_96f 28710
#define KEY_127_96f 28711
#define KEY_159_128f 28712
#define KEY_16B_INST_0f 28713
#define KEY_16B_INST_1f 28714
#define KEY_16B_INST_2f 28715
#define KEY_16B_INST_3f 28716
#define KEY_175_160f 28717
#define KEY_191_160f 28718
#define KEY_2f 28719
#define KEY_223_192f 28720
#define KEY_255_224f 28721
#define KEY_287_256f 28722
#define KEY_3f 28723
#define KEY_319_288f 28724
#define KEY_31_0f 28725
#define KEY_32B_INST_0f 28726
#define KEY_32B_INST_1f 28727
#define KEY_32B_INST_2f 28728
#define KEY_32B_INST_3f 28729
#define KEY_351_320f 28730
#define KEY_383_352f 28731
#define KEY_415_384f 28732
#define KEY_447_416f 28733
#define KEY_479_448f 28734
#define KEY_511_480f 28735
#define KEY_63_32f 28736
#define KEY_95_64f 28737
#define KEY_A_DATA_BASE_PROFILEf 28738
#define KEY_A_INST_0_TO_5_VALIDf 28739
#define KEY_A_INST_0_TO_7_VALIDf 28740
#define KEY_A_INST_6_TO_11_VALIDf 28741
#define KEY_A_INST_8_TO_15_VALIDf 28742
#define KEY_A_LEM_OPERATION_SELECTf 28743
#define KEY_BRIDGE1Q_VLAN_TRANSLATION_VLAN_DOMAINf 28744
#define KEY_BRIDGE1Q_VLAN_TRANSLATION_VLAN_IDf 28745
#define KEY_BRIDGE_IPV4_SUBNET_SIPf 28746
#define KEY_BRIDGE_IPV4_SUBNET_SIP_MASKf 28747
#define KEY_BRIDGE_L4_PORT_PORTf 28748
#define KEY_BRIDGE_L4_PORT_PORT_MASKf 28749
#define KEY_BRIDGE_LINK_LAYER_SA_SAf 28750
#define KEY_B_DATA_BASE_PROFILEf 28751
#define KEY_B_INST_0_TO_5_VALIDf 28752
#define KEY_B_INST_0_TO_7_VALIDf 28753
#define KEY_B_INST_6_TO_11_VALIDf 28754
#define KEY_B_INST_8_TO_15_VALIDf 28755
#define KEY_B_LEM_OPERATION_SELECTf 28756
#define KEY_COLSNf 28757
#define KEY_COLSN_DISINTf 28758
#define KEY_COMPATIBLE_MC_DIP_LSBf 28759
#define KEY_COMPATIBLE_MC_FIDf 28760
#define KEY_COMPATIBLE_MC_SIPf 28761
#define KEY_C_INST_0_TO_5_VALIDf 28762
#define KEY_C_INST_0_TO_7_VALIDf 28763
#define KEY_C_INST_6_TO_11_VALIDf 28764
#define KEY_C_INST_8_TO_15_VALIDf 28765
#define KEY_C_LEM_OPERATION_SELECTf 28766
#define KEY_DATAf 28767
#define KEY_DATAMASKf 28768
#define KEY_DATA_VALUEf 28769
#define KEY_DIRECTIONf 28770
#define KEY_D_INST_0_TO_7_VALIDf 28771
#define KEY_D_INST_8_TO_15_VALIDf 28772
#define KEY_D_LEM_OPERATION_SELECTf 28773
#define KEY_D_MASK_SELECTf 28774
#define KEY_D_USE_COMPARE_RESULTf 28775
#define KEY_D_XOR_ENABLEf 28776
#define KEY_D_XOR_MASK_0f 28777
#define KEY_D_XOR_MASK_1f 28778
#define KEY_D_XOR_MASK_2f 28779
#define KEY_D_XOR_MASK_3f 28780
#define KEY_FIFO_OVERFLOWf 28781
#define KEY_FIFO_OVERFLOW_DISINTf 28782
#define KEY_FIFO_UNDERFLOWf 28783
#define KEY_FIFO_UNDERFLOW_DISINTf 28784
#define KEY_FINAL_INST_0_TO_7_VALIDf 28785
#define KEY_FIRSTf 28786
#define KEY_FIRST_MASKf 28787
#define KEY_GEN_VARf 28788
#define KEY_GLOBALf 28789
#define KEY_ID_TO_FIELD_MAPPER_PARITY_ENf 28790
#define KEY_INITIAL_INST_0_TO_7_VALIDf 28791
#define KEY_INST0f 28792
#define KEY_INST1f 28793
#define KEY_INST2f 28794
#define KEY_INST3f 28795
#define KEY_INTERFACE_PARITY_ERRORf 28796
#define KEY_INTERFACE_PARITY_ERROR_DISINTf 28797
#define KEY_MACT_DAf 28798
#define KEY_MACT_VSIf 28799
#define KEY_MASKf 28800
#define KEY_MASK_127_96f 28801
#define KEY_MASK_159_128f 28802
#define KEY_MASK_175_160f 28803
#define KEY_MASK_31_0f 28804
#define KEY_MASK_63_32f 28805
#define KEY_MASK_95_64f 28806
#define KEY_MASK_S0f 28807
#define KEY_MASK_S1f 28808
#define KEY_MASK_SPAREf 28809
#define KEY_MASK_VALUEf 28810
#define KEY_MEM_PARITY_ERRORf 28811
#define KEY_MEM_PARITY_ERROR_DISINTf 28812
#define KEY_NUMf 28813
#define KEY_PARITYf 28814
#define KEY_PROGRAMf 28815
#define KEY_PROGRAM_VARIABLEf 28816
#define KEY_RESERVED_0f 28817
#define KEY_RESERVED_0_MASKf 28818
#define KEY_SHIFT_S0f 28819
#define KEY_SHIFT_S1f 28820
#define KEY_SIZEf 28821
#define KEY_SPAREf 28822
#define KEY_SPARE_0f 28823
#define KEY_STATUSf 28824
#define KEY_STATUS_DISINTf 28825
#define KEY_SWAPPEDf 28826
#define KEY_TAGf 28827
#define KEY_TAG_MASKf 28828
#define KEY_TYPEf 28829
#define KEY_TYPE_0f 28830
#define KEY_TYPE_1f 28831
#define KEY_TYPE_2f 28832
#define KEY_TYPE_3f 28833
#define KEY_TYPE_MASKf 28834
#define KEY_TYPE_VFIf 28835
#define KEY_TYPE_VFI_SHADOWf 28836
#define KEY_Xf 28837
#define KEY_ZEROf 28838
#define KEY_ZERO_1f 28839
#define KEY_ZERO_2f 28840
#define KEY_ZERO_3f 28841
#define KEY_ZERO_4f 28842
#define KIf 28843
#define KNOWN_IPMC_ENABLEf 28844
#define KNOWN_IPMC_METER_INDEXf 28845
#define KNOWN_L2MC_ENABLEf 28846
#define KNOWN_L2MC_METER_INDEXf 28847
#define KNOWN_MCAST_BLOCK_MASK_PARITY_ENf 28848
#define KNOWN_MCAST_BLOCK_MASK_PAR_ERRf 28849
#define KNOWN_MCAST_BLOCK_MASK_TMf 28850
#define KNOWN_MCAST_MASK_SELf 28851
#define KPf 28852
#define KPCS_N_RX_DEC_ERR_MARKINGf 28853
#define KPCS_N_RX_DSC_ENf 28854
#define KPCS_N_RX_DSC_LOOPBACK_ENf 28855
#define KPCS_N_RX_INVALID_CODE_GROUPf 28856
#define KPCS_N_RX_INVALID_CODE_GROUP_VALIDf 28857
#define KPCS_N_TST_RX_ENf 28858
#define KPCS_N_TST_RX_ERR_CNTf 28859
#define KPCS_N_TST_RX_PR_DATA_SELf 28860
#define KPCS_N_TST_RX_PR_PTRN_LENf 28861
#define KPCS_N_TST_RX_PTRN_SELf 28862
#define KPCS_N_TST_TX_ENf 28863
#define KPCS_N_TST_TX_FORCE_SCRf 28864
#define KPCS_N_TST_TX_PR_DATA_SELf 28865
#define KPCS_N_TST_TX_PR_PTRN_LENf 28866
#define KPCS_N_TST_TX_PR_SEED_SELf 28867
#define KPCS_N_TST_TX_PTRN_SELf 28868
#define KPCS_N_TST_TX_SQ_SELf 28869
#define KPCS_N_TX_SCR_ENf 28870
#define KPCS_TST_RX_IDL_PTRNf 28871
#define KPCS_TST_TX_IDL_PTRNf 28872
#define KPCS_TST_TX_PR_SEED_Af 28873
#define KPCS_TST_TX_PR_SEED_Bf 28874
#define KPROC_CCU_PROF_AUTOGATING_SELf 28875
#define KPROC_CCU_PROF_CLK_REQ_SELf 28876
#define KPROC_CCU_PROF_CNTf 28877
#define KPROC_CCU_PROF_CNT_CTRLf 28878
#define KPROC_CCU_PROF_CNT_STARTf 28879
#define KPROC_CCU_PROF_DEBUG_BUSf 28880
#define KPROC_CCU_PROF_POLICY_SELf 28881
#define KSHIFTf 28882
#define KS_ACTIVEf 28883
#define KVCO_XFf 28884
#define KVCO_XSf 28885
#define KVPAIRSf 28886
#define K_FORCE_LOS_ENABLEf 28887
#define K_SOP_S0f 28888
#define K_SOP_S1f 28889
#define K_SOP_S3f 28890
#define K_SOP_S4f 28891
#define L0_ACCUM_COMP_MEM_0f 28892
#define L0_ACCUM_COMP_MEM_1f 28893
#define L0_CC_MODEf 28894
#define L0_CHILD_STATE1f 28895
#define L0_CHILD_WEIGHT_CFGf 28896
#define L0_CHILD_WEIGHT_WORKINGf 28897
#define L0_CREDITMEM_0f 28898
#define L0_CREDITMEM_1f 28899
#define L0_DEQUEUE_PKT_SIZEf 28900
#define L0_DEQ_EMPTY_SEENf 28901
#define L0_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 28902
#define L0_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 28903
#define L0_DONT_UPDATE_MIN_ON_WERRf 28904
#define L0_EF_NEXTf 28905
#define L0_EMPTY_SEEN_ADDRESSf 28906
#define L0_ENQ_ACT_SEENf 28907
#define L0_ERRf 28908
#define L0_ERRORf 28909
#define L0_HEADS_TAILSf 28910
#define L0_LOCK_ON_PACKETf 28911
#define L0_LOCK_ON_SEGMENTf 28912
#define L0_MAXf 28913
#define L0_MAX_LAST_REFRESH_ADDRf 28914
#define L0_MAX_REFRESH_ENABLEf 28915
#define L0_MAX_REFRESH_INTERVALf 28916
#define L0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 28917
#define L0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 28918
#define L0_MCM_MODEf 28919
#define L0_MEM_CONFIGf 28920
#define L0_MINf 28921
#define L0_MIN_ACT_SEENf 28922
#define L0_MIN_LAST_REFRESH_ADDRf 28923
#define L0_MIN_NEXTf 28924
#define L0_MIN_REFRESH_ENABLEf 28925
#define L0_MIN_REFRESH_INTERVALf 28926
#define L0_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 28927
#define L0_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 28928
#define L0_PARENTf 28929
#define L0_PARENT_STATEf 28930
#define L0_SCHEDULED_FROM_EF_SEENf 28931
#define L0_SCHEDULED_FROM_MIN_SEENf 28932
#define L0_SCHEDULED_FROM_SP_SEENf 28933
#define L0_SCHEDULED_FROM_WERR_SEENf 28934
#define L0_SHAPER_ACT_SEENf 28935
#define L0_SHAPER_BUBBLE_REMOVEf 28936
#define L0_SHAPER_REMOVE_SEENf 28937
#define L0_SP_MIN_PRIf 28938
#define L0_UCM_MODEf 28939
#define L0_WERR_MAX_SCf 28940
#define L0_WERR_NEXTf 28941
#define L0_XOFFf 28942
#define L0_XOFF_REMOVE_SEENf 28943
#define L0_XOFF_SEENf 28944
#define L0_XON_ACT_SEENf 28945
#define L10Bf 28946
#define L1_ACCUM_COMP_MEM_0f 28947
#define L1_ACCUM_COMP_MEM_1f 28948
#define L1_BK_CORRECTED_ERRORf 28949
#define L1_BK_CORRECTED_ERROR_DISINTf 28950
#define L1_BK_ECC_ERROR_ADDRESSf 28951
#define L1_BK_ENABLE_ECCf 28952
#define L1_BK_FORCE_UNCORRECTABLE_ERRORf 28953
#define L1_BK_TMf 28954
#define L1_BK_UNCORRECTED_ERRORf 28955
#define L1_BK_UNCORRECTED_ERROR_DISINTf 28956
#define L1_BP_CORRECTED_ERRORf 28957
#define L1_BP_CORRECTED_ERROR_DISINTf 28958
#define L1_BP_ECC_ERROR_ADDRESSf 28959
#define L1_BP_ENABLE_ECCf 28960
#define L1_BP_FORCE_UNCORRECTABLE_ERRORf 28961
#define L1_BP_TMf 28962
#define L1_BP_UNCORRECTED_ERRORf 28963
#define L1_BP_UNCORRECTED_ERROR_DISINTf 28964
#define L1_CHILD_STATE1f 28965
#define L1_CHILD_WEIGHT_CFGf 28966
#define L1_CHILD_WEIGHT_WORKINGf 28967
#define L1_CLK0_RECOVERY_DIV_CTRLf 28968
#define L1_CLK0_RECOVERY_MUXf 28969
#define L1_CLK0_RECOVERY_MUX_SELf 28970
#define L1_CLK1_RECOVERY_DIV_CTRLf 28971
#define L1_CLK1_RECOVERY_MUXf 28972
#define L1_CLK1_RECOVERY_MUX_SELf 28973
#define L1_CREDITMEM_0f 28974
#define L1_CREDITMEM_1f 28975
#define L1_DEQUEUE_PKT_SIZEf 28976
#define L1_DEQ_EMPTY_SEENf 28977
#define L1_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 28978
#define L1_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 28979
#define L1_DONT_UPDATE_MIN_ON_WERRf 28980
#define L1_EF_NEXTf 28981
#define L1_EMPTY_SEEN_ADDRESSf 28982
#define L1_ENQ_ACT_SEENf 28983
#define L1_ERRf 28984
#define L1_ERRORf 28985
#define L1_HEADS_TAILSf 28986
#define L1_LA_TMf 28987
#define L1_LOCK_ON_PACKETf 28988
#define L1_LOCK_ON_SEGMENTf 28989
#define L1_MAXf 28990
#define L1_MAX_LAST_REFRESH_ADDRf 28991
#define L1_MAX_REFRESH_ENABLEf 28992
#define L1_MAX_REFRESH_INTERVALf 28993
#define L1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 28994
#define L1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 28995
#define L1_MEM_CONFIGf 28996
#define L1_MINf 28997
#define L1_MIN_ACT_SEENf 28998
#define L1_MIN_LAST_REFRESH_ADDRf 28999
#define L1_MIN_NEXTf 29000
#define L1_MIN_REFRESH_ENABLEf 29001
#define L1_MIN_REFRESH_INTERVALf 29002
#define L1_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 29003
#define L1_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29004
#define L1_MODEf 29005
#define L1_N0_CORRECTED_ERRORf 29006
#define L1_N0_CORRECTED_ERROR_DISINTf 29007
#define L1_N0_ECC_ERROR_ADDRESSf 29008
#define L1_N0_ENABLE_ECCf 29009
#define L1_N0_FORCE_UNCORRECTABLE_ERRORf 29010
#define L1_N0_TMf 29011
#define L1_N0_UNCORRECTED_ERRORf 29012
#define L1_N0_UNCORRECTED_ERROR_DISINTf 29013
#define L1_N1_CORRECTED_ERRORf 29014
#define L1_N1_CORRECTED_ERROR_DISINTf 29015
#define L1_N1_ECC_ERROR_ADDRESSf 29016
#define L1_N1_ENABLE_ECCf 29017
#define L1_N1_FORCE_UNCORRECTABLE_ERRORf 29018
#define L1_N1_TMf 29019
#define L1_N1_UNCORRECTED_ERRORf 29020
#define L1_N1_UNCORRECTED_ERROR_DISINTf 29021
#define L1_N2_CORRECTED_ERRORf 29022
#define L1_N2_CORRECTED_ERROR_DISINTf 29023
#define L1_N2_ECC_ERROR_ADDRESSf 29024
#define L1_N2_ENABLE_ECCf 29025
#define L1_N2_FORCE_UNCORRECTABLE_ERRORf 29026
#define L1_N2_TMf 29027
#define L1_N2_UNCORRECTED_ERRORf 29028
#define L1_N2_UNCORRECTED_ERROR_DISINTf 29029
#define L1_NG_CORRECTED_ERRORf 29030
#define L1_NG_CORRECTED_ERROR_DISINTf 29031
#define L1_NG_ECC_ERROR_ADDRESSf 29032
#define L1_NG_ENABLE_ECCf 29033
#define L1_NG_FORCE_UNCORRECTABLE_ERRORf 29034
#define L1_NG_TMf 29035
#define L1_NG_UNCORRECTED_ERRORf 29036
#define L1_NG_UNCORRECTED_ERROR_DISINTf 29037
#define L1_NM_CORRECTED_ERRORf 29038
#define L1_NM_CORRECTED_ERROR_DISINTf 29039
#define L1_NM_ECC_ERROR_ADDRESSf 29040
#define L1_NM_ENABLE_ECCf 29041
#define L1_NM_FORCE_UNCORRECTABLE_ERRORf 29042
#define L1_NM_TMf 29043
#define L1_NM_UNCORRECTED_ERRORf 29044
#define L1_NM_UNCORRECTED_ERROR_DISINTf 29045
#define L1_PARENTf 29046
#define L1_PARENT_STATEf 29047
#define L1_RCVD_BKUP_FREQ_SELf 29048
#define L1_RCVD_BKUP_PORT_SELf 29049
#define L1_RCVD_CLK0_SW_OVWR_VALIDf 29050
#define L1_RCVD_CLK1_SW_OVWR_VALIDf 29051
#define L1_RCVD_CLK_BKUP_RSTNf 29052
#define L1_RCVD_CLK_RSTNf 29053
#define L1_RCVD_FREQ_SELf 29054
#define L1_RCVD_PRI_PORT_SELf 29055
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 29056
#define L1_RCVD_SW_OVWR_ENf 29057
#define L1_RCVD_SW_OVWR_VALIDf 29058
#define L1_SCHEDULED_FROM_EF_SEENf 29059
#define L1_SCHEDULED_FROM_MIN_SEENf 29060
#define L1_SCHEDULED_FROM_SP_SEENf 29061
#define L1_SCHEDULED_FROM_WERR_SEENf 29062
#define L1_SHAPER_ACT_SEENf 29063
#define L1_SHAPER_REMOVE_SEENf 29064
#define L1_SP_MIN_PRIf 29065
#define L1_SYNCE_MUXED_CLK0_VALIDf 29066
#define L1_SYNCE_MUXED_CLK1_VALIDf 29067
#define L1_WERR_MAX_SCf 29068
#define L1_WERR_NEXTf 29069
#define L1_XOFFf 29070
#define L1_XOFF_REMOVE_SEENf 29071
#define L1_XOFF_SEENf 29072
#define L1_XON_ACT_SEENf 29073
#define L2f 29074
#define L2__ASSOCIATED_DATAf 29075
#define L2__CLASS_IDf 29076
#define L2__CLASS_ID_FULLf 29077
#define L2__CLASS_ID_MSBf 29078
#define L2__CPUf 29079
#define L2__DATAf 29080
#define L2__DATA_0f 29081
#define L2__DATA_1_Af 29082
#define L2__DATA_1_Bf 29083
#define L2__DATA_Af 29084
#define L2__DATA_Bf 29085
#define L2__DESTINATIONf 29086
#define L2__DEST_MACf 29087
#define L2__DEST_TYPEf 29088
#define L2__DST_CPUf 29089
#define L2__DST_DISCARDf 29090
#define L2__DUMMYf 29091
#define L2__DUMMY0f 29092
#define L2__DUMMY1f 29093
#define L2__DUMMY_0f 29094
#define L2__DUMMY_1f 29095
#define L2__DUMMY_2f 29096
#define L2__DUMMY_INDEXf 29097
#define L2__EH_QUEUE_TAGf 29098
#define L2__EH_TAG_TYPEf 29099
#define L2__EH_TMf 29100
#define L2__HASH_LSBf 29101
#define L2__KEYf 29102
#define L2__KEY_0f 29103
#define L2__L2MC_PTRf 29104
#define L2__L3f 29105
#define L2__L3MC_PTRf 29106
#define L2__LIMIT_COUNTEDf 29107
#define L2__MAC_ADDRf 29108
#define L2__MAC_BLOCK_INDEXf 29109
#define L2__MIRRORf 29110
#define L2__MIRROR0f 29111
#define L2__MIRROR1f 29112
#define L2__MODULE_IDf 29113
#define L2__PENDINGf 29114
#define L2__PORT_NUMf 29115
#define L2__PRIf 29116
#define L2__REMOTEf 29117
#define L2__REMOTE_TRUNKf 29118
#define L2__RESERVEDf 29119
#define L2__RESERVED_100f 29120
#define L2__RESERVED_102_100f 29121
#define L2__RESERVED_102_102f 29122
#define L2__RESERVED_2f 29123
#define L2__RESERVED_207_139f 29124
#define L2__RESERVED_69_68f 29125
#define L2__RPEf 29126
#define L2__RSVD_VFIf 29127
#define L2__RSVD_VPGf 29128
#define L2__SCPf 29129
#define L2__SIRIUS_Q_TAGf 29130
#define L2__SRC_DISCARDf 29131
#define L2__STATIC_BITf 29132
#define L2__Tf 29133
#define L2__TGIDf 29134
#define L2__TRILL_NETWORK_RECEIVERS_PRESENTf 29135
#define L2__VFIf 29136
#define L2__VFI_RESERVEDf 29137
#define L2__VIDf 29138
#define L2__VID_VALIDf 29139
#define L2__VLAN_IDf 29140
#define L2__VPGf 29141
#define L2__VPG_TYPEf 29142
#define L2DEPTHf 29143
#define L2DH_ENf 29144
#define L2DST_DISCARDf 29145
#define L2DST_HIT_ENABLEf 29146
#define L2GRE__BC_DROPf 29147
#define L2GRE__CLASS_IDf 29148
#define L2GRE__CNTAG_DELETE_PRI_BITMAPf 29149
#define L2GRE__DELETE_VNTAGf 29150
#define L2GRE__DIPf 29151
#define L2GRE__DISABLE_VLAN_CHECKf 29152
#define L2GRE__DISABLE_VP_PRUNINGf 29153
#define L2GRE__DVP_IS_NETWORK_PORTf 29154
#define L2GRE__EH_QUEUE_TAGf 29155
#define L2GRE__EH_TAG_TYPEf 29156
#define L2GRE__EN_EFILTERf 29157
#define L2GRE__FLEX_CTR_BASE_COUNTER_IDXf 29158
#define L2GRE__FLEX_CTR_OFFSET_MODEf 29159
#define L2GRE__FLEX_CTR_POOL_NUMBERf 29160
#define L2GRE__MTU_ENABLEf 29161
#define L2GRE__MTU_VALUEf 29162
#define L2GRE__RESERVED_0f 29163
#define L2GRE__RESERVED_1f 29164
#define L2GRE__RESERVED_EH_TMf 29165
#define L2GRE__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 29166
#define L2GRE__RSVD_FLEX_CTR_POOL_NUMBERf 29167
#define L2GRE__RSVD_TUNNEL_INDEXf 29168
#define L2GRE__TUNNEL_INDEXf 29169
#define L2GRE__UMC_DROPf 29170
#define L2GRE__UUC_DROPf 29171
#define L2GRE__VLAN_MEMBERSHIP_PROFILEf 29172
#define L2GRE_DEFAULT_SVP_ENABLEf 29173
#define L2GRE_DIP__DATAf 29174
#define L2GRE_DIP__DIPf 29175
#define L2GRE_DIP__FLEX_CTR_BASE_COUNTER_IDXf 29176
#define L2GRE_DIP__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 29177
#define L2GRE_DIP__FLEX_CTR_OFFSET_MODEf 29178
#define L2GRE_DIP__FLEX_CTR_POOL_NUMBERf 29179
#define L2GRE_DIP__FLEX_CTR_POOL_NUMBER_RESERVEDf 29180
#define L2GRE_DIP__HASH_LSBf 29181
#define L2GRE_DIP__KEYf 29182
#define L2GRE_DIP__NETWORK_RECEIVERS_PRESENTf 29183
#define L2GRE_DIP__RESERVED_0f 29184
#define L2GRE_DIP__RESERVED_104_61f 29185
#define L2GRE_DIP__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 29186
#define L2GRE_DIP__RSVD_FLEX_CTR_POOL_NUMBERf 29187
#define L2GRE_DIP__USE_OUTER_HEADER_PHBf 29188
#define L2GRE_PAYLOAD_HASH_SELECT_Af 29189
#define L2GRE_PAYLOAD_HASH_SELECT_Bf 29190
#define L2GRE_PAYLOAD_L2_BITMAP_Af 29191
#define L2GRE_PAYLOAD_L2_BITMAP_Bf 29192
#define L2GRE_PAYLOAD_L3_BITMAP_Af 29193
#define L2GRE_PAYLOAD_L3_BITMAP_Bf 29194
#define L2GRE_SIP__DATAf 29195
#define L2GRE_SIP__HASH_LSBf 29196
#define L2GRE_SIP__KEYf 29197
#define L2GRE_SIP__RESERVED_0f 29198
#define L2GRE_SIP__RESERVED_104_55f 29199
#define L2GRE_SIP__RSVD_SVPf 29200
#define L2GRE_SIP__SIPf 29201
#define L2GRE_SIP__SVPf 29202
#define L2GRE_SIP__SVP_RESERVEDf 29203
#define L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf 29204
#define L2GRE_TERMINATION_ALLOWEDf 29205
#define L2GRE_TUNNEL_GRE_KEY_MASK_Af 29206
#define L2GRE_TUNNEL_GRE_KEY_MASK_Bf 29207
#define L2GRE_TUNNEL_USE_GRE_KEY_Af 29208
#define L2GRE_TUNNEL_USE_GRE_KEY_Bf 29209
#define L2GRE_VFI__DATAf 29210
#define L2GRE_VFI__DVPf 29211
#define L2GRE_VFI__DVP_RESERVEDf 29212
#define L2GRE_VFI__HASH_LSBf 29213
#define L2GRE_VFI__KEYf 29214
#define L2GRE_VFI__RESERVED_0f 29215
#define L2GRE_VFI__RESERVED_104_97f 29216
#define L2GRE_VFI__RSVD_DVPf 29217
#define L2GRE_VFI__RSVD_VFIf 29218
#define L2GRE_VFI__SD_TAG_ACTION_IF_NOT_PRESENTf 29219
#define L2GRE_VFI__SD_TAG_ACTION_IF_PRESENTf 29220
#define L2GRE_VFI__SD_TAG_DOT1P_MAPPING_PTRf 29221
#define L2GRE_VFI__SD_TAG_DOT1P_PRI_SELECTf 29222
#define L2GRE_VFI__SD_TAG_NEW_CFIf 29223
#define L2GRE_VFI__SD_TAG_NEW_PRIf 29224
#define L2GRE_VFI__SD_TAG_REMARK_CFIf 29225
#define L2GRE_VFI__SD_TAG_TPID_INDEXf 29226
#define L2GRE_VFI__SD_TAG_VIDf 29227
#define L2GRE_VFI__VFIf 29228
#define L2GRE_VFI__VFI_RESERVEDf 29229
#define L2GRE_VFI__VPNIDf 29230
#define L2GRE_VFI_LOOKUP_KEY_TYPEf 29231
#define L2GRE_VPNID__DATAf 29232
#define L2GRE_VPNID__HASH_LSBf 29233
#define L2GRE_VPNID__KEYf 29234
#define L2GRE_VPNID__RESERVED_0f 29235
#define L2GRE_VPNID__RESERVED_104_86f 29236
#define L2GRE_VPNID__RSVD_VFIf 29237
#define L2GRE_VPNID__SIPf 29238
#define L2GRE_VPNID__VFIf 29239
#define L2GRE_VPNID__VFI_RESERVEDf 29240
#define L2GRE_VPNID__VPNIDf 29241
#define L2GRE_VPNID_LOOKUP_FAIL_COPY_TOCPUf 29242
#define L2GRE_VPNID_LOOKUP_KEY_TYPEf 29243
#define L2L3RSPFIFOCOUNT_GTE_HITHRf 29244
#define L2L3RSPFIFO_FULLf 29245
#define L2L3RSPFIFO_OVERFLOWf 29246
#define L2L3RSPFIFO_TMf 29247
#define L2L3_PCGf 29248
#define L2L3_PSGf 29249
#define L2LU_CLK_ENFORCEf 29250
#define L2MC_CLK_ENFORCEf 29251
#define L2MC_DCMf 29252
#define L2MC_HI_TMf 29253
#define L2MC_INTRf 29254
#define L2MC_LO_TMf 29255
#define L2MC_MASK_LENf 29256
#define L2MC_PARITY_ENf 29257
#define L2MC_PAR_ERRf 29258
#define L2MC_PMf 29259
#define L2MC_PSM_VDDf 29260
#define L2MC_PTRf 29261
#define L2MC_TMf 29262
#define L2MODFIFO_NOTEMPTYf 29263
#define L2MODFIFO_OVERFLOWf 29264
#define L2MODFIFO_PUSH_ENf 29265
#define L2MODFIFO_SHOW_CUR_COUNTf 29266
#define L2MODFIFO_UNDERRUNf 29267
#define L2MODMEM0_TMf 29268
#define L2MODMEM1_TMf 29269
#define L2MODMEM_TMf 29270
#define L2MOD_TBL_INDEXf 29271
#define L2R_LOS_CHAR_CNTf 29272
#define L2R_LOS_CHAR_CNT_RESETf 29273
#define L2R_LOS_ENABLEf 29274
#define L2R_TX_LOS_SELECTf 29275
#define L2SEARCH72_INST_OPCf 29276
#define L2SRC_DISCARDf 29277
#define L2SRC_STATIC_MOVEf 29278
#define L2_ACCUM_COMP_MEM_0f 29279
#define L2_ACCUM_COMP_MEM_1f 29280
#define L2_ACL_144_ENf 29281
#define L2_ACL_ENf 29282
#define L2_ACL_PAYLOAD_MODEf 29283
#define L2_ACTIONS__CLASS_IDf 29284
#define L2_ACTIONS__HG_LEARN_OVERRIDEf 29285
#define L2_ACTIONS__INTF_NUMf 29286
#define L2_ACTIONS__L3_UC_DA_DISABLEf 29287
#define L2_ACTIONS__L3_UC_SA_DISABLEf 29288
#define L2_ACTIONS__L3_UC_TTL_DISABLEf 29289
#define L2_ACTIONS__L3_UC_VLAN_DISABLEf 29290
#define L2_ACTIONS__MAC_ADDRESSf 29291
#define L2_ACTIONS__RESERVEDf 29292
#define L2_ACTIONS__VNTAGf 29293
#define L2_ACTIONS__VNTAG_ACTIONf 29294
#define L2_AND_VLAN_MAC_HASH_SELECTf 29295
#define L2_BITMAPf 29296
#define L2_BITMAP0f 29297
#define L2_BITMAP1f 29298
#define L2_BITMAP_127_96_CAPTf 29299
#define L2_BITMAP_127_96_MASKf 29300
#define L2_BITMAP_127_96_VALUEf 29301
#define L2_BITMAP_159_128_CAPTf 29302
#define L2_BITMAP_159_128_MASKf 29303
#define L2_BITMAP_159_128_VALUEf 29304
#define L2_BITMAP_169_160_CAPTf 29305
#define L2_BITMAP_169_160_MASKf 29306
#define L2_BITMAP_169_160_VALUEf 29307
#define L2_BITMAP_169_85f 29308
#define L2_BITMAP_169_85_PASSf 29309
#define L2_BITMAP_31_0_CAPTf 29310
#define L2_BITMAP_31_0_MASKf 29311
#define L2_BITMAP_31_0_VALUEf 29312
#define L2_BITMAP_38_32_CAPTf 29313
#define L2_BITMAP_38_32_MASKf 29314
#define L2_BITMAP_38_32_VALUEf 29315
#define L2_BITMAP_63_32_CAPTf 29316
#define L2_BITMAP_63_32_MASKf 29317
#define L2_BITMAP_63_32_VALUEf 29318
#define L2_BITMAP_84_0f 29319
#define L2_BITMAP_84_4_PASSf 29320
#define L2_BITMAP_95_64_CAPTf 29321
#define L2_BITMAP_95_64_MASKf 29322
#define L2_BITMAP_95_64_VALUEf 29323
#define L2_BITMAP_COPY_TO_CPUf 29324
#define L2_BITMAP_EXT_UC_ACCEPTf 29325
#define L2_BITMAP_HIf 29326
#define L2_BITMAP_INT_UC_ACCEPTf 29327
#define L2_BITMAP_LOf 29328
#define L2_BITMAP_PASSf 29329
#define L2_BITMAP_UC_BUFF_SHAREDf 29330
#define L2_BITMAP_W0f 29331
#define L2_BITMAP_W1f 29332
#define L2_BITMAP_W2f 29333
#define L2_BK_CORRECTED_ERRORf 29334
#define L2_BK_CORRECTED_ERROR_DISINTf 29335
#define L2_BK_ECC_ERROR_ADDRESSf 29336
#define L2_BK_ENABLE_ECCf 29337
#define L2_BK_FORCE_UNCORRECTABLE_ERRORf 29338
#define L2_BK_TMf 29339
#define L2_BK_UNCORRECTED_ERRORf 29340
#define L2_BK_UNCORRECTED_ERROR_DISINTf 29341
#define L2_BP_CORRECTED_ERRORf 29342
#define L2_BP_CORRECTED_ERROR_DISINTf 29343
#define L2_BP_ECC_ERROR_ADDRESSf 29344
#define L2_BP_ENABLE_ECCf 29345
#define L2_BP_FORCE_UNCORRECTABLE_ERRORf 29346
#define L2_BP_TMf 29347
#define L2_BP_UNCORRECTED_ERRORf 29348
#define L2_BP_UNCORRECTED_ERROR_DISINTf 29349
#define L2_BULK_COMPLETEf 29350
#define L2_BULK_ENf 29351
#define L2_BYTE_CNT_Ff 29352
#define L2_BYTE_CNT_Rf 29353
#define L2_CHILD_STATE1f 29354
#define L2_CHILD_WEIGHT_CFGf 29355
#define L2_CHILD_WEIGHT_WORKINGf 29356
#define L2_CNTf 29357
#define L2_COPY0f 29358
#define L2_COPY1f 29359
#define L2_CREDITMEM_0f 29360
#define L2_CREDITMEM_1f 29361
#define L2_DELETEf 29362
#define L2_DEQUEUE_PKT_SIZEf 29363
#define L2_DEQ_EMPTY_SEENf 29364
#define L2_DONEf 29365
#define L2_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 29366
#define L2_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 29367
#define L2_DONT_UPDATE_MIN_ON_WERRf 29368
#define L2_DST_HASH_ENABLEf 29369
#define L2_EMPTY_SEEN_ADDRESSf 29370
#define L2_ENDPOINT_ID_PARITY_ENf 29371
#define L2_ENQ_ACT_SEENf 29372
#define L2_ENTRYf 29373
#define L2_ENTRY_1f 29374
#define L2_ENTRY_2f 29375
#define L2_ENTRY_DATAf 29376
#define L2_ENTRY_INTRf 29377
#define L2_ENTRY_KEY_TYPEf 29378
#define L2_ENTRY_PAR_ERRf 29379
#define L2_ENTRY_SIZEf 29380
#define L2_ERRf 29381
#define L2_ERRORf 29382
#define L2_ETHER_TYPEf 29383
#define L2_ETHER_TYPE_MASKf 29384
#define L2_ETH_TYPE_ENABLEf 29385
#define L2_FIELD_BITMAP_Af 29386
#define L2_FIELD_BITMAP_Bf 29387
#define L2_FIRST_LOOKUP_HITf 29388
#define L2_FWD_ENf 29389
#define L2_HITDA_CCMf 29390
#define L2_HITDA_RMf 29391
#define L2_HITSA_CCMf 29392
#define L2_HITSA_RMf 29393
#define L2_HIT_BIT_MODEf 29394
#define L2_INSERTf 29395
#define L2_INTERFACE_DA_NOT_FOUND_PROFILEf 29396
#define L2_INTERFACE_DESIRED_TAG_FORMATf 29397
#define L2_INTERFACE_FILTER_SAME_INTERFACE_MCf 29398
#define L2_INTERFACE_FILTER_SAME_INTERFACE_UCf 29399
#define L2_INTERFACE_MEF_L2CP_PROFILEf 29400
#define L2_INTERFACE_PROTECTION_PATHf 29401
#define L2_INTERFACE_PROTECTION_POINTERf 29402
#define L2_INTERFACE_STP_STATEf 29403
#define L2_INTERFACE_VID1f 29404
#define L2_INTERFACE_VID2f 29405
#define L2_INTERFACE_VSI_IDf 29406
#define L2_IS_IS_ETHERTYPEf 29407
#define L2_IS_IS_ETHERTYPE_ENABLEf 29408
#define L2_IS_IS_PARSE_MODEf 29409
#define L2_KEYf 29410
#define L2_KEY_TYPE_FIRST_LOOKUPf 29411
#define L2_KEY_TYPE_SECOND_LOOKUPf 29412
#define L2_KEY_UNUSEDf 29413
#define L2_LA_TMf 29414
#define L2_LEARNf 29415
#define L2_LEARN_INSERT_FAILUREf 29416
#define L2_LOCK_ON_PACKETf 29417
#define L2_LOCK_ON_SEGMENTf 29418
#define L2_LOOKUP_TYPE_VLAN_OR_VFIf 29419
#define L2_LOWER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 29420
#define L2_LOWER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29421
#define L2_LOWER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 29422
#define L2_LOWER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29423
#define L2_MAC_DA_ENABLEf 29424
#define L2_MAC_SA_ENABLEf 29425
#define L2_MASKf 29426
#define L2_MAXf 29427
#define L2_MAX_LOWER_LAST_REFRESH_ADDRf 29428
#define L2_MAX_LOWER_REFRESH_INTERVALf 29429
#define L2_MAX_REFRESH_ENABLEf 29430
#define L2_MAX_UPPER_LAST_REFRESH_ADDRf 29431
#define L2_MAX_UPPER_REFRESH_INTERVALf 29432
#define L2_MB_TMf 29433
#define L2_MC_ENABLEf 29434
#define L2_MC_ENBf 29435
#define L2_MEMWRf 29436
#define L2_MINf 29437
#define L2_MIN_ACT_SEENf 29438
#define L2_MIN_LOWER_LAST_REFRESH_ADDRf 29439
#define L2_MIN_LOWER_REFRESH_INTERVALf 29440
#define L2_MIN_NEXTf 29441
#define L2_MIN_REFRESH_ENABLEf 29442
#define L2_MIN_UPPER_LAST_REFRESH_ADDRf 29443
#define L2_MIN_UPPER_REFRESH_INTERVALf 29444
#define L2_MISS_DROPf 29445
#define L2_MISS_TOCPUf 29446
#define L2_MOD_FIFO_ENABLEf 29447
#define L2_MOD_FIFO_ENABLE_AGEf 29448
#define L2_MOD_FIFO_ENABLE_L2_DELETEf 29449
#define L2_MOD_FIFO_ENABLE_L2_INSERTf 29450
#define L2_MOD_FIFO_ENABLE_LEARNf 29451
#define L2_MOD_FIFO_ENABLE_MEMWRf 29452
#define L2_MOD_FIFO_ENABLE_PPA_DELETEf 29453
#define L2_MOD_FIFO_ENABLE_PPA_REPLACEf 29454
#define L2_MOD_FIFO_INTRf 29455
#define L2_MOD_FIFO_LOCKf 29456
#define L2_MOD_FIFO_NOT_EMPTYf 29457
#define L2_MOD_FIFO_PARITY_ENf 29458
#define L2_MOD_FIFO_PMf 29459
#define L2_MOD_FIFO_RECORDf 29460
#define L2_MOD_FIFO_TMf 29461
#define L2_MOD_FIFO_TM0f 29462
#define L2_MOD_FIFO_TM1f 29463
#define L2_MTU_FAIL_DROPf 29464
#define L2_N0_CORRECTED_ERRORf 29465
#define L2_N0_CORRECTED_ERROR_DISINTf 29466
#define L2_N0_ECC_ERROR_ADDRESSf 29467
#define L2_N0_ENABLE_ECCf 29468
#define L2_N0_FORCE_UNCORRECTABLE_ERRORf 29469
#define L2_N0_TMf 29470
#define L2_N0_UNCORRECTED_ERRORf 29471
#define L2_N0_UNCORRECTED_ERROR_DISINTf 29472
#define L2_N1_CORRECTED_ERRORf 29473
#define L2_N1_CORRECTED_ERROR_DISINTf 29474
#define L2_N1_ECC_ERROR_ADDRESSf 29475
#define L2_N1_ENABLE_ECCf 29476
#define L2_N1_FORCE_UNCORRECTABLE_ERRORf 29477
#define L2_N1_TMf 29478
#define L2_N1_UNCORRECTED_ERRORf 29479
#define L2_N1_UNCORRECTED_ERROR_DISINTf 29480
#define L2_N2_CORRECTED_ERRORf 29481
#define L2_N2_CORRECTED_ERROR_DISINTf 29482
#define L2_N2_ECC_ERROR_ADDRESSf 29483
#define L2_N2_ENABLE_ECCf 29484
#define L2_N2_FORCE_UNCORRECTABLE_ERRORf 29485
#define L2_N2_TMf 29486
#define L2_N2_UNCORRECTED_ERRORf 29487
#define L2_N2_UNCORRECTED_ERROR_DISINTf 29488
#define L2_NG_CORRECTED_ERRORf 29489
#define L2_NG_CORRECTED_ERROR_DISINTf 29490
#define L2_NG_ECC_ERROR_ADDRESSf 29491
#define L2_NG_ENABLE_ECCf 29492
#define L2_NG_FORCE_UNCORRECTABLE_ERRORf 29493
#define L2_NG_TMf 29494
#define L2_NG_UNCORRECTED_ERRORf 29495
#define L2_NG_UNCORRECTED_ERROR_DISINTf 29496
#define L2_NM_CORRECTED_ERRORf 29497
#define L2_NM_CORRECTED_ERROR_DISINTf 29498
#define L2_NM_ECC_ERROR_ADDRESSf 29499
#define L2_NM_ENABLE_ECCf 29500
#define L2_NM_FORCE_UNCORRECTABLE_ERRORf 29501
#define L2_NM_TMf 29502
#define L2_NM_UNCORRECTED_ERRORf 29503
#define L2_NM_UNCORRECTED_ERROR_DISINTf 29504
#define L2_NON_UCAST_DROPf 29505
#define L2_NON_UCAST_TOCPUf 29506
#define L2_PACKET_FORMATf 29507
#define L2_PARENTf 29508
#define L2_PAYLOADf 29509
#define L2_PFMf 29510
#define L2_PKT_CNT_Ff 29511
#define L2_PKT_CNT_Rf 29512
#define L2_PROTECTION_STATUS_PROTECTION_PATHf 29513
#define L2_PROTOCOL_PKTf 29514
#define L2_PROTOCOL_PKT_DROPf 29515
#define L2_PROTOCOL_TO_CPUf 29516
#define L2_RECORD_OVERFLOW_ENABLEf 29517
#define L2_SCHEDULED_FROM_MIN_SEENf 29518
#define L2_SCHEDULED_FROM_SP_SEENf 29519
#define L2_SCHEDULED_FROM_WERR_SEENf 29520
#define L2_SECOND_LOOKUP_HITf 29521
#define L2_SHAPER_ACT_SEENf 29522
#define L2_SHAPER_REMOVE_SEENf 29523
#define L2_SRC_HASH_ENABLEf 29524
#define L2_SWITCHf 29525
#define L2_TAB_POST_PRE_OP_SPACINGf 29526
#define L2_TAGGED_ENABLEf 29527
#define L2_TAG_STATUSf 29528
#define L2_TAG_STATUS_MASKf 29529
#define L2_TUNNEL_DSCP_REMARK_SELf 29530
#define L2_TUNNEL_PAYLOAD_IGMP_ENABLEf 29531
#define L2_TYPEf 29532
#define L2_TYPE_MASKf 29533
#define L2_UPPER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 29534
#define L2_UPPER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29535
#define L2_UPPER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 29536
#define L2_UPPER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 29537
#define L2_USER_ENTRY_DATA_INTRf 29538
#define L2_USER_ENTRY_DATA_PARITY_ENf 29539
#define L2_VLAN_HASH_ENABLEf 29540
#define L2_VLAN_ID_ENABLEf 29541
#define L2_VLAN_PRI_ENABLEf 29542
#define L2_WERR_NEXTf 29543
#define L2_XOFFf 29544
#define L2_XOFF_REMOVE_SEENf 29545
#define L2_XOFF_SEENf 29546
#define L2_XON_ACT_SEENf 29547
#define L3f 29548
#define L32Bf 29549
#define L3__CLASS_IDf 29550
#define L3__DVPf 29551
#define L3__DVP_VALIDf 29552
#define L3__EH_QUEUE_TAGf 29553
#define L3__EH_TAG_TYPEf 29554
#define L3__EH_TMf 29555
#define L3__ETAG_DEf 29556
#define L3__ETAG_DOT1P_MAPPING_PTRf 29557
#define L3__ETAG_PCPf 29558
#define L3__ETAG_PCP_DE_SOURCEf 29559
#define L3__FLEX_CTR_BASE_COUNTER_IDXf 29560
#define L3__FLEX_CTR_OFFSET_MODEf 29561
#define L3__FLEX_CTR_POOL_NUMBERf 29562
#define L3__HG_HDR_SELf 29563
#define L3__HG_LEARN_OVERRIDEf 29564
#define L3__INTF_NUMf 29565
#define L3__IVIDf 29566
#define L3__L3MC_USE_CONFIGURED_MACf 29567
#define L3__L3_DA_DISABLEf 29568
#define L3__L3_SA_DISABLEf 29569
#define L3__L3_TTL_DISABLEf 29570
#define L3__L3_UC_DA_DISABLEf 29571
#define L3__L3_UC_SA_DISABLEf 29572
#define L3__L3_UC_TTL_DISABLEf 29573
#define L3__L3_UC_VLAN_DISABLEf 29574
#define L3__L3_VLAN_DISABLEf 29575
#define L3__MAC_ADDRESSf 29576
#define L3__OVIDf 29577
#define L3__RESERVEDf 29578
#define L3__RESERVED_0f 29579
#define L3__RESERVED_1f 29580
#define L3__RESERVED_2f 29581
#define L3__RSVD_DVPf 29582
#define L3__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 29583
#define L3__RSVD_FLEX_CTR_POOL_NUMBERf 29584
#define L3__USE_VINTF_CTR_IDXf 29585
#define L3__VINTF_CTR_IDXf 29586
#define L3__VNTAG_ACTIONSf 29587
#define L3__VNTAG_DST_VIFf 29588
#define L3__VNTAG_FORCE_Lf 29589
#define L3__VNTAG_Pf 29590
#define L3DEPTHf 29591
#define L3ERR_CPU_COSf 29592
#define L3ERR_TOCPUf 29593
#define L3IIF_URPF_SELECTf 29594
#define L3IPMCf 29595
#define L3LU_CLK_ENFORCEf 29596
#define L3LU_ERB_INTRf 29597
#define L3MC__DVPf 29598
#define L3MC__DVP_VALIDf 29599
#define L3MC__EH_QUEUE_TAGf 29600
#define L3MC__EH_TAG_TYPEf 29601
#define L3MC__EH_TMf 29602
#define L3MC__ETAG_DEf 29603
#define L3MC__ETAG_DOT1P_MAPPING_PTRf 29604
#define L3MC__ETAG_PCPf 29605
#define L3MC__ETAG_PCP_DE_SOURCEf 29606
#define L3MC__FLEX_CTR_BASE_COUNTER_IDXf 29607
#define L3MC__FLEX_CTR_OFFSET_MODEf 29608
#define L3MC__FLEX_CTR_POOL_NUMBERf 29609
#define L3MC__HG_HDR_SELf 29610
#define L3MC__INTF_NUMf 29611
#define L3MC__L2_DROPf 29612
#define L3MC__L2_MC_DA_DISABLEf 29613
#define L3MC__L2_MC_SA_DISABLEf 29614
#define L3MC__L2_MC_VLAN_DISABLEf 29615
#define L3MC__L3MC_USE_CONFIGURED_MACf 29616
#define L3MC__L3_DROPf 29617
#define L3MC__L3_MC_DA_DISABLEf 29618
#define L3MC__L3_MC_SA_DISABLEf 29619
#define L3MC__L3_MC_TTL_DISABLEf 29620
#define L3MC__L3_MC_VLAN_DISABLEf 29621
#define L3MC__MAC_ADDRESSf 29622
#define L3MC__RESERVEDf 29623
#define L3MC__RESERVED_0f 29624
#define L3MC__RSVD_DVPf 29625
#define L3MC__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 29626
#define L3MC__RSVD_FLEX_CTR_POOL_NUMBERf 29627
#define L3MC__VNTAG_ACTIONSf 29628
#define L3MC__VNTAG_DST_VIFf 29629
#define L3MC__VNTAG_FORCE_Lf 29630
#define L3MC__VNTAG_Pf 29631
#define L3MC_INDEXf 29632
#define L3MC_INDEX_0f 29633
#define L3MC_INDEX_1f 29634
#define L3MC_INDEX_2f 29635
#define L3MC_INDEX_3f 29636
#define L3MC_PAR_ERRf 29637
#define L3MC_PSGf 29638
#define L3PKT_ERR_CPU_COSf 29639
#define L3PKT_ERR_TOCPUf 29640
#define L3SH_ENf 29641
#define L3SRC_HIT_ENABLEf 29642
#define L3SW_CHANGE_MACDA_OR_VLANf 29643
#define L3SW_L2_FIELDS_SETf 29644
#define L3SW_L2_FIELDS_SET_ENABLEf 29645
#define L3TUNNEL_PDAf 29646
#define L3TUNNEL_PMf 29647
#define L3TUNNEL_TMf 29648
#define L3TUNNEL_WWf 29649
#define L3UCf 29650
#define L3UC_TTL1_ERR_TOCPUf 29651
#define L3UC_TTL_ERR_TOCPUf 29652
#define L3UC_TUNNEL_TYPEf 29653
#define L3VPNDEFAULTROUTINGf 29654
#define L3_BITMAPf 29655
#define L3_BITMAP0f 29656
#define L3_BITMAP1f 29657
#define L3_BITMAP2f 29658
#define L3_BITMAP_127_96_CAPTf 29659
#define L3_BITMAP_127_96_MASKf 29660
#define L3_BITMAP_127_96_VALUEf 29661
#define L3_BITMAP_159_128_CAPTf 29662
#define L3_BITMAP_159_128_MASKf 29663
#define L3_BITMAP_159_128_VALUEf 29664
#define L3_BITMAP_169_160_CAPTf 29665
#define L3_BITMAP_169_160_MASKf 29666
#define L3_BITMAP_169_160_VALUEf 29667
#define L3_BITMAP_169_85f 29668
#define L3_BITMAP_169_85_PASSf 29669
#define L3_BITMAP_31_0_CAPTf 29670
#define L3_BITMAP_31_0_MASKf 29671
#define L3_BITMAP_31_0_VALUEf 29672
#define L3_BITMAP_38_32_CAPTf 29673
#define L3_BITMAP_38_32_MASKf 29674
#define L3_BITMAP_38_32_VALUEf 29675
#define L3_BITMAP_63_32_CAPTf 29676
#define L3_BITMAP_63_32_MASKf 29677
#define L3_BITMAP_63_32_VALUEf 29678
#define L3_BITMAP_84_0f 29679
#define L3_BITMAP_84_1_PASSf 29680
#define L3_BITMAP_95_64_CAPTf 29681
#define L3_BITMAP_95_64_MASKf 29682
#define L3_BITMAP_95_64_VALUEf 29683
#define L3_BITMAP_COPY_TO_CPUf 29684
#define L3_BITMAP_HIf 29685
#define L3_BITMAP_LOf 29686
#define L3_BITMAP_PASSf 29687
#define L3_BITMAP_W0f 29688
#define L3_BITMAP_W1f 29689
#define L3_BITMAP_W2f 29690
#define L3_BK_CORRECTED_ERRORf 29691
#define L3_BK_CORRECTED_ERROR_DISINTf 29692
#define L3_BK_ECC_ERROR_ADDRESSf 29693
#define L3_BK_ENABLE_ECCf 29694
#define L3_BK_FORCE_UNCORRECTABLE_ERRORf 29695
#define L3_BK_TMf 29696
#define L3_BK_UNCORRECTED_ERRORf 29697
#define L3_BK_UNCORRECTED_ERROR_DISINTf 29698
#define L3_BP_CORRECTED_ERRORf 29699
#define L3_BP_CORRECTED_ERROR_DISINTf 29700
#define L3_BP_ECC_ERROR_ADDRESSf 29701
#define L3_BP_ENABLE_ECCf 29702
#define L3_BP_FORCE_UNCORRECTABLE_ERRORf 29703
#define L3_BP_TMf 29704
#define L3_BP_UNCORRECTED_ERRORf 29705
#define L3_BP_UNCORRECTED_ERROR_DISINTf 29706
#define L3_CURR_LSBf 29707
#define L3_DEFIP_128_DATA_PAR_ERRf 29708
#define L3_DEFIP_128_PAR_ERRf 29709
#define L3_DEFIP_ALPM_PARITY_ENf 29710
#define L3_DEFIP_AUX_PARITY_ENf 29711
#define L3_DEFIP_CAMf 29712
#define L3_DEFIP_CAM_ENABLEf 29713
#define L3_DEFIP_DATA_INTRf 29714
#define L3_DEFIP_DATA_PARITY_ENf 29715
#define L3_DEFIP_DATA_PAR_ERRf 29716
#define L3_DEFIP_HIT_DCMf 29717
#define L3_DEFIP_HIT_PDAf 29718
#define L3_DEFIP_HIT_PMf 29719
#define L3_DEFIP_HIT_TMf 29720
#define L3_DEFIP_PAIR_128_HIT_DCMf 29721
#define L3_DEFIP_PAIR_128_HIT_PMf 29722
#define L3_DEFIP_PAIR_128_HIT_TMf 29723
#define L3_DEFIP_PAR_ERRf 29724
#define L3_DONEf 29725
#define L3_ECMP_COUNT_TMf 29726
#define L3_ECMP_GROUP_DST_PMf 29727
#define L3_ECMP_GROUP_DST_TMf 29728
#define L3_ECMP_GROUP_PARITY_ENf 29729
#define L3_ECMP_GROUP_PAR_ERRf 29730
#define L3_ECMP_GROUP_SRC_PMf 29731
#define L3_ECMP_GROUP_SRC_TMf 29732
#define L3_ECMP_PARITY_ENf 29733
#define L3_ECMP_PAR_ERRf 29734
#define L3_ECMP_PMf 29735
#define L3_ECMP_TMf 29736
#define L3_ECMP_WWf 29737
#define L3_ENTRYf 29738
#define L3_ENTRY_INTRf 29739
#define L3_ENTRY_PAR_ERRf 29740
#define L3_ENTRY_SIZEf 29741
#define L3_FIELDSf 29742
#define L3_FIELDS_MASKf 29743
#define L3_HASH_ENABLEf 29744
#define L3_HASH_SELECTf 29745
#define L3_HEADER_OFFSETf 29746
#define L3_HIT_DCMf 29747
#define L3_HIT_PMf 29748
#define L3_HIT_TMf 29749
#define L3_IIFf 29750
#define L3_IIF_0D0_PMf 29751
#define L3_IIF_0D0_TMf 29752
#define L3_IIF_0D1_PMf 29753
#define L3_IIF_0D1_TMf 29754
#define L3_IIF_2f 29755
#define L3_IIF_CORRUPT_ENf 29756
#define L3_IIF_ENABLEf 29757
#define L3_IIF_PARITY_ENf 29758
#define L3_IIF_PAR_ENf 29759
#define L3_IIF_PAR_ERRf 29760
#define L3_IIF_PMf 29761
#define L3_IIF_PROFILE_CORRUPT_ENf 29762
#define L3_IIF_PROFILE_INDEXf 29763
#define L3_IIF_PROFILE_PAR_ENf 29764
#define L3_IIF_PROFILE_PMf 29765
#define L3_IIF_PROFILE_TMf 29766
#define L3_IIF_TMf 29767
#define L3_IIF_VALIDf 29768
#define L3_IIF_WITH_PSM_VDD_TMf 29769
#define L3_INITIAL_COPY_COUNTf 29770
#define L3_INTF_INTRf 29771
#define L3_INTF_NUMf 29772
#define L3_INTF_TMf 29773
#define L3_INTF_WWf 29774
#define L3_IPMC_1_PARITY_ENf 29775
#define L3_IPMC_1_PAR_ERRf 29776
#define L3_IPMC_1_PMf 29777
#define L3_IPMC_1_TMf 29778
#define L3_IPMC_2_PSM_VDDf 29779
#define L3_IPMC_DCMf 29780
#define L3_IPMC_HI_TMf 29781
#define L3_IPMC_INTRf 29782
#define L3_IPMC_LOWER_PSM_VDDf 29783
#define L3_IPMC_LO_TMf 29784
#define L3_IPMC_PARITY_ENf 29785
#define L3_IPMC_PAR_ERRf 29786
#define L3_IPMC_PMf 29787
#define L3_IPMC_REMAP_PARITY_ENf 29788
#define L3_IPMC_REMAP_PAR_ERRf 29789
#define L3_IPMC_REMAP_PMf 29790
#define L3_IPMC_REMAP_TMf 29791
#define L3_IPMC_TMf 29792
#define L3_IPMC_UPPER_PSM_VDDf 29793
#define L3_IPV4_PFMf 29794
#define L3_IPV6_PFMf 29795
#define L3_KEY_TYPE_FIRST_LOOKUPf 29796
#define L3_KEY_TYPE_SECOND_LOOKUPf 29797
#define L3_LASTf 29798
#define L3_LAST0f 29799
#define L3_LAST1f 29800
#define L3_LOOKUP_STATUSf 29801
#define L3_MC_ENABLEf 29802
#define L3_MC_ENBf 29803
#define L3_MTU_FAILEDf 29804
#define L3_MTU_FAIL_TOCPUf 29805
#define L3_MTU_SIZEf 29806
#define L3_MTU_VALUES_PARITY_ENf 29807
#define L3_MTU_VALUES_PAR_ERRf 29808
#define L3_MTU_VALUES_PMf 29809
#define L3_MTU_VALUES_TMf 29810
#define L3_N0_CORRECTED_ERRORf 29811
#define L3_N0_CORRECTED_ERROR_DISINTf 29812
#define L3_N0_ECC_ERROR_ADDRESSf 29813
#define L3_N0_ENABLE_ECCf 29814
#define L3_N0_FORCE_UNCORRECTABLE_ERRORf 29815
#define L3_N0_TMf 29816
#define L3_N0_UNCORRECTED_ERRORf 29817
#define L3_N0_UNCORRECTED_ERROR_DISINTf 29818
#define L3_N1_CORRECTED_ERRORf 29819
#define L3_N1_CORRECTED_ERROR_DISINTf 29820
#define L3_N1_ECC_ERROR_ADDRESSf 29821
#define L3_N1_ENABLE_ECCf 29822
#define L3_N1_FORCE_UNCORRECTABLE_ERRORf 29823
#define L3_N1_TMf 29824
#define L3_N1_UNCORRECTED_ERRORf 29825
#define L3_N1_UNCORRECTED_ERROR_DISINTf 29826
#define L3_N2_CORRECTED_ERRORf 29827
#define L3_N2_CORRECTED_ERROR_DISINTf 29828
#define L3_N2_ECC_ERROR_ADDRESSf 29829
#define L3_N2_ENABLE_ECCf 29830
#define L3_N2_FORCE_UNCORRECTABLE_ERRORf 29831
#define L3_N2_TMf 29832
#define L3_N2_UNCORRECTED_ERRORf 29833
#define L3_N2_UNCORRECTED_ERROR_DISINTf 29834
#define L3_NEXT_HOPf 29835
#define L3_NEXT_HOP_ENABLEf 29836
#define L3_NEXT_HOP_INTRf 29837
#define L3_NG_CORRECTED_ERRORf 29838
#define L3_NG_CORRECTED_ERROR_DISINTf 29839
#define L3_NG_ECC_ERROR_ADDRESSf 29840
#define L3_NG_ENABLE_ECCf 29841
#define L3_NG_FORCE_UNCORRECTABLE_ERRORf 29842
#define L3_NG_TMf 29843
#define L3_NG_UNCORRECTED_ERRORf 29844
#define L3_NG_UNCORRECTED_ERROR_DISINTf 29845
#define L3_NM_CORRECTED_ERRORf 29846
#define L3_NM_CORRECTED_ERROR_DISINTf 29847
#define L3_NM_ECC_ERROR_ADDRESSf 29848
#define L3_NM_ENABLE_ECCf 29849
#define L3_NM_FORCE_UNCORRECTABLE_ERRORf 29850
#define L3_NM_TMf 29851
#define L3_NM_UNCORRECTED_ERRORf 29852
#define L3_NM_UNCORRECTED_ERROR_DISINTf 29853
#define L3_NUM_REPSf 29854
#define L3_OIFf 29855
#define L3_OIF_0f 29856
#define L3_OIF_0_TYPEf 29857
#define L3_OIF_1f 29858
#define L3_OIF_1_TYPEf 29859
#define L3_OIF_2f 29860
#define L3_OIF_2_TYPEf 29861
#define L3_OIF_3f 29862
#define L3_OIF_3_TYPEf 29863
#define L3_OIF_4f 29864
#define L3_OIF_4_TYPEf 29865
#define L3_OIF_5f 29866
#define L3_OIF_5_TYPEf 29867
#define L3_OIF_6f 29868
#define L3_OIF_6_TYPEf 29869
#define L3_OIF_7f 29870
#define L3_OIF_7_TYPEf 29871
#define L3_OIF_RESERVEDf 29872
#define L3_OVERRIDE_IPMC_DO_VLANf 29873
#define L3_PAYLOADf 29874
#define L3_PROTOCOL_FNf 29875
#define L3_PROTOCOL_FN_PARITY_ENf 29876
#define L3_REPL_PTR0f 29877
#define L3_REPL_PTR1f 29878
#define L3_REPL_TYPEf 29879
#define L3_REPL_TYPE0f 29880
#define L3_REPL_TYPE1f 29881
#define L3_SLOWPATH_TOCPUf 29882
#define L3_START_DONEf 29883
#define L3_TUNNEL_PARITY_ENf 29884
#define L3_TUNNEL_PAR_ERRf 29885
#define L3_TUNNEL_RAM_PARITY_ERRf 29886
#define L3_TYPEf 29887
#define L3_UC_DA_DISABLEf 29888
#define L3_UC_SA_DISABLEf 29889
#define L3_UC_TTL_DISABLEf 29890
#define L3_UC_VLAN_DISABLEf 29891
#define L4DEPTHf 29892
#define L4PORTRANGES_2TCf 29893
#define L4PROTOCOLCODE0f 29894
#define L4PROTOCOLCODE1f 29895
#define L4PROTOCOLCODE10f 29896
#define L4PROTOCOLCODE11f 29897
#define L4PROTOCOLCODE12f 29898
#define L4PROTOCOLCODE13f 29899
#define L4PROTOCOLCODE14f 29900
#define L4PROTOCOLCODE2f 29901
#define L4PROTOCOLCODE3f 29902
#define L4PROTOCOLCODE4f 29903
#define L4PROTOCOLCODE5f 29904
#define L4PROTOCOLCODE6f 29905
#define L4PROTOCOLCODE7f 29906
#define L4PROTOCOLCODE8f 29907
#define L4PROTOCOLCODE9f 29908
#define L4_BK_CORRECTED_ERRORf 29909
#define L4_BK_CORRECTED_ERROR_DISINTf 29910
#define L4_BK_ECC_ERROR_ADDRESSf 29911
#define L4_BK_ENABLE_ECCf 29912
#define L4_BK_FORCE_UNCORRECTABLE_ERRORf 29913
#define L4_BK_TMf 29914
#define L4_BK_UNCORRECTED_ERRORf 29915
#define L4_BK_UNCORRECTED_ERROR_DISINTf 29916
#define L4_BP_CORRECTED_ERRORf 29917
#define L4_BP_CORRECTED_ERROR_DISINTf 29918
#define L4_BP_ECC_ERROR_ADDRESSf 29919
#define L4_BP_ENABLE_ECCf 29920
#define L4_BP_FORCE_UNCORRECTABLE_ERRORf 29921
#define L4_BP_TMf 29922
#define L4_BP_UNCORRECTED_ERRORf 29923
#define L4_BP_UNCORRECTED_ERROR_DISINTf 29924
#define L4_BYTE_CNTf 29925
#define L4_CHECKSUMf 29926
#define L4_CHECKSUM_ERRORf 29927
#define L4_CHECKSUM_ERROR_INTR_ENf 29928
#define L4_DATAf 29929
#define L4_DATA_MASKf 29930
#define L4_DEST_PORTf 29931
#define L4_DEST_PORT_MASKf 29932
#define L4_DSTf 29933
#define L4_DST_PORTf 29934
#define L4_HEADER_OFFSETf 29935
#define L4_N0_CORRECTED_ERRORf 29936
#define L4_N0_CORRECTED_ERROR_DISINTf 29937
#define L4_N0_ECC_ERROR_ADDRESSf 29938
#define L4_N0_ENABLE_ECCf 29939
#define L4_N0_FORCE_UNCORRECTABLE_ERRORf 29940
#define L4_N0_TMf 29941
#define L4_N0_UNCORRECTED_ERRORf 29942
#define L4_N0_UNCORRECTED_ERROR_DISINTf 29943
#define L4_N1_CORRECTED_ERRORf 29944
#define L4_N1_CORRECTED_ERROR_DISINTf 29945
#define L4_N1_ECC_ERROR_ADDRESSf 29946
#define L4_N1_ENABLE_ECCf 29947
#define L4_N1_FORCE_UNCORRECTABLE_ERRORf 29948
#define L4_N1_TMf 29949
#define L4_N1_UNCORRECTED_ERRORf 29950
#define L4_N1_UNCORRECTED_ERROR_DISINTf 29951
#define L4_N2_CORRECTED_ERRORf 29952
#define L4_N2_CORRECTED_ERROR_DISINTf 29953
#define L4_N2_ECC_ERROR_ADDRESSf 29954
#define L4_N2_ENABLE_ECCf 29955
#define L4_N2_FORCE_UNCORRECTABLE_ERRORf 29956
#define L4_N2_TMf 29957
#define L4_N2_UNCORRECTED_ERRORf 29958
#define L4_N2_UNCORRECTED_ERROR_DISINTf 29959
#define L4_NG_CORRECTED_ERRORf 29960
#define L4_NG_CORRECTED_ERROR_DISINTf 29961
#define L4_NG_ECC_ERROR_ADDRESSf 29962
#define L4_NG_ENABLE_ECCf 29963
#define L4_NG_FORCE_UNCORRECTABLE_ERRORf 29964
#define L4_NG_TMf 29965
#define L4_NG_UNCORRECTED_ERRORf 29966
#define L4_NG_UNCORRECTED_ERROR_DISINTf 29967
#define L4_NM_CORRECTED_ERRORf 29968
#define L4_NM_CORRECTED_ERROR_DISINTf 29969
#define L4_NM_ECC_ERROR_ADDRESSf 29970
#define L4_NM_ENABLE_ECCf 29971
#define L4_NM_FORCE_UNCORRECTABLE_ERRORf 29972
#define L4_NM_TMf 29973
#define L4_NM_UNCORRECTED_ERRORf 29974
#define L4_NM_UNCORRECTED_ERROR_DISINTf 29975
#define L4_PAYLOAD_OFFSETf 29976
#define L4_PKT_CNTf 29977
#define L4_PLD_LENf 29978
#define L4_PLD_VALIDf 29979
#define L4_PORT_CHECK_ENABLEf 29980
#define L4_PORT_LOWERf 29981
#define L4_PORT_OR_PREFIX_0f 29982
#define L4_PORT_OR_PREFIX_1f 29983
#define L4_PORT_UPPERf 29984
#define L4_PROTOCOLf 29985
#define L4_SRCf 29986
#define L4_SRC_PORTf 29987
#define L4_SRC_PORT_MASKf 29988
#define L4_VALIDf 29989
#define L4_VALID_MASKf 29990
#define L5DEPTHf 29991
#define L5_BK_CORRECTED_ERRORf 29992
#define L5_BK_CORRECTED_ERROR_DISINTf 29993
#define L5_BK_ECC_ERROR_ADDRESSf 29994
#define L5_BK_ENABLE_ECCf 29995
#define L5_BK_FORCE_UNCORRECTABLE_ERRORf 29996
#define L5_BK_TMf 29997
#define L5_BK_UNCORRECTED_ERRORf 29998
#define L5_BK_UNCORRECTED_ERROR_DISINTf 29999
#define L5_BP_CORRECTED_ERRORf 30000
#define L5_BP_CORRECTED_ERROR_DISINTf 30001
#define L5_BP_ECC_ERROR_ADDRESSf 30002
#define L5_BP_ENABLE_ECCf 30003
#define L5_BP_FORCE_UNCORRECTABLE_ERRORf 30004
#define L5_BP_TMf 30005
#define L5_BP_UNCORRECTED_ERRORf 30006
#define L5_BP_UNCORRECTED_ERROR_DISINTf 30007
#define L5_N0_CORRECTED_ERRORf 30008
#define L5_N0_CORRECTED_ERROR_DISINTf 30009
#define L5_N0_ECC_ERROR_ADDRESSf 30010
#define L5_N0_ENABLE_ECCf 30011
#define L5_N0_FORCE_UNCORRECTABLE_ERRORf 30012
#define L5_N0_TMf 30013
#define L5_N0_UNCORRECTED_ERRORf 30014
#define L5_N0_UNCORRECTED_ERROR_DISINTf 30015
#define L5_N1_CORRECTED_ERRORf 30016
#define L5_N1_CORRECTED_ERROR_DISINTf 30017
#define L5_N1_ECC_ERROR_ADDRESSf 30018
#define L5_N1_ENABLE_ECCf 30019
#define L5_N1_FORCE_UNCORRECTABLE_ERRORf 30020
#define L5_N1_TMf 30021
#define L5_N1_UNCORRECTED_ERRORf 30022
#define L5_N1_UNCORRECTED_ERROR_DISINTf 30023
#define LABELf 30024
#define LABELPWEP2PVSIf 30025
#define LABELS_TO_TERMINATEf 30026
#define LABEL_OFFSETf 30027
#define LABEL_PWEP2P_VSI_PROFILEf 30028
#define LAG0_0f 30029
#define LAG0_1f 30030
#define LAG0_2f 30031
#define LAG0_3f 30032
#define LAG0_4f 30033
#define LAG1_0f 30034
#define LAG1_1f 30035
#define LAG1_2f 30036
#define LAG1_3f 30037
#define LAG1_4f 30038
#define LAGLBHASHINDEXf 30039
#define LAGLBKEYCOUNTf 30040
#define LAGLBKEYSEEDf 30041
#define LAGLBKEYSHIFTf 30042
#define LAGLBKEYSTARTf 30043
#define LAGLBKEYUSEINPORTf 30044
#define LAGLUPf 30045
#define LAGLUPDf 30046
#define LAGMAPPINGBITERRORf 30047
#define LAGMAPPINGBITERRORMASKf 30048
#define LAGMULTICASTDISCARDf 30049
#define LAGNEXTMEMBERBITERRORf 30050
#define LAGNEXTMEMBERBITERRORMASKf 30051
#define LAGPORTMINE0f 30052
#define LAGPORTMINE1f 30053
#define LAGPORTMINE2f 30054
#define LAGPORTMINE3f 30055
#define LAGTOLAGRANGEBITERRORf 30056
#define LAGTOLAGRANGEBITERRORMASKf 30057
#define LAG_DLB_DISABLEf 30058
#define LAG_FAILOVERf 30059
#define LAG_FAILOVER_ENf 30060
#define LAG_FAILOVER_LOOPBACKf 30061
#define LAG_FAIL_LOOPBACKf 30062
#define LAG_LB_HASH_INDEXf 30063
#define LAG_LB_KEYSELECT0f 30064
#define LAG_LB_KEYSELECT1f 30065
#define LAG_LB_KEYSELECT2f 30066
#define LAG_LB_KEYSELECT3f 30067
#define LAG_LB_KEYSELECT4f 30068
#define LAG_LB_KEYSELECT5f 30069
#define LAG_LB_KEYSELECT6f 30070
#define LAG_LB_KEYSELECT7f 30071
#define LAG_LB_KEY_8_BITf 30072
#define LAG_LB_KEY_COUNTf 30073
#define LAG_LB_KEY_SEEDf 30074
#define LAG_LB_KEY_SHIFTf 30075
#define LAG_LB_KEY_STARTf 30076
#define LAG_LB_KEY_USE_IN_PORTf 30077
#define LAG_MAPPING_ECC__NB_ERR_MASKf 30078
#define LAG_MAPPING_INITIATE_ECC_NB_ERRf 30079
#define LAG_MAPPING_INITIATE_PAR_ERRf 30080
#define LAG_MAPPING_PARITY_ERR_MASKf 30081
#define LAG_MODEf 30082
#define LAG_MULTICAST_INTf 30083
#define LAG_MULTICAST_INT_MASKf 30084
#define LAG_NEXT_MEMBER_INITIATE_PAR_ERRf 30085
#define LAG_NEXT_MEMBER_PARITY_ERR_MASKf 30086
#define LAG_RES_ENf 30087
#define LAG_RH_DISABLEf 30088
#define LAG_TBLf 30089
#define LAG_TO_LAG_RANGE_INITIATE_PAR_ERRf 30090
#define LAG_TO_LAG_RANGE_PARITY_ERR_MASKf 30091
#define LANEf 30092
#define LANE_MODE_STRAPf 30093
#define LANE_SELECTf 30094
#define LANE_STATISTICS_CLEARf 30095
#define LANE_STATISTICS_PAUSEf 30096
#define LASTf 30097
#define LASTDSCR_0f 30098
#define LASTERRORSEQUENCERXf 30099
#define LASTPPCONTEXTf 30100
#define LASTPPPORTf 30101
#define LASTQUAL0f 30102
#define LASTRCVDHDRf 30103
#define LASTRCVDPACKETSIZEf 30104
#define LASTRCVDTMPORTf 30105
#define LASTRCVDVALIDf 30106
#define LASTSEGSIZEf 30107
#define LASTSRCSYSPORTf 30108
#define LAST_AGED_Qf 30109
#define LAST_AGED_QUEUEf 30110
#define LAST_BITMAPf 30111
#define LAST_BMP_PORTS_169_70f 30112
#define LAST_BMP_PORTS_69_0f 30113
#define LAST_CCM_LIFETIMEf 30114
#define LAST_CCM_LIFETIME_VALIDf 30115
#define LAST_CELLf 30116
#define LAST_CHILD_OFFSETf 30117
#define LAST_COPYf 30118
#define LAST_CWORD_IS_OPTIONALf 30119
#define LAST_DELAYf 30120
#define LAST_DEQf 30121
#define LAST_DEQ_IN_BUFFERf 30122
#define LAST_DEQ_IN_BUFFER_MASKf 30123
#define LAST_DEQ_IN_BUFFER_VALUEf 30124
#define LAST_EGRESS_REPL_QUEUEf 30125
#define LAST_ENTRY_IN_PBLKf 30126
#define LAST_ERROR_SEQUENCE_RXf 30127
#define LAST_FSR_MC_VSC_256_HDRf 30128
#define LAST_FSR_UC_VSC_256_HDRf 30129
#define LAST_HEC_ERRORED_Qf 30130
#define LAST_HWTL_ADRf 30131
#define LAST_INDEXf 30132
#define LAST_INDEX_VALIDf 30133
#define LAST_INGRESS_REPL_QUEUEf 30134
#define LAST_ITERATIONf 30135
#define LAST_LASTf 30136
#define LAST_LAST_MASKf 30137
#define LAST_LAST_VALUEf 30138
#define LAST_LM_FARf 30139
#define LAST_LM_NEARf 30140
#define LAST_MASKf 30141
#define LAST_MATCH_CSF_CLEARf 30142
#define LAST_MATCH_CSF_INDEXf 30143
#define LAST_MATCH_CSF_SETf 30144
#define LAST_MATCH_IDf 30145
#define LAST_MATCH_PRIORITYf 30146
#define LAST_MATCH_REPORT_LEVELf 30147
#define LAST_MATCH_VALIDf 30148
#define LAST_NODEf 30149
#define LAST_OPC_COUTf 30150
#define LAST_PAGEf 30151
#define LAST_PARSER_PROGRAM_POINTERf 30152
#define LAST_PBLKf 30153
#define LAST_PP_PORTf 30154
#define LAST_QUAL_0f 30155
#define LAST_RCVD_HDR_0f 30156
#define LAST_RCVD_HDR_1f 30157
#define LAST_RCVD_PACKET_SIZEf 30158
#define LAST_RCVD_PORT_TERMINATION_CONTEXTf 30159
#define LAST_RCVD_VALIDf 30160
#define LAST_RD_PTRf 30161
#define LAST_REASSEMBLY_ERROR_MCIDf 30162
#define LAST_RECEIVED_BEf 30163
#define LAST_RECEIVED_BTf 30164
#define LAST_RECEIVED_CHf 30165
#define LAST_RECEIVED_DATAf 30166
#define LAST_RECEIVED_EOPf 30167
#define LAST_RECEIVED_ERRf 30168
#define LAST_RECEIVED_PORTf 30169
#define LAST_RECEIVED_SOPf 30170
#define LAST_RECEIVED_TSf 30171
#define LAST_RECEIVED_VALIDf 30172
#define LAST_REFRESH_NUMBERf 30173
#define LAST_REPL_SATURATED_QUEUEf 30174
#define LAST_REQf 30175
#define LAST_RX_CW_WAS_SEG1f 30176
#define LAST_SATURATED_VOQf 30177
#define LAST_SENT_BEf 30178
#define LAST_SENT_BTf 30179
#define LAST_SENT_CHf 30180
#define LAST_SENT_DATAf 30181
#define LAST_SENT_EOPf 30182
#define LAST_SENT_ERRf 30183
#define LAST_SENT_PORTf 30184
#define LAST_SENT_SEQ_NUMf 30185
#define LAST_SENT_SOPf 30186
#define LAST_SENT_VALIDf 30187
#define LAST_SRC_SYS_PORTf 30188
#define LAST_TAIL_DROP_Qf 30189
#define LAST_TIMESTAMPf 30190
#define LAST_TRIGGER_PTRf 30191
#define LAST_VALUEf 30192
#define LAST_WR_PTRf 30193
#define LATENCYf 30194
#define LATENCY_ENf 30195
#define LATENCY_FILTEREDf 30196
#define LATE_COL_FIXf 30197
#define LAYERPERIODICITYf 30198
#define LAYER_PERIODICITYf 30199
#define LBACKf 30200
#define LBA_STATE_TIMEf 30201
#define LBBOSSEARCHf 30202
#define LBIDf 30203
#define LBID_RTAGf 30204
#define LBINCLUDEBOSHDRf 30205
#define LBIST_CKDISf 30206
#define LBIST_CTL_DONEf 30207
#define LBIST_CTL_PASSf 30208
#define LBIST_DAT_DONEf 30209
#define LBIST_DAT_PASSf 30210
#define LBIST_ENf 30211
#define LBIST_SEEDf 30212
#define LBMPLSCONTROLWORDf 30213
#define LBM_ACTIONf 30214
#define LBM_MC_COPYTO_CPUf 30215
#define LBM_MC_DROPf 30216
#define LBM_MC_FWDf 30217
#define LBM_PROCESS_IN_HWf 30218
#define LBM_RESERVEDf 30219
#define LBM_UC_COPYTO_CPUf 30220
#define LBM_UC_DROPf 30221
#define LBM_UC_PROCESS_IN_HWf 30222
#define LBPROFILEf 30223
#define LBP_ECC_ENf 30224
#define LBP_PAR_ERRf 30225
#define LBR_COPYTO_CPUf 30226
#define LBR_DROPf 30227
#define LBR_FWDf 30228
#define LBR_RESERVEDf 30229
#define LBVECTORINDEX1f 30230
#define LBVECTORINDEX2f 30231
#define LBVECTORINDEX3f 30232
#define LBVECTORINDEX4f 30233
#define LBVECTORINDEX5f 30234
#define LBVECTORINDEXILLEGALCALCINTf 30235
#define LBVECTORINDEXILLEGALCALCINTMASKf 30236
#define LB_AVGQSIZEf 30237
#define LB_AVGQSIZE_CELLf 30238
#define LB_BOS_SEARCHf 30239
#define LB_CAP_AVERAGEf 30240
#define LB_COSf 30241
#define LB_ECC_ENf 30242
#define LB_ECMP_LAG_USE_SAME_HASH_INTf 30243
#define LB_ECMP_LAG_USE_SAME_HASH_INT_MASKf 30244
#define LB_ENABLEf 30245
#define LB_INCLUDE_BOS_HDRf 30246
#define LB_KEY_EXT_USE_MSB_BITSf 30247
#define LB_KEY_MAXf 30248
#define LB_KEY_MINf 30249
#define LB_LT_RESERVEDf 30250
#define LB_LT_UC_MY_STATION_MISS_COPYTO_CPUf 30251
#define LB_LT_UC_MY_STATION_MISS_DROPf 30252
#define LB_LT_UC_MY_STATION_MISS_FWDf 30253
#define LB_MPLS_CONTROL_WORDf 30254
#define LB_PARSER_LEAF_CONTEXT_PROFILEf 30255
#define LB_PFC_PROFILE_INITIATE_PAR_ERRf 30256
#define LB_PFC_PROFILE_PARITY_ERR_MASKf 30257
#define LB_PM_CLEARf 30258
#define LB_PROFILEf 30259
#define LB_RESETf 30260
#define LB_TIME_DOMAINf 30261
#define LB_TMf 30262
#define LB_VECTOR_INDEX_1f 30263
#define LB_VECTOR_INDEX_2f 30264
#define LB_VECTOR_INDEX_3f 30265
#define LB_VECTOR_INDEX_4f 30266
#define LB_VECTOR_INDEX_5f 30267
#define LB_VECTOR_INDEX_ILLEGAL_CALC_INTf 30268
#define LB_VECTOR_INDEX_ILLEGAL_CALC_INT_MASKf 30269
#define LB_WEIGHTf 30270
#define LCCOUNTf 30271
#define LCLLOOPf 30272
#define LCLLPBKONf 30273
#define LCL_LPBK_ONf 30274
#define LCPLL0_SYS_RESET_Nf 30275
#define LCPLL1_SYS_RESET_Nf 30276
#define LCPLL2_SYS_RESET_Nf 30277
#define LCPLL_PWRDWNf 30278
#define LCPLL_RSTFSM_STATEf 30279
#define LCPLL_SOFT_RESETf 30280
#define LCP_CTRLf 30281
#define LCREFENf 30282
#define LCREF_ENf 30283
#define LC_PLL0_BYPf 30284
#define LC_PLL0_RCVRD_CLK_VALIDf 30285
#define LC_PLL0_REFCLK_SELf 30286
#define LC_PLL1_BYPf 30287
#define LC_PLL1_RCVRD_CLK_VALIDf 30288
#define LC_PLL1_REFCLK_SELf 30289
#define LDO_CK0_GT_INTf 30290
#define LDO_CK1_GT_INTf 30291
#define LDO_CTRLf 30292
#define LDO_GT_INTf 30293
#define LDO_TESTOUT_MUX_CTLf 30294
#define LDO_VOLTSf 30295
#define LEAFf 30296
#define LEAF_BG_PERIODf 30297
#define LEAF_CREDITOR_STATE_MAPf 30298
#define LEAF_DQ_SPACINGf 30299
#define LEAF_FIELDf 30300
#define LEAF_MASKf 30301
#define LEAF_THRESHf 30302
#define LEAF_VALUEf 30303
#define LEAK_CYCLESf 30304
#define LEAP_SEC_CONTROLf 30305
#define LEARNACf 30306
#define LEARNASDf 30307
#define LEARNDESTINATIONf 30308
#define LEARNENABLEf 30309
#define LEARNENABLEMAPf 30310
#define LEARNINGDISf 30311
#define LEARNSCOUNTERf 30312
#define LEARNS_COUNTERf 30313
#define LEARNTYPEf 30314
#define LEARN_ALL_COPIESf 30315
#define LEARN_DATAf 30316
#define LEARN_DATA_FEC_POINTER_MSBf 30317
#define LEARN_DISABLEf 30318
#define LEARN_ENABLEf 30319
#define LEARN_EXT_EXISTf 30320
#define LEARN_EXT_EXIST_MASKf 30321
#define LEARN_FEC_POINTERf 30322
#define LEARN_FIFO_1BIT_ERROR_REPORTf 30323
#define LEARN_FIFO_ECC_ENf 30324
#define LEARN_FIFO_FORCE_ECC_2B_ERRf 30325
#define LEARN_FIFO_TMf 30326
#define LEARN_INFOf 30327
#define LEARN_KEY_SELECTf 30328
#define LEARN_LIFf 30329
#define LEARN_VIDf 30330
#define LEDCLK_HALF_PERIODf 30331
#define LEDSCAN_FLOP_STAGESf 30332
#define LEDUP_ENf 30333
#define LEDUP_INITIALISINGf 30334
#define LEDUP_RUNNINGf 30335
#define LEDUP_SCAN_INTRA_PORT_DELAYf 30336
#define LEDUP_SCAN_START_DELAYf 30337
#define LEDUP_SKIP_PROCESSORf 30338
#define LEDUP_SKIP_SCAN_INf 30339
#define LEDUP_SKIP_SCAN_OUTf 30340
#define LED_0_DETECTf 30341
#define LED_0_DETECT_2f 30342
#define LED_0_RETIMING_FLOPSf 30343
#define LED_1_DETECT_2f 30344
#define LED_BIAS_PWRDWN0f 30345
#define LED_BIAS_PWRDWN1f 30346
#define LED_BIAS_PWRDWN2f 30347
#define LED_BIAS_TRIMf 30348
#define LED_CURRENT_SELf 30349
#define LED_FAULTDET_PDWN_Lf 30350
#define LED_INITIAL_DELAYf 30351
#define LED_LENGTHf 30352
#define LED_MEM_TMf 30353
#define LED_SCAN_SELECTf 30354
#define LED_SER2PAR_SELf 30355
#define LED_SER2PAR_SWAPf 30356
#define LEMRPFNOTFECPTRINTf 30357
#define LEMRPFNOTFECPTRINTMASKf 30358
#define LEM_1STLKPANDVALUEf 30359
#define LEM_1STLKPKEYSELECTf 30360
#define LEM_1STLKPKEYTYPEf 30361
#define LEM_1STLKPORVALUEf 30362
#define LEM_1STLKPVALIDf 30363
#define LEM_1ST_IN_RESULT_A_STRENGTHf 30364
#define LEM_1ST_IN_RESULT_B_STRENGTHf 30365
#define LEM_1ST_LKP_AND_VALUEf 30366
#define LEM_1ST_LKP_FOUNDf 30367
#define LEM_1ST_LKP_KEY_SELECTf 30368
#define LEM_1ST_LKP_KEY_TYPEf 30369
#define LEM_1ST_LKP_OR_VALUEf 30370
#define LEM_1ST_LKP_VALIDf 30371
#define LEM_2NDLKPANDVALUEf 30372
#define LEM_2NDLKPKEYSELECTf 30373
#define LEM_2NDLKPORVALUEf 30374
#define LEM_2NDLKPVALIDf 30375
#define LEM_2ND_IN_RESULT_A_STRENGTHf 30376
#define LEM_2ND_IN_RESULT_B_STRENGTHf 30377
#define LEM_2ND_LKP_AND_VALUEf 30378
#define LEM_2ND_LKP_FOUNDf 30379
#define LEM_2ND_LKP_KEY_SELECTf 30380
#define LEM_2ND_LKP_OR_VALUEf 30381
#define LEM_2ND_LKP_VALIDf 30382
#define LENf 30383
#define LEN32f 30384
#define LEN32_VLDf 30385
#define LENGTHf 30386
#define LENGTHERRORPOINTERf 30387
#define LENGTH_EXCEEDED_ERRORf 30388
#define LENGTH_EXCEEDED_ERROR_MASKf 30389
#define LENGTH_FIFO_OVERFLOWf 30390
#define LENGTH_FIFO_OVERFLOW_DISINTf 30391
#define LENGTH_FIFO_UNDERRUNf 30392
#define LENGTH_FIFO_UNDERRUN_DISINTf 30393
#define LENGTH_GT_PAYLOAD_ERRORf 30394
#define LENGTH_GT_PAYLOAD_ERROR_MASKf 30395
#define LENGTH_GT_PAYLOAD_INT_ENABLEf 30396
#define LENGTH_GT_PAYLOAD_INT_LOG_VALIDf 30397
#define LENGTH_GT_PAYLOAD_INT_STATUSf 30398
#define LENGTH_GT_PAYLOAD_LOG_ENABLEf 30399
#define LENGTH_LT_PAYLOAD_INT_ENABLEf 30400
#define LENGTH_LT_PAYLOAD_INT_LOG_VALIDf 30401
#define LENGTH_LT_PAYLOAD_INT_STATUSf 30402
#define LENGTH_LT_PAYLOAD_LOG_ENABLEf 30403
#define LENGTH_MASKf 30404
#define LENGTH_MODEf 30405
#define LENGTH_SHIFT_BITSf 30406
#define LENGTH_SHIFT_PTRf 30407
#define LENGTH_SUM_ADJUSTf 30408
#define LENGTH_TYPEf 30409
#define LENGTH_UNITSf 30410
#define LENGTH_ZERO_INT_ENABLEf 30411
#define LENGTH_ZERO_INT_LOG_VALIDf 30412
#define LENGTH_ZERO_INT_STATUSf 30413
#define LENGTH_ZERO_LOG_ENABLEf 30414
#define LEN_ADJf 30415
#define LEN_ADJ_IDXf 30416
#define LEN_ADJ_LENGTHf 30417
#define LEN_ADJ_OFFSETf 30418
#define LEN_ADJ_ON_SHAPINGf 30419
#define LEN_COPYf 30420
#define LEN_DISINTf 30421
#define LEN_DROPf 30422
#define LEN_MODf 30423
#define LEN_MODE_0f 30424
#define LEN_MODE_1f 30425
#define LEN_MODE_2f 30426
#define LEN_MODE_3f 30427
#define LEN_POSNf 30428
#define LEN_QUEUEf 30429
#define LEN_SIZEf 30430
#define LEN_UNITSf 30431
#define LEVELf 30432
#define LEVEL_WATERMARKf 30433
#define LE_DMA_ENf 30434
#define LFEC_N_RX_AZ_INHIBITf 30435
#define LFEC_N_RX_EC_INHIBITf 30436
#define LFEC_N_RX_FEC_INHIBITf 30437
#define LFEC_N_RX_IF_COUNTf 30438
#define LFEC_N_RX_OF_COUNTf 30439
#define LFEC_N_RX_SCR_INHIBITf 30440
#define LFEC_N_TX_FEC_INHIBITf 30441
#define LFEC_N_TX_SCR_INHIBITf 30442
#define LFEM0FIELDSELECTMAPf 30443
#define LFEM1FIELDSELECTMAPf 30444
#define LFEM2FIELDSELECTMAPf 30445
#define LFEM_FIELD_SELECT_MAPf 30446
#define LFSRf 30447
#define LFSR_SEEDf 30448
#define LFS_OVRDf 30449
#define LFS_RESPONSETOLFf 30450
#define LFS_RESPONSETORFf 30451
#define LF_ORDERf 30452
#define LF_QD_CORRECTED_ERRORf 30453
#define LF_QD_CORRECTED_ERROR_DISINTf 30454
#define LF_QD_ECC_ERROR_ADDRESSf 30455
#define LF_QD_ENABLE_ECCf 30456
#define LF_QD_FORCE_UNCORRECTABLE_ERRORf 30457
#define LF_QD_TMf 30458
#define LF_QD_UNCORRECTED_ERRORf 30459
#define LF_QD_UNCORRECTED_ERROR_DISINTf 30460
#define LF_QP_CORRECTED_ERRORf 30461
#define LF_QP_CORRECTED_ERROR_DISINTf 30462
#define LF_QP_ECC_ERROR_ADDRESSf 30463
#define LF_QP_ENABLE_ECCf 30464
#define LF_QP_FORCE_UNCORRECTABLE_ERRORf 30465
#define LF_QP_TMf 30466
#define LF_QP_UNCORRECTED_ERRORf 30467
#define LF_QP_UNCORRECTED_ERROR_DISINTf 30468
#define LGf 30469
#define LG_CHKf 30470
#define LH_HDR_3f 30471
#define LH_HDR_3_HIf 30472
#define LH_HDR_3_LOf 30473
#define LIFETIMEf 30474
#define LIFETIME_UNITSf 30475
#define LIF_ACCESSEDf 30476
#define LIF_TABLE_0_INITIATE_PAR_ERRf 30477
#define LIF_TABLE_0_PARITY_ERR_MASKf 30478
#define LIF_TABLE_1_INITIATE_PAR_ERRf 30479
#define LIF_TABLE_1_PARITY_ERR_MASKf 30480
#define LIF_TABLE_2_INITIATE_PAR_ERRf 30481
#define LIF_TABLE_2_PARITY_ERR_MASKf 30482
#define LIF_TABLE_3_INITIATE_PAR_ERRf 30483
#define LIF_TABLE_3_PARITY_ERR_MASKf 30484
#define LIF_TABLE_ENTRYf 30485
#define LIGHT_HOST_CONTROLLER_RESETf 30486
#define LIMITf 30487
#define LIMIT_COUNTEDf 30488
#define LIMIT_DISINTf 30489
#define LIMIT_ENABLEf 30490
#define LIMIT_ENQ_REQS_TO_QMf 30491
#define LIMIT_RED_CELLf 30492
#define LIMIT_RED_QENTRYf 30493
#define LIMIT_REPLf 30494
#define LIMIT_RESUME_YELLOW_CELLf 30495
#define LIMIT_RESUME_YELLOW_PACKETf 30496
#define LIMIT_STATEf 30497
#define LIMIT_YELLOW_CELLf 30498
#define LIMIT_YELLOW_QENTRYf 30499
#define LINECOUNTf 30500
#define LINE_CNT_UNDERFLOWf 30501
#define LINE_CNT_UNDERFLOW_DISINTf 30502
#define LINE_CNT_UNDERFLOW_SP_PGf 30503
#define LINE_LENGTH_1f 30504
#define LINE_LENGTH_2f 30505
#define LINE_LLFCf 30506
#define LINE_LOCAL_LPBKf 30507
#define LINE_LOOPBACKf 30508
#define LINE_REMOTE_LPBKf 30509
#define LINE_STATUSf 30510
#define LINKf 30511
#define LINK10Gf 30512
#define LINK10G_DXGXS1f 30513
#define LINK40G_ENABLEf 30514
#define LINKED_BRPAf 30515
#define LINKED_BRPBf 30516
#define LINKED_BRPCf 30517
#define LINKED_BRPDf 30518
#define LINKED_BRPEf 30519
#define LINKED_BRPFf 30520
#define LINKED_BRPGf 30521
#define LINKED_BRPG1f 30522
#define LINKED_BRPG2f 30523
#define LINKED_BRPHf 30524
#define LINKED_BRPH1f 30525
#define LINKED_BRPH2f 30526
#define LINKENf 30527
#define LINKEN_MASKf 30528
#define LINKEN_VALUEf 30529
#define LINKMASKCHANGEf 30530
#define LINKMASKCHANGEMASKf 30531
#define LINKOREDf 30532
#define LINKPHY_ENABLEf 30533
#define LINKPHY_ENABLEDf 30534
#define LINKPHY_ENABLE_01f 30535
#define LINKPHY_ENABLE_02f 30536
#define LINKPHY_ENABLE_03f 30537
#define LINKPHY_ENABLE_04f 30538
#define LINKPHY_ENABLE_05f 30539
#define LINKPHY_ENABLE_06f 30540
#define LINKPHY_ENABLE_07f 30541
#define LINKPHY_ENABLE_08f 30542
#define LINKPHY_ENABLE_09f 30543
#define LINKPHY_ENABLE_10f 30544
#define LINKPHY_ENABLE_11f 30545
#define LINKPHY_ENABLE_12f 30546
#define LINKPHY_ENABLE_13f 30547
#define LINKPHY_ENABLE_14f 30548
#define LINKPHY_ENABLE_15f 30549
#define LINKPHY_ENABLE_16f 30550
#define LINKPHY_ENABLE_17f 30551
#define LINKPHY_ENABLE_18f 30552
#define LINKPHY_ENABLE_19f 30553
#define LINKPHY_ENABLE_20f 30554
#define LINKPHY_ENABLE_21f 30555
#define LINKPHY_ENABLE_22f 30556
#define LINKPHY_ENABLE_23f 30557
#define LINKPHY_ENABLE_24f 30558
#define LINKPHY_ENABLE_25f 30559
#define LINKPHY_ENABLE_26f 30560
#define LINKPHY_ENABLE_27f 30561
#define LINKPHY_ENABLE_28f 30562
#define LINKPHY_ENABLE_29f 30563
#define LINKPHY_ENABLE_30f 30564
#define LINKPHY_ENABLE_31f 30565
#define LINKPHY_ENABLE_32f 30566
#define LINKPHY_ENABLE_33f 30567
#define LINKPHY_ENABLE_34f 30568
#define LINKPHY_ENABLE_35f 30569
#define LINKPHY_ENABLE_36f 30570
#define LINKPHY_ENABLE_37f 30571
#define LINKPHY_ENABLE_38f 30572
#define LINKPHY_ENABLE_39f 30573
#define LINKPHY_ENABLE_40f 30574
#define LINKPHY_PORT_COUNT_S1Sf 30575
#define LINKPTRf 30576
#define LINKSERDESf 30577
#define LINKSTATUSf 30578
#define LINKSTATUSCHANGEINTf 30579
#define LINKSTATUSCHANGEINTMASKf 30580
#define LINKSTATUSSTICKYf 30581
#define LINKS_MASKf 30582
#define LINK_10_Gf 30583
#define LINK_BIT_MAPf 30584
#define LINK_BUNDLE_0f 30585
#define LINK_BUNDLE_1f 30586
#define LINK_BUNDLE_2f 30587
#define LINK_BUNDLE_3f 30588
#define LINK_BUNDLE_N_BITMAPf 30589
#define LINK_CONSTf 30590
#define LINK_CRC_ERRORf 30591
#define LINK_DELAYf 30592
#define LINK_DOWNf 30593
#define LINK_DOWN_ENf 30594
#define LINK_EDITOR_ENTRY_IS_ACf 30595
#define LINK_EDITOR_ENTRY_IS_AC_MASKf 30596
#define LINK_ENABLE_REMAP_0f 30597
#define LINK_ENABLE_REMAP_1f 30598
#define LINK_ENABLE_REMAP_10f 30599
#define LINK_ENABLE_REMAP_11f 30600
#define LINK_ENABLE_REMAP_12f 30601
#define LINK_ENABLE_REMAP_13f 30602
#define LINK_ENABLE_REMAP_14f 30603
#define LINK_ENABLE_REMAP_15f 30604
#define LINK_ENABLE_REMAP_16f 30605
#define LINK_ENABLE_REMAP_17f 30606
#define LINK_ENABLE_REMAP_18f 30607
#define LINK_ENABLE_REMAP_19f 30608
#define LINK_ENABLE_REMAP_2f 30609
#define LINK_ENABLE_REMAP_20f 30610
#define LINK_ENABLE_REMAP_21f 30611
#define LINK_ENABLE_REMAP_22f 30612
#define LINK_ENABLE_REMAP_23f 30613
#define LINK_ENABLE_REMAP_3f 30614
#define LINK_ENABLE_REMAP_4f 30615
#define LINK_ENABLE_REMAP_5f 30616
#define LINK_ENABLE_REMAP_6f 30617
#define LINK_ENABLE_REMAP_7f 30618
#define LINK_ENABLE_REMAP_8f 30619
#define LINK_ENABLE_REMAP_9f 30620
#define LINK_INTEGRITY_CHANGED_INTf 30621
#define LINK_INTEG_VECf 30622
#define LINK_INTERRUPTION_DISABLEf 30623
#define LINK_INTERRUPTION_STATUSf 30624
#define LINK_INT_MASKEGRITY_CHANGED_INT_MASKf 30625
#define LINK_LAYER_REMARK_PROFILE_MAPf 30626
#define LINK_LEVEL_FLOW_CONTROL_Pf 30627
#define LINK_LEVEL_FLOW_CONTROL_Sf 30628
#define LINK_LOAD_TH_PASS_Pf 30629
#define LINK_LOAD_TH_PASS_Sf 30630
#define LINK_LOAD_TH_PASS_WMARK_Pf 30631
#define LINK_LOAD_TH_PASS_WMARK_Sf 30632
#define LINK_MASK_CHANGEf 30633
#define LINK_MASK_CHANGE_MASKf 30634
#define LINK_MASK_PTRf 30635
#define LINK_NUMf 30636
#define LINK_OTCR_DROP_INT_MASKf 30637
#define LINK_POINTER_LOW_LPLf 30638
#define LINK_PTRf 30639
#define LINK_STATE_VECf 30640
#define LINK_STATUSf 30641
#define LINK_STATUS_CHANGEf 30642
#define LINK_STATUS_CHANGE_INTf 30643
#define LINK_STATUS_CHANGE_INTERRUPT_REGISTERf 30644
#define LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf 30645
#define LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTf 30646
#define LINK_STATUS_CHANGE_INT_MASKf 30647
#define LINK_STATUS_DEBOUNCE_TIMEOUTf 30648
#define LINK_STATUS_GLITCH_DETECTf 30649
#define LINK_STATUS_SELf 30650
#define LINK_STATUS_SELECTf 30651
#define LINK_STATUS_TIMERf 30652
#define LINK_STATUS_UPf 30653
#define LINK_STATUS_UPDATE_ENABLEf 30654
#define LINK_STAT_ENf 30655
#define LINK_STAT_MODf 30656
#define LINK_STAT_MSGf 30657
#define LINK_TYPE_BMP_Pf 30658
#define LINK_TYPE_BMP_Sf 30659
#define LINK_UPf 30660
#define LINK_UP_CLRf 30661
#define LINK_UP_DOWNf 30662
#define LINK_UP_ENf 30663
#define LINK_W_0001f 30664
#define LINK_W_0203f 30665
#define LINK_W_0405f 30666
#define LINK_W_0607f 30667
#define LINK_W_0809f 30668
#define LINK_W_1011f 30669
#define LINK_W_1213f 30670
#define LINK_W_1415f 30671
#define LINK_W_1617f 30672
#define LINK_W_1819f 30673
#define LINK_W_2021f 30674
#define LINK_W_2223f 30675
#define LINK_W_2425f 30676
#define LINK_W_2627f 30677
#define LINK_W_2829f 30678
#define LINK_W_3031f 30679
#define LIST_PTRf 30680
#define LITTLEENDIANf 30681
#define LKUPFF_CORRECTED_ERRORf 30682
#define LKUPFF_CORRECTED_ERROR_MASKf 30683
#define LKUPFF_ENABLE_ECCf 30684
#define LKUPFF_UNCORRECTED_ERRORf 30685
#define LKUPFF_UNCORRECTED_ERROR_MASKf 30686
#define LKYBKTCNGTH1f 30687
#define LKYBKTCNGTH2f 30688
#define LKYBKTCNGTH3f 30689
#define LKYBKTCNGTH4f 30690
#define LKYBKTDCRRATE1f 30691
#define LKYBKTDCRRATE2f 30692
#define LKYBKTDCRRATE3f 30693
#define LKYBKTDCRRATE4f 30694
#define LKYBKTMAXCNTf 30695
#define LKYBKTVALUEf 30696
#define LKY_BKT_CNG_TH_1f 30697
#define LKY_BKT_CNG_TH_2f 30698
#define LKY_BKT_CNG_TH_3f 30699
#define LKY_BKT_CNG_TH_4f 30700
#define LKY_BKT_DCR_RATE_1f 30701
#define LKY_BKT_DCR_RATE_2f 30702
#define LKY_BKT_DCR_RATE_3f 30703
#define LKY_BKT_DCR_RATE_4f 30704
#define LKY_BKT_MAX_CNT_1f 30705
#define LKY_BKT_MAX_CNT_2f 30706
#define LKY_BKT_MAX_CNT_3f 30707
#define LKY_BKT_MAX_CNT_4f 30708
#define LLf 30709
#define LLATRANSE_UNCORRECTED_ERRORf 30710
#define LLATRANSE_UNCORRECTED_ERROR_DISINTf 30711
#define LLATRANS_CORRECTED_ERRORf 30712
#define LLATRANS_CORRECTED_ERROR_DISINTf 30713
#define LLATRANS_ENABLE_ECCf 30714
#define LLATRANS_FORCE_UNCORRECTABLE_ERRORf 30715
#define LLATRANS_MEM_TMf 30716
#define LLA_OFFSETf 30717
#define LLA_PEf 30718
#define LLA_PE_CLRf 30719
#define LLA_PE_ENf 30720
#define LLCf 30721
#define LLFC_CRC_IGNOREf 30722
#define LLFC_CUT_THROUGH_MODEf 30723
#define LLFC_ENf 30724
#define LLFC_ENABLEf 30725
#define LLFC_FC_OBJ_LOGICALf 30726
#define LLFC_FC_OBJ_PHYSICALf 30727
#define LLFC_IMGf 30728
#define LLFC_IN_IPG_ONLYf 30729
#define LLFC_MAPPING_CPUf 30730
#define LLFC_MAPPING_IPT_MCTf 30731
#define LLFC_MAPPING_IPT_UCTf 30732
#define LLFC_MAPPING_IREf 30733
#define LLFC_MSG_TYPE_LOGICALf 30734
#define LLFC_MSG_TYPE_PHYSICALf 30735
#define LLFC_PAUSE_POLARITYf 30736
#define LLFC_RATE_CNT_Pf 30737
#define LLFC_RATE_CNT_P_OVERFLOWf 30738
#define LLFC_RATE_CNT_Sf 30739
#define LLFC_RATE_CNT_S_OVERFLOWf 30740
#define LLFC_RATE_LINK_NUMf 30741
#define LLFC_VSQ_TO_NIF_ENf 30742
#define LLFC_XOFF_TIMEf 30743
#define LLMIRRORPROFILEf 30744
#define LLMIRRORVID0f 30745
#define LLMIRRORVID1f 30746
#define LLMIRRORVID2f 30747
#define LLMIRRORVID3f 30748
#define LLMIRRORVID4f 30749
#define LLMIRRORVID5f 30750
#define LLR_LLVP_INITIATE_PAR_ERRf 30751
#define LLR_LLVP_PARITY_ERR_MASKf 30752
#define LLS_INTRf 30753
#define LLS_INTR_DISINTf 30754
#define LLS_PARENT_CONFIGf 30755
#define LLS_PARENT_CONFIG_31_0f 30756
#define LLS_PARENT_CONFIG_39_32f 30757
#define LLS_PARITY_CHK_ENf 30758
#define LLS_PAR_ERRf 30759
#define LLS_PAR_ERR_ENf 30760
#define LLS_TREX2_DEBUG_ENABLEf 30761
#define LLTAG__DATAf 30762
#define LLTAG__DISABLE_VLAN_CHECKSf 30763
#define LLTAG__DUMMYf 30764
#define LLTAG__FLEX_CTR_BASE_COUNTER_IDXf 30765
#define LLTAG__FLEX_CTR_OFFSET_MODEf 30766
#define LLTAG__FLEX_CTR_POOL_NUMBERf 30767
#define LLTAG__GLPf 30768
#define LLTAG__IVIDf 30769
#define LLTAG__KEYf 30770
#define LLTAG__KEY_ZERO_1f 30771
#define LLTAG__L3_IIFf 30772
#define LLTAG__LLVIDf 30773
#define LLTAG__MODULE_IDf 30774
#define LLTAG__MPLS_ACTIONf 30775
#define LLTAG__NEW_ICFIf 30776
#define LLTAG__NEW_IPRIf 30777
#define LLTAG__NEW_IVIDf 30778
#define LLTAG__NEW_OCFIf 30779
#define LLTAG__NEW_OPRIf 30780
#define LLTAG__NEW_OVIDf 30781
#define LLTAG__NEW_VLAN_IDf 30782
#define LLTAG__OPRIf 30783
#define LLTAG__OVIDf 30784
#define LLTAG__PORT_NUMf 30785
#define LLTAG__RESERVED_106f 30786
#define LLTAG__SOURCE_FIELDf 30787
#define LLTAG__SOURCE_VPf 30788
#define LLTAG__Tf 30789
#define LLTAG__TAG_ACTION_PROFILE_PTRf 30790
#define LLTAG__TGIDf 30791
#define LLTAG_ERRORf 30792
#define LLTAG_ETHERTYPE_ENABLEf 30793
#define LLTAG_HEADERf 30794
#define LLTAG_PRESENTf 30795
#define LLTAG_PRESENT_MASKf 30796
#define LLVPPROGSELf 30797
#define LLVP_C_TAG_OFFSETf 30798
#define LLVP_INCOMING_TAG_FORMATf 30799
#define LLVP_INCOMING_TAG_STRUCTUREf 30800
#define LLVP_PACKET_HAS_C_TAGf 30801
#define LLVP_PACKET_HAS_PCP_DEIf 30802
#define LLVP_PACKET_HAS_UPf 30803
#define LLVP_PROFILEf 30804
#define LL_IS_ARPf 30805
#define LL_IS_ARP_MASKf 30806
#define LL_MIRROR_PROFILEf 30807
#define LL_MIRROR_PROFILE_INITIATE_PAR_ERRf 30808
#define LL_MIRROR_PROFILE_PARITY_ERR_MASKf 30809
#define LL_MIRROR_VID_0f 30810
#define LL_MIRROR_VID_1f 30811
#define LL_MIRROR_VID_2f 30812
#define LL_MIRROR_VID_3f 30813
#define LL_MIRROR_VID_4f 30814
#define LL_MIRROR_VID_5f 30815
#define LMAC0_MATCHf 30816
#define LMAC1_MATCHf 30817
#define LMD_1000BASEX_ENABLEf 30818
#define LMD_ENABLEf 30819
#define LMD_RSTBf 30820
#define LMEP__CCM_ENABLEf 30821
#define LMEP__CTR1_BASE_PTRf 30822
#define LMEP__CTR1_MEP_MDLf 30823
#define LMEP__CTR1_MEP_TYPEf 30824
#define LMEP__CTR1_SERVICE_PRI_MAP_PROFILE_PTRf 30825
#define LMEP__CTR1_VALIDf 30826
#define LMEP__CTR2_BASE_PTRf 30827
#define LMEP__CTR2_MEP_MDLf 30828
#define LMEP__CTR2_MEP_TYPEf 30829
#define LMEP__CTR2_SERVICE_PRI_MAP_PROFILE_PTRf 30830
#define LMEP__CTR2_VALIDf 30831
#define LMEP__CVIDf 30832
#define LMEP__DATAf 30833
#define LMEP__DM_ENABLEf 30834
#define LMEP__ENTRY_IS_SVPf 30835
#define LMEP__EXP_TAG_STATUSf 30836
#define LMEP__EXP_TAG_STATUS_MASKf 30837
#define LMEP__FWD_LMEP_PKTf 30838
#define LMEP__HASH_LSBf 30839
#define LMEP__KEYf 30840
#define LMEP__LB_ENABLEf 30841
#define LMEP__LT_ENABLEf 30842
#define LMEP__MA_BASE_PTRf 30843
#define LMEP__MDL_BITMAPf 30844
#define LMEP__MDL_BITMAP_ACTIVEf 30845
#define LMEP__MDL_BITMAP_PASSIVEf 30846
#define LMEP__MPLS_LABELf 30847
#define LMEP__OAM_LMEP_KEY_SUBTYPEf 30848
#define LMEP__RESERVEDf 30849
#define LMEP__RESERVED_0f 30850
#define LMEP__RESERVED_1f 30851
#define LMEP__RESERVED_104_58f 30852
#define LMEP__RESERVED_113f 30853
#define LMEP__RESERVED_92f 30854
#define LMEP__SGLPf 30855
#define LMEP__SOURCE_TYPEf 30856
#define LMEP__SVIDf 30857
#define LMEP__SVPf 30858
#define LMEP__TIMESTAMP_TYPEf 30859
#define LMEP__VIDf 30860
#define LMEP_1_TMf 30861
#define LMEP_DA_PARITY_ENf 30862
#define LMEP_DA_PMf 30863
#define LMEP_DA_TMf 30864
#define LMEP_PARITY_ENf 30865
#define LMEP_PAR_ERRf 30866
#define LMEP_PMf 30867
#define LMEP_PRIORITYf 30868
#define LMEP_TMf 30869
#define LMM_DA_NICf 30870
#define LMM_DA_NIC_PROFILEf 30871
#define LMM_DA_NIC_TABLE_INITIATE_PAR_ERRf 30872
#define LMM_DA_NIC_TABLE_PARITY_ERR_MASKf 30873
#define LMM_DA_OUI_0f 30874
#define LMM_DA_OUI_1f 30875
#define LMM_DA_OUI_2f 30876
#define LMM_DA_OUI_3f 30877
#define LMM_DA_OUI_4f 30878
#define LMM_DA_OUI_5f 30879
#define LMM_DA_OUI_6f 30880
#define LMM_DA_OUI_7f 30881
#define LMM_OFFSET_PROFILE_0f 30882
#define LMM_OFFSET_PROFILE_1f 30883
#define LMM_OFFSET_PROFILE_10f 30884
#define LMM_OFFSET_PROFILE_11f 30885
#define LMM_OFFSET_PROFILE_12f 30886
#define LMM_OFFSET_PROFILE_13f 30887
#define LMM_OFFSET_PROFILE_14f 30888
#define LMM_OFFSET_PROFILE_15f 30889
#define LMM_OFFSET_PROFILE_2f 30890
#define LMM_OFFSET_PROFILE_3f 30891
#define LMM_OFFSET_PROFILE_4f 30892
#define LMM_OFFSET_PROFILE_5f 30893
#define LMM_OFFSET_PROFILE_6f 30894
#define LMM_OFFSET_PROFILE_7f 30895
#define LMM_OFFSET_PROFILE_8f 30896
#define LMM_OFFSET_PROFILE_9f 30897
#define LMR_OFFSET_PROFILE_0f 30898
#define LMR_OFFSET_PROFILE_1f 30899
#define LMR_OFFSET_PROFILE_10f 30900
#define LMR_OFFSET_PROFILE_11f 30901
#define LMR_OFFSET_PROFILE_12f 30902
#define LMR_OFFSET_PROFILE_13f 30903
#define LMR_OFFSET_PROFILE_14f 30904
#define LMR_OFFSET_PROFILE_15f 30905
#define LMR_OFFSET_PROFILE_2f 30906
#define LMR_OFFSET_PROFILE_3f 30907
#define LMR_OFFSET_PROFILE_4f 30908
#define LMR_OFFSET_PROFILE_5f 30909
#define LMR_OFFSET_PROFILE_6f 30910
#define LMR_OFFSET_PROFILE_7f 30911
#define LMR_OFFSET_PROFILE_8f 30912
#define LMR_OFFSET_PROFILE_9f 30913
#define LMT_CORRECTED_ERRORf 30914
#define LMT_CORRECTED_ERROR_DISINTf 30915
#define LMT_UNCORRECTED_ERRORf 30916
#define LMT_UNCORRECTED_ERROR_DISINTf 30917
#define LM_COLOR_MODEf 30918
#define LN2Q_BASE_QUEUEf 30919
#define LNKACTVMSKf 30920
#define LNKLVLAGEN_INTf 30921
#define LNKLVLAGEN_INTMASKf 30922
#define LNKLVLAGEPRDf 30923
#define LNKLVLFCRXENf 30924
#define LNKLVLFCTHf 30925
#define LNKLVLFCTXENf 30926
#define LNKLVLFRAGNUMf 30927
#define LNKLVLHALTN_INTf 30928
#define LNKLVLHALTN_INTMASKf 30929
#define LNKLVL_AGE_CTX_BN_INTf 30930
#define LNKLVL_AGE_CTX_BN_INT_MASKf 30931
#define LNKLVL_AGE_N_INTf 30932
#define LNKLVL_AGE_N_INT_MASKf 30933
#define LNKLVL_HALT_CTX_BN_INTf 30934
#define LNKLVL_HALT_CTX_BN_INT_MASKf 30935
#define LNKLVL_HALT_N_INTf 30936
#define LNKLVL_HALT_N_INT_MASKf 30937
#define LNK_ACTV_MSKf 30938
#define LNK_LVL_AGE_PRDf 30939
#define LNK_LVL_FC_BMP_Pf 30940
#define LNK_LVL_FC_BMP_Sf 30941
#define LNK_LVL_FC_RX_ENf 30942
#define LNK_LVL_FC_THf 30943
#define LNK_LVL_FC_TH_0_Pf 30944
#define LNK_LVL_FC_TH_0_Sf 30945
#define LNK_LVL_FC_TH_1_Pf 30946
#define LNK_LVL_FC_TH_1_Sf 30947
#define LNK_LVL_FC_TX_ENf 30948
#define LNK_LVL_FRAG_NUMf 30949
#define LOADf 30950
#define LOADING_BANDf 30951
#define LOADING_SCALING_FACTORf 30952
#define LOADING_THRESHOLDf 30953
#define LOAD_BALANCE_LEVELS_GAPf 30954
#define LOAD_BALANCE_LEVELS_IGNOREf 30955
#define LOAD_BALANCE_OPT_THRESHOLDf 30956
#define LOAD_DATAf 30957
#define LOAD_ENf 30958
#define LOAD_ENABLEf 30959
#define LOAD_EN_CHf 30960
#define LOAD_EN_CH0f 30961
#define LOAD_EN_CH1f 30962
#define LOAD_EN_CH2f 30963
#define LOAD_EXTENDf 30964
#define LOAD_EXTEND_DISINTf 30965
#define LOAD_SEQNUMf 30966
#define LOAD_Wf 30967
#define LOCf 30968
#define LOCALACLf 30969
#define LOCALFAULTDISABLEf 30970
#define LOCALFAULTSTATf 30971
#define LOCALROUTEBYPASSf 30972
#define LOCALROUTFSOVFf 30973
#define LOCALROUTFSOVFMASKf 30974
#define LOCALROUTRCOVFf 30975
#define LOCALROUTRCOVFMASKf 30976
#define LOCALRTCELLCNTf 30977
#define LOCALRTCELLCNTOf 30978
#define LOCALTDMDATACELLCNTf 30979
#define LOCALTDMDATACELLCNT0f 30980
#define LOCALVSFABRICARBf 30981
#define LOCAL_ACLf 30982
#define LOCAL_ADDRESSf 30983
#define LOCAL_BOUNDARYf 30984
#define LOCAL_BURST_SIZEf 30985
#define LOCAL_BYPASS_WFQf 30986
#define LOCAL_CMDf 30987
#define LOCAL_FAULTf 30988
#define LOCAL_FAULT_DISABLEf 30989
#define LOCAL_FAULT_STATUSf 30990
#define LOCAL_GRANT_REQ_STATUSf 30991
#define LOCAL_GRANT_REQ_STATUS_DISINTf 30992
#define LOCAL_LPBKf 30993
#define LOCAL_LPBK_LEAK_ENBf 30994
#define LOCAL_MTP0f 30995
#define LOCAL_MTP1f 30996
#define LOCAL_MTP2f 30997
#define LOCAL_MTP3f 30998
#define LOCAL_PORTf 30999
#define LOCAL_ROUTE_BYPASSf 31000
#define LOCAL_ROUTFS_OVF_MASKf 31001
#define LOCAL_ROUTRC_OVFf 31002
#define LOCAL_ROUTRC_OVF_MASKf 31003
#define LOCAL_ROUT_FS_OVFf 31004
#define LOCAL_RT_CELL_CNTf 31005
#define LOCAL_RT_CELL_CNT_OVFf 31006
#define LOCAL_SAf 31007
#define LOCAL_SA_0f 31008
#define LOCAL_SA_1f 31009
#define LOCAL_SA_2f 31010
#define LOCAL_SA_3f 31011
#define LOCAL_SA_4f 31012
#define LOCAL_SA_5f 31013
#define LOCAL_SA_6f 31014
#define LOCAL_SA_7f 31015
#define LOCAL_SW_DISABLEf 31016
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_ENf 31017
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERRf 31018
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf 31019
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_ENf 31020
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERRf 31021
#define LOCAL_SW_DISABLE_DEFAULT_PBM_TMf 31022
#define LOCAL_SW_DISABLE_HGTRUNK_RES_ENf 31023
#define LOCAL_TDM_DATA_CELL_CNTf 31024
#define LOCAL_TDM_DATA_CELL_CNT_0f 31025
#define LOCAL_TUNNEL_TERMINATIONf 31026
#define LOCAL_VS_FABRIC_ARBf 31027
#define LOCKf 31028
#define LOCKEDf 31029
#define LOCKUP_ERRf 31030
#define LOCK_ACCESSf 31031
#define LOCK_IMPLEMENTEDf 31032
#define LOCK_LOSTf 31033
#define LOCK_MECHANISMf 31034
#define LOCK_SIZEf 31035
#define LOCK_STATUSf 31036
#define LOCZRAMAf 31037
#define LOC_CLEAR_COUNTf 31038
#define LOC_CLEAR_ENABLEf 31039
#define LOC_CLEAR_LIMTf 31040
#define LOC_SRC_HITf 31041
#define LOGICAL_PORT_NUMBERf 31042
#define LOGIC_CLAMP_ON_CPU0f 31043
#define LOGIC_CLAMP_ON_CPU1f 31044
#define LOGIC_CLAMP_ON_NEON0f 31045
#define LOGIC_CLAMP_ON_NEON1f 31046
#define LOGIC_PORTf 31047
#define LOGIC_PWRDOWN_CPU0f 31048
#define LOGIC_PWRDOWN_CPU1f 31049
#define LOGIC_PWRDOWN_NEON0f 31050
#define LOGIC_PWRDOWN_NEON1f 31051
#define LOG_TO_PHY_MAPf 31052
#define LONGf 31053
#define LONGPf 31054
#define LONG_PREf 31055
#define LOOKUPf 31056
#define LOOKUPREPLYDATAf 31057
#define LOOKUPREPLYERRORf 31058
#define LOOKUPREPLYSEQNUMf 31059
#define LOOKUPREPLYVALIDf 31060
#define LOOKUPSCOUNTERf 31061
#define LOOKUPS_COUNTERf 31062
#define LOOKUPS_REQUIREDf 31063
#define LOOKUP_BASEf 31064
#define LOOKUP_BASE0f 31065
#define LOOKUP_BASE1f 31066
#define LOOKUP_BASE2f 31067
#define LOOKUP_CNTf 31068
#define LOOKUP_COUNTf 31069
#define LOOKUP_ENABLE_SLICE_0f 31070
#define LOOKUP_ENABLE_SLICE_1f 31071
#define LOOKUP_ENABLE_SLICE_2f 31072
#define LOOKUP_ENABLE_SLICE_3f 31073
#define LOOKUP_L2MC_WITH_FID_IDf 31074
#define LOOKUP_MODEf 31075
#define LOOKUP_REPLY_DATAf 31076
#define LOOKUP_REPLY_ELK_ERRORf 31077
#define LOOKUP_REPLY_ERRORf 31078
#define LOOKUP_REPLY_OPCODEf 31079
#define LOOKUP_REPLY_OVFf 31080
#define LOOKUP_REPLY_OVF_MASKf 31081
#define LOOKUP_REPLY_RECORDf 31082
#define LOOKUP_REPLY_ROP_ERRORf 31083
#define LOOKUP_REPLY_SEQ_NUMf 31084
#define LOOKUP_REPLY_USER_DATAf 31085
#define LOOKUP_REPLY_VALIDf 31086
#define LOOKUP_RESULTf 31087
#define LOOKUP_RESULTS_CAPTURE_MODEf 31088
#define LOOKUP_RESULTS_TABLE_CORRECTED_ECC_ERRORf 31089
#define LOOKUP_RESULTS_TABLE_CORRECTED_ECC_ERROR_4_DISINTf 31090
#define LOOKUP_RESULTS_TABLE_UNCORRECTED_ECC_ERRORf 31091
#define LOOKUP_RESULTS_TABLE_UNCORRECTED_ECC_ERROR_4_DISINTf 31092
#define LOOKUP_TYPE_RSP_0f 31093
#define LOOKUP_TYPE_RSP_1f 31094
#define LOOKUP_TYPE_RSP_2f 31095
#define LOOKUP_TYPE_RSP_3f 31096
#define LOOKUP_WITH_MH_SRC_PORTf 31097
#define LOOPBACKf 31098
#define LOOPBACK_ENf 31099
#define LOOPBACK_ERROR_OCCURREDf 31100
#define LOOPBACK_FIFO_THRESHOLDf 31101
#define LOOPBACK_FULL_ERR_CNTf 31102
#define LOOPBACK_MASKf 31103
#define LOOPBACK_PATTERNf 31104
#define LOOPBACK_PATTERN_BIT_MODEf 31105
#define LOOPBACK_PKT_TYPEf 31106
#define LOOPBACK_PKT_TYPE_MASKf 31107
#define LOOPBACK_PRBS_MODEf 31108
#define LOOPBACK_USE_ADDR_CONTROL_MODEf 31109
#define LOOPBACK_XOR_READ_EN_MODEf 31110
#define LOOPQf 31111
#define LOOP_CONFIGf 31112
#define LOOP_COUNTf 31113
#define LOOP_COUNTER_ITERATIONSf 31114
#define LOOP_ENAf 31115
#define LOOP_MODEf 31116
#define LOSSLESSENf 31117
#define LOSSLESS_COUNTf 31118
#define LOSS_OF_SYNC_EVENTf 31119
#define LOSTf 31120
#define LOSTCRQUEUENUMf 31121
#define LOST_BS_PLL_LOCKf 31122
#define LOST_BS_PLL_LOCK_DISINTf 31123
#define LOST_BYTE_ALIGNMENT_EVENTf 31124
#define LOST_CR_QUEUE_NUMf 31125
#define LOST_DDR0_PLL_LOCKf 31126
#define LOST_DDR0_PLL_LOCK_DISINTf 31127
#define LOST_DDR1_PLL_LOCKf 31128
#define LOST_DDR1_PLL_LOCK_DISINTf 31129
#define LOST_DDR2_PLL_LOCKf 31130
#define LOST_DDR2_PLL_LOCK_DISINTf 31131
#define LOST_DDR3_PLL_LOCKf 31132
#define LOST_DDR3_PLL_LOCK_DISINTf 31133
#define LOST_HPP_PLL_LOCKf 31134
#define LOST_HPP_PLL_LOCK_DISINTf 31135
#define LOST_LOCKf 31136
#define LOST_MAC_PLL_LOCKf 31137
#define LOST_MAC_PLL_LOCK_DISINTf 31138
#define LOST_SE0_PLL_LOCKf 31139
#define LOST_SE0_PLL_LOCK_DISINTf 31140
#define LOST_SE1_PLL_LOCKf 31141
#define LOST_SE1_PLL_LOCK_DISINTf 31142
#define LOST_SWS_PLL_LOCKf 31143
#define LOST_SWS_PLL_LOCK_DISINTf 31144
#define LOST_TIME_ALIGNMENT_EVEN_EVENTf 31145
#define LOST_TIME_ALIGNMENT_ODD_EVENTf 31146
#define LOST_TMU_PLL_LOCKf 31147
#define LOST_TMU_PLL_LOCK_DISINTf 31148
#define LOST_TS_PLL_LOCKf 31149
#define LOST_TS_PLL_LOCK_DISINTf 31150
#define LOST_WC_PLL_LOCKf 31151
#define LOST_WC_PLL_LOCK_DISINTf 31152
#define LOS_INTf 31153
#define LOS_INTMASKf 31154
#define LOS_INT_MASKf 31155
#define LOS_SELf 31156
#define LOWf 31157
#define LOWCUR_ENf 31158
#define LOWDELAYDEPTHf 31159
#define LOWER_BOUNDSf 31160
#define LOWER_COMPARE_Gf 31161
#define LOWER_COUNTERf 31162
#define LOWER_IDLEf 31163
#define LOWER_IDLE_KBITf 31164
#define LOWER_LIMITf 31165
#define LOWER_MACDAf 31166
#define LOWER_MACSAf 31167
#define LOWER_TMf 31168
#define LOWESTALARMPRIf 31169
#define LOWPOWER_REFRESH_ENABLEf 31170
#define LOWSIG_ASSERT_FILTERf 31171
#define LOWSIG_NEGATE_FILTERf 31172
#define LOWWATERMARKf 31173
#define LOW_DELAY_DEPTHf 31174
#define LOW_DURATIONf 31175
#define LOW_MDL_CCM_COPYTO_CPUf 31176
#define LOW_MDL_CCM_FWD_ACTIONf 31177
#define LOW_MDL_LB_LT_COPYTO_CPUf 31178
#define LOW_MDL_LB_LT_DROPf 31179
#define LOW_MDL_LB_LT_FWDf 31180
#define LOW_POWER_EXITf 31181
#define LOW_POWER_REQf 31182
#define LOW_PRI_CELL_DROP_TH_Pf 31183
#define LOW_PRI_CELL_DROP_TH_Sf 31184
#define LOW_PRI_THRESHOLDf 31185
#define LOW_PR_DROP_EN_Pf 31186
#define LOW_PR_DROP_EN_Sf 31187
#define LOW_PR_MUL_DROP_TH_HIGHf 31188
#define LOW_PR_MUL_DROP_TH_LOWf 31189
#define LOW_PR_MUL_ENf 31190
#define LOW_PR_MUL_PRIOSELf 31191
#define LOW_PR_MUL_QUE_HIGHf 31192
#define LOW_PR_MUL_QUE_LOWf 31193
#define LOW_VTTf 31194
#define LOW_WATERMARKf 31195
#define LO_CONGEST_COUNTf 31196
#define LO_CONGEST_PRIf 31197
#define LO_CONGEST_STICKY_STATEf 31198
#define LO_MASKf 31199
#define LO_PUP_FIFO_OVERFLOWf 31200
#define LO_PUP_FIFO_OVERFLOW_DISINTf 31201
#define LO_WATERMARKf 31202
#define LP40_PLL_POST_RESETf 31203
#define LPBK_EVENT_COUNTERf 31204
#define LPBK_SEO_LFALLf 31205
#define LPDLHf 31206
#define LPDLLf 31207
#define LPDQCQFLOWCONTROLf 31208
#define LPDQCQMAXOCCf 31209
#define LPDQCQMAXOCCIDf 31210
#define LPDQCQQUEUEIDf 31211
#define LPDQCQQUEUESIZEf 31212
#define LPFSMRQMAXOCCf 31213
#define LPGLBRSCTONIFCLSBMAPf 31214
#define LPI_RX_STATEf 31215
#define LPI_TX_STATEf 31216
#define LPM1f 31217
#define LPM2f 31218
#define LPM3f 31219
#define LPM4f 31220
#define LPM5f 31221
#define LPM6f 31222
#define LPMQUERYCNTf 31223
#define LPMQUERYCNTOVERFLOWf 31224
#define LPM_1f 31225
#define LPM_1STLKPANDVALUEf 31226
#define LPM_1STLKPORVALUEf 31227
#define LPM_1STLKPVALIDf 31228
#define LPM_1ST_IN_RESULT_A_STRENGTHf 31229
#define LPM_1ST_IN_RESULT_B_STRENGTHf 31230
#define LPM_1ST_LKP_AND_VALUEf 31231
#define LPM_1ST_LKP_FOUNDf 31232
#define LPM_1ST_LKP_KEY_SELECTf 31233
#define LPM_1ST_LKP_OR_VALUEf 31234
#define LPM_1ST_LKP_VALIDf 31235
#define LPM_2f 31236
#define LPM_2NDLKPANDVALUEf 31237
#define LPM_2NDLKPORVALUEf 31238
#define LPM_2NDLKPVALIDf 31239
#define LPM_2ND_IN_RESULT_A_STRENGTHf 31240
#define LPM_2ND_IN_RESULT_B_STRENGTHf 31241
#define LPM_2ND_LKP_AND_VALUEf 31242
#define LPM_2ND_LKP_FOUNDf 31243
#define LPM_2ND_LKP_KEY_SELECTf 31244
#define LPM_2ND_LKP_OR_VALUEf 31245
#define LPM_2ND_LKP_VALIDf 31246
#define LPM_2_INITIATE_PAR_ERRf 31247
#define LPM_2_PARITY_ERR_MASKf 31248
#define LPM_3f 31249
#define LPM_3_INITIATE_PAR_ERRf 31250
#define LPM_3_PARITY_ERR_MASKf 31251
#define LPM_4f 31252
#define LPM_4_INITIATE_PAR_ERRf 31253
#define LPM_4_PARITY_ERR_MASKf 31254
#define LPM_5f 31255
#define LPM_5_INITIATE_PAR_ERRf 31256
#define LPM_5_PARITY_ERR_MASKf 31257
#define LPM_6f 31258
#define LPM_6_INITIATE_PAR_ERRf 31259
#define LPM_6_PARITY_ERR_MASKf 31260
#define LPM_AUTOf 31261
#define LPM_BLINK_STATEf 31262
#define LPM_BREMOTEWAKEf 31263
#define LPM_ENf 31264
#define LPM_ENDPOINTf 31265
#define LPM_HIRDf 31266
#define LPM_HSK_SENTf 31267
#define LPM_INITIATE_PAR_ERRf 31268
#define LPM_L1SUSPEND_STATUSf 31269
#define LPM_MODEf 31270
#define LPM_PARITY_ERR_MASKf 31271
#define LPM_QUERY_CNTf 31272
#define LPM_QUERY_CNT_OVERFLOWf 31273
#define LPM_RESPf 31274
#define LPM_SLEEP_STATUSf 31275
#define LPM_TKNf 31276
#define LPOFPVALIDf 31277
#define LPORT_PAR_ERRf 31278
#define LPORT_PROFILE_IDXf 31279
#define LPORT_PROFILE_INDEXf 31280
#define LPORT_TABLEf 31281
#define LPORT_TABLE_1BIT_ERROR_REPORTf 31282
#define LPORT_TABLE_ECC_ENf 31283
#define LPORT_TMf 31284
#define LPSf 31285
#define LPSCf 31286
#define LP_ARB_STATEf 31287
#define LP_AUTO_ENTRY_ENf 31288
#define LP_AUTO_EXIT_ENf 31289
#define LP_AUTO_MEM_GATE_ENf 31290
#define LP_AUTO_PD_IDLEf 31291
#define LP_AUTO_SR_IDLEf 31292
#define LP_AUTO_SR_MC_GATE_IDLEf 31293
#define LP_BUFFERf 31294
#define LP_CMDf 31295
#define LP_DQCQ_FLOW_CONTROLf 31296
#define LP_DQCQ_MAX_OCCf 31297
#define LP_DQCQ_MAX_OCC_IDf 31298
#define LP_DQCQ_QUEUE_IDf 31299
#define LP_DQCQ_QUEUE_SIZEf 31300
#define LP_ECC_ENf 31301
#define LP_ECC_ERRf 31302
#define LP_ENABLEf 31303
#define LP_FSMRQ_MAX_OCCf 31304
#define LP_GLB_RSC_TO_NIF_PFC_MAPf 31305
#define LP_HIGH_PRI_REQf 31306
#define LP_HIGH_PRI_REQ_DISINTf 31307
#define LP_IDLE_PREDICTION_MODEf 31308
#define LP_STARTCNTf 31309
#define LP_STATEf 31310
#define LQ_PDROPMAX0f 31311
#define LQ_PDROPMAX1f 31312
#define LQ_PDROPMAX2f 31313
#define LQ_PDROPMAX3f 31314
#define LRP_BUBBLE_PORT_CORRECTED_ERRORf 31315
#define LRP_BUBBLE_PORT_CORRECTED_ERROR_DISINTf 31316
#define LRP_BUBBLE_PORT_DISABLE_ECCf 31317
#define LRP_BUBBLE_PORT_DISABLE_PARITYf 31318
#define LRP_BUBBLE_PORT_ECC_CORRUPTf 31319
#define LRP_BUBBLE_PORT_FORCE_UNCORRECTABLE_ERRORf 31320
#define LRP_BUBBLE_PORT_UNCORRECTED_ERRORf 31321
#define LRP_BUBBLE_PORT_UNCORRECTED_ERROR_DISINTf 31322
#define LRP_DPf 31323
#define LRP_PORT0_CORRECTED_ERRORf 31324
#define LRP_PORT0_CORRECTED_ERROR_DISINTf 31325
#define LRP_PORT0_DISABLE_ECCf 31326
#define LRP_PORT0_DISABLE_PARITYf 31327
#define LRP_PORT0_ECC_CORRUPTf 31328
#define LRP_PORT0_FORCE_UNCORRECTABLE_ERRORf 31329
#define LRP_PORT0_UNCORRECTED_ERRORf 31330
#define LRP_PORT0_UNCORRECTED_ERROR_DISINTf 31331
#define LRP_PORT1_CORRECTED_ERRORf 31332
#define LRP_PORT1_CORRECTED_ERROR_DISINTf 31333
#define LRP_PORT1_DISABLE_ECCf 31334
#define LRP_PORT1_DISABLE_PARITYf 31335
#define LRP_PORT1_ECC_CORRUPTf 31336
#define LRP_PORT1_FORCE_UNCORRECTABLE_ERRORf 31337
#define LRP_PORT1_UNCORRECTED_ERRORf 31338
#define LRP_PORT1_UNCORRECTED_ERROR_DISINTf 31339
#define LRP_PORT2_CORRECTED_ERRORf 31340
#define LRP_PORT2_CORRECTED_ERROR_DISINTf 31341
#define LRP_PORT2_DISABLE_ECCf 31342
#define LRP_PORT2_DISABLE_PARITYf 31343
#define LRP_PORT2_ECC_CORRUPTf 31344
#define LRP_PORT2_FORCE_UNCORRECTABLE_ERRORf 31345
#define LRP_PORT2_UNCORRECTED_ERRORf 31346
#define LRP_PORT2_UNCORRECTED_ERROR_DISINTf 31347
#define LRP_PORT3_CORRECTED_ERRORf 31348
#define LRP_PORT3_CORRECTED_ERROR_DISINTf 31349
#define LRP_PORT3_DISABLE_ECCf 31350
#define LRP_PORT3_DISABLE_PARITYf 31351
#define LRP_PORT3_ECC_CORRUPTf 31352
#define LRP_PORT3_FORCE_UNCORRECTABLE_ERRORf 31353
#define LRP_PORT3_UNCORRECTED_ERRORf 31354
#define LRP_PORT3_UNCORRECTED_ERROR_DISINTf 31355
#define LRP_PORT4_CORRECTED_ERRORf 31356
#define LRP_PORT4_CORRECTED_ERROR_DISINTf 31357
#define LRP_PORT4_DISABLE_ECCf 31358
#define LRP_PORT4_DISABLE_PARITYf 31359
#define LRP_PORT4_ECC_CORRUPTf 31360
#define LRP_PORT4_FORCE_UNCORRECTABLE_ERRORf 31361
#define LRP_PORT4_UNCORRECTED_ERRORf 31362
#define LRP_PORT4_UNCORRECTED_ERROR_DISINTf 31363
#define LRP_PORT5_CORRECTED_ERRORf 31364
#define LRP_PORT5_CORRECTED_ERROR_DISINTf 31365
#define LRP_PORT5_DISABLE_ECCf 31366
#define LRP_PORT5_DISABLE_PARITYf 31367
#define LRP_PORT5_ECC_CORRUPTf 31368
#define LRP_PORT5_FORCE_UNCORRECTABLE_ERRORf 31369
#define LRP_PORT5_UNCORRECTED_ERRORf 31370
#define LRP_PORT5_UNCORRECTED_ERROR_DISINTf 31371
#define LRP_PORT6_CORRECTED_ERRORf 31372
#define LRP_PORT6_CORRECTED_ERROR_DISINTf 31373
#define LRP_PORT6_DISABLE_ECCf 31374
#define LRP_PORT6_DISABLE_PARITYf 31375
#define LRP_PORT6_ECC_CORRUPTf 31376
#define LRP_PORT6_FORCE_UNCORRECTABLE_ERRORf 31377
#define LRP_PORT6_UNCORRECTED_ERRORf 31378
#define LRP_PORT6_UNCORRECTED_ERROR_DISINTf 31379
#define LRP_PORT7_CORRECTED_ERRORf 31380
#define LRP_PORT7_CORRECTED_ERROR_DISINTf 31381
#define LRP_PORT7_DISABLE_ECCf 31382
#define LRP_PORT7_DISABLE_PARITYf 31383
#define LRP_PORT7_ECC_CORRUPTf 31384
#define LRP_PORT7_FORCE_UNCORRECTABLE_ERRORf 31385
#define LRP_PORT7_UNCORRECTED_ERRORf 31386
#define LRP_PORT7_UNCORRECTED_ERROR_DISINTf 31387
#define LRP_PORT8_CORRECTED_ERRORf 31388
#define LRP_PORT8_CORRECTED_ERROR_DISINTf 31389
#define LRP_PORT8_DISABLE_ECCf 31390
#define LRP_PORT8_DISABLE_PARITYf 31391
#define LRP_PORT8_ECC_CORRUPTf 31392
#define LRP_PORT8_FORCE_UNCORRECTABLE_ERRORf 31393
#define LRP_PORT8_UNCORRECTED_ERRORf 31394
#define LRP_PORT8_UNCORRECTED_ERROR_DISINTf 31395
#define LRP_PORT9_CORRECTED_ERRORf 31396
#define LRP_PORT9_CORRECTED_ERROR_DISINTf 31397
#define LRP_PORT9_DISABLE_ECCf 31398
#define LRP_PORT9_DISABLE_PARITYf 31399
#define LRP_PORT9_ECC_CORRUPTf 31400
#define LRP_PORT9_FORCE_UNCORRECTABLE_ERRORf 31401
#define LRP_PORT9_UNCORRECTED_ERRORf 31402
#define LRP_PORT9_UNCORRECTED_ERROR_DISINTf 31403
#define LRP_STATUSf 31404
#define LRP_STATUS_DISINTf 31405
#define LRP_TRACEf 31406
#define LRP_TRACE_DISINTf 31407
#define LRU_ENf 31408
#define LR_EML_DATA_BUF_DISABLE_ECCf 31409
#define LR_EML_DATA_BUF_ECC_CORRUPTf 31410
#define LR_EML_DEADLINEf 31411
#define LR_EML_ERRORf 31412
#define LR_EML_ERROR_DISINTf 31413
#define LR_EML_FIFO_DISABLE_ECCf 31414
#define LR_EML_FIFO_ECC_CORRUPTf 31415
#define LR_EML_FIFO_OVERFLOWf 31416
#define LR_EML_FIFO_OVERFLOW_DISINTf 31417
#define LR_EML_FIFO_TMf 31418
#define LR_EML_RD_PRIf 31419
#define LR_EML_WR_PRIf 31420
#define LR_ERRORf 31421
#define LR_ERROR_DISINTf 31422
#define LR_PAR_ERRORf 31423
#define LR_PAR_ERROR_DISINTf 31424
#define LR_PAR_ERR_DROP_DISABLEf 31425
#define LR_RESET_Nf 31426
#define LR_TDM_ENABLEf 31427
#define LR_TDM_WRAP_PTRf 31428
#define LR_TM_KEY_PARITY_ERRORf 31429
#define LSBf 31430
#define LSBMDATABUSf 31431
#define LSB_1f 31432
#define LSB_2f 31433
#define LSB_3f 31434
#define LSB_4f 31435
#define LSB_5f 31436
#define LSB_6f 31437
#define LSB_7f 31438
#define LSB_BITMAPf 31439
#define LSB_VLAN_BMf 31440
#define LSB_VLAN_BM_LOWERf 31441
#define LSB_VLAN_BM_UPPERf 31442
#define LSDAf 31443
#define LSMf 31444
#define LSMEXTf 31445
#define LSMH_INITIATE_PAR_ERRf 31446
#define LSMH_PARITY_ERR_MASKf 31447
#define LSML_INITIATE_PAR_ERRf 31448
#define LSML_PARITY_ERR_MASKf 31449
#define LSPIf 31450
#define LSRf 31451
#define LSR_SOP_CNTf 31452
#define LSR_SOP_CNT_OVFf 31453
#define LSTf 31454
#define LSTQDRREADDATAf 31455
#define LSTRDDBUFFf 31456
#define LSTRDDBUFFFREEZEDf 31457
#define LSTRDDBUFFVALIDf 31458
#define LST_PDM_READ_ADDRf 31459
#define LST_PDM_READ_DATAf 31460
#define LST_PDM_READ_VALIDf 31461
#define LST_RD_DBUFFf 31462
#define LST_RD_DBUFF_FREEZEDf 31463
#define LST_RD_DBUFF_VALIDf 31464
#define LS_ERR_CNTf 31465
#define LS_ERR_THRESHf 31466
#define LS_ERR_WINDOWf 31467
#define LS_NEXTPRIORITYf 31468
#define LS_PIMSM_HDRf 31469
#define LS_PRIORITYf 31470
#define LTM_COPYTO_CPUf 31471
#define LTM_DROPf 31472
#define LTM_FWDf 31473
#define LTM_RESERVEDf 31474
#define LTR_COPYTO_CPUf 31475
#define LTR_CP_EXT_L2f 31476
#define LTR_CP_EXT_L2_ALLf 31477
#define LTR_CP_EXT_L2_WIDEf 31478
#define LTR_DROPf 31479
#define LTR_FWDf 31480
#define LTR_RESERVEDf 31481
#define LUREQFIFOCOUNT_GTE_HITHRf 31482
#define LUREQFIFO_FULLf 31483
#define LUREQMEM0_TMf 31484
#define LUREQMEM1_TMf 31485
#define LUREQMEM2_TMf 31486
#define LUREQMEM3_TMf 31487
#define LUREQMEM4_TMf 31488
#define LUREQMEM_TMf 31489
#define LVL_AREF_ENf 31490
#define LVL_STATUSf 31491
#define LVM0_3_MD_00f 31492
#define LVM0_3_MD_01f 31493
#define LVM0_3_MD_02f 31494
#define LVM0_3_MD_03f 31495
#define LVM4_7_MD_04f 31496
#define LVM4_7_MD_05f 31497
#define LVM4_7_MD_06f 31498
#define LVM4_7_MD_07f 31499
#define LWR_S_RF_BITSf 31500
#define L_2_DEPTHf 31501
#define L_3_DEPTHf 31502
#define L_3_VPN_DEFAULT_ROUTINGf 31503
#define L_3_VPN_DEFAULT_ROUTING_MASKf 31504
#define L_4_DEPTHf 31505
#define L_4_LOCATIONf 31506
#define L_4_PORT_RANGES_2_TCf 31507
#define L_5_DEPTHf 31508
#define L_SGf 31509
#define L_SG1f 31510
#define L_SG2f 31511
#define L_SHf 31512
#define L_SH1f 31513
#define L_SH2f 31514
#define L_STAT_REGf 31515
#define M1DIVf 31516
#define M2DIVf 31517
#define M3DIVf 31518
#define MAf 31519
#define MACf 31520
#define MAC0_HIf 31521
#define MAC0_LOf 31522
#define MAC1_HIf 31523
#define MAC1_LOf 31524
#define MAC__DATAf 31525
#define MAC__HASH_LSBf 31526
#define MAC__ICFIf 31527
#define MAC__IPRIf 31528
#define MAC__IVIDf 31529
#define MAC__KEYf 31530
#define MAC__MAC_ADDRf 31531
#define MAC__OCFIf 31532
#define MAC__OPRIf 31533
#define MAC__OVIDf 31534
#define MAC__PRIf 31535
#define MAC__RESERVEDf 31536
#define MAC__RESERVED_0f 31537
#define MAC__RESERVED_IVIDf 31538
#define MAC__RSVD_SVPf 31539
#define MAC__SVPf 31540
#define MAC__SVP_VALIDf 31541
#define MAC__TAG_ACTION_PROFILE_PTRf 31542
#define MAC__UNUSED_IVIDf 31543
#define MAC__VLAN_ACTION_VALIDf 31544
#define MAC__VLAN_IDf 31545
#define MACAINITf 31546
#define MACAINTMASKf 31547
#define MACAINTREGf 31548
#define MACAPDf 31549
#define MACA_DATA_CRC_ERR_INTf 31550
#define MACA_DATA_CRC_ERR_INT_MASKf 31551
#define MACBINITf 31552
#define MACBINTMASKf 31553
#define MACBINTREGf 31554
#define MACBPDf 31555
#define MACB_DATA_CRC_ERR_INTf 31556
#define MACB_DATA_CRC_ERR_INT_MASKf 31557
#define MACCINITf 31558
#define MACCINTMASKf 31559
#define MACCINTREGf 31560
#define MACCPDf 31561
#define MACDAf 31562
#define MACDA_ERROR_INT_ENABLEf 31563
#define MACDA_ERROR_INT_LOG_VALIDf 31564
#define MACDA_ERROR_INT_STATUSf 31565
#define MACDA_ERROR_LOG_ENABLEf 31566
#define MACDA_MASKf 31567
#define MACINMACf 31568
#define MACLMTf 31569
#define MACLMT_DROPf 31570
#define MACLMT_STNMV_TOCPUf 31571
#define MACROFLOW_INDEXf 31572
#define MACROSELf 31573
#define MACRO_FLOW_HASH_BYTE_SELf 31574
#define MACRO_FLOW_HASH_FUNC_SELf 31575
#define MACRO_SELf 31576
#define MACR_N_LKY_BKT_VALUEf 31577
#define MACR_N_RX_GOOD_CELL_CNTf 31578
#define MACSAf 31579
#define MACSA0f 31580
#define MACSA0_DROPf 31581
#define MACSA0_DROP_DISINTf 31582
#define MACSA0_DROP_SELf 31583
#define MACSA_ALL_ZERO_DROPf 31584
#define MACSA_EQUALS_MACDA_DROPf 31585
#define MACSA_ERROR_INT_ENABLEf 31586
#define MACSA_ERROR_INT_LOG_VALIDf 31587
#define MACSA_ERROR_INT_STATUSf 31588
#define MACSA_ERROR_LOG_ENABLEf 31589
#define MACSA_ZERO_CHECK_ENABLEf 31590
#define MACSEC_ENABLEf 31591
#define MACSEC_PROG_TX_CRCf 31592
#define MACSEC_SCIf 31593
#define MACSEC_TX_CRC_CORRUPTION_MODEf 31594
#define MACSEC_TX_CRC_CORRUPT_ENf 31595
#define MACSEC_TX_LAUNCH_ENf 31596
#define MACTAGEAGINGCFGPTRf 31597
#define MACTAGEAGINGENABLEf 31598
#define MACTAGEAGINGRESOLUTIONf 31599
#define MACTAGEMACHINEACCESSSHAPERf 31600
#define MACTAGEMACHINEACTIVEf 31601
#define MACTAGEMACHINECURRENTINDEXf 31602
#define MACTAGEMACHINEMETACYCLEf 31603
#define MACTAGEMACHINEPAUSEf 31604
#define MACTAGEOWNSYSTEMLAGPORTSf 31605
#define MACTAGEOWNSYSTEMPHYSICALPORTSf 31606
#define MACTAGEREACHEDENDINDEXf 31607
#define MACTAGEREACHEDENDINDEXMASKf 31608
#define MACTAGESTAMPf 31609
#define MACTAMSGDROPf 31610
#define MACTAMSGDROPMASKf 31611
#define MACTCAMENTRIESCOUNTERf 31612
#define MACTCPUREQUESTTRIGGERf 31613
#define MACTDEFRAGENABLEf 31614
#define MACTDEFRAGMODEf 31615
#define MACTDEFRAGPERIODf 31616
#define MACTDIAGNOSTICSINDEXf 31617
#define MACTDIAGNOSTICSKEYf 31618
#define MACTDIAGNOSTICSLOOKUPf 31619
#define MACTDIAGNOSTICSREADf 31620
#define MACTDIAGNOSTICSREADAGEf 31621
#define MACTENTRIESCOUNTERf 31622
#define MACTENTRYAGESTATf 31623
#define MACTENTRYFOUNDf 31624
#define MACTENTRYKEYf 31625
#define MACTENTRYPAYLOADf 31626
#define MACTENTRYVALIDf 31627
#define MACTERRORCAMTABLEFULLf 31628
#define MACTERRORCAMTABLEFULLCOUNTERf 31629
#define MACTERRORCAMTABLEFULLCOUNTEROVERFLOWf 31630
#define MACTERRORCAMTABLEFULLMASKf 31631
#define MACTERRORCHANGEFAILNONEXISTf 31632
#define MACTERRORCHANGEFAILNONEXISTCOUNTERf 31633
#define MACTERRORCHANGEFAILNONEXISTCOUNTEROVERFLOWf 31634
#define MACTERRORCHANGEFAILNONEXISTMASKf 31635
#define MACTERRORCHANGEREQUESTOVERSTATICf 31636
#define MACTERRORCHANGEREQUESTOVERSTATICCOUNTERf 31637
#define MACTERRORCHANGEREQUESTOVERSTATICCOUNTEROVERFLOWf 31638
#define MACTERRORCHANGEREQUESTOVERSTATICMASKf 31639
#define MACTERRORDELETEUNKNOWNKEYf 31640
#define MACTERRORDELETEUNKNOWNKEYCOUNTERf 31641
#define MACTERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 31642
#define MACTERRORDELETEUNKNOWNKEYMASKf 31643
#define MACTERRORLEARNREQUESTOVERSTATICf 31644
#define MACTERRORLEARNREQUESTOVERSTATICCOUNTERf 31645
#define MACTERRORLEARNREQUESTOVERSTATICCOUNTEROVERFLOWf 31646
#define MACTERRORLEARNREQUESTOVERSTATICMASKf 31647
#define MACTERRORREACHEDMAXENTRYLIMITf 31648
#define MACTERRORREACHEDMAXENTRYLIMITCOUNTERf 31649
#define MACTERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 31650
#define MACTERRORREACHEDMAXENTRYLIMITMASKf 31651
#define MACTERRORTABLECOHERENCYf 31652
#define MACTERRORTABLECOHERENCYMASKf 31653
#define MACTEVENTf 31654
#define MACTEVENTFIFOACCESSFIDDBf 31655
#define MACTEVENTFIFOACCESSVSIDBf 31656
#define MACTEVENTFIFOAGEEVENTDROPCOUNTERf 31657
#define MACTEVENTFIFOAGEEVENTDROPCOUNTEROVERFLOWf 31658
#define MACTEVENTFIFOEVENTCOUNTERf 31659
#define MACTEVENTFIFOEVENTCOUNTEROVERFLOWf 31660
#define MACTEVENTFIFOEVENTDROPf 31661
#define MACTEVENTFIFOEVENTDROPMASKf 31662
#define MACTEVENTFIFOEVENTFIFOENTRYCOUNTf 31663
#define MACTEVENTFIFOFULLTHRESHOLDf 31664
#define MACTEVENTFIFOHIGHTHRESHOLDf 31665
#define MACTEVENTFIFOHIGHTHRESHOLDREACHEDf 31666
#define MACTEVENTFIFOHIGHTHRESHOLDREACHEDMASKf 31667
#define MACTEVENTFIFOLRFEVENTDROPCOUNTERf 31668
#define MACTEVENTFIFOLRFEVENTDROPCOUNTEROVERFLOWf 31669
#define MACTEVENTFIFOMRQEVENTDROPCOUNTERf 31670
#define MACTEVENTFIFOMRQEVENTDROPCOUNTEROVERFLOWf 31671
#define MACTEVENTFIFOWATERMARKf 31672
#define MACTEVENTREADYf 31673
#define MACTEVENTREADYMASKf 31674
#define MACTFCNTCOUNTEROVERFLOWf 31675
#define MACTFCNTCOUNTEROVERFLOWMASKf 31676
#define MACTFIDDBCHECKFIDLIMITf 31677
#define MACTFLUMACHINEACCESSSHAPERf 31678
#define MACTFLUMACHINEACTIVEf 31679
#define MACTFLUMACHINECURRENTINDEXf 31680
#define MACTFLUMACHINEENDINDEXf 31681
#define MACTFLUMACHINEHITCOUNTERf 31682
#define MACTFLUMACHINEHITCOUNTEROVERFLOWf 31683
#define MACTFLUMACHINEPAUSEf 31684
#define MACTFLUREACHEDENDINDEXf 31685
#define MACTFLUREACHEDENDINDEXMASKf 31686
#define MACTFMSGDROPf 31687
#define MACTFMSGDROPMASKf 31688
#define MACTINGRESSLEARNTYPEf 31689
#define MACTINTERRUPTf 31690
#define MACTINTERRUPTMASKf 31691
#define MACTKEYTABLEENTRYLIMITf 31692
#define MACTKEYTRESETDONEf 31693
#define MACTLEARNFILTERDROPDUPLICATEf 31694
#define MACTLEARNFILTERDROPDUPLICATECOUNTERf 31695
#define MACTLEARNFILTERDROPDUPLICATECOUNTEROVERFLOWf 31696
#define MACTLEARNFILTERENTRYTTLf 31697
#define MACTLEARNFILTERRESf 31698
#define MACTLEARNFILTERWATERMARKf 31699
#define MACTLEARNLOOKUPACCESSVSIDBONBACKBONEMACf 31700
#define MACTLEARNLOOKUPACCESSVSIDBONSERVICEMACf 31701
#define MACTLEARNLOOKUPEGRESSLOOKUPCOUNTERf 31702
#define MACTLEARNLOOKUPEGRESSLOOKUPCOUNTEROVERFLOWf 31703
#define MACTLEARNLOOKUPELKf 31704
#define MACTLEARNLOOKUPELKBITS127TO122f 31705
#define MACTLEARNLOOKUPELKBITS63TO58f 31706
#define MACTLEARNLOOKUPINGRESSLOOKUPCOUNTERf 31707
#define MACTLEARNLOOKUPINGRESSLOOKUPCOUNTEROVERFLOWf 31708
#define MACTLEARNLOOKUPMACTf 31709
#define MACTLEARNNOTNEEDEDDROPCOUNTERf 31710
#define MACTLEARNNOTNEEDEDDROPCOUNTEROVERFLOWf 31711
#define MACTLOOKUPALLOWf 31712
#define MACTLOOKUPALLOWEDEVENTSDYNAMICf 31713
#define MACTLOOKUPALLOWEDEVENTSLEARNf 31714
#define MACTLOOKUPALLOWEDEVENTSSTATICf 31715
#define MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTERf 31716
#define MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTEROVERFLOWf 31717
#define MACTLOOKUPARBITERLEARNLOOKUPCOUNTERf 31718
#define MACTLOOKUPARBITERLEARNLOOKUPCOUNTEROVERFLOWf 31719
#define MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTERf 31720
#define MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTEROVERFLOWf 31721
#define MACTLOOKUPARBITERSOURCELOOKUPCOUNTERf 31722
#define MACTLOOKUPARBITERSOURCELOOKUPCOUNTEROVERFLOWf 31723
#define MACTLOOKUPBURSTFIFODROPf 31724
#define MACTLOOKUPBURSTFIFODROPCOUNTERf 31725
#define MACTLOOKUPBURSTFIFODROPCOUNTEROVERFLOWf 31726
#define MACTLOOKUPBURSTFIFODROPMASKf 31727
#define MACTLOOKUPBURSTFIFOWATERMARKf 31728
#define MACTLOOKUPFILTERDROPDUPLICATEf 31729
#define MACTLOOKUPFILTERDROPDUPLICATECOUNTERf 31730
#define MACTLOOKUPFILTERDROPDUPLICATECOUNTEROVERFLOWf 31731
#define MACTLOOKUPFILTERENTRYTTLf 31732
#define MACTLOOKUPFILTERRESf 31733
#define MACTLOOKUPFILTERWATERMARKf 31734
#define MACTLOOKUPREQUESTCONTENTIONf 31735
#define MACTLOOKUPREQUESTCONTENTIONMASKf 31736
#define MACTMANAGEMENTUNITFAILUREVALIDf 31737
#define MACTMANAGEMENTUNITFAILUREVALIDMASKf 31738
#define MACTMNGMNTREQACKNOWLEDGEONLYFAILUREf 31739
#define MACTMNGMNTREQALLOWSTATICEXCEEDf 31740
#define MACTMNGMNTREQEXCEEDLIMITFIDf 31741
#define MACTMNGMNTREQEXCEEDLIMITSTATICALLOWEDFIDf 31742
#define MACTMNGMNTREQFIDEXCEEDLIMITf 31743
#define MACTMNGMNTREQFIDEXCEEDLIMITCOUNTERf 31744
#define MACTMNGMNTREQFIDEXCEEDLIMITCOUNTEROVERFLOWf 31745
#define MACTMNGMNTREQFIDEXCEEDLIMITMASKf 31746
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDf 31747
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDCOUNTERf 31748
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDCOUNTEROVERFLOWf 31749
#define MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWEDMASKf 31750
#define MACTMNGMNTREQREPLYDROPREPLYNOTNEEDEDCOUNTERf 31751
#define MACTMNGMNTREQREPLYDROPREPLYNOTNEEDEDCOUNTEROVERFLOWf 31752
#define MACTMNGMNTREQREQUESTCOUNTERf 31753
#define MACTMNGMNTREQREQUESTCOUNTEROVERFLOWf 31754
#define MACTMNGMNTREQREQUESTFIFOENTRYCOUNTf 31755
#define MACTMNGMNTREQREQUESTFIFOHIGHTHRESHOLDf 31756
#define MACTMNGMNTREQREQUESTFIFOWATERMARKf 31757
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDf 31758
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDCOUNTERf 31759
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDCOUNTEROVERFLOWf 31760
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDMASKf 31761
#define MACTMNGMNTREQSYSTEMVSINOTFOUNDSYSTEMVSIf 31762
#define MACTMNGMNTUNITACTIVEf 31763
#define MACTMNGMNTUNITENABLEf 31764
#define MACTMNGMNTUNITFAILUREKEYf 31765
#define MACTMNGMNTUNITFAILUREREASONf 31766
#define MACTMNGMNTUNITFAILUREVALIDf 31767
#define MACTOLPREQUESTREQUESTf 31768
#define MACTOLPREQUESTTRIGGERf 31769
#define MACTREPLYf 31770
#define MACTREPLYFIFOFULLTHRESHOLDf 31771
#define MACTREPLYFIFOREPLYCOUNTERf 31772
#define MACTREPLYFIFOREPLYCOUNTEROVERFLOWf 31773
#define MACTREPLYFIFOREPLYDROPf 31774
#define MACTREPLYFIFOREPLYDROPCOUNTERf 31775
#define MACTREPLYFIFOREPLYDROPCOUNTEROVERFLOWf 31776
#define MACTREPLYFIFOREPLYDROPMASKf 31777
#define MACTREPLYFIFOREPLYFIFOENTRYCOUNTf 31778
#define MACTREPLYFIFOWATERMARKf 31779
#define MACTREPLYREADYf 31780
#define MACTREPLYREADYMASKf 31781
#define MACTREQAGEPAYLOADf 31782
#define MACTREQAGEPAYLOADAGESTATUSf 31783
#define MACTREQAGEPAYLOADREFRESHEDBYDSPf 31784
#define MACTREQCOMMANDf 31785
#define MACTREQMFFf 31786
#define MACTREQMFFISKEYf 31787
#define MACTREQMFFKEYf 31788
#define MACTREQMFFKEYDBPROFILEf 31789
#define MACTREQMFFMACf 31790
#define MACTREQMFFRESERVEDf 31791
#define MACTREQMFFSYSVSIf 31792
#define MACTREQPARTOFLAGf 31793
#define MACTREQPAYLOADf 31794
#define MACTREQPAYLOADASDf 31795
#define MACTREQPAYLOADDESTINATIONf 31796
#define MACTREQPAYLOADISDYNAMICf 31797
#define MACTREQQUALIFIERf 31798
#define MACTREQREASONf 31799
#define MACTREQRESREVEDf 31800
#define MACTREQSELFf 31801
#define MACTREQSTAMPf 31802
#define MACTREQSUCCESSf 31803
#define MACTREQUESTSCOUNTERf 31804
#define MACTREQUESTSCOUNTEROVERFLOWf 31805
#define MACTSRCORLLLOOKUPONWRONGCYCLEf 31806
#define MACTSRCORLLLOOKUPONWRONGCYCLEMASKf 31807
#define MACTWARNINGCHANGENONEXISTFROMOTHERf 31808
#define MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTERf 31809
#define MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTEROVERFLOWf 31810
#define MACTWARNINGCHANGENONEXISTFROMOTHERMASKf 31811
#define MACTWARNINGCHANGENONEXISTFROMSELFf 31812
#define MACTWARNINGCHANGENONEXISTFROMSELFCOUNTERf 31813
#define MACTWARNINGCHANGENONEXISTFROMSELFCOUNTEROVERFLOWf 31814
#define MACTWARNINGCHANGENONEXISTFROMSELFMASKf 31815
#define MACTWARNINGINSERTEDEXISTINGf 31816
#define MACTWARNINGINSERTEDEXISTINGCOUNTERf 31817
#define MACTWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 31818
#define MACTWARNINGINSERTEDEXISTINGMASKf 31819
#define MACTWARNINGLEARNOVEREXISTINGf 31820
#define MACTWARNINGLEARNOVEREXISTINGCOUNTERf 31821
#define MACTWARNINGLEARNOVEREXISTINGCOUNTEROVERFLOWf 31822
#define MACTWARNINGLEARNOVEREXISTINGMASKf 31823
#define MACT_AGET_H_0_INITIATE_PAR_ERRf 31824
#define MACT_AGET_H_0_PARITY_ERR_MASKf 31825
#define MACT_AGET_H_1_INITIATE_PAR_ERRf 31826
#define MACT_AGET_H_1_PARITY_ERR_MASKf 31827
#define MACT_AGET_H_2_INITIATE_PAR_ERRf 31828
#define MACT_AGET_H_2_PARITY_ERR_MASKf 31829
#define MACT_AGET_H_3_INITIATE_PAR_ERRf 31830
#define MACT_AGET_H_3_PARITY_ERR_MASKf 31831
#define MACT_AGET_H_4_INITIATE_PAR_ERRf 31832
#define MACT_AGET_H_4_PARITY_ERR_MASKf 31833
#define MACT_AGET_H_5_INITIATE_PAR_ERRf 31834
#define MACT_AGET_H_5_PARITY_ERR_MASKf 31835
#define MACT_AGET_H_6_INITIATE_PAR_ERRf 31836
#define MACT_AGET_H_6_PARITY_ERR_MASKf 31837
#define MACT_AGET_H_7_INITIATE_PAR_ERRf 31838
#define MACT_AGET_H_7_PARITY_ERR_MASKf 31839
#define MACT_AGE_AGING_CFG_PTRf 31840
#define MACT_AGE_AGING_ENABLEf 31841
#define MACT_AGE_AGING_RESOLUTIONf 31842
#define MACT_AGE_CYCLE_ON_SYNCf 31843
#define MACT_AGE_MACHINE_ACCESS_SHAPERf 31844
#define MACT_AGE_MACHINE_ACTIVEf 31845
#define MACT_AGE_MACHINE_CURRENT_INDEXf 31846
#define MACT_AGE_MACHINE_META_CYCLEf 31847
#define MACT_AGE_MACHINE_PAUSEf 31848
#define MACT_AGE_OWN_SYSTEM_LAG_PORTSf 31849
#define MACT_AGE_OWN_SYSTEM_PHYSICAL_PORTSf 31850
#define MACT_AGE_REACHED_END_INDEXf 31851
#define MACT_AGE_REACHED_END_INDEX_MASKf 31852
#define MACT_AGE_STAMPf 31853
#define MACT_AMSG_DROPf 31854
#define MACT_AMSG_DROP_MASKf 31855
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENTf 31856
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTERf 31857
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTER_OVERFLOWf 31858
#define MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_MASKf 31859
#define MACT_AUXILIARY_CAM_ENABLEf 31860
#define MACT_AUXILIARY_CAM_THRESHOLDf 31861
#define MACT_CAM_ENTRIES_COUNTERf 31862
#define MACT_CFG_LIMIT_MODE_FIDf 31863
#define MACT_CMD_TO_CMD_TRANSLATION_REGf 31864
#define MACT_CMD_TO_CMD_TRANSLATION_TRANSLATED_CMDf 31865
#define MACT_COUNTER_LIMIT_MACT_DB_ENTRIES_COUNTf 31866
#define MACT_CPU_REQUEST_TRIGGERf 31867
#define MACT_DB_ID_BMACT_IDf 31868
#define MACT_DB_ID_BMACT_MASKf 31869
#define MACT_DB_ID_CONSISTENT_HASHING_IDf 31870
#define MACT_DB_ID_MACT_IDf 31871
#define MACT_DB_ID_MACT_MASKf 31872
#define MACT_DB_ID_PROG_IDf 31873
#define MACT_DB_ID_PROG_MASKf 31874
#define MACT_DECRYPTION_ENCRYPTION_ENABLEf 31875
#define MACT_DIAGNOSTICS_ACCESSED_MODEf 31876
#define MACT_DIAGNOSTICS_INDEXf 31877
#define MACT_DIAGNOSTICS_KEYf 31878
#define MACT_DIAGNOSTICS_LOOKUPf 31879
#define MACT_DIAGNOSTICS_READf 31880
#define MACT_DIAGNOSTICS_READ_AGEf 31881
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROPf 31882
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTERf 31883
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTER_OVERFLOWf 31884
#define MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_MASKf 31885
#define MACT_ENTRIES_COUNTERf 31886
#define MACT_ENTRY_ACCESSEDf 31887
#define MACT_ENTRY_AGE_STATf 31888
#define MACT_ENTRY_FOUNDf 31889
#define MACT_ENTRY_KEYf 31890
#define MACT_ENTRY_PAYLOADf 31891
#define MACT_ENTRY_VALIDf 31892
#define MACT_ERROR_CAM_TABLE_FULLf 31893
#define MACT_ERROR_CAM_TABLE_FULL_COUNTERf 31894
#define MACT_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 31895
#define MACT_ERROR_CAM_TABLE_FULL_MASKf 31896
#define MACT_ERROR_CHANGE_FAIL_NON_EXISTf 31897
#define MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTERf 31898
#define MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTER_OVERFLOWf 31899
#define MACT_ERROR_CHANGE_FAIL_NON_EXIST_MASKf 31900
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATICf 31901
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTERf 31902
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTER_OVERFLOWf 31903
#define MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_MASKf 31904
#define MACT_ERROR_DELETE_UNKNOWN_KEYf 31905
#define MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 31906
#define MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 31907
#define MACT_ERROR_DELETE_UNKNOWN_KEY_MASKf 31908
#define MACT_ERROR_LEARN_REQUEST_OVER_STATICf 31909
#define MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTERf 31910
#define MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTER_OVERFLOWf 31911
#define MACT_ERROR_LEARN_REQUEST_OVER_STATIC_MASKf 31912
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMITf 31913
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 31914
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 31915
#define MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 31916
#define MACT_ERROR_TABLE_COHERENCYf 31917
#define MACT_ERROR_TABLE_COHERENCY_COUNTERf 31918
#define MACT_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 31919
#define MACT_ERROR_TABLE_COHERENCY_MASKf 31920
#define MACT_EVENTf 31921
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMITf 31922
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTRf 31923
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_COUNTERf 31924
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_COUNTER_OVERFLOWf 31925
#define MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_MASKf 31926
#define MACT_EVENT_FIFO_ACCESS_FID_DBf 31927
#define MACT_EVENT_FIFO_AGE_EVENT_DROP_COUNTERf 31928
#define MACT_EVENT_FIFO_AGE_EVENT_DROP_COUNTER_OVERFLOWf 31929
#define MACT_EVENT_FIFO_ENABLE_OLPf 31930
#define MACT_EVENT_FIFO_EVENT_COUNTERf 31931
#define MACT_EVENT_FIFO_EVENT_COUNTER_OVERFLOWf 31932
#define MACT_EVENT_FIFO_EVENT_DROPf 31933
#define MACT_EVENT_FIFO_EVENT_DROP_MASKf 31934
#define MACT_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNTf 31935
#define MACT_EVENT_FIFO_EVENT_FORWARDING_PROFILE_BMACTf 31936
#define MACT_EVENT_FIFO_FULL_THRESHOLDf 31937
#define MACT_EVENT_FIFO_HIGH_THRESHOLDf 31938
#define MACT_EVENT_FIFO_HIGH_THRESHOLD_REACHEDf 31939
#define MACT_EVENT_FIFO_HIGH_THRESHOLD_REACHED_MASKf 31940
#define MACT_EVENT_FIFO_LRF_EVENT_DROP_COUNTERf 31941
#define MACT_EVENT_FIFO_LRF_EVENT_DROP_COUNTER_OVERFLOWf 31942
#define MACT_EVENT_FIFO_MRQ_EVENT_DROP_COUNTERf 31943
#define MACT_EVENT_FIFO_MRQ_EVENT_DROP_COUNTER_OVERFLOWf 31944
#define MACT_EVENT_FIFO_WATERMARKf 31945
#define MACT_EVENT_MACT_DB_EXCEED_LIMITf 31946
#define MACT_EVENT_MACT_DB_EXCEED_LIMIT_COUNTERf 31947
#define MACT_EVENT_MACT_DB_EXCEED_LIMIT_COUNTER_OVERFLOWf 31948
#define MACT_EVENT_MACT_DB_EXCEED_LIMIT_MASKf 31949
#define MACT_EVENT_READYf 31950
#define MACT_EVENT_READY_MASKf 31951
#define MACT_FCNT_COUNTER_OVERFLOWf 31952
#define MACT_FCNT_COUNTER_OVERFLOW_MASKf 31953
#define MACT_FCNT_MTM_CONSECUTIVE_OPS_MASKf 31954
#define MACT_FCNT_RESET_SEQUENCE_CONTROLf 31955
#define MACT_FID_COUNTER_DB_INITIATE_PAR_ERRf 31956
#define MACT_FID_COUNTER_DB_PARITY_ERR_MASKf 31957
#define MACT_FID_DB_CHECK_FID_LIMITf 31958
#define MACT_FID_DB_CHECK_MACT_DB_LIMITf 31959
#define MACT_FID_DB_LEARN_EVENT_CHECK_FID_LIMITf 31960
#define MACT_FID_DB_LEARN_EVENT_CHECK_MACT_DB_LIMITf 31961
#define MACT_FID_PROFILE_DB_INITIATE_PAR_ERRf 31962
#define MACT_FID_PROFILE_DB_PARITY_ERR_MASKf 31963
#define MACT_FLU_MACHINE_ACCESS_SHAPERf 31964
#define MACT_FLU_MACHINE_ACTIVEf 31965
#define MACT_FLU_MACHINE_CURRENT_INDEXf 31966
#define MACT_FLU_MACHINE_END_INDEXf 31967
#define MACT_FLU_MACHINE_HIT_COUNTERf 31968
#define MACT_FLU_MACHINE_HIT_COUNTER_OVERFLOWf 31969
#define MACT_FLU_MACHINE_PAUSEf 31970
#define MACT_FLU_MACHINE_REPORT_HITSf 31971
#define MACT_FLU_REACHED_END_INDEXf 31972
#define MACT_FLU_REACHED_END_INDEX_MASKf 31973
#define MACT_FMSG_DROPf 31974
#define MACT_FMSG_DROP_MASKf 31975
#define MACT_FORMAT_3_EEI_BITSf 31976
#define MACT_FOUNDf 31977
#define MACT_INGRESS_LEARN_TYPEf 31978
#define MACT_INTERRUPT_ONEf 31979
#define MACT_INTERRUPT_ONE_MASKf 31980
#define MACT_INTERRUPT_REGISTER_ONE_TESTf 31981
#define MACT_INTERRUPT_REGISTER_THREE_TESTf 31982
#define MACT_INTERRUPT_REGISTER_TWO_TESTf 31983
#define MACT_INTERRUPT_THREEf 31984
#define MACT_INTERRUPT_THREE_MASKf 31985
#define MACT_INTERRUPT_TWOf 31986
#define MACT_INTERRUPT_TWO_MASKf 31987
#define MACT_INVALID_LIF_CNTR_PTRf 31988
#define MACT_KEYT_H_0_INITIATE_PAR_ERRf 31989
#define MACT_KEYT_H_0_PARITY_ERR_MASKf 31990
#define MACT_KEYT_H_1_INITIATE_PAR_ERRf 31991
#define MACT_KEYT_H_1_PARITY_ERR_MASKf 31992
#define MACT_KEYT_H_2_INITIATE_PAR_ERRf 31993
#define MACT_KEYT_H_2_PARITY_ERR_MASKf 31994
#define MACT_KEYT_H_3_INITIATE_PAR_ERRf 31995
#define MACT_KEYT_H_3_PARITY_ERR_MASKf 31996
#define MACT_KEYT_H_4_INITIATE_PAR_ERRf 31997
#define MACT_KEYT_H_4_PARITY_ERR_MASKf 31998
#define MACT_KEYT_H_5_INITIATE_PAR_ERRf 31999
#define MACT_KEYT_H_5_PARITY_ERR_MASKf 32000
#define MACT_KEYT_H_6_INITIATE_PAR_ERRf 32001
#define MACT_KEYT_H_6_PARITY_ERR_MASKf 32002
#define MACT_KEYT_H_7_INITIATE_PAR_ERRf 32003
#define MACT_KEYT_H_7_PARITY_ERR_MASKf 32004
#define MACT_KEYT_RESET_DONEf 32005
#define MACT_KEY_CALCULATOR_MODEf 32006
#define MACT_KEY_TABLE_ENTRY_LIMITf 32007
#define MACT_LEARN_EVENT_EXCEED_LIMIT_STAMPf 32008
#define MACT_LEARN_FILTER_DROP_DUPLICATEf 32009
#define MACT_LEARN_FILTER_DROP_DUPLICATE_COUNTERf 32010
#define MACT_LEARN_FILTER_DROP_DUPLICATE_COUNTER_OVERFLOWf 32011
#define MACT_LEARN_FILTER_ENTRY_TTLf 32012
#define MACT_LEARN_FILTER_RESf 32013
#define MACT_LEARN_FILTER_WATERMARKf 32014
#define MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTERf 32015
#define MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTER_OVERFLOWf 32016
#define MACT_LEARN_LOOKUP_ELKf 32017
#define MACT_LEARN_LOOKUP_ELK_OPCODEf 32018
#define MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTERf 32019
#define MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTER_OVERFLOWf 32020
#define MACT_LEARN_LOOKUP_MACTf 32021
#define MACT_LEARN_NOT_NEEDED_DROP_COUNTERf 32022
#define MACT_LEARN_NOT_NEEDED_DROP_COUNTER_OVERFLOWf 32023
#define MACT_LEL_ERR_DATA_KEYf 32024
#define MACT_LEL_ERR_DATA_PAYLOADf 32025
#define MACT_LEL_ERR_DATA_VALIDf 32026
#define MACT_LEL_ERR_DATA_VALID_MASKf 32027
#define MACT_LIF_BASEf 32028
#define MACT_LIF_RANGE_0f 32029
#define MACT_LIF_RANGE_1f 32030
#define MACT_LIF_RANGE_2f 32031
#define MACT_LIF_RANGE_3f 32032
#define MACT_LIF_SHIFT_RIGHTf 32033
#define MACT_LIF_ZERO_MSBSf 32034
#define MACT_LOOKUP_ALLOWf 32035
#define MACT_LOOKUP_ALLOWED_EVENTS_DYNAMICf 32036
#define MACT_LOOKUP_ALLOWED_EVENTS_LEARNf 32037
#define MACT_LOOKUP_ALLOWED_EVENTS_STATICf 32038
#define MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTERf 32039
#define MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTER_OVERFLOWf 32040
#define MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTERf 32041
#define MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTER_OVERFLOWf 32042
#define MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTERf 32043
#define MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTER_OVERFLOWf 32044
#define MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTERf 32045
#define MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTER_OVERFLOWf 32046
#define MACT_LOOKUP_BURST_FIFO_DROPf 32047
#define MACT_LOOKUP_BURST_FIFO_DROP_COUNTERf 32048
#define MACT_LOOKUP_BURST_FIFO_DROP_COUNTER_OVERFLOWf 32049
#define MACT_LOOKUP_BURST_FIFO_DROP_MASKf 32050
#define MACT_LOOKUP_BURST_FIFO_INITIATE_PAR_ERRf 32051
#define MACT_LOOKUP_BURST_FIFO_PARITY_ERR_MASKf 32052
#define MACT_LOOKUP_BURST_FIFO_WATERMARKf 32053
#define MACT_LOOKUP_FILTER_DROP_DUPLICATEf 32054
#define MACT_LOOKUP_FILTER_DROP_DUPLICATE_COUNTERf 32055
#define MACT_LOOKUP_FILTER_DROP_DUPLICATE_COUNTER_OVERFLOWf 32056
#define MACT_LOOKUP_FILTER_ENTRY_TTLf 32057
#define MACT_LOOKUP_FILTER_RESf 32058
#define MACT_LOOKUP_FILTER_WATERMARKf 32059
#define MACT_LOOKUP_LOOKUP_MODE_REGf 32060
#define MACT_LOOKUP_REQUEST_CONTENTIONf 32061
#define MACT_LOOKUP_REQUEST_CONTENTION_MASKf 32062
#define MACT_MANAGEMENT_COMPLETED_MASKf 32063
#define MACT_MANAGEMENT_EVENT_INITIATE_PAR_ERRf 32064
#define MACT_MANAGEMENT_EVENT_PARITY_ERR_MASKf 32065
#define MACT_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 32066
#define MACT_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 32067
#define MACT_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 32068
#define MACT_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 32069
#define MACT_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 32070
#define MACT_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 32071
#define MACT_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 32072
#define MACT_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 32073
#define MACT_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 32074
#define MACT_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 32075
#define MACT_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 32076
#define MACT_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 32077
#define MACT_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 32078
#define MACT_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 32079
#define MACT_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 32080
#define MACT_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 32081
#define MACT_MANAGEMENT_REPLY_INITIATE_PAR_ERRf 32082
#define MACT_MANAGEMENT_REPLY_PARITY_ERR_MASKf 32083
#define MACT_MANAGEMENT_UNIT_FAILURE_VALIDf 32084
#define MACT_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 32085
#define MACT_MM_READ_LINEf 32086
#define MACT_MM_WRITE_LINEf 32087
#define MACT_MM_WRITE_VALIDf 32088
#define MACT_MNGMNT_MACT_DB_ENTRIES_LIMITf 32089
#define MACT_MNGMNT_REQ_ACCESS_FLU_DBf 32090
#define MACT_MNGMNT_REQ_ACKNOWLEDGE_ONLY_FAILUREf 32091
#define MACT_MNGMNT_REQ_ALLOW_CPU_EXCEED_FID_LIMITf 32092
#define MACT_MNGMNT_REQ_ALLOW_CPU_EXCEED_MACT_DB_LIMITf 32093
#define MACT_MNGMNT_REQ_ALLOW_STATIC_EXCEED_FID_LIMITf 32094
#define MACT_MNGMNT_REQ_ALLOW_STATIC_EXCEED_MACT_DB_LIMITf 32095
#define MACT_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FIDf 32096
#define MACT_MNGMNT_REQ_EXCEED_LIMIT_FIDf 32097
#define MACT_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FIDf 32098
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMITf 32099
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_COUNTERf 32100
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_COUNTER_OVERFLOWf 32101
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWEDf 32102
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWED_COUNTERf 32103
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWED_COUNTER_OVERFLOWf 32104
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWED_MASKf 32105
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_MASKf 32106
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWEDf 32107
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWED_COUNTERf 32108
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWED_COUNTER_OVERFLOWf 32109
#define MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWED_MASKf 32110
#define MACT_MNGMNT_REQ_FLU_DB_DROP_ALL_HITf 32111
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPEDf 32112
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPED_COUNTERf 32113
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPED_COUNTER_OVERFLOWf 32114
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPED_MASKf 32115
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTEDf 32116
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTED_COUNTERf 32117
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTED_COUNTER_OVERFLOWf 32118
#define MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTED_MASKf 32119
#define MACT_MNGMNT_REQ_FLU_DB_HIT_MESSAGE_ENf 32120
#define MACT_MNGMNT_REQ_FLU_DB_HIT_MESSAGE_STAMPf 32121
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMITf 32122
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_COUNTERf 32123
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_COUNTER_OVERFLOWf 32124
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWEDf 32125
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWED_COUNTERf 32126
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWED_COUNTER_OVERFLOWf 32127
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWED_MASKf 32128
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_MASKf 32129
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWEDf 32130
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWED_COUNTERf 32131
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWED_COUNTER_OVERFLOWf 32132
#define MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWED_MASKf 32133
#define MACT_MNGMNT_REQ_OLP_REGISTER_INTERFACE_ENABLEf 32134
#define MACT_MNGMNT_REQ_REPLY_DROP_REPLY_NOT_NEEDED_COUNTERf 32135
#define MACT_MNGMNT_REQ_REPLY_DROP_REPLY_NOT_NEEDED_COUNTER_OVERFLOWf 32136
#define MACT_MNGMNT_REQ_REQUEST_COUNTERf 32137
#define MACT_MNGMNT_REQ_REQUEST_COUNTER_OVERFLOWf 32138
#define MACT_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNTf 32139
#define MACT_MNGMNT_REQ_REQUEST_FIFO_HIGH_THRESHOLDf 32140
#define MACT_MNGMNT_REQ_REQUEST_FIFO_WATERMARKf 32141
#define MACT_MNGMNT_UNIT_ACTIVEf 32142
#define MACT_MNGMNT_UNIT_ENABLEf 32143
#define MACT_MNGMNT_UNIT_FAILURE_KEYf 32144
#define MACT_MNGMNT_UNIT_FAILURE_REASONf 32145
#define MACT_MNGMNT_UNIT_FAILURE_VALIDf 32146
#define MACT_OLP_REQUEST_REQUESTf 32147
#define MACT_OLP_REQUEST_TRIGGERf 32148
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARNf 32149
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTERf 32150
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTER_OVERFLOWf 32151
#define MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_MASKf 32152
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUESTf 32153
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTERf 32154
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTER_OVERFLOWf 32155
#define MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_MASKf 32156
#define MACT_PLDT_AUX_INITIATE_PAR_ERRf 32157
#define MACT_PLDT_AUX_PARITY_ERR_MASKf 32158
#define MACT_PLDT_H_0_INITIATE_PAR_ERRf 32159
#define MACT_PLDT_H_0_PARITY_ERR_MASKf 32160
#define MACT_PLDT_H_1_INITIATE_PAR_ERRf 32161
#define MACT_PLDT_H_1_PARITY_ERR_MASKf 32162
#define MACT_PLDT_H_2_INITIATE_PAR_ERRf 32163
#define MACT_PLDT_H_2_PARITY_ERR_MASKf 32164
#define MACT_PLDT_H_3_INITIATE_PAR_ERRf 32165
#define MACT_PLDT_H_3_PARITY_ERR_MASKf 32166
#define MACT_PLDT_H_4_INITIATE_PAR_ERRf 32167
#define MACT_PLDT_H_4_PARITY_ERR_MASKf 32168
#define MACT_PLDT_H_5_INITIATE_PAR_ERRf 32169
#define MACT_PLDT_H_5_PARITY_ERR_MASKf 32170
#define MACT_PLDT_H_6_INITIATE_PAR_ERRf 32171
#define MACT_PLDT_H_6_PARITY_ERR_MASKf 32172
#define MACT_PLDT_H_7_INITIATE_PAR_ERRf 32173
#define MACT_PLDT_H_7_PARITY_ERR_MASKf 32174
#define MACT_PORT_MINE_TABLE_LAG_PORT_INITIATE_PAR_ERRf 32175
#define MACT_PORT_MINE_TABLE_LAG_PORT_PARITY_ERR_MASKf 32176
#define MACT_PORT_MINE_TABLE_PHYSICAL_PORT_INITIATE_PAR_ERRf 32177
#define MACT_PORT_MINE_TABLE_PHYSICAL_PORT_PARITY_ERR_MASKf 32178
#define MACT_REPLYf 32179
#define MACT_REPLY_FIFO_FLU_REPLY_DROP_COUNTERf 32180
#define MACT_REPLY_FIFO_FLU_REPLY_DROP_COUNTER_OVERFLOWf 32181
#define MACT_REPLY_FIFO_FULL_THRESHOLDf 32182
#define MACT_REPLY_FIFO_HIGH_THRESHOLDf 32183
#define MACT_REPLY_FIFO_MRQ_REPLY_DROP_COUNTERf 32184
#define MACT_REPLY_FIFO_MRQ_REPLY_DROP_COUNTER_OVERFLOWf 32185
#define MACT_REPLY_FIFO_REPLY_COUNTERf 32186
#define MACT_REPLY_FIFO_REPLY_COUNTER_OVERFLOWf 32187
#define MACT_REPLY_FIFO_REPLY_DROPf 32188
#define MACT_REPLY_FIFO_REPLY_DROP_MASKf 32189
#define MACT_REPLY_FIFO_REPLY_FIFO_ENTRY_COUNTf 32190
#define MACT_REPLY_FIFO_WATERMARKf 32191
#define MACT_REPLY_READYf 32192
#define MACT_REPLY_READY_MASKf 32193
#define MACT_REQUESTS_COUNTERf 32194
#define MACT_REQUESTS_COUNTER_OVERFLOWf 32195
#define MACT_REQUEST_FIFO_INITIATE_PAR_ERRf 32196
#define MACT_REQUEST_FIFO_PARITY_ERR_MASKf 32197
#define MACT_REQ_AGE_PAYLOADf 32198
#define MACT_REQ_AGE_PAYLOAD_AGE_STATUSf 32199
#define MACT_REQ_AGE_PAYLOAD_REFRESHED_BY_DSPf 32200
#define MACT_REQ_COMMANDf 32201
#define MACT_REQ_MFFf 32202
#define MACT_REQ_MFF_IS_KEYf 32203
#define MACT_REQ_MFF_KEYf 32204
#define MACT_REQ_MFF_MACf 32205
#define MACT_REQ_MFF_RESERVEDf 32206
#define MACT_REQ_MFF_VSIf 32207
#define MACT_REQ_PART_OF_LAGf 32208
#define MACT_REQ_PAYLOADf 32209
#define MACT_REQ_PAYLOAD_IS_DYNAMICf 32210
#define MACT_REQ_QUALIFIERf 32211
#define MACT_REQ_REASONf 32212
#define MACT_REQ_RESERVEDf 32213
#define MACT_REQ_SELFf 32214
#define MACT_REQ_STAMPf 32215
#define MACT_REQ_SUCCESSf 32216
#define MACT_RESULT_FORWARD_LOOKUP_RESULT_DATAf 32217
#define MACT_RESULT_FORWARD_LOOKUP_RESULT_TYPEf 32218
#define MACT_SOURCE_STEPf 32219
#define MACT_SRC_OR_LL_LOOKUP_ON_WRONG_CYCLEf 32220
#define MACT_SRC_OR_LL_LOOKUP_ON_WRONG_CYCLE_MASKf 32221
#define MACT_STEP_TABLE_ECC_1B_ERR_MASKf 32222
#define MACT_STEP_TABLE_ECC_2B_ERR_MASKf 32223
#define MACT_STEP_TABLE_INITIATE_ECC_1B_ERRf 32224
#define MACT_STEP_TABLE_INITIATE_ECC_2B_ERRf 32225
#define MACT_TABLE_OFFSETf 32226
#define MACT_TRANSMITING_THRESHOLDf 32227
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHERf 32228
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTERf 32229
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTER_OVERFLOWf 32230
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_MASKf 32231
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELFf 32232
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTERf 32233
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTER_OVERFLOWf 32234
#define MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_MASKf 32235
#define MACT_WARNING_INSERTED_EXISTINGf 32236
#define MACT_WARNING_INSERTED_EXISTING_COUNTERf 32237
#define MACT_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 32238
#define MACT_WARNING_INSERTED_EXISTING_MASKf 32239
#define MACT_WARNING_LEARN_OVER_EXISTINGf 32240
#define MACT_WARNING_LEARN_OVER_EXISTING_COUNTERf 32241
#define MACT_WARNING_LEARN_OVER_EXISTING_COUNTER_OVERFLOWf 32242
#define MACT_WARNING_LEARN_OVER_EXISTING_MASKf 32243
#define MAC_ADDRf 32244
#define MAC_ADDR0f 32245
#define MAC_ADDR1f 32246
#define MAC_ADDR40f 32247
#define MAC_ADDR40_SHADOWf 32248
#define MAC_ADDRESSf 32249
#define MAC_ADDR_MASKf 32250
#define MAC_BASED_VID_ENABLEf 32251
#define MAC_BIND_FAILf 32252
#define MAC_BLOCK_INDEXf 32253
#define MAC_BLOCK_INDEX_OVERLAYf 32254
#define MAC_BLOCK_MASKf 32255
#define MAC_BLOCK_MASK_HIf 32256
#define MAC_BLOCK_MASK_LOf 32257
#define MAC_BLOCK_MASK_W0f 32258
#define MAC_BLOCK_MASK_W1f 32259
#define MAC_BLOCK_MASK_W2f 32260
#define MAC_BLOCK_TABLE_PARITY_ENf 32261
#define MAC_BLOCK_TABLE_PAR_ERRf 32262
#define MAC_BLOCK_TABLE_TMf 32263
#define MAC_BOND_OVERRIDEf 32264
#define MAC_CLR_COUNTf 32265
#define MAC_CONTROL_FRAME_ENABLEf 32266
#define MAC_CRS_SELf 32267
#define MAC_DAf 32268
#define MAC_DATA_PERIODf 32269
#define MAC_DA_LOWERf 32270
#define MAC_DA_PROFILE_INDEXf 32271
#define MAC_DA_UPPERf 32272
#define MAC_DOWNf 32273
#define MAC_DUPLEXf 32274
#define MAC_G_STAT_COUNTERS_NUMf 32275
#define MAC_HIf 32276
#define MAC_INITIATE_PARITY_ERRf 32277
#define MAC_INTf 32278
#define MAC_INT_MASKf 32279
#define MAC_IN_MAC_FALL_TO_BRIDGEf 32280
#define MAC_IN_MAC_VSIf 32281
#define MAC_IP_BIND__DATAf 32282
#define MAC_IP_BIND__DATA_0f 32283
#define MAC_IP_BIND__DATA_1f 32284
#define MAC_IP_BIND__HASH_LSBf 32285
#define MAC_IP_BIND__HPAE_MAC_ADDRf 32286
#define MAC_IP_BIND__IPFIX_FLOW_METER_IDf 32287
#define MAC_IP_BIND__KEYf 32288
#define MAC_IP_BIND__KEY_0f 32289
#define MAC_IP_BIND__MAC_ADDRf 32290
#define MAC_IP_BIND__MODULE_IDf 32291
#define MAC_IP_BIND__PORT_NUMf 32292
#define MAC_IP_BIND__RESERVED_0f 32293
#define MAC_IP_BIND__RESERVED_104_103f 32294
#define MAC_IP_BIND__RESERVED_209_119f 32295
#define MAC_IP_BIND__SIPf 32296
#define MAC_IP_BIND__SOURCE_FIELDf 32297
#define MAC_IP_BIND__SRC_MODIDf 32298
#define MAC_IP_BIND__SRC_PORTf 32299
#define MAC_IP_BIND__SRC_Tf 32300
#define MAC_IP_BIND__Tf 32301
#define MAC_IP_BIND__TGIDf 32302
#define MAC_IP_BIND_LOOKUP_MISS_DROPf 32303
#define MAC_IP_BIND_LOOKUP_MISS_TOCPUf 32304
#define MAC_LIMIT_ENABLEf 32305
#define MAC_LIMIT_USE_SYS_ACTIONf 32306
#define MAC_LOf 32307
#define MAC_LOOP_CONf 32308
#define MAC_LSBS_BITMAPf 32309
#define MAC_MODEf 32310
#define MAC_MSBSf 32311
#define MAC_PARITY_DROPf 32312
#define MAC_PARITY_DROP_MASKf 32313
#define MAC_PORT__DATAf 32314
#define MAC_PORT__GLPf 32315
#define MAC_PORT__HASH_LSBf 32316
#define MAC_PORT__ICFIf 32317
#define MAC_PORT__IPRIf 32318
#define MAC_PORT__IVIDf 32319
#define MAC_PORT__KEYf 32320
#define MAC_PORT__MAC_ADDRf 32321
#define MAC_PORT__MODULE_IDf 32322
#define MAC_PORT__OCFIf 32323
#define MAC_PORT__OPRIf 32324
#define MAC_PORT__OVIDf 32325
#define MAC_PORT__PORT_NUMf 32326
#define MAC_PORT__PRIf 32327
#define MAC_PORT__RESERVEDf 32328
#define MAC_PORT__RESERVED_IVIDf 32329
#define MAC_PORT__RSVD_SVPf 32330
#define MAC_PORT__SOURCE_FIELDf 32331
#define MAC_PORT__SVPf 32332
#define MAC_PORT__SVP_VALIDf 32333
#define MAC_PORT__Tf 32334
#define MAC_PORT__TAG_ACTION_PROFILE_PTRf 32335
#define MAC_PORT__TGIDf 32336
#define MAC_PORT__VLAN_ACTION_VALIDf 32337
#define MAC_PORT__VLAN_IDf 32338
#define MAC_RATE_LIMITf 32339
#define MAC_RST_CLf 32340
#define MAC_RST_CL_QUAD0f 32341
#define MAC_RST_CL_QUAD1f 32342
#define MAC_RST_CL_QUAD2f 32343
#define MAC_RST_CMICf 32344
#define MAC_RST_XLf 32345
#define MAC_RST_XT0f 32346
#define MAC_RST_XT1f 32347
#define MAC_RST_XT2f 32348
#define MAC_RX_PAUSEf 32349
#define MAC_SAf 32350
#define MAC_SPEEDf 32351
#define MAC_STATS_PIPELINE_STAGE_NUMf 32352
#define MAC_TX_PAUSEf 32353
#define MAC_TYPEf 32354
#define MAC_X_STAT_COUNTERS_NUMf 32355
#define MAIDf 32356
#define MAID_INDEXf 32357
#define MAID_PAR_ERRf 32358
#define MAID_REDUCTION_PARITY_ENf 32359
#define MAID_REDUCTION_PAR_ERRf 32360
#define MAID_REDUCTION_PMf 32361
#define MAID_REDUCTION_TMf 32362
#define MAID_TMf 32363
#define MAILBOXf 32364
#define MAINf 32365
#define MAINPHSELf 32366
#define MAINTENANCE_TABLE_CHANGED_INT_MASKf 32367
#define MAIN_BUFFER_BYTE_COUNTf 32368
#define MAIN_BUFFER_SPILLOVER_EOP_PRESENTf 32369
#define MAIN_BUFF_ECC_INTR_ENABLEf 32370
#define MAIN_BUFF_ECC_INTR_STATUSf 32371
#define MAIN_CLASSf 32372
#define MAIN_TYPEf 32373
#define MAJORf 32374
#define MAJOR_REVf 32375
#define MAL0PRIORITY3INDEXf 32376
#define MAL10PRIORITY3INDEXf 32377
#define MAL11PRIORITY3INDEXf 32378
#define MAL12PRIORITY3INDEXf 32379
#define MAL13PRIORITY3INDEXf 32380
#define MAL14PRIORITY3INDEXf 32381
#define MAL15PRIORITY3INDEXf 32382
#define MAL1PRIORITY3INDEXf 32383
#define MAL2PRIORITY3INDEXf 32384
#define MAL3PRIORITY3INDEXf 32385
#define MAL4PRIORITY3INDEXf 32386
#define MAL5PRIORITY3INDEXf 32387
#define MAL5_QSGMIIALTSRDf 32388
#define MAL6PRIORITY3INDEXf 32389
#define MAL6_QSGMIIALTSRDf 32390
#define MAL7PRIORITY3INDEXf 32391
#define MAL7_QSGMIIALTSRDf 32392
#define MAL8PRIORITY3INDEXf 32393
#define MAL9PRIORITY3INDEXf 32394
#define MALENf 32395
#define MALGAINITf 32396
#define MALGAINTMASKf 32397
#define MALGAINTREGf 32398
#define MALGAPDf 32399
#define MALGAPTPCLOCKPAUSEf 32400
#define MALGAPTPCLOCKPDf 32401
#define MALGAPTPSYNCFORCEf 32402
#define MALGARESETf 32403
#define MALGBINITf 32404
#define MALGBINTMASKf 32405
#define MALGBINTREGf 32406
#define MALGBPDf 32407
#define MALGBPTPCLOCKPAUSEf 32408
#define MALGBPTPCLOCKPDf 32409
#define MALGBPTPSYNCFORCEf 32410
#define MALGBRESETf 32411
#define MALINTERRUPTf 32412
#define MALINTERRUPTMASKf 32413
#define MALLOOPBACKMODEf 32414
#define MALREPEATERMODEf 32415
#define MALRXQSGMIIPHASERSTNf 32416
#define MALTXQSGMIIPHASERSTNf 32417
#define MAL_ISSGMII_2_5f 32418
#define MAL_RX0CLOCKSELECTf 32419
#define MAL_RX1CLOCKSELECTf 32420
#define MAL_RX2CLOCKSELECTf 32421
#define MAL_RX3CLOCKSELECTf 32422
#define MAL_RX4CLOCKSELECTf 32423
#define MAL_RX5CLOCKSELECTf 32424
#define MAL_RX6CLOCKSELECTf 32425
#define MAL_RX7CLOCKSELECTf 32426
#define MAL_TX0CLOCKSELECTf 32427
#define MAL_TX1CLOCKSELECTf 32428
#define MAL_TX2CLOCKSELECTf 32429
#define MAL_TX3CLOCKSELECTf 32430
#define MAL_TX4CLOCKSELECTf 32431
#define MAL_TX5CLOCKSELECTf 32432
#define MAL_TX6CLOCKSELECTf 32433
#define MAL_TX7CLOCKSELECTf 32434
#define MANDATORY_DENYf 32435
#define MANQUEUEIDf 32436
#define MANTISSAf 32437
#define MANUAL_EJECT_DONEf 32438
#define MANUAL_EJECT_DONE_DISINTf 32439
#define MAN_QUEUE_IDf 32440
#define MAPCPUPORTf 32441
#define MAPDATAf 32442
#define MAPINDEXf 32443
#define MAPMAL0SGMIIf 32444
#define MAPMAL0SPAUIf 32445
#define MAPMAL10SGMIIf 32446
#define MAPMAL10SPAUIf 32447
#define MAPMAL11SGMIIf 32448
#define MAPMAL11SPAUIf 32449
#define MAPMAL12SGMIIf 32450
#define MAPMAL12SPAUIf 32451
#define MAPMAL13SGMIIf 32452
#define MAPMAL13SPAUIf 32453
#define MAPMAL14SGMIIf 32454
#define MAPMAL14SPAUIf 32455
#define MAPMAL15SGMIIf 32456
#define MAPMAL15SPAUIf 32457
#define MAPMAL1SGMIIf 32458
#define MAPMAL1SPAUIf 32459
#define MAPMAL2SGMIIf 32460
#define MAPMAL2SPAUIf 32461
#define MAPMAL3SGMIIf 32462
#define MAPMAL3SPAUIf 32463
#define MAPMAL4SGMIIf 32464
#define MAPMAL4SPAUIf 32465
#define MAPMAL5SGMIIf 32466
#define MAPMAL5SPAUIf 32467
#define MAPMAL6SGMIIf 32468
#define MAPMAL6SPAUIf 32469
#define MAPMAL7SGMIIf 32470
#define MAPMAL7SPAUIf 32471
#define MAPMAL8SGMIIf 32472
#define MAPMAL8SPAUIf 32473
#define MAPMAL9SGMIIf 32474
#define MAPMAL9SPAUIf 32475
#define MAPOFPTOMIRRCHAf 32476
#define MAPPED_PORT_NUMf 32477
#define MAPPING_MODEf 32478
#define MAPRCYPORTf 32479
#define MAP_00f 32480
#define MAP_01f 32481
#define MAP_10f 32482
#define MAP_11f 32483
#define MAP_DATAf 32484
#define MAP_FID_ID_TO_INNER_TAGf 32485
#define MAP_FID_ID_TO_OUTER_TAGf 32486
#define MAP_IFC_TO_CHAN_ARBf 32487
#define MAP_INDEXf 32488
#define MAP_OFFSETf 32489
#define MAP_OUTLIF_TO_DSP_INITIATE_PAR_ERRf 32490
#define MAP_OUTLIF_TO_DSP_PARITY_ERR_MASKf 32491
#define MAP_PS_TO_IFCf 32492
#define MAP_TAG_PKT_PRIORITYf 32493
#define MARTIAN_ADDR_TOCPUf 32494
#define MARVELDSATOANALYZEREGRESSOFPf 32495
#define MARVELDSATOANALYZERINGRESSOFPf 32496
#define MARVELDXFORWARDLOWPRTABLEf 32497
#define MARVELMHMODEf 32498
#define MARVELMIDVIDXf 32499
#define MARVELOTHERLOWPRTABLEf 32500
#define MARVELPORTMAPTABLECPUf 32501
#define MARVELPORTMAPTABLEOTHERf 32502
#define MARVELTOANALYZERLOWPRf 32503
#define MARVELTOCPULOWPRf 32504
#define MASKf 32505
#define MASK0f 32506
#define MASK0_LWRf 32507
#define MASK0_UPRf 32508
#define MASK1f 32509
#define MASK1_LWRf 32510
#define MASK1_UPRf 32511
#define MASK2f 32512
#define MASK3f 32513
#define MASKCHECKENDf 32514
#define MASKECCERRVECf 32515
#define MASKESEMINTVECf 32516
#define MASKFIFOTOCHECKBWf 32517
#define MASKINVALIDETHCODEINTf 32518
#define MASKINVALIDIPTUNNELCMDINTf 32519
#define MASKINVALIDMPLSCMDINTf 32520
#define MASKMIRROVFf 32521
#define MASKNIFCHANNELTOCHECKBWf 32522
#define MASKNIFPORTTOCHECKBWf 32523
#define MASKOFPTOCHECKBWf 32524
#define MASKOUTBOUNDMIRRORTOCHECKBWf 32525
#define MASKTDMBMPf 32526
#define MASK_0f 32527
#define MASK_1f 32528
#define MASK_2f 32529
#define MASK_3f 32530
#define MASK_CPU_TRAP_CODEf 32531
#define MASK_ELK_ERRORf 32532
#define MASK_ELK_FOUND_RESULTf 32533
#define MASK_FIFO_TO_CHECK_BWf 32534
#define MASK_FORWARDING_CODEf 32535
#define MASK_FORWARDING_OFFSET_INDEXf 32536
#define MASK_FORWARDING_OFFSET_INDEX_EXTf 32537
#define MASK_FOR_VFI_11_10f 32538
#define MASK_FREEf 32539
#define MASK_FWD_PRCESSING_PROFILEf 32540
#define MASK_GCIf 32541
#define MASK_IN_LIF_PROFILEf 32542
#define MASK_IN_PORT_PROFILEf 32543
#define MASK_IP_ADDRf 32544
#define MASK_IP_ADDR_HIf 32545
#define MASK_IP_ADDR_LOf 32546
#define MASK_KEYf 32547
#define MASK_KEY_TYPEf 32548
#define MASK_KEY_TYPE_VFIf 32549
#define MASK_LEM_1ST_LKP_FOUNDf 32550
#define MASK_LEM_2ND_LKP_FOUNDf 32551
#define MASK_LLVP_INCOMING_TAG_STRUCTUREf 32552
#define MASK_LPM_1ST_LKP_FOUNDf 32553
#define MASK_LPM_2ND_LKP_FOUNDf 32554
#define MASK_MAC_ADDRf 32555
#define MASK_NIF_CHANNEL_TO_CHECK_BWf 32556
#define MASK_NIF_PORT_TO_CHECK_BWf 32557
#define MASK_NON_TDM_BMPf 32558
#define MASK_OFP_TO_CHECK_BWf 32559
#define MASK_OUTBOUND_MIRROR_TO_CHECK_BWf 32560
#define MASK_OUT_LIF_RANGEf 32561
#define MASK_PACKET_FORMAT_CODEf 32562
#define MASK_PACKET_FORMAT_QUALIFIER_0f 32563
#define MASK_PACKET_FORMAT_QUALIFIER_FWDf 32564
#define MASK_PARSER_LEAF_CONTEXTf 32565
#define MASK_PTC_PROFILEf 32566
#define MASK_RESERVEDf 32567
#define MASK_STAMP_NATIVE_VSIf 32568
#define MASK_TCAM_FOUNDf 32569
#define MASK_TCAM_TRAPS_FOUNDf 32570
#define MASK_TDM_BMPf 32571
#define MASK_TT_LOOKUP_0_FOUNDf 32572
#define MASK_TT_LOOKUP_1_FOUNDf 32573
#define MASK_TT_PROCESSING_PROFILEf 32574
#define MASK_VFIf 32575
#define MASK_VLAN_IDf 32576
#define MASK_VLAN_ID_UNUSEDf 32577
#define MASK_VRF_HIf 32578
#define MASK_VRF_LOf 32579
#define MASK_VT_LOOKUP_0_FOUNDf 32580
#define MASK_VT_LOOKUP_1_FOUNDf 32581
#define MASK_VT_PROCESSING_PROFILEf 32582
#define MASK_Xf 32583
#define MASRESETf 32584
#define MASTERSLAVE_LANESf 32585
#define MASTER_ABORTf 32586
#define MASTER_IDf 32587
#define MASTER_LCPLL_FBDIV_0f 32588
#define MASTER_LCPLL_FBDIV_1f 32589
#define MASTER_LCPLL_HO_BYP_ENABLEf 32590
#define MASTER_LCPLL_LOCK_STATf 32591
#define MASTER_OVERRIDEf 32592
#define MASTER_PECf 32593
#define MASTER_RD_STATUSf 32594
#define MASTER_RTRY_CNTf 32595
#define MASTER_RX_EVENTf 32596
#define MASTER_RX_EVENT_ENf 32597
#define MASTER_RX_FIFO_FLUSHf 32598
#define MASTER_RX_FIFO_FULLf 32599
#define MASTER_RX_FIFO_FULL_ENf 32600
#define MASTER_RX_FIFO_THRESHOLDf 32601
#define MASTER_RX_PKT_COUNTf 32602
#define MASTER_RX_THRESHOLD_HITf 32603
#define MASTER_RX_THRESHOLD_HIT_ENf 32604
#define MASTER_SLAVE_LANESf 32605
#define MASTER_SMBUS_RD_DATAf 32606
#define MASTER_SMBUS_WR_DATAf 32607
#define MASTER_START_BUSYf 32608
#define MASTER_START_BUSY_COMMANDf 32609
#define MASTER_START_BUSY_ENf 32610
#define MASTER_STATEf 32611
#define MASTER_STATUSf 32612
#define MASTER_TX_FIFO_FLUSHf 32613
#define MASTER_TX_UNDERRUNf 32614
#define MASTER_TX_UNDERRUN_ENf 32615
#define MASTER_WR_STATUSf 32616
#define MAST_N_BOOTf 32617
#define MAS_0_MACA_INITf 32618
#define MAS_0_MACA_RESETf 32619
#define MAS_0_MACB_INITf 32620
#define MAS_0_MACB_RESETf 32621
#define MAS_0_MAC_0_INTf 32622
#define MAS_0_MAC_0_INT_FORCEf 32623
#define MAS_0_MAC_0_INT_MASKf 32624
#define MAS_0_MAC_1_INTf 32625
#define MAS_0_MAC_1_INT_FORCEf 32626
#define MAS_0_MAC_1_INT_MASKf 32627
#define MAS_0_MAC_2_INTf 32628
#define MAS_0_MAC_2_INT_FORCEf 32629
#define MAS_0_MAC_2_INT_MASKf 32630
#define MAS_0_MAC_3_INTf 32631
#define MAS_0_MAC_3_INT_FORCEf 32632
#define MAS_0_MAC_3_INT_MASKf 32633
#define MAS_0_MAC_4_INTf 32634
#define MAS_0_MAC_4_INT_FORCEf 32635
#define MAS_0_MAC_4_INT_MASKf 32636
#define MAS_0_MAC_5_INTf 32637
#define MAS_0_MAC_5_INT_FORCEf 32638
#define MAS_0_MAC_5_INT_MASKf 32639
#define MAS_0_MAC_6_INTf 32640
#define MAS_0_MAC_6_INT_FORCEf 32641
#define MAS_0_MAC_6_INT_MASKf 32642
#define MAS_0_MAC_7_INTf 32643
#define MAS_0_MAC_7_INT_FORCEf 32644
#define MAS_0_MAC_7_INT_MASKf 32645
#define MAS_0_MSWA_INITf 32646
#define MAS_0_MSWA_INTf 32647
#define MAS_0_MSWA_INT_FORCEf 32648
#define MAS_0_MSWA_INT_MASKf 32649
#define MAS_0_MSWA_RESETf 32650
#define MAS_0_MSWB_INITf 32651
#define MAS_0_MSWB_INTf 32652
#define MAS_0_MSWB_INT_FORCEf 32653
#define MAS_0_MSWB_INT_MASKf 32654
#define MAS_0_MSWB_RESETf 32655
#define MAS_1_MACA_INITf 32656
#define MAS_1_MACA_RESETf 32657
#define MAS_1_MACB_INITf 32658
#define MAS_1_MACB_RESETf 32659
#define MAS_1_MAC_0_INTf 32660
#define MAS_1_MAC_0_INT_FORCEf 32661
#define MAS_1_MAC_0_INT_MASKf 32662
#define MAS_1_MAC_1_INTf 32663
#define MAS_1_MAC_1_INT_FORCEf 32664
#define MAS_1_MAC_1_INT_MASKf 32665
#define MAS_1_MAC_2_INTf 32666
#define MAS_1_MAC_2_INT_FORCEf 32667
#define MAS_1_MAC_2_INT_MASKf 32668
#define MAS_1_MAC_3_INTf 32669
#define MAS_1_MAC_3_INT_FORCEf 32670
#define MAS_1_MAC_3_INT_MASKf 32671
#define MAS_1_MAC_4_INTf 32672
#define MAS_1_MAC_4_INT_FORCEf 32673
#define MAS_1_MAC_4_INT_MASKf 32674
#define MAS_1_MAC_5_INTf 32675
#define MAS_1_MAC_5_INT_FORCEf 32676
#define MAS_1_MAC_5_INT_MASKf 32677
#define MAS_1_MAC_6_INTf 32678
#define MAS_1_MAC_6_INT_FORCEf 32679
#define MAS_1_MAC_6_INT_MASKf 32680
#define MAS_1_MAC_7_INTf 32681
#define MAS_1_MAC_7_INT_FORCEf 32682
#define MAS_1_MAC_7_INT_MASKf 32683
#define MAS_1_MSWA_INITf 32684
#define MAS_1_MSWA_INTf 32685
#define MAS_1_MSWA_INT_FORCEf 32686
#define MAS_1_MSWA_INT_MASKf 32687
#define MAS_1_MSWA_RESETf 32688
#define MAS_1_MSWB_INITf 32689
#define MAS_1_MSWB_INTf 32690
#define MAS_1_MSWB_INT_FORCEf 32691
#define MAS_1_MSWB_INT_MASKf 32692
#define MAS_1_MSWB_RESETf 32693
#define MAS_2_MACA_INITf 32694
#define MAS_2_MACA_RESETf 32695
#define MAS_2_MACB_INITf 32696
#define MAS_2_MACB_RESETf 32697
#define MAS_2_MAC_0_INTf 32698
#define MAS_2_MAC_0_INT_FORCEf 32699
#define MAS_2_MAC_0_INT_MASKf 32700
#define MAS_2_MAC_1_INTf 32701
#define MAS_2_MAC_1_INT_FORCEf 32702
#define MAS_2_MAC_1_INT_MASKf 32703
#define MAS_2_MAC_2_INTf 32704
#define MAS_2_MAC_2_INT_FORCEf 32705
#define MAS_2_MAC_2_INT_MASKf 32706
#define MAS_2_MAC_3_INTf 32707
#define MAS_2_MAC_3_INT_FORCEf 32708
#define MAS_2_MAC_3_INT_MASKf 32709
#define MAS_2_MAC_4_INTf 32710
#define MAS_2_MAC_4_INT_FORCEf 32711
#define MAS_2_MAC_4_INT_MASKf 32712
#define MAS_2_MAC_5_INTf 32713
#define MAS_2_MAC_5_INT_FORCEf 32714
#define MAS_2_MAC_5_INT_MASKf 32715
#define MAS_2_MAC_6_INTf 32716
#define MAS_2_MAC_6_INT_FORCEf 32717
#define MAS_2_MAC_6_INT_MASKf 32718
#define MAS_2_MAC_7_INTf 32719
#define MAS_2_MAC_7_INT_FORCEf 32720
#define MAS_2_MAC_7_INT_MASKf 32721
#define MAS_2_MSWA_INITf 32722
#define MAS_2_MSWA_INTf 32723
#define MAS_2_MSWA_INT_FORCEf 32724
#define MAS_2_MSWA_INT_MASKf 32725
#define MAS_2_MSWA_RESETf 32726
#define MAS_2_MSWB_INITf 32727
#define MAS_2_MSWB_INTf 32728
#define MAS_2_MSWB_INT_FORCEf 32729
#define MAS_2_MSWB_INT_MASKf 32730
#define MAS_2_MSWB_RESETf 32731
#define MAS_3_MACA_INITf 32732
#define MAS_3_MACA_RESETf 32733
#define MAS_3_MACB_INITf 32734
#define MAS_3_MACB_RESETf 32735
#define MAS_3_MAC_0_INTf 32736
#define MAS_3_MAC_0_INT_FORCEf 32737
#define MAS_3_MAC_0_INT_MASKf 32738
#define MAS_3_MAC_1_INTf 32739
#define MAS_3_MAC_1_INT_FORCEf 32740
#define MAS_3_MAC_1_INT_MASKf 32741
#define MAS_3_MAC_2_INTf 32742
#define MAS_3_MAC_2_INT_FORCEf 32743
#define MAS_3_MAC_2_INT_MASKf 32744
#define MAS_3_MAC_3_INTf 32745
#define MAS_3_MAC_3_INT_FORCEf 32746
#define MAS_3_MAC_3_INT_MASKf 32747
#define MAS_3_MAC_4_INTf 32748
#define MAS_3_MAC_4_INT_FORCEf 32749
#define MAS_3_MAC_4_INT_MASKf 32750
#define MAS_3_MAC_5_INTf 32751
#define MAS_3_MAC_5_INT_FORCEf 32752
#define MAS_3_MAC_5_INT_MASKf 32753
#define MAS_3_MAC_6_INTf 32754
#define MAS_3_MAC_6_INT_FORCEf 32755
#define MAS_3_MAC_6_INT_MASKf 32756
#define MAS_3_MAC_7_INTf 32757
#define MAS_3_MAC_7_INT_FORCEf 32758
#define MAS_3_MAC_7_INT_MASKf 32759
#define MAS_3_MSWA_INITf 32760
#define MAS_3_MSWA_INTf 32761
#define MAS_3_MSWA_INT_FORCEf 32762
#define MAS_3_MSWA_INT_MASKf 32763
#define MAS_3_MSWA_RESETf 32764
#define MAS_3_MSWB_INITf 32765
#define MAS_3_MSWB_INTf 32766
#define MAS_3_MSWB_INT_FORCEf 32767
#define MAS_3_MSWB_INT_MASKf 32768
#define MAS_3_MSWB_RESETf 32769
#define MATCHED_RULEf 32770
#define MATCHLOWERf 32771
#define MATCHUPPERf 32772
#define MATCH_BUFFER_STALLf 32773
#define MATCH_CNTf 32774
#define MATCH_COUNTER0_ECC_GEN_ENABLEf 32775
#define MATCH_COUNTER1_ECC_GEN_ENABLEf 32776
#define MATCH_COUNTER2_ECC_GEN_ENABLEf 32777
#define MATCH_COUNTER3_ECC_GEN_ENABLEf 32778
#define MATCH_CROSS_SIG_FLAG_CLEARf 32779
#define MATCH_CROSS_SIG_FLAG_INDEXf 32780
#define MATCH_CROSS_SIG_FLAG_SETf 32781
#define MATCH_C_00f 32782
#define MATCH_C_01f 32783
#define MATCH_C_02f 32784
#define MATCH_C_03f 32785
#define MATCH_C_04f 32786
#define MATCH_C_05f 32787
#define MATCH_C_06f 32788
#define MATCH_C_07f 32789
#define MATCH_C_08f 32790
#define MATCH_C_09f 32791
#define MATCH_C_10f 32792
#define MATCH_C_11f 32793
#define MATCH_C_12f 32794
#define MATCH_C_13f 32795
#define MATCH_C_14f 32796
#define MATCH_C_15f 32797
#define MATCH_C_16f 32798
#define MATCH_C_17f 32799
#define MATCH_C_18f 32800
#define MATCH_C_19f 32801
#define MATCH_C_20f 32802
#define MATCH_C_21f 32803
#define MATCH_C_22f 32804
#define MATCH_C_23f 32805
#define MATCH_C_24f 32806
#define MATCH_C_25f 32807
#define MATCH_C_26f 32808
#define MATCH_C_27f 32809
#define MATCH_C_28f 32810
#define MATCH_C_29f 32811
#define MATCH_C_30f 32812
#define MATCH_C_31f 32813
#define MATCH_ENABLEf 32814
#define MATCH_ENTRY_ERRORf 32815
#define MATCH_ENTRY_ERROR_INTR_ENf 32816
#define MATCH_ENTRY_VALIDf 32817
#define MATCH_FIELDf 32818
#define MATCH_INTRA_CROSS_SIG_FLAG_INDEXf 32819
#define MATCH_INTRA_CROSS_SIG_FLAG_WILDCARD_TYPEf 32820
#define MATCH_KEY_TYPE_PORT_Af 32821
#define MATCH_KEY_TYPE_PORT_Bf 32822
#define MATCH_MEM_PDAf 32823
#define MATCH_MEM_TMf 32824
#define MATCH_PARITY_ERRORf 32825
#define MATCH_PARITY_ERROR_DISINTf 32826
#define MATCH_PORT_Af 32827
#define MATCH_PORT_Bf 32828
#define MATCH_PRIORITYf 32829
#define MATCH_REPORT_LEVELf 32830
#define MATCH_STATUSf 32831
#define MATCH_TABLE0_ECC_GEN_ENABLEf 32832
#define MATCH_TABLE1_ECC_GEN_ENABLEf 32833
#define MATCH_TABLE2_ECC_GEN_ENABLEf 32834
#define MATCH_TABLE3_ECC_GEN_ENABLEf 32835
#define MATCH_VLANS_PORT_Af 32836
#define MATCH_VLANS_PORT_Bf 32837
#define MAXf 32838
#define MAX0f 32839
#define MAX1f 32840
#define MAX2f 32841
#define MAXACTIVEQUEUECOUNTf 32842
#define MAXAVRGTHf 32843
#define MAXBIf 32844
#define MAXBURSTEVENf 32845
#define MAXBURSTODDf 32846
#define MAXBURSTUPDATEEVENf 32847
#define MAXBURSTUPDATEODDf 32848
#define MAXCMDDELAY_Nf 32849
#define MAXCONFIGf 32850
#define MAXCORESf 32851
#define MAXCRBALf 32852
#define MAXCRBALQUEUEf 32853
#define MAXCTRLCELLBURSTf 32854
#define MAXDROPRATEf 32855
#define MAXDSPCMD_Nf 32856
#define MAXEMPTYQCRBALf 32857
#define MAXFRf 32858
#define MAXFRGNUMf 32859
#define MAXFRMPATTRNf 32860
#define MAXFSMRQREQQUEUESf 32861
#define MAXFULLSETf 32862
#define MAXHEADERSTACKf 32863
#define MAXHEADERSTACKEXCEEDEDf 32864
#define MAXHEADERSTACKEXCEEDEDMASKf 32865
#define MAXIFMAFFDRAf 32866
#define MAXIFMAFFDRBf 32867
#define MAXIFMBFFDRAf 32868
#define MAXIFMBFFDRBf 32869
#define MAXIFMFANUMFDRAf 32870
#define MAXIFMFBNUMFDRBf 32871
#define MAXITERATIONf 32872
#define MAXOFFSETf 32873
#define MAXPORTQUEUESIZEf 32874
#define MAXPORTQUEUESIZEPORTIDf 32875
#define MAXPRIf 32876
#define MAXQSZf 32877
#define MAXQSZ_AGEf 32878
#define MAXQSZ_INITIATE_PAR_ERRf 32879
#define MAXQSZ_PARITY_ERR_MASKf 32880
#define MAXREPLICATIONSf 32881
#define MAXSEEKCNTf 32882
#define MAX_8B10B_PACKLETSf 32883
#define MAX_ACTIVE_QUEUE_COUNTf 32884
#define MAX_ADDITION_SIZEf 32885
#define MAX_ARRIVAL_BYTESf 32886
#define MAX_AVRG_THf 32887
#define MAX_BASE_INDEXf 32888
#define MAX_BIf 32889
#define MAX_BISR_LENGHTf 32890
#define MAX_BKTf 32891
#define MAX_BUBBLEf 32892
#define MAX_BUCKETf 32893
#define MAX_BUFFSf 32894
#define MAX_BUF_DEPTHf 32895
#define MAX_BURSTf 32896
#define MAX_BURST_EVENf 32897
#define MAX_BURST_ODDf 32898
#define MAX_BURST_UPDATE_EVENf 32899
#define MAX_BURST_UPDATE_ODDf 32900
#define MAX_BYTESf 32901
#define MAX_BYTE_INSPECTEDf 32902
#define MAX_BYTE_INSPECTED_ENABLEf 32903
#define MAX_CELL_LIMITf 32904
#define MAX_CIf 32905
#define MAX_CIR_MANTf 32906
#define MAX_CIR_MANT_EXPf 32907
#define MAX_CMD_DELAYf 32908
#define MAX_COL_REGf 32909
#define MAX_CONTEXT_ADR_MSBf 32910
#define MAX_COUNTf 32911
#define MAX_CREDITSf 32912
#define MAX_CR_BALf 32913
#define MAX_CR_BAL_QUEUEf 32914
#define MAX_CS_REGf 32915
#define MAX_CTRL_CELL_BURSTf 32916
#define MAX_DELAYf 32917
#define MAX_DEPTHf 32918
#define MAX_DEPTH_EXPf 32919
#define MAX_DEPTH_MANTf 32920
#define MAX_DOWN_LINKS_FE_1f 32921
#define MAX_DQ_CMD_CRDT_0f 32922
#define MAX_DQ_CMD_CRDT_1f 32923
#define MAX_DQ_CMD_CRDT_2f 32924
#define MAX_DQ_CMD_CRDT_3f 32925
#define MAX_DROP_RATEf 32926
#define MAX_DSP_CMDf 32927
#define MAX_EIR_MANTf 32928
#define MAX_EIR_MANT_EXPf 32929
#define MAX_EMPTY_Q_CR_BALf 32930
#define MAX_ENf 32931
#define MAX_FIFO_DEPTHf 32932
#define MAX_FIFO_ENTRIESf 32933
#define MAX_FRAME_SIZE_ERROR_INT_ENABLEf 32934
#define MAX_FRAME_SIZE_ERROR_INT_STATUSf 32935
#define MAX_FRAME_SIZE_ERROR_LOG_ENABLEf 32936
#define MAX_FRAME_SIZE_ERROR_LOG_VALIDf 32937
#define MAX_FRG_NUMf 32938
#define MAX_FSMRQ_REQ_QUEUESf 32939
#define MAX_GRANT_TO_DEQf 32940
#define MAX_HEADER_STACKf 32941
#define MAX_HEADER_STACK_EXCEEDEDf 32942
#define MAX_HEADER_STACK_EXCEEDED_MASKf 32943
#define MAX_IDLE_AGEf 32944
#define MAX_IDLE_AGE_PROFILEf 32945
#define MAX_IDXf 32946
#define MAX_IFMAFPf 32947
#define MAX_IFMAFSf 32948
#define MAX_IFMBFPf 32949
#define MAX_IFMBFSf 32950
#define MAX_IFMF_NUMA_Pf 32951
#define MAX_IFMF_NUMA_Sf 32952
#define MAX_IFMF_NUMB_Pf 32953
#define MAX_IFMF_NUMB_Sf 32954
#define MAX_INFLIGHT_REFRESHESf 32955
#define MAX_INJECTf 32956
#define MAX_INSTR_COUNTf 32957
#define MAX_IN_PROFILE_FLAGf 32958
#define MAX_IS_DQ_CMD_CRDTf 32959
#define MAX_IS_DQ_CMD_ENf 32960
#define MAX_LABEL_OF_RANGEf 32961
#define MAX_LATENCYf 32962
#define MAX_LENGTHf 32963
#define MAX_LIVE_TIME_PROFILEf 32964
#define MAX_LM_FARf 32965
#define MAX_LM_NEARf 32966
#define MAX_LOAD_BALANCE_LEVELf 32967
#define MAX_METER_GRANf 32968
#define MAX_NUMBER_OF_ENTRIES_ENCf 32969
#define MAX_OPf 32970
#define MAX_OSf 32971
#define MAX_OUT_PROFILE_FLAGf 32972
#define MAX_OVQ_BLOCK_CNTf 32973
#define MAX_O_FF_Pf 32974
#define MAX_O_FF_Sf 32975
#define MAX_PAGESf 32976
#define MAX_PENDING_SLDMA_CMDSf 32977
#define MAX_PENDING_TBDMA_CMDSf 32978
#define MAX_PFIFO_DEPTHf 32979
#define MAX_PKTSf 32980
#define MAX_PKT_SIZEf 32981
#define MAX_PORT_QUEUE_SIZEf 32982
#define MAX_PORT_QUEUE_SIZE_PORT_IDf 32983
#define MAX_PQSf 32984
#define MAX_PQS_FLOW_IDf 32985
#define MAX_PQS_PORTf 32986
#define MAX_PREFIXES_PER_BASE_UNITf 32987
#define MAX_QE0_FIFO_DEPTHf 32988
#define MAX_QE10_FIFO_DEPTHf 32989
#define MAX_QE11_FIFO_DEPTHf 32990
#define MAX_QE12_FIFO_DEPTHf 32991
#define MAX_QE13_FIFO_DEPTHf 32992
#define MAX_QE14_FIFO_DEPTHf 32993
#define MAX_QE15_FIFO_DEPTHf 32994
#define MAX_QE1_FIFO_DEPTHf 32995
#define MAX_QE2_FIFO_DEPTHf 32996
#define MAX_QE3_FIFO_DEPTHf 32997
#define MAX_QE4_FIFO_DEPTHf 32998
#define MAX_QE5_FIFO_DEPTHf 32999
#define MAX_QE6_FIFO_DEPTHf 33000
#define MAX_QE7_FIFO_DEPTHf 33001
#define MAX_QE8_FIFO_DEPTHf 33002
#define MAX_QE9_FIFO_DEPTHf 33003
#define MAX_REASSEMBLY_TIMEf 33004
#define MAX_RECORD_LIFEf 33005
#define MAX_REFRESHf 33006
#define MAX_REFRESHES_ISSUEDf 33007
#define MAX_REFRESHES_REACHEDf 33008
#define MAX_REFRESHES_REACHED_DISINTf 33009
#define MAX_REFRESH_COUNTf 33010
#define MAX_REF_RATEf 33011
#define MAX_REPLICATIONSf 33012
#define MAX_REQf 33013
#define MAX_ROW_REGf 33014
#define MAX_SBUS_DELAYf 33015
#define MAX_SEQVALUEf 33016
#define MAX_SESSIONSf 33017
#define MAX_SHAPER_BUCKET_OVERFLOW_L0f 33018
#define MAX_SHAPER_BUCKET_OVERFLOW_L0_DISINTf 33019
#define MAX_SHAPER_BUCKET_OVERFLOW_L1f 33020
#define MAX_SHAPER_BUCKET_OVERFLOW_L1_DISINTf 33021
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_LOWERf 33022
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_LOWER_DISINTf 33023
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_UPPERf 33024
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_UPPER_DISINTf 33025
#define MAX_SHAPER_BUCKET_OVERFLOW_PORTf 33026
#define MAX_SHAPER_BUCKET_OVERFLOW_PORT_DISINTf 33027
#define MAX_SHAPER_BUCKET_OVERFLOW_S0f 33028
#define MAX_SHAPER_BUCKET_OVERFLOW_S0_DISINTf 33029
#define MAX_SHAPER_BUCKET_OVERFLOW_S1f 33030
#define MAX_SHAPER_BUCKET_OVERFLOW_S1_DISINTf 33031
#define MAX_SHAPER_BUCKET_UNDERFLOW_L0f 33032
#define MAX_SHAPER_BUCKET_UNDERFLOW_L0_DISINTf 33033
#define MAX_SHAPER_BUCKET_UNDERFLOW_L1f 33034
#define MAX_SHAPER_BUCKET_UNDERFLOW_L1_DISINTf 33035
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_LOWERf 33036
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_LOWER_DISINTf 33037
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_UPPERf 33038
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_UPPER_DISINTf 33039
#define MAX_SHAPER_BUCKET_UNDERFLOW_PORTf 33040
#define MAX_SHAPER_BUCKET_UNDERFLOW_PORT_DISINTf 33041
#define MAX_SHAPER_BUCKET_UNDERFLOW_S0f 33042
#define MAX_SHAPER_BUCKET_UNDERFLOW_S0_DISINTf 33043
#define MAX_SHAPER_BUCKET_UNDERFLOW_S1f 33044
#define MAX_SHAPER_BUCKET_UNDERFLOW_S1_DISINTf 33045
#define MAX_SHAPER_GRANf 33046
#define MAX_SIZEf 33047
#define MAX_SPf 33048
#define MAX_T0_FIFO_DEPTHf 33049
#define MAX_T1_FIFO_DEPTHf 33050
#define MAX_THDf 33051
#define MAX_THD_SELf 33052
#define MAX_THLDf 33053
#define MAX_THRESHOLDf 33054
#define MAX_TICK_COUNTf 33055
#define MAX_TIMEf 33056
#define MAX_TOTAL_COUNTf 33057
#define MAX_TYPEf 33058
#define MAX_USED_ENTRIESf 33059
#define MAX_USED_ENTRIES_Af 33060
#define MAX_USED_ENTRIES_Bf 33061
#define MAX_USE_PER_TAGf 33062
#define MAX_VALUE_FOR_L2_COPYf 33063
#define MAX_WQ_REQ_FIFO_DEPTHf 33064
#define MAX_WRITE_POINTERf 33065
#define MAX_WRITE_PTRSf 33066
#define MAX_ZQCAL_COUNTf 33067
#define MA_BASE_POINTERf 33068
#define MA_BASE_PTRf 33069
#define MA_INDEX_PARITY_ENf 33070
#define MA_INDEX_PAR_ERRf 33071
#define MA_INDEX_PMf 33072
#define MA_INDEX_TMf 33073
#define MA_PTRf 33074
#define MA_STATE_DCMf 33075
#define MA_STATE_INDEXf 33076
#define MA_STATE_PARITY_ENf 33077
#define MA_STATE_PAR_ERRf 33078
#define MA_STATE_PMf 33079
#define MA_STATE_TMf 33080
#define MBf 33081
#define MBISTCLOCKPDf 33082
#define MBISTMODEf 33083
#define MBISTRESETf 33084
#define MBIST_MODEf 33085
#define MBIST_TEST_PORTSf 33086
#define MBUFFS_CORRECTED_ERRORf 33087
#define MBUFFS_CORRECTED_ERROR_DISINTf 33088
#define MBUFFS_ENABLE_ECCf 33089
#define MBUFFS_FORCE_UNCORRECTABLE_ERRORf 33090
#define MBUFFS_UNCORRECTED_ERRORf 33091
#define MBUFFS_UNCORRECTED_ERROR_DISINTf 33092
#define MBUFF_MEM_TMf 33093
#define MBUINTMASKf 33094
#define MBUINTREGf 33095
#define MBURESETf 33096
#define MBU_INT_FORCEf 33097
#define MBU_MEM_INITIATE_PAR_ERRf 33098
#define MBU_MEM_PARITY_ERR_MASKf 33099
#define MBU_RESETf 33100
#define MCf 33101
#define MC1FIFOf 33102
#define MC2FIFOf 33103
#define MCASTf 33104
#define MCASTBFMC1PORTIDf 33105
#define MCASTBFMC2PORTIDf 33106
#define MCASTBFMC3PORTIDf 33107
#define MCASTGFMCPORTIDf 33108
#define MCAST_BFMC_1_PORT_IDf 33109
#define MCAST_BFMC_2_PORT_IDf 33110
#define MCAST_BFMC_3_PORT_IDf 33111
#define MCAST_ENABLEf 33112
#define MCAST_GFMC_PORT_IDf 33113
#define MCBITMAPf 33114
#define MCBMPP_0_ECC_1B_ERR_MASKf 33115
#define MCBMPP_0_ECC_2B_ERR_MASKf 33116
#define MCBMPP_0_INITIATE_ECC_1B_ERRf 33117
#define MCBMPP_0_INITIATE_ECC_2B_ERRf 33118
#define MCBMPP_1_ECC_1B_ERR_MASKf 33119
#define MCBMPP_1_ECC_2B_ERR_MASKf 33120
#define MCBMPP_1_INITIATE_ECC_1B_ERRf 33121
#define MCBMPP_1_INITIATE_ECC_2B_ERRf 33122
#define MCBMPP_2_ECC_1B_ERR_MASKf 33123
#define MCBMPP_2_ECC_2B_ERR_MASKf 33124
#define MCBMPP_2_INITIATE_ECC_1B_ERRf 33125
#define MCBMPP_2_INITIATE_ECC_2B_ERRf 33126
#define MCBMPP_3_ECC_1B_ERR_MASKf 33127
#define MCBMPP_3_ECC_2B_ERR_MASKf 33128
#define MCBMPP_3_INITIATE_ECC_1B_ERRf 33129
#define MCBMPP_3_INITIATE_ECC_2B_ERRf 33130
#define MCBMPS_0_ECC_1B_ERR_MASKf 33131
#define MCBMPS_0_ECC_2B_ERR_MASKf 33132
#define MCBMPS_0_INITIATE_ECC_1B_ERRf 33133
#define MCBMPS_0_INITIATE_ECC_2B_ERRf 33134
#define MCBMPS_1_ECC_1B_ERR_MASKf 33135
#define MCBMPS_1_ECC_2B_ERR_MASKf 33136
#define MCBMPS_1_INITIATE_ECC_1B_ERRf 33137
#define MCBMPS_1_INITIATE_ECC_2B_ERRf 33138
#define MCBMPS_2_ECC_1B_ERR_MASKf 33139
#define MCBMPS_2_ECC_2B_ERR_MASKf 33140
#define MCBMPS_2_INITIATE_ECC_1B_ERRf 33141
#define MCBMPS_2_INITIATE_ECC_2B_ERRf 33142
#define MCBMPS_3_ECC_1B_ERR_MASKf 33143
#define MCBMPS_3_ECC_2B_ERR_MASKf 33144
#define MCBMPS_3_INITIATE_ECC_1B_ERRf 33145
#define MCBMPS_3_INITIATE_ECC_2B_ERRf 33146
#define MCCINITf 33147
#define MCCLASSMAP4TO8f 33148
#define MCCMDP_0_ECC_1B_ERR_MASKf 33149
#define MCCMDP_0_ECC_2B_ERR_MASKf 33150
#define MCCMDP_0_INITIATE_ECC_1B_ERRf 33151
#define MCCMDP_0_INITIATE_ECC_2B_ERRf 33152
#define MCCMDP_1_ECC_1B_ERR_MASKf 33153
#define MCCMDP_1_ECC_2B_ERR_MASKf 33154
#define MCCMDP_1_INITIATE_ECC_1B_ERRf 33155
#define MCCMDP_1_INITIATE_ECC_2B_ERRf 33156
#define MCCMDP_2_ECC_1B_ERR_MASKf 33157
#define MCCMDP_2_ECC_2B_ERR_MASKf 33158
#define MCCMDP_2_INITIATE_ECC_1B_ERRf 33159
#define MCCMDP_2_INITIATE_ECC_2B_ERRf 33160
#define MCCMDP_3_ECC_1B_ERR_MASKf 33161
#define MCCMDP_3_ECC_2B_ERR_MASKf 33162
#define MCCMDP_3_INITIATE_ECC_1B_ERRf 33163
#define MCCMDP_3_INITIATE_ECC_2B_ERRf 33164
#define MCCMDS_0_ECC_1B_ERR_MASKf 33165
#define MCCMDS_0_ECC_2B_ERR_MASKf 33166
#define MCCMDS_0_INITIATE_ECC_1B_ERRf 33167
#define MCCMDS_0_INITIATE_ECC_2B_ERRf 33168
#define MCCMDS_1_ECC_1B_ERR_MASKf 33169
#define MCCMDS_1_ECC_2B_ERR_MASKf 33170
#define MCCMDS_1_INITIATE_ECC_1B_ERRf 33171
#define MCCMDS_1_INITIATE_ECC_2B_ERRf 33172
#define MCCMDS_2_ECC_1B_ERR_MASKf 33173
#define MCCMDS_2_ECC_2B_ERR_MASKf 33174
#define MCCMDS_2_INITIATE_ECC_1B_ERRf 33175
#define MCCMDS_2_INITIATE_ECC_2B_ERRf 33176
#define MCCMDS_3_ECC_1B_ERR_MASKf 33177
#define MCCMDS_3_ECC_2B_ERR_MASKf 33178
#define MCCMDS_3_INITIATE_ECC_1B_ERRf 33179
#define MCCMDS_3_INITIATE_ECC_2B_ERRf 33180
#define MCCRESETf 33181
#define MCDA_CBL_STAT_CTRf 33182
#define MCDA_CONTEXT_COLORf 33183
#define MCDA_DYNAMIC_0_INITIATE_PAR_ERRf 33184
#define MCDA_DYNAMIC_0_PARITY_ERR_MASKf 33185
#define MCDA_DYNAMIC_1_INITIATE_PAR_ERRf 33186
#define MCDA_DYNAMIC_1_PARITY_ERR_MASKf 33187
#define MCDA_EBL_STAT_CTRf 33188
#define MCDA_INITf 33189
#define MCDA_PRFCFG_0_INITIATE_PAR_ERRf 33190
#define MCDA_PRFCFG_0_PARITY_ERR_MASKf 33191
#define MCDA_PRFCFG_1_INITIATE_PAR_ERRf 33192
#define MCDA_PRFCFG_1_PARITY_ERR_MASKf 33193
#define MCDA_PRFSEL_0_INITIATE_PAR_ERRf 33194
#define MCDA_PRFSEL_0_PARITY_ERR_MASKf 33195
#define MCDA_PRFSEL_1_INITIATE_PAR_ERRf 33196
#define MCDA_PRFSEL_1_PARITY_ERR_MASKf 33197
#define MCDA_REFRESH_END_INDEXf 33198
#define MCDA_REFRESH_START_INDEXf 33199
#define MCDA_STAT_CFG_INDEXf 33200
#define MCDA_STAT_CFG_INDEX_MASKf 33201
#define MCDA_UPDATE_COLORf 33202
#define MCDBBITERRORf 33203
#define MCDBBITERRORMASKf 33204
#define MCDB_CBL_STAT_CTRf 33205
#define MCDB_CONTEXT_COLORf 33206
#define MCDB_DYNAMIC_0_INITIATE_PAR_ERRf 33207
#define MCDB_DYNAMIC_0_PARITY_ERR_MASKf 33208
#define MCDB_DYNAMIC_1_INITIATE_PAR_ERRf 33209
#define MCDB_DYNAMIC_1_PARITY_ERR_MASKf 33210
#define MCDB_EBL_STAT_CTRf 33211
#define MCDB_INITf 33212
#define MCDB_INITIATE_PAR_ERRf 33213
#define MCDB_PARITY_ERR_MASKf 33214
#define MCDB_PRFCFG_0_INITIATE_PAR_ERRf 33215
#define MCDB_PRFCFG_0_PARITY_ERR_MASKf 33216
#define MCDB_PRFCFG_1_INITIATE_PAR_ERRf 33217
#define MCDB_PRFCFG_1_PARITY_ERR_MASKf 33218
#define MCDB_PRFSEL_0_INITIATE_PAR_ERRf 33219
#define MCDB_PRFSEL_0_PARITY_ERR_MASKf 33220
#define MCDB_PRFSEL_1_INITIATE_PAR_ERRf 33221
#define MCDB_PRFSEL_1_PARITY_ERR_MASKf 33222
#define MCDB_REFRESH_END_INDEXf 33223
#define MCDB_REFRESH_START_INDEXf 33224
#define MCDB_STAT_CFG_INDEXf 33225
#define MCDB_STAT_CFG_INDEX_MASKf 33226
#define MCDB_UPDATE_COLORf 33227
#define MCDISTRIBUTIONf 33228
#define MCDPf 33229
#define MCEPPHPRESENTf 33230
#define MCERRRJCTf 33231
#define MCFIFOERRf 33232
#define MCFIFOERRORINSTANCEf 33233
#define MCFIFOERRORPOINTERf 33234
#define MCFIFOERRORPORTBITMAPf 33235
#define MCFPf 33236
#define MCFP_COUNTf 33237
#define MCFP_UF_ERRf 33238
#define MCI0DISf 33239
#define MCI1DISf 33240
#define MCI2IPSBFMC0FCf 33241
#define MCI2IPSBFMC0FCMAPf 33242
#define MCI2IPSBFMC1FCf 33243
#define MCI2IPSBFMC1FCMAPf 33244
#define MCI2IPSBFMC2FCf 33245
#define MCI2IPSBFMC2FCMAPf 33246
#define MCI2IPSGFMCFCf 33247
#define MCI2IPSGFMCFCMAPf 33248
#define MCI2IPTBFMCFCMAPf 33249
#define MCI2IPTGFMCFCMAPf 33250
#define MCICNTENf 33251
#define MCIDXEf 33252
#define MCID_MASKf 33253
#define MCINGQSIGf 33254
#define MCI_DISf 33255
#define MCI_SOURCEf 33256
#define MCLBTP_0_ECC_1B_ERR_MASKf 33257
#define MCLBTP_0_ECC_2B_ERR_MASKf 33258
#define MCLBTP_0_INITIATE_ECC_1B_ERRf 33259
#define MCLBTP_0_INITIATE_ECC_2B_ERRf 33260
#define MCLBTP_1_ECC_1B_ERR_MASKf 33261
#define MCLBTP_1_ECC_2B_ERR_MASKf 33262
#define MCLBTP_1_INITIATE_ECC_1B_ERRf 33263
#define MCLBTP_1_INITIATE_ECC_2B_ERRf 33264
#define MCLBTP_2_ECC_1B_ERR_MASKf 33265
#define MCLBTP_2_ECC_2B_ERR_MASKf 33266
#define MCLBTP_2_INITIATE_ECC_1B_ERRf 33267
#define MCLBTP_2_INITIATE_ECC_2B_ERRf 33268
#define MCLBTP_3_ECC_1B_ERR_MASKf 33269
#define MCLBTP_3_ECC_2B_ERR_MASKf 33270
#define MCLBTP_3_INITIATE_ECC_1B_ERRf 33271
#define MCLBTP_3_INITIATE_ECC_2B_ERRf 33272
#define MCLBTS_0_ECC_1B_ERR_MASKf 33273
#define MCLBTS_0_ECC_2B_ERR_MASKf 33274
#define MCLBTS_0_INITIATE_ECC_1B_ERRf 33275
#define MCLBTS_0_INITIATE_ECC_2B_ERRf 33276
#define MCLBTS_1_ECC_1B_ERR_MASKf 33277
#define MCLBTS_1_ECC_2B_ERR_MASKf 33278
#define MCLBTS_1_INITIATE_ECC_1B_ERRf 33279
#define MCLBTS_1_INITIATE_ECC_2B_ERRf 33280
#define MCLBTS_2_ECC_1B_ERR_MASKf 33281
#define MCLBTS_2_ECC_2B_ERR_MASKf 33282
#define MCLBTS_2_INITIATE_ECC_1B_ERRf 33283
#define MCLBTS_2_INITIATE_ECC_2B_ERRf 33284
#define MCLBTS_3_ECC_1B_ERR_MASKf 33285
#define MCLBTS_3_ECC_2B_ERR_MASKf 33286
#define MCLBTS_3_INITIATE_ECC_1B_ERRf 33287
#define MCLBTS_3_INITIATE_ECC_2B_ERRf 33288
#define MCLINKUPf 33289
#define MCORMCLOWQUEUEWEIGHTf 33290
#define MCOUTLIFMSBf 33291
#define MCOUTMIRRORDISABLEf 33292
#define MCPRIORITYf 33293
#define MCQDB0f 33294
#define MCQDB0_TMf 33295
#define MCQDB1f 33296
#define MCQDB1_TMf 33297
#define MCQEf 33298
#define MCQE_FREE_PTR0f 33299
#define MCQE_FREE_PTR1f 33300
#define MCQE_FULL_THRESHOLDf 33301
#define MCQNf 33302
#define MCQ_FIFO_QEMPTYf 33303
#define MCQ_MCDS_PARALLELf 33304
#define MCQ_MODEf 33305
#define MCQ_SIZE_SELf 33306
#define MCRf 33307
#define MCRMEMORYECCERRORMASK_N_MASKf 33308
#define MCRMEMORYECCERROR_Nf 33309
#define MCRPFMODEf 33310
#define MCR_LIMIT_MC_HPf 33311
#define MCR_LIMIT_UCf 33312
#define MCR_MEMORY_ECC__NB_ERR_MASKf 33313
#define MCR_MEMORY_INITIATE_ECC_NB_ERRf 33314
#define MCSLOWUPDATESf 33315
#define MCSTf 33316
#define MCS_IC_AR_ARB_MI0f 33317
#define MCS_IC_AR_ARB_MI1f 33318
#define MCS_IC_AR_ARB_MI10f 33319
#define MCS_IC_AR_ARB_MI11f 33320
#define MCS_IC_AR_ARB_MI12f 33321
#define MCS_IC_AR_ARB_MI13f 33322
#define MCS_IC_AR_ARB_MI2f 33323
#define MCS_IC_AR_ARB_MI3f 33324
#define MCS_IC_AR_ARB_MI4f 33325
#define MCS_IC_AR_ARB_MI5f 33326
#define MCS_IC_AR_ARB_MI6f 33327
#define MCS_IC_AR_ARB_MI7f 33328
#define MCS_IC_AR_ARB_MI8f 33329
#define MCS_IC_AR_ARB_MI9f 33330
#define MCS_IC_AW_ARB_MI0f 33331
#define MCS_IC_AW_ARB_MI1f 33332
#define MCS_IC_AW_ARB_MI10f 33333
#define MCS_IC_AW_ARB_MI11f 33334
#define MCS_IC_AW_ARB_MI12f 33335
#define MCS_IC_AW_ARB_MI13f 33336
#define MCS_IC_AW_ARB_MI2f 33337
#define MCS_IC_AW_ARB_MI3f 33338
#define MCS_IC_AW_ARB_MI4f 33339
#define MCS_IC_AW_ARB_MI5f 33340
#define MCS_IC_AW_ARB_MI6f 33341
#define MCS_IC_AW_ARB_MI7f 33342
#define MCS_IC_AW_ARB_MI8f 33343
#define MCS_IC_AW_ARB_MI9f 33344
#define MCS_IC_CFG_REG_0f 33345
#define MCS_IC_CFG_REG_1f 33346
#define MCS_IC_CFG_REG_3f 33347
#define MCS_IC_ID_REG_0f 33348
#define MCS_IC_ID_REG_1f 33349
#define MCS_IC_ID_REG_2f 33350
#define MCS_IC_ID_REG_3f 33351
#define MCS_IC_PER_REG_0f 33352
#define MCS_IC_PER_REG_1f 33353
#define MCS_IC_PER_REG_2f 33354
#define MCS_IC_PER_REG_3f 33355
#define MCS_IC_RST_OVERRIDEf 33356
#define MCTRAVERSERATEf 33357
#define MCT_0_INITIATE_PAR_ERRf 33358
#define MCT_0_PARITY_ERR_MASKf 33359
#define MCT_1_INITIATE_PAR_ERRf 33360
#define MCT_1_PARITY_ERR_MASKf 33361
#define MCT_2_INITIATE_PAR_ERRf 33362
#define MCT_2_PARITY_ERR_MASKf 33363
#define MCT_3_INITIATE_PAR_ERRf 33364
#define MCT_3_PARITY_ERR_MASKf 33365
#define MCT_4_INITIATE_PAR_ERRf 33366
#define MCT_4_PARITY_ERR_MASKf 33367
#define MCT_5_INITIATE_PAR_ERRf 33368
#define MCT_5_PARITY_ERR_MASKf 33369
#define MCT_6_INITIATE_PAR_ERRf 33370
#define MCT_6_PARITY_ERR_MASKf 33371
#define MCT_7_INITIATE_PAR_ERRf 33372
#define MCT_7_PARITY_ERR_MASKf 33373
#define MCUC_SP0_BST_SELf 33374
#define MCUC_SP1_BST_SELf 33375
#define MCUC_SP2_BST_SELf 33376
#define MCUC_SP3_BST_SELf 33377
#define MCUC_SP_BST_STAT_IDf 33378
#define MCUC_SP_BST_STAT_TRIGGEREDf 33379
#define MCU_ENf 33380
#define MC_1_FIFOH_ECC_1B_ERR_MASKf 33381
#define MC_1_FIFOH_ECC_2B_ERR_MASKf 33382
#define MC_1_FIFOH_INITIATE_ECC_1B_ERRf 33383
#define MC_1_FIFOH_INITIATE_ECC_2B_ERRf 33384
#define MC_1_FIFOL_INITIATE_PAR_ERRf 33385
#define MC_1_FIFOL_PARITY_ERR_MASKf 33386
#define MC_2_FIFOH_ECC_1B_ERR_MASKf 33387
#define MC_2_FIFOH_ECC_2B_ERR_MASKf 33388
#define MC_2_FIFOH_INITIATE_ECC_1B_ERRf 33389
#define MC_2_FIFOH_INITIATE_ECC_2B_ERRf 33390
#define MC_2_FIFOL_INITIATE_PAR_ERRf 33391
#define MC_2_FIFOL_PARITY_ERR_MASKf 33392
#define MC_ASF_ENABLEf 33393
#define MC_BASEf 33394
#define MC_BMP_1f 33395
#define MC_BMP_2f 33396
#define MC_BMP_3f 33397
#define MC_BMP_4f 33398
#define MC_BMP_5f 33399
#define MC_BMP_6f 33400
#define MC_BMP_7f 33401
#define MC_BMP_8f 33402
#define MC_CLEARf 33403
#define MC_CNTX_0_HIGH_FIFO_AFf 33404
#define MC_CNTX_0_HIGH_FIFO_NRDYf 33405
#define MC_CNTX_0_LOW_FIFO_AFf 33406
#define MC_CNTX_0_LOW_FIFO_NRDYf 33407
#define MC_CNTX_1_HIGH_FIFO_AFf 33408
#define MC_CNTX_1_HIGH_FIFO_NRDYf 33409
#define MC_CNTX_1_LOW_FIFO_AFf 33410
#define MC_CNTX_1_LOW_FIFO_NRDYf 33411
#define MC_CNTX_2_HIGH_FIFO_AFf 33412
#define MC_CNTX_2_HIGH_FIFO_NRDYf 33413
#define MC_CNTX_2_LOW_FIFO_AFf 33414
#define MC_CNTX_2_LOW_FIFO_NRDYf 33415
#define MC_CNTX_3_HIGH_FIFO_AFf 33416
#define MC_CNTX_3_HIGH_FIFO_NRDYf 33417
#define MC_CNTX_3_LOW_FIFO_AFf 33418
#define MC_CNTX_3_LOW_FIFO_NRDYf 33419
#define MC_COS0_5_BMPf 33420
#define MC_COS1f 33421
#define MC_COS2f 33422
#define MC_COS_ENf 33423
#define MC_CPU_Q_BST_STAT_IDf 33424
#define MC_CPU_Q_BST_STAT_TRIGGEREDf 33425
#define MC_DB_CNTf 33426
#define MC_DB_CNT_MAX_VALf 33427
#define MC_DB_SP_0_CNTf 33428
#define MC_DB_SP_0_CNT_MAX_VALf 33429
#define MC_DB_SP_0_THf 33430
#define MC_DB_SP_1_CNTf 33431
#define MC_DB_SP_1_CNT_MAX_VALf 33432
#define MC_DB_SP_1_THf 33433
#define MC_DB_SP_FC_THf 33434
#define MC_DB_SP_TC_CNT_MAX_VAL_Nf 33435
#define MC_DB_SP_TC_CNT_Nf 33436
#define MC_DB_THf 33437
#define MC_DISTRIBUTIONf 33438
#define MC_EMPTYf 33439
#define MC_ENf 33440
#define MC_ENABLEf 33441
#define MC_ENQ_FIFO_ECC_1B_ERR_MASKf 33442
#define MC_ENQ_FIFO_ECC_2B_ERR_MASKf 33443
#define MC_ENQ_FIFO_INITIATE_ECC_1B_ERRf 33444
#define MC_ENQ_FIFO_INITIATE_ECC_2B_ERRf 33445
#define MC_ERR_RJCTf 33446
#define MC_EXT_ACCEPTf 33447
#define MC_FIELDf 33448
#define MC_FLAGf 33449
#define MC_FLOW_CTL_METHODf 33450
#define MC_GROUPf 33451
#define MC_GROUP_ERROR_POINTERf 33452
#define MC_GROUP_ERROR_TYPEf 33453
#define MC_GROUP_MODEf 33454
#define MC_HIGH_FIFO_ALMOST_FULLf 33455
#define MC_HIGH_FIFO_NRDYf 33456
#define MC_HP_FIFO_DP_0_THRESHOLDf 33457
#define MC_HP_FIFO_DP_1_THRESHOLDf 33458
#define MC_HP_FIFO_DP_2_THRESHOLDf 33459
#define MC_HP_FIFO_DP_3_THRESHOLDf 33460
#define MC_HP_FIFO_WATERMARK_MINf 33461
#define MC_IDf 33462
#define MC_ID_IN_FTMH_EXTf 33463
#define MC_ID_IN_USER_HEADER_2f 33464
#define MC_INDEXf 33465
#define MC_INDEX_CAPTf 33466
#define MC_INDEX_ERROR_TOCPUf 33467
#define MC_INDEX_MASKf 33468
#define MC_INDEX_VALUEf 33469
#define MC_INDIRECT_LIST_OF_FAPS_MODEf 33470
#define MC_INT_ACCEPTf 33471
#define MC_LINK_UPf 33472
#define MC_LOW_FIFO_ALMOST_FULLf 33473
#define MC_LOW_FIFO_ALMOST_FULL_1f 33474
#define MC_LOW_FIFO_NRDYf 33475
#define MC_LP_FIFO_DP_0_THRESHOLDf 33476
#define MC_LP_FIFO_DP_1_THRESHOLDf 33477
#define MC_LP_FIFO_DP_2_THRESHOLDf 33478
#define MC_LP_FIFO_DP_3_THRESHOLDf 33479
#define MC_LP_FIFO_WATERMARK_MINf 33480
#define MC_MASKf 33481
#define MC_METER_INDEXf 33482
#define MC_MIRROR_ACCEPT_SOPf 33483
#define MC_OR_MC_LOW_QUEUE_WEIGHTf 33484
#define MC_PD_CNTf 33485
#define MC_PD_CNT_MAX_VALf 33486
#define MC_PD_IF_CNT_MAX_VAL_Nf 33487
#define MC_PD_IF_CNT_Nf 33488
#define MC_PD_SP_0_CNTf 33489
#define MC_PD_SP_0_CNT_MAX_VALf 33490
#define MC_PD_SP_0_THf 33491
#define MC_PD_SP_1_CNTf 33492
#define MC_PD_SP_1_CNT_MAX_VALf 33493
#define MC_PD_SP_1_THf 33494
#define MC_PD_SP_FC_THf 33495
#define MC_PD_SP_TC_CNT_MAX_VAL_Nf 33496
#define MC_PD_SP_TC_CNT_Nf 33497
#define MC_PD_THf 33498
#define MC_PORTSP_BST_STAT_IDf 33499
#define MC_PORTSP_BST_STAT_TRIGGEREDf 33500
#define MC_PRIORITYf 33501
#define MC_Q_BST_STAT_IDf 33502
#define MC_Q_BST_STAT_TRIGGEREDf 33503
#define MC_REP_FIFO_0_WATERMARKf 33504
#define MC_REP_FIFO_1_WATERMARKf 33505
#define MC_REP_MEM_0_ECC__NB_ERR_MASKf 33506
#define MC_REP_MEM_0_INITIATE_ECC_NB_ERRf 33507
#define MC_REP_MEM_1_ECC__NB_ERR_MASKf 33508
#define MC_REP_MEM_1_INITIATE_ECC_NB_ERRf 33509
#define MC_RPF_MODEf 33510
#define MC_RSVD_DB_SP_0_CNTf 33511
#define MC_RSVD_DB_SP_1_CNTf 33512
#define MC_RSVD_PD_SP_0_CNTf 33513
#define MC_RSVD_PD_SP_1_CNTf 33514
#define MC_SC_ENf 33515
#define MC_SELf 33516
#define MC_SIZE_256_IF_CNT_MAX_VAL_Nf 33517
#define MC_SIZE_256_IF_CNT_Nf 33518
#define MC_SLOW_UPDATESf 33519
#define MC_SP0_BST_SELf 33520
#define MC_SP1_BST_SELf 33521
#define MC_SP2_BST_SELf 33522
#define MC_SP3_BST_SELf 33523
#define MC_SP_BST_STAT_IDf 33524
#define MC_SP_BST_STAT_TRIGGEREDf 33525
#define MC_TABLE_ENABLE_TDM_PRIORITYf 33526
#define MC_TABLE_MODEf 33527
#define MC_TBL_LKUPf 33528
#define MC_TMf 33529
#define MC_TRAVERSE_RATEf 33530
#define MC_TYPEf 33531
#define MC_USE_GLOBAL_LEN_ADJ_IDXf 33532
#define MC_VALUEf 33533
#define MC_WEIGHTf 33534
#define MDf 33535
#define MDB_A_CORRECTED_ERRORf 33536
#define MDB_A_CORRECTED_ERROR_DISINTf 33537
#define MDB_A_UNCORRECTED_ERRORf 33538
#define MDB_A_UNCORRECTED_ERROR_DISINTf 33539
#define MDB_B_CORRECTED_ERRORf 33540
#define MDB_B_CORRECTED_ERROR_DISINTf 33541
#define MDB_B_UNCORRECTED_ERRORf 33542
#define MDB_B_UNCORRECTED_ERROR_DISINTf 33543
#define MDB_ENABLE_ECCf 33544
#define MDB_FORCE_UNCORRECTABLE_ERRORf 33545
#define MDB_TMf 33546
#define MDC1_OEB_CTRLf 33547
#define MDC2_OEB_CTRLf 33548
#define MDCDIVf 33549
#define MDC_CYCLE_THf 33550
#define MDC_TRANSITION_ENf 33551
#define MDELf 33552
#define MDIOINITf 33553
#define MDIOINTf 33554
#define MDIOINTENf 33555
#define MDIOINTMASKf 33556
#define MDIOINTREGf 33557
#define MDIOREGS_RESETf 33558
#define MDIORESETf 33559
#define MDIOTOREGf 33560
#define MDIO_0_MODE_SELf 33561
#define MDIO_1_MODE_SELf 33562
#define MDIO_IDf 33563
#define MDIO_MEM_SELf 33564
#define MDIO_OUT_DELAYf 33565
#define MDIO_RDATA_DONEf 33566
#define MDIO_RD_STARTf 33567
#define MDIO_REG_ADDRf 33568
#define MDIO_SELf 33569
#define MDIO_TC_MODE_SELf 33570
#define MDIO_WR_DATAf 33571
#define MDIO_WR_STARTf 33572
#define MDIO_XG_MODE_SELf 33573
#define MDIVf 33574
#define MDIV_CH0f 33575
#define MDIV_CH1f 33576
#define MDIV_CH2f 33577
#define MDLf 33578
#define MDL_BITMAPf 33579
#define MDL_BITMAP_ACTIVEf 33580
#define MDL_BITMAP_PASSIVEf 33581
#define MDMf 33582
#define MDMDISECCf 33583
#define MDMECCERRf 33584
#define MDMECCFIXf 33585
#define MDM_ECC_1B_ERR_MASKf 33586
#define MDM_ECC_2B_ERR_MASKf 33587
#define MDM_INITIATE_ECC_1B_ERRf 33588
#define MDM_INITIATE_ECC_2B_ERRf 33589
#define MD_DEVADf 33590
#define MD_STf 33591
#define MEf 33592
#define MEASUREMENT_CALLIBRATIONf 33593
#define MED_CONGEST_COUNTf 33594
#define MED_CONGEST_PRIf 33595
#define MED_CONGEST_STICKY_STATEf 33596
#define MEFL2CPDROPBITMAPf 33597
#define MEFL2CPPEERBITMAPf 33598
#define MEFL2CPPROFILEf 33599
#define MEFL2CPTRANSPARENTBITMAPf 33600
#define MEF_L_2_CP_DROP_BITMAPf 33601
#define MEF_L_2_CP_PEER_BITMAPf 33602
#define MEF_L_2_CP_TRANSPARANT_BITMAPf 33603
#define MEF_L_2_CP_TRANSPARENT_BITMAPf 33604
#define MEM0_TMf 33605
#define MEM1_INTRf 33606
#define MEM1_INTR_DISINTf 33607
#define MEM1_IPMC_TBL_PAR_ERRf 33608
#define MEM1_IPMC_TBL_PAR_ERR_ENf 33609
#define MEM1_TMf 33610
#define MEM1_VLAN_TBL_PAR_ERRf 33611
#define MEM1_VLAN_TBL_PAR_ERR_ENf 33612
#define MEM2_RESERVEDf 33613
#define MEM2_TMf 33614
#define MEM3_TMf 33615
#define MEM4_TMf 33616
#define MEMBASEf 33617
#define MEMBERf 33618
#define MEMBER_0f 33619
#define MEMBER_1f 33620
#define MEMBER_ASSIGNMENT_MODEf 33621
#define MEMBER_BITMAPf 33622
#define MEMBER_BMP_PORTS_119_0f 33623
#define MEMBER_BMP_PORTS_169_120f 33624
#define MEMBER_COUNTf 33625
#define MEMBER_IDf 33626
#define MEMCLR_ON_RDf 33627
#define MEMCNTWIDTHf 33628
#define MEMFAILINTCOUNTf 33629
#define MEMIDf 33630
#define MEMIDX_OFFSETf 33631
#define MEMINDEXf 33632
#define MEMMAP_DECSf 33633
#define MEMORYf 33634
#define MEMORY0_BYTESf 33635
#define MEMORY0_CHIPSf 33636
#define MEMORY0_TYPEf 33637
#define MEMORY1_BYTESf 33638
#define MEMORY1_CHIPSf 33639
#define MEMORY1_TYPEf 33640
#define MEMORY_GROUP_ENABLEf 33641
#define MEMORY_IDf 33642
#define MEMORY_IDXf 33643
#define MEMORY_NUMBERf 33644
#define MEMORY_POWERDOWNf 33645
#define MEM_000_ECC_ERROR_ADDRESSf 33646
#define MEM_001_ECC_ERROR_ADDRESSf 33647
#define MEM_010_ECC_ERROR_ADDRESSf 33648
#define MEM_011_ECC_ERROR_ADDRESSf 33649
#define MEM_07100000f 33650
#define MEM_100_ECC_ERROR_ADDRESSf 33651
#define MEM_101_ECC_ERROR_ADDRESSf 33652
#define MEM_110_ECC_ERROR_ADDRESSf 33653
#define MEM_111_ECC_ERROR_ADDRESSf 33654
#define MEM_380000f 33655
#define MEM_92000f 33656
#define MEM_93000f 33657
#define MEM_94000f 33658
#define MEM_95000f 33659
#define MEM_ACC_ACKf 33660
#define MEM_ACC_ADDRf 33661
#define MEM_ACC_RD_WR_Nf 33662
#define MEM_ACC_REQf 33663
#define MEM_ACC_SIZEf 33664
#define MEM_ACC_USE_DYN_VDLf 33665
#define MEM_ACC_VIOf 33666
#define MEM_ADDRESSf 33667
#define MEM_A_ECC_ERROR_ADDRESSf 33668
#define MEM_BAD_ACCf 33669
#define MEM_BAD_ADDRf 33670
#define MEM_BAD_COR_Rf 33671
#define MEM_BAD_COR_Wf 33672
#define MEM_BAD_DATAf 33673
#define MEM_BAD_ECCf 33674
#define MEM_BAD_PROTf 33675
#define MEM_BAD_SBMAf 33676
#define MEM_BAD_SIZEf 33677
#define MEM_BAD_TRANSf 33678
#define MEM_BAD_UNCORf 33679
#define MEM_BAD_WRITEf 33680
#define MEM_B_ECC_ERROR_ADDRESSf 33681
#define MEM_CCNTf 33682
#define MEM_CLR_SNAPf 33683
#define MEM_CONFIGf 33684
#define MEM_CORf 33685
#define MEM_COR_Rf 33686
#define MEM_COR_Wf 33687
#define MEM_CTHRESHf 33688
#define MEM_C_ECC_ERROR_ADDRESSf 33689
#define MEM_EN_OPENf 33690
#define MEM_ERR_PROTf 33691
#define MEM_FAILf 33692
#define MEM_INITf 33693
#define MEM_INIT_DONEf 33694
#define MEM_INIT_DONE_DISINTf 33695
#define MEM_OPEN_BASE0f 33696
#define MEM_OPEN_BASE1f 33697
#define MEM_OPEN_BASE2f 33698
#define MEM_OPEN_BASE3f 33699
#define MEM_OPEN_ENA0f 33700
#define MEM_OPEN_ENA1f 33701
#define MEM_OPEN_ENA2f 33702
#define MEM_OPEN_ENA3f 33703
#define MEM_OPEN_END0f 33704
#define MEM_OPEN_END1f 33705
#define MEM_OPEN_END2f 33706
#define MEM_OPEN_END3f 33707
#define MEM_PAR_ERRf 33708
#define MEM_PAR_ERR_ENf 33709
#define MEM_PWR_SEQ_DONEf 33710
#define MEM_RESET_COMPLETEf 33711
#define MEM_RST_VALIDf 33712
#define MEM_SBMA_MISMATCHf 33713
#define MEM_SELf 33714
#define MEM_SIZEf 33715
#define MEM_START_ADDRf 33716
#define MEM_TMf 33717
#define MEM_TM00f 33718
#define MEM_TM01f 33719
#define MEM_TM10f 33720
#define MEM_TM11f 33721
#define MEM_TYPEf 33722
#define MEM_UNCORf 33723
#define MEPIDf 33724
#define MEP_BITMAP_FOR_PROFILE_0f 33725
#define MEP_BITMAP_FOR_PROFILE_1f 33726
#define MEP_BITMAP_FOR_PROFILE_2f 33727
#define MEP_BITMAP_FOR_PROFILE_3f 33728
#define MEP_DB_INITIATE_PAR_ERRf 33729
#define MEP_DB_PARITY_ERR_MASKf 33730
#define MEP_IDf 33731
#define MEP_PE_PROFILEf 33732
#define MEP_PROFILEf 33733
#define MEP_TYPEf 33734
#define MERGE_ENf 33735
#define MERGE_ST_BMPf 33736
#define MESHMODEf 33737
#define MESH_MODEf 33738
#define MESH_STATUS_0f 33739
#define MESH_STATUS_1f 33740
#define MESH_STATUS_2f 33741
#define MESH_STATUS_3f 33742
#define MESH_TOPOLOGYENABLEf 33743
#define MESH_TOPOLOGY_RESETf 33744
#define MESSAGEf 33745
#define MESSAGEENf 33746
#define MESSAGEFLOWIDf 33747
#define MESSAGETYPEf 33748
#define MESSAGE_ENf 33749
#define MESSAGE_FLOW_IDf 33750
#define MESSAGE_MODEf 33751
#define MESSAGE_READYf 33752
#define MESSAGE_READY_DISINTf 33753
#define MESSAGE_SIZEf 33754
#define MESSAGE_TYPEf 33755
#define MESSAGE_TYPE_0_COPY_TO_CPUf 33756
#define MESSAGE_TYPE_0_DROPf 33757
#define MESSAGE_TYPE_10_COPY_TO_CPUf 33758
#define MESSAGE_TYPE_10_DROPf 33759
#define MESSAGE_TYPE_11_COPY_TO_CPUf 33760
#define MESSAGE_TYPE_11_DROPf 33761
#define MESSAGE_TYPE_12_COPY_TO_CPUf 33762
#define MESSAGE_TYPE_12_DROPf 33763
#define MESSAGE_TYPE_13_COPY_TO_CPUf 33764
#define MESSAGE_TYPE_13_DROPf 33765
#define MESSAGE_TYPE_14_COPY_TO_CPUf 33766
#define MESSAGE_TYPE_14_DROPf 33767
#define MESSAGE_TYPE_15_COPY_TO_CPUf 33768
#define MESSAGE_TYPE_15_DROPf 33769
#define MESSAGE_TYPE_1_COPY_TO_CPUf 33770
#define MESSAGE_TYPE_1_DROPf 33771
#define MESSAGE_TYPE_2_COPY_TO_CPUf 33772
#define MESSAGE_TYPE_2_DROPf 33773
#define MESSAGE_TYPE_3_COPY_TO_CPUf 33774
#define MESSAGE_TYPE_3_DROPf 33775
#define MESSAGE_TYPE_4_COPY_TO_CPUf 33776
#define MESSAGE_TYPE_4_DROPf 33777
#define MESSAGE_TYPE_5_COPY_TO_CPUf 33778
#define MESSAGE_TYPE_5_DROPf 33779
#define MESSAGE_TYPE_6_COPY_TO_CPUf 33780
#define MESSAGE_TYPE_6_DROPf 33781
#define MESSAGE_TYPE_7_COPY_TO_CPUf 33782
#define MESSAGE_TYPE_7_DROPf 33783
#define MESSAGE_TYPE_8_COPY_TO_CPUf 33784
#define MESSAGE_TYPE_8_DROPf 33785
#define MESSAGE_TYPE_9_COPY_TO_CPUf 33786
#define MESSAGE_TYPE_9_DROPf 33787
#define META_SELf 33788
#define METERACTIONENABLEf 33789
#define METERENf 33790
#define METERING_CLK_ENf 33791
#define METERPTR0f 33792
#define METERPTR0OWf 33793
#define METERPTR1f 33794
#define METERPTR1OWf 33795
#define METERUPDATEALLCOPIESf 33796
#define METER_BUCKET_OVERFLOW_ERRORf 33797
#define METER_BUCKET_OVERFLOW_ERROR_DISINTf 33798
#define METER_DISABLEf 33799
#define METER_ENABLEf 33800
#define METER_ERROR_COLORf 33801
#define METER_ERROR_MASKf 33802
#define METER_EVEN_SLICE_0_CORRECTED_ERRORf 33803
#define METER_EVEN_SLICE_0_CORRECTED_ERROR_DISINTf 33804
#define METER_EVEN_SLICE_0_ENABLE_ECCf 33805
#define METER_EVEN_SLICE_0_ERROR_ADDRf 33806
#define METER_EVEN_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 33807
#define METER_EVEN_SLICE_0_INITf 33808
#define METER_EVEN_SLICE_0_INIT_DONEf 33809
#define METER_EVEN_SLICE_0_INIT_DONE_DISINTf 33810
#define METER_EVEN_SLICE_0_UNCORRECTED_ERRORf 33811
#define METER_EVEN_SLICE_0_UNCORRECTED_ERROR_DISINTf 33812
#define METER_EVEN_SLICE_1_CORRECTED_ERRORf 33813
#define METER_EVEN_SLICE_1_CORRECTED_ERROR_DISINTf 33814
#define METER_EVEN_SLICE_1_ENABLE_ECCf 33815
#define METER_EVEN_SLICE_1_ERROR_ADDRf 33816
#define METER_EVEN_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 33817
#define METER_EVEN_SLICE_1_INITf 33818
#define METER_EVEN_SLICE_1_INIT_DONEf 33819
#define METER_EVEN_SLICE_1_INIT_DONE_DISINTf 33820
#define METER_EVEN_SLICE_1_UNCORRECTED_ERRORf 33821
#define METER_EVEN_SLICE_1_UNCORRECTED_ERROR_DISINTf 33822
#define METER_EVEN_SLICE_2_CORRECTED_ERRORf 33823
#define METER_EVEN_SLICE_2_CORRECTED_ERROR_DISINTf 33824
#define METER_EVEN_SLICE_2_ENABLE_ECCf 33825
#define METER_EVEN_SLICE_2_ERROR_ADDRf 33826
#define METER_EVEN_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 33827
#define METER_EVEN_SLICE_2_INITf 33828
#define METER_EVEN_SLICE_2_INIT_DONEf 33829
#define METER_EVEN_SLICE_2_INIT_DONE_DISINTf 33830
#define METER_EVEN_SLICE_2_UNCORRECTED_ERRORf 33831
#define METER_EVEN_SLICE_2_UNCORRECTED_ERROR_DISINTf 33832
#define METER_EVEN_SLICE_3_CORRECTED_ERRORf 33833
#define METER_EVEN_SLICE_3_CORRECTED_ERROR_DISINTf 33834
#define METER_EVEN_SLICE_3_ENABLE_ECCf 33835
#define METER_EVEN_SLICE_3_ERROR_ADDRf 33836
#define METER_EVEN_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 33837
#define METER_EVEN_SLICE_3_INITf 33838
#define METER_EVEN_SLICE_3_INIT_DONEf 33839
#define METER_EVEN_SLICE_3_INIT_DONE_DISINTf 33840
#define METER_EVEN_SLICE_3_UNCORRECTED_ERRORf 33841
#define METER_EVEN_SLICE_3_UNCORRECTED_ERROR_DISINTf 33842
#define METER_GRANf 33843
#define METER_GRANULARITYf 33844
#define METER_IDf 33845
#define METER_INDEX_EVENf 33846
#define METER_INDEX_EVEN_RESERVEDf 33847
#define METER_INDEX_ODDf 33848
#define METER_INDEX_ODD_RESERVEDf 33849
#define METER_MODEf 33850
#define METER_MODE_MODIFIERf 33851
#define METER_MODIFIERf 33852
#define METER_MONITOR_COUNTER_CORRECTED_ERRORf 33853
#define METER_MONITOR_COUNTER_CORRECTED_ERROR_DISINTf 33854
#define METER_MONITOR_COUNTER_ENABLE_ECCf 33855
#define METER_MONITOR_COUNTER_FORCE_ERRORf 33856
#define METER_MONITOR_COUNTER_INITf 33857
#define METER_MONITOR_COUNTER_INIT_DONEf 33858
#define METER_MONITOR_COUNTER_TM0f 33859
#define METER_MONITOR_COUNTER_TM1f 33860
#define METER_MONITOR_COUNTER_UNCORRECTED_ERRORf 33861
#define METER_MONITOR_COUNTER_UNCORRECTED_ERROR_DISINTf 33862
#define METER_MUX_DATA_STAGING_PARITY_ENf 33863
#define METER_ODD_SLICE_0_CORRECTED_ERRORf 33864
#define METER_ODD_SLICE_0_CORRECTED_ERROR_DISINTf 33865
#define METER_ODD_SLICE_0_ENABLE_ECCf 33866
#define METER_ODD_SLICE_0_ERROR_ADDRf 33867
#define METER_ODD_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 33868
#define METER_ODD_SLICE_0_INITf 33869
#define METER_ODD_SLICE_0_INIT_DONEf 33870
#define METER_ODD_SLICE_0_INIT_DONE_DISINTf 33871
#define METER_ODD_SLICE_0_UNCORRECTED_ERRORf 33872
#define METER_ODD_SLICE_0_UNCORRECTED_ERROR_DISINTf 33873
#define METER_ODD_SLICE_1_CORRECTED_ERRORf 33874
#define METER_ODD_SLICE_1_CORRECTED_ERROR_DISINTf 33875
#define METER_ODD_SLICE_1_ENABLE_ECCf 33876
#define METER_ODD_SLICE_1_ERROR_ADDRf 33877
#define METER_ODD_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 33878
#define METER_ODD_SLICE_1_INITf 33879
#define METER_ODD_SLICE_1_INIT_DONEf 33880
#define METER_ODD_SLICE_1_INIT_DONE_DISINTf 33881
#define METER_ODD_SLICE_1_UNCORRECTED_ERRORf 33882
#define METER_ODD_SLICE_1_UNCORRECTED_ERROR_DISINTf 33883
#define METER_ODD_SLICE_2_CORRECTED_ERRORf 33884
#define METER_ODD_SLICE_2_CORRECTED_ERROR_DISINTf 33885
#define METER_ODD_SLICE_2_ENABLE_ECCf 33886
#define METER_ODD_SLICE_2_ERROR_ADDRf 33887
#define METER_ODD_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 33888
#define METER_ODD_SLICE_2_INITf 33889
#define METER_ODD_SLICE_2_INIT_DONEf 33890
#define METER_ODD_SLICE_2_INIT_DONE_DISINTf 33891
#define METER_ODD_SLICE_2_UNCORRECTED_ERRORf 33892
#define METER_ODD_SLICE_2_UNCORRECTED_ERROR_DISINTf 33893
#define METER_ODD_SLICE_3_CORRECTED_ERRORf 33894
#define METER_ODD_SLICE_3_CORRECTED_ERROR_DISINTf 33895
#define METER_ODD_SLICE_3_ENABLE_ECCf 33896
#define METER_ODD_SLICE_3_ERROR_ADDRf 33897
#define METER_ODD_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 33898
#define METER_ODD_SLICE_3_INITf 33899
#define METER_ODD_SLICE_3_INIT_DONEf 33900
#define METER_ODD_SLICE_3_INIT_DONE_DISINTf 33901
#define METER_ODD_SLICE_3_UNCORRECTED_ERRORf 33902
#define METER_ODD_SLICE_3_UNCORRECTED_ERROR_DISINTf 33903
#define METER_PAIR_INDEXf 33904
#define METER_PAIR_INDEX_EVENf 33905
#define METER_PAIR_INDEX_ODDf 33906
#define METER_PAIR_MODEf 33907
#define METER_PAIR_MODE_MODIFIERf 33908
#define METER_PAIR_POOL_INDEXf 33909
#define METER_PAIR_POOL_NUMBERf 33910
#define METER_PAIR_POOL_RESERVED_0f 33911
#define METER_PAIR_POOL_RESERVED_1f 33912
#define METER_PARITY_ENf 33913
#define METER_PORT_NUMf 33914
#define METER_PROFILE_CORRECTED_ERRORf 33915
#define METER_PROFILE_CORRECTED_ERROR_DISINTf 33916
#define METER_PROFILE_ENABLE_ECCf 33917
#define METER_PROFILE_FORCE_ERRORf 33918
#define METER_PROFILE_INITf 33919
#define METER_PROFILE_INIT_DONEf 33920
#define METER_PROFILE_PMf 33921
#define METER_PROFILE_TMf 33922
#define METER_PROFILE_UNCORRECTED_ERRORf 33923
#define METER_PROFILE_UNCORRECTED_ERROR_DISINTf 33924
#define METER_RESOLUTIONf 33925
#define METER_RSP_BKTf 33926
#define METER_SETf 33927
#define METER_SET_ENABLEf 33928
#define METER_SHARING_MODEf 33929
#define METER_SHARING_MODE_MODIFIERf 33930
#define METER_SPAREf 33931
#define METER_TEST_EVENf 33932
#define METER_TEST_ODDf 33933
#define METER_TRAFFIC_CLASS_BITMAPf 33934
#define METER_UPDATE_EVENf 33935
#define METER_UPDATE_ODDf 33936
#define METHODf 33937
#define MFf 33938
#define MFIFO_ERRf 33939
#define MGIDf 33940
#define MGID_PKT0f 33941
#define MGID_PKT1f 33942
#define MGID_RSVDf 33943
#define MGMT_FRAME_COSf 33944
#define MGMT_FRAME_DPf 33945
#define MGR_EVNT_ERRf 33946
#define MGR_NS_AT_RSTf 33947
#define MHf 33948
#define MH0f 33949
#define MH1f 33950
#define MH2f 33951
#define MH3f 33952
#define MHMf 33953
#define MHZf 33954
#define MH_0f 33955
#define MH_1f 33956
#define MH_2f 33957
#define MH_3f 33958
#define MH_BYTES_0_3f 33959
#define MH_BYTES_12_15f 33960
#define MH_BYTES_4_7f 33961
#define MH_BYTES_8_11f 33962
#define MH_CTRL_SELECTf 33963
#define MH_INBANDf 33964
#define MH_INGRESS_TAGGEDf 33965
#define MH_INGRESS_TAGGED_SELf 33966
#define MH_L3f 33967
#define MH_OPCODEf 33968
#define MH_OPCODE_OVERLAYf 33969
#define MH_PFMf 33970
#define MH_PRI0f 33971
#define MH_PRI1f 33972
#define MH_PRI10f 33973
#define MH_PRI11f 33974
#define MH_PRI12f 33975
#define MH_PRI13f 33976
#define MH_PRI14f 33977
#define MH_PRI15f 33978
#define MH_PRI2f 33979
#define MH_PRI3f 33980
#define MH_PRI4f 33981
#define MH_PRI5f 33982
#define MH_PRI6f 33983
#define MH_PRI7f 33984
#define MH_PRI8f 33985
#define MH_PRI9f 33986
#define MH_PRIORITYf 33987
#define MH_SRC_PID_ENABLEf 33988
#define MH_TCf 33989
#define MH_TC_MAP_ENABLEf 33990
#define MH_VALIDf 33991
#define MIB1_CORRECTED_ERRORf 33992
#define MIB1_CORRECTED_ERROR_MASKf 33993
#define MIB1_ENABLE_ECCf 33994
#define MIB1_FORCE_UNCORRECTABLE_ERRORf 33995
#define MIB1_UNCORRECTED_ERRORf 33996
#define MIB1_UNCORRECTED_ERROR_MASKf 33997
#define MIB2_CORRECTED_ERRORf 33998
#define MIB2_CORRECTED_ERROR_MASKf 33999
#define MIB2_ENABLE_ECCf 34000
#define MIB2_FORCE_UNCORRECTABLE_ERRORf 34001
#define MIB2_UNCORRECTED_ERRORf 34002
#define MIB2_UNCORRECTED_ERROR_MASKf 34003
#define MIB3_CORRECTED_ERRORf 34004
#define MIB3_CORRECTED_ERROR_MASKf 34005
#define MIB3_ENABLE_ECCf 34006
#define MIB3_FORCE_UNCORRECTABLE_ERRORf 34007
#define MIB3_UNCORRECTED_ERRORf 34008
#define MIB3_UNCORRECTED_ERROR_MASKf 34009
#define MIB4_CORRECTED_ERRORf 34010
#define MIB4_CORRECTED_ERROR_MASKf 34011
#define MIB4_ENABLE_ECCf 34012
#define MIB4_FORCE_UNCORRECTABLE_ERRORf 34013
#define MIB4_UNCORRECTED_ERRORf 34014
#define MIB4_UNCORRECTED_ERROR_MASKf 34015
#define MIB5_CORRECTED_ERRORf 34016
#define MIB5_CORRECTED_ERROR_MASKf 34017
#define MIB5_ENABLE_ECCf 34018
#define MIB5_FORCE_UNCORRECTABLE_ERRORf 34019
#define MIB5_UNCORRECTED_ERRORf 34020
#define MIB5_UNCORRECTED_ERROR_MASKf 34021
#define MIB_RD_RESET_ENf 34022
#define MIB_RSC0_MEMf 34023
#define MIB_RSC0_MEM_EN_COR_ERR_RPTf 34024
#define MIB_RSC0_MEM_ERRf 34025
#define MIB_RSC1_MEMf 34026
#define MIB_RSC1_MEM_EN_COR_ERR_RPTf 34027
#define MIB_RSC1_MEM_ERRf 34028
#define MIB_RSC_0_MEMf 34029
#define MIB_RSC_0_MEM_ERRf 34030
#define MIB_RSC_1_MEMf 34031
#define MIB_RSC_1_MEM_ERRf 34032
#define MIB_RSC_DATA_HI_TMf 34033
#define MIB_RSC_DATA_LO_TMf 34034
#define MIB_RSC_MEM0f 34035
#define MIB_RSC_MEM0_ERRf 34036
#define MIB_RSC_MEM0_TMf 34037
#define MIB_RSC_MEM1f 34038
#define MIB_RSC_MEM1_ERRf 34039
#define MIB_RSC_MEM1_TMf 34040
#define MIB_RSC_MEM2f 34041
#define MIB_RSC_MEM2_ERRf 34042
#define MIB_RSC_MEM2_TMf 34043
#define MIB_RSC_MEM3f 34044
#define MIB_RSC_MEM3_ERRf 34045
#define MIB_RSC_MEM4f 34046
#define MIB_RSC_MEM4_ERRf 34047
#define MIB_RSC_MEM_ENf 34048
#define MIB_RX_FIFOf 34049
#define MIB_RX_INTf 34050
#define MIB_RX_INTENf 34051
#define MIB_RX_OVERFLOWINTf 34052
#define MIB_RX_OVERFLOWINTENf 34053
#define MIB_TSC0_MEMf 34054
#define MIB_TSC0_MEM_EN_COR_ERR_RPTf 34055
#define MIB_TSC0_MEM_ERRf 34056
#define MIB_TSC1_MEMf 34057
#define MIB_TSC1_MEM_EN_COR_ERR_RPTf 34058
#define MIB_TSC1_MEM_ERRf 34059
#define MIB_TSC_0_MEMf 34060
#define MIB_TSC_0_MEM_ERRf 34061
#define MIB_TSC_1_MEMf 34062
#define MIB_TSC_1_MEM_ERRf 34063
#define MIB_TSC_DATA_HI_TMf 34064
#define MIB_TSC_DATA_LO_TMf 34065
#define MIB_TSC_MEM0f 34066
#define MIB_TSC_MEM0_ERRf 34067
#define MIB_TSC_MEM0_TMf 34068
#define MIB_TSC_MEM1f 34069
#define MIB_TSC_MEM1_ERRf 34070
#define MIB_TSC_MEM1_TMf 34071
#define MIB_TSC_MEM2f 34072
#define MIB_TSC_MEM2_ERRf 34073
#define MIB_TSC_MEM2_TMf 34074
#define MIB_TSC_MEM3f 34075
#define MIB_TSC_MEM3_ERRf 34076
#define MIB_TSC_MEM_ENf 34077
#define MIB_TX_FIFOf 34078
#define MIB_TX_INTf 34079
#define MIB_TX_INTENf 34080
#define MIB_TX_OVERFLOWINTf 34081
#define MIB_TX_OVERFLOWINTENf 34082
#define MIDL_RX_ENf 34083
#define MIDL_TX_ENf 34084
#define MIDPKTf 34085
#define MIDPKT_SHAPE_ENABLEf 34086
#define MIDPKT_SHAPE_EN_31_0f 34087
#define MIDPKT_SHAPE_EN_41_32f 34088
#define MIDPKT_SHAPE_MODEf 34089
#define MID_PR_MUL_QUE_HIGHf 34090
#define MID_PR_MUL_QUE_LOWf 34091
#define MIEf 34092
#define MIFGf 34093
#define MIIM_ADDR_MAP_ENABLEf 34094
#define MIIM_CYCLEf 34095
#define MIIM_DEVICE_ADDRESSf 34096
#define MIIM_DEVICE_ADDRESS_ENABLEf 34097
#define MIIM_FLIP_STATUS_BITf 34098
#define MIIM_LINK_SCAN_ENf 34099
#define MIIM_LINK_STATUS_BIT_POSITIONf 34100
#define MIIM_OPN_DONEf 34101
#define MIIM_OP_DONEf 34102
#define MIIM_PAUSE_SCAN_ENf 34103
#define MIIM_RD_STARTf 34104
#define MIIM_SCAN_BUSYf 34105
#define MIIM_WR_STARTf 34106
#define MII_EEE_LPI_TIMERf 34107
#define MII_EEE_WAKE_TIMERf 34108
#define MIM__ADD_ISID_TO_MACDAf 34109
#define MIM__ASSOCIATED_DATAf 34110
#define MIM__BC_DROPf 34111
#define MIM__BMACSAf 34112
#define MIM__BMACSA_MASKf 34113
#define MIM__BVIDf 34114
#define MIM__BVID_MASKf 34115
#define MIM__BVID_VALIDf 34116
#define MIM__CLASS_IDf 34117
#define MIM__DELETE_VNTAGf 34118
#define MIM__DOT1P_MAPPING_PTRf 34119
#define MIM__DOT1P_PRI_SELECTf 34120
#define MIM__DVPf 34121
#define MIM__DVP_IS_ENNIf 34122
#define MIM__DVP_IS_NETWORK_PORTf 34123
#define MIM__DVP_NETWORK_GROUPf 34124
#define MIM__EH_QUEUE_TAGf 34125
#define MIM__EH_TAG_TYPEf 34126
#define MIM__EH_TMf 34127
#define MIM__FLEX_CTR_BASE_COUNTER_IDXf 34128
#define MIM__FLEX_CTR_OFFSET_MODEf 34129
#define MIM__FLEX_CTR_POOL_NUMBERf 34130
#define MIM__HG_ADD_SYS_RSVD_VIDf 34131
#define MIM__HG_CHANGE_DESTINATIONf 34132
#define MIM__HG_HDR_SELf 34133
#define MIM__HG_L3_OVERRIDEf 34134
#define MIM__HG_LEARN_OVERRIDEf 34135
#define MIM__HG_MC_DST_MODIDf 34136
#define MIM__HG_MC_DST_PORT_NUMf 34137
#define MIM__HG_MODIFY_ENABLEf 34138
#define MIM__INTF_NUMf 34139
#define MIM__ISID_LOOKUP_KEY_CONTROLf 34140
#define MIM__ISID_LOOKUP_TYPEf 34141
#define MIM__KEYf 34142
#define MIM__KEY_TYPE_MASKf 34143
#define MIM__MAC_DA_PROFILE_INDEXf 34144
#define MIM__MASKf 34145
#define MIM__NEW_CFIf 34146
#define MIM__NEW_PRIf 34147
#define MIM__RESERVEDf 34148
#define MIM__RESERVED_0f 34149
#define MIM__RESERVED_1f 34150
#define MIM__RESERVED_2f 34151
#define MIM__RESERVED_3f 34152
#define MIM__RESERVED_DATAf 34153
#define MIM__RESERVED_KEYf 34154
#define MIM__RESERVED_MASKf 34155
#define MIM__RSVD_DVPf 34156
#define MIM__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 34157
#define MIM__RSVD_FLEX_CTR_POOL_NUMBERf 34158
#define MIM__RSVD_MAC_DA_PROFILE_INDEXf 34159
#define MIM__SGLPf 34160
#define MIM__SGLP_MASKf 34161
#define MIM__UMC_DROPf 34162
#define MIM__USE_VINTF_CTR_IDXf 34163
#define MIM__UUC_DROPf 34164
#define MIM__VINTF_CTR_IDXf 34165
#define MIM_ENABLE_DEFAULT_NETWORK_SVPf 34166
#define MIM_EN_DEF_NETWORK_SVPf 34167
#define MIM_ISID__BMACSAf 34168
#define MIM_ISID__BVIDf 34169
#define MIM_ISID__DATAf 34170
#define MIM_ISID__DATA_0f 34171
#define MIM_ISID__DATA_1f 34172
#define MIM_ISID__DOT1P_MAPPING_PTRf 34173
#define MIM_ISID__DVPf 34174
#define MIM_ISID__DVP_RESERVEDf 34175
#define MIM_ISID__FLEX_CTR_BASE_COUNTER_IDXf 34176
#define MIM_ISID__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 34177
#define MIM_ISID__FLEX_CTR_OFFSET_MODEf 34178
#define MIM_ISID__FLEX_CTR_POOL_NUMBERf 34179
#define MIM_ISID__FLEX_CTR_POOL_NUMBER_RESERVEDf 34180
#define MIM_ISID__HASH_LSBf 34181
#define MIM_ISID__ISIDf 34182
#define MIM_ISID__ISID_DOT1P_PRI_SELECTf 34183
#define MIM_ISID__KEYf 34184
#define MIM_ISID__KEY_0f 34185
#define MIM_ISID__NEW_CFIf 34186
#define MIM_ISID__NEW_PRIf 34187
#define MIM_ISID__RESERVEDf 34188
#define MIM_ISID__RESERVED_0f 34189
#define MIM_ISID__RESERVED_1f 34190
#define MIM_ISID__RESERVED_104_104f 34191
#define MIM_ISID__RESERVED_209_131f 34192
#define MIM_ISID__RSVD_DVPf 34193
#define MIM_ISID__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 34194
#define MIM_ISID__RSVD_FLEX_CTR_POOL_NUMBERf 34195
#define MIM_ISID__RSVD_SVPf 34196
#define MIM_ISID__RSVD_VFIf 34197
#define MIM_ISID__SD_TAG_ACTION_IF_NOT_PRESENTf 34198
#define MIM_ISID__SD_TAG_ACTION_IF_PRESENTf 34199
#define MIM_ISID__SD_TAG_DOT1P_PRI_SELECTf 34200
#define MIM_ISID__SD_TAG_REMARK_CFIf 34201
#define MIM_ISID__SD_TAG_TPID_INDEXf 34202
#define MIM_ISID__SD_TAG_VIDf 34203
#define MIM_ISID__SVPf 34204
#define MIM_ISID__VFIf 34205
#define MIM_ISID__VFI_RESERVEDf 34206
#define MIM_MC_PROXY_ENABLEf 34207
#define MIM_MC_TERM_ENABLEf 34208
#define MIM_NVP__BMACSAf 34209
#define MIM_NVP__BVIDf 34210
#define MIM_NVP__DATAf 34211
#define MIM_NVP__DATA_0f 34212
#define MIM_NVP__DATA_1f 34213
#define MIM_NVP__DROP_DATA_ENABLEf 34214
#define MIM_NVP__FLEX_CTR_BASE_COUNTER_IDXf 34215
#define MIM_NVP__FLEX_CTR_OFFSET_MODEf 34216
#define MIM_NVP__FLEX_CTR_POOL_NUMBERf 34217
#define MIM_NVP__HASH_LSBf 34218
#define MIM_NVP__ISID_LOOKUP_TYPEf 34219
#define MIM_NVP__KEYf 34220
#define MIM_NVP__KEY_0f 34221
#define MIM_NVP__MODULE_IDf 34222
#define MIM_NVP__PORT_NUMf 34223
#define MIM_NVP__RESERVED_0f 34224
#define MIM_NVP__RESERVED_104_100f 34225
#define MIM_NVP__RESERVED_209_123f 34226
#define MIM_NVP__RESERVED_99_99f 34227
#define MIM_NVP__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 34228
#define MIM_NVP__RSVD_FLEX_CTR_POOL_NUMBERf 34229
#define MIM_NVP__RSVD_SVPf 34230
#define MIM_NVP__RX_PROT_GROUPf 34231
#define MIM_NVP__SOURCE_FIELDf 34232
#define MIM_NVP__SVPf 34233
#define MIM_NVP__SVP_RESERVEDf 34234
#define MIM_NVP__Tf 34235
#define MIM_NVP__TGIDf 34236
#define MIM_OUTER_BITMAP_Af 34237
#define MIM_OUTER_BITMAP_Bf 34238
#define MIM_PAYLOAD_BITMAP_Af 34239
#define MIM_PAYLOAD_BITMAP_Bf 34240
#define MIM_PAYLOAD_HASH_SELECT_Af 34241
#define MIM_PAYLOAD_HASH_SELECT_Bf 34242
#define MIM_PAYLOAD_L3_BITMAP_Af 34243
#define MIM_PAYLOAD_L3_BITMAP_Bf 34244
#define MIM_PAYLOAD_TPID_ENABLEf 34245
#define MIM_TERMINATION_ALLOWEDf 34246
#define MIM_TERM_ENABLEf 34247
#define MINAVRGTHf 34248
#define MINCNTf 34249
#define MINCONFIGf 34250
#define MINDLYf 34251
#define MINDSP_Nf 34252
#define MINIMUM_HOLD_TIME_3_0f 34253
#define MINIUSCNTOVFf 34254
#define MINIUSCNTOVFMASKf 34255
#define MINI_USCNT_OVFf 34256
#define MINI_USCNT_OVF_MASKf 34257
#define MINLMTf 34258
#define MINLMTPKTf 34259
#define MINORf 34260
#define MINORGPACKETSIZEf 34261
#define MINOR_REVf 34262
#define MINPACKETSIZEf 34263
#define MINREADCOMMANDSf 34264
#define MINSPCONFIGf 34265
#define MIN_AVRG_THf 34266
#define MIN_BKTf 34267
#define MIN_BUCKETf 34268
#define MIN_BUFFSf 34269
#define MIN_BWf 34270
#define MIN_BW_MASKf 34271
#define MIN_BW_VALUEf 34272
#define MIN_CAP_BYTESf 34273
#define MIN_COUNTf 34274
#define MIN_CR_BALf 34275
#define MIN_CR_BAL_QUEUEf 34276
#define MIN_DC_SPACEf 34277
#define MIN_DELAYf 34278
#define MIN_DLYf 34279
#define MIN_DSPf 34280
#define MIN_ENABLEf 34281
#define MIN_FIRST_READ_DELAYf 34282
#define MIN_FRM_SIZEf 34283
#define MIN_HI_THD_SELf 34284
#define MIN_IDXf 34285
#define MIN_INCOMING_HOPCOUNTf 34286
#define MIN_IN_PROFILE_FLAGf 34287
#define MIN_LABEL_OF_RANGEf 34288
#define MIN_LIMITf 34289
#define MIN_LIVE_TIME_PROFILEf 34290
#define MIN_LOAD_BALANCE_LEVELf 34291
#define MIN_LO_THD_SELf 34292
#define MIN_METER_GRANf 34293
#define MIN_NUM_TAGS_EMPTYf 34294
#define MIN_ORG_PACKET_SIZEf 34295
#define MIN_OUT_PROFILE_FLAGf 34296
#define MIN_PACKET_SIZEf 34297
#define MIN_PAGES_DATAf 34298
#define MIN_PAGES_HEADERf 34299
#define MIN_PAGES_HEADER_DELTAf 34300
#define MIN_PKT_SIZEf 34301
#define MIN_PLUS_CAP_ENABLEf 34302
#define MIN_READ_COMMANDSf 34303
#define MIN_RECORD_LIFEf 34304
#define MIN_REFRESHf 34305
#define MIN_REF_RATEf 34306
#define MIN_RX_INTERVAL_PTRf 34307
#define MIN_RX_PKT_LEN_16Bf 34308
#define MIN_SHAPER_BUCKET_OVERFLOW_L0f 34309
#define MIN_SHAPER_BUCKET_OVERFLOW_L0_DISINTf 34310
#define MIN_SHAPER_BUCKET_OVERFLOW_L1f 34311
#define MIN_SHAPER_BUCKET_OVERFLOW_L1_DISINTf 34312
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_LOWERf 34313
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_LOWER_DISINTf 34314
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_UPPERf 34315
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_UPPER_DISINTf 34316
#define MIN_SHAPER_BUCKET_UNDERFLOW_L0f 34317
#define MIN_SHAPER_BUCKET_UNDERFLOW_L0_DISINTf 34318
#define MIN_SHAPER_BUCKET_UNDERFLOW_L1f 34319
#define MIN_SHAPER_BUCKET_UNDERFLOW_L1_DISINTf 34320
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_LOWERf 34321
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_LOWER_DISINTf 34322
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_UPPERf 34323
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_UPPER_DISINTf 34324
#define MIN_SPf 34325
#define MIN_TCPHDR_SIZEf 34326
#define MIN_TFRAGf 34327
#define MIN_THDf 34328
#define MIN_THD_SELf 34329
#define MIN_THLDf 34330
#define MIN_THRESH1f 34331
#define MIN_THRESH2f 34332
#define MIN_THRESHOLDf 34333
#define MIN_TIMEf 34334
#define MIN_TX_INTERVAL_PTRf 34335
#define MIN_TYPEf 34336
#define MIP_BITMAP_FOR_PROFILE_0f 34337
#define MIP_BITMAP_FOR_PROFILE_1f 34338
#define MIP_BITMAP_FOR_PROFILE_2f 34339
#define MIP_BITMAP_FOR_PROFILE_3f 34340
#define MIRR0_INTf 34341
#define MIRR0_LOCAL_MTP_CAPTf 34342
#define MIRR0_PP_PORT_CAPTf 34343
#define MIRR0_QUEUEf 34344
#define MIRR0_QUEUE_NUM_CAPTf 34345
#define MIRR1_INTf 34346
#define MIRR1_LOCAL_MTP_CAPTf 34347
#define MIRR1_PP_PORT_CAPTf 34348
#define MIRR1_QUEUEf 34349
#define MIRR1_QUEUE_NUM_CAPTf 34350
#define MIRR2_INTf 34351
#define MIRR2_LOCAL_MTP_CAPTf 34352
#define MIRR2_PP_PORT_CAPTf 34353
#define MIRR2_QUEUEf 34354
#define MIRR2_QUEUE_NUM_CAPTf 34355
#define MIRR3_INTf 34356
#define MIRR3_LOCAL_MTP_CAPTf 34357
#define MIRR3_PP_PORT_CAPTf 34358
#define MIRR3_QUEUEf 34359
#define MIRR3_QUEUE_NUM_CAPTf 34360
#define MIRRORf 34361
#define MIRROR0f 34362
#define MIRROR1f 34363
#define MIRRORACTIONENABLEf 34364
#define MIRRORENABLEf 34365
#define MIRRORISINGMCf 34366
#define MIRRORVID0f 34367
#define MIRRORVID1f 34368
#define MIRRORVID2f 34369
#define MIRRORVID3f 34370
#define MIRRORVID4f 34371
#define MIRRORVID5f 34372
#define MIRRORVID6f 34373
#define MIRROR_ADDRESSf 34374
#define MIRROR_CAPTf 34375
#define MIRROR_CHANNELf 34376
#define MIRROR_COMMANDf 34377
#define MIRROR_COPY_INCR_ENABLEf 34378
#define MIRROR_COUNTf 34379
#define MIRROR_ENf 34380
#define MIRROR_ENABLEf 34381
#define MIRROR_ENCAP_ENABLEf 34382
#define MIRROR_ENCAP_INDEXf 34383
#define MIRROR_INDEXf 34384
#define MIRROR_INDEX_MASKf 34385
#define MIRROR_INDEX_VALUEf 34386
#define MIRROR_INVALID_VLAN_DROPf 34387
#define MIRROR_IS_ING_MCf 34388
#define MIRROR_MASKf 34389
#define MIRROR_OVERRIDEf 34390
#define MIRROR_PROFILEf 34391
#define MIRROR_PROFILE_TABLE_DATAf 34392
#define MIRROR_PROFILE_TABLE_INITIATE_PAR_ERRf 34393
#define MIRROR_PROFILE_TABLE_PARITY_ERR_MASKf 34394
#define MIRROR_SETf 34395
#define MIRROR_SET_ENABLEf 34396
#define MIRROR_TABLEf 34397
#define MIRROR_VALUEf 34398
#define MIRROR_VID_0f 34399
#define MIRROR_VID_1f 34400
#define MIRROR_VID_2f 34401
#define MIRROR_VID_3f 34402
#define MIRROR_VID_4f 34403
#define MIRROR_VID_5f 34404
#define MIRROR_VID_6f 34405
#define MIRROVFINTf 34406
#define MIRR_BITMAPf 34407
#define MIRR_COSf 34408
#define MIRR_COS0f 34409
#define MIRR_COS0_ENABLEf 34410
#define MIRR_COS1f 34411
#define MIRR_COS1_ENABLEf 34412
#define MIRR_COS2f 34413
#define MIRR_COS2_ENABLEf 34414
#define MIRR_COS3f 34415
#define MIRR_COS3_ENABLEf 34416
#define MIRR_FIFO_ALMOST_FULL_THf 34417
#define MIRR_FIFO_ALMOST_FULL_TH_1f 34418
#define MIRR_FIFO_ALMOST_FULL_TH_2f 34419
#define MIRR_FIFO_ALMOST_FULL_TH_3f 34420
#define MIRR_OVF_INTf 34421
#define MIRR_OVF_INT_MASKf 34422
#define MIRR_PKT_KEYf 34423
#define MIRR_PKT_MASKf 34424
#define MISCf 34425
#define MISC1_SET_ENABLEf 34426
#define MISC2_SET_ENABLEf 34427
#define MISC_1_SETf 34428
#define MISC_2_SETf 34429
#define MISC_CTRLf 34430
#define MISC_PCIE_PARITY_MODEf 34431
#define MISC_STATUSf 34432
#define MISMATCHEDf 34433
#define MISSED_REFRESHf 34434
#define MISSED_REFRESH_DISINTf 34435
#define MISSING_EOFf 34436
#define MISSING_EOF_MASKf 34437
#define MISSING_GRANT_ERRORf 34438
#define MISSING_GRANT_ERROR_DISINTf 34439
#define MISSING_SOFf 34440
#define MISSING_SOF_MASKf 34441
#define MISSING_SOP_EOP_DROPf 34442
#define MISSING_SOP_EOP_DROP_DISINTf 34443
#define MISSING_SOP_EOP_DROP_SELf 34444
#define MISSING_START_ERRf 34445
#define MISSING_START_ERR_DISINTf 34446
#define MISS_ENTRYf 34447
#define MISS_VALID_ADDRESSf 34448
#define MISS_VALID_INTERRUPTf 34449
#define MIS_ALIGN_DMA_MRD_ADDR_ENf 34450
#define MLD_CHECKS_ENABLEf 34451
#define MLD_ENABLEf 34452
#define MLD_N_PRTAD_BCSTf 34453
#define MLD_PKTS_UNICAST_IGNOREf 34454
#define MLD_PKT_DROPf 34455
#define MLD_PKT_TO_CPUf 34456
#define MLD_QUERY_FWD_ACTIONf 34457
#define MLD_QUERY_TO_CPUf 34458
#define MLD_REP_DONE_FWD_ACTIONf 34459
#define MLD_REP_DONE_TO_CPUf 34460
#define MLF_RX_0_MEM_A_CTRL_ECC_1B_ERR_MASKf 34461
#define MLF_RX_0_MEM_A_CTRL_ECC_2B_ERR_MASKf 34462
#define MLF_RX_0_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34463
#define MLF_RX_0_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34464
#define MLF_RX_0_MEM_A_INITIATE_PAR_ERRf 34465
#define MLF_RX_0_MEM_A_PARITY_ERR_MASKf 34466
#define MLF_RX_0_MEM_B_CTRL_ECC_1B_ERR_MASKf 34467
#define MLF_RX_0_MEM_B_CTRL_ECC_2B_ERR_MASKf 34468
#define MLF_RX_0_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34469
#define MLF_RX_0_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34470
#define MLF_RX_0_MEM_B_INITIATE_PAR_ERRf 34471
#define MLF_RX_0_MEM_B_PARITY_ERR_MASKf 34472
#define MLF_RX_1_MEM_A_CTRL_ECC_1B_ERR_MASKf 34473
#define MLF_RX_1_MEM_A_CTRL_ECC_2B_ERR_MASKf 34474
#define MLF_RX_1_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34475
#define MLF_RX_1_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34476
#define MLF_RX_1_MEM_A_INITIATE_PAR_ERRf 34477
#define MLF_RX_1_MEM_A_PARITY_ERR_MASKf 34478
#define MLF_RX_1_MEM_B_CTRL_ECC_1B_ERR_MASKf 34479
#define MLF_RX_1_MEM_B_CTRL_ECC_2B_ERR_MASKf 34480
#define MLF_RX_1_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34481
#define MLF_RX_1_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34482
#define MLF_RX_1_MEM_B_INITIATE_PAR_ERRf 34483
#define MLF_RX_1_MEM_B_PARITY_ERR_MASKf 34484
#define MLF_RX_2_MEM_A_CTRL_ECC_1B_ERR_MASKf 34485
#define MLF_RX_2_MEM_A_CTRL_ECC_2B_ERR_MASKf 34486
#define MLF_RX_2_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34487
#define MLF_RX_2_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34488
#define MLF_RX_2_MEM_A_INITIATE_PAR_ERRf 34489
#define MLF_RX_2_MEM_A_PARITY_ERR_MASKf 34490
#define MLF_RX_2_MEM_B_CTRL_ECC_1B_ERR_MASKf 34491
#define MLF_RX_2_MEM_B_CTRL_ECC_2B_ERR_MASKf 34492
#define MLF_RX_2_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34493
#define MLF_RX_2_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34494
#define MLF_RX_2_MEM_B_INITIATE_PAR_ERRf 34495
#define MLF_RX_2_MEM_B_PARITY_ERR_MASKf 34496
#define MLF_RX_3_MEM_A_CTRL_ECC_1B_ERR_MASKf 34497
#define MLF_RX_3_MEM_A_CTRL_ECC_2B_ERR_MASKf 34498
#define MLF_RX_3_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34499
#define MLF_RX_3_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34500
#define MLF_RX_3_MEM_A_INITIATE_PAR_ERRf 34501
#define MLF_RX_3_MEM_A_PARITY_ERR_MASKf 34502
#define MLF_RX_3_MEM_B_CTRL_ECC_1B_ERR_MASKf 34503
#define MLF_RX_3_MEM_B_CTRL_ECC_2B_ERR_MASKf 34504
#define MLF_RX_3_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34505
#define MLF_RX_3_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34506
#define MLF_RX_3_MEM_B_INITIATE_PAR_ERRf 34507
#define MLF_RX_3_MEM_B_PARITY_ERR_MASKf 34508
#define MLF_RX_4_MEM_A_CTRL_ECC_1B_ERR_MASKf 34509
#define MLF_RX_4_MEM_A_CTRL_ECC_2B_ERR_MASKf 34510
#define MLF_RX_4_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34511
#define MLF_RX_4_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34512
#define MLF_RX_4_MEM_A_INITIATE_PAR_ERRf 34513
#define MLF_RX_4_MEM_A_PARITY_ERR_MASKf 34514
#define MLF_RX_4_MEM_B_CTRL_ECC_1B_ERR_MASKf 34515
#define MLF_RX_4_MEM_B_CTRL_ECC_2B_ERR_MASKf 34516
#define MLF_RX_4_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34517
#define MLF_RX_4_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34518
#define MLF_RX_4_MEM_B_INITIATE_PAR_ERRf 34519
#define MLF_RX_4_MEM_B_PARITY_ERR_MASKf 34520
#define MLF_RX_5_MEM_A_CTRL_ECC_1B_ERR_MASKf 34521
#define MLF_RX_5_MEM_A_CTRL_ECC_2B_ERR_MASKf 34522
#define MLF_RX_5_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34523
#define MLF_RX_5_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34524
#define MLF_RX_5_MEM_A_INITIATE_PAR_ERRf 34525
#define MLF_RX_5_MEM_A_PARITY_ERR_MASKf 34526
#define MLF_RX_5_MEM_B_CTRL_ECC_1B_ERR_MASKf 34527
#define MLF_RX_5_MEM_B_CTRL_ECC_2B_ERR_MASKf 34528
#define MLF_RX_5_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34529
#define MLF_RX_5_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34530
#define MLF_RX_5_MEM_B_INITIATE_PAR_ERRf 34531
#define MLF_RX_5_MEM_B_PARITY_ERR_MASKf 34532
#define MLF_RX_6_MEM_A_CTRL_ECC_1B_ERR_MASKf 34533
#define MLF_RX_6_MEM_A_CTRL_ECC_2B_ERR_MASKf 34534
#define MLF_RX_6_MEM_A_CTRL_INITIATE_ECC_1B_ERRf 34535
#define MLF_RX_6_MEM_A_CTRL_INITIATE_ECC_2B_ERRf 34536
#define MLF_RX_6_MEM_A_INITIATE_PAR_ERRf 34537
#define MLF_RX_6_MEM_A_PARITY_ERR_MASKf 34538
#define MLF_RX_6_MEM_B_CTRL_ECC_1B_ERR_MASKf 34539
#define MLF_RX_6_MEM_B_CTRL_ECC_2B_ERR_MASKf 34540
#define MLF_RX_6_MEM_B_CTRL_INITIATE_ECC_1B_ERRf 34541
#define MLF_RX_6_MEM_B_CTRL_INITIATE_ECC_2B_ERRf 34542
#define MLF_RX_6_MEM_B_INITIATE_PAR_ERRf 34543
#define MLF_RX_6_MEM_B_PARITY_ERR_MASKf 34544
#define MLF_TX_0_MEM_CTRL_ECC_1B_ERR_MASKf 34545
#define MLF_TX_0_MEM_CTRL_ECC_2B_ERR_MASKf 34546
#define MLF_TX_0_MEM_CTRL_INITIATE_ECC_1B_ERRf 34547
#define MLF_TX_0_MEM_CTRL_INITIATE_ECC_2B_ERRf 34548
#define MLF_TX_0_MEM_INITIATE_PAR_ERRf 34549
#define MLF_TX_0_MEM_PARITY_ERR_MASKf 34550
#define MLF_TX_1_MEM_CTRL_ECC_1B_ERR_MASKf 34551
#define MLF_TX_1_MEM_CTRL_ECC_2B_ERR_MASKf 34552
#define MLF_TX_1_MEM_CTRL_INITIATE_ECC_1B_ERRf 34553
#define MLF_TX_1_MEM_CTRL_INITIATE_ECC_2B_ERRf 34554
#define MLF_TX_1_MEM_INITIATE_PAR_ERRf 34555
#define MLF_TX_1_MEM_PARITY_ERR_MASKf 34556
#define MLF_TX_2_MEM_CTRL_ECC_1B_ERR_MASKf 34557
#define MLF_TX_2_MEM_CTRL_ECC_2B_ERR_MASKf 34558
#define MLF_TX_2_MEM_CTRL_INITIATE_ECC_1B_ERRf 34559
#define MLF_TX_2_MEM_CTRL_INITIATE_ECC_2B_ERRf 34560
#define MLF_TX_2_MEM_INITIATE_PAR_ERRf 34561
#define MLF_TX_2_MEM_PARITY_ERR_MASKf 34562
#define MLF_TX_3_MEM_CTRL_ECC_1B_ERR_MASKf 34563
#define MLF_TX_3_MEM_CTRL_ECC_2B_ERR_MASKf 34564
#define MLF_TX_3_MEM_CTRL_INITIATE_ECC_1B_ERRf 34565
#define MLF_TX_3_MEM_CTRL_INITIATE_ECC_2B_ERRf 34566
#define MLF_TX_3_MEM_INITIATE_PAR_ERRf 34567
#define MLF_TX_3_MEM_PARITY_ERR_MASKf 34568
#define MLF_TX_4_MEM_CTRL_ECC_1B_ERR_MASKf 34569
#define MLF_TX_4_MEM_CTRL_ECC_2B_ERR_MASKf 34570
#define MLF_TX_4_MEM_CTRL_INITIATE_ECC_1B_ERRf 34571
#define MLF_TX_4_MEM_CTRL_INITIATE_ECC_2B_ERRf 34572
#define MLF_TX_4_MEM_INITIATE_PAR_ERRf 34573
#define MLF_TX_4_MEM_PARITY_ERR_MASKf 34574
#define MLF_TX_5_MEM_CTRL_ECC_1B_ERR_MASKf 34575
#define MLF_TX_5_MEM_CTRL_ECC_2B_ERR_MASKf 34576
#define MLF_TX_5_MEM_CTRL_INITIATE_ECC_1B_ERRf 34577
#define MLF_TX_5_MEM_CTRL_INITIATE_ECC_2B_ERRf 34578
#define MLF_TX_5_MEM_INITIATE_PAR_ERRf 34579
#define MLF_TX_5_MEM_PARITY_ERR_MASKf 34580
#define MLF_TX_6_MEM_CTRL_ECC_1B_ERR_MASKf 34581
#define MLF_TX_6_MEM_CTRL_ECC_2B_ERR_MASKf 34582
#define MLF_TX_6_MEM_CTRL_INITIATE_ECC_1B_ERRf 34583
#define MLF_TX_6_MEM_CTRL_INITIATE_ECC_2B_ERRf 34584
#define MLF_TX_6_MEM_INITIATE_PAR_ERRf 34585
#define MLF_TX_6_MEM_PARITY_ERR_MASKf 34586
#define MMC_DBUFF_OCC_THf 34587
#define MMC_DB_OCC_CNTf 34588
#define MMC_DB_OCC_CNT_OVER_THf 34589
#define MMRP_FWD_ACTIONf 34590
#define MMRP_PKT_TO_CPUf 34591
#define MMU0f 34592
#define MMU0_SYS_RESET_Nf 34593
#define MMU1f 34594
#define MMU2f 34595
#define MMU3f 34596
#define MMU4f 34597
#define MMU5f 34598
#define MMU6f 34599
#define MMU7f 34600
#define MMU8f 34601
#define MMUBKP_LOOPBACK_ENf 34602
#define MMUCNTBYGTf 34603
#define MMUDESCCREDITSf 34604
#define MMUDESCCREDITSOVFf 34605
#define MMUECCERROR_Nf 34606
#define MMUECCERROR_N_MASKf 34607
#define MMUINITf 34608
#define MMUINTMASKf 34609
#define MMUINTREGf 34610
#define MMUPORTENABLEf 34611
#define MMUPORTTXENABLEf 34612
#define MMURESETf 34613
#define MMU_256K_BUFFERS_ENABLEf 34614
#define MMU_256K_MEMf 34615
#define MMU_CFAPE_1G_MODEf 34616
#define MMU_COUNTERS_PACKET_MODEf 34617
#define MMU_CPU_COS_MEM_STBYf 34618
#define MMU_CPU_COS_MEM_TMf 34619
#define MMU_DESC_CREDITSf 34620
#define MMU_DESC_CREDITS_OVFf 34621
#define MMU_DRAM_CRC_ENf 34622
#define MMU_ECC_1B_ERR_CNTf 34623
#define MMU_ECC_1B_ERR_CNT_OVFf 34624
#define MMU_ECC_1B_ERR_INTf 34625
#define MMU_ECC_1B_ERR_INT_MASKf 34626
#define MMU_ECC_2B_ERR_CNTf 34627
#define MMU_ECC_2B_ERR_CNT_OVFf 34628
#define MMU_ECC_2B_ERR_INTf 34629
#define MMU_ECC_2B_ERR_INT_MASKf 34630
#define MMU_ECC_ERR_BUFFER_TYPEf 34631
#define MMU_ECC_ERR_PENDINGf 34632
#define MMU_ECC_ERR_READ_POINTERf 34633
#define MMU_EXT_BUFf 34634
#define MMU_EXT_BUFFER_ENABLEf 34635
#define MMU_FULL_UPDATE_ENABLEf 34636
#define MMU_GROUP_INTRf 34637
#define MMU_INITf 34638
#define MMU_INT_MEMf 34639
#define MMU_INT_MEM_SIZEf 34640
#define MMU_MC_REDIRECTION_PTRf 34641
#define MMU_PACKING_ENABLEf 34642
#define MMU_PASSTHRUf 34643
#define MMU_PASSTHRU_0f 34644
#define MMU_PASSTHRU_1f 34645
#define MMU_PASSTHRU_2f 34646
#define MMU_PLL1_LOCKf 34647
#define MMU_PLL2_LOCKf 34648
#define MMU_PLL3_LOCKf 34649
#define MMU_PORTf 34650
#define MMU_QENTRY_MEMf 34651
#define MMU_RESETf 34652
#define MMU_SET_ECNf 34653
#define MMU_SET_ECN_MASKf 34654
#define MMU_SET_ECN_VALUEf 34655
#define MMU_THDU_BST_PORTf 34656
#define MMU_THDU_BST_QGROUPf 34657
#define MMU_THDU_BST_QUEUEf 34658
#define MMU_THDU_CONFIG_PORTf 34659
#define MMU_THDU_CONFIG_QGROUPf 34660
#define MMU_THDU_CONFIG_QUEUEf 34661
#define MMU_THDU_COUNTER_PORTf 34662
#define MMU_THDU_COUNTER_QGROUPf 34663
#define MMU_THDU_COUNTER_QUEUEf 34664
#define MMU_THDU_OFFSET_QGROUPf 34665
#define MMU_THDU_OFFSET_QUEUEf 34666
#define MMU_THDU_Q_TO_QGRP_MAPf 34667
#define MMU_THDU_RESUME_PORTf 34668
#define MMU_THDU_RESUME_QGROUPf 34669
#define MMU_THDU_RESUME_QUEUEf 34670
#define MMU_TM_QUEUE_MEMf 34671
#define MMU_TM_QUEUE_SIZEf 34672
#define MMU_TO_CMIC_MEMFAIL_INTRf 34673
#define MM_STPf 34674
#define MM_STRTf 34675
#define MNMULDBPTRENDf 34676
#define MNMULDBPTRSTARTf 34677
#define MNUSCNTf 34678
#define MNUSCNTONEBERRFIXEDf 34679
#define MNUSCNTONEBERRFIXEDMASKf 34680
#define MNUSCNTTWOBERRf 34681
#define MNUSCNTTWOBERRMASKf 34682
#define MNUSCNT_ECC__NB_ERR_MASKf 34683
#define MN_MUL_DB_PTR_ENDf 34684
#define MN_MUL_DB_PTR_STARTf 34685
#define MN_US_CNTf 34686
#define MODf 34687
#define MODEf 34688
#define MODE0f 34689
#define MODE0_LWRf 34690
#define MODE0_UPRf 34691
#define MODE1f 34692
#define MODE1_LWRf 34693
#define MODE1_UPRf 34694
#define MODEFORCEf 34695
#define MODELf 34696
#define MODELISPIPEf 34697
#define MODEL_IS_PIPEf 34698
#define MODEREGWR1f 34699
#define MODEREGWR2f 34700
#define MODE_1_BITMAPf 34701
#define MODE_2f 34702
#define MODE_4f 34703
#define MODE_400f 34704
#define MODE_48BITS_TIMESTAMPf 34705
#define MODE_BITf 34706
#define MODE_BPC_SELECTf 34707
#define MODE_BPPf 34708
#define MODE_COMBINEf 34709
#define MODE_MASKf 34710
#define MODE_MASK0f 34711
#define MODE_MASK0_LWRf 34712
#define MODE_MASK0_UPRf 34713
#define MODE_MASK1f 34714
#define MODE_MASK1_LWRf 34715
#define MODE_MASK1_UPRf 34716
#define MODE_RBf 34717
#define MODE_REG_WR_1f 34718
#define MODE_REG_WR_2f 34719
#define MODE_SELf 34720
#define MODIDf 34721
#define MODID0f 34722
#define MODID1f 34723
#define MODID2f 34724
#define MODID3f 34725
#define MODID_0f 34726
#define MODID_0_BASE_PP_PORTf 34727
#define MODID_0_VALIDf 34728
#define MODID_1f 34729
#define MODID_1_BASE_PP_PORTf 34730
#define MODID_1_VALIDf 34731
#define MODID_2f 34732
#define MODID_2_BASE_PP_PORTf 34733
#define MODID_2_VALIDf 34734
#define MODID_3f 34735
#define MODID_3_BASE_PP_PORTf 34736
#define MODID_3_VALIDf 34737
#define MODID_EN0f 34738
#define MODID_EN1f 34739
#define MODID_EN2f 34740
#define MODID_EN3f 34741
#define MODID_GRT_31_DROPf 34742
#define MODIFY_L4_PORT_OR_PREFIX_0f 34743
#define MODIFY_L4_PORT_OR_PREFIX_1f 34744
#define MODIFY_SRC_OR_DST_0f 34745
#define MODIFY_SRC_OR_DST_1f 34746
#define MODPORT_MAP_EM_PAR_ERRf 34747
#define MODPORT_MAP_EM_TMf 34748
#define MODPORT_MAP_EM_WWf 34749
#define MODPORT_MAP_IM_PAR_ERRf 34750
#define MODPORT_MAP_IM_TMf 34751
#define MODPORT_MAP_IM_WWf 34752
#define MODPORT_MAP_INDEX_UPPERf 34753
#define MODPORT_MAP_M0_PAR_ERRf 34754
#define MODPORT_MAP_M0_PDAf 34755
#define MODPORT_MAP_M0_PMf 34756
#define MODPORT_MAP_M0_TMf 34757
#define MODPORT_MAP_M1_PARITY_ENf 34758
#define MODPORT_MAP_M1_PAR_ERRf 34759
#define MODPORT_MAP_M1_PDAf 34760
#define MODPORT_MAP_M1_PMf 34761
#define MODPORT_MAP_M1_TMf 34762
#define MODPORT_MAP_M2_PARITY_ENf 34763
#define MODPORT_MAP_M2_PAR_ERRf 34764
#define MODPORT_MAP_M2_PDAf 34765
#define MODPORT_MAP_M2_PMf 34766
#define MODPORT_MAP_M2_TMf 34767
#define MODPORT_MAP_M3_PARITY_ENf 34768
#define MODPORT_MAP_M3_PAR_ERRf 34769
#define MODPORT_MAP_M3_PDAf 34770
#define MODPORT_MAP_M3_PMf 34771
#define MODPORT_MAP_M3_TMf 34772
#define MODPORT_MAP_MIRROR_1_PAR_ERRf 34773
#define MODPORT_MAP_MIRROR_PARITY_ENf 34774
#define MODPORT_MAP_MIRROR_PAR_ERRf 34775
#define MODPORT_MAP_SELf 34776
#define MODPORT_MAP_SW_PARITY_ENf 34777
#define MODPORT_MAP_SW_PAR_ERRf 34778
#define MODPORT_MAP_SW_PDAf 34779
#define MODPORT_MAP_SW_PMf 34780
#define MODPORT_MAP_SW_TMf 34781
#define MODPORT_MAP_SW_WWf 34782
#define MODPORT_TABLE_SELf 34783
#define MODULE0f 34784
#define MODULE1f 34785
#define MODULE2f 34786
#define MODULE3f 34787
#define MODULE4f 34788
#define MODULE5f 34789
#define MODULE6f 34790
#define MODULE7f 34791
#define MODULEID_OFFSETf 34792
#define MODULE_HEADERf 34793
#define MODULE_IDf 34794
#define MODULE_ID_0f 34795
#define MODULE_ID_1f 34796
#define MODULE_ID_2f 34797
#define MODULE_ID_3f 34798
#define MODULE_ID_4f 34799
#define MODULE_ID_5f 34800
#define MODULE_ID_6f 34801
#define MODULE_ID_7f 34802
#define MODULE_ID_OFFSETf 34803
#define MODULE_ID_PORT_NUM_UNUSEDf 34804
#define MOD_Af 34805
#define MOD_Bf 34806
#define MOD_Cf 34807
#define MOD_Df 34808
#define MOD_MAPf 34809
#define MOD_MAP_PARITY_ENf 34810
#define MOD_MAP_PAR_ERRf 34811
#define MOD_MAP_TMf 34812
#define MOD_MAP_WWf 34813
#define MOLEf 34814
#define MOLE_MASKf 34815
#define MOLE_VALUEf 34816
#define MOM_WKUP_CNT_WIDTHf 34817
#define MONITOR_0_MAXf 34818
#define MONITOR_0_MINf 34819
#define MONITOR_1_MAXf 34820
#define MONITOR_1_MINf 34821
#define MONITOR_2_MAXf 34822
#define MONITOR_2_MINf 34823
#define MONITOR_3_MAXf 34824
#define MONITOR_3_MINf 34825
#define MONITOR_MODEf 34826
#define MONTHf 34827
#define MON_SLICE_NUMf 34828
#define MON_TX_DLLf 34829
#define MOPECCERRORf 34830
#define MOPECCERRORMASKf 34831
#define MOPECCFIXEDf 34832
#define MOPECCFIXEDMASKf 34833
#define MOPFIFOMAXOCf 34834
#define MOPMMUf 34835
#define MOP_EMPTYf 34836
#define MOP_EMPTY_MASKf 34837
#define MOP_ERRORf 34838
#define MOP_ERROR_DISINTf 34839
#define MOP_FIFO_MAX_OCf 34840
#define MOP_FULLf 34841
#define MOP_FULL_MASKf 34842
#define MOP_MMU_ECC_1B_ERR_MASKf 34843
#define MOP_MMU_ECC_2B_ERR_MASKf 34844
#define MOP_MMU_INITIATE_ECC_1B_ERRf 34845
#define MOP_MMU_INITIATE_ECC_2B_ERRf 34846
#define MOP_POLICYf 34847
#define MOP_POLICY_1Af 34848
#define MOP_POLICY_1Bf 34849
#define MOP_VALIDf 34850
#define MOTP_CHECKSUM_ERRf 34851
#define MOTP_CHECKSUM_ORf 34852
#define MOVE_RSVD_ENABLEf 34853
#define MPBf 34854
#define MPBERRORPOINTERf 34855
#define MPB_DATAf 34856
#define MPB_ERRf 34857
#define MPLS1__MPLS1_COMMANDf 34858
#define MPLS1__MPLS1_LABELf 34859
#define MPLS1__MPLS2_COMMANDf 34860
#define MPLS1__MPLS2_LABELf 34861
#define MPLS1__NEXT_EEPf 34862
#define MPLS1__NEXT_VSI_LSBf 34863
#define MPLS2__HAS_CWf 34864
#define MPLS2__MPLS1_COMMANDf 34865
#define MPLS2__MPLS1_LABELf 34866
#define MPLS2__NEXT_EEPf 34867
#define MPLS2__NEXT_VSI_LSBf 34868
#define MPLS2__RESERVEDf 34869
#define MPLS2__TPID_PROFILEf 34870
#define MPLS__ASSOCIATED_DATAf 34871
#define MPLS__BC_DROPf 34872
#define MPLS__BFD_ENABLEf 34873
#define MPLS__BHH_ENABLEf 34874
#define MPLS__CLASS_IDf 34875
#define MPLS__CW_CHECK_CTRLf 34876
#define MPLS__DATAf 34877
#define MPLS__DATA_0f 34878
#define MPLS__DATA_1f 34879
#define MPLS__DECAP_USE_EXP_FOR_INNERf 34880
#define MPLS__DECAP_USE_EXP_FOR_PRIf 34881
#define MPLS__DECAP_USE_TTLf 34882
#define MPLS__DELETE_VNTAGf 34883
#define MPLS__DISABLE_TTL_DECREMENTf 34884
#define MPLS__DONT_USE_DVP_IN_EVXLT_KEYf 34885
#define MPLS__DO_EVXLT_AFTER_TUNNEL_ENCAPf 34886
#define MPLS__DO_EVXLT_BEFORE_TUNNEL_ENCAPf 34887
#define MPLS__DO_NOT_CHANGE_PAYLOAD_DSCPf 34888
#define MPLS__DROP_DATA_ENABLEf 34889
#define MPLS__DVPf 34890
#define MPLS__DVP_IS_NETWORK_PORTf 34891
#define MPLS__DVP_NETWORK_GROUPf 34892
#define MPLS__ECMP_PTRf 34893
#define MPLS__EH_QUEUE_TAGf 34894
#define MPLS__EH_TAG_TYPEf 34895
#define MPLS__EH_TMf 34896
#define MPLS__ENTROPY_LABEL_PRESENTf 34897
#define MPLS__EXP_MAPPING_PTRf 34898
#define MPLS__FLEX_CTR_BASE_COUNTER_IDXf 34899
#define MPLS__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 34900
#define MPLS__FLEX_CTR_OFFSET_MODEf 34901
#define MPLS__FLEX_CTR_POOL_NUMBERf 34902
#define MPLS__FLEX_CTR_POOL_NUMBER_RESERVEDf 34903
#define MPLS__FORWARDING_FIELDf 34904
#define MPLS__FORWARDING_FIELD_TYPEf 34905
#define MPLS__HASH_LSBf 34906
#define MPLS__HG_ADD_SYS_RSVD_VIDf 34907
#define MPLS__HG_CHANGE_DESTINATIONf 34908
#define MPLS__HG_HDR_SELf 34909
#define MPLS__HG_L3_OVERRIDEf 34910
#define MPLS__HG_LEARN_OVERRIDEf 34911
#define MPLS__HG_MC_DST_MODIDf 34912
#define MPLS__HG_MC_DST_PORT_NUMf 34913
#define MPLS__HG_MODIFY_ENABLEf 34914
#define MPLS__INTF_NUMf 34915
#define MPLS__KEYf 34916
#define MPLS__KEY_0f 34917
#define MPLS__KEY_TYPE_MASKf 34918
#define MPLS__L3MC_INDEXf 34919
#define MPLS__L3_IIFf 34920
#define MPLS__L3_IIF_2f 34921
#define MPLS__LABEL_ACTIONf 34922
#define MPLS__LABEL_ACTION_PHPf 34923
#define MPLS__LABEL_ACTION_SWAPf 34924
#define MPLS__MAC_DA_PROFILE_INDEXf 34925
#define MPLS__MASKf 34926
#define MPLS__MODULE_IDf 34927
#define MPLS__MODULE_ID_MASKf 34928
#define MPLS__MPLS_ACTION_IF_BOSf 34929
#define MPLS__MPLS_ACTION_IF_NOT_BOSf 34930
#define MPLS__MPLS_LABELf 34931
#define MPLS__MPLS_LABEL_MASKf 34932
#define MPLS__MPLS_SECOND_PASS_ACTION_IF_BOSf 34933
#define MPLS__MPLS_SECOND_PASS_ACTION_IF_NOT_BOSf 34934
#define MPLS__MPLS_SECOND_PASS_ACTION_VALIDf 34935
#define MPLS__NEW_PRIf 34936
#define MPLS__NEXT_HOP_INDEXf 34937
#define MPLS__NEXT_HOP_INDEX_RESERVEDf 34938
#define MPLS__P2MP_LOCAL_RECEIVERS_PRESENTf 34939
#define MPLS__PORT_NUMf 34940
#define MPLS__PORT_NUM_MASKf 34941
#define MPLS__PW_CC_TYPEf 34942
#define MPLS__PW_INIT_NUMf 34943
#define MPLS__PW_TERM_NUMf 34944
#define MPLS__PW_TERM_NUM_VALIDf 34945
#define MPLS__RESERVEDf 34946
#define MPLS__RESERVED_0f 34947
#define MPLS__RESERVED_0_MASKf 34948
#define MPLS__RESERVED_1f 34949
#define MPLS__RESERVED_104_102f 34950
#define MPLS__RESERVED_2f 34951
#define MPLS__RESERVED_209_144f 34952
#define MPLS__RESERVED_3f 34953
#define MPLS__RESERVED_4f 34954
#define MPLS__RESERVED_55f 34955
#define MPLS__RESERVED_88f 34956
#define MPLS__RESERVED_DATAf 34957
#define MPLS__RESERVED_KEYf 34958
#define MPLS__RESERVED_MASKf 34959
#define MPLS__RSVD_DVPf 34960
#define MPLS__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 34961
#define MPLS__RSVD_FLEX_CTR_POOL_NUMBERf 34962
#define MPLS__RSVD_MAC_DA_PROFILE_INDEXf 34963
#define MPLS__RSVD_NEXT_HOP_INDEXf 34964
#define MPLS__RSVD_SOURCE_VPf 34965
#define MPLS__RX_PROT_GROUPf 34966
#define MPLS__SECOND_PASS_DECAP_USE_EXP_FOR_PRIf 34967
#define MPLS__SESSION_IDENTIFIER_TYPEf 34968
#define MPLS__SOURCE_FIELDf 34969
#define MPLS__SOURCE_VPf 34970
#define MPLS__Tf 34971
#define MPLS__TGIDf 34972
#define MPLS__TGID_MASKf 34973
#define MPLS__TRUST_OUTER_DOT1P_PTRf 34974
#define MPLS__T_MASKf 34975
#define MPLS__UMC_DROPf 34976
#define MPLS__USE_DVP_IN_EVXLT_KEYf 34977
#define MPLS__USE_LABEL_FOR_BFDf 34978
#define MPLS__USE_VINTF_CTR_IDXf 34979
#define MPLS__UUC_DROPf 34980
#define MPLS__V4_ENABLEf 34981
#define MPLS__V6_ENABLEf 34982
#define MPLS__VC_AND_SWAP_INDEXf 34983
#define MPLS__VINTF_CTR_IDXf 34984
#define MPLSCOMMANDf 34985
#define MPLSCONTROLWORDf 34986
#define MPLSCONTROLWORDDROPFWDf 34987
#define MPLSCONTROLWORDDROPSNPf 34988
#define MPLSCONTROLWORDTRAPFWDf 34989
#define MPLSCONTROLWORDTRAPSNPf 34990
#define MPLSEXPf 34991
#define MPLSEXPMAPTABLEf 34992
#define MPLSINVALIDLABELINRANGEFWDf 34993
#define MPLSINVALIDLABELINRANGESNPf 34994
#define MPLSINVALIDLABELINSEMFWDf 34995
#define MPLSINVALIDLABELINSEMSNPf 34996
#define MPLSLABELf 34997
#define MPLSLABELENCOUNTEREDINDEXf 34998
#define MPLSLABELENCOUNTEREDINDEXISRANGEf 34999
#define MPLSLABELHASIPf 35000
#define MPLSLABELRANGE0HIGHf 35001
#define MPLSLABELRANGE0LOWf 35002
#define MPLSLABELRANGE1HIGHf 35003
#define MPLSLABELRANGE1LOWf 35004
#define MPLSLABELRANGE2HIGHf 35005
#define MPLSLABELRANGE2LOWf 35006
#define MPLSLABELRANGEENCOUNTEREDf 35007
#define MPLSLABELVALUE0FWDf 35008
#define MPLSLABELVALUE0SNPf 35009
#define MPLSLABELVALUE1FWDf 35010
#define MPLSLABELVALUE1SNPf 35011
#define MPLSLABELVALUE2FWDf 35012
#define MPLSLABELVALUE2SNPf 35013
#define MPLSLABELVALUE3FWDf 35014
#define MPLSLABELVALUE3SNPf 35015
#define MPLSLABELVALUEBOSACTIONINDEXf 35016
#define MPLSLABELVALUENOBOSACTIONINDEXf 35017
#define MPLSLABELVALUEOVERPWEf 35018
#define MPLSLSPBOSFWDf 35019
#define MPLSLSPBOSSNPf 35020
#define MPLSNORESOURCESFWDf 35021
#define MPLSNORESOURCESSNPf 35022
#define MPLSPROFILEf 35023
#define MPLSPWENOBOSFWDf 35024
#define MPLSPWENOBOSLABEL14FWDf 35025
#define MPLSPWENOBOSLABEL14SNPf 35026
#define MPLSPWENOBOSSNPf 35027
#define MPLSTTL0FWDf 35028
#define MPLSTTL0SNPf 35029
#define MPLSTUNNELTERMINATIONVALIDf 35030
#define MPLSVALUECOSPROFILEf 35031
#define MPLSVALUEINRIFf 35032
#define MPLSVALUEINRIFVALIDf 35033
#define MPLSVALUEMODELISPIPEf 35034
#define MPLSVRFNOBOSFWDf 35035
#define MPLSVRFNOBOSSNPf 35036
#define MPLS_1_LABELf 35037
#define MPLS_ACTIONf 35038
#define MPLS_ACTION_CWf 35039
#define MPLS_ACTION_DROPf 35040
#define MPLS_ACTION_IF_BOSf 35041
#define MPLS_ACTION_IF_NOT_BOSf 35042
#define MPLS_ACTION_MODEL_IS_PIPEf 35043
#define MPLS_ACTION_MPLS_1_CMDf 35044
#define MPLS_ACTION_MPLS_1_LABELf 35045
#define MPLS_ACTION_MPLS_2_CMD_LSBf 35046
#define MPLS_ACTION_MPLS_2_LABELf 35047
#define MPLS_ACTION_NEXT_OUTLIFf 35048
#define MPLS_ACTION_OAM_LIF_SETf 35049
#define MPLS_ACTION_POP_RESERVEDf 35050
#define MPLS_ACTION_SWAP_RESERVEDf 35051
#define MPLS_ACTION_TPID_PROFILEf 35052
#define MPLS_ACTION_UPPER_LAYER_PROTOCOLf 35053
#define MPLS_ACTION_VSI_LSBf 35054
#define MPLS_BUS_CORRUPT_ENf 35055
#define MPLS_BUS_PAR_ENf 35056
#define MPLS_CONTROL_WORDf 35057
#define MPLS_CONTROL_WORD_DROP_FWDf 35058
#define MPLS_CONTROL_WORD_DROP_SNPf 35059
#define MPLS_CONTROL_WORD_TRAP_FWDf 35060
#define MPLS_CONTROL_WORD_TRAP_SNPf 35061
#define MPLS_DECAPf 35062
#define MPLS_ENABLEf 35063
#define MPLS_ENTRY_0f 35064
#define MPLS_ENTRY_1f 35065
#define MPLS_ENTRY_2f 35066
#define MPLS_ENTRY_3f 35067
#define MPLS_ENTRY_FORMATf 35068
#define MPLS_ENTRY_PARITY_ENf 35069
#define MPLS_ENTRY_PAR_ERRf 35070
#define MPLS_ETHERTYPE0f 35071
#define MPLS_ETHERTYPE1f 35072
#define MPLS_ETHERTYPE_SELECTf 35073
#define MPLS_ETH_TYPE_SELECTf 35074
#define MPLS_EXPf 35075
#define MPLS_EXP_0f 35076
#define MPLS_EXP_1f 35077
#define MPLS_EXP_2f 35078
#define MPLS_EXP_3f 35079
#define MPLS_EXP_MAPPING_PTRf 35080
#define MPLS_EXP_MAPPING_PTR_0f 35081
#define MPLS_EXP_MAPPING_PTR_1f 35082
#define MPLS_EXP_MAPPING_PTR_2f 35083
#define MPLS_EXP_MAPPING_PTR_3f 35084
#define MPLS_EXP_SELECTf 35085
#define MPLS_EXP_SELECT_0f 35086
#define MPLS_EXP_SELECT_1f 35087
#define MPLS_EXP_SELECT_2f 35088
#define MPLS_EXP_SELECT_3f 35089
#define MPLS_EXP_SOURCEf 35090
#define MPLS_FIELD_BITMAP_Af 35091
#define MPLS_FIELD_BITMAP_Bf 35092
#define MPLS_GAL_EXPOSED_TO_CPUf 35093
#define MPLS_HASH_ENABLEf 35094
#define MPLS_HITBIT_UPDATE_ENABLEf 35095
#define MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf 35096
#define MPLS_INSERT_ENTROPY_LABELf 35097
#define MPLS_INSERT_ENTROPY_LABEL_0f 35098
#define MPLS_INSERT_ENTROPY_LABEL_1f 35099
#define MPLS_INSERT_ENTROPY_LABEL_2f 35100
#define MPLS_INSERT_ENTROPY_LABEL_3f 35101
#define MPLS_INVALID_ACTIONf 35102
#define MPLS_INVALID_LIF_ENTRY_FWDf 35103
#define MPLS_INVALID_LIF_ENTRY_SNPf 35104
#define MPLS_INVALID_PAYLOADf 35105
#define MPLS_L2_PAYLOAD_BITMAP_Af 35106
#define MPLS_L2_PAYLOAD_BITMAP_Bf 35107
#define MPLS_L2_PAYLOAD_L3_BITMAP_Af 35108
#define MPLS_L2_PAYLOAD_L3_BITMAP_Bf 35109
#define MPLS_L3_PAYLOAD_BITMAP_Af 35110
#define MPLS_L3_PAYLOAD_BITMAP_Bf 35111
#define MPLS_LABELf 35112
#define MPLS_LABEL_0f 35113
#define MPLS_LABEL_1f 35114
#define MPLS_LABEL_2f 35115
#define MPLS_LABEL_3f 35116
#define MPLS_LABEL_ACTIONf 35117
#define MPLS_LABEL_HASH_ENABLEf 35118
#define MPLS_LABEL_MISSf 35119
#define MPLS_LABEL_RANGE_BASE_LIFf 35120
#define MPLS_LABEL_RANGE_HIGHf 35121
#define MPLS_LABEL_RANGE_LOWf 35122
#define MPLS_LABEL_TERMINATION_ERRORf 35123
#define MPLS_LABEL_TERMINATION_ERROR_MASKf 35124
#define MPLS_MODIFY_INNER_TTLf 35125
#define MPLS_NEXT_ADDRESS_USE_SPECUALTEf 35126
#define MPLS_OUTER_BITMAP_Af 35127
#define MPLS_OUTER_BITMAP_Bf 35128
#define MPLS_OUT_OF_LOOKUPS_TOCPUf 35129
#define MPLS_PAYLOAD_HASH_SELECT_Af 35130
#define MPLS_PAYLOAD_HASH_SELECT_Bf 35131
#define MPLS_POP_COMMANDf 35132
#define MPLS_PUSH_ACTION_0f 35133
#define MPLS_PUSH_ACTION_1f 35134
#define MPLS_PUSH_ACTION_2f 35135
#define MPLS_PUSH_ACTION_3f 35136
#define MPLS_PUSH_PROFILEf 35137
#define MPLS_PWE_PROFILE_0f 35138
#define MPLS_PWE_PROFILE_1f 35139
#define MPLS_PWE_PROFILE_10f 35140
#define MPLS_PWE_PROFILE_11f 35141
#define MPLS_PWE_PROFILE_12f 35142
#define MPLS_PWE_PROFILE_13f 35143
#define MPLS_PWE_PROFILE_14f 35144
#define MPLS_PWE_PROFILE_15f 35145
#define MPLS_PWE_PROFILE_2f 35146
#define MPLS_PWE_PROFILE_3f 35147
#define MPLS_PWE_PROFILE_4f 35148
#define MPLS_PWE_PROFILE_5f 35149
#define MPLS_PWE_PROFILE_6f 35150
#define MPLS_PWE_PROFILE_7f 35151
#define MPLS_PWE_PROFILE_8f 35152
#define MPLS_PWE_PROFILE_9f 35153
#define MPLS_RAL_EXPOSED_TO_CPUf 35154
#define MPLS_SECOND_PASS_ACTION_IF_BOSf 35155
#define MPLS_SECOND_PASS_ACTION_IF_NOT_BOSf 35156
#define MPLS_SECOND_PASS_ACTION_VALIDf 35157
#define MPLS_SEQ_NUM_FAIL_TOCPUf 35158
#define MPLS_STAGEf 35159
#define MPLS_SWAP_COMMANDf 35160
#define MPLS_TERMINATION_ALLOWEDf 35161
#define MPLS_TERMINATION_ERROR_FWDf 35162
#define MPLS_TERMINATION_ERROR_SNPf 35163
#define MPLS_TTLf 35164
#define MPLS_TTL_0f 35165
#define MPLS_TTL_0_FWDf 35166
#define MPLS_TTL_0_SNPf 35167
#define MPLS_TTL_1f 35168
#define MPLS_TTL_1_FWDf 35169
#define MPLS_TTL_1_SNPf 35170
#define MPLS_TTL_2f 35171
#define MPLS_TTL_3f 35172
#define MPLS_TTL_CHECK_FAILf 35173
#define MPLS_TUNNEL_INDEXf 35174
#define MPLS_UNEXPECTED_BOS_FWDf 35175
#define MPLS_UNEXPECTED_BOS_SNPf 35176
#define MPLS_UNEXPECTED_NO_BOS_FWDf 35177
#define MPLS_UNEXPECTED_NO_BOS_SNPf 35178
#define MPLS_UNKNOWN_ACH_TYPE_TO_CPUf 35179
#define MPLS_UNKNOWN_ACH_VERSION_TOCPUf 35180
#define MPLS_UNUSEDf 35181
#define MPLS_UNUSED_0f 35182
#define MPLS_UNUSED_1f 35183
#define MPLS_UNUSED_2f 35184
#define MPLS_UNUSED_3f 35185
#define MPLS_VLAN_HASH_ENABLEf 35186
#define MPR_MODEf 35187
#define MPSf 35188
#define MP_GROUP_PARITY_ENf 35189
#define MP_OFFSETf 35190
#define MP_PRIf 35191
#define MRf 35192
#define MR0f 35193
#define MR0_DATA_F0_0f 35194
#define MR0_DATA_F0_1f 35195
#define MR0_DATA_F0_2f 35196
#define MR0_DATA_F0_3f 35197
#define MR0_DATA_F1_0f 35198
#define MR0_DATA_F1_1f 35199
#define MR0_DATA_F1_2f 35200
#define MR0_DATA_F1_3f 35201
#define MR0_DONEf 35202
#define MR1f 35203
#define MR1_DATA_F0_0f 35204
#define MR1_DATA_F0_1f 35205
#define MR1_DATA_F0_2f 35206
#define MR1_DATA_F0_3f 35207
#define MR1_DATA_F1_0f 35208
#define MR1_DATA_F1_1f 35209
#define MR1_DATA_F1_2f 35210
#define MR1_DATA_F1_3f 35211
#define MR1_DONEf 35212
#define MR2f 35213
#define MR2_DATA_F0_0f 35214
#define MR2_DATA_F0_1f 35215
#define MR2_DATA_F0_2f 35216
#define MR2_DATA_F0_3f 35217
#define MR2_DATA_F1_0f 35218
#define MR2_DATA_F1_1f 35219
#define MR2_DATA_F1_2f 35220
#define MR2_DATA_F1_3f 35221
#define MR2_DONEf 35222
#define MR3f 35223
#define MR3_DATA_0f 35224
#define MR3_DATA_1f 35225
#define MR3_DATA_2f 35226
#define MR3_DATA_3f 35227
#define MR3_DONEf 35228
#define MRMf 35229
#define MRM_INITIATE_PAR_ERRf 35230
#define MRM_PARITY_ERR_MASKf 35231
#define MRPSINITAf 35232
#define MRPSINITBf 35233
#define MRRACTMRRSAMPLINGPROBABILITYf 35234
#define MRSINGLE_DATA_0f 35235
#define MRSINGLE_DATA_1f 35236
#define MRSINGLE_DATA_2f 35237
#define MRSINGLE_DATA_3f 35238
#define MRST_COMPLETEf 35239
#define MRS_CMDf 35240
#define MRS_SELECTf 35241
#define MRU_IN_LINES_DIV_BUFFSIZEf 35242
#define MRU_IN_LINES_MOD_BUFFSIZEf 35243
#define MRW_STATUSf 35244
#define MRXFIFO_EMPTYf 35245
#define MRX_FLUSHf 35246
#define MR_DONEf 35247
#define MR_SELf 35248
#define MR_TYPEf 35249
#define MS0_PORT_MODEf 35250
#define MS0_RESETf 35251
#define MS0_SYS_RESET_Nf 35252
#define MS1_PORT_MODEf 35253
#define MS1_RESETf 35254
#define MS1_SYS_RESET_Nf 35255
#define MSBf 35256
#define MSBMDATABUSf 35257
#define MSBMIDL_OFFSET_RXf 35258
#define MSBMIDL_OFFSET_TXf 35259
#define MSB_VLANf 35260
#define MSGMEM_INITIATE_PAR_ERRf 35261
#define MSGMEM_PARITY_ERR_MASKf 35262
#define MSG_DONEf 35263
#define MSG_FAIL_CNT_ENf 35264
#define MSG_PORTf 35265
#define MSG_REGf 35266
#define MSG_STARTf 35267
#define MSG_TYPEf 35268
#define MSINVSEf 35269
#define MSINVSE_DISINTf 35270
#define MSINVSE_SELf 35271
#define MSI_ADDR_SELf 35272
#define MSI_INTR_EN_EQ_0f 35273
#define MSI_INTR_EN_EQ_1f 35274
#define MSI_INTR_EN_EQ_2f 35275
#define MSI_INTR_EN_EQ_3f 35276
#define MSI_INTR_EN_EQ_4f 35277
#define MSI_INTR_EN_EQ_5f 35278
#define MSI_PACING_DELAYf 35279
#define MSI_PACING_DELAY_GRANULARITYf 35280
#define MSKf 35281
#define MSKDIQMEVNTSCOUNTERf 35282
#define MSKDIQMEVNTSCOUNTEROVERFLOWf 35283
#define MSKD_IQM_EVNTS_COUNTERf 35284
#define MSKD_IQM_EVNTS_COUNTER_OVERFLOWf 35285
#define MSM_LOST_BYTE_ALIGNMENTf 35286
#define MSM_OFFf 35287
#define MSM_RUN_BYTE_ALIGNMENTf 35288
#define MSM_RUN_TIME_ALIGNf 35289
#define MSPI_DONEf 35290
#define MSPI_HALT_SET_TRANSACTION_DONEf 35291
#define MSRf 35292
#define MSTATEf 35293
#define MSTRf 35294
#define MSTR_CH0_MDELf 35295
#define MSTR_CH0_MDIVf 35296
#define MSTR_CH1_MDELf 35297
#define MSTR_CH1_MDIVf 35298
#define MSTR_CORE_PLL_LOCKf 35299
#define MSTR_CORE_PLL_STATf 35300
#define MSTR_KAf 35301
#define MSTR_KIf 35302
#define MSTR_KPf 35303
#define MSTR_NDIV_FRACf 35304
#define MSTR_NDIV_INTf 35305
#define MSTR_PDIVf 35306
#define MSTR_Q_MAX_ENf 35307
#define MST_ENf 35308
#define MST_MODEf 35309
#define MSWINITf 35310
#define MSWINTMASKf 35311
#define MSWINTREGf 35312
#define MSWPDf 35313
#define MS_ICV_FAILED_DROPf 35314
#define MS_ICV_FAILED_DROP_DISINTf 35315
#define MS_ICV_FAILED_DROP_SELf 35316
#define MS_NO_SA_SC_ERR_DROPf 35317
#define MS_NO_SA_SC_ERR_DROP_DISINTf 35318
#define MS_NO_SA_SC_ERR_DROP_SELf 35319
#define MS_PIMSM_HDRf 35320
#define MS_REPLAY_FAILED_DROPf 35321
#define MS_REPLAY_FAILED_DROP_DISINTf 35322
#define MS_REPLAY_FAILED_DROP_SELf 35323
#define MS_STARTCNTf 35324
#define MS_UPORT_DROPf 35325
#define MS_UPORT_DROP_DISINTf 35326
#define MS_UPORT_DROP_SELf 35327
#define MTCHACTf 35328
#define MTCH_ACTf 35329
#define MTP0f 35330
#define MTP0_COSf 35331
#define MTP0_COS_ENABLEf 35332
#define MTP1f 35333
#define MTP1_COSf 35334
#define MTP1_COS_ENABLEf 35335
#define MTP2f 35336
#define MTP2_COSf 35337
#define MTP2_COS_ENABLEf 35338
#define MTP3f 35339
#define MTP3_COSf 35340
#define MTP3_COS_ENABLEf 35341
#define MTP_0f 35342
#define MTP_1f 35343
#define MTP_2f 35344
#define MTP_3f 35345
#define MTP_COSf 35346
#define MTP_COS_ENABLEf 35347
#define MTP_DST_MODIDf 35348
#define MTP_DST_PORTf 35349
#define MTP_INDEXf 35350
#define MTP_INDEX0f 35351
#define MTP_INDEX1f 35352
#define MTP_INDEX2f 35353
#define MTP_INDEX3f 35354
#define MTP_INDEX_SPAREf 35355
#define MTP_MODEf 35356
#define MTP_TYPEf 35357
#define MTP_USE_MODEf 35358
#define MTRIf 35359
#define MTRI_DSf 35360
#define MTRI_ERRORf 35361
#define MTRI_ERROR_DISINTf 35362
#define MTRI_PARITY_ENf 35363
#define MTRI_PRI_BKPf 35364
#define MTRO_CPU_PKT_CORRECTED_ERRORf 35365
#define MTRO_CPU_PKT_CORRECTED_ERROR_DISINTf 35366
#define MTRO_CPU_PKT_ENABLE_ECCf 35367
#define MTRO_CPU_PKT_FORCE_UNCORRECTABLE_ERRORf 35368
#define MTRO_CPU_PKT_UNCORRECTED_ERRORf 35369
#define MTRO_CPU_PKT_UNCORRECTED_ERROR_DISINTf 35370
#define MTRO_ERRORf 35371
#define MTRO_ERROR_DISINTf 35372
#define MTRO_PARITY_CHK_ENf 35373
#define MTRO_PARITY_ENf 35374
#define MTRO_PAR_ERRf 35375
#define MTRO_PAR_ERR_ENf 35376
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERRORf 35377
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERROR_DISINTf 35378
#define MTRO_SHAPE_G0_BUCKET_ENABLE_ECCf 35379
#define MTRO_SHAPE_G0_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35380
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERRORf 35381
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERROR_DISINTf 35382
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERRORf 35383
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERROR_DISINTf 35384
#define MTRO_SHAPE_G0_CONFIG_ENABLE_ECCf 35385
#define MTRO_SHAPE_G0_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35386
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERRORf 35387
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERROR_DISINTf 35388
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERRORf 35389
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERROR_DISINTf 35390
#define MTRO_SHAPE_G1_BUCKET_ENABLE_ECCf 35391
#define MTRO_SHAPE_G1_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35392
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERRORf 35393
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERROR_DISINTf 35394
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERRORf 35395
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERROR_DISINTf 35396
#define MTRO_SHAPE_G1_CONFIG_ENABLE_ECCf 35397
#define MTRO_SHAPE_G1_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35398
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERRORf 35399
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERROR_DISINTf 35400
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERRORf 35401
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERROR_DISINTf 35402
#define MTRO_SHAPE_G2_BUCKET_ENABLE_ECCf 35403
#define MTRO_SHAPE_G2_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35404
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERRORf 35405
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERROR_DISINTf 35406
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERRORf 35407
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERROR_DISINTf 35408
#define MTRO_SHAPE_G2_CONFIG_ENABLE_ECCf 35409
#define MTRO_SHAPE_G2_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35410
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERRORf 35411
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERROR_DISINTf 35412
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERRORf 35413
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERROR_DISINTf 35414
#define MTRO_SHAPE_G3_BUCKET_ENABLE_ECCf 35415
#define MTRO_SHAPE_G3_BUCKET_FORCE_UNCORRECTABLE_ERRORf 35416
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERRORf 35417
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERROR_DISINTf 35418
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERRORf 35419
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERROR_DISINTf 35420
#define MTRO_SHAPE_G3_CONFIG_ENABLE_ECCf 35421
#define MTRO_SHAPE_G3_CONFIG_FORCE_UNCORRECTABLE_ERRORf 35422
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERRORf 35423
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERROR_DISINTf 35424
#define MTRPABUBBLECNTf 35425
#define MTRPABUBBLECNTOVFf 35426
#define MTRPABUBBLERATEf 35427
#define MTRPACBLCNTf 35428
#define MTRPACBLCNTOVFf 35429
#define MTRPACMDLASTINDEXf 35430
#define MTRPACMDLASTINDEXUPDATEDf 35431
#define MTRPAEBLCNTf 35432
#define MTRPAEBLCNTOVFf 35433
#define MTRPAHIGHRATEENAf 35434
#define MTRPAMAXPACKETSIZEf 35435
#define MTRPAMETERONDPRJCTf 35436
#define MTRPAMETERONERRORSf 35437
#define MTRPAMETERONQNVALIDf 35438
#define MTRPAPACKETSIZEERRf 35439
#define MTRPAPACKETSIZEERRMASKf 35440
#define MTRPAREFRESHENAf 35441
#define MTRPAREFRESHENDINDEXf 35442
#define MTRPAREFRESHSTARTINDEXf 35443
#define MTRPARNDMODEENf 35444
#define MTRPARNDRANGEf 35445
#define MTRPASTATSCFGINDEXf 35446
#define MTRPASTATSCFGINDEXMASKf 35447
#define MTRPASTATSGRANULARITYf 35448
#define MTRPASTATSISHIGHf 35449
#define MTRPATIMERENf 35450
#define MTRPBBUBBLECNTf 35451
#define MTRPBBUBBLECNTOVFf 35452
#define MTRPBBUBBLERATEf 35453
#define MTRPBCBLCNTf 35454
#define MTRPBCBLCNTOVFf 35455
#define MTRPBCMDLASTINDEXf 35456
#define MTRPBCMDLASTINDEXUPDATEDf 35457
#define MTRPBEBLCNTf 35458
#define MTRPBEBLCNTOVFf 35459
#define MTRPBHIGHRATEENAf 35460
#define MTRPBMAXPACKETSIZEf 35461
#define MTRPBMETERONDPRJCTf 35462
#define MTRPBMETERONERRORSf 35463
#define MTRPBMETERONQNVALIDf 35464
#define MTRPBPACKETSIZEERRf 35465
#define MTRPBPACKETSIZEERRMASKf 35466
#define MTRPBREFRESHENAf 35467
#define MTRPBREFRESHENDINDEXf 35468
#define MTRPBREFRESHSTARTINDEXf 35469
#define MTRPBRNDMODEENf 35470
#define MTRPBRNDRANGEf 35471
#define MTRPBSTATSCFGINDEXf 35472
#define MTRPBSTATSCFGINDEXMASKf 35473
#define MTRPBSTATSGRANULARITYf 35474
#define MTRPBSTATSISHIGHf 35475
#define MTRPBTIMERENf 35476
#define MTUf 35477
#define MTUERRf 35478
#define MTUVIOLATIONDISCARDf 35479
#define MTU_1f 35480
#define MTU_2f 35481
#define MTU_3f 35482
#define MTU_CHECK_ENABLEf 35483
#define MTU_CPU_COSf 35484
#define MTU_DENYf 35485
#define MTU_DENY_MASKf 35486
#define MTU_ENABLEf 35487
#define MTU_IN_BYTESf 35488
#define MTU_LENf 35489
#define MTU_QUANTAf 35490
#define MTU_QUANTA_SELECTf 35491
#define MTU_SIZEf 35492
#define MTU_TOCPUf 35493
#define MTU_VALUEf 35494
#define MTU_VIOLATION_INTf 35495
#define MTU_VIOLATION_INT_MASKf 35496
#define MT_DIRTY_BIT_MAPf 35497
#define MULNUMTRAVf 35498
#define MULPKTDEQf 35499
#define MULPKTDEQBYTESf 35500
#define MULT1f 35501
#define MULT2f 35502
#define MULTIf 35503
#define MULTICASTf 35504
#define MULTICASTBFMC1ENABLEf 35505
#define MULTICASTBFMC2ENABLEf 35506
#define MULTICASTBFMC3ENABLEf 35507
#define MULTICASTGFMCENABLEf 35508
#define MULTICAST_ALLOWED_LINKSf 35509
#define MULTICAST_BFMC_1_ENABLEf 35510
#define MULTICAST_BFMC_2_ENABLEf 35511
#define MULTICAST_BFMC_3_ENABLEf 35512
#define MULTICAST_CUD_MODEf 35513
#define MULTICAST_GFMC_ENABLEf 35514
#define MULTICAST_ID_BASEf 35515
#define MULTICAST_ID_MASKf 35516
#define MULTIPLEf 35517
#define MULTIPLEOUTSTANDINGREADSf 35518
#define MULTIPLE_ACCOUNTING_FIX_ENf 35519
#define MULTIPLE_ERRf 35520
#define MULTIPLE_ERR_0f 35521
#define MULTIPLE_ERR_1f 35522
#define MULTIPLE_ERR_Af 35523
#define MULTIPLE_ERR_Bf 35524
#define MULTIPLE_ERR_INTR_ENf 35525
#define MULTIPLE_SBUS_CMD_SPACINGf 35526
#define MULTIPRTS_DEFf 35527
#define MULTI_DEST_CPU_COSf 35528
#define MULTI_DEST_TOCPUf 35529
#define MULTI_FAPf 35530
#define MULTI_FAP_2f 35531
#define MULTI_FAP_3f 35532
#define MULTI_STAGEf 35533
#define MULTI_TB_INITIATE_PAR_ERRf 35534
#define MULTI_TB_PARITY_ERR_MASKf 35535
#define MULTI_USEf 35536
#define MUL_LINK_LOAD_THf 35537
#define MUL_NUM_TRAVf 35538
#define MUL_PKT_DEQf 35539
#define MUL_PKT_DEQ_BYTESf 35540
#define MUL_SHAPER_INC_SIZEf 35541
#define MUL_SHAPER_RATEf 35542
#define MUXED_STATUSf 35543
#define MUX_CTRLf 35544
#define MUX_L1_RCVRD_CLK_BKUP_VALIDf 35545
#define MUX_L1_RCVRD_CLK_VALIDf 35546
#define MUX_SEL_FLAG0f 35547
#define MUX_SEL_FLAG1f 35548
#define MUX_SEL_FLAG10f 35549
#define MUX_SEL_FLAG11f 35550
#define MUX_SEL_FLAG12f 35551
#define MUX_SEL_FLAG13f 35552
#define MUX_SEL_FLAG14f 35553
#define MUX_SEL_FLAG15f 35554
#define MUX_SEL_FLAG2f 35555
#define MUX_SEL_FLAG3f 35556
#define MUX_SEL_FLAG4f 35557
#define MUX_SEL_FLAG5f 35558
#define MUX_SEL_FLAG6f 35559
#define MUX_SEL_FLAG7f 35560
#define MUX_SEL_FLAG8f 35561
#define MUX_SEL_FLAG9f 35562
#define MVRPf 35563
#define MVR_ENTRYf 35564
#define MW0f 35565
#define MW1f 35566
#define MW2f 35567
#define MXOCQNUMf 35568
#define MXOCQSZf 35569
#define MXOCRFRSHf 35570
#define MX_OC_QNUMf 35571
#define MX_OC_QSZf 35572
#define MX_OC_RFRSHf 35573
#define MYARPIP1f 35574
#define MYARPIP2f 35575
#define MYBMACANDLEARNNULLFWDf 35576
#define MYBMACANDLEARNNULLSNPf 35577
#define MYBMACPARSERPMFPROFILEf 35578
#define MYBMACUCLSBBITMAPf 35579
#define MYBMACUCMSBf 35580
#define MYBMACUNKNOWNISIDFWDf 35581
#define MYBMACUNKNOWNISIDSNPf 35582
#define MYMACANDARPFWDf 35583
#define MYMACANDARPSNPf 35584
#define MYMACANDIPDISABLEFWDf 35585
#define MYMACANDIPDISABLESNPf 35586
#define MYMACANDMPLSDISABLEFWDf 35587
#define MYMACANDMPLSDISABLESNPf 35588
#define MYMACANDUNKNOWNL3FWDf 35589
#define MYMACANDUNKNOWNL3SNPf 35590
#define MYMACLSBf 35591
#define MYMACMSBf 35592
#define MY_ARP_IP_1f 35593
#define MY_ARP_IP_2f 35594
#define MY_BMAC_AND_LEARN_NULL_FWDf 35595
#define MY_BMAC_AND_LEARN_NULL_SNPf 35596
#define MY_BMAC_MC_CONTINUE_FWDf 35597
#define MY_BMAC_MC_CONTINUE_SNPf 35598
#define MY_BMAC_UNKNOWN_ISID_FWDf 35599
#define MY_BMAC_UNKNOWN_ISID_SNPf 35600
#define MY_B_MAC_LSB_BITMAPf 35601
#define MY_B_MAC_MCf 35602
#define MY_B_MAC_MC_MASKf 35603
#define MY_B_MAC_MSBf 35604
#define MY_CFM_MAC_TABLE_INITIATE_PAR_ERRf 35605
#define MY_CFM_MAC_TABLE_PARITY_ERR_MASKf 35606
#define MY_MACf 35607
#define MY_MAC_AND_ARP_FWDf 35608
#define MY_MAC_AND_ARP_SNPf 35609
#define MY_MAC_AND_IP_DISABLE_FWDf 35610
#define MY_MAC_AND_IP_DISABLE_SNPf 35611
#define MY_MAC_AND_MPLS_DISABLE_FWDf 35612
#define MY_MAC_AND_MPLS_DISABLE_SNPf 35613
#define MY_MAC_AND_UNKNOWN_L_3_FWDf 35614
#define MY_MAC_AND_UNKNOWN_L_3_SNPf 35615
#define MY_MAC_MASKf 35616
#define MY_MAC_VALIDf 35617
#define MY_MODIDf 35618
#define MY_PORT_NUMf 35619
#define MY_RXf 35620
#define MY_STATION_DATA_PARITY_ENf 35621
#define MY_STATION_DATA_PAR_INTRf 35622
#define MY_STATION_DATA_PMf 35623
#define MY_STATION_DATA_TMf 35624
#define MY_STATION_HIT_AND_ENABLEDf 35625
#define MY_STATION_HIT_STATUSf 35626
#define MY_STATION_TCAM_DATA_ONLY_CORRUPT_ENf 35627
#define MY_STATION_TCAM_DATA_ONLY_PAR_ENf 35628
#define MY_STATION_TCAM_DATA_ONLY_PAR_ERRf 35629
#define MY_STATION_TCAM_DATA_ONLY_PMf 35630
#define MY_STATION_TCAM_DATA_ONLY_TMf 35631
#define MY_STATION_TCAM_ENTRY_ONLY_TMf 35632
#define MY_TRILL_NICKNAMEf 35633
#define MY_TRILL_NICKNAME_0f 35634
#define MY_TRILL_NICKNAME_1f 35635
#define MY_TRILL_NICKNAME_2f 35636
#define MY_TRILL_NICKNAME_3f 35637
#define MY_TXf 35638
#define M_24L_MODEf 35639
#define M_ENABLEf 35640
#define M_TABLE_LAST_UPDATE_FAP_IDf 35641
#define M_TABLE_LAST_UPDATE_LINK_NUMf 35642
#define NACKf 35643
#define NACK_FATALf 35644
#define NAKf 35645
#define NAMESPACEf 35646
#define NAND_8KB_PAGE_SUPPORTf 35647
#define NAND_RB_Bf 35648
#define NAND_S0_SECURITYf 35649
#define NAND_WPf 35650
#define NAT__BFD_ENABLEf 35651
#define NAT__CLASS_IDf 35652
#define NAT__DATA_0f 35653
#define NAT__DATA_1f 35654
#define NAT__DST_DISCARDf 35655
#define NAT__ECMPf 35656
#define NAT__ECMP_PTRf 35657
#define NAT__HASH_LSBf 35658
#define NAT__IP_ADDRf 35659
#define NAT__IP_PROTOf 35660
#define NAT__KEY_0f 35661
#define NAT__L4_DEST_PORTf 35662
#define NAT__L4_VALIDf 35663
#define NAT__LOCAL_ADDRESSf 35664
#define NAT__NEXT_HOP_INDEXf 35665
#define NAT__PACKET_EDIT_ENTRY_SELf 35666
#define NAT__PACKET_EDIT_IDXf 35667
#define NAT__PRIf 35668
#define NAT__RESERVED_0f 35669
#define NAT__RESERVED_1f 35670
#define NAT__RPEf 35671
#define NAT__RSVD_NEXT_HOP_INDEXf 35672
#define NAT__RSVD_VRF_IDf 35673
#define NAT__VRF_IDf 35674
#define NATIVE_ARPf 35675
#define NATIVE_VSIf 35676
#define NAT_ENABLEf 35677
#define NAT_FRAGMENTS_COPY_TOCPUf 35678
#define NAT_OTHER_COPY_TOCPUf 35679
#define NAT_PACKET_EDIT_ENTRY_SELf 35680
#define NAT_PACKET_EDIT_IDXf 35681
#define NAT_REALM_CROSSING_ICMP_COPY_TOCPUf 35682
#define NAT_TYPE_NAPTf 35683
#define NBIINITf 35684
#define NBIINTMASKf 35685
#define NBIINTREGf 35686
#define NBIRESETf 35687
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTf 35688
#define NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKf 35689
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTf 35690
#define NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKf 35691
#define NBI_INITf 35692
#define NBI_RESETf 35693
#define NBI_THROWN_BURSTS_COUNTERS_0_75P_INTERRUPTf 35694
#define NBI_THROWN_BURSTS_COUNTERS_0_75P_INT_MASKERRUPTf 35695
#define NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTf 35696
#define NBI_WITHOUT_ILKN_PORTS_RSTNf 35697
#define NDIVf 35698
#define NDIV_40LP_HIf 35699
#define NDIV_40LP_LOf 35700
#define NDIV_DITHER_MFBf 35701
#define NDIV_FRACf 35702
#define NDIV_INTf 35703
#define NDIV_MODEf 35704
#define NDIV_PWRDNf 35705
#define NDIV_RELOCKf 35706
#define NDPf 35707
#define NDRIVER_PVT_DONEf 35708
#define ND_COMPf 35709
#define ND_DONEf 35710
#define ND_PKT_DROPf 35711
#define ND_PKT_TO_CPUf 35712
#define NEIGHBOR_DISCf 35713
#define NETWORK_GROUPf 35714
#define NETWORK_HEADERS_VALUE_1_OFFSETf 35715
#define NETWORK_HEADERS_VALUE_2_OFFSETf 35716
#define NETWORK_OFFSETf 35717
#define NETWORK_PORTf 35718
#define NEVER_ADD_PPH_LEARN_EXTf 35719
#define NEWDSCP_TOSf 35720
#define NEWHEADERSIZEf 35721
#define NEWPRIf 35722
#define NEWQPf 35723
#define NEW_CFIf 35724
#define NEW_CFI_0f 35725
#define NEW_CFI_1f 35726
#define NEW_CFI_2f 35727
#define NEW_CFI_3f 35728
#define NEW_CNGf 35729
#define NEW_COSf 35730
#define NEW_CPU_COSf 35731
#define NEW_DA_ERRf 35732
#define NEW_DA_ERR_MASKf 35733
#define NEW_DOT1Pf 35734
#define NEW_DSCPf 35735
#define NEW_FLOWf 35736
#define NEW_ICFIf 35737
#define NEW_INNER_CFIf 35738
#define NEW_INNER_DOT1Pf 35739
#define NEW_INNER_VLANf 35740
#define NEW_INT_PRIf 35741
#define NEW_INT_PRIORITYf 35742
#define NEW_IPRIf 35743
#define NEW_IPRI_ICFIf 35744
#define NEW_IRPEf 35745
#define NEW_IVIDf 35746
#define NEW_IVID_SPAREf 35747
#define NEW_IVID_SVPGf 35748
#define NEW_IVID_SVPG_SELf 35749
#define NEW_L3_LASTf 35750
#define NEW_MAX_LATENCYf 35751
#define NEW_OCFIf 35752
#define NEW_OPRIf 35753
#define NEW_OPRI_OCFIf 35754
#define NEW_ORPEf 35755
#define NEW_OTAG_VPTAGf 35756
#define NEW_OTAG_VPTAG_SELf 35757
#define NEW_OUTER_CFIf 35758
#define NEW_OUTER_DOT1Pf 35759
#define NEW_OUTER_VLANf 35760
#define NEW_OVIDf 35761
#define NEW_PKT_PRIORITYf 35762
#define NEW_PRIf 35763
#define NEW_PRIORITYf 35764
#define NEW_PRI_0f 35765
#define NEW_PRI_1f 35766
#define NEW_PRI_2f 35767
#define NEW_PRI_3f 35768
#define NEW_REPL_HEAD_PTRf 35769
#define NEW_TCP_FLAGSf 35770
#define NEW_TTLf 35771
#define NEW_VIDf 35772
#define NEW_VLANf 35773
#define NEW_VLAN_IDf 35774
#define NEW_VPTAGf 35775
#define NEXTADDRBASEf 35776
#define NEXTPTRf 35777
#define NEXT_ADDR_BASEf 35778
#define NEXT_BPTRf 35779
#define NEXT_BUFFERf 35780
#define NEXT_CELL_ENDf 35781
#define NEXT_CELL_EOPf 35782
#define NEXT_CELL_LASTf 35783
#define NEXT_CELL_PTRf 35784
#define NEXT_CELL_PURGEDf 35785
#define NEXT_CELL_SHAREDf 35786
#define NEXT_FRAG_PKTf 35787
#define NEXT_HOPf 35788
#define NEXT_HOP_INDEXf 35789
#define NEXT_HOP_INDEX0f 35790
#define NEXT_HOP_INDEX1f 35791
#define NEXT_HOP_INDEX_0f 35792
#define NEXT_HOP_INDEX_1f 35793
#define NEXT_HOP_INDEX_2f 35794
#define NEXT_HOP_INDEX_3f 35795
#define NEXT_HOP_INDEX_RESERVEDf 35796
#define NEXT_HOP_INDEX_UNUSEDf 35797
#define NEXT_HOP_INDEX_UNUSED_0f 35798
#define NEXT_HOP_INDEX_UNUSED_1f 35799
#define NEXT_HOP_INDEX_UNUSED_2f 35800
#define NEXT_HOP_INDEX_UNUSED_3f 35801
#define NEXT_HOP_PDA_CTRL0f 35802
#define NEXT_HOP_PDA_CTRL1f 35803
#define NEXT_HOP_PDA_CTRL2f 35804
#define NEXT_HOP_PDA_CTRL3f 35805
#define NEXT_HOP_PDA_CTRL4f 35806
#define NEXT_HOP_PDA_CTRL5f 35807
#define NEXT_HOP_PDA_CTRL6f 35808
#define NEXT_HOP_PDA_CTRL7f 35809
#define NEXT_HOP_TMf 35810
#define NEXT_HOP_WWf 35811
#define NEXT_IP_CELLf 35812
#define NEXT_PACKET_NUMf 35813
#define NEXT_PAGEf 35814
#define NEXT_PAGE_CORRECTED_ERROR_Af 35815
#define NEXT_PAGE_CORRECTED_ERROR_A_DISINTf 35816
#define NEXT_PAGE_DISABLE_ECCf 35817
#define NEXT_PAGE_ERROR_ADDR_Af 35818
#define NEXT_PAGE_FORCE_ECC_ERROR_Af 35819
#define NEXT_PAGE_FORCE_ECC_ERROR_Bf 35820
#define NEXT_PAGE_MEM_INITf 35821
#define NEXT_PAGE_MEM_INIT_DONEf 35822
#define NEXT_PAGE_TMA_MEM0f 35823
#define NEXT_PAGE_TMA_MEM1f 35824
#define NEXT_PAGE_TMB_MEM0f 35825
#define NEXT_PAGE_TMB_MEM1f 35826
#define NEXT_PAGE_UNCORRECTED_ERROR_Af 35827
#define NEXT_PAGE_UNCORRECTED_ERROR_A_DISINTf 35828
#define NEXT_PKTf 35829
#define NEXT_PKT_PTRf 35830
#define NEXT_PKT_SCPf 35831
#define NEXT_PKT_SHORT_SCPf 35832
#define NEXT_PNf 35833
#define NEXT_POINTERf 35834
#define NEXT_PRIf 35835
#define NEXT_PROTOCOLf 35836
#define NEXT_PTRf 35837
#define NEXT_QBLOCK_PTRf 35838
#define NEXT_SCPf 35839
#define NEXT_TABLEf 35840
#define NEXT_XQ_POINTERf 35841
#define NEXT_XQ_POINTER_ECCf 35842
#define NFLASHPRESENTf 35843
#define NFULL_THRESHOLDf 35844
#define NHIf 35845
#define NHI_GROUPf 35846
#define NHI_GROUP_ENf 35847
#define NHI_OFFSETf 35848
#define NHI_PMf 35849
#define NHI_TMf 35850
#define NHOP_INDEXf 35851
#define NHOP_PAR_ERRf 35852
#define NH_OFFSETf 35853
#define NIC_SMB_ADDR0f 35854
#define NIC_SMB_ADDR1f 35855
#define NIC_SMB_ADDR2f 35856
#define NIC_SMB_ADDR3f 35857
#define NIDENf 35858
#define NIFAFFCf 35859
#define NIFAFFCSELf 35860
#define NIFAFLOWCONTROLf 35861
#define NIFANOFRAGf 35862
#define NIFBFLOWCONTROLf 35863
#define NIFBNOFRAGf 35864
#define NIFCANCELENf 35865
#define NIFCHANNELTOCHECKBWf 35866
#define NIFCLSBFCf 35867
#define NIFCLSBFCSELf 35868
#define NIFCLSBTOSCHHRMASKf 35869
#define NIFCLSBVSQSRCSELf 35870
#define NIFERRORINDICATIONf 35871
#define NIFMAL0SPRCALLENAf 35872
#define NIFMAL0SPRCALLENBf 35873
#define NIFMAL0SPRMAXBURSTAf 35874
#define NIFMAL0SPRMAXBURSTBf 35875
#define NIFMAL0SPRRATEAf 35876
#define NIFMAL0SPRRATEBf 35877
#define NIFMAL10SPRCALLENAf 35878
#define NIFMAL10SPRCALLENBf 35879
#define NIFMAL10SPRMAXBURSTAf 35880
#define NIFMAL10SPRMAXBURSTBf 35881
#define NIFMAL10SPRRATEAf 35882
#define NIFMAL10SPRRATEBf 35883
#define NIFMAL11SPRCALLENAf 35884
#define NIFMAL11SPRCALLENBf 35885
#define NIFMAL11SPRMAXBURSTAf 35886
#define NIFMAL11SPRMAXBURSTBf 35887
#define NIFMAL11SPRRATEAf 35888
#define NIFMAL11SPRRATEBf 35889
#define NIFMAL12SPRCALLENAf 35890
#define NIFMAL12SPRCALLENBf 35891
#define NIFMAL12SPRMAXBURSTAf 35892
#define NIFMAL12SPRMAXBURSTBf 35893
#define NIFMAL12SPRRATEAf 35894
#define NIFMAL12SPRRATEBf 35895
#define NIFMAL13SPRCALLENAf 35896
#define NIFMAL13SPRCALLENBf 35897
#define NIFMAL13SPRMAXBURSTAf 35898
#define NIFMAL13SPRMAXBURSTBf 35899
#define NIFMAL13SPRRATEAf 35900
#define NIFMAL13SPRRATEBf 35901
#define NIFMAL14SPRCALLENAf 35902
#define NIFMAL14SPRCALLENBf 35903
#define NIFMAL14SPRMAXBURSTAf 35904
#define NIFMAL14SPRMAXBURSTBf 35905
#define NIFMAL14SPRRATEAf 35906
#define NIFMAL14SPRRATEBf 35907
#define NIFMAL15SPRCALLENAf 35908
#define NIFMAL15SPRCALLENBf 35909
#define NIFMAL15SPRMAXBURSTAf 35910
#define NIFMAL15SPRMAXBURSTBf 35911
#define NIFMAL15SPRRATEAf 35912
#define NIFMAL15SPRRATEBf 35913
#define NIFMAL1SPRCALLENAf 35914
#define NIFMAL1SPRCALLENBf 35915
#define NIFMAL1SPRMAXBURSTAf 35916
#define NIFMAL1SPRMAXBURSTBf 35917
#define NIFMAL1SPRRATEAf 35918
#define NIFMAL1SPRRATEBf 35919
#define NIFMAL2SPRCALLENAf 35920
#define NIFMAL2SPRCALLENBf 35921
#define NIFMAL2SPRMAXBURSTAf 35922
#define NIFMAL2SPRMAXBURSTBf 35923
#define NIFMAL2SPRRATEAf 35924
#define NIFMAL2SPRRATEBf 35925
#define NIFMAL3SPRCALLENAf 35926
#define NIFMAL3SPRCALLENBf 35927
#define NIFMAL3SPRMAXBURSTAf 35928
#define NIFMAL3SPRMAXBURSTBf 35929
#define NIFMAL3SPRRATEAf 35930
#define NIFMAL3SPRRATEBf 35931
#define NIFMAL4SPRCALLENAf 35932
#define NIFMAL4SPRCALLENBf 35933
#define NIFMAL4SPRMAXBURSTAf 35934
#define NIFMAL4SPRMAXBURSTBf 35935
#define NIFMAL4SPRRATEAf 35936
#define NIFMAL4SPRRATEBf 35937
#define NIFMAL5SPRCALLENAf 35938
#define NIFMAL5SPRCALLENBf 35939
#define NIFMAL5SPRMAXBURSTAf 35940
#define NIFMAL5SPRMAXBURSTBf 35941
#define NIFMAL5SPRRATEAf 35942
#define NIFMAL5SPRRATEBf 35943
#define NIFMAL6SPRCALLENAf 35944
#define NIFMAL6SPRCALLENBf 35945
#define NIFMAL6SPRMAXBURSTAf 35946
#define NIFMAL6SPRMAXBURSTBf 35947
#define NIFMAL6SPRRATEAf 35948
#define NIFMAL6SPRRATEBf 35949
#define NIFMAL7SPRCALLENAf 35950
#define NIFMAL7SPRCALLENBf 35951
#define NIFMAL7SPRMAXBURSTAf 35952
#define NIFMAL7SPRMAXBURSTBf 35953
#define NIFMAL7SPRRATEAf 35954
#define NIFMAL7SPRRATEBf 35955
#define NIFMAL8SPRCALLENAf 35956
#define NIFMAL8SPRCALLENBf 35957
#define NIFMAL8SPRMAXBURSTAf 35958
#define NIFMAL8SPRMAXBURSTBf 35959
#define NIFMAL8SPRRATEAf 35960
#define NIFMAL8SPRRATEBf 35961
#define NIFMAL9SPRCALLENAf 35962
#define NIFMAL9SPRCALLENBf 35963
#define NIFMAL9SPRMAXBURSTAf 35964
#define NIFMAL9SPRMAXBURSTBf 35965
#define NIFMAL9SPRRATEAf 35966
#define NIFMAL9SPRRATEBf 35967
#define NIFPACKETSIZEERRf 35968
#define NIFPACKETSIZEERRMASKf 35969
#define NIFPHYSICALERRf 35970
#define NIFPHYSICALERRCOUNTERf 35971
#define NIFPHYSICALERRMASKf 35972
#define NIFPORTISSGMII_2_5f 35973
#define NIFPORTTOCHECKBWf 35974
#define NIFRXFIFOOVFf 35975
#define NIFRXFIFOOVFMASKf 35976
#define NIFSPOVRCPUf 35977
#define NIFSPOVRRCYf 35978
#define NIFTXINITCREDITSf 35979
#define NIFXXPORT_IDf 35980
#define NIF_0_3___16_19___32_35___48_51_RATES_CHNIFf 35981
#define NIF_AF_FC_STATUSf 35982
#define NIF_CANCEL_EN_1f 35983
#define NIF_CANCEL_EN_2f 35984
#define NIF_CANCEL_EN_3f 35985
#define NIF_CANCEL_EN_4f 35986
#define NIF_CHANNEL_TO_CHECK_BWf 35987
#define NIF_CONNECT_XLP_1_TO_NBIf 35988
#define NIF_CREDITSf 35989
#define NIF_CREDITS_OVFf 35990
#define NIF_CTXT_MAP_INITIATE_PAR_ERRf 35991
#define NIF_CTXT_MAP_PARITY_ERR_MASKf 35992
#define NIF_ERROR_INDICATIONf 35993
#define NIF_ERR_64_BYTES_PACKf 35994
#define NIF_ERR_64_BYTES_PACK_MASKf 35995
#define NIF_ERR_DATA_ARRIVEDf 35996
#define NIF_ERR_DATA_ARRIVED_MASKf 35997
#define NIF_ERR_PACKET_SIZEf 35998
#define NIF_ERR_PACKET_SIZE_MASKf 35999
#define NIF_FAST_PORT_ENf 36000
#define NIF_FLOW_CONTROLf 36001
#define NIF_FORCE_PAUSEf 36002
#define NIF_IFC_DELAYf 36003
#define NIF_IFC_SOP_ONLY_DELAYf 36004
#define NIF_MUB_STATUSf 36005
#define NIF_NO_FRAGf 36006
#define NIF_PACKET_COUNTERf 36007
#define NIF_PFC_MAP_INITIATE_PAR_ERRf 36008
#define NIF_PFC_MAP_PARITY_ERR_MASKf 36009
#define NIF_PFC_STATUSf 36010
#define NIF_PFC_STATUS_SELf 36011
#define NIF_PHYSICAL_ERRf 36012
#define NIF_PHYSICAL_ERR_COUNTERf 36013
#define NIF_PHYSICAL_ERR_MASKf 36014
#define NIF_PORTf 36015
#define NIF_PORT_TO_CHECK_BWf 36016
#define NIF_PORT_TO_CTXT_BIT_MAP_INITIATE_PAR_ERRf 36017
#define NIF_PORT_TO_CTXT_BIT_MAP_PARITY_ERR_MASKf 36018
#define NIF_PORT_VALIDf 36019
#define NIF_RT_STATUSf 36020
#define NIF_RX_FIFO_OVFf 36021
#define NIF_RX_FIFO_OVF_MASKf 36022
#define NIF_SHAPER_GRANT_SIZEf 36023
#define NIF_SHAPER_MAX_BURSTf 36024
#define NIF_SHAPER_TIMER_CYCLESf 36025
#define NIF_SP_OVR_CPUf 36026
#define NIF_SP_OVR_RCYf 36027
#define NIF_TX_FIFO_FULLf 36028
#define NIF_TX_FIFO_FULL_MASKf 36029
#define NIF_TX_INIT_CREDITSf 36030
#define NIP_L3ERR_TOCPUf 36031
#define NIV_DISCARD_CPU_COSf 36032
#define NIV_DISCARD_TOCPUf 36033
#define NIV_ERROR_DROP_PAR_ERRf 36034
#define NIV_FORWARDING_DROP_PAR_ERRf 36035
#define NIV_FORWARDING_DROP_TOCPUf 36036
#define NIV_NAMESPACEf 36037
#define NIV_PRUNE_DROPf 36038
#define NIV_PRUNE_ENABLEf 36039
#define NIV_RPF_CHECK_ENABLEf 36040
#define NIV_RPF_CHECK_FAIL_TOCPUf 36041
#define NIV_UPLINK_PORTf 36042
#define NIV_VIF_IDf 36043
#define NIV_VIF_LOOKUP_ENABLEf 36044
#define NIV_VLAN_TAGGED_PAR_ERRf 36045
#define NL7K_350_MODEf 36046
#define NLF_0_UNUSEDf 36047
#define NLF_FORWARDING_ENABLEf 36048
#define NLF_MASKf 36049
#define NLF_PORT_NUMf 36050
#define NLF_STATUSf 36051
#define NLP_STARTCNTf 36052
#define NMP_PRIf 36053
#define NNI_PORTf 36054
#define NOACKf 36055
#define NOCOPY_ON_OVERFLOWf 36056
#define NOCPf 36057
#define NODE_IDf 36058
#define NODE_LEVELf 36059
#define NODE_PROFILE_PTRf 36060
#define NODE_TYPEf 36061
#define NOFABCRCf 36062
#define NOHEAD_DPf 36063
#define NOHEAD_ECNf 36064
#define NOHEAD_ECTf 36065
#define NOHEAD_LBIDf 36066
#define NOHEAD_LEN_ADJ_IDXf 36067
#define NOHEAD_MCf 36068
#define NOHEAD_QUEUEf 36069
#define NOHEAD_SIDf 36070
#define NOHEAD_Tf 36071
#define NOHEAD_TYPEf 36072
#define NOMEMREPAIRMODEf 36073
#define NONAME_ETHER_TAGf 36074
#define NONAME_NEXT_PROTOCOLf 36075
#define NONAUTHORIZEDMODE_8021Xf 36076
#define NONCH_SCM_INITIATE_PAR_ERRf 36077
#define NONCH_SCM_PARITY_ERR_MASKf 36078
#define NONCH_SPR_CAL_LEN_Af 36079
#define NONCH_SPR_CAL_LEN_Bf 36080
#define NONCH_SPR_MAX_BURST_Af 36081
#define NONCH_SPR_MAX_BURST_Bf 36082
#define NONCH_SPR_RATE_Af 36083
#define NONCH_SPR_RATE_Bf 36084
#define NONCPU_CELL_WAIT_COUNTf 36085
#define NONEMPTYf 36086
#define NONEMPTY_DISINTf 36087
#define NONETHERNETMETERPOINTERf 36088
#define NONFRAGMCNTf 36089
#define NONSECURE_INT_ACCESSf 36090
#define NONSECURE_INVASIVE_DEBUGf 36091
#define NONSECURE_LOCKDOWNf 36092
#define NONSECURE_NONINVASIVE_DEBUGf 36093
#define NONSTATICMOVE_TOCPUf 36094
#define NONTCP_DROPENDPOINTf 36095
#define NONTCP_DROPSTARTPOINTf 36096
#define NONTCP_DROP_THDf 36097
#define NONTCP_MAXDROPRATEf 36098
#define NONTCP_RED_DROP_THDf 36099
#define NONTCP_YELLOW_DROP_THDf 36100
#define NONUCAST_PRUNE_DROPf 36101
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_ENf 36102
#define NONUCAST_TRUNK_BLOCK_MASK_PAR_ERRf 36103
#define NONUCAST_TRUNK_BLOCK_MASK_PDAf 36104
#define NONUCAST_TRUNK_BLOCK_MASK_PMf 36105
#define NONUCAST_TRUNK_BLOCK_MASK_TMf 36106
#define NONUC_SERVICE_QUEUING_ENABLEf 36107
#define NONUC_VLAN_SHAPING_ENABLEf 36108
#define NONZERO_CBLOCKSf 36109
#define NON_AUTHORIZED_MODE_8021Xf 36110
#define NON_BROADREACH_SPEED_MODEf 36111
#define NON_EOF_PADDED_FRAGMENTf 36112
#define NON_EOF_PADDED_FRAGMENT_MASKf 36113
#define NON_ETHERNET_METER_POINTERf 36114
#define NON_FRAGMENT_MASKf 36115
#define NON_MATCH_CNTf 36116
#define NON_PROFILED_ACTIONSf 36117
#define NON_REPAIRABLE_ADDRESSf 36118
#define NON_REPAIRABLE_INTERRUPTf 36119
#define NON_SBUSf 36120
#define NON_TDM_LFSR_VALUEf 36121
#define NON_TDM_LINK_MASKf 36122
#define NON_TRILL_PKT_DROPf 36123
#define NON_UC_EM_MTP_INDEXf 36124
#define NON_UC_EM_MTP_INDEX0f 36125
#define NON_UC_EM_MTP_INDEX1f 36126
#define NON_UC_EM_MTP_INDEX2f 36127
#define NON_UC_EM_MTP_INDEX3f 36128
#define NON_UC_TRUNK_HASH_DST_ENABLEf 36129
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 36130
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 36131
#define NON_UC_TRUNK_HASH_USE_RTAG7f 36132
#define NOPRIf 36133
#define NOP_CLOCKSf 36134
#define NOP_PRE_PSTf 36135
#define NORESTARTf 36136
#define NORMALIZEf 36137
#define NORMTOSLOWMSGTHf 36138
#define NORM_TO_SLOW_MSG_THf 36139
#define NOT_ACTIVE_IN_LLSf 36140
#define NOT_ACTIVE_IN_LLS_0f 36141
#define NOT_ACTIVE_IN_LLS_1f 36142
#define NOT_ACTIVE_IN_LLS_2f 36143
#define NOT_ACTIVE_IN_LLS_3f 36144
#define NOT_EMPTYf 36145
#define NOT_EMPTY_0f 36146
#define NOT_EMPTY_1f 36147
#define NOT_EMPTY_2f 36148
#define NOT_EMPTY_3f 36149
#define NOT_FOUND_SNOOP_STRENGTHf 36150
#define NOT_FOUND_TRAP_CODEf 36151
#define NOT_FOUND_TRAP_STRENGTHf 36152
#define NOT_SEARCHf 36153
#define NOT_USEDf 36154
#define NOT_VLAN_MEMBER_DROPf 36155
#define NOVSITRANSLATIONDISCARDf 36156
#define NOW_LOCKEDf 36157
#define NO_BOFFf 36158
#define NO_CMD_INITf 36159
#define NO_CONNECTf 36160
#define NO_DQS_RDf 36161
#define NO_EOPf 36162
#define NO_FAB_CRCf 36163
#define NO_LGTH_CHECKf 36164
#define NO_MEMORY_DMf 36165
#define NO_PKT_MODf 36166
#define NO_PWRDWNf 36167
#define NO_SOM_FOR_CRC_HCFCf 36168
#define NO_SOM_FOR_CRC_LLFCf 36169
#define NO_SOP_FOR_CRC_HGf 36170
#define NO_SW_COPYf 36171
#define NO_USE_1f 36172
#define NPAGESf 36173
#define NPSf 36174
#define NRDYTH0f 36175
#define NRDYTH1f 36176
#define NRDYTH2f 36177
#define NRDYTH3f 36178
#define NRDYTH4f 36179
#define NRDYTH5f 36180
#define NRDYTH6f 36181
#define NRDYTH7f 36182
#define NRDYTHSELf 36183
#define NRDY_TH_0f 36184
#define NRDY_TH_1f 36185
#define NRDY_TH_2f 36186
#define NRDY_TH_3f 36187
#define NRDY_TH_4f 36188
#define NRDY_TH_5f 36189
#define NRDY_TH_6f 36190
#define NRDY_TH_7f 36191
#define NRDY_TH_SELf 36192
#define NSf 36193
#define NS_COUNTf 36194
#define NS_INVALID_CHILD_NUMf 36195
#define NS_INVLAID_CHILD_NUM_DISINTf 36196
#define NS_RST_Lf 36197
#define NS_TIMEf 36198
#define NS_VALUEf 36199
#define NTH_CAPTf 36200
#define NTH_CAPTUREf 36201
#define NULL_FIELDf 36202
#define NULL_GRANTf 36203
#define NULL_MASKf 36204
#define NULL_MVR_DROP_COUNTf 36205
#define NULL_REPL_PKTf 36206
#define NULL_REPL_PKT_MASKf 36207
#define NULL_VALUEf 36208
#define NUMBEROFADDRESSf 36209
#define NUMBEROFDATABYTESf 36210
#define NUMBEROFWAITCYCLESf 36211
#define NUMBER_OF_FREE_ENTRIESf 36212
#define NUMBER_OF_RMEPSf 36213
#define NUMBYTESf 36214
#define NUMCOLSf 36215
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT0INTMASKf 36216
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT1INTMASKf 36217
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT2INTMASKf 36218
#define NUMTHROWNBURSTSCOUNTER75PRX0PORT3INTMASKf 36219
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT0INTMASKf 36220
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT1INTMASKf 36221
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT2INTMASKf 36222
#define NUMTHROWNBURSTSCOUNTER75PRX10PORT3INTMASKf 36223
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT0INTMASKf 36224
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT1INTMASKf 36225
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT2INTMASKf 36226
#define NUMTHROWNBURSTSCOUNTER75PRX11PORT3INTMASKf 36227
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT0INTMASKf 36228
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT1INTMASKf 36229
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT2INTMASKf 36230
#define NUMTHROWNBURSTSCOUNTER75PRX12PORT3INTMASKf 36231
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT0INTMASKf 36232
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT1INTMASKf 36233
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT2INTMASKf 36234
#define NUMTHROWNBURSTSCOUNTER75PRX13PORT3INTMASKf 36235
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT0INTMASKf 36236
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT1INTMASKf 36237
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT2INTMASKf 36238
#define NUMTHROWNBURSTSCOUNTER75PRX14PORT3INTMASKf 36239
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT0INTMASKf 36240
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT1INTMASKf 36241
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT2INTMASKf 36242
#define NUMTHROWNBURSTSCOUNTER75PRX15PORT3INTMASKf 36243
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT0INTMASKf 36244
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT1INTMASKf 36245
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT2INTMASKf 36246
#define NUMTHROWNBURSTSCOUNTER75PRX1PORT3INTMASKf 36247
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT0INTMASKf 36248
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT1INTMASKf 36249
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT2INTMASKf 36250
#define NUMTHROWNBURSTSCOUNTER75PRX2PORT3INTMASKf 36251
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT0INTMASKf 36252
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT1INTMASKf 36253
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT2INTMASKf 36254
#define NUMTHROWNBURSTSCOUNTER75PRX3PORT3INTMASKf 36255
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT0INTMASKf 36256
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT1INTMASKf 36257
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT2INTMASKf 36258
#define NUMTHROWNBURSTSCOUNTER75PRX4PORT3INTMASKf 36259
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT0INTMASKf 36260
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT1INTMASKf 36261
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT2INTMASKf 36262
#define NUMTHROWNBURSTSCOUNTER75PRX5PORT3INTMASKf 36263
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT0INTMASKf 36264
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT1INTMASKf 36265
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT2INTMASKf 36266
#define NUMTHROWNBURSTSCOUNTER75PRX6PORT3INTMASKf 36267
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT0INTMASKf 36268
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT1INTMASKf 36269
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT2INTMASKf 36270
#define NUMTHROWNBURSTSCOUNTER75PRX7PORT3INTMASKf 36271
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT0INTMASKf 36272
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT1INTMASKf 36273
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT2INTMASKf 36274
#define NUMTHROWNBURSTSCOUNTER75PRX8PORT3INTMASKf 36275
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT0INTMASKf 36276
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT1INTMASKf 36277
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT2INTMASKf 36278
#define NUMTHROWNBURSTSCOUNTER75PRX9PORT3INTMASKf 36279
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT0f 36280
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT0OVFf 36281
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT1f 36282
#define NUMTHROWNBURSTSCOUNTERRXILKNPORT1OVFf 36283
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT0f 36284
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT0OVFf 36285
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT1f 36286
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT1OVFf 36287
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT2f 36288
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT2OVFf 36289
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT3f 36290
#define NUMTHROWNBURSTSCOUNTERRX_N_PORT3OVFf 36291
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INTf 36292
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INTf 36293
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INTf 36294
#define NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INTf 36295
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT0INTf 36296
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT1INTf 36297
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT2INTf 36298
#define NUMTHROWNBURSTSCOUNTER_75PRX10PORT3INTf 36299
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT0INTf 36300
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT1INTf 36301
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT2INTf 36302
#define NUMTHROWNBURSTSCOUNTER_75PRX11PORT3INTf 36303
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT0INTf 36304
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT1INTf 36305
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT2INTf 36306
#define NUMTHROWNBURSTSCOUNTER_75PRX12PORT3INTf 36307
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT0INTf 36308
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT1INTf 36309
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT2INTf 36310
#define NUMTHROWNBURSTSCOUNTER_75PRX13PORT3INTf 36311
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT0INTf 36312
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT1INTf 36313
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT2INTf 36314
#define NUMTHROWNBURSTSCOUNTER_75PRX14PORT3INTf 36315
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT0INTf 36316
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT1INTf 36317
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT2INTf 36318
#define NUMTHROWNBURSTSCOUNTER_75PRX15PORT3INTf 36319
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INTf 36320
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INTf 36321
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INTf 36322
#define NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INTf 36323
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INTf 36324
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INTf 36325
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INTf 36326
#define NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INTf 36327
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INTf 36328
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INTf 36329
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INTf 36330
#define NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INTf 36331
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INTf 36332
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INTf 36333
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INTf 36334
#define NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INTf 36335
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INTf 36336
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INTf 36337
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INTf 36338
#define NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INTf 36339
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INTf 36340
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INTf 36341
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INTf 36342
#define NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INTf 36343
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT0INTf 36344
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT1INTf 36345
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT2INTf 36346
#define NUMTHROWNBURSTSCOUNTER_75PRX7PORT3INTf 36347
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT0INTf 36348
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT1INTf 36349
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT2INTf 36350
#define NUMTHROWNBURSTSCOUNTER_75PRX8PORT3INTf 36351
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT0INTf 36352
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT1INTf 36353
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT2INTf 36354
#define NUMTHROWNBURSTSCOUNTER_75PRX9PORT3INTf 36355
#define NUMWORDSf 36356
#define NUM_32BYTE_WRf 36357
#define NUM_32B_WRf 36358
#define NUM_BK2BK_CRWf 36359
#define NUM_BUFFSf 36360
#define NUM_BYTES_READf 36361
#define NUM_CHNLSf 36362
#define NUM_CISf 36363
#define NUM_CLOCKS_3P33_MSf 36364
#define NUM_COLSf 36365
#define NUM_COL_BITSf 36366
#define NUM_CPUSf 36367
#define NUM_CTRSf 36368
#define NUM_DWf 36369
#define NUM_DWORDS_CW0f 36370
#define NUM_DWORDS_CW1f 36371
#define NUM_DWORDS_CW2f 36372
#define NUM_ENTRIESf 36373
#define NUM_ENTRIES_PER_ROWf 36374
#define NUM_EVENTSf 36375
#define NUM_GRANTSf 36376
#define NUM_ICACHE_LINESf 36377
#define NUM_INDEX_ERRf 36378
#define NUM_INST_DOPSf 36379
#define NUM_NOPf 36380
#define NUM_OF_CREDITSf 36381
#define NUM_OF_DBUFFSf 36382
#define NUM_OF_ENTRIESf 36383
#define NUM_PAGES_READf 36384
#define NUM_PAGES_RESERVEDf 36385
#define NUM_PERIPH_REQf 36386
#define NUM_PORTSf 36387
#define NUM_PRE_DNOPSf 36388
#define NUM_PST_DNOPSf 36389
#define NUM_QCN_CNM_RECEIVED_DCMf 36390
#define NUM_QCN_CNM_RECEIVED_PARITY_ENf 36391
#define NUM_QCN_CNM_RECEIVED_PDAf 36392
#define NUM_QCN_CNM_RECEIVED_TMf 36393
#define NUM_Q_ENTRIES_ACT_DISABLEf 36394
#define NUM_R2W_NOPSf 36395
#define NUM_REFS_SATURATEDf 36396
#define NUM_REFS_SATURATED_DISINTf 36397
#define NUM_ROWS_PER_REGIONf 36398
#define NUM_SEGf 36399
#define NUM_TAGS_EMPTYf 36400
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INTf 36401
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INT_MASKf 36402
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INTf 36403
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INT_MASKf 36404
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INTf 36405
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INT_MASKf 36406
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INTf 36407
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INT_MASKf 36408
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INTf 36409
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INT_MASKf 36410
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INTf 36411
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INT_MASKf 36412
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INTf 36413
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INT_MASKf 36414
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INTf 36415
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INT_MASKf 36416
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INTf 36417
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INT_MASKf 36418
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INTf 36419
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INT_MASKf 36420
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INTf 36421
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INT_MASKf 36422
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INTf 36423
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INT_MASKf 36424
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INTf 36425
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INT_MASKf 36426
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INTf 36427
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INT_MASKf 36428
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INTf 36429
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INT_MASKf 36430
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INTf 36431
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INT_MASKf 36432
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INTf 36433
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INT_MASKf 36434
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INTf 36435
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INT_MASKf 36436
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INTf 36437
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INT_MASKf 36438
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INTf 36439
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INT_MASKf 36440
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INTf 36441
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INT_MASKf 36442
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INTf 36443
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INT_MASKf 36444
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INTf 36445
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INT_MASKf 36446
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INTf 36447
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INT_MASKf 36448
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INTf 36449
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INT_MASKf 36450
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INTf 36451
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INT_MASKf 36452
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INTf 36453
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INT_MASKf 36454
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INTf 36455
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INT_MASKf 36456
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INTf 36457
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INT_MASKf 36458
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INTf 36459
#define NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INT_MASKf 36460
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_0f 36461
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_0_OVFf 36462
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_1f 36463
#define NUM_THROWN_BURSTS_COUNTER_RX_HRF_1_OVFf 36464
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_0f 36465
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_0_OVFf 36466
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_1f 36467
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_1_OVFf 36468
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_2f 36469
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_2_OVFf 36470
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_3f 36471
#define NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_3_OVFf 36472
#define NUM_W2R_NOPSf 36473
#define NVM_SADBYPf 36474
#define NVM_TMf 36475
#define NWAYLINKSTATUSINTf 36476
#define NWAYLINKSTATUSINTENf 36477
#define NWAY_AUTO_POLLING_ENf 36478
#define NWKOFFSETADDf 36479
#define NXTFRAGNUMBERf 36480
#define NXTMAXPRIf 36481
#define NXTMAXPRI_MASKf 36482
#define NXTMAXPRI_VALUEf 36483
#define NXTPRIf 36484
#define NXTPRI_MASKf 36485
#define NXTPRI_VALUEf 36486
#define NXT_FRAG_NUMBERf 36487
#define NXT_HDR_TYPEf 36488
#define NXT_PTRf 36489
#define NYET_CONTROLf 36490
#define N_16f 36491
#define N_CCf 36492
#define N_ENTRYf 36493
#define N_PCCf 36494
#define N_PORTSf 36495
#define N_TABLEf 36496
#define OACf 36497
#define OAMA_INITIATE_PAR_ERRf 36498
#define OAMA_PARITY_ERR_MASKf 36499
#define OAMB_INITIATE_PAR_ERRf 36500
#define OAMB_PARITY_ERR_MASKf 36501
#define OAMP_CREDITSf 36502
#define OAMP_CREDITS_OVFf 36503
#define OAMP_ERR_DATA_ARRIVEDf 36504
#define OAMP_ERR_DATA_ARRIVED_MASKf 36505
#define OAMP_ERR_UNEXPECTED_SOPf 36506
#define OAMP_ERR_UNEXPECTED_SOP_MASKf 36507
#define OAMP_INITf 36508
#define OAMP_PACKET_COUNTERf 36509
#define OAMP_PORT_TERMINATION_CONTEXTf 36510
#define OAMP_REASSEMBLY_CONTEXTf 36511
#define OAMP_RESETf 36512
#define OAM_BFD_MISCONFIG_INTf 36513
#define OAM_BFD_MISCONFIG_INT_MASKf 36514
#define OAM_BFD_MISCONFIG_OAM_LIFf 36515
#define OAM_BFD_MISCONFIG_VTT_OAM_LIFf 36516
#define OAM_BFD_VALIDITY_CHECKf 36517
#define OAM_CCM_SLOWPATH_CPU_COSf 36518
#define OAM_COUNTER_DISABLE_MAPf 36519
#define OAM_COUNTER_FIFO_INITIATE_PAR_ERRf 36520
#define OAM_COUNTER_FIFO_PARITY_ERR_MASKf 36521
#define OAM_COUNTER_FIFO_WATER_MARKf 36522
#define OAM_COUNTER_INCREMENTf 36523
#define OAM_COUNTER_IN_RANGE_CFG_ADD_PCPf 36524
#define OAM_COUNTER_IN_RANGE_CFG_BASEf 36525
#define OAM_COUNTER_IN_RANGE_CFG_SHIFTf 36526
#define OAM_COUNTER_MAXf 36527
#define OAM_COUNTER_MINf 36528
#define OAM_COUNTER_NOT_IN_RANGE_CFG_ADD_PCPf 36529
#define OAM_COUNTER_NOT_IN_RANGE_CFG_BASEf 36530
#define OAM_COUNTER_NOT_IN_RANGE_CFG_SHIFTf 36531
#define OAM_CVLAN_MEP_AFTER_VXLTf 36532
#define OAM_DM_ENf 36533
#define OAM_DM_TYPEf 36534
#define OAM_DO_NOT_MODIFYf 36535
#define OAM_DO_NOT_MODIFY_PBMf 36536
#define OAM_EGRESS_SUB_TYPEf 36537
#define OAM_ENABLEf 36538
#define OAM_ENABLE_LM_DM_SAMPLEf 36539
#define OAM_ERROR_CPU_COSf 36540
#define OAM_ETHERNET_ENABLEf 36541
#define OAM_FAST_PORT_ENf 36542
#define OAM_HEADER_ERROR_TOCPUf 36543
#define OAM_IFC_DELAYf 36544
#define OAM_IFC_NUMf 36545
#define OAM_IFC_SOP_ONLY_DELAYf 36546
#define OAM_INITIATE_PAR_ERRf 36547
#define OAM_INVALID_LIFf 36548
#define OAM_IN_LIF_PROFILEf 36549
#define OAM_KEY1f 36550
#define OAM_KEY1_OVERRIDE_EGR_DVPf 36551
#define OAM_KEY2f 36552
#define OAM_KEY2_OVERRIDE_EGR_DVPf 36553
#define OAM_KEY3f 36554
#define OAM_KEY_MODE_SELf 36555
#define OAM_LCPU_RX_CNT_DISABLEf 36556
#define OAM_LCPU_TX_CNT_DISABLEf 36557
#define OAM_LIF_INVALID_HEADERf 36558
#define OAM_LIF_SETf 36559
#define OAM_LMDM_CPU_COSf 36560
#define OAM_LMEP_ENf 36561
#define OAM_LMEP_MDLf 36562
#define OAM_LM_BASE_PTRf 36563
#define OAM_LM_COUNTERS_0_DCMf 36564
#define OAM_LM_COUNTERS_0_PARITY_ENf 36565
#define OAM_LM_COUNTERS_0_PAR_ERRf 36566
#define OAM_LM_COUNTERS_0_PMf 36567
#define OAM_LM_COUNTERS_0_TMf 36568
#define OAM_LM_COUNTERS_1_DCMf 36569
#define OAM_LM_COUNTERS_1_PARITY_ENf 36570
#define OAM_LM_COUNTERS_1_PAR_ERRf 36571
#define OAM_LM_COUNTERS_1_PMf 36572
#define OAM_LM_COUNTERS_1_TMf 36573
#define OAM_LM_COUNTERS_DCMf 36574
#define OAM_LM_COUNTERS_PARITY_ENf 36575
#define OAM_LM_COUNTERS_PAR_ERRf 36576
#define OAM_LM_COUNTERS_PDA_CTRL0f 36577
#define OAM_LM_COUNTERS_PDA_CTRL1f 36578
#define OAM_LM_COUNTERS_PDA_CTRL2f 36579
#define OAM_LM_COUNTERS_PDA_CTRL3f 36580
#define OAM_LM_COUNTERS_PMf 36581
#define OAM_LM_COUNTERS_TMf 36582
#define OAM_LM_DM_VALUE_LOWER_31_16f 36583
#define OAM_LM_DM_VALUE_UPPERf 36584
#define OAM_LM_ENf 36585
#define OAM_MAC_SA_CHECK_DISABLEf 36586
#define OAM_MEP_PASSIVE_ACTIVE_ENABLEf 36587
#define OAM_MESSAGEf 36588
#define OAM_MPLS_TP_OR_BFD_ENABLE_MAPf 36589
#define OAM_MP_TYPE_DECODING_ENABLEf 36590
#define OAM_MULTI_HOP_BFD_ENABLEf 36591
#define OAM_MY_CFM_MAC_INITIATE_PAR_ERRf 36592
#define OAM_MY_CFM_MAC_PARITY_ERR_MASKf 36593
#define OAM_NO_FRAGf 36594
#define OAM_ONE_HOP_BFD_ENABLEf 36595
#define OAM_OPCODE_CONTROL_PROFILE_PARITY_ENf 36596
#define OAM_OPCODE_CONTROL_PROFILE_PTRf 36597
#define OAM_PACKETf 36598
#define OAM_PARITY_ERR_MASKf 36599
#define OAM_PBBTE_LOOKUP_ENABLEf 36600
#define OAM_PORT_PROFILEf 36601
#define OAM_PROCESS_MAPf 36602
#define OAM_REFRESH_ENABLEf 36603
#define OAM_REFRESH_MAXf 36604
#define OAM_REPLACEMENT_OFFSETf 36605
#define OAM_SERVICE_PRI_MAPPING_PTRf 36606
#define OAM_SESSION_IDf 36607
#define OAM_SETf 36608
#define OAM_SET_ENABLEf 36609
#define OAM_SLOWPATH_CPU_COSf 36610
#define OAM_SRCPORT0_RX_CNT_DISABLEf 36611
#define OAM_SRCPORT0_TX_CNT_DISABLEf 36612
#define OAM_SUB_TYPEf 36613
#define OAM_SUB_TYPE_MAPf 36614
#define OAM_SUB_TYPE_MASKf 36615
#define OAM_TAG_STATUS_CHECK_CONTROLf 36616
#define OAM_TERMINATION_ALLOWEDf 36617
#define OAM_TUNNEL_CONTROLf 36618
#define OAM_TXf 36619
#define OAM_UNEXPECTED_PKT_TOCPUf 36620
#define OAM_UNKNOWN_OPCODE_VERSION_DROPf 36621
#define OAM_UNKNOWN_OPCODE_VERSION_TOCPUf 36622
#define OAM_UNKNOWN_VERSION_TOCPUf 36623
#define OAM_UP_MEPf 36624
#define OAM_VER_CHECK_DISABLEf 36625
#define OBM_RESETf 36626
#define OBRXADIP2ALARMf 36627
#define OBRXADIP2ALARMMASKf 36628
#define OBRXADIP2ERRf 36629
#define OBRXADIP2ERRMASKf 36630
#define OBRXAFRMERRf 36631
#define OBRXAFRMERRMASKf 36632
#define OBRXALOCKERRf 36633
#define OBRXALOCKERRMASKf 36634
#define OBRXANIFFCf 36635
#define OBRXANIFFCSELf 36636
#define OBRXAOFPFCf 36637
#define OBRXAOFPFCSELf 36638
#define OBRXAOUTOFFRMf 36639
#define OBRXAOUTOFFRMMASKf 36640
#define OBRXASCHBFCf 36641
#define OBRXASCHBFCSELf 36642
#define OBRXBDIP2ALARMf 36643
#define OBRXBDIP2ALARMMASKf 36644
#define OBRXBDIP2ERRf 36645
#define OBRXBDIP2ERRMASKf 36646
#define OBRXBFRMERRf 36647
#define OBRXBFRMERRMASKf 36648
#define OBRXBLOCKERRf 36649
#define OBRXBLOCKERRMASKf 36650
#define OBRXBNIFFCf 36651
#define OBRXBNIFFCSELf 36652
#define OBRXBOFPFCf 36653
#define OBRXBOFPFCSELf 36654
#define OBRXBOUTOFFRMf 36655
#define OBRXBOUTOFFRMMASKf 36656
#define OBRXBSCHBFCf 36657
#define OBRXBSCHBFCSELf 36658
#define OBSERVATION_TIMESTAMPf 36659
#define OBS_CBA_MSBf 36660
#define OCf 36661
#define OC768CMODEf 36662
#define OC768QM1MASKf 36663
#define OC768QM2MASKf 36664
#define OC768QM3MASKf 36665
#define OCBDBCOUNTf 36666
#define OCBDCOUNTf 36667
#define OCBDRJCTf 36668
#define OCBPRM_PARITY_ERR_MASKf 36669
#define OCB_BUFF_SIZEf 36670
#define OCB_CRC_ERR_COUNTf 36671
#define OCB_DBUFF_MAX_OFFSETf 36672
#define OCB_ENf 36673
#define OCB_EVEN_RD_CTRf 36674
#define OCB_EVEN_WR_CTRf 36675
#define OCB_FMC_DBUFF_OCC_THf 36676
#define OCB_FMC_DB_OCC_CNTf 36677
#define OCB_FMC_DB_OCC_CNT_OVER_THf 36678
#define OCB_INITf 36679
#define OCB_MULTICAST_RANGE_0_HIGHf 36680
#define OCB_MULTICAST_RANGE_0_LOWf 36681
#define OCB_MULTICAST_RANGE_1_HIGHf 36682
#define OCB_MULTICAST_RANGE_1_LOWf 36683
#define OCB_ODD_RD_CTRf 36684
#define OCB_ODD_WR_CTRf 36685
#define OCB_OPP_CRC_ERR_INTf 36686
#define OCB_OPP_CRC_ERR_INT_MASKf 36687
#define OCB_QUE_BUFF_SIZE_EN_TH_0f 36688
#define OCB_QUE_BUFF_SIZE_EN_TH_1f 36689
#define OCB_QUE_SIZE_EN_TH_0f 36690
#define OCB_QUE_SIZE_EN_TH_1f 36691
#define OCB_RESETf 36692
#define OCB_UC_DBUFF_OCC_THf 36693
#define OCB_UC_DB_OCC_CNTf 36694
#define OCB_UC_DB_OCC_CNT_OVER_THf 36695
#define OCCG_INTf 36696
#define OCCG_INT_FORCEf 36697
#define OCCG_INT_MASKf 36698
#define OCD_ADJUST_PDN_CS_0f 36699
#define OCD_ADJUST_PUP_CS_0f 36700
#define OCFIf 36701
#define OCIf 36702
#define OCICf 36703
#define OCM_BASEf 36704
#define OCM_CORRUPTED_ERRORf 36705
#define OCM_CORRUPTED_ERROR_DISINTf 36706
#define OCM_LATENCYf 36707
#define OCM_MEM_TMf 36708
#define OCM_P0_STATUSf 36709
#define OCM_P0_STATUS_DISINTf 36710
#define OCM_P1_STATUSf 36711
#define OCM_P1_STATUS_DISINTf 36712
#define OCM_STATUSf 36713
#define OCM_STATUS_DISINTf 36714
#define OCPMf 36715
#define OCRf 36716
#define OCST_ENf 36717
#define OCTETSCOUNTERf 36718
#define OCTETS_COUNTERf 36719
#define OC_BDB_COUNTf 36720
#define OC_BD_COUNTf 36721
#define OC_BD_RJCTf 36722
#define OC_DB_COUNT_UCf 36723
#define OC_RESET_Nf 36724
#define ODD_BUFFER_CNTf 36725
#define ODD_HEAD_PCKT_LENGTHf 36726
#define ODD_METER_TMf 36727
#define ODD_PARITYf 36728
#define ODD_PARITY_0f 36729
#define ODD_PARITY_1f 36730
#define ODD_PARITY_2f 36731
#define ODD_PARITY_3f 36732
#define ODD_TAGf 36733
#define ODD_TAIL_PTRf 36734
#define ODP_MISSING_EOP_ERRORf 36735
#define ODP_MISSING_EOP_ERROR_DISINTf 36736
#define ODP_MISSING_EOP_ERROR_MASKf 36737
#define ODP_UNEXPECTED_EOP_ERRORf 36738
#define ODP_UNEXPECTED_EOP_ERROR_DISINTf 36739
#define ODP_UNEXPECTED_EOP_ERROR_MASKf 36740
#define ODTf 36741
#define ODT_CLK500_If 36742
#define ODT_ENf 36743
#define ODT_ENABLEf 36744
#define ODT_PVT_DONEf 36745
#define ODT_RD_MAP_CS0f 36746
#define ODT_RD_MAP_CS1f 36747
#define ODT_RD_MAP_CS2f 36748
#define ODT_RD_MAP_CS3f 36749
#define ODT_WR_MAP_CS0f 36750
#define ODT_WR_MAP_CS1f 36751
#define ODT_WR_MAP_CS2f 36752
#define ODT_WR_MAP_CS3f 36753
#define OEMA_AGE_CYCLE_ON_SYNCf 36754
#define OEMA_AGE_STATUSf 36755
#define OEMA_AUXILIARY_CAM_ENABLEf 36756
#define OEMA_AUXILIARY_CAM_THRESHOLDf 36757
#define OEMA_CAM_ENTRIES_COUNTERf 36758
#define OEMA_DECRYPTION_ENCRYPTION_ENABLEf 36759
#define OEMA_DIAGNOSTICS_ACCESSED_MODEf 36760
#define OEMA_DIAGNOSTICS_INDEXf 36761
#define OEMA_DIAGNOSTICS_KEYf 36762
#define OEMA_DIAGNOSTICS_LOOKUPf 36763
#define OEMA_DIAGNOSTICS_READf 36764
#define OEMA_ENTRIES_COUNTERf 36765
#define OEMA_ENTRY_ACCESSEDf 36766
#define OEMA_ENTRY_FOUNDf 36767
#define OEMA_ENTRY_KEYf 36768
#define OEMA_ENTRY_PAYLOADf 36769
#define OEMA_ENTRY_VALIDf 36770
#define OEMA_ERROR_CAM_TABLE_FULLf 36771
#define OEMA_ERROR_CAM_TABLE_FULL_COUNTERf 36772
#define OEMA_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 36773
#define OEMA_ERROR_CAM_TABLE_FULL_MASKf 36774
#define OEMA_ERROR_DELETE_UNKNOWN_KEYf 36775
#define OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 36776
#define OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 36777
#define OEMA_ERROR_DELETE_UNKNOWN_KEY_MASKf 36778
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMITf 36779
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 36780
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 36781
#define OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 36782
#define OEMA_ERROR_TABLE_COHERENCYf 36783
#define OEMA_ERROR_TABLE_COHERENCY_COUNTERf 36784
#define OEMA_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 36785
#define OEMA_ERROR_TABLE_COHERENCY_MASKf 36786
#define OEMA_INTERRUPT_ONEf 36787
#define OEMA_INTERRUPT_ONE_MASKf 36788
#define OEMA_INTERRUPT_REGISTER_ONE_TESTf 36789
#define OEMA_KEYf 36790
#define OEMA_KEYT_H_0_INITIATE_PAR_ERRf 36791
#define OEMA_KEYT_H_0_PARITY_ERR_MASKf 36792
#define OEMA_KEYT_H_1_INITIATE_PAR_ERRf 36793
#define OEMA_KEYT_H_1_PARITY_ERR_MASKf 36794
#define OEMA_KEYT_H_2_INITIATE_PAR_ERRf 36795
#define OEMA_KEYT_H_2_PARITY_ERR_MASKf 36796
#define OEMA_KEYT_H_3_INITIATE_PAR_ERRf 36797
#define OEMA_KEYT_H_3_PARITY_ERR_MASKf 36798
#define OEMA_KEYT_H_4_INITIATE_PAR_ERRf 36799
#define OEMA_KEYT_H_4_PARITY_ERR_MASKf 36800
#define OEMA_KEYT_H_5_INITIATE_PAR_ERRf 36801
#define OEMA_KEYT_H_5_PARITY_ERR_MASKf 36802
#define OEMA_KEYT_H_6_INITIATE_PAR_ERRf 36803
#define OEMA_KEYT_H_6_PARITY_ERR_MASKf 36804
#define OEMA_KEYT_H_7_INITIATE_PAR_ERRf 36805
#define OEMA_KEYT_H_7_PARITY_ERR_MASKf 36806
#define OEMA_KEYT_RESET_DONEf 36807
#define OEMA_KEY_CALCULATOR_MODEf 36808
#define OEMA_KEY_TABLE_ENTRY_LIMITf 36809
#define OEMA_LAST_LOOKUP_KEYf 36810
#define OEMA_LAST_LOOKUP_RESULTf 36811
#define OEMA_LAST_LOOKUP_RESULT_FOUNDf 36812
#define OEMA_LOOKUP_ARBITER_LOOKUP_COUNTERf 36813
#define OEMA_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 36814
#define OEMA_MANAGEMENT_COMPLETEDf 36815
#define OEMA_MANAGEMENT_COMPLETED_MASKf 36816
#define OEMA_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 36817
#define OEMA_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 36818
#define OEMA_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 36819
#define OEMA_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 36820
#define OEMA_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 36821
#define OEMA_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 36822
#define OEMA_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 36823
#define OEMA_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 36824
#define OEMA_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 36825
#define OEMA_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 36826
#define OEMA_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 36827
#define OEMA_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 36828
#define OEMA_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 36829
#define OEMA_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 36830
#define OEMA_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 36831
#define OEMA_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 36832
#define OEMA_MANAGEMENT_UNIT_FAILURE_VALIDf 36833
#define OEMA_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 36834
#define OEMA_MM_READ_LINEf 36835
#define OEMA_MM_WRITE_LINEf 36836
#define OEMA_MM_WRITE_VALIDf 36837
#define OEMA_MNGMNT_UNIT_ACTIVEf 36838
#define OEMA_MNGMNT_UNIT_ENABLEf 36839
#define OEMA_MNGMNT_UNIT_FAILURE_KEYf 36840
#define OEMA_MNGMNT_UNIT_FAILURE_REASONf 36841
#define OEMA_MNGMNT_UNIT_FAILURE_VALIDf 36842
#define OEMA_PAYLOADf 36843
#define OEMA_PLDT_AUX_INITIATE_PAR_ERRf 36844
#define OEMA_PLDT_AUX_PARITY_ERR_MASKf 36845
#define OEMA_PLDT_H_0_INITIATE_PAR_ERRf 36846
#define OEMA_PLDT_H_0_PARITY_ERR_MASKf 36847
#define OEMA_PLDT_H_1_INITIATE_PAR_ERRf 36848
#define OEMA_PLDT_H_1_PARITY_ERR_MASKf 36849
#define OEMA_PLDT_H_2_INITIATE_PAR_ERRf 36850
#define OEMA_PLDT_H_2_PARITY_ERR_MASKf 36851
#define OEMA_PLDT_H_3_INITIATE_PAR_ERRf 36852
#define OEMA_PLDT_H_3_PARITY_ERR_MASKf 36853
#define OEMA_PLDT_H_4_INITIATE_PAR_ERRf 36854
#define OEMA_PLDT_H_4_PARITY_ERR_MASKf 36855
#define OEMA_PLDT_H_5_INITIATE_PAR_ERRf 36856
#define OEMA_PLDT_H_5_PARITY_ERR_MASKf 36857
#define OEMA_PLDT_H_6_INITIATE_PAR_ERRf 36858
#define OEMA_PLDT_H_6_PARITY_ERR_MASKf 36859
#define OEMA_PLDT_H_7_INITIATE_PAR_ERRf 36860
#define OEMA_PLDT_H_7_PARITY_ERR_MASKf 36861
#define OEMA_REFRESHED_BY_DSPf 36862
#define OEMA_REQUESTS_COUNTERf 36863
#define OEMA_REQUESTS_COUNTER_OVERFLOWf 36864
#define OEMA_RESERVED_LOWf 36865
#define OEMA_SELFf 36866
#define OEMA_SOURCE_STEPf 36867
#define OEMA_STAMPf 36868
#define OEMA_STEP_TABLE_ECC__NB_ERR_MASKf 36869
#define OEMA_STEP_TABLE_INITIATE_ECC_NB_ERRf 36870
#define OEMA_TABLE_OFFSETf 36871
#define OEMA_TYPEf 36872
#define OEMA_WARNING_INSERTED_EXISTINGf 36873
#define OEMA_WARNING_INSERTED_EXISTING_COUNTERf 36874
#define OEMA_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 36875
#define OEMA_WARNING_INSERTED_EXISTING_MASKf 36876
#define OEMB_AGE_CYCLE_ON_SYNCf 36877
#define OEMB_AGE_STATUSf 36878
#define OEMB_AUXILIARY_CAM_ENABLEf 36879
#define OEMB_AUXILIARY_CAM_THRESHOLDf 36880
#define OEMB_CAM_ENTRIES_COUNTERf 36881
#define OEMB_DECRYPTION_ENCRYPTION_ENABLEf 36882
#define OEMB_DIAGNOSTICS_ACCESSED_MODEf 36883
#define OEMB_DIAGNOSTICS_INDEXf 36884
#define OEMB_DIAGNOSTICS_KEYf 36885
#define OEMB_DIAGNOSTICS_LOOKUPf 36886
#define OEMB_DIAGNOSTICS_READf 36887
#define OEMB_ENTRIES_COUNTERf 36888
#define OEMB_ENTRY_ACCESSEDf 36889
#define OEMB_ENTRY_FOUNDf 36890
#define OEMB_ENTRY_KEYf 36891
#define OEMB_ENTRY_PAYLOADf 36892
#define OEMB_ENTRY_VALIDf 36893
#define OEMB_ERROR_CAM_TABLE_FULLf 36894
#define OEMB_ERROR_CAM_TABLE_FULL_COUNTERf 36895
#define OEMB_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 36896
#define OEMB_ERROR_CAM_TABLE_FULL_MASKf 36897
#define OEMB_ERROR_DELETE_UNKNOWN_KEYf 36898
#define OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 36899
#define OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 36900
#define OEMB_ERROR_DELETE_UNKNOWN_KEY_MASKf 36901
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMITf 36902
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 36903
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 36904
#define OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 36905
#define OEMB_ERROR_TABLE_COHERENCYf 36906
#define OEMB_ERROR_TABLE_COHERENCY_COUNTERf 36907
#define OEMB_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 36908
#define OEMB_ERROR_TABLE_COHERENCY_MASKf 36909
#define OEMB_INTERRUPT_ONEf 36910
#define OEMB_INTERRUPT_ONE_MASKf 36911
#define OEMB_INTERRUPT_REGISTER_ONE_TESTf 36912
#define OEMB_KEYf 36913
#define OEMB_KEYT_H_0_INITIATE_PAR_ERRf 36914
#define OEMB_KEYT_H_0_PARITY_ERR_MASKf 36915
#define OEMB_KEYT_H_1_INITIATE_PAR_ERRf 36916
#define OEMB_KEYT_H_1_PARITY_ERR_MASKf 36917
#define OEMB_KEYT_H_2_INITIATE_PAR_ERRf 36918
#define OEMB_KEYT_H_2_PARITY_ERR_MASKf 36919
#define OEMB_KEYT_H_3_INITIATE_PAR_ERRf 36920
#define OEMB_KEYT_H_3_PARITY_ERR_MASKf 36921
#define OEMB_KEYT_H_4_INITIATE_PAR_ERRf 36922
#define OEMB_KEYT_H_4_PARITY_ERR_MASKf 36923
#define OEMB_KEYT_H_5_INITIATE_PAR_ERRf 36924
#define OEMB_KEYT_H_5_PARITY_ERR_MASKf 36925
#define OEMB_KEYT_H_6_INITIATE_PAR_ERRf 36926
#define OEMB_KEYT_H_6_PARITY_ERR_MASKf 36927
#define OEMB_KEYT_H_7_INITIATE_PAR_ERRf 36928
#define OEMB_KEYT_H_7_PARITY_ERR_MASKf 36929
#define OEMB_KEYT_RESET_DONEf 36930
#define OEMB_KEY_CALCULATOR_MODEf 36931
#define OEMB_KEY_TABLE_ENTRY_LIMITf 36932
#define OEMB_LAST_LOOKUP_KEYf 36933
#define OEMB_LAST_LOOKUP_RESULTf 36934
#define OEMB_LAST_LOOKUP_RESULT_FOUNDf 36935
#define OEMB_LOOKUP_ARBITER_LOOKUP_COUNTERf 36936
#define OEMB_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 36937
#define OEMB_MANAGEMENT_COMPLETEDf 36938
#define OEMB_MANAGEMENT_COMPLETED_MASKf 36939
#define OEMB_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 36940
#define OEMB_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 36941
#define OEMB_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 36942
#define OEMB_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 36943
#define OEMB_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 36944
#define OEMB_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 36945
#define OEMB_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 36946
#define OEMB_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 36947
#define OEMB_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 36948
#define OEMB_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 36949
#define OEMB_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 36950
#define OEMB_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 36951
#define OEMB_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 36952
#define OEMB_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 36953
#define OEMB_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 36954
#define OEMB_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 36955
#define OEMB_MANAGEMENT_UNIT_FAILURE_VALIDf 36956
#define OEMB_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 36957
#define OEMB_MM_READ_LINEf 36958
#define OEMB_MM_WRITE_LINEf 36959
#define OEMB_MM_WRITE_VALIDf 36960
#define OEMB_MNGMNT_UNIT_ACTIVEf 36961
#define OEMB_MNGMNT_UNIT_ENABLEf 36962
#define OEMB_MNGMNT_UNIT_FAILURE_KEYf 36963
#define OEMB_MNGMNT_UNIT_FAILURE_REASONf 36964
#define OEMB_MNGMNT_UNIT_FAILURE_VALIDf 36965
#define OEMB_PAYLOADf 36966
#define OEMB_PLDT_AUX_INITIATE_PAR_ERRf 36967
#define OEMB_PLDT_AUX_PARITY_ERR_MASKf 36968
#define OEMB_PLDT_H_0_INITIATE_PAR_ERRf 36969
#define OEMB_PLDT_H_0_PARITY_ERR_MASKf 36970
#define OEMB_PLDT_H_1_INITIATE_PAR_ERRf 36971
#define OEMB_PLDT_H_1_PARITY_ERR_MASKf 36972
#define OEMB_PLDT_H_2_INITIATE_PAR_ERRf 36973
#define OEMB_PLDT_H_2_PARITY_ERR_MASKf 36974
#define OEMB_PLDT_H_3_INITIATE_PAR_ERRf 36975
#define OEMB_PLDT_H_3_PARITY_ERR_MASKf 36976
#define OEMB_PLDT_H_4_INITIATE_PAR_ERRf 36977
#define OEMB_PLDT_H_4_PARITY_ERR_MASKf 36978
#define OEMB_PLDT_H_5_INITIATE_PAR_ERRf 36979
#define OEMB_PLDT_H_5_PARITY_ERR_MASKf 36980
#define OEMB_PLDT_H_6_INITIATE_PAR_ERRf 36981
#define OEMB_PLDT_H_6_PARITY_ERR_MASKf 36982
#define OEMB_PLDT_H_7_INITIATE_PAR_ERRf 36983
#define OEMB_PLDT_H_7_PARITY_ERR_MASKf 36984
#define OEMB_REFRESHED_BY_DSPf 36985
#define OEMB_REQUESTS_COUNTERf 36986
#define OEMB_REQUESTS_COUNTER_OVERFLOWf 36987
#define OEMB_RESERVED_LOWf 36988
#define OEMB_SELFf 36989
#define OEMB_SOURCE_STEPf 36990
#define OEMB_STAMPf 36991
#define OEMB_STEP_TABLE_ECC__NB_ERR_MASKf 36992
#define OEMB_STEP_TABLE_INITIATE_ECC_NB_ERRf 36993
#define OEMB_TABLE_OFFSETf 36994
#define OEMB_TYPEf 36995
#define OEMB_WARNING_INSERTED_EXISTINGf 36996
#define OEMB_WARNING_INSERTED_EXISTING_COUNTERf 36997
#define OEMB_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 36998
#define OEMB_WARNING_INSERTED_EXISTING_MASKf 36999
#define OFFCOUNTf 37000
#define OFFLINEf 37001
#define OFFSETf 37002
#define OFFSET0f 37003
#define OFFSET1f 37004
#define OFFSETINDEXf 37005
#define OFFSETXf 37006
#define OFFSET_BASEf 37007
#define OFFSET_DLB_ECMPf 37008
#define OFFSET_DLB_HGTf 37009
#define OFFSET_DLB_LAGf 37010
#define OFFSET_ECMPf 37011
#define OFFSET_ENABLEf 37012
#define OFFSET_ENTROPY_LABELf 37013
#define OFFSET_HG_TRUNKf 37014
#define OFFSET_HG_TRUNK_FAILOVERf 37015
#define OFFSET_HG_TRUNK_NONUCf 37016
#define OFFSET_HG_TRUNK_UCf 37017
#define OFFSET_L2GRE_ECMPf 37018
#define OFFSET_LBID_NONUCf 37019
#define OFFSET_LBID_OR_ENTROPY_LABELf 37020
#define OFFSET_LBID_UCf 37021
#define OFFSET_MPLS_ECMPf 37022
#define OFFSET_NONUCf 37023
#define OFFSET_PAGEf 37024
#define OFFSET_PLFSf 37025
#define OFFSET_QGROUP_1B_ECC_ERRf 37026
#define OFFSET_QGROUP_2B_ECC_ERRf 37027
#define OFFSET_QGROUP_TMf 37028
#define OFFSET_QUEUE_1B_ECC_ERRf 37029
#define OFFSET_QUEUE_2B_ECC_ERRf 37030
#define OFFSET_QUEUE_TMf 37031
#define OFFSET_RH_ECMPf 37032
#define OFFSET_RH_HGTf 37033
#define OFFSET_RH_LAGf 37034
#define OFFSET_SRCf 37035
#define OFFSET_TRILL_ECMPf 37036
#define OFFSET_TRUNKf 37037
#define OFFSET_TRUNK_NONUCf 37038
#define OFFSET_TRUNK_UCf 37039
#define OFFSET_UCf 37040
#define OFFSET_VALIDf 37041
#define OFFSET_VALUE0f 37042
#define OFFSET_VALUE1f 37043
#define OFFSET_VALUE2f 37044
#define OFFSET_VALUE3f 37045
#define OFFSET_VALUE4f 37046
#define OFFSET_VALUE5f 37047
#define OFFSET_VALUE6f 37048
#define OFFSET_VALUE7f 37049
#define OFFSET_VPLAGf 37050
#define OFFSET_VXLAN_ECMPf 37051
#define OFFSET_WAS_FILTEREDf 37052
#define OFFSET_WAS_FILTERED_MASKf 37053
#define OFFTONORMMSGTHf 37054
#define OFFTOSLOWMSGTHf 37055
#define OFF_TO_NORM_MSG_THf 37056
#define OFF_TO_SLOW_MSG_THf 37057
#define OFLOWCONTINUEf 37058
#define OFP2TDMMAPf 37059
#define OFPFORCEAGINGf 37060
#define OFPHRf 37061
#define OFPINDEXf 37062
#define OFPNUMf 37063
#define OFPNUM0f 37064
#define OFPNUM1f 37065
#define OFPNUM2f 37066
#define OFPNUM3f 37067
#define OFPTOCHECKBWf 37068
#define OFP_DISf 37069
#define OFP_INDEXf 37070
#define OFP_TO_CHECK_BWf 37071
#define OHCI_APB_ERRf 37072
#define OI0_CORRECTED_ERRORf 37073
#define OI0_CORRECTED_ERROR_DISINTf 37074
#define OI0_DISABLE_ECCf 37075
#define OI0_ECC_ERROR_ADDRESSf 37076
#define OI0_FORCE_ERRORf 37077
#define OI0_UNCORRECTED_ERRORf 37078
#define OI0_UNCORRECTED_ERROR_DISINTf 37079
#define OI1_CORRECTED_ERRORf 37080
#define OI1_CORRECTED_ERROR_DISINTf 37081
#define OI1_DISABLE_ECCf 37082
#define OI1_ECC_ERROR_ADDRESSf 37083
#define OI1_FORCE_ERRORf 37084
#define OI1_UNCORRECTED_ERRORf 37085
#define OI1_UNCORRECTED_ERROR_DISINTf 37086
#define OI2QB_TMf 37087
#define OI_BUF_TMf 37088
#define OI_INDEX_OFFSETf 37089
#define OI_RD_LENGTHf 37090
#define OI_RD_OFFSETf 37091
#define OI_WR_LENGTHf 37092
#define OI_WR_OFFSETf 37093
#define OLD_REPL_HEAD_PTRf 37094
#define OLD_VLAN_IDf 37095
#define OLMf 37096
#define OLM_INITIATE_PAR_ERRf 37097
#define OLM_PARITY_ERR_MASKf 37098
#define OLPFAPPORTf 37099
#define OLPIFENABLETIMEOUTCNTf 37100
#define OLPIFERRDATAARRIVEDf 37101
#define OLPIFERRDATAARRIVEDMASKf 37102
#define OLPIFPACKETSIZEERRf 37103
#define OLPIFPACKETSIZEERRMASKf 37104
#define OLPIFQUIETMODEf 37105
#define OLPIFREADREGTIMEOUTf 37106
#define OLPIFREADREGTIMEOUTMASKf 37107
#define OLPIFRXCMDSEQERRf 37108
#define OLPIFRXCMDSEQERRMASKf 37109
#define OLPIFRXCMDTYPEERRf 37110
#define OLPIFRXCMDTYPEERRMASKf 37111
#define OLPIFRXPKTSEQERRf 37112
#define OLPIFRXPKTSEQERRMASKf 37113
#define OLPIFTIMEOUTPRDf 37114
#define OLPIF_32BYTESPACKERRf 37115
#define OLPIF_32BYTESPACKERRMASKf 37116
#define OLPIF_64BYTESPACKERRf 37117
#define OLPIF_64BYTESPACKERRMASKf 37118
#define OLPINITf 37119
#define OLPINTMASKf 37120
#define OLPINTREGf 37121
#define OLPMAXCRRATEf 37122
#define OLPPACKETCOUNTERf 37123
#define OLPPORTDELAYf 37124
#define OLPPORT_IDf 37125
#define OLPRESETf 37126
#define OLPSPRSCMf 37127
#define OLPWEIGHTf 37128
#define OLP_CREDITSf 37129
#define OLP_CREDITS_OVFf 37130
#define OLP_ENABLEf 37131
#define OLP_ERROR_DROP_CTRLf 37132
#define OLP_ERR_DATA_ARRIVEDf 37133
#define OLP_ERR_DATA_ARRIVED_MASKf 37134
#define OLP_ERR_UNEXPECTED_SOPf 37135
#define OLP_ERR_UNEXPECTED_SOP_MASKf 37136
#define OLP_FAST_PORT_ENf 37137
#define OLP_HDR_ADDf 37138
#define OLP_HDR_TYPE_COMPRESSEDf 37139
#define OLP_IFC_DELAYf 37140
#define OLP_IFC_NUMf 37141
#define OLP_IFC_SOP_ONLY_DELAYf 37142
#define OLP_INITf 37143
#define OLP_MACDA_PREFIX_MATCHED_DROPf 37144
#define OLP_MAC_DA_PREFIX_CHECK_ENABLEf 37145
#define OLP_NOT_FOUND_VER_TYPE_ERR_DROPf 37146
#define OLP_NO_FRAGf 37147
#define OLP_PACKET_COUNTERf 37148
#define OLP_PORT_TERMINATION_CONTEXTf 37149
#define OLP_REASSEMBLY_CONTEXTf 37150
#define OLP_RESETf 37151
#define ONCOUNTf 37152
#define ONEPKTDEQf 37153
#define ONESf 37154
#define ONESHOTf 37155
#define ONE_DRAM_MODEf 37156
#define ONE_IN_FOURf 37157
#define ONE_PAGEf 37158
#define ONE_PKT_DEQf 37159
#define ONE_SECf 37160
#define ONE_SECOND_TIMERf 37161
#define ONE_SHOTf 37162
#define ONE_USEC_CNT_WIDTHf 37163
#define ONE_WAY_BYPASS_ENf 37164
#define ONE_WAY_BYPASS_ENABLEf 37165
#define ONE_WAY_BYPASS_MODEf 37166
#define ONFI_BAD_IDENT_PG0f 37167
#define ONFI_BAD_IDENT_PG1f 37168
#define ONFI_BAD_IDENT_PG2f 37169
#define ONFI_CRC_ERROR_PG0f 37170
#define ONFI_CRC_ERROR_PG1f 37171
#define ONFI_CRC_ERROR_PG2f 37172
#define ONFI_DEBUG_DATAf 37173
#define ONFI_DEBUG_SELf 37174
#define ONFI_DETECTEDf 37175
#define ONFI_INIT_DONEf 37176
#define ONLINEf 37177
#define ONLY_BLOCK_0_1FC0_XORf 37178
#define ONLY_CLEAR_VALIDf 37179
#define OOBAPOLARITYf 37180
#define OOBBPOLARITYf 37181
#define OOBFC_CH_BASEf 37182
#define OOBFC_CH_BASE0f 37183
#define OOBFC_CH_BASE1f 37184
#define OOBFC_CH_BASE2f 37185
#define OOBFC_CH_ENf 37186
#define OOBFC_CH_EN0f 37187
#define OOBFC_CH_EN1f 37188
#define OOBFC_CH_EN2f 37189
#define OOBFC_RX_ENABLEf 37190
#define OOBFC_SELF_TEST_ENABLEf 37191
#define OOBFC_TEST_ENf 37192
#define OOBIF_IDf 37193
#define OOBINTRFBSELf 37194
#define OOBMODEAf 37195
#define OOBMODEBf 37196
#define OOBRXARSTNf 37197
#define OOBRXBRSTNf 37198
#define OOBRXENf 37199
#define OOBRXLBENf 37200
#define OOBRXTOEGQENf 37201
#define OOBRXTONIFFASTLLFCENf 37202
#define OOBRXTOSCHHRENf 37203
#define OOBRXTOSCHHRMASKf 37204
#define OOBTXENf 37205
#define OOB_EFC_ENf 37206
#define OOB_ENf 37207
#define OOB_FC_SELf 37208
#define OOB_HCFC_GCS_ENABLEf 37209
#define OOB_RX_0_MODEf 37210
#define OOB_RX_0_RSTNf 37211
#define OOB_RX_1_MODEf 37212
#define OOB_RX_1_RSTNf 37213
#define OOB_TX_0_MODEf 37214
#define OOB_TX_0_OUT_PHASEf 37215
#define OOB_TX_0_OUT_ROUGH_PHASEf 37216
#define OOB_TX_0_OUT_SPEEDf 37217
#define OOB_TX_0_RSTNf 37218
#define OOB_TX_1_MODEf 37219
#define OOB_TX_1_OUT_PHASEf 37220
#define OOB_TX_1_OUT_ROUGH_PHASEf 37221
#define OOB_TX_1_OUT_SPEEDf 37222
#define OOB_TX_1_RSTNf 37223
#define OOFRMSTSSELf 37224
#define OOF_INTf 37225
#define OOF_INTMASKf 37226
#define OOF_INT_MASKf 37227
#define OOPf 37228
#define OOR_LOWER_POINTERf 37229
#define OOR_UPPER_POINTERf 37230
#define OPf 37231
#define OPCf 37232
#define OPCODEf 37233
#define OPCODEWIDTHf 37234
#define OPCODE_CW0f 37235
#define OPCODE_CW1f 37236
#define OPCODE_CW2f 37237
#define OPCODE_GROUPf 37238
#define OPCODE_GROUP_VALIDf 37239
#define OPCODE_SELf 37240
#define OPC_MMf 37241
#define OPEN_INV_DBGf 37242
#define OPEN_NON_DBGf 37243
#define OPEN_STATUSf 37244
#define OPERf 37245
#define OPERAND_INVALIDf 37246
#define OPERATIONf 37247
#define OPERATION_TYPEf 37248
#define OPER_POINTTOPOINT_MACf 37249
#define OPN_ADDRESSf 37250
#define OPN_ADDRESS_TYPEf 37251
#define OPN_DROP_STATEf 37252
#define OPN_ERROR_TYPEf 37253
#define OPN_NUMf 37254
#define OPN_RED_DROP_STATEf 37255
#define OPN_SELf 37256
#define OPN_SHARED_LIMIT_CELLf 37257
#define OPN_SHARED_LIMIT_QENTRYf 37258
#define OPN_SHARED_RESET_VALUE_CELLf 37259
#define OPN_SHARED_RESET_VALUE_QENTRYf 37260
#define OPN_YELLOW_DROP_STATEf 37261
#define OPPORTUNISTICLEARNINGf 37262
#define OPPORTUNISTIC_LEARNINGf 37263
#define OPP_CPULB_ENf 37264
#define OPP_DATA_ERR_INTf 37265
#define OPP_DATA_ERR_INT_MASKf 37266
#define OPP_LEARNING_DISABLEf 37267
#define OPP_PORT_ENf 37268
#define OPP_PORT_NUMf 37269
#define OPP_PORT_SPACEf 37270
#define OPP_STRICT_PRIf 37271
#define OPQ_FULLf 37272
#define OPRIf 37273
#define OPRI_CFI_SELf 37274
#define OPRI_MAPPING_PTRf 37275
#define OPRI_OCFI_MAPPING_PROFILEf 37276
#define OPRI_OCFI_SELf 37277
#define OPTIMAL_CANDIDATEf 37278
#define OPTIMAL_CANDIDATE_VALIDf 37279
#define OPTIONAL_COST0f 37280
#define OPTIONAL_COST1f 37281
#define OPTIONAL_COST2f 37282
#define OPTIONAL_DENYf 37283
#define OPTIONSf 37284
#define OPT_REQ_TRICKLEDf 37285
#define OPT_WAS_ADMITTEDf 37286
#define OP_1_FIELD_SELECTf 37287
#define OP_2_FIELD_SELECTf 37288
#define OP_3_FIELD_SELECTf 37289
#define OP_BUFFER_LIMIT_PRI0f 37290
#define OP_BUFFER_LIMIT_REDf 37291
#define OP_BUFFER_LIMIT_RED_CELLf 37292
#define OP_BUFFER_LIMIT_RED_CELLEf 37293
#define OP_BUFFER_LIMIT_RED_CELLIf 37294
#define OP_BUFFER_LIMIT_RED_PACKETf 37295
#define OP_BUFFER_LIMIT_RED_QENTRYf 37296
#define OP_BUFFER_LIMIT_RESUME_REDf 37297
#define OP_BUFFER_LIMIT_RESUME_RED_CELLf 37298
#define OP_BUFFER_LIMIT_RESUME_RED_CELLEf 37299
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIf 37300
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETf 37301
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYf 37302
#define OP_BUFFER_LIMIT_RESUME_YELLOWf 37303
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf 37304
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEf 37305
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIf 37306
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf 37307
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYf 37308
#define OP_BUFFER_LIMIT_YELLOWf 37309
#define OP_BUFFER_LIMIT_YELLOW_CELLf 37310
#define OP_BUFFER_LIMIT_YELLOW_CELLEf 37311
#define OP_BUFFER_LIMIT_YELLOW_CELLIf 37312
#define OP_BUFFER_LIMIT_YELLOW_PACKETf 37313
#define OP_BUFFER_LIMIT_YELLOW_QENTRYf 37314
#define OP_BUFFER_SHARED_COUNTf 37315
#define OP_BUFFER_SHARED_COUNT_CELLf 37316
#define OP_BUFFER_SHARED_COUNT_CELLEf 37317
#define OP_BUFFER_SHARED_COUNT_CELLIf 37318
#define OP_BUFFER_SHARED_COUNT_OVERFLOWf 37319
#define OP_BUFFER_SHARED_COUNT_OVERFLOW_DISINTf 37320
#define OP_BUFFER_SHARED_COUNT_PACKETf 37321
#define OP_BUFFER_SHARED_COUNT_QENTRYf 37322
#define OP_BUFFER_SHARED_COUNT_UNDERRUNf 37323
#define OP_BUFFER_SHARED_COUNT_UNDERRUN_DISINTf 37324
#define OP_BUFFER_SHARED_LIMITf 37325
#define OP_BUFFER_SHARED_LIMIT_CELLf 37326
#define OP_BUFFER_SHARED_LIMIT_CELLEf 37327
#define OP_BUFFER_SHARED_LIMIT_CELLIf 37328
#define OP_BUFFER_SHARED_LIMIT_PACKETf 37329
#define OP_BUFFER_SHARED_LIMIT_QENTRYf 37330
#define OP_BUFFER_SHARED_LIMIT_RESUMEf 37331
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLf 37332
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLEf 37333
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIf 37334
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf 37335
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYf 37336
#define OP_BUFFER_TOTAL_COUNTf 37337
#define OP_BUFFER_TOTAL_COUNT_CELLf 37338
#define OP_BUFFER_TOTAL_COUNT_PACKETf 37339
#define OP_CNT_CFGf 37340
#define OP_CODEf 37341
#define OP_DATAf 37342
#define OP_DROP_MASKf 37343
#define OP_LIMIT_PRI0f 37344
#define OP_LIMIT_REDf 37345
#define OP_LIMIT_YELLOWf 37346
#define OP_MODEf 37347
#define OP_MODE0f 37348
#define OP_MODE1f 37349
#define OP_NODEf 37350
#define OP_OPf 37351
#define OP_PHYADf 37352
#define OP_PORTf 37353
#define OP_PORT_1_8_COS0f 37354
#define OP_PORT_1_8_COS1f 37355
#define OP_PORT_1_8_COS2f 37356
#define OP_PORT_1_8_COS3f 37357
#define OP_PORT_1_8_COS4f 37358
#define OP_PORT_1_8_COS5f 37359
#define OP_PORT_1_8_COS6f 37360
#define OP_PORT_1_8_COS7f 37361
#define OP_PORT_1_8_COS8f 37362
#define OP_PORT_1_8_COS9f 37363
#define OP_PORT_9_16_COS0f 37364
#define OP_PORT_9_16_COS1f 37365
#define OP_PORT_9_16_COS2f 37366
#define OP_PORT_9_16_COS3f 37367
#define OP_PORT_9_16_COS4f 37368
#define OP_PORT_9_16_COS5f 37369
#define OP_PORT_9_16_COS6f 37370
#define OP_PORT_9_16_COS7f 37371
#define OP_PORT_9_16_COS8f 37372
#define OP_PORT_9_16_COS9f 37373
#define OP_PORT_DROP_STATE_BMPf 37374
#define OP_PORT_DROP_STATE_CELL_BMP0f 37375
#define OP_PORT_DROP_STATE_CELL_BMP1f 37376
#define OP_PORT_DROP_STATE_PACKET_BMP0f 37377
#define OP_PORT_DROP_STATE_PACKET_BMP1f 37378
#define OP_PORT_LIMIT_RED_CELLf 37379
#define OP_PORT_LIMIT_RED_PACKETf 37380
#define OP_PORT_LIMIT_RESUME_RED_CELLf 37381
#define OP_PORT_LIMIT_RESUME_RED_PACKETf 37382
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLf 37383
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETf 37384
#define OP_PORT_LIMIT_YELLOW_CELLf 37385
#define OP_PORT_LIMIT_YELLOW_PACKETf 37386
#define OP_PORT_MC_RED_DROP_STATE_CELL_BMP0f 37387
#define OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0f 37388
#define OP_PORT_SHARED_COUNTf 37389
#define OP_PORT_SHARED_COUNT_CELLf 37390
#define OP_PORT_SHARED_COUNT_OVERFLOWf 37391
#define OP_PORT_SHARED_COUNT_OVERFLOW_DISINTf 37392
#define OP_PORT_SHARED_COUNT_PACKETf 37393
#define OP_PORT_SHARED_COUNT_UNDERRUNf 37394
#define OP_PORT_SHARED_COUNT_UNDERRUN_DISINTf 37395
#define OP_PORT_TOTAL_COUNTf 37396
#define OP_PORT_TOTAL_COUNT_CELLf 37397
#define OP_PORT_TOTAL_COUNT_PACKETf 37398
#define OP_QUEUE_MIN_COUNT_OVERFLOWf 37399
#define OP_QUEUE_MIN_COUNT_OVERFLOW_DISINTf 37400
#define OP_QUEUE_MIN_COUNT_UNDERRUNf 37401
#define OP_QUEUE_MIN_COUNT_UNDERRUN_DISINTf 37402
#define OP_QUEUE_SHARED_COUNT_OVERFLOWf 37403
#define OP_QUEUE_SHARED_COUNT_OVERFLOW_DISINTf 37404
#define OP_QUEUE_SHARED_COUNT_UNDERRUNf 37405
#define OP_QUEUE_SHARED_COUNT_UNDERRUN_DISINTf 37406
#define OP_RDf 37407
#define OP_REGADf 37408
#define OP_SHARED_LIMITf 37409
#define OP_SHARED_LIMIT_CELLf 37410
#define OP_SHARED_LIMIT_PACKETf 37411
#define OP_SHARED_RESET_VALUEf 37412
#define OP_SHARED_RESET_VALUE_CELLf 37413
#define OP_SHARED_RESET_VALUE_PACKETf 37414
#define OP_STf 37415
#define OP_TAf 37416
#define OP_TYPf 37417
#define OP_UC_PORT_DROP_STATE_CELL_BMP0f 37418
#define OP_UC_PORT_DROP_STATE_CELL_BMP1f 37419
#define OP_UC_PORT_SHARED_COUNT_CELLf 37420
#define OP_VALUEf 37421
#define ORf 37422
#define ORDERf 37423
#define ORGSIZEf 37424
#define ORGTIMEERRAf 37425
#define ORGTIMEERRAMASKf 37426
#define ORGTIMEERRBf 37427
#define ORGTIMEERRBMASKf 37428
#define ORG_SIZEf 37429
#define ORIENTATIONf 37430
#define ORIENTATIONISHUBf 37431
#define ORIENTATION_FROM_USER_HEADERf 37432
#define ORIENTATION_IS_HUBf 37433
#define ORIG_UC_PKT0f 37434
#define ORIG_UC_PKT1f 37435
#define ORMASKf 37436
#define ORPEf 37437
#define OR_MASKf 37438
#define OSC_0_SELf 37439
#define OSC_1_SELf 37440
#define OSC_CNT_DONEf 37441
#define OSC_CNT_RSTBf 37442
#define OSC_CNT_STARTf 37443
#define OSC_CNT_VALUEf 37444
#define OSC_ENABLEf 37445
#define OSC_OUTf 37446
#define OSC_OUT_ENf 37447
#define OSC_PW_ENf 37448
#define OSC_SELf 37449
#define OSC_TEST_ENABLEf 37450
#define OSTS_ENABLEf 37451
#define OSTS_TIMER_DISABLEf 37452
#define OS_TDM_ENABLEf 37453
#define OS_TDM_WRAP_PTRf 37454
#define OTAGf 37455
#define OTAG_VPTAGf 37456
#define OTAG_VPTAG_SELf 37457
#define OTHER_CW_TYPE_TOCPUf 37458
#define OTHER_OPCODE_COPYTO_CPUf 37459
#define OTHER_OPCODE_DROPf 37460
#define OTHER_OPCODE_GROUP_1_LOW_MDL_ACTIONf 37461
#define OTHER_OPCODE_GROUP_1_LOW_MDL_COPYTO_CPUf 37462
#define OTHER_OPCODE_GROUP_1_MC_ACTIONf 37463
#define OTHER_OPCODE_GROUP_1_MC_COPYTO_CPUf 37464
#define OTHER_OPCODE_GROUP_1_RESERVEDf 37465
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_HIT_ACTIONf 37466
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_HIT_COPYTO_CPUf 37467
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_MISS_ACTIONf 37468
#define OTHER_OPCODE_GROUP_1_UC_MY_STATION_MISS_COPYTO_CPUf 37469
#define OTHER_OPCODE_GROUP_2_LOW_MDL_ACTIONf 37470
#define OTHER_OPCODE_GROUP_2_LOW_MDL_COPYTO_CPUf 37471
#define OTHER_OPCODE_GROUP_2_MC_ACTIONf 37472
#define OTHER_OPCODE_GROUP_2_MC_COPYTO_CPUf 37473
#define OTHER_OPCODE_GROUP_2_RESERVEDf 37474
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_HIT_ACTIONf 37475
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_HIT_COPYTO_CPUf 37476
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_MISS_ACTIONf 37477
#define OTHER_OPCODE_GROUP_2_UC_MY_STATION_MISS_COPYTO_CPUf 37478
#define OTIMEf 37479
#define OTMHDESTEXTBITS15TO13f 37480
#define OTMHSRCEXTBITS15TO13f 37481
#define OTM_LEARNING_DISABLEf 37482
#define OTM_SPR_ENAf 37483
#define OTM_SPR_SET_SELf 37484
#define OTPCLKBYPf 37485
#define OTPCLKDIVf 37486
#define OTPCLKENf 37487
#define OTPC_CPU_ADDRESSf 37488
#define OTPC_MODEf 37489
#define OTPC_SFT_RSTf 37490
#define OTPC_WRITE_DATAf 37491
#define OTPDEBUGMODEf 37492
#define OTPFUSEVALIDf 37493
#define OTPLOCKf 37494
#define OTPPROGENf 37495
#define OTPREADYf 37496
#define OTPSIZEf 37497
#define OTP_CONFIGf 37498
#define OTP_CPU_DATAf 37499
#define OTP_CPU_DISABLEf 37500
#define OTP_DEBUG_MODEf 37501
#define OTP_ECCP_INf 37502
#define OTP_ECCP_OUTf 37503
#define OTP_ECC_CORRECTEDf 37504
#define OTP_ECC_CORRUPTf 37505
#define OTP_ECC_DISABLEf 37506
#define OTP_ECC_ERROR_ADDRf 37507
#define OTP_ECC_ERROR_EVf 37508
#define OTP_ECC_UNCORRECTABLEf 37509
#define OTP_NEONf 37510
#define OTP_NUMCPUSf 37511
#define OTP_POWER_READYf 37512
#define OTP_PROG_ENf 37513
#define OTP_STBY_REGf 37514
#define OTP_SW_OVERRIDE_ENf 37515
#define OTP_TO_CMICM_PCIE_MAX_LINK_SPEEDf 37516
#define OTP_TO_CMICM_PCIE_MAX_LINK_WIDTHf 37517
#define OTS_ENABLEf 37518
#define OTS_STAMP_LOCATIONf 37519
#define OT_SIZEf 37520
#define OUIf 37521
#define OUI_BASED_Q_ASSIGNMENTf 37522
#define OUTf 37523
#define OUTBOUNDMIRRf 37524
#define OUTBOUNDMIRRORDISABLEACTIONENABLEf 37525
#define OUTBOUNDMIRRORTOCHECKBWf 37526
#define OUTBOUND_MIRROR_TO_CHECK_BWf 37527
#define OUTENf 37528
#define OUTERCOMPINDEXf 37529
#define OUTERHEADERSTARTf 37530
#define OUTER_COMP_INDEXf 37531
#define OUTER_IP_TYPEf 37532
#define OUTER_IP_TYPE_MASKf 37533
#define OUTER_PCP_DEI_SRCf 37534
#define OUTER_TPIDf 37535
#define OUTER_TPID_ENABLEf 37536
#define OUTER_TPID_INDEXf 37537
#define OUTER_TPID_SELf 37538
#define OUTER_TPID_VERIFYf 37539
#define OUTER_VID_DEI_PCPf 37540
#define OUTER_VID_SRCf 37541
#define OUTER_VLANf 37542
#define OUTER_VLAN_ACTIONSf 37543
#define OUTER_VLAN_RANGE_IDXf 37544
#define OUTER_VLAN_TAGf 37545
#define OUTER_VLAN_TAG_ENABLEf 37546
#define OUTGOING_PACKET_COUNTERf 37547
#define OUTGOING_REQUEST_COUNTERf 37548
#define OUTLIFf 37549
#define OUTLIFACTIONENABLEf 37550
#define OUTLIFERRORCODEf 37551
#define OUTLIFLSBf 37552
#define OUTLIFORDISTTREENICKf 37553
#define OUTLIFTYPEf 37554
#define OUTLIFVALIDf 37555
#define OUTLIF_1f 37556
#define OUTLIF_2f 37557
#define OUTLIF_3f 37558
#define OUTLIF_FWD_FABRIC_MC_SOURCEf 37559
#define OUTLIF_FWD_INGRESS_MC_SOURCEf 37560
#define OUTLIF_FWD_UNICAST_SOURCEf 37561
#define OUTLIF_MIRROR_FABRIC_MC_SOURCEf 37562
#define OUTLIF_MIRROR_INGRESS_MC_SOURCEf 37563
#define OUTLIF_MIRROR_UNICAST_SOURCEf 37564
#define OUTLIF_MSB_MAPPEDf 37565
#define OUTLIF_MSB_MAPPED_SHIFTf 37566
#define OUTLIF_SNOOP_FABRIC_MC_SOURCEf 37567
#define OUTLIF_SNOOP_INGRESS_MC_SOURCEf 37568
#define OUTLIF_SNOOP_UNICAST_SOURCEf 37569
#define OUTLIF_VALIDf 37570
#define OUTOFFRMTHf 37571
#define OUTPPPORTf 37572
#define OUTPUT_CODEf 37573
#define OUTPUT_ENABLEf 37574
#define OUTPUT_PORTSP_RX_ENABLE0f 37575
#define OUTPUT_PORTSP_RX_ENABLE1f 37576
#define OUTPUT_PORT_RX_ENABLEf 37577
#define OUTPUT_PORT_RX_ENABLE0f 37578
#define OUTPUT_PORT_RX_ENABLE0_HIf 37579
#define OUTPUT_PORT_RX_ENABLE0_LOf 37580
#define OUTPUT_PORT_RX_ENABLE1f 37581
#define OUTPUT_PORT_RX_ENABLE1_HIf 37582
#define OUTPUT_PORT_RX_ENABLE1_LOf 37583
#define OUTPUT_PORT_RX_ENABLE_HIf 37584
#define OUTPUT_PORT_RX_ENABLE_LOf 37585
#define OUTPUT_THRESHOLD_BYPASSf 37586
#define OUTSTANDINGf 37587
#define OUTSTANDING_MMU_REQUESTSf 37588
#define OUTSTANDING_PORT_REQUESTSf 37589
#define OUTSTATPHASESELf 37590
#define OUTSTATSPEEDf 37591
#define OUTS_ENf 37592
#define OUTS_FILTEREDf 37593
#define OUTS_THRESHf 37594
#define OUTVSILSBf 37595
#define OUT_ACTION_TYPEf 37596
#define OUT_ACTION_VALUEf 37597
#define OUT_COLORf 37598
#define OUT_DBUS_CTLf 37599
#define OUT_DFIFO_LEVELf 37600
#define OUT_DPR_ODD_FALLf 37601
#define OUT_DPR_ODD_RISEf 37602
#define OUT_ENABLEf 37603
#define OUT_EPf 37604
#define OUT_EP_MASKf 37605
#define OUT_IBUS_CTLf 37606
#define OUT_LFIFO_LEVELf 37607
#define OUT_LIFf 37608
#define OUT_LIF_IN_USER_HEADER_2f 37609
#define OUT_LIF_RANGEf 37610
#define OUT_LIF_RANGE_MAX_Bf 37611
#define OUT_LIF_RANGE_MIN_Nf 37612
#define OUT_LIF_SRCf 37613
#define OUT_LIF_VALIDf 37614
#define OUT_OF_RANGE_ADDRf 37615
#define OUT_OF_RANGE_LENGTHf 37616
#define OUT_OF_RANGE_SOURCE_IDf 37617
#define OUT_OF_RANGE_TYPEf 37618
#define OUT_OF_SYNC_INTf 37619
#define OUT_OF_SYNC_INT_MASKf 37620
#define OUT_OF_SYNC_INT_Pf 37621
#define OUT_OF_SYNC_INT_P_MASKf 37622
#define OUT_OF_SYNC_INT_Sf 37623
#define OUT_OF_SYNC_INT_S_MASKf 37624
#define OUT_OF_SYNC_P_INTf 37625
#define OUT_OF_SYNC_P_INT_MASKf 37626
#define OUT_OF_SYNC_S_INTf 37627
#define OUT_OF_SYNC_S_INT_MASKf 37628
#define OUT_PP_PORTf 37629
#define OUT_PROFILE_FLAGf 37630
#define OUT_RIF_0_ACTION_ARP_PTRf 37631
#define OUT_RIF_0_ACTION_ARP_PTR_VALIDf 37632
#define OUT_RIF_0_ACTION_DROPf 37633
#define OUT_RIF_0_ACTION_OAM_LIF_SETf 37634
#define OUT_RIF_0_ACTION_REMARK_PROFILEf 37635
#define OUT_RIF_0_ACTION_VSI_LSBSf 37636
#define OUT_RIF_0_ENTRY_FORMATf 37637
#define OUT_RIF_1_ACTION_ARP_PTRf 37638
#define OUT_RIF_1_ACTION_ARP_PTR_VALIDf 37639
#define OUT_RIF_1_ACTION_DROPf 37640
#define OUT_RIF_1_ACTION_OAM_LIF_SETf 37641
#define OUT_RIF_1_ACTION_REMARK_PROFILEf 37642
#define OUT_RIF_1_ACTION_VSI_LSBSf 37643
#define OUT_RIF_1_ENTRY_FORMATf 37644
#define OUT_RIF_ENTRY_FORMATf 37645
#define OUT_TM_PORTf 37646
#define OUT_TM_PORT_VALIDf 37647
#define OVERCURRENT_POLARITYf 37648
#define OVERFLOWf 37649
#define OVERFLOWDQCQIDf 37650
#define OVERFLOWQUEUENUMf 37651
#define OVERFLOW_ADDR_Af 37652
#define OVERFLOW_ADDR_Bf 37653
#define OVERFLOW_BUCKET_ENABLEf 37654
#define OVERFLOW_COMPLETEf 37655
#define OVERFLOW_DETECTEDf 37656
#define OVERFLOW_DISINTf 37657
#define OVERFLOW_DQCQ_IDf 37658
#define OVERFLOW_ENf 37659
#define OVERFLOW_FIFO_CMDf 37660
#define OVERFLOW_FIFO_RADDRf 37661
#define OVERFLOW_FIFO_WDATAf 37662
#define OVERFLOW_QUEUE_NUMf 37663
#define OVERFLOW_UNDERFLOW_ERRORf 37664
#define OVERLAPf 37665
#define OVERLAP_COPYf 37666
#define OVERLAP_DISINTf 37667
#define OVERLAP_DROPf 37668
#define OVERLIMITDROPCNTf 37669
#define OVERRIDEf 37670
#define OVERRIDEINTERRUPTf 37671
#define OVERRIDEVIDINTAGGEDf 37672
#define OVERRIDE_AHBS_HSELf 37673
#define OVERRIDE_AHBS_HSEL_CSRf 37674
#define OVERRIDE_AHBS_HSEL_FIFOSf 37675
#define OVERRIDE_AVSf 37676
#define OVERRIDE_AVS_VALUEf 37677
#define OVERRIDE_CELL_LIMIT_TIMER_CONFIGURATIONf 37678
#define OVERRIDE_EMPTY_CELL_SIZEf 37679
#define OVERRIDE_FTMH_LB_KEY_MSBf 37680
#define OVERRIDE_FTMH_LB_KEY_MSB_VALUEf 37681
#define OVERRIDE_HREADY_TO_SLAVEf 37682
#define OVERRIDE_IARB_BLOCK_EOPf 37683
#define OVERRIDE_MEMBER_BITMAPf 37684
#define OVERRIDE_ROVf 37685
#define OVERRIDE_ROV_VALUEf 37686
#define OVERRIDE_SOURCEf 37687
#define OVERRIDE_VID_IN_TAGGEDf 37688
#define OVERRUNf 37689
#define OVERRUN_COPYf 37690
#define OVERRUN_DISINTf 37691
#define OVERRUN_DROPf 37692
#define OVERSIZED_RX_PACKETf 37693
#define OVERSUB_HEADROOM_ENABLEf 37694
#define OVERSUB_PORTSf 37695
#define OVERWRITE_DESTf 37696
#define OVERWRITE_ERRf 37697
#define OVERWRITE_OTP_CONFIGf 37698
#define OVERWRITE_OTP_SETTINGf 37699
#define OVERWRITE_OTP_STATUSf 37700
#define OVERWRITTENf 37701
#define OVER_CURRENT_ACTIVEf 37702
#define OVER_CURRENT_CHANGEf 37703
#define OVER_LIMIT_DROPf 37704
#define OVER_LIMIT_TOCPUf 37705
#define OVER_RIDE_EXT_MDIO_MSTR_CNTRLf 37706
#define OVFLOWf 37707
#define OVIDf 37708
#define OVQ_ADDRESS_RANGE0_DISABLEf 37709
#define OVQ_ADDRESS_RANGE0_HIGf 37710
#define OVQ_ADDRESS_RANGE0_LOWf 37711
#define OVQ_ADDRESS_RANGE1_DISABLEf 37712
#define OVQ_ADDRESS_RANGE1_HIGf 37713
#define OVQ_ADDRESS_RANGE1_LOWf 37714
#define OVQ_ADDRESS_RANGE2_DISABLEf 37715
#define OVQ_ADDRESS_RANGE2_HIGf 37716
#define OVQ_ADDRESS_RANGE2_LOWf 37717
#define OVQ_ADDRESS_RANGE3_DISABLEf 37718
#define OVQ_ADDRESS_RANGE3_HIGf 37719
#define OVQ_ADDRESS_RANGE3_LOWf 37720
#define OVQ_BLOCK_CNTf 37721
#define OVQ_BUBBLE_SIZEf 37722
#define OVQ_BUBBLE_THRESHOLDf 37723
#define OVQ_BUBBLE_THRESHOLD_ENABLEf 37724
#define OVQ_DCMf 37725
#define OVQ_DIST_FIX_ECC_ENf 37726
#define OVQ_DIST_STBYf 37727
#define OVQ_DIST_TMf 37728
#define OVQ_DROP_THRESHOLDf 37729
#define OVQ_DROP_THRESHOLD0f 37730
#define OVQ_DROP_THRESHOLD_RESET_LIMITf 37731
#define OVQ_FC_ENABLEf 37732
#define OVQ_FC_THRESHOLDf 37733
#define OVQ_FC_THRESHOLD_RESET_LIMITf 37734
#define OVQ_FIX_ECC_ENf 37735
#define OVQ_FLOWCONTROL_COUNTERf 37736
#define OVQ_HEADf 37737
#define OVQ_LINKED_NEXT_PTRf 37738
#define OVQ_LINKED_REG_NUMf 37739
#define OVQ_LL_SELECTIONf 37740
#define OVQ_MAX_BUBBLE_SIZEf 37741
#define OVQ_PARITY_CHK_ENf 37742
#define OVQ_PAR_ERRf 37743
#define OVQ_PAR_ERR_ENf 37744
#define OVQ_PAUSE_ENABLEf 37745
#define OVQ_PMf 37746
#define OVQ_TAILf 37747
#define OVQ_TMf 37748
#define OVRD_EN_DRIVER_PVTf 37749
#define OVRD_EN_ODTRES_PVTf 37750
#define OVRD_EN_SLEW_PVTf 37751
#define OVRD_OCB_INDCICATION_DURING_INDIRECTf 37752
#define OVRD_SM_ENf 37753
#define OVRFLWf 37754
#define OVR_ENf 37755
#define OVR_FORCEf 37756
#define OVR_STEPf 37757
#define OVTHCOUNTERBITSf 37758
#define OVTH_COUNTER_BITSf 37759
#define OVWR_DSTf 37760
#define OV_FIFO_TMf 37761
#define O_PHY_PWRUP_RSBf 37762
#define O_PHY_READYf 37763
#define Pf 37764
#define P0_A_COUNTf 37765
#define P0_A_HWMf 37766
#define P0_A_OFLOWf 37767
#define P0_A_UFLOWf 37768
#define P0_BIST_DBG_COMPARE_ENf 37769
#define P0_BIST_DBG_DATA_VALIDf 37770
#define P0_BIST_ENf 37771
#define P0_B_COUNTf 37772
#define P0_B_HWMf 37773
#define P0_B_OFLOWf 37774
#define P0_B_UFLOWf 37775
#define P0_COUNTf 37776
#define P0_DEBUG_ENf 37777
#define P0_EP_BP_DETECTf 37778
#define P0_HWMf 37779
#define P0_OFLOWf 37780
#define P0_TCAM_BLKSELf 37781
#define P0_TCAM_TMf 37782
#define P0_UFLOWf 37783
#define P10_EP_BP_DETECTf 37784
#define P11_EP_BP_DETECTf 37785
#define P12_EP_BP_DETECTf 37786
#define P13_EP_BP_DETECTf 37787
#define P14_EP_BP_DETECTf 37788
#define P15_EP_BP_DETECTf 37789
#define P16_EP_BP_DETECTf 37790
#define P1DIVf 37791
#define P1_A_COUNTf 37792
#define P1_A_HWMf 37793
#define P1_A_OFLOWf 37794
#define P1_A_UFLOWf 37795
#define P1_BIST_DBG_COMPARE_ENf 37796
#define P1_BIST_DBG_DATA_VALIDf 37797
#define P1_BIST_ENf 37798
#define P1_B_COUNTf 37799
#define P1_B_HWMf 37800
#define P1_B_OFLOWf 37801
#define P1_B_UFLOWf 37802
#define P1_COUNTf 37803
#define P1_DEBUG_ENf 37804
#define P1_DIVIDERf 37805
#define P1_EP_BP_DETECTf 37806
#define P1_HWMf 37807
#define P1_OFLOWf 37808
#define P1_TCAM_BLKSELf 37809
#define P1_TCAM_TMf 37810
#define P1_UFLOWf 37811
#define P26f 37812
#define P27f 37813
#define P28f 37814
#define P29f 37815
#define P2DIVf 37816
#define P2MP_LOCAL_RECEIVERS_PRESENTf 37817
#define P2PSERVICEf 37818
#define P2PVSIf 37819
#define P2_BIST_DBG_COMPARE_ENf 37820
#define P2_BIST_DBG_DATA_VALIDf 37821
#define P2_BIST_ENf 37822
#define P2_DEBUG_ENf 37823
#define P2_DIVIDERf 37824
#define P2_EP_BP_DETECTf 37825
#define P2_TCAM_BLKSELf 37826
#define P2_TCAM_TMf 37827
#define P30f 37828
#define P31f 37829
#define P34f 37830
#define P38f 37831
#define P39f 37832
#define P3_BIST_DBG_COMPARE_ENf 37833
#define P3_BIST_DBG_DATA_VALIDf 37834
#define P3_BIST_ENf 37835
#define P3_DEBUG_ENf 37836
#define P3_EP_BP_DETECTf 37837
#define P3_TCAM_BLKSELf 37838
#define P3_TCAM_TMf 37839
#define P42f 37840
#define P43f 37841
#define P46f 37842
#define P4_BIST_DBG_COMPARE_ENf 37843
#define P4_BIST_DBG_DATA_VALIDf 37844
#define P4_BIST_ENf 37845
#define P4_DEBUG_ENf 37846
#define P4_EP_BP_DETECTf 37847
#define P4_TCAM_BLKSELf 37848
#define P4_TCAM_TMf 37849
#define P50f 37850
#define P51f 37851
#define P54f 37852
#define P5_BIST_DBG_COMPARE_ENf 37853
#define P5_BIST_DBG_DATA_VALIDf 37854
#define P5_BIST_ENf 37855
#define P5_DEBUG_ENf 37856
#define P5_EP_BP_DETECTf 37857
#define P5_TCAM_BLKSELf 37858
#define P5_TCAM_TMf 37859
#define P6_BIST_DBG_COMPARE_ENf 37860
#define P6_BIST_DBG_DATA_VALIDf 37861
#define P6_BIST_ENf 37862
#define P6_DEBUG_ENf 37863
#define P6_EP_BP_DETECTf 37864
#define P6_TCAM_BLKSELf 37865
#define P6_TCAM_TMf 37866
#define P7_EP_BP_DETECTf 37867
#define P8_EP_BP_DETECTf 37868
#define P9_EP_BP_DETECTf 37869
#define PAf 37870
#define PABORT_OPENf 37871
#define PABORT_SECf 37872
#define PACING_DELAYf 37873
#define PACKAGEOPTIONf 37874
#define PACKED_QUEUEf 37875
#define PACKETf 37876
#define PACKETBUFFERSIZEf 37877
#define PACKETBUFFERWRITEPOINTERf 37878
#define PACKETFORMATCODEf 37879
#define PACKETFORMATCODEPROFILEf 37880
#define PACKETFRAGCNTf 37881
#define PACKETHEADERSf 37882
#define PACKETMODEf 37883
#define PACKETSCOUNTERf 37884
#define PACKETSIZE256TOEOPf 37885
#define PACKETSTARTBUFFERPOINTERf 37886
#define PACKETS_COUNTERf 37887
#define PACKETS_REJECTED_BY_EGW_CNTf 37888
#define PACKETS_REJECTED_BY_EGW_CNT_OVFf 37889
#define PACKETWORD0f 37890
#define PACKETWORD1f 37891
#define PACKETWORD2f 37892
#define PACKETWORD3f 37893
#define PACKETWORD4f 37894
#define PACKETWORD5f 37895
#define PACKETWORD6f 37896
#define PACKETWORD7f 37897
#define PACKET_ACTION_PROTECTION_PATH_INVALID_FWDf 37898
#define PACKET_ACTION_PROTECTION_PATH_INVALID_SNPf 37899
#define PACKET_BUFFER_ECC_GEN_ENABLEf 37900
#define PACKET_BUFFER_WRITE_POINTERf 37901
#define PACKET_CELL_CNTf 37902
#define PACKET_COUNTf 37903
#define PACKET_COUNT0f 37904
#define PACKET_COUNT1f 37905
#define PACKET_COUNT2f 37906
#define PACKET_COUNT3f 37907
#define PACKET_COUNT4f 37908
#define PACKET_COUNT5f 37909
#define PACKET_COUNT6f 37910
#define PACKET_COUNT7f 37911
#define PACKET_COUNTERf 37912
#define PACKET_DATAf 37913
#define PACKET_DROP_COUNTf 37914
#define PACKET_DROP_COUNT_REDf 37915
#define PACKET_DROP_COUNT_YELLOWf 37916
#define PACKET_EGRESS_ACTIVEf 37917
#define PACKET_FORMAT_CODEf 37918
#define PACKET_FORMAT_CODE_MASKf 37919
#define PACKET_FORMAT_QUALIFIER_0f 37920
#define PACKET_FORMAT_QUALIFIER_1f 37921
#define PACKET_FORMAT_QUALIFIER_1_MASKf 37922
#define PACKET_FORMAT_QUALIFIER_2f 37923
#define PACKET_FORMAT_QUALIFIER_2_MASKf 37924
#define PACKET_FORMAT_QUALIFIER_3_OUTER_VID_BITSf 37925
#define PACKET_FORMAT_QUALIFIER_3_OUTER_VID_BITS_MASKf 37926
#define PACKET_FORMAT_QUALIFIER_FWDf 37927
#define PACKET_FORMAT_TABLE_INITIATE_PAR_ERRf 37928
#define PACKET_FORMAT_TABLE_PARITY_ERR_MASKf 37929
#define PACKET_FRAG_CNTf 37930
#define PACKET_GAPf 37931
#define PACKET_HAS_C_TAGf 37932
#define PACKET_HAS_OUTER_VIDf 37933
#define PACKET_HAS_PCP_DEIf 37934
#define PACKET_HAS_UPf 37935
#define PACKET_IFG_BYTESf 37936
#define PACKET_IFG_BYTES_2f 37937
#define PACKET_INGRESS_ACTIVEf 37938
#define PACKET_INJECTED_BITMAPf 37939
#define PACKET_IS_COMPATIBLE_MCf 37940
#define PACKET_IS_COMPATIBLE_MC_MASKf 37941
#define PACKET_IS_IEEE_1588f 37942
#define PACKET_LENGTH_ERRORf 37943
#define PACKET_LENGTH_ERROR_INTR_ENf 37944
#define PACKET_LEN_ERRf 37945
#define PACKET_MEM_PDAf 37946
#define PACKET_MEM_TMf 37947
#define PACKET_MODEf 37948
#define PACKET_MODE_ENf 37949
#define PACKET_MODE_SHAPER_ACCOUNTING_ENABLEf 37950
#define PACKET_MODE_WRR_ACCOUNTING_ENABLEf 37951
#define PACKET_MODIFICATION_DISABLEf 37952
#define PACKET_NUMf 37953
#define PACKET_OVERHEADf 37954
#define PACKET_PTRf 37955
#define PACKET_PTR_EXTf 37956
#define PACKET_PTR_INTf 37957
#define PACKET_PTR_STORE_CORRECTED_ERRORf 37958
#define PACKET_PTR_STORE_ECC_ERROR_ADDRESSf 37959
#define PACKET_PTR_STORE_ENABLE_ECCf 37960
#define PACKET_PTR_STORE_FORCE_CORRECTED_ERROR_DISINTf 37961
#define PACKET_PTR_STORE_FORCE_UNCORRECTABLE_ERRORf 37962
#define PACKET_PTR_STORE_FORCE_UNCORRECTED_ERROR_DISINTf 37963
#define PACKET_PTR_STORE_UNCORRECTED_ERRORf 37964
#define PACKET_QUANTUMf 37965
#define PACKET_RATE_SHAPER_ENf 37966
#define PACKET_REDIRECTIONf 37967
#define PACKET_SCPf 37968
#define PACKET_SEG_OFF_EXTf 37969
#define PACKET_SHORT_SCPf 37970
#define PACKET_START_BUFFER_POINTERf 37971
#define PACKET_TOO_SMALL_DROPf 37972
#define PACKET_TYPEf 37973
#define PACKET_WORD_0f 37974
#define PACKET_WORD_1f 37975
#define PACKET_WORD_2f 37976
#define PACKET_WORD_3f 37977
#define PACKET_WORD_4f 37978
#define PACKET_WORD_5f 37979
#define PACKET_WORD_6f 37980
#define PACKET_WORD_7f 37981
#define PACKING_CTXT_FIFOS_CORRECTED_ERRORf 37982
#define PACKING_CTXT_FIFOS_CORRECTED_ERROR_DISINTf 37983
#define PACKING_CTXT_FIFOS_ECC_ERROR_ADDRESSf 37984
#define PACKING_CTXT_FIFOS_ENABLE_ECCf 37985
#define PACKING_CTXT_FIFOS_FORCE_UNCORRECTABLE_ECCf 37986
#define PACKING_CTXT_FIFOS_FP_LL_CORRECTED_ERRORf 37987
#define PACKING_CTXT_FIFOS_FP_LL_CORRECTED_ERROR_DISINTf 37988
#define PACKING_CTXT_FIFOS_FP_LL_ECC_ERROR_ADDRESSf 37989
#define PACKING_CTXT_FIFOS_FP_LL_ENABLE_ECCf 37990
#define PACKING_CTXT_FIFOS_FP_LL_FORCE_UNCORRECTABLE_ECCf 37991
#define PACKING_CTXT_FIFOS_FP_LL_UNCORRECTED_ERRORf 37992
#define PACKING_CTXT_FIFOS_FP_LL_UNCORRECTED_ERROR_DISINTf 37993
#define PACKING_CTXT_FIFOS_UNCORRECTED_ERRORf 37994
#define PACKING_CTXT_FIFOS_UNCORRECTED_ERROR_DISINTf 37995
#define PACKING_ENABLEf 37996
#define PACKING_PKT_LEN_FIFOS_CORRECTED_ERRORf 37997
#define PACKING_PKT_LEN_FIFOS_CORRECTED_ERROR_DISINTf 37998
#define PACKING_PKT_LEN_FIFOS_ECC_ERROR_ADDRESSf 37999
#define PACKING_PKT_LEN_FIFOS_ENABLE_ECCf 38000
#define PACKING_PKT_LEN_FIFOS_FORCE_UNCORRECTABLE_ECCf 38001
#define PACKING_PKT_LEN_FIFOS_UNCORRECTED_ERRORf 38002
#define PACKING_PKT_LEN_FIFOS_UNCORRECTED_ERROR_DISINTf 38003
#define PACKING_PORT_FIFOS_CORRECTED_ERRORf 38004
#define PACKING_PORT_FIFOS_CORRECTED_ERROR_DISINTf 38005
#define PACKING_PORT_FIFOS_ENABLE_ECCf 38006
#define PACKING_PORT_FIFOS_ERROR_ADDRESSf 38007
#define PACKING_PORT_FIFOS_FORCE_UNCORRECTABLE_ECCf 38008
#define PACKING_PORT_FIFOS_UNCORRECTED_ERRORf 38009
#define PACKING_PORT_FIFOS_UNCORRECTED_ERROR_DISINTf 38010
#define PACKING_THRESHOLDf 38011
#define PADDING_TO_MINIMUMf 38012
#define PADENf 38013
#define PAD_ENf 38014
#define PAD_RESf 38015
#define PAD_RSRV_1f 38016
#define PAD_RSRV_2f 38017
#define PAD_RSRV_3f 38018
#define PAD_RSRV_4f 38019
#define PAD_STRIPPING_DISABLEf 38020
#define PAD_THRESHOLDf 38021
#define PAEBINTERRUPTf 38022
#define PAEBINTERRUPTMASKf 38023
#define PAGEf 38024
#define PAGES_ALLOCATED_WATERMARKf 38025
#define PAGES_COMPLETEf 38026
#define PAGES_STOREDf 38027
#define PAGE_HIT_ENf 38028
#define PAGE_REQ_FIFO_CORRECTED_ECC_ERRORf 38029
#define PAGE_REQ_FIFO_CORRECTED_ECC_ERROR_0_DISINTf 38030
#define PAGE_REQ_FIFO_UNCORRECTED_ECC_ERRORf 38031
#define PAGE_REQ_FIFO_UNCORRECTED_ECC_ERROR_0_DISINTf 38032
#define PAGE_ROTATION_CORRECTED_ERROR_Af 38033
#define PAGE_ROTATION_CORRECTED_ERROR_A_DISINTf 38034
#define PAGE_ROTATION_DISABLE_ECCf 38035
#define PAGE_ROTATION_ERROR_ADDR_Af 38036
#define PAGE_ROTATION_FORCE_ECC_ERROR_Af 38037
#define PAGE_ROTATION_FORCE_ECC_ERROR_Bf 38038
#define PAGE_ROTATION_MEM_INITf 38039
#define PAGE_ROTATION_MEM_INIT_DONEf 38040
#define PAGE_ROTATION_TMAf 38041
#define PAGE_ROTATION_TMBf 38042
#define PAGE_ROTATION_UNCORRECTED_ERROR_Af 38043
#define PAGE_ROTATION_UNCORRECTED_ERROR_A_DISINTf 38044
#define PAGE_SIZEf 38045
#define PAIRING_F1f 38046
#define PAIRING_F1_MASKf 38047
#define PAIRING_F2f 38048
#define PAIRING_F2_MASKf 38049
#define PAIRING_F3f 38050
#define PAIRING_F3_MASKf 38051
#define PAIRING_F4f 38052
#define PAIRING_F4_MASKf 38053
#define PAIRING_FIXEDf 38054
#define PAIRING_FIXED_MASKf 38055
#define PAIRING_IPBM_F0f 38056
#define PAIRING_IPBM_F0_MASKf 38057
#define PAIRING_RESERVEDf 38058
#define PAIRING_RESERVED_MASKf 38059
#define PARALLEL_DATA_PATHf 38060
#define PARAMETER_READYf 38061
#define PARECCENRAMf 38062
#define PARENT_IDf 38063
#define PARENT_NODEf 38064
#define PARFf 38065
#define PARITYf 38066
#define PARITY0f 38067
#define PARITY0_0f 38068
#define PARITY0_1f 38069
#define PARITY0_2f 38070
#define PARITY0_DATAf 38071
#define PARITY1f 38072
#define PARITY1_0f 38073
#define PARITY1_1f 38074
#define PARITY1_2f 38075
#define PARITY1_DATAf 38076
#define PARITY2f 38077
#define PARITY3f 38078
#define PARITYDf 38079
#define PARITYD_DISINTf 38080
#define PARITYD_SELf 38081
#define PARITYERRORPTRf 38082
#define PARITY_0f 38083
#define PARITY_1f 38084
#define PARITY_2f 38085
#define PARITY_3f 38086
#define PARITY_4f 38087
#define PARITY_Af 38088
#define PARITY_BITf 38089
#define PARITY_CHECK_ENf 38090
#define PARITY_CHECK_FAIL_CNTf 38091
#define PARITY_CHK_ENf 38092
#define PARITY_DATAf 38093
#define PARITY_DIAGf 38094
#define PARITY_ENf 38095
#define PARITY_EN_LPf 38096
#define PARITY_ERRf 38097
#define PARITY_ERRORf 38098
#define PARITY_ERROR_DISINTf 38099
#define PARITY_ERROR_ENABLEf 38100
#define PARITY_ERROR_MASKf 38101
#define PARITY_ERROR_STATUSf 38102
#define PARITY_ERR_Af 38103
#define PARITY_ERR_ADDRf 38104
#define PARITY_ERR_ADDR_VALIDf 38105
#define PARITY_ERR_Bf 38106
#define PARITY_ERR_BMf 38107
#define PARITY_ERR_BM_0f 38108
#define PARITY_ERR_BM_1f 38109
#define PARITY_ERR_CNTf 38110
#define PARITY_ERR_CNT_OVERFLOWf 38111
#define PARITY_ERR_INTf 38112
#define PARITY_ERR_INTR_ENf 38113
#define PARITY_ERR_INT_MASKf 38114
#define PARITY_ERR_TOCPUf 38115
#define PARITY_GEN_ENf 38116
#define PARITY_INTERRUPT_0f 38117
#define PARITY_INTERRUPT_1f 38118
#define PARITY_INTERRUPT_2f 38119
#define PARITY_INTERRUPT_3f 38120
#define PARITY_INTERRUPT_4f 38121
#define PARITY_IRQ_ENf 38122
#define PARITY_ONf 38123
#define PARITY_STAT_CLEARf 38124
#define PARITY_STAT_CLRf 38125
#define PARITY_XQf 38126
#define PARITY_XQTf 38127
#define PARLVRAMf 38128
#define PARRD1f 38129
#define PARRD2f 38130
#define PARRD3f 38131
#define PARRD4f 38132
#define PARRT1f 38133
#define PARRT2f 38134
#define PARRT3f 38135
#define PARRT4f 38136
#define PARSERLASTNWKRECORD1f 38137
#define PARSERLASTNWKRECORD2f 38138
#define PARSERLASTSYSRECORDf 38139
#define PARSERPMFPROFILEf 38140
#define PARSERPMFPROFILEETHOVERPWEf 38141
#define PARSER_CUSTOM_MACRO_SELECTf 38142
#define PARSER_LAST_NWK_RECORDf 38143
#define PARSER_LAST_SYS_RECORDf 38144
#define PARSER_LEAF_CONTEXTf 38145
#define PARSER_LEAF_CONTEXT_MASKf 38146
#define PARSER_PROGRAM_0_INITIATE_PAR_ERRf 38147
#define PARSER_PROGRAM_0_PARITY_ERR_MASKf 38148
#define PARSER_PROGRAM_1_INITIATE_PAR_ERRf 38149
#define PARSER_PROGRAM_1_PARITY_ERR_MASKf 38150
#define PARSER_PROGRAM_2_INITIATE_PAR_ERRf 38151
#define PARSER_PROGRAM_2_PARITY_ERR_MASKf 38152
#define PARSER_PROGRAM_POINTER_FEM_BIT_SELECTf 38153
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_0f 38154
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_1f 38155
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_2f 38156
#define PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_3f 38157
#define PARSER_PROGRAM_POINTER_FEM_MAP_DATAf 38158
#define PARSER_PROGRAM_POINTER_FEM_MAP_INDEXf 38159
#define PARSE_IPV4_PAYLOADf 38160
#define PARSE_IPV6_PAYLOADf 38161
#define PARSE_Q_LEN_ERRORf 38162
#define PARSE_Q_LEN_ERROR_DISINTf 38163
#define PARSE_Q_LEN_ERROR_MASKf 38164
#define PARSE_SCTPf 38165
#define PARSE_STATS_LEN_ERRORf 38166
#define PARSE_STATS_LEN_ERROR_DISINTf 38167
#define PARSE_STATS_LEN_ERROR_MASKf 38168
#define PARSE_USING_SGLP_TPIDf 38169
#define PARTIAL_PAGE_ENf 38170
#define PARTIAL_PKT_CNTf 38171
#define PARTIAL_PKT_LINESf 38172
#define PARTNUMBER0f 38173
#define PARTNUMBER1f 38174
#define PARTOFLAGf 38175
#define PART_NUMBERf 38176
#define PART_NUMBER_0f 38177
#define PART_NUMBER_1f 38178
#define PART_NUMBER_7_0f 38179
#define PAR_ERRf 38180
#define PAR_ERR_DISINTf 38181
#define PAR_ERR_DM0f 38182
#define PAR_ERR_DM0_DISINTf 38183
#define PAR_ERR_DM1f 38184
#define PAR_ERR_DM1_DISINTf 38185
#define PAR_ERR_DM2f 38186
#define PAR_ERR_DM2_DISINTf 38187
#define PAR_ERR_DM3f 38188
#define PAR_ERR_DM3_DISINTf 38189
#define PAR_ERR_DOUBLE_FAULTf 38190
#define PAR_ERR_DOUBLE_FAULT_DISINTf 38191
#define PAR_ERR_ETUf 38192
#define PAR_ERR_ETU_DISINTf 38193
#define PAR_ERR_INTERRUPTf 38194
#define PAR_ERR_INTERRUPT_MASKf 38195
#define PAR_ERR_INTERRUPT_REGISTER_TESTf 38196
#define PAR_ERR_INT_MASK_REGf 38197
#define PAR_ERR_INT_REGf 38198
#define PAR_ERR_RCEf 38199
#define PAR_ERR_RCE_DISINTf 38200
#define PAR_ERR_SK0f 38201
#define PAR_ERR_SK0_DISINTf 38202
#define PAR_ERR_SK1f 38203
#define PAR_ERR_SK1_DISINTf 38204
#define PAR_ERR_WRf 38205
#define PASSALLf 38206
#define PASSTHRUf 38207
#define PASSTHRUQ_MCQ_FIFO_BASEf 38208
#define PASSTHRU_GRP_IDf 38209
#define PASSTHRU_HDR_PTRf 38210
#define PASSTHRU_HDR_PTR_PKT0f 38211
#define PASSTHRU_HDR_PTR_PKT1f 38212
#define PASSTHRU_MODE_ENABLEf 38213
#define PASSTHRU_NLF_LOGICAL_PORT_NUMBERf 38214
#define PASSWORDf 38215
#define PASS_CONTROL_FRAMESf 38216
#define PASS_CRC_ERR_PKTSf 38217
#define PATCHf 38218
#define PATHSELECT0f 38219
#define PATHSELECT1f 38220
#define PATHSELECT2f 38221
#define PATHSELECT3f 38222
#define PATHSELECT4f 38223
#define PATHSELECT5f 38224
#define PATHSELECT6f 38225
#define PATHSELECT7f 38226
#define PATH_SELECT_0f 38227
#define PATH_SELECT_1f 38228
#define PATH_SELECT_2f 38229
#define PATH_SELECT_3f 38230
#define PATH_SELECT_4f 38231
#define PATH_SELECT_5f 38232
#define PATH_SELECT_6f 38233
#define PATH_SELECT_7f 38234
#define PATH_SELECT_INITIATE_PAR_ERRf 38235
#define PATH_SELECT_PARITY_ERR_MASKf 38236
#define PATTERNBITMODEf 38237
#define PATTERN_BIT_MODEf 38238
#define PAUSEf 38239
#define PAUSEENf 38240
#define PAUSESTATEf 38241
#define PAUSE_DONEf 38242
#define PAUSE_ENABLEf 38243
#define PAUSE_FWDf 38244
#define PAUSE_GMII_ON_TX_LINE_SIDEf 38245
#define PAUSE_IGNOREf 38246
#define PAUSE_MASKf 38247
#define PAUSE_MODEf 38248
#define PAUSE_ONf 38249
#define PAUSE_REFRESH_ENf 38250
#define PAUSE_REFRESH_TIMERf 38251
#define PAUSE_RESUMEf 38252
#define PAUSE_SCAN_PORTSf 38253
#define PAUSE_STATf 38254
#define PAUSE_THDf 38255
#define PAUSE_THRESHf 38256
#define PAUSE_VALUEf 38257
#define PAUSE_XOFF_TIMERf 38258
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_CLEARf 38259
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_ENf 38260
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_STATUSf 38261
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_CLEARf 38262
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_ENf 38263
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_STATUSf 38264
#define PAXB_INTR_CLEAR_RSVDf 38265
#define PAXB_INTR_EN_RSVDf 38266
#define PAXB_INTR_STATUS_RSVDf 38267
#define PAXB_MISC_CONFIGf 38268
#define PAXB_MISC_STATUSf 38269
#define PAXB_RD_CMPL_BUF_0_2B_ECC_ERR_INTR_CLEARf 38270
#define PAXB_RD_CMPL_BUF_0_2B_ECC_ERR_INTR_ENf 38271
#define PAXB_RD_CMPL_BUF_0_2B_ECC_ERR_INTR_STATUSf 38272
#define PAXB_RD_CMPL_BUF_0_ECC_ERR_ADDRf 38273
#define PAXB_RD_CMPL_BUF_0_ECC_ERR_CORRECTEDf 38274
#define PAXB_RD_CMPL_BUF_0_ECC_ERR_EVf 38275
#define PAXB_RD_CMPL_BUF_0_PSM_VDDf 38276
#define PAXB_RD_CMPL_BUF_0_STBYf 38277
#define PAXB_RD_CMPL_BUF_0_TMf 38278
#define PAXB_RD_CMPL_BUF_0_UNCORRECTABLE_ECC_ERRf 38279
#define PAXB_RD_CMPL_BUF_1_2B_ECC_ERR_INTR_CLEARf 38280
#define PAXB_RD_CMPL_BUF_1_2B_ECC_ERR_INTR_ENf 38281
#define PAXB_RD_CMPL_BUF_1_2B_ECC_ERR_INTR_STATUSf 38282
#define PAXB_RD_CMPL_BUF_1_ECC_ERR_ADDRf 38283
#define PAXB_RD_CMPL_BUF_1_ECC_ERR_CORRECTEDf 38284
#define PAXB_RD_CMPL_BUF_1_ECC_ERR_EVf 38285
#define PAXB_RD_CMPL_BUF_1_PSM_VDDf 38286
#define PAXB_RD_CMPL_BUF_1_STBYf 38287
#define PAXB_RD_CMPL_BUF_1_TMf 38288
#define PAXB_RD_CMPL_BUF_1_UNCORRECTABLE_ECC_ERRf 38289
#define PAXB_RST_Nf 38290
#define PAXB_WR_DATA_BUF_2B_ECC_ERR_INTR_CLEARf 38291
#define PAXB_WR_DATA_BUF_2B_ECC_ERR_INTR_ENf 38292
#define PAXB_WR_DATA_BUF_2B_ECC_ERR_INTR_STATUSf 38293
#define PAXB_WR_DATA_BUF_ECC_ERR_ADDRf 38294
#define PAXB_WR_DATA_BUF_ECC_ERR_CORRECTEDf 38295
#define PAXB_WR_DATA_BUF_ECC_ERR_EVf 38296
#define PAXB_WR_DATA_BUF_PSM_VDDf 38297
#define PAXB_WR_DATA_BUF_STBYf 38298
#define PAXB_WR_DATA_BUF_TMf 38299
#define PAXB_WR_DATA_BUF_UNCORRECTABLE_ECC_ERRf 38300
#define PAYLOADf 38301
#define PAYLOADPAYLOADf 38302
#define PAYLOAD_IPV4f 38303
#define PAYLOAD_IPV6f 38304
#define PAYLOAD_LENGTH_ADJUSTMENTf 38305
#define PAYLOAD_MEM_CORRECTED_ERRORf 38306
#define PAYLOAD_MEM_CORRECTED_ERROR_DISINTf 38307
#define PAYLOAD_MEM_DISABLE_ECCf 38308
#define PAYLOAD_MEM_ECC_CORRUPTf 38309
#define PAYLOAD_MEM_ERROR_ADDRf 38310
#define PAYLOAD_MEM_ERROR_BANKf 38311
#define PAYLOAD_MEM_INIT_DONEf 38312
#define PAYLOAD_MEM_TMf 38313
#define PAYLOAD_MEM_UNCORRECTED_ERRORf 38314
#define PAYLOAD_MEM_UNCORRECTED_ERROR_DISINTf 38315
#define PAYLOAD_PREFIXf 38316
#define PAYLOAD_RESERVEf 38317
#define PAYLOAD_TYPEf 38318
#define PA_FIFO_0f 38319
#define PA_FIFO_0_2_TMf 38320
#define PA_FIFO_0_ASSERTED_FCf 38321
#define PA_FIFO_0_CTRL_CORRECTED_ERRORf 38322
#define PA_FIFO_0_CTRL_CORRECTED_ERROR_DISINTf 38323
#define PA_FIFO_0_CTRL_DISABLE_ECCf 38324
#define PA_FIFO_0_CTRL_ECC_CORRUPTf 38325
#define PA_FIFO_0_CTRL_ERROR_ADDRf 38326
#define PA_FIFO_0_CTRL_ERROR_BANKf 38327
#define PA_FIFO_0_CTRL_UNCORRECTED_ERRORf 38328
#define PA_FIFO_0_CTRL_UNCORRECTED_ERROR_DISINTf 38329
#define PA_FIFO_0_DATA_CORRECTED_ERRORf 38330
#define PA_FIFO_0_DATA_CORRECTED_ERROR_DISINTf 38331
#define PA_FIFO_0_DATA_DISABLE_ECCf 38332
#define PA_FIFO_0_DATA_ECC_CORRUPTf 38333
#define PA_FIFO_0_DATA_ERROR_ADDRf 38334
#define PA_FIFO_0_DATA_ERROR_BANKf 38335
#define PA_FIFO_0_DATA_UNCORRECTED_ERRORf 38336
#define PA_FIFO_0_DATA_UNCORRECTED_ERROR_DISINTf 38337
#define PA_FIFO_0_INIT_DONEf 38338
#define PA_FIFO_0_OVERFLOWf 38339
#define PA_FIFO_0_OVERFLOW_DISINTf 38340
#define PA_FIFO_1f 38341
#define PA_FIFO_1_ASSERTED_FCf 38342
#define PA_FIFO_1_ASSERTED_FC_DISINTf 38343
#define PA_FIFO_1_CTRL_CORRECTED_ERRORf 38344
#define PA_FIFO_1_CTRL_CORRECTED_ERROR_DISINTf 38345
#define PA_FIFO_1_CTRL_DISABLE_ECCf 38346
#define PA_FIFO_1_CTRL_ECC_CORRUPTf 38347
#define PA_FIFO_1_CTRL_ERROR_ADDRf 38348
#define PA_FIFO_1_CTRL_ERROR_BANKf 38349
#define PA_FIFO_1_CTRL_UNCORRECTED_ERRORf 38350
#define PA_FIFO_1_CTRL_UNCORRECTED_ERROR_DISINTf 38351
#define PA_FIFO_1_DATA_CORRECTED_ERRORf 38352
#define PA_FIFO_1_DATA_CORRECTED_ERROR_DISINTf 38353
#define PA_FIFO_1_DATA_DISABLE_ECCf 38354
#define PA_FIFO_1_DATA_ECC_CORRUPTf 38355
#define PA_FIFO_1_DATA_ERROR_ADDRf 38356
#define PA_FIFO_1_DATA_ERROR_BANKf 38357
#define PA_FIFO_1_DATA_UNCORRECTED_ERRORf 38358
#define PA_FIFO_1_DATA_UNCORRECTED_ERROR_DISINTf 38359
#define PA_FIFO_1_INIT_DONEf 38360
#define PA_FIFO_1_OVERFLOWf 38361
#define PA_FIFO_1_OVERFLOW_DISINTf 38362
#define PA_FIFO_1_TMf 38363
#define PA_FIFO_2f 38364
#define PA_FIFO_2_ASSERTED_FCf 38365
#define PA_FIFO_2_CTRL_CORRECTED_ERRORf 38366
#define PA_FIFO_2_CTRL_CORRECTED_ERROR_DISINTf 38367
#define PA_FIFO_2_CTRL_DISABLE_ECCf 38368
#define PA_FIFO_2_CTRL_ECC_CORRUPTf 38369
#define PA_FIFO_2_CTRL_ERROR_ADDRf 38370
#define PA_FIFO_2_CTRL_ERROR_BANKf 38371
#define PA_FIFO_2_CTRL_UNCORRECTED_ERRORf 38372
#define PA_FIFO_2_CTRL_UNCORRECTED_ERROR_DISINTf 38373
#define PA_FIFO_2_DATA_CORRECTED_ERRORf 38374
#define PA_FIFO_2_DATA_CORRECTED_ERROR_DISINTf 38375
#define PA_FIFO_2_DATA_DISABLE_ECCf 38376
#define PA_FIFO_2_DATA_ECC_CORRUPTf 38377
#define PA_FIFO_2_DATA_ERROR_ADDRf 38378
#define PA_FIFO_2_DATA_ERROR_BANKf 38379
#define PA_FIFO_2_DATA_UNCORRECTED_ERRORf 38380
#define PA_FIFO_2_DATA_UNCORRECTED_ERROR_DISINTf 38381
#define PA_FIFO_2_INIT_DONEf 38382
#define PA_FIFO_2_OVERFLOWf 38383
#define PA_FIFO_2_OVERFLOW_DISINTf 38384
#define PB20f 38385
#define PBBCFMMAXLEVELf 38386
#define PBBCFMTRAPVALIDf 38387
#define PBB_VLAN_EDIT_COMMANDf 38388
#define PBITf 38389
#define PBITS0f 38390
#define PBITS1f 38391
#define PBITS10f 38392
#define PBITS11f 38393
#define PBITS12f 38394
#define PBITS13f 38395
#define PBITS14f 38396
#define PBITS15f 38397
#define PBITS16f 38398
#define PBITS17f 38399
#define PBITS18f 38400
#define PBITS19f 38401
#define PBITS2f 38402
#define PBITS20f 38403
#define PBITS21f 38404
#define PBITS22f 38405
#define PBITS23f 38406
#define PBITS24f 38407
#define PBITS25f 38408
#define PBITS26f 38409
#define PBITS27f 38410
#define PBITS28f 38411
#define PBITS29f 38412
#define PBITS3f 38413
#define PBITS30f 38414
#define PBITS31f 38415
#define PBITS4f 38416
#define PBITS5f 38417
#define PBITS6f 38418
#define PBITS7f 38419
#define PBITS8f 38420
#define PBITS9f 38421
#define PBI_CAPTUREDf 38422
#define PBI_DATAf 38423
#define PBI_DISCARDf 38424
#define PBI_ILLEGAL_COSf 38425
#define PBI_ILLEGAL_COS_DISINTf 38426
#define PBI_ILLEGAL_DST_PORTf 38427
#define PBI_ILLEGAL_DST_PORT_DISINTf 38428
#define PBI_ILLEGAL_SRC_PORTf 38429
#define PBI_ILLEGAL_SRC_PORT_DISINTf 38430
#define PBI_RESERVEDf 38431
#define PBI_RESERVED_BIT_0f 38432
#define PBI_RESERVED_BIT_1f 38433
#define PBI_RESERVED_BIT_2f 38434
#define PBI_RESERVED_BIT_3f 38435
#define PBI_SPIDf 38436
#define PBI_SRC_PORT_GAPf 38437
#define PBI_SRC_PORT_GAP_DISINTf 38438
#define PBM_MACRO_DCMf 38439
#define PBM_MACRO_PMf 38440
#define PBM_MACRO_TMf 38441
#define PBPMACTPREFIXf 38442
#define PBPTEBVIDRANGEHIGHf 38443
#define PBPTEBVIDRANGELOWf 38444
#define PBP_MACT_PREFIXf 38445
#define PBP_TE_BVID_RANGE_HIGHf 38446
#define PBP_TE_BVID_RANGE_LOWf 38447
#define PBYPf 38448
#define PB_ALMOST_FULL_SETf 38449
#define PB_CMD_CNTf 38450
#define PB_DO_INITf 38451
#define PB_ENABLEf 38452
#define PB_INIT_DONEf 38453
#define PB_NO_BUFFER_SETf 38454
#define PB_PT_HPTE_PAUSE_DETECTf 38455
#define PB_PT_IPTE_PAUSE_DETECTf 38456
#define PB_REQ_FIFO_CREDITf 38457
#define PB_REQ_FIFO_CREDIT_WATERMARKf 38458
#define PB_RESET_Nf 38459
#define PB_SOFT_RESET_Nf 38460
#define PB_TREX2_DEBUG_ENABLEf 38461
#define PCf 38462
#define PCBLINKTABLEECCERRORMASK_N_MASKf 38463
#define PCBLINKTABLEECCERROR_Nf 38464
#define PCBLINKTABLEECCERROR_N_MASKf 38465
#define PCBPOINTERf 38466
#define PCB_LINK_TABLE_ECC__NB_ERR_MASKf 38467
#define PCB_LINK_TABLE_INITIATE_ECC_NB_ERRf 38468
#define PCB_POINTERf 38469
#define PCD_MAP_ENf 38470
#define PCEDf 38471
#define PCELL_ID_0f 38472
#define PCELL_ID_1f 38473
#define PCELL_ID_2f 38474
#define PCELL_ID_3f 38475
#define PCFFf 38476
#define PCFF_ECC_ERRf 38477
#define PCIE0_LINK_SPEEDf 38478
#define PCIE0_M0_READ_QOSf 38479
#define PCIE0_M0_WRITE_QOSf 38480
#define PCIE0_S0_SECURITYf 38481
#define PCIE1_LINK_SPEEDf 38482
#define PCIE1_M0_READ_QOSf 38483
#define PCIE1_M0_WRITE_QOSf 38484
#define PCIE1_S0_SECURITYf 38485
#define PCIE2_M0_READ_QOSf 38486
#define PCIE2_M0_WRITE_QOSf 38487
#define PCIE2_S0_SECURITYf 38488
#define PCIEINTF_NEEDS_CLEANUPf 38489
#define PCIE_CMPL_TIMEOUT_INTR_CLEARf 38490
#define PCIE_CMPL_TIMEOUT_INTR_ENf 38491
#define PCIE_CMPL_TIMEOUT_INTR_STATUSf 38492
#define PCIE_CORE_RB_MEM_PMf 38493
#define PCIE_CORE_RB_PMf 38494
#define PCIE_DLP2TLP_BUF_STBYf 38495
#define PCIE_DLP2TLP_STBYf 38496
#define PCIE_DL_ACTIVEf 38497
#define PCIE_ECRC_ERR_INTRf 38498
#define PCIE_ECRC_ERR_INTR_CLEARf 38499
#define PCIE_ECRC_ERR_INTR_ENf 38500
#define PCIE_ECRC_ERR_INTR_STATUSf 38501
#define PCIE_ERR_ATTNf 38502
#define PCIE_ERR_ATTN_INTR_CLEARf 38503
#define PCIE_ERR_ATTN_INTR_ENf 38504
#define PCIE_ERR_ATTN_INTR_STATUSf 38505
#define PCIE_ERR_STATUSf 38506
#define PCIE_I2C_RST_OVERRIDEf 38507
#define PCIE_IN_WAKE_B_INTR_CLEARf 38508
#define PCIE_IN_WAKE_B_INTR_ENf 38509
#define PCIE_IN_WAKE_B_INTR_STATUSf 38510
#define PCIE_LINK_IN_L1f 38511
#define PCIE_LINK_IN_L23f 38512
#define PCIE_LINK_UPf 38513
#define PCIE_LTR_STATEf 38514
#define PCIE_OBFF_STATEf 38515
#define PCIE_OVERFLOW_UNDERFLOW_INTR_CLEARf 38516
#define PCIE_OVERFLOW_UNDERFLOW_INTR_ENf 38517
#define PCIE_OVERFLOW_UNDERFLOW_INTR_STATUSf 38518
#define PCIE_PARITY_MODEf 38519
#define PCIE_PHYLINKUPf 38520
#define PCIE_PHY_LINKUPf 38521
#define PCIE_PHY_PIPE_RESETMDIO_Nf 38522
#define PCIE_PLL_LOCKf 38523
#define PCIE_PM_STATEf 38524
#define PCIE_RCV_FIFO_STBYf 38525
#define PCIE_RCV_FIFO_TMf 38526
#define PCIE_RC_MODE_PERST_Bf 38527
#define PCIE_REPLAY_ADDR_STBYf 38528
#define PCIE_REPLAY_BUF_2B_ECC_ERR_INTR_CLEARf 38529
#define PCIE_REPLAY_BUF_2B_ECC_ERR_INTR_ENf 38530
#define PCIE_REPLAY_BUF_2B_ECC_ERR_INTR_STATUSf 38531
#define PCIE_REPLAY_BUF_BYPf 38532
#define PCIE_REPLAY_BUF_ECC_ERR_ADDRf 38533
#define PCIE_REPLAY_BUF_ECC_ERR_CORRECTEDf 38534
#define PCIE_REPLAY_BUF_ECC_ERR_EVf 38535
#define PCIE_REPLAY_BUF_PSM_VDDf 38536
#define PCIE_REPLAY_BUF_S_RFf 38537
#define PCIE_REPLAY_BUF_TMf 38538
#define PCIE_REPLAY_BUF_TM_OVERRIDEf 38539
#define PCIE_REPLAY_BUF_UNCORRECTABLE_ECC_ERRf 38540
#define PCIE_REPLAY_MEM_STBYf 38541
#define PCIE_REPLAY_PERRf 38542
#define PCIE_RX_FIFO_TMf 38543
#define PCIE_RX_L0S_TIMEOUTf 38544
#define PCIE_SINGLE_DUAL_LINK_MODE_ENf 38545
#define PCIE_SLAVEMODE_CHIP_RST_Nf 38546
#define PCIE_SLAVEMODE_IPROC_RST_Nf 38547
#define PCIE_SLAVE_RESETf 38548
#define PCIE_TGT_IF_RCV_DATA0_FIFOf 38549
#define PCIE_TGT_IF_RCV_DATA1_FIFOf 38550
#define PCIE_TX_FIFO_TMf 38551
#define PCIE_XMT_FIFO_STBYf 38552
#define PCIE_XMT_FIFO_TMf 38553
#define PCI_BASEf 38554
#define PCI_FATAL_ERRf 38555
#define PCI_PARITY_ERRf 38556
#define PCKTCNTf 38557
#define PCKTDELAYf 38558
#define PCKTLENGTHf 38559
#define PCKTLENGTHINCVALf 38560
#define PCKTLENGTHMODEf 38561
#define PCLKENDBGf 38562
#define PCMEMORYECCERRORMASK_N_MASKf 38563
#define PCMEMORYECCERROR_Nf 38564
#define PCMTCHCTRLLB0f 38565
#define PCMTCHCTRLLB1f 38566
#define PCMTCHCTRLLB2f 38567
#define PCMTCHCTRLMSK0f 38568
#define PCMTCHCTRLMSK1f 38569
#define PCMTCHCTRLMSK2f 38570
#define PCMTCHLB0f 38571
#define PCMTCHLB1f 38572
#define PCMTCHLINKf 38573
#define PCMTCHLINKONf 38574
#define PCMTCHMSK0f 38575
#define PCMTCHMSK1f 38576
#define PCOUNTf 38577
#define PCPf 38578
#define PCP0f 38579
#define PCP1f 38580
#define PCP10f 38581
#define PCP11f 38582
#define PCP12f 38583
#define PCP13f 38584
#define PCP14f 38585
#define PCP15f 38586
#define PCP2f 38587
#define PCP3f 38588
#define PCP4f 38589
#define PCP5f 38590
#define PCP6f 38591
#define PCP7f 38592
#define PCP8f 38593
#define PCP9f 38594
#define PCPDECODINGf 38595
#define PCPDEIf 38596
#define PCPDEIADDOFFSETTOBASEf 38597
#define PCPDEIOPCODEVALIDf 38598
#define PCPDEIPROFILEf 38599
#define PCPDEIPROFILEUSETCDPf 38600
#define PCPDEISEMOFFSETf 38601
#define PCPENCTABLEf 38602
#define PCPPROFILEf 38603
#define PCP_2DPf 38604
#define PCP_2_DPf 38605
#define PCP_BASED_Q_ASSIGNMENTf 38606
#define PCP_DECODINGf 38607
#define PCP_DEIf 38608
#define PCP_DEI_MAPf 38609
#define PCP_DEI_MAP_INITIATE_PAR_ERRf 38610
#define PCP_DEI_MAP_PARITY_ERR_MASKf 38611
#define PCP_DEI_PROFILEf 38612
#define PCP_DEI_PROFILE_MAP_DSCP_EXPf 38613
#define PCP_DEI_PROFILE_USE_TC_DPf 38614
#define PCP_MAPf 38615
#define PCP_PROFILEf 38616
#define PCQf 38617
#define PCQ_ECC_1B_ERR_MASKf 38618
#define PCQ_ECC_2B_ERR_MASKf 38619
#define PCQ_INITIATE_ECC_1B_ERRf 38620
#define PCQ_INITIATE_ECC_2B_ERRf 38621
#define PCSf 38622
#define PCT_ECC_1B_ERR_MASKf 38623
#define PCT_ECC_2B_ERR_MASKf 38624
#define PCT_INITIATE_ECC_1B_ERRf 38625
#define PCT_INITIATE_ECC_2B_ERRf 38626
#define PC_CHNLf 38627
#define PC_MEMORY_ECC__NB_ERR_MASKf 38628
#define PC_MEMORY_INITIATE_ECC_NB_ERRf 38629
#define PC_MGRf 38630
#define PC_MTCH_CTRL_LBf 38631
#define PC_MTCH_CTRL_MSKf 38632
#define PC_MTCH_LB_0f 38633
#define PC_MTCH_LB_1f 38634
#define PC_MTCH_LB_2f 38635
#define PC_MTCH_LINKf 38636
#define PC_MTCH_LINK_ONf 38637
#define PC_MTCH_MSK_0f 38638
#define PC_MTCH_MSK_1f 38639
#define PC_MTCH_MSK_2f 38640
#define PC_SAMPLEf 38641
#define PC_SAMPLING_REGf 38642
#define PD0f 38643
#define PD1f 38644
#define PDAf 38645
#define PDA0f 38646
#define PDA1f 38647
#define PDA2f 38648
#define PDA3f 38649
#define PDAHf 38650
#define PDAH_MBf 38651
#define PDAH_MBXf 38652
#define PDAH_MBYf 38653
#define PDATA127_96f 38654
#define PDATA143_128f 38655
#define PDATA31_0f 38656
#define PDATA63_32f 38657
#define PDATA95_64f 38658
#define PDA_0f 38659
#define PDA_1f 38660
#define PDA_2f 38661
#define PDA_3f 38662
#define PDA_4f 38663
#define PDA_5f 38664
#define PDA_6f 38665
#define PDA_7f 38666
#define PDA_SL0f 38667
#define PDA_SL1f 38668
#define PDA_SL2f 38669
#define PDA_SL3f 38670
#define PDB0f 38671
#define PDB0_TMf 38672
#define PDB1f 38673
#define PDB1_TMf 38674
#define PDCFF_CORRECTED_ERRORf 38675
#define PDCFF_CORRECTED_ERROR_MASKf 38676
#define PDCFF_ENABLE_ECCf 38677
#define PDCFF_UNCORRECTED_ERRORf 38678
#define PDCFF_UNCORRECTED_ERROR_MASKf 38679
#define PDCMf 38680
#define PDCMAXf 38681
#define PDCMAX_INITIATE_PAR_ERRf 38682
#define PDCMAX_PARITY_ERR_MASKf 38683
#define PDCM_ECC_1B_ERR_MASKf 38684
#define PDCM_ECC_2B_ERR_MASKf 38685
#define PDCM_INITIATE_ECC_1B_ERRf 38686
#define PDCM_INITIATE_ECC_2B_ERRf 38687
#define PDCT_TABLE_INITIATE_PAR_ERRf 38688
#define PDCT_TABLE_PARITY_ERR_MASKf 38689
#define PDG0_BISR_LOAD_BUSYf 38690
#define PDG0_BISR_LOAD_DONEf 38691
#define PDG0_BISR_LOAD_GOf 38692
#define PDG0_BISR_LOAD_TIMEOUTf 38693
#define PDG10_BISR_LOAD_BUSYf 38694
#define PDG10_BISR_LOAD_DONEf 38695
#define PDG10_BISR_LOAD_GOf 38696
#define PDG10_BISR_LOAD_TIMEOUTf 38697
#define PDG11_BISR_LOAD_BUSYf 38698
#define PDG11_BISR_LOAD_DONEf 38699
#define PDG11_BISR_LOAD_GOf 38700
#define PDG11_BISR_LOAD_TIMEOUTf 38701
#define PDG12_BISR_LOAD_BUSYf 38702
#define PDG12_BISR_LOAD_DONEf 38703
#define PDG12_BISR_LOAD_GOf 38704
#define PDG12_BISR_LOAD_TIMEOUTf 38705
#define PDG13_BISR_LOAD_BUSYf 38706
#define PDG13_BISR_LOAD_DONEf 38707
#define PDG13_BISR_LOAD_GOf 38708
#define PDG13_BISR_LOAD_TIMEOUTf 38709
#define PDG14_BISR_LOAD_BUSYf 38710
#define PDG14_BISR_LOAD_DONEf 38711
#define PDG14_BISR_LOAD_GOf 38712
#define PDG14_BISR_LOAD_TIMEOUTf 38713
#define PDG15_BISR_LOAD_BUSYf 38714
#define PDG15_BISR_LOAD_DONEf 38715
#define PDG15_BISR_LOAD_GOf 38716
#define PDG15_BISR_LOAD_TIMEOUTf 38717
#define PDG16_BISR_LOAD_BUSYf 38718
#define PDG16_BISR_LOAD_DONEf 38719
#define PDG16_BISR_LOAD_GOf 38720
#define PDG16_BISR_LOAD_TIMEOUTf 38721
#define PDG17_BISR_LOAD_BUSYf 38722
#define PDG17_BISR_LOAD_DONEf 38723
#define PDG17_BISR_LOAD_GOf 38724
#define PDG17_BISR_LOAD_TIMEOUTf 38725
#define PDG18_BISR_LOAD_BUSYf 38726
#define PDG18_BISR_LOAD_DONEf 38727
#define PDG18_BISR_LOAD_GOf 38728
#define PDG18_BISR_LOAD_TIMEOUTf 38729
#define PDG19_BISR_LOAD_BUSYf 38730
#define PDG19_BISR_LOAD_DONEf 38731
#define PDG19_BISR_LOAD_GOf 38732
#define PDG19_BISR_LOAD_TIMEOUTf 38733
#define PDG1_BISR_LOAD_BUSYf 38734
#define PDG1_BISR_LOAD_DONEf 38735
#define PDG1_BISR_LOAD_GOf 38736
#define PDG1_BISR_LOAD_TIMEOUTf 38737
#define PDG20_BISR_LOAD_BUSYf 38738
#define PDG20_BISR_LOAD_DONEf 38739
#define PDG20_BISR_LOAD_GOf 38740
#define PDG20_BISR_LOAD_TIMEOUTf 38741
#define PDG21_BISR_LOAD_BUSYf 38742
#define PDG21_BISR_LOAD_DONEf 38743
#define PDG21_BISR_LOAD_GOf 38744
#define PDG21_BISR_LOAD_TIMEOUTf 38745
#define PDG22_BISR_LOAD_BUSYf 38746
#define PDG22_BISR_LOAD_DONEf 38747
#define PDG22_BISR_LOAD_GOf 38748
#define PDG22_BISR_LOAD_TIMEOUTf 38749
#define PDG23_BISR_LOAD_BUSYf 38750
#define PDG23_BISR_LOAD_DONEf 38751
#define PDG23_BISR_LOAD_GOf 38752
#define PDG23_BISR_LOAD_TIMEOUTf 38753
#define PDG24_BISR_LOAD_BUSYf 38754
#define PDG24_BISR_LOAD_DONEf 38755
#define PDG24_BISR_LOAD_GOf 38756
#define PDG24_BISR_LOAD_TIMEOUTf 38757
#define PDG25_BISR_LOAD_BUSYf 38758
#define PDG25_BISR_LOAD_DONEf 38759
#define PDG25_BISR_LOAD_GOf 38760
#define PDG25_BISR_LOAD_TIMEOUTf 38761
#define PDG26_BISR_LOAD_BUSYf 38762
#define PDG26_BISR_LOAD_DONEf 38763
#define PDG26_BISR_LOAD_GOf 38764
#define PDG26_BISR_LOAD_TIMEOUTf 38765
#define PDG27_BISR_LOAD_BUSYf 38766
#define PDG27_BISR_LOAD_DONEf 38767
#define PDG27_BISR_LOAD_GOf 38768
#define PDG27_BISR_LOAD_TIMEOUTf 38769
#define PDG28_BISR_LOAD_BUSYf 38770
#define PDG28_BISR_LOAD_DONEf 38771
#define PDG28_BISR_LOAD_GOf 38772
#define PDG28_BISR_LOAD_TIMEOUTf 38773
#define PDG29_BISR_LOAD_BUSYf 38774
#define PDG29_BISR_LOAD_DONEf 38775
#define PDG29_BISR_LOAD_GOf 38776
#define PDG29_BISR_LOAD_TIMEOUTf 38777
#define PDG2_BISR_LOAD_BUSYf 38778
#define PDG2_BISR_LOAD_DONEf 38779
#define PDG2_BISR_LOAD_GOf 38780
#define PDG2_BISR_LOAD_TIMEOUTf 38781
#define PDG30_BISR_LOAD_BUSYf 38782
#define PDG30_BISR_LOAD_DONEf 38783
#define PDG30_BISR_LOAD_GOf 38784
#define PDG30_BISR_LOAD_TIMEOUTf 38785
#define PDG31_BISR_LOAD_BUSYf 38786
#define PDG31_BISR_LOAD_DONEf 38787
#define PDG31_BISR_LOAD_GOf 38788
#define PDG31_BISR_LOAD_TIMEOUTf 38789
#define PDG3_BISR_LOAD_BUSYf 38790
#define PDG3_BISR_LOAD_DONEf 38791
#define PDG3_BISR_LOAD_GOf 38792
#define PDG3_BISR_LOAD_TIMEOUTf 38793
#define PDG4_BISR_LOAD_BUSYf 38794
#define PDG4_BISR_LOAD_DONEf 38795
#define PDG4_BISR_LOAD_GOf 38796
#define PDG4_BISR_LOAD_TIMEOUTf 38797
#define PDG5_BISR_LOAD_BUSYf 38798
#define PDG5_BISR_LOAD_DONEf 38799
#define PDG5_BISR_LOAD_GOf 38800
#define PDG5_BISR_LOAD_TIMEOUTf 38801
#define PDG6_BISR_LOAD_BUSYf 38802
#define PDG6_BISR_LOAD_DONEf 38803
#define PDG6_BISR_LOAD_GOf 38804
#define PDG6_BISR_LOAD_TIMEOUTf 38805
#define PDG7_BISR_LOAD_BUSYf 38806
#define PDG7_BISR_LOAD_DONEf 38807
#define PDG7_BISR_LOAD_GOf 38808
#define PDG7_BISR_LOAD_TIMEOUTf 38809
#define PDG8_BISR_LOAD_BUSYf 38810
#define PDG8_BISR_LOAD_DONEf 38811
#define PDG8_BISR_LOAD_GOf 38812
#define PDG8_BISR_LOAD_TIMEOUTf 38813
#define PDG9_BISR_LOAD_BUSYf 38814
#define PDG9_BISR_LOAD_DONEf 38815
#define PDG9_BISR_LOAD_GOf 38816
#define PDG9_BISR_LOAD_TIMEOUTf 38817
#define PDISCf 38818
#define PDISC_DISINTf 38819
#define PDISC_SELf 38820
#define PDIVf 38821
#define PDIV_FOR_50M_REFCLKf 38822
#define PDMf 38823
#define PDM_DATAf 38824
#define PDM_ECC_1B_ERR_MASKf 38825
#define PDM_ECC_2B_ERR_MASKf 38826
#define PDM_ECC__NB_ERR_MASKf 38827
#define PDM_INITf 38828
#define PDM_INITIATE_ECC_1B_ERRf 38829
#define PDM_INITIATE_ECC_2B_ERRf 38830
#define PDM_INIT_ENf 38831
#define PDM_READ_RPLY_CNTf 38832
#define PDM_READ_RPLY_CNT_OVFf 38833
#define PDM_RESETf 38834
#define PDM_VAL_READ_RPLY_CNTf 38835
#define PDM_VAL_READ_RPLY_CNT_OVFf 38836
#define PDN0f 38837
#define PDN1f 38838
#define PDN_PAD_GPIO10f 38839
#define PDN_PAD_GPIO11f 38840
#define PDN_PAD_GPIO4f 38841
#define PDN_PAD_GPIO5f 38842
#define PDN_PAD_GPIO6f 38843
#define PDN_PAD_GPIO7f 38844
#define PDN_PAD_GPIO8f 38845
#define PDN_PAD_GPIO9f 38846
#define PDQECCERRORf 38847
#define PDQECCERRORMASKf 38848
#define PDQECCFIXEDf 38849
#define PDQECCFIXEDMASKf 38850
#define PDRIVER_PVT_DONEf 38851
#define PDROP0f 38852
#define PDROP1f 38853
#define PDROP2f 38854
#define PDROP_MAXf 38855
#define PDU0_CORRECTED_ERRORf 38856
#define PDU0_CORRECTED_ERROR_DISINTf 38857
#define PDU0_ENABLE_ECCf 38858
#define PDU0_FORCE_UNCORRECTABLE_ERRORf 38859
#define PDU0_UNCORRECTED_ERRORf 38860
#define PDU0_UNCORRECTED_ERROR_DISINTf 38861
#define PDU1_CORRECTED_ERRORf 38862
#define PDU1_CORRECTED_ERROR_DISINTf 38863
#define PDU1_ENABLE_ECCf 38864
#define PDU1_FORCE_UNCORRECTABLE_ERRORf 38865
#define PDU1_UNCORRECTED_ERRORf 38866
#define PDU1_UNCORRECTED_ERROR_DISINTf 38867
#define PDU2_CORRECTED_ERRORf 38868
#define PDU2_CORRECTED_ERROR_DISINTf 38869
#define PDU2_ENABLE_ECCf 38870
#define PDU2_FORCE_UNCORRECTABLE_ERRORf 38871
#define PDU2_UNCORRECTED_ERRORf 38872
#define PDU2_UNCORRECTED_ERROR_DISINTf 38873
#define PDU3_CORRECTED_ERRORf 38874
#define PDU3_CORRECTED_ERROR_DISINTf 38875
#define PDU3_ENABLE_ECCf 38876
#define PDU3_FORCE_UNCORRECTABLE_ERRORf 38877
#define PDU3_UNCORRECTED_ERRORf 38878
#define PDU3_UNCORRECTED_ERROR_DISINTf 38879
#define PDU4_CORRECTED_ERRORf 38880
#define PDU4_CORRECTED_ERROR_DISINTf 38881
#define PDU4_ENABLE_ECCf 38882
#define PDU4_FORCE_UNCORRECTABLE_ERRORf 38883
#define PDU4_UNCORRECTED_ERRORf 38884
#define PDU4_UNCORRECTED_ERROR_DISINTf 38885
#define PDU5_CORRECTED_ERRORf 38886
#define PDU5_CORRECTED_ERROR_DISINTf 38887
#define PDU5_ENABLE_ECCf 38888
#define PDU5_FORCE_UNCORRECTABLE_ERRORf 38889
#define PDU5_UNCORRECTED_ERRORf 38890
#define PDU5_UNCORRECTED_ERROR_DISINTf 38891
#define PDU_TMf 38892
#define PD_ASSIST0f 38893
#define PD_ASSIST1f 38894
#define PD_COMPf 38895
#define PD_DONEf 38896
#define PD_RESET_Nf 38897
#define PD_SYS_RESET_Nf 38898
#define PD_TM_L0f 38899
#define PD_TM_L1f 38900
#define PD_TM_L2f 38901
#define PD_TM_PORTf 38902
#define PE0_LOGIC_RESET_Nf 38903
#define PE0_SYS_RESET_Nf 38904
#define PE1_SYS_RESET_Nf 38905
#define PEAKRATEEXPEVENf 38906
#define PEAKRATEEXPODDf 38907
#define PEAKRATEMANEVENf 38908
#define PEAKRATEMANODDf 38909
#define PEAK_DATA_REG_READf 38910
#define PEAK_PVTTEMP_DATAf 38911
#define PEAK_RATE_EXP_EVENf 38912
#define PEAK_RATE_EXP_ODDf 38913
#define PEAK_RATE_MAN_EVENf 38914
#define PEAK_RATE_MAN_ODDf 38915
#define PEAK_TEMP_DATAf 38916
#define PEAK_THERMAL_DATAf 38917
#define PECf 38918
#define PEC_ERRf 38919
#define PED_ACCEPTED_PACKETSf 38920
#define PED_DROPPED_PACKETSf 38921
#define PED_ERROR_SETf 38922
#define PED_PR_STATUSf 38923
#define PED_PR_STATUS_DISINTf 38924
#define PEER_RXf 38925
#define PEER_TM_DOMAIN_IDf 38926
#define PEER_TXf 38927
#define PEFCOUNTf 38928
#define PEFEMPTYf 38929
#define PEFFIFOCOUNTf 38930
#define PEFFULLf 38931
#define PEF_COUNTf 38932
#define PEF_EMPTYf 38933
#define PEF_FIFO_COUNTf 38934
#define PEF_FULLf 38935
#define PEF_MEM_INITIATE_PAR_ERRf 38936
#define PEF_MEM_PARITY_ERR_MASKf 38937
#define PEF_QUEUE_NUM_MEM_INITIATE_PAR_ERRf 38938
#define PEF_QUEUE_NUM_MEM_PARITY_ERR_MASKf 38939
#define PEF_WATERMARKf 38940
#define PENf 38941
#define PENDINGf 38942
#define PENDING0f 38943
#define PENDING1f 38944
#define PENDING2f 38945
#define PENDING3f 38946
#define PENDING_CLRf 38947
#define PENDING_EVENTf 38948
#define PENDING_EVENT_MASKf 38949
#define PENDING_SETf 38950
#define PEND_CLOCKSf 38951
#define PEND_INTIDf 38952
#define PENULTIMATE_MODEf 38953
#define PERF_CNT_RESETf 38954
#define PERIODf 38955
#define PERIODIC_SCHEDULE_ENABLEf 38956
#define PERIODIC_SCHEDULE_STATUSf 38957
#define PERIODIC_SLAVE_STRETCHf 38958
#define PERIOD_CNT_0f 38959
#define PERIOD_CNT_1f 38960
#define PERIOD_CNT_2f 38961
#define PERIOD_CNT_3f 38962
#define PERIPHERAL_IDf 38963
#define PERIPHERAL_ID0f 38964
#define PERIPHERAL_ID1f 38965
#define PERIPHERAL_ID2f 38966
#define PERIPHERAL_ID3f 38967
#define PERIPHERAL_ID4f 38968
#define PERIPHERAL_ID5f 38969
#define PERIPHERAL_ID6f 38970
#define PERIPHERAL_ID7f 38971
#define PERIPHERAL_ID_0f 38972
#define PERIPHERAL_ID_1f 38973
#define PERIPHERAL_ID_2f 38974
#define PERIPHERAL_ID_3f 38975
#define PERIPHERAL_ID_4f 38976
#define PERIPHERAL_ID_5f 38977
#define PERIPHERAL_ID_6f 38978
#define PERIPHERAL_ID_7f 38979
#define PERIPH_REQf 38980
#define PERMITALLPORTSf 38981
#define PERMITTEDSYSTEMPORTf 38982
#define PERMITTED_SYSTEM_PORTf 38983
#define PERMIT_ALL_PORTSf 38984
#define PERPORTSTPSTATEf 38985
#define PERQ_BASE_ADDR_PAR_ENf 38986
#define PERQ_PAR_ENf 38987
#define PERR_DEFIP_DATAf 38988
#define PERR_FP_POLICY_1Xf 38989
#define PERR_FP_POLICY_2Xf 38990
#define PERR_FP_POLICY_3Xf 38991
#define PERR_FP_POLICY_4Xf 38992
#define PERR_FP_POLICY_6Xf 38993
#define PERR_L2_ENTRY_DATAf 38994
#define PERR_L2_ENTRY_DATA_WIDEf 38995
#define PERR_L3_UCAST_DATAf 38996
#define PERR_L3_UCAST_DATA_WIDEf 38997
#define PERST_Bf 38998
#define PER_MODID_QUEUEING_ENABLEf 38999
#define PER_PORT_LB_RANGEf 39000
#define PER_PORT_STP_STATEf 39001
#define PER_QUEUE_DROP_HYSTERESIS_DELTAf 39002
#define PER_Q_ENf 39003
#define PESf 39004
#define PESCf 39005
#define PETRAA_COMPATIBLEf 39006
#define PETRAA_ECN_ENABLEf 39007
#define PETRAB_ADD_PPH_EEP_EXTf 39008
#define PETRAB_COMPATIBILITY_EEI_TRILL_TYPEf 39009
#define PETRAB_EEI_MPLS_MAPf 39010
#define PETRAB_EEI_POINTER_PREFIXf 39011
#define PETRAB_EEI_POINTER_TYPEf 39012
#define PETRAB_EEI_POP_COMMANDf 39013
#define PETRAB_EEI_SWAP_COMMANDf 39014
#define PETRAB_EEI_TRILL_PREFIXf 39015
#define PETRAB_EEI_TRILL_TYPEf 39016
#define PETRAB_FHEI_SIZE_MAPf 39017
#define PETRAB_LEARN_ASD_TYPE_MAPf 39018
#define PETRAB_PPH_EEP_SOURCEf 39019
#define PETRAB_PPH_EEP_VSI_SOURCEf 39020
#define PETRAB_PPH_RESERVED_DEFAULT_BITS_46_TO_44f 39021
#define PETRAB_PPH_RESERVED_DEFAULT_BITS_50_TO_48f 39022
#define PETRAB_PPH_VSI_SOURCEf 39023
#define PETRA_A_SYS_FIX_ENABLEf 39024
#define PETRA_BITMAP_0f 39025
#define PETRA_BITMAP_1f 39026
#define PETRA_BITMAP_2f 39027
#define PETRA_BITMAP_3f 39028
#define PETRA_BMPf 39029
#define PETRA_CMD_DA_FWD_TYPEf 39030
#define PETRA_CMD_RESERVEDf 39031
#define PETRA_COMPATIBLEf 39032
#define PETRA_DSP_STAMP_PRESENTf 39033
#define PETRA_ENHANCE_ENf 39034
#define PETRA_FTMH_EXT_MSBS_MASKf 39035
#define PETRA_FTMH_WITH_ARAD_PPH_MODEf 39036
#define PETRA_MFF_EEIf 39037
#define PETRA_MFF_OUTLIFf 39038
#define PETRA_OUTLIF_MSB_MAPPEDf 39039
#define PETRA_OUTLIF_MSB_MAPPED_SHIFTf 39040
#define PETRA_PIPE_BMPf 39041
#define PETRA_PIPE_BMP_ENf 39042
#define PETRA_PIPE_TDM_PRIf 39043
#define PETRA_PPH_EEI_ENABLEf 39044
#define PETRA_PPH_VSI_SOURCEf 39045
#define PETRA_SOURCE_DEVICEf 39046
#define PETRA_SOURCE_LOCAL_PORTf 39047
#define PETRA_SYSTEMf 39048
#define PETRA_TDM_FRAG_NUMf 39049
#define PETRA_TDM_OVER_PRIMARY_ENf 39050
#define PETRA_TDM_PRIf 39051
#define PETRA_UNI_PRIf 39052
#define PE_CONST_0f 39053
#define PE_CONST_1f 39054
#define PE_CONST_2f 39055
#define PE_CONST_3f 39056
#define PE_CONST_4f 39057
#define PE_CONST_5f 39058
#define PE_CONST_6f 39059
#define PE_CONST_7f 39060
#define PE_DEFAULT_INSTRUCTIONf 39061
#define PE_GEN_DATAf 39062
#define PE_GEN_MEM_INITIATE_PAR_ERRf 39063
#define PE_GEN_MEM_PARITY_ERR_MASKf 39064
#define PE_LS_NIBBLE_SELECT_PROF_0f 39065
#define PE_LS_NIBBLE_SELECT_PROF_1f 39066
#define PE_LS_NIBBLE_SELECT_PROF_10f 39067
#define PE_LS_NIBBLE_SELECT_PROF_11f 39068
#define PE_LS_NIBBLE_SELECT_PROF_12f 39069
#define PE_LS_NIBBLE_SELECT_PROF_13f 39070
#define PE_LS_NIBBLE_SELECT_PROF_14f 39071
#define PE_LS_NIBBLE_SELECT_PROF_15f 39072
#define PE_LS_NIBBLE_SELECT_PROF_2f 39073
#define PE_LS_NIBBLE_SELECT_PROF_3f 39074
#define PE_LS_NIBBLE_SELECT_PROF_4f 39075
#define PE_LS_NIBBLE_SELECT_PROF_5f 39076
#define PE_LS_NIBBLE_SELECT_PROF_6f 39077
#define PE_LS_NIBBLE_SELECT_PROF_7f 39078
#define PE_LS_NIBBLE_SELECT_PROF_8f 39079
#define PE_LS_NIBBLE_SELECT_PROF_9f 39080
#define PE_MS_NIBBLE_SELECT_PROF_0f 39081
#define PE_MS_NIBBLE_SELECT_PROF_1f 39082
#define PE_MS_NIBBLE_SELECT_PROF_10f 39083
#define PE_MS_NIBBLE_SELECT_PROF_11f 39084
#define PE_MS_NIBBLE_SELECT_PROF_12f 39085
#define PE_MS_NIBBLE_SELECT_PROF_13f 39086
#define PE_MS_NIBBLE_SELECT_PROF_14f 39087
#define PE_MS_NIBBLE_SELECT_PROF_15f 39088
#define PE_MS_NIBBLE_SELECT_PROF_2f 39089
#define PE_MS_NIBBLE_SELECT_PROF_3f 39090
#define PE_MS_NIBBLE_SELECT_PROF_4f 39091
#define PE_MS_NIBBLE_SELECT_PROF_5f 39092
#define PE_MS_NIBBLE_SELECT_PROF_6f 39093
#define PE_MS_NIBBLE_SELECT_PROF_7f 39094
#define PE_MS_NIBBLE_SELECT_PROF_8f 39095
#define PE_MS_NIBBLE_SELECT_PROF_9f 39096
#define PE_PROGRAM_INITIATE_PAR_ERRf 39097
#define PE_PROGRAM_PARITY_ERR_MASKf 39098
#define PE_PTR_0f 39099
#define PE_PTR_1f 39100
#define PE_PTR_2f 39101
#define PE_PTR_3f 39102
#define PE_PTR_4f 39103
#define PE_PTR_5f 39104
#define PE_PTR_6f 39105
#define PE_PTR_7f 39106
#define PE_VID__ASSOCIATED_DATAf 39107
#define PE_VID__CLASS_IDf 39108
#define PE_VID__CPUf 39109
#define PE_VID__DATAf 39110
#define PE_VID__DATA_Af 39111
#define PE_VID__DATA_Bf 39112
#define PE_VID__DESTINATIONf 39113
#define PE_VID__DEST_TYPEf 39114
#define PE_VID__DST_CPUf 39115
#define PE_VID__DST_DISCARDf 39116
#define PE_VID__DUMMY_0f 39117
#define PE_VID__DUMMY_1f 39118
#define PE_VID__DUMMY_INDEXf 39119
#define PE_VID__DVP_INDEXf 39120
#define PE_VID__ETAG_VIDf 39121
#define PE_VID__HASH_LSBf 39122
#define PE_VID__KEYf 39123
#define PE_VID__L2MC_PTRf 39124
#define PE_VID__L3MC_INDEXf 39125
#define PE_VID__LIMIT_COUNTEDf 39126
#define PE_VID__MAC_BLOCK_INDEXf 39127
#define PE_VID__MODULE_IDf 39128
#define PE_VID__NAMESPACEf 39129
#define PE_VID__PENDINGf 39130
#define PE_VID__PORT_NUMf 39131
#define PE_VID__PRIf 39132
#define PE_VID__REMOTEf 39133
#define PE_VID__REMOTE_TRUNKf 39134
#define PE_VID__RESERVED_102_70f 39135
#define PE_VID__RESERVED_69_32f 39136
#define PE_VID__RPEf 39137
#define PE_VID__RSVD_DVP_INDEXf 39138
#define PE_VID__RSVD_L3MC_INDEXf 39139
#define PE_VID__SCPf 39140
#define PE_VID__SRC_DISCARDf 39141
#define PE_VID__STATIC_BITf 39142
#define PE_VID__Tf 39143
#define PE_VID__TGIDf 39144
#define PE_VID__VPG_TYPEf 39145
#define PFAPFULLRESETPOINTf 39146
#define PFAPFULLSETPOINTf 39147
#define PFAPPARITYERRORPTRf 39148
#define PFAPPOOLSIZEf 39149
#define PFAPREADPOINTERf 39150
#define PFAP_MEM_FAILf 39151
#define PFAP_MEM_FAIL_ENf 39152
#define PFAP_PAR_ERRf 39153
#define PFAP_PAR_ERR_ENf 39154
#define PFCf 39155
#define PFC_CLR_ECNf 39156
#define PFC_CONCAT_MODEf 39157
#define PFC_COS_ENABLEf 39158
#define PFC_COS_MAPPING0f 39159
#define PFC_COS_MAPPING1f 39160
#define PFC_COS_MAPPING2f 39161
#define PFC_COS_MAPPING3f 39162
#define PFC_COS_MAPPING4f 39163
#define PFC_COS_MAPPING5f 39164
#define PFC_COS_MAPPING6f 39165
#define PFC_COS_MAPPING7f 39166
#define PFC_EIGHT_CLASSf 39167
#define PFC_ENf 39168
#define PFC_ENABLEf 39169
#define PFC_ETH_TYPEf 39170
#define PFC_FUNC_MODE_ENABLEf 39171
#define PFC_GENERIC_BITMAP_0f 39172
#define PFC_GENERIC_BITMAP_1f 39173
#define PFC_GENERIC_BITMAP_10f 39174
#define PFC_GENERIC_BITMAP_11f 39175
#define PFC_GENERIC_BITMAP_12f 39176
#define PFC_GENERIC_BITMAP_13f 39177
#define PFC_GENERIC_BITMAP_14f 39178
#define PFC_GENERIC_BITMAP_15f 39179
#define PFC_GENERIC_BITMAP_2f 39180
#define PFC_GENERIC_BITMAP_3f 39181
#define PFC_GENERIC_BITMAP_4f 39182
#define PFC_GENERIC_BITMAP_5f 39183
#define PFC_GENERIC_BITMAP_6f 39184
#define PFC_GENERIC_BITMAP_7f 39185
#define PFC_GENERIC_BITMAP_8f 39186
#define PFC_GENERIC_BITMAP_9f 39187
#define PFC_LAST_SP_PG_DROPf 39188
#define PFC_LINE_CNT_TMf 39189
#define PFC_LOSSLESS_ENf 39190
#define PFC_LOSSLESS_RESERVEDf 39191
#define PFC_MACDAf 39192
#define PFC_MACDA_0f 39193
#define PFC_MACDA_1f 39194
#define PFC_MACDA_HIf 39195
#define PFC_MACDA_LOf 39196
#define PFC_OPCODEf 39197
#define PFC_PGf 39198
#define PFC_PG_XSTATEf 39199
#define PFC_PG_XSTATE_IDf 39200
#define PFC_PG_XSTATE_LOADf 39201
#define PFC_REFRESH_ENf 39202
#define PFC_REFRESH_TIMERf 39203
#define PFC_RX_ENBLf 39204
#define PFC_SP_PG_LINE_CNT_CORRECTED_ERRORf 39205
#define PFC_SP_PG_LINE_CNT_CORRECTED_ERROR_DISINTf 39206
#define PFC_SP_PG_LINE_CNT_ENABLE_ECCf 39207
#define PFC_SP_PG_LINE_CNT_FORCE_UNCORRECTABLE_ERRORf 39208
#define PFC_SP_PG_LINE_CNT_UNCORRECTED_ERRORf 39209
#define PFC_SP_PG_LINE_CNT_UNCORRECTED_ERROR_DISINTf 39210
#define PFC_SP_PG_XSTATEf 39211
#define PFC_SP_PG_XSTATE_IDf 39212
#define PFC_SP_PG_XSTATE_LOADf 39213
#define PFC_SRC_EXTRACT_BIT_OFFSETf 39214
#define PFC_SRC_EXTRACT_BYTE_OFFSETf 39215
#define PFC_STATS_ENf 39216
#define PFC_ST_TBL_DISABLEf 39217
#define PFC_TCf 39218
#define PFC_TX_ENBLf 39219
#define PFC_VSQ_TO_NIF_ENf 39220
#define PFC_XOFF_TIMERf 39221
#define PFIFO_DEPTHf 39222
#define PFIFO_OVERFLOWf 39223
#define PFIFO_OVERFLOW_DISINTf 39224
#define PFIFO_PARITYf 39225
#define PFIFO_PARITY_DISINTf 39226
#define PFIFO_UNDERFLOWf 39227
#define PFIFO_UNDERFLOW_DISINTf 39228
#define PFMf 39229
#define PFM_RULE_APPLYf 39230
#define PFQ_0_FEM_BIT_SELECTf 39231
#define PFQ_0_FEM_FIELD_SELECT_0f 39232
#define PFQ_0_FEM_FIELD_SELECT_1f 39233
#define PFQ_0_FEM_FIELD_SELECT_2f 39234
#define PFQ_0_FEM_MAP_DATAf 39235
#define PFQ_0_FEM_MAP_INDEXf 39236
#define PGf 39237
#define PG0f 39238
#define PG0_GRPf 39239
#define PG0_HDRM_LIMIT_OFFSETf 39240
#define PG0_RESET_SELf 39241
#define PG0_SPIDf 39242
#define PG0_THRESH_SELf 39243
#define PG1f 39244
#define PG10_GRPf 39245
#define PG11_GRPf 39246
#define PG12_GRPf 39247
#define PG13_GRPf 39248
#define PG1_GRPf 39249
#define PG1_HDRM_LIMIT_OFFSETf 39250
#define PG1_RESET_SELf 39251
#define PG1_SPIDf 39252
#define PG1_THRESH_SELf 39253
#define PG2_GRPf 39254
#define PG2_HDRM_LIMIT_OFFSETf 39255
#define PG2_RESET_SELf 39256
#define PG2_SPIDf 39257
#define PG2_THRESH_SELf 39258
#define PG3_GRPf 39259
#define PG3_HDRM_LIMIT_OFFSETf 39260
#define PG3_SPIDf 39261
#define PG3_THRESH_SELf 39262
#define PG4_GRPf 39263
#define PG4_HDRM_LIMIT_OFFSETf 39264
#define PG4_ISO_ENABLEf 39265
#define PG4_PERR_INTRf 39266
#define PG4_SPIDf 39267
#define PG4_THRESH_SELf 39268
#define PG5_GRPf 39269
#define PG5_HDRM_LIMIT_OFFSETf 39270
#define PG5_ISO_ENABLEf 39271
#define PG5_PERR_INTRf 39272
#define PG5_SPIDf 39273
#define PG5_THRESH_SELf 39274
#define PG6_GRPf 39275
#define PG6_HDRM_LIMIT_OFFSETf 39276
#define PG6_SPIDf 39277
#define PG6_THRESH_SELf 39278
#define PG7_GRPf 39279
#define PG7_HDRM_LIMIT_OFFSETf 39280
#define PG7_SPIDf 39281
#define PG7_THRESH_SELf 39282
#define PG8_GRPf 39283
#define PG9_GRPf 39284
#define PGEMEMf 39285
#define PGQUEUESTATf 39286
#define PGW_BOD_PERR_INTRf 39287
#define PGW_OBM_PERR_INTRf 39288
#define PGW_XLP0_BOD_FULL_ERRORf 39289
#define PGW_XLP1_BOD_FULL_ERRORf 39290
#define PGW_XLP2_BOD_FULL_ERRORf 39291
#define PGW_XLP3_BOD_FULL_ERRORf 39292
#define PG_1ST_DROP_BMPf 39293
#define PG_BITMAPf 39294
#define PG_BMPf 39295
#define PG_BST_PROFILE_HDRMf 39296
#define PG_BST_PROFILE_HDRM_RSVRDf 39297
#define PG_BST_PROFILE_SHAREDf 39298
#define PG_BST_PROFILE_SHARED_RSVRDf 39299
#define PG_BST_STAT_HDRMf 39300
#define PG_BST_STAT_SHAREDf 39301
#define PG_COUNTf 39302
#define PG_COUNTER_0_CORRECTED_ERRORf 39303
#define PG_COUNTER_0_CORRECTED_ERROR_DISINTf 39304
#define PG_COUNTER_0_ECC_ERROR_ADDRESSf 39305
#define PG_COUNTER_0_ENABLE_ECCf 39306
#define PG_COUNTER_0_FORCE_UNCORRECTABLE_ERRORf 39307
#define PG_COUNTER_0_UNCORRECTED_ERRORf 39308
#define PG_COUNTER_0_UNCORRECTED_ERROR_DISINTf 39309
#define PG_COUNTER_1_CORRECTED_ERRORf 39310
#define PG_COUNTER_1_CORRECTED_ERROR_DISINTf 39311
#define PG_COUNTER_1_ECC_ERROR_ADDRESSf 39312
#define PG_COUNTER_1_ENABLE_ECCf 39313
#define PG_COUNTER_1_FORCE_UNCORRECTABLE_ERRORf 39314
#define PG_COUNTER_1_UNCORRECTED_ERRORf 39315
#define PG_COUNTER_1_UNCORRECTED_ERROR_DISINTf 39316
#define PG_COUNT_ERR_PGf 39317
#define PG_COUNT_ERR_PORTf 39318
#define PG_COUNT_OVERFLOWf 39319
#define PG_COUNT_OVERFLOW_DISINTf 39320
#define PG_COUNT_UNDERRUNf 39321
#define PG_COUNT_UNDERRUN_DISINTf 39322
#define PG_DROP_STATEf 39323
#define PG_GBL_COUNT_ERR_PGf 39324
#define PG_GBL_COUNT_ERR_PORTf 39325
#define PG_GBL_COUNT_OVERFLOWf 39326
#define PG_GBL_COUNT_OVERFLOW_DISINTf 39327
#define PG_GBL_COUNT_UNDERRUNf 39328
#define PG_GBL_COUNT_UNDERRUN_DISINTf 39329
#define PG_GBL_HDRM_COUNTf 39330
#define PG_GBL_HDRM_ENf 39331
#define PG_GEf 39332
#define PG_GLOBAL_HDRM_COUNTf 39333
#define PG_GLOBAL_HDRM_COUNT_G0f 39334
#define PG_GLOBAL_HDRM_COUNT_G1f 39335
#define PG_HDRM_COUNTf 39336
#define PG_HDRM_COUNT_ERR_PGf 39337
#define PG_HDRM_COUNT_ERR_PORTf 39338
#define PG_HDRM_COUNT_G0f 39339
#define PG_HDRM_COUNT_G1f 39340
#define PG_HDRM_COUNT_OVERFLOWf 39341
#define PG_HDRM_COUNT_OVERFLOW_DISINTf 39342
#define PG_HDRM_COUNT_UNDERRUNf 39343
#define PG_HDRM_COUNT_UNDERRUN_DISINTf 39344
#define PG_HDRM_LIMITf 39345
#define PG_HDRM_TRIGGER_IDf 39346
#define PG_HDRM_TRIGGER_PIPEXf 39347
#define PG_HDRM_TRIGGER_PIPEYf 39348
#define PG_HDRM_TRIGGER_STATUS_PIPEXf 39349
#define PG_HDRM_TRIGGER_STATUS_PIPEYf 39350
#define PG_IBP_DROP_STATEf 39351
#define PG_LIMIT_STATEf 39352
#define PG_MINf 39353
#define PG_MIN_COUNTf 39354
#define PG_MIN_COUNT_ERR_PGf 39355
#define PG_MIN_COUNT_ERR_PORTf 39356
#define PG_MIN_COUNT_G0f 39357
#define PG_MIN_COUNT_G1f 39358
#define PG_MIN_COUNT_OVERFLOWf 39359
#define PG_MIN_COUNT_OVERFLOW_DISINTf 39360
#define PG_MIN_COUNT_UNDERRUNf 39361
#define PG_MIN_COUNT_UNDERRUN_DISINTf 39362
#define PG_MIN_ENf 39363
#define PG_MIN_LIMITf 39364
#define PG_NUMf 39365
#define PG_PORT_MIN_COUNTf 39366
#define PG_PORT_MIN_COUNT_ERR_PGf 39367
#define PG_PORT_MIN_COUNT_ERR_PORTf 39368
#define PG_PORT_MIN_COUNT_MSBf 39369
#define PG_PORT_MIN_COUNT_OVERFLOWf 39370
#define PG_PORT_MIN_COUNT_OVERFLOW_DISINTf 39371
#define PG_PORT_MIN_COUNT_UNDERRUNf 39372
#define PG_PORT_MIN_COUNT_UNDERRUN_DISINTf 39373
#define PG_RESET_FLOORf 39374
#define PG_RESET_OFFSETf 39375
#define PG_RESET_VALUEf 39376
#define PG_RESUME_LIMITf 39377
#define PG_SHARED_COUNTf 39378
#define PG_SHARED_COUNT_ERR_PGf 39379
#define PG_SHARED_COUNT_ERR_PORTf 39380
#define PG_SHARED_COUNT_G0f 39381
#define PG_SHARED_COUNT_G1f 39382
#define PG_SHARED_COUNT_OVERFLOWf 39383
#define PG_SHARED_COUNT_OVERFLOW_DISINTf 39384
#define PG_SHARED_COUNT_UNDERRUNf 39385
#define PG_SHARED_COUNT_UNDERRUN_DISINTf 39386
#define PG_SHARED_DYNAMICf 39387
#define PG_SHARED_LIMITf 39388
#define PG_SHARED_TRIGGER_IDf 39389
#define PG_SHARED_TRIGGER_PIPEXf 39390
#define PG_SHARED_TRIGGER_PIPEYf 39391
#define PG_SHARED_TRIGGER_STATUS_PIPEXf 39392
#define PG_SHARED_TRIGGER_STATUS_PIPEYf 39393
#define PG_SP_MIN_COUNTf 39394
#define PG_SP_MIN_COUNT_G0f 39395
#define PG_SP_MIN_COUNT_G1f 39396
#define PG_USING_GBL_HDRMf 39397
#define PG_WDRR_CREDIT_OVFLf 39398
#define PG_WDRR_CREDIT_OVFL_MASKf 39399
#define PG_WDRR_CREDIT_UNDERf 39400
#define PG_WDRR_CREDIT_UNDER_MASKf 39401
#define PG_WDRR_MTU_QUANTA_SELECTf 39402
#define PG_WDRR_OVFL_PORT_NUMf 39403
#define PG_WDRR_UNDER_PORT_NUMf 39404
#define PG_WFQ_VALIDf 39405
#define PG_XOFF_BMPf 39406
#define PH0ERRORPOINTERf 39407
#define PH1ERRORPOINTERf 39408
#define PH2ERRORPOINTERf 39409
#define PH2SELf 39410
#define PHASEf 39411
#define PHASE8_ENf 39412
#define PHASE_ADJUSTf 39413
#define PHASE_SELf 39414
#define PHB2_COS_MAP_PARITY_ENf 39415
#define PHB2_COS_MAP_PAR_ERRf 39416
#define PHB2_COS_MODEf 39417
#define PHB2_DOT1P_MAPPING_PTRf 39418
#define PHB2_ENABLEf 39419
#define PHB2_USE_INNER_DOT1Pf 39420
#define PHB_FROM_ETAGf 39421
#define PHB_FROM_LLTAGf 39422
#define PHB_VALIDf 39423
#define PHERRORPOINTERf 39424
#define PHP_ERRf 39425
#define PHP_ERR_MASKf 39426
#define PHP_NEXT_IP_PROTOCOL_ERRf 39427
#define PHP_NEXT_IP_PROTOCOL_ERR_MASKf 39428
#define PHSELf 39429
#define PHSELERRORf 39430
#define PHSELHCUPf 39431
#define PHUPf 39432
#define PHYMODf 39433
#define PHYSICALf 39434
#define PHYSICALPORTMINE0f 39435
#define PHYSICALPORTMINE1f 39436
#define PHYSICALPORTMINE2f 39437
#define PHYSICALPORTMINE3f 39438
#define PHYSICAL_BLOCKf 39439
#define PHYSICAL_PORTf 39440
#define PHYSICAL_PORT0f 39441
#define PHYSICAL_PORT1f 39442
#define PHYSICAL_PORT10f 39443
#define PHYSICAL_PORT11f 39444
#define PHYSICAL_PORT12f 39445
#define PHYSICAL_PORT13f 39446
#define PHYSICAL_PORT14f 39447
#define PHYSICAL_PORT15f 39448
#define PHYSICAL_PORT2f 39449
#define PHYSICAL_PORT3f 39450
#define PHYSICAL_PORT4f 39451
#define PHYSICAL_PORT5f 39452
#define PHYSICAL_PORT6f 39453
#define PHYSICAL_PORT7f 39454
#define PHYSICAL_PORT8f 39455
#define PHYSICAL_PORT9f 39456
#define PHYSICAL_PORT_MASKf 39457
#define PHYSICAL_PORT_NUMf 39458
#define PHYSICAL_PORT_NUMBERf 39459
#define PHYS_PORT_IDf 39460
#define PHY_BL0_RD_FIFO_ERRORf 39461
#define PHY_BL1_RD_FIFO_ERRORf 39462
#define PHY_CALIB_ENf 39463
#define PHY_CALIB_FINISHEDf 39464
#define PHY_CALIB_ONLY_READf 39465
#define PHY_DATAf 39466
#define PHY_DISCONNETf 39467
#define PHY_DYN_VDL_TIMERf 39468
#define PHY_ERRORf 39469
#define PHY_ERROR_DETECTf 39470
#define PHY_HARD_RESETf 39471
#define PHY_IDf 39472
#define PHY_ID_0f 39473
#define PHY_ID_1f 39474
#define PHY_ID_10f 39475
#define PHY_ID_100f 39476
#define PHY_ID_101f 39477
#define PHY_ID_102f 39478
#define PHY_ID_103f 39479
#define PHY_ID_104f 39480
#define PHY_ID_105f 39481
#define PHY_ID_106f 39482
#define PHY_ID_107f 39483
#define PHY_ID_108f 39484
#define PHY_ID_109f 39485
#define PHY_ID_11f 39486
#define PHY_ID_110f 39487
#define PHY_ID_111f 39488
#define PHY_ID_112f 39489
#define PHY_ID_113f 39490
#define PHY_ID_114f 39491
#define PHY_ID_115f 39492
#define PHY_ID_116f 39493
#define PHY_ID_117f 39494
#define PHY_ID_118f 39495
#define PHY_ID_119f 39496
#define PHY_ID_12f 39497
#define PHY_ID_120f 39498
#define PHY_ID_121f 39499
#define PHY_ID_122f 39500
#define PHY_ID_123f 39501
#define PHY_ID_124f 39502
#define PHY_ID_125f 39503
#define PHY_ID_126f 39504
#define PHY_ID_127f 39505
#define PHY_ID_13f 39506
#define PHY_ID_14f 39507
#define PHY_ID_15f 39508
#define PHY_ID_16f 39509
#define PHY_ID_17f 39510
#define PHY_ID_18f 39511
#define PHY_ID_19f 39512
#define PHY_ID_2f 39513
#define PHY_ID_20f 39514
#define PHY_ID_21f 39515
#define PHY_ID_22f 39516
#define PHY_ID_23f 39517
#define PHY_ID_24f 39518
#define PHY_ID_25f 39519
#define PHY_ID_26f 39520
#define PHY_ID_27f 39521
#define PHY_ID_28f 39522
#define PHY_ID_29f 39523
#define PHY_ID_3f 39524
#define PHY_ID_30f 39525
#define PHY_ID_31f 39526
#define PHY_ID_32f 39527
#define PHY_ID_33f 39528
#define PHY_ID_34f 39529
#define PHY_ID_35f 39530
#define PHY_ID_36f 39531
#define PHY_ID_37f 39532
#define PHY_ID_38f 39533
#define PHY_ID_39f 39534
#define PHY_ID_4f 39535
#define PHY_ID_40f 39536
#define PHY_ID_41f 39537
#define PHY_ID_42f 39538
#define PHY_ID_43f 39539
#define PHY_ID_44f 39540
#define PHY_ID_45f 39541
#define PHY_ID_46f 39542
#define PHY_ID_47f 39543
#define PHY_ID_48f 39544
#define PHY_ID_49f 39545
#define PHY_ID_5f 39546
#define PHY_ID_50f 39547
#define PHY_ID_51f 39548
#define PHY_ID_52f 39549
#define PHY_ID_53f 39550
#define PHY_ID_54f 39551
#define PHY_ID_55f 39552
#define PHY_ID_56f 39553
#define PHY_ID_57f 39554
#define PHY_ID_58f 39555
#define PHY_ID_59f 39556
#define PHY_ID_6f 39557
#define PHY_ID_60f 39558
#define PHY_ID_61f 39559
#define PHY_ID_62f 39560
#define PHY_ID_63f 39561
#define PHY_ID_64f 39562
#define PHY_ID_65f 39563
#define PHY_ID_66f 39564
#define PHY_ID_67f 39565
#define PHY_ID_68f 39566
#define PHY_ID_69f 39567
#define PHY_ID_7f 39568
#define PHY_ID_70f 39569
#define PHY_ID_71f 39570
#define PHY_ID_72f 39571
#define PHY_ID_73f 39572
#define PHY_ID_74f 39573
#define PHY_ID_75f 39574
#define PHY_ID_76f 39575
#define PHY_ID_77f 39576
#define PHY_ID_78f 39577
#define PHY_ID_79f 39578
#define PHY_ID_8f 39579
#define PHY_ID_80f 39580
#define PHY_ID_81f 39581
#define PHY_ID_82f 39582
#define PHY_ID_83f 39583
#define PHY_ID_84f 39584
#define PHY_ID_85f 39585
#define PHY_ID_86f 39586
#define PHY_ID_87f 39587
#define PHY_ID_88f 39588
#define PHY_ID_89f 39589
#define PHY_ID_9f 39590
#define PHY_ID_90f 39591
#define PHY_ID_91f 39592
#define PHY_ID_92f 39593
#define PHY_ID_93f 39594
#define PHY_ID_94f 39595
#define PHY_ID_95f 39596
#define PHY_ID_96f 39597
#define PHY_ID_97f 39598
#define PHY_ID_98f 39599
#define PHY_ID_99f 39600
#define PHY_LINKSCAN_LINKSTATUS_CHDf 39601
#define PHY_LSSf 39602
#define PHY_MODEf 39603
#define PHY_PAUSESCAN_PAUSESTATUS_CHDf 39604
#define PHY_PLL_POWER_DOWNf 39605
#define PHY_PORTf 39606
#define PHY_PORT_IDf 39607
#define PHY_PORT_MODEf 39608
#define PHY_READYf 39609
#define PHY_READY_EVENTf 39610
#define PHY_REG_ACKf 39611
#define PHY_REG_ADDRf 39612
#define PHY_REG_ERR_ACKf 39613
#define PHY_REG_OFFSETf 39614
#define PHY_REG_RD_WR_Nf 39615
#define PHY_REG_REQf 39616
#define PHY_SOFT_RESETf 39617
#define PHY_SW_INITf 39618
#define PHY_SW_RESETf 39619
#define PHY_TEST_PORT_POWER_DOWNf 39620
#define PHY_TEST_PORT_UTMI_POWER_DOWNf 39621
#define PHY_UPD_VDL_ADDRf 39622
#define PHY_UPD_VDL_BL0f 39623
#define PHY_UPD_VDL_BL1f 39624
#define PH_DET_DISf 39625
#define PIf 39626
#define PIDf 39627
#define PID0f 39628
#define PID1f 39629
#define PID2f 39630
#define PID3f 39631
#define PID4f 39632
#define PID_COUNTER_INDEXf 39633
#define PID_COUNTER_MODEf 39634
#define PID_INCR_COUNTERf 39635
#define PID_IPFIX_ACTIONSf 39636
#define PID_NEW_INNER_PRIf 39637
#define PID_NEW_INNER_VIDf 39638
#define PID_NEW_OUTER_VIDf 39639
#define PID_OUTER_TPID_INDEXf 39640
#define PID_REPLACE_INNER_PRIf 39641
#define PID_REPLACE_INNER_VIDf 39642
#define PID_REPLACE_OUTER_TPIDf 39643
#define PID_REPLACE_OUTER_VIDf 39644
#define PID_TPID_INDEXf 39645
#define PIM_BIDIR_FORWARDf 39646
#define PINFOPMF_KEYGENVARf 39647
#define PINFO_COUNTERS_INITIATE_PAR_ERRf 39648
#define PINFO_COUNTERS_PARITY_ERR_MASKf 39649
#define PINFO_FER_INITIATE_PAR_ERRf 39650
#define PINFO_FER_PARITY_ERR_MASKf 39651
#define PINFO_FLP_INITIATE_PAR_ERRf 39652
#define PINFO_FLP_PARITY_ERR_MASKf 39653
#define PINFO_LBP_INITIATE_PAR_ERRf 39654
#define PINFO_LBP_PARITY_ERR_MASKf 39655
#define PINFO_LLR_INITIATE_PAR_ERRf 39656
#define PINFO_LLR_PARITY_ERR_MASKf 39657
#define PINFO_PMF_INITIATE_PAR_ERRf 39658
#define PINFO_PMF_PARITY_ERR_MASKf 39659
#define PIO_IC_AR_ARB_MI0f 39660
#define PIO_IC_AR_ARB_MI1f 39661
#define PIO_IC_AR_ARB_MI2f 39662
#define PIO_IC_AR_ARB_MI3f 39663
#define PIO_IC_AR_ARB_MI4f 39664
#define PIO_IC_AR_ARB_MI5f 39665
#define PIO_IC_AR_ARB_MI6f 39666
#define PIO_IC_AR_ARB_MI7f 39667
#define PIO_IC_AW_ARB_MI0f 39668
#define PIO_IC_AW_ARB_MI1f 39669
#define PIO_IC_AW_ARB_MI2f 39670
#define PIO_IC_AW_ARB_MI3f 39671
#define PIO_IC_AW_ARB_MI4f 39672
#define PIO_IC_AW_ARB_MI5f 39673
#define PIO_IC_AW_ARB_MI6f 39674
#define PIO_IC_AW_ARB_MI7f 39675
#define PIO_IC_CFG_REG_0f 39676
#define PIO_IC_CFG_REG_1f 39677
#define PIO_IC_CFG_REG_3f 39678
#define PIO_IC_ID_REG_0f 39679
#define PIO_IC_ID_REG_1f 39680
#define PIO_IC_ID_REG_2f 39681
#define PIO_IC_ID_REG_3f 39682
#define PIO_IC_PER_REG_0f 39683
#define PIO_IC_PER_REG_1f 39684
#define PIO_IC_PER_REG_2f 39685
#define PIO_IC_PER_REG_3f 39686
#define PIO_IC_RST_OVERRIDEf 39687
#define PIO_WAIT_CYCLESf 39688
#define PIPE0_HSP_TMf 39689
#define PIPE0_L0_ACCUM_COMP_MEM_TMf 39690
#define PIPE0_L0_CREDITMEM_TMf 39691
#define PIPE0_L1_ACCUM_COMP_MEM_TMf 39692
#define PIPE0_L1_CREDITMEM_TMf 39693
#define PIPE0_L2_ACCUM_COMP_MEM_TMf 39694
#define PIPE0_L2_CREDITMEM_TMf 39695
#define PIPE1_HSP_TMf 39696
#define PIPE1_L0_ACCUM_COMP_MEM_TMf 39697
#define PIPE1_L0_CREDITMEM_TMf 39698
#define PIPE1_L1_ACCUM_COMP_MEM_TMf 39699
#define PIPE1_L1_CREDITMEM_TMf 39700
#define PIPE1_L2_ACCUM_COMP_MEM_TMf 39701
#define PIPE1_L2_CREDITMEM_TMf 39702
#define PIPEIDf 39703
#define PIPELINE_CACHE_OVERFLOW_ERRORf 39704
#define PIPELINE_CACHE_OVERFLOW_ERROR_DISINTf 39705
#define PIPEX_PTPG_BST_INIT_DONEf 39706
#define PIPEX_PTPG_CFG_INIT_DONEf 39707
#define PIPEX_PTPG_CNTR_RT1_INIT_DONEf 39708
#define PIPEX_PTPG_CNTR_RT2_INIT_DONEf 39709
#define PIPEX_PTPG_CNTR_SH1_INIT_DONEf 39710
#define PIPEX_PTPG_CNTR_SH2_INIT_DONEf 39711
#define PIPEX_PTSP_BST_INIT_DONEf 39712
#define PIPEX_PTSP_CFG_INIT_DONEf 39713
#define PIPEX_PTSP_CNTR_RT_INIT_DONEf 39714
#define PIPEX_PTSP_CNTR_SH_INIT_DONEf 39715
#define PIPEY_PTPG_BST_INIT_DONEf 39716
#define PIPEY_PTPG_CFG_INIT_DONEf 39717
#define PIPEY_PTPG_CNTR_RT1_INIT_DONEf 39718
#define PIPEY_PTPG_CNTR_RT2_INIT_DONEf 39719
#define PIPEY_PTPG_CNTR_SH1_INIT_DONEf 39720
#define PIPEY_PTPG_CNTR_SH2_INIT_DONEf 39721
#define PIPEY_PTSP_BST_INIT_DONEf 39722
#define PIPEY_PTSP_CFG_INIT_DONEf 39723
#define PIPEY_PTSP_CNTR_RT_INIT_DONEf 39724
#define PIPEY_PTSP_CNTR_SH_INIT_DONEf 39725
#define PIPE_BASE_PTRf 39726
#define PIPE_IDf 39727
#define PIPE_MEMBER_BMPf 39728
#define PIPE_SELECTf 39729
#define PIPE_STAGEf 39730
#define PIPE_TEST_INTERNAL_LOOPBACK_ENf 39731
#define PIPE_Xf 39732
#define PIPE_Yf 39733
#define PIR_SHAPERS_CAL_ACCESS_PERIODf 39734
#define PIR_SHAPERS_CAL_LENGTHf 39735
#define PI_CI_FIFO_OVERFLOWf 39736
#define PI_CI_FIFO_OVERFLOW_DISINTf 39737
#define PI_OC_FIFO_OVERFLOWf 39738
#define PI_OC_FIFO_OVERFLOW_DISINTf 39739
#define PKA_BUSYf 39740
#define PKA_ENf 39741
#define PKA_ERR_CAM_FULLf 39742
#define PKA_ERR_DIV_BY_0f 39743
#define PKA_ERR_INVALID_SRC0f 39744
#define PKA_ERR_INVALID_SRC1f 39745
#define PKA_ERR_INVALID_SRC2f 39746
#define PKA_ERR_OPQ_OVERFLOWf 39747
#define PKA_ERR_UNKNOWN_OPCf 39748
#define PKA_RSTf 39749
#define PKTAGEDCNTf 39750
#define PKTAGEDCNTOVFf 39751
#define PKTBUF_INPUT_CREDITS_OUTSTANDINGf 39752
#define PKTBUF_MAX_INPUT_CREDITSf 39753
#define PKTBUF_MAX_SLIDING_WINDOW_SIZEf 39754
#define PKTBUF_OUTPUT_CREDITS_RECEIVEDf 39755
#define PKTBUF_PROCESS_TO_EOP_ENABLEf 39756
#define PKTBUF_RESET_IN_CREDITSf 39757
#define PKTBUF_RESET_OUT_CREDITSf 39758
#define PKTCNTf 39759
#define PKTCNT0f 39760
#define PKTCNT1f 39761
#define PKTCOUNTf 39762
#define PKTDMA_ENDIANESSf 39763
#define PKTENQMCERRf 39764
#define PKTENQMCERRMASKf 39765
#define PKTENQQNVALIDERRf 39766
#define PKTENQQNVALIDERRMASKf 39767
#define PKTENQRSRCERRf 39768
#define PKTENQRSRCERRMASKf 39769
#define PKTENQSNERRf 39770
#define PKTENQSNERRMASKf 39771
#define PKTERRORPOINTERf 39772
#define PKTFRAGERRf 39773
#define PKTHDRf 39774
#define PKTHDR0_CORRECTED_ERRORf 39775
#define PKTHDR0_CORRECTED_ERROR_DISINTf 39776
#define PKTHDR0_ENABLE_ECCf 39777
#define PKTHDR0_FORCE_UNCORRECTABLE_ERRORf 39778
#define PKTHDR0_UNCORRECTED_ERRORf 39779
#define PKTHDR0_UNCORRECTED_ERROR_DISINTf 39780
#define PKTHDRSIZERANGEHIGH_Nf 39781
#define PKTHDRSIZERANGELOW_Nf 39782
#define PKTHDR_CPU_ACC_MODEf 39783
#define PKTLENf 39784
#define PKTLENGTHf 39785
#define PKTLENGTH_CORRECTED_ERRORf 39786
#define PKTLENGTH_CORRECTED_ERROR_DISINTf 39787
#define PKTLENGTH_ENABLE_ECCf 39788
#define PKTLENGTH_FORCE_UNCORRECTABLE_ERRORf 39789
#define PKTLENGTH_UNCORRECTED_ERRORf 39790
#define PKTLENGTH_UNCORRECTED_ERROR_DISINTf 39791
#define PKTLERRf 39792
#define PKTLINKf 39793
#define PKTLINK_CORRECTED_ERRORf 39794
#define PKTLINK_CORRECTED_ERROR_DISINTf 39795
#define PKTLINK_ENABLE_ECCf 39796
#define PKTLINK_FORCE_UNCORRECTABLE_ERRORf 39797
#define PKTLINK_UNCORRECTED_ERRORf 39798
#define PKTLINK_UNCORRECTED_ERROR_DISINTf 39799
#define PKTLMTf 39800
#define PKTPTRf 39801
#define PKTQMAXSIZERJCTf 39802
#define PKTQWREDRJCTf 39803
#define PKTREASINTREGMASKf 39804
#define PKTRESETLIMITf 39805
#define PKTSETLIMITf 39806
#define PKTSIZEf 39807
#define PKTS_BYTESf 39808
#define PKT_AGEDf 39809
#define PKT_AGED_MASKf 39810
#define PKT_AGED_VALUEf 39811
#define PKT_AMOUNTf 39812
#define PKT_BUF_ECC_TMf 39813
#define PKT_BUF_PTRf 39814
#define PKT_BUF_TMf 39815
#define PKT_BVf 39816
#define PKT_BYTESf 39817
#define PKT_CFIf 39818
#define PKT_CHf 39819
#define PKT_CNTf 39820
#define PKT_CNT_WRAPf 39821
#define PKT_COUNTf 39822
#define PKT_CTXT_BUFFER_RESULT_RDATA_ERRORf 39823
#define PKT_CTXT_BUFFER_RESULT_RDATA_ERROR_DISINTf 39824
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_0f 39825
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_0_DISINTf 39826
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_1f 39827
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_1_DISINTf 39828
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_2f 39829
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_2_DISINTf 39830
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_3f 39831
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_3_DISINTf 39832
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_4f 39833
#define PKT_CTXT_DATA_BUFFER_CORRECTED_ECC_ERROR_4_DISINTf 39834
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_0f 39835
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_0_DISINTf 39836
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_1f 39837
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_1_DISINTf 39838
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_2f 39839
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_2_DISINTf 39840
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_3f 39841
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_3_DISINTf 39842
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_4f 39843
#define PKT_CTXT_DATA_BUFFER_UNCORRECTED_ECC_ERROR_4_DISINTf 39844
#define PKT_CTXT_DATA_BUFFER_WR_STATE_MACHINE_WRITE_ERRORf 39845
#define PKT_CTXT_DATA_BUFFER_WR_STATE_MACHINE_WRITE_ERROR_DISINTf 39846
#define PKT_DATAf 39847
#define PKT_DCMf 39848
#define PKT_DISC_LIMITf 39849
#define PKT_DONEf 39850
#define PKT_DROP_ENABLEf 39851
#define PKT_ENQ_MC_ERRf 39852
#define PKT_ENQ_MC_ERR_MASKf 39853
#define PKT_ENQ_QNVALID_ERRf 39854
#define PKT_ENQ_QNVALID_ERR_MASKf 39855
#define PKT_ENQ_RSRC_ERRf 39856
#define PKT_ENQ_RSRC_ERR_MASKf 39857
#define PKT_ENQ_SN_ERRf 39858
#define PKT_ENQ_SN_ERR_MASKf 39859
#define PKT_EOPf 39860
#define PKT_ERRf 39861
#define PKT_ERRORf 39862
#define PKT_FRAG_ERRf 39863
#define PKT_FREE_NUMf 39864
#define PKT_HDR_ADJUST0f 39865
#define PKT_HDR_ADJUST1f 39866
#define PKT_HDR_ADJUST10f 39867
#define PKT_HDR_ADJUST11f 39868
#define PKT_HDR_ADJUST12f 39869
#define PKT_HDR_ADJUST13f 39870
#define PKT_HDR_ADJUST14f 39871
#define PKT_HDR_ADJUST15f 39872
#define PKT_HDR_ADJUST2f 39873
#define PKT_HDR_ADJUST3f 39874
#define PKT_HDR_ADJUST4f 39875
#define PKT_HDR_ADJUST5f 39876
#define PKT_HDR_ADJUST6f 39877
#define PKT_HDR_ADJUST7f 39878
#define PKT_HDR_ADJUST8f 39879
#define PKT_HDR_ADJUST9f 39880
#define PKT_HDR_ADJUST_SIGN0f 39881
#define PKT_HDR_ADJUST_SIGN1f 39882
#define PKT_HDR_ADJUST_SIGN10f 39883
#define PKT_HDR_ADJUST_SIGN11f 39884
#define PKT_HDR_ADJUST_SIGN12f 39885
#define PKT_HDR_ADJUST_SIGN13f 39886
#define PKT_HDR_ADJUST_SIGN14f 39887
#define PKT_HDR_ADJUST_SIGN15f 39888
#define PKT_HDR_ADJUST_SIGN2f 39889
#define PKT_HDR_ADJUST_SIGN3f 39890
#define PKT_HDR_ADJUST_SIGN4f 39891
#define PKT_HDR_ADJUST_SIGN5f 39892
#define PKT_HDR_ADJUST_SIGN6f 39893
#define PKT_HDR_ADJUST_SIGN7f 39894
#define PKT_HDR_ADJUST_SIGN8f 39895
#define PKT_HDR_ADJUST_SIGN9f 39896
#define PKT_HDR_SIZE_RANGE_HIGH_Nf 39897
#define PKT_HDR_SIZE_RANGE_LOW_Nf 39898
#define PKT_HG_LOOKUPf 39899
#define PKT_IS_TDMf 39900
#define PKT_LENf 39901
#define PKT_LENGTHf 39902
#define PKT_LEN_32B_PKT0f 39903
#define PKT_LEN_32B_PKT1f 39904
#define PKT_LINKf 39905
#define PKT_MAX_BUCKETf 39906
#define PKT_MAX_REFRESHf 39907
#define PKT_MAX_THD_SELf 39908
#define PKT_MODEf 39909
#define PKT_MODE_LENf 39910
#define PKT_MODE_LENGTHf 39911
#define PKT_PGf 39912
#define PKT_PMf 39913
#define PKT_PORT_MAX_BUCKETf 39914
#define PKT_PORT_MAX_REFRESHf 39915
#define PKT_PORT_MAX_THD_SELf 39916
#define PKT_PRIf 39917
#define PKT_PRI_FNf 39918
#define PKT_PTRf 39919
#define PKT_PTR_0f 39920
#define PKT_PTR_1f 39921
#define PKT_PTR_EQ_0f 39922
#define PKT_PTR_EQ_0_MASKf 39923
#define PKT_Q_MAX_BUFF_SIZE_RJCTf 39924
#define PKT_Q_MAX_SIZE_RJCTf 39925
#define PKT_Q_WRED_RJCTf 39926
#define PKT_RD_PTRf 39927
#define PKT_REAS_INT_REG_TESTf 39928
#define PKT_REAS_INT_VECf 39929
#define PKT_REAS_INT_VEC_MASKf 39930
#define PKT_RESET_LIMITf 39931
#define PKT_RES_FNf 39932
#define PKT_SCPf 39933
#define PKT_SCP_0f 39934
#define PKT_SCP_1f 39935
#define PKT_SERVICE_PAGES_THRESHOLDf 39936
#define PKT_SET_LIMITf 39937
#define PKT_SHAREDf 39938
#define PKT_SIZEf 39939
#define PKT_SIZE_MASKf 39940
#define PKT_SIZE_SO_FARf 39941
#define PKT_SIZE_VALUEf 39942
#define PKT_SOPf 39943
#define PKT_SOP_PTRf 39944
#define PKT_STEPf 39945
#define PKT_TEST_CNT_Af 39946
#define PKT_TEST_CNT_Bf 39947
#define PKT_TMf 39948
#define PKT_TYPEf 39949
#define PKT_TYPE_ID_PARITY_ENf 39950
#define PKT_TYPE_MASKf 39951
#define PKT_VIDf 39952
#define PKT_VLAN_TAGf 39953
#define PKT_WR_PTRf 39954
#define PL310_DATA_CLK_ACTVSTSf 39955
#define PL310_TAG_CLK_ACTVSTSf 39956
#define PLAf 39957
#define PLACEMENT_ENf 39958
#define PLANEf 39959
#define PLANE_A_EMPTY_QUEUE_GRANTf 39960
#define PLANE_A_NODETYPE_8B10Bf 39961
#define PLANE_A_NODETYPE_TESTf 39962
#define PLANE_B_EMPTY_QUEUE_GRANTf 39963
#define PLANE_B_NODETYPE_8B10Bf 39964
#define PLANE_B_NODETYPE_TESTf 39965
#define PLANE_CROSSOVER_LINKSf 39966
#define PLANE_CROSSOVER_LINKS_ENABLEf 39967
#define PLANE_MASKf 39968
#define PLANE_READYf 39969
#define PLANE_VALUEf 39970
#define PLAY_DONEf 39971
#define PLA_8_0_0f 39972
#define PLA_CAP_LOADING_AVGf 39973
#define PLA_CAP_QSIZE_AVGf 39974
#define PLA_COL3_1f 39975
#define PLA_WEIGHT_LOADINGf 39976
#define PLA_WEIGHT_QSIZEf 39977
#define PLEf 39978
#define PLEERRf 39979
#define PLENGTHf 39980
#define PLERRORPOINTERf 39981
#define PLFS_TMf 39982
#define PLL1_POST_RESETBf 39983
#define PLL1_RESETBf 39984
#define PLL1_STAT_OUTf 39985
#define PLL2_POST_RESETBf 39986
#define PLL2_RESETBf 39987
#define PLL2_STAT_OUTf 39988
#define PLL3_POST_RESETBf 39989
#define PLL3_RESETBf 39990
#define PLL3_STAT_OUTf 39991
#define PLLARM_8PHASE_ENf 39992
#define PLLARM_BYPCLK_ENf 39993
#define PLLARM_ENB_CLKOUTf 39994
#define PLLARM_FB_OFFSETf 39995
#define PLLARM_FB_PHASE_ENf 39996
#define PLLARM_FLOCKf 39997
#define PLLARM_HOLDf 39998
#define PLLARM_H_BYPCLK_ENf 39999
#define PLLARM_H_ENB_CLKOUTf 40000
#define PLLARM_H_HOLDf 40001
#define PLLARM_H_LOAD_ENf 40002
#define PLLARM_H_MDELf 40003
#define PLLARM_H_MDIVf 40004
#define PLLARM_IDLE_PWRDWN_SW_OVRRIDEf 40005
#define PLLARM_KAf 40006
#define PLLARM_KIf 40007
#define PLLARM_KPf 40008
#define PLLARM_LOAD_ENf 40009
#define PLLARM_LOCKf 40010
#define PLLARM_LOCK_IGNOREf 40011
#define PLLARM_LOCK_LATCHf 40012
#define PLLARM_LOCK_LOSTf 40013
#define PLLARM_LOCK_RAWf 40014
#define PLLARM_MDELf 40015
#define PLLARM_MDIVf 40016
#define PLLARM_NDIV_FRACf 40017
#define PLLARM_NDIV_FRAC_OFFSETf 40018
#define PLLARM_NDIV_INTf 40019
#define PLLARM_NDIV_INT_OFFSETf 40020
#define PLLARM_OFFSET_MODEf 40021
#define PLLARM_OFFSET_SW_CTLf 40022
#define PLLARM_PDIVf 40023
#define PLLARM_PLL_CONFIG_CTRLf 40024
#define PLLARM_PWRDWNf 40025
#define PLLARM_SOFT_POST_RESETBf 40026
#define PLLARM_SOFT_RESETBf 40027
#define PLLARM_SSC_LIMITf 40028
#define PLLARM_SSC_MODEf 40029
#define PLLARM_SSC_STEPf 40030
#define PLLARM_STAT_OUTf 40031
#define PLLARM_TIMER_LOCK_ENf 40032
#define PLLBYPf 40033
#define PLLCTRL127_96f 40034
#define PLLCTRL31_0f 40035
#define PLLCTRL63_32f 40036
#define PLLCTRL95_64f 40037
#define PLLFORCECAPDONEf 40038
#define PLLFORCECAPDONE_ENf 40039
#define PLLFORCECAPPASSf 40040
#define PLLFORCECAPPASS_ENf 40041
#define PLLFORCEDONE_ENf 40042
#define PLLFORCEFDONEf 40043
#define PLLFORCEFPASSf 40044
#define PLL_BYPf 40045
#define PLL_BYPASSf 40046
#define PLL_CONTROLf 40047
#define PLL_CONTROL_0f 40048
#define PLL_CONTROL_10f 40049
#define PLL_CONTROL_11f 40050
#define PLL_CONTROL_12f 40051
#define PLL_CONTROL_124_96f 40052
#define PLL_CONTROL_13f 40053
#define PLL_CONTROL_14_5f 40054
#define PLL_CONTROL_20_15f 40055
#define PLL_CONTROL_26_21f 40056
#define PLL_CONTROL_31_14f 40057
#define PLL_CONTROL_31_27f 40058
#define PLL_CONTROL_43_32f 40059
#define PLL_CONTROL_4_1f 40060
#define PLL_CONTROL_63_32f 40061
#define PLL_CONTROL_95_64f 40062
#define PLL_CONTROL_9_0f 40063
#define PLL_CONTROL_9_1f 40064
#define PLL_CTRL_AUXCTRLf 40065
#define PLL_CTRL_DCO_CTRL_BYPASSf 40066
#define PLL_CTRL_DCO_CTRL_BYPASS_ENf 40067
#define PLL_CTRL_FAST_LOCKf 40068
#define PLL_CTRL_NDIV_RELOCKf 40069
#define PLL_CTRL_PWM_RATEf 40070
#define PLL_CTRL_REFCLKOUTf 40071
#define PLL_CTRL_RSVf 40072
#define PLL_CTRL_STAT_MODEf 40073
#define PLL_CTRL_STAT_RESETf 40074
#define PLL_CTRL_STAT_SELECTf 40075
#define PLL_CTRL_STAT_UPDATEf 40076
#define PLL_CTRL_VCO_DIV2f 40077
#define PLL_CTRL_VCO_DIV2_POSTf 40078
#define PLL_CTRL_VCO_DLYf 40079
#define PLL_LOCKf 40080
#define PLL_LOCK_LOSTf 40081
#define PLL_LOCK_LOST_INTR_MASKf 40082
#define PLL_LOCK_LOST_RESET_MASKf 40083
#define PLL_MODE_DEF_S0f 40084
#define PLL_MODE_DEF_S1f 40085
#define PLL_OBSERVEf 40086
#define PLL_PWRDNf 40087
#define PLL_RESETf 40088
#define PLL_RESETBf 40089
#define PLL_SEL_DIV5f 40090
#define PLL_SEQSTARTf 40091
#define PLL_SM_FREQ_PASSf 40092
#define PLL_STATUSf 40093
#define PLL_STATUS_SELf 40094
#define PLL_STAT_OUTf 40095
#define PLL_TEST_ENf 40096
#define PLL_TEST_ENABLEf 40097
#define PLMf 40098
#define PLM_ECC_1B_ERR_MASKf 40099
#define PLM_ECC_2B_ERR_MASKf 40100
#define PLM_INITIATE_ECC_1B_ERRf 40101
#define PLM_INITIATE_ECC_2B_ERRf 40102
#define PMf 40103
#define PMCPARITYENf 40104
#define PMC_INITIATE_PAR_ERRf 40105
#define PMC_PARITY_ENf 40106
#define PMC_PARITY_ERR_MASKf 40107
#define PMD_LOCKf 40108
#define PMEM0_ECC_CORRUPTf 40109
#define PMEM0_ENABLE_ECCf 40110
#define PMEM10_ECC_CORRUPTf 40111
#define PMEM10_ENABLE_ECCf 40112
#define PMEM11_ECC_CORRUPTf 40113
#define PMEM11_ENABLE_ECCf 40114
#define PMEM12_ECC_CORRUPTf 40115
#define PMEM12_ENABLE_ECCf 40116
#define PMEM13_ECC_CORRUPTf 40117
#define PMEM13_ENABLE_ECCf 40118
#define PMEM14_ECC_CORRUPTf 40119
#define PMEM14_ENABLE_ECCf 40120
#define PMEM15_ECC_CORRUPTf 40121
#define PMEM15_ENABLE_ECCf 40122
#define PMEM16_ECC_CORRUPTf 40123
#define PMEM16_ENABLE_ECCf 40124
#define PMEM17_ECC_CORRUPTf 40125
#define PMEM17_ENABLE_ECCf 40126
#define PMEM18_ECC_CORRUPTf 40127
#define PMEM18_ENABLE_ECCf 40128
#define PMEM19_ECC_CORRUPTf 40129
#define PMEM19_ENABLE_ECCf 40130
#define PMEM1_ECC_CORRUPTf 40131
#define PMEM1_ENABLE_ECCf 40132
#define PMEM20_ECC_CORRUPTf 40133
#define PMEM20_ENABLE_ECCf 40134
#define PMEM21_ECC_CORRUPTf 40135
#define PMEM21_ENABLE_ECCf 40136
#define PMEM22_ECC_CORRUPTf 40137
#define PMEM22_ENABLE_ECCf 40138
#define PMEM23_ECC_CORRUPTf 40139
#define PMEM23_ENABLE_ECCf 40140
#define PMEM2_ECC_CORRUPTf 40141
#define PMEM2_ENABLE_ECCf 40142
#define PMEM3_ECC_CORRUPTf 40143
#define PMEM3_ENABLE_ECCf 40144
#define PMEM4_ECC_CORRUPTf 40145
#define PMEM4_ENABLE_ECCf 40146
#define PMEM5_ECC_CORRUPTf 40147
#define PMEM5_ENABLE_ECCf 40148
#define PMEM6_ECC_CORRUPTf 40149
#define PMEM6_ENABLE_ECCf 40150
#define PMEM7_ECC_CORRUPTf 40151
#define PMEM7_ENABLE_ECCf 40152
#define PMEM8_ECC_CORRUPTf 40153
#define PMEM8_ENABLE_ECCf 40154
#define PMEM9_ECC_CORRUPTf 40155
#define PMEM9_ENABLE_ECCf 40156
#define PMEM_CORRECTED_ERRORf 40157
#define PMEM_CORRECTED_ERROR_DISINTf 40158
#define PMEM_DISABLE_ECCf 40159
#define PMEM_DISABLE_ECC_GENf 40160
#define PMEM_ECC_CORRUPTf 40161
#define PMEM_ECC_ERROR_ADDRESSf 40162
#define PMEM_ECC_ERROR_MEMORY_IDf 40163
#define PMEM_TMf 40164
#define PMEM_TM_CONTROLf 40165
#define PMEM_UNCORRECTED_ERRORf 40166
#define PMEM_UNCORRECTED_ERROR_DISINTf 40167
#define PMFQUERYCNTf 40168
#define PMFQUERYCNTENABLEf 40169
#define PMFQUERYCNTOVERFLOWf 40170
#define PMF_CPU_TRAPCODEPROFILEf 40171
#define PMF_DATAf 40172
#define PMF_DEFAULTTCAM_ACTIONf 40173
#define PMF_FEM_PROGRAM_INITIATE_PAR_ERRf 40174
#define PMF_FEM_PROGRAM_PARITY_ERR_MASKf 40175
#define PMF_FES_PROGRAM_INITIATE_PAR_ERRf 40176
#define PMF_FES_PROGRAM_PARITY_ERR_MASKf 40177
#define PMF_INITIAL_KEY_2ND_PASS_INITIATE_PAR_ERRf 40178
#define PMF_INITIAL_KEY_2ND_PASS_PARITY_ERR_MASKf 40179
#define PMF_PASS_1_KEY_GEN_LSB_INITIATE_PAR_ERRf 40180
#define PMF_PASS_1_KEY_GEN_LSB_PARITY_ERR_MASKf 40181
#define PMF_PASS_1_KEY_GEN_MSB_INITIATE_PAR_ERRf 40182
#define PMF_PASS_1_KEY_GEN_MSB_PARITY_ERR_MASKf 40183
#define PMF_PASS_1_LOOKUP_INITIATE_PAR_ERRf 40184
#define PMF_PASS_1_LOOKUP_PARITY_ERR_MASKf 40185
#define PMF_PASS_2_KEY_GEN_LSB_INITIATE_PAR_ERRf 40186
#define PMF_PASS_2_KEY_GEN_LSB_PARITY_ERR_MASKf 40187
#define PMF_PASS_2_KEY_GEN_MSB_INITIATE_PAR_ERRf 40188
#define PMF_PASS_2_KEY_GEN_MSB_PARITY_ERR_MASKf 40189
#define PMF_PASS_2_LOOKUP_INITIATE_PAR_ERRf 40190
#define PMF_PASS_2_LOOKUP_PARITY_ERR_MASKf 40191
#define PMF_PROFILEf 40192
#define PMF_PROGRAM_COUNTERS_INITIATE_PAR_ERRf 40193
#define PMF_PROGRAM_COUNTERS_PARITY_ERR_MASKf 40194
#define PMF_PROGRAM_GENERAL_INITIATE_PAR_ERRf 40195
#define PMF_PROGRAM_GENERAL_PARITY_ERR_MASKf 40196
#define PMF_STRENGTHf 40197
#define PMF_STRENGTH_1ST_PASSf 40198
#define PMF_STRENGTH_2ND_PASSf 40199
#define PMUEXTIN0EDGEf 40200
#define PMUEXTIN1EDGEf 40201
#define PMUINTf 40202
#define PMUINTENf 40203
#define PMUPRESENTf 40204
#define PMU_PDG0_BISR_LOAD_DONEf 40205
#define PMU_PDG10_BISR_LOAD_DONEf 40206
#define PMU_PDG11_BISR_LOAD_DONEf 40207
#define PMU_PDG12_BISR_LOAD_DONEf 40208
#define PMU_PDG13_BISR_LOAD_DONEf 40209
#define PMU_PDG14_BISR_LOAD_DONEf 40210
#define PMU_PDG15_BISR_LOAD_DONEf 40211
#define PMU_PDG16_BISR_LOAD_DONEf 40212
#define PMU_PDG17_BISR_LOAD_DONEf 40213
#define PMU_PDG18_BISR_LOAD_DONEf 40214
#define PMU_PDG19_BISR_LOAD_DONEf 40215
#define PMU_PDG1_BISR_LOAD_DONEf 40216
#define PMU_PDG20_BISR_LOAD_DONEf 40217
#define PMU_PDG21_BISR_LOAD_DONEf 40218
#define PMU_PDG22_BISR_LOAD_DONEf 40219
#define PMU_PDG23_BISR_LOAD_DONEf 40220
#define PMU_PDG24_BISR_LOAD_DONEf 40221
#define PMU_PDG25_BISR_LOAD_DONEf 40222
#define PMU_PDG26_BISR_LOAD_DONEf 40223
#define PMU_PDG27_BISR_LOAD_DONEf 40224
#define PMU_PDG28_BISR_LOAD_DONEf 40225
#define PMU_PDG29_BISR_LOAD_DONEf 40226
#define PMU_PDG2_BISR_LOAD_DONEf 40227
#define PMU_PDG30_BISR_LOAD_DONEf 40228
#define PMU_PDG31_BISR_LOAD_DONEf 40229
#define PMU_PDG3_BISR_LOAD_DONEf 40230
#define PMU_PDG4_BISR_LOAD_DONEf 40231
#define PMU_PDG5_BISR_LOAD_DONEf 40232
#define PMU_PDG6_BISR_LOAD_DONEf 40233
#define PMU_PDG7_BISR_LOAD_DONEf 40234
#define PMU_PDG8_BISR_LOAD_DONEf 40235
#define PMU_PDG9_BISR_LOAD_DONEf 40236
#define PM_0f 40237
#define PM_1f 40238
#define PM_2f 40239
#define PM_3f 40240
#define PM_4f 40241
#define PM_5f 40242
#define PM_6f 40243
#define PM_7f 40244
#define PM_CTRf 40245
#define PM_EXPf 40246
#define PM_MBf 40247
#define PM_MBXf 40248
#define PM_MBYf 40249
#define PM_MEM0f 40250
#define PM_MEM1f 40251
#define PM_MEM2f 40252
#define PM_MEM3f 40253
#define PM_MEM4f 40254
#define PM_UC0f 40255
#define PM_UC1f 40256
#define PM_UCSP0f 40257
#define PM_UCSP1f 40258
#define PNOR_SELf 40259
#define PNOR_SEL_SW_OVWRf 40260
#define PNSf 40261
#define PNTRMEM_DCMf 40262
#define PNTRMEM_TMf 40263
#define PNUMBERf 40264
#define PN_EXPIRE_THDf 40265
#define POCIf 40266
#define POINTERf 40267
#define POLICEf 40268
#define POLICER_BASEf 40269
#define POLICER_DROPf 40270
#define POLICY0_FREQf 40271
#define POLICY1_FREQf 40272
#define POLICY2_FREQf 40273
#define POLICY3_FREQf 40274
#define POLICYTABLE_TM_0f 40275
#define POLICYTABLE_TM_1f 40276
#define POLICYTABLE_TM_2f 40277
#define POLICYTABLE_TM_3f 40278
#define POLICYTABLE_TM_4f 40279
#define POLICYTABLE_TM_5f 40280
#define POLICYTABLE_TM_6f 40281
#define POLICYTABLE_TM_7f 40282
#define POLICY_CONFIG_ENf 40283
#define POLICY_INDEXf 40284
#define POLICY_PARITY_ENf 40285
#define POLICY_SLICE_0_CORRECTED_ERRORf 40286
#define POLICY_SLICE_0_CORRECTED_ERROR_DISINTf 40287
#define POLICY_SLICE_0_ENABLE_ECCf 40288
#define POLICY_SLICE_0_ERROR_ADDRf 40289
#define POLICY_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 40290
#define POLICY_SLICE_0_INITf 40291
#define POLICY_SLICE_0_INIT_DONEf 40292
#define POLICY_SLICE_0_INIT_DONE_DISINTf 40293
#define POLICY_SLICE_0_TMf 40294
#define POLICY_SLICE_0_UNCORRECTED_ERRORf 40295
#define POLICY_SLICE_0_UNCORRECTED_ERROR_DISINTf 40296
#define POLICY_SLICE_1_CORRECTED_ERRORf 40297
#define POLICY_SLICE_1_CORRECTED_ERROR_DISINTf 40298
#define POLICY_SLICE_1_ENABLE_ECCf 40299
#define POLICY_SLICE_1_ERROR_ADDRf 40300
#define POLICY_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 40301
#define POLICY_SLICE_1_INITf 40302
#define POLICY_SLICE_1_INIT_DONEf 40303
#define POLICY_SLICE_1_INIT_DONE_DISINTf 40304
#define POLICY_SLICE_1_TMf 40305
#define POLICY_SLICE_1_UNCORRECTED_ERRORf 40306
#define POLICY_SLICE_1_UNCORRECTED_ERROR_DISINTf 40307
#define POLICY_SLICE_2_CORRECTED_ERRORf 40308
#define POLICY_SLICE_2_CORRECTED_ERROR_DISINTf 40309
#define POLICY_SLICE_2_ENABLE_ECCf 40310
#define POLICY_SLICE_2_ERROR_ADDRf 40311
#define POLICY_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 40312
#define POLICY_SLICE_2_INITf 40313
#define POLICY_SLICE_2_INIT_DONEf 40314
#define POLICY_SLICE_2_INIT_DONE_DISINTf 40315
#define POLICY_SLICE_2_TMf 40316
#define POLICY_SLICE_2_UNCORRECTED_ERRORf 40317
#define POLICY_SLICE_2_UNCORRECTED_ERROR_DISINTf 40318
#define POLICY_SLICE_3_CORRECTED_ERRORf 40319
#define POLICY_SLICE_3_CORRECTED_ERROR_DISINTf 40320
#define POLICY_SLICE_3_ENABLE_ECCf 40321
#define POLICY_SLICE_3_ERROR_ADDRf 40322
#define POLICY_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 40323
#define POLICY_SLICE_3_INITf 40324
#define POLICY_SLICE_3_INIT_DONEf 40325
#define POLICY_SLICE_3_INIT_DONE_DISINTf 40326
#define POLICY_SLICE_3_TMf 40327
#define POLICY_SLICE_3_UNCORRECTED_ERRORf 40328
#define POLICY_SLICE_3_UNCORRECTED_ERROR_DISINTf 40329
#define POLICY_TABLE_IDf 40330
#define POLICY_TABLE_INDEXf 40331
#define POLICY_TMf 40332
#define POLLING_SWITCH_ENABLEf 40333
#define POLLING_SWITCH_QUEUEf 40334
#define POLLING_SWITCH_SELECTf 40335
#define POLY_SELECTf 40336
#define POOLf 40337
#define POOL_0f 40338
#define POOL_0_PDAf 40339
#define POOL_0_STBYf 40340
#define POOL_0_TMf 40341
#define POOL_1f 40342
#define POOL_10_PDAf 40343
#define POOL_10_TMf 40344
#define POOL_11_PDAf 40345
#define POOL_11_TMf 40346
#define POOL_12_PDAf 40347
#define POOL_12_TMf 40348
#define POOL_13_PDAf 40349
#define POOL_13_TMf 40350
#define POOL_14_PDAf 40351
#define POOL_14_TMf 40352
#define POOL_15_PDAf 40353
#define POOL_15_TMf 40354
#define POOL_1_PDAf 40355
#define POOL_1_STBYf 40356
#define POOL_1_TMf 40357
#define POOL_2f 40358
#define POOL_2_PDAf 40359
#define POOL_2_STBYf 40360
#define POOL_2_TMf 40361
#define POOL_3f 40362
#define POOL_3_PDAf 40363
#define POOL_3_STBYf 40364
#define POOL_3_TMf 40365
#define POOL_4f 40366
#define POOL_4_PDAf 40367
#define POOL_4_STBYf 40368
#define POOL_4_TMf 40369
#define POOL_5f 40370
#define POOL_5_PDAf 40371
#define POOL_5_STBYf 40372
#define POOL_5_TMf 40373
#define POOL_6f 40374
#define POOL_6_PDAf 40375
#define POOL_6_STBYf 40376
#define POOL_6_TMf 40377
#define POOL_7f 40378
#define POOL_7_PDAf 40379
#define POOL_7_STBYf 40380
#define POOL_7_TMf 40381
#define POOL_8_PDAf 40382
#define POOL_8_TMf 40383
#define POOL_9_PDAf 40384
#define POOL_9_TMf 40385
#define POOL_ADDRESS_TYPEf 40386
#define POOL_CH_BASEf 40387
#define POOL_COLOR_LIMIT_ENABLE_0f 40388
#define POOL_COLOR_LIMIT_ENABLE_1f 40389
#define POOL_COLOR_LIMIT_ENABLE_2f 40390
#define POOL_COLOR_LIMIT_ENABLE_3f 40391
#define POOL_COUNT_THRESHf 40392
#define POOL_ENAf 40393
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_0f 40394
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_1f 40395
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_2f 40396
#define POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_3f 40397
#define POOL_MODEf 40398
#define POOL_OFFSETf 40399
#define POOL_SHARED_TRIGGERf 40400
#define POOL_SHARED_TRIGGER_STATUSf 40401
#define POP_INf 40402
#define POP_OUTf 40403
#define PORTf 40404
#define PORT0f 40405
#define PORT0GROUPf 40406
#define PORT0_1STPTRf 40407
#define PORT0_BYPASS_ENABLEf 40408
#define PORT0_FC_INDEXf 40409
#define PORT0_FLUSHf 40410
#define PORT0_L0_OFFSETf 40411
#define PORT0_LASTf 40412
#define PORT0_LINKDOWN_CLEARf 40413
#define PORT0_LINKSTATUSf 40414
#define PORT0_MAC_MODEf 40415
#define PORT0_MAX_USAGEf 40416
#define PORT0_OVERSUB_ENABLEf 40417
#define PORT0_RESETf 40418
#define PORT0_UCQ_OFFSETf 40419
#define PORT0_USE_COUNTf 40420
#define PORT1f 40421
#define PORT10f 40422
#define PORT100_LASTf 40423
#define PORT101_LASTf 40424
#define PORT102_LASTf 40425
#define PORT103_LASTf 40426
#define PORT104_LASTf 40427
#define PORT105_LASTf 40428
#define PORT106_LASTf 40429
#define PORT107_LASTf 40430
#define PORT108_LASTf 40431
#define PORT109_LASTf 40432
#define PORT10GROUPf 40433
#define PORT10_1STPTRf 40434
#define PORT10_LASTf 40435
#define PORT10_LINKDOWN_CLEARf 40436
#define PORT10_LINKSTATUSf 40437
#define PORT10_MAPPINGf 40438
#define PORT10_PTR_TYPEf 40439
#define PORT11f 40440
#define PORT110_LASTf 40441
#define PORT111_LASTf 40442
#define PORT112_LASTf 40443
#define PORT113_LASTf 40444
#define PORT114_LASTf 40445
#define PORT115_LASTf 40446
#define PORT116_LASTf 40447
#define PORT117_LASTf 40448
#define PORT118_LASTf 40449
#define PORT119_LASTf 40450
#define PORT11GROUPf 40451
#define PORT11_1STPTRf 40452
#define PORT11_LASTf 40453
#define PORT11_LINKDOWN_CLEARf 40454
#define PORT11_LINKSTATUSf 40455
#define PORT11_MAPPINGf 40456
#define PORT11_PTR_TYPEf 40457
#define PORT12f 40458
#define PORT120_LASTf 40459
#define PORT121_LASTf 40460
#define PORT122_LASTf 40461
#define PORT123_LASTf 40462
#define PORT124_LASTf 40463
#define PORT125_LASTf 40464
#define PORT126_LASTf 40465
#define PORT127_LASTf 40466
#define PORT128_LASTf 40467
#define PORT129_LASTf 40468
#define PORT12GROUPf 40469
#define PORT12_1STPTRf 40470
#define PORT12_LASTf 40471
#define PORT12_MAPPINGf 40472
#define PORT12_PTR_TYPEf 40473
#define PORT13f 40474
#define PORT130_LASTf 40475
#define PORT131_LASTf 40476
#define PORT132_LASTf 40477
#define PORT133_LASTf 40478
#define PORT134_LASTf 40479
#define PORT135_LASTf 40480
#define PORT136_LASTf 40481
#define PORT137_LASTf 40482
#define PORT138_LASTf 40483
#define PORT139_LASTf 40484
#define PORT13GROUPf 40485
#define PORT13_1STPTRf 40486
#define PORT13_BUSY_BIT_OFFSETf 40487
#define PORT13_LASTf 40488
#define PORT13_MAPPINGf 40489
#define PORT13_PTR_TYPEf 40490
#define PORT14f 40491
#define PORT140_LASTf 40492
#define PORT141_LASTf 40493
#define PORT142_LASTf 40494
#define PORT143_LASTf 40495
#define PORT144_LASTf 40496
#define PORT145_LASTf 40497
#define PORT146_LASTf 40498
#define PORT147_LASTf 40499
#define PORT148_LASTf 40500
#define PORT149_LASTf 40501
#define PORT14GROUPf 40502
#define PORT14_1STPTRf 40503
#define PORT14_BUSY_BIT_OFFSETf 40504
#define PORT14_LASTf 40505
#define PORT14_MAPPINGf 40506
#define PORT14_PTR_TYPEf 40507
#define PORT15f 40508
#define PORT150_LASTf 40509
#define PORT151_LASTf 40510
#define PORT152_LASTf 40511
#define PORT153_LASTf 40512
#define PORT154_LASTf 40513
#define PORT155_LASTf 40514
#define PORT156_LASTf 40515
#define PORT157_LASTf 40516
#define PORT158_LASTf 40517
#define PORT159_LASTf 40518
#define PORT15GROUPf 40519
#define PORT15_1STPTRf 40520
#define PORT15_BUSY_BIT_OFFSETf 40521
#define PORT15_LASTf 40522
#define PORT15_MAPPINGf 40523
#define PORT15_PTR_TYPEf 40524
#define PORT160_LASTf 40525
#define PORT161_LASTf 40526
#define PORT162_LASTf 40527
#define PORT163_LASTf 40528
#define PORT164_LASTf 40529
#define PORT165_LASTf 40530
#define PORT166_LASTf 40531
#define PORT167_LASTf 40532
#define PORT168_LASTf 40533
#define PORT169_LASTf 40534
#define PORT16GROUPf 40535
#define PORT16_1STPTRf 40536
#define PORT16_BUSY_BIT_OFFSETf 40537
#define PORT16_LASTf 40538
#define PORT16_MAPPINGf 40539
#define PORT16_PTR_TYPEf 40540
#define PORT17GROUPf 40541
#define PORT17_1STPTRf 40542
#define PORT17_LASTf 40543
#define PORT17_PTR_TYPEf 40544
#define PORT18GROUPf 40545
#define PORT18_1STPTRf 40546
#define PORT18_LASTf 40547
#define PORT18_PTR_TYPEf 40548
#define PORT19GROUPf 40549
#define PORT19_1STPTRf 40550
#define PORT19_LASTf 40551
#define PORT19_PTR_TYPEf 40552
#define PORT1GROUPf 40553
#define PORT1_1STPTRf 40554
#define PORT1_BYPASS_ENABLEf 40555
#define PORT1_FC_INDEXf 40556
#define PORT1_FLUSHf 40557
#define PORT1_L0_OFFSETf 40558
#define PORT1_LASTf 40559
#define PORT1_LINKDOWN_CLEARf 40560
#define PORT1_LINKSTATUSf 40561
#define PORT1_MAC_MODEf 40562
#define PORT1_MAPPINGf 40563
#define PORT1_MAX_USAGEf 40564
#define PORT1_OVERSUB_ENABLEf 40565
#define PORT1_PTR_TYPEf 40566
#define PORT1_RESETf 40567
#define PORT1_UCQ_OFFSETf 40568
#define PORT1_USE_COUNTf 40569
#define PORT2f 40570
#define PORT20GROUPf 40571
#define PORT20_1STPTRf 40572
#define PORT20_LASTf 40573
#define PORT20_PTR_TYPEf 40574
#define PORT21GROUPf 40575
#define PORT21_1STPTRf 40576
#define PORT21_LASTf 40577
#define PORT21_PTR_TYPEf 40578
#define PORT22GROUPf 40579
#define PORT22_1STPTRf 40580
#define PORT22_LASTf 40581
#define PORT22_PTR_TYPEf 40582
#define PORT23GROUPf 40583
#define PORT23_1STPTRf 40584
#define PORT23_LASTf 40585
#define PORT23_PTR_TYPEf 40586
#define PORT24GROUPf 40587
#define PORT24_1STPTRf 40588
#define PORT24_LASTf 40589
#define PORT24_LMD_ENABLEf 40590
#define PORT24_PTR_TYPEf 40591
#define PORT25GROUPf 40592
#define PORT25_1STPTRf 40593
#define PORT25_LASTf 40594
#define PORT25_LMD_ENABLEf 40595
#define PORT25_PTR_TYPEf 40596
#define PORT26GROUPf 40597
#define PORT26_1STPTRf 40598
#define PORT26_LASTf 40599
#define PORT26_LMD_ENABLEf 40600
#define PORT26_PTR_TYPEf 40601
#define PORT27GROUPf 40602
#define PORT27_1STPTRf 40603
#define PORT27_LASTf 40604
#define PORT27_LMD_ENABLEf 40605
#define PORT27_PTR_TYPEf 40606
#define PORT28GROUPf 40607
#define PORT28_1STPTRf 40608
#define PORT28_LASTf 40609
#define PORT28_PTR_TYPEf 40610
#define PORT29GROUPf 40611
#define PORT29_1STPTRf 40612
#define PORT29_LASTf 40613
#define PORT29_PTR_TYPEf 40614
#define PORT2GROUPf 40615
#define PORT2_1STPTRf 40616
#define PORT2_BYPASS_ENABLEf 40617
#define PORT2_FLUSHf 40618
#define PORT2_LASTf 40619
#define PORT2_LINKDOWN_CLEARf 40620
#define PORT2_LINKSTATUSf 40621
#define PORT2_MAC_MODEf 40622
#define PORT2_MAPPINGf 40623
#define PORT2_MAX_USAGEf 40624
#define PORT2_OVERSUB_ENABLEf 40625
#define PORT2_PTR_TYPEf 40626
#define PORT2_RESETf 40627
#define PORT2_USE_COUNTf 40628
#define PORT3f 40629
#define PORT30GROUPf 40630
#define PORT30_1STPTRf 40631
#define PORT30_LASTf 40632
#define PORT30_PTR_TYPEf 40633
#define PORT31GROUPf 40634
#define PORT31_1STPTRf 40635
#define PORT31_LASTf 40636
#define PORT31_PTR_TYPEf 40637
#define PORT32GROUPf 40638
#define PORT32_1STPTRf 40639
#define PORT32_LASTf 40640
#define PORT32_PTR_TYPEf 40641
#define PORT33GROUPf 40642
#define PORT33_1STPTRf 40643
#define PORT33_LASTf 40644
#define PORT33_PTR_TYPEf 40645
#define PORT34GROUPf 40646
#define PORT34_1STPTRf 40647
#define PORT34_LASTf 40648
#define PORT34_PTR_TYPEf 40649
#define PORT35GROUPf 40650
#define PORT35_1STPTRf 40651
#define PORT35_LASTf 40652
#define PORT35_PTR_TYPEf 40653
#define PORT36GROUPf 40654
#define PORT36_1STPTRf 40655
#define PORT36_LASTf 40656
#define PORT37GROUPf 40657
#define PORT37_1STPTRf 40658
#define PORT37_LASTf 40659
#define PORT38GROUPf 40660
#define PORT38_1STPTRf 40661
#define PORT38_LASTf 40662
#define PORT39GROUPf 40663
#define PORT39_1STPTRf 40664
#define PORT39_LASTf 40665
#define PORT3GROUPf 40666
#define PORT3_1STPTRf 40667
#define PORT3_BYPASS_ENABLEf 40668
#define PORT3_FLUSHf 40669
#define PORT3_LASTf 40670
#define PORT3_LINKDOWN_CLEARf 40671
#define PORT3_LINKSTATUSf 40672
#define PORT3_MAC_MODEf 40673
#define PORT3_MAPPINGf 40674
#define PORT3_MAX_USAGEf 40675
#define PORT3_OVERSUB_ENABLEf 40676
#define PORT3_PTR_TYPEf 40677
#define PORT3_RESETf 40678
#define PORT3_USE_COUNTf 40679
#define PORT4f 40680
#define PORT40GROUPf 40681
#define PORT40_1STPTRf 40682
#define PORT40_LASTf 40683
#define PORT41GROUPf 40684
#define PORT41_1STPTRf 40685
#define PORT41_LASTf 40686
#define PORT42GROUPf 40687
#define PORT42_1STPTRf 40688
#define PORT42_LASTf 40689
#define PORT43GROUPf 40690
#define PORT43_1STPTRf 40691
#define PORT43_LASTf 40692
#define PORT44GROUPf 40693
#define PORT44_1STPTRf 40694
#define PORT44_LASTf 40695
#define PORT45GROUPf 40696
#define PORT45_1STPTRf 40697
#define PORT45_LASTf 40698
#define PORT46GROUPf 40699
#define PORT46_1STPTRf 40700
#define PORT46_LASTf 40701
#define PORT47GROUPf 40702
#define PORT47_1STPTRf 40703
#define PORT47_LASTf 40704
#define PORT48GROUPf 40705
#define PORT48_1STPTRf 40706
#define PORT48_LASTf 40707
#define PORT49GROUPf 40708
#define PORT49_1STPTRf 40709
#define PORT49_LASTf 40710
#define PORT4GROUPf 40711
#define PORT4_1STPTRf 40712
#define PORT4_LASTf 40713
#define PORT4_LINKDOWN_CLEARf 40714
#define PORT4_LINKSTATUSf 40715
#define PORT4_MAPPINGf 40716
#define PORT4_PTR_TYPEf 40717
#define PORT5f 40718
#define PORT50GROUPf 40719
#define PORT50_1STPTRf 40720
#define PORT50_LASTf 40721
#define PORT51GROUPf 40722
#define PORT51_1STPTRf 40723
#define PORT51_LASTf 40724
#define PORT52GROUPf 40725
#define PORT52_1STPTRf 40726
#define PORT52_LASTf 40727
#define PORT53GROUPf 40728
#define PORT53_1STPTRf 40729
#define PORT53_LASTf 40730
#define PORT54GROUPf 40731
#define PORT54_LASTf 40732
#define PORT55GROUPf 40733
#define PORT55_LASTf 40734
#define PORT56GROUPf 40735
#define PORT56_LASTf 40736
#define PORT57GROUPf 40737
#define PORT57_LASTf 40738
#define PORT58GROUPf 40739
#define PORT58_LASTf 40740
#define PORT59GROUPf 40741
#define PORT59_LASTf 40742
#define PORT5GROUPf 40743
#define PORT5_1STPTRf 40744
#define PORT5_LASTf 40745
#define PORT5_LINKDOWN_CLEARf 40746
#define PORT5_LINKSTATUSf 40747
#define PORT5_MAPPINGf 40748
#define PORT5_PTR_TYPEf 40749
#define PORT6f 40750
#define PORT60GROUPf 40751
#define PORT60_LASTf 40752
#define PORT61GROUPf 40753
#define PORT61_LASTf 40754
#define PORT62GROUPf 40755
#define PORT62_LASTf 40756
#define PORT63GROUPf 40757
#define PORT63_LASTf 40758
#define PORT64GROUPf 40759
#define PORT64_LASTf 40760
#define PORT65GROUPf 40761
#define PORT65_LASTf 40762
#define PORT66GROUPf 40763
#define PORT66_LASTf 40764
#define PORT67GROUPf 40765
#define PORT67_LASTf 40766
#define PORT68GROUPf 40767
#define PORT68_LASTf 40768
#define PORT69GROUPf 40769
#define PORT69_LASTf 40770
#define PORT6GROUPf 40771
#define PORT6_1STPTRf 40772
#define PORT6_LASTf 40773
#define PORT6_LINKDOWN_CLEARf 40774
#define PORT6_LINKSTATUSf 40775
#define PORT6_MAPPINGf 40776
#define PORT6_PTR_TYPEf 40777
#define PORT7f 40778
#define PORT70GROUPf 40779
#define PORT70_LASTf 40780
#define PORT71GROUPf 40781
#define PORT71_LASTf 40782
#define PORT72GROUPf 40783
#define PORT72_LASTf 40784
#define PORT73GROUPf 40785
#define PORT73_LASTf 40786
#define PORT74GROUPf 40787
#define PORT74_LASTf 40788
#define PORT75GROUPf 40789
#define PORT75_LASTf 40790
#define PORT76GROUPf 40791
#define PORT76_LASTf 40792
#define PORT77GROUPf 40793
#define PORT77_LASTf 40794
#define PORT78GROUPf 40795
#define PORT78_LASTf 40796
#define PORT79GROUPf 40797
#define PORT79_LASTf 40798
#define PORT7GROUPf 40799
#define PORT7_1STPTRf 40800
#define PORT7_LASTf 40801
#define PORT7_LINKDOWN_CLEARf 40802
#define PORT7_LINKSTATUSf 40803
#define PORT7_MAPPINGf 40804
#define PORT7_PTR_TYPEf 40805
#define PORT8f 40806
#define PORT80GROUPf 40807
#define PORT80_LASTf 40808
#define PORT81_LASTf 40809
#define PORT82_LASTf 40810
#define PORT83_LASTf 40811
#define PORT84_LASTf 40812
#define PORT85_LASTf 40813
#define PORT86_LASTf 40814
#define PORT87_LASTf 40815
#define PORT88_LASTf 40816
#define PORT89_LASTf 40817
#define PORT8GROUPf 40818
#define PORT8_1STPTRf 40819
#define PORT8_LASTf 40820
#define PORT8_LINKDOWN_CLEARf 40821
#define PORT8_LINKSTATUSf 40822
#define PORT8_MAPPINGf 40823
#define PORT8_PTR_TYPEf 40824
#define PORT9f 40825
#define PORT90_LASTf 40826
#define PORT91_LASTf 40827
#define PORT92_LASTf 40828
#define PORT93_LASTf 40829
#define PORT94_LASTf 40830
#define PORT95_LASTf 40831
#define PORT96_LASTf 40832
#define PORT97_LASTf 40833
#define PORT98_LASTf 40834
#define PORT99_LASTf 40835
#define PORT9GROUPf 40836
#define PORT9_1STPTRf 40837
#define PORT9_LASTf 40838
#define PORT9_LINKDOWN_CLEARf 40839
#define PORT9_LINKSTATUSf 40840
#define PORT9_MAPPINGf 40841
#define PORT9_PTR_TYPEf 40842
#define PORTAGINGENf 40843
#define PORTA_SELf 40844
#define PORTB_SELf 40845
#define PORTCHNUMf 40846
#define PORTCNTf 40847
#define PORTCNT_CPU_ACC_MODEf 40848
#define PORTCOUNTf 40849
#define PORTCRTOADDf 40850
#define PORTC_SELf 40851
#define PORTD_SELf 40852
#define PORTENABLEDf 40853
#define PORTGROUP_BUCKET_OVERFLOWf 40854
#define PORTGROUP_BUCKET_OVERFLOW_MASKf 40855
#define PORTIDf 40856
#define PORTISPBPf 40857
#define PORTLINKSTATUSf 40858
#define PORTLINK_E2ECC_CONTOLf 40859
#define PORTMAXCREDITf 40860
#define PORTNIFXXMAXCRRATEf 40861
#define PORTNIFXXWEIGHTf 40862
#define PORTNOTVLANMEMBERFWDf 40863
#define PORTNOTVLANMEMBERSNPf 40864
#define PORTNUMf 40865
#define PORTOFF_Af 40866
#define PORTOFF_Bf 40867
#define PORTOFF_Cf 40868
#define PORTOFF_Df 40869
#define PORTPMF_PROFILEf 40870
#define PORTPRIORITYf 40871
#define PORTPRIORITYPQPf 40872
#define PORTPROFILEf 40873
#define PORTRXACTIVEf 40874
#define PORTSf 40875
#define PORTSPEEDf 40876
#define PORTSP_BST_TMf 40877
#define PORTSP_COLOR_LIMIT_ENABLE_0f 40878
#define PORTSP_COLOR_LIMIT_ENABLE_1f 40879
#define PORTSP_COLOR_LIMIT_ENABLE_2f 40880
#define PORTSP_COLOR_LIMIT_ENABLE_3f 40881
#define PORTSP_CONFIG_TMf 40882
#define PORTS_DEBUG_PAUSE_BKPf 40883
#define PORTS_DEBUG_PAUSE_ENf 40884
#define PORTS_HIf 40885
#define PORTTXACTIVEf 40886
#define PORTTYPEf 40887
#define PORTWEIGHTSf 40888
#define PORT_0f 40889
#define PORT_00_EFIFO_UNDERRUN_ERRORf 40890
#define PORT_00_EFIFO_UNDERRUN_ERROR_DISINTf 40891
#define PORT_01_EFIFO_UNDERRUN_ERRORf 40892
#define PORT_01_EFIFO_UNDERRUN_ERROR_DISINTf 40893
#define PORT_02_EFIFO_UNDERRUN_ERRORf 40894
#define PORT_02_EFIFO_UNDERRUN_ERROR_DISINTf 40895
#define PORT_03_EFIFO_UNDERRUN_ERRORf 40896
#define PORT_03_EFIFO_UNDERRUN_ERROR_DISINTf 40897
#define PORT_04_EFIFO_UNDERRUN_ERRORf 40898
#define PORT_04_EFIFO_UNDERRUN_ERROR_DISINTf 40899
#define PORT_05_EFIFO_UNDERRUN_ERRORf 40900
#define PORT_05_EFIFO_UNDERRUN_ERROR_DISINTf 40901
#define PORT_06_EFIFO_UNDERRUN_ERRORf 40902
#define PORT_06_EFIFO_UNDERRUN_ERROR_DISINTf 40903
#define PORT_07_EFIFO_UNDERRUN_ERRORf 40904
#define PORT_07_EFIFO_UNDERRUN_ERROR_DISINTf 40905
#define PORT_08_EFIFO_UNDERRUN_ERRORf 40906
#define PORT_08_EFIFO_UNDERRUN_ERROR_DISINTf 40907
#define PORT_09_EFIFO_UNDERRUN_ERRORf 40908
#define PORT_09_EFIFO_UNDERRUN_ERROR_DISINTf 40909
#define PORT_0_5_BLOCK_MASKf 40910
#define PORT_0_BUS_NUMf 40911
#define PORT_0_CAPT_DONEf 40912
#define PORT_0_LINKDOWN_CLEARf 40913
#define PORT_0_LINKSTATUSf 40914
#define PORT_1f 40915
#define PORT_10f 40916
#define PORT_100_BUS_NUMf 40917
#define PORT_101_BUS_NUMf 40918
#define PORT_102_BUS_NUMf 40919
#define PORT_103_BUS_NUMf 40920
#define PORT_104_BUS_NUMf 40921
#define PORT_105_BUS_NUMf 40922
#define PORT_106_BUS_NUMf 40923
#define PORT_107_BUS_NUMf 40924
#define PORT_108_BUS_NUMf 40925
#define PORT_109_BUS_NUMf 40926
#define PORT_10_BUS_NUMf 40927
#define PORT_10_EFIFO_UNDERRUN_ERRORf 40928
#define PORT_10_EFIFO_UNDERRUN_ERROR_DISINTf 40929
#define PORT_10_LINKDOWN_CLEARf 40930
#define PORT_10_LINKSTATUSf 40931
#define PORT_11f 40932
#define PORT_110_BUS_NUMf 40933
#define PORT_111_BUS_NUMf 40934
#define PORT_112_BUS_NUMf 40935
#define PORT_113_BUS_NUMf 40936
#define PORT_114_BUS_NUMf 40937
#define PORT_115_BUS_NUMf 40938
#define PORT_116_BUS_NUMf 40939
#define PORT_117_BUS_NUMf 40940
#define PORT_118_BUS_NUMf 40941
#define PORT_119_BUS_NUMf 40942
#define PORT_11_BUS_NUMf 40943
#define PORT_11_EFIFO_UNDERRUN_ERRORf 40944
#define PORT_11_EFIFO_UNDERRUN_ERROR_DISINTf 40945
#define PORT_11_LINKDOWN_CLEARf 40946
#define PORT_11_LINKSTATUSf 40947
#define PORT_120_BUS_NUMf 40948
#define PORT_121_BUS_NUMf 40949
#define PORT_122_BUS_NUMf 40950
#define PORT_123_BUS_NUMf 40951
#define PORT_124_BUS_NUMf 40952
#define PORT_125_BUS_NUMf 40953
#define PORT_126_BUS_NUMf 40954
#define PORT_127_BUS_NUMf 40955
#define PORT_12_BUS_NUMf 40956
#define PORT_12_EFIFO_UNDERRUN_ERRORf 40957
#define PORT_12_EFIFO_UNDERRUN_ERROR_DISINTf 40958
#define PORT_13_BUS_NUMf 40959
#define PORT_13_EFIFO_UNDERRUN_ERRORf 40960
#define PORT_13_EFIFO_UNDERRUN_ERROR_DISINTf 40961
#define PORT_14_BUS_NUMf 40962
#define PORT_14_EFIFO_UNDERRUN_ERRORf 40963
#define PORT_14_EFIFO_UNDERRUN_ERROR_DISINTf 40964
#define PORT_15_BUS_NUMf 40965
#define PORT_15_EFIFO_UNDERRUN_ERRORf 40966
#define PORT_15_EFIFO_UNDERRUN_ERROR_DISINTf 40967
#define PORT_16_BUS_NUMf 40968
#define PORT_16_EFIFO_UNDERRUN_ERRORf 40969
#define PORT_16_EFIFO_UNDERRUN_ERROR_DISINTf 40970
#define PORT_17_1_IN_3_VIOLf 40971
#define PORT_17_1_IN_3_VIOL_DISINTf 40972
#define PORT_17_BUS_NUMf 40973
#define PORT_17_EFIFO_UNDERRUN_ERRORf 40974
#define PORT_17_EFIFO_UNDERRUN_ERROR_DISINTf 40975
#define PORT_17_UNDERRUN_OVERFLOWf 40976
#define PORT_17_UNDERRUN_OVERFLOW_DISINTf 40977
#define PORT_18_1_IN_3_VIOLf 40978
#define PORT_18_1_IN_3_VIOL_DISINTf 40979
#define PORT_18_BUS_NUMf 40980
#define PORT_18_EFIFO_UNDERRUN_ERRORf 40981
#define PORT_18_EFIFO_UNDERRUN_ERROR_DISINTf 40982
#define PORT_18_UNDERRUN_OVERFLOWf 40983
#define PORT_18_UNDERRUN_OVERFLOW_DISINTf 40984
#define PORT_19_BUS_NUMf 40985
#define PORT_19_EFIFO_UNDERRUN_ERRORf 40986
#define PORT_19_EFIFO_UNDERRUN_ERROR_DISINTf 40987
#define PORT_1STPTRf 40988
#define PORT_1_BUS_NUMf 40989
#define PORT_1_CAPT_DONEf 40990
#define PORT_1_IN_4_DEQ_VIOL_INTERRUPTf 40991
#define PORT_1_IN_4_DEQ_VIOL_INTERRUPT_DISINTf 40992
#define PORT_1_LINKDOWN_CLEARf 40993
#define PORT_1_LINKSTATUSf 40994
#define PORT_2f 40995
#define PORT_20_BUS_NUMf 40996
#define PORT_20_EFIFO_UNDERRUN_ERRORf 40997
#define PORT_20_EFIFO_UNDERRUN_ERROR_DISINTf 40998
#define PORT_21_BUS_NUMf 40999
#define PORT_21_EFIFO_UNDERRUN_ERRORf 41000
#define PORT_21_EFIFO_UNDERRUN_ERROR_DISINTf 41001
#define PORT_22_BUS_NUMf 41002
#define PORT_22_EFIFO_UNDERRUN_ERRORf 41003
#define PORT_22_EFIFO_UNDERRUN_ERROR_DISINTf 41004
#define PORT_23_BUS_NUMf 41005
#define PORT_23_EFIFO_UNDERRUN_ERRORf 41006
#define PORT_23_EFIFO_UNDERRUN_ERROR_DISINTf 41007
#define PORT_24_BUS_NUMf 41008
#define PORT_24_EFIFO_UNDERRUN_ERRORf 41009
#define PORT_24_EFIFO_UNDERRUN_ERROR_DISINTf 41010
#define PORT_25_BUS_NUMf 41011
#define PORT_25_EFIFO_UNDERRUN_ERRORf 41012
#define PORT_25_EFIFO_UNDERRUN_ERROR_DISINTf 41013
#define PORT_26_BUS_NUMf 41014
#define PORT_26_EFIFO_UNDERRUN_ERRORf 41015
#define PORT_26_EFIFO_UNDERRUN_ERROR_DISINTf 41016
#define PORT_27_BUS_NUMf 41017
#define PORT_27_EFIFO_UNDERRUN_ERRORf 41018
#define PORT_27_EFIFO_UNDERRUN_ERROR_DISINTf 41019
#define PORT_28_BUS_NUMf 41020
#define PORT_28_EFIFO_UNDERRUN_ERRORf 41021
#define PORT_28_EFIFO_UNDERRUN_ERROR_DISINTf 41022
#define PORT_29_BUS_NUMf 41023
#define PORT_29_EFIFO_UNDERRUN_ERRORf 41024
#define PORT_29_EFIFO_UNDERRUN_ERROR_DISINTf 41025
#define PORT_2_BUS_NUMf 41026
#define PORT_2_CAPT_DONEf 41027
#define PORT_2_LINKDOWN_CLEARf 41028
#define PORT_2_LINKSTATUSf 41029
#define PORT_3f 41030
#define PORT_30_BUS_NUMf 41031
#define PORT_30_EFIFO_UNDERRUN_ERRORf 41032
#define PORT_30_EFIFO_UNDERRUN_ERROR_DISINTf 41033
#define PORT_31_BUS_NUMf 41034
#define PORT_31_EFIFO_UNDERRUN_ERRORf 41035
#define PORT_31_EFIFO_UNDERRUN_ERROR_DISINTf 41036
#define PORT_32_BUS_NUMf 41037
#define PORT_32_EFIFO_UNDERRUN_ERRORf 41038
#define PORT_32_EFIFO_UNDERRUN_ERROR_DISINTf 41039
#define PORT_33_BUS_NUMf 41040
#define PORT_33_EFIFO_UNDERRUN_ERRORf 41041
#define PORT_33_EFIFO_UNDERRUN_ERROR_DISINTf 41042
#define PORT_34_BUS_NUMf 41043
#define PORT_34_EFIFO_UNDERRUN_ERRORf 41044
#define PORT_34_EFIFO_UNDERRUN_ERROR_DISINTf 41045
#define PORT_35_BUS_NUMf 41046
#define PORT_35_EFIFO_UNDERRUN_ERRORf 41047
#define PORT_35_EFIFO_UNDERRUN_ERROR_DISINTf 41048
#define PORT_36_BUS_NUMf 41049
#define PORT_36_EFIFO_UNDERRUN_ERRORf 41050
#define PORT_36_EFIFO_UNDERRUN_ERROR_DISINTf 41051
#define PORT_37_BUS_NUMf 41052
#define PORT_37_EFIFO_UNDERRUN_ERRORf 41053
#define PORT_37_EFIFO_UNDERRUN_ERROR_DISINTf 41054
#define PORT_38_BUS_NUMf 41055
#define PORT_38_EFIFO_UNDERRUN_ERRORf 41056
#define PORT_38_EFIFO_UNDERRUN_ERROR_DISINTf 41057
#define PORT_39_BUS_NUMf 41058
#define PORT_39_EFIFO_UNDERRUN_ERRORf 41059
#define PORT_39_EFIFO_UNDERRUN_ERROR_DISINTf 41060
#define PORT_3_BUS_NUMf 41061
#define PORT_3_CAPT_DONEf 41062
#define PORT_3_LINKDOWN_CLEARf 41063
#define PORT_3_LINKSTATUSf 41064
#define PORT_4f 41065
#define PORT_40_BUS_NUMf 41066
#define PORT_40_EFIFO_UNDERRUN_ERRORf 41067
#define PORT_40_EFIFO_UNDERRUN_ERROR_DISINTf 41068
#define PORT_41_BUS_NUMf 41069
#define PORT_41_EFIFO_UNDERRUN_ERRORf 41070
#define PORT_41_EFIFO_UNDERRUN_ERROR_DISINTf 41071
#define PORT_42_BUS_NUMf 41072
#define PORT_43_BUS_NUMf 41073
#define PORT_44_BUS_NUMf 41074
#define PORT_45_BUS_NUMf 41075
#define PORT_46_BUS_NUMf 41076
#define PORT_47_BUS_NUMf 41077
#define PORT_48_BUS_NUMf 41078
#define PORT_49_BUS_NUMf 41079
#define PORT_4_BUS_NUMf 41080
#define PORT_4_LINKDOWN_CLEARf 41081
#define PORT_4_LINKSTATUSf 41082
#define PORT_5f 41083
#define PORT_50_BUS_NUMf 41084
#define PORT_51_BUS_NUMf 41085
#define PORT_52_BUS_NUMf 41086
#define PORT_53_BUS_NUMf 41087
#define PORT_54_BUS_NUMf 41088
#define PORT_55_BUS_NUMf 41089
#define PORT_56_BUS_NUMf 41090
#define PORT_57_BUS_NUMf 41091
#define PORT_58_BUS_NUMf 41092
#define PORT_59_BUS_NUMf 41093
#define PORT_5_BUS_NUMf 41094
#define PORT_5_LINKDOWN_CLEARf 41095
#define PORT_5_LINKSTATUSf 41096
#define PORT_6f 41097
#define PORT_60_BUS_NUMf 41098
#define PORT_61_BUS_NUMf 41099
#define PORT_62_BUS_NUMf 41100
#define PORT_63_BUS_NUMf 41101
#define PORT_64_BUS_NUMf 41102
#define PORT_65_BUS_NUMf 41103
#define PORT_66_BUS_NUMf 41104
#define PORT_67_BUS_NUMf 41105
#define PORT_68_BUS_NUMf 41106
#define PORT_69_BUS_NUMf 41107
#define PORT_6_BUS_NUMf 41108
#define PORT_6_LINKDOWN_CLEARf 41109
#define PORT_6_LINKSTATUSf 41110
#define PORT_7f 41111
#define PORT_70_BUS_NUMf 41112
#define PORT_71_BUS_NUMf 41113
#define PORT_72_BUS_NUMf 41114
#define PORT_73_BUS_NUMf 41115
#define PORT_74_BUS_NUMf 41116
#define PORT_75_BUS_NUMf 41117
#define PORT_76_BUS_NUMf 41118
#define PORT_77_BUS_NUMf 41119
#define PORT_78_BUS_NUMf 41120
#define PORT_79_BUS_NUMf 41121
#define PORT_7_BUS_NUMf 41122
#define PORT_7_LINKDOWN_CLEARf 41123
#define PORT_7_LINKSTATUSf 41124
#define PORT_8f 41125
#define PORT_80_BUS_NUMf 41126
#define PORT_81_BUS_NUMf 41127
#define PORT_82_BUS_NUMf 41128
#define PORT_83_BUS_NUMf 41129
#define PORT_84_BUS_NUMf 41130
#define PORT_85_BUS_NUMf 41131
#define PORT_86_BUS_NUMf 41132
#define PORT_87_BUS_NUMf 41133
#define PORT_88_BUS_NUMf 41134
#define PORT_89_BUS_NUMf 41135
#define PORT_8_BUS_NUMf 41136
#define PORT_8_LINKDOWN_CLEARf 41137
#define PORT_8_LINKSTATUSf 41138
#define PORT_9f 41139
#define PORT_90_BUS_NUMf 41140
#define PORT_91_BUS_NUMf 41141
#define PORT_92_BUS_NUMf 41142
#define PORT_93_BUS_NUMf 41143
#define PORT_94_BUS_NUMf 41144
#define PORT_95_BUS_NUMf 41145
#define PORT_96_BUS_NUMf 41146
#define PORT_97_BUS_NUMf 41147
#define PORT_98_BUS_NUMf 41148
#define PORT_99_BUS_NUMf 41149
#define PORT_9_BUS_NUMf 41150
#define PORT_9_LINKDOWN_CLEARf 41151
#define PORT_9_LINKSTATUSf 41152
#define PORT_ACTIVATE_PIPE0f 41153
#define PORT_ACTIVATE_PIPE1f 41154
#define PORT_ALLOW_MASKf 41155
#define PORT_ALMOST_EMPTY_DELAYf 41156
#define PORT_ALMOST_EMPTY_FORCEf 41157
#define PORT_ALMOST_EMPTY_THf 41158
#define PORT_ASSIGNMENT_MODEf 41159
#define PORT_BITMAPf 41160
#define PORT_BITMAP_HIf 41161
#define PORT_BITMAP_LOf 41162
#define PORT_BITMAP_W0f 41163
#define PORT_BITMAP_W1f 41164
#define PORT_BITMAP_W2f 41165
#define PORT_BITMAP_W3f 41166
#define PORT_BITMAP_W4f 41167
#define PORT_BITMAP_W5f 41168
#define PORT_BLOCK_ENf 41169
#define PORT_BLOCK_MASK_BITMAPf 41170
#define PORT_BLOCK_MASK_BITMAP_HIf 41171
#define PORT_BLOCK_MASK_BITMAP_LOf 41172
#define PORT_BLOCK_MASK_BITMAP_W0f 41173
#define PORT_BLOCK_MASK_BITMAP_W1f 41174
#define PORT_BLOCK_MASK_BITMAP_W2f 41175
#define PORT_BRIDGEf 41176
#define PORT_BST_STAT_IDf 41177
#define PORT_BUCKET_OVERFLOWf 41178
#define PORT_BUCKET_OVERFLOW_MASKf 41179
#define PORT_BWf 41180
#define PORT_CBL_MODBASE_PAR_ERRf 41181
#define PORT_CBL_PAR_ERRf 41182
#define PORT_CBL_TABLE_MODBASE_PARITY_ENf 41183
#define PORT_CBL_TABLE_PARITY_ENf 41184
#define PORT_CBL_TABLE_PAR_ERRf 41185
#define PORT_CBL_TABLE_TMf 41186
#define PORT_CBL_TABLE_WWf 41187
#define PORT_CHANGE_DETECTf 41188
#define PORT_CHANGE_INTERRUPT_ENABLEf 41189
#define PORT_CH_NUMf 41190
#define PORT_CMD_ERROR_ADDRf 41191
#define PORT_CMD_ERROR_IDf 41192
#define PORT_CMD_ERROR_TYPEf 41193
#define PORT_CNGf 41194
#define PORT_CNTf 41195
#define PORT_COLOR_RESUME_INDEXf 41196
#define PORT_COLSNf 41197
#define PORT_COLSN_DISINTf 41198
#define PORT_CONFIG_RES_0f 41199
#define PORT_CONFIG_RES_13f 41200
#define PORT_CONFIG_RES_4f 41201
#define PORT_COUNTf 41202
#define PORT_COUNTER_BASE_Af 41203
#define PORT_COUNTER_BASE_Bf 41204
#define PORT_COUNT_ERR_PORTf 41205
#define PORT_COUNT_OVERFLOWf 41206
#define PORT_COUNT_OVERFLOW_DISINTf 41207
#define PORT_COUNT_UNDERRUNf 41208
#define PORT_COUNT_UNDERRUN_DISINTf 41209
#define PORT_CR_TO_ADDf 41210
#define PORT_DEQUEUE_PKT_SIZEf 41211
#define PORT_DEQ_EMPTY_SEENf 41212
#define PORT_DIS_TAGf 41213
#define PORT_DIS_UNTAGf 41214
#define PORT_DROP_STATEf 41215
#define PORT_EEE_LPI_RX_STATEf 41216
#define PORT_EEE_LPI_TX_STATEf 41217
#define PORT_EEE_POWERDOWN_ENf 41218
#define PORT_EMPTY_BMPf 41219
#define PORT_EMPTY_SEEN_ADDRESSf 41220
#define PORT_ENABLEf 41221
#define PORT_ENABLED_DISABLEDf 41222
#define PORT_ENABLE_0f 41223
#define PORT_ENABLE_1f 41224
#define PORT_ENABLE_2f 41225
#define PORT_ENABLE_3f 41226
#define PORT_ENABLE_4f 41227
#define PORT_ENABLE_DISABLE_CHANGEf 41228
#define PORT_ENQ_ACT_SEENf 41229
#define PORT_ERRORf 41230
#define PORT_FC_ENABLEf 41231
#define PORT_FC_TYPEf 41232
#define PORT_FIELD_SEL_INDEXf 41233
#define PORT_FIELD_SEL_INDEX0f 41234
#define PORT_FIELD_SEL_INDEX1f 41235
#define PORT_FIELD_SEL_INDEX_MASKf 41236
#define PORT_FNf 41237
#define PORT_GBL_CELLS_NEEDEDf 41238
#define PORT_GMII_MII_ENABLEf 41239
#define PORT_GROUPf 41240
#define PORT_GROUP4_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 41241
#define PORT_GROUP4_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 41242
#define PORT_GROUP4_XLPORT0_POWER_DOWN_ENABLEf 41243
#define PORT_GROUP4_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 41244
#define PORT_GROUP4_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 41245
#define PORT_GROUP4_XLPORT1_POWER_DOWN_ENABLEf 41246
#define PORT_GROUP4_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 41247
#define PORT_GROUP4_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 41248
#define PORT_GROUP4_XLPORT2_POWER_DOWN_ENABLEf 41249
#define PORT_GROUP4_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 41250
#define PORT_GROUP4_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 41251
#define PORT_GROUP4_XLPORT3_POWER_DOWN_ENABLEf 41252
#define PORT_GROUP5_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 41253
#define PORT_GROUP5_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 41254
#define PORT_GROUP5_XLPORT0_POWER_DOWN_ENABLEf 41255
#define PORT_GROUP5_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 41256
#define PORT_GROUP5_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 41257
#define PORT_GROUP5_XLPORT1_POWER_DOWN_ENABLEf 41258
#define PORT_GROUP5_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 41259
#define PORT_GROUP5_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 41260
#define PORT_GROUP5_XLPORT2_POWER_DOWN_ENABLEf 41261
#define PORT_GROUP5_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 41262
#define PORT_GROUP5_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 41263
#define PORT_GROUP5_XLPORT3_POWER_DOWN_ENABLEf 41264
#define PORT_GROUP5_XLPORT4_BOD_FIFO_FULL_ERR_STATUSf 41265
#define PORT_GROUP5_XLPORT4_CTRL_FIFO_FULL_ERR_STATUSf 41266
#define PORT_GROUP5_XLPORT4_POWER_DOWN_ENABLEf 41267
#define PORT_GROUP_IDf 41268
#define PORT_GRP_IDf 41269
#define PORT_HDRM_COUNTf 41270
#define PORT_HDRM_COUNT_ERR_PORTf 41271
#define PORT_HDRM_COUNT_OVERFLOWf 41272
#define PORT_HDRM_COUNT_OVERFLOW_DISINTf 41273
#define PORT_HDRM_COUNT_UNDERRUNf 41274
#define PORT_HDRM_COUNT_UNDERRUN_DISINTf 41275
#define PORT_HDRM_ENABLE_0f 41276
#define PORT_HDRM_ENABLE_1f 41277
#define PORT_HDRM_ENABLE_10f 41278
#define PORT_HDRM_ENABLE_11f 41279
#define PORT_HDRM_ENABLE_12f 41280
#define PORT_HDRM_ENABLE_13f 41281
#define PORT_HDRM_ENABLE_14f 41282
#define PORT_HDRM_ENABLE_15f 41283
#define PORT_HDRM_ENABLE_16f 41284
#define PORT_HDRM_ENABLE_2f 41285
#define PORT_HDRM_ENABLE_3f 41286
#define PORT_HDRM_ENABLE_4f 41287
#define PORT_HDRM_ENABLE_5f 41288
#define PORT_HDRM_ENABLE_6f 41289
#define PORT_HDRM_ENABLE_7f 41290
#define PORT_HDRM_ENABLE_8f 41291
#define PORT_HDRM_ENABLE_9f 41292
#define PORT_HEADS_TAILSf 41293
#define PORT_IDf 41294
#define PORT_IDXf 41295
#define PORT_ID_0f 41296
#define PORT_ID_0_ENABLEf 41297
#define PORT_ID_1f 41298
#define PORT_ID_1_ENABLEf 41299
#define PORT_ID_SELf 41300
#define PORT_INACT_STATUS_PIPE0f 41301
#define PORT_INACT_STATUS_PIPE1f 41302
#define PORT_INDICATOR_CONTROLf 41303
#define PORT_INT_PRIf 41304
#define PORT_IS_OUTBOUND_MIRRORf 41305
#define PORT_IS_PBPf 41306
#define PORT_L2_COUNT_OVERFLOWf 41307
#define PORT_L2_COUNT_OVERFLOW_DISINTf 41308
#define PORT_L2_COUNT_UNDERRUNf 41309
#define PORT_L2_COUNT_UNDERRUN_DISINTf 41310
#define PORT_LAG_FAILOVER_SET_PARITY_ENf 41311
#define PORT_LAG_FAILOVER_SET_PAR_ERRf 41312
#define PORT_LAG_FAILOVER_TMf 41313
#define PORT_LASTf 41314
#define PORT_LB_WREDAVGQSIZE_CELL_REGf 41315
#define PORT_LEARNING_CLASSf 41316
#define PORT_LEARNING_PRIORITYf 41317
#define PORT_LIMIT_ENABLEf 41318
#define PORT_LIMIT_ENABLE_CELLf 41319
#define PORT_LIMIT_ENABLE_PACKETf 41320
#define PORT_LIMIT_ENABLE_QENTRYf 41321
#define PORT_LIMIT_PROFILEf 41322
#define PORT_LIMIT_STATEf 41323
#define PORT_LMSTATf 41324
#define PORT_LOADING_THRESHOLD_1f 41325
#define PORT_LOADING_THRESHOLD_2f 41326
#define PORT_LOADING_THRESHOLD_3f 41327
#define PORT_LOADING_THRESHOLD_4f 41328
#define PORT_LOADING_THRESHOLD_5f 41329
#define PORT_LOADING_THRESHOLD_6f 41330
#define PORT_LOADING_THRESHOLD_7f 41331
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 41332
#define PORT_LOADING_WEIGHTf 41333
#define PORT_MAPf 41334
#define PORT_MAPPING_ENf 41335
#define PORT_MAP_W0f 41336
#define PORT_MAP_W1f 41337
#define PORT_MAP_W2f 41338
#define PORT_MASKf 41339
#define PORT_MAXf 41340
#define PORT_MAX_CREDITf 41341
#define PORT_MAX_LAST_REFRESH_ADDRf 41342
#define PORT_MAX_PKT_SIZEf 41343
#define PORT_MAX_REFRESH_ENABLEf 41344
#define PORT_MAX_REFRESH_INTERVALf 41345
#define PORT_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 41346
#define PORT_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 41347
#define PORT_MC_DB_SHEARD_THf 41348
#define PORT_MC_PD_SHEARD_THf 41349
#define PORT_MEM_CONFIGf 41350
#define PORT_METER_MAP_PARITY_ENf 41351
#define PORT_METER_MASKf 41352
#define PORT_METER_PORTS_RSTNf 41353
#define PORT_METER_RSTNf 41354
#define PORT_MINf 41355
#define PORT_MIN_ALLf 41356
#define PORT_MIN_COUNTf 41357
#define PORT_MIN_COUNT_ALLf 41358
#define PORT_MIN_COUNT_ERR_PORTf 41359
#define PORT_MIN_COUNT_MSBf 41360
#define PORT_MIN_COUNT_OVERFLOWf 41361
#define PORT_MIN_COUNT_OVERFLOW_DISINTf 41362
#define PORT_MIN_COUNT_UNDERRUNf 41363
#define PORT_MIN_COUNT_UNDERRUN_DISINTf 41364
#define PORT_MIN_MSBf 41365
#define PORT_MODEf 41366
#define PORT_MULTICELL_STR_TDM_ENf 41367
#define PORT_NIF_MAX_CR_RATEf 41368
#define PORT_NIF_WEIGHTf 41369
#define PORT_NOT_EMPTY_PIPE0f 41370
#define PORT_NOT_EMPTY_PIPE1f 41371
#define PORT_NOT_VLAN_MEMBER_FWDf 41372
#define PORT_NOT_VLAN_MEMBER_SNPf 41373
#define PORT_NO_0f 41374
#define PORT_NO_1f 41375
#define PORT_NO_2f 41376
#define PORT_NO_3f 41377
#define PORT_NUMf 41378
#define PORT_NUMBERf 41379
#define PORT_NUM_0f 41380
#define PORT_NUM_1f 41381
#define PORT_NUM_2f 41382
#define PORT_NUM_3f 41383
#define PORT_NUM_4f 41384
#define PORT_NUM_5f 41385
#define PORT_NUM_6f 41386
#define PORT_NUM_7f 41387
#define PORT_NUM_EVENf 41388
#define PORT_NUM_ODDf 41389
#define PORT_OFFf 41390
#define PORT_OFFSETf 41391
#define PORT_OPERATIONf 41392
#define PORT_OR_TRUNK_MAC_COUNT_INTRf 41393
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_ENf 41394
#define PORT_OR_TRUNK_MAC_COUNT_TMf 41395
#define PORT_OR_TRUNK_MAC_COUNT_TM0f 41396
#define PORT_OR_TRUNK_MAC_LIMIT_INTRf 41397
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_ENf 41398
#define PORT_OR_TRUNK_MAC_LIMIT_TMf 41399
#define PORT_OR_TRUNK_MAC_LIMIT_TM0f 41400
#define PORT_OWNERf 41401
#define PORT_PARENT_STATEf 41402
#define PORT_PAUSE_ENABLEf 41403
#define PORT_PAUSE_ENABLE_HIf 41404
#define PORT_PAUSE_ENABLE_LOf 41405
#define PORT_PG2PAUSE_DISABLEf 41406
#define PORT_PG7PAUSE_DISABLEf 41407
#define PORT_PG_BST_1B_ERROR_STATUSf 41408
#define PORT_PG_BST_ADDRf 41409
#define PORT_PG_BST_TMf 41410
#define PORT_PG_CFG_1B_ERROR_MASKf 41411
#define PORT_PG_CFG_1B_ERROR_STATUSf 41412
#define PORT_PG_CFG_2B_ERROR_MASKf 41413
#define PORT_PG_CFG_2B_ERROR_STATUSf 41414
#define PORT_PG_CFG_ADDRf 41415
#define PORT_PG_CFG_MEM0_TMf 41416
#define PORT_PG_CFG_MEM1_TMf 41417
#define PORT_PG_CFG_MEM2_TMf 41418
#define PORT_PG_CNTR_1B_ERROR_MASKf 41419
#define PORT_PG_CNTR_1B_ERROR_STATUSf 41420
#define PORT_PG_CNTR_2B_ERROR_MASKf 41421
#define PORT_PG_CNTR_2B_ERROR_STATUSf 41422
#define PORT_PG_CNTR_ADDRf 41423
#define PORT_PG_CNTR_RT1_TMf 41424
#define PORT_PG_CNTR_RT2_TMf 41425
#define PORT_PG_CNTR_SH1_TMf 41426
#define PORT_PG_CNTR_SH2_TMf 41427
#define PORT_PG_CNTR_TMf 41428
#define PORT_PG_CONFIG_TMf 41429
#define PORT_PG_HDRM_BST_STAT_IDf 41430
#define PORT_PG_PAUSE_DISABLEf 41431
#define PORT_PG_SHARED_BST_STAT_IDf 41432
#define PORT_POWER_POLARITYf 41433
#define PORT_POWER_PPf 41434
#define PORT_PRIf 41435
#define PORT_PRIORITYf 41436
#define PORT_PRI_XON_ENABLEf 41437
#define PORT_PROFILEf 41438
#define PORT_PROFILE_MASKf 41439
#define PORT_PROTOCOL_INITIATE_PAR_ERRf 41440
#define PORT_PROTOCOL_PARITY_ERR_MASKf 41441
#define PORT_PURGEf 41442
#define PORT_QMIN_DROP_STATE_CELLf 41443
#define PORT_QMIN_DROP_STATE_PACKETf 41444
#define PORT_QMIN_DSf 41445
#define PORT_QMIN_HYS_SELf 41446
#define PORT_QMIN_HYS_SEL_CELLf 41447
#define PORT_QMIN_HYS_SEL_PACKETf 41448
#define PORT_QM_MINf 41449
#define PORT_QM_MIN_COUNTf 41450
#define PORT_QM_MIN_COUNT_ERR_PORTf 41451
#define PORT_QM_MIN_COUNT_OVERFLOWf 41452
#define PORT_QM_MIN_COUNT_OVERFLOW_DISINTf 41453
#define PORT_QM_MIN_COUNT_UNDERRUNf 41454
#define PORT_QM_MIN_COUNT_UNDERRUN_DISINTf 41455
#define PORT_QM_SHARED_COUNTf 41456
#define PORT_QM_SHARED_COUNT_ERR_PORTf 41457
#define PORT_QM_SHARED_COUNT_OVERFLOWf 41458
#define PORT_QM_SHARED_COUNT_OVERFLOW_DISINTf 41459
#define PORT_QM_SHARED_COUNT_UNDERRUNf 41460
#define PORT_QM_SHARED_COUNT_UNDERRUN_DISINTf 41461
#define PORT_QSIZE_THRESHOLD_1f 41462
#define PORT_QSIZE_THRESHOLD_2f 41463
#define PORT_QSIZE_THRESHOLD_3f 41464
#define PORT_QSIZE_THRESHOLD_4f 41465
#define PORT_QSIZE_THRESHOLD_5f 41466
#define PORT_QSIZE_THRESHOLD_6f 41467
#define PORT_QSIZE_THRESHOLD_7f 41468
#define PORT_QSIZE_THRESHOLD_SCALING_FACTORf 41469
#define PORT_QSIZE_WEIGHTf 41470
#define PORT_QSTATf 41471
#define PORT_QSTAT_MASKf 41472
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 41473
#define PORT_RDf 41474
#define PORT_RESETf 41475
#define PORT_RESET_FLOORf 41476
#define PORT_RESET_OFFSETf 41477
#define PORT_RESET_VALUEf 41478
#define PORT_SCHEDULER_ENABLEf 41479
#define PORT_SC_MINf 41480
#define PORT_SC_MIN_COUNTf 41481
#define PORT_SC_MIN_COUNT_ERR_PORTf 41482
#define PORT_SC_MIN_COUNT_OVERFLOWf 41483
#define PORT_SC_MIN_COUNT_OVERFLOW_DISINTf 41484
#define PORT_SC_MIN_COUNT_UNDERRUNf 41485
#define PORT_SC_MIN_COUNT_UNDERRUN_DISINTf 41486
#define PORT_SC_SHARED_COUNTf 41487
#define PORT_SC_SHARED_COUNT_ERR_PORTf 41488
#define PORT_SC_SHARED_COUNT_OVERFLOWf 41489
#define PORT_SC_SHARED_COUNT_OVERFLOW_DISINTf 41490
#define PORT_SC_SHARED_COUNT_UNDERRUNf 41491
#define PORT_SC_SHARED_COUNT_UNDERRUN_DISINTf 41492
#define PORT_SEGMENTf 41493
#define PORT_SELf 41494
#define PORT_SELECTf 41495
#define PORT_SHAPER_ACT_SEENf 41496
#define PORT_SHARED_COUNTf 41497
#define PORT_SHARED_COUNT_ERR_PORTf 41498
#define PORT_SHARED_COUNT_OVERFLOWf 41499
#define PORT_SHARED_COUNT_OVERFLOW_DISINTf 41500
#define PORT_SHARED_COUNT_UNDERRUNf 41501
#define PORT_SHARED_COUNT_UNDERRUN_DISINTf 41502
#define PORT_SHARED_DYNAMICf 41503
#define PORT_SHARED_LIMITf 41504
#define PORT_SHARED_TRIGGER_IDf 41505
#define PORT_SIDf 41506
#define PORT_SP_BST_1B_ERROR_STATUSf 41507
#define PORT_SP_BST_ADDRf 41508
#define PORT_SP_BST_STAT_ID_f 41509
#define PORT_SP_BST_TMf 41510
#define PORT_SP_CFG_1B_ERROR_MASKf 41511
#define PORT_SP_CFG_1B_ERROR_STATUSf 41512
#define PORT_SP_CFG_2B_ERROR_MASKf 41513
#define PORT_SP_CFG_2B_ERROR_STATUSf 41514
#define PORT_SP_CFG_ADDRf 41515
#define PORT_SP_CFG_MEM0_TMf 41516
#define PORT_SP_CFG_MEM1_TMf 41517
#define PORT_SP_CFG_MEM2_TMf 41518
#define PORT_SP_CNTR_1B_ERROR_MASKf 41519
#define PORT_SP_CNTR_1B_ERROR_STATUSf 41520
#define PORT_SP_CNTR_2B_ERROR_MASKf 41521
#define PORT_SP_CNTR_2B_ERROR_STATUSf 41522
#define PORT_SP_CNTR_ADDRf 41523
#define PORT_SP_CNTR_RT_TMf 41524
#define PORT_SP_CNTR_SH_TMf 41525
#define PORT_SP_CNTR_TMf 41526
#define PORT_SP_CONFIG_TMf 41527
#define PORT_SP_MAX_LIMITf 41528
#define PORT_SP_MIN_COUNTf 41529
#define PORT_SP_MIN_COUNT_G0f 41530
#define PORT_SP_MIN_COUNT_G1f 41531
#define PORT_SP_MIN_LIMITf 41532
#define PORT_SP_MIN_PRIf 41533
#define PORT_SP_RESUME_LIMITf 41534
#define PORT_SP_SHARED_COUNTf 41535
#define PORT_SP_SHARED_COUNT_G0f 41536
#define PORT_SP_SHARED_COUNT_G1f 41537
#define PORT_STATE_CORRECTED_ERRORf 41538
#define PORT_STATE_CORRECTED_ERROR_DISINTf 41539
#define PORT_STATE_ENABLE_ECCf 41540
#define PORT_STATE_FORCE_UNCORRECTABLE_ERRORf 41541
#define PORT_STATE_TMf 41542
#define PORT_STATE_UNCORRECTED_ERRORf 41543
#define PORT_STATE_UNCORRECTED_ERROR_DISINTf 41544
#define PORT_STATUS_TLV_ENf 41545
#define PORT_STATUS_TLV_VALf 41546
#define PORT_STAT_TLVf 41547
#define PORT_STR_TDM_ENf 41548
#define PORT_SW_FLOW_RESERVEDf 41549
#define PORT_TABLEf 41550
#define PORT_TABLE_0_TMf 41551
#define PORT_TABLE_1BIT_ERROR_REPORTf 41552
#define PORT_TABLE_1_TMf 41553
#define PORT_TABLE_2_TMf 41554
#define PORT_TABLE_3_TMf 41555
#define PORT_TABLE_4_TMf 41556
#define PORT_TABLE_CORRUPT_ENf 41557
#define PORT_TABLE_ECC_ENf 41558
#define PORT_TABLE_PAR_ERRf 41559
#define PORT_TABLE_TMf 41560
#define PORT_TDM_ERRORf 41561
#define PORT_TDM_ERROR_MASKf 41562
#define PORT_TDM_VLD_SEENf 41563
#define PORT_TERMINATION_CONTEXTf 41564
#define PORT_TEST_CONTROLf 41565
#define PORT_TGIDf 41566
#define PORT_TLVf 41567
#define PORT_TRUNK_MAC_COUNTf 41568
#define PORT_TRUNK_MAC_LIMITf 41569
#define PORT_TSf 41570
#define PORT_TYPEf 41571
#define PORT_UC_DB_DIS_THf 41572
#define PORT_UC_DB_FC_THf 41573
#define PORT_UC_PD_DIS_THf 41574
#define PORT_UC_PD_FC_THf 41575
#define PORT_USED_PRI0_SHAREDf 41576
#define PORT_USED_RED_SHAREDf 41577
#define PORT_USED_YELLOW_SHAREDf 41578
#define PORT_VECTORf 41579
#define PORT_VIDf 41580
#define PORT_WATERMARKf 41581
#define PORT_WERR_MAX_SCf 41582
#define PORT_WRf 41583
#define PORT_WREDAVGQSIZE_CELL_REGf 41584
#define PORT_WREDCONFIG_CELL_REGf 41585
#define PORT_WREDCONFIG_ECCP_REGf 41586
#define PORT_WREDPARAM_GREEN_END_CELL_REGf 41587
#define PORT_WREDPARAM_GREEN_START_CELL_REGf 41588
#define PORT_WREDPARAM_PRI0_END_CELL_REGf 41589
#define PORT_WREDPARAM_PRI0_START_CELL_REGf 41590
#define PORT_WREDPARAM_RED_END_CELL_REGf 41591
#define PORT_WREDPARAM_RED_START_CELL_REGf 41592
#define PORT_WREDPARAM_YELLOW_END_CELL_REGf 41593
#define PORT_WREDPARAM_YELLOW_START_CELL_REGf 41594
#define PORT_WRED_THD_0_ECCP_REGf 41595
#define PORT_WRED_THD_1_ECCP_REGf 41596
#define PORT_WR_TYPEf 41597
#define PORT_XOFF_SEENf 41598
#define PORT_XON_ACT_SEENf 41599
#define PORT_XON_ENABLEf 41600
#define POR_BYPASSf 41601
#define POR_OUT_DURATIONf 41602
#define POSTREADf 41603
#define POST_DIVf 41604
#define POST_RESETBf 41605
#define POST_RESET_Nf 41606
#define POST_STATf 41607
#define POST_TRIGGERf 41608
#define POTPGTf 41609
#define POWERUPRESERVEDf 41610
#define POWER_CNTLf 41611
#define POWER_DOWNf 41612
#define POWER_DOWN_DCQ_0f 41613
#define POWER_DOWN_DCQ_1f 41614
#define POWER_DOWN_DCQ_2f 41615
#define POWER_DOWN_DCQ_3f 41616
#define POWER_DOWN_FMAC_0f 41617
#define POWER_DOWN_FMAC_1f 41618
#define POWER_DOWN_FMAC_2f 41619
#define POWER_DOWN_FMAC_3f 41620
#define POWER_DOWN_FMAC_4f 41621
#define POWER_DOWN_FMAC_5f 41622
#define POWER_DOWN_FMAC_6f 41623
#define POWER_DOWN_FMAC_7f 41624
#define POWER_DOWN_STATUSf 41625
#define POWER_UP_CONFIGf 41626
#define PPA_CMD_COMPLETEf 41627
#define PPA_COMPLETEf 41628
#define PPA_ENf 41629
#define PPA_MODEf 41630
#define PPA_VPG_TYPEf 41631
#define PPB0_0_CORRECTED_ERRORf 41632
#define PPB0_0_CORRECTED_ERROR_DISINTf 41633
#define PPB0_0_DISABLE_ECCf 41634
#define PPB0_0_ECC_ERROR_ADDRESSf 41635
#define PPB0_0_FORCE_ERRORf 41636
#define PPB0_0_UNCORRECTED_ERRORf 41637
#define PPB0_0_UNCORRECTED_ERROR_DISINTf 41638
#define PPB0_1_CORRECTED_ERRORf 41639
#define PPB0_1_CORRECTED_ERROR_DISINTf 41640
#define PPB0_1_DISABLE_ECCf 41641
#define PPB0_1_ECC_ERROR_ADDRESSf 41642
#define PPB0_1_FORCE_ERRORf 41643
#define PPB0_1_UNCORRECTED_ERRORf 41644
#define PPB0_1_UNCORRECTED_ERROR_DISINTf 41645
#define PPB1_0_CORRECTED_ERRORf 41646
#define PPB1_0_CORRECTED_ERROR_DISINTf 41647
#define PPB1_0_DISABLE_ECCf 41648
#define PPB1_0_ECC_ERROR_ADDRESSf 41649
#define PPB1_0_FORCE_ERRORf 41650
#define PPB1_0_UNCORRECTED_ERRORf 41651
#define PPB1_0_UNCORRECTED_ERROR_DISINTf 41652
#define PPB1_1_CORRECTED_ERRORf 41653
#define PPB1_1_CORRECTED_ERROR_DISINTf 41654
#define PPB1_1_DISABLE_ECCf 41655
#define PPB1_1_ECC_ERROR_ADDRESSf 41656
#define PPB1_1_FORCE_ERRORf 41657
#define PPB1_1_UNCORRECTED_ERRORf 41658
#define PPB1_1_UNCORRECTED_ERROR_DISINTf 41659
#define PPCf 41660
#define PPCMf 41661
#define PPCONTEXTFEMBITSELECTf 41662
#define PPCONTEXTFEMFIELDSELECT0f 41663
#define PPCONTEXTFEMFIELDSELECT1f 41664
#define PPCONTEXTFEMFIELDSELECT2f 41665
#define PPCONTEXTFEMFIELDSELECT3f 41666
#define PPCONTEXTFEMFIELDSELECT4f 41667
#define PPCONTEXTFEMFIELDSELECT5f 41668
#define PPCONTEXTFEMMAPDATAf 41669
#define PPCONTEXTFEMMAPINDEXf 41670
#define PPCONTEXTOFFSET1f 41671
#define PPCONTEXTOFFSET2f 41672
#define PPCONTEXTPROFILEf 41673
#define PPCONTEXTVALUETOUSEf 41674
#define PPCTXTCSTMMCROSELf 41675
#define PPCT_INITIATE_PAR_ERRf 41676
#define PPCT_PARITY_ERR_MASKf 41677
#define PPD0_ADD_SYSTEM_SRC_PORTf 41678
#define PPD0_VC_LABEL_OVERLAYf 41679
#define PPD1_CLASS_TAGf 41680
#define PPD2_ADD_SYSTEM_SRC_PORTf 41681
#define PPD3_CLASS_TAGf 41682
#define PPFC_FEATURE_ENf 41683
#define PPFC_TX_PRIORITY_0_ENf 41684
#define PPFC_TX_PRIORITY_1_ENf 41685
#define PPFC_TX_PRIORITY_2_ENf 41686
#define PPFC_TX_PRIORITY_3_ENf 41687
#define PPFC_TX_PRIORITY_4_ENf 41688
#define PPFC_TX_PRIORITY_5_ENf 41689
#define PPFC_TX_PRIORITY_6_ENf 41690
#define PPFC_TX_PRIORITY_7_ENf 41691
#define PPHRESERVEDDEFAULTBITS46TO44f 41692
#define PPHRESERVEDDEFAULTBITS50TO48f 41693
#define PPH_FHEI_EEI_SIZEf 41694
#define PPH_FHEI_FWD_SIZEf 41695
#define PPH_FHEI_IVE_SIZEf 41696
#define PPH_PETRAA_COMPATIBLEf 41697
#define PPH_TYPEf 41698
#define PPH_TYPE_MASKf 41699
#define PPI_NUMBER_0f 41700
#define PPI_NUMBER_1f 41701
#define PPI_STATUSf 41702
#define PPPORTFEMBITSELECTf 41703
#define PPPORTFEMFIELDSELECT0f 41704
#define PPPORTFEMFIELDSELECT1f 41705
#define PPPORTFEMFIELDSELECT2f 41706
#define PPPORTFEMFIELDSELECT3f 41707
#define PPPORTFEMFIELDSELECT4f 41708
#define PPPORTFEMFIELDSELECT5f 41709
#define PPPORTFEMMAPDATAf 41710
#define PPPORTFEMMAPINDEXf 41711
#define PPPORTOFFSET1f 41712
#define PPPORTOFFSET2f 41713
#define PPPORTPACKETFORMATQUALIFIER0VALUEf 41714
#define PPPORTPPCONTEXTVALUEf 41715
#define PPPORTPROFILEf 41716
#define PPPORTSYSTEMPORTVALUEf 41717
#define PPPORTUSEOFFSETDIRECTLYf 41718
#define PPP_ENABLEf 41719
#define PPP_EN_RXf 41720
#define PPP_EN_TXf 41721
#define PPP_REFRESH_ENf 41722
#define PPP_REFRESH_TIMERf 41723
#define PPSf 41724
#define PPSEL_FAILEDf 41725
#define PP_BUF_TMf 41726
#define PP_COUNTER_TABLE_INITIATE_PAR_ERRf 41727
#define PP_COUNTER_TABLE_PARITY_ERR_MASKf 41728
#define PP_CPf 41729
#define PP_DBEf 41730
#define PP_DBE_CLRf 41731
#define PP_DBE_ENf 41732
#define PP_DSP_1f 41733
#define PP_DSP_1Af 41734
#define PP_DSP_1Bf 41735
#define PP_DSP_2f 41736
#define PP_DSP_3f 41737
#define PP_DSP_4f 41738
#define PP_EIGHT_CLASSf 41739
#define PP_INT_REG_TESTf 41740
#define PP_INT_VECf 41741
#define PP_INT_VEC_MASKf 41742
#define PP_PA_RESULT_ACCEPTABLE_FRAM_TYPE_PROFILEf 41743
#define PP_PA_RESULT_DEFAULT_DESTINATION_DESTINATIONf 41744
#define PP_PA_RESULT_DEFAULT_DESTINATION_STRENGTHf 41745
#define PP_PA_RESULT_DEFAULT_DROP_PRECEDENCEf 41746
#define PP_PA_RESULT_DEFAULT_ENCAPSULATION_DATAf 41747
#define PP_PA_RESULT_DEFAULT_ENCAPSULATION_FORMATf 41748
#define PP_PA_RESULT_DEFAULT_FWD_DATA_FORMATf 41749
#define PP_PA_RESULT_DEFAULT_L2_IIFf 41750
#define PP_PA_RESULT_DEFAULT_OIF_IDf 41751
#define PP_PA_RESULT_DEFAULT_PACKET_MIRROR_ACTION_COMMANDf 41752
#define PP_PA_RESULT_DEFAULT_PACKET_MIRROR_ACTION_STRENGTHf 41753
#define PP_PA_RESULT_DEFAULT_PACKET_SNOOP_ACTION_COMMANDf 41754
#define PP_PA_RESULT_DEFAULT_PACKET_SNOOP_ACTION_STRENGTHf 41755
#define PP_PA_RESULT_DEFAULT_TRAFFIC_CLASSf 41756
#define PP_PA_RESULT_ENABLE_DP_IP_TCf 41757
#define PP_PA_RESULT_ENABLE_EGRESS_MEMBERSHIP_FILTERf 41758
#define PP_PA_RESULT_ENABLE_INGRESS_MEMBERSHIP_FILTERf 41759
#define PP_PA_RESULT_ENABLE_TC_IP_TCf 41760
#define PP_PA_RESULT_FILTER_SAME_INTERFACE_MCf 41761
#define PP_PA_RESULT_FILTER_SAME_INTERFACE_UCf 41762
#define PP_PA_RESULT_FIRST_HEADER_TYPEf 41763
#define PP_PA_RESULT_PORT_MODELf 41764
#define PP_PA_RESULT_PROFILE_INCOMING_TAGf 41765
#define PP_PA_RESULT_PROFILE_TC_PORT_PROTOCOLf 41766
#define PP_PA_RESULT_PVIDf 41767
#define PP_PA_RESULT_PVLAN_PORT_TYPEf 41768
#define PP_PA_RESULT_RESERVED_MC_PROFILEf 41769
#define PP_PA_RESULT_SYS_Pf 41770
#define PP_PA_RESULT_SYS_PAf 41771
#define PP_PA_RESULT_VLAN_DOMAINf 41772
#define PP_PCT_INITIATE_PAR_ERRf 41773
#define PP_PCT_PARITY_ERR_MASKf 41774
#define PP_PORTf 41775
#define PP_PORT0f 41776
#define PP_PORT1f 41777
#define PP_PORT10f 41778
#define PP_PORT11f 41779
#define PP_PORT12f 41780
#define PP_PORT13f 41781
#define PP_PORT14f 41782
#define PP_PORT15f 41783
#define PP_PORT2f 41784
#define PP_PORT3f 41785
#define PP_PORT4f 41786
#define PP_PORT5f 41787
#define PP_PORT6f 41788
#define PP_PORT7f 41789
#define PP_PORT8f 41790
#define PP_PORT9f 41791
#define PP_PORT_INFO_INITIATE_PAR_ERRf 41792
#define PP_PORT_INFO_PARITY_ERR_MASKf 41793
#define PP_PORT_OUTER_HEADER_STARTf 41794
#define PP_PPCT_INITIATE_PAR_ERRf 41795
#define PP_PPCT_PARITY_ERR_MASKf 41796
#define PP_REFRESH_ENf 41797
#define PP_REFRESH_TIMERf 41798
#define PP_REMARK_PROFILEf 41799
#define PP_RESET_Nf 41800
#define PP_RX_ENABLEf 41801
#define PP_RX_ENBLf 41802
#define PP_SBEf 41803
#define PP_SBE_CLRf 41804
#define PP_SBE_ENf 41805
#define PP_TX_ENABLEf 41806
#define PP_TX_ENBLf 41807
#define PP_XLAT0_PERRf 41808
#define PP_XLAT1_PERRf 41809
#define PQf 41810
#define PQAVRGMAXTHf 41811
#define PQAVRGMINTHf 41812
#define PQAVRGSIZEf 41813
#define PQC1f 41814
#define PQC2f 41815
#define PQC3f 41816
#define PQDMDONEBERRFIXEDf 41817
#define PQDMDONEBERRFIXEDMASKf 41818
#define PQDMDTWOBERRf 41819
#define PQDMDTWOBERRMASKf 41820
#define PQDMD_ECC__NB_ERR_MASKf 41821
#define PQDMS_PARITY_ERR_MASKf 41822
#define PQE0f 41823
#define PQE1f 41824
#define PQEPARITYERRADRf 41825
#define PQEPARITYERRMEMIDf 41826
#define PQE_CELL_FIFO_FORCE_UNCORRECTABLE_ERRORf 41827
#define PQE_CELL_FIFO_FULLf 41828
#define PQE_CELL_FIFO_FULL_MASKf 41829
#define PQE_CREDIT_OVERFLOWf 41830
#define PQE_CREDIT_OVERFLOW_DISINTf 41831
#define PQE_CREDIT_UNDERRUNf 41832
#define PQE_CREDIT_UNDERRUN_DISINTf 41833
#define PQE_ERR_ENf 41834
#define PQE_PARITY_CHK_ENf 41835
#define PQE_PARITY_ENf 41836
#define PQE_PAR_ERRf 41837
#define PQE_PAR_ERR_ENf 41838
#define PQHEADPTRf 41839
#define PQINSTQUESIZEf 41840
#define PQMAXQUESIZEf 41841
#define PQP2FQPOFPSTOPf 41842
#define PQPDISCARDMULTICASTPACKETCOUNTERf 41843
#define PQPDISCARDUNICASTPACKETCOUNTERf 41844
#define PQPMULTICASTHIGHBYTESCOUNTERf 41845
#define PQPMULTICASTHIGHPACKETCOUNTERf 41846
#define PQPMULTICASTLOWBYTESCOUNTERf 41847
#define PQPMULTICASTLOWPACKETCOUNTERf 41848
#define PQPOC768QNUMf 41849
#define PQPQNUMf 41850
#define PQPSPRPERPORTDISf 41851
#define PQPUNICASTHIGHBYTESCOUNTERf 41852
#define PQPUNICASTHIGHPACKETCOUNTERf 41853
#define PQPUNICASTLOWBYTESCOUNTERf 41854
#define PQPUNICASTLOWPACKETCOUNTERf 41855
#define PQP_2_FQP_OFP_STOPf 41856
#define PQP_DISCARD_CMDf 41857
#define PQP_DISCARD_MULTICAST_PACKET_COUNTERf 41858
#define PQP_DISCARD_REASONSf 41859
#define PQP_DISCARD_UNICAST_PACKET_COUNTERf 41860
#define PQP_MULTICAST_BYTES_COUNTERf 41861
#define PQP_MULTICAST_PACKET_COUNTERf 41862
#define PQP_NIF_PORT_MUXf 41863
#define PQP_UNICAST_BYTES_COUNTERf 41864
#define PQP_UNICAST_PACKET_COUNTERf 41865
#define PQRED_PARITY_ERR_MASKf 41866
#define PQSf 41867
#define PQSMf 41868
#define PQSMAXf 41869
#define PQSMAX_INITIATE_PAR_ERRf 41870
#define PQSMAX_PARITY_ERR_MASKf 41871
#define PQSM_ECC_1B_ERR_MASKf 41872
#define PQSM_ECC_2B_ERR_MASKf 41873
#define PQSM_INITIATE_ECC_1B_ERRf 41874
#define PQSM_INITIATE_ECC_2B_ERRf 41875
#define PQST_TABLE_INITIATE_PAR_ERRf 41876
#define PQST_TABLE_PARITY_ERR_MASKf 41877
#define PQWEIGHTf 41878
#define PQWQ_PARITY_ERR_MASKf 41879
#define PQWREDENf 41880
#define PQWREDPCKTSZIGNRf 41881
#define PQ_AVRG_MAX_THf 41882
#define PQ_AVRG_MIN_THf 41883
#define PQ_AVRG_SIZEf 41884
#define PQ_C_1f 41885
#define PQ_C_2f 41886
#define PQ_C_3f 41887
#define PQ_DISABLEDf 41888
#define PQ_HEAD_PTRf 41889
#define PQ_INST_QUE_BUFF_SIZEf 41890
#define PQ_INST_QUE_SIZEf 41891
#define PQ_MAX_QUE_BUFF_SIZEf 41892
#define PQ_MAX_QUE_SIZEf 41893
#define PQ_WEIGHTf 41894
#define PQ_WRED_ENf 41895
#define PQ_WRED_PCKT_SZ_IGNRf 41896
#define PR0_RESET_Nf 41897
#define PR1_RESET_Nf 41898
#define PRBL_ENAf 41899
#define PRBSMODEf 41900
#define PRBS_ERROR_OCCUREDf 41901
#define PRBS_ERR_CNTf 41902
#define PRBS_GENERATOR_ENABLEf 41903
#define PRBS_INVERTf 41904
#define PRBS_MODEf 41905
#define PRBS_MONITOR_ENABLEf 41906
#define PRBS_PASS_ERRORSf 41907
#define PRBS_POLY_SELECTf 41908
#define PRB_SELf 41909
#define PRCMf 41910
#define PRCM_INITIATE_PAR_ERRf 41911
#define PRCM_PARITY_ERR_MASKf 41912
#define PRCPWIDTHf 41913
#define PRCP_RANGE0f 41914
#define PRCP_RANGE1f 41915
#define PRDMf 41916
#define PRDMDISECCf 41917
#define PRDMECCERRf 41918
#define PRDMECCFIXf 41919
#define PRDM_B0_CORRECTED_ERROR_Af 41920
#define PRDM_B0_CORRECTED_ERROR_A_DISINTf 41921
#define PRDM_B0_CORRECTED_ERROR_Bf 41922
#define PRDM_B0_CORRECTED_ERROR_B_DISINTf 41923
#define PRDM_B0_DISABLE_ECCf 41924
#define PRDM_B0_ECC_CORRUPTf 41925
#define PRDM_B0_ECC_ERROR_ADDRESSf 41926
#define PRDM_B0_TMf 41927
#define PRDM_B0_UNCORRECTABLE_ERROR_Af 41928
#define PRDM_B0_UNCORRECTABLE_ERROR_A_DISINTf 41929
#define PRDM_B0_UNCORRECTABLE_ERROR_Bf 41930
#define PRDM_B0_UNCORRECTABLE_ERROR_B_DISINTf 41931
#define PRDM_B1_CORRECTED_ERROR_Af 41932
#define PRDM_B1_CORRECTED_ERROR_A_DISINTf 41933
#define PRDM_B1_CORRECTED_ERROR_Bf 41934
#define PRDM_B1_CORRECTED_ERROR_B_DISINTf 41935
#define PRDM_B1_DISABLE_ECCf 41936
#define PRDM_B1_ECC_CORRUPTf 41937
#define PRDM_B1_ECC_ERROR_ADDRESSf 41938
#define PRDM_B1_TMf 41939
#define PRDM_B1_UNCORRECTABLE_ERROR_Af 41940
#define PRDM_B1_UNCORRECTABLE_ERROR_A_DISINTf 41941
#define PRDM_B1_UNCORRECTABLE_ERROR_Bf 41942
#define PRDM_B1_UNCORRECTABLE_ERROR_B_DISINTf 41943
#define PRDM_B2_CORRECTED_ERROR_Af 41944
#define PRDM_B2_CORRECTED_ERROR_A_DISINTf 41945
#define PRDM_B2_CORRECTED_ERROR_Bf 41946
#define PRDM_B2_CORRECTED_ERROR_B_DISINTf 41947
#define PRDM_B2_DISABLE_ECCf 41948
#define PRDM_B2_ECC_CORRUPTf 41949
#define PRDM_B2_ECC_ERROR_ADDRESSf 41950
#define PRDM_B2_TMf 41951
#define PRDM_B2_UNCORRECTABLE_ERROR_Af 41952
#define PRDM_B2_UNCORRECTABLE_ERROR_A_DISINTf 41953
#define PRDM_B2_UNCORRECTABLE_ERROR_Bf 41954
#define PRDM_B2_UNCORRECTABLE_ERROR_B_DISINTf 41955
#define PRDM_B3_CORRECTED_ERROR_Af 41956
#define PRDM_B3_CORRECTED_ERROR_A_DISINTf 41957
#define PRDM_B3_CORRECTED_ERROR_Bf 41958
#define PRDM_B3_CORRECTED_ERROR_B_DISINTf 41959
#define PRDM_B3_DISABLE_ECCf 41960
#define PRDM_B3_ECC_CORRUPTf 41961
#define PRDM_B3_ECC_ERROR_ADDRESSf 41962
#define PRDM_B3_TMf 41963
#define PRDM_B3_UNCORRECTABLE_ERROR_Af 41964
#define PRDM_B3_UNCORRECTABLE_ERROR_A_DISINTf 41965
#define PRDM_B3_UNCORRECTABLE_ERROR_Bf 41966
#define PRDM_B3_UNCORRECTABLE_ERROR_B_DISINTf 41967
#define PRDM_B4_CORRECTED_ERROR_Af 41968
#define PRDM_B4_CORRECTED_ERROR_A_DISINTf 41969
#define PRDM_B4_CORRECTED_ERROR_Bf 41970
#define PRDM_B4_CORRECTED_ERROR_B_DISINTf 41971
#define PRDM_B4_DISABLE_ECCf 41972
#define PRDM_B4_ECC_CORRUPTf 41973
#define PRDM_B4_ECC_ERROR_ADDRESSf 41974
#define PRDM_B4_TMf 41975
#define PRDM_B4_UNCORRECTABLE_ERROR_Af 41976
#define PRDM_B4_UNCORRECTABLE_ERROR_A_DISINTf 41977
#define PRDM_B4_UNCORRECTABLE_ERROR_Bf 41978
#define PRDM_B4_UNCORRECTABLE_ERROR_B_DISINTf 41979
#define PRDM_B5_CORRECTED_ERROR_Af 41980
#define PRDM_B5_CORRECTED_ERROR_A_DISINTf 41981
#define PRDM_B5_CORRECTED_ERROR_Bf 41982
#define PRDM_B5_CORRECTED_ERROR_B_DISINTf 41983
#define PRDM_B5_DISABLE_ECCf 41984
#define PRDM_B5_ECC_CORRUPTf 41985
#define PRDM_B5_ECC_ERROR_ADDRESSf 41986
#define PRDM_B5_TMf 41987
#define PRDM_B5_UNCORRECTABLE_ERROR_Af 41988
#define PRDM_B5_UNCORRECTABLE_ERROR_A_DISINTf 41989
#define PRDM_B5_UNCORRECTABLE_ERROR_Bf 41990
#define PRDM_B5_UNCORRECTABLE_ERROR_B_DISINTf 41991
#define PRDM_B6_CORRECTED_ERROR_Af 41992
#define PRDM_B6_CORRECTED_ERROR_A_DISINTf 41993
#define PRDM_B6_CORRECTED_ERROR_Bf 41994
#define PRDM_B6_CORRECTED_ERROR_B_DISINTf 41995
#define PRDM_B6_DISABLE_ECCf 41996
#define PRDM_B6_ECC_CORRUPTf 41997
#define PRDM_B6_ECC_ERROR_ADDRESSf 41998
#define PRDM_B6_TMf 41999
#define PRDM_B6_UNCORRECTABLE_ERROR_Af 42000
#define PRDM_B6_UNCORRECTABLE_ERROR_A_DISINTf 42001
#define PRDM_B6_UNCORRECTABLE_ERROR_Bf 42002
#define PRDM_B6_UNCORRECTABLE_ERROR_B_DISINTf 42003
#define PRDM_B7_CORRECTED_ERROR_Af 42004
#define PRDM_B7_CORRECTED_ERROR_A_DISINTf 42005
#define PRDM_B7_CORRECTED_ERROR_Bf 42006
#define PRDM_B7_CORRECTED_ERROR_B_DISINTf 42007
#define PRDM_B7_DISABLE_ECCf 42008
#define PRDM_B7_ECC_CORRUPTf 42009
#define PRDM_B7_ECC_ERROR_ADDRESSf 42010
#define PRDM_B7_TMf 42011
#define PRDM_B7_UNCORRECTABLE_ERROR_Af 42012
#define PRDM_B7_UNCORRECTABLE_ERROR_A_DISINTf 42013
#define PRDM_B7_UNCORRECTABLE_ERROR_Bf 42014
#define PRDM_B7_UNCORRECTABLE_ERROR_B_DISINTf 42015
#define PRDM_B8_CORRECTED_ERROR_Af 42016
#define PRDM_B8_CORRECTED_ERROR_A_DISINTf 42017
#define PRDM_B8_CORRECTED_ERROR_Bf 42018
#define PRDM_B8_CORRECTED_ERROR_B_DISINTf 42019
#define PRDM_B8_DISABLE_ECCf 42020
#define PRDM_B8_ECC_CORRUPTf 42021
#define PRDM_B8_ECC_ERROR_ADDRESSf 42022
#define PRDM_B8_TMf 42023
#define PRDM_B8_UNCORRECTABLE_ERROR_Af 42024
#define PRDM_B8_UNCORRECTABLE_ERROR_A_DISINTf 42025
#define PRDM_B8_UNCORRECTABLE_ERROR_Bf 42026
#define PRDM_B8_UNCORRECTABLE_ERROR_B_DISINTf 42027
#define PRDM_ECC_1B_ERR_MASKf 42028
#define PRDM_ECC_2B_ERR_MASKf 42029
#define PRDM_INITIATE_ECC_1B_ERRf 42030
#define PRDM_INITIATE_ECC_2B_ERRf 42031
#define PRDTRNCNTf 42032
#define PRDTRNENf 42033
#define PRDTRNSINGLEf 42034
#define PREf 42035
#define PRE0f 42036
#define PRE0_ACK_FIFO_ASSERTED_FCf 42037
#define PRE0_FC_THRESHf 42038
#define PRE0_PAGE_WR_TRACE_STATUSf 42039
#define PRE0_PARITY_ERRORf 42040
#define PRE0_PARITY_ERROR_BANKf 42041
#define PRE0_PARITY_ERROR_DISINTf 42042
#define PRE0_WRONG_ROTATIONf 42043
#define PRE0_WRONG_ROTATION_DISINTf 42044
#define PRE1_ACK_FIFO_ASSERTED_FCf 42045
#define PRE1_EGf 42046
#define PRE1_FC_THRESHf 42047
#define PRE1_IGf 42048
#define PRE1_PAGE_WR_TRACE_STATUSf 42049
#define PRE1_PARITY_ERRORf 42050
#define PRE1_PARITY_ERROR_BANKf 42051
#define PRE1_PARITY_ERROR_DISINTf 42052
#define PRE1_WRONG_ROTATIONf 42053
#define PRE1_WRONG_ROTATION_DISINTf 42054
#define PRE2f 42055
#define PRE2_ACK_FIFO_ASSERTED_FCf 42056
#define PRE2_FC_THRESHf 42057
#define PRE2_PAGE_WR_TRACE_STATUSf 42058
#define PRE2_PARITY_ERRORf 42059
#define PRE2_PARITY_ERROR_BANKf 42060
#define PRE2_PARITY_ERROR_DISINTf 42061
#define PRE2_WRONG_ROTATIONf 42062
#define PRE2_WRONG_ROTATION_DISINTf 42063
#define PRED0_FIELD_OFFSETf 42064
#define PRED0_HI_DATAf 42065
#define PRED0_LO_MASKf 42066
#define PRED0_METAf 42067
#define PRED0_RANGEf 42068
#define PRED1_FIELD_OFFSETf 42069
#define PRED1_HI_DATAf 42070
#define PRED1_LO_MASKf 42071
#define PRED1_METAf 42072
#define PRED1_RANGEf 42073
#define PRED2_FIELD_OFFSETf 42074
#define PRED2_HI_DATAf 42075
#define PRED2_LO_MASKf 42076
#define PRED2_METAf 42077
#define PRED2_RANGEf 42078
#define PRED3_FIELD_OFFSETf 42079
#define PRED3_HI_DATAf 42080
#define PRED3_LO_MASKf 42081
#define PRED3_METAf 42082
#define PRED3_RANGEf 42083
#define PRED4_FIELD_OFFSETf 42084
#define PRED4_HI_DATAf 42085
#define PRED4_LO_MASKf 42086
#define PRED4_METAf 42087
#define PRED4_RANGEf 42088
#define PRED5_FIELD_OFFSETf 42089
#define PRED5_HI_DATAf 42090
#define PRED5_LO_MASKf 42091
#define PRED5_METAf 42092
#define PRED5_RANGEf 42093
#define PRED6_FIELD_OFFSETf 42094
#define PRED6_HI_DATAf 42095
#define PRED6_LO_MASKf 42096
#define PRED6_METAf 42097
#define PRED6_RANGEf 42098
#define PRED7_FIELD_OFFSETf 42099
#define PRED7_HI_DATAf 42100
#define PRED7_LO_MASKf 42101
#define PRED7_METAf 42102
#define PRED7_RANGEf 42103
#define PRED8_FIELD_OFFSETf 42104
#define PRED8_HI_DATAf 42105
#define PRED8_LO_MASKf 42106
#define PRED8_METAf 42107
#define PRED8_RANGEf 42108
#define PRED9_FIELD_OFFSETf 42109
#define PRED9_HI_DATAf 42110
#define PRED9_LO_MASKf 42111
#define PRED9_METAf 42112
#define PRED9_RANGEf 42113
#define PREFETCHCTLf 42114
#define PREFETCHTHRESHf 42115
#define PREFETCH_BURST_SIZEf 42116
#define PREFETCH_ENf 42117
#define PREFETCH_OFFSETf 42118
#define PREFIX0f 42119
#define PREFIX1f 42120
#define PREFIX2f 42121
#define PREFIX3f 42122
#define PREFIX4f 42123
#define PREFIX5f 42124
#define PREFIX6f 42125
#define PREFIXES_PER_BUCKETf 42126
#define PREFIX_LENf 42127
#define PREFIX_LENGTHf 42128
#define PREMATURE_EXPORT_ENABLEf 42129
#define PREREADf 42130
#define PRESCALEf 42131
#define PRESCALERf 42132
#define PRESCALER_Gf 42133
#define PRESCALER_Wf 42134
#define PRESERVE_CPU_TAGf 42135
#define PRESERVE_DOT1Pf 42136
#define PRESERVE_DSCPf 42137
#define PRESERVE_SECTAGf 42138
#define PREV_BUFFER_IDf 42139
#define PREV_DTYPEf 42140
#define PREV_EPOCH_STATEf 42141
#define PREV_FAILOVERf 42142
#define PREV_PAGEf 42143
#define PRGCELLCNTf 42144
#define PRGCELLCNTOf 42145
#define PRGCNTMSKf 42146
#define PRGCNTQf 42147
#define PRGCTRLCELLCNTf 42148
#define PRGCTRLCELLCNTOf 42149
#define PRGE_DATA_ENTRYf 42150
#define PRGE_DATA_INITIATE_PAR_ERRf 42151
#define PRGE_DATA_PARITY_ERR_MASKf 42152
#define PRGE_INSTRUCTION_0_INITIATE_PAR_ERRf 42153
#define PRGE_INSTRUCTION_0_PARITY_ERR_MASKf 42154
#define PRGE_INSTRUCTION_10_INITIATE_PAR_ERRf 42155
#define PRGE_INSTRUCTION_10_PARITY_ERR_MASKf 42156
#define PRGE_INSTRUCTION_11_INITIATE_PAR_ERRf 42157
#define PRGE_INSTRUCTION_11_PARITY_ERR_MASKf 42158
#define PRGE_INSTRUCTION_1_INITIATE_PAR_ERRf 42159
#define PRGE_INSTRUCTION_1_PARITY_ERR_MASKf 42160
#define PRGE_INSTRUCTION_2_INITIATE_PAR_ERRf 42161
#define PRGE_INSTRUCTION_2_PARITY_ERR_MASKf 42162
#define PRGE_INSTRUCTION_3_INITIATE_PAR_ERRf 42163
#define PRGE_INSTRUCTION_3_PARITY_ERR_MASKf 42164
#define PRGE_INSTRUCTION_4_INITIATE_PAR_ERRf 42165
#define PRGE_INSTRUCTION_4_PARITY_ERR_MASKf 42166
#define PRGE_INSTRUCTION_5_INITIATE_PAR_ERRf 42167
#define PRGE_INSTRUCTION_5_PARITY_ERR_MASKf 42168
#define PRGE_INSTRUCTION_6_INITIATE_PAR_ERRf 42169
#define PRGE_INSTRUCTION_6_PARITY_ERR_MASKf 42170
#define PRGE_INSTRUCTION_7_INITIATE_PAR_ERRf 42171
#define PRGE_INSTRUCTION_7_PARITY_ERR_MASKf 42172
#define PRGE_INSTRUCTION_8_INITIATE_PAR_ERRf 42173
#define PRGE_INSTRUCTION_8_PARITY_ERR_MASKf 42174
#define PRGE_INSTRUCTION_9_INITIATE_PAR_ERRf 42175
#define PRGE_INSTRUCTION_9_PARITY_ERR_MASKf 42176
#define PRGE_PP_PROFILEf 42177
#define PRGE_PP_PROFILE_MASKf 42178
#define PRGE_PROFILEf 42179
#define PRGE_TM_PROFILEf 42180
#define PRGE_TM_PROFILE_MASKf 42181
#define PRGE_VARf 42182
#define PRGIQMRPRTCOUNTERf 42183
#define PRGIQMRPRTCOUNTEROVERFLOWf 42184
#define PRG_CELL_CNT_AOPf 42185
#define PRG_CELL_CNT_AOSf 42186
#define PRG_CELL_CNT_APf 42187
#define PRG_CELL_CNT_ASf 42188
#define PRG_CELL_CNT_BOPf 42189
#define PRG_CELL_CNT_BOSf 42190
#define PRG_CELL_CNT_BPf 42191
#define PRG_CELL_CNT_BSf 42192
#define PRG_CNT_MSKf 42193
#define PRG_CNT_Qf 42194
#define PRG_CTRL_CELL_CNTf 42195
#define PRG_CTRL_CELL_CNT_OVFf 42196
#define PRG_IQM_RPRT_COUNTERf 42197
#define PRG_IQM_RPRT_COUNTER_OVERFLOWf 42198
#define PRIf 42199
#define PRI0f 42200
#define PRI0_BKPf 42201
#define PRI0_DROPENDPOINTf 42202
#define PRI0_DROPSTARTPOINTf 42203
#define PRI0_GRPf 42204
#define PRI0_LIMITf 42205
#define PRI0_MAPPING_COSf 42206
#define PRI0_MARKEDf 42207
#define PRI0_MAXDROPRATEf 42208
#define PRI0_XOFF_STATUSf 42209
#define PRI1f 42210
#define PRI10f 42211
#define PRI10_BKPf 42212
#define PRI10_GRPf 42213
#define PRI10_LIMITf 42214
#define PRI10_MAPPING_COSf 42215
#define PRI10_XOFF_STATUSf 42216
#define PRI11f 42217
#define PRI11_BKPf 42218
#define PRI11_GRPf 42219
#define PRI11_LIMITf 42220
#define PRI11_MAPPING_COSf 42221
#define PRI11_XOFF_STATUSf 42222
#define PRI12f 42223
#define PRI12_BKPf 42224
#define PRI12_GRPf 42225
#define PRI12_LIMITf 42226
#define PRI12_MAPPING_COSf 42227
#define PRI12_XOFF_STATUSf 42228
#define PRI13f 42229
#define PRI13_BKPf 42230
#define PRI13_GRPf 42231
#define PRI13_LIMITf 42232
#define PRI13_MAPPING_COSf 42233
#define PRI13_XOFF_STATUSf 42234
#define PRI14f 42235
#define PRI14_BKPf 42236
#define PRI14_GRPf 42237
#define PRI14_LIMITf 42238
#define PRI14_MAPPING_COSf 42239
#define PRI14_XOFF_STATUSf 42240
#define PRI15f 42241
#define PRI15_0_BKPf 42242
#define PRI15_BKPf 42243
#define PRI15_GRPf 42244
#define PRI15_LIMITf 42245
#define PRI15_MAPPING_COSf 42246
#define PRI15_XOFF_STATUSf 42247
#define PRI1_BKPf 42248
#define PRI1_GRPf 42249
#define PRI1_LIMITf 42250
#define PRI1_MAPPING_COSf 42251
#define PRI1_XOFF_STATUSf 42252
#define PRI2f 42253
#define PRI2_BKPf 42254
#define PRI2_GRPf 42255
#define PRI2_LIMITf 42256
#define PRI2_MAPPING_COSf 42257
#define PRI2_XOFF_STATUSf 42258
#define PRI3f 42259
#define PRI3_BKPf 42260
#define PRI3_GRPf 42261
#define PRI3_LIMITf 42262
#define PRI3_MAPPING_COSf 42263
#define PRI3_XOFF_STATUSf 42264
#define PRI4f 42265
#define PRI4_BKPf 42266
#define PRI4_GRPf 42267
#define PRI4_LIMITf 42268
#define PRI4_MAPPING_COSf 42269
#define PRI4_XOFF_STATUSf 42270
#define PRI5f 42271
#define PRI5_BKPf 42272
#define PRI5_GRPf 42273
#define PRI5_LIMITf 42274
#define PRI5_MAPPING_COSf 42275
#define PRI5_XOFF_STATUSf 42276
#define PRI6f 42277
#define PRI6_BKPf 42278
#define PRI6_GRPf 42279
#define PRI6_LIMITf 42280
#define PRI6_MAPPING_COSf 42281
#define PRI6_XOFF_STATUSf 42282
#define PRI7f 42283
#define PRI7_BKPf 42284
#define PRI7_GRPf 42285
#define PRI7_LIMITf 42286
#define PRI7_MAPPING_COSf 42287
#define PRI7_XOFF_STATUSf 42288
#define PRI8f 42289
#define PRI8_BKPf 42290
#define PRI8_GRPf 42291
#define PRI8_LIMITf 42292
#define PRI8_MAPPING_COSf 42293
#define PRI8_XOFF_STATUSf 42294
#define PRI9f 42295
#define PRI9_BKPf 42296
#define PRI9_GRPf 42297
#define PRI9_LIMITf 42298
#define PRI9_MAPPING_COSf 42299
#define PRI9_XOFF_STATUSf 42300
#define PRILUT_ADDRf 42301
#define PRIMARY_FAPD_ID_NOT_VALIDf 42302
#define PRIMARY_FAPD_ID_NOT_VALID_MASKf 42303
#define PRIMEf 42304
#define PRIO2COS_SELf 42305
#define PRIORITYf 42306
#define PRIORITY0_CNGf 42307
#define PRIORITY1_CNGf 42308
#define PRIORITY2_CNGf 42309
#define PRIORITY3_CNGf 42310
#define PRIORITY4_CNGf 42311
#define PRIORITY5_CNGf 42312
#define PRIORITY6_CNGf 42313
#define PRIORITY7_CNGf 42314
#define PRIORITY_BITS_MAPPING_2_FDTf 42315
#define PRIORITY_BITS_MAP_2_FDTf 42316
#define PRIORITY_BMAPf 42317
#define PRIORITY_ENf 42318
#define PRIORITY_IBP_DROP_STATEf 42319
#define PRIORITY_LEVEL_INTID_Nf 42320
#define PRIORITY_PROFILE_FCf 42321
#define PRIORITY_THRESH0f 42322
#define PRIORITY_THRESH1f 42323
#define PRIORITY_THRESH2f 42324
#define PRIORITY_THRESH3f 42325
#define PRIO_0f 42326
#define PRIO_1f 42327
#define PRIO_2f 42328
#define PRIO_3f 42329
#define PRIO_4f 42330
#define PRIO_5f 42331
#define PRIO_6f 42332
#define PRIO_7f 42333
#define PRIO_8f 42334
#define PRIO_9f 42335
#define PRIPORT_0f 42336
#define PRIPORT_1f 42337
#define PRIPORT_2f 42338
#define PRIPORT_3f 42339
#define PRIPORT_4f 42340
#define PRIPORT_5f 42341
#define PRIPORT_6f 42342
#define PRIPORT_7f 42343
#define PRIQ_IDf 42344
#define PRIQ_TRIGGEREDf 42345
#define PRIUPD1f 42346
#define PRIUPD2f 42347
#define PRIUPD3f 42348
#define PRIVATEVLANDISCARDf 42349
#define PRIVATEVLANFILTERf 42350
#define PRIVATE_VLAN_FILTERf 42351
#define PRIVATE_VLAN_INTf 42352
#define PRIVATE_VLAN_INT_MASKf 42353
#define PRIV_ACCESS_MODEf 42354
#define PRI_0f 42355
#define PRI_1f 42356
#define PRI_2f 42357
#define PRI_3f 42358
#define PRI_BITMAPf 42359
#define PRI_BKPf 42360
#define PRI_BMPf 42361
#define PRI_CNG_FNf 42362
#define PRI_CNG_MAP_PMf 42363
#define PRI_CNG_MAP_TMf 42364
#define PRI_CNG_MAP_WWf 42365
#define PRI_FIFO_OVERFLOWf 42366
#define PRI_FIFO_OVERFLOW_DISINTf 42367
#define PRI_GRPf 42368
#define PRI_MAPf 42369
#define PRI_MAPPINGf 42370
#define PRI_MAP_MEM_TMf 42371
#define PRI_MAP_PAR_ENf 42372
#define PRI_MASKf 42373
#define PRI_MODEf 42374
#define PRI_PDAf 42375
#define PRI_PGf 42376
#define PRI_PORT_SELf 42377
#define PRI_QUEUE_0f 42378
#define PRI_QUEUE_1f 42379
#define PRI_STATUSf 42380
#define PRI_STATUS_DISINTf 42381
#define PRI_STBf 42382
#define PRI_TMf 42383
#define PRI_UPD_FIFO_OVERFLOWf 42384
#define PRI_UPD_FIFO_OVERFLOW_DISINTf 42385
#define PRI_UPD_FIFO_PURGEDf 42386
#define PRI_UPD_FIFO_PURGED_DISINTf 42387
#define PRI_UPD_FIFO_UNDERRUNf 42388
#define PRI_UPD_FIFO_UNDERRUN_DISINTf 42389
#define PRI_VALUEf 42390
#define PRM_ALTO_Af 42391
#define PRM_ALTO_A_MASKf 42392
#define PRM_ALTO_Bf 42393
#define PRM_ALTO_B_MASKf 42394
#define PRM_CELL_IN_CNTf 42395
#define PRM_CELL_IN_CNT_Of 42396
#define PRM_CELL_OUT_CNTf 42397
#define PRM_CELL_OUT_CNT_Of 42398
#define PRM_CPUDATACELLFNE_A_0f 42399
#define PRM_CPUDATACELLFNE_A_0_MASKf 42400
#define PRM_CPUDATACELLFNE_A_1f 42401
#define PRM_CPUDATACELLFNE_A_1_MASKf 42402
#define PRM_CPUDATACELLFNE_B_0f 42403
#define PRM_CPUDATACELLFNE_B_0_MASKf 42404
#define PRM_CPUDATACELLFNE_B_1f 42405
#define PRM_CPUDATACELLFNE_B_1_MASKf 42406
#define PRM_CPU_DATA_CELL_Af 42407
#define PRM_CPU_DATA_CELL_Bf 42408
#define PRM_CPU_DATA_CELL_Cf 42409
#define PRM_CPU_DATA_CELL_Df 42410
#define PRM_CPU_DATA_CELL_FOA_0f 42411
#define PRM_CPU_DATA_CELL_FOA_1f 42412
#define PRM_CPU_DATA_CELL_FOB_0f 42413
#define PRM_CPU_DATA_CELL_FOB_1f 42414
#define PRM_ECC_1B_ERR_ADDRf 42415
#define PRM_ECC_1B_ERR_ADDR_VALIDf 42416
#define PRM_ECC_1B_ERR_CNTf 42417
#define PRM_ECC_1B_ERR_CNT_OVERFLOWf 42418
#define PRM_ECC_1B_ERR_INTf 42419
#define PRM_ECC_1B_ERR_INT_MASKf 42420
#define PRM_ECC_2B_ERR_ADDRf 42421
#define PRM_ECC_2B_ERR_ADDR_VALIDf 42422
#define PRM_ECC_2B_ERR_CNTf 42423
#define PRM_ECC_2B_ERR_CNT_OVERFLOWf 42424
#define PRM_ECC_2B_ERR_INTf 42425
#define PRM_ECC_2B_ERR_INT_MASKf 42426
#define PRM_ERROR_FILTER_CNTf 42427
#define PRM_ERROR_FILTER_CNT_Of 42428
#define PRM_FDRA_FILRTER_DROPP_INT_Af 42429
#define PRM_FDRA_FILRTER_DROPP_INT_A_MASKf 42430
#define PRM_FDRA_FILRTER_DROPP_INT_Bf 42431
#define PRM_FDRA_FILRTER_DROPP_INT_B_MASKf 42432
#define PRM_FDRA_IFMA_ECC_1B_ERR_MASKf 42433
#define PRM_FDRA_IFMA_ECC_2B_ERR_MASKf 42434
#define PRM_FDRA_IFMB_ECC_1B_ERR_MASKf 42435
#define PRM_FDRA_IFMB_ECC_2B_ERR_MASKf 42436
#define PRM_FDRA_ITMA_ECC_1B_ERR_MASKf 42437
#define PRM_FDRA_ITMA_ECC_2B_ERR_MASKf 42438
#define PRM_FDRA_ITMA_INITIATE_ECC_1B_ERRf 42439
#define PRM_FDRA_ITMA_INITIATE_ECC_2B_ERRf 42440
#define PRM_FDRA_ITMB_ECC_1B_ERR_MASKf 42441
#define PRM_FDRA_ITMB_ECC_2B_ERR_MASKf 42442
#define PRM_FDRA_ITMB_INITIATE_ECC_1B_ERRf 42443
#define PRM_FDRA_ITMB_INITIATE_ECC_2B_ERRf 42444
#define PRM_FDRA_OUT_OF_SYNCf 42445
#define PRM_FDRA_OUT_OF_SYNC_MASKf 42446
#define PRM_FDRA_UN_EXP_CELLf 42447
#define PRM_FDRB_FILRTER_DROPP_INT_Af 42448
#define PRM_FDRB_FILRTER_DROPP_INT_A_MASKf 42449
#define PRM_FDRB_FILRTER_DROPP_INT_Bf 42450
#define PRM_FDRB_FILRTER_DROPP_INT_B_MASKf 42451
#define PRM_FDRB_IFMA_ECC_1B_ERR_MASKf 42452
#define PRM_FDRB_IFMA_ECC_2B_ERR_MASKf 42453
#define PRM_FDRB_IFMB_ECC_1B_ERR_MASKf 42454
#define PRM_FDRB_IFMB_ECC_2B_ERR_MASKf 42455
#define PRM_FDRB_ITMA_ECC_1B_ERR_MASKf 42456
#define PRM_FDRB_ITMA_ECC_2B_ERR_MASKf 42457
#define PRM_FDRB_ITMA_INITIATE_ECC_1B_ERRf 42458
#define PRM_FDRB_ITMA_INITIATE_ECC_2B_ERRf 42459
#define PRM_FDRB_ITMB_ECC_1B_ERR_MASKf 42460
#define PRM_FDRB_ITMB_ECC_2B_ERR_MASKf 42461
#define PRM_FDRB_ITMB_INITIATE_ECC_1B_ERRf 42462
#define PRM_FDRB_ITMB_INITIATE_ECC_2B_ERRf 42463
#define PRM_FDRB_OUT_OF_SYNCf 42464
#define PRM_FDRB_OUT_OF_SYNC_MASKf 42465
#define PRM_FDRB_UN_EXP_CELLf 42466
#define PRM_FDR_ADESCCNTO_Af 42467
#define PRM_FDR_ADESCCNTO_Bf 42468
#define PRM_FDR_OUTPUT_OUT_OF_SYNCf 42469
#define PRM_FDR_OUTPUT_OUT_OF_SYNC_MASKf 42470
#define PRM_IFMAFO_Af 42471
#define PRM_IFMAFO_A_MASKf 42472
#define PRM_IFMAFO_Bf 42473
#define PRM_IFMAFO_B_MASKf 42474
#define PRM_IFMBFO_Af 42475
#define PRM_IFMBFO_A_MASKf 42476
#define PRM_IFMBFO_Bf 42477
#define PRM_IFMBFO_B_MASKf 42478
#define PRM_LINK_N_FIFO_STATUSf 42479
#define PRM_MAX_IFMAFFDRAf 42480
#define PRM_MAX_IFMAFFDRBf 42481
#define PRM_MAX_IFMBFFDRAf 42482
#define PRM_MAX_IFMBFFDRBf 42483
#define PRM_MAX_IFMFA_NUM_FDRAf 42484
#define PRM_MAX_IFMFA_NUM_FDRBf 42485
#define PRM_MAX_IFMFB_NUM_FDRAf 42486
#define PRM_MAX_IFMFB_NUM_FDRBf 42487
#define PRM_MFMA_ECC_1B_ERR_MASKf 42488
#define PRM_MFMA_ECC_2B_ERR_MASKf 42489
#define PRM_MFMA_INITIATE_ECC_1B_ERRf 42490
#define PRM_MFMA_INITIATE_ECC_2B_ERRf 42491
#define PRM_MFMB_ECC_1B_ERR_MASKf 42492
#define PRM_MFMB_ECC_2B_ERR_MASKf 42493
#define PRM_MFMB_INITIATE_ECC_1B_ERRf 42494
#define PRM_MFMB_INITIATE_ECC_2B_ERRf 42495
#define PRM_MTMA_ECC_1B_ERR_MASKf 42496
#define PRM_MTMA_ECC_2B_ERR_MASKf 42497
#define PRM_MTMA_INITIATE_ECC_1B_ERRf 42498
#define PRM_MTMA_INITIATE_ECC_2B_ERRf 42499
#define PRM_MTMB_ECC_1B_ERR_MASKf 42500
#define PRM_MTMB_ECC_2B_ERR_MASKf 42501
#define PRM_MTMB_INITIATE_ECC_1B_ERRf 42502
#define PRM_MTMB_INITIATE_ECC_2B_ERRf 42503
#define PRM_PRG_CELL_CNTf 42504
#define PRM_PRG_CELL_CNT_Of 42505
#define PROBTHf 42506
#define PROB_SIGNALSf 42507
#define PROB_THf 42508
#define PROCEDURE_ETHERNET_DEFAULTf 42509
#define PROCESSING_CODEf 42510
#define PROCESSING_PROFILEf 42511
#define PROCESSOR0_ENDIANESSf 42512
#define PROCESSOR1_ENDIANESSf 42513
#define PROCESSOR_SELf 42514
#define PROCESS_LOOPED_BITf 42515
#define PROCESS_VARIABLE_PREAMBLEf 42516
#define PROC_ACCESS_PHYSICALf 42517
#define PROC_ACCESS_RAWf 42518
#define PROC_PORT_IDf 42519
#define PROC_PORT_SEGMENTf 42520
#define PROD_CFGf 42521
#define PROD_CFG_VLDf 42522
#define PROFILEf 42523
#define PROFILEINDEX0f 42524
#define PROFILEINDEX1f 42525
#define PROFILEINDEX2f 42526
#define PROFILEINDEX3f 42527
#define PROFILEPOINTERf 42528
#define PROFILE_0f 42529
#define PROFILE_0_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42530
#define PROFILE_0_MEP_RDI_UPDATE_LOC_ENf 42531
#define PROFILE_0_MEP_RDI_UPDATE_RX_ENf 42532
#define PROFILE_0_PUNT_ENABLEf 42533
#define PROFILE_0_PUNT_RATEf 42534
#define PROFILE_0_RX_STATE_UPDATE_ENf 42535
#define PROFILE_0_SCAN_STATE_UPDATE_ENf 42536
#define PROFILE_1f 42537
#define PROFILE_1_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42538
#define PROFILE_1_MEP_RDI_UPDATE_LOC_ENf 42539
#define PROFILE_1_MEP_RDI_UPDATE_RX_ENf 42540
#define PROFILE_1_PUNT_ENABLEf 42541
#define PROFILE_1_PUNT_RATEf 42542
#define PROFILE_1_RX_STATE_UPDATE_ENf 42543
#define PROFILE_1_SCAN_STATE_UPDATE_ENf 42544
#define PROFILE_2f 42545
#define PROFILE_2_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42546
#define PROFILE_2_MEP_RDI_UPDATE_LOC_ENf 42547
#define PROFILE_2_MEP_RDI_UPDATE_RX_ENf 42548
#define PROFILE_2_PUNT_ENABLEf 42549
#define PROFILE_2_PUNT_RATEf 42550
#define PROFILE_2_RX_STATE_UPDATE_ENf 42551
#define PROFILE_2_SCAN_STATE_UPDATE_ENf 42552
#define PROFILE_3f 42553
#define PROFILE_3_MEP_RDI_UPDATE_LOC_CLEAR_ENf 42554
#define PROFILE_3_MEP_RDI_UPDATE_LOC_ENf 42555
#define PROFILE_3_MEP_RDI_UPDATE_RX_ENf 42556
#define PROFILE_3_PUNT_ENABLEf 42557
#define PROFILE_3_PUNT_RATEf 42558
#define PROFILE_3_RX_STATE_UPDATE_ENf 42559
#define PROFILE_3_SCAN_STATE_UPDATE_ENf 42560
#define PROFILE_4f 42561
#define PROFILE_5f 42562
#define PROFILE_6f 42563
#define PROFILE_7f 42564
#define PROFILE_IDf 42565
#define PROFILE_INDEXf 42566
#define PROFILE_POINTERf 42567
#define PROFILE_POINTER_0f 42568
#define PROFILE_POINTER_1f 42569
#define PROFILE_POINTER_2f 42570
#define PROFILE_POINTER_3f 42571
#define PROFILE_POINTER_4f 42572
#define PROFILE_POINTER_5f 42573
#define PROFILE_POINTER_6f 42574
#define PROFILE_POINTER_7f 42575
#define PROFILE_PTRf 42576
#define PROFILE_SETf 42577
#define PROFILE_TABLE_TMf 42578
#define PROF_0_DMM_RATEf 42579
#define PROF_0_LMM_DA_OUI_PROFILEf 42580
#define PROF_0_LMM_RATEf 42581
#define PROF_0_PIGGYBACK_LMf 42582
#define PROF_0_RDI_GEN_METHODf 42583
#define PROF_10_DMM_RATEf 42584
#define PROF_10_LMM_DA_OUI_PROFILEf 42585
#define PROF_10_LMM_RATEf 42586
#define PROF_10_PIGGYBACK_LMf 42587
#define PROF_10_RDI_GEN_METHODf 42588
#define PROF_11_DMM_RATEf 42589
#define PROF_11_LMM_DA_OUI_PROFILEf 42590
#define PROF_11_LMM_RATEf 42591
#define PROF_11_PIGGYBACK_LMf 42592
#define PROF_11_RDI_GEN_METHODf 42593
#define PROF_12_DMM_RATEf 42594
#define PROF_12_LMM_DA_OUI_PROFILEf 42595
#define PROF_12_LMM_RATEf 42596
#define PROF_12_PIGGYBACK_LMf 42597
#define PROF_12_RDI_GEN_METHODf 42598
#define PROF_13_DMM_RATEf 42599
#define PROF_13_LMM_DA_OUI_PROFILEf 42600
#define PROF_13_LMM_RATEf 42601
#define PROF_13_PIGGYBACK_LMf 42602
#define PROF_13_RDI_GEN_METHODf 42603
#define PROF_14_DMM_RATEf 42604
#define PROF_14_LMM_DA_OUI_PROFILEf 42605
#define PROF_14_LMM_RATEf 42606
#define PROF_14_PIGGYBACK_LMf 42607
#define PROF_14_RDI_GEN_METHODf 42608
#define PROF_15_DMM_RATEf 42609
#define PROF_15_LMM_DA_OUI_PROFILEf 42610
#define PROF_15_LMM_RATEf 42611
#define PROF_15_PIGGYBACK_LMf 42612
#define PROF_15_RDI_GEN_METHODf 42613
#define PROF_1_DMM_RATEf 42614
#define PROF_1_LMM_DA_OUI_PROFILEf 42615
#define PROF_1_LMM_RATEf 42616
#define PROF_1_PIGGYBACK_LMf 42617
#define PROF_1_RDI_GEN_METHODf 42618
#define PROF_2_DMM_RATEf 42619
#define PROF_2_LMM_DA_OUI_PROFILEf 42620
#define PROF_2_LMM_RATEf 42621
#define PROF_2_PIGGYBACK_LMf 42622
#define PROF_2_RDI_GEN_METHODf 42623
#define PROF_3_DMM_RATEf 42624
#define PROF_3_LMM_DA_OUI_PROFILEf 42625
#define PROF_3_LMM_RATEf 42626
#define PROF_3_PIGGYBACK_LMf 42627
#define PROF_3_RDI_GEN_METHODf 42628
#define PROF_4_DMM_RATEf 42629
#define PROF_4_LMM_DA_OUI_PROFILEf 42630
#define PROF_4_LMM_RATEf 42631
#define PROF_4_PIGGYBACK_LMf 42632
#define PROF_4_RDI_GEN_METHODf 42633
#define PROF_5_DMM_RATEf 42634
#define PROF_5_LMM_DA_OUI_PROFILEf 42635
#define PROF_5_LMM_RATEf 42636
#define PROF_5_PIGGYBACK_LMf 42637
#define PROF_5_RDI_GEN_METHODf 42638
#define PROF_6_DMM_RATEf 42639
#define PROF_6_LMM_DA_OUI_PROFILEf 42640
#define PROF_6_LMM_RATEf 42641
#define PROF_6_PIGGYBACK_LMf 42642
#define PROF_6_RDI_GEN_METHODf 42643
#define PROF_7_DMM_RATEf 42644
#define PROF_7_LMM_DA_OUI_PROFILEf 42645
#define PROF_7_LMM_RATEf 42646
#define PROF_7_PIGGYBACK_LMf 42647
#define PROF_7_RDI_GEN_METHODf 42648
#define PROF_8_DMM_RATEf 42649
#define PROF_8_LMM_DA_OUI_PROFILEf 42650
#define PROF_8_LMM_RATEf 42651
#define PROF_8_PIGGYBACK_LMf 42652
#define PROF_8_RDI_GEN_METHODf 42653
#define PROF_9_DMM_RATEf 42654
#define PROF_9_LMM_DA_OUI_PROFILEf 42655
#define PROF_9_LMM_RATEf 42656
#define PROF_9_PIGGYBACK_LMf 42657
#define PROF_9_RDI_GEN_METHODf 42658
#define PROGf 42659
#define PROGEDITORVALUEf 42660
#define PROGFAILf 42661
#define PROGINf 42662
#define PROGOKf 42663
#define PROGRAMf 42664
#define PROGRAM00f 42665
#define PROGRAM01f 42666
#define PROGRAM10f 42667
#define PROGRAM11f 42668
#define PROGRAMADDRESSf 42669
#define PROGRAMINDEXf 42670
#define PROGRAMMABLE_FRAME_LIST_FLAGf 42671
#define PROGRAMMEMINDEXf 42672
#define PROGRAMSELECTIONMAP0f 42673
#define PROGRAMSELECTIONMAP1f 42674
#define PROGRAMSELECTIONMAP2f 42675
#define PROGRAMSELECTIONMAP3f 42676
#define PROGRAMSELECTIONMAP4f 42677
#define PROGRAMSELECTIONMAP5f 42678
#define PROGRAMSELECTIONMAP6f 42679
#define PROGRAMSELECTIONMAP7f 42680
#define PROGRAMTRANSLATIONPROFILEf 42681
#define PROGRAM_ADDRESSf 42682
#define PROGRAM_COUNTERf 42683
#define PROGRAM_GEN_VARf 42684
#define PROGRAM_KEY_GEN_VARf 42685
#define PROGRAM_KEY_GEN_VAR_INITIATE_PAR_ERRf 42686
#define PROGRAM_KEY_GEN_VAR_PARITY_ERR_MASKf 42687
#define PROGRAM_MEM_INDEXf 42688
#define PROGRAM_PAGE_COMPLETEf 42689
#define PROGRAM_POINTERf 42690
#define PROGRAM_SELECTION_PROFILEf 42691
#define PROGRAM_VARf 42692
#define PROGRAM_VERIFY_FLAGf 42693
#define PROGSELf 42694
#define PROGVERIFYFLAGf 42695
#define PROG_BITf 42696
#define PROG_BIT_Sf 42697
#define PROG_BLOCKEDf 42698
#define PROG_CACHE_TR_OPCODEf 42699
#define PROG_DATAf 42700
#define PROG_DIV_CTRLf 42701
#define PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf 42702
#define PROG_IDf 42703
#define PROG_ID_DATAMASKf 42704
#define PROG_ID_VALUEf 42705
#define PROG_MASKf 42706
#define PROG_NOT_CONFIGUREDf 42707
#define PROG_NOT_CONFIGURED_DISINTf 42708
#define PROG_ODD_PLANE_OPCODEf 42709
#define PROG_RESISTERf 42710
#define PROG_RESISTORf 42711
#define PROG_THP_HYS_ENf 42712
#define PROG_THP_INDf 42713
#define PROG_THP_OEBf 42714
#define PROG_THP_PDNf 42715
#define PROG_THP_PUPf 42716
#define PROG_THP_SEL0f 42717
#define PROG_THP_SEL1f 42718
#define PROG_THP_SEL2f 42719
#define PROG_THP_SRCf 42720
#define PROG_TOO_LONGf 42721
#define PROG_TOO_LONG_DISINTf 42722
#define PROG_TR_OPCODEf 42723
#define PROHIBITED_DOT1Pf 42724
#define PROMISCOUS_MODEf 42725
#define PROMIS_ENf 42726
#define PROPERTY_ENABLEf 42727
#define PROPERTY_INDEX_SIZEf 42728
#define PROPERTY_INDEX_STARTf 42729
#define PROPERTY_SEGMENTf 42730
#define PROTf 42731
#define PROTECTEDf 42732
#define PROTECTIONPOINTERf 42733
#define PROTECTION_DATA_DROPf 42734
#define PROTECTION_DATA_DROP_TOCPUf 42735
#define PROTECTION_PACKET_DROPPED_EVENTS_COUNTf 42736
#define PROTECTION_PACKET_EDIT_PROGRAMf 42737
#define PROTECTION_PACKET_HEADERf 42738
#define PROTECTION_PACKET_HEADER_NUM_OF_BYTESf 42739
#define PROTECTION_PATHf 42740
#define PROTECTION_POINTERf 42741
#define PROTECTION_SWITCHING_DROP_OVERIDEf 42742
#define PROTECT_FRAMEf 42743
#define PROTOCOLf 42744
#define PROTOCOL0f 42745
#define PROTOCOL1f 42746
#define PROTOCOLPROFILEf 42747
#define PROTOCOLS_RESULT_PROTOCOL_CODEf 42748
#define PROTOCOL_8021Xf 42749
#define PROTOCOL_IDf 42750
#define PROTOCOL_IPV6_RESULT_PROTOCOL_CODEf 42751
#define PROTOCOL_LAYERf 42752
#define PROTOCOL_MASKf 42753
#define PROTOCOL_PKTf 42754
#define PROTOCOL_PKT_DROPf 42755
#define PROTOCOL_PKT_DROP_DISINTf 42756
#define PROTOCOL_PKT_DROP_SELf 42757
#define PROTOCOL_PKT_INDEXf 42758
#define PROTOCOL_PKT_INDEX_PRECEDENCE_MODEf 42759
#define PROTOCOL_PROFILEf 42760
#define PROTOCOL_SIZEf 42761
#define PROTOCOL_TRAPS_PROFILEf 42762
#define PROT_GROUPf 42763
#define PROT_MODEf 42764
#define PROT_NEXT_HOP_INDEXf 42765
#define PROT_NHI_PAR_ERRf 42766
#define PROT_NHI_PMf 42767
#define PROT_NHI_TMf 42768
#define PROT_TYPEf 42769
#define PROXY__CLASS_IDf 42770
#define PROXY__DVPf 42771
#define PROXY__DVP_VALIDf 42772
#define PROXY__EH_QUEUE_TAGf 42773
#define PROXY__EH_TAG_TYPEf 42774
#define PROXY__EH_TMf 42775
#define PROXY__ETAG_DEf 42776
#define PROXY__ETAG_DOT1P_MAPPING_PTRf 42777
#define PROXY__ETAG_PCPf 42778
#define PROXY__ETAG_PCP_DE_SOURCEf 42779
#define PROXY__FLEX_CTR_BASE_COUNTER_IDXf 42780
#define PROXY__FLEX_CTR_OFFSET_MODEf 42781
#define PROXY__FLEX_CTR_POOL_NUMBERf 42782
#define PROXY__HG_ADD_SYS_RSVD_VIDf 42783
#define PROXY__HG_CHANGE_DESTINATIONf 42784
#define PROXY__HG_HDR_SELf 42785
#define PROXY__HG_L3_OVERRIDEf 42786
#define PROXY__HG_LEARN_OVERRIDEf 42787
#define PROXY__HG_MC_DST_MODIDf 42788
#define PROXY__HG_MC_DST_PORT_NUMf 42789
#define PROXY__HG_MODIFY_ENABLEf 42790
#define PROXY__INTF_NUMf 42791
#define PROXY__MAC_DA_PROFILE_INDEXf 42792
#define PROXY__RESERVEDf 42793
#define PROXY__RESERVED_0f 42794
#define PROXY__RESERVED_1f 42795
#define PROXY__RESERVED_2f 42796
#define PROXY__RESERVED_3f 42797
#define PROXY__RESERVED_4f 42798
#define PROXY__RSVD_DVPf 42799
#define PROXY__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 42800
#define PROXY__RSVD_FLEX_CTR_POOL_NUMBERf 42801
#define PROXY__RSVD_MAC_DA_PROFILE_INDEXf 42802
#define PROXY__USE_VINTF_CTR_IDXf 42803
#define PROXY__VINTF_CTR_IDXf 42804
#define PROXY__VNTAG_ACTIONSf 42805
#define PROXY__VNTAG_DST_VIFf 42806
#define PROXY__VNTAG_FORCE_Lf 42807
#define PROXY__VNTAG_Pf 42808
#define PRPSOPCNTOVFINTf 42809
#define PRP_SOP_CNTf 42810
#define PRP_SOP_CNT_OVFf 42811
#define PRP_SOP_IN_MOPf 42812
#define PRP_SOP_IN_MOP_MASKf 42813
#define PRRf 42814
#define PRSf 42815
#define PRSCf 42816
#define PRSRINTERRUPTf 42817
#define PRSRINTERRUPTMASKf 42818
#define PRT_ENABLEf 42819
#define PRUNE_CPU_COSf 42820
#define PRUNE_ENABLEf 42821
#define PRUNE_ENABLE_BITMAPf 42822
#define PRUNE_TOCPUf 42823
#define PSf 42824
#define PSDD_PAR_ERRORf 42825
#define PSDD_PAR_ERROR_INITf 42826
#define PSDD_PAR_ERROR_MASKf 42827
#define PSDT_PAR_ERRORf 42828
#define PSDT_PAR_ERROR_INITf 42829
#define PSDT_PAR_ERROR_MASKf 42830
#define PSIG0f 42831
#define PSIG1f 42832
#define PSIG2f 42833
#define PSIG3f 42834
#define PSIG4f 42835
#define PSMf 42836
#define PSMVDDf 42837
#define PSM_DCM_0f 42838
#define PSM_DCM_1f 42839
#define PSM_DCM_2f 42840
#define PSM_DCM_3f 42841
#define PSM_DCM_4f 42842
#define PSM_DCM_5f 42843
#define PSM_DCM_6f 42844
#define PSM_DCM_7f 42845
#define PSM_PM_0f 42846
#define PSM_PM_1f 42847
#define PSM_PM_2f 42848
#define PSM_PM_3f 42849
#define PSM_PM_4f 42850
#define PSM_PM_5f 42851
#define PSM_PM_6f 42852
#define PSM_PM_7f 42853
#define PSM_RAM0_DCMf 42854
#define PSM_RAM0_PMf 42855
#define PSM_RAM0_TMf 42856
#define PSM_RAM1_DCMf 42857
#define PSM_RAM1_PMf 42858
#define PSM_RAM1_TMf 42859
#define PSM_RAM2_DCMf 42860
#define PSM_RAM2_PMf 42861
#define PSM_RAM2_TMf 42862
#define PSM_RAM3_DCMf 42863
#define PSM_RAM3_PMf 42864
#define PSM_RAM3_TMf 42865
#define PSM_RAM4_DCMf 42866
#define PSM_RAM4_PMf 42867
#define PSM_RAM4_TMf 42868
#define PSM_RAM5_DCMf 42869
#define PSM_RAM5_PMf 42870
#define PSM_RAM5_TMf 42871
#define PSM_RAM6_DCMf 42872
#define PSM_RAM6_PMf 42873
#define PSM_RAM6_TMf 42874
#define PSM_RAM7_DCMf 42875
#define PSM_RAM7_PMf 42876
#define PSM_RAM7_TMf 42877
#define PSM_TM_0f 42878
#define PSM_TM_1f 42879
#define PSM_TM_2f 42880
#define PSM_TM_3f 42881
#define PSM_TM_4f 42882
#define PSM_TM_5f 42883
#define PSM_TM_6f 42884
#define PSM_TM_7f 42885
#define PSM_VDDf 42886
#define PSSf 42887
#define PSSCf 42888
#define PSST_PAR_ERRORf 42889
#define PSST_PAR_ERROR_INITf 42890
#define PSST_PAR_ERROR_MASKf 42891
#define PSW_PAR_ERRORf 42892
#define PSW_PAR_ERROR_INITf 42893
#define PSW_PAR_ERROR_MASKf 42894
#define PS_1P_PRIORITY_MODE_BITMAPf 42895
#define PS_2P_PRIORITY_MODE_BITMAPf 42896
#define PS_MODEf 42897
#define PTf 42898
#define PT0_RESET_Nf 42899
#define PT1_RESET_Nf 42900
#define PT2PT_ENf 42901
#define PTABLE_TMf 42902
#define PTAP_ADJf 42903
#define PTC_INFO_INITIATE_PAR_ERRf 42904
#define PTC_INFO_PARITY_ERR_MASKf 42905
#define PTC_INFO_PMF_INITIATE_PAR_ERRf 42906
#define PTC_INFO_PMF_PARITY_ERR_MASKf 42907
#define PTC_KEY_GEN_VARf 42908
#define PTC_KEY_GEN_VAR_INITIATE_PAR_ERRf 42909
#define PTC_KEY_GEN_VAR_PARITY_ERR_MASKf 42910
#define PTC_OUTER_HEADER_STARTf 42911
#define PTC_PARSER_PROGRAM_POINTER_CONFIG_INITIATE_PAR_ERRf 42912
#define PTC_PARSER_PROGRAM_POINTER_CONFIG_PARITY_ERR_MASKf 42913
#define PTC_PFQ_0_CONFIG_INITIATE_PAR_ERRf 42914
#define PTC_PFQ_0_CONFIG_PARITY_ERR_MASKf 42915
#define PTC_PROFILEf 42916
#define PTC_PROFILE_MASKf 42917
#define PTC_SYS_PORT_CONFIG_INITIATE_PAR_ERRf 42918
#define PTC_SYS_PORT_CONFIG_PARITY_ERR_MASKf 42919
#define PTC_TT_PROFILEf 42920
#define PTC_TT_PROFILE_MASKf 42921
#define PTC_VIRTUAL_PORT_CONFIG_INITIATE_PAR_ERRf 42922
#define PTC_VIRTUAL_PORT_CONFIG_PARITY_ERR_MASKf 42923
#define PTC_VT_PROFILEf 42924
#define PTC_VT_PROFILE_MASKf 42925
#define PTE0_END_ADDRf 42926
#define PTE0_FORCE_ERRORf 42927
#define PTE0_PAGE_FIFO_ASSERTED_FCf 42928
#define PTE0_PAGE_RD_TRACE_STATUSf 42929
#define PTE0_PAUSE_THRESHf 42930
#define PTE0_RD_REQ_CNTf 42931
#define PTE0_RD_RESP_PAUSE_SEENf 42932
#define PTE0_START_ADDRf 42933
#define PTE1_END_ADDRf 42934
#define PTE1_FORCE_ERRORf 42935
#define PTE1_PAGE_FIFO_ASSERTED_FCf 42936
#define PTE1_PAGE_RD_TRACE_STATUSf 42937
#define PTE1_PAUSE_THRESHf 42938
#define PTE1_RD_REQ_CNTf 42939
#define PTE1_RD_RESP_PAUSE_SEENf 42940
#define PTE1_START_ADDRf 42941
#define PTE2_END_ADDRf 42942
#define PTE2_FORCE_ERRORf 42943
#define PTE2_PAGE_FIFO_ASSERTED_FCf 42944
#define PTE2_PAGE_RD_TRACE_STATUSf 42945
#define PTE2_PAUSE_THRESHf 42946
#define PTE2_RD_REQ_CNTf 42947
#define PTE2_RD_RESP_PAUSE_SEENf 42948
#define PTE2_START_ADDRf 42949
#define PTE_PAGE_FIFO_0f 42950
#define PTE_PAGE_FIFO_0_OVERFLOWf 42951
#define PTE_PAGE_FIFO_0_OVERFLOW_DISINTf 42952
#define PTE_PAGE_FIFO_1f 42953
#define PTE_PAGE_FIFO_1_OVERFLOWf 42954
#define PTE_PAGE_FIFO_1_OVERFLOW_DISINTf 42955
#define PTE_PAGE_FIFO_2f 42956
#define PTE_PAGE_FIFO_2_OVERFLOWf 42957
#define PTE_PAGE_FIFO_2_OVERFLOW_DISINTf 42958
#define PTE_PAGE_FIFO_CTRL_CORRECTED_ERRORf 42959
#define PTE_PAGE_FIFO_CTRL_CORRECTED_ERROR_DISINTf 42960
#define PTE_PAGE_FIFO_CTRL_DISABLE_ECCf 42961
#define PTE_PAGE_FIFO_CTRL_ECC_CORRUPTf 42962
#define PTE_PAGE_FIFO_CTRL_ERROR_ADDRf 42963
#define PTE_PAGE_FIFO_CTRL_UNCORRECTED_ERRORf 42964
#define PTE_PAGE_FIFO_CTRL_UNCORRECTED_ERROR_DISINTf 42965
#define PTE_PAGE_FIFO_DATA_CORRECTED_ERRORf 42966
#define PTE_PAGE_FIFO_DATA_CORRECTED_ERROR_DISINTf 42967
#define PTE_PAGE_FIFO_DATA_DISABLE_ECCf 42968
#define PTE_PAGE_FIFO_DATA_ECC_CORRUPTf 42969
#define PTE_PAGE_FIFO_DATA_ERROR_ADDRf 42970
#define PTE_PAGE_FIFO_DATA_ERROR_BANKf 42971
#define PTE_PAGE_FIFO_DATA_UNCORRECTED_ERRORf 42972
#define PTE_PAGE_FIFO_DATA_UNCORRECTED_ERROR_DISINTf 42973
#define PTE_PAGE_FIFO_INIT_DONEf 42974
#define PTE_PAGE_FIFO_TMf 42975
#define PTMDBGREQf 42976
#define PTMEXTINf 42977
#define PTMEXTOUTf 42978
#define PTMIDLENACKf 42979
#define PTMTRIGGERf 42980
#define PTPCLOCKPDf 42981
#define PTPDELTAEACHMALCLOCKf 42982
#define PTPDELTAEACHPTPCLOCKf 42983
#define PTPGTIMERMODEf 42984
#define PTPPAUSELOCALTIMERf 42985
#define PTPRXSATURATEENf 42986
#define PTPRXTSLCBIASf 42987
#define PTPRX_1588_STAMPINGENf 42988
#define PTPRX_1588_UDPCLRCSENf 42989
#define PTPRX_1588_UDPSTAMPINGENf 42990
#define PTPRX_1588_UDPVLAN1_STAMPINGENf 42991
#define PTPRX_1588_UDPVLAN2_STAMPINGENf 42992
#define PTPRX_1588_VLAN1_STAMPINGENf 42993
#define PTPRX_1588_VLAN2_STAMPINGENf 42994
#define PTPSTAMPINGRESETf 42995
#define PTPSYNCPDf 42996
#define PTPTSLCFORCESYNCf 42997
#define PTPTSLCRESETf 42998
#define PTPTSLCRESETLOADf 42999
#define PTPTSLCSYNCENf 43000
#define PTPTXSATURATEENf 43001
#define PTPTXTSLCBIASf 43002
#define PTPTX_1588_STAMPINGENf 43003
#define PTPTX_1588_UDPCLRCSENf 43004
#define PTPTX_1588_UDPSTAMPINGENf 43005
#define PTPTX_1588_UDPVLAN1_STAMPINGENf 43006
#define PTPTX_1588_UDPVLAN2_STAMPINGENf 43007
#define PTPTX_1588_VLAN1_STAMPINGENf 43008
#define PTPTX_1588_VLAN2_STAMPINGENf 43009
#define PTP_1588_STAMPTIMERENf 43010
#define PTP_LABEL_RANGE_INDEX_1f 43011
#define PTP_LABEL_RANGE_INDEX_2f 43012
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_ENf 43013
#define PTP_LABEL_RANGE_PROFILE_TABLE_PAR_ERRf 43014
#define PTP_LABEL_RANGE_PROFILE_TABLE_TMf 43015
#define PTRf 43016
#define PTR0f 43017
#define PTR1f 43018
#define PTR_0f 43019
#define PTR_1f 43020
#define PTR_2f 43021
#define PTR_3f 43022
#define PTR_DONEf 43023
#define PTR_INFO0f 43024
#define PTR_INFO1f 43025
#define PTR_RANGEf 43026
#define PTSRESETf 43027
#define PTS_RESETf 43028
#define PT_DO_INITf 43029
#define PT_ENABLEf 43030
#define PT_HPTE_CAPPING_MODEf 43031
#define PT_HPTE_DQUEUE_TMf 43032
#define PT_HPTE_EGRESS_BASE_QUEUEf 43033
#define PT_HPTE_EGRESS_HI_PRI_QUEUE_EN0f 43034
#define PT_HPTE_EGRESS_HI_PRI_QUEUE_EN1f 43035
#define PT_HPTE_EGRESS_PORT0_HIPRI_QUEUE_CAPf 43036
#define PT_HPTE_EGRESS_PORT0_HIPRI_QUEUE_ENf 43037
#define PT_HPTE_EGRESS_PORT0_HIPRI_QUEUE_IDf 43038
#define PT_HPTE_EGRESS_PORT1_HIPRI_QUEUE_CAPf 43039
#define PT_HPTE_EGRESS_PORT1_HIPRI_QUEUE_ENf 43040
#define PT_HPTE_EGRESS_PORT1_HIPRI_QUEUE_IDf 43041
#define PT_HPTE_EGRESS_PORT2_HIPRI_QUEUE_CAPf 43042
#define PT_HPTE_EGRESS_PORT2_HIPRI_QUEUE_ENf 43043
#define PT_HPTE_EGRESS_PORT2_HIPRI_QUEUE_IDf 43044
#define PT_HPTE_EGRESS_QUEUE_RANGEf 43045
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_EN0f 43046
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_EN1f 43047
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_ID0f 43048
#define PT_HPTE_EGRESS_REDIRECTION_QUEUE_ID1f 43049
#define PT_HPTE_EGRESS_SPRI0_QUEUE_CAPf 43050
#define PT_HPTE_EGRESS_SPRI0_QUEUE_ENf 43051
#define PT_HPTE_EGRESS_SPRI0_QUEUE_IDf 43052
#define PT_HPTE_EGRESS_SPRI1_QUEUE_CAPf 43053
#define PT_HPTE_EGRESS_SPRI1_QUEUE_ENf 43054
#define PT_HPTE_EGRESS_SPRI1_QUEUE_IDf 43055
#define PT_HPTE_EGRESS_SPRI2_QUEUE_CAPf 43056
#define PT_HPTE_EGRESS_SPRI2_QUEUE_ENf 43057
#define PT_HPTE_EGRESS_SPRI2_QUEUE_IDf 43058
#define PT_HPTE_EGRESS_SPRI3_QUEUE_CAPf 43059
#define PT_HPTE_EGRESS_SPRI3_QUEUE_ENf 43060
#define PT_HPTE_EGRESS_SPRI3_QUEUE_IDf 43061
#define PT_HPTE_EGRESS_SPRI4_QUEUE_CAPf 43062
#define PT_HPTE_EGRESS_SPRI4_QUEUE_ENf 43063
#define PT_HPTE_EGRESS_SPRI4_QUEUE_IDf 43064
#define PT_HPTE_EGRESS_SPRI5_QUEUE_CAPf 43065
#define PT_HPTE_EGRESS_SPRI5_QUEUE_ENf 43066
#define PT_HPTE_EGRESS_SPRI5_QUEUE_IDf 43067
#define PT_HPTE_EGRESS_SPRI6_QUEUE_CAPf 43068
#define PT_HPTE_EGRESS_SPRI6_QUEUE_ENf 43069
#define PT_HPTE_EGRESS_SPRI6_QUEUE_IDf 43070
#define PT_HPTE_EGRESS_SPRI7_QUEUE_CAPf 43071
#define PT_HPTE_EGRESS_SPRI7_QUEUE_ENf 43072
#define PT_HPTE_EGRESS_SPRI7_QUEUE_IDf 43073
#define PT_HPTE_EG_DEQ_RESPONSE_TMf 43074
#define PT_HPTE_EG_OVERFLOW_QIDf 43075
#define PT_HPTE_EG_PORT_ENf 43076
#define PT_HPTE_EG_QM_PREFETCH_TMf 43077
#define PT_HPTE_IG_DEQ_RESPONSE_TMf 43078
#define PT_HPTE_IG_OVERFLOW_QIDf 43079
#define PT_HPTE_IG_PORT_ENf 43080
#define PT_HPTE_IG_QM_PREFETCH_TMf 43081
#define PT_HPTE_INGRESS_BASE_QUEUEf 43082
#define PT_HPTE_INGRESS_HI_PRI_QUEUE_EN0f 43083
#define PT_HPTE_INGRESS_HI_PRI_QUEUE_EN1f 43084
#define PT_HPTE_INGRESS_PORT0_HIPRI_QUEUE_CAPf 43085
#define PT_HPTE_INGRESS_PORT0_HIPRI_QUEUE_ENf 43086
#define PT_HPTE_INGRESS_PORT0_HIPRI_QUEUE_IDf 43087
#define PT_HPTE_INGRESS_PORT1_HIPRI_QUEUE_CAPf 43088
#define PT_HPTE_INGRESS_PORT1_HIPRI_QUEUE_ENf 43089
#define PT_HPTE_INGRESS_PORT1_HIPRI_QUEUE_IDf 43090
#define PT_HPTE_INGRESS_PORT2_HIPRI_QUEUE_CAPf 43091
#define PT_HPTE_INGRESS_PORT2_HIPRI_QUEUE_ENf 43092
#define PT_HPTE_INGRESS_PORT2_HIPRI_QUEUE_IDf 43093
#define PT_HPTE_INGRESS_QUEUE_RANGEf 43094
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_EN0f 43095
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_EN1f 43096
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_ID0f 43097
#define PT_HPTE_INGRESS_REDIRECTION_QUEUE_ID1f 43098
#define PT_HPTE_PP_READ_DATA_MEMA_TMf 43099
#define PT_HPTE_PP_READ_DATA_MEMB_TMf 43100
#define PT_HPTE_PP_RESPONSE_TMf 43101
#define PT_HPTE_QUEUE_CONTEXT_TMf 43102
#define PT_HPTE_WDRR_QUANTUMf 43103
#define PT_HPTE_WDRR_STATE_TMf 43104
#define PT_IPTE_ACTIVE_CLIENT_CALf 43105
#define PT_IPTE_ACTIVE_PORT_CALf 43106
#define PT_IPTE_CLIENT_CAL1_TMf 43107
#define PT_IPTE_CLIENT_CAL_SELf 43108
#define PT_IPTE_CLIENT_CAL_TMf 43109
#define PT_IPTE_CL_CLIENT_TMf 43110
#define PT_IPTE_DEFAULT_CRC_MODEf 43111
#define PT_IPTE_DEQ_DONE_TMf 43112
#define PT_IPTE_GRP0_BASE_QUEUEf 43113
#define PT_IPTE_GRP0_QUEUE_RANGEf 43114
#define PT_IPTE_GRP1_BASE_QUEUEf 43115
#define PT_IPTE_GRP1_QUEUE_RANGEf 43116
#define PT_IPTE_OVERFLOW_QIDf 43117
#define PT_IPTE_OVERSUBSCRIBED_GRP_A_PORT_ENf 43118
#define PT_IPTE_OVERSUBSCRIBED_GRP_B_PORT_ENf 43119
#define PT_IPTE_OVERSUBSCRIBED_GRP_C_PORT_ENf 43120
#define PT_IPTE_PB_PAUSE_THRESHOLDf 43121
#define PT_IPTE_PB_RESUME_THRESHOLDf 43122
#define PT_IPTE_PORT0_BASE_QUEUEf 43123
#define PT_IPTE_PORT0_QUEUE_RANGEf 43124
#define PT_IPTE_PORT12_PORT47_BASE_PORTf 43125
#define PT_IPTE_PORT12_PORT47_BASE_QUEUEf 43126
#define PT_IPTE_PORT1_BASE_QUEUEf 43127
#define PT_IPTE_PORT1_QUEUE_RANGEf 43128
#define PT_IPTE_PORT2_BASE_QUEUEf 43129
#define PT_IPTE_PORT2_QUEUE_RANGEf 43130
#define PT_IPTE_PORT3_PORT47_BASE_PORTf 43131
#define PT_IPTE_PORT3_PORT47_BASE_QUEUEf 43132
#define PT_IPTE_PORT48_PORT50_BASE_PORTf 43133
#define PT_IPTE_PORT48_PORT50_BASE_QUEUEf 43134
#define PT_IPTE_PORT_CAL1_ENf 43135
#define PT_IPTE_PORT_CAL1_END_ADDRf 43136
#define PT_IPTE_PORT_CAL1_TMf 43137
#define PT_IPTE_PORT_CAL_ENf 43138
#define PT_IPTE_PORT_CAL_END_ADDRf 43139
#define PT_IPTE_PORT_CAL_SELf 43140
#define PT_IPTE_PORT_CAL_TMf 43141
#define PT_IPTE_PORT_FIFO_CTRL_TMf 43142
#define PT_IPTE_PORT_FIFO_DATA_TMf 43143
#define PT_IPTE_PORT_REMAP_ENf 43144
#define PT_IPTE_QMAX_ENf 43145
#define PT_IPTE_QMAX_REFRESH_CYCLE_SELf 43146
#define PT_IPTE_QM_DONE_REDUCED_RATEf 43147
#define PT_IPTE_QM_PREFETCH_TMf 43148
#define PT_IPTE_READ_RESP_TMf 43149
#define PT_IPTE_RESIDUAL_TMf 43150
#define PT_IPTE_RRPC_TMf 43151
#define PT_IPTE_SPR0_ENf 43152
#define PT_IPTE_SPR0_IDf 43153
#define PT_IPTE_SPR1_ENf 43154
#define PT_IPTE_SPR1_IDf 43155
#define PT_IPTE_WDRR_ENf 43156
#define PT_IPTE_WDRR_QUANTUMf 43157
#define PT_IPTE_WDRR_STATE_TMf 43158
#define PT_PB_HPTE_PAUSE_DETECTf 43159
#define PT_PB_IPTE_PAUSE_DETECTf 43160
#define PT_PORT_FIFO_INITf 43161
#define PT_PREFETCH_LIMITf 43162
#define PT_PREFETCH_STATEf 43163
#define PT_SOFT_RESET_Nf 43164
#define PT_TREX2_DEBUG_ENABLEf 43165
#define PUBLIC_ENABLEf 43166
#define PULSE_GEN_COUNTf 43167
#define PULSE_GEN_ENABLEf 43168
#define PUNT_COUNTERf 43169
#define PUNT_PROFILEf 43170
#define PUP_ACR_CAL_CTXT_TO_HIGHf 43171
#define PUP_DISABLE_HOLDDOFF_PRI_UPDATES_UNTIL_CUPDf 43172
#define PUP_PAD_GPIO10f 43173
#define PUP_PAD_GPIO11f 43174
#define PUP_PAD_GPIO4f 43175
#define PUP_PAD_GPIO5f 43176
#define PUP_PAD_GPIO6f 43177
#define PUP_PAD_GPIO7f 43178
#define PUP_PAD_GPIO8f 43179
#define PUP_PAD_GPIO9f 43180
#define PUREPf 43181
#define PURE_PADf 43182
#define PURGEf 43183
#define PURGE_BECAUSE_OF_SW_PROGRAMME_IN_PROGRESSf 43184
#define PURGE_BECAUSE_OF_TIMEOUT_IN_PROGRESSf 43185
#define PURGE_BECAUSE_OF_USERIF_RESET_IN_PROGRESSf 43186
#define PURGE_CELLf 43187
#define PURGE_CELL_MASKf 43188
#define PURGE_CELL_VALUEf 43189
#define PURGE_PKT_DROPf 43190
#define PUSHQUEUEACTIVEf 43191
#define PUSHQUEUEACTIVEMASKf 43192
#define PUSHQUEUECMDBYTESf 43193
#define PUSHQUEUECMDBYTESENf 43194
#define PUSHQUEUETYPEf 43195
#define PUSHQUEUETYPEENf 43196
#define PUSHQUEUEWDDELENf 43197
#define PUSH_QUEUE_ACTIVEf 43198
#define PUSH_QUEUE_ACTIVE_MASKf 43199
#define PUSH_QUEUE_CMD_BYTESf 43200
#define PUSH_QUEUE_CMD_BYTES_ENf 43201
#define PUSH_QUEUE_TYPEf 43202
#define PUSH_QUEUE_TYPE_ENf 43203
#define PUSH_QUEUE_WD_DEL_ENf 43204
#define PVALUEf 43205
#define PVLAN_ENABLEf 43206
#define PVLAN_OR_DEFAULT_VID_CONTROLf 43207
#define PVLAN_PORT_TYPEf 43208
#define PVLAN_PRIf 43209
#define PVLAN_PVIDf 43210
#define PVLAN_RPEf 43211
#define PVLAN_UNTAGf 43212
#define PVLAN_VIDf 43213
#define PVLAN_VID_MISMATCH_TOCPUf 43214
#define PVTMON_POWER_DOWNf 43215
#define PVTMON_POWREDOWNf 43216
#define PVTMON_RESET_Nf 43217
#define PVTMON_RSTBf 43218
#define PVTMON_SELECTf 43219
#define PVTTEMP_DATAf 43220
#define PVT_COMP_PAD_ENf 43221
#define PVT_MON_THERMAL_DATAf 43222
#define PVT_MON_THERMAL_DATA_PEAKf 43223
#define PVT_NDRIVE_VALf 43224
#define PVT_ODTRES_VALf 43225
#define PVT_ODT_VALf 43226
#define PVT_PDRIVE_VALf 43227
#define PVT_RESTARTf 43228
#define PVT_SELf 43229
#define PVT_SLEW_VALf 43230
#define PVT_VDACf 43231
#define PWACH_TOCPUf 43232
#define PWDNf 43233
#define PWE_LABELf 43234
#define PWE_PUSH_PROFILEf 43235
#define PWM0_PRESCALEf 43236
#define PWM1_PRESCALEf 43237
#define PWM2_PRESCALEf 43238
#define PWM3_PRESCALEf 43239
#define PWM_ENABLEf 43240
#define PWM_OPENDRAINf 43241
#define PWM_OUT_POLARITYf 43242
#define PWM_RATEf 43243
#define PWN_RATEf 43244
#define PWRCTRLf 43245
#define PWRDNf 43246
#define PWRDN_CH1f 43247
#define PWRDN_CH2f 43248
#define PWRDN_CH3f 43249
#define PWRDN_CK_DRIVERf 43250
#define PWRDOWN_CKEf 43251
#define PWRDOWN_LDO_VOLTSf 43252
#define PWRDOWN_RST_Nf 43253
#define PWRDOWN_SKIP_MRSf 43254
#define PWRDWNf 43255
#define PWRDWN_PLLf 43256
#define PWRUP_RSBf 43257
#define PWRUP_SREFRESH_EXITf 43258
#define PWRUP_WARM_STARTf 43259
#define PWRWDOG_CNTf 43260
#define PWRWDOG_STATf 43261
#define PWR_DWNf 43262
#define PWR_DWN_PLLf 43263
#define PW_CC_TYPEf 43264
#define PW_COUNT_ALLf 43265
#define PW_INIT_COUNTERS_PARITY_ENf 43266
#define PW_INIT_COUNTER_DCMf 43267
#define PW_INIT_COUNTER_PDA_0f 43268
#define PW_INIT_COUNTER_PDA_1f 43269
#define PW_INIT_COUNTER_PDA_2f 43270
#define PW_INIT_COUNTER_PDA_3f 43271
#define PW_INIT_COUNTER_PMf 43272
#define PW_INIT_COUNTER_TMf 43273
#define PW_INIT_NUMf 43274
#define PW_TERM_NUMf 43275
#define PW_TERM_NUM_VALIDf 43276
#define P_CFG_EF_PROPAGATEf 43277
#define P_COUNTf 43278
#define P_EF_HEADf 43279
#define P_EF_HEAD_NE_TAILf 43280
#define P_EF_LIST_HEADf 43281
#define P_EF_LIST_TAILf 43282
#define P_EF_NOT_EMPTYf 43283
#define P_EF_TAILf 43284
#define P_INDICATORf 43285
#define P_L0_MID_PKTf 43286
#define P_L0_MID_PKT_CODEf 43287
#define P_L0_MID_PKT_IDf 43288
#define P_L1_MID_PKTf 43289
#define P_L1_MID_PKT_Af 43290
#define P_L1_MID_PKT_CODEf 43291
#define P_L1_MID_PKT_CODE_Af 43292
#define P_L1_MID_PKT_IDf 43293
#define P_L1_MID_PKT_ID_Af 43294
#define P_L2_MID_PKTf 43295
#define P_L2_MID_PKT_CODEf 43296
#define P_L2_MID_PKT_IDf 43297
#define P_MIN_HEADf 43298
#define P_MIN_HEAD_NE_TAILf 43299
#define P_MIN_LIST_HEADf 43300
#define P_MIN_LIST_TAILf 43301
#define P_MIN_NOT_EMPTYf 43302
#define P_MIN_TAILf 43303
#define P_NUM_SPRIf 43304
#define P_SPRI_EFf 43305
#define P_SPRI_MAX_OKf 43306
#define P_SPRI_MIN_OKf 43307
#define P_SPRI_NOT_EMPTYf 43308
#define P_SPRI_SELECTf 43309
#define P_SPRI_STATUSf 43310
#define P_START_MC_SPRIf 43311
#define P_START_SPRIf 43312
#define P_START_UC_SPRIf 43313
#define P_VECT_SPRI_7_4f 43314
#define P_WERR_0_HEAD_NE_TAILf 43315
#define P_WERR_1_HEAD_NE_TAILf 43316
#define P_WERR_MAX_SCf 43317
#define P_WERR_MAX_SC_NEXTf 43318
#define P_WERR_MAX_SC_RESETf 43319
#define P_WERR_SEQ_NUMf 43320
#define P_WRR_0_NOT_EMPTYf 43321
#define P_WRR_1_NOT_EMPTYf 43322
#define P_WRR_ACTIVE_LIST_POINTERf 43323
#define P_WRR_IN_USEf 43324
#define P_WRR_LIST0_HEADf 43325
#define P_WRR_LIST0_TAILf 43326
#define P_WRR_LIST1_HEADf 43327
#define P_WRR_LIST1_TAILf 43328
#define Q0_ENABLEf 43329
#define Q0_SPIDf 43330
#define Q10_ENABLEf 43331
#define Q10_SPIDf 43332
#define Q11_ENABLEf 43333
#define Q11_SPIDf 43334
#define Q12_ENABLEf 43335
#define Q12_SPIDf 43336
#define Q13_ENABLEf 43337
#define Q13_SPIDf 43338
#define Q14_ENABLEf 43339
#define Q14_SPIDf 43340
#define Q15_ENABLEf 43341
#define Q15_SPIDf 43342
#define Q16_ENABLEf 43343
#define Q16_SPIDf 43344
#define Q17_ENABLEf 43345
#define Q17_SPIDf 43346
#define Q18_ENABLEf 43347
#define Q18_SPIDf 43348
#define Q19_ENABLEf 43349
#define Q19_SPIDf 43350
#define Q1_ENABLEf 43351
#define Q1_SPIDf 43352
#define Q20_ENABLEf 43353
#define Q20_SPIDf 43354
#define Q21_ENABLEf 43355
#define Q21_SPIDf 43356
#define Q22_ENABLEf 43357
#define Q22_SPIDf 43358
#define Q23_ENABLEf 43359
#define Q23_SPIDf 43360
#define Q24_ENABLEf 43361
#define Q24_SPIDf 43362
#define Q25_ENABLEf 43363
#define Q25_SPIDf 43364
#define Q26_ENABLEf 43365
#define Q26_SPIDf 43366
#define Q27_ENABLEf 43367
#define Q27_SPIDf 43368
#define Q28_ENABLEf 43369
#define Q28_SPIDf 43370
#define Q29_ENABLEf 43371
#define Q29_SPIDf 43372
#define Q2_ENABLEf 43373
#define Q2_SPIDf 43374
#define Q30_ENABLEf 43375
#define Q30_SPIDf 43376
#define Q31_ENABLEf 43377
#define Q31_SPIDf 43378
#define Q32_ENABLEf 43379
#define Q32_SPIDf 43380
#define Q33_ENABLEf 43381
#define Q33_SPIDf 43382
#define Q34_ENABLEf 43383
#define Q34_SPIDf 43384
#define Q35_ENABLEf 43385
#define Q35_SPIDf 43386
#define Q36_ENABLEf 43387
#define Q36_SPIDf 43388
#define Q37_ENABLEf 43389
#define Q37_SPIDf 43390
#define Q38_ENABLEf 43391
#define Q38_SPIDf 43392
#define Q39_ENABLEf 43393
#define Q39_SPIDf 43394
#define Q3_ENABLEf 43395
#define Q3_SPIDf 43396
#define Q40_ENABLEf 43397
#define Q40_SPIDf 43398
#define Q41_ENABLEf 43399
#define Q41_SPIDf 43400
#define Q42_ENABLEf 43401
#define Q42_SPIDf 43402
#define Q43_ENABLEf 43403
#define Q43_SPIDf 43404
#define Q44_ENABLEf 43405
#define Q44_SPIDf 43406
#define Q45_ENABLEf 43407
#define Q45_SPIDf 43408
#define Q46_ENABLEf 43409
#define Q46_SPIDf 43410
#define Q47_ENABLEf 43411
#define Q47_SPIDf 43412
#define Q48_ENABLEf 43413
#define Q48_SPIDf 43414
#define Q49_ENABLEf 43415
#define Q49_SPIDf 43416
#define Q4_ENABLEf 43417
#define Q4_SPIDf 43418
#define Q50_ENABLEf 43419
#define Q50_SPIDf 43420
#define Q51_ENABLEf 43421
#define Q51_SPIDf 43422
#define Q52_ENABLEf 43423
#define Q52_SPIDf 43424
#define Q53_ENABLEf 43425
#define Q53_SPIDf 43426
#define Q54_ENABLEf 43427
#define Q54_SPIDf 43428
#define Q55_ENABLEf 43429
#define Q55_SPIDf 43430
#define Q56_ENABLEf 43431
#define Q56_SPIDf 43432
#define Q57_ENABLEf 43433
#define Q57_SPIDf 43434
#define Q58_ENABLEf 43435
#define Q58_SPIDf 43436
#define Q59_ENABLEf 43437
#define Q59_SPIDf 43438
#define Q5_ENABLEf 43439
#define Q5_SPIDf 43440
#define Q60_ENABLEf 43441
#define Q60_SPIDf 43442
#define Q61_ENABLEf 43443
#define Q61_SPIDf 43444
#define Q62_ENABLEf 43445
#define Q62_SPIDf 43446
#define Q63_ENABLEf 43447
#define Q63_SPIDf 43448
#define Q64_ENABLEf 43449
#define Q64_SPIDf 43450
#define Q65_ENABLEf 43451
#define Q65_SPIDf 43452
#define Q66_ENABLEf 43453
#define Q66_SPIDf 43454
#define Q67_ENABLEf 43455
#define Q67_SPIDf 43456
#define Q68_ENABLEf 43457
#define Q68_SPIDf 43458
#define Q69_ENABLEf 43459
#define Q69_SPIDf 43460
#define Q6_ENABLEf 43461
#define Q6_SPIDf 43462
#define Q70_ENABLEf 43463
#define Q70_SPIDf 43464
#define Q71_ENABLEf 43465
#define Q71_SPIDf 43466
#define Q72_ENABLEf 43467
#define Q72_SPIDf 43468
#define Q73_ENABLEf 43469
#define Q73_SPIDf 43470
#define Q7_ENABLEf 43471
#define Q7_SPIDf 43472
#define Q8_ENABLEf 43473
#define Q8_SPIDf 43474
#define Q9_ENABLEf 43475
#define Q9_SPIDf 43476
#define QAVG_CORRECTED_ERRORf 43477
#define QAVG_CORRECTED_ERROR_DISINTf 43478
#define QAVG_CURRENT_FIFO_OVERFLOWf 43479
#define QAVG_CURRENT_FIFO_OVERFLOW_DISINTf 43480
#define QAVG_ENABLEf 43481
#define QAVG_ENABLE_ECCf 43482
#define QAVG_EXPONENTf 43483
#define QAVG_FORCE_UNCORRECTABLE_ERRORf 43484
#define QAVG_GAIN_FIFO_OVERFLOWf 43485
#define QAVG_GAIN_FIFO_OVERFLOW_DISINTf 43486
#define QAVG_MANTISSAf 43487
#define QAVG_MEM_TMf 43488
#define QAVG_PENDING_FIFO_OVERFLOWf 43489
#define QAVG_PENDING_FIFO_OVERFLOW_DISINTf 43490
#define QAVG_QLEN_FIFO_OVERFLOWf 43491
#define QAVG_QLEN_FIFO_OVERFLOW_DISINTf 43492
#define QAVG_TAIL_QUEUEf 43493
#define QAVG_UNCORRECTED_ERRORf 43494
#define QAVG_UNCORRECTED_ERROR_DISINTf 43495
#define QBLOCK_NEXTf 43496
#define QBLOCK_NEXT_ERRORf 43497
#define QBLOCK_NEXT_ERROR_DISINTf 43498
#define QBLOCK_NEXT_VLDf 43499
#define QBUFFSPROFILE_A_CORRECTED_ERRORf 43500
#define QBUFFSPROFILE_A_CORRECTED_ERROR_DISINTf 43501
#define QBUFFSPROFILE_A_UNCORRECTED_ERRORf 43502
#define QBUFFSPROFILE_A_UNCORRECTED_ERROR_DISINTf 43503
#define QBUFFSPROFILE_B_CORRECTED_ERRORf 43504
#define QBUFFSPROFILE_B_CORRECTED_ERROR_DISINTf 43505
#define QBUFFSPROFILE_B_UNCORRECTED_ERRORf 43506
#define QBUFFSPROFILE_B_UNCORRECTED_ERROR_DISINTf 43507
#define QBUFFSPROFILE_ENABLE_ECCf 43508
#define QBUFFSPROFILE_FORCE_UNCORRECTABLE_ERRORf 43509
#define QBUSf 43510
#define QB_SHAREDf 43511
#define QC0_RCVRD_CLK_VALIDf 43512
#define QC1_RCVRD_CLK_VALIDf 43513
#define QC2_RCVRD_CLK_VALIDf 43514
#define QC3_RCVRD_CLK_VALIDf 43515
#define QC4_RCVRD_CLK_VALIDf 43516
#define QC5_RCVRD_CLK_VALIDf 43517
#define QCNEMPTYf 43518
#define QCN_CNM_CHANGE_INNER_CFIf 43519
#define QCN_CNM_CHANGE_INNER_DOT1Pf 43520
#define QCN_CNM_CHANGE_OUTER_CFIf 43521
#define QCN_CNM_CHANGE_OUTER_DOT1Pf 43522
#define QCN_CNM_CNGf 43523
#define QCN_CNM_CPID_MODEf 43524
#define QCN_CNM_CPID_PORT_PREFIXf 43525
#define QCN_CNM_DEFAULT_OUTER_TPIDf 43526
#define QCN_CNM_DEFAULT_OUTER_VLAN_IDf 43527
#define QCN_CNM_INNER_CFIf 43528
#define QCN_CNM_INNER_DOT1Pf 43529
#define QCN_CNM_INTERNAL_PRIORITYf 43530
#define QCN_CNM_MESSAGE_DRAFT_24f 43531
#define QCN_CNM_OUTER_CFIf 43532
#define QCN_CNM_OUTER_DOT1Pf 43533
#define QCN_CNM_PRP_DLF_TO_CPUf 43534
#define QCN_CNM_PRP_TO_CPUf 43535
#define QCN_CNM_RESERVEDf 43536
#define QCN_CNM_SRC_MODIDf 43537
#define QCN_CNM_SRC_PORTf 43538
#define QCN_CNM_SRC_SELf 43539
#define QCN_CNM_SWITCH_MAC_ADDRESSf 43540
#define QCN_CNM_USE_DEFAULT_OUTER_TPIDf 43541
#define QCN_CNM_USE_DEFAULT_OUTER_VLAN_IDf 43542
#define QCN_CNM_VERSIONf 43543
#define QCN_COPYf 43544
#define QCN_CPID_PREFIXf 43545
#define QCN_CP_INDEXf 43546
#define QCN_CP_PORTf 43547
#define QCN_CP_PROFILE_INDEXf 43548
#define QCN_CP_QUEUEf 43549
#define QCN_CP_Q_IDf 43550
#define QCN_DONT_GENf 43551
#define QCN_DO_NOT_GENERATE_CNM_IF_NO_CNTAGf 43552
#define QCN_ENCAPSULATED_PRIORITY_MAPf 43553
#define QCN_MSGf 43554
#define QCN_OPERATION_MODEf 43555
#define QCN_PARITY_CHK_ENf 43556
#define QCN_PARITY_ENf 43557
#define QCN_PAR_ERRf 43558
#define QCN_PAR_ERR_ENf 43559
#define QCN_QNTZ_FBf 43560
#define QCN_Q_DELTAf 43561
#define QCN_Q_OFFSETf 43562
#define QCN_SEND_NULL_CNTAG_IF_NO_CNTAGf 43563
#define QCON_FIFO_EMPTYf 43564
#define QCON_LOCAL_BUSYf 43565
#define QCSELVECf 43566
#define QDCMf 43567
#define QDCMAXf 43568
#define QDCMAX_INITIATE_PAR_ERRf 43569
#define QDCMAX_PARITY_ERR_MASKf 43570
#define QDCM_ECC_1B_ERR_MASKf 43571
#define QDCM_ECC_2B_ERR_MASKf 43572
#define QDCM_INITIATE_ECC_1B_ERRf 43573
#define QDCM_INITIATE_ECC_2B_ERRf 43574
#define QDCT_TABLE_INITIATE_PAR_ERRf 43575
#define QDCT_TABLE_PARITY_ERR_MASKf 43576
#define QDELTAf 43577
#define QDEQDELETEPKTCNTf 43578
#define QDEQDELETEPKTCNTOVFf 43579
#define QDEQPKTCNTf 43580
#define QDEQPKTCNTOVFf 43581
#define QDESCECCERRf 43582
#define QDESCECCERRMASKf 43583
#define QDESCECCONEERRFIXEDf 43584
#define QDESCECCONEERRFIXEDMASKf 43585
#define QDESC_ECC_1B_ERR_MASKf 43586
#define QDESC_ECC_2B_ERR_MASKf 43587
#define QDESC_INITIATE_ECC_1B_ERRf 43588
#define QDESC_INITIATE_ECC_2B_ERRf 43589
#define QDIOPDf 43590
#define QDIORESETf 43591
#define QDIS_FIFO_OVERFLOWf 43592
#define QDIS_FIFO_OVERFLOW_DISINTf 43593
#define QDR3MODEf 43594
#define QDR3RSTf 43595
#define QDRBISTENf 43596
#define QDRCRSTNf 43597
#define QDRDLLMEMf 43598
#define QDRECCBITCORRCNTf 43599
#define QDRECCBITCORRCNTOVFf 43600
#define QDRECCERRCNTf 43601
#define QDRECCERRCNTOVFf 43602
#define QDRECCINTf 43603
#define QDRECCINTMASKf 43604
#define QDRINITf 43605
#define QDRINTMASKf 43606
#define QDRINTREGf 43607
#define QDRLOCKf 43608
#define QDRMEMf 43609
#define QDRPARSELf 43610
#define QDRPLLIPROGf 43611
#define QDRPLLKf 43612
#define QDRPLLMf 43613
#define QDRPLLNf 43614
#define QDRPLLPf 43615
#define QDRPLLRPROGf 43616
#define QDRPLLRSTNf 43617
#define QDRPLLSELf 43618
#define QDRPLLVPROGf 43619
#define QDRPROTECTDISf 43620
#define QDRP_CELL_RESETf 43621
#define QDRP_DROP_STATEf 43622
#define QDRP_QENTRY_RESETf 43623
#define QDRP_RESETf 43624
#define QDRREADRPLYCNTf 43625
#define QDRREADRPLYCNTOVFf 43626
#define QDRSFTERRf 43627
#define QDRSFTERRMASKf 43628
#define QDRVALREADRPLYCNTf 43629
#define QDRVALREADRPLYCNTOVFf 43630
#define QEf 43631
#define QE0_FIFO_DEPTHf 43632
#define QE0_FIFO_MEM_DISABLE_ECCf 43633
#define QE0_FIFO_MEM_ECC_CORRUPTf 43634
#define QE0_FIFO_OVERFLOWf 43635
#define QE0_FIFO_OVERFLOW_DISINTf 43636
#define QE0_FIFO_UNDERFLOWf 43637
#define QE0_FIFO_UNDERFLOW_DISINTf 43638
#define QE10_FIFO_DEPTHf 43639
#define QE10_FIFO_MEM_DISABLE_ECCf 43640
#define QE10_FIFO_MEM_ECC_CORRUPTf 43641
#define QE10_FIFO_OVERFLOWf 43642
#define QE10_FIFO_OVERFLOW_DISINTf 43643
#define QE10_FIFO_UNDERFLOWf 43644
#define QE10_FIFO_UNDERFLOW_DISINTf 43645
#define QE11_FIFO_DEPTHf 43646
#define QE11_FIFO_MEM_DISABLE_ECCf 43647
#define QE11_FIFO_MEM_ECC_CORRUPTf 43648
#define QE11_FIFO_OVERFLOWf 43649
#define QE11_FIFO_OVERFLOW_DISINTf 43650
#define QE11_FIFO_UNDERFLOWf 43651
#define QE11_FIFO_UNDERFLOW_DISINTf 43652
#define QE12_FIFO_DEPTHf 43653
#define QE12_FIFO_MEM_DISABLE_ECCf 43654
#define QE12_FIFO_MEM_ECC_CORRUPTf 43655
#define QE12_FIFO_OVERFLOWf 43656
#define QE12_FIFO_OVERFLOW_DISINTf 43657
#define QE12_FIFO_UNDERFLOWf 43658
#define QE12_FIFO_UNDERFLOW_DISINTf 43659
#define QE13_FIFO_DEPTHf 43660
#define QE13_FIFO_MEM_DISABLE_ECCf 43661
#define QE13_FIFO_MEM_ECC_CORRUPTf 43662
#define QE13_FIFO_OVERFLOWf 43663
#define QE13_FIFO_OVERFLOW_DISINTf 43664
#define QE13_FIFO_UNDERFLOWf 43665
#define QE13_FIFO_UNDERFLOW_DISINTf 43666
#define QE14_FIFO_DEPTHf 43667
#define QE14_FIFO_MEM_DISABLE_ECCf 43668
#define QE14_FIFO_MEM_ECC_CORRUPTf 43669
#define QE14_FIFO_OVERFLOWf 43670
#define QE14_FIFO_OVERFLOW_DISINTf 43671
#define QE14_FIFO_UNDERFLOWf 43672
#define QE14_FIFO_UNDERFLOW_DISINTf 43673
#define QE15_FIFO_DEPTHf 43674
#define QE15_FIFO_MEM_DISABLE_ECCf 43675
#define QE15_FIFO_MEM_ECC_CORRUPTf 43676
#define QE15_FIFO_OVERFLOWf 43677
#define QE15_FIFO_OVERFLOW_DISINTf 43678
#define QE15_FIFO_UNDERFLOWf 43679
#define QE15_FIFO_UNDERFLOW_DISINTf 43680
#define QE1_FIFO_DEPTHf 43681
#define QE1_FIFO_MEM_DISABLE_ECCf 43682
#define QE1_FIFO_MEM_ECC_CORRUPTf 43683
#define QE1_FIFO_OVERFLOWf 43684
#define QE1_FIFO_OVERFLOW_DISINTf 43685
#define QE1_FIFO_UNDERFLOWf 43686
#define QE1_FIFO_UNDERFLOW_DISINTf 43687
#define QE2_FIFO_DEPTHf 43688
#define QE2_FIFO_MEM_DISABLE_ECCf 43689
#define QE2_FIFO_MEM_ECC_CORRUPTf 43690
#define QE2_FIFO_OVERFLOWf 43691
#define QE2_FIFO_OVERFLOW_DISINTf 43692
#define QE2_FIFO_UNDERFLOWf 43693
#define QE2_FIFO_UNDERFLOW_DISINTf 43694
#define QE3_FIFO_DEPTHf 43695
#define QE3_FIFO_MEM_DISABLE_ECCf 43696
#define QE3_FIFO_MEM_ECC_CORRUPTf 43697
#define QE3_FIFO_OVERFLOWf 43698
#define QE3_FIFO_OVERFLOW_DISINTf 43699
#define QE3_FIFO_UNDERFLOWf 43700
#define QE3_FIFO_UNDERFLOW_DISINTf 43701
#define QE4_FIFO_DEPTHf 43702
#define QE4_FIFO_MEM_DISABLE_ECCf 43703
#define QE4_FIFO_MEM_ECC_CORRUPTf 43704
#define QE4_FIFO_OVERFLOWf 43705
#define QE4_FIFO_OVERFLOW_DISINTf 43706
#define QE4_FIFO_UNDERFLOWf 43707
#define QE4_FIFO_UNDERFLOW_DISINTf 43708
#define QE5_FIFO_DEPTHf 43709
#define QE5_FIFO_MEM_DISABLE_ECCf 43710
#define QE5_FIFO_MEM_ECC_CORRUPTf 43711
#define QE5_FIFO_OVERFLOWf 43712
#define QE5_FIFO_OVERFLOW_DISINTf 43713
#define QE5_FIFO_UNDERFLOWf 43714
#define QE5_FIFO_UNDERFLOW_DISINTf 43715
#define QE6_FIFO_DEPTHf 43716
#define QE6_FIFO_MEM_DISABLE_ECCf 43717
#define QE6_FIFO_MEM_ECC_CORRUPTf 43718
#define QE6_FIFO_OVERFLOWf 43719
#define QE6_FIFO_OVERFLOW_DISINTf 43720
#define QE6_FIFO_UNDERFLOWf 43721
#define QE6_FIFO_UNDERFLOW_DISINTf 43722
#define QE7_FIFO_DEPTHf 43723
#define QE7_FIFO_MEM_DISABLE_ECCf 43724
#define QE7_FIFO_MEM_ECC_CORRUPTf 43725
#define QE7_FIFO_OVERFLOWf 43726
#define QE7_FIFO_OVERFLOW_DISINTf 43727
#define QE7_FIFO_UNDERFLOWf 43728
#define QE7_FIFO_UNDERFLOW_DISINTf 43729
#define QE8_FIFO_DEPTHf 43730
#define QE8_FIFO_MEM_DISABLE_ECCf 43731
#define QE8_FIFO_MEM_ECC_CORRUPTf 43732
#define QE8_FIFO_OVERFLOWf 43733
#define QE8_FIFO_OVERFLOW_DISINTf 43734
#define QE8_FIFO_UNDERFLOWf 43735
#define QE8_FIFO_UNDERFLOW_DISINTf 43736
#define QE9_FIFO_DEPTHf 43737
#define QE9_FIFO_MEM_DISABLE_ECCf 43738
#define QE9_FIFO_MEM_ECC_CORRUPTf 43739
#define QE9_FIFO_OVERFLOWf 43740
#define QE9_FIFO_OVERFLOW_DISINTf 43741
#define QE9_FIFO_UNDERFLOWf 43742
#define QE9_FIFO_UNDERFLOW_DISINTf 43743
#define QEMPTYf 43744
#define QENQPKTCNTf 43745
#define QENQPKTCNTOVFf 43746
#define QENTRY_FAP_ERRORf 43747
#define QENTRY_FAP_ERROR_DISINTf 43748
#define QENTRY_LOWER_ERRORf 43749
#define QENTRY_LOWER_ERROR_DISINTf 43750
#define QENTRY_RSVDf 43751
#define QENTRY_UPPER_ERRORf 43752
#define QENTRY_UPPER_ERROR_DISINTf 43753
#define QEN_ACCOUNT_ENf 43754
#define QEN_ALLOC_OVERFLOWf 43755
#define QEN_ALLOC_OVERFLOW_DISINTf 43756
#define QEN_ALLOC_UNDERRUNf 43757
#define QEN_ALLOC_UNDERRUN_DISINTf 43758
#define QEN_SHRf 43759
#define QE_CREDITS_PENDINGf 43760
#define QE_CREDITS_PENDING_DISINTf 43761
#define QE_DS_STATUSf 43762
#define QE_DS_STATUS_DISINTf 43763
#define QE_FIFO_MEM_TMf 43764
#define QE_FIFO_PARITYf 43765
#define QE_FIFO_PARITY_DISINTf 43766
#define QE_FIFO_PARITY_FLIPf 43767
#define QE_INTEROP_ENf 43768
#define QE_PKLT_CRC_ERR_CNT_Af 43769
#define QE_PKLT_CRC_ERR_CNT_Bf 43770
#define QE_TYPEf 43771
#define QE_TYPE_CHANNEL_MASK_A0f 43772
#define QE_TYPE_CHANNEL_MASK_A1f 43773
#define QE_TYPE_CHANNEL_MASK_A2f 43774
#define QE_TYPE_CHANNEL_MASK_A3f 43775
#define QE_TYPE_CHANNEL_MASK_B0f 43776
#define QE_TYPE_CHANNEL_MASK_B1f 43777
#define QE_TYPE_CHANNEL_MASK_B2f 43778
#define QE_TYPE_CHANNEL_MASK_B3f 43779
#define QFABSRANGEf 43780
#define QFB_TMf 43781
#define QFULLDROPCNTf 43782
#define QGIDf 43783
#define QGI_ENABLEf 43784
#define QGPHY0_PLL_LOCKf 43785
#define QGPHY1_PLL_LOCKf 43786
#define QGPHY_EEE_DISABLEf 43787
#define QGPHY_ENABLE_BIAS_10BTEf 43788
#define QGPHY_MODE_SEL_DEFf 43789
#define QGPHY_PLL_LOCKf 43790
#define QGPORT_ENABLEf 43791
#define QGP_RST_Lf 43792
#define QGROUPf 43793
#define QGROUP_COLOR_ENABLE_CELLf 43794
#define QGROUP_LIMIT_ENABLEf 43795
#define QGROUP_VALIDf 43796
#define QG_ENf 43797
#define QHEAD_BUFFER_PTRf 43798
#define QIDf 43799
#define QID_BASEf 43800
#define QID_FIFO_EMPTYf 43801
#define QID_HOQ_EMPTYf 43802
#define QID_MASKf 43803
#define QKB_DLLDSKW_LOCKEDf 43804
#define QK_DLLDSK_LOCKEDf 43805
#define QLENf 43806
#define QLENGTHf 43807
#define QLENSHD_TMf 43808
#define QLENSHD_TM0f 43809
#define QLENSHD_TM1f 43810
#define QLENSHD_TM2f 43811
#define QLENSHD_TM3f 43812
#define QLEN_SHD_MEMf 43813
#define QLL_ECC_ERROR_ADDRESSf 43814
#define QLL_ERROR_POINTERf 43815
#define QLL_ERROR_TYPEf 43816
#define QLOCSRANGEf 43817
#define QMf 43818
#define QMAP0_CORRECTED_ERRORf 43819
#define QMAP0_CORRECTED_ERROR_DISINTf 43820
#define QMAP0_ECC_ERROR_ADDRESSf 43821
#define QMAP0_UNCORRECTED_ERRORf 43822
#define QMAP0_UNCORRECTED_ERROR_DISINTf 43823
#define QMAP1_CORRECTED_ERRORf 43824
#define QMAP1_CORRECTED_ERROR_DISINTf 43825
#define QMAP1_ECC_ERROR_ADDRESSf 43826
#define QMAP1_UNCORRECTED_ERRORf 43827
#define QMAP1_UNCORRECTED_ERROR_DISINTf 43828
#define QMAPLOOKUP_ENABLE_ECCf 43829
#define QMAPLOOKUP_FORCE_UNCORRECTABLE_ERRORf 43830
#define QMAP_MEM_TMf 43831
#define QMA_ENQR_MOLEf 43832
#define QMA_ENQR_STARTf 43833
#define QMA_HALT_DELAYf 43834
#define QMA_HALT_ENf 43835
#define QMA_HALT_MODEf 43836
#define QMA_HALT_STATUSf 43837
#define QMA_LAST_QUEUEf 43838
#define QMA_TREX2_DEBUG_ENABLEf 43839
#define QMB_ENQR_DROP_CODEf 43840
#define QMB_HALT_DELAYf 43841
#define QMB_HALT_ENf 43842
#define QMB_HALT_MODEf 43843
#define QMB_HALT_STATUSf 43844
#define QMB_LAST_QUEUEf 43845
#define QMB_TREX2_DEBUG_ENABLEf 43846
#define QMC_QAVG_FIFO_OVERFLOWf 43847
#define QMC_QAVG_FIFO_OVERFLOW_DISINTf 43848
#define QMC_TREX2_DEBUG_ENABLEf 43849
#define QMIF_ERROR_DEQ_DONE_OUTSTANDINGf 43850
#define QMIF_ERROR_DEQ_DONE_OUTSTANDING_DISINTf 43851
#define QMIN_THD_METf 43852
#define QMIN_THD_MET_CELLf 43853
#define QMIN_THD_MET_PACKETf 43854
#define QMI_DRR_QUANTUM0f 43855
#define QMI_DRR_QUANTUM1f 43856
#define QMI_DRR_QUANTUM2f 43857
#define QMI_DRR_QUANTUM3f 43858
#define QMI_DRR_QUANTUM4f 43859
#define QMI_DRR_QUANTUM5f 43860
#define QMI_DRR_QUANTUM6f 43861
#define QMODEf 43862
#define QMT_PROFILE_PTRf 43863
#define QMXOCQSZf 43864
#define QMXOCRFRSHf 43865
#define QM_0_ECC_1B_ERR_MASKf 43866
#define QM_0_ECC_2B_ERR_MASKf 43867
#define QM_0_INITIATE_ECC_1B_ERRf 43868
#define QM_0_INITIATE_ECC_2B_ERRf 43869
#define QM_1_ECC_1B_ERR_MASKf 43870
#define QM_1_ECC_2B_ERR_MASKf 43871
#define QM_1_INITIATE_ECC_1B_ERRf 43872
#define QM_1_INITIATE_ECC_2B_ERRf 43873
#define QM_2_ECC_1B_ERR_MASKf 43874
#define QM_2_ECC_2B_ERR_MASKf 43875
#define QM_2_INITIATE_ECC_1B_ERRf 43876
#define QM_2_INITIATE_ECC_2B_ERRf 43877
#define QM_3_INITIATE_PAR_ERRf 43878
#define QM_3_PARITY_ERR_MASKf 43879
#define QM_BP_BURST_SIZEf 43880
#define QM_CONTINUATION_CLEARED_TXf 43881
#define QM_CONTINUATION_ERRORf 43882
#define QM_CONTINUATION_ERROR_DISINTf 43883
#define QM_CONTINUATION_ERROR_MASKf 43884
#define QM_CS_ENf 43885
#define QM_DROPf 43886
#define QM_ENABLEf 43887
#define QM_PHASE_SYNCf 43888
#define QM_QS_RATE_READ_STATUSf 43889
#define QM_QS_RATE_READ_STATUS_DISINTf 43890
#define QM_QS_TAG_BP_HALT_ENf 43891
#define QM_RESET_Nf 43892
#define QM_RI_ENABLEf 43893
#define QM_SOFT_RESET_Nf 43894
#define QM_TREX2_DEBUG_ENABLEf 43895
#define QNOTVALIDRJCTf 43896
#define QNOT_VALID_RJCTf 43897
#define QNTZFBf 43898
#define QNTZ_ACT_OFFSETf 43899
#define QNTZ_ACT_OFFSET0f 43900
#define QNTZ_ACT_OFFSET1f 43901
#define QNUMf 43902
#define QNUMCNTSELf 43903
#define QNUMCNTSELENf 43904
#define QNUM_CNT_SELf 43905
#define QNUM_CNT_SEL_ENf 43906
#define QOFFSETf 43907
#define QOS_FIFO_OVERFLOWf 43908
#define QOS_FIFO_OVERFLOW_DISINTf 43909
#define QPACK_MODE_TBL_CORRECTED_ERRORf 43910
#define QPACK_MODE_TBL_CORRECTED_ERROR_DISINTf 43911
#define QPACK_MODE_TBL_ENABLE_ECCf 43912
#define QPACK_MODE_TBL_FORCE_UNCORRECTABLE_ERRORf 43913
#define QPACK_MODE_TBL_UNCORRECTED_ERRORf 43914
#define QPACK_MODE_TBL_UNCORRECTED_ERROR_DISINTf 43915
#define QPACK_MODE_TMf 43916
#define QPAIR_CR_TO_ADDf 43917
#define QPAIR_INDEXf 43918
#define QPAIR_MAX_CREDITf 43919
#define QPAIR_SPR_CAL_LEN_Af 43920
#define QPAIR_SPR_CAL_LEN_Bf 43921
#define QPAIR_SPR_DISf 43922
#define QPAIR_SPR_ENAf 43923
#define QPAIR_SPR_MAX_BURST_Af 43924
#define QPAIR_SPR_MAX_BURST_Bf 43925
#define QPAIR_SPR_RATE_Af 43926
#define QPAIR_SPR_RATE_Bf 43927
#define QPAIR_SPR_RESOLUTIONf 43928
#define QPAIR_SPR_SET_SELf 43929
#define QPKTCNTf 43930
#define QPM_1_INITIATE_PAR_ERRf 43931
#define QPM_1_PARITY_ERR_MASKf 43932
#define QPM_2_INITIATE_PAR_ERRf 43933
#define QPM_2_PARITY_ERR_MASKf 43934
#define QPRISELf 43935
#define QPRISEL_INITIATE_PAR_ERRf 43936
#define QPRISEL_PARITY_ERR_MASKf 43937
#define QP_CBMf 43938
#define QP_PMC_INITIATE_PAR_ERRf 43939
#define QP_PMC_PARITY_ERR_MASKf 43940
#define QP_SCM_INITIATE_PAR_ERRf 43941
#define QP_SCM_PARITY_ERR_MASKf 43942
#define QQSMf 43943
#define QQSMAXf 43944
#define QQSMAX_INITIATE_PAR_ERRf 43945
#define QQSMAX_PARITY_ERR_MASKf 43946
#define QQSM_ECC_1B_ERR_MASKf 43947
#define QQSM_ECC_2B_ERR_MASKf 43948
#define QQSM_INITIATE_ECC_1B_ERRf 43949
#define QQSM_INITIATE_ECC_2B_ERRf 43950
#define QQST_TABLE_INITIATE_PAR_ERRf 43951
#define QQST_TABLE_PARITY_ERR_MASKf 43952
#define QRED_CELL_RESETf 43953
#define QRED_DROP_STATEf 43954
#define QRED_QENTRY_RESETf 43955
#define QRED_RESETf 43956
#define QREVERSEf 43957
#define QROLLOVERf 43958
#define QROLLOVERMASKf 43959
#define QROLL_OVERf 43960
#define QROLL_OVER_MASKf 43961
#define QRSTf 43962
#define QRSVf 43963
#define QRY_CELL_DATA_FIF_WTR_MRKf 43964
#define QSA_HALT_DELAYf 43965
#define QSA_HALT_ENf 43966
#define QSA_HALT_MODEf 43967
#define QSA_HALT_STATUSf 43968
#define QSA_PHASE_SYNCf 43969
#define QSA_QPP_ENABLEf 43970
#define QSA_TREX2_DEBUG_ENABLEf 43971
#define QSB_BAAf 43972
#define QSB_GGPf 43973
#define QSB_HALT_DELAYf 43974
#define QSB_HALT_ENf 43975
#define QSB_HALT_MODEf 43976
#define QSB_HALT_STATUSf 43977
#define QSB_PUPf 43978
#define QSB_QPPf 43979
#define QSB_QPP_HZ_BLOCK_B2B_QUEUEf 43980
#define QSB_QPP_HZ_BLOCK_B2B_SYSPORTf 43981
#define QSB_SHAPERf 43982
#define QSB_SPPf 43983
#define QSB_TREX2_DEBUG_ENABLEf 43984
#define QSGMIIMODEf 43985
#define QSGMII_DEFf 43986
#define QSGMII_RX_TERM_STRAPf 43987
#define QSIZEf 43988
#define QSIZE_4Bf 43989
#define QSIZE_BANDf 43990
#define QSIZE_FRACTIONf 43991
#define QSIZE_REALf 43992
#define QSIZE_SCALING_FACTORf 43993
#define QSIZE_THRESHOLDf 43994
#define QSMf 43995
#define QSPI_CLK_READYf 43996
#define QSPI_CLK_SELf 43997
#define QSPI_S0_SECURITYf 43998
#define QSTRUCT_EMPTY_ERRORf 43999
#define QSTRUCT_EMPTY_ERROR_DISINTf 44000
#define QSTRUCT_INTRf 44001
#define QSTRUCT_INTR_DISINTf 44002
#define QSZRNGTH0f 44003
#define QSZRNGTH1f 44004
#define QSZRNGTH10f 44005
#define QSZRNGTH11f 44006
#define QSZRNGTH12f 44007
#define QSZRNGTH13f 44008
#define QSZRNGTH14f 44009
#define QSZRNGTH2f 44010
#define QSZRNGTH3f 44011
#define QSZRNGTH4f 44012
#define QSZRNGTH5f 44013
#define QSZRNGTH6f 44014
#define QSZRNGTH7f 44015
#define QSZRNGTH8f 44016
#define QSZRNGTH9f 44017
#define QSZTH_INITIATE_PAR_ERRf 44018
#define QSZTH_PARITY_ERR_MASKf 44019
#define QSZ_INITIATE_PAR_ERRf 44020
#define QSZ_PARITY_ERR_MASKf 44021
#define QSZ_RNG_TH_0f 44022
#define QSZ_RNG_TH_1f 44023
#define QSZ_RNG_TH_10f 44024
#define QSZ_RNG_TH_11f 44025
#define QSZ_RNG_TH_12f 44026
#define QSZ_RNG_TH_13f 44027
#define QSZ_RNG_TH_14f 44028
#define QSZ_RNG_TH_2f 44029
#define QSZ_RNG_TH_3f 44030
#define QSZ_RNG_TH_4f 44031
#define QSZ_RNG_TH_5f 44032
#define QSZ_RNG_TH_6f 44033
#define QSZ_RNG_TH_7f 44034
#define QSZ_RNG_TH_8f 44035
#define QSZ_RNG_TH_9f 44036
#define QS_SC_PU_CAPTf 44037
#define QS_SC_PU_MASKf 44038
#define QS_SC_PU_STATUSf 44039
#define QS_SC_PU_STATUS_DISINTf 44040
#define QS_SC_PU_VALUEf 44041
#define QS_SHAPER_LIMIT_ENABLEf 44042
#define QS_TAGBP_THRESHOLDf 44043
#define QS_TO_SC_FIFO_OVERFLOWf 44044
#define QS_TO_SC_FIFO_OVERFLOW_DISINTf 44045
#define QS_TS_QT_HIPRIf 44046
#define QTAIL_BUFFER_PTRf 44047
#define QTHSELf 44048
#define QTMASKf 44049
#define QTOTDSCRDPKTCNTf 44050
#define QTOTDSCRDPKTCNTOVFf 44051
#define QTYPEf 44052
#define QTYPE_INITIATE_PAR_ERRf 44053
#define QTYPE_PARITY_ERR_MASKf 44054
#define QUADFUSEf 44055
#define QUAD_INTERRUPT_REGISTER_TESTf 44056
#define QUAD_PORT_TX_CREDITSf 44057
#define QUAD_SERDES_CTRL_SELf 44058
#define QUAD_SERDES_MDIO_SELf 44059
#define QUALIFIERf 44060
#define QUALIFIER_1_NEXT_PROTOCOLf 44061
#define QUALIFIER_1_NEXT_PROTOCOL_MASKf 44062
#define QUALIFIER_2_NEXT_PROTOCOLf 44063
#define QUALIFIER_2_NEXT_PROTOCOL_MASKf 44064
#define QUALIFIER_3_NEXT_PROTOCOLf 44065
#define QUALIFIER_3_NEXT_PROTOCOL_MASKf 44066
#define QUALIFIER_4_NEXT_PROTOCOLf 44067
#define QUALIFIER_4_NEXT_PROTOCOL_MASKf 44068
#define QUALIFIER_5_NEXT_PROTOCOLf 44069
#define QUALIFIER_5_NEXT_PROTOCOL_MASKf 44070
#define QUALIFIER_AND_MASKf 44071
#define QUALIFIER_MASKf 44072
#define QUALIFIER_OR_MASKf 44073
#define QUALIFIER_SHIFTf 44074
#define QUALITYf 44075
#define QUANTA_TO_ADDf 44076
#define QUANTIZED_PORT_LOADINGf 44077
#define QUANTIZED_PORT_QSIZEf 44078
#define QUENOTEMPTYf 44079
#define QUERYKEYf 44080
#define QUERYPAYLOADf 44081
#define QUERYTRIGGERf 44082
#define QUERY_DATA_FIFO_ECC_1B_ERR_MASKf 44083
#define QUERY_DATA_FIFO_ECC_2B_ERR_MASKf 44084
#define QUERY_DATA_FIFO_INITIATE_ECC_1B_ERRf 44085
#define QUERY_DATA_FIFO_INITIATE_ECC_2B_ERRf 44086
#define QUERY_KEYf 44087
#define QUERY_PAYLOADf 44088
#define QUERY_TRIGGERf 44089
#define QUESIGNATUREf 44090
#define QUEUEf 44091
#define QUEUEDEPTHf 44092
#define QUEUEDEPTH_MASKf 44093
#define QUEUEDEPTH_VALUEf 44094
#define QUEUEDISABLEDf 44095
#define QUEUEEMPTY_CPUPURGEQf 44096
#define QUEUEEMPTY_Q23_TO_Q8f 44097
#define QUEUEEMPTY_Q23_TO_Q9f 44098
#define QUEUEEMPTY_Q24_OR_HGPUGREQf 44099
#define QUEUEEMPTY_Q31_TO_Q24f 44100
#define QUEUEEMPTY_Q31_TO_Q25f 44101
#define QUEUEEMPTY_Q47_TO_Q32f 44102
#define QUEUEEMPTY_Q7_TO_Q0f 44103
#define QUEUEEMPTY_Q8_OR_GEPUGREQf 44104
#define QUEUEENTEREDDELf 44105
#define QUEUEENTEREDDELMASKf 44106
#define QUEUELASTCRTIMEf 44107
#define QUEUENUMBERf 44108
#define QUEUENUMFILTERf 44109
#define QUEUENUMFILTERMASKf 44110
#define QUEUESTATf 44111
#define QUEUETYPEFILTERf 44112
#define QUEUETYPEFILTERMASKf 44113
#define QUEUEVALIDf 44114
#define QUEUE_ACTIONf 44115
#define QUEUE_ADDRESSf 44116
#define QUEUE_ADDRESS_TYPEf 44117
#define QUEUE_AGEf 44118
#define QUEUE_AGED_CNTf 44119
#define QUEUE_AGED_CNT_DISINTf 44120
#define QUEUE_AGED_STATEf 44121
#define QUEUE_AGE_THRESHOLDf 44122
#define QUEUE_ALMOST_EMPTY_THf 44123
#define QUEUE_A_ENf 44124
#define QUEUE_BASEf 44125
#define QUEUE_BITMAPf 44126
#define QUEUE_BST_TMf 44127
#define QUEUE_B_ENf 44128
#define QUEUE_CH_BASEf 44129
#define QUEUE_CONFIG_0Af 44130
#define QUEUE_CONFIG_0Bf 44131
#define QUEUE_CONFIG_0Cf 44132
#define QUEUE_CONFIG_1Af 44133
#define QUEUE_CONFIG_1Bf 44134
#define QUEUE_CONFIG_1Cf 44135
#define QUEUE_CONFIG_TMf 44136
#define QUEUE_COUNT_0f 44137
#define QUEUE_COUNT_1f 44138
#define QUEUE_COUNT_TMf 44139
#define QUEUE_DB_CORRECTED_ERRORf 44140
#define QUEUE_DB_CORRECTED_ERROR_DISINTf 44141
#define QUEUE_DB_ECC_ERROR_ADDRESSf 44142
#define QUEUE_DB_ENABLE_ECCf 44143
#define QUEUE_DB_FORCE_UNCORRECTABLE_ERRORf 44144
#define QUEUE_DB_UNCORRECTED_ERRORf 44145
#define QUEUE_DB_UNCORRECTED_ERROR_DISINTf 44146
#define QUEUE_EARLY_E2E_STATEf 44147
#define QUEUE_ECC_CORRUPTf 44148
#define QUEUE_ENAf 44149
#define QUEUE_ENTERED_DELf 44150
#define QUEUE_ENTERED_DEL_MASKf 44151
#define QUEUE_EN_COR_ERR_RPTf 44152
#define QUEUE_ERROR_TYPEf 44153
#define QUEUE_FC_31_0f 44154
#define QUEUE_FC_63_32f 44155
#define QUEUE_LAST_CR_TIMEf 44156
#define QUEUE_MAP_POINTERf 44157
#define QUEUE_MASKf 44158
#define QUEUE_MAX_31_0f 44159
#define QUEUE_MAX_63_32f 44160
#define QUEUE_MAX_PAGES_DELTAf 44161
#define QUEUE_MC_DB_DP_0_THf 44162
#define QUEUE_MC_DB_DP_1_THf 44163
#define QUEUE_MC_DB_DP_2_THf 44164
#define QUEUE_MC_DB_DP_3_THf 44165
#define QUEUE_MC_PD_RSVD_THf 44166
#define QUEUE_MC_PD_TH_DP_0f 44167
#define QUEUE_MC_PD_TH_DP_1f 44168
#define QUEUE_MC_PD_TH_DP_2f 44169
#define QUEUE_MC_PD_TH_DP_3f 44170
#define QUEUE_MODEf 44171
#define QUEUE_NUMf 44172
#define QUEUE_NUMBERf 44173
#define QUEUE_NUM_FILTERf 44174
#define QUEUE_NUM_FILTER_MASKf 44175
#define QUEUE_NUM_MASKf 44176
#define QUEUE_NUM_VALUEf 44177
#define QUEUE_OFFSETf 44178
#define QUEUE_OFFSET_0Af 44179
#define QUEUE_OFFSET_0Bf 44180
#define QUEUE_OFFSET_0Cf 44181
#define QUEUE_OFFSET_1Af 44182
#define QUEUE_OFFSET_1Bf 44183
#define QUEUE_OFFSET_1Cf 44184
#define QUEUE_OFFSET_PROFILE_INDEXf 44185
#define QUEUE_OFFSET_TMf 44186
#define QUEUE_OUT_OF_BAA_RANGEf 44187
#define QUEUE_OUT_OF_BAA_RANGE_DISINTf 44188
#define QUEUE_OVELOAD_ERRORf 44189
#define QUEUE_OVELOAD_ERROR_DISINTf 44190
#define QUEUE_RANGE_FIRSTf 44191
#define QUEUE_RANGE_LASTf 44192
#define QUEUE_RDf 44193
#define QUEUE_RESUME_0f 44194
#define QUEUE_RESUME_1f 44195
#define QUEUE_RESUME_TMf 44196
#define QUEUE_SELf 44197
#define QUEUE_SET_BASEf 44198
#define QUEUE_TMf 44199
#define QUEUE_TYPEf 44200
#define QUEUE_TYPE_FILTERf 44201
#define QUEUE_TYPE_FILTER_MASKf 44202
#define QUEUE_UC_DB_DIS_THf 44203
#define QUEUE_UC_DB_FC_THf 44204
#define QUEUE_UC_PD_DIS_THf 44205
#define QUEUE_UC_PD_FC_THf 44206
#define QUEUE_VALUEf 44207
#define QUEUE_WRf 44208
#define QUEUE_WR_TYPEf 44209
#define QUE_NOT_EMPTYf 44210
#define QUE_SIGNATUREf 44211
#define QU_CNTR_GRP0f 44212
#define QU_CNTR_GRP1f 44213
#define QU_CNTR_GRP10f 44214
#define QU_CNTR_GRP11f 44215
#define QU_CNTR_GRP12f 44216
#define QU_CNTR_GRP13f 44217
#define QU_CNTR_GRP14f 44218
#define QU_CNTR_GRP15f 44219
#define QU_CNTR_GRP2f 44220
#define QU_CNTR_GRP3f 44221
#define QU_CNTR_GRP4f 44222
#define QU_CNTR_GRP5f 44223
#define QU_CNTR_GRP6f 44224
#define QU_CNTR_GRP7f 44225
#define QU_CNTR_GRP8f 44226
#define QU_CNTR_GRP9f 44227
#define QYEL_CELL_RESETf 44228
#define QYEL_DROP_STATEf 44229
#define QYEL_QENTRY_RESETf 44230
#define QYEL_RESETf 44231
#define Q_BIT_OFFSET0f 44232
#define Q_BIT_OFFSET1f 44233
#define Q_BYTE_OFFSET0f 44234
#define Q_BYTE_OFFSET1f 44235
#define Q_COLOR_DYNAMICf 44236
#define Q_COLOR_DYNAMIC_CELLf 44237
#define Q_COLOR_DYNAMIC_PACKETf 44238
#define Q_COLOR_ENABLEf 44239
#define Q_COLOR_ENABLE_CELLf 44240
#define Q_COLOR_ENABLE_PACKETf 44241
#define Q_COLOR_ENABLE_QENTRYf 44242
#define Q_COLOR_LIMIT_DYNAMICf 44243
#define Q_COLOR_LIMIT_DYNAMIC_CELLf 44244
#define Q_COLOR_LIMIT_DYNAMIC_PACKETf 44245
#define Q_COLOR_LIMIT_DYNAMIC_QENTRYf 44246
#define Q_COLOR_LIMIT_ENABLEf 44247
#define Q_COLOR_RESUME_INDEXf 44248
#define Q_COS_E2E_DSf 44249
#define Q_COS_E2E_SPIDf 44250
#define Q_COUNTf 44251
#define Q_DEPTH_THRESH0f 44252
#define Q_DEPTH_THRESH1f 44253
#define Q_DEPTH_THRESH10f 44254
#define Q_DEPTH_THRESH11f 44255
#define Q_DEPTH_THRESH12f 44256
#define Q_DEPTH_THRESH13f 44257
#define Q_DEPTH_THRESH14f 44258
#define Q_DEPTH_THRESH15f 44259
#define Q_DEPTH_THRESH2f 44260
#define Q_DEPTH_THRESH3f 44261
#define Q_DEPTH_THRESH4f 44262
#define Q_DEPTH_THRESH5f 44263
#define Q_DEPTH_THRESH6f 44264
#define Q_DEPTH_THRESH7f 44265
#define Q_DEPTH_THRESH8f 44266
#define Q_DEPTH_THRESH9f 44267
#define Q_DEQ_DELETE_PKT_CNTf 44268
#define Q_DEQ_DELETE_PKT_CNT_OVFf 44269
#define Q_DEQ_PKT_CNTf 44270
#define Q_DEQ_PKT_CNT_OVFf 44271
#define Q_DROP_STATEf 44272
#define Q_DROP_STATE_CELLf 44273
#define Q_DROP_STATE_HIf 44274
#define Q_DROP_STATE_LOf 44275
#define Q_DROP_STATE_PACKETf 44276
#define Q_E2ECC_DS_CONFIGf 44277
#define Q_E2E_DS_ENf 44278
#define Q_E2E_DS_ENABLEf 44279
#define Q_E2E_DS_EN_CELLf 44280
#define Q_E2E_DS_EN_PACKETf 44281
#define Q_EARLY_E2E_STATE_CELLf 44282
#define Q_EARLY_E2E_STATE_PACKETf 44283
#define Q_ENQ_PKT_CNTf 44284
#define Q_ENQ_PKT_CNT_OVFf 44285
#define Q_FLUSH_ACTIVEf 44286
#define Q_FLUSH_EXTERNALf 44287
#define Q_FLUSH_ID0f 44288
#define Q_FLUSH_ID1f 44289
#define Q_FLUSH_ID2f 44290
#define Q_FLUSH_ID3f 44291
#define Q_FLUSH_ID4f 44292
#define Q_FLUSH_ID5f 44293
#define Q_FLUSH_ID6f 44294
#define Q_FLUSH_ID7f 44295
#define Q_FLUSH_NUMf 44296
#define Q_FLUSH_STATEf 44297
#define Q_FULLNESSf 44298
#define Q_HEAD_OFFSETf 44299
#define Q_HEAD_PTRf 44300
#define Q_HEAD_SCPf 44301
#define Q_HEAD_SHORT_SCPf 44302
#define Q_LENGTH0f 44303
#define Q_LENGTH1f 44304
#define Q_LIMIT_DYNAMICf 44305
#define Q_LIMIT_DYNAMIC_CELLf 44306
#define Q_LIMIT_DYNAMIC_PACKETf 44307
#define Q_LIMIT_DYNAMIC_QENTRYf 44308
#define Q_LIMIT_ENABLEf 44309
#define Q_LIMIT_ENABLE_CELLf 44310
#define Q_LIMIT_ENABLE_PACKETf 44311
#define Q_LIMIT_ENABLE_QENTRYf 44312
#define Q_LIMIT_PRI0f 44313
#define Q_LIMIT_REDf 44314
#define Q_LIMIT_RED_CELLf 44315
#define Q_LIMIT_RED_PACKETf 44316
#define Q_LIMIT_YELLOWf 44317
#define Q_LIMIT_YELLOW_CELLf 44318
#define Q_LIMIT_YELLOW_PACKETf 44319
#define Q_MCQE_NEXT_PTRf 44320
#define Q_MCQ_FIFO_BASEf 44321
#define Q_MET_MIN_STATEf 44322
#define Q_MINf 44323
#define Q_MIN_CELLf 44324
#define Q_MIN_COUNTf 44325
#define Q_MIN_COUNT_ALLf 44326
#define Q_MIN_COUNT_CELLf 44327
#define Q_MIN_COUNT_MSBf 44328
#define Q_MIN_COUNT_PACKETf 44329
#define Q_MIN_LIMITf 44330
#define Q_MIN_LIMIT_CELLf 44331
#define Q_MIN_MSBf 44332
#define Q_MIN_PACKETf 44333
#define Q_MIN_QENTRYf 44334
#define Q_MX_OC_QSZf 44335
#define Q_MX_OC_RFRSHf 44336
#define Q_NOT_EMPTYf 44337
#define Q_NUM0f 44338
#define Q_NUM1f 44339
#define Q_NUM2f 44340
#define Q_NUM3f 44341
#define Q_OFFSET0f 44342
#define Q_OFFSET1f 44343
#define Q_OFFSET2f 44344
#define Q_OFFSET3f 44345
#define Q_OFFSET_PROF0f 44346
#define Q_OFFSET_PROF1f 44347
#define Q_OPN_ERROR_POINTERf 44348
#define Q_OPN_ERROR_TYPEf 44349
#define Q_PRIORITY_BIT_MAPf 44350
#define Q_RDPTRf 44351
#define Q_RD_NEXT_PTRf 44352
#define Q_RD_PTRf 44353
#define Q_RED_DROP_STATEf 44354
#define Q_RED_DROP_STATE_CELLf 44355
#define Q_RESET_OFFSETf 44356
#define Q_RESET_OFFSET_CELLf 44357
#define Q_RESET_OFFSET_PACKETf 44358
#define Q_RESET_SELf 44359
#define Q_RESET_VALUEf 44360
#define Q_RESET_VALUE_CELLf 44361
#define Q_RESET_VALUE_PACKETf 44362
#define Q_SEL_P1f 44363
#define Q_SEL_P2f 44364
#define Q_SEL_P3f 44365
#define Q_SEL_P34f 44366
#define Q_SEL_P35f 44367
#define Q_SEL_P36f 44368
#define Q_SEL_P37f 44369
#define Q_SEL_P4f 44370
#define Q_SHARED_ALPHAf 44371
#define Q_SHARED_ALPHA_CELLf 44372
#define Q_SHARED_ALPHA_PACKETf 44373
#define Q_SHARED_ALPHA_QENTRYf 44374
#define Q_SHARED_COUNTf 44375
#define Q_SHARED_COUNT_CELLf 44376
#define Q_SHARED_COUNT_PACKETf 44377
#define Q_SHARED_LIMITf 44378
#define Q_SHARED_LIMIT_CELLf 44379
#define Q_SHARED_LIMIT_PACKETf 44380
#define Q_SHARED_LIMIT_QENTRYf 44381
#define Q_SPIDf 44382
#define Q_TAIL_OFFSETf 44383
#define Q_TAIL_PTRf 44384
#define Q_TOTAL_COUNTf 44385
#define Q_TOTAL_COUNT_CELLf 44386
#define Q_TOTAL_COUNT_PACKETf 44387
#define Q_TOT_DSCRD_PKT_CNTf 44388
#define Q_TOT_DSCRD_PKT_CNT_OVFf 44389
#define Q_TO_QGRP_MAP_1B_ECC_ERRf 44390
#define Q_TO_QGRP_MAP_2B_ECC_ERRf 44391
#define Q_TO_QGRP_MAP_TMf 44392
#define Q_TYPEf 44393
#define Q_TYPE_MASKf 44394
#define Q_VLD0f 44395
#define Q_VLD1f 44396
#define Q_VLD2f 44397
#define Q_VLD3f 44398
#define Q_WAS_FLUSHEDf 44399
#define Q_WM_MAX_THRESHOLDf 44400
#define Q_WRPTRf 44401
#define Q_WR_LENGTHf 44402
#define Q_WR_OFFSETf 44403
#define Q_WR_PTRf 44404
#define Q_YELLOW_DROP_STATEf 44405
#define Q_YELLOW_DROP_STATE_CELLf 44406
#define R0SIZEf 44407
#define R2R_DIFFCS_DLY_F0f 44408
#define R2R_DIFFCS_DLY_F1f 44409
#define R2R_ERR_CHAR_CNTf 44410
#define R2R_ERR_CHAR_CNT_RESETf 44411
#define R2R_SAMECS_DLYf 44412
#define R2W_DIFFCS_DLYf 44413
#define R2W_NOPSf 44414
#define R2W_SAMECS_DLYf 44415
#define RAf 44416
#define RADDRf 44417
#define RADDR_HALF_Af 44418
#define RADDR_HALF_Bf 44419
#define RAFAECCERRf 44420
#define RAFAECCERRMASKf 44421
#define RAFA_ECC_1B_ERR_MASKf 44422
#define RAFA_ECC_2B_ERR_MASKf 44423
#define RAFA_INITIATE_ECC_1B_ERRf 44424
#define RAFA_INITIATE_ECC_2B_ERRf 44425
#define RAFBECCERRf 44426
#define RAFBECCERRMASKf 44427
#define RAFB_ECC_1B_ERR_MASKf 44428
#define RAFB_ECC_2B_ERR_MASKf 44429
#define RAFB_INITIATE_ECC_1B_ERRf 44430
#define RAFB_INITIATE_ECC_2B_ERRf 44431
#define RAFCECCERRf 44432
#define RAFCECCERRMASKf 44433
#define RAFC_ECC_1B_ERR_MASKf 44434
#define RAFC_ECC_2B_ERR_MASKf 44435
#define RAFC_INITIATE_ECC_1B_ERRf 44436
#define RAFC_INITIATE_ECC_2B_ERRf 44437
#define RAFDECCERRf 44438
#define RAFDECCERRMASKf 44439
#define RAFD_ECC_1B_ERR_MASKf 44440
#define RAFD_ECC_2B_ERR_MASKf 44441
#define RAFD_INITIATE_ECC_1B_ERRf 44442
#define RAFD_INITIATE_ECC_2B_ERRf 44443
#define RAFEECCERRf 44444
#define RAFEECCERRMASKf 44445
#define RAFE_ECC_1B_ERR_MASKf 44446
#define RAFE_ECC_2B_ERR_MASKf 44447
#define RAFE_INITIATE_ECC_1B_ERRf 44448
#define RAFE_INITIATE_ECC_2B_ERRf 44449
#define RAFFECCERRf 44450
#define RAFFECCERRMASKf 44451
#define RAFF_ECC_1B_ERR_MASKf 44452
#define RAFF_ECC_2B_ERR_MASKf 44453
#define RAFF_INITIATE_ECC_1B_ERRf 44454
#define RAFF_INITIATE_ECC_2B_ERRf 44455
#define RAFG_ECC_1B_ERR_MASKf 44456
#define RAFG_ECC_2B_ERR_MASKf 44457
#define RAFG_INITIATE_ECC_1B_ERRf 44458
#define RAFG_INITIATE_ECC_2B_ERRf 44459
#define RAFH_ECC_1B_ERR_MASKf 44460
#define RAFH_ECC_2B_ERR_MASKf 44461
#define RAFH_INITIATE_ECC_1B_ERRf 44462
#define RAFH_INITIATE_ECC_2B_ERRf 44463
#define RAF_AE_WMf 44464
#define RAF_ENSUREOVERFLOWINDf 44465
#define RAM0_0_TMf 44466
#define RAM0_1_TMf 44467
#define RAM0_CT0f 44468
#define RAM0_CT1f 44469
#define RAM0_CT2f 44470
#define RAM0_DCMf 44471
#define RAM0_HI_TMf 44472
#define RAM0_LO_TMf 44473
#define RAM0_PMf 44474
#define RAM0_PSM_VDDf 44475
#define RAM0_SAMf 44476
#define RAM0_TMf 44477
#define RAM0_WWf 44478
#define RAM10_DCMf 44479
#define RAM10_HI_TMf 44480
#define RAM10_LO_TMf 44481
#define RAM10_PMf 44482
#define RAM10_PSM_VDDf 44483
#define RAM10_TMf 44484
#define RAM11_DCMf 44485
#define RAM11_HI_TMf 44486
#define RAM11_LO_TMf 44487
#define RAM11_PMf 44488
#define RAM11_PSM_VDDf 44489
#define RAM11_TMf 44490
#define RAM12_DCMf 44491
#define RAM12_HI_TMf 44492
#define RAM12_LO_TMf 44493
#define RAM12_PMf 44494
#define RAM12_PSM_VDDf 44495
#define RAM12_TMf 44496
#define RAM13_DCMf 44497
#define RAM13_HI_TMf 44498
#define RAM13_LO_TMf 44499
#define RAM13_PMf 44500
#define RAM13_PSM_VDDf 44501
#define RAM13_TMf 44502
#define RAM14_DCMf 44503
#define RAM14_HI_TMf 44504
#define RAM14_LO_TMf 44505
#define RAM14_PMf 44506
#define RAM14_PSM_VDDf 44507
#define RAM14_TMf 44508
#define RAM15_DCMf 44509
#define RAM15_HI_TMf 44510
#define RAM15_LO_TMf 44511
#define RAM15_PMf 44512
#define RAM15_PSM_VDDf 44513
#define RAM15_TMf 44514
#define RAM1_0_TMf 44515
#define RAM1_1_TMf 44516
#define RAM1_CT0f 44517
#define RAM1_CT1f 44518
#define RAM1_CT2f 44519
#define RAM1_DCMf 44520
#define RAM1_HI_TMf 44521
#define RAM1_LO_TMf 44522
#define RAM1_PMf 44523
#define RAM1_PSM_VDDf 44524
#define RAM1_SAMf 44525
#define RAM1_TMf 44526
#define RAM2_0_TMf 44527
#define RAM2_1_TMf 44528
#define RAM2_CT0f 44529
#define RAM2_CT1f 44530
#define RAM2_CT2f 44531
#define RAM2_DCMf 44532
#define RAM2_HI_TMf 44533
#define RAM2_LO_TMf 44534
#define RAM2_PMf 44535
#define RAM2_PSM_VDDf 44536
#define RAM2_SAMf 44537
#define RAM2_TMf 44538
#define RAM3_0_TMf 44539
#define RAM3_1_TMf 44540
#define RAM3_CT0f 44541
#define RAM3_CT1f 44542
#define RAM3_CT2f 44543
#define RAM3_DCMf 44544
#define RAM3_HI_TMf 44545
#define RAM3_LO_TMf 44546
#define RAM3_PMf 44547
#define RAM3_PSM_VDDf 44548
#define RAM3_SAMf 44549
#define RAM3_TMf 44550
#define RAM4_0_TMf 44551
#define RAM4_1_TMf 44552
#define RAM4_DCMf 44553
#define RAM4_HI_TMf 44554
#define RAM4_LO_TMf 44555
#define RAM4_PMf 44556
#define RAM4_PSM_VDDf 44557
#define RAM4_TMf 44558
#define RAM5_0_TMf 44559
#define RAM5_1_TMf 44560
#define RAM5_DCMf 44561
#define RAM5_HI_TMf 44562
#define RAM5_LO_TMf 44563
#define RAM5_PMf 44564
#define RAM5_PSM_VDDf 44565
#define RAM5_TMf 44566
#define RAM6_0_TMf 44567
#define RAM6_1_TMf 44568
#define RAM6_DCMf 44569
#define RAM6_HI_TMf 44570
#define RAM6_LO_TMf 44571
#define RAM6_PMf 44572
#define RAM6_PSM_VDDf 44573
#define RAM6_TMf 44574
#define RAM7_0_TMf 44575
#define RAM7_1_TMf 44576
#define RAM7_DCMf 44577
#define RAM7_HI_TMf 44578
#define RAM7_LO_TMf 44579
#define RAM7_PMf 44580
#define RAM7_PSM_VDDf 44581
#define RAM7_TMf 44582
#define RAM8_DCMf 44583
#define RAM8_HI_TMf 44584
#define RAM8_LO_TMf 44585
#define RAM8_PMf 44586
#define RAM8_PSM_VDDf 44587
#define RAM8_TMf 44588
#define RAM9_DCMf 44589
#define RAM9_HI_TMf 44590
#define RAM9_LO_TMf 44591
#define RAM9_PMf 44592
#define RAM9_PSM_VDDf 44593
#define RAM9_TMf 44594
#define RAM_0_DCMf 44595
#define RAM_0_PDAf 44596
#define RAM_0_PMf 44597
#define RAM_0_PSM_VDDf 44598
#define RAM_0_TMf 44599
#define RAM_10_PDAf 44600
#define RAM_10_TMf 44601
#define RAM_11_PDAf 44602
#define RAM_11_TMf 44603
#define RAM_12_PDAf 44604
#define RAM_12_TMf 44605
#define RAM_13_PDAf 44606
#define RAM_13_TMf 44607
#define RAM_14_PDAf 44608
#define RAM_14_TMf 44609
#define RAM_15_PDAf 44610
#define RAM_15_TMf 44611
#define RAM_1_DCMf 44612
#define RAM_1_PDAf 44613
#define RAM_1_PMf 44614
#define RAM_1_TMf 44615
#define RAM_2_DCMf 44616
#define RAM_2_PDAf 44617
#define RAM_2_PMf 44618
#define RAM_2_TMf 44619
#define RAM_3_DCMf 44620
#define RAM_3_PDAf 44621
#define RAM_3_PMf 44622
#define RAM_3_TMf 44623
#define RAM_4_PDAf 44624
#define RAM_4_TMf 44625
#define RAM_5_PDAf 44626
#define RAM_5_TMf 44627
#define RAM_6_PDAf 44628
#define RAM_6_TMf 44629
#define RAM_7_PDAf 44630
#define RAM_7_TMf 44631
#define RAM_8_PDAf 44632
#define RAM_8_TMf 44633
#define RAM_9_PDAf 44634
#define RAM_9_TMf 44635
#define RAM_B0_0_TMf 44636
#define RAM_B0_1_TMf 44637
#define RAM_B0_2_TMf 44638
#define RAM_B0_3_TMf 44639
#define RAM_B0_4_TMf 44640
#define RAM_B1_0_TMf 44641
#define RAM_B1_1_TMf 44642
#define RAM_B1_2_TMf 44643
#define RAM_B1_3_TMf 44644
#define RAM_B1_4_TMf 44645
#define RAM_BOTTOM_PDAHf 44646
#define RAM_BYPf 44647
#define RAM_CLAMP_ON_CPU0f 44648
#define RAM_CLAMP_ON_CPU1f 44649
#define RAM_DONEf 44650
#define RAM_PDAHf 44651
#define RAM_PMf 44652
#define RAM_PWRDOWN_CPU0f 44653
#define RAM_PWRDOWN_CPU1f 44654
#define RAM_RD_LATENCYDf 44655
#define RAM_RD_LATENCYTf 44656
#define RAM_SETUP_LATENCYDf 44657
#define RAM_SETUP_LATENCYTf 44658
#define RAM_TESTf 44659
#define RAM_TEST_FAILf 44660
#define RAM_TMf 44661
#define RAM_TOP_PDAHf 44662
#define RAM_WR_LATENCYDf 44663
#define RAM_WR_LATENCYTf 44664
#define RANDGEN_A_CORRECTED_ERRORf 44665
#define RANDGEN_A_CORRECTED_ERROR_DISINTf 44666
#define RANDGEN_A_FORCE_UNCORRECTABLE_ERRORf 44667
#define RANDGEN_A_UNCORRECTED_ERRORf 44668
#define RANDGEN_A_UNCORRECTED_ERROR_DISINTf 44669
#define RANDGEN_B_CORRECTED_ERRORf 44670
#define RANDGEN_B_CORRECTED_ERROR_DISINTf 44671
#define RANDGEN_B_FORCE_UNCORRECTABLE_ERRORf 44672
#define RANDGEN_B_UNCORRECTED_ERRORf 44673
#define RANDGEN_B_UNCORRECTED_ERROR_DISINTf 44674
#define RANDGEN_C_CORRECTED_ERRORf 44675
#define RANDGEN_C_CORRECTED_ERROR_DISINTf 44676
#define RANDGEN_C_FORCE_UNCORRECTABLE_ERRORf 44677
#define RANDGEN_C_UNCORRECTED_ERRORf 44678
#define RANDGEN_C_UNCORRECTED_ERROR_DISINTf 44679
#define RANDGEN_ENABLE_ECCf 44680
#define RANDGEN_MEM_TMf 44681
#define RANDLIMKENf 44682
#define RANDOM_SLAVE_STRETCHf 44683
#define RAND_ENTRYf 44684
#define RAND_LINK_ENf 44685
#define RAND_NUMf 44686
#define RANGEf 44687
#define RANGECOSPROFILEf 44688
#define RANGEINRIFf 44689
#define RANGEINRIFVALIDf 44690
#define RANGEISPIPEf 44691
#define RANGEISSIMPLEf 44692
#define RANGEVALID0f 44693
#define RANGEVALID1f 44694
#define RANGE_0_PARITY_BITSf 44695
#define RANGE_10_PARITY_BITSf 44696
#define RANGE_11_PARITY_BITSf 44697
#define RANGE_12_PARITY_BITSf 44698
#define RANGE_13_PARITY_BITSf 44699
#define RANGE_14_PARITY_BITSf 44700
#define RANGE_15_PARITY_BITSf 44701
#define RANGE_16_PARITY_BITSf 44702
#define RANGE_17_PARITY_BITSf 44703
#define RANGE_18_PARITY_BITSf 44704
#define RANGE_19_PARITY_BITSf 44705
#define RANGE_1_PARITY_BITSf 44706
#define RANGE_20_PARITY_BITSf 44707
#define RANGE_21_PARITY_BITSf 44708
#define RANGE_22_PARITY_BITSf 44709
#define RANGE_23_PARITY_BITSf 44710
#define RANGE_24_PARITY_BITSf 44711
#define RANGE_25_PARITY_BITSf 44712
#define RANGE_26_PARITY_BITSf 44713
#define RANGE_27_PARITY_BITSf 44714
#define RANGE_28_PARITY_BITSf 44715
#define RANGE_29_PARITY_BITSf 44716
#define RANGE_2_PARITY_BITSf 44717
#define RANGE_30_PARITY_BITSf 44718
#define RANGE_31_PARITY_BITSf 44719
#define RANGE_3_PARITY_BITSf 44720
#define RANGE_4_PARITY_BITSf 44721
#define RANGE_5_PARITY_BITSf 44722
#define RANGE_6_PARITY_BITSf 44723
#define RANGE_7_PARITY_BITSf 44724
#define RANGE_8_PARITY_BITSf 44725
#define RANGE_9_PARITY_BITSf 44726
#define RANGE_SELf 44727
#define RANGE_VALID_0f 44728
#define RANGE_VALID_1f 44729
#define RANK0f 44730
#define RANK1f 44731
#define RANK10f 44732
#define RANK11f 44733
#define RANK12f 44734
#define RANK13f 44735
#define RANK14f 44736
#define RANK15f 44737
#define RANK2f 44738
#define RANK3f 44739
#define RANK4f 44740
#define RANK5f 44741
#define RANK6f 44742
#define RANK7f 44743
#define RANK8f 44744
#define RANK9f 44745
#define RARP_ETHERTYPEf 44746
#define RASf 44747
#define RAS_N_OR_REF_Nf 44748
#define RATB_IDf 44749
#define RATEf 44750
#define RATE20f 44751
#define RATECLASSf 44752
#define RATEEXPf 44753
#define RATEMANTISSAf 44754
#define RATE_CLASSf 44755
#define RATE_CLASS_RD_WEIGHTf 44756
#define RATE_CMD_CNTf 44757
#define RATE_DELTA_MAX_INDEXf 44758
#define RATE_EXPf 44759
#define RATE_EXPONENTf 44760
#define RATE_MANTISSAf 44761
#define RATE_MASKf 44762
#define RATE_MAX_DELTAf 44763
#define RATE_SHIFTf 44764
#define RATE_SHIFT_MSBf 44765
#define RATE_UPDATE_SCALEf 44766
#define RATE_UPDATE_SCALE_DIRf 44767
#define RATE_VALUEf 44768
#define RAW_DATAf 44769
#define RAW_ENTRYf 44770
#define RAW_HITBITf 44771
#define RAW_INT_STATUS0f 44772
#define RAW_INT_STATUS1f 44773
#define RAW_LINK_STATUSf 44774
#define RAW_LINK_STATUS_CHANGEf 44775
#define RAW_LINK_STATUS_DISINTf 44776
#define RAW_LINK_STATUS_STICKYf 44777
#define RBCf 44778
#define RBC_DISINTf 44779
#define RBC_SELf 44780
#define RBENQR_CORRECTED_ERRORf 44781
#define RBENQR_CORRECTED_ERROR_DISINTf 44782
#define RBENQR_ENABLE_ECCf 44783
#define RBENQR_FORCE_UNCORRECTABLE_ERRORf 44784
#define RBENQR_UNCORRECTED_ERRORf 44785
#define RBENQR_UNCORRECTED_ERROR_DISINTf 44786
#define RBINS_MEM_INITIATE_PAR_ERRf 44787
#define RBINS_MEM_PARITY_ERR_MASKf 44788
#define RBRIDGE_NICKNAMEf 44789
#define RBR_THR_DLLf 44790
#define RBUSf 44791
#define RBUS0_HITf 44792
#define RBUS0_PERRf 44793
#define RBUS0_VALIDf 44794
#define RBUS1_HITf 44795
#define RBUS1_PERRf 44796
#define RBUS1_VALIDf 44797
#define RBUSYf 44798
#define RBUS_ACKf 44799
#define RBUS_ADDRf 44800
#define RBUS_EN_19_12f 44801
#define RBUS_ERRf 44802
#define RBUS_PARf 44803
#define RBUS_RDATAf 44804
#define RBUS_RD_ACTf 44805
#define RBUS_SYNC_DLYf 44806
#define RBUS_TRGf 44807
#define RBUS_WDATAf 44808
#define RB_Bf 44809
#define RB_ENQREQ_FIFO_THRESHOLDf 44810
#define RB_ENQR_BPf 44811
#define RB_ENQR_FIFO_OVERFLOWf 44812
#define RB_ENQR_FIFO_OVERFLOW_DISINTf 44813
#define RB_ENQR_HIGH_WATERMARKf 44814
#define RB_ENQR_HIGH_WATERMARK_UPDf 44815
#define RB_ENQR_LEVELf 44816
#define RB_ENQ_TMf 44817
#define RB_HALT_STATUSf 44818
#define RB_STATUSf 44819
#define RB_STATUS_DISINTf 44820
#define RB_TAGf 44821
#define RB_TREX2_DEBUG_ENABLEf 44822
#define RCf 44823
#define RC2f 44824
#define RCEf 44825
#define RCE_CLK_DISABLEf 44826
#define RCGLBT_ECC_1B_ERR_MASKf 44827
#define RCGLBT_ECC_2B_ERR_MASKf 44828
#define RCGLBT_INITIATE_ECC_1B_ERRf 44829
#define RCGLBT_INITIATE_ECC_2B_ERRf 44830
#define RCG_INTEG_VEC_DISf 44831
#define RCIDECREMENT0f 44832
#define RCIDECREMENT1f 44833
#define RCIDECREMENT2f 44834
#define RCIDECREMENT3f 44835
#define RCIDECREMENT4f 44836
#define RCIDECREMENT5f 44837
#define RCIDECREMENT6f 44838
#define RCIDECREMENT7f 44839
#define RCIENAf 44840
#define RCIHIGHLEVELf 44841
#define RCIINCVALf 44842
#define RCILOWLEVELf 44843
#define RCI_CNT_MAX_SIZEf 44844
#define RCI_DECREMENT_0f 44845
#define RCI_DECREMENT_1f 44846
#define RCI_DECREMENT_2f 44847
#define RCI_DECREMENT_3f 44848
#define RCI_DECREMENT_4f 44849
#define RCI_DECREMENT_5f 44850
#define RCI_DECREMENT_6f 44851
#define RCI_DECREMENT_7f 44852
#define RCI_ENAf 44853
#define RCI_HIGH_LEVELf 44854
#define RCI_INC_VALf 44855
#define RCI_LOW_LEVELf 44856
#define RCI_SOURCEf 44857
#define RCI_TH_HIGH_0_Pf 44858
#define RCI_TH_HIGH_0_Sf 44859
#define RCI_TH_HIGH_1_Pf 44860
#define RCI_TH_HIGH_1_Sf 44861
#define RCI_TRANS_MODEf 44862
#define RCLVSQTOSCHHRENf 44863
#define RCL_VSQ_MAP_INITIATE_PAR_ERRf 44864
#define RCL_VSQ_MAP_PARITY_ERR_MASKf 44865
#define RCMMC_ECC_1B_ERR_MASKf 44866
#define RCMMC_ECC_2B_ERR_MASKf 44867
#define RCMMC_INITIATE_ECC_1B_ERRf 44868
#define RCMMC_INITIATE_ECC_2B_ERRf 44869
#define RCMUC_ECC_1B_ERR_MASKf 44870
#define RCMUC_ECC_2B_ERR_MASKf 44871
#define RCMUC_INITIATE_ECC_1B_ERRf 44872
#define RCMUC_INITIATE_ECC_2B_ERRf 44873
#define RCM_MC_ERRf 44874
#define RCM_MC_ERR_MASKf 44875
#define RCM_MC_MODEf 44876
#define RCM_UC_ERRf 44877
#define RCM_UC_ERR_MASKf 44878
#define RCM_UC_MODEf 44879
#define RCNTDISECCf 44880
#define RCNTECCERRf 44881
#define RCNTECCFIXf 44882
#define RCNT_ECC_1B_ERR_MASKf 44883
#define RCNT_ECC_2B_ERR_MASKf 44884
#define RCNT_INITIATE_ECC_1B_ERRf 44885
#define RCNT_INITIATE_ECC_2B_ERRf 44886
#define RCSf 44887
#define RCSELf 44888
#define RCTCPUREQUESTf 44889
#define RCTCPUREQUESTFAPPORTf 44890
#define RCT_CPU_REQUESTf 44891
#define RCT_CPU_REQUEST_FAP_PORTf 44892
#define RCVADDR_HIGHf 44893
#define RCVADDR_LOWf 44894
#define RCVCTL1f 44895
#define RCVCTL2f 44896
#define RCVDESCUFf 44897
#define RCVDESCUFENf 44898
#define RCVDPACKETCOUNTERf 44899
#define RCVDPACKETCOUNTEROVERFLOWf 44900
#define RCVD_PACKET_COUNTERf 44901
#define RCVD_PACKET_COUNTER_OVERFLOWf 44902
#define RCVERRf 44903
#define RCVFIFOOFf 44904
#define RCVFIFOOFENf 44905
#define RCVINTf 44906
#define RCVINTENf 44907
#define RCVOFFSETf 44908
#define RCVPTRf 44909
#define RCVSTATEf 44910
#define RCV_COS_BYTES_CORRECTED_ERRORf 44911
#define RCV_COS_BYTES_CORRECTED_ERROR_DISINTf 44912
#define RCV_COS_BYTES_ENABLE_ECCf 44913
#define RCV_COS_BYTES_FORCE_UNCORRECTABLE_ERRORf 44914
#define RCV_COS_BYTES_INITf 44915
#define RCV_COS_BYTES_INIT_DONEf 44916
#define RCV_COS_BYTES_UNCORRECTED_ERRORf 44917
#define RCV_COS_BYTES_UNCORRECTED_ERROR_DISINTf 44918
#define RCV_COS_PKTS_CORRECTED_ERRORf 44919
#define RCV_COS_PKTS_CORRECTED_ERROR_DISINTf 44920
#define RCV_COS_PKTS_ENABLE_ECCf 44921
#define RCV_COS_PKTS_FORCE_UNCORRECTABLE_ERRORf 44922
#define RCV_COS_PKTS_INITf 44923
#define RCV_COS_PKTS_INIT_DONEf 44924
#define RCV_COS_PKTS_UNCORRECTED_ERRORf 44925
#define RCV_COS_PKTS_UNCORRECTED_ERROR_DISINTf 44926
#define RCV_CTL_1f 44927
#define RCV_CTL_2f 44928
#define RCV_DROP_AGG_CORRECTED_ERRORf 44929
#define RCV_DROP_AGG_CORRECTED_ERROR_DISINTf 44930
#define RCV_DROP_AGG_ENABLE_ECCf 44931
#define RCV_DROP_AGG_FORCE_UNCORRECTABLE_ERRORf 44932
#define RCV_DROP_AGG_INITf 44933
#define RCV_DROP_AGG_INIT_DONEf 44934
#define RCV_DROP_AGG_UNCORRECTED_ERRORf 44935
#define RCV_DROP_AGG_UNCORRECTED_ERROR_DISINTf 44936
#define RCV_DROP_BYTES_CORRECTED_ERRORf 44937
#define RCV_DROP_BYTES_CORRECTED_ERROR_DISINTf 44938
#define RCV_DROP_BYTES_ENABLE_ECCf 44939
#define RCV_DROP_BYTES_FORCE_UNCORRECTABLE_ERRORf 44940
#define RCV_DROP_BYTES_INITf 44941
#define RCV_DROP_BYTES_INIT_DONEf 44942
#define RCV_DROP_BYTES_UNCORRECTED_ERRORf 44943
#define RCV_DROP_BYTES_UNCORRECTED_ERROR_DISINTf 44944
#define RCV_DROP_PKTS_CORRECTED_ERRORf 44945
#define RCV_DROP_PKTS_CORRECTED_ERROR_DISINTf 44946
#define RCV_DROP_PKTS_ENABLE_ECCf 44947
#define RCV_DROP_PKTS_FORCE_UNCORRECTABLE_ERRORf 44948
#define RCV_DROP_PKTS_INITf 44949
#define RCV_DROP_PKTS_INIT_DONEf 44950
#define RCV_DROP_PKTS_UNCORRECTED_ERRORf 44951
#define RCV_DROP_PKTS_UNCORRECTED_ERROR_DISINTf 44952
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERRORf 44953
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERROR_DISINTf 44954
#define RCV_HIGIG_CMD_STATS_ENABLE_ECCf 44955
#define RCV_HIGIG_CMD_STATS_FORCE_UNCORRECTABLE_ERRORf 44956
#define RCV_HIGIG_CMD_STATS_INITf 44957
#define RCV_HIGIG_CMD_STATS_INIT_DONEf 44958
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERRORf 44959
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERROR_DISINTf 44960
#define RCV_IPHCKS_CORRECTED_ERRORf 44961
#define RCV_IPHCKS_CORRECTED_ERROR_DISINTf 44962
#define RCV_IPHCKS_ENABLE_ECCf 44963
#define RCV_IPHCKS_FORCE_UNCORRECTABLE_ERRORf 44964
#define RCV_IPHCKS_INITf 44965
#define RCV_IPHCKS_INIT_DONEf 44966
#define RCV_IPHCKS_UNCORRECTED_ERRORf 44967
#define RCV_IPHCKS_UNCORRECTED_ERROR_DISINTf 44968
#define RCV_IP_STATS_CORRECTED_ERRORf 44969
#define RCV_IP_STATS_CORRECTED_ERROR_DISINTf 44970
#define RCV_IP_STATS_ENABLE_ECCf 44971
#define RCV_IP_STATS_FORCE_UNCORRECTABLE_ERRORf 44972
#define RCV_IP_STATS_INITf 44973
#define RCV_IP_STATS_INIT_DONEf 44974
#define RCV_IP_STATS_UNCORRECTED_ERRORf 44975
#define RCV_IP_STATS_UNCORRECTED_ERROR_DISINTf 44976
#define RCV_L2_BYTES_CORRECTED_ERRORf 44977
#define RCV_L2_BYTES_CORRECTED_ERROR_DISINTf 44978
#define RCV_L2_BYTES_ENABLE_ECCf 44979
#define RCV_L2_BYTES_FORCE_UNCORRECTABLE_ERRORf 44980
#define RCV_L2_BYTES_INITf 44981
#define RCV_L2_BYTES_INIT_DONEf 44982
#define RCV_L2_BYTES_UNCORRECTED_ERRORf 44983
#define RCV_L2_BYTES_UNCORRECTED_ERROR_DISINTf 44984
#define RCV_L2_PKTS_CORRECTED_ERRORf 44985
#define RCV_L2_PKTS_CORRECTED_ERROR_DISINTf 44986
#define RCV_L2_PKTS_ENABLE_ECCf 44987
#define RCV_L2_PKTS_FORCE_UNCORRECTABLE_ERRORf 44988
#define RCV_L2_PKTS_INITf 44989
#define RCV_L2_PKTS_INIT_DONEf 44990
#define RCV_L2_PKTS_UNCORRECTED_ERRORf 44991
#define RCV_L2_PKTS_UNCORRECTED_ERROR_DISINTf 44992
#define RCV_SKIP_STOP_STATS_INITf 44993
#define RCV_SKIP_STOP_STATS_INIT_DONEf 44994
#define RCV_SM_STATEf 44995
#define RCV_VLAN_STATS_CORRECTED_ERRORf 44996
#define RCV_VLAN_STATS_CORRECTED_ERROR_DISINTf 44997
#define RCV_VLAN_STATS_ENABLE_ECCf 44998
#define RCV_VLAN_STATS_FORCE_UNCORRECTABLE_ERRORf 44999
#define RCV_VLAN_STATS_INITf 45000
#define RCV_VLAN_STATS_INIT_DONEf 45001
#define RCV_VLAN_STATS_UNCORRECTED_ERRORf 45002
#define RCV_VLAN_STATS_UNCORRECTED_ERROR_DISINTf 45003
#define RCYCLESf 45004
#define RCYC_ENf 45005
#define RCYERRDATAARRIVEDf 45006
#define RCYERRDATAARRIVEDMASKf 45007
#define RCYMAXCRRATEf 45008
#define RCYNOFRAGf 45009
#define RCYPACKETCOUNTERf 45010
#define RCYPACKETSIZEERRf 45011
#define RCYPACKETSIZEERRMASKf 45012
#define RCYPORTDELAYf 45013
#define RCYSHAPERGRANTSIZEf 45014
#define RCYSHAPERMAXBURSTf 45015
#define RCYSHAPERTIMERCYCLESf 45016
#define RCYSPORRRf 45017
#define RCYSPRCALLENAf 45018
#define RCYSPRCALLENBf 45019
#define RCYSPRMAXBURSTAf 45020
#define RCYSPRMAXBURSTBf 45021
#define RCYSPRRATEAf 45022
#define RCYSPRRATEBf 45023
#define RCYSUMOFPORTSf 45024
#define RCYWEIGHTf 45025
#define RCY_64BYTESPACKERRf 45026
#define RCY_64BYTESPACKERRMASKf 45027
#define RCY_CREDITSf 45028
#define RCY_CREDITS_OVFf 45029
#define RCY_CTXT_MAP_INITIATE_PAR_ERRf 45030
#define RCY_CTXT_MAP_PARITY_ERR_MASKf 45031
#define RCY_ERR_64_BYTES_PACKf 45032
#define RCY_ERR_64_BYTES_PACK_MASKf 45033
#define RCY_ERR_DATA_ARRIVEDf 45034
#define RCY_ERR_DATA_ARRIVED_MASKf 45035
#define RCY_ERR_PACKET_SIZEf 45036
#define RCY_ERR_PACKET_SIZE_MASKf 45037
#define RCY_FAST_PORT_ENf 45038
#define RCY_IFC_DELAYf 45039
#define RCY_IFC_NUMf 45040
#define RCY_IFC_SOP_ONLY_DELAYf 45041
#define RCY_NO_FRAGf 45042
#define RCY_PACKET_COUNTERf 45043
#define RCY_SHAPER_GRANT_SIZEf 45044
#define RCY_SHAPER_MAX_BURSTf 45045
#define RCY_SHAPER_TIMER_CYCLESf 45046
#define RCY_SP_OR_RRf 45047
#define RC_DROPPED_PACKETSf 45048
#define RC_PCIE_RST_OUTPUTf 45049
#define RC_PERST_Bf 45050
#define RC_RESET_Nf 45051
#define RC_TX_WR_RD_ORDERf 45052
#define RDf 45053
#define RDACKf 45054
#define RDATA_127_96f 45055
#define RDATA_31_0f 45056
#define RDATA_31_0_MASKf 45057
#define RDATA_63_32f 45058
#define RDATA_63_32_MASKf 45059
#define RDATA_95_64f 45060
#define RDBEATSf 45061
#define RDBGC0_CORRECTED_ERRORf 45062
#define RDBGC0_CORRECTED_ERROR_DISINTf 45063
#define RDBGC0_ENABLE_ECCf 45064
#define RDBGC0_FORCE_UNCORRECTABLE_ERRORf 45065
#define RDBGC0_INITf 45066
#define RDBGC0_INIT_DONEf 45067
#define RDBGC0_UNCORRECTED_ERRORf 45068
#define RDBGC0_UNCORRECTED_ERROR_DISINTf 45069
#define RDBGC1_CORRECTED_ERRORf 45070
#define RDBGC1_CORRECTED_ERROR_DISINTf 45071
#define RDBGC1_ENABLE_ECCf 45072
#define RDBGC1_FORCE_UNCORRECTABLE_ERRORf 45073
#define RDBGC1_INITf 45074
#define RDBGC1_INIT_DONEf 45075
#define RDBGC1_UNCORRECTED_ERRORf 45076
#define RDBGC1_UNCORRECTED_ERROR_DISINTf 45077
#define RDBGC2_CORRECTED_ERRORf 45078
#define RDBGC2_CORRECTED_ERROR_DISINTf 45079
#define RDBGC2_ENABLE_ECCf 45080
#define RDBGC2_FORCE_UNCORRECTABLE_ERRORf 45081
#define RDBGC2_INITf 45082
#define RDBGC2_INIT_DONEf 45083
#define RDBGC2_UNCORRECTED_ERRORf 45084
#define RDBGC2_UNCORRECTED_ERROR_DISINTf 45085
#define RDBGC3_CORRECTED_ERRORf 45086
#define RDBGC3_CORRECTED_ERROR_DISINTf 45087
#define RDBGC3_ENABLE_ECCf 45088
#define RDBGC3_FORCE_UNCORRECTABLE_ERRORf 45089
#define RDBGC3_INITf 45090
#define RDBGC3_INIT_DONEf 45091
#define RDBGC3_UNCORRECTED_ERRORf 45092
#define RDBGC3_UNCORRECTED_ERROR_DISINTf 45093
#define RDBGC4_CORRECTED_ERRORf 45094
#define RDBGC4_CORRECTED_ERROR_DISINTf 45095
#define RDBGC4_ENABLE_ECCf 45096
#define RDBGC4_FORCE_UNCORRECTABLE_ERRORf 45097
#define RDBGC4_INITf 45098
#define RDBGC4_INIT_DONEf 45099
#define RDBGC4_UNCORRECTED_ERRORf 45100
#define RDBGC4_UNCORRECTED_ERROR_DISINTf 45101
#define RDBGC5_CORRECTED_ERRORf 45102
#define RDBGC5_CORRECTED_ERROR_DISINTf 45103
#define RDBGC5_ENABLE_ECCf 45104
#define RDBGC5_FORCE_UNCORRECTABLE_ERRORf 45105
#define RDBGC5_INITf 45106
#define RDBGC5_INIT_DONEf 45107
#define RDBGC5_UNCORRECTED_ERRORf 45108
#define RDBGC5_UNCORRECTED_ERROR_DISINTf 45109
#define RDBGC6_CORRECTED_ERRORf 45110
#define RDBGC6_CORRECTED_ERROR_DISINTf 45111
#define RDBGC6_ENABLE_ECCf 45112
#define RDBGC6_FORCE_UNCORRECTABLE_ERRORf 45113
#define RDBGC6_INITf 45114
#define RDBGC6_INIT_DONEf 45115
#define RDBGC6_UNCORRECTED_ERRORf 45116
#define RDBGC6_UNCORRECTED_ERROR_DISINTf 45117
#define RDBGC7_CORRECTED_ERRORf 45118
#define RDBGC7_CORRECTED_ERROR_DISINTf 45119
#define RDBGC7_ENABLE_ECCf 45120
#define RDBGC7_FORCE_UNCORRECTABLE_ERRORf 45121
#define RDBGC7_INITf 45122
#define RDBGC7_INIT_DONEf 45123
#define RDBGC7_UNCORRECTED_ERRORf 45124
#define RDBGC7_UNCORRECTED_ERROR_DISINTf 45125
#define RDBGC8_CORRECTED_ERRORf 45126
#define RDBGC8_CORRECTED_ERROR_DISINTf 45127
#define RDBGC8_ENABLE_ECCf 45128
#define RDBGC8_FORCE_UNCORRECTABLE_ERRORf 45129
#define RDBGC8_INITf 45130
#define RDBGC8_INIT_DONEf 45131
#define RDBGC8_UNCORRECTED_ERRORf 45132
#define RDBGC8_UNCORRECTED_ERROR_DISINTf 45133
#define RDBGC_MEM_INST0_PARITY_ENf 45134
#define RDBGC_MEM_INST0_PAR_ERRf 45135
#define RDBGC_MEM_INST1_PARITY_ENf 45136
#define RDBGC_MEM_INST1_PAR_ERRf 45137
#define RDBGC_MEM_INST2_PARITY_ENf 45138
#define RDBGC_MEM_INST2_PAR_ERRf 45139
#define RDBGC_TRIGGER_RESERVEDf 45140
#define RDCMDSf 45141
#define RDDATA72_INST_OPCf 45142
#define RDEf 45143
#define RDEERRORPOINTERf 45144
#define RDELTA_CORRECTED_ERRORf 45145
#define RDELTA_CORRECTED_ERROR_DISINTf 45146
#define RDELTA_ENABLE_ECCf 45147
#define RDELTA_FORCE_UNCORRECTABLE_ERRORf 45148
#define RDELTA_MEM_TMf 45149
#define RDELTA_UNCORRECTED_ERRORf 45150
#define RDELTA_UNCORRECTED_ERROR_DISINTf 45151
#define RDEOVERLIMITDROPCNTf 45152
#define RDEPARITYERRORBMf 45153
#define RDEPARITYERRORPTRf 45154
#define RDEQFULLDROPCNTf 45155
#define RDEQPKTCNTf 45156
#define RDERDLIMITf 45157
#define RDERRORPOINTERf 45158
#define RDETHDIDROPCNTf 45159
#define RDETHDODROPCNTf 45160
#define RDE_BUFF_SHR_PKT0f 45161
#define RDE_BUFF_SHR_PKT1f 45162
#define RDE_CTC_BUFF_SHRf 45163
#define RDE_CTC_COSf 45164
#define RDE_CTC_DROPf 45165
#define RDE_CTC_QEN_SHRf 45166
#define RDE_CTC_REQf 45167
#define RDE_DESCP_PAR_ERRf 45168
#define RDE_DESCP_PAR_ERR_ENf 45169
#define RDE_DISABLEDf 45170
#define RDE_DROP_FREEZEf 45171
#define RDE_ENABLEf 45172
#define RDE_ERR_ENf 45173
#define RDE_INTRf 45174
#define RDE_INTR_DISINTf 45175
#define RDE_PARITY_CHK_ENf 45176
#define RDE_PAR_ERRf 45177
#define RDE_PAR_ERR_ENf 45178
#define RDE_PASSTHRO_HDRf 45179
#define RDE_PKT_LEN_32f 45180
#define RDE_QENTRY_SHR_PKT0f 45181
#define RDE_QENTRY_SHR_PKT1f 45182
#define RDE_RDOFFSETf 45183
#define RDE_RDPTRf 45184
#define RDE_REDIR_BUFF_SHRf 45185
#define RDE_REDIR_COSf 45186
#define RDE_REDIR_DROPf 45187
#define RDE_REDIR_QEN_SHRf 45188
#define RDE_REDIR_REQf 45189
#define RDE_TYPEf 45190
#define RDE_UC_ORIGf 45191
#define RDE_WRPTRf 45192
#define RDIf 45193
#define RDI_RECEIVEDf 45194
#define RDLAT_ADJ_F0f 45195
#define RDLAT_ADJ_F1f 45196
#define RDLAT_MODEf 45197
#define RDLIMITf 45198
#define RDLVL_BEGIN_DELAY_0f 45199
#define RDLVL_BEGIN_DELAY_1f 45200
#define RDLVL_BEGIN_DELAY_2f 45201
#define RDLVL_BEGIN_DELAY_3f 45202
#define RDLVL_BEGIN_DELAY_4f 45203
#define RDLVL_BEGIN_DELAY_ENf 45204
#define RDLVL_CSf 45205
#define RDLVL_DELAY_F0_0f 45206
#define RDLVL_DELAY_F0_1f 45207
#define RDLVL_DELAY_F0_2f 45208
#define RDLVL_DELAY_F0_3f 45209
#define RDLVL_DELAY_F0_4f 45210
#define RDLVL_DELAY_F1_0f 45211
#define RDLVL_DELAY_F1_1f 45212
#define RDLVL_DELAY_F1_2f 45213
#define RDLVL_DELAY_F1_3f 45214
#define RDLVL_DELAY_F1_4f 45215
#define RDLVL_DQ_0_COUNTf 45216
#define RDLVL_EDGEf 45217
#define RDLVL_ENf 45218
#define RDLVL_END_DELAY_0f 45219
#define RDLVL_END_DELAY_1f 45220
#define RDLVL_END_DELAY_2f 45221
#define RDLVL_END_DELAY_3f 45222
#define RDLVL_END_DELAY_4f 45223
#define RDLVL_ERROR_STATUSf 45224
#define RDLVL_GATE_DELAY_F0_0f 45225
#define RDLVL_GATE_DELAY_F0_1f 45226
#define RDLVL_GATE_DELAY_F0_2f 45227
#define RDLVL_GATE_DELAY_F0_3f 45228
#define RDLVL_GATE_DELAY_F0_4f 45229
#define RDLVL_GATE_DELAY_F1_0f 45230
#define RDLVL_GATE_DELAY_F1_1f 45231
#define RDLVL_GATE_DELAY_F1_2f 45232
#define RDLVL_GATE_DELAY_F1_3f 45233
#define RDLVL_GATE_DELAY_F1_4f 45234
#define RDLVL_GATE_DQ_0_COUNTf 45235
#define RDLVL_GATE_ENf 45236
#define RDLVL_GATE_INTERVALf 45237
#define RDLVL_GATE_MAX_DELAYf 45238
#define RDLVL_GATE_PREAMBLE_CHECK_ENf 45239
#define RDLVL_GATE_REG_ENf 45240
#define RDLVL_GATE_REQf 45241
#define RDLVL_GATE_RESP_MASKf 45242
#define RDLVL_INTERVALf 45243
#define RDLVL_MAX_DELAYf 45244
#define RDLVL_MIDPOINT_DELAY_0f 45245
#define RDLVL_MIDPOINT_DELAY_1f 45246
#define RDLVL_MIDPOINT_DELAY_2f 45247
#define RDLVL_MIDPOINT_DELAY_3f 45248
#define RDLVL_MIDPOINT_DELAY_4f 45249
#define RDLVL_OFFSET_DELAY_0f 45250
#define RDLVL_OFFSET_DELAY_1f 45251
#define RDLVL_OFFSET_DELAY_2f 45252
#define RDLVL_OFFSET_DELAY_3f 45253
#define RDLVL_OFFSET_DELAY_4f 45254
#define RDLVL_OFFSET_DIR_0f 45255
#define RDLVL_OFFSET_DIR_1f 45256
#define RDLVL_OFFSET_DIR_2f 45257
#define RDLVL_OFFSET_DIR_3f 45258
#define RDLVL_OFFSET_DIR_4f 45259
#define RDLVL_REG_ENf 45260
#define RDLVL_REQf 45261
#define RDLVL_RESP_MASKf 45262
#define RDMf 45263
#define RDMASK72_INST_OPCf 45264
#define RDMAXf 45265
#define RDMFf 45266
#define RDMINf 45267
#define RDMLFINDEXf 45268
#define RDMMCf 45269
#define RDMMC_ECC_1B_ERR_MASKf 45270
#define RDMMC_ECC_2B_ERR_MASKf 45271
#define RDMMC_INITIATE_ECC_1B_ERRf 45272
#define RDMMC_INITIATE_ECC_2B_ERRf 45273
#define RDMRf 45274
#define RDMUCf 45275
#define RDMUC_ECC_1B_ERR_MASKf 45276
#define RDMUC_ECC_2B_ERR_MASKf 45277
#define RDMUC_INITIATE_ECC_1B_ERRf 45278
#define RDMUC_INITIATE_ECC_2B_ERRf 45279
#define RDM_ECC_1B_ERR_MASKf 45280
#define RDM_ECC_2B_ERR_MASKf 45281
#define RDM_INITIATE_ECC_1B_ERRf 45282
#define RDM_INITIATE_ECC_2B_ERRf 45283
#define RDOUTSf 45284
#define RDPf 45285
#define RDPTRf 45286
#define RDPTRWRAPf 45287
#define RDPTR_OFFSETf 45288
#define RDQS_ENf 45289
#define RDROPf 45290
#define RDROP_DISINTf 45291
#define RDROP_SELf 45292
#define RDSCLKf 45293
#define RDSUMf 45294
#define RDWR_EQ_FLAGf 45295
#define RDWR_FIFO_EQ_RSTf 45296
#define RD_BL0f 45297
#define RD_BL1f 45298
#define RD_BL2f 45299
#define RD_BRST_ENf 45300
#define RD_BYTE_COUNTf 45301
#define RD_CAPf 45302
#define RD_CMD_DISTANCEf 45303
#define RD_CTRL_RD_REQ_DISCARD_ERRORf 45304
#define RD_CTRL_RD_REQ_DISCARD_ERROR_DISINTf 45305
#define RD_DATAf 45306
#define RD_DATA_DLYf 45307
#define RD_DATA_DLY_MAXf 45308
#define RD_DATA_DLY_MINf 45309
#define RD_DISABLEf 45310
#define RD_DLY_CALf 45311
#define RD_ECC_ENf 45312
#define RD_EN_BIST_RSLTSf 45313
#define RD_EN_CALf 45314
#define RD_EN_CALIB_BIT_OFFSETf 45315
#define RD_EN_CALIB_BYTE_SELf 45316
#define RD_EN_CALIB_CLOCKSf 45317
#define RD_EN_CALIB_LOCKf 45318
#define RD_EN_CALIB_TOTALf 45319
#define RD_ERASED_ECC_ENf 45320
#define RD_MARGINf 45321
#define RD_MISSf 45322
#define RD_MLF_INDEXf 45323
#define RD_PARITY_ENf 45324
#define RD_PHASEf 45325
#define RD_PI_PARITY_ERRf 45326
#define RD_PI_PARITY_ERR_DISINTf 45327
#define RD_PTRf 45328
#define RD_QUEUE_COST_WEIGHTf 45329
#define RD_Q_DEPf 45330
#define RD_REQ_FIFOf 45331
#define RD_REQ_FIFO_CORRECTED_ERRORf 45332
#define RD_REQ_FIFO_CORRECTED_ERROR_DISINTf 45333
#define RD_REQ_FIFO_DISABLE_ECCf 45334
#define RD_REQ_FIFO_ECC_CORRUPTf 45335
#define RD_REQ_FIFO_ERROR_BANKf 45336
#define RD_REQ_FIFO_INIT_DONEf 45337
#define RD_REQ_FIFO_OVERFLOWf 45338
#define RD_REQ_FIFO_OVERFLOW_DISINTf 45339
#define RD_REQ_FIFO_UNCORRECTED_ERRORf 45340
#define RD_REQ_FIFO_UNCORRECTED_ERROR_DISINTf 45341
#define RD_RESP_FIFOf 45342
#define RD_RESP_FIFO_CORRECTED_ERRORf 45343
#define RD_RESP_FIFO_CORRECTED_ERROR_DISINTf 45344
#define RD_RESP_FIFO_DISABLE_ECCf 45345
#define RD_RESP_FIFO_ECC_CORRUPTf 45346
#define RD_RESP_FIFO_ERROR_ADDRf 45347
#define RD_RESP_FIFO_ERROR_BANKf 45348
#define RD_RESP_FIFO_INIT_DONEf 45349
#define RD_RESP_FIFO_OVERFLOWf 45350
#define RD_RESP_FIFO_OVERFLOW_DISINTf 45351
#define RD_RESP_FIFO_TMf 45352
#define RD_RESP_FIFO_UNCORRECTED_ERRORf 45353
#define RD_RESP_FIFO_UNCORRECTED_ERROR_DISINTf 45354
#define RD_SYNC0f 45355
#define RD_SYNC1f 45356
#define RD_SYNC2f 45357
#define RD_WR_Nf 45358
#define REf 45359
#define REACHABILITY_ALLOWED_LINKSf 45360
#define REACHABILITY_CELLS_CNTf 45361
#define REACHABILITY_CELLS_CNT_OVERFLOWf 45362
#define REACHABILITY_CLEAR_LINKSf 45363
#define REACHCELLSCOUNTERf 45364
#define REACHCELLSCOUNTEROVFf 45365
#define REACHDROPCOUNTf 45366
#define REACHDROPCOUNTOVFf 45367
#define REACHFIFOOVFf 45368
#define REACHFIFOOVFMASKf 45369
#define REACH_CELLS_COUNTERf 45370
#define REACH_CELLS_COUNTER_OVFf 45371
#define REACH_DROP_COUNTf 45372
#define REACH_DROP_COUNT_OVFf 45373
#define REACH_FIFOOVF_MASKf 45374
#define REACH_FIFO_ECC_1B_ERR_MASKf 45375
#define REACH_FIFO_ECC_2B_ERR_MASKf 45376
#define REACH_FIFO_INITIATE_ECC_1B_ERRf 45377
#define REACH_FIFO_INITIATE_ECC_2B_ERRf 45378
#define REACH_FIFO_OVFf 45379
#define READf 45380
#define READ2Xf 45381
#define READ4Xf 45382
#define READABLE_REGSf 45383
#define READCOUNTERf 45384
#define READERRf 45385
#define READFIFOSALLOWEDf 45386
#define READPOINTERf 45387
#define READREQ_PLD_SIZEf 45388
#define READWEIGHTf 45389
#define READYf 45390
#define READ_ACK_TIMEf 45391
#define READ_ADR_SIZEf 45392
#define READ_CYCLE_MARGINf 45393
#define READ_CYC_ADR_FLAGf 45394
#define READ_DATAf 45395
#define READ_DELAYf 45396
#define READ_DONEf 45397
#define READ_ENB_IDDQf 45398
#define READ_ENB_OEBf 45399
#define READ_ENB_REBf 45400
#define READ_ENB_RXENBf 45401
#define READ_ERROR_COUNTf 45402
#define READ_FIFOS_ALLOWEDf 45403
#define READ_FOUTf 45404
#define READ_INf 45405
#define READ_ISS_OVERRIDEf 45406
#define READ_LATENCYf 45407
#define READ_NEXT_PAGE_FLAGf 45408
#define READ_NULL_OFFSETf 45409
#define READ_NULL_OFFSET_DISINTf 45410
#define READ_OFFSETf 45411
#define READ_ONLYf 45412
#define READ_OPCODEf 45413
#define READ_OUTf 45414
#define READ_POINTERf 45415
#define READ_PTRSf 45416
#define READ_PTRS_ZEROf 45417
#define READ_RAND_OPCODEf 45418
#define READ_RECEIVEDf 45419
#define READ_REQ_FIFO_ASSERTED_FCf 45420
#define READ_STARTf 45421
#define READ_STATUS_OPCODEf 45422
#define READ_WEIGHTf 45423
#define READ_WRITEf 45424
#define REASMBCNTf 45425
#define REASONf 45426
#define REASONSf 45427
#define REASONS_KEYf 45428
#define REASONS_KEY_HIGHf 45429
#define REASONS_KEY_LOWf 45430
#define REASONS_KEY_MIDf 45431
#define REASONS_KEY_RESERVEDf 45432
#define REASONS_MASKf 45433
#define REASONS_MASK_HIGHf 45434
#define REASONS_MASK_LOWf 45435
#define REASONS_MASK_MIDf 45436
#define REASONS_MASK_RESERVEDf 45437
#define REASON_CODE_TYPE_KEYf 45438
#define REASON_CODE_TYPE_MASKf 45439
#define REASSEMBLY4BITERRORf 45440
#define REASSEMBLY4BITERRORMASKf 45441
#define REASSEMBLYERRORGENERALIDLEf 45442
#define REASSEMBLYERRORGENERALIDLEMASKf 45443
#define REASSEMBLYERRORGENERALMOPf 45444
#define REASSEMBLYERRORGENERALMOPMASKf 45445
#define REASSEMBLYERRORMASKf 45446
#define REASSEMBLYERRORMAXIMUMDPf 45447
#define REASSEMBLYERRORMAXIMUMDPMASKf 45448
#define REASSEMBLYERRORMAXIMUMORIGINALSIZEf 45449
#define REASSEMBLYERRORMAXIMUMORIGINALSIZEMASKf 45450
#define REASSEMBLYERRORMAXIMUMSIZEf 45451
#define REASSEMBLYERRORMAXIMUMSIZEMASKf 45452
#define REASSEMBLYERRORMINIMUMORIGINALSIZEf 45453
#define REASSEMBLYERRORMINIMUMORIGINALSIZEMASKf 45454
#define REASSEMBLYERRORMINIMUMSIZEf 45455
#define REASSEMBLYERRORMINIMUMSIZEMASKf 45456
#define REASSEMBLYERRORNODPf 45457
#define REASSEMBLYERRORNODPMASKf 45458
#define REASSEMBLYERRORNOPCBf 45459
#define REASSEMBLYERRORNOPCBMASKf 45460
#define REASSEMBLYERRORNOSOPPCBf 45461
#define REASSEMBLYERRORNOSOPPCBMASKf 45462
#define REASSEMBLYERRORSf 45463
#define REASSEMBLYERRORSHITf 45464
#define REASSEMBLYERRORSOVFf 45465
#define REASSEMBLYERRORUNEXPECTEDEOPf 45466
#define REASSEMBLYERRORUNEXPECTEDEOPMASKf 45467
#define REASSEMBLYERRORUNEXPECTEDMOPf 45468
#define REASSEMBLYERRORUNEXPECTEDMOPMASKf 45469
#define REASSEMBLYERRORUNEXPECTEDSOPf 45470
#define REASSEMBLYERRORUNEXPECTEDSOPMASKf 45471
#define REASSEMBLYNOMMCMIRRORONLYf 45472
#define REASSEMBLYTIMEOUTf 45473
#define REASSEMBLY_0_ECC__NB_ERR_MASKf 45474
#define REASSEMBLY_0_INITIATE_ECC_NB_ERRf 45475
#define REASSEMBLY_1_ECC__NB_ERR_MASKf 45476
#define REASSEMBLY_1_INITIATE_ECC_NB_ERRf 45477
#define REASSEMBLY_2_ECC__NB_ERR_MASKf 45478
#define REASSEMBLY_2_INITIATE_ECC_NB_ERRf 45479
#define REASSEMBLY_3_ECC__NB_ERR_MASKf 45480
#define REASSEMBLY_3_INITIATE_ECC_NB_ERRf 45481
#define REASSEMBLY_4_INITIATE_PAR_ERRf 45482
#define REASSEMBLY_4_PARITY_ERR_MASKf 45483
#define REASSEMBLY_CONTEXTf 45484
#define REASSEMBLY_ERRORSf 45485
#define REASSEMBLY_ERRORS_HITf 45486
#define REASSEMBLY_ERRORS_OVFf 45487
#define REASSEMBLY_ERROR_GENERAL_IDLEf 45488
#define REASSEMBLY_ERROR_GENERAL_IDLE_MASKf 45489
#define REASSEMBLY_ERROR_GENERAL_MOPf 45490
#define REASSEMBLY_ERROR_GENERAL_MOP_MASKf 45491
#define REASSEMBLY_ERROR_MASKf 45492
#define REASSEMBLY_ERROR_MAXIMUM_DPf 45493
#define REASSEMBLY_ERROR_MAXIMUM_DP_MASKf 45494
#define REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZEf 45495
#define REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZE_MASKf 45496
#define REASSEMBLY_ERROR_MAXIMUM_SIZEf 45497
#define REASSEMBLY_ERROR_MAXIMUM_SIZE_MASKf 45498
#define REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZEf 45499
#define REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZE_MASKf 45500
#define REASSEMBLY_ERROR_MINIMUM_SIZEf 45501
#define REASSEMBLY_ERROR_MINIMUM_SIZE_MASKf 45502
#define REASSEMBLY_ERROR_NO_DPf 45503
#define REASSEMBLY_ERROR_NO_DP_MASKf 45504
#define REASSEMBLY_ERROR_NO_PCBf 45505
#define REASSEMBLY_ERROR_NO_PCB_MASKf 45506
#define REASSEMBLY_ERROR_NO_SOP_PCBf 45507
#define REASSEMBLY_ERROR_NO_SOP_PCB_MASKf 45508
#define REASSEMBLY_ERROR_UNEXPECTED_EOPf 45509
#define REASSEMBLY_ERROR_UNEXPECTED_EOP_MASKf 45510
#define REASSEMBLY_ERROR_UNEXPECTED_MOPf 45511
#define REASSEMBLY_ERROR_UNEXPECTED_MOP_MASKf 45512
#define REASSEMBLY_ERROR_UNEXPECTED_SOPf 45513
#define REASSEMBLY_ERROR_UNEXPECTED_SOP_MASKf 45514
#define REASSEMBLY_INTERRUPT_REGISTER_TESTf 45515
#define REASSEMBLY_MATRIX_TMf 45516
#define REASSEMBLY_NO_MMC_MIRROR_ONLYf 45517
#define REASSEMBLY_OVERFLOW_ERR_Af 45518
#define REASSEMBLY_OVERFLOW_ERR_A_DINSTf 45519
#define REASSEMBLY_OVERFLOW_ERR_Bf 45520
#define REASSEMBLY_OVERFLOW_ERR_B_DINSTf 45521
#define REASSEMBLY_TIMEOUTf 45522
#define REASSIGNMENTSf 45523
#define REASSTATEf 45524
#define REAS_STATEf 45525
#define REBOUNDED_CREDIT_WORTHf 45526
#define RECALCf 45527
#define RECEIVEDf 45528
#define RECEIVEDOCTETS0CNTf 45529
#define RECEIVEDOCTETS1CNTf 45530
#define RECEIVEDOCTETS2CNTf 45531
#define RECEIVEDOCTETS3CNTf 45532
#define RECEIVEDPACKETS0CNTf 45533
#define RECEIVEDPACKETS1CNTf 45534
#define RECEIVEDPACKETS2CNTf 45535
#define RECEIVEDPACKETS3CNTf 45536
#define RECEIVED_OCTETS_CNTf 45537
#define RECEIVED_PACKETS_CNTf 45538
#define RECEIVE_18_BYTE_PKTSf 45539
#define RECLAMATIONf 45540
#define RECORD0_ADDR_SELf 45541
#define RECORD0_EVENT_SELf 45542
#define RECORD0_SEGMENT_SELf 45543
#define RECORD1_ADDR_SELf 45544
#define RECORD1_EVENT_SELf 45545
#define RECORD1_SEGMENT_SELf 45546
#define RECORD2_ADDR_SELf 45547
#define RECORD2_EVENT_SELf 45548
#define RECORD2_SEGMENT_SELf 45549
#define RECORDLOOKUP_CORRECTED_ERRORf 45550
#define RECORDLOOKUP_CORRECTED_ERROR_DISINTf 45551
#define RECORDLOOKUP_ECC_ERROR_ADDRESSf 45552
#define RECORDLOOKUP_ENABLE_ECCf 45553
#define RECORDLOOKUP_FORCE_UNCORRECTABLE_ERRORf 45554
#define RECORDLOOKUP_UNCORRECTED_ERRORf 45555
#define RECORDLOOKUP_UNCORRECTED_ERROR_DISINTf 45556
#define RECORD_MEM_TMf 45557
#define RECYCLEFRBDBf 45558
#define RECYCLE_CHAIN_FIFO_DISABLE_ECCf 45559
#define RECYCLE_CHAIN_FIFO_ECC_CORRUPTf 45560
#define RECYCLE_CHAIN_FIFO_NONEMPTYf 45561
#define RECYCLE_CHAIN_FIFO_NONEMPTY_DISINTf 45562
#define RECYCLE_COMMAND_INITIATE_PAR_ERRf 45563
#define RECYCLE_COMMAND_PARITY_ERR_MASKf 45564
#define REDf 45565
#define REDIRECTEDf 45566
#define REDIRECTED_LASTf 45567
#define REDIRECTED_TYPEf 45568
#define REDIRECTED_UC_ONLYf 45569
#define REDIRECTIONf 45570
#define REDIRECTION_DESTINATIONf 45571
#define REDIRECTION_DGLPf 45572
#define REDIRECTION_HIf 45573
#define REDIRECTION_LOf 45574
#define REDIRECTION_NHf 45575
#define REDIRECTION_NHIf 45576
#define REDIRECTION_PROFILE_INDEXf 45577
#define REDIRECTION_TYPEf 45578
#define REDIRECT_COSf 45579
#define REDIRECT_DGLPf 45580
#define REDIRECT_DROP_PRECEDENCEf 45581
#define REDIRECT_DVPf 45582
#define REDIRECT_ECMP_GROUPf 45583
#define REDIRECT_EGRf 45584
#define REDIRECT_IFP_PROFILE_INDEXf 45585
#define REDIRECT_INDEX_TYPEf 45586
#define REDIRECT_INT_PRIf 45587
#define REDIRECT_INT_PRI_SELf 45588
#define REDIRECT_L2MC_INDEXf 45589
#define REDIRECT_L3MC_INDEXf 45590
#define REDIRECT_MODIDf 45591
#define REDIRECT_NHIf 45592
#define REDIRECT_PKT_DROPf 45593
#define REDIRECT_PORT_NUMf 45594
#define REDIRECT_SETf 45595
#define REDIRECT_SET_ENABLEf 45596
#define REDIRECT_Tf 45597
#define REDIRECT_TO_NHIf 45598
#define REDIRECT_TYPEf 45599
#define REDIRECT_TYPE_PKT0f 45600
#define REDIRECT_TYPE_PKT1f 45601
#define REDIRECT_USE_IFP_PBMf 45602
#define REDUCf 45603
#define REDUCED_MAIDf 45604
#define REDWEIGHTQf 45605
#define RED_ADMITf 45606
#define RED_DISCARDf 45607
#define RED_DROPENDPOINTf 45608
#define RED_DROPSTARTPOINTf 45609
#define RED_DROP_STATE_BMP0f 45610
#define RED_DROP_STATE_BMP1f 45611
#define RED_LIMITf 45612
#define RED_MARKEDf 45613
#define RED_MAXDROPRATEf 45614
#define RED_RESUMEf 45615
#define RED_RESUME_LIMITf 45616
#define RED_RESUME_OFFSETf 45617
#define RED_RESUME_OFFSET_PROFILE_SELf 45618
#define RED_SHARED_LIMITf 45619
#define RED_SP0f 45620
#define RED_SP1f 45621
#define RED_SP2f 45622
#define RED_SP3f 45623
#define RED_WEIGHT_Qf 45624
#define REESRVED1f 45625
#define REESRVED2f 45626
#define REFCLKOUTf 45627
#define REFCLK_PDf 45628
#define REFCLK_SELf 45629
#define REFCOMP_PWRDNf 45630
#define REFCOUNTf 45631
#define REFDIVf 45632
#define REFIN_ENf 45633
#define REFMULTICOSf 45634
#define REFOUT_ENf 45635
#define REFPARITYf 45636
#define REFRESHf 45637
#define REFRESHBURSTSIZEf 45638
#define REFRESHCOUNTf 45639
#define REFRESHDELAYPRDf 45640
#define REFRESHEDBYDSPf 45641
#define REFRESH_AT_2X_STATUS_L0f 45642
#define REFRESH_AT_2X_STATUS_L1f 45643
#define REFRESH_AT_2X_STATUS_L2f 45644
#define REFRESH_AT_2X_STATUS_PORTf 45645
#define REFRESH_BURST_SIZEf 45646
#define REFRESH_CYCLE_PERIODf 45647
#define REFRESH_DELAY_PRDf 45648
#define REFRESH_DISABLEf 45649
#define REFRESH_ENf 45650
#define REFRESH_ENABLEf 45651
#define REFRESH_ERRORf 45652
#define REFRESH_ERROR_DISINTf 45653
#define REFRESH_GRANf 45654
#define REFRESH_HOLDOFFf 45655
#define REFRESH_INDEXf 45656
#define REFRESH_INTERVALf 45657
#define REFRESH_JITTER_SELECTf 45658
#define REFRESH_MODEf 45659
#define REFRESH_OVERFLOW_ERRORf 45660
#define REFRESH_OVERFLOW_ERROR_DISINTf 45661
#define REFRESH_OVERRIDEf 45662
#define REFRESH_THRESHOLDf 45663
#define REFRESH_TIMERf 45664
#define REFRESH_TIMER_MAXf 45665
#define REFRESH_TIMER_WINDOWf 45666
#define REFSELf 45667
#define REF_CLKFREQ_SELf 45668
#define REF_CNTf 45669
#define REF_COUNTf 45670
#define REF_DIVf 45671
#define REF_ENABLESf 45672
#define REF_PERIOD0f 45673
#define REF_SCALESf 45674
#define REF_TERM_SELf 45675
#define REGBASEf 45676
#define REGCSELf 45677
#define REGEN_CRCf 45678
#define REGEX_ENABLEf 45679
#define REGEX_ENGINES_ACTIVEf 45680
#define REGEX_RESETf 45681
#define REGEX_START_PTR0f 45682
#define REGEX_START_PTR1f 45683
#define REGEX_START_PTR2f 45684
#define REGEX_START_PTR3f 45685
#define REGEX_START_PTR4f 45686
#define REGEX_START_PTR5f 45687
#define REGEX_START_PTR6f 45688
#define REGEX_START_PTR7f 45689
#define REGEX_STATE_ERRORf 45690
#define REGEX_STATE_ERROR_ENGINE_IDf 45691
#define REGEX_STATE_ERROR_INTR_ENf 45692
#define REGEX_STATE_ERROR_POINTERf 45693
#define REGEX_STATE_ERROR_TYPEf 45694
#define REGFAPPORTf 45695
#define REGIFPKTBEf 45696
#define REGIFPKTDATAf 45697
#define REGIFPKTENDf 45698
#define REGIFPKTERRf 45699
#define REGIFPKTSENDDATAf 45700
#define REGIFPKTSTARTf 45701
#define REGINDEXf 45702
#define REGION_BASEf 45703
#define REGION_INDEXf 45704
#define REGION_INDEX_MASKf 45705
#define REGION_MAPPER_INITf 45706
#define REGION_MAPPER_INIT_DONEf 45707
#define REGION_MAPPER_TMf 45708
#define REGION_OFFSETf 45709
#define REGISTER_SRCf 45710
#define REGI_ERR_64_BYTES_PACKf 45711
#define REGI_ERR_64_BYTES_PACK_MASKf 45712
#define REGI_ERR_DATA_ARRIVEDf 45713
#define REGI_ERR_DATA_ARRIVED_MASKf 45714
#define REGI_ERR_PACKET_SIZEf 45715
#define REGI_ERR_PACKET_SIZE_MASKf 45716
#define REGI_PACKET_COUNTERf 45717
#define REGI_PKT_BEf 45718
#define REGI_PKT_DATAf 45719
#define REGI_PKT_EOPf 45720
#define REGI_PKT_ERRf 45721
#define REGI_PKT_SEND_DATAf 45722
#define REGI_PKT_SOPf 45723
#define REGTORXQ_FLOW_CNTL_OFF_THf 45724
#define REGTORXQ_FLOW_CNTL_ON_THf 45725
#define REGTOTXARB_WRR_TH_0f 45726
#define REGTOTXARB_WRR_TH_1f 45727
#define REGTOTXARB_WRR_TH_2f 45728
#define REGTOTXARB_WRR_TH_3f 45729
#define REG_0018f 45730
#define REG_001Cf 45731
#define REG_001Ff 45732
#define REG_0050f 45733
#define REG_0051f 45734
#define REG_0052f 45735
#define REG_0053f 45736
#define REG_0058f 45737
#define REG_005Bf 45738
#define REG_005Cf 45739
#define REG_0070f 45740
#define REG_0071f 45741
#define REG_0072f 45742
#define REG_0073f 45743
#define REG_007Cf 45744
#define REG_0086f 45745
#define REG_0087f 45746
#define REG_0090f 45747
#define REG_0091f 45748
#define REG_0092f 45749
#define REG_0093f 45750
#define REG_0098f 45751
#define REG_0099f 45752
#define REG_0108f 45753
#define REG_0109f 45754
#define REG_010Af 45755
#define REG_010Bf 45756
#define REG_010Df 45757
#define REG_014Bf 45758
#define REG_014Ef 45759
#define REG_0151f 45760
#define REG_01B4f 45761
#define REG_01C2f 45762
#define REG_0202f 45763
#define REG_0208f 45764
#define REG_0209f 45765
#define REG_020Ff 45766
#define REG_0210f 45767
#define REG_0216f 45768
#define REG_0217f 45769
#define REG_021Bf 45770
#define REG_021Cf 45771
#define REG_021Df 45772
#define REG_021Ef 45773
#define REG_021Ff 45774
#define REG_0220f 45775
#define REG_0221f 45776
#define REG_0222f 45777
#define REG_0223f 45778
#define REG_0224f 45779
#define REG_0225f 45780
#define REG_0226f 45781
#define REG_0227f 45782
#define REG_0228f 45783
#define REG_0229f 45784
#define REG_022Af 45785
#define REG_022Bf 45786
#define REG_022Cf 45787
#define REG_022Df 45788
#define REG_022Ef 45789
#define REG_022Ff 45790
#define REG_0230f 45791
#define REG_0231f 45792
#define REG_0232f 45793
#define REG_0233f 45794
#define REG_0234f 45795
#define REG_0235f 45796
#define REG_0236f 45797
#define REG_0237f 45798
#define REG_0238f 45799
#define REG_0239f 45800
#define REG_023Af 45801
#define REG_023Bf 45802
#define REG_023Cf 45803
#define REG_023Df 45804
#define REG_0241f 45805
#define REG_0250f 45806
#define REG_025Ff 45807
#define REG_026Ef 45808
#define REG_027Df 45809
#define REG_028Cf 45810
#define REG_029Bf 45811
#define REG_02AAf 45812
#define REG_02B9f 45813
#define REG_02C8f 45814
#define REG_090f 45815
#define REG_091f 45816
#define REG_092f 45817
#define REG_093f 45818
#define REG_50f 45819
#define REG_51f 45820
#define REG_52f 45821
#define REG_53f 45822
#define REG_86f 45823
#define REG_88f 45824
#define REG_90f 45825
#define REG_DIMM_ENABLEf 45826
#define REG_FIFO_PARITY_FLIPf 45827
#define REG_HARD_CORE_RST_Nf 45828
#define REG_HARD_RST_Bf 45829
#define REG_IDf 45830
#define REG_NUMBERf 45831
#define REG_PORT_TERMINATION_CONTEXTf 45832
#define REG_REASSEMBLY_CONTEXTf 45833
#define REJBUFFSCHf 45834
#define REJBUFFUSCf 45835
#define REJDESCSCHf 45836
#define REJDESCUSCf 45837
#define REJECTCREDITSONFLUSHf 45838
#define REJECT_CREDITS_ON_FLUSHf 45839
#define REJECT_TTL_0f 45840
#define REJECT_TTL_1f 45841
#define REJSCHDBUFFTHENf 45842
#define REJSCHDDESCTHENf 45843
#define REJUNSCHDBUFFTHENf 45844
#define REJUNSCHDDESCTHENf 45845
#define RELEASE_ALL_CREDITSf 45846
#define RELEASE_DBf 45847
#define RELEASE_NUMBERf 45848
#define RELOCK_DLLf 45849
#define REMAINDERf 45850
#define REMAINDERSEGMENTDATAf 45851
#define REMAPf 45852
#define REMAP0f 45853
#define REMAP1f 45854
#define REMAPPED_SFI_NUM_0f 45855
#define REMAP_BIT_POSITIONf 45856
#define REMAP_CLASS_Af 45857
#define REMAP_CLASS_Bf 45858
#define REMAP_IPMC_GROUPf 45859
#define REMAP_LINKENf 45860
#define REMAP_LINKEN_MASKf 45861
#define REMAP_LINKEN_VALUEf 45862
#define REMAP_PORT_0f 45863
#define REMAP_PORT_1f 45864
#define REMAP_PORT_10f 45865
#define REMAP_PORT_11f 45866
#define REMAP_PORT_12f 45867
#define REMAP_PORT_13f 45868
#define REMAP_PORT_14f 45869
#define REMAP_PORT_15f 45870
#define REMAP_PORT_16f 45871
#define REMAP_PORT_17f 45872
#define REMAP_PORT_18f 45873
#define REMAP_PORT_19f 45874
#define REMAP_PORT_2f 45875
#define REMAP_PORT_20f 45876
#define REMAP_PORT_21f 45877
#define REMAP_PORT_22f 45878
#define REMAP_PORT_23f 45879
#define REMAP_PORT_24f 45880
#define REMAP_PORT_25f 45881
#define REMAP_PORT_26f 45882
#define REMAP_PORT_27f 45883
#define REMAP_PORT_28f 45884
#define REMAP_PORT_29f 45885
#define REMAP_PORT_3f 45886
#define REMAP_PORT_30f 45887
#define REMAP_PORT_31f 45888
#define REMAP_PORT_32f 45889
#define REMAP_PORT_33f 45890
#define REMAP_PORT_34f 45891
#define REMAP_PORT_35f 45892
#define REMAP_PORT_36f 45893
#define REMAP_PORT_37f 45894
#define REMAP_PORT_38f 45895
#define REMAP_PORT_39f 45896
#define REMAP_PORT_4f 45897
#define REMAP_PORT_40f 45898
#define REMAP_PORT_41f 45899
#define REMAP_PORT_42f 45900
#define REMAP_PORT_43f 45901
#define REMAP_PORT_44f 45902
#define REMAP_PORT_45f 45903
#define REMAP_PORT_46f 45904
#define REMAP_PORT_47f 45905
#define REMAP_PORT_48f 45906
#define REMAP_PORT_49f 45907
#define REMAP_PORT_5f 45908
#define REMAP_PORT_50f 45909
#define REMAP_PORT_51f 45910
#define REMAP_PORT_52f 45911
#define REMAP_PORT_53f 45912
#define REMAP_PORT_54f 45913
#define REMAP_PORT_55f 45914
#define REMAP_PORT_56f 45915
#define REMAP_PORT_57f 45916
#define REMAP_PORT_58f 45917
#define REMAP_PORT_59f 45918
#define REMAP_PORT_6f 45919
#define REMAP_PORT_60f 45920
#define REMAP_PORT_61f 45921
#define REMAP_PORT_62f 45922
#define REMAP_PORT_63f 45923
#define REMAP_PORT_7f 45924
#define REMAP_PORT_8f 45925
#define REMAP_PORT_9f 45926
#define REMAP_SELECTf 45927
#define REMAP_SELECT_ENABLEf 45928
#define REMAP_TABLES_ECC_GEN_ENABLEf 45929
#define REMAP_VAL0f 45930
#define REMAP_VAL1f 45931
#define REMAP_VAL2f 45932
#define REMAP_VAL3f 45933
#define REMARK_CFIf 45934
#define REMARK_DOT1Pf 45935
#define REMARK_IPV4_TO_DSCP_INITIATE_PAR_ERRf 45936
#define REMARK_IPV4_TO_DSCP_PARITY_ERR_MASKf 45937
#define REMARK_IPV4_TO_EXP_INITIATE_PAR_ERRf 45938
#define REMARK_IPV4_TO_EXP_PARITY_ERR_MASKf 45939
#define REMARK_IPV6_TO_DSCP_INITIATE_PAR_ERRf 45940
#define REMARK_IPV6_TO_DSCP_PARITY_ERR_MASKf 45941
#define REMARK_IPV6_TO_EXP_INITIATE_PAR_ERRf 45942
#define REMARK_IPV6_TO_EXP_PARITY_ERR_MASKf 45943
#define REMARK_MPLS_TO_DSCPf 45944
#define REMARK_MPLS_TO_EXPf 45945
#define REMARK_OUTER_DOT1Pf 45946
#define REMARK_OUTER_DSCPf 45947
#define REMARK_PROFILEf 45948
#define REMARK_PROFILE_IPV4_O_ETHf 45949
#define REMARK_PROFILE_IPV6_O_ETHf 45950
#define REMOTEf 45951
#define REMOTEFAULTDISABLEf 45952
#define REMOTEFAULTSTATf 45953
#define REMOTE_CPU_ENf 45954
#define REMOTE_FAULTf 45955
#define REMOTE_FAULT_DISABLEf 45956
#define REMOTE_FAULT_STATUSf 45957
#define REMOTE_LPBK_LEAK_ENBf 45958
#define REMOTE_SRCMODIDf 45959
#define REMOTE_STATEf 45960
#define REMOTE_TERM_GPPf 45961
#define REMOTE_TRUNKf 45962
#define REMOTE_TRUNK_1f 45963
#define REMOVEf 45964
#define REMOVENETWORKHEADERf 45965
#define REMOVE_FAILOVER_LPBKf 45966
#define REMOVE_HG_HDR_SRC_PORTf 45967
#define REMOVE_INNER_TAGf 45968
#define REMOVE_MH_SRC_PORTf 45969
#define REMOVE_NETWORK_HEADERf 45970
#define REMOVE_SGLP_FROM_L3_BITMAPf 45971
#define REMOVE_SYSTEM_HEADERf 45972
#define REPAIRMEMORIESf 45973
#define REPCNTf 45974
#define REPCOUNTf 45975
#define REPEAT_MODEf 45976
#define REPLACED_ASSOC_DATAf 45977
#define REPLACED_HITBITSf 45978
#define REPLACEMENT_DATAf 45979
#define REPLACEMENT_PTRf 45980
#define REPLACEMENT_TYPEf 45981
#define REPLACE_DATAf 45982
#define REPLACE_DATA0f 45983
#define REPLACE_DATA1f 45984
#define REPLACE_DONEf 45985
#define REPLACE_ENf 45986
#define REPLACE_ENABLEf 45987
#define REPLACE_ENABLE_BITMAPf 45988
#define REPLACE_LENf 45989
#define REPLACE_LSBf 45990
#define REPLACE_LSB_SELECTf 45991
#define REPLACE_PBM_BC_TYPEf 45992
#define REPLAY_CONTROLf 45993
#define REPLAY_PROTECT_WINDOWf 45994
#define REPLHEADERRf 45995
#define REPLHEADERRORPOINTERf 45996
#define REPLICATION_CONTEXT_CORRECTED_ERRORf 45997
#define REPLICATION_CONTEXT_CORRECTED_ERROR_DISINTf 45998
#define REPLICATION_CONTEXT_DISABLE_ECCf 45999
#define REPLICATION_CONTEXT_ERROR_ADDRf 46000
#define REPLICATION_CONTEXT_FORCE_ECC_ERRORf 46001
#define REPLICATION_CONTEXT_MEM_INITf 46002
#define REPLICATION_CONTEXT_MEM_INIT_DONEf 46003
#define REPLICATION_CONTEXT_TMf 46004
#define REPLICATION_CONTEXT_UNCORRECTED_ERRORf 46005
#define REPLICATION_CONTEXT_UNCORRECTED_ERROR_DISINTf 46006
#define REPLICATION_COSf 46007
#define REPLICATION_COUNTf 46008
#define REPLICATION_COUNT_ENf 46009
#define REPLICATION_DEREF_CORRECTED_ERROR_Af 46010
#define REPLICATION_DEREF_CORRECTED_ERROR_A_DISINTf 46011
#define REPLICATION_DEREF_DISABLE_ECCf 46012
#define REPLICATION_DEREF_ERROR_ADDR_Af 46013
#define REPLICATION_DEREF_FORCE_ECC_ERROR_Af 46014
#define REPLICATION_DEREF_FORCE_ECC_ERROR_Bf 46015
#define REPLICATION_DEREF_MEM_INITf 46016
#define REPLICATION_DEREF_MEM_INIT_DONEf 46017
#define REPLICATION_DEREF_TMA_MEM0f 46018
#define REPLICATION_DEREF_TMA_MEM1f 46019
#define REPLICATION_DEREF_TMB_MEM0f 46020
#define REPLICATION_DEREF_TMB_MEM1f 46021
#define REPLICATION_DEREF_UNCORRECTED_ERROR_Af 46022
#define REPLICATION_DEREF_UNCORRECTED_ERROR_A_DISINTf 46023
#define REPLICATION_ENABLEf 46024
#define REPLICATION_FACTORf 46025
#define REPLICATION_FAIL_MGIDf 46026
#define REPLICATION_FAIL_SELECTf 46027
#define REPLICATION_LIMITf 46028
#define REPLICATION_LRP_STATE_CORRECTED_ERRORf 46029
#define REPLICATION_LRP_STATE_CORRECTED_ERROR_DISINTf 46030
#define REPLICATION_LRP_STATE_DISABLE_ECCf 46031
#define REPLICATION_LRP_STATE_ERROR_ADDRf 46032
#define REPLICATION_LRP_STATE_FORCE_ECC_ERRORf 46033
#define REPLICATION_LRP_STATE_MEM_INITf 46034
#define REPLICATION_LRP_STATE_MEM_INIT_DONEf 46035
#define REPLICATION_LRP_STATE_TMf 46036
#define REPLICATION_LRP_STATE_UNCORRECTED_ERRORf 46037
#define REPLICATION_LRP_STATE_UNCORRECTED_ERROR_DISINTf 46038
#define REPLICATION_MODEf 46039
#define REPLICATION_OVER_LIMITf 46040
#define REPLICATION_OVER_LIMIT_MASKf 46041
#define REPLICATION_PORTf 46042
#define REPLICATION_REF_CORRECTED_ERROR_Af 46043
#define REPLICATION_REF_CORRECTED_ERROR_A_DISINTf 46044
#define REPLICATION_REF_DISABLE_ECCf 46045
#define REPLICATION_REF_ERROR_ADDR_Af 46046
#define REPLICATION_REF_FORCE_ECC_ERROR_Af 46047
#define REPLICATION_REF_FORCE_ECC_ERROR_Bf 46048
#define REPLICATION_REF_MEM_INITf 46049
#define REPLICATION_REF_MEM_INIT_DONEf 46050
#define REPLICATION_REF_TMA_MEM0f 46051
#define REPLICATION_REF_TMA_MEM1f 46052
#define REPLICATION_REF_TMB_MEM0f 46053
#define REPLICATION_REF_TMB_MEM1f 46054
#define REPLICATION_REF_UNCORRECTED_ERROR_Af 46055
#define REPLICATION_REF_UNCORRECTED_ERROR_A_DISINTf 46056
#define REPLICATION_REP_COPY_CORRECTED_ERROR_Af 46057
#define REPLICATION_REP_COPY_CORRECTED_ERROR_A_DISINTf 46058
#define REPLICATION_REP_COPY_DISABLE_ECCf 46059
#define REPLICATION_REP_COPY_ERROR_ADDR_Af 46060
#define REPLICATION_REP_COPY_FORCE_ECC_ERROR_Af 46061
#define REPLICATION_REP_COPY_FORCE_ECC_ERROR_Bf 46062
#define REPLICATION_REP_COPY_MEM_INITf 46063
#define REPLICATION_REP_COPY_MEM_INIT_DONEf 46064
#define REPLICATION_REP_COPY_TMA_MEM0f 46065
#define REPLICATION_REP_COPY_TMA_MEM1f 46066
#define REPLICATION_REP_COPY_TMB_MEM0f 46067
#define REPLICATION_REP_COPY_TMB_MEM1f 46068
#define REPLICATION_REP_COPY_UNCORRECTED_ERROR_Af 46069
#define REPLICATION_REP_COPY_UNCORRECTED_ERROR_A_DISINTf 46070
#define REPLICATION_SRCH_FAILf 46071
#define REPLICATION_SRCH_FAIL_MASKf 46072
#define REPLICATION_STATEf 46073
#define REPLICATION_TYPEf 46074
#define REPLISTERRORINSTANCEf 46075
#define REPLISTERRORPOINTERf 46076
#define REPLYDELAYf 46077
#define REPLYLOCKf 46078
#define REPLYTHf 46079
#define REPL_GROUP_ADDRf 46080
#define REPL_GROUP_INFO0f 46081
#define REPL_GROUP_INFO1f 46082
#define REPL_GRP_ERRf 46083
#define REPL_GRP_TBL_CORRECTED_ERRORf 46084
#define REPL_GRP_TBL_CORRECTED_ERROR_DISINTf 46085
#define REPL_GRP_TBL_ENABLE_ECCf 46086
#define REPL_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf 46087
#define REPL_GRP_TBL_UNCORRECTED_ERRORf 46088
#define REPL_GRP_TBL_UNCORRECTED_ERROR_DISINTf 46089
#define REPL_GRP_TM0f 46090
#define REPL_GRP_TM1f 46091
#define REPL_HEAD_ADDRf 46092
#define REPL_HEAD_BASE_PTRf 46093
#define REPL_HEAD_TBL_CORRECTED_ERRORf 46094
#define REPL_HEAD_TBL_CORRECTED_ERROR_DISINTf 46095
#define REPL_HEAD_TBL_ENABLE_ECCf 46096
#define REPL_HEAD_TBL_FORCE_UNCORRECTABLE_ERRORf 46097
#define REPL_HEAD_TBL_PIPE0f 46098
#define REPL_HEAD_TBL_PIPE1f 46099
#define REPL_HEAD_TBL_UNCORRECTED_ERRORf 46100
#define REPL_HEAD_TBL_UNCORRECTED_ERROR_DISINTf 46101
#define REPL_HEAD_TMf 46102
#define REPL_HEAD_WRAPf 46103
#define REPL_HEAD_WRAP_DISINTf 46104
#define REPL_LIST_PTRf 46105
#define REPL_LIST_TBL_CORRECTED_ERRORf 46106
#define REPL_LIST_TBL_CORRECTED_ERROR_DISINTf 46107
#define REPL_LIST_TBL_ENABLE_ECCf 46108
#define REPL_LIST_TBL_FORCE_UNCORRECTABLE_ERRORf 46109
#define REPL_LIST_TBL_PIPE0f 46110
#define REPL_LIST_TBL_PIPE1f 46111
#define REPL_LIST_TBL_UNCORRECTED_ERRORf 46112
#define REPL_LIST_TBL_UNCORRECTED_ERROR_DISINTf 46113
#define REPL_LIST_TMf 46114
#define REPL_MAP_TBL_CORRECTED_ERRORf 46115
#define REPL_MAP_TBL_CORRECTED_ERROR_DISINTf 46116
#define REPL_MAP_TBL_ENABLE_ECCf 46117
#define REPL_MAP_TBL_FORCE_UNCORRECTABLE_ERRORf 46118
#define REPL_MAP_TBL_UNCORRECTED_ERRORf 46119
#define REPL_MAP_TBL_UNCORRECTED_ERROR_DISINTf 46120
#define REPL_MAP_TMf 46121
#define REPL_QUANTA_SELf 46122
#define REPL_SATURATED_COUNTf 46123
#define REPL_STATE_TBL_CORRECTED_ERRORf 46124
#define REPL_STATE_TBL_CORRECTED_ERROR_DISINTf 46125
#define REPL_STATE_TBL_ENABLE_ECCf 46126
#define REPL_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf 46127
#define REPL_STATE_TBL_PIPE0f 46128
#define REPL_STATE_TBL_PIPE1f 46129
#define REPL_STATE_TBL_UNCORRECTED_ERRORf 46130
#define REPL_STATE_TBL_UNCORRECTED_ERROR_DISINTf 46131
#define REPL_STATE_TMf 46132
#define REPORT_1B_ERRf 46133
#define REPORT_ACTION_INDEXf 46134
#define REPORT_APPLY_ACTIONf 46135
#define REPORT_COPY_TO_CPUf 46136
#define REPORT_HTTP_PERSISTENTf 46137
#define REPORT_INACTIVITY_INDEXf 46138
#define REPORT_KEEP_FLOWf 46139
#define REPORT_ON_ALL_ENABLEf 46140
#define REPORT_PACKET_HEADER_ONLYf 46141
#define REPORT_SIGNATURE_IDf 46142
#define REP_BMP_00f 46143
#define REP_BMP_01f 46144
#define REP_BMP_02f 46145
#define REP_BMP_03f 46146
#define REP_BMP_04f 46147
#define REP_BMP_05f 46148
#define REP_BMP_06f 46149
#define REP_BMP_07f 46150
#define REP_BMP_08f 46151
#define REP_BMP_09f 46152
#define REP_BMP_10f 46153
#define REP_BMP_11f 46154
#define REP_BMP_12f 46155
#define REP_BMP_13f 46156
#define REP_BMP_14f 46157
#define REP_BMP_15f 46158
#define REP_BMP_16f 46159
#define REP_BMP_17f 46160
#define REP_BMP_18f 46161
#define REP_BMP_19f 46162
#define REP_BMP_20f 46163
#define REP_BMP_21f 46164
#define REP_BMP_22f 46165
#define REP_BMP_23f 46166
#define REP_BMP_24f 46167
#define REP_BMP_25f 46168
#define REP_BMP_26f 46169
#define REP_BMP_27f 46170
#define REP_BMP_28f 46171
#define REP_BMP_29f 46172
#define REP_BMP_30f 46173
#define REP_BMP_31f 46174
#define REP_CNTf 46175
#define REP_COPYf 46176
#define REP_DATAf 46177
#define REP_MODEf 46178
#define REP_WORDSf 46179
#define REQf 46180
#define REQMAL0TO6f 46181
#define REQMAL8TO14f 46182
#define REQP_BUFFER_TMf 46183
#define REQUESTf 46184
#define REQUESTCOUNTf 46185
#define REQ_CNTf 46186
#define REQ_COUNTf 46187
#define REQ_DEMAND_CMD_CNTf 46188
#define REQ_DONEf 46189
#define REQ_HALTf 46190
#define REQ_HRF_0f 46191
#define REQ_HRF_1f 46192
#define REQ_INFOf 46193
#define REQ_LENGTH_CMD_CNTf 46194
#define REQ_MAL_0_TO_6f 46195
#define REQ_MASKf 46196
#define REQ_MAXf 46197
#define REQ_OI_SELf 46198
#define REQ_PARITY_ERRORf 46199
#define REQ_PARITY_ERROR_DISINTf 46200
#define REQ_RESP_ADDED_LATENCYf 46201
#define REQ_RESTf 46202
#define REQ_SINGLEf 46203
#define REQ_TBL_LKUPf 46204
#define REQ_WORDSf 46205
#define RERRORf 46206
#define RERROR_MASKf 46207
#define RESf 46208
#define RESENf 46209
#define RESEQUENCER0ERROROUTOFSEQOVFf 46210
#define RESEQUENCER0ERROROUTOFSYNCOVFf 46211
#define RESEQUENCER0FLUSHf 46212
#define RESEQUENCER0PORTf 46213
#define RESEQUENCER1ERROROUTOFSEQOVFf 46214
#define RESEQUENCER1ERROROUTOFSYNCOVFf 46215
#define RESEQUENCER1FLUSHf 46216
#define RESEQUENCER1PORTf 46217
#define RESEQUENCER2ERROROUTOFSEQOVFf 46218
#define RESEQUENCER2ERROROUTOFSYNCOVFf 46219
#define RESEQUENCER2FLUSHf 46220
#define RESEQUENCER2PORTf 46221
#define RESEQUENCERBYPASSENABLEf 46222
#define RESEQUENCERDROPOUTOFSEQf 46223
#define RESEQUENCERFASTENABLEf 46224
#define RESEQUENCERFIFOFULLMARKf 46225
#define RESEQUENCERFIFOINDEXf 46226
#define RESEQUENCERFIFOTHf 46227
#define RESEQUENCERFIFOVALIDf 46228
#define RESEQUENCERMODEf 46229
#define RESEQUENCERNOACTIVITYTHf 46230
#define RESEQUENCER_FIFO_INDEXf 46231
#define RESEQUENCER_MEMORY_WATERMARK_MINf 46232
#define RESEQUENCER_N_ERROROUTOFSEQf 46233
#define RESEQUENCER_N_ERROROUTOFSYNCf 46234
#define RESEQUENCER_N_NEXTSNf 46235
#define RESEQUENCER_N_NEXTSNVALIDf 46236
#define RESEQ_DATA_RANGEf 46237
#define RESEQ_EMPTYf 46238
#define RESEQ_EMPTY0f 46239
#define RESEQ_EMPTY1f 46240
#define RESEREVEDf 46241
#define RESERVEf 46242
#define RESERVE1f 46243
#define RESERVE2f 46244
#define RESERVE3f 46245
#define RESERVE4f 46246
#define RESERVE5f 46247
#define RESERVEDf 46248
#define RESERVED0f 46249
#define RESERVED0_MASKf 46250
#define RESERVED1f 46251
#define RESERVED14_12f 46252
#define RESERVED2f 46253
#define RESERVED20f 46254
#define RESERVED25f 46255
#define RESERVED3f 46256
#define RESERVED4f 46257
#define RESERVED7_1f 46258
#define RESERVED7_3f 46259
#define RESERVED9_5f 46260
#define RESERVED9_7f 46261
#define RESERVEDDWf 46262
#define RESERVEDDW_MASKf 46263
#define RESERVEDMCTRAPPROFILEf 46264
#define RESERVED_0f 46265
#define RESERVED_0_Af 46266
#define RESERVED_0_Bf 46267
#define RESERVED_0_LWRf 46268
#define RESERVED_0_MASKf 46269
#define RESERVED_0_UPRf 46270
#define RESERVED_1f 46271
#define RESERVED_10f 46272
#define RESERVED_101f 46273
#define RESERVED_102_100f 46274
#define RESERVED_102_102f 46275
#define RESERVED_104_101f 46276
#define RESERVED_104_102f 46277
#define RESERVED_104_104f 46278
#define RESERVED_104_55f 46279
#define RESERVED_104_82f 46280
#define RESERVED_104_83f 46281
#define RESERVED_104_86f 46282
#define RESERVED_104_87f 46283
#define RESERVED_104_92f 46284
#define RESERVED_106f 46285
#define RESERVED_11f 46286
#define RESERVED_11_8f 46287
#define RESERVED_12f 46288
#define RESERVED_13f 46289
#define RESERVED_134_127f 46290
#define RESERVED_134_131f 46291
#define RESERVED_14f 46292
#define RESERVED_143f 46293
#define RESERVED_148f 46294
#define RESERVED_14_10f 46295
#define RESERVED_15_12f 46296
#define RESERVED_16f 46297
#define RESERVED_160f 46298
#define RESERVED_19f 46299
#define RESERVED_193f 46300
#define RESERVED_1_CH0f 46301
#define RESERVED_1_CH1f 46302
#define RESERVED_1_CH2f 46303
#define RESERVED_1_CH3f 46304
#define RESERVED_1_LWRf 46305
#define RESERVED_1_MASKf 46306
#define RESERVED_1_UPRf 46307
#define RESERVED_2f 46308
#define RESERVED_207_139f 46309
#define RESERVED_209f 46310
#define RESERVED_209_144f 46311
#define RESERVED_209_154f 46312
#define RESERVED_209_160f 46313
#define RESERVED_209_209f 46314
#define RESERVED_21f 46315
#define RESERVED_27f 46316
#define RESERVED_29f 46317
#define RESERVED_2_1f 46318
#define RESERVED_2_CH0f 46319
#define RESERVED_2_CH1f 46320
#define RESERVED_2_CH2f 46321
#define RESERVED_2_CH3f 46322
#define RESERVED_2_LWRf 46323
#define RESERVED_2_UPRf 46324
#define RESERVED_3f 46325
#define RESERVED_314_311f 46326
#define RESERVED_314_312f 46327
#define RESERVED_31_1f 46328
#define RESERVED_3_0f 46329
#define RESERVED_3_CH0f 46330
#define RESERVED_3_CH1f 46331
#define RESERVED_3_CH2f 46332
#define RESERVED_3_CH3f 46333
#define RESERVED_3_LWRf 46334
#define RESERVED_3_UPRf 46335
#define RESERVED_4f 46336
#define RESERVED_40f 46337
#define RESERVED_407_407f 46338
#define RESERVED_419_340f 46339
#define RESERVED_42f 46340
#define RESERVED_43f 46341
#define RESERVED_5f 46342
#define RESERVED_55f 46343
#define RESERVED_5_4f 46344
#define RESERVED_6f 46345
#define RESERVED_69_68f 46346
#define RESERVED_7f 46347
#define RESERVED_7_4f 46348
#define RESERVED_8f 46349
#define RESERVED_9f 46350
#define RESERVED_Af 46351
#define RESERVED_AUX_ARB_CONTROL_2f 46352
#define RESERVED_A_0f 46353
#define RESERVED_A_1f 46354
#define RESERVED_A_2f 46355
#define RESERVED_A_3f 46356
#define RESERVED_A_4f 46357
#define RESERVED_A_5f 46358
#define RESERVED_Bf 46359
#define RESERVED_BASE_VRF_L3IIF_OVIDf 46360
#define RESERVED_BC_INDEXf 46361
#define RESERVED_BITf 46362
#define RESERVED_BITSf 46363
#define RESERVED_BIT_0f 46364
#define RESERVED_BIT_1f 46365
#define RESERVED_BIT_2f 46366
#define RESERVED_BIT_3f 46367
#define RESERVED_BIT_4f 46368
#define RESERVED_B_0f 46369
#define RESERVED_B_1f 46370
#define RESERVED_B_2f 46371
#define RESERVED_B_3f 46372
#define RESERVED_B_4f 46373
#define RESERVED_B_5f 46374
#define RESERVED_CONCATENATE_HASH_FIELDS_L2GRE_ECMPf 46375
#define RESERVED_DATAf 46376
#define RESERVED_DATA0f 46377
#define RESERVED_DATA00f 46378
#define RESERVED_DATA01f 46379
#define RESERVED_DATA1f 46380
#define RESERVED_DISCf 46381
#define RESERVED_DOUBLE_WIDEf 46382
#define RESERVED_DOUBLE_WIDE_MASKf 46383
#define RESERVED_DROPf 46384
#define RESERVED_DUMMYf 46385
#define RESERVED_ECC_ENf 46386
#define RESERVED_ECMP_PTRf 46387
#define RESERVED_ECMP_PTR0f 46388
#define RESERVED_ECMP_PTR1f 46389
#define RESERVED_EH_TMf 46390
#define RESERVED_ENTROPY_LABEL_TOCPUf 46391
#define RESERVED_FIELDf 46392
#define RESERVED_FLEXf 46393
#define RESERVED_FLEX0f 46394
#define RESERVED_FLEX1f 46395
#define RESERVED_FOR_FUTURE_USEf 46396
#define RESERVED_IVIDf 46397
#define RESERVED_KEYf 46398
#define RESERVED_KEY0f 46399
#define RESERVED_KEY1f 46400
#define RESERVED_KEY2f 46401
#define RESERVED_MASKf 46402
#define RESERVED_MASK0f 46403
#define RESERVED_MASK1f 46404
#define RESERVED_MA_INDEX_0f 46405
#define RESERVED_MA_INDEX_1f 46406
#define RESERVED_MBZf 46407
#define RESERVED_MC_INITIATE_PAR_ERRf 46408
#define RESERVED_MC_PARITY_ERR_MASKf 46409
#define RESERVED_MC_TRAP_PROFILEf 46410
#define RESERVED_MISCf 46411
#define RESERVED_NC_1f 46412
#define RESERVED_OFFSET_L2GRE_ECMPf 46413
#define RESERVED_OFFSET_TRILL_ECMPf 46414
#define RESERVED_PARS_RAM_CONTROLf 46415
#define RESERVED_PT1f 46416
#define RESERVED_REPLACE_ENABLEf 46417
#define RESERVED_RESETf 46418
#define RESERVED_RSEL2_RAM_CONTROLf 46419
#define RESERVED_RSEL2_RAM_CONTROL_2f 46420
#define RESERVED_RSEL2_RAM_CONTROL_3f 46421
#define RESERVED_SETf 46422
#define RESERVED_SINGLE_WIDEf 46423
#define RESERVED_SINGLE_WIDE_1f 46424
#define RESERVED_SINGLE_WIDE_1_MASKf 46425
#define RESERVED_SINGLE_WIDE_MASKf 46426
#define RESERVED_SUB_SEL_L2GRE_ECMPf 46427
#define RESERVED_SUB_SEL_TRILL_ECMPf 46428
#define RESERVED_TMf 46429
#define RESERVED_UNUSEDf 46430
#define RESERVED_USE_FLOW_SEL_L2GRE_ECMPf 46431
#define RESERVED_UUC_INDEXf 46432
#define RESERVED_VFIf 46433
#define RESERVED_VRF_ID_MASK0f 46434
#define RESERVED_VRF_ID_MASK0_LWRf 46435
#define RESERVED_VRF_ID_MASK0_UPRf 46436
#define RESERVED_VRF_ID_MASK1f 46437
#define RESERVED_VRF_ID_MASK1_LWRf 46438
#define RESERVED_VRF_ID_MASK1_UPRf 46439
#define RESERVED_Xf 46440
#define RESETf 46441
#define RESETBf 46442
#define RESETLIMITf 46443
#define RESETLIMITSELf 46444
#define RESETXPIREDQSZf 46445
#define RESET_ALLf 46446
#define RESET_BKP_STATEf 46447
#define RESET_BKP_STATE_PORTf 46448
#define RESET_CIRf 46449
#define RESET_CNTf 46450
#define RESET_CPSf 46451
#define RESET_CREDITf 46452
#define RESET_DONEf 46453
#define RESET_EIRf 46454
#define RESET_ENABLE_FROM_NICf 46455
#define RESET_FLAGf 46456
#define RESET_FLOOR_ADDRf 46457
#define RESET_FLOOR_DCMf 46458
#define RESET_FLOOR_HITf 46459
#define RESET_FLOOR_PMf 46460
#define RESET_FLOOR_TMf 46461
#define RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf 46462
#define RESET_FSM_STATEf 46463
#define RESET_LIMITf 46464
#define RESET_MODEf 46465
#define RESET_Nf 46466
#define RESET_OFFSETf 46467
#define RESET_OFFSET_ADDRf 46468
#define RESET_OFFSET_CELLf 46469
#define RESET_OFFSET_DCMf 46470
#define RESET_OFFSET_HITf 46471
#define RESET_OFFSET_PACKETf 46472
#define RESET_OFFSET_PMf 46473
#define RESET_OFFSET_QENTRYf 46474
#define RESET_OFFSET_REDf 46475
#define RESET_OFFSET_RED_CELLf 46476
#define RESET_OFFSET_RED_QENTRYf 46477
#define RESET_OFFSET_TMf 46478
#define RESET_OFFSET_YELLOWf 46479
#define RESET_OFFSET_YELLOW_CELLf 46480
#define RESET_OFFSET_YELLOW_QENTRYf 46481
#define RESET_OUTf 46482
#define RESET_PCI_ENf 46483
#define RESET_PERST_COUNTERf 46484
#define RESET_POST_DIVf 46485
#define RESET_REG_AFTER_TEST_MODEf 46486
#define RESET_TIME_STAMPf 46487
#define RESET_VALUE_RED_CELLf 46488
#define RESET_VALUE_RED_QENTRYf 46489
#define RESET_VALUE_YELLOW_CELLf 46490
#define RESET_VALUE_YELLOW_QENTRYf 46491
#define RESET_XPIRED_QSZf 46492
#define RESEVERD_0f 46493
#define RESICRCBUF_PARITY_ENf 46494
#define RESICRCBUF_PARITY_ERRf 46495
#define RESIDf 46496
#define RESIDATABUF_ECC_ENf 46497
#define RESIDATABUF_ECC_ERRf 46498
#define RESIDATABUF_STBYf 46499
#define RESIDBUF_ECC_ENf 46500
#define RESIDBUF_TMf 46501
#define RESIDUALCRC_ECC_ENf 46502
#define RESIDUAL_CRC_ECC_INTR_ENABLEf 46503
#define RESIDUAL_CRC_ECC_INTR_STATUSf 46504
#define RESISTER_SELf 46505
#define RESI_ECC_ENf 46506
#define RESI_ECC_ERRf 46507
#define RESPONSEf 46508
#define RESP_ERRORf 46509
#define RESREVEDf 46510
#define RESTARTFLOWEVENTf 46511
#define RESTARTFLOWEVENTMASKf 46512
#define RESTARTFLOWIDf 46513
#define RESTART_FLOW_EVENTf 46514
#define RESTART_FLOW_EVENT_MASKf 46515
#define RESTART_FLOW_IDf 46516
#define RESULTf 46517
#define RESULT_A_FORMATf 46518
#define RESULT_B_FORMATf 46519
#define RESULT_TO_USE_0f 46520
#define RESULT_TO_USE_1f 46521
#define RESULT_TO_USE_2f 46522
#define RESUME_LIMITf 46523
#define RESUME_LIMIT_CALCULATEDf 46524
#define RESUME_OFFSETf 46525
#define RESUME_OFFSET_REDf 46526
#define RESUME_OFFSET_RED_CELLf 46527
#define RESUME_OFFSET_RED_PACKETf 46528
#define RESUME_OFFSET_YELLOWf 46529
#define RESUME_OFFSET_YELLOW_CELLf 46530
#define RESUME_OFFSET_YELLOW_PACKETf 46531
#define RESUME_OPTION_CELLf 46532
#define RESUME_OPTION_PACKETf 46533
#define RESUME_PORT_TMf 46534
#define RESUME_QGROUP_1B_ECC_ERRf 46535
#define RESUME_QGROUP_2B_ECC_ERRf 46536
#define RESUME_QGROUP_TMf 46537
#define RESUME_QUEUE_1B_ECC_ERRf 46538
#define RESUME_QUEUE_2B_ECC_ERRf 46539
#define RESUME_QUEUE_TMf 46540
#define RESUME_RED_LIMITf 46541
#define RESUME_RED_LIMIT_CALCULATEDf 46542
#define RESUME_THDf 46543
#define RESUME_YELLOW_LIMITf 46544
#define RESUME_YELLOW_LIMIT_CALCULATEDf 46545
#define RESURRECTf 46546
#define RESVf 46547
#define RESV1f 46548
#define RESV2f 46549
#define RESV3f 46550
#define RESV4f 46551
#define RESV5f 46552
#define RESV6f 46553
#define RESV7f 46554
#define RESVDf 46555
#define RES_AGE_INDEXf 46556
#define RES_APPLY_ACTIONf 46557
#define RES_BUFFER_PERR_0f 46558
#define RES_BUFFER_PERR_1f 46559
#define RES_BUFFER_PERR_2f 46560
#define RES_BUFFER_PERR_3f 46561
#define RES_BUFFER_PERR_4f 46562
#define RES_COPY_TO_CPUf 46563
#define RES_ENf 46564
#define RES_EOP_PENDf 46565
#define RES_FINAL_REPORTf 46566
#define RES_FLOW_INDEXf 46567
#define RES_HAS_EXTENTIONf 46568
#define RES_HTTP_PERSISTENTf 46569
#define RES_KEEP_FLOWf 46570
#define RES_KEY_OR_MAC_VSIf 46571
#define RES_MATCH_VALIDf 46572
#define RES_PAYLOADf 46573
#define RES_POLICY_INDEXf 46574
#define RES_RSVD_1f 46575
#define RES_SIGNATURE_IDf 46576
#define RES_SM_ERRORf 46577
#define RES_TIMESTAMPf 46578
#define RETIREDf 46579
#define RETIRED_CODEf 46580
#define RETRYf 46581
#define RETURNEDCREDITCOUNTf 46582
#define RETURNEDCREDITCOUNTOVERFLOWf 46583
#define RETURNED_CREDIT_COUNTf 46584
#define RETURNED_CREDIT_COUNT_OVERFLOWf 46585
#define RETURNED_CREDIT_PROCESSING_DELAYf 46586
#define RETURN_IDLEf 46587
#define RETURN_NEXTf 46588
#define RETURN_STACKf 46589
#define RETURN_STACK_ENf 46590
#define REVf 46591
#define REVALIDf 46592
#define REVANDf 46593
#define REVENf 46594
#define REVERSED_BITSf 46595
#define REVERT_ECO_3044f 46596
#define REVIDf 46597
#define REVISIONf 46598
#define REVISIONIDf 46599
#define REVISION_IDf 46600
#define REVISION_ID_MAJORf 46601
#define REVISION_ID_MINORf 46602
#define REVISION_NUMBERf 46603
#define REV_00f 46604
#define REV_000f 46605
#define REV_001f 46606
#define REV_01f 46607
#define REV_010f 46608
#define REV_011f 46609
#define REV_10f 46610
#define REV_100f 46611
#define REV_101f 46612
#define REV_11f 46613
#define REV_110f 46614
#define REV_111f 46615
#define REV_IDf 46616
#define REV_MODULO_COUNTf 46617
#define REV_NUMf 46618
#define REWOUND_LINES_PLANE_A_CNTf 46619
#define REWOUND_LINES_PLANE_B_CNTf 46620
#define REX_FF_MAX_OPf 46621
#define REX_FF_MAX_OSf 46622
#define REX_FF_Pf 46623
#define REX_FF_Sf 46624
#define RFf 46625
#define RFAFAECCERRf 46626
#define RFAFAECCERRMASKf 46627
#define RFAFA_ECC_1B_ERR_MASKf 46628
#define RFAFA_ECC_2B_ERR_MASKf 46629
#define RFAFA_INITIATE_ECC_1B_ERRf 46630
#define RFAFA_INITIATE_ECC_2B_ERRf 46631
#define RFAFBECCERRf 46632
#define RFAFBECCERRMASKf 46633
#define RFAFB_ECC_1B_ERR_MASKf 46634
#define RFAFB_ECC_2B_ERR_MASKf 46635
#define RFAFB_INITIATE_ECC_1B_ERRf 46636
#define RFAFB_INITIATE_ECC_2B_ERRf 46637
#define RFAFCECCERRf 46638
#define RFAFCECCERRMASKf 46639
#define RFAFC_ECC_1B_ERR_MASKf 46640
#define RFAFC_ECC_2B_ERR_MASKf 46641
#define RFAFC_INITIATE_ECC_1B_ERRf 46642
#define RFAFC_INITIATE_ECC_2B_ERRf 46643
#define RFAFDECCERRf 46644
#define RFAFDECCERRMASKf 46645
#define RFAFD_ECC_1B_ERR_MASKf 46646
#define RFAFD_ECC_2B_ERR_MASKf 46647
#define RFAFD_INITIATE_ECC_1B_ERRf 46648
#define RFAFD_INITIATE_ECC_2B_ERRf 46649
#define RFAFEECCERRf 46650
#define RFAFEECCERRMASKf 46651
#define RFAFE_ECC_1B_ERR_MASKf 46652
#define RFAFE_ECC_2B_ERR_MASKf 46653
#define RFAFE_INITIATE_ECC_1B_ERRf 46654
#define RFAFE_INITIATE_ECC_2B_ERRf 46655
#define RFAFFECCERRf 46656
#define RFAFFECCERRMASKf 46657
#define RFAFF_ECC_1B_ERR_MASKf 46658
#define RFAFF_ECC_2B_ERR_MASKf 46659
#define RFAFF_INITIATE_ECC_1B_ERRf 46660
#define RFAFF_INITIATE_ECC_2B_ERRf 46661
#define RFAFG_ECC_1B_ERR_MASKf 46662
#define RFAFG_ECC_2B_ERR_MASKf 46663
#define RFAFG_INITIATE_ECC_1B_ERRf 46664
#define RFAFG_INITIATE_ECC_2B_ERRf 46665
#define RFAFH_ECC_1B_ERR_MASKf 46666
#define RFAFH_ECC_2B_ERR_MASKf 46667
#define RFAFH_INITIATE_ECC_1B_ERRf 46668
#define RFAFH_INITIATE_ECC_2B_ERRf 46669
#define RFC2698f 46670
#define RFCQ_BUFFER_FULLf 46671
#define RFC_6374_DM_DSf 46672
#define RFC_6374_DM_DW_0f 46673
#define RFC_6374_DM_DW_1f 46674
#define RFC_6374_DM_RSP_DSf 46675
#define RFC_6374_DM_RSP_DW_0f 46676
#define RFC_6374_DM_RSP_DW_1f 46677
#define RFC_6374_FIX_DM_QUALIFIERf 46678
#define RFC_6374_FIX_LM_QUALIFIERf 46679
#define RFC_6374_LM_DSf 46680
#define RFC_6374_LM_DW_0f 46681
#define RFC_6374_LM_DW_1f 46682
#define RFC_6374_LM_RSP_DSf 46683
#define RFC_6374_LM_RSP_DW_0f 46684
#define RFC_6374_LM_RSP_DW_1f 46685
#define RFIFO_ALMOST_FULL_THRESHOLDf 46686
#define RFIFO_CTL_CORRECTED_ERRORf 46687
#define RFIFO_CTL_CORRECTED_ERROR_DISINTf 46688
#define RFIFO_CTL_ECC_CORRUPTf 46689
#define RFIFO_CTL_ECC_ERROR_ADDRf 46690
#define RFIFO_CTL_ENABLE_ECCf 46691
#define RFIFO_CTL_INIT_DONEf 46692
#define RFIFO_CTL_TMf 46693
#define RFIFO_CTL_UNCORRECTED_ERRORf 46694
#define RFIFO_CTL_UNCORRECTED_ERROR_DISINTf 46695
#define RFIFO_EMPTYf 46696
#define RFIFO_FILL_WATERMARKHf 46697
#define RFIFO_FILL_WATERMARKH_CLRf 46698
#define RFIFO_FULL_THRESHOLDf 46699
#define RFIFO_OVERFLOWf 46700
#define RFIFO_OVERFLOW_DISINTf 46701
#define RFIFO_PARITY_ENf 46702
#define RFIFO_PARITY_ERRf 46703
#define RFIFO_PARITY_ERR_DISINTf 46704
#define RFILDRf 46705
#define RFILDR_DISINTf 46706
#define RFILDR_SELf 46707
#define RFLf 46708
#define RFMT_EMPTYf 46709
#define RFWf 46710
#define RF_TMf 46711
#define RF_TM_L0f 46712
#define RF_TM_L1f 46713
#define RF_TM_L2f 46714
#define RF_TM_PORTf 46715
#define RGMII_LINK_STATUS_SELf 46716
#define RHSCf 46717
#define RH_DROPSf 46718
#define RH_ECMP_FLOWSET_PARITY_ENf 46719
#define RH_ECMP_FLOWSET_PMf 46720
#define RH_ECMP_FLOWSET_TMf 46721
#define RH_FLOWSET_TABLE_CONFIG_ENCODINGf 46722
#define RH_FLOW_SET_BASEf 46723
#define RH_FLOW_SET_SIZEf 46724
#define RH_HGT_ENABLEf 46725
#define RH_HGT_FLOWSET_PARITY_ENf 46726
#define RH_LAG_FLOWSET_PARITY_ENf 46727
#define RH_LAG_FLOWSET_PMf 46728
#define RH_LAG_FLOWSET_TMf 46729
#define RICf 46730
#define RIC_HA_VPf 46731
#define RIC_WTP_VPf 46732
#define RIDf 46733
#define RIFf 46734
#define RIMDRf 46735
#define RINGENf 46736
#define RING_MODEf 46737
#define RING_NUM_SBUS_IDf 46738
#define RING_NUM_SBUS_ID_0f 46739
#define RING_NUM_SBUS_ID_1f 46740
#define RING_NUM_SBUS_ID_10f 46741
#define RING_NUM_SBUS_ID_11f 46742
#define RING_NUM_SBUS_ID_12f 46743
#define RING_NUM_SBUS_ID_13f 46744
#define RING_NUM_SBUS_ID_14f 46745
#define RING_NUM_SBUS_ID_15f 46746
#define RING_NUM_SBUS_ID_16f 46747
#define RING_NUM_SBUS_ID_17f 46748
#define RING_NUM_SBUS_ID_18f 46749
#define RING_NUM_SBUS_ID_19f 46750
#define RING_NUM_SBUS_ID_2f 46751
#define RING_NUM_SBUS_ID_20f 46752
#define RING_NUM_SBUS_ID_21f 46753
#define RING_NUM_SBUS_ID_22f 46754
#define RING_NUM_SBUS_ID_23f 46755
#define RING_NUM_SBUS_ID_24f 46756
#define RING_NUM_SBUS_ID_25f 46757
#define RING_NUM_SBUS_ID_26f 46758
#define RING_NUM_SBUS_ID_27f 46759
#define RING_NUM_SBUS_ID_28f 46760
#define RING_NUM_SBUS_ID_29f 46761
#define RING_NUM_SBUS_ID_3f 46762
#define RING_NUM_SBUS_ID_30f 46763
#define RING_NUM_SBUS_ID_31f 46764
#define RING_NUM_SBUS_ID_32f 46765
#define RING_NUM_SBUS_ID_33f 46766
#define RING_NUM_SBUS_ID_34f 46767
#define RING_NUM_SBUS_ID_35f 46768
#define RING_NUM_SBUS_ID_36f 46769
#define RING_NUM_SBUS_ID_37f 46770
#define RING_NUM_SBUS_ID_38f 46771
#define RING_NUM_SBUS_ID_39f 46772
#define RING_NUM_SBUS_ID_4f 46773
#define RING_NUM_SBUS_ID_40f 46774
#define RING_NUM_SBUS_ID_41f 46775
#define RING_NUM_SBUS_ID_42f 46776
#define RING_NUM_SBUS_ID_43f 46777
#define RING_NUM_SBUS_ID_44f 46778
#define RING_NUM_SBUS_ID_45f 46779
#define RING_NUM_SBUS_ID_46f 46780
#define RING_NUM_SBUS_ID_47f 46781
#define RING_NUM_SBUS_ID_48f 46782
#define RING_NUM_SBUS_ID_49f 46783
#define RING_NUM_SBUS_ID_5f 46784
#define RING_NUM_SBUS_ID_50f 46785
#define RING_NUM_SBUS_ID_51f 46786
#define RING_NUM_SBUS_ID_52f 46787
#define RING_NUM_SBUS_ID_53f 46788
#define RING_NUM_SBUS_ID_54f 46789
#define RING_NUM_SBUS_ID_55f 46790
#define RING_NUM_SBUS_ID_56f 46791
#define RING_NUM_SBUS_ID_57f 46792
#define RING_NUM_SBUS_ID_58f 46793
#define RING_NUM_SBUS_ID_59f 46794
#define RING_NUM_SBUS_ID_6f 46795
#define RING_NUM_SBUS_ID_60f 46796
#define RING_NUM_SBUS_ID_61f 46797
#define RING_NUM_SBUS_ID_62f 46798
#define RING_NUM_SBUS_ID_63f 46799
#define RING_NUM_SBUS_ID_7f 46800
#define RING_NUM_SBUS_ID_8f 46801
#define RING_NUM_SBUS_ID_9f 46802
#define RIPC4f 46803
#define RIPC4_DISINTf 46804
#define RIPC4_SELf 46805
#define RIPD4f 46806
#define RIPD4_DISINTf 46807
#define RIPD4_SELf 46808
#define RIPD6f 46809
#define RIPD6_DISINTf 46810
#define RIPD6_SELf 46811
#define RIPHCKSf 46812
#define RIPHCKS_DISINTf 46813
#define RIPHCKS_SELf 46814
#define RIPHE4f 46815
#define RIPHE4_DISINTf 46816
#define RIPHE4_SELf 46817
#define RJCTBDBPKTCNTf 46818
#define RJCTBDBPKTCNTOVFf 46819
#define RJCTBDBPROTCTPKTCNTf 46820
#define RJCTBDBPROTCTPKTCNTOVFf 46821
#define RJCTCLRFRBDBTH0f 46822
#define RJCTCLRFRBDBTH1f 46823
#define RJCTCLRFRBDBTH2f 46824
#define RJCTCLRFRBDBTH3f 46825
#define RJCTCLRFRDBFLMCTH0f 46826
#define RJCTCLRFRDBFLMCTH1f 46827
#define RJCTCLRFRDBFLMCTH2f 46828
#define RJCTCLRFRDBFLMCTH3f 46829
#define RJCTCLRFRDBMNMCTH0f 46830
#define RJCTCLRFRDBMNMCTH1f 46831
#define RJCTCLRFRDBMNMCTH2f 46832
#define RJCTCLRFRDBMNMCTH3f 46833
#define RJCTCLRFRDBUCTH0f 46834
#define RJCTCLRFRDBUCTH1f 46835
#define RJCTCLRFRDBUCTH2f 46836
#define RJCTCLRFRDBUCTH3f 46837
#define RJCTCLROCBDTH0f 46838
#define RJCTCLROCBDTH1f 46839
#define RJCTCLROCBDTH2f 46840
#define RJCTCLROCBDTH3f 46841
#define RJCTCNMCPIDf 46842
#define RJCTCNMPKTCNTf 46843
#define RJCTCNMPKTCNTOVFf 46844
#define RJCTDBPKTCNTf 46845
#define RJCTDBPKTCNTOVFf 46846
#define RJCTDRAMDYNPKTCNTf 46847
#define RJCTDRAMDYNPKTCNTOVFf 46848
#define RJCTMCERRPKTCNTf 46849
#define RJCTMCERRPKTCNTOVFf 46850
#define RJCTOCBDPKTCNTf 46851
#define RJCTOCBDPKTCNTOVFf 46852
#define RJCTQNVALIDERRPKTCNTf 46853
#define RJCTQNVALIDERRPKTCNTOVFf 46854
#define RJCTRSRCERRPKTCNTf 46855
#define RJCTRSRCERRPKTCNTOVFf 46856
#define RJCTSETFRBDBTH0f 46857
#define RJCTSETFRBDBTH1f 46858
#define RJCTSETFRBDBTH2f 46859
#define RJCTSETFRBDBTH3f 46860
#define RJCTSETFRDBFLMCTH0f 46861
#define RJCTSETFRDBFLMCTH1f 46862
#define RJCTSETFRDBFLMCTH2f 46863
#define RJCTSETFRDBFLMCTH3f 46864
#define RJCTSETFRDBMNMCTH0f 46865
#define RJCTSETFRDBMNMCTH1f 46866
#define RJCTSETFRDBMNMCTH2f 46867
#define RJCTSETFRDBMNMCTH3f 46868
#define RJCTSETFRDBUCTH0f 46869
#define RJCTSETFRDBUCTH1f 46870
#define RJCTSETFRDBUCTH2f 46871
#define RJCTSETFRDBUCTH3f 46872
#define RJCTSETOCBDTH0f 46873
#define RJCTSETOCBDTH1f 46874
#define RJCTSETOCBDTH2f 46875
#define RJCTSETOCBDTH3f 46876
#define RJCTSNERRPKTCNTf 46877
#define RJCTSNERRPKTCNTOVFf 46878
#define RJCTTMPLTASET0f 46879
#define RJCTTMPLTASET1f 46880
#define RJCTTMPLTASET2f 46881
#define RJCTTMPLTASET3f 46882
#define RJCTTMPLTBSET0f 46883
#define RJCTTMPLTBSET1f 46884
#define RJCTTMPLTBSET2f 46885
#define RJCTTMPLTBSET3f 46886
#define RJCT_BDB_PKT_CNTf 46887
#define RJCT_BDB_PKT_CNT_OVFf 46888
#define RJCT_BDB_PROTCT_PKT_CNTf 46889
#define RJCT_BDB_PROTCT_PKT_CNT_OVFf 46890
#define RJCT_CLR_FR_BDB_TH_0f 46891
#define RJCT_CLR_FR_BDB_TH_1f 46892
#define RJCT_CLR_FR_BDB_TH_2f 46893
#define RJCT_CLR_FR_BDB_TH_3f 46894
#define RJCT_CLR_FR_DB_FLMC_TH_0f 46895
#define RJCT_CLR_FR_DB_FLMC_TH_1f 46896
#define RJCT_CLR_FR_DB_FLMC_TH_2f 46897
#define RJCT_CLR_FR_DB_FLMC_TH_3f 46898
#define RJCT_CLR_FR_DB_MNMC_TH_0f 46899
#define RJCT_CLR_FR_DB_MNMC_TH_1f 46900
#define RJCT_CLR_FR_DB_MNMC_TH_2f 46901
#define RJCT_CLR_FR_DB_MNMC_TH_3f 46902
#define RJCT_CLR_FR_DB_UC_TH_0f 46903
#define RJCT_CLR_FR_DB_UC_TH_1f 46904
#define RJCT_CLR_FR_DB_UC_TH_2f 46905
#define RJCT_CLR_FR_DB_UC_TH_3f 46906
#define RJCT_CLR_FR_MC_OCB_TH_0f 46907
#define RJCT_CLR_FR_MC_OCB_TH_1f 46908
#define RJCT_CLR_FR_MC_OCB_TH_2f 46909
#define RJCT_CLR_FR_MC_OCB_TH_3f 46910
#define RJCT_CLR_FR_UC_OCB_TH_0f 46911
#define RJCT_CLR_FR_UC_OCB_TH_1f 46912
#define RJCT_CLR_FR_UC_OCB_TH_2f 46913
#define RJCT_CLR_FR_UC_OCB_TH_3f 46914
#define RJCT_CLR_OC_BD_TH_0f 46915
#define RJCT_CLR_OC_BD_TH_1f 46916
#define RJCT_CLR_OC_BD_TH_2f 46917
#define RJCT_CLR_OC_BD_TH_3f 46918
#define RJCT_CNM_CPIDf 46919
#define RJCT_CNM_PKT_CNTf 46920
#define RJCT_CNM_PKT_CNT_OVFf 46921
#define RJCT_DB_PKT_CNTf 46922
#define RJCT_DB_PKT_CNT_OVFf 46923
#define RJCT_DYN_SPACE_PKT_CNTf 46924
#define RJCT_DYN_SPACE_PKT_CNT_OVFf 46925
#define RJCT_MC_ERR_PKT_CNTf 46926
#define RJCT_MC_ERR_PKT_CNT_OVFf 46927
#define RJCT_OC_BD_PKT_CNTf 46928
#define RJCT_OC_BD_PKT_CNT_OVFf 46929
#define RJCT_QNVALID_ERR_PKT_CNTf 46930
#define RJCT_QNVALID_ERR_PKT_CNT_OVFf 46931
#define RJCT_RSRC_ERR_PKT_CNTf 46932
#define RJCT_RSRC_ERR_PKT_CNT_OVFf 46933
#define RJCT_SET_FR_BDB_TH_0f 46934
#define RJCT_SET_FR_BDB_TH_1f 46935
#define RJCT_SET_FR_BDB_TH_2f 46936
#define RJCT_SET_FR_BDB_TH_3f 46937
#define RJCT_SET_FR_DB_FLMC_TH_0f 46938
#define RJCT_SET_FR_DB_FLMC_TH_1f 46939
#define RJCT_SET_FR_DB_FLMC_TH_2f 46940
#define RJCT_SET_FR_DB_FLMC_TH_3f 46941
#define RJCT_SET_FR_DB_MNMC_TH_0f 46942
#define RJCT_SET_FR_DB_MNMC_TH_1f 46943
#define RJCT_SET_FR_DB_MNMC_TH_2f 46944
#define RJCT_SET_FR_DB_MNMC_TH_3f 46945
#define RJCT_SET_FR_DB_UC_TH_0f 46946
#define RJCT_SET_FR_DB_UC_TH_1f 46947
#define RJCT_SET_FR_DB_UC_TH_2f 46948
#define RJCT_SET_FR_DB_UC_TH_3f 46949
#define RJCT_SET_FR_MC_OCB_TH_0f 46950
#define RJCT_SET_FR_MC_OCB_TH_1f 46951
#define RJCT_SET_FR_MC_OCB_TH_2f 46952
#define RJCT_SET_FR_MC_OCB_TH_3f 46953
#define RJCT_SET_FR_UC_OCB_TH_0f 46954
#define RJCT_SET_FR_UC_OCB_TH_1f 46955
#define RJCT_SET_FR_UC_OCB_TH_2f 46956
#define RJCT_SET_FR_UC_OCB_TH_3f 46957
#define RJCT_SET_OC_BD_TH_0f 46958
#define RJCT_SET_OC_BD_TH_1f 46959
#define RJCT_SET_OC_BD_TH_2f 46960
#define RJCT_SET_OC_BD_TH_3f 46961
#define RJCT_SN_ERR_PKT_CNTf 46962
#define RJCT_SN_ERR_PKT_CNT_OVFf 46963
#define RJCT_TMPLTA_SET_0f 46964
#define RJCT_TMPLTA_SET_1f 46965
#define RJCT_TMPLTA_SET_2f 46966
#define RJCT_TMPLTA_SET_3f 46967
#define RJCT_TMPLTB_SET_0f 46968
#define RJCT_TMPLTB_SET_1f 46969
#define RJCT_TMPLTB_SET_2f 46970
#define RJCT_TMPLTB_SET_3f 46971
#define RLD_STS_UPD_DISf 46972
#define RLENG_MEM_INITIATE_PAR_ERRf 46973
#define RLENG_MEM_PARITY_ERR_MASKf 46974
#define RLSCNT_MASKf 46975
#define RLSCNT_VALUEf 46976
#define RLS_ENf 46977
#define RMf 46978
#define RMAPEM_AGE_CYCLE_ON_SYNCf 46979
#define RMAPEM_AGE_STATUSf 46980
#define RMAPEM_AUXILIARY_CAM_ENABLEf 46981
#define RMAPEM_AUXILIARY_CAM_THRESHOLDf 46982
#define RMAPEM_CAM_ENTRIES_COUNTERf 46983
#define RMAPEM_DECRYPTION_ENCRYPTION_ENABLEf 46984
#define RMAPEM_DIAGNOSTICS_ACCESSED_MODEf 46985
#define RMAPEM_DIAGNOSTICS_INDEXf 46986
#define RMAPEM_DIAGNOSTICS_KEYf 46987
#define RMAPEM_DIAGNOSTICS_LOOKUPf 46988
#define RMAPEM_DIAGNOSTICS_READf 46989
#define RMAPEM_ENTRIES_COUNTERf 46990
#define RMAPEM_ENTRY_ACCESSEDf 46991
#define RMAPEM_ENTRY_FOUNDf 46992
#define RMAPEM_ENTRY_KEYf 46993
#define RMAPEM_ENTRY_PAYLOADf 46994
#define RMAPEM_ENTRY_VALIDf 46995
#define RMAPEM_ERROR_CAM_TABLE_FULLf 46996
#define RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERf 46997
#define RMAPEM_ERROR_CAM_TABLE_FULL_COUNTER_OVERFLOWf 46998
#define RMAPEM_ERROR_CAM_TABLE_FULL_MASKf 46999
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEYf 47000
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERf 47001
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_OVERFLOWf 47002
#define RMAPEM_ERROR_DELETE_UNKNOWN_KEY_MASKf 47003
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMITf 47004
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERf 47005
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_OVERFLOWf 47006
#define RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf 47007
#define RMAPEM_ERROR_TABLE_COHERENCYf 47008
#define RMAPEM_ERROR_TABLE_COHERENCY_COUNTERf 47009
#define RMAPEM_ERROR_TABLE_COHERENCY_COUNTER_OVERFLOWf 47010
#define RMAPEM_ERROR_TABLE_COHERENCY_MASKf 47011
#define RMAPEM_INTERRUPT_ONEf 47012
#define RMAPEM_INTERRUPT_ONE_MASKf 47013
#define RMAPEM_INTERRUPT_REGISTER_ONE_TESTf 47014
#define RMAPEM_KEYf 47015
#define RMAPEM_KEYT_H_0_INITIATE_PAR_ERRf 47016
#define RMAPEM_KEYT_H_0_PARITY_ERR_MASKf 47017
#define RMAPEM_KEYT_H_1_INITIATE_PAR_ERRf 47018
#define RMAPEM_KEYT_H_1_PARITY_ERR_MASKf 47019
#define RMAPEM_KEYT_H_2_INITIATE_PAR_ERRf 47020
#define RMAPEM_KEYT_H_2_PARITY_ERR_MASKf 47021
#define RMAPEM_KEYT_H_3_INITIATE_PAR_ERRf 47022
#define RMAPEM_KEYT_H_3_PARITY_ERR_MASKf 47023
#define RMAPEM_KEYT_H_4_INITIATE_PAR_ERRf 47024
#define RMAPEM_KEYT_H_4_PARITY_ERR_MASKf 47025
#define RMAPEM_KEYT_H_5_INITIATE_PAR_ERRf 47026
#define RMAPEM_KEYT_H_5_PARITY_ERR_MASKf 47027
#define RMAPEM_KEYT_H_6_INITIATE_PAR_ERRf 47028
#define RMAPEM_KEYT_H_6_PARITY_ERR_MASKf 47029
#define RMAPEM_KEYT_H_7_INITIATE_PAR_ERRf 47030
#define RMAPEM_KEYT_H_7_PARITY_ERR_MASKf 47031
#define RMAPEM_KEYT_RESET_DONEf 47032
#define RMAPEM_KEY_CALCULATOR_MODEf 47033
#define RMAPEM_KEY_TABLE_ENTRY_LIMITf 47034
#define RMAPEM_LAST_LOOKUP_KEYf 47035
#define RMAPEM_LAST_LOOKUP_RESULTf 47036
#define RMAPEM_LAST_LOOKUP_RESULT_FOUNDf 47037
#define RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERf 47038
#define RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_OVERFLOWf 47039
#define RMAPEM_MANAGEMENT_COMPLETEDf 47040
#define RMAPEM_MANAGEMENT_COMPLETED_MASKf 47041
#define RMAPEM_MANAGEMENT_MEMORY_H_0_INITIATE_PAR_ERRf 47042
#define RMAPEM_MANAGEMENT_MEMORY_H_0_PARITY_ERR_MASKf 47043
#define RMAPEM_MANAGEMENT_MEMORY_H_1_INITIATE_PAR_ERRf 47044
#define RMAPEM_MANAGEMENT_MEMORY_H_1_PARITY_ERR_MASKf 47045
#define RMAPEM_MANAGEMENT_MEMORY_H_2_INITIATE_PAR_ERRf 47046
#define RMAPEM_MANAGEMENT_MEMORY_H_2_PARITY_ERR_MASKf 47047
#define RMAPEM_MANAGEMENT_MEMORY_H_3_INITIATE_PAR_ERRf 47048
#define RMAPEM_MANAGEMENT_MEMORY_H_3_PARITY_ERR_MASKf 47049
#define RMAPEM_MANAGEMENT_MEMORY_H_4_INITIATE_PAR_ERRf 47050
#define RMAPEM_MANAGEMENT_MEMORY_H_4_PARITY_ERR_MASKf 47051
#define RMAPEM_MANAGEMENT_MEMORY_H_5_INITIATE_PAR_ERRf 47052
#define RMAPEM_MANAGEMENT_MEMORY_H_5_PARITY_ERR_MASKf 47053
#define RMAPEM_MANAGEMENT_MEMORY_H_6_INITIATE_PAR_ERRf 47054
#define RMAPEM_MANAGEMENT_MEMORY_H_6_PARITY_ERR_MASKf 47055
#define RMAPEM_MANAGEMENT_MEMORY_H_7_INITIATE_PAR_ERRf 47056
#define RMAPEM_MANAGEMENT_MEMORY_H_7_PARITY_ERR_MASKf 47057
#define RMAPEM_MANAGEMENT_UNIT_FAILURE_VALIDf 47058
#define RMAPEM_MANAGEMENT_UNIT_FAILURE_VALID_MASKf 47059
#define RMAPEM_MM_READ_LINEf 47060
#define RMAPEM_MM_WRITE_LINEf 47061
#define RMAPEM_MM_WRITE_VALIDf 47062
#define RMAPEM_MNGMNT_UNIT_ACTIVEf 47063
#define RMAPEM_MNGMNT_UNIT_ENABLEf 47064
#define RMAPEM_MNGMNT_UNIT_FAILURE_KEYf 47065
#define RMAPEM_MNGMNT_UNIT_FAILURE_REASONf 47066
#define RMAPEM_MNGMNT_UNIT_FAILURE_VALIDf 47067
#define RMAPEM_PAYLOADf 47068
#define RMAPEM_PLDT_AUX_INITIATE_PAR_ERRf 47069
#define RMAPEM_PLDT_AUX_PARITY_ERR_MASKf 47070
#define RMAPEM_PLDT_H_0_INITIATE_PAR_ERRf 47071
#define RMAPEM_PLDT_H_0_PARITY_ERR_MASKf 47072
#define RMAPEM_PLDT_H_1_INITIATE_PAR_ERRf 47073
#define RMAPEM_PLDT_H_1_PARITY_ERR_MASKf 47074
#define RMAPEM_PLDT_H_2_INITIATE_PAR_ERRf 47075
#define RMAPEM_PLDT_H_2_PARITY_ERR_MASKf 47076
#define RMAPEM_PLDT_H_3_INITIATE_PAR_ERRf 47077
#define RMAPEM_PLDT_H_3_PARITY_ERR_MASKf 47078
#define RMAPEM_PLDT_H_4_INITIATE_PAR_ERRf 47079
#define RMAPEM_PLDT_H_4_PARITY_ERR_MASKf 47080
#define RMAPEM_PLDT_H_5_INITIATE_PAR_ERRf 47081
#define RMAPEM_PLDT_H_5_PARITY_ERR_MASKf 47082
#define RMAPEM_PLDT_H_6_INITIATE_PAR_ERRf 47083
#define RMAPEM_PLDT_H_6_PARITY_ERR_MASKf 47084
#define RMAPEM_PLDT_H_7_INITIATE_PAR_ERRf 47085
#define RMAPEM_PLDT_H_7_PARITY_ERR_MASKf 47086
#define RMAPEM_REFRESHED_BY_DSPf 47087
#define RMAPEM_REQUESTS_COUNTERf 47088
#define RMAPEM_REQUESTS_COUNTER_OVERFLOWf 47089
#define RMAPEM_RESERVED_LOWf 47090
#define RMAPEM_SELFf 47091
#define RMAPEM_SOURCE_STEPf 47092
#define RMAPEM_STAMPf 47093
#define RMAPEM_STEP_TABLE_ECC_1B_ERR_MASKf 47094
#define RMAPEM_STEP_TABLE_ECC_2B_ERR_MASKf 47095
#define RMAPEM_STEP_TABLE_INITIATE_ECC_1B_ERRf 47096
#define RMAPEM_STEP_TABLE_INITIATE_ECC_2B_ERRf 47097
#define RMAPEM_TABLE_OFFSETf 47098
#define RMAPEM_TYPEf 47099
#define RMAPEM_WARNING_INSERTED_EXISTINGf 47100
#define RMAPEM_WARNING_INSERTED_EXISTING_COUNTERf 47101
#define RMAPEM_WARNING_INSERTED_EXISTING_COUNTER_OVERFLOWf 47102
#define RMAPEM_WARNING_INSERTED_EXISTING_MASKf 47103
#define RMCf 47104
#define RMC_DISINTf 47105
#define RMC_SELf 47106
#define RMEP__CCMf 47107
#define RMEP__DATAf 47108
#define RMEP__ENTRY_IS_SVPf 47109
#define RMEP__HASH_LSBf 47110
#define RMEP__KEYf 47111
#define RMEP__MA_PTRf 47112
#define RMEP__MDLf 47113
#define RMEP__MEPIDf 47114
#define RMEP__RESERVEDf 47115
#define RMEP__RESERVED_0f 47116
#define RMEP__RESERVED_104_70f 47117
#define RMEP__RESERVED_104_83f 47118
#define RMEP__RMEP_PTRf 47119
#define RMEP__RMEP_PTR_RESERVEDf 47120
#define RMEP__SGLPf 47121
#define RMEP__SOURCE_TYPEf 47122
#define RMEP__VIDf 47123
#define RMEP_DB_INITIATE_PAR_ERRf 47124
#define RMEP_DB_PARITY_ERR_MASKf 47125
#define RMEP_DCMf 47126
#define RMEP_INDEXf 47127
#define RMEP_LAST_INTERFACE_STATUSf 47128
#define RMEP_PARITY_ENf 47129
#define RMEP_PAR_ERRf 47130
#define RMEP_PDA_CTRL0f 47131
#define RMEP_PDA_CTRL1f 47132
#define RMEP_PMf 47133
#define RMEP_RECEIVED_CCMf 47134
#define RMEP_TIMESTAMPf 47135
#define RMEP_TIMESTAMP_VALIDf 47136
#define RMEP_TMf 47137
#define RMGRf 47138
#define RMHMT_ECC_1B_ERR_MASKf 47139
#define RMHMT_ECC_2B_ERR_MASKf 47140
#define RMHMT_INITIATE_ECC_1B_ERRf 47141
#define RMHMT_INITIATE_ECC_2B_ERRf 47142
#define RMNG_CNTf 47143
#define RMNG_REPSf 47144
#define RMOD_IDf 47145
#define RMOD_ID0f 47146
#define RMOD_ID1f 47147
#define RMOD_ID2f 47148
#define RMOD_ID3f 47149
#define RMOD_PTRf 47150
#define RMON_MEM_INITIATE_PAR_ERRf 47151
#define RMON_MEM_PARITY_ERR_MASKf 47152
#define RMTFLTf 47153
#define RMTLOOPf 47154
#define RMTWKP_STATEf 47155
#define RMTWKP_STATE_INTf 47156
#define RMT_DISC_BMP0f 47157
#define RMT_DISC_BMP1f 47158
#define RMT_IBP_BMP0f 47159
#define RMT_IBP_BMP1f 47160
#define RMT_SRC_PORT_IDf 47161
#define RMWENRAMf 47162
#define RM_DISABLE_0f 47163
#define RM_DISABLE_1f 47164
#define RNf 47165
#define RND_MODE_ENf 47166
#define RND_RANGEf 47167
#define RND_VALf 47168
#define RNG_COMBLK1_OSC_DISf 47169
#define RNG_COMBLK2_OSC_DISf 47170
#define RNG_FF_THRESHf 47171
#define RNG_INT_OFFf 47172
#define RNG_JCLK_BYP_DIV_CNTf 47173
#define RNG_JCLK_BYP_SELf 47174
#define RNG_JCLK_BYP_SRCf 47175
#define RNG_NUMf 47176
#define RNG_RBG2Xf 47177
#define RNG_RBGENf 47178
#define RNG_WARM_CNTf 47179
#define ROCf 47180
#define ROM0_STBYf 47181
#define ROM0_TMf 47182
#define ROM1_STBYf 47183
#define ROM1_TMf 47184
#define ROM_TESTf 47185
#define ROOT_BREAK_HOLDPRI_PRIf 47186
#define ROOT_DELAY1f 47187
#define ROOT_DELAY2f 47188
#define ROOT_FULL_MAXf 47189
#define ROOT_FULL_PERIODf 47190
#define ROOT_RBRIDGE_NICKNAMEf 47191
#define ROOT_TABLEf 47192
#define ROTATIONf 47193
#define ROUTEDf 47194
#define ROUTER_ALERTf 47195
#define ROUTE_UC_TO_S2f 47196
#define ROWf 47197
#define ROWADDRf 47198
#define ROW_DIFFf 47199
#define ROW_OFFSETf 47200
#define RO_CTLR_READYf 47201
#define RPf 47202
#define RPA_IDf 47203
#define RPA_ID_PROFILEf 47204
#define RPDMDISECCf 47205
#define RPDMECCERRf 47206
#define RPDMECCFIXf 47207
#define RPDMHDRH_INITIATE_PAR_ERRf 47208
#define RPDMHDRH_PARITY_ERR_MASKf 47209
#define RPDMHDRL_INITIATE_PAR_ERRf 47210
#define RPDMHDRL_PARITY_ERR_MASKf 47211
#define RPDM_ECC_1B_ERR_MASKf 47212
#define RPDM_ECC_2B_ERR_MASKf 47213
#define RPDM_INITIATE_ECC_1B_ERRf 47214
#define RPDM_INITIATE_ECC_2B_ERRf 47215
#define RPEf 47216
#define RPE0f 47217
#define RPE0_ECCERRf 47218
#define RPE0_ECCERR_CLRf 47219
#define RPE1f 47220
#define RPE1_ECCERRf 47221
#define RPE1_ECCERR_CLRf 47222
#define RPE_0f 47223
#define RPE_1f 47224
#define RPE_2f 47225
#define RPE_3f 47226
#define RPE_ECC_CHECK_ENf 47227
#define RPE_MAX_BUFLIMITf 47228
#define RPE_MIN_BUFLIMITf 47229
#define RPFALLOWDEFAULTVALUEf 47230
#define RPFAPFULLRESETPOINTf 47231
#define RPFAPFULLSETPOINTf 47232
#define RPFAPPOOLSIZEf 47233
#define RPFAPREADPOINTERf 47234
#define RPFAP_DUPLICATE_PTRf 47235
#define RPFAP_DUPLICATE_PTR_MASKf 47236
#define RPFF_ECC_ERRf 47237
#define RPFMEMORYECCERRORMASK_N_MASKf 47238
#define RPFMEMORYECCERROR_Nf 47239
#define RPF_ALLOW_DEFAULT_VALUEf 47240
#define RPF_CHECK_FAIL_DROPf 47241
#define RPF_DEST_NOT_FEC_PTR_INTf 47242
#define RPF_DEST_NOT_FEC_PTR_INT_MASKf 47243
#define RPF_FEC_POINTERf 47244
#define RPF_MEMORY_ECC__NB_ERR_MASKf 47245
#define RPF_MEMORY_INITIATE_ECC_NB_ERRf 47246
#define RPIO_PRIORITY_ABOVE_SWPIOf 47247
#define RPKTS_MEM_INITIATE_PAR_ERRf 47248
#define RPKTS_MEM_PARITY_ERR_MASKf 47249
#define RPORTDf 47250
#define RPORTD_DISINTf 47251
#define RPORTD_SELf 47252
#define RPRERRf 47253
#define RPROGf 47254
#define RPTf 47255
#define RPTRf 47256
#define RP_CHANGE_DOT1Pf 47257
#define RP_CHANGE_DSCPf 47258
#define RP_CHANGE_PRIORITYf 47259
#define RP_COPY_TO_CPUf 47260
#define RP_DROPf 47261
#define RP_DROPPED_PACKETSf 47262
#define RP_DROP_PRECEDENCEf 47263
#define RP_DSCPf 47264
#define RP_NEWPRIf 47265
#define RP_NEW_DOT1Pf 47266
#define RP_NEW_DSCPf 47267
#define RQEE_BUFF_SHRf 47268
#define RQEE_SHAREDf 47269
#define RQEI_BUFF_SHRf 47270
#define RQEI_SHAREDf 47271
#define RQEQ_BUFF_SHRf 47272
#define RQEQ_SHAREDf 47273
#define RQE_COPYf 47274
#define RQE_CPU_COSf 47275
#define RQE_DROP_FREEZEf 47276
#define RQE_ENQ0_SEENf 47277
#define RQE_ENQ1_SEENf 47278
#define RQE_ENQ2_SEENf 47279
#define RQE_ENQ3_SEENf 47280
#define RQE_FIFO_BPf 47281
#define RQE_FIFO_CORRECTED_ERRORf 47282
#define RQE_FIFO_CORRECTED_ERROR_DISINTf 47283
#define RQE_FIFO_ENABLE_ECCf 47284
#define RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf 47285
#define RQE_FIFO_OVERFLOWf 47286
#define RQE_FIFO_OVERFLOW_DISINTf 47287
#define RQE_FIFO_THRESHOLDf 47288
#define RQE_FIFO_TMf 47289
#define RQE_FIFO_UNCORRECTED_ERRORf 47290
#define RQE_FIFO_UNCORRECTED_ERROR_DISINTf 47291
#define RQE_INTRf 47292
#define RQE_INTR_DISINTf 47293
#define RQE_PARITY_ENf 47294
#define RQE_QUEUEf 47295
#define RQE_QUEUE_PRI_0f 47296
#define RQE_QUEUE_PRI_1f 47297
#define RQE_QUEUE_PRI_10f 47298
#define RQE_QUEUE_PRI_11f 47299
#define RQE_QUEUE_PRI_12f 47300
#define RQE_QUEUE_PRI_13f 47301
#define RQE_QUEUE_PRI_14f 47302
#define RQE_QUEUE_PRI_15f 47303
#define RQE_QUEUE_PRI_2f 47304
#define RQE_QUEUE_PRI_3f 47305
#define RQE_QUEUE_PRI_4f 47306
#define RQE_QUEUE_PRI_5f 47307
#define RQE_QUEUE_PRI_6f 47308
#define RQE_QUEUE_PRI_7f 47309
#define RQE_QUEUE_PRI_8f 47310
#define RQE_QUEUE_PRI_9f 47311
#define RQE_Q_NUMf 47312
#define RQE_WORK_QUEUEf 47313
#define RQE_WR_COMPLETE_CORRECTED_ERRORf 47314
#define RQE_WR_COMPLETE_CORRECTED_ERROR_DISINTf 47315
#define RQE_WR_COMPLETE_ECC_ERROR_ADDRESSf 47316
#define RQE_WR_COMPLETE_ENABLE_ECCf 47317
#define RQE_WR_COMPLETE_FORCE_UNCORRECTABLE_ERRORf 47318
#define RQE_WR_COMPLETE_PTRf 47319
#define RQE_WR_COMPLETE_UNCORRECTED_ERRORf 47320
#define RQE_WR_COMPLETE_UNCORRECTED_ERROR_DISINTf 47321
#define RQPDISCARDPACKETCOUNTERf 47322
#define RQPPACKETCOUNTERf 47323
#define RQP_DISCARD_CMDf 47324
#define RQP_DISCARD_MULTICAST_PACKET_COUNTERf 47325
#define RQP_DISCARD_PACKET_COUNTERf 47326
#define RQP_DISCARD_REASONSf 47327
#define RQP_DISCARD_SOP_COUNTERf 47328
#define RQP_PACKET_COUNTERf 47329
#define RRDf 47330
#define RRDMDISECCf 47331
#define RRDMECCERRf 47332
#define RRDMECCFIXf 47333
#define RRDYf 47334
#define RRFE_WAIT_FULLf 47335
#define RRFE_WAIT_PENDING0f 47336
#define RRF_ENf 47337
#define RRF_RDMODEf 47338
#define RRMAf 47339
#define RRPf 47340
#define RR_BANK_SEARCHf 47341
#define RR_READf 47342
#define RR_WRITEf 47343
#define RSELf 47344
#define RSEVEDf 47345
#define RSFP_BUFFER_EMPTYf 47346
#define RSFP_SIZEf 47347
#define RSH1_ADRf 47348
#define RSPf 47349
#define RSP0_MMf 47350
#define RSP1_MMf 47351
#define RSP2_MMf 47352
#define RSP3_MMf 47353
#define RSPAN__ADD_OPTIONAL_HEADERf 47354
#define RSPAN__ADD_TRILL_OUTER_VLANf 47355
#define RSPAN__RSPAN_VLAN_TAGf 47356
#define RSP_ARB_WEIGHTf 47357
#define RSP_COUNTf 47358
#define RSP_DONEf 47359
#define RSP_DROPPED_COUNTf 47360
#define RSP_FIFO0_DISABLE_ECCf 47361
#define RSP_FIFO0_ECC_CORRUPTf 47362
#define RSP_FIFO0_NONEMPTYf 47363
#define RSP_FIFO0_NONEMPTY_DISINTf 47364
#define RSP_FIFO1_DISABLE_ECCf 47365
#define RSP_FIFO1_ECC_CORRUPTf 47366
#define RSP_FIFO1_NONEMPTYf 47367
#define RSP_FIFO1_NONEMPTY_DISINTf 47368
#define RSP_FIRST_DATA_FIFO_INITIATE_PAR_ERRf 47369
#define RSP_FIRST_DATA_FIFO_PARITY_ERR_MASKf 47370
#define RSP_INDEX_COUNT_CW0f 47371
#define RSP_INDEX_COUNT_CW1f 47372
#define RSP_INDEX_COUNT_CW2f 47373
#define RSP_MM_COUNTf 47374
#define RSP_OUT_DATA_FIFO_INITIATE_PAR_ERRf 47375
#define RSP_OUT_DATA_FIFO_PARITY_ERR_MASKf 47376
#define RSP_PARITY_ERRORf 47377
#define RSP_PARITY_ERROR_DISINTf 47378
#define RSP_TRACEf 47379
#define RSP_TRACE_DISINTf 47380
#define RSQFIFOECCERRORMASK_N_MASKf 47381
#define RSQFIFOECCERROR_Nf 47382
#define RSQ_FIFO_CONTROL_ECC__NB_ERR_MASKf 47383
#define RSQ_FIFO_CONTROL_INITIATE_ECC_NB_ERRf 47384
#define RSQ_FIFO_DATA_INITIATE_PAR_ERRf 47385
#define RSQ_FIFO_DATA_PARITY_ERR_MASKf 47386
#define RSRCERRRJCTf 47387
#define RSRC_ERR_RJCTf 47388
#define RSRVf 47389
#define RSRV_0f 47390
#define RSRV_1f 47391
#define RSRV_2f 47392
#define RSRV_3f 47393
#define RSSf 47394
#define RSTB_HWf 47395
#define RSTB_MDIOREGSf 47396
#define RSTB_PLLf 47397
#define RSTB_REFCLKf 47398
#define RSTCPENQONSMPf 47399
#define RSTFLOORf 47400
#define RSTFLTRBYPf 47401
#define RSTMGR_ACCf 47402
#define RSTOFFSETf 47403
#define RST_B_HWf 47404
#define RST_B_MDIOREGSf 47405
#define RST_B_PLLf 47406
#define RST_CP_ENQ_ON_SMPf 47407
#define RST_MODEf 47408
#define RST_Nf 47409
#define RST_N_RETf 47410
#define RST_SIMf 47411
#define RSVf 47412
#define RSVDf 47413
#define RSVD0f 47414
#define RSVD1f 47415
#define RSVD1_ETPAXLAT_WWf 47416
#define RSVD2f 47417
#define RSVD2_SRC_HBIT_WWf 47418
#define RSVD3f 47419
#define RSVD3_1f 47420
#define RSVD3_DST_HBIT_WWf 47421
#define RSVD4f 47422
#define RSVD_0f 47423
#define RSVD_1f 47424
#define RSVD_2f 47425
#define RSVD_2_1f 47426
#define RSVD_3f 47427
#define RSVD_4f 47428
#define RSVD_5f 47429
#define RSVD_BASEf 47430
#define RSVD_BASE_PTRf 47431
#define RSVD_BC_IDXf 47432
#define RSVD_BITSf 47433
#define RSVD_CHK_PAR_DEFIP_DATAf 47434
#define RSVD_CHK_PAR_FP_POLICY_1Xf 47435
#define RSVD_CHK_PAR_FP_POLICY_2Xf 47436
#define RSVD_CHK_PAR_FP_POLICY_3Xf 47437
#define RSVD_CHK_PAR_FP_POLICY_4Xf 47438
#define RSVD_CHK_PAR_FP_POLICY_6Xf 47439
#define RSVD_CHK_PAR_L2_ENTRY_DATAf 47440
#define RSVD_CHK_PAR_L2_ENTRY_DATA_WIDEf 47441
#define RSVD_CHK_PAR_L3_UCAST_DATAf 47442
#define RSVD_CHK_PAR_L3_UCAST_DATA_WIDEf 47443
#define RSVD_CHK_PAR_XLAT0f 47444
#define RSVD_CHK_PAR_XLAT1f 47445
#define RSVD_COUNTf 47446
#define RSVD_DB_WR_MODEf 47447
#define RSVD_DROP_PKT_CNT_0f 47448
#define RSVD_DROP_PKT_CNT_1f 47449
#define RSVD_DROP_PKT_CNT_2f 47450
#define RSVD_DROP_PKT_CNT_3f 47451
#define RSVD_DROP_PKT_CNT_4f 47452
#define RSVD_DROP_PKT_CNT_5f 47453
#define RSVD_DROP_PKT_CNT_6f 47454
#define RSVD_DROP_PKT_CNT_7f 47455
#define RSVD_DUP_BLK_OFFSETf 47456
#define RSVD_DUP_IPV4f 47457
#define RSVD_DUP_IPV6_128f 47458
#define RSVD_DUP_IPV6_64f 47459
#define RSVD_DUP_L2f 47460
#define RSVD_DVPf 47461
#define RSVD_DVP_LAG_IDf 47462
#define RSVD_EN_LOCAL_SA_HBITf 47463
#define RSVD_ET_OPC_CBW_AND_CMP1f 47464
#define RSVD_ET_OPC_CBW_AND_CMP2f 47465
#define RSVD_ET_OPC_DB_RD_Xf 47466
#define RSVD_ET_OPC_DB_RD_Yf 47467
#define RSVD_ET_OPC_DB_WRf 47468
#define RSVD_ET_POST_WR_ENABLEf 47469
#define RSVD_EXP_NUM_RSP_INDEXf 47470
#define RSVD_EXT_TCAM_DENSITYf 47471
#define RSVD_FLEX_CTR_BASE_COUNTER_IDXf 47472
#define RSVD_FLEX_CTR_BASE_COUNTER_IDX_0f 47473
#define RSVD_FLEX_CTR_BASE_COUNTER_IDX_1f 47474
#define RSVD_FLEX_CTR_POOL_NUMBERf 47475
#define RSVD_FLEX_CTR_POOL_NUMBER_0f 47476
#define RSVD_FLEX_CTR_POOL_NUMBER_1f 47477
#define RSVD_GEN_PAR_DEFIP_DATAf 47478
#define RSVD_GEN_PAR_FP_POLICY_1Xf 47479
#define RSVD_GEN_PAR_FP_POLICY_2Xf 47480
#define RSVD_GEN_PAR_FP_POLICY_3Xf 47481
#define RSVD_GEN_PAR_FP_POLICY_4Xf 47482
#define RSVD_GEN_PAR_FP_POLICY_6Xf 47483
#define RSVD_GEN_PAR_L2_ENTRY_DATAf 47484
#define RSVD_GEN_PAR_L2_ENTRY_DATA_WIDEf 47485
#define RSVD_GEN_PAR_L3_UCAST_DATAf 47486
#define RSVD_GEN_PAR_L3_UCAST_DATA_WIDEf 47487
#define RSVD_GEN_PAR_XLAT0f 47488
#define RSVD_GEN_PAR_XLAT1f 47489
#define RSVD_KEYf 47490
#define RSVD_KEY_MASKf 47491
#define RSVD_L3MC_INDEXf 47492
#define RSVD_L3_IIFf 47493
#define RSVD_LTR_CP_EXT_L2f 47494
#define RSVD_LTR_CP_EXT_L2_ALLf 47495
#define RSVD_LTR_CP_EXT_L2_WIDEf 47496
#define RSVD_MPLS_TUNNEL_INDEXf 47497
#define RSVD_NEXT_HOP_INDEXf 47498
#define RSVD_PROT_NEXT_HOP_INDEXf 47499
#define RSVD_SHARED_TABLE_IPMC_SIZEf 47500
#define RSVD_SHARED_TABLE_L2MC_SIZEf 47501
#define RSVD_SOURCE_VPf 47502
#define RSVD_SVPf 47503
#define RSVD_TGIDf 47504
#define RSVD_TG_SIZEf 47505
#define RSVD_THRESHOLDf 47506
#define RSVD_TX_CW29_27_RSVDf 47507
#define RSVD_TX_CW56_RSVDf 47508
#define RSVD_TX_CW_CHNLf 47509
#define RSVD_TX_CW_CP_CBA_LSBf 47510
#define RSVD_TX_CW_CP_CBA_MSBf 47511
#define RSVD_TX_CW_ERR_STATUSf 47512
#define RSVD_UMC_IDXf 47513
#define RSVD_UMC_INDEXf 47514
#define RSVD_UUC_IDXf 47515
#define RSVD_VFIf 47516
#define RSVD_VPf 47517
#define RSVD_VPGf 47518
#define RSVD_VPG_1f 47519
#define RSVD_VP_0f 47520
#define RSVD_VP_1f 47521
#define RSVD_VP_BASEf 47522
#define RSVD_VRFf 47523
#define RSVD_VRF_IDf 47524
#define RSVD_WR_DB_NOP_MODEf 47525
#define RSVD_WR_DB_NUM_NOPf 47526
#define RSVEDf 47527
#define RS_SOFT_RESETf 47528
#define RTf 47529
#define RT120B_Gf 47530
#define RT60Bf 47531
#define RTAGf 47532
#define RTAG7_FLOW_BASED_HASH_BYPf 47533
#define RTAG7_FLOW_BASED_HASH_DCMf 47534
#define RTAG7_FLOW_BASED_HASH_PARITY_ENf 47535
#define RTAG7_FLOW_BASED_HASH_PAR_ERRf 47536
#define RTAG7_FLOW_BASED_HASH_PAR_INTRf 47537
#define RTAG7_FLOW_BASED_HASH_PDAf 47538
#define RTAG7_FLOW_BASED_HASH_PMf 47539
#define RTAG7_FLOW_BASED_HASH_TMf 47540
#define RTAG7_HASH_BIN_0_SELECT_Af 47541
#define RTAG7_HASH_BIN_0_SELECT_Bf 47542
#define RTAG7_HASH_BIN_1_SELECT_Af 47543
#define RTAG7_HASH_BIN_1_SELECT_Bf 47544
#define RTAG7_HASH_CFG_SEL_ECMPf 47545
#define RTAG7_HASH_CFG_SEL_ENTROPY_LABELf 47546
#define RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf 47547
#define RTAG7_HASH_CFG_SEL_LBIDf 47548
#define RTAG7_HASH_CFG_SEL_MPLS_ECMPf 47549
#define RTAG7_HASH_CFG_SEL_TRILL_ECMPf 47550
#define RTAG7_HASH_CFG_SEL_TRUNKf 47551
#define RTAG7_PORT_BASED_HASH_BYPf 47552
#define RTAG7_PORT_BASED_HASH_DCMf 47553
#define RTAG7_PORT_BASED_HASH_PARITY_ENf 47554
#define RTAG7_PORT_BASED_HASH_PAR_ERRf 47555
#define RTAG7_PORT_BASED_HASH_PDAf 47556
#define RTAG7_PORT_BASED_HASH_PMf 47557
#define RTAG7_PORT_BASED_HASH_TMf 47558
#define RTAG7_PORT_LBNf 47559
#define RTPCOEXISTf 47560
#define RTPENMSKf 47561
#define RTPINITf 47562
#define RTPINTMASKf 47563
#define RTPINTREGf 47564
#define RTPRTf 47565
#define RTPUPENf 47566
#define RTPWPf 47567
#define RTP_EN_MSKf 47568
#define RTP_INITf 47569
#define RTP_INTf 47570
#define RTP_INTEG_VEC_DISf 47571
#define RTP_INT_FORCEf 47572
#define RTP_INT_MASKf 47573
#define RTP_QRY_BY_INP_LNKf 47574
#define RTP_RESETf 47575
#define RTP_UP_ENf 47576
#define RTSM_PARITY_ERR_MASKf 47577
#define RTUNf 47578
#define RTUNEf 47579
#define RTYPE_MEM_INITIATE_PAR_ERRf 47580
#define RTYPE_MEM_PARITY_ERR_MASKf 47581
#define RT_DROPPED_PACKETSf 47582
#define RUCf 47583
#define RUC_DISINTf 47584
#define RUC_SELf 47585
#define RULEf 47586
#define RULEWIDTHf 47587
#define RULE_CNT_HIf 47588
#define RULE_CNT_LOf 47589
#define RULE_HIT_CNTf 47590
#define RULE_MATCHED_COUNTf 47591
#define RULE_REPORTED_COUNTf 47592
#define RUNf 47593
#define RUNNINGf 47594
#define RUNT_51B_MODEf 47595
#define RUNT_DISCARDSf 47596
#define RUNT_ERRORf 47597
#define RUNT_ERROR_DISINTf 47598
#define RUNT_FILTER_DISf 47599
#define RUNT_FRAME_INT_ENABLEf 47600
#define RUNT_FRAME_INT_LOG_VALIDf 47601
#define RUNT_FRAME_INT_STATUSf 47602
#define RUNT_FRAME_LOG_ENABLEf 47603
#define RUNT_THRESHOLDf 47604
#define RUN_MASKf 47605
#define RUN_STOP_RSf 47606
#define RVf 47607
#define RVD_TM0f 47608
#define RVD_TM1f 47609
#define RVLDf 47610
#define RVLD_MASKf 47611
#define RVSDf 47612
#define RV_MATCHID0f 47613
#define RV_MATCHID1f 47614
#define RV_MATCHID2f 47615
#define RV_MATCHID3f 47616
#define RV_MATCHID4f 47617
#define RV_MATCHID5f 47618
#define RV_MATCHID6f 47619
#define RV_MATCHID7f 47620
#define RV_MAX0f 47621
#define RV_MAX1f 47622
#define RV_MAX2f 47623
#define RV_MAX3f 47624
#define RV_MAX4f 47625
#define RV_MAX5f 47626
#define RV_MAX6f 47627
#define RV_MAX7f 47628
#define RV_MIN0f 47629
#define RV_MIN1f 47630
#define RV_MIN2f 47631
#define RV_MIN3f 47632
#define RV_MIN4f 47633
#define RV_MIN5f 47634
#define RV_MIN6f 47635
#define RV_MIN7f 47636
#define RV_PTR0f 47637
#define RV_PTR1f 47638
#define RV_PTR2f 47639
#define RV_PTR3f 47640
#define RV_PTR4f 47641
#define RV_PTR5f 47642
#define RV_PTR6f 47643
#define RV_PTR7f 47644
#define RWf 47645
#define RWCf 47646
#define RWDf 47647
#define RWEf 47648
#define RWKPf 47649
#define RWPf 47650
#define RW_MASKf 47651
#define RW_Nf 47652
#define RW_SAME_ENf 47653
#define RW_SAME_PAGE_ENf 47654
#define RW_TYPEf 47655
#define RXf 47656
#define RX0_ACTf 47657
#define RX0_BIP8_ERR_CNTf 47658
#define RX0_BIP8_ERR_CNT_DISINTf 47659
#define RX0_CW_31_24f 47660
#define RX0_CW_32f 47661
#define RX0_CW_38_33f 47662
#define RX0_CW_56_42f 47663
#define RX0_INVALID_CMD_ERRORf 47664
#define RX0_INVALID_CMD_ERROR_DISINTf 47665
#define RX0_SOT_ERROR_CNTf 47666
#define RX0_SOT_ERROR_CNT_DISINTf 47667
#define RX0_SOT_WATCHDOG_TIMEOUTf 47668
#define RX0_SOT_WATCHDOG_TIMEOUT_DISINTf 47669
#define RX1_ACTf 47670
#define RX1_BIP8_ERR_CNTf 47671
#define RX1_BIP8_ERR_CNT_DISINTf 47672
#define RX1_CW_31_24f 47673
#define RX1_CW_32f 47674
#define RX1_CW_38_33f 47675
#define RX1_CW_56_42f 47676
#define RX1_INVALID_CMD_ERRORf 47677
#define RX1_INVALID_CMD_ERROR_DISINTf 47678
#define RX1_SOT_ERROR_CNTf 47679
#define RX1_SOT_ERROR_CNT_DISINTf 47680
#define RX1_SOT_WATCHDOG_TIMEOUTf 47681
#define RX1_SOT_WATCHDOG_TIMEOUT_DISINTf 47682
#define RX2_ACTf 47683
#define RX3_ACTf 47684
#define RXACKf 47685
#define RXACTf 47686
#define RXACTIVEf 47687
#define RXALIGNERRESETf 47688
#define RXALNROVFINTf 47689
#define RXALNROVFINTMASKf 47690
#define RXALTCRCMODEf 47691
#define RXBCTCHPOSITIONf 47692
#define RXBCTENBTf 47693
#define RXBCTENCHf 47694
#define RXBCTENCRCCHECKf 47695
#define RXBCTENLLFCf 47696
#define RXBCTSIZEf 47697
#define RXBOMRESETf 47698
#define RXBUF_THRESHOLDf 47699
#define RXB_INPUT_DATA_FIFO_INITIATE_PAR_ERRf 47700
#define RXB_INPUT_DATA_FIFO_PARITY_ERR_MASKf 47701
#define RXB_OUTPUT_DATA_FIFO_INITIATE_PAR_ERRf 47702
#define RXB_OUTPUT_DATA_FIFO_PARITY_ERR_MASKf 47703
#define RXCALLENf 47704
#define RXCALMf 47705
#define RXCNTCFGf 47706
#define RXCOUNTBURSTSf 47707
#define RXCRC24MODEf 47708
#define RXCRCCHECKENf 47709
#define RXCRCERRN_INTf 47710
#define RXCRCERRN_INTMASKf 47711
#define RXCRCTERMINATEENf 47712
#define RXCTRLOVERFLOW_INTf 47713
#define RXCTRLOVERFLOW_INTMASKf 47714
#define RXC_DRNGf 47715
#define RXDATABUF_MEM_DCMf 47716
#define RXDATABUF_MEM_TMf 47717
#define RXDESKEW_A_ONEVENLANESf 47718
#define RXDISCARDSHORTERRPACKETPORT0_31f 47719
#define RXDISCARDSHORTERRPACKETPORT32_63f 47720
#define RXENf 47721
#define RXEN0f 47722
#define RXENBf 47723
#define RXENSUREFCEINDf 47724
#define RXERRDSCRDSPKTS_CORRECTED_ERRf 47725
#define RXERRDSCRDSPKTS_CORRECTED_ERR_DISINTf 47726
#define RXERRDSCRDSPKTS_EN_ECCf 47727
#define RXERRDSCRDSPKTS_FORCE_UNCORRECTABLE_ERRf 47728
#define RXERRDSCRDSPKTS_UNCORRECTED_ERRf 47729
#define RXERRDSCRDSPKTS_UNCORRECTED_ERR_DISINTf 47730
#define RXEXTRADELAYRDf 47731
#define RXEXTRADELAYWRf 47732
#define RXFCRRESETf 47733
#define RXFIFOOVERFLOWINTf 47734
#define RXFIFOOVERFLOWINTMASKf 47735
#define RXFIFO_EMPTYf 47736
#define RXFIFO_MEM0f 47737
#define RXFIFO_MEM0_ERRf 47738
#define RXFIFO_MEM1f 47739
#define RXFIFO_MEM1_ERRf 47740
#define RXFIFO_MEM2f 47741
#define RXFIFO_MEM2_ERRf 47742
#define RXFIFO_MEM3f 47743
#define RXFIFO_MEM3_ERRf 47744
#define RXFIFO_MEM4f 47745
#define RXFIFO_MEM4_ERRf 47746
#define RXFIFO_MEM_ENf 47747
#define RXFIFO_OVERRUNf 47748
#define RXFIFO_UNDERRUNf 47749
#define RXFORCELANESRESYNCf 47750
#define RXGMIIANRESETf 47751
#define RXGMIIMACRESETf 47752
#define RXGMIIPCSRESETf 47753
#define RXGOODCELLCNTf 47754
#define RXGSRESETf 47755
#define RXILKN0BURSTERRCNTf 47756
#define RXILKN0BURSTERRCNTOVFf 47757
#define RXILKN0CRC24ERRCNTf 47758
#define RXILKN0CRC24ERRCNTOVFf 47759
#define RXILKN0MISALIGNEDCNTf 47760
#define RXILKN0MISALIGNEDCNTOVFf 47761
#define RXILKN0MISSEOPERRCNTf 47762
#define RXILKN0MISSEOPERRCNTOVFf 47763
#define RXILKN0MISSSOPERRCNTf 47764
#define RXILKN0MISSSOPERRCNTOVFf 47765
#define RXILKN1BURSTERRCNTf 47766
#define RXILKN1BURSTERRCNTOVFf 47767
#define RXILKN1CRC24ERRCNTf 47768
#define RXILKN1CRC24ERRCNTOVFf 47769
#define RXILKN1MISALIGNEDCNTf 47770
#define RXILKN1MISALIGNEDCNTOVFf 47771
#define RXILKN1MISSEOPERRCNTf 47772
#define RXILKN1MISSEOPERRCNTOVFf 47773
#define RXILKN1MISSSOPERRCNTf 47774
#define RXILKN1MISSSOPERRCNTOVFf 47775
#define RXILKNCRC32ERRCNTf 47776
#define RXILKNCRC32ERRCNTOVFf 47777
#define RXLANESWAPf 47778
#define RXLP_PURGEf 47779
#define RXMACBCTCRCERRINTf 47780
#define RXMACBCTCRCERRINTMASKf 47781
#define RXMACERRINTf 47782
#define RXMACERRINTMASKf 47783
#define RXMASKFIFOFULLf 47784
#define RXMINPKTLENGTHf 47785
#define RXMISAERRN_INTf 47786
#define RXMISAERRN_INTMASKf 47787
#define RXMLFRESETf 47788
#define RXNUMTHROWNEOPSf 47789
#define RXNUMTHROWNEOPSINTf 47790
#define RXNUMTHROWNEOPSINTMASKf 47791
#define RXNUMTHROWNEOPSOVFf 47792
#define RXNUMTHROWNEOPS_75PINTf 47793
#define RXNUMTHROWNEOPS_75PINTMASKf 47794
#define RXN_LNSWAPf 47795
#define RXPACKETTYPE_CORRECTED_ERRf 47796
#define RXPACKETTYPE_CORRECTED_ERR_DISINTf 47797
#define RXPACKETTYPE_EN_ECCf 47798
#define RXPACKETTYPE_FORCE_UNCORRECTABLE_ERRf 47799
#define RXPACKETTYPE_UNCORRECTED_ERRf 47800
#define RXPACKETTYPE_UNCORRECTED_ERR_DISINTf 47801
#define RXPAEBERRINTERRUPTf 47802
#define RXPAEBERRINTERRUPTMASKf 47803
#define RXPARITYCHECKDISABLEf 47804
#define RXPASSCTRLf 47805
#define RXPAUSENf 47806
#define RXPCSBOMERRINTf 47807
#define RXPCSBOMERRINTMASKf 47808
#define RXPCSBOMERRORf 47809
#define RXPCSDESKEWERRFATALINTf 47810
#define RXPCSDESKEWERRFATALINTMASKf 47811
#define RXPCSDESKEWERRINTf 47812
#define RXPCSDESKEWERRINTMASKf 47813
#define RXPCSDESKEWERRORf 47814
#define RXPCSLNSYNCSTATf 47815
#define RXPCSLNSYNCSTATCHANGEINTf 47816
#define RXPCSLNSYNCSTATCHANGEINTMASKf 47817
#define RXPCSLOCALFAULTf 47818
#define RXPCSLOCALFAULTINTf 47819
#define RXPCSLOCALFAULTINTMASKf 47820
#define RXPCSLOCALFAULTPHYf 47821
#define RXPCSLOCALFAULTPHYINTf 47822
#define RXPCSLOCALFAULTPHYINTMASKf 47823
#define RXPCSREMOTEFAULTf 47824
#define RXPCSREMOTEFAULTINTf 47825
#define RXPCSREMOTEFAULTINTMASKf 47826
#define RXPCSSYNCSTATf 47827
#define RXPCSUNKNOWNFAULTf 47828
#define RXPCSUNKNOWNFAULTINTf 47829
#define RXPCSUNKNOWNFAULTINTMASKf 47830
#define RXPKTBUF_ECC_PROTECTION_ENf 47831
#define RXPORTDISCARDEDPACKETINTf 47832
#define RXPORTDISCARDEDPACKETINTMASKf 47833
#define RXPORTOVFPORT0_31f 47834
#define RXPORTOVFPORT32_63f 47835
#define RXPORTS0TO31SRSTNf 47836
#define RXPORTS32TO63SRSTNf 47837
#define RXPREAMBLESIZEf 47838
#define RXPREAMBLESOPf 47839
#define RXPTP_1588STAMPINGERRINTf 47840
#define RXPTP_1588STAMPINGERRINTMASKf 47841
#define RXQECCCORRECTEDf 47842
#define RXQECCCORRECTEDENf 47843
#define RXQECCUNCORRECTEDf 47844
#define RXQECCUNCORRECTEDENf 47845
#define RXQ_BURST_FIFOf 47846
#define RXQ_BURST_FIFO_FULLf 47847
#define RXQ_DATA_BUFFERf 47848
#define RXQ_DATA_BUF_FULLf 47849
#define RXQ_DATA_BUF_THf 47850
#define RXQ_ECC_ERROR_ADDRESSf 47851
#define RXQ_INFO_BUFFERf 47852
#define RXQ_INFO_BUF_FULLf 47853
#define RXQ_MEM_DISABLE_ECCf 47854
#define RXQ_MEM_ECC_CORRUPTf 47855
#define RXQ_MEM_TM_REGf 47856
#define RXQ_OVERFLOW_CTRL_SELf 47857
#define RXQ_PERF_TEST_ENf 47858
#define RXQ_QUEUE_SIZEf 47859
#define RXRAFOVERFLOWERRINTf 47860
#define RXRAFOVERFLOWERRINTMASKf 47861
#define RXRAFRESETf 47862
#define RXRAMf 47863
#define RXREQHIENf 47864
#define RXREQLOWENf 47865
#define RXRESETf 47866
#define RXSACHANGESf 47867
#define RXSASTATSINVALIDPKTS_CORRECTED_ERRf 47868
#define RXSASTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 47869
#define RXSASTATSINVALIDPKTS_EN_ECCf 47870
#define RXSASTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47871
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERRf 47872
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 47873
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERRf 47874
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 47875
#define RXSASTATSNOTUSINGSAPKTS_EN_ECCf 47876
#define RXSASTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 47877
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 47878
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 47879
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERRf 47880
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 47881
#define RXSASTATSNOTVALIDPKTS_EN_ECCf 47882
#define RXSASTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47883
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERRf 47884
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 47885
#define RXSASTATSOKPKTS_CORRECTED_ERRf 47886
#define RXSASTATSOKPKTS_CORRECTED_ERR_DISINTf 47887
#define RXSASTATSOKPKTS_EN_ECCf 47888
#define RXSASTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 47889
#define RXSASTATSOKPKTS_UNCORRECTED_ERRf 47890
#define RXSASTATSOKPKTS_UNCORRECTED_ERR_DISINTf 47891
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERRf 47892
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 47893
#define RXSASTATSUNUSEDSAPKTS_EN_ECCf 47894
#define RXSASTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 47895
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 47896
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 47897
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERRf 47898
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERR_DISINTf 47899
#define RXSCIUNKNOWNNONEPKTS_EN_ECCf 47900
#define RXSCIUNKNOWNNONEPKTS_FORCE_UNCORRECTABLE_ERRf 47901
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERRf 47902
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERR_DISINTf 47903
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERRf 47904
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERR_DISINTf 47905
#define RXSCSTATSDELAYEDPKTS_EN_ECCf 47906
#define RXSCSTATSDELAYEDPKTS_FORCE_UNCORRECTABLE_ERRf 47907
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERRf 47908
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERR_DISINTf 47909
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERRf 47910
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 47911
#define RXSCSTATSINVALIDPKTS_EN_ECCf 47912
#define RXSCSTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47913
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERRf 47914
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 47915
#define RXSCSTATSLATEPKTS_CORRECTED_ERRf 47916
#define RXSCSTATSLATEPKTS_CORRECTED_ERR_DISINTf 47917
#define RXSCSTATSLATEPKTS_EN_ECCf 47918
#define RXSCSTATSLATEPKTS_FORCE_UNCORRECTABLE_ERRf 47919
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERRf 47920
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERR_DISINTf 47921
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERRf 47922
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 47923
#define RXSCSTATSNOTUSINGSAPKTS_EN_ECCf 47924
#define RXSCSTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 47925
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 47926
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 47927
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERRf 47928
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 47929
#define RXSCSTATSNOTVALIDPKTS_EN_ECCf 47930
#define RXSCSTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 47931
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERRf 47932
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 47933
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERRf 47934
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERR_DISINTf 47935
#define RXSCSTATSOCTETSDECRYPTED_EN_ECCf 47936
#define RXSCSTATSOCTETSDECRYPTED_FORCE_UNCORRECTABLE_ERRf 47937
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERRf 47938
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERR_DISINTf 47939
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERRf 47940
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERR_DISINTf 47941
#define RXSCSTATSOCTETSVALIDATED_EN_ECCf 47942
#define RXSCSTATSOCTETSVALIDATED_FORCE_UNCORRECTABLE_ERRf 47943
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERRf 47944
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERR_DISINTf 47945
#define RXSCSTATSOKPKTS_CORRECTED_ERRf 47946
#define RXSCSTATSOKPKTS_CORRECTED_ERR_DISINTf 47947
#define RXSCSTATSOKPKTS_EN_ECCf 47948
#define RXSCSTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 47949
#define RXSCSTATSOKPKTS_UNCORRECTED_ERRf 47950
#define RXSCSTATSOKPKTS_UNCORRECTED_ERR_DISINTf 47951
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERRf 47952
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERR_DISINTf 47953
#define RXSCSTATSUNCHECKEDPKTS_EN_ECCf 47954
#define RXSCSTATSUNCHECKEDPKTS_FORCE_UNCORRECTABLE_ERRf 47955
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERRf 47956
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERR_DISINTf 47957
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERRf 47958
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 47959
#define RXSCSTATSUNUSEDSAPKTS_EN_ECCf 47960
#define RXSCSTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 47961
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 47962
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 47963
#define RXSEQDONE1G_0_0f 47964
#define RXSEQDONE1G_0_1f 47965
#define RXSEQDONE1G_0_2f 47966
#define RXSEQDONE1G_0_3f 47967
#define RXSEQDONE1G_2_0f 47968
#define RXSEQDONE1G_2_1f 47969
#define RXSEQDONE1G_2_2f 47970
#define RXSEQDONE1G_2_3f 47971
#define RXSEQDONE1G_4_0f 47972
#define RXSEQDONE1G_4_1f 47973
#define RXSEQDONE1G_4_2f 47974
#define RXSEQDONE1G_4_3f 47975
#define RXSTATUSBUF_ECC_PROTECTION_ENf 47976
#define RXSTATUSBUF_MEM_DCMf 47977
#define RXSTATUSBUF_MEM_TMf 47978
#define RXSWAPLLf 47979
#define RXSWAPLL_PAIRf 47980
#define RXTAGUNTAGNONEBAD_CORRECTED_ERRf 47981
#define RXTAGUNTAGNONEBAD_CORRECTED_ERR_DISINTf 47982
#define RXTAGUNTAGNONEBAD_EN_ECCf 47983
#define RXTAGUNTAGNONEBAD_FORCE_UNCORRECTABLE_ERRf 47984
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERRf 47985
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERR_DISINTf 47986
#define RXTRIMf 47987
#define RXTYPEf 47988
#define RXUNICASTPKTSf 47989
#define RXXAUILFSRESETf 47990
#define RXXAUIMACRESETf 47991
#define RXXAUIPCSRESETDESKEWf 47992
#define RX_0_ACTf 47993
#define RX_0_BURSTMAXf 47994
#define RX_0_FEC_BUFFER_0_ECC_1B_ERR_MASKf 47995
#define RX_0_FEC_BUFFER_0_ECC_2B_ERR_MASKf 47996
#define RX_0_FEC_BUFFER_1_ECC_1B_ERR_MASKf 47997
#define RX_0_FEC_BUFFER_1_ECC_2B_ERR_MASKf 47998
#define RX_0_FULL_PACKET_MODEf 47999
#define RX_0_LAST_LANEf 48000
#define RX_0_MFRAME_LEN_MINUS_1f 48001
#define RX_1024_1522f 48002
#define RX_128_255f 48003
#define RX_1523_2047f 48004
#define RX_1_BURSTMAXf 48005
#define RX_1_FEC_BUFFER_0_ECC_1B_ERR_MASKf 48006
#define RX_1_FEC_BUFFER_0_ECC_2B_ERR_MASKf 48007
#define RX_1_FEC_BUFFER_1_ECC_1B_ERR_MASKf 48008
#define RX_1_FEC_BUFFER_1_ECC_2B_ERR_MASKf 48009
#define RX_1_FULL_PACKET_MODEf 48010
#define RX_1_LAST_LANEf 48011
#define RX_1_MFRAME_LEN_MINUS_1f 48012
#define RX_2048_4095f 48013
#define RX_256_511f 48014
#define RX_2_CPUf 48015
#define RX_2_FEC_BUFFER_0_ECC_1B_ERR_MASKf 48016
#define RX_2_FEC_BUFFER_0_ECC_2B_ERR_MASKf 48017
#define RX_2_FEC_BUFFER_1_ECC_1B_ERR_MASKf 48018
#define RX_2_FEC_BUFFER_1_ECC_2B_ERR_MASKf 48019
#define RX_3_FEC_BUFFER_0_ECC_1B_ERR_MASKf 48020
#define RX_3_FEC_BUFFER_0_ECC_2B_ERR_MASKf 48021
#define RX_3_FEC_BUFFER_1_ECC_1B_ERR_MASKf 48022
#define RX_3_FEC_BUFFER_1_ECC_2B_ERR_MASKf 48023
#define RX_4096_8191f 48024
#define RX_512_1023f 48025
#define RX_64f 48026
#define RX_65_127f 48027
#define RX_8192_MAXf 48028
#define RX_ALIGNf 48029
#define RX_ALIGNEDf 48030
#define RX_ALIGNED_ERRf 48031
#define RX_ALL_OCTETS_HIf 48032
#define RX_ALL_OCTETS_LOf 48033
#define RX_ALL_PKTSf 48034
#define RX_ANY_STARTf 48035
#define RX_APP_PREFIX_ENABLEf 48036
#define RX_APP_PREFIX_SIZEf 48037
#define RX_AXI_RD_IN_PROGRESSf 48038
#define RX_AXI_WR_IN_PROGRESSf 48039
#define RX_BAD_LANEf 48040
#define RX_BAD_PACKETf 48041
#define RX_BAD_TYPE_ERRf 48042
#define RX_BOM_A_ONLSBf 48043
#define RX_BOM_A_ONMSBf 48044
#define RX_BOM_DESKEWERRENf 48045
#define RX_BOM_ENf 48046
#define RX_BOM_FSM_ENf 48047
#define RX_BRDCASTf 48048
#define RX_BROKEN_RECORDf 48049
#define RX_BROKEN_RECORD_MASKf 48050
#define RX_BURSTMAXf 48051
#define RX_BURSTMAX_ERRf 48052
#define RX_BURST_ERRf 48053
#define RX_BURST_GT_16B_ERRf 48054
#define RX_BYTE_SWAPf 48055
#define RX_CHANNEL_NUMf 48056
#define RX_CNTRLf 48057
#define RX_CNT_CFGf 48058
#define RX_CODE_GROUP_BADf 48059
#define RX_COMMA_DETECTEDf 48060
#define RX_CRCf 48061
#define RX_CRC24_ERRf 48062
#define RX_CRC32_ERRf 48063
#define RX_CRC32_ERR0f 48064
#define RX_CRC32_ERR1f 48065
#define RX_CRC32_ERR10f 48066
#define RX_CRC32_ERR11f 48067
#define RX_CRC32_ERR2f 48068
#define RX_CRC32_ERR3f 48069
#define RX_CRC32_ERR4f 48070
#define RX_CRC32_ERR5f 48071
#define RX_CRC32_ERR6f 48072
#define RX_CRC32_ERR7f 48073
#define RX_CRC32_ERR8f 48074
#define RX_CRC32_ERR9f 48075
#define RX_CRC32_VALIDf 48076
#define RX_CRC_ALIGNf 48077
#define RX_CRC_ERR_N_INTf 48078
#define RX_CRC_ERR_N_INT_MASKf 48079
#define RX_CTRL_OVERFLOW_INTf 48080
#define RX_CTRL_OVERFLOW_INT_MASKf 48081
#define RX_CW_31_24f 48082
#define RX_CW_32f 48083
#define RX_CW_38_33f 48084
#define RX_CW_56_42f 48085
#define RX_CW_ERRf 48086
#define RX_CW_ERS0f 48087
#define RX_CW_ERS1f 48088
#define RX_DESCRAM_ERRf 48089
#define RX_DIAGWORD_INTFSTATf 48090
#define RX_DIAGWORD_LANESTATf 48091
#define RX_DROPf 48092
#define RX_E2ECC_ENf 48093
#define RX_E2E_MAXTIMER_SELf 48094
#define RX_ELK_BUFFER_STATUSf 48095
#define RX_ELK_BURSTS_CNTf 48096
#define RX_ELK_BURSTS_CNT_OVFf 48097
#define RX_ELK_ERR_BURSTS_CNTf 48098
#define RX_ELK_ERR_BURSTS_CNT_OVFf 48099
#define RX_ELK_MAX_OCCUPANCYf 48100
#define RX_ELK_OCTETS_CNTf 48101
#define RX_ELK_OCTETS_CNT_OVFf 48102
#define RX_ELK_OVF_INTf 48103
#define RX_ELK_OVF_INT_MASKf 48104
#define RX_ELK_THROWN_BURSTS_CNTf 48105
#define RX_ELK_THROWN_BURSTS_CNT_OVFf 48106
#define RX_ENf 48107
#define RX_ENAf 48108
#define RX_ENABLEf 48109
#define RX_EOP_MTYOUTf 48110
#define RX_ERR_CNTf 48111
#define RX_ERR_DISCf 48112
#define RX_E_2_ECC_ENf 48113
#define RX_FIFO_CHECKf 48114
#define RX_FIFO_MEMf 48115
#define RX_FIFO_MEM0_TMf 48116
#define RX_FIFO_MEM1_TMf 48117
#define RX_FIFO_MEM_ECC_ENf 48118
#define RX_FIFO_MEM_ERRf 48119
#define RX_FIFO_OVERFLOW_INTf 48120
#define RX_FIFO_OVERFLOW_INT_MASKf 48121
#define RX_FIFO_RD_PTRf 48122
#define RX_FIFO_STATUSf 48123
#define RX_FIFO_STATUS_WATERMARKf 48124
#define RX_FIFO_WRX_PTRf 48125
#define RX_FIFO_WR_PTRf 48126
#define RX_FORCE_LANES_RESYNCf 48127
#define RX_FORCE_LOCKf 48128
#define RX_FORCE_RESYNCf 48129
#define RX_FRAGf 48130
#define RX_FRAMING_ERRf 48131
#define RX_FREE_ARID_AVBLf 48132
#define RX_FREE_ARID_COUNTf 48133
#define RX_GD_OCTETS_HIf 48134
#define RX_GD_OCTETS_LOf 48135
#define RX_GD_PKTSf 48136
#define RX_HAS_BAD_LANEf 48137
#define RX_HB_STATUSf 48138
#define RX_HB_STATUS_CLRf 48139
#define RX_HB_STATUS_ENABLEf 48140
#define RX_HCFC_ENf 48141
#define RX_HCFC_MSG_OVERFLOWf 48142
#define RX_IGNORE_BRESPf 48143
#define RX_ILKN_0_BURST_ERR_CNTf 48144
#define RX_ILKN_0_BURST_ERR_CNT_OVFf 48145
#define RX_ILKN_0_CRC_24_ERR_CNTf 48146
#define RX_ILKN_0_CRC_24_ERR_CNT_OVFf 48147
#define RX_ILKN_0_MISALIGNED_CNTf 48148
#define RX_ILKN_0_MISALIGNED_CNT_OVFf 48149
#define RX_ILKN_0_MISS_EOP_ERR_CNTf 48150
#define RX_ILKN_0_MISS_EOP_ERR_CNT_OVFf 48151
#define RX_ILKN_0_MISS_SOP_ERR_CNTf 48152
#define RX_ILKN_0_MISS_SOP_ERR_CNT_OVFf 48153
#define RX_ILKN_0_RETRANS_CRC_24_ERR_CNTf 48154
#define RX_ILKN_0_RETRANS_CRC_24_ERR_CNT_OVFf 48155
#define RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTf 48156
#define RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT_OVFf 48157
#define RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTf 48158
#define RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT_OVFf 48159
#define RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTf 48160
#define RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT_OVFf 48161
#define RX_ILKN_0_RETRANS_RETRY_ERR_CNTf 48162
#define RX_ILKN_0_RETRANS_RETRY_ERR_CNT_OVFf 48163
#define RX_ILKN_0_RETRANS_WDOG_ERR_CNTf 48164
#define RX_ILKN_0_RETRANS_WDOG_ERR_CNT_OVFf 48165
#define RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTf 48166
#define RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT_OVFf 48167
#define RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTf 48168
#define RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT_OVFf 48169
#define RX_ILKN_0_SENT_RETRANS_REQ_CNTf 48170
#define RX_ILKN_0_SENT_RETRANS_REQ_CNT_OVFf 48171
#define RX_ILKN_1_BURST_ERR_CNTf 48172
#define RX_ILKN_1_BURST_ERR_CNT_OVFf 48173
#define RX_ILKN_1_CRC_24_ERR_CNTf 48174
#define RX_ILKN_1_CRC_24_ERR_CNT_OVFf 48175
#define RX_ILKN_1_MISALIGNED_CNTf 48176
#define RX_ILKN_1_MISALIGNED_CNT_OVFf 48177
#define RX_ILKN_1_MISS_EOP_ERR_CNTf 48178
#define RX_ILKN_1_MISS_EOP_ERR_CNT_OVFf 48179
#define RX_ILKN_1_MISS_SOP_ERR_CNTf 48180
#define RX_ILKN_1_MISS_SOP_ERR_CNT_OVFf 48181
#define RX_ILKN_1_RETRANS_CRC_24_ERR_CNTf 48182
#define RX_ILKN_1_RETRANS_CRC_24_ERR_CNT_OVFf 48183
#define RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTf 48184
#define RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT_OVFf 48185
#define RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTf 48186
#define RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT_OVFf 48187
#define RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTf 48188
#define RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT_OVFf 48189
#define RX_ILKN_1_RETRANS_RETRY_ERR_CNTf 48190
#define RX_ILKN_1_RETRANS_RETRY_ERR_CNT_OVFf 48191
#define RX_ILKN_1_RETRANS_WDOG_ERR_CNTf 48192
#define RX_ILKN_1_RETRANS_WDOG_ERR_CNT_OVFf 48193
#define RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTf 48194
#define RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT_OVFf 48195
#define RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTf 48196
#define RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT_OVFf 48197
#define RX_ILKN_1_SENT_RETRANS_REQ_CNTf 48198
#define RX_ILKN_1_SENT_RETRANS_REQ_CNT_OVFf 48199
#define RX_ILKN_CRC_32_ERR_CNTf 48200
#define RX_ILKN_CRC_32_ERR_CNT_OVFf 48201
#define RX_IPG_INVALf 48202
#define RX_JABf 48203
#define RX_LAST_LANEf 48204
#define RX_LBR_COUNTf 48205
#define RX_LINK_ACTIVEf 48206
#define RX_LINK_STATUS_CLP_0f 48207
#define RX_LINK_STATUS_CLP_1f 48208
#define RX_LINK_STATUS_XLP_0f 48209
#define RX_LLFC_ENf 48210
#define RX_LLFC_FC_OBJ_LOGICALf 48211
#define RX_LLFC_FC_OBJ_PHYSICALf 48212
#define RX_LLFC_MSG_OVERFLOWf 48213
#define RX_LLFC_MSG_TYPE_LOGICALf 48214
#define RX_LLFC_MSG_TYPE_PHYSICALf 48215
#define RX_LOST_OF_SYNCf 48216
#define RX_LOST_OF_SYNC_INT_MASKf 48217
#define RX_LOST_OF_SYNC_MASKf 48218
#define RX_LOS_EVENTf 48219
#define RX_LOW_LATENCY_ENf 48220
#define RX_MASK_ECC_1B_ERR_CTRL_MEMf 48221
#define RX_MASK_ECC_2B_ERR_CTRL_MEMf 48222
#define RX_MASK_PAR_ERR_DATA_MEMf 48223
#define RX_MAX_SIZEf 48224
#define RX_MEMACC_CMDQ_VALID_ENTRY_COUNTf 48225
#define RX_MEMRD_CMPLQ_VALID_ENTRY_COUNTf 48226
#define RX_MEOP_ERRf 48227
#define RX_MFRAMELEN_MINUS1f 48228
#define RX_MF_ERRf 48229
#define RX_MF_LEN_ERRf 48230
#define RX_MF_REPEAT_ERRf 48231
#define RX_MF_REPEAT_ERR0f 48232
#define RX_MF_REPEAT_ERR1f 48233
#define RX_MF_REPEAT_ERR10f 48234
#define RX_MF_REPEAT_ERR11f 48235
#define RX_MF_REPEAT_ERR2f 48236
#define RX_MF_REPEAT_ERR3f 48237
#define RX_MF_REPEAT_ERR4f 48238
#define RX_MF_REPEAT_ERR5f 48239
#define RX_MF_REPEAT_ERR6f 48240
#define RX_MF_REPEAT_ERR7f 48241
#define RX_MF_REPEAT_ERR8f 48242
#define RX_MF_REPEAT_ERR9f 48243
#define RX_MH_D0f 48244
#define RX_MH_D1f 48245
#define RX_MH_D2f 48246
#define RX_MH_D3f 48247
#define RX_MH_M0f 48248
#define RX_MH_M1f 48249
#define RX_MH_M2f 48250
#define RX_MH_M3f 48251
#define RX_MIB_COUNTER_MEM0_TMf 48252
#define RX_MIB_COUNTER_MEM1_TMf 48253
#define RX_MISALIGNEDf 48254
#define RX_MSG_OVERFLOWf 48255
#define RX_MSM_LBA_DEBUGf 48256
#define RX_MSOP_ERRf 48257
#define RX_MULTf 48258
#define RX_NUM_RUNTSf 48259
#define RX_NUM_RUNTS_OVFf 48260
#define RX_NUM_THROWN_EOPSf 48261
#define RX_NUM_THROWN_EOPS_75P_INTf 48262
#define RX_NUM_THROWN_EOPS_75P_INT_MASKf 48263
#define RX_NUM_THROWN_EOPS_INTf 48264
#define RX_NUM_THROWN_EOPS_INT_MASKf 48265
#define RX_NUM_THROWN_EOPS_OVFf 48266
#define RX_N_BADLANEf 48267
#define RX_N_BURSTMAXf 48268
#define RX_N_CBFCTHRESHOLDCLRf 48269
#define RX_N_CBFCTHRESHOLDSETf 48270
#define RX_N_DISCARDTOOSHORTERRPKTSf 48271
#define RX_N_ENABLEREQ3f 48272
#define RX_N_ENSUREDISCARDINDf 48273
#define RX_N_FULLPACKETMODEf 48274
#define RX_N_HASBADLANEf 48275
#define RX_N_HIGHREQTHRESHOLDf 48276
#define RX_N_HIGH_REQ_THRESHOLDf 48277
#define RX_N_LASTLANEf 48278
#define RX_N_LLFCTHRESHOLDCLRf 48279
#define RX_N_LLFCTHRESHOLDSETf 48280
#define RX_N_LLFC_THRESHOLD_CLRf 48281
#define RX_N_LLFC_THRESHOLD_SETf 48282
#define RX_N_LPIFCSTATUSf 48283
#define RX_N_LP_IFC_STATUS_LATCH_HIf 48284
#define RX_N_LP_IFC_STATUS_LATCH_LOWf 48285
#define RX_N_LP_IFC_STATUS_LATCH_RAWf 48286
#define RX_N_MFRAMELENMINUS1f 48287
#define RX_N_MLFMAXOCCUPANCYPORT0f 48288
#define RX_N_MLFMAXOCCUPANCYPORT1f 48289
#define RX_N_MLFMAXOCCUPANCYPORT2f 48290
#define RX_N_MLFMAXOCCUPANCYPORT3f 48291
#define RX_N_MLFOVERFLOWERRPORT0f 48292
#define RX_N_MLFOVERFLOWERRPORT1f 48293
#define RX_N_MLFOVERFLOWERRPORT2f 48294
#define RX_N_MLFOVERFLOWERRPORT3f 48295
#define RX_N_MLFSTATUSPORT0f 48296
#define RX_N_MLFSTATUSPORT1f 48297
#define RX_N_MLFSTATUSPORT2f 48298
#define RX_N_MLFSTATUSPORT3f 48299
#define RX_N_MLFWASEMPTYPORT0f 48300
#define RX_N_MLFWASEMPTYPORT1f 48301
#define RX_N_MLFWASEMPTYPORT2f 48302
#define RX_N_MLFWASEMPTYPORT3f 48303
#define RX_N_MLF_MAX_OCCUPANCY_PORT_0f 48304
#define RX_N_MLF_MAX_OCCUPANCY_PORT_1f 48305
#define RX_N_MLF_MAX_OCCUPANCY_PORT_2f 48306
#define RX_N_MLF_MAX_OCCUPANCY_PORT_3f 48307
#define RX_N_MLF_OVERFLOW_ERR_PORT_0f 48308
#define RX_N_MLF_OVERFLOW_ERR_PORT_1f 48309
#define RX_N_MLF_OVERFLOW_ERR_PORT_2f 48310
#define RX_N_MLF_OVERFLOW_ERR_PORT_3f 48311
#define RX_N_MLF_STATUS_PORT_0f 48312
#define RX_N_MLF_STATUS_PORT_1f 48313
#define RX_N_MLF_STATUS_PORT_2f 48314
#define RX_N_MLF_STATUS_PORT_3f 48315
#define RX_N_MLF_WAS_EMPTY_PORT_0f 48316
#define RX_N_MLF_WAS_EMPTY_PORT_1f 48317
#define RX_N_MLF_WAS_EMPTY_PORT_2f 48318
#define RX_N_MLF_WAS_EMPTY_PORT_3f 48319
#define RX_N_NUMLOGICALFIFOSMODEf 48320
#define RX_N_NUM_LOGICAL_FIFOS_MODEf 48321
#define RX_N_PFC_THRESHOLD_CLRf 48322
#define RX_N_PFC_THRESHOLD_SETf 48323
#define RX_N_PORTACTIVEf 48324
#define RX_N_PORT_ACTIVEf 48325
#define RX_N_STATALIGNEDf 48326
#define RX_N_STATALIGNEDERRf 48327
#define RX_N_STATALIGNEDRAWf 48328
#define RX_N_STATBURSTERRf 48329
#define RX_N_STATBURSTMAXERRf 48330
#define RX_N_STATCRC24ERRf 48331
#define RX_N_STATMISALIGNEDf 48332
#define RX_N_STATMISSEOPERRf 48333
#define RX_N_STATMISSSOPERRf 48334
#define RX_N_STATOVERFLOWERRf 48335
#define RX_N_STAT_ALIGNED_ERRf 48336
#define RX_N_STAT_ALIGNED_LATCH_HIf 48337
#define RX_N_STAT_ALIGNED_LATCH_LOWf 48338
#define RX_N_STAT_ALIGNED_RAWf 48339
#define RX_N_STAT_BURSTMAX_ERRf 48340
#define RX_N_STAT_BURST_ERRf 48341
#define RX_N_STAT_CRC_24_ERRf 48342
#define RX_N_STAT_MISALIGNEDf 48343
#define RX_N_STAT_MISS_EOP_ERRf 48344
#define RX_N_STAT_MISS_SOP_ERRf 48345
#define RX_N_STAT_OVERFLOW_ERRf 48346
#define RX_N_THRESHOLDAFTEROVERFLOWf 48347
#define RX_N_THRESHOLD_AFTER_OVERFLOWf 48348
#define RX_OAM_DROPf 48349
#define RX_OVERFLOW_ERRf 48350
#define RX_OVRf 48351
#define RX_PACKER_CUR_STf 48352
#define RX_PACKER_NXT_STf 48353
#define RX_PASS_CTRLf 48354
#define RX_PASS_PAUSEf 48355
#define RX_PASS_PFCf 48356
#define RX_PASS_PFC_FRMf 48357
#define RX_PAUf 48358
#define RX_PAUSf 48359
#define RX_PAUSE_BIT_POSf 48360
#define RX_PAUSE_CAPABILITYf 48361
#define RX_PAUSE_ENf 48362
#define RX_PAUSE_OVERRIDE_CONTROLf 48363
#define RX_PAUSE_STATUS_CHANGEf 48364
#define RX_PAUSE_STAT_MODf 48365
#define RX_PAXB_FREE_BUF_AVBLf 48366
#define RX_PAXB_FREE_CMPL_BUF_COUNTf 48367
#define RX_PFC_ENf 48368
#define RX_PKT_D0f 48369
#define RX_PKT_D1f 48370
#define RX_PKT_D2f 48371
#define RX_PKT_D3f 48372
#define RX_PKT_M0f 48373
#define RX_PKT_M1f 48374
#define RX_PKT_M2f 48375
#define RX_PKT_M3f 48376
#define RX_PKT_OVERFLOWf 48377
#define RX_PKT_SINGLE_SEGf 48378
#define RX_PKT_SIZEf 48379
#define RX_POLARITYf 48380
#define RX_PORTS_SRSTNf 48381
#define RX_PORT_OVF_PORTf 48382
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_CORRECTED_ECC_ERRORf 48383
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_CORRECTED_ECC_ERROR_DISINTf 48384
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERRORf 48385
#define RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERROR_DISINTf 48386
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_CORRECTED_ECC_ERRORf 48387
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_CORRECTED_ECC_ERROR_DISINTf 48388
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERRORf 48389
#define RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERROR_DISINTf 48390
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_CORRECTED_ECC_ERRORf 48391
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_CORRECTED_ECC_ERROR_DISINTf 48392
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERRORf 48393
#define RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_UNCORRECTED_ECC_ERROR_DISINTf 48394
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_CORRECTED_ECC_ERRORf 48395
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_CORRECTED_ECC_ERROR_DISINTf 48396
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERRORf 48397
#define RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_UNCORRECTED_ECC_ERROR_DISINTf 48398
#define RX_PROT_GROUPf 48399
#define RX_PROT_GROUP_TABLE_1_DMA_PAR_ERRf 48400
#define RX_PROT_GROUP_TABLE_DMA_PAR_ERRf 48401
#define RX_PWRDWNf 48402
#define RX_REQ_HI_ENf 48403
#define RX_REQ_LOW_ENf 48404
#define RX_RESET_Nf 48405
#define RX_RSP_FIFO_INTRf 48406
#define RX_SAf 48407
#define RX_SAMP_ERRf 48408
#define RX_SEQ_DONEf 48409
#define RX_STATUSf 48410
#define RX_STAT_BAD_PKT_ILERR_COUNTf 48411
#define RX_STAT_BYTE_COUNTf 48412
#define RX_STAT_EQMTU_PKT_COUNTf 48413
#define RX_STAT_GTMTU_PKT_COUNTf 48414
#define RX_STAT_IEEE_CRCERR_PKT_COUNTf 48415
#define RX_STAT_PKT_COUNTf 48416
#define RX_SYMf 48417
#define RX_SYNCEDf 48418
#define RX_SYNCED_ERRf 48419
#define RX_SYNC_DETECT_LENGTHf 48420
#define RX_SYNC_STATUSf 48421
#define RX_TEST_CNTf 48422
#define RX_TICKf 48423
#define RX_TS_DELAY_REQ_DROPf 48424
#define RX_TS_DELAY_REQ_TO_CPUf 48425
#define RX_TS_DELAY_RESP_DROPf 48426
#define RX_TS_DELAY_RESP_TO_CPUf 48427
#define RX_TS_FOLLOW_UP_DROPf 48428
#define RX_TS_FOLLOW_UP_TO_CPUf 48429
#define RX_TS_MSG_TYPE_11_DROPf 48430
#define RX_TS_MSG_TYPE_11_TO_CPUf 48431
#define RX_TS_MSG_TYPE_12_DROPf 48432
#define RX_TS_MSG_TYPE_12_TO_CPUf 48433
#define RX_TS_MSG_TYPE_13_DROPf 48434
#define RX_TS_MSG_TYPE_13_TO_CPUf 48435
#define RX_TS_MSG_TYPE_14_DROPf 48436
#define RX_TS_MSG_TYPE_14_TO_CPUf 48437
#define RX_TS_MSG_TYPE_15_DROPf 48438
#define RX_TS_MSG_TYPE_15_TO_CPUf 48439
#define RX_TS_MSG_TYPE_4_DROPf 48440
#define RX_TS_MSG_TYPE_4_TO_CPUf 48441
#define RX_TS_MSG_TYPE_5_DROPf 48442
#define RX_TS_MSG_TYPE_5_TO_CPUf 48443
#define RX_TS_MSG_TYPE_6_DROPf 48444
#define RX_TS_MSG_TYPE_6_TO_CPUf 48445
#define RX_TS_MSG_TYPE_7_DROPf 48446
#define RX_TS_MSG_TYPE_7_TO_CPUf 48447
#define RX_TS_PDELAY_REQ_DROPf 48448
#define RX_TS_PDELAY_REQ_TO_CPUf 48449
#define RX_TS_PDELAY_RESP_DROPf 48450
#define RX_TS_PDELAY_RESP_FOLLOW_UP_DROPf 48451
#define RX_TS_PDELAY_RESP_FOLLOW_UP_TO_CPUf 48452
#define RX_TS_PDELAY_RESP_TO_CPUf 48453
#define RX_TS_SYNC_DROPf 48454
#define RX_TS_SYNC_TO_CPUf 48455
#define RX_UNDf 48456
#define RX_VEC0f 48457
#define RX_VEC1f 48458
#define RX_VEC2f 48459
#define RX_VEC3f 48460
#define RX_WORD_SYNCf 48461
#define RX_XING_MEM0_TMf 48462
#define RX_XING_MEM1_TMf 48463
#define RX_XING_MEM2_TMf 48464
#define RX_XOFF_LHf 48465
#define RZf 48466
#define R_ACTIONSf 48467
#define R_CHANGE_COS_OR_INT_PRIf 48468
#define R_CHANGE_DOT1Pf 48469
#define R_CHANGE_DSCPf 48470
#define R_CHANGE_ECNf 48471
#define R_CHANGE_INNER_CFIf 48472
#define R_CHANGE_OUTER_CFIf 48473
#define R_CHANGE_PKT_PRIf 48474
#define R_CHANGE_REDIR_INT_PRIf 48475
#define R_COPY_TO_CPUf 48476
#define R_COS_INT_PRIf 48477
#define R_COUNTER_OFFSETf 48478
#define R_DROPf 48479
#define R_DROP_PRECEDENCEf 48480
#define R_EXTEND_RANDOM_NUMBER_GENERATORf 48481
#define R_NEW_DOT1Pf 48482
#define R_NEW_DSCPf 48483
#define R_NEW_ECNf 48484
#define R_NEW_INNER_CFIf 48485
#define R_NEW_INNER_PRIf 48486
#define R_NEW_OUTER_CFIf 48487
#define R_NEW_PKT_PRIf 48488
#define R_NEW_REDIR_INT_PRIf 48489
#define R_REDIR_DROP_PRECEDENCEf 48490
#define R_REPLACE_INNER_PRIf 48491
#define R_RNG_GATEf 48492
#define Sf 48493
#define S0f 48494
#define S0_BUFFER_REG_VALIDf 48495
#define S0_CNTf 48496
#define S0_ERRORf 48497
#define S0_MAXf 48498
#define S0_MAX_LAST_REFRESH_ADDRf 48499
#define S0_MAX_REFRESH_ENABLEf 48500
#define S0_MAX_REFRESH_INTERVALf 48501
#define S0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 48502
#define S0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 48503
#define S1f 48504
#define S10_STATUSf 48505
#define S12_STATUSf 48506
#define S1_CNTf 48507
#define S1_CREDIT_READ_DATAf 48508
#define S1_CREDIT_READ_IDf 48509
#define S1_ERRORf 48510
#define S1_MAPPING_DST_000f 48511
#define S1_MAPPING_DST_001f 48512
#define S1_MAPPING_DST_002f 48513
#define S1_MAPPING_DST_003f 48514
#define S1_MAPPING_DST_004f 48515
#define S1_MAPPING_DST_005f 48516
#define S1_MAPPING_DST_006f 48517
#define S1_MAPPING_DST_007f 48518
#define S1_MAPPING_DST_008f 48519
#define S1_MAPPING_DST_009f 48520
#define S1_MAPPING_DST_010f 48521
#define S1_MAPPING_DST_011f 48522
#define S1_MAPPING_DST_012f 48523
#define S1_MAPPING_DST_013f 48524
#define S1_MAPPING_DST_014f 48525
#define S1_MAPPING_DST_015f 48526
#define S1_MAPPING_DST_016f 48527
#define S1_MAPPING_DST_017f 48528
#define S1_MAPPING_DST_018f 48529
#define S1_MAPPING_DST_019f 48530
#define S1_MAPPING_DST_020f 48531
#define S1_MAPPING_DST_021f 48532
#define S1_MAPPING_DST_022f 48533
#define S1_MAPPING_DST_023f 48534
#define S1_MAPPING_DST_024f 48535
#define S1_MAPPING_DST_025f 48536
#define S1_MAPPING_DST_026f 48537
#define S1_MAPPING_DST_027f 48538
#define S1_MAPPING_DST_028f 48539
#define S1_MAPPING_DST_029f 48540
#define S1_MAPPING_DST_030f 48541
#define S1_MAPPING_DST_031f 48542
#define S1_MAPPING_DST_032f 48543
#define S1_MAPPING_DST_033f 48544
#define S1_MAPPING_DST_034f 48545
#define S1_MAPPING_DST_035f 48546
#define S1_MAPPING_DST_036f 48547
#define S1_MAPPING_DST_037f 48548
#define S1_MAPPING_DST_038f 48549
#define S1_MAPPING_DST_039f 48550
#define S1_MAPPING_DST_040f 48551
#define S1_MAPPING_DST_041f 48552
#define S1_MAPPING_DST_042f 48553
#define S1_MAPPING_DST_043f 48554
#define S1_MAPPING_DST_044f 48555
#define S1_MAPPING_DST_045f 48556
#define S1_MAPPING_DST_046f 48557
#define S1_MAPPING_DST_047f 48558
#define S1_MAPPING_DST_048f 48559
#define S1_MAPPING_DST_049f 48560
#define S1_MAPPING_DST_050f 48561
#define S1_MAPPING_DST_051f 48562
#define S1_MAPPING_DST_052f 48563
#define S1_MAPPING_DST_053f 48564
#define S1_MAPPING_DST_054f 48565
#define S1_MAPPING_DST_055f 48566
#define S1_MAPPING_DST_056f 48567
#define S1_MAPPING_DST_057f 48568
#define S1_MAPPING_DST_058f 48569
#define S1_MAPPING_DST_059f 48570
#define S1_MAPPING_DST_060f 48571
#define S1_MAPPING_DST_061f 48572
#define S1_MAPPING_DST_062f 48573
#define S1_MAPPING_DST_063f 48574
#define S1_MAPPING_DST_064f 48575
#define S1_MAPPING_DST_065f 48576
#define S1_MAPPING_DST_066f 48577
#define S1_MAPPING_DST_067f 48578
#define S1_MAPPING_DST_068f 48579
#define S1_MAPPING_DST_069f 48580
#define S1_MAPPING_DST_070f 48581
#define S1_MAPPING_DST_071f 48582
#define S1_MAPPING_DST_072f 48583
#define S1_MAPPING_DST_073f 48584
#define S1_MAPPING_DST_074f 48585
#define S1_MAPPING_DST_075f 48586
#define S1_MAPPING_DST_076f 48587
#define S1_MAPPING_DST_077f 48588
#define S1_MAPPING_DST_078f 48589
#define S1_MAPPING_DST_079f 48590
#define S1_MAPPING_DST_080f 48591
#define S1_MAPPING_DST_081f 48592
#define S1_MAPPING_DST_082f 48593
#define S1_MAPPING_DST_083f 48594
#define S1_MAPPING_DST_084f 48595
#define S1_MAPPING_DST_085f 48596
#define S1_MAPPING_DST_086f 48597
#define S1_MAPPING_DST_087f 48598
#define S1_MAPPING_DST_088f 48599
#define S1_MAPPING_DST_089f 48600
#define S1_MAPPING_DST_090f 48601
#define S1_MAPPING_DST_091f 48602
#define S1_MAPPING_DST_092f 48603
#define S1_MAPPING_DST_093f 48604
#define S1_MAPPING_DST_094f 48605
#define S1_MAPPING_DST_095f 48606
#define S1_MAPPING_DST_096f 48607
#define S1_MAPPING_DST_097f 48608
#define S1_MAPPING_DST_098f 48609
#define S1_MAPPING_DST_099f 48610
#define S1_MAPPING_DST_100f 48611
#define S1_MAPPING_DST_101f 48612
#define S1_MAPPING_DST_102f 48613
#define S1_MAPPING_DST_103f 48614
#define S1_MAPPING_DST_104f 48615
#define S1_MAPPING_DST_105f 48616
#define S1_MAPPING_DST_106f 48617
#define S1_MAPPING_DST_107f 48618
#define S1_MAPPING_DST_108f 48619
#define S1_MAPPING_DST_109f 48620
#define S1_MAPPING_DST_110f 48621
#define S1_MAPPING_DST_111f 48622
#define S1_MAPPING_DST_112f 48623
#define S1_MAPPING_DST_113f 48624
#define S1_MAPPING_DST_114f 48625
#define S1_MAPPING_DST_115f 48626
#define S1_MAPPING_DST_116f 48627
#define S1_MAPPING_DST_117f 48628
#define S1_MAPPING_DST_118f 48629
#define S1_MAPPING_DST_119f 48630
#define S1_MAPPING_DST_120f 48631
#define S1_MAPPING_DST_121f 48632
#define S1_MAPPING_DST_122f 48633
#define S1_MAPPING_DST_123f 48634
#define S1_MAPPING_DST_124f 48635
#define S1_MAPPING_DST_125f 48636
#define S1_MAPPING_DST_126f 48637
#define S1_MAPPING_DST_127f 48638
#define S1_MAPPING_DST_128f 48639
#define S1_MAPPING_DST_129f 48640
#define S1_MAPPING_DST_130f 48641
#define S1_MAPPING_DST_131f 48642
#define S1_MAPPING_DST_132f 48643
#define S1_MAPPING_DST_133f 48644
#define S1_MAPPING_DST_134f 48645
#define S1_MAPPING_DST_135f 48646
#define S1_MAPPING_DST_136f 48647
#define S1_MAPPING_DST_137f 48648
#define S1_MAPPING_DST_138f 48649
#define S1_MAPPING_DST_139f 48650
#define S1_MAPPING_DST_140f 48651
#define S1_MAPPING_DST_141f 48652
#define S1_MAPPING_DST_142f 48653
#define S1_MAPPING_DST_143f 48654
#define S1_MAPPING_DST_144f 48655
#define S1_MAPPING_DST_145f 48656
#define S1_MAPPING_DST_146f 48657
#define S1_MAPPING_DST_147f 48658
#define S1_MAPPING_DST_148f 48659
#define S1_MAPPING_DST_149f 48660
#define S1_MAPPING_DST_150f 48661
#define S1_MAPPING_DST_151f 48662
#define S1_MAPPING_DST_152f 48663
#define S1_MAPPING_DST_153f 48664
#define S1_MAPPING_DST_154f 48665
#define S1_MAPPING_DST_155f 48666
#define S1_MAPPING_DST_156f 48667
#define S1_MAPPING_DST_157f 48668
#define S1_MAPPING_DST_158f 48669
#define S1_MAPPING_DST_159f 48670
#define S1_MAPPING_DST_160f 48671
#define S1_MAPPING_DST_161f 48672
#define S1_MAPPING_DST_162f 48673
#define S1_MAPPING_DST_163f 48674
#define S1_MAPPING_DST_164f 48675
#define S1_MAPPING_DST_165f 48676
#define S1_MAPPING_DST_166f 48677
#define S1_MAPPING_DST_167f 48678
#define S1_MAPPING_DST_168f 48679
#define S1_MAPPING_DST_169f 48680
#define S1_MAPPING_DST_170f 48681
#define S1_MAPPING_DST_171f 48682
#define S1_MAPPING_DST_172f 48683
#define S1_MAPPING_DST_173f 48684
#define S1_MAPPING_DST_174f 48685
#define S1_MAPPING_DST_175f 48686
#define S1_MAPPING_DST_176f 48687
#define S1_MAPPING_DST_177f 48688
#define S1_MAPPING_DST_178f 48689
#define S1_MAPPING_DST_179f 48690
#define S1_MAPPING_DST_180f 48691
#define S1_MAPPING_DST_181f 48692
#define S1_MAPPING_DST_182f 48693
#define S1_MAPPING_DST_183f 48694
#define S1_MAPPING_DST_184f 48695
#define S1_MAPPING_DST_185f 48696
#define S1_MAPPING_DST_186f 48697
#define S1_MAPPING_DST_187f 48698
#define S1_MAPPING_DST_188f 48699
#define S1_MAPPING_DST_189f 48700
#define S1_MAPPING_DST_190f 48701
#define S1_MAPPING_DST_191f 48702
#define S1_MAPPING_DST_192f 48703
#define S1_MAPPING_DST_193f 48704
#define S1_MAPPING_DST_194f 48705
#define S1_MAPPING_DST_195f 48706
#define S1_MAPPING_DST_196f 48707
#define S1_MAPPING_DST_197f 48708
#define S1_MAPPING_DST_198f 48709
#define S1_MAPPING_DST_199f 48710
#define S1_MAPPING_DST_200f 48711
#define S1_MAPPING_DST_201f 48712
#define S1_MAPPING_DST_202f 48713
#define S1_MAPPING_DST_203f 48714
#define S1_MAPPING_DST_204f 48715
#define S1_MAPPING_DST_205f 48716
#define S1_MAPPING_DST_206f 48717
#define S1_MAPPING_DST_207f 48718
#define S1_MAPPING_DST_208f 48719
#define S1_MAPPING_DST_209f 48720
#define S1_MAPPING_DST_210f 48721
#define S1_MAPPING_DST_211f 48722
#define S1_MAPPING_DST_212f 48723
#define S1_MAPPING_DST_213f 48724
#define S1_MAPPING_DST_214f 48725
#define S1_MAPPING_DST_215f 48726
#define S1_MAPPING_DST_216f 48727
#define S1_MAPPING_DST_217f 48728
#define S1_MAPPING_DST_218f 48729
#define S1_MAPPING_DST_219f 48730
#define S1_MAPPING_DST_220f 48731
#define S1_MAPPING_DST_221f 48732
#define S1_MAPPING_DST_222f 48733
#define S1_MAPPING_DST_223f 48734
#define S1_MAPPING_DST_224f 48735
#define S1_MAPPING_DST_225f 48736
#define S1_MAPPING_DST_226f 48737
#define S1_MAPPING_DST_227f 48738
#define S1_MAPPING_DST_228f 48739
#define S1_MAPPING_DST_229f 48740
#define S1_MAPPING_DST_230f 48741
#define S1_MAPPING_DST_231f 48742
#define S1_MAPPING_DST_232f 48743
#define S1_MAPPING_DST_233f 48744
#define S1_MAPPING_DST_234f 48745
#define S1_MAPPING_DST_235f 48746
#define S1_MAPPING_DST_236f 48747
#define S1_MAPPING_DST_237f 48748
#define S1_MAPPING_DST_238f 48749
#define S1_MAPPING_DST_239f 48750
#define S1_MAPPING_DST_240f 48751
#define S1_MAPPING_DST_241f 48752
#define S1_MAPPING_DST_242f 48753
#define S1_MAPPING_DST_243f 48754
#define S1_MAPPING_DST_244f 48755
#define S1_MAPPING_DST_245f 48756
#define S1_MAPPING_DST_246f 48757
#define S1_MAPPING_DST_247f 48758
#define S1_MAPPING_DST_248f 48759
#define S1_MAPPING_DST_249f 48760
#define S1_MAPPING_DST_250f 48761
#define S1_MAPPING_DST_251f 48762
#define S1_MAPPING_DST_252f 48763
#define S1_MAPPING_DST_253f 48764
#define S1_MAPPING_DST_254f 48765
#define S1_MAPPING_DST_255f 48766
#define S1_MAXf 48767
#define S1_MAX_LAST_REFRESH_ADDRf 48768
#define S1_MAX_REFRESH_ENABLEf 48769
#define S1_MAX_REFRESH_INTERVALf 48770
#define S1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 48771
#define S1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 48772
#define S1_PAGE_REQ_FULL_ERRORf 48773
#define S1_PAGE_REQ_FULL_ERROR_DISINTf 48774
#define S1_VLDf 48775
#define S2f 48776
#define S2N_NODEf 48777
#define S2Q_BASE_QUEUEf 48778
#define S2_STATUSf 48779
#define S3f 48780
#define S3MII_LOOPBACK_CTRLf 48781
#define S3MII_REMOTE_0_RST_Lf 48782
#define S3MII_REMOTE_1_RST_Lf 48783
#define S3MII_REMOTE_2_RST_Lf 48784
#define S3MII_REMOTE_LOOPBACK_CTRLf 48785
#define S3_CNTf 48786
#define S3_ENf 48787
#define S3_GROUP_NO_I0f 48788
#define S3_GROUP_NO_I1f 48789
#define S3_GROUP_NO_I2f 48790
#define S3_GROUP_NO_I3f 48791
#define S3_GROUP_NO_I4f 48792
#define S3_GROUP_NO_I5f 48793
#define S3_GROUP_NO_I6f 48794
#define S3_GROUP_NO_I7f 48795
#define S3_GROUP_NO_I8f 48796
#define S3_STATUSf 48797
#define S4f 48798
#define S4_CNTf 48799
#define S5f 48800
#define S5_STATUSf 48801
#define S6f 48802
#define S6_STATUSf 48803
#define S7f 48804
#define S8f 48805
#define S8_STATUSf 48806
#define SAf 48807
#define SA0_INTf 48808
#define SA0_INT_MASKf 48809
#define SA10_INTf 48810
#define SA10_INT_MASKf 48811
#define SA11_INTf 48812
#define SA11_INT_MASKf 48813
#define SA12_INTf 48814
#define SA12_INT_MASKf 48815
#define SA13_INTf 48816
#define SA13_INT_MASKf 48817
#define SA14_INTf 48818
#define SA14_INT_MASKf 48819
#define SA15_INTf 48820
#define SA15_INT_MASKf 48821
#define SA16_INTf 48822
#define SA16_INT_MASKf 48823
#define SA17_INTf 48824
#define SA17_INT_MASKf 48825
#define SA18_INTf 48826
#define SA18_INT_MASKf 48827
#define SA19_INTf 48828
#define SA19_INT_MASKf 48829
#define SA1_CORRECTED_ERRf 48830
#define SA1_CORRECTED_ERR_DISINTf 48831
#define SA1_EN_ECCf 48832
#define SA1_FORCE_UNCORRECTABLE_ERRf 48833
#define SA1_INTf 48834
#define SA1_INT_MASKf 48835
#define SA1_UNCORRECTED_ERRf 48836
#define SA1_UNCORRECTED_ERR_DISINTf 48837
#define SA20_INTf 48838
#define SA20_INT_MASKf 48839
#define SA21_INTf 48840
#define SA21_INT_MASKf 48841
#define SA22_INTf 48842
#define SA22_INT_MASKf 48843
#define SA23_INTf 48844
#define SA23_INT_MASKf 48845
#define SA24_INTf 48846
#define SA24_INT_MASKf 48847
#define SA25_INTf 48848
#define SA25_INT_MASKf 48849
#define SA26_INTf 48850
#define SA26_INT_MASKf 48851
#define SA27_INTf 48852
#define SA27_INT_MASKf 48853
#define SA28_INTf 48854
#define SA28_INT_MASKf 48855
#define SA29_INTf 48856
#define SA29_INT_MASKf 48857
#define SA2_CORRECTED_ERRf 48858
#define SA2_CORRECTED_ERR_DISINTf 48859
#define SA2_EN_ECCf 48860
#define SA2_FORCE_UNCORRECTABLE_ERRf 48861
#define SA2_INTf 48862
#define SA2_INT_MASKf 48863
#define SA2_UNCORRECTED_ERRf 48864
#define SA2_UNCORRECTED_ERR_DISINTf 48865
#define SA30_INTf 48866
#define SA30_INT_MASKf 48867
#define SA31_INTf 48868
#define SA31_INT_MASKf 48869
#define SA3_INTf 48870
#define SA3_INT_MASKf 48871
#define SA4_INTf 48872
#define SA4_INT_MASKf 48873
#define SA5_INTf 48874
#define SA5_INT_MASKf 48875
#define SA6_INTf 48876
#define SA6_INT_MASKf 48877
#define SA7_INTf 48878
#define SA7_INT_MASKf 48879
#define SA8_INTf 48880
#define SA8_INT_MASKf 48881
#define SA9_INTf 48882
#define SA9_INT_MASKf 48883
#define SABASEDVIDPREFIXf 48884
#define SADBPYf 48885
#define SADB_CORRECTED_ERRORf 48886
#define SADB_CORRECTED_ERROR_MASKf 48887
#define SADB_ENABLE_ECCf 48888
#define SADB_FORCE_UNCORRECTABLE_ERRORf 48889
#define SADB_UNCORRECTED_ERRORf 48890
#define SADB_UNCORRECTED_ERROR_MASKf 48891
#define SADROPf 48892
#define SAFC_FC_31_0f 48893
#define SAFC_FC_49_32f 48894
#define SAFC_RX_ENf 48895
#define SAKf 48896
#define SAKEY_CORRECTED_ERRORf 48897
#define SAKEY_CORRECTED_ERROR_MASKf 48898
#define SAKEY_ENABLE_ECCf 48899
#define SAKEY_FORCE_UNCORRECTABLE_ERRORf 48900
#define SAKEY_UNCORRECTED_ERRORf 48901
#define SAKEY_UNCORRECTED_ERROR_MASKf 48902
#define SALOOKUPENABLEf 48903
#define SAMf 48904
#define SAME_INTERFACE_FILTERf 48905
#define SAME_SPACINGf 48906
#define SAMPLE_DONEf 48907
#define SAMPLE_ENf 48908
#define SAMPLE_MEANINGf 48909
#define SAMPLING_LIMITf 48910
#define SAMPLING_LIMIT_PROFILEf 48911
#define SAMPLING_PERIODf 48912
#define SAMPLING_PROBABILITYf 48913
#define SAMSBf 48914
#define SAND_COS_ENABLEf 48915
#define SATA_M0_READ_QOSf 48916
#define SATA_M0_WRITE_QOSf 48917
#define SATISFIEDf 48918
#define SATISFIED_MISMATCHf 48919
#define SATISFIED_MISMATCH_DISINTf 48920
#define SATISFIED_OVERRUNf 48921
#define SATISFIED_OVERRUN_DISINTf 48922
#define SATISFIED_UNDERRUNf 48923
#define SATISFIED_UNDERRUN_DISINTf 48924
#define SATTf 48925
#define SAT_ENf 48926
#define SAT_STOPPEDf 48927
#define SA_BASED_VID_PREFIXf 48928
#define SA_DA_ERRORf 48929
#define SA_DA_ERROR_MASKf 48930
#define SA_DROPf 48931
#define SA_DROP_OR_P2P_SERVICEf 48932
#define SA_HIf 48933
#define SA_LKP_PROCESS_ENABLEf 48934
#define SA_LKP_RESULT_SELECTf 48935
#define SA_LOf 48936
#define SA_LOOKUP_ENABLEf 48937
#define SA_LOOKUP_RESULT_MAPPING_0f 48938
#define SA_LOOKUP_RESULT_MAPPING_1f 48939
#define SA_LOOKUP_RESULT_MAPPING_2f 48940
#define SA_LOOKUP_RESULT_MAPPING_3f 48941
#define SA_LOOKUP_RESULT_MAPPING_4f 48942
#define SA_LOOKUP_RESULT_MAPPING_5f 48943
#define SA_LOOKUP_RESULT_MAPPING_6f 48944
#define SA_LOOKUP_RESULT_MAPPING_7f 48945
#define SA_LOOKUP_RESULT_MAPPING_ENABLEf 48946
#define SA_LOOKUP_TYPEf 48947
#define SA_START_TIMERf 48948
#define SA_STOP_TIMERf 48949
#define SA_UPDATE_ENABLEf 48950
#define SBf 48951
#define SBADDRHIf 48952
#define SBCRf 48953
#define SBEf 48954
#define SBE_EVf 48955
#define SBE_ODf 48956
#define SBLK_CLK_GATING_DISABLEf 48957
#define SBUDMA_CH0_RDBUFFf 48958
#define SBUDMA_CH0_RDBUFF_TMf 48959
#define SBUDMA_CH0_WRBUFFf 48960
#define SBUDMA_CH1_RDBUFFf 48961
#define SBUDMA_CH1_WRBUFFf 48962
#define SBUDMA_CH2_RDBUFFf 48963
#define SBUDMA_CH2_WRBUFFf 48964
#define SBUSACK_ERRORf 48965
#define SBUSACK_NACKf 48966
#define SBUSACK_TIMEOUTf 48967
#define SBUSACK_WRONG_BEATCOUNTf 48968
#define SBUSACK_WRONG_OPCODEf 48969
#define SBUSDMA_ACTIVEf 48970
#define SBUSDMA_CH0_2BIT_ECCERRf 48971
#define SBUSDMA_CH0_DONEf 48972
#define SBUSDMA_CH1_2BIT_ECCERRf 48973
#define SBUSDMA_CH1_DONEf 48974
#define SBUSDMA_CH2_2BIT_ECCERRf 48975
#define SBUSDMA_CH2_DONEf 48976
#define SBUSDMA_ECCERRf 48977
#define SBUS_ACCTYPEf 48978
#define SBUS_ADDRf 48979
#define SBUS_ADDRESSf 48980
#define SBUS_ADDR_INCREMENT_STEPf 48981
#define SBUS_ARB_BLOCK_CNTf 48982
#define SBUS_BLKNUM_0f 48983
#define SBUS_BLKNUM_1f 48984
#define SBUS_BLKNUM_10f 48985
#define SBUS_BLKNUM_11f 48986
#define SBUS_BLKNUM_12f 48987
#define SBUS_BLKNUM_13f 48988
#define SBUS_BLKNUM_14f 48989
#define SBUS_BLKNUM_15f 48990
#define SBUS_BLKNUM_16f 48991
#define SBUS_BLKNUM_17f 48992
#define SBUS_BLKNUM_18f 48993
#define SBUS_BLKNUM_19f 48994
#define SBUS_BLKNUM_2f 48995
#define SBUS_BLKNUM_20f 48996
#define SBUS_BLKNUM_21f 48997
#define SBUS_BLKNUM_22f 48998
#define SBUS_BLKNUM_23f 48999
#define SBUS_BLKNUM_24f 49000
#define SBUS_BLKNUM_25f 49001
#define SBUS_BLKNUM_26f 49002
#define SBUS_BLKNUM_27f 49003
#define SBUS_BLKNUM_28f 49004
#define SBUS_BLKNUM_29f 49005
#define SBUS_BLKNUM_3f 49006
#define SBUS_BLKNUM_30f 49007
#define SBUS_BLKNUM_31f 49008
#define SBUS_BLKNUM_32f 49009
#define SBUS_BLKNUM_33f 49010
#define SBUS_BLKNUM_34f 49011
#define SBUS_BLKNUM_35f 49012
#define SBUS_BLKNUM_36f 49013
#define SBUS_BLKNUM_37f 49014
#define SBUS_BLKNUM_38f 49015
#define SBUS_BLKNUM_39f 49016
#define SBUS_BLKNUM_4f 49017
#define SBUS_BLKNUM_40f 49018
#define SBUS_BLKNUM_41f 49019
#define SBUS_BLKNUM_42f 49020
#define SBUS_BLKNUM_43f 49021
#define SBUS_BLKNUM_44f 49022
#define SBUS_BLKNUM_45f 49023
#define SBUS_BLKNUM_46f 49024
#define SBUS_BLKNUM_47f 49025
#define SBUS_BLKNUM_48f 49026
#define SBUS_BLKNUM_49f 49027
#define SBUS_BLKNUM_5f 49028
#define SBUS_BLKNUM_50f 49029
#define SBUS_BLKNUM_51f 49030
#define SBUS_BLKNUM_52f 49031
#define SBUS_BLKNUM_53f 49032
#define SBUS_BLKNUM_54f 49033
#define SBUS_BLKNUM_55f 49034
#define SBUS_BLKNUM_56f 49035
#define SBUS_BLKNUM_57f 49036
#define SBUS_BLKNUM_58f 49037
#define SBUS_BLKNUM_59f 49038
#define SBUS_BLKNUM_6f 49039
#define SBUS_BLKNUM_60f 49040
#define SBUS_BLKNUM_61f 49041
#define SBUS_BLKNUM_62f 49042
#define SBUS_BLKNUM_63f 49043
#define SBUS_BLKNUM_64f 49044
#define SBUS_BLKNUM_65f 49045
#define SBUS_BLKNUM_66f 49046
#define SBUS_BLKNUM_67f 49047
#define SBUS_BLKNUM_68f 49048
#define SBUS_BLKNUM_69f 49049
#define SBUS_BLKNUM_7f 49050
#define SBUS_BLKNUM_70f 49051
#define SBUS_BLKNUM_71f 49052
#define SBUS_BLKNUM_72f 49053
#define SBUS_BLKNUM_73f 49054
#define SBUS_BLKNUM_74f 49055
#define SBUS_BLKNUM_75f 49056
#define SBUS_BLKNUM_76f 49057
#define SBUS_BLKNUM_77f 49058
#define SBUS_BLKNUM_78f 49059
#define SBUS_BLKNUM_79f 49060
#define SBUS_BLKNUM_8f 49061
#define SBUS_BLKNUM_80f 49062
#define SBUS_BLKNUM_81f 49063
#define SBUS_BLKNUM_82f 49064
#define SBUS_BLKNUM_83f 49065
#define SBUS_BLKNUM_84f 49066
#define SBUS_BLKNUM_85f 49067
#define SBUS_BLKNUM_86f 49068
#define SBUS_BLKNUM_87f 49069
#define SBUS_BLKNUM_88f 49070
#define SBUS_BLKNUM_89f 49071
#define SBUS_BLKNUM_9f 49072
#define SBUS_BLKNUM_90f 49073
#define SBUS_BLKNUM_91f 49074
#define SBUS_BLKNUM_92f 49075
#define SBUS_BLKNUM_93f 49076
#define SBUS_BLKNUM_94f 49077
#define SBUS_BLKNUM_95f 49078
#define SBUS_BLOCKIDf 49079
#define SBUS_BLOCK_INTERRUPTf 49080
#define SBUS_BLOCK_INTERRUPT_MASKf 49081
#define SBUS_BROADCAST_IDf 49082
#define SBUS_CDC_TM_CONTROL1f 49083
#define SBUS_CDC_TM_CONTROL2f 49084
#define SBUS_CMD_ERRf 49085
#define SBUS_CMD_SECf 49086
#define SBUS_DMAf 49087
#define SBUS_LAST_IN_CHAINf 49088
#define SBUS_ON_ESM_ELIGIBLEf 49089
#define SBUS_OPCf 49090
#define SBUS_PORTNUM_0f 49091
#define SBUS_PORTNUM_1f 49092
#define SBUS_PORTNUM_10f 49093
#define SBUS_PORTNUM_11f 49094
#define SBUS_PORTNUM_12f 49095
#define SBUS_PORTNUM_13f 49096
#define SBUS_PORTNUM_14f 49097
#define SBUS_PORTNUM_15f 49098
#define SBUS_PORTNUM_16f 49099
#define SBUS_PORTNUM_17f 49100
#define SBUS_PORTNUM_18f 49101
#define SBUS_PORTNUM_19f 49102
#define SBUS_PORTNUM_2f 49103
#define SBUS_PORTNUM_20f 49104
#define SBUS_PORTNUM_21f 49105
#define SBUS_PORTNUM_22f 49106
#define SBUS_PORTNUM_23f 49107
#define SBUS_PORTNUM_24f 49108
#define SBUS_PORTNUM_25f 49109
#define SBUS_PORTNUM_26f 49110
#define SBUS_PORTNUM_27f 49111
#define SBUS_PORTNUM_28f 49112
#define SBUS_PORTNUM_29f 49113
#define SBUS_PORTNUM_3f 49114
#define SBUS_PORTNUM_30f 49115
#define SBUS_PORTNUM_31f 49116
#define SBUS_PORTNUM_32f 49117
#define SBUS_PORTNUM_33f 49118
#define SBUS_PORTNUM_34f 49119
#define SBUS_PORTNUM_35f 49120
#define SBUS_PORTNUM_36f 49121
#define SBUS_PORTNUM_37f 49122
#define SBUS_PORTNUM_38f 49123
#define SBUS_PORTNUM_39f 49124
#define SBUS_PORTNUM_4f 49125
#define SBUS_PORTNUM_40f 49126
#define SBUS_PORTNUM_41f 49127
#define SBUS_PORTNUM_42f 49128
#define SBUS_PORTNUM_43f 49129
#define SBUS_PORTNUM_44f 49130
#define SBUS_PORTNUM_45f 49131
#define SBUS_PORTNUM_46f 49132
#define SBUS_PORTNUM_47f 49133
#define SBUS_PORTNUM_48f 49134
#define SBUS_PORTNUM_49f 49135
#define SBUS_PORTNUM_5f 49136
#define SBUS_PORTNUM_50f 49137
#define SBUS_PORTNUM_51f 49138
#define SBUS_PORTNUM_52f 49139
#define SBUS_PORTNUM_53f 49140
#define SBUS_PORTNUM_54f 49141
#define SBUS_PORTNUM_55f 49142
#define SBUS_PORTNUM_56f 49143
#define SBUS_PORTNUM_57f 49144
#define SBUS_PORTNUM_58f 49145
#define SBUS_PORTNUM_59f 49146
#define SBUS_PORTNUM_6f 49147
#define SBUS_PORTNUM_60f 49148
#define SBUS_PORTNUM_61f 49149
#define SBUS_PORTNUM_62f 49150
#define SBUS_PORTNUM_63f 49151
#define SBUS_PORTNUM_64f 49152
#define SBUS_PORTNUM_65f 49153
#define SBUS_PORTNUM_66f 49154
#define SBUS_PORTNUM_67f 49155
#define SBUS_PORTNUM_68f 49156
#define SBUS_PORTNUM_69f 49157
#define SBUS_PORTNUM_7f 49158
#define SBUS_PORTNUM_70f 49159
#define SBUS_PORTNUM_71f 49160
#define SBUS_PORTNUM_72f 49161
#define SBUS_PORTNUM_73f 49162
#define SBUS_PORTNUM_74f 49163
#define SBUS_PORTNUM_75f 49164
#define SBUS_PORTNUM_76f 49165
#define SBUS_PORTNUM_77f 49166
#define SBUS_PORTNUM_78f 49167
#define SBUS_PORTNUM_79f 49168
#define SBUS_PORTNUM_8f 49169
#define SBUS_PORTNUM_80f 49170
#define SBUS_PORTNUM_81f 49171
#define SBUS_PORTNUM_82f 49172
#define SBUS_PORTNUM_83f 49173
#define SBUS_PORTNUM_84f 49174
#define SBUS_PORTNUM_85f 49175
#define SBUS_PORTNUM_86f 49176
#define SBUS_PORTNUM_87f 49177
#define SBUS_PORTNUM_88f 49178
#define SBUS_PORTNUM_89f 49179
#define SBUS_PORTNUM_9f 49180
#define SBUS_PORTNUM_90f 49181
#define SBUS_PORTNUM_91f 49182
#define SBUS_PORTNUM_92f 49183
#define SBUS_PORTNUM_93f 49184
#define SBUS_PORTNUM_94f 49185
#define SBUS_PORTNUM_95f 49186
#define SBUS_REQACK_ERRf 49187
#define SBUS_RESETf 49188
#define SBUS_SLAVE_INTERRUPTSf 49189
#define SBUS_SPACINGf 49190
#define SBUS_STALL_GTE_CP_ACC_THRf 49191
#define SBUS_STALL_MAX_LATf 49192
#define SBUS_START_ADDRESS_GPORTf 49193
#define SBUS_START_ADDRESS_XPORTf 49194
#define SBUS_TIMEOUT_CNTf 49195
#define SBUS_TIMEOUT_ENf 49196
#define SB_DCQ_0_RSTNf 49197
#define SB_DCQ_1_RSTNf 49198
#define SB_DCQ_2_RSTNf 49199
#define SB_DCQ_3_RSTNf 49200
#define SB_FMW_RSTNf 49201
#define SB_MAC_0_RSTNf 49202
#define SB_MAC_1_RSTNf 49203
#define SB_MAC_2_RSTNf 49204
#define SB_MAC_3_RSTNf 49205
#define SCf 49206
#define SCALEf 49207
#define SCALE_CONTROLf 49208
#define SCALE_FIXf 49209
#define SCALE_VALUEf 49210
#define SCANCHAIN_ASSEMBLY_ST_ADDRf 49211
#define SCANNER_ENABLEf 49212
#define SCANOUT_COUNT_UPPERf 49213
#define SCC_PAR_ERRORf 49214
#define SCC_PAR_ERROR_INITf 49215
#define SCC_PAR_ERROR_MASKf 49216
#define SCDB_CORRECTED_ERRORf 49217
#define SCDB_CORRECTED_ERROR_MASKf 49218
#define SCDB_ENABLE_ECCf 49219
#define SCDB_FORCE_UNCORRECTABLE_ERRORf 49220
#define SCDB_UNCORRECTED_ERRORf 49221
#define SCDB_UNCORRECTED_ERROR_MASKf 49222
#define SCHAN_ABORTf 49223
#define SCHAN_ERRf 49224
#define SCHAN_OP_DONEf 49225
#define SCHDQUEUESCHEMEf 49226
#define SCHEDULER_IDf 49227
#define SCHEDULER_PACKET_SIZE_COMPENSATIONf 49228
#define SCHEDULER_SEMN_VALIDf 49229
#define SCHEDULING_SELECTf 49230
#define SCHEDULING_SELECT_Bf 49231
#define SCHENAf 49232
#define SCHENABLEf 49233
#define SCHHPVALIDf 49234
#define SCHINITf 49235
#define SCHINTMASKf 49236
#define SCHINTREGf 49237
#define SCHLPVALIDf 49238
#define SCHOFPHPVALID0f 49239
#define SCHOFPHPVALID1f 49240
#define SCHOFPHPVALID2f 49241
#define SCHOFPHPVALID3f 49242
#define SCHOFPLPVALID0f 49243
#define SCHOFPLPVALID1f 49244
#define SCHOFPLPVALID2f 49245
#define SCHOFPLPVALID3f 49246
#define SCHQUEUEPKTSTYPE0f 49247
#define SCHQUEUEPKTSTYPE1f 49248
#define SCHQUEUEPKTSTYPE2f 49249
#define SCHQUEUEPKTSTYPE3f 49250
#define SCHQUEUEWRDSTYPE0f 49251
#define SCHQUEUEWRDSTYPE1f 49252
#define SCHQUEUEWRDSTYPE2f 49253
#define SCHQUEUEWRDSTYPE3f 49254
#define SCHRESETf 49255
#define SCH_ENABLEf 49256
#define SCH_INITf 49257
#define SCH_MSG_DONEf 49258
#define SCH_NUMBERf 49259
#define SCH_OOB_RX_ERRf 49260
#define SCH_REMAP_DROPf 49261
#define SCH_REMAP_DROP_DISINTf 49262
#define SCH_RESETf 49263
#define SCIf 49264
#define SCIFASELENf 49265
#define SCIFASELRESETf 49266
#define SCIFASELSTATUSf 49267
#define SCIFENf 49268
#define SCIFEXTENSTATUSf 49269
#define SCIFMACROSELf 49270
#define SCIFMACROSELSTATUSf 49271
#define SCIFSTARSELf 49272
#define SCIFSTARSELSTATUSf 49273
#define SCI_ASSGN_ENABLEf 49274
#define SCI_INDEXf 49275
#define SCI_MASKf 49276
#define SCI_MUX_ENABLE_0f 49277
#define SCI_MUX_ENABLE_1f 49278
#define SCI_MUX_ENABLE_2f 49279
#define SCI_MUX_ENABLE_3f 49280
#define SCI_QS_RATE_UPD_STATUSf 49281
#define SCI_QS_RATE_UPD_STATUS_DISINTf 49282
#define SCI_RI_ENABLEf 49283
#define SCI_SI0_MUX_INPUT_SELf 49284
#define SCI_SI1_MUX_INPUT_SELf 49285
#define SCI_TBL_PMf 49286
#define SCI_TBL_TMf 49287
#define SCOREBOARD0_CORRECTED_ERRORf 49288
#define SCOREBOARD0_CORRECTED_ERROR_DISINTf 49289
#define SCOREBOARD0_DISABLE_ECCf 49290
#define SCOREBOARD0_ERROR_ADDRf 49291
#define SCOREBOARD0_FORCE_ECC_ERRORf 49292
#define SCOREBOARD0_MEM_INITf 49293
#define SCOREBOARD0_MEM_INIT_DONEf 49294
#define SCOREBOARD0_UNCORRECTED_ERRORf 49295
#define SCOREBOARD0_UNCORRECTED_ERROR_DISINTf 49296
#define SCOREBOARD1_CORRECTED_ERRORf 49297
#define SCOREBOARD1_CORRECTED_ERROR_DISINTf 49298
#define SCOREBOARD1_DISABLE_ECCf 49299
#define SCOREBOARD1_ERROR_ADDRf 49300
#define SCOREBOARD1_FORCE_ECC_ERRORf 49301
#define SCOREBOARD1_MEM_INITf 49302
#define SCOREBOARD1_MEM_INIT_DONEf 49303
#define SCOREBOARD1_UNCORRECTED_ERRORf 49304
#define SCOREBOARD1_UNCORRECTED_ERROR_DISINTf 49305
#define SCPf 49306
#define SCPB_IF_FIFO_OVERFLOWf 49307
#define SCPB_IF_FIFO_OVERFLOW_DISINTf 49308
#define SCPB_STATUSf 49309
#define SCPB_STATUS_DISINTf 49310
#define SCRf 49311
#define SCRAMBLE_TABLE_TMf 49312
#define SCRAMBLINGBITPOSITIONf 49313
#define SCRATCHf 49314
#define SCRATCHPAD0f 49315
#define SCRATCHPAD1f 49316
#define SCRATCH_PAD_0f 49317
#define SCRATCH_PAD_1f 49318
#define SCRATCH_PAD_2f 49319
#define SCRATCH_PAD_3f 49320
#define SCRBUFFTH_PARITY_ERR_MASKf 49321
#define SCR_BDB_CMP_SELf 49322
#define SCR_BDB_THf 49323
#define SCR_BD_CMP_SELf 49324
#define SCR_BD_THf 49325
#define SCR_UC_DB_CMP_SELf 49326
#define SCR_UC_DB_THf 49327
#define SCTINC_INITIATE_PAR_ERRf 49328
#define SCTINC_PARITY_ERR_MASKf 49329
#define SCT_PAR_ERRORf 49330
#define SCT_PAR_ERROR_INITf 49331
#define SCT_PAR_ERROR_MASKf 49332
#define SCT_SCRUB_DISABLE_VALUEf 49333
#define SCT_SCRUB_ENABLEf 49334
#define SCU_ENABLEf 49335
#define SCU_STANDBY_ENf 49336
#define SC_BROADCAST_DROPf 49337
#define SC_BROADCAST_DROP_DISINTf 49338
#define SC_BROADCAST_DROP_SELf 49339
#define SC_CPU_PRI_MODEf 49340
#define SC_DEFAULT_EPOCH_PERIODf 49341
#define SC_DEFAULT_GRANT_PERIODf 49342
#define SC_DMND_EG_FIFO_OVERFLOWf 49343
#define SC_DMND_EG_FIFO_OVERFLOW_DISINTf 49344
#define SC_DMND_IG_FIFO_OVERFLOWf 49345
#define SC_DMND_IG_FIFO_OVERFLOW_DISINTf 49346
#define SC_ENABLE_SI_PORT0_BACKPRESSUREf 49347
#define SC_ENABLE_SI_PORT1_BACKPRESSUREf 49348
#define SC_GRANTS_TO_OK_GRANT_LOSSf 49349
#define SC_GRANT_TOLERANCEf 49350
#define SC_LEN_FORMATf 49351
#define SC_LINK_ENABLE_REMAP00f 49352
#define SC_LINK_ENABLE_REMAP01f 49353
#define SC_LINK_ENABLE_REMAP02f 49354
#define SC_LINK_ENABLE_REMAP03f 49355
#define SC_LINK_ENABLE_REMAP04f 49356
#define SC_LINK_ENABLE_REMAP05f 49357
#define SC_LINK_ENABLE_REMAP06f 49358
#define SC_LINK_ENABLE_REMAP07f 49359
#define SC_LINK_ENABLE_REMAP08f 49360
#define SC_LINK_ENABLE_REMAP09f 49361
#define SC_LINK_ENABLE_REMAP10f 49362
#define SC_LINK_ENABLE_REMAP11f 49363
#define SC_LINK_ENABLE_REMAP12f 49364
#define SC_LINK_ENABLE_REMAP13f 49365
#define SC_LINK_ENABLE_REMAP14f 49366
#define SC_LINK_ENABLE_REMAP15f 49367
#define SC_LINK_ENABLE_REMAP16f 49368
#define SC_LINK_ENABLE_REMAP17f 49369
#define SC_LINK_ENABLE_REMAP18f 49370
#define SC_LINK_ENABLE_REMAP19f 49371
#define SC_LINK_ENABLE_REMAP20f 49372
#define SC_LINK_ENABLE_REMAP21f 49373
#define SC_LINK_ENABLE_REMAP22f 49374
#define SC_LINK_ENABLE_REMAP23f 49375
#define SC_LINK_STATUS_REMAP00f 49376
#define SC_LINK_STATUS_REMAP01f 49377
#define SC_LINK_STATUS_REMAP02f 49378
#define SC_LINK_STATUS_REMAP03f 49379
#define SC_LINK_STATUS_REMAP04f 49380
#define SC_LINK_STATUS_REMAP05f 49381
#define SC_LINK_STATUS_REMAP06f 49382
#define SC_LINK_STATUS_REMAP07f 49383
#define SC_LINK_STATUS_REMAP08f 49384
#define SC_LINK_STATUS_REMAP09f 49385
#define SC_LINK_STATUS_REMAP10f 49386
#define SC_LINK_STATUS_REMAP11f 49387
#define SC_LINK_STATUS_REMAP12f 49388
#define SC_LINK_STATUS_REMAP13f 49389
#define SC_LINK_STATUS_REMAP14f 49390
#define SC_LINK_STATUS_REMAP15f 49391
#define SC_LINK_STATUS_REMAP16f 49392
#define SC_LINK_STATUS_REMAP17f 49393
#define SC_LINK_STATUS_REMAP18f 49394
#define SC_LINK_STATUS_REMAP19f 49395
#define SC_LINK_STATUS_REMAP20f 49396
#define SC_LINK_STATUS_REMAP21f 49397
#define SC_LINK_STATUS_REMAP22f 49398
#define SC_LINK_STATUS_REMAP23f 49399
#define SC_LINK_STATUS_REMAP24f 49400
#define SC_LINK_STATUS_REMAP25f 49401
#define SC_LINK_STATUS_REMAP26f 49402
#define SC_LINK_STATUS_REMAP27f 49403
#define SC_LINK_STATUS_REMAP28f 49404
#define SC_LINK_STATUS_REMAP29f 49405
#define SC_LINK_STATUS_REMAP30f 49406
#define SC_LINK_STATUS_REMAP31f 49407
#define SC_MIN_TIMESLOTf 49408
#define SC_MULTICAST_DROPf 49409
#define SC_MULTICAST_DROP_DISINTf 49410
#define SC_MULTICAST_DROP_SELf 49411
#define SC_PRI_UPD_CORRECTED_ERRORf 49412
#define SC_PRI_UPD_CORRECTED_ERROR_DISINTf 49413
#define SC_PRI_UPD_ECC_ENABLEf 49414
#define SC_PRI_UPD_ECC_ERROR_ADDRESSf 49415
#define SC_PRI_UPD_FORCE_UNCORRECTABLE_ERRORf 49416
#define SC_PRI_UPD_RF_TMf 49417
#define SC_PRI_UPD_UNCORRECTED_ERRORf 49418
#define SC_PRI_UPD_UNCORRECTED_ERROR_DISINTf 49419
#define SC_QLEN_EG_FIFO_OVERFLOWf 49420
#define SC_QLEN_EG_FIFO_OVERFLOW_DISINTf 49421
#define SC_QLEN_IG_FIFO_OVERFLOWf 49422
#define SC_QLEN_IG_FIFO_OVERFLOW_DISINTf 49423
#define SC_RX_BYTE_SWAPf 49424
#define SC_SWITCH_DEMAND_WORD_ORDERf 49425
#define SC_SWITCH_LENGTH_WORD_ORDERf 49426
#define SC_TO_QS_FIFO_OVERFLOWf 49427
#define SC_TO_QS_FIFO_OVERFLOW_DISINTf 49428
#define SC_TO_QS_RATE_FIFO_OVERFLOWf 49429
#define SC_TO_QS_RATE_FIFO_OVERFLOW_DISINTf 49430
#define SC_TREX2_DEBUG_ENABLEf 49431
#define SC_TX_BYTE_SWAPf 49432
#define SC_UNICAST_DROPf 49433
#define SC_UNICAST_DROP_DISINTf 49434
#define SC_UNICAST_DROP_SELf 49435
#define SDf 49436
#define SDATAf 49437
#define SDATA_MASKf 49438
#define SDIO_M0_READ_QOSf 49439
#define SDIO_M0_WRITE_QOSf 49440
#define SDMAMf 49441
#define SD_SEL_MAPf 49442
#define SD_TAG__BC_DROPf 49443
#define SD_TAG__CLASS_IDf 49444
#define SD_TAG__DVPf 49445
#define SD_TAG__DVP_IS_NETWORK_PORTf 49446
#define SD_TAG__DVP_NETWORK_GROUPf 49447
#define SD_TAG__EH_QUEUE_TAGf 49448
#define SD_TAG__EH_TAG_TYPEf 49449
#define SD_TAG__EH_TMf 49450
#define SD_TAG__ETAG_DEf 49451
#define SD_TAG__ETAG_DOT1P_MAPPING_PTRf 49452
#define SD_TAG__ETAG_PCPf 49453
#define SD_TAG__ETAG_PCP_DE_SOURCEf 49454
#define SD_TAG__FLEX_CTR_BASE_COUNTER_IDXf 49455
#define SD_TAG__FLEX_CTR_OFFSET_MODEf 49456
#define SD_TAG__FLEX_CTR_POOL_NUMBERf 49457
#define SD_TAG__HG_ADD_SYS_RSVD_VIDf 49458
#define SD_TAG__HG_CHANGE_DESTINATIONf 49459
#define SD_TAG__HG_HDR_SELf 49460
#define SD_TAG__HG_L3_OVERRIDEf 49461
#define SD_TAG__HG_LEARN_OVERRIDEf 49462
#define SD_TAG__HG_MC_DST_MODIDf 49463
#define SD_TAG__HG_MC_DST_PORT_NUMf 49464
#define SD_TAG__HG_MODIFY_ENABLEf 49465
#define SD_TAG__LLTAG_ACTIONSf 49466
#define SD_TAG__LLTAG_DEf 49467
#define SD_TAG__LLTAG_DOT1P_MAPPING_PTRf 49468
#define SD_TAG__LLTAG_PCPf 49469
#define SD_TAG__LLTAG_PCP_DE_SOURCEf 49470
#define SD_TAG__LLTAG_VIDf 49471
#define SD_TAG__NEW_CFIf 49472
#define SD_TAG__NEW_PRIf 49473
#define SD_TAG__RESERVEDf 49474
#define SD_TAG__RESERVED_0f 49475
#define SD_TAG__RESERVED_1f 49476
#define SD_TAG__RESERVED_2f 49477
#define SD_TAG__RESERVED_3f 49478
#define SD_TAG__RSVD_DVPf 49479
#define SD_TAG__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 49480
#define SD_TAG__RSVD_FLEX_CTR_POOL_NUMBERf 49481
#define SD_TAG__SD_TAG_ACTION_IF_NOT_PRESENTf 49482
#define SD_TAG__SD_TAG_ACTION_IF_PRESENTf 49483
#define SD_TAG__SD_TAG_DOT1P_MAPPING_PTRf 49484
#define SD_TAG__SD_TAG_DOT1P_PRI_SELECTf 49485
#define SD_TAG__SD_TAG_REMARK_CFIf 49486
#define SD_TAG__SD_TAG_TPID_INDEXf 49487
#define SD_TAG__SD_TAG_VIDf 49488
#define SD_TAG__UMC_DROPf 49489
#define SD_TAG__USE_VINTF_CTR_IDXf 49490
#define SD_TAG__UUC_DROPf 49491
#define SD_TAG__VINTF_CTR_IDXf 49492
#define SD_TAG__VNTAG_ACTIONSf 49493
#define SD_TAG__VNTAG_DST_VIFf 49494
#define SD_TAG__VNTAG_FORCE_Lf 49495
#define SD_TAG__VNTAG_Pf 49496
#define SD_TAG_ACTION_IF_NOT_PRESENTf 49497
#define SD_TAG_ACTION_IF_PRESENTf 49498
#define SD_TAG_DOT1P_MAPPING_PTRf 49499
#define SD_TAG_DOT1P_PRI_SELECTf 49500
#define SD_TAG_MODEf 49501
#define SD_TAG_NEW_CFIf 49502
#define SD_TAG_NEW_PRIf 49503
#define SD_TAG_PRESENTf 49504
#define SD_TAG_REMARK_CFIf 49505
#define SD_TAG_TPID_INDEXf 49506
#define SD_TAG_VFI_ENABLEf 49507
#define SD_TAG_VIDf 49508
#define SEf 49509
#define SEARCH0_ERR_CNTf 49510
#define SEARCH1_ERR_CNTf 49511
#define SEARCH_PROFILE_INDEXf 49512
#define SEARCH_PROFILE_PARITY_ENf 49513
#define SEARCH_SEGMENT_ERRORf 49514
#define SEARCH_SEGMENT_ERROR_DISINTf 49515
#define SEARCH_SEGMENT_ERROR_NUMBERf 49516
#define SEARCH_SEGMENT_ERROR_OFFSETf 49517
#define SEARCH_TYPf 49518
#define SECf 49519
#define SECICLKAVAILf 49520
#define SECICLKREQf 49521
#define SECINFOf 49522
#define SECIPRESENTf 49523
#define SECIWAKEUPINTf 49524
#define SECONDf 49525
#define SECONDARY_FAPD_ID_NOT_VALIDf 49526
#define SECONDARY_FAPD_ID_NOT_VALID_MASKf 49527
#define SECONDARY_PIPE_ENf 49528
#define SECONDBYTEACCESSf 49529
#define SECONDPASSDATAUPDATEACTIONENABLEf 49530
#define SECONDPASSKEYPROFILEINDEXf 49531
#define SECONDPASSPROFILEUPDATEACTIONENABLEf 49532
#define SECOND_ENCf 49533
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_ERRf 49534
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_ERR_MASKf 49535
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_SNOOPf 49536
#define SECOND_ENC_IP_TUNNEL_HEADER_CODE_SNOOP_MASKf 49537
#define SECOND_ENC_MASKf 49538
#define SECOND_ENC_MPLS_HEADER_CODE_ERRf 49539
#define SECOND_ENC_MPLS_HEADER_CODE_ERR_MASKf 49540
#define SECOND_ENC_MPLS_HEADER_CODE_SNOOPf 49541
#define SECOND_ENC_MPLS_HEADER_CODE_SNOOP_MASKf 49542
#define SECOND_ENC_TRILL_HEADER_CODE_ERRf 49543
#define SECOND_ENC_TRILL_HEADER_CODE_ERR_MASKf 49544
#define SECOND_ENC_TRILL_HEADER_CODE_SNOOPf 49545
#define SECOND_ENC_TRILL_HEADER_CODE_SNOOP_MASKf 49546
#define SECOND_PASS_DECAP_USE_EXP_FOR_PRIf 49547
#define SECOND_STAGE_PARSINGf 49548
#define SECOND_TIMEf 49549
#define SECOND_VALUEf 49550
#define SECRET_CHAIN_MODEf 49551
#define SECTAG_TCIf 49552
#define SECTOR_SIZE_1Kf 49553
#define SECURE_CTRLAf 49554
#define SECURE_CTRLBf 49555
#define SECURE_CTRLCf 49556
#define SECURE_CTRLDf 49557
#define SECURE_CTRLEf 49558
#define SECURE_CTRLFf 49559
#define SECURE_CTRLGf 49560
#define SECURE_CTRLG1f 49561
#define SECURE_CTRLG2f 49562
#define SECURE_CTRLHf 49563
#define SECURE_CTRLH1f 49564
#define SECURE_CTRLH2f 49565
#define SECURE_HALTf 49566
#define SECURE_INVASIVE_DEBUGf 49567
#define SECURE_NONINVASIVE_DEBUGf 49568
#define SECURITY_EXTSf 49569
#define SEC_ALTO_Af 49570
#define SEC_ALTO_A_MASKf 49571
#define SEC_ALTO_Bf 49572
#define SEC_ALTO_B_MASKf 49573
#define SEC_CELL_IN_CNTf 49574
#define SEC_CELL_IN_CNT_Of 49575
#define SEC_CELL_OUT_CNTf 49576
#define SEC_CELL_OUT_CNT_Of 49577
#define SEC_COUNTf 49578
#define SEC_ECC_1B_ERR_ADDRf 49579
#define SEC_ECC_1B_ERR_ADDR_VALIDf 49580
#define SEC_ECC_1B_ERR_CNTf 49581
#define SEC_ECC_1B_ERR_CNT_OVERFLOWf 49582
#define SEC_ECC_1B_ERR_INTf 49583
#define SEC_ECC_1B_ERR_INT_MASKf 49584
#define SEC_ECC_2B_ERR_ADDRf 49585
#define SEC_ECC_2B_ERR_ADDR_VALIDf 49586
#define SEC_ECC_2B_ERR_CNTf 49587
#define SEC_ECC_2B_ERR_CNT_OVERFLOWf 49588
#define SEC_ECC_2B_ERR_INTf 49589
#define SEC_ECC_2B_ERR_INT_MASKf 49590
#define SEC_ERROR_FILTER_CNTf 49591
#define SEC_ERROR_FILTER_CNT_Of 49592
#define SEC_EXTf 49593
#define SEC_EXT_IN_SELf 49594
#define SEC_FDRA_FILRTER_DROPP_INT_Af 49595
#define SEC_FDRA_FILRTER_DROPP_INT_A_MASKf 49596
#define SEC_FDRA_FILRTER_DROPP_INT_Bf 49597
#define SEC_FDRA_FILRTER_DROPP_INT_B_MASKf 49598
#define SEC_FDRA_IFMA_ECC_1B_ERR_MASKf 49599
#define SEC_FDRA_IFMA_ECC_2B_ERR_MASKf 49600
#define SEC_FDRA_IFMB_ECC_1B_ERR_MASKf 49601
#define SEC_FDRA_IFMB_ECC_2B_ERR_MASKf 49602
#define SEC_FDRA_ITMA_ECC_1B_ERR_MASKf 49603
#define SEC_FDRA_ITMA_ECC_2B_ERR_MASKf 49604
#define SEC_FDRA_ITMA_INITIATE_ECC_1B_ERRf 49605
#define SEC_FDRA_ITMA_INITIATE_ECC_2B_ERRf 49606
#define SEC_FDRA_ITMB_ECC_1B_ERR_MASKf 49607
#define SEC_FDRA_ITMB_ECC_2B_ERR_MASKf 49608
#define SEC_FDRA_ITMB_INITIATE_ECC_1B_ERRf 49609
#define SEC_FDRA_ITMB_INITIATE_ECC_2B_ERRf 49610
#define SEC_FDRA_OUT_OF_SYNCf 49611
#define SEC_FDRA_OUT_OF_SYNC_MASKf 49612
#define SEC_FDRA_UN_EXP_CELLf 49613
#define SEC_FDRB_FILRTER_DROPP_INT_Af 49614
#define SEC_FDRB_FILRTER_DROPP_INT_A_MASKf 49615
#define SEC_FDRB_FILRTER_DROPP_INT_Bf 49616
#define SEC_FDRB_FILRTER_DROPP_INT_B_MASKf 49617
#define SEC_FDRB_IFMA_ECC_1B_ERR_MASKf 49618
#define SEC_FDRB_IFMA_ECC_2B_ERR_MASKf 49619
#define SEC_FDRB_IFMB_ECC_1B_ERR_MASKf 49620
#define SEC_FDRB_IFMB_ECC_2B_ERR_MASKf 49621
#define SEC_FDRB_ITMA_ECC_1B_ERR_MASKf 49622
#define SEC_FDRB_ITMA_ECC_2B_ERR_MASKf 49623
#define SEC_FDRB_ITMA_INITIATE_ECC_1B_ERRf 49624
#define SEC_FDRB_ITMA_INITIATE_ECC_2B_ERRf 49625
#define SEC_FDRB_ITMB_ECC_1B_ERR_MASKf 49626
#define SEC_FDRB_ITMB_ECC_2B_ERR_MASKf 49627
#define SEC_FDRB_ITMB_INITIATE_ECC_1B_ERRf 49628
#define SEC_FDRB_ITMB_INITIATE_ECC_2B_ERRf 49629
#define SEC_FDRB_OUT_OF_SYNCf 49630
#define SEC_FDRB_OUT_OF_SYNC_MASKf 49631
#define SEC_FDRB_UN_EXP_CELLf 49632
#define SEC_FDR_ADESCCNTO_Af 49633
#define SEC_FDR_ADESCCNTO_Bf 49634
#define SEC_FDR_OUTPUT_OUT_OF_SYNCf 49635
#define SEC_FDR_OUTPUT_OUT_OF_SYNC_MASKf 49636
#define SEC_IFMAFO_Af 49637
#define SEC_IFMAFO_A_MASKf 49638
#define SEC_IFMAFO_Bf 49639
#define SEC_IFMAFO_B_MASKf 49640
#define SEC_IFMBFO_Af 49641
#define SEC_IFMBFO_A_MASKf 49642
#define SEC_IFMBFO_Bf 49643
#define SEC_IFMBFO_B_MASKf 49644
#define SEC_INV_DBGf 49645
#define SEC_LINK_N_FIFO_STATUSf 49646
#define SEC_LVL_CTRL_1f 49647
#define SEC_LVL_CTRL_2f 49648
#define SEC_LVL_CTRL_3f 49649
#define SEC_LVL_CTRL_4f 49650
#define SEC_LVL_CTRL_5f 49651
#define SEC_LVL_CTRL_6f 49652
#define SEC_LVL_CTRL_7f 49653
#define SEC_LVL_CTRL_8f 49654
#define SEC_MAX_IFMAFFDRAf 49655
#define SEC_MAX_IFMAFFDRBf 49656
#define SEC_MAX_IFMBFFDRAf 49657
#define SEC_MAX_IFMBFFDRBf 49658
#define SEC_MAX_IFMFA_NUM_FDRAf 49659
#define SEC_MAX_IFMFA_NUM_FDRBf 49660
#define SEC_MAX_IFMFB_NUM_FDRAf 49661
#define SEC_MAX_IFMFB_NUM_FDRBf 49662
#define SEC_MFMA_ECC_1B_ERR_MASKf 49663
#define SEC_MFMA_ECC_2B_ERR_MASKf 49664
#define SEC_MFMA_INITIATE_ECC_1B_ERRf 49665
#define SEC_MFMA_INITIATE_ECC_2B_ERRf 49666
#define SEC_MFMB_ECC_1B_ERR_MASKf 49667
#define SEC_MFMB_ECC_2B_ERR_MASKf 49668
#define SEC_MFMB_INITIATE_ECC_1B_ERRf 49669
#define SEC_MFMB_INITIATE_ECC_2B_ERRf 49670
#define SEC_MTMA_ECC_1B_ERR_MASKf 49671
#define SEC_MTMA_ECC_2B_ERR_MASKf 49672
#define SEC_MTMA_INITIATE_ECC_1B_ERRf 49673
#define SEC_MTMA_INITIATE_ECC_2B_ERRf 49674
#define SEC_MTMB_ECC_1B_ERR_MASKf 49675
#define SEC_MTMB_ECC_2B_ERR_MASKf 49676
#define SEC_MTMB_INITIATE_ECC_1B_ERRf 49677
#define SEC_MTMB_INITIATE_ECC_2B_ERRf 49678
#define SEC_NON_DBGf 49679
#define SEC_PRG_CELL_CNTf 49680
#define SEC_PRG_CELL_CNT_Of 49681
#define SEC_PRIV_INV_DISf 49682
#define SEC_PRIV_NON_DISf 49683
#define SEEDf 49684
#define SEED0f 49685
#define SEED1f 49686
#define SEED2f 49687
#define SEED3f 49688
#define SEEKDATA1f 49689
#define SEEKDATA2f 49690
#define SEEKTRIGGERf 49691
#define SEGf 49692
#define SEG0f 49693
#define SEG1f 49694
#define SEG2f 49695
#define SEGMENTf 49696
#define SEGMENTPKTf 49697
#define SEGMENTS_IN_CELLf 49698
#define SEGMENTS_IN_CELL_MASKf 49699
#define SEGMENTS_IN_CELL_VALUEf 49700
#define SEGMENT_0f 49701
#define SEGMENT_0_DISINTf 49702
#define SEGMENT_1f 49703
#define SEGMENT_10f 49704
#define SEGMENT_10_DISINTf 49705
#define SEGMENT_11f 49706
#define SEGMENT_11_DISINTf 49707
#define SEGMENT_12f 49708
#define SEGMENT_12_DISINTf 49709
#define SEGMENT_13f 49710
#define SEGMENT_13_DISINTf 49711
#define SEGMENT_14f 49712
#define SEGMENT_14_DISINTf 49713
#define SEGMENT_15f 49714
#define SEGMENT_15_DISINTf 49715
#define SEGMENT_16f 49716
#define SEGMENT_16_DISINTf 49717
#define SEGMENT_17f 49718
#define SEGMENT_17_DISINTf 49719
#define SEGMENT_18f 49720
#define SEGMENT_18_DISINTf 49721
#define SEGMENT_19f 49722
#define SEGMENT_19_DISINTf 49723
#define SEGMENT_1_DISINTf 49724
#define SEGMENT_2f 49725
#define SEGMENT_20f 49726
#define SEGMENT_20_DISINTf 49727
#define SEGMENT_21f 49728
#define SEGMENT_21_DISINTf 49729
#define SEGMENT_22f 49730
#define SEGMENT_22_DISINTf 49731
#define SEGMENT_23f 49732
#define SEGMENT_23_DISINTf 49733
#define SEGMENT_24f 49734
#define SEGMENT_24_DISINTf 49735
#define SEGMENT_25f 49736
#define SEGMENT_25_DISINTf 49737
#define SEGMENT_26f 49738
#define SEGMENT_26_DISINTf 49739
#define SEGMENT_27f 49740
#define SEGMENT_27_DISINTf 49741
#define SEGMENT_28f 49742
#define SEGMENT_28_DISINTf 49743
#define SEGMENT_29f 49744
#define SEGMENT_29_DISINTf 49745
#define SEGMENT_2_DISINTf 49746
#define SEGMENT_3f 49747
#define SEGMENT_30f 49748
#define SEGMENT_30_DISINTf 49749
#define SEGMENT_31f 49750
#define SEGMENT_31_DISINTf 49751
#define SEGMENT_3_DISINTf 49752
#define SEGMENT_4f 49753
#define SEGMENT_4_DISINTf 49754
#define SEGMENT_5f 49755
#define SEGMENT_5_DISINTf 49756
#define SEGMENT_6f 49757
#define SEGMENT_6_DISINTf 49758
#define SEGMENT_7f 49759
#define SEGMENT_7_DISINTf 49760
#define SEGMENT_8f 49761
#define SEGMENT_8_DISINTf 49762
#define SEGMENT_9f 49763
#define SEGMENT_9_DISINTf 49764
#define SEGMENT_BASEf 49765
#define SEGMENT_BASE_1f 49766
#define SEGMENT_BASE_2f 49767
#define SEGMENT_BASE_3f 49768
#define SEGMENT_BASE_4f 49769
#define SEGMENT_BASE_5f 49770
#define SEGMENT_BASE_6f 49771
#define SEGMENT_BASE_7f 49772
#define SEGMENT_DISABLE_ERRORf 49773
#define SEGMENT_DISABLE_ERROR_DISINTf 49774
#define SEGMENT_ERR_PROTf 49775
#define SEGMENT_LIMITf 49776
#define SEGMENT_MASKf 49777
#define SEGMENT_NULL_OFFSETf 49778
#define SEGMENT_PKTf 49779
#define SEGMENT_RANGE_ERRORf 49780
#define SEGMENT_RANGE_ERROR_DISINTf 49781
#define SEGMENT_SELf 49782
#define SEGMENT_SIZEf 49783
#define SEGMENT_VLDf 49784
#define SEGMENT_WRITE_PROTf 49785
#define SEG_STARTf 49786
#define SEG_TBL_TMf 49787
#define SELf 49788
#define SEL0f 49789
#define SEL1f 49790
#define SEL2f 49791
#define SEL3f 49792
#define SELECTf 49793
#define SELECT0f 49794
#define SELECT1f 49795
#define SELECT2f 49796
#define SELECT3f 49797
#define SELECT4f 49798
#define SELECT5f 49799
#define SELECT6f 49800
#define SELECT7f 49801
#define SELECTBUFFERACTIVEINDEXf 49802
#define SELECTDEf 49803
#define SELECTED_BMf 49804
#define SELECTED_FLP_PROGRAMf 49805
#define SELECTED_Qf 49806
#define SELECTOR_0_ENf 49807
#define SELECTOR_1_ENf 49808
#define SELECTOR_2_ENf 49809
#define SELECTOR_3_ENf 49810
#define SELECTOR_4_ENf 49811
#define SELECTOR_5_ENf 49812
#define SELECTOR_6_ENf 49813
#define SELECTOR_7_ENf 49814
#define SELECTOR_FOR_BIT_0f 49815
#define SELECTOR_FOR_BIT_1f 49816
#define SELECTOR_FOR_BIT_10f 49817
#define SELECTOR_FOR_BIT_11f 49818
#define SELECTOR_FOR_BIT_12f 49819
#define SELECTOR_FOR_BIT_13f 49820
#define SELECTOR_FOR_BIT_14f 49821
#define SELECTOR_FOR_BIT_15f 49822
#define SELECTOR_FOR_BIT_2f 49823
#define SELECTOR_FOR_BIT_3f 49824
#define SELECTOR_FOR_BIT_4f 49825
#define SELECTOR_FOR_BIT_5f 49826
#define SELECTOR_FOR_BIT_6f 49827
#define SELECTOR_FOR_BIT_7f 49828
#define SELECTOR_FOR_BIT_8f 49829
#define SELECTOR_FOR_BIT_9f 49830
#define SELECTOR_FOR_EOFf 49831
#define SELECTOR_FOR_FIXED1f 49832
#define SELECTOR_FOR_SID0f 49833
#define SELECTOR_FOR_SID1f 49834
#define SELECTOR_FOR_SID2f 49835
#define SELECTOR_FOR_SID3f 49836
#define SELECTOR_FOR_SID4f 49837
#define SELECTOR_FOR_SID5f 49838
#define SELECTOR_FOR_SID6f 49839
#define SELECTOR_FOR_SID7f 49840
#define SELECTOR_FOR_SID8f 49841
#define SELECTOR_FOR_SID9f 49842
#define SELECTOR_FOR_SOFf 49843
#define SELECT_0f 49844
#define SELECT_1f 49845
#define SELECT_2f 49846
#define SELECT_3f 49847
#define SELECT_Af 49848
#define SELECT_Bf 49849
#define SELECT_CURRENT_USED_ENTRIESf 49850
#define SELECT_DEf 49851
#define SELECT_DEFAULT_RESULT_Af 49852
#define SELECT_DEFAULT_RESULT_Bf 49853
#define SELECT_TDMf 49854
#define SELECT_TEST_PATHf 49855
#define SELFf 49856
#define SELF_ROUTED_CELLS_CNTf 49857
#define SELF_ROUTED_CELLS_CNT_OVERFLOWf 49858
#define SELHGf 49859
#define SELSTATDATAOUTf 49860
#define SELVECf 49861
#define SEL_00f 49862
#define SEL_01f 49863
#define SEL_02f 49864
#define SEL_03f 49865
#define SEL_04f 49866
#define SEL_05f 49867
#define SEL_06f 49868
#define SEL_07f 49869
#define SEL_08f 49870
#define SEL_09f 49871
#define SEL_10f 49872
#define SEL_11f 49873
#define SEL_12f 49874
#define SEL_13f 49875
#define SEL_14f 49876
#define SEL_15f 49877
#define SEL_AVG_ALGf 49878
#define SEL_COMBO_SERDES_0_REF_CLK_SRCf 49879
#define SEL_COMBO_SERDES_1_REF_CLK_SRCf 49880
#define SEL_CONTEXTf 49881
#define SEL_COSf 49882
#define SEL_DIFF_CLOCKf 49883
#define SEL_DOZEN_SERDES_0_REF_CLK_SRCf 49884
#define SEL_DOZEN_SERDES_1_REF_CLK_SRCf 49885
#define SEL_EARLY1_0f 49886
#define SEL_EARLY1_1f 49887
#define SEL_EARLY2_0f 49888
#define SEL_EARLY2_1f 49889
#define SEL_ESMIF_DROP_OPTf 49890
#define SEL_FILT_CNT_0f 49891
#define SEL_FILT_CNT_1f 49892
#define SEL_HISTORYf 49893
#define SEL_INTR_ON_DESC_OR_PKTf 49894
#define SEL_LCPLL_S0f 49895
#define SEL_LCPLL_S1f 49896
#define SEL_LEDRAM_SERIAL_DATAf 49897
#define SEL_LTEf 49898
#define SEL_PORTf 49899
#define SEL_QSGMII_REF_CLK_SRCf 49900
#define SEL_RX_CLKDLY_BLKf 49901
#define SEL_S3MII_REF_CLK_SRCf 49902
#define SEL_SPRI_S1_IN_S0_127_96f 49903
#define SEL_SPRI_S1_IN_S0_31_0f 49904
#define SEL_SPRI_S1_IN_S0_63_32f 49905
#define SEL_SPRI_S1_IN_S0_95_64f 49906
#define SEL_SWAP_LED_LINK_ACT_STATUSf 49907
#define SEL_TX_CLKDLY_BLKf 49908
#define SEL_TX_CORECLK_MONf 49909
#define SEL_WRFIFO_PTR_CLKf 49910
#define SEMAPHOREf 49911
#define SEMAPHORE_CTRLf 49912
#define SEMLOOKUPENABLEf 49913
#define SEMOPCODEOFFSETf 49914
#define SEMOPCODEUSEL3f 49915
#define SEMOPCODEUSETCDPf 49916
#define SEMRESULTACCESSEDf 49917
#define SEMRESULTTABLEf 49918
#define SEM_PAR_ERRORf 49919
#define SEM_PAR_ERROR_MASKf 49920
#define SENDFSMFORBIGGERMAXQUEUESIZEf 49921
#define SENDFSMFORMULCROSSDOWNf 49922
#define SENDFSMONCREDITf 49923
#define SENDNOCHGONCREDITf 49924
#define SENDPKTFRAGf 49925
#define SENDPKTTRIGGERf 49926
#define SEND_EARLY_E2E_CC_SELf 49927
#define SEND_FSM_FOR_BIGGER_MAX_QUEUE_SIZEf 49928
#define SEND_FSM_FOR_MUL_CROSS_DOWNf 49929
#define SEND_FSM_ON_CREDITf 49930
#define SEND_NO_CHG_ON_CREDITf 49931
#define SEND_NULLf 49932
#define SEND_PKT_FRAGf 49933
#define SEND_PKT_TRIGGERf 49934
#define SEND_RESTART_NOT_BACKUPf 49935
#define SEND_RSP_WORD_DYNAMICf 49936
#define SEND_RSP_WORD_RDf 49937
#define SEND_RSP_WORD_WRf 49938
#define SEND_RX_E2E_BKP_ENf 49939
#define SENT_TIMESTAMPf 49940
#define SEPRXHDRDESCENf 49941
#define SEQ12_FUNCTIONf 49942
#define SEQ12_RESOURCE_Af 49943
#define SEQ12_RESOURCE_Bf 49944
#define SEQ13_FUNCTIONf 49945
#define SEQ13_RESOURCE_Af 49946
#define SEQ13_RESOURCE_Bf 49947
#define SEQ21_FUNCTIONf 49948
#define SEQ21_RESOURCE_Af 49949
#define SEQ21_RESOURCE_Bf 49950
#define SEQ23_FUNCTIONf 49951
#define SEQ23_RESOURCE_Af 49952
#define SEQ23_RESOURCE_Bf 49953
#define SEQ31_FUNCTIONf 49954
#define SEQ31_RESOURCE_Af 49955
#define SEQ31_RESOURCE_Bf 49956
#define SEQ32_FUNCTIONf 49957
#define SEQ32_RESOURCE_Af 49958
#define SEQ32_RESOURCE_Bf 49959
#define SEQDONEf 49960
#define SEQERRRJCTf 49961
#define SEQNUMf 49962
#define SEQNUMMSKDISf 49963
#define SEQNUMMSKMSBf 49964
#define SEQRXBIGERSEQEXPANDSMALLERSEQTXf 49965
#define SEQRXBIGERSEQEXPANDSMALLERSEQTXMASKf 49966
#define SEQRXSMALLERSEQEXPORBIGGEREQSEQTXf 49967
#define SEQRXSMALLERSEQEXPORBIGGEREQSEQTXMASKf 49968
#define SEQUENCEEXPECTEDf 49969
#define SEQUENCERf 49970
#define SEQUENCETXf 49971
#define SEQUENCE_EXPECTEDf 49972
#define SEQUENCE_IDf 49973
#define SEQUENCE_RANGE_15_0f 49974
#define SEQUENCE_RANGE_31_16f 49975
#define SEQUENCE_TXf 49976
#define SEQUNCENUMBERf 49977
#define SEQ_DPEO_ERRf 49978
#define SEQ_ERR_RJCTf 49979
#define SEQ_NUMf 49980
#define SEQ_READMASK0f 49981
#define SEQ_READMASK1f 49982
#define SEQ_READMASK2f 49983
#define SEQ_READMASK3f 49984
#define SEQ_RX_BIGER_SEQ_EXP_AND_SMALLER_SEQ_TXf 49985
#define SEQ_RX_BIGER_SEQ_EXP_AND_SMALLER_SEQ_TX_MASKf 49986
#define SEQ_RX_SMALLER_SEQ_EXP_OR_BIGGER_EQ_SEQ_TXf 49987
#define SEQ_RX_SMALLER_SEQ_EXP_OR_BIGGER_EQ_SEQ_TX_MASKf 49988
#define SEQ_START_2ND_HALF0f 49989
#define SEQ_START_2ND_HALF1f 49990
#define SEQ_START_2ND_HALF2f 49991
#define SEQ_START_2ND_HALF3f 49992
#define SEQ_STATEf 49993
#define SEQ_STATE_TRN_EVENT_1f 49994
#define SEQ_STATE_TRN_EVENT_2f 49995
#define SEQ_STATE_TRN_EVENT_3f 49996
#define SEQ_STATE_TRN_EVENT_4f 49997
#define SEQ_STATE_TRN_EVENT_5f 49998
#define SEQ_STATE_TRN_EVENT_6f 49999
#define SER0_MEM0_TMf 50000
#define SER0_MEM1_TMf 50001
#define SER0_MEM_TMf 50002
#define SER1_MEM0_TMf 50003
#define SER1_MEM1_TMf 50004
#define SER1_MEM_TMf 50005
#define SERDES0_PORT_1_TO_8_LINK_STATf 50006
#define SERDES1_PORT_9_TO_16_LINK_STATf 50007
#define SERDES2_PORT_17_TO_24_LINK_STATf 50008
#define SERDES_G4_ENf 50009
#define SERDES_LCPLL_FBDIV_0f 50010
#define SERDES_LCPLL_FBDIV_1f 50011
#define SERDES_LCPLL_HO_BYP_ENABLEf 50012
#define SERDES_LCPLL_LOCK_STATf 50013
#define SERRf 50014
#define SERR_MASKf 50015
#define SERVICETYPEf 50016
#define SERVICETYPELABELPWEMPf 50017
#define SERVICETYPELABELPWEP2Pf 50018
#define SERVICETYPELSBf 50019
#define SERVICE_BASE_QUEUE_NUMf 50020
#define SERVICE_COSf 50021
#define SERVICE_COS_MAP_PAR_ERRf 50022
#define SERVICE_COS_MAP_PMf 50023
#define SERVICE_COS_MAP_TMf 50024
#define SERVICE_COS_OFFSETf 50025
#define SERVICE_COS_PROFILE_INDEXf 50026
#define SERVICE_CTR_IDXf 50027
#define SERVICE_PORT_MAP_PARITY_ENf 50028
#define SERVICE_PORT_MAP_PDAf 50029
#define SERVICE_PORT_MAP_TMf 50030
#define SERVICE_PORT_OFFSETf 50031
#define SERVICE_PORT_PROFILE_INDEXf 50032
#define SERVICE_QUEUE_BASEf 50033
#define SERVICE_QUEUE_MAP_PARITY_ENf 50034
#define SERVICE_QUEUE_MAP_PDAf 50035
#define SERVICE_QUEUE_MAP_TMf 50036
#define SERVICE_QUEUE_MODELf 50037
#define SERVICE_QUEUE_PTRf 50038
#define SERVICE_TYPEf 50039
#define SERVICE_TYPE_LABEL_PWE_MPf 50040
#define SERVICE_TYPE_LABEL_PWE_P2Pf 50041
#define SERVICE_TYPE_LSBf 50042
#define SERVICE_TYPE_MASKf 50043
#define SER_BYPASSf 50044
#define SER_CHECK_FAILf 50045
#define SER_FAIL_1Bf 50046
#define SER_FIFO_NON_EMPTYf 50047
#define SER_FIFO_NOT_EMPTYf 50048
#define SER_INTf 50049
#define SER_INTRf 50050
#define SER_INT_FORCEf 50051
#define SER_INT_MASKf 50052
#define SER_MEM_TMf 50053
#define SER_RANGE_ENABLEf 50054
#define SER_STATUS_BUS_ECC_ENf 50055
#define SER_STATUS_BUS_ECC_EN_COR_ERR_RPTf 50056
#define SER_STATUS_BUS_INJECT_DBEf 50057
#define SER_STATUS_BUS_INJECT_SBEf 50058
#define SESSION_BUSYf 50059
#define SESSION_IDf 50060
#define SESSION_IDENTIFIERf 50061
#define SESSION_IDENTIFIER_TYPEf 50062
#define SESSION_INDEXf 50063
#define SESSION_INFOf 50064
#define SESSION_TBLf 50065
#define SESSION_TMf 50066
#define SESSION_TM0f 50067
#define SESSION_TM1f 50068
#define SETf 50069
#define SETDELAYf 50070
#define SETFTMHVERSIONf 50071
#define SETLIMITf 50072
#define SETREASREJSCHDBUFFTHf 50073
#define SETREASREJSCHDDESCTHf 50074
#define SETREASREJUNSCHDBUFFTHf 50075
#define SETREASREJUNSCHDDESCTHf 50076
#define SETTHRESHOLDBDf 50077
#define SETTHRESHOLDWORDSf 50078
#define SET_ADVf 50079
#define SET_AVRG_QSIZE_TO_BUFFf 50080
#define SET_BAAf 50081
#define SET_BLS_TIMEf 50082
#define SET_BURST_ALIGNf 50083
#define SET_CREf 50084
#define SET_DELAY0f 50085
#define SET_DELAY1f 50086
#define SET_DELAY2f 50087
#define SET_DELAY3f 50088
#define SET_DESCf 50089
#define SET_FTMH_VERSIONf 50090
#define SET_LIMITf 50091
#define SET_MR_MPRf 50092
#define SET_MWf 50093
#define SET_PPD2_OPCODEf 50094
#define SET_PROT_STATUSf 50095
#define SET_RD_BLf 50096
#define SET_RD_SYNCf 50097
#define SET_RNDTRPDIFF0f 50098
#define SET_RNDTRPDIFF1f 50099
#define SET_RNDTRPDIFF2f 50100
#define SET_RNDTRPDIFF3f 50101
#define SET_SCI_INDEXf 50102
#define SET_T0f 50103
#define SET_T1f 50104
#define SET_T2f 50105
#define SET_T3f 50106
#define SET_T4f 50107
#define SET_T5f 50108
#define SET_T6f 50109
#define SET_TDM_Q_PER_QSIGNf 50110
#define SET_THRESHOLD_BDf 50111
#define SET_THRESHOLD_WORDSf 50112
#define SET_VSQ_AVRG_QSIZE_TO_BUFFf 50113
#define SET_WR_BLf 50114
#define SET_WR_DQf 50115
#define SET_WR_SYNCf 50116
#define SE_MA_PAR_ERROR_INITf 50117
#define SE_MB_PAR_ERROR_INITf 50118
#define SFf 50119
#define SFD_OFFSETf 50120
#define SFEf 50121
#define SFENABLEf 50122
#define SFI_8B10B_CAP_ERRORf 50123
#define SFI_8B10B_CAP_ERROR_DISINTf 50124
#define SFI_CBUFFER_A_CORRECTED_ERRORf 50125
#define SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf 50126
#define SFI_CBUFFER_A_ECC_ERROR_ADDRESSf 50127
#define SFI_CBUFFER_A_UNCORRECTED_ERRORf 50128
#define SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf 50129
#define SFI_CBUFFER_B_CORRECTED_ERRORf 50130
#define SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf 50131
#define SFI_CBUFFER_B_ECC_ERROR_ADDRESSf 50132
#define SFI_CBUFFER_B_UNCORRECTED_ERRORf 50133
#define SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf 50134
#define SFI_CBUFFER_ENABLE_ECCf 50135
#define SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf 50136
#define SFI_CBUFFER_OVERFLOWf 50137
#define SFI_CBUFFER_OVERFLOW_DISINTf 50138
#define SFI_CBUFFER_OVERFLOW_MASKf 50139
#define SFI_CBUFFER_TMf 50140
#define SFI_CBUFFER_UNDERRUNf 50141
#define SFI_CBUFFER_UNDERRUN_DISINTf 50142
#define SFI_CBUFFER_UNDERRUN_MASKf 50143
#define SFI_DBUFFER_OVERFLOWf 50144
#define SFI_DBUFFER_OVERFLOW_DISINTf 50145
#define SFI_DBUFFER_OVERFLOW_MASKf 50146
#define SFI_DBUFFER_TMf 50147
#define SFI_DBUFFER_UNDERRUNf 50148
#define SFI_DBUFFER_UNDERRUN_DISINTf 50149
#define SFI_DBUFFER_UNDERRUN_MASKf 50150
#define SFI_FR_RX_ERRf 50151
#define SFI_FR_RX_ERR_0f 50152
#define SFI_FR_RX_ERR_1f 50153
#define SFI_FR_RX_ERR_2f 50154
#define SFI_FR_RX_ERR_3f 50155
#define SFI_FR_RX_PKLT_HDRf 50156
#define SFI_FR_RX_PKLT_HDR_0f 50157
#define SFI_FR_RX_PKLT_HDR_1f 50158
#define SFI_FR_RX_PKLT_HDR_2f 50159
#define SFI_FR_RX_PKLT_HDR_3f 50160
#define SFI_FR_RX_REMAPPED_SFI_NUMf 50161
#define SFI_FR_RX_REMAPPED_SFI_NUM_0f 50162
#define SFI_FR_RX_REMAPPED_SFI_NUM_1f 50163
#define SFI_FR_RX_REMAPPED_SFI_NUM_2f 50164
#define SFI_FR_RX_REMAPPED_SFI_NUM_3f 50165
#define SFI_FR_RX_SOTf 50166
#define SFI_FR_RX_SOT_0f 50167
#define SFI_FR_RX_SOT_1f 50168
#define SFI_FR_RX_SOT_2f 50169
#define SFI_FR_RX_SOT_3f 50170
#define SFI_FR_RX_STATIC_SFI_NUMf 50171
#define SFI_FR_RX_STATIC_SFI_NUM_0f 50172
#define SFI_FR_RX_STATIC_SFI_NUM_1f 50173
#define SFI_FR_RX_STATIC_SFI_NUM_2f 50174
#define SFI_FR_RX_STATIC_SFI_NUM_3f 50175
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARKf 50176
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf 50177
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARKf 50178
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf 50179
#define SFI_READY_ERRORf 50180
#define SFI_READY_ERROR_DISINTf 50181
#define SFI_RND_LENGTH_ERRORf 50182
#define SFI_RND_LENGTH_ERROR_DISINTf 50183
#define SFI_RND_LENGTH_ERROR_MASKf 50184
#define SFI_RND_LENGTH_HIGH_WATERMARKf 50185
#define SFI_RND_LENGTH_HIGH_WATERMARK_UPDf 50186
#define SFI_RND_SIZEf 50187
#define SFI_RX_FIFO_OVERFLOWf 50188
#define SFI_RX_FIFO_OVERFLOW_DISINTf 50189
#define SFI_SKEW_TOLf 50190
#define SFI_TIMER_BUSY_ERRORf 50191
#define SFI_TIMER_BUSY_ERROR_DISINTf 50192
#define SFI_TIMER_BUSY_ERROR_ENf 50193
#define SFI_TIMER_BUSY_ERROR_MASKf 50194
#define SFI_TX_FIFO_OVERFLOWf 50195
#define SFI_TX_FIFO_OVERFLOW_DISINTf 50196
#define SFI_UNEXPECTED_SOTf 50197
#define SFI_UNEXPECTED_SOT_DISINTf 50198
#define SFLHECCMASKf 50199
#define SFLOW_EGR_SAMPLEf 50200
#define SFLOW_EGR_THRESHOLD_PARITY_ENf 50201
#define SFLOW_ING_SAMPLEf 50202
#define SFLOW_ING_THRESHOLD_PARITY_ENf 50203
#define SFLOW_ING_THRESHOLD_PAR_ERRf 50204
#define SFLTECCMASKf 50205
#define SFPRSTf 50206
#define SFT_RESETNf 50207
#define SF_BUFFER_A_TMf 50208
#define SF_BUFFER_B_TMf 50209
#define SF_BUFFER_OVERFLOW_ERR_Af 50210
#define SF_BUFFER_OVERFLOW_ERR_A_DINSTf 50211
#define SF_BUFFER_OVERFLOW_ERR_Bf 50212
#define SF_BUFFER_OVERFLOW_ERR_B_DINSTf 50213
#define SF_ENABLEf 50214
#define SF_MODID0f 50215
#define SF_MODID0_VALIDf 50216
#define SF_MODID1f 50217
#define SF_MODID1_VALIDf 50218
#define SF_SRC_MODID_CHECK_PARITY_ENf 50219
#define SF_TOP_TREX2_DEBUG_ENABLEf 50220
#define SGMIIf 50221
#define SGMIIPORTDELAYf 50222
#define SGN_DETf 50223
#define SGN_DET_SELf 50224
#define SGPPf 50225
#define SGPP_SVP_SELf 50226
#define SG_ENABLEf 50227
#define SG_RELOAD_ENABLEf 50228
#define SHf 50229
#define SHAPED_BITSf 50230
#define SHAPED_CHANGE_SOON_UPDATE_FROM_QPPf 50231
#define SHAPER0CALf 50232
#define SHAPER0DELAYf 50233
#define SHAPER0MAXCREDITf 50234
#define SHAPER1CALf 50235
#define SHAPER1DELAYf 50236
#define SHAPER1MAXCREDITf 50237
#define SHAPER2CALf 50238
#define SHAPER2DELAYf 50239
#define SHAPER2MAXCREDITf 50240
#define SHAPER3CALf 50241
#define SHAPER3DELAYf 50242
#define SHAPER3MAXCREDITf 50243
#define SHAPER4CALf 50244
#define SHAPER4DELAYf 50245
#define SHAPER4MAXCREDITf 50246
#define SHAPER4SLOWSTARTCAL0f 50247
#define SHAPER4SLOWSTARTCAL1f 50248
#define SHAPER4SLOWSTARTCFGTIMERPERIOD0f 50249
#define SHAPER4SLOWSTARTCFGTIMERPERIOD1f 50250
#define SHAPER4SLOWSTARTDELAY0f 50251
#define SHAPER4SLOWSTARTDELAY1f 50252
#define SHAPER4SLOWSTARTENABLEf 50253
#define SHAPER5CALf 50254
#define SHAPER5DELAYf 50255
#define SHAPER5MAXCREDITf 50256
#define SHAPER5SLOWSTARTCAL0f 50257
#define SHAPER5SLOWSTARTCAL1f 50258
#define SHAPER5SLOWSTARTCFGTIMERPERIOD0f 50259
#define SHAPER5SLOWSTARTCFGTIMERPERIOD1f 50260
#define SHAPER5SLOWSTARTDELAY0f 50261
#define SHAPER5SLOWSTARTDELAY1f 50262
#define SHAPER5SLOWSTARTENABLEf 50263
#define SHAPER6CALf 50264
#define SHAPER6DELAYf 50265
#define SHAPER6MAXCREDITf 50266
#define SHAPER7CALf 50267
#define SHAPER7DELAYf 50268
#define SHAPER7MAXCREDITf 50269
#define SHAPER8CALf 50270
#define SHAPER8DELAYf 50271
#define SHAPER8MAXCREDITf 50272
#define SHAPERLOWPRIf 50273
#define SHAPERSLOWRATE1f 50274
#define SHAPERSLOWRATE2f 50275
#define SHAPER_0_CALf 50276
#define SHAPER_0_DCR_FACTORf 50277
#define SHAPER_0_DELAYf 50278
#define SHAPER_0_MAX_CREDITf 50279
#define SHAPER_1_CALf 50280
#define SHAPER_1_DCR_FACTORf 50281
#define SHAPER_1_DELAYf 50282
#define SHAPER_1_MAX_CREDITf 50283
#define SHAPER_2_CALf 50284
#define SHAPER_2_DCR_FACTORf 50285
#define SHAPER_2_DELAYf 50286
#define SHAPER_2_MAX_CREDITf 50287
#define SHAPER_3_CALf 50288
#define SHAPER_3_DCR_FACTORf 50289
#define SHAPER_3_DELAYf 50290
#define SHAPER_3_MAX_CREDITf 50291
#define SHAPER_4_CALf 50292
#define SHAPER_4_DCR_FACTORf 50293
#define SHAPER_4_DELAYf 50294
#define SHAPER_4_JITTER_MASKf 50295
#define SHAPER_4_MAX_CREDITf 50296
#define SHAPER_4_SLOW_START_CAL_0f 50297
#define SHAPER_4_SLOW_START_CAL_1f 50298
#define SHAPER_4_SLOW_START_CFG_TIMER_PERIOD_0f 50299
#define SHAPER_4_SLOW_START_CFG_TIMER_PERIOD_1f 50300
#define SHAPER_4_SLOW_START_DELAY_0f 50301
#define SHAPER_4_SLOW_START_DELAY_1f 50302
#define SHAPER_4_SLOW_START_ENABLEf 50303
#define SHAPER_4_TRAFFIC_JITTER_ENf 50304
#define SHAPER_5_CALf 50305
#define SHAPER_5_DCR_FACTORf 50306
#define SHAPER_5_DELAYf 50307
#define SHAPER_5_JITTER_MASKf 50308
#define SHAPER_5_MAX_CREDITf 50309
#define SHAPER_5_SLOW_START_CAL_0f 50310
#define SHAPER_5_SLOW_START_CAL_1f 50311
#define SHAPER_5_SLOW_START_CFG_TIMER_PERIOD_0f 50312
#define SHAPER_5_SLOW_START_CFG_TIMER_PERIOD_1f 50313
#define SHAPER_5_SLOW_START_DELAY_0f 50314
#define SHAPER_5_SLOW_START_DELAY_1f 50315
#define SHAPER_5_SLOW_START_ENABLEf 50316
#define SHAPER_5_TRAFFIC_JITTER_ENf 50317
#define SHAPER_6_CALf 50318
#define SHAPER_6_DCR_FACTORf 50319
#define SHAPER_6_DELAYf 50320
#define SHAPER_6_MAX_CREDITf 50321
#define SHAPER_7_CALf 50322
#define SHAPER_7_DCR_FACTORf 50323
#define SHAPER_7_DELAYf 50324
#define SHAPER_7_MAX_CREDITf 50325
#define SHAPER_8_CALf 50326
#define SHAPER_8_DELAYf 50327
#define SHAPER_8_MAX_CREDITf 50328
#define SHAPER_ACKf 50329
#define SHAPER_BACKPRESSUREf 50330
#define SHAPER_CELL_HDR_DIFFf 50331
#define SHAPER_CONTROLf 50332
#define SHAPER_ENf 50333
#define SHAPER_ENABLEf 50334
#define SHAPER_EVENT_FIFO_DEPTHf 50335
#define SHAPER_EVENT_FIFO_FULL_HALT_ENf 50336
#define SHAPER_FILL_THRESH_HIT_HALT_ENf 50337
#define SHAPER_FORCE_BACKPRESSURE_FROM_QPPf 50338
#define SHAPER_IDf 50339
#define SHAPER_LOW_PRIf 50340
#define SHAPER_MAP_CH_ARB_TO_IFCf 50341
#define SHAPER_MAXBURST_EXPf 50342
#define SHAPER_MAXBURST_MANTf 50343
#define SHAPER_MAX_BUCKET_OVERFLOWf 50344
#define SHAPER_MAX_BUCKET_OVERFLOW_MASKf 50345
#define SHAPER_MAX_COSf 50346
#define SHAPER_MAX_PORT_NUMf 50347
#define SHAPER_MIN_BUCKET_OVERFLOWf 50348
#define SHAPER_MIN_BUCKET_OVERFLOW_MASKf 50349
#define SHAPER_MIN_COSf 50350
#define SHAPER_MIN_PORT_NUMf 50351
#define SHAPER_PACKET_RATE_CONSTf 50352
#define SHAPER_RATE_EXPf 50353
#define SHAPER_RATE_MANTf 50354
#define SHAPER_REFRESH_ENf 50355
#define SHAPER_REQf 50356
#define SHAPER_SLOW_RATE_1f 50357
#define SHAPER_SLOW_RATE_2f 50358
#define SHAPE_CHANGE_SOONf 50359
#define SHAPE_LOOP_SIZE_EXP1f 50360
#define SHAPE_LOOP_SIZE_EXP2f 50361
#define SHAPE_RATE_EXPf 50362
#define SHAPE_RATE_MANTf 50363
#define SHAPE_THRESH_EXPf 50364
#define SHAPE_THRESH_MANTf 50365
#define SHAPE_WORKINGf 50366
#define SHAPING_BUS_LENGTH_ADJf 50367
#define SHAREDf 50368
#define SHARED0f 50369
#define SHARED1f 50370
#define SHARED_ALPHAf 50371
#define SHARED_ATTRIBUTE_IGNOREf 50372
#define SHARED_ATTRIBUTE_INVALf 50373
#define SHARED_BFIDf 50374
#define SHARED_CELLf 50375
#define SHARED_COUNTf 50376
#define SHARED_FRAG_ID_ENABLEf 50377
#define SHARED_ID_ENABLEf 50378
#define SHARED_LIMITf 50379
#define SHARED_LIMIT_ADDRf 50380
#define SHARED_LIMIT_DCMf 50381
#define SHARED_LIMIT_ENABLEf 50382
#define SHARED_LIMIT_HITf 50383
#define SHARED_LIMIT_PMf 50384
#define SHARED_LIMIT_TMf 50385
#define SHARED_MAX_USAGEf 50386
#define SHARED_METER_PAIR_INDEXf 50387
#define SHARED_METER_PAIR_MODEf 50388
#define SHARED_METER_PAIR_POOL_INDEXf 50389
#define SHARED_METER_PAIR_POOL_NUMBERf 50390
#define SHARED_METER_PAIR_POOL_RESERVED_0f 50391
#define SHARED_METER_PAIR_POOL_RESERVED_1f 50392
#define SHARED_METER_SETf 50393
#define SHARED_METER_SET_ENABLEf 50394
#define SHARED_PKTf 50395
#define SHARED_POOL_SIZEf 50396
#define SHARED_RED_LIMITf 50397
#define SHARED_REG_ACC_DONEf 50398
#define SHARED_RESUMEf 50399
#define SHARED_RESUME_LIMITf 50400
#define SHARED_TABLE_IPMC_SIZEf 50401
#define SHARED_TABLE_L2MC_SIZEf 50402
#define SHARED_USE_COUNTf 50403
#define SHARED_YELLOW_LIMITf 50404
#define SHARING_FLAGf 50405
#define SHC_PAR_ERRORf 50406
#define SHC_PAR_ERROR_INITf 50407
#define SHC_PAR_ERROR_MASKf 50408
#define SHDDECCMASKf 50409
#define SHDD_1B_ECC_ERROR_INITf 50410
#define SHDD_2B_ECC_ERROR_INITf 50411
#define SHDD_ECC_ERRORf 50412
#define SHDD_ECC_ERROR_FIXEDf 50413
#define SHDD_ECC_ERROR_FIXED_MASKf 50414
#define SHDD_ECC_ERROR_MASKf 50415
#define SHDSECCMASKf 50416
#define SHDS_PAR_ERRORf 50417
#define SHDS_PAR_ERROR_INITf 50418
#define SHDS_PAR_ERROR_MASKf 50419
#define SHIFTf 50420
#define SHIFT_GT_FRAMELENf 50421
#define SHIFT_GT_FRAMELEN_DISINTf 50422
#define SHIFT_GT_HDR_RECORDf 50423
#define SHIFT_GT_HDR_RECORD_DISINTf 50424
#define SHIFT_SEG0f 50425
#define SHIFT_SEG1f 50426
#define SHIFT_SEG10f 50427
#define SHIFT_SEG11f 50428
#define SHIFT_SEG12f 50429
#define SHIFT_SEG13f 50430
#define SHIFT_SEG14f 50431
#define SHIFT_SEG15f 50432
#define SHIFT_SEG16f 50433
#define SHIFT_SEG17f 50434
#define SHIFT_SEG18f 50435
#define SHIFT_SEG19f 50436
#define SHIFT_SEG2f 50437
#define SHIFT_SEG20f 50438
#define SHIFT_SEG21f 50439
#define SHIFT_SEG22f 50440
#define SHIFT_SEG23f 50441
#define SHIFT_SEG24f 50442
#define SHIFT_SEG25f 50443
#define SHIFT_SEG26f 50444
#define SHIFT_SEG27f 50445
#define SHIFT_SEG28f 50446
#define SHIFT_SEG29f 50447
#define SHIFT_SEG3f 50448
#define SHIFT_SEG30f 50449
#define SHIFT_SEG31f 50450
#define SHIFT_SEG4f 50451
#define SHIFT_SEG5f 50452
#define SHIFT_SEG6f 50453
#define SHIFT_SEG7f 50454
#define SHIFT_SEG8f 50455
#define SHIFT_SEG9f 50456
#define SHIFT_SELECTf 50457
#define SHIM_ERROR_INTERRUPT_ENABLEf 50458
#define SHORT_QNTAf 50459
#define SHOW_CUR_CNTf 50460
#define SHOW_CUR_COUNTf 50461
#define SHPFLOWBADPARAMSf 50462
#define SHPFLOWBADPARAMSMASKf 50463
#define SHPFLOWIDf 50464
#define SHP_FLOW_BAD_PARAMSf 50465
#define SHP_FLOW_BAD_PARAMS_MASKf 50466
#define SHP_FLOW_IDf 50467
#define SHRCELL_LMTf 50468
#define SHRCNTf 50469
#define SHRLMTf 50470
#define SHRLMTPKTf 50471
#define SHRMAXf 50472
#define SHRPKT_LMTf 50473
#define SHR_LMTf 50474
#define SHR_TDM0f 50475
#define SHR_TDM1f 50476
#define SHUTDOWNf 50477
#define SH_PRUNE_ENABLEf 50478
#define SIf 50479
#define SICKY_PIPEf 50480
#define SIGDETBKTRSTENAf 50481
#define SIGNf 50482
#define SIGNATUREf 50483
#define SIGNATURE_IDf 50484
#define SIGN_BITf 50485
#define SIGN_BIT_FOR_P_WERR_MAX_SC_NEXTf 50486
#define SIG_DETf 50487
#define SIG_DET_BKT_RST_ENAf 50488
#define SIMPLE_RR_ALL_LINKSf 50489
#define SIM_PAR_ERRORf 50490
#define SIM_PAR_ERROR_MASKf 50491
#define SINDEXf 50492
#define SINGLEBITKILLf 50493
#define SINGLEERRCNTf 50494
#define SINGLE_BIT_ERRf 50495
#define SINGLE_BIT_ERR0f 50496
#define SINGLE_BIT_ERR1f 50497
#define SINGLE_BIT_ERR2f 50498
#define SINGLE_BIT_ERR3f 50499
#define SINGLE_CYCLEf 50500
#define SINGLE_ERR_CNTf 50501
#define SINGLE_FABRIC_CONTEXTf 50502
#define SINGLE_PIPE_FIFO_SHARING_ENf 50503
#define SINGLE_PORT_TX_CREDITSf 50504
#define SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIREf 50505
#define SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIRE_MASKf 50506
#define SIPf 50507
#define SIP_HIf 50508
#define SIP_LOWf 50509
#define SIP_MASKf 50510
#define SIRIUS__CHIP_RST_Nf 50511
#define SIRIUS__XP4_RST_Lf 50512
#define SIRIUS__XP5_5ST_Lf 50513
#define SIRIUS__XP6_RST_Lf 50514
#define SIRIUS__XP7_RST_Lf 50515
#define SIRIUS_PARSER_DISABLEf 50516
#define SIRIUS_Q_TAGf 50517
#define SIRUS_Q_TAGf 50518
#define SISTER_SPACINGf 50519
#define SITB_SELf 50520
#define SITB_SEL0f 50521
#define SITB_SEL1f 50522
#define SIT_ICFI_ACTIONf 50523
#define SIT_IPRI_ACTIONf 50524
#define SIT_ITAG_ACTIONf 50525
#define SIT_NOVT_VPRI_ACTIONf 50526
#define SIT_NOVT_VTAG_ACTIONf 50527
#define SIT_OCFI_ACTIONf 50528
#define SIT_OPRI_ACTIONf 50529
#define SIT_OTAG_ACTIONf 50530
#define SIT_PITAG_ACTIONf 50531
#define SIT_VT_VPRI_ACTIONf 50532
#define SIT_VT_VTAG_ACTIONf 50533
#define SIZEf 50534
#define SIZE_Af 50535
#define SIZE_Bf 50536
#define SIZE_BASEf 50537
#define SIZE_SRCf 50538
#define SI_SC_RX_PORT0_CAPTf 50539
#define SI_SC_RX_PORT0_MASKf 50540
#define SI_SC_RX_PORT0_STATUSf 50541
#define SI_SC_RX_PORT0_STATUS_DISINTf 50542
#define SI_SC_RX_PORT0_VALUEf 50543
#define SI_SC_RX_PORT1_CAPTf 50544
#define SI_SC_RX_PORT1_MASKf 50545
#define SI_SC_RX_PORT1_STATUSf 50546
#define SI_SC_RX_PORT1_STATUS_DISINTf 50547
#define SI_SC_RX_PORT1_VALUEf 50548
#define SK00_PARITY_FLIPf 50549
#define SK00_STATUSf 50550
#define SK00_STATUS_DISINTf 50551
#define SK01_PARITY_FLIPf 50552
#define SK01_STATUSf 50553
#define SK01_STATUS_DISINTf 50554
#define SK10_PARITY_FLIPf 50555
#define SK10_STATUSf 50556
#define SK10_STATUS_DISINTf 50557
#define SK11_PARITY_FLIPf 50558
#define SK11_STATUSf 50559
#define SK11_STATUS_DISINTf 50560
#define SKEW_VIOLATION_CH_EN_CNT_Af 50561
#define SKEW_VIOLATION_CH_EN_CNT_Bf 50562
#define SKEW_VIOLATION_ERR_Af 50563
#define SKEW_VIOLATION_ERR_A_DINSTf 50564
#define SKEW_VIOLATION_ERR_Bf 50565
#define SKEW_VIOLATION_ERR_B_DINSTf 50566
#define SKEW_VIOLATION_MEM_Af 50567
#define SKEW_VIOLATION_MEM_Bf 50568
#define SKEW_VIOLATION_PKLT_NUM_Af 50569
#define SKEW_VIOLATION_PKLT_NUM_Bf 50570
#define SKEYIf 50571
#define SKEYI_MASKf 50572
#define SKEYOf 50573
#define SKEYO_LENf 50574
#define SKEYO_LEN_MASKf 50575
#define SKEYO_MASKf 50576
#define SKIDMARKERf 50577
#define SKIPf 50578
#define SKIP_CRCf 50579
#define SKIP_CRC0f 50580
#define SKIP_CRC1f 50581
#define SKIP_CRC2f 50582
#define SKIP_ETHERNETf 50583
#define SKIP_ETHERNET_UPDATE_IN_RIFf 50584
#define SKIP_F_STAT_REGf 50585
#define SKIP_L_STAT_REGf 50586
#define SKIP_MRSf 50587
#define SKIP_NULL_ENABLEf 50588
#define SKIP_NUM_BYTESf 50589
#define SKIP_NUM_BYTES0f 50590
#define SKIP_NUM_BYTES1f 50591
#define SKIP_NUM_BYTES2f 50592
#define SKIP_RSTf 50593
#define SKIP_SOME_STAT_REGSf 50594
#define SKIP_STARTf 50595
#define SLAM_DMA_COMPLETEf 50596
#define SLAM_DMA_DONEf 50597
#define SLAM_ENf 50598
#define SLAM_MEMf 50599
#define SLAVE_ABORTf 50600
#define SLAVE_PECf 50601
#define SLAVE_RD_EVENT_ENf 50602
#define SLAVE_RD_STATUSf 50603
#define SLAVE_RX_EVENTf 50604
#define SLAVE_RX_EVENT_ENf 50605
#define SLAVE_RX_FIFO_FLUSHf 50606
#define SLAVE_RX_FIFO_FULLf 50607
#define SLAVE_RX_FIFO_FULL_ENf 50608
#define SLAVE_RX_FIFO_THRESHOLDf 50609
#define SLAVE_RX_PKT_COUNTf 50610
#define SLAVE_RX_THRESHOLD_HITf 50611
#define SLAVE_RX_THRESHOLD_HIT_ENf 50612
#define SLAVE_SMBUS_RD_DATAf 50613
#define SLAVE_SMBUS_WR_DATAf 50614
#define SLAVE_START_BUSYf 50615
#define SLAVE_START_BUSY_COMMANDf 50616
#define SLAVE_START_BUSY_ENf 50617
#define SLAVE_STATEf 50618
#define SLAVE_STATUSf 50619
#define SLAVE_TX_FIFO_FLUSHf 50620
#define SLAVE_TX_UNDERRUN_ENf 50621
#define SLAVE_WR_STATUSf 50622
#define SLBTCMSBf 50623
#define SLDMA_MEM_TMf 50624
#define SLEEPf 50625
#define SLICE0_AUX_TAG_1_SELf 50626
#define SLICE0_AUX_TAG_2_SELf 50627
#define SLICE0_DOUBLE_WIDE_F2_KEY_SELECTf 50628
#define SLICE0_DOUBLE_WIDE_KEY_SELECTf 50629
#define SLICE0_DOUBLE_WIDE_MODEf 50630
#define SLICE0_D_TYPE_SELf 50631
#define SLICE0_F1f 50632
#define SLICE0_F2f 50633
#define SLICE0_F3f 50634
#define SLICE0_F4f 50635
#define SLICE0_FCOE_VSAN_SELf 50636
#define SLICE0_FIELDSf 50637
#define SLICE0_NORMALIZE_IP_ADDRf 50638
#define SLICE0_NORMALIZE_MAC_ADDRf 50639
#define SLICE0_PAIRING_FIXEDf 50640
#define SLICE0_PAIRING_IPBM_F0f 50641
#define SLICE0_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50642
#define SLICE0_RANGE_CHECK_SELf 50643
#define SLICE0_S_TYPE_SELf 50644
#define SLICE10_AUX_TAG_1_SELf 50645
#define SLICE10_AUX_TAG_2_SELf 50646
#define SLICE10_DOUBLE_WIDE_F2_KEY_SELECTf 50647
#define SLICE10_DOUBLE_WIDE_KEY_SELECTf 50648
#define SLICE10_DOUBLE_WIDE_MODEf 50649
#define SLICE10_D_TYPE_SELf 50650
#define SLICE10_F1f 50651
#define SLICE10_F2f 50652
#define SLICE10_F3f 50653
#define SLICE10_F4f 50654
#define SLICE10_FCOE_VSAN_SELf 50655
#define SLICE10_FIELDSf 50656
#define SLICE10_NORMALIZE_IP_ADDRf 50657
#define SLICE10_NORMALIZE_MAC_ADDRf 50658
#define SLICE10_PAIRING_FIXEDf 50659
#define SLICE10_PAIRING_IPBM_F0f 50660
#define SLICE10_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50661
#define SLICE10_RANGE_CHECK_SELf 50662
#define SLICE10_S_TYPE_SELf 50663
#define SLICE11_10_PAIRINGf 50664
#define SLICE11_AUX_TAG_1_SELf 50665
#define SLICE11_AUX_TAG_2_SELf 50666
#define SLICE11_DOUBLE_WIDE_F2_KEY_SELECTf 50667
#define SLICE11_DOUBLE_WIDE_KEY_SELECTf 50668
#define SLICE11_DOUBLE_WIDE_MODEf 50669
#define SLICE11_D_TYPE_SELf 50670
#define SLICE11_F1f 50671
#define SLICE11_F2f 50672
#define SLICE11_F3f 50673
#define SLICE11_F4f 50674
#define SLICE11_FCOE_VSAN_SELf 50675
#define SLICE11_FIELDSf 50676
#define SLICE11_NORMALIZE_IP_ADDRf 50677
#define SLICE11_NORMALIZE_MAC_ADDRf 50678
#define SLICE11_PAIRING_FIXEDf 50679
#define SLICE11_PAIRING_IPBM_F0f 50680
#define SLICE11_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50681
#define SLICE11_RANGE_CHECK_SELf 50682
#define SLICE11_S_TYPE_SELf 50683
#define SLICE12_AUX_TAG_1_SELf 50684
#define SLICE12_AUX_TAG_2_SELf 50685
#define SLICE12_DOUBLE_WIDE_F2_KEY_SELECTf 50686
#define SLICE12_DOUBLE_WIDE_KEY_SELECTf 50687
#define SLICE12_DOUBLE_WIDE_MODEf 50688
#define SLICE12_D_TYPE_SELf 50689
#define SLICE12_F1f 50690
#define SLICE12_F2f 50691
#define SLICE12_F3f 50692
#define SLICE12_F4f 50693
#define SLICE12_FIELDSf 50694
#define SLICE12_NORMALIZE_IP_ADDRf 50695
#define SLICE12_NORMALIZE_MAC_ADDRf 50696
#define SLICE12_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50697
#define SLICE12_RANGE_CHECK_SELf 50698
#define SLICE12_S_TYPE_SELf 50699
#define SLICE13_12_PAIRINGf 50700
#define SLICE13_AUX_TAG_1_SELf 50701
#define SLICE13_AUX_TAG_2_SELf 50702
#define SLICE13_DOUBLE_WIDE_F2_KEY_SELECTf 50703
#define SLICE13_DOUBLE_WIDE_KEY_SELECTf 50704
#define SLICE13_DOUBLE_WIDE_MODEf 50705
#define SLICE13_D_TYPE_SELf 50706
#define SLICE13_F1f 50707
#define SLICE13_F2f 50708
#define SLICE13_F3f 50709
#define SLICE13_F4f 50710
#define SLICE13_FIELDSf 50711
#define SLICE13_NORMALIZE_IP_ADDRf 50712
#define SLICE13_NORMALIZE_MAC_ADDRf 50713
#define SLICE13_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50714
#define SLICE13_RANGE_CHECK_SELf 50715
#define SLICE13_S_TYPE_SELf 50716
#define SLICE14_AUX_TAG_1_SELf 50717
#define SLICE14_AUX_TAG_2_SELf 50718
#define SLICE14_DOUBLE_WIDE_F2_KEY_SELECTf 50719
#define SLICE14_DOUBLE_WIDE_KEY_SELECTf 50720
#define SLICE14_DOUBLE_WIDE_MODEf 50721
#define SLICE14_D_TYPE_SELf 50722
#define SLICE14_F1f 50723
#define SLICE14_F2f 50724
#define SLICE14_F3f 50725
#define SLICE14_F4f 50726
#define SLICE14_FIELDSf 50727
#define SLICE14_NORMALIZE_IP_ADDRf 50728
#define SLICE14_NORMALIZE_MAC_ADDRf 50729
#define SLICE14_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50730
#define SLICE14_RANGE_CHECK_SELf 50731
#define SLICE14_S_TYPE_SELf 50732
#define SLICE15_14_PAIRINGf 50733
#define SLICE15_AUX_TAG_1_SELf 50734
#define SLICE15_AUX_TAG_2_SELf 50735
#define SLICE15_DOUBLE_WIDE_F2_KEY_SELECTf 50736
#define SLICE15_DOUBLE_WIDE_KEY_SELECTf 50737
#define SLICE15_DOUBLE_WIDE_MODEf 50738
#define SLICE15_D_TYPE_SELf 50739
#define SLICE15_F1f 50740
#define SLICE15_F2f 50741
#define SLICE15_F3f 50742
#define SLICE15_F4f 50743
#define SLICE15_FIELDSf 50744
#define SLICE15_NORMALIZE_IP_ADDRf 50745
#define SLICE15_NORMALIZE_MAC_ADDRf 50746
#define SLICE15_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50747
#define SLICE15_RANGE_CHECK_SELf 50748
#define SLICE15_S_TYPE_SELf 50749
#define SLICE1_0_PAIRINGf 50750
#define SLICE1_AUX_TAG_1_SELf 50751
#define SLICE1_AUX_TAG_2_SELf 50752
#define SLICE1_DOUBLE_WIDE_F2_KEY_SELECTf 50753
#define SLICE1_DOUBLE_WIDE_KEY_SELECTf 50754
#define SLICE1_DOUBLE_WIDE_MODEf 50755
#define SLICE1_D_TYPE_SELf 50756
#define SLICE1_F1f 50757
#define SLICE1_F2f 50758
#define SLICE1_F3f 50759
#define SLICE1_F4f 50760
#define SLICE1_FCOE_VSAN_SELf 50761
#define SLICE1_FIELDSf 50762
#define SLICE1_NORMALIZE_IP_ADDRf 50763
#define SLICE1_NORMALIZE_MAC_ADDRf 50764
#define SLICE1_PAIRING_FIXEDf 50765
#define SLICE1_PAIRING_IPBM_F0f 50766
#define SLICE1_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50767
#define SLICE1_RANGE_CHECK_SELf 50768
#define SLICE1_S_TYPE_SELf 50769
#define SLICE2_AUX_TAG_1_SELf 50770
#define SLICE2_AUX_TAG_2_SELf 50771
#define SLICE2_DOUBLE_WIDE_F2_KEY_SELECTf 50772
#define SLICE2_DOUBLE_WIDE_KEY_SELECTf 50773
#define SLICE2_DOUBLE_WIDE_MODEf 50774
#define SLICE2_D_TYPE_SELf 50775
#define SLICE2_F1f 50776
#define SLICE2_F2f 50777
#define SLICE2_F3f 50778
#define SLICE2_F4f 50779
#define SLICE2_FCOE_VSAN_SELf 50780
#define SLICE2_FIELDSf 50781
#define SLICE2_NORMALIZE_IP_ADDRf 50782
#define SLICE2_NORMALIZE_MAC_ADDRf 50783
#define SLICE2_PAIRING_FIXEDf 50784
#define SLICE2_PAIRING_IPBM_F0f 50785
#define SLICE2_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50786
#define SLICE2_RANGE_CHECK_SELf 50787
#define SLICE2_S_TYPE_SELf 50788
#define SLICE3_2_PAIRINGf 50789
#define SLICE3_AUX_TAG_1_SELf 50790
#define SLICE3_AUX_TAG_2_SELf 50791
#define SLICE3_DOUBLE_WIDE_F2_KEY_SELECTf 50792
#define SLICE3_DOUBLE_WIDE_KEY_SELECTf 50793
#define SLICE3_DOUBLE_WIDE_MODEf 50794
#define SLICE3_D_TYPE_SELf 50795
#define SLICE3_F1f 50796
#define SLICE3_F2f 50797
#define SLICE3_F3f 50798
#define SLICE3_F4f 50799
#define SLICE3_FCOE_VSAN_SELf 50800
#define SLICE3_FIELDSf 50801
#define SLICE3_NORMALIZE_IP_ADDRf 50802
#define SLICE3_NORMALIZE_MAC_ADDRf 50803
#define SLICE3_PAIRING_FIXEDf 50804
#define SLICE3_PAIRING_IPBM_F0f 50805
#define SLICE3_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50806
#define SLICE3_RANGE_CHECK_SELf 50807
#define SLICE3_S_TYPE_SELf 50808
#define SLICE4_AUX_TAG_1_SELf 50809
#define SLICE4_AUX_TAG_2_SELf 50810
#define SLICE4_DOUBLE_WIDE_F2_KEY_SELECTf 50811
#define SLICE4_DOUBLE_WIDE_KEY_SELECTf 50812
#define SLICE4_DOUBLE_WIDE_MODEf 50813
#define SLICE4_D_TYPE_SELf 50814
#define SLICE4_F1f 50815
#define SLICE4_F2f 50816
#define SLICE4_F3f 50817
#define SLICE4_F4f 50818
#define SLICE4_FCOE_VSAN_SELf 50819
#define SLICE4_FIELDSf 50820
#define SLICE4_NORMALIZE_IP_ADDRf 50821
#define SLICE4_NORMALIZE_MAC_ADDRf 50822
#define SLICE4_PAIRING_FIXEDf 50823
#define SLICE4_PAIRING_IPBM_F0f 50824
#define SLICE4_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50825
#define SLICE4_RANGE_CHECK_SELf 50826
#define SLICE4_S_TYPE_SELf 50827
#define SLICE5_4_PAIRINGf 50828
#define SLICE5_AUX_TAG_1_SELf 50829
#define SLICE5_AUX_TAG_2_SELf 50830
#define SLICE5_DOUBLE_WIDE_F2_KEY_SELECTf 50831
#define SLICE5_DOUBLE_WIDE_KEY_SELECTf 50832
#define SLICE5_DOUBLE_WIDE_MODEf 50833
#define SLICE5_D_TYPE_SELf 50834
#define SLICE5_F1f 50835
#define SLICE5_F2f 50836
#define SLICE5_F3f 50837
#define SLICE5_F4f 50838
#define SLICE5_FCOE_VSAN_SELf 50839
#define SLICE5_FIELDSf 50840
#define SLICE5_NORMALIZE_IP_ADDRf 50841
#define SLICE5_NORMALIZE_MAC_ADDRf 50842
#define SLICE5_PAIRING_FIXEDf 50843
#define SLICE5_PAIRING_IPBM_F0f 50844
#define SLICE5_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50845
#define SLICE5_RANGE_CHECK_SELf 50846
#define SLICE5_S_TYPE_SELf 50847
#define SLICE6_AUX_TAG_1_SELf 50848
#define SLICE6_AUX_TAG_2_SELf 50849
#define SLICE6_DOUBLE_WIDE_F2_KEY_SELECTf 50850
#define SLICE6_DOUBLE_WIDE_KEY_SELECTf 50851
#define SLICE6_DOUBLE_WIDE_MODEf 50852
#define SLICE6_D_TYPE_SELf 50853
#define SLICE6_F1f 50854
#define SLICE6_F2f 50855
#define SLICE6_F3f 50856
#define SLICE6_F4f 50857
#define SLICE6_FCOE_VSAN_SELf 50858
#define SLICE6_FIELDSf 50859
#define SLICE6_NORMALIZE_IP_ADDRf 50860
#define SLICE6_NORMALIZE_MAC_ADDRf 50861
#define SLICE6_PAIRING_FIXEDf 50862
#define SLICE6_PAIRING_IPBM_F0f 50863
#define SLICE6_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50864
#define SLICE6_RANGE_CHECK_SELf 50865
#define SLICE6_S_TYPE_SELf 50866
#define SLICE7_6_PAIRINGf 50867
#define SLICE7_AUX_TAG_1_SELf 50868
#define SLICE7_AUX_TAG_2_SELf 50869
#define SLICE7_DOUBLE_WIDE_F2_KEY_SELECTf 50870
#define SLICE7_DOUBLE_WIDE_KEY_SELECTf 50871
#define SLICE7_DOUBLE_WIDE_MODEf 50872
#define SLICE7_D_TYPE_SELf 50873
#define SLICE7_F1f 50874
#define SLICE7_F2f 50875
#define SLICE7_F3f 50876
#define SLICE7_F4f 50877
#define SLICE7_FCOE_VSAN_SELf 50878
#define SLICE7_FIELDSf 50879
#define SLICE7_NORMALIZE_IP_ADDRf 50880
#define SLICE7_NORMALIZE_MAC_ADDRf 50881
#define SLICE7_PAIRING_FIXEDf 50882
#define SLICE7_PAIRING_IPBM_F0f 50883
#define SLICE7_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50884
#define SLICE7_RANGE_CHECK_SELf 50885
#define SLICE7_S_TYPE_SELf 50886
#define SLICE8_AUX_TAG_1_SELf 50887
#define SLICE8_AUX_TAG_2_SELf 50888
#define SLICE8_DOUBLE_WIDE_F2_KEY_SELECTf 50889
#define SLICE8_DOUBLE_WIDE_KEY_SELECTf 50890
#define SLICE8_DOUBLE_WIDE_MODEf 50891
#define SLICE8_D_TYPE_SELf 50892
#define SLICE8_F1f 50893
#define SLICE8_F2f 50894
#define SLICE8_F3f 50895
#define SLICE8_F4f 50896
#define SLICE8_FCOE_VSAN_SELf 50897
#define SLICE8_FIELDSf 50898
#define SLICE8_NORMALIZE_IP_ADDRf 50899
#define SLICE8_NORMALIZE_MAC_ADDRf 50900
#define SLICE8_PAIRING_FIXEDf 50901
#define SLICE8_PAIRING_IPBM_F0f 50902
#define SLICE8_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50903
#define SLICE8_RANGE_CHECK_SELf 50904
#define SLICE8_S_TYPE_SELf 50905
#define SLICE9_8_PAIRINGf 50906
#define SLICE9_AUX_TAG_1_SELf 50907
#define SLICE9_AUX_TAG_2_SELf 50908
#define SLICE9_DOUBLE_WIDE_F2_KEY_SELECTf 50909
#define SLICE9_DOUBLE_WIDE_KEY_SELECTf 50910
#define SLICE9_DOUBLE_WIDE_MODEf 50911
#define SLICE9_D_TYPE_SELf 50912
#define SLICE9_F1f 50913
#define SLICE9_F2f 50914
#define SLICE9_F3f 50915
#define SLICE9_F4f 50916
#define SLICE9_FCOE_VSAN_SELf 50917
#define SLICE9_FIELDSf 50918
#define SLICE9_NORMALIZE_IP_ADDRf 50919
#define SLICE9_NORMALIZE_MAC_ADDRf 50920
#define SLICE9_PAIRING_FIXEDf 50921
#define SLICE9_PAIRING_IPBM_F0f 50922
#define SLICE9_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 50923
#define SLICE9_RANGE_CHECK_SELf 50924
#define SLICE9_S_TYPE_SELf 50925
#define SLICE_0f 50926
#define SLICE_0_DOS_ATTACK_ENABLEf 50927
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 50928
#define SLICE_0_DOUBLE_WIDE_MODEf 50929
#define SLICE_0_DST_CLASS_ID_SELf 50930
#define SLICE_0_ENABLEf 50931
#define SLICE_0_F1f 50932
#define SLICE_0_F2f 50933
#define SLICE_0_F3f 50934
#define SLICE_0_F4f 50935
#define SLICE_0_INTERFACE_CLASS_ID_SELf 50936
#define SLICE_0_IPV6_KEY_MODEf 50937
#define SLICE_0_IP_FIELD_SELECTf 50938
#define SLICE_0_Lf 50939
#define SLICE_0_LOWER_TMf 50940
#define SLICE_0_LOWER_TM_9_8f 50941
#define SLICE_0_MODEf 50942
#define SLICE_0_PDAf 50943
#define SLICE_0_PMf 50944
#define SLICE_0_SOURCE_TYPE_SELf 50945
#define SLICE_0_SRC_CLASS_ID_SELf 50946
#define SLICE_0_S_TYPE_SELf 50947
#define SLICE_0_TCP_FN_SELf 50948
#define SLICE_0_TMf 50949
#define SLICE_0_TM_9_8f 50950
#define SLICE_0_TOS_FN_SELf 50951
#define SLICE_0_TTL_FN_SELf 50952
#define SLICE_0_Uf 50953
#define SLICE_0_UPPER_TMf 50954
#define SLICE_0_UPPER_TM_9_8f 50955
#define SLICE_0_WWf 50956
#define SLICE_1f 50957
#define SLICE_10f 50958
#define SLICE_10_DST_CLASS_ID_SELf 50959
#define SLICE_10_ENABLEf 50960
#define SLICE_10_F1f 50961
#define SLICE_10_F4f 50962
#define SLICE_10_INTERFACE_CLASS_ID_SELf 50963
#define SLICE_10_ISO_PDf 50964
#define SLICE_10_LOWER_TM_9_8f 50965
#define SLICE_10_MODEf 50966
#define SLICE_10_PDAf 50967
#define SLICE_10_PSM_VDDf 50968
#define SLICE_10_SRC_CLASS_ID_SELf 50969
#define SLICE_10_TCP_FN_SELf 50970
#define SLICE_10_TMf 50971
#define SLICE_10_TOS_FN_SELf 50972
#define SLICE_10_TTL_FN_SELf 50973
#define SLICE_10_UPPER_TM_9_8f 50974
#define SLICE_11f 50975
#define SLICE_11_DST_CLASS_ID_SELf 50976
#define SLICE_11_ENABLEf 50977
#define SLICE_11_F1f 50978
#define SLICE_11_F4f 50979
#define SLICE_11_INTERFACE_CLASS_ID_SELf 50980
#define SLICE_11_ISO_PDf 50981
#define SLICE_11_LOWER_TM_9_8f 50982
#define SLICE_11_MODEf 50983
#define SLICE_11_PDAf 50984
#define SLICE_11_PSM_VDDf 50985
#define SLICE_11_SRC_CLASS_ID_SELf 50986
#define SLICE_11_TCP_FN_SELf 50987
#define SLICE_11_TMf 50988
#define SLICE_11_TOS_FN_SELf 50989
#define SLICE_11_TTL_FN_SELf 50990
#define SLICE_11_UPPER_TM_9_8f 50991
#define SLICE_12f 50992
#define SLICE_12_DST_CLASS_ID_SELf 50993
#define SLICE_12_ENABLEf 50994
#define SLICE_12_F1f 50995
#define SLICE_12_F4f 50996
#define SLICE_12_INTERFACE_CLASS_ID_SELf 50997
#define SLICE_12_ISO_PDf 50998
#define SLICE_12_LOWER_TM_9_8f 50999
#define SLICE_12_MODEf 51000
#define SLICE_12_PDAf 51001
#define SLICE_12_PSM_VDDf 51002
#define SLICE_12_SRC_CLASS_ID_SELf 51003
#define SLICE_12_TCP_FN_SELf 51004
#define SLICE_12_TMf 51005
#define SLICE_12_TOS_FN_SELf 51006
#define SLICE_12_TTL_FN_SELf 51007
#define SLICE_12_UPPER_TM_9_8f 51008
#define SLICE_13f 51009
#define SLICE_13_DST_CLASS_ID_SELf 51010
#define SLICE_13_ENABLEf 51011
#define SLICE_13_F1f 51012
#define SLICE_13_F4f 51013
#define SLICE_13_INTERFACE_CLASS_ID_SELf 51014
#define SLICE_13_ISO_PDf 51015
#define SLICE_13_LOWER_TM_9_8f 51016
#define SLICE_13_MODEf 51017
#define SLICE_13_PDAf 51018
#define SLICE_13_PSM_VDDf 51019
#define SLICE_13_SRC_CLASS_ID_SELf 51020
#define SLICE_13_TCP_FN_SELf 51021
#define SLICE_13_TMf 51022
#define SLICE_13_TOS_FN_SELf 51023
#define SLICE_13_TTL_FN_SELf 51024
#define SLICE_13_UPPER_TM_9_8f 51025
#define SLICE_14f 51026
#define SLICE_14_DST_CLASS_ID_SELf 51027
#define SLICE_14_ENABLEf 51028
#define SLICE_14_F1f 51029
#define SLICE_14_F4f 51030
#define SLICE_14_INTERFACE_CLASS_ID_SELf 51031
#define SLICE_14_ISO_PDf 51032
#define SLICE_14_LOWER_TM_9_8f 51033
#define SLICE_14_MODEf 51034
#define SLICE_14_PDAf 51035
#define SLICE_14_PSM_VDDf 51036
#define SLICE_14_SRC_CLASS_ID_SELf 51037
#define SLICE_14_TCP_FN_SELf 51038
#define SLICE_14_TMf 51039
#define SLICE_14_TOS_FN_SELf 51040
#define SLICE_14_TTL_FN_SELf 51041
#define SLICE_14_UPPER_TM_9_8f 51042
#define SLICE_15f 51043
#define SLICE_15_DST_CLASS_ID_SELf 51044
#define SLICE_15_ENABLEf 51045
#define SLICE_15_F1f 51046
#define SLICE_15_F4f 51047
#define SLICE_15_INTERFACE_CLASS_ID_SELf 51048
#define SLICE_15_ISO_PDf 51049
#define SLICE_15_LOWER_TM_9_8f 51050
#define SLICE_15_MODEf 51051
#define SLICE_15_PDAf 51052
#define SLICE_15_PSM_VDDf 51053
#define SLICE_15_SRC_CLASS_ID_SELf 51054
#define SLICE_15_TCP_FN_SELf 51055
#define SLICE_15_TMf 51056
#define SLICE_15_TOS_FN_SELf 51057
#define SLICE_15_TTL_FN_SELf 51058
#define SLICE_15_UPPER_TM_9_8f 51059
#define SLICE_16_ENABLEf 51060
#define SLICE_17_ENABLEf 51061
#define SLICE_1_DOS_ATTACK_ENABLEf 51062
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 51063
#define SLICE_1_DOUBLE_WIDE_MODEf 51064
#define SLICE_1_DST_CLASS_ID_SELf 51065
#define SLICE_1_ENABLEf 51066
#define SLICE_1_F1f 51067
#define SLICE_1_F2f 51068
#define SLICE_1_F3f 51069
#define SLICE_1_F4f 51070
#define SLICE_1_INTERFACE_CLASS_ID_SELf 51071
#define SLICE_1_IPV6_KEY_MODEf 51072
#define SLICE_1_IP_FIELD_SELECTf 51073
#define SLICE_1_Lf 51074
#define SLICE_1_LOWER_TMf 51075
#define SLICE_1_LOWER_TM_9_8f 51076
#define SLICE_1_MODEf 51077
#define SLICE_1_PDAf 51078
#define SLICE_1_PMf 51079
#define SLICE_1_SOURCE_TYPE_SELf 51080
#define SLICE_1_SRC_CLASS_ID_SELf 51081
#define SLICE_1_S_TYPE_SELf 51082
#define SLICE_1_TCP_FN_SELf 51083
#define SLICE_1_TMf 51084
#define SLICE_1_TM_9_8f 51085
#define SLICE_1_TOS_FN_SELf 51086
#define SLICE_1_TTL_FN_SELf 51087
#define SLICE_1_Uf 51088
#define SLICE_1_UPPER_TMf 51089
#define SLICE_1_UPPER_TM_9_8f 51090
#define SLICE_1_WWf 51091
#define SLICE_2f 51092
#define SLICE_2_DOS_ATTACK_ENABLEf 51093
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 51094
#define SLICE_2_DOUBLE_WIDE_MODEf 51095
#define SLICE_2_DST_CLASS_ID_SELf 51096
#define SLICE_2_ENABLEf 51097
#define SLICE_2_F1f 51098
#define SLICE_2_F2f 51099
#define SLICE_2_F3f 51100
#define SLICE_2_F4f 51101
#define SLICE_2_INTERFACE_CLASS_ID_SELf 51102
#define SLICE_2_IPV6_KEY_MODEf 51103
#define SLICE_2_IP_FIELD_SELECTf 51104
#define SLICE_2_Lf 51105
#define SLICE_2_LOWER_TMf 51106
#define SLICE_2_LOWER_TM_9_8f 51107
#define SLICE_2_MODEf 51108
#define SLICE_2_PDAf 51109
#define SLICE_2_PMf 51110
#define SLICE_2_SOURCE_TYPE_SELf 51111
#define SLICE_2_SRC_CLASS_ID_SELf 51112
#define SLICE_2_S_TYPE_SELf 51113
#define SLICE_2_TCP_FN_SELf 51114
#define SLICE_2_TMf 51115
#define SLICE_2_TM_9_8f 51116
#define SLICE_2_TOS_FN_SELf 51117
#define SLICE_2_TTL_FN_SELf 51118
#define SLICE_2_Uf 51119
#define SLICE_2_UPPER_TMf 51120
#define SLICE_2_UPPER_TM_9_8f 51121
#define SLICE_2_WWf 51122
#define SLICE_3f 51123
#define SLICE_3_0_TMf 51124
#define SLICE_3_DOS_ATTACK_ENABLEf 51125
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 51126
#define SLICE_3_DOUBLE_WIDE_MODEf 51127
#define SLICE_3_DST_CLASS_ID_SELf 51128
#define SLICE_3_ENABLEf 51129
#define SLICE_3_F1f 51130
#define SLICE_3_F2f 51131
#define SLICE_3_F3f 51132
#define SLICE_3_F4f 51133
#define SLICE_3_INTERFACE_CLASS_ID_SELf 51134
#define SLICE_3_IPV6_KEY_MODEf 51135
#define SLICE_3_IP_FIELD_SELECTf 51136
#define SLICE_3_Lf 51137
#define SLICE_3_LOWER_TMf 51138
#define SLICE_3_LOWER_TM_9_8f 51139
#define SLICE_3_MODEf 51140
#define SLICE_3_PDAf 51141
#define SLICE_3_PMf 51142
#define SLICE_3_SOURCE_TYPE_SELf 51143
#define SLICE_3_SRC_CLASS_ID_SELf 51144
#define SLICE_3_S_TYPE_SELf 51145
#define SLICE_3_TCP_FN_SELf 51146
#define SLICE_3_TMf 51147
#define SLICE_3_TM_9_8f 51148
#define SLICE_3_TOS_FN_SELf 51149
#define SLICE_3_TTL_FN_SELf 51150
#define SLICE_3_Uf 51151
#define SLICE_3_UPPER_TMf 51152
#define SLICE_3_UPPER_TM_9_8f 51153
#define SLICE_3_WWf 51154
#define SLICE_4f 51155
#define SLICE_4_DOS_ATTACK_ENABLEf 51156
#define SLICE_4_DST_CLASS_ID_SELf 51157
#define SLICE_4_ENABLEf 51158
#define SLICE_4_F1f 51159
#define SLICE_4_F4f 51160
#define SLICE_4_INTERFACE_CLASS_ID_SELf 51161
#define SLICE_4_LOWER_TM_9_8f 51162
#define SLICE_4_MODEf 51163
#define SLICE_4_PDAf 51164
#define SLICE_4_PMf 51165
#define SLICE_4_SRC_CLASS_ID_SELf 51166
#define SLICE_4_TCP_FN_SELf 51167
#define SLICE_4_TMf 51168
#define SLICE_4_TM_9_8f 51169
#define SLICE_4_TOS_FN_SELf 51170
#define SLICE_4_TTL_FN_SELf 51171
#define SLICE_4_UPPER_TM_9_8f 51172
#define SLICE_5f 51173
#define SLICE_5_DOS_ATTACK_ENABLEf 51174
#define SLICE_5_DST_CLASS_ID_SELf 51175
#define SLICE_5_ENABLEf 51176
#define SLICE_5_F1f 51177
#define SLICE_5_F4f 51178
#define SLICE_5_INTERFACE_CLASS_ID_SELf 51179
#define SLICE_5_LOWER_TM_9_8f 51180
#define SLICE_5_MODEf 51181
#define SLICE_5_PDAf 51182
#define SLICE_5_PMf 51183
#define SLICE_5_SRC_CLASS_ID_SELf 51184
#define SLICE_5_TCP_FN_SELf 51185
#define SLICE_5_TMf 51186
#define SLICE_5_TM_9_8f 51187
#define SLICE_5_TOS_FN_SELf 51188
#define SLICE_5_TTL_FN_SELf 51189
#define SLICE_5_UPPER_TM_9_8f 51190
#define SLICE_6f 51191
#define SLICE_6_DOS_ATTACK_ENABLEf 51192
#define SLICE_6_DST_CLASS_ID_SELf 51193
#define SLICE_6_ENABLEf 51194
#define SLICE_6_F1f 51195
#define SLICE_6_F4f 51196
#define SLICE_6_INTERFACE_CLASS_ID_SELf 51197
#define SLICE_6_LOWER_TM_9_8f 51198
#define SLICE_6_MODEf 51199
#define SLICE_6_PDAf 51200
#define SLICE_6_PMf 51201
#define SLICE_6_SRC_CLASS_ID_SELf 51202
#define SLICE_6_TCP_FN_SELf 51203
#define SLICE_6_TMf 51204
#define SLICE_6_TM_9_8f 51205
#define SLICE_6_TOS_FN_SELf 51206
#define SLICE_6_TTL_FN_SELf 51207
#define SLICE_6_UPPER_TM_9_8f 51208
#define SLICE_7f 51209
#define SLICE_7_4_TMf 51210
#define SLICE_7_DOS_ATTACK_ENABLEf 51211
#define SLICE_7_DST_CLASS_ID_SELf 51212
#define SLICE_7_ENABLEf 51213
#define SLICE_7_F1f 51214
#define SLICE_7_F4f 51215
#define SLICE_7_INTERFACE_CLASS_ID_SELf 51216
#define SLICE_7_LOWER_TM_9_8f 51217
#define SLICE_7_MODEf 51218
#define SLICE_7_PDAf 51219
#define SLICE_7_PMf 51220
#define SLICE_7_SRC_CLASS_ID_SELf 51221
#define SLICE_7_TCP_FN_SELf 51222
#define SLICE_7_TMf 51223
#define SLICE_7_TM_9_8f 51224
#define SLICE_7_TOS_FN_SELf 51225
#define SLICE_7_TTL_FN_SELf 51226
#define SLICE_7_UPPER_TM_9_8f 51227
#define SLICE_8f 51228
#define SLICE_8_DST_CLASS_ID_SELf 51229
#define SLICE_8_ENABLEf 51230
#define SLICE_8_F1f 51231
#define SLICE_8_F4f 51232
#define SLICE_8_INTERFACE_CLASS_ID_SELf 51233
#define SLICE_8_ISO_PDf 51234
#define SLICE_8_LOWER_TM_9_8f 51235
#define SLICE_8_MODEf 51236
#define SLICE_8_PDAf 51237
#define SLICE_8_PMf 51238
#define SLICE_8_PSM_VDDf 51239
#define SLICE_8_SRC_CLASS_ID_SELf 51240
#define SLICE_8_TCP_FN_SELf 51241
#define SLICE_8_TMf 51242
#define SLICE_8_TOS_FN_SELf 51243
#define SLICE_8_TTL_FN_SELf 51244
#define SLICE_8_UPPER_TM_9_8f 51245
#define SLICE_9f 51246
#define SLICE_9_DST_CLASS_ID_SELf 51247
#define SLICE_9_ENABLEf 51248
#define SLICE_9_F1f 51249
#define SLICE_9_F4f 51250
#define SLICE_9_INTERFACE_CLASS_ID_SELf 51251
#define SLICE_9_ISO_PDf 51252
#define SLICE_9_LOWER_TM_9_8f 51253
#define SLICE_9_MODEf 51254
#define SLICE_9_PDAf 51255
#define SLICE_9_PMf 51256
#define SLICE_9_PSM_VDDf 51257
#define SLICE_9_SRC_CLASS_ID_SELf 51258
#define SLICE_9_TCP_FN_SELf 51259
#define SLICE_9_TMf 51260
#define SLICE_9_TOS_FN_SELf 51261
#define SLICE_9_TTL_FN_SELf 51262
#define SLICE_9_UPPER_TM_9_8f 51263
#define SLICE_ENABLE_SLICE_0f 51264
#define SLICE_ENABLE_SLICE_1f 51265
#define SLICE_ENABLE_SLICE_2f 51266
#define SLICE_ENABLE_SLICE_3f 51267
#define SLICE_IDXf 51268
#define SLICE_SELECT_BITMAPf 51269
#define SLOPEf 51270
#define SLOT0f 51271
#define SLOT1f 51272
#define SLOT10f 51273
#define SLOT11f 51274
#define SLOT12f 51275
#define SLOT13f 51276
#define SLOT14f 51277
#define SLOT15f 51278
#define SLOT16f 51279
#define SLOT17f 51280
#define SLOT18f 51281
#define SLOT19f 51282
#define SLOT2f 51283
#define SLOT20f 51284
#define SLOT21f 51285
#define SLOT22f 51286
#define SLOT23f 51287
#define SLOT24f 51288
#define SLOT25f 51289
#define SLOT26f 51290
#define SLOT27f 51291
#define SLOT28f 51292
#define SLOT29f 51293
#define SLOT3f 51294
#define SLOT30f 51295
#define SLOT31f 51296
#define SLOT4f 51297
#define SLOT5f 51298
#define SLOT6f 51299
#define SLOT7f 51300
#define SLOT8f 51301
#define SLOT9f 51302
#define SLOT_BITMAPf 51303
#define SLOWDOWN_XORf 51304
#define SLOWRATE2SELEVENf 51305
#define SLOWRATE2SELODDf 51306
#define SLOWSTATUSf 51307
#define SLOWTONORMMSGTHf 51308
#define SLOW_RATE_2_SEL_EVENf 51309
#define SLOW_RATE_2_SEL_ODDf 51310
#define SLOW_STATUSf 51311
#define SLOW_TO_NORM_MSG_THf 51312
#define SLQ_BYTE_CNTf 51313
#define SLQ_CORRECTED_ERRORf 51314
#define SLQ_CORRECTED_ERROR_DISINTf 51315
#define SLQ_ENABLE_ECCf 51316
#define SLQ_FORCE_UNCORRECTABLE_ERRORf 51317
#define SLQ_MEM_TMf 51318
#define SLQ_PKT_CNTf 51319
#define SLQ_PTRf 51320
#define SLQ_UNCORRECTED_ERRORf 51321
#define SLQ_UNCORRECTED_ERROR_DISINTf 51322
#define SLSCT_INITIATE_PAR_ERRf 51323
#define SLSCT_PARITY_ERR_MASKf 51324
#define SLV0_CH01_MDELf 51325
#define SLV0_CH0_MDELf 51326
#define SLV0_FB_OFFSETf 51327
#define SLV1_CH01_MDELf 51328
#define SLV1_CH0_MDELf 51329
#define SLV1_FB_OFFSETf 51330
#define SLV2_CH01_MDELf 51331
#define SLV2_CH0_MDELf 51332
#define SLV2_FB_OFFSETf 51333
#define SLV3_CH01_MDELf 51334
#define SLV3_CH0_MDELf 51335
#define SLV3_FB_OFFSETf 51336
#define SLV4_FB_OFFSETf 51337
#define SLV5_FB_OFFSETf 51338
#define SLVERR1f 51339
#define SLVERR2f 51340
#define SLVERR3f 51341
#define SLVERR4f 51342
#define SLV_CH0_MDIVf 51343
#define SLV_CH1_MDIVf 51344
#define SLV_FB_PHASSE_ENf 51345
#define SLV_I_NDIV_INTf 51346
#define SLV_I_PDIVf 51347
#define SLV_KAf 51348
#define SLV_KIf 51349
#define SLV_KPf 51350
#define SLV_NDIV_FRACf 51351
#define SLV_NDIV_INTf 51352
#define SLV_PDIVf 51353
#define SLWILDf 51354
#define SL_BIT_OFFSET0f 51355
#define SL_BIT_OFFSET1f 51356
#define SL_BYTE_OFFSET0f 51357
#define SL_BYTE_OFFSET1f 51358
#define SL_LENGTH0f 51359
#define SL_LENGTH1f 51360
#define SMALLEMKEYPROFILEf 51361
#define SMALL_CNTRSf 51362
#define SMBCLK_INf 51363
#define SMBCLK_OUT_ENf 51364
#define SMBDAT_INf 51365
#define SMBDAT_OUT_ENf 51366
#define SMBISTDONEf 51367
#define SMBISTENf 51368
#define SMBISTFAILf 51369
#define SMBISTMODEf 51370
#define SMBISTONf 51371
#define SMBISTRESUMEf 51372
#define SMBISTSEf 51373
#define SMBISTSIf 51374
#define SMBISTSOf 51375
#define SMBISTTCKf 51376
#define SMBUS_IDLE_TIMEf 51377
#define SMBUS_PROTOCOLf 51378
#define SMB_ENf 51379
#define SME_APPLY_ACTf 51380
#define SME_ERRORf 51381
#define SME_FINALf 51382
#define SME_KEEPf 51383
#define SME_MATCHf 51384
#define SME_RESULTS_VALIDf 51385
#define SMOOTHDIVISIONBITERRORf 51386
#define SMOOTHDIVISIONBITERRORMASKf 51387
#define SMOOTH_DIVISION_INITIATE_PAR_ERRf 51388
#define SMOOTH_DIVISION_PARITY_ERR_MASKf 51389
#define SMPBADMSGf 51390
#define SMPBADMSGMASKf 51391
#define SMPCNTFLOW_PORTf 51392
#define SMPCNTTYPEf 51393
#define SMPDISABLEFABRICf 51394
#define SMPFILTERBYFLOW_PORTf 51395
#define SMPFILTERBYTYPEf 51396
#define SMPFULLLEVEL1f 51397
#define SMPFULLLEVEL1MASKf 51398
#define SMPFULLLEVEL2f 51399
#define SMPFULLLEVEL2MASKf 51400
#define SMPMSGBADVALf 51401
#define SMPMSGCNTf 51402
#define SMPMSGCNTOVFf 51403
#define SMPMSGFAPf 51404
#define SMPMSGFLOWf 51405
#define SMPMSGPORTf 51406
#define SMPMSGQUEf 51407
#define SMPMSGTYPEf 51408
#define SMPMSGVALf 51409
#define SMPSCLMSGf 51410
#define SMPSCLMSGIDf 51411
#define SMPSCLMSGSTATUSf 51412
#define SMPSCLMSGTHROWf 51413
#define SMPSCLMSGTYPEf 51414
#define SMPSCL_MSGf 51415
#define SMPSCL_MSG_IDf 51416
#define SMPSCL_MSG_STATUSf 51417
#define SMPSCL_MSG_THROWf 51418
#define SMPSCL_MSG_TYPEf 51419
#define SMP_BACKUP_MSG_DELAYf 51420
#define SMP_BAD_MSGf 51421
#define SMP_BAD_MSG_MASKf 51422
#define SMP_CNT_FLOW_PORTf 51423
#define SMP_CNT_TYPEf 51424
#define SMP_FILTER_BY_FLOW_PORTf 51425
#define SMP_FILTER_BY_TYPEf 51426
#define SMP_FULL_LEVEL_1f 51427
#define SMP_FULL_LEVEL_1_MASKf 51428
#define SMP_FULL_LEVEL_2f 51429
#define SMP_FULL_LEVEL_2_MASKf 51430
#define SMP_KEEP_BAD_MSGf 51431
#define SMP_MSG_BAD_VALf 51432
#define SMP_MSG_CNTf 51433
#define SMP_MSG_CNT_OVFf 51434
#define SMP_MSG_FAPf 51435
#define SMP_MSG_FLOWf 51436
#define SMP_MSG_PORT_3_0f 51437
#define SMP_MSG_PORT_7_4f 51438
#define SMP_MSG_QUEf 51439
#define SMP_MSG_TYPEf 51440
#define SMP_MSG_VALf 51441
#define SMSRSTf 51442
#define SM_ERR_STICKYf 51443
#define SM_NLF_LOGICAL_PORT_NUMBERf 51444
#define SNf 51445
#define SNAKf 51446
#define SNAPf 51447
#define SNAP_OTHER_DECODE_ENABLEf 51448
#define SNAT_MISS_COPY_TOCPUf 51449
#define SNOOPACTIONf 51450
#define SNOOPACTIONENABLEf 51451
#define SNOOPISINGMCf 51452
#define SNOOPMIRRORTABLE0BITERRORf 51453
#define SNOOPMIRRORTABLE0BITERRORMASKf 51454
#define SNOOPMIRRORTABLE1BITERRORf 51455
#define SNOOPMIRRORTABLE1BITERRORMASKf 51456
#define SNOOPSIZEf 51457
#define SNOOPTABLEf 51458
#define SNOOP_ACTIONf 51459
#define SNOOP_ACTION_INITIATE_PAR_ERRf 51460
#define SNOOP_ACTION_PARITY_ERR_MASKf 51461
#define SNOOP_COMMAND_SNOOP_COMMANDf 51462
#define SNOOP_IS_ING_MCf 51463
#define SNOOP_MIRROR_TABLE_0_INITIATE_PAR_ERRf 51464
#define SNOOP_MIRROR_TABLE_0_PARITY_ERR_MASKf 51465
#define SNOOP_MIRROR_TABLE_1_INITIATE_PAR_ERRf 51466
#define SNOOP_MIRROR_TABLE_1_PARITY_ERR_MASKf 51467
#define SNOOP_SIZEf 51468
#define SNOOP_STRENGTHf 51469
#define SNOOP_TABLEf 51470
#define SNPf 51471
#define SNPACTSNPSAMPLINGPROBABILITYf 51472
#define SNP_MIR_CMD_MAP_INITIATE_PAR_ERRf 51473
#define SNP_MIR_CMD_MAP_PARITY_ERR_MASKf 51474
#define SOf 51475
#define SOBMHf 51476
#define SOCf 51477
#define SOEf 51478
#define SOE_MASKf 51479
#define SOE_VALUEf 51480
#define SOFf 51481
#define SOFTRESETERRORf 51482
#define SOFTRESETINTMASKf 51483
#define SOFTRESETPBMf 51484
#define SOFTWARE_CONTROLLED_XOFF_XONf 51485
#define SOFTWARE_LOCK_WAITf 51486
#define SOFTWARE_OVERRIDEf 51487
#define SOFT_RESETf 51488
#define SOFT_RESETBf 51489
#define SOFT_RESET_ENABLEf 51490
#define SOFT_RESET_Nf 51491
#define SOFT_RESET_REG_2f 51492
#define SOFT_RESET_VALUEf 51493
#define SOFT_RESET_XP4f 51494
#define SOFT_RESET_XP5f 51495
#define SOFT_RESET_XP6f 51496
#define SOFT_RESET_XP7f 51497
#define SOFT_RSTf 51498
#define SOFT_RST_WRPTRf 51499
#define SOFT_SA0_INTf 51500
#define SOFT_SA0_INT_MASKf 51501
#define SOFT_SA10_INTf 51502
#define SOFT_SA10_INT_MASKf 51503
#define SOFT_SA11_INTf 51504
#define SOFT_SA11_INT_MASKf 51505
#define SOFT_SA12_INTf 51506
#define SOFT_SA12_INT_MASKf 51507
#define SOFT_SA13_INTf 51508
#define SOFT_SA13_INT_MASKf 51509
#define SOFT_SA14_INTf 51510
#define SOFT_SA14_INT_MASKf 51511
#define SOFT_SA15_INTf 51512
#define SOFT_SA15_INT_MASKf 51513
#define SOFT_SA16_INTf 51514
#define SOFT_SA16_INT_MASKf 51515
#define SOFT_SA17_INTf 51516
#define SOFT_SA17_INT_MASKf 51517
#define SOFT_SA18_INTf 51518
#define SOFT_SA18_INT_MASKf 51519
#define SOFT_SA19_INTf 51520
#define SOFT_SA19_INT_MASKf 51521
#define SOFT_SA1_INTf 51522
#define SOFT_SA1_INT_MASKf 51523
#define SOFT_SA20_INTf 51524
#define SOFT_SA20_INT_MASKf 51525
#define SOFT_SA21_INTf 51526
#define SOFT_SA21_INT_MASKf 51527
#define SOFT_SA22_INTf 51528
#define SOFT_SA22_INT_MASKf 51529
#define SOFT_SA23_INTf 51530
#define SOFT_SA23_INT_MASKf 51531
#define SOFT_SA24_INTf 51532
#define SOFT_SA24_INT_MASKf 51533
#define SOFT_SA25_INTf 51534
#define SOFT_SA25_INT_MASKf 51535
#define SOFT_SA26_INTf 51536
#define SOFT_SA26_INT_MASKf 51537
#define SOFT_SA27_INTf 51538
#define SOFT_SA27_INT_MASKf 51539
#define SOFT_SA28_INTf 51540
#define SOFT_SA28_INT_MASKf 51541
#define SOFT_SA29_INTf 51542
#define SOFT_SA29_INT_MASKf 51543
#define SOFT_SA2_INTf 51544
#define SOFT_SA2_INT_MASKf 51545
#define SOFT_SA30_INTf 51546
#define SOFT_SA30_INT_MASKf 51547
#define SOFT_SA31_INTf 51548
#define SOFT_SA31_INT_MASKf 51549
#define SOFT_SA3_INTf 51550
#define SOFT_SA3_INT_MASKf 51551
#define SOFT_SA4_INTf 51552
#define SOFT_SA4_INT_MASKf 51553
#define SOFT_SA5_INTf 51554
#define SOFT_SA5_INT_MASKf 51555
#define SOFT_SA6_INTf 51556
#define SOFT_SA6_INT_MASKf 51557
#define SOFT_SA7_INTf 51558
#define SOFT_SA7_INT_MASKf 51559
#define SOFT_SA8_INTf 51560
#define SOFT_SA8_INT_MASKf 51561
#define SOFT_SA9_INTf 51562
#define SOFT_SA9_INT_MASKf 51563
#define SOF_DETECTEDf 51564
#define SOME_RDI_DEFECTf 51565
#define SOME_RDI_DEFECT_COUNTERf 51566
#define SOME_RDI_DEFECT_INTRf 51567
#define SOME_RDI_DEFECT_INT_ENABLEf 51568
#define SOME_RMEP_CCM_DEFECTf 51569
#define SOME_RMEP_CCM_DEFECT_COUNTERf 51570
#define SOME_RMEP_CCM_DEFECT_INTRf 51571
#define SOME_RMEP_CCM_DEFECT_INT_ENABLEf 51572
#define SOPf 51573
#define SOPECCERRORf 51574
#define SOPECCERRORMASKf 51575
#define SOPECCFIXEDf 51576
#define SOPECCFIXEDMASKf 51577
#define SOPISSTOREDf 51578
#define SOPMMUf 51579
#define SOP_BUFF_OFFSET_PTR_PKT0f 51580
#define SOP_BUFF_OFFSET_PTR_PKT1f 51581
#define SOP_CELLf 51582
#define SOP_CELL_PTRf 51583
#define SOP_CELL_PTR_PKT0f 51584
#define SOP_CELL_PTR_PKT1f 51585
#define SOP_CONTROL_ECC_0_CORRECTED_ERRORf 51586
#define SOP_CONTROL_ECC_0_CORRECTED_ERROR_DISINTf 51587
#define SOP_CONTROL_ECC_0_UNCORRECTED_ERRORf 51588
#define SOP_CONTROL_ECC_0_UNCORRECTED_ERROR_DISINTf 51589
#define SOP_DROPf 51590
#define SOP_DROP_ONLY_POLICY_ENf 51591
#define SOP_EOPf 51592
#define SOP_EOP_SEQ_ERRf 51593
#define SOP_EOP_THRESHOLDf 51594
#define SOP_ERRf 51595
#define SOP_ERRORf 51596
#define SOP_ERROR_DISINTf 51597
#define SOP_INFO0f 51598
#define SOP_INFO1f 51599
#define SOP_IN_MOP_CHICKEN_ENf 51600
#define SOP_IN_MOP_CHICKEN_EN_1f 51601
#define SOP_MASKf 51602
#define SOP_MISSING_ERR_CNT_Af 51603
#define SOP_MISSING_ERR_CNT_A_DISINTf 51604
#define SOP_MISSING_ERR_CNT_Bf 51605
#define SOP_MISSING_ERR_CNT_B_DISINTf 51606
#define SOP_MMU_ECC_1B_ERR_MASKf 51607
#define SOP_MMU_ECC_2B_ERR_MASKf 51608
#define SOP_MMU_INITIATE_ECC_1B_ERRf 51609
#define SOP_MMU_INITIATE_ECC_2B_ERRf 51610
#define SOP_MOP_EOP_MASKf 51611
#define SOP_PKT_METAf 51612
#define SOP_POLICYf 51613
#define SOP_RD_ERRORf 51614
#define SOP_SEENf 51615
#define SOP_STORE_CORRECTED_ERRORf 51616
#define SOP_STORE_CORRECTED_ERROR_DISINTf 51617
#define SOP_STORE_ECC_ERROR_ADDRESSf 51618
#define SOP_STORE_ENABLE_ECCf 51619
#define SOP_STORE_FORCE_UNCORRECTABLE_ERRORf 51620
#define SOP_STORE_UNCORRECTED_ERRORf 51621
#define SOP_STORE_UNCORRECTED_ERROR_DISINTf 51622
#define SOP_THRESHOLDf 51623
#define SOSf 51624
#define SOTf 51625
#define SOT_0f 51626
#define SOT_1f 51627
#define SOT_2f 51628
#define SOT_3f 51629
#define SOT_4f 51630
#define SOT_ADDR_Af 51631
#define SOT_ADDR_Bf 51632
#define SOT_CNTf 51633
#define SOT_ICFI_ACTIONf 51634
#define SOT_IPRI_ACTIONf 51635
#define SOT_ITAG_ACTIONf 51636
#define SOT_MASKf 51637
#define SOT_NOVT_VPRI_ACTIONf 51638
#define SOT_NOVT_VTAG_ACTIONf 51639
#define SOT_OCFI_ACTIONf 51640
#define SOT_OPRI_ACTIONf 51641
#define SOT_OR_K_IDLE_LOW_BYTEf 51642
#define SOT_OTAG_ACTIONf 51643
#define SOT_POTAG_ACTIONf 51644
#define SOT_TO_GRANT1f 51645
#define SOT_TO_GRANT2f 51646
#define SOT_VALUEf 51647
#define SOT_VT_VPRI_ACTIONf 51648
#define SOT_VT_VTAG_ACTIONf 51649
#define SOT_WATCHDOG_THRESHf 51650
#define SOURCEf 51651
#define SOURCECPUIDf 51652
#define SOURCEDEVICEf 51653
#define SOURCEDEVICEID_Nf 51654
#define SOURCEDEVICELEVEL_Nf 51655
#define SOURCEDEVICELINK_Nf 51656
#define SOURCELOCALPORTf 51657
#define SOURCEPORTMAXf 51658
#define SOURCEPORTMINf 51659
#define SOURCE_BUFFERf 51660
#define SOURCE_CPUIDf 51661
#define SOURCE_DESTINATION_SELECTf 51662
#define SOURCE_DEVICE_ID_Nf 51663
#define SOURCE_DEVICE_LEVEL_Nf 51664
#define SOURCE_DEVICE_LINK_Nf 51665
#define SOURCE_FIELDf 51666
#define SOURCE_FIELD_MASKf 51667
#define SOURCE_IDf 51668
#define SOURCE_ID_MASKf 51669
#define SOURCE_IP_ADDRf 51670
#define SOURCE_IP_ADDR_LWR_64f 51671
#define SOURCE_IP_ADDR_UPR_64f 51672
#define SOURCE_MODIDf 51673
#define SOURCE_NODEf 51674
#define SOURCE_NODE_TYPEf 51675
#define SOURCE_OVERFLOWf 51676
#define SOURCE_PORTf 51677
#define SOURCE_PORT_LOWERf 51678
#define SOURCE_PORT_MAXf 51679
#define SOURCE_PORT_MINf 51680
#define SOURCE_PORT_NUMBERf 51681
#define SOURCE_PORT_NUMBER_MASKf 51682
#define SOURCE_PORT_UPPERf 51683
#define SOURCE_QUEUEf 51684
#define SOURCE_QUEUE_CONFIG_CORRECTED_ERRORf 51685
#define SOURCE_QUEUE_CONFIG_CORRECTED_ERROR_DISINTf 51686
#define SOURCE_QUEUE_CONFIG_DISABLE_ECCf 51687
#define SOURCE_QUEUE_CONFIG_ERROR_ADDRf 51688
#define SOURCE_QUEUE_CONFIG_FORCE_ECC_ERRORf 51689
#define SOURCE_QUEUE_CONFIG_MEM_INITf 51690
#define SOURCE_QUEUE_CONFIG_MEM_INIT_DONEf 51691
#define SOURCE_QUEUE_CONFIG_UNCORRECTED_ERRORf 51692
#define SOURCE_QUEUE_CONFIG_UNCORRECTED_ERROR_DISINTf 51693
#define SOURCE_QUEUE_CORRECTED_ERROR_Af 51694
#define SOURCE_QUEUE_CORRECTED_ERROR_A_DISINTf 51695
#define SOURCE_QUEUE_DISABLE_ECCf 51696
#define SOURCE_QUEUE_ERROR_ADDR_Af 51697
#define SOURCE_QUEUE_FORCE_ECC_ERROR_Af 51698
#define SOURCE_QUEUE_FORCE_ECC_ERROR_Bf 51699
#define SOURCE_QUEUE_HEADPTR_CORRECTED_ERRORf 51700
#define SOURCE_QUEUE_HEADPTR_CORRECTED_ERROR_DISINTf 51701
#define SOURCE_QUEUE_HEADPTR_DISABLE_ECCf 51702
#define SOURCE_QUEUE_HEADPTR_ERROR_ADDRf 51703
#define SOURCE_QUEUE_HEADPTR_FORCE_ECC_ERRORf 51704
#define SOURCE_QUEUE_HEADPTR_MEM_INITf 51705
#define SOURCE_QUEUE_HEADPTR_MEM_INIT_DONEf 51706
#define SOURCE_QUEUE_HEADPTR_UNCORRECTED_ERRORf 51707
#define SOURCE_QUEUE_HEADPTR_UNCORRECTED_ERROR_DISINTf 51708
#define SOURCE_QUEUE_MEM_INITf 51709
#define SOURCE_QUEUE_MEM_INIT_DONEf 51710
#define SOURCE_QUEUE_STATE0_CORRECTED_ERRORf 51711
#define SOURCE_QUEUE_STATE0_CORRECTED_ERROR_DISINTf 51712
#define SOURCE_QUEUE_STATE0_DISABLE_ECCf 51713
#define SOURCE_QUEUE_STATE0_ERROR_ADDRf 51714
#define SOURCE_QUEUE_STATE0_FORCE_ECC_ERRORf 51715
#define SOURCE_QUEUE_STATE0_MEM_INITf 51716
#define SOURCE_QUEUE_STATE0_MEM_INIT_DONEf 51717
#define SOURCE_QUEUE_STATE0_UNCORRECTED_ERRORf 51718
#define SOURCE_QUEUE_STATE0_UNCORRECTED_ERROR_DISINTf 51719
#define SOURCE_QUEUE_STATE1_CORRECTED_ERRORf 51720
#define SOURCE_QUEUE_STATE1_CORRECTED_ERROR_DISINTf 51721
#define SOURCE_QUEUE_STATE1_DISABLE_ECCf 51722
#define SOURCE_QUEUE_STATE1_ERROR_ADDRf 51723
#define SOURCE_QUEUE_STATE1_FORCE_ECC_ERRORf 51724
#define SOURCE_QUEUE_STATE1_MEM_INITf 51725
#define SOURCE_QUEUE_STATE1_MEM_INIT_DONEf 51726
#define SOURCE_QUEUE_STATE1_UNCORRECTED_ERRORf 51727
#define SOURCE_QUEUE_STATE1_UNCORRECTED_ERROR_DISINTf 51728
#define SOURCE_QUEUE_TMAf 51729
#define SOURCE_QUEUE_TMBf 51730
#define SOURCE_QUEUE_UNCORRECTED_ERROR_Af 51731
#define SOURCE_QUEUE_UNCORRECTED_ERROR_A_DISINTf 51732
#define SOURCE_ROUTED_CELLS_CNTf 51733
#define SOURCE_ROUTED_CELLS_CNT_OVERFLOWf 51734
#define SOURCE_SYNC_MODE_ENf 51735
#define SOURCE_TRUNK_MAP_INTRf 51736
#define SOURCE_TRUNK_MAP_MODBASE_CORRUPT_ENf 51737
#define SOURCE_TRUNK_MAP_MODBASE_PAR_ENf 51738
#define SOURCE_TRUNK_MAP_MODBASE_PMf 51739
#define SOURCE_TRUNK_MAP_MODBASE_TMf 51740
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_ENf 51741
#define SOURCE_TRUNK_MAP_MODVIEW_PAR_ERRf 51742
#define SOURCE_TRUNK_MAP_PARITY_ERRf 51743
#define SOURCE_TYPEf 51744
#define SOURCE_TYPE_MASKf 51745
#define SOURCE_VIRTUAL_PORT_REMOVAL_DROPf 51746
#define SOURCE_VPf 51747
#define SOURCE_VP_2_PDAf 51748
#define SOURCE_VP_2_TMf 51749
#define SOURCE_VP_ATTRIBUTES_2_PARITY_ENf 51750
#define SOURCE_VP_CORRUPT_ENf 51751
#define SOURCE_VP_ENABLEf 51752
#define SOURCE_VP_PARITY_ENf 51753
#define SOURCE_VP_PAR_ENf 51754
#define SOURCE_VP_PAR_ERRf 51755
#define SOURCE_VP_PMf 51756
#define SOURCE_VP_PM0D0f 51757
#define SOURCE_VP_PM0D1f 51758
#define SOURCE_VP_PM1D0f 51759
#define SOURCE_VP_PM1D1f 51760
#define SOURCE_VP_PM2D0f 51761
#define SOURCE_VP_PM2D1f 51762
#define SOURCE_VP_RESERVEDf 51763
#define SOURCE_VP_TMf 51764
#define SOURCE_VP_TM0D0f 51765
#define SOURCE_VP_TM0D1f 51766
#define SOURCE_VP_TM1D0f 51767
#define SOURCE_VP_TM1D1f 51768
#define SOURCE_VP_TM2D0f 51769
#define SOURCE_VP_TM2D1f 51770
#define SOURCE_VP_WITH_PSM_VDD_TMf 51771
#define SPf 51772
#define SP0f 51773
#define SP1f 51774
#define SP2f 51775
#define SP3f 51776
#define SP4f 51777
#define SP5f 51778
#define SP6f 51779
#define SP7f 51780
#define SPACE_ALL_SBUS_OPSf 51781
#define SPAREf 51782
#define SPARE0f 51783
#define SPARE0_DWf 51784
#define SPARE0_DW_MASKf 51785
#define SPARE1f 51786
#define SPARE1_DWf 51787
#define SPARE1_DW_MASKf 51788
#define SPAREBITf 51789
#define SPARE_16_13f 51790
#define SPARE_18f 51791
#define SPARE_Af 51792
#define SPARE_AREA_SIZEf 51793
#define SPARE_AREA_VALIDf 51794
#define SPARE_BITf 51795
#define SPARE_BITSf 51796
#define SPARE_MASKf 51797
#define SPARE_NLF_LOGICAL_PORT_NUMBERf 51798
#define SPARE_ONESf 51799
#define SPARE_REGISTER_3f 51800
#define SPARE_ZEROSf 51801
#define SPAUIPORTDELAYf 51802
#define SPAUISELf 51803
#define SPBRf 51804
#define SPDf 51805
#define SPEf 51806
#define SPECIAL_PACKET_PROCESSINGf 51807
#define SPEC_LINEFILL_ENf 51808
#define SPEEDf 51809
#define SPEED10f 51810
#define SPEED100f 51811
#define SPEED1000f 51812
#define SPEED10000f 51813
#define SPEED10000_CX4f 51814
#define SPEED10000_DXGXSf 51815
#define SPEED10000_HI_DXGXSf 51816
#define SPEED10000_KRf 51817
#define SPEED10000_KX4f 51818
#define SPEED1000_KXf 51819
#define SPEED100G_CR10f 51820
#define SPEED10500_DXGXSf 51821
#define SPEED10500_HI_DXGXSf 51822
#define SPEED10G_CX1f 51823
#define SPEED10G_ERf 51824
#define SPEED10G_LRf 51825
#define SPEED10G_LRMf 51826
#define SPEED10G_SFIf 51827
#define SPEED10G_SINGLEf 51828
#define SPEED10G_SRf 51829
#define SPEED12000f 51830
#define SPEED12500f 51831
#define SPEED12773_DXGXSf 51832
#define SPEED12773_HI_DXGXSf 51833
#define SPEED13000f 51834
#define SPEED15000f 51835
#define SPEED15750_HI_DXGXSf 51836
#define SPEED16000f 51837
#define SPEED1G_CX1f 51838
#define SPEED20000f 51839
#define SPEED20G_CR2f 51840
#define SPEED20G_DXGXSf 51841
#define SPEED20G_HI_DXGXSf 51842
#define SPEED20G_KR2f 51843
#define SPEED21000f 51844
#define SPEED2500f 51845
#define SPEED25455f 51846
#define SPEED31500f 51847
#define SPEED40Gf 51848
#define SPEED40G_CR4f 51849
#define SPEED40G_KR4f 51850
#define SPEED40G_LR4f 51851
#define SPEED40G_SR4f 51852
#define SPEED5000f 51853
#define SPEED5000_SINGLEf 51854
#define SPEED6000f 51855
#define SPEED6364_SINGLEf 51856
#define SPEEDUP_MODEf 51857
#define SPEED_10f 51858
#define SPEED_100f 51859
#define SPEED_1000f 51860
#define SPEED_10000f 51861
#define SPEED_10000_CX4f 51862
#define SPEED_10000_CX_4f 51863
#define SPEED_10000_DXGXSf 51864
#define SPEED_10000_HI_DXGXSf 51865
#define SPEED_10000_KRf 51866
#define SPEED_10000_KX_4f 51867
#define SPEED_1000_KXf 51868
#define SPEED_100G_CR_10f 51869
#define SPEED_10500_DXGXSf 51870
#define SPEED_10500_HI_DXGXSf 51871
#define SPEED_10G_CX_1f 51872
#define SPEED_10G_ERf 51873
#define SPEED_10G_LRf 51874
#define SPEED_10G_LRMf 51875
#define SPEED_10G_SFIf 51876
#define SPEED_10G_SINGLEf 51877
#define SPEED_10G_SRf 51878
#define SPEED_12000f 51879
#define SPEED_12500f 51880
#define SPEED_12773_DXGXSf 51881
#define SPEED_12773_HI_DXGXSf 51882
#define SPEED_13000f 51883
#define SPEED_15000f 51884
#define SPEED_15750_HI_DXGXSf 51885
#define SPEED_16000f 51886
#define SPEED_1G_CX_1f 51887
#define SPEED_20000f 51888
#define SPEED_20G_CR_2f 51889
#define SPEED_20G_DXGXSf 51890
#define SPEED_20G_HI_DXGXSf 51891
#define SPEED_20G_KR_2f 51892
#define SPEED_21000f 51893
#define SPEED_2500f 51894
#define SPEED_25455f 51895
#define SPEED_31500f 51896
#define SPEED_40Gf 51897
#define SPEED_40G_CR_4f 51898
#define SPEED_40G_KR_4f 51899
#define SPEED_40G_LR_4f 51900
#define SPEED_40G_SR_4f 51901
#define SPEED_5000f 51902
#define SPEED_5000_SINGLEf 51903
#define SPEED_6000f 51904
#define SPEED_6364_SINGLEf 51905
#define SPEED_MODEf 51906
#define SPEED_R2_12000f 51907
#define SPEED_R_2_12000f 51908
#define SPEED_SELECTf 51909
#define SPEED_X2_10000f 51910
#define SPEED_X_2_10000f 51911
#define SPGf 51912
#define SPG1f 51913
#define SPG2f 51914
#define SPHf 51915
#define SPH1f 51916
#define SPH2f 51917
#define SPIDf 51918
#define SPID_BMPf 51919
#define SPID_OVERRIDEf 51920
#define SPIFf 51921
#define SPIFEf 51922
#define SPIFIEf 51923
#define SPIM_RST_OVERRIDEf 51924
#define SPIS_RST_OVERRIDEf 51925
#define SPI_0_OOB_MODEf 51926
#define SPI_0_OOB_POLARITYf 51927
#define SPI_1_OOB_MODEf 51928
#define SPI_1_OOB_POLARITYf 51929
#define SPI_INTERRUPTf 51930
#define SPI_LR_FULLNESS_REACHEDf 51931
#define SPI_LR_IMPATIENTf 51932
#define SPI_LR_OVERREADf 51933
#define SPI_LR_SESSION_DONEf 51934
#define SPI_LR_TRUNCATEDf 51935
#define SPI_MASTER_CLK_DIV_MSBf 51936
#define SPI_MASTER_SLAVE_MODEf 51937
#define SPI_MODE_ENf 51938
#define SPI_NUMBER_0f 51939
#define SPI_NUMBER_1f 51940
#define SPI_OOB_RX_0_CAL_INITIATE_PAR_ERRf 51941
#define SPI_OOB_RX_0_CAL_LENf 51942
#define SPI_OOB_RX_0_CAL_Mf 51943
#define SPI_OOB_RX_0_CAL_PARITY_ERR_MASKf 51944
#define SPI_OOB_RX_0_DIP_2_ALARMf 51945
#define SPI_OOB_RX_0_DIP_2_ALARM_MASKf 51946
#define SPI_OOB_RX_0_DIP_2_ALRM_ERR_ENf 51947
#define SPI_OOB_RX_0_DIP_2_ALRM_THf 51948
#define SPI_OOB_RX_0_DIP_2_ERRf 51949
#define SPI_OOB_RX_0_DIP_2_ERR_CNTf 51950
#define SPI_OOB_RX_0_DIP_2_ERR_CNT_OVFf 51951
#define SPI_OOB_RX_0_DIP_2_ERR_MASKf 51952
#define SPI_OOB_RX_0_DIP_2_GOOD_2_BAD_RATIOf 51953
#define SPI_OOB_RX_0_ENf 51954
#define SPI_OOB_RX_0_ERRf 51955
#define SPI_OOB_RX_0_ERR_CFGf 51956
#define SPI_OOB_RX_0_FRM_ERRf 51957
#define SPI_OOB_RX_0_FRM_ERR_CNTf 51958
#define SPI_OOB_RX_0_FRM_ERR_CNT_OVFf 51959
#define SPI_OOB_RX_0_FRM_ERR_MASKf 51960
#define SPI_OOB_RX_0_GEN_PFC_STATUSf 51961
#define SPI_OOB_RX_0_IN_FRM_THf 51962
#define SPI_OOB_RX_0_IN_STAT_PHASE_SELf 51963
#define SPI_OOB_RX_0_LB_ENf 51964
#define SPI_OOB_RX_0_LLFC_STATUSf 51965
#define SPI_OOB_RX_0_LOCK_ERRf 51966
#define SPI_OOB_RX_0_LOCK_ERR_ENf 51967
#define SPI_OOB_RX_0_LOCK_ERR_MASKf 51968
#define SPI_OOB_RX_0_MAX_FRM_PATTRNf 51969
#define SPI_OOB_RX_0_OOFRM_STS_SELf 51970
#define SPI_OOB_RX_0_OUT_OF_FRMf 51971
#define SPI_OOB_RX_0_OUT_OF_FRM_ERR_ENf 51972
#define SPI_OOB_RX_0_OUT_OF_FRM_MASKf 51973
#define SPI_OOB_RX_0_OUT_OF_FRM_THf 51974
#define SPI_OOB_RX_0_PFC_SELf 51975
#define SPI_OOB_RX_0_PFC_SRC_SELf 51976
#define SPI_OOB_RX_0_PFC_STATUSf 51977
#define SPI_OOB_RX_0_WD_ENf 51978
#define SPI_OOB_RX_0_WD_ERRf 51979
#define SPI_OOB_RX_0_WD_ERR_ENf 51980
#define SPI_OOB_RX_0_WD_ERR_MASKf 51981
#define SPI_OOB_RX_0_WD_PERIODf 51982
#define SPI_OOB_RX_1_CAL_INITIATE_PAR_ERRf 51983
#define SPI_OOB_RX_1_CAL_LENf 51984
#define SPI_OOB_RX_1_CAL_Mf 51985
#define SPI_OOB_RX_1_CAL_PARITY_ERR_MASKf 51986
#define SPI_OOB_RX_1_DIP_2_ALARMf 51987
#define SPI_OOB_RX_1_DIP_2_ALARM_MASKf 51988
#define SPI_OOB_RX_1_DIP_2_ALRM_ERR_ENf 51989
#define SPI_OOB_RX_1_DIP_2_ALRM_THf 51990
#define SPI_OOB_RX_1_DIP_2_ERRf 51991
#define SPI_OOB_RX_1_DIP_2_ERR_CNTf 51992
#define SPI_OOB_RX_1_DIP_2_ERR_CNT_OVFf 51993
#define SPI_OOB_RX_1_DIP_2_ERR_MASKf 51994
#define SPI_OOB_RX_1_DIP_2_GOOD_2_BAD_RATIOf 51995
#define SPI_OOB_RX_1_ENf 51996
#define SPI_OOB_RX_1_ERRf 51997
#define SPI_OOB_RX_1_ERR_CFGf 51998
#define SPI_OOB_RX_1_FRM_ERRf 51999
#define SPI_OOB_RX_1_FRM_ERR_CNTf 52000
#define SPI_OOB_RX_1_FRM_ERR_CNT_OVFf 52001
#define SPI_OOB_RX_1_FRM_ERR_MASKf 52002
#define SPI_OOB_RX_1_GEN_PFC_STATUSf 52003
#define SPI_OOB_RX_1_IN_FRM_THf 52004
#define SPI_OOB_RX_1_IN_STAT_PHASE_SELf 52005
#define SPI_OOB_RX_1_LB_ENf 52006
#define SPI_OOB_RX_1_LLFC_STATUSf 52007
#define SPI_OOB_RX_1_LOCK_ERRf 52008
#define SPI_OOB_RX_1_LOCK_ERR_ENf 52009
#define SPI_OOB_RX_1_LOCK_ERR_MASKf 52010
#define SPI_OOB_RX_1_MAX_FRM_PATTRNf 52011
#define SPI_OOB_RX_1_OOFRM_STS_SELf 52012
#define SPI_OOB_RX_1_OUT_OF_FRMf 52013
#define SPI_OOB_RX_1_OUT_OF_FRM_ERR_ENf 52014
#define SPI_OOB_RX_1_OUT_OF_FRM_MASKf 52015
#define SPI_OOB_RX_1_OUT_OF_FRM_THf 52016
#define SPI_OOB_RX_1_PFC_SELf 52017
#define SPI_OOB_RX_1_PFC_SRC_SELf 52018
#define SPI_OOB_RX_1_PFC_STATUSf 52019
#define SPI_OOB_RX_1_WD_ENf 52020
#define SPI_OOB_RX_1_WD_ERRf 52021
#define SPI_OOB_RX_1_WD_ERR_ENf 52022
#define SPI_OOB_RX_1_WD_ERR_MASKf 52023
#define SPI_OOB_RX_1_WD_PERIODf 52024
#define SPI_OOB_RX_TO_EGQ_PFC_ENf 52025
#define SPI_OOB_RX_TO_EGQ_PORT_ENf 52026
#define SPI_OOB_RX_TO_GEN_PFC_ENf 52027
#define SPI_OOB_RX_TO_NIF_FAST_LLFC_ENf 52028
#define SPI_OOB_RX_TO_RET_REQ_ENf 52029
#define SPI_OOB_TX_0_CAL_INITIATE_PAR_ERRf 52030
#define SPI_OOB_TX_0_CAL_LENf 52031
#define SPI_OOB_TX_0_CAL_Mf 52032
#define SPI_OOB_TX_0_CAL_PARITY_ERR_MASKf 52033
#define SPI_OOB_TX_0_ENf 52034
#define SPI_OOB_TX_1_CAL_INITIATE_PAR_ERRf 52035
#define SPI_OOB_TX_1_CAL_LENf 52036
#define SPI_OOB_TX_1_CAL_Mf 52037
#define SPI_OOB_TX_1_CAL_PARITY_ERR_MASKf 52038
#define SPI_OOB_TX_1_ENf 52039
#define SPI_STATUSf 52040
#define SPI_TARGET_INTID_Nf 52041
#define SPI_TARGET_INTID_N1f 52042
#define SPI_TARGET_INTID_N2f 52043
#define SPI_TARGET_INTID_N3f 52044
#define SPLITHORIZONDISCARDf 52045
#define SPLITHORIZONFILTERf 52046
#define SPLIT_DROP_RESOLVEf 52047
#define SPLIT_HORIZON_CPU_COSf 52048
#define SPLIT_HORIZON_DROPf 52049
#define SPLIT_HORIZON_FILTERf 52050
#define SPLIT_HORIZON_INTf 52051
#define SPLIT_HORIZON_INT_MASKf 52052
#define SPLIT_HORIZON_TOCPUf 52053
#define SPNIDENf 52054
#define SPORT_EN_BITf 52055
#define SPP_FIFO_OVERFLOWf 52056
#define SPP_FIFO_OVERFLOW_DISINTf 52057
#define SPQCTf 52058
#define SPRDLYf 52059
#define SPRDLYFRACTIONf 52060
#define SPRDPRM_PARITY_ERR_MASKf 52061
#define SPRI_VECT_MODE_ENABLEf 52062
#define SPROMCLKENf 52063
#define SPROMSUPPORTEDf 52064
#define SPRSETSELf 52065
#define SPR_DLYf 52066
#define SPR_DLY_FRACTIONf 52067
#define SPR_MAX_BURSTf 52068
#define SPST_NOT_IN_FORWARDING_STATE_DROP_CTRLf 52069
#define SPTf 52070
#define SPT_SHAPER_CORRECTED_ERRORf 52071
#define SPT_SHAPER_CORRECTED_ERROR_DISINTf 52072
#define SPT_SHAPER_ENABLE_ECCf 52073
#define SPT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 52074
#define SPT_SHAPER_TM_ENABLEf 52075
#define SPT_SHAPER_UNCORRECTED_ERRORf 52076
#define SPT_SHAPER_UNCORRECTED_ERROR_DISINTf 52077
#define SPT_WERR_CORRECTED_ERRORf 52078
#define SPT_WERR_CORRECTED_ERROR_DISINTf 52079
#define SPT_WERR_ENABLE_ECCf 52080
#define SPT_WERR_FORCE_UNCORRECTABLE_ERRORf 52081
#define SPT_WERR_TM_ENABLEf 52082
#define SPT_WERR_UNCORRECTED_ERRORf 52083
#define SPT_WERR_UNCORRECTED_ERROR_DISINTf 52084
#define SP_BST_PROFILE_SHAREDf 52085
#define SP_BST_PROFILE_SHARED_RSVRDf 52086
#define SP_BST_STAT_IDf 52087
#define SP_BST_STAT_PORT_COUNTf 52088
#define SP_BST_STAT_SHAREDf 52089
#define SP_ECC_ENf 52090
#define SP_GLOBAL_SHARED_CNTf 52091
#define SP_GLOBAL_SHARED_PROFILEf 52092
#define SP_IDf 52093
#define SP_LIMIT_STATEf 52094
#define SP_MCUC_BST_STAT_IDf 52095
#define SP_MC_BST_STAT_IDf 52096
#define SP_MIN_COUNTf 52097
#define SP_MIN_PG_ENABLEf 52098
#define SP_PG0_NONZERO_ENTRYf 52099
#define SP_PG0_NONZERO_ENTRY_DISINTf 52100
#define SP_PG1_NONZERO_ENTRYf 52101
#define SP_PG1_NONZERO_ENTRY_DISINTf 52102
#define SP_PG2_NONZERO_ENTRYf 52103
#define SP_PG2_NONZERO_ENTRY_DISINTf 52104
#define SP_PG3_NONZERO_ENTRYf 52105
#define SP_PG3_NONZERO_ENTRY_DISINTf 52106
#define SP_PG4_NONZERO_ENTRYf 52107
#define SP_PG4_NONZERO_ENTRY_DISINTf 52108
#define SP_PG5_NONZERO_ENTRYf 52109
#define SP_PG5_NONZERO_ENTRY_DISINTf 52110
#define SP_PG6_NONZERO_ENTRYf 52111
#define SP_PG6_NONZERO_ENTRY_DISINTf 52112
#define SP_PG7_NONZERO_ENTRYf 52113
#define SP_PG7_NONZERO_ENTRY_DISINTf 52114
#define SP_PG_ACTIVE_BANKf 52115
#define SP_PG_BANK_SWITCHf 52116
#define SP_PG_ENABLEf 52117
#define SP_RESETf 52118
#define SP_SHARED_COUNTf 52119
#define SP_SHARED_MAX_ENABLEf 52120
#define SP_SHARED_TRIGGER_PIPEXf 52121
#define SP_SHARED_TRIGGER_PIPEYf 52122
#define SP_SHARED_TRIGGER_STATUS_PIPEXf 52123
#define SP_SHARED_TRIGGER_STATUS_PIPEYf 52124
#define SP_SOP_CELL_PTRf 52125
#define SP_STARTCNTf 52126
#define SP_TMf 52127
#define SP_TREEf 52128
#define SP_TREE_PORT0f 52129
#define SP_TREE_PORT1f 52130
#define SP_TREE_PORT10f 52131
#define SP_TREE_PORT100f 52132
#define SP_TREE_PORT101f 52133
#define SP_TREE_PORT102f 52134
#define SP_TREE_PORT103f 52135
#define SP_TREE_PORT104f 52136
#define SP_TREE_PORT105f 52137
#define SP_TREE_PORT106f 52138
#define SP_TREE_PORT107f 52139
#define SP_TREE_PORT108f 52140
#define SP_TREE_PORT109f 52141
#define SP_TREE_PORT11f 52142
#define SP_TREE_PORT110f 52143
#define SP_TREE_PORT111f 52144
#define SP_TREE_PORT112f 52145
#define SP_TREE_PORT113f 52146
#define SP_TREE_PORT114f 52147
#define SP_TREE_PORT115f 52148
#define SP_TREE_PORT116f 52149
#define SP_TREE_PORT117f 52150
#define SP_TREE_PORT118f 52151
#define SP_TREE_PORT119f 52152
#define SP_TREE_PORT12f 52153
#define SP_TREE_PORT120f 52154
#define SP_TREE_PORT121f 52155
#define SP_TREE_PORT122f 52156
#define SP_TREE_PORT123f 52157
#define SP_TREE_PORT124f 52158
#define SP_TREE_PORT125f 52159
#define SP_TREE_PORT126f 52160
#define SP_TREE_PORT127f 52161
#define SP_TREE_PORT128f 52162
#define SP_TREE_PORT129f 52163
#define SP_TREE_PORT13f 52164
#define SP_TREE_PORT130f 52165
#define SP_TREE_PORT131f 52166
#define SP_TREE_PORT132f 52167
#define SP_TREE_PORT133f 52168
#define SP_TREE_PORT134f 52169
#define SP_TREE_PORT135f 52170
#define SP_TREE_PORT136f 52171
#define SP_TREE_PORT137f 52172
#define SP_TREE_PORT138f 52173
#define SP_TREE_PORT139f 52174
#define SP_TREE_PORT14f 52175
#define SP_TREE_PORT140f 52176
#define SP_TREE_PORT141f 52177
#define SP_TREE_PORT142f 52178
#define SP_TREE_PORT143f 52179
#define SP_TREE_PORT144f 52180
#define SP_TREE_PORT145f 52181
#define SP_TREE_PORT146f 52182
#define SP_TREE_PORT147f 52183
#define SP_TREE_PORT148f 52184
#define SP_TREE_PORT149f 52185
#define SP_TREE_PORT15f 52186
#define SP_TREE_PORT150f 52187
#define SP_TREE_PORT151f 52188
#define SP_TREE_PORT152f 52189
#define SP_TREE_PORT153f 52190
#define SP_TREE_PORT154f 52191
#define SP_TREE_PORT155f 52192
#define SP_TREE_PORT156f 52193
#define SP_TREE_PORT157f 52194
#define SP_TREE_PORT158f 52195
#define SP_TREE_PORT159f 52196
#define SP_TREE_PORT16f 52197
#define SP_TREE_PORT160f 52198
#define SP_TREE_PORT161f 52199
#define SP_TREE_PORT162f 52200
#define SP_TREE_PORT163f 52201
#define SP_TREE_PORT164f 52202
#define SP_TREE_PORT165f 52203
#define SP_TREE_PORT166f 52204
#define SP_TREE_PORT167f 52205
#define SP_TREE_PORT168f 52206
#define SP_TREE_PORT169f 52207
#define SP_TREE_PORT17f 52208
#define SP_TREE_PORT18f 52209
#define SP_TREE_PORT19f 52210
#define SP_TREE_PORT2f 52211
#define SP_TREE_PORT20f 52212
#define SP_TREE_PORT21f 52213
#define SP_TREE_PORT22f 52214
#define SP_TREE_PORT23f 52215
#define SP_TREE_PORT24f 52216
#define SP_TREE_PORT25f 52217
#define SP_TREE_PORT26f 52218
#define SP_TREE_PORT27f 52219
#define SP_TREE_PORT28f 52220
#define SP_TREE_PORT29f 52221
#define SP_TREE_PORT3f 52222
#define SP_TREE_PORT30f 52223
#define SP_TREE_PORT31f 52224
#define SP_TREE_PORT32f 52225
#define SP_TREE_PORT33f 52226
#define SP_TREE_PORT34f 52227
#define SP_TREE_PORT35f 52228
#define SP_TREE_PORT36f 52229
#define SP_TREE_PORT37f 52230
#define SP_TREE_PORT38f 52231
#define SP_TREE_PORT39f 52232
#define SP_TREE_PORT4f 52233
#define SP_TREE_PORT40f 52234
#define SP_TREE_PORT41f 52235
#define SP_TREE_PORT42f 52236
#define SP_TREE_PORT43f 52237
#define SP_TREE_PORT44f 52238
#define SP_TREE_PORT45f 52239
#define SP_TREE_PORT46f 52240
#define SP_TREE_PORT47f 52241
#define SP_TREE_PORT48f 52242
#define SP_TREE_PORT49f 52243
#define SP_TREE_PORT5f 52244
#define SP_TREE_PORT50f 52245
#define SP_TREE_PORT51f 52246
#define SP_TREE_PORT52f 52247
#define SP_TREE_PORT53f 52248
#define SP_TREE_PORT54f 52249
#define SP_TREE_PORT55f 52250
#define SP_TREE_PORT56f 52251
#define SP_TREE_PORT57f 52252
#define SP_TREE_PORT58f 52253
#define SP_TREE_PORT59f 52254
#define SP_TREE_PORT6f 52255
#define SP_TREE_PORT60f 52256
#define SP_TREE_PORT61f 52257
#define SP_TREE_PORT62f 52258
#define SP_TREE_PORT63f 52259
#define SP_TREE_PORT64f 52260
#define SP_TREE_PORT65f 52261
#define SP_TREE_PORT66f 52262
#define SP_TREE_PORT67f 52263
#define SP_TREE_PORT68f 52264
#define SP_TREE_PORT69f 52265
#define SP_TREE_PORT7f 52266
#define SP_TREE_PORT70f 52267
#define SP_TREE_PORT71f 52268
#define SP_TREE_PORT72f 52269
#define SP_TREE_PORT73f 52270
#define SP_TREE_PORT74f 52271
#define SP_TREE_PORT75f 52272
#define SP_TREE_PORT76f 52273
#define SP_TREE_PORT77f 52274
#define SP_TREE_PORT78f 52275
#define SP_TREE_PORT79f 52276
#define SP_TREE_PORT8f 52277
#define SP_TREE_PORT80f 52278
#define SP_TREE_PORT81f 52279
#define SP_TREE_PORT82f 52280
#define SP_TREE_PORT83f 52281
#define SP_TREE_PORT84f 52282
#define SP_TREE_PORT85f 52283
#define SP_TREE_PORT86f 52284
#define SP_TREE_PORT87f 52285
#define SP_TREE_PORT88f 52286
#define SP_TREE_PORT89f 52287
#define SP_TREE_PORT9f 52288
#define SP_TREE_PORT90f 52289
#define SP_TREE_PORT91f 52290
#define SP_TREE_PORT92f 52291
#define SP_TREE_PORT93f 52292
#define SP_TREE_PORT94f 52293
#define SP_TREE_PORT95f 52294
#define SP_TREE_PORT96f 52295
#define SP_TREE_PORT97f 52296
#define SP_TREE_PORT98f 52297
#define SP_TREE_PORT99f 52298
#define SP_TREE_STATUSf 52299
#define SP_TRIGGEREDf 52300
#define SP_TRIGGER_IDf 52301
#define SQDM_CORRECTED_ERRORf 52302
#define SQDM_CORRECTED_ERROR_DISINTf 52303
#define SQDM_DISABLE_ECCf 52304
#define SQDM_ECC_CORRUPTf 52305
#define SQDM_ECC_ERROR_ADDRESSf 52306
#define SQDM_TMf 52307
#define SQDM_UNCORRECTABLE_ERRORf 52308
#define SQDM_UNCORRECTABLE_ERROR_DISINTf 52309
#define SQN_16BITSf 52310
#define SQN_32BITSf 52311
#define SQUEUEf 52312
#define SQUEUE_COPYf 52313
#define SQUEUE_DATAf 52314
#define SQUEUE_DROPf 52315
#define SQUEUE_INVALIDf 52316
#define SQUEUE_INVALID_DISINTf 52317
#define SQ_ACCEPTED_PACKETSf 52318
#define SQ_DROPPED_PACKETSf 52319
#define SQ_NEXT_BUFFER_CORRECTED_ERROR_Af 52320
#define SQ_NEXT_BUFFER_CORRECTED_ERROR_A_DISINTf 52321
#define SQ_NEXT_BUFFER_DISABLE_ECCf 52322
#define SQ_NEXT_BUFFER_ERROR_ADDR_Af 52323
#define SQ_NEXT_BUFFER_FORCE_ECC_ERROR_Af 52324
#define SQ_NEXT_BUFFER_FORCE_ECC_ERROR_Bf 52325
#define SQ_NEXT_BUFFER_MEM_INITf 52326
#define SQ_NEXT_BUFFER_MEM_INIT_DONEf 52327
#define SQ_NEXT_BUFFER_TMA_MEM0f 52328
#define SQ_NEXT_BUFFER_TMA_MEM1f 52329
#define SQ_NEXT_BUFFER_TMB_MEM0f 52330
#define SQ_NEXT_BUFFER_TMB_MEM1f 52331
#define SQ_NEXT_BUFFER_UNCORRECTED_ERROR_Af 52332
#define SQ_NEXT_BUFFER_UNCORRECTED_ERROR_A_DISINTf 52333
#define SRAM_0_ECC_COR_1B_INTRf 52334
#define SRAM_0_ECC_DET_2B_INTRf 52335
#define SRAM_0_ERR_ADDRf 52336
#define SRAM_0_PSM_VDDf 52337
#define SRAM_0_TMf 52338
#define SRAM_1_ECC_COR_1B_INTRf 52339
#define SRAM_1_ECC_DET_2B_INTRf 52340
#define SRAM_1_ERR_ADDRf 52341
#define SRAM_1_PSM_VDDf 52342
#define SRAM_1_TMf 52343
#define SRAM_2_ECC_COR_1B_INTRf 52344
#define SRAM_2_ECC_DET_2B_INTRf 52345
#define SRAM_2_ERR_ADDRf 52346
#define SRAM_2_PSM_VDDf 52347
#define SRAM_2_TMf 52348
#define SRAM_3_ECC_COR_1B_INTRf 52349
#define SRAM_3_ECC_DET_2B_INTRf 52350
#define SRAM_3_ERR_ADDRf 52351
#define SRAM_3_PSM_VDDf 52352
#define SRAM_3_TMf 52353
#define SRAM_4_ECC_COR_1B_INTRf 52354
#define SRAM_4_ECC_DET_2B_INTRf 52355
#define SRAM_4_ERR_ADDRf 52356
#define SRAM_4_PSM_VDDf 52357
#define SRAM_4_TMf 52358
#define SRAM_5_ECC_COR_1B_INTRf 52359
#define SRAM_5_ECC_DET_2B_INTRf 52360
#define SRAM_5_ERR_ADDRf 52361
#define SRAM_5_PSM_VDDf 52362
#define SRAM_5_TMf 52363
#define SRAM_6_ECC_COR_1B_INTRf 52364
#define SRAM_6_ECC_DET_2B_INTRf 52365
#define SRAM_6_ERR_ADDRf 52366
#define SRAM_6_PSM_VDDf 52367
#define SRAM_6_TMf 52368
#define SRAM_7_ECC_COR_1B_INTRf 52369
#define SRAM_7_ECC_DET_2B_INTRf 52370
#define SRAM_7_ERR_ADDRf 52371
#define SRAM_7_PSM_VDDf 52372
#define SRAM_7_TMf 52373
#define SRAM_ECC_FIX_ENf 52374
#define SRAM_ECC_INTRf 52375
#define SRAM_INITf 52376
#define SRAM_INIT_DONEf 52377
#define SRAM_MODEf 52378
#define SRAM_OSC_0_BURNINf 52379
#define SRAM_OSC_0_NENf 52380
#define SRAM_OSC_0_PENf 52381
#define SRAM_OSC_1_BURNINf 52382
#define SRAM_OSC_1_NENf 52383
#define SRAM_OSC_1_PENf 52384
#define SRAM_OSC_2_BURNINf 52385
#define SRAM_OSC_2_NENf 52386
#define SRAM_OSC_2_PENf 52387
#define SRAM_OSC_3_BURNINf 52388
#define SRAM_OSC_3_NENf 52389
#define SRAM_OSC_3_PENf 52390
#define SRAM_OSC_4_BURNINf 52391
#define SRAM_OSC_4_NENf 52392
#define SRAM_OSC_4_PENf 52393
#define SRAM_OSC_5_BURNINf 52394
#define SRAM_OSC_5_NENf 52395
#define SRAM_OSC_5_PENf 52396
#define SRAM_OSC_SELf 52397
#define SRBR_STHRf 52398
#define SRCf 52399
#define SRCDVCNGLINKEVf 52400
#define SRCDVCNGLINKEVMASKf 52401
#define SRCDVCNGLINKHf 52402
#define SRCDVCNGLINKLf 52403
#define SRCEQUALDESTDISCARDf 52404
#define SRCHFAIL0f 52405
#define SRCHFAIL1f 52406
#define SRCMOD_INDEXf 52407
#define SRCPGf 52408
#define SRCPORT_0f 52409
#define SRCPORT_1f 52410
#define SRCPORT_10f 52411
#define SRCPORT_11f 52412
#define SRCPORT_12f 52413
#define SRCPORT_13f 52414
#define SRCPORT_14f 52415
#define SRCPORT_15f 52416
#define SRCPORT_16f 52417
#define SRCPORT_17f 52418
#define SRCPORT_18f 52419
#define SRCPORT_19f 52420
#define SRCPORT_2f 52421
#define SRCPORT_20f 52422
#define SRCPORT_21f 52423
#define SRCPORT_22f 52424
#define SRCPORT_23f 52425
#define SRCPORT_24f 52426
#define SRCPORT_25f 52427
#define SRCPORT_26f 52428
#define SRCPORT_27f 52429
#define SRCPORT_28f 52430
#define SRCPORT_29f 52431
#define SRCPORT_3f 52432
#define SRCPORT_30f 52433
#define SRCPORT_31f 52434
#define SRCPORT_32f 52435
#define SRCPORT_33f 52436
#define SRCPORT_34f 52437
#define SRCPORT_35f 52438
#define SRCPORT_36f 52439
#define SRCPORT_37f 52440
#define SRCPORT_38f 52441
#define SRCPORT_39f 52442
#define SRCPORT_4f 52443
#define SRCPORT_40f 52444
#define SRCPORT_41f 52445
#define SRCPORT_5f 52446
#define SRCPORT_6f 52447
#define SRCPORT_7f 52448
#define SRCPORT_8f 52449
#define SRCPORT_9f 52450
#define SRCQRNG_PARITY_ERR_MASKf 52451
#define SRCROUTE_TOCPUf 52452
#define SRCSYSTEMPORTFEMBITSELECTf 52453
#define SRCSYSTEMPORTFEMFIELDSELECT0f 52454
#define SRCSYSTEMPORTFEMFIELDSELECT1f 52455
#define SRCSYSTEMPORTFEMFIELDSELECT10f 52456
#define SRCSYSTEMPORTFEMFIELDSELECT11f 52457
#define SRCSYSTEMPORTFEMFIELDSELECT12f 52458
#define SRCSYSTEMPORTFEMFIELDSELECT2f 52459
#define SRCSYSTEMPORTFEMFIELDSELECT3f 52460
#define SRCSYSTEMPORTFEMFIELDSELECT4f 52461
#define SRCSYSTEMPORTFEMFIELDSELECT5f 52462
#define SRCSYSTEMPORTFEMFIELDSELECT6f 52463
#define SRCSYSTEMPORTFEMFIELDSELECT7f 52464
#define SRCSYSTEMPORTFEMFIELDSELECT8f 52465
#define SRCSYSTEMPORTFEMFIELDSELECT9f 52466
#define SRCSYSTEMPORTFEMMAPDATAf 52467
#define SRCSYSTEMPORTFEMMAPINDEXf 52468
#define SRCTRUNKMAP_PDAf 52469
#define SRCTRUNKMAP_PMf 52470
#define SRCTRUNKMAP_TMf 52471
#define SRCTRUNKMAP_WWf 52472
#define SRC_ADDRf 52473
#define SRC_BUFFERf 52474
#define SRC_BURST_LENf 52475
#define SRC_BURST_SIZEf 52476
#define SRC_CACHE_CTRLf 52477
#define SRC_CDONEf 52478
#define SRC_CERRf 52479
#define SRC_CLASS_ID_SELf 52480
#define SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTf 52481
#define SRC_CONTAINER_MODEf 52482
#define SRC_CONTAINER_OVERLAY_ENABLEf 52483
#define SRC_CONTEXTf 52484
#define SRC_CONTEXT_NUM_CAPTf 52485
#define SRC_CONTEXT_NUM_MASKf 52486
#define SRC_CONTEXT_NUM_VALUEf 52487
#define SRC_CTXT_DB_CORRECTED_ERRORf 52488
#define SRC_CTXT_DB_CORRECTED_ERROR_DISINTf 52489
#define SRC_CTXT_DB_ECC_ERROR_ADDRESSf 52490
#define SRC_CTXT_DB_ENABLE_ECCf 52491
#define SRC_CTXT_DB_FORCE_UNCORRECTABLE_ERRORf 52492
#define SRC_CTXT_DB_UNCORRECTED_ERRORf 52493
#define SRC_CTXT_DB_UNCORRECTED_ERROR_ERROR_DISINTf 52494
#define SRC_DEV_FAILUREf 52495
#define SRC_DISCARDf 52496
#define SRC_DISCARD0f 52497
#define SRC_DISCARD1f 52498
#define SRC_DV_CNG_LINKf 52499
#define SRC_DV_CNG_LINK_EVf 52500
#define SRC_DV_CNG_LINK_EV_MASKf 52501
#define SRC_EQUAL_DEST_INTf 52502
#define SRC_EQUAL_DEST_INT_MASKf 52503
#define SRC_HBIT_TMf 52504
#define SRC_HBIT_WWf 52505
#define SRC_HIGIGf 52506
#define SRC_HIGIG_MASKf 52507
#define SRC_HIGIG_VALUEf 52508
#define SRC_HITf 52509
#define SRC_IDf 52510
#define SRC_INCf 52511
#define SRC_INVLID_ACCESSf 52512
#define SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTf 52513
#define SRC_INVLID_ACCESS_MASKf 52514
#define SRC_IP_PTRf 52515
#define SRC_IS_NIV_UPLINK_PORTf 52516
#define SRC_MODf 52517
#define SRC_MODIDf 52518
#define SRC_MODID_BLOCK_MIRROR_COPYf 52519
#define SRC_MODID_BLOCK_MIRROR_ONLY_PKTf 52520
#define SRC_MODID_BLOCK_TMf 52521
#define SRC_MODID_BLOCK_WWf 52522
#define SRC_MODID_EGRESS_BLOCK_PDAf 52523
#define SRC_MODID_EGRESS_BLOCK_PMf 52524
#define SRC_MODID_EGRESS_BLOCK_TMf 52525
#define SRC_MODID_EGRESS_PARITY_ENf 52526
#define SRC_MODID_EGRESS_PAR_ERRf 52527
#define SRC_MODID_INGRESS_BLOCK_PARITY_ENf 52528
#define SRC_MODID_INGRESS_BLOCK_PAR_ERRf 52529
#define SRC_MODID_INGRESS_BLOCK_PDAf 52530
#define SRC_MODID_INGRESS_BLOCK_PMf 52531
#define SRC_MODID_INGRESS_BLOCK_TMf 52532
#define SRC_MODID_VALIDf 52533
#define SRC_NIV_VIF_IDf 52534
#define SRC_PGf 52535
#define SRC_PG_NUMf 52536
#define SRC_PORTf 52537
#define SRC_PORT_LOOKUP_FAILEDf 52538
#define SRC_PORT_LOOKUP_FAILED_DISINTf 52539
#define SRC_PORT_NUMf 52540
#define SRC_PORT_NUM_CAPTf 52541
#define SRC_PORT_NUM_MASKf 52542
#define SRC_PORT_NUM_VALIDf 52543
#define SRC_PORT_NUM_VALUEf 52544
#define SRC_PORT_STATE_CORRECTED_ERRORf 52545
#define SRC_PORT_STATE_CORRECTED_ERROR_DISINTf 52546
#define SRC_PORT_STATE_ECC_ERROR_ADDRESSf 52547
#define SRC_PORT_STATE_ENABLE_ECCf 52548
#define SRC_PORT_STATE_FORCE_UNCORRECTABLE_ERRORf 52549
#define SRC_PORT_STATE_UNCORRECTED_ERRORf 52550
#define SRC_PORT_STATE_UNCORRECTED_ERROR_DISINTf 52551
#define SRC_PORT_TGIDf 52552
#define SRC_PPP_TO_S1_LOOKUP_CORRECTED_ERRORf 52553
#define SRC_PPP_TO_S1_LOOKUP_CORRECTED_ERROR_DISINTf 52554
#define SRC_PPP_TO_S1_LOOKUP_ECC_ERROR_ADDRESSf 52555
#define SRC_PPP_TO_S1_LOOKUP_ENABLE_ECCf 52556
#define SRC_PPP_TO_S1_LOOKUP_FORCE_UNCORRECTABLE_ERRORf 52557
#define SRC_PPP_TO_S1_LOOKUP_UNCORRECTED_ERRORf 52558
#define SRC_PPP_TO_S1_LOOKUP_UNCORRECTED_ERROR_DISINTf 52559
#define SRC_PROT_CTRLf 52560
#define SRC_PVLAN_PORT_TYPEf 52561
#define SRC_QUEUEf 52562
#define SRC_RDYf 52563
#define SRC_REALM_IDf 52564
#define SRC_REMOVAL_ENf 52565
#define SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf 52566
#define SRC_ROUTEf 52567
#define SRC_SALf 52568
#define SRC_SELECTf 52569
#define SRC_SYSTEM_PORT_FEM_BIT_SELECTf 52570
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_0f 52571
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_1f 52572
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_10f 52573
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_11f 52574
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_12f 52575
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_13f 52576
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_14f 52577
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_15f 52578
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_2f 52579
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_3f 52580
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_4f 52581
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_5f 52582
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_6f 52583
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_7f 52584
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_8f 52585
#define SRC_SYSTEM_PORT_FEM_FIELD_SELECT_9f 52586
#define SRC_SYSTEM_PORT_FEM_MAP_DATAf 52587
#define SRC_SYSTEM_PORT_FEM_MAP_INDEXf 52588
#define SRC_SYS_PORT_IDf 52589
#define SRC_Tf 52590
#define SRC_TGIDf 52591
#define SRC_TRUNKf 52592
#define SRC_TRUNK_ECC_ENf 52593
#define SRC_TRUNK_MAPf 52594
#define SRC_TRUNK_PAR_ERRf 52595
#define SRC_TRUNK_TABLE_1BIT_ERROR_REPORTf 52596
#define SRC_TYPEf 52597
#define SRC_VP_2_PARITY_ENf 52598
#define SRD0CMUCFGAf 52599
#define SRD0CMUCFGBf 52600
#define SRD0CMUSTATf 52601
#define SRD0LN0CFGAf 52602
#define SRD0LN0EBISTf 52603
#define SRD0LN0STATf 52604
#define SRD0LN1CFGAf 52605
#define SRD0LN1EBISTf 52606
#define SRD0LN1STATf 52607
#define SRD0LN2CFGAf 52608
#define SRD0LN2EBISTf 52609
#define SRD0LN2STATf 52610
#define SRD0LN3CFGAf 52611
#define SRD0LN3EBISTf 52612
#define SRD0LN3STATf 52613
#define SRD0MACROINTERRUPTf 52614
#define SRD0MACROINTERRUPTMASKf 52615
#define SRD0_CMU_CFGAf 52616
#define SRD0_CMU_CFGBf 52617
#define SRD0_CMU_STATf 52618
#define SRD0_LN0_CFGAf 52619
#define SRD0_LN0_EBISTf 52620
#define SRD0_LN0_STATf 52621
#define SRD0_LN1_CFGAf 52622
#define SRD0_LN1_EBISTf 52623
#define SRD0_LN1_STATf 52624
#define SRD0_LN2_CFGAf 52625
#define SRD0_LN2_EBISTf 52626
#define SRD0_LN2_STATf 52627
#define SRD0_LN3_CFGAf 52628
#define SRD0_LN3_EBISTf 52629
#define SRD0_LN3_STATf 52630
#define SRD1CMUCFGAf 52631
#define SRD1CMUCFGBf 52632
#define SRD1CMUSTATf 52633
#define SRD1LN0CFGAf 52634
#define SRD1LN0EBISTf 52635
#define SRD1LN0STATf 52636
#define SRD1LN1CFGAf 52637
#define SRD1LN1EBISTf 52638
#define SRD1LN1STATf 52639
#define SRD1LN2CFGAf 52640
#define SRD1LN2EBISTf 52641
#define SRD1LN2STATf 52642
#define SRD1LN3CFGAf 52643
#define SRD1LN3EBISTf 52644
#define SRD1LN3STATf 52645
#define SRD1MACROINTERRUPTf 52646
#define SRD1MACROINTERRUPTMASKf 52647
#define SRD1_CMU_CFGAf 52648
#define SRD1_CMU_CFGBf 52649
#define SRD1_CMU_STATf 52650
#define SRD1_LN0_CFGAf 52651
#define SRD1_LN0_EBISTf 52652
#define SRD1_LN0_STATf 52653
#define SRD1_LN1_CFGAf 52654
#define SRD1_LN1_EBISTf 52655
#define SRD1_LN1_STATf 52656
#define SRD1_LN2_CFGAf 52657
#define SRD1_LN2_EBISTf 52658
#define SRD1_LN2_STATf 52659
#define SRD1_LN3_CFGAf 52660
#define SRD1_LN3_EBISTf 52661
#define SRD1_LN3_STATf 52662
#define SRD2CMUCFGAf 52663
#define SRD2CMUCFGBf 52664
#define SRD2CMUSTATf 52665
#define SRD2LN0CFGAf 52666
#define SRD2LN0EBISTf 52667
#define SRD2LN0STATf 52668
#define SRD2LN1CFGAf 52669
#define SRD2LN1EBISTf 52670
#define SRD2LN1STATf 52671
#define SRD2LN2CFGAf 52672
#define SRD2LN2EBISTf 52673
#define SRD2LN2STATf 52674
#define SRD2LN3CFGAf 52675
#define SRD2LN3EBISTf 52676
#define SRD2LN3STATf 52677
#define SRD2MACROINTERRUPTf 52678
#define SRD2MACROINTERRUPTMASKf 52679
#define SRD2_CMU_CFGAf 52680
#define SRD2_CMU_CFGBf 52681
#define SRD2_CMU_STATf 52682
#define SRD2_LN0_CFGAf 52683
#define SRD2_LN0_EBISTf 52684
#define SRD2_LN0_STATf 52685
#define SRD2_LN1_CFGAf 52686
#define SRD2_LN1_EBISTf 52687
#define SRD2_LN1_STATf 52688
#define SRD2_LN2_CFGAf 52689
#define SRD2_LN2_EBISTf 52690
#define SRD2_LN2_STATf 52691
#define SRD2_LN3_CFGAf 52692
#define SRD2_LN3_EBISTf 52693
#define SRD2_LN3_STATf 52694
#define SRD3CMUCFGAf 52695
#define SRD3CMUCFGBf 52696
#define SRD3CMUSTATf 52697
#define SRD3LN0CFGAf 52698
#define SRD3LN0EBISTf 52699
#define SRD3LN0STATf 52700
#define SRD3LN1CFGAf 52701
#define SRD3LN1EBISTf 52702
#define SRD3LN1STATf 52703
#define SRD3LN2CFGAf 52704
#define SRD3LN2EBISTf 52705
#define SRD3LN2STATf 52706
#define SRD3LN3CFGAf 52707
#define SRD3LN3EBISTf 52708
#define SRD3LN3STATf 52709
#define SRD3MACROINTERRUPTf 52710
#define SRD3MACROINTERRUPTMASKf 52711
#define SRD3_CMU_CFGAf 52712
#define SRD3_CMU_CFGBf 52713
#define SRD3_CMU_STATf 52714
#define SRD3_LN0_CFGAf 52715
#define SRD3_LN0_EBISTf 52716
#define SRD3_LN0_STATf 52717
#define SRD3_LN1_CFGAf 52718
#define SRD3_LN1_EBISTf 52719
#define SRD3_LN1_STATf 52720
#define SRD3_LN2_CFGAf 52721
#define SRD3_LN2_EBISTf 52722
#define SRD3_LN2_STATf 52723
#define SRD3_LN3_CFGAf 52724
#define SRD3_LN3_EBISTf 52725
#define SRD3_LN3_STATf 52726
#define SRD4CMUCFGAf 52727
#define SRD4CMUCFGBf 52728
#define SRD4CMUSTATf 52729
#define SRD4LN0CFGAf 52730
#define SRD4LN0EBISTf 52731
#define SRD4LN0STATf 52732
#define SRD4LN1CFGAf 52733
#define SRD4LN1EBISTf 52734
#define SRD4LN1STATf 52735
#define SRD4LN2CFGAf 52736
#define SRD4LN2EBISTf 52737
#define SRD4LN2STATf 52738
#define SRD4LN3CFGAf 52739
#define SRD4LN3EBISTf 52740
#define SRD4LN3STATf 52741
#define SRD4MACROINTERRUPTf 52742
#define SRD4MACROINTERRUPTMASKf 52743
#define SRD5CMUCFGAf 52744
#define SRD5CMUCFGBf 52745
#define SRD5CMUSTATf 52746
#define SRD5LN0CFGAf 52747
#define SRD5LN0EBISTf 52748
#define SRD5LN0STATf 52749
#define SRD5LN1CFGAf 52750
#define SRD5LN1EBISTf 52751
#define SRD5LN1STATf 52752
#define SRD5LN2CFGAf 52753
#define SRD5LN2EBISTf 52754
#define SRD5LN2STATf 52755
#define SRD5LN3CFGAf 52756
#define SRD5LN3EBISTf 52757
#define SRD5LN3STATf 52758
#define SRD5MACROINTERRUPTf 52759
#define SRD5MACROINTERRUPTMASKf 52760
#define SRD6CMUCFGAf 52761
#define SRD6CMUCFGBf 52762
#define SRD6CMUSTATf 52763
#define SRD6LN0CFGAf 52764
#define SRD6LN0EBISTf 52765
#define SRD6LN0STATf 52766
#define SRD6LN1CFGAf 52767
#define SRD6LN1EBISTf 52768
#define SRD6LN1STATf 52769
#define SRD6LN2CFGAf 52770
#define SRD6LN2EBISTf 52771
#define SRD6LN2STATf 52772
#define SRD6LN3CFGAf 52773
#define SRD6LN3EBISTf 52774
#define SRD6LN3STATf 52775
#define SRD6MACROINTERRUPTf 52776
#define SRD6MACROINTERRUPTMASKf 52777
#define SRDAEPBOPf 52778
#define SRDAEPBRDf 52779
#define SRDAIPUCFGf 52780
#define SRDBEPBOPf 52781
#define SRDBEPBRDf 52782
#define SRDBIPUCFGf 52783
#define SRDEPBINTERRUPTf 52784
#define SRDEPBINTERRUPTGROUPAf 52785
#define SRDEPBINTERRUPTGROUPAMASKf 52786
#define SRDEPBINTERRUPTGROUPBf 52787
#define SRDEPBINTERRUPTGROUPBMASKf 52788
#define SRDEPBINTERRUPTMASKf 52789
#define SRDEPBOPf 52790
#define SRDEPBRDf 52791
#define SRDINTERRUPTf 52792
#define SRDINTERRUPTMASKf 52793
#define SRDIPUCFGf 52794
#define SRDIPUINTERRUPTf 52795
#define SRDIPUINTERRUPTGROUPAf 52796
#define SRDIPUINTERRUPTGROUPBf 52797
#define SRDIPUINTERRUPTMASKf 52798
#define SRDIPUINTERRUPTMASKGROUPAf 52799
#define SRDIPUINTERRUPTMASKGROUPBf 52800
#define SRDLANEINTERRUPTf 52801
#define SRDLANEINTERRUPTMASKf 52802
#define SRDYf 52803
#define SRDY_MASKf 52804
#define SRD_0_PLL_LOCKEDf 52805
#define SRD_0_PLL_STAT_OUTf 52806
#define SRD_1_PLL_LOCKEDf 52807
#define SRD_1_PLL_STAT_OUTf 52808
#define SRD_PLL_CTRLf 52809
#define SRD_QUAD_N_IDDQf 52810
#define SRD_QUAD_N_LCREF_ENf 52811
#define SRD_QUAD_N_LN_FORCE_SPEED_STRAPf 52812
#define SRD_QUAD_N_MDIO_BRCT_ADDRESSf 52813
#define SRD_QUAD_N_MDIO_REGSf 52814
#define SRD_QUAD_N_PLL_BYPASSf 52815
#define SRD_QUAD_N_POWER_DOWNf 52816
#define SRD_QUAD_N_RSTB_FIFOf 52817
#define SRD_QUAD_N_RSTB_HWf 52818
#define SRD_QUAD_N_RSTB_PLLf 52819
#define SRD_QUAD_N_RX_SEQ_DONE_1Gf 52820
#define SRD_QUAD_N_SYNC_STATUSf 52821
#define SRD_QUAD_N_TXPLL_LOCKf 52822
#define SRD_QUAD_N_TX_DRV_HV_DISABLEf 52823
#define SREDENf 52824
#define SREDRJCTf 52825
#define SRED_ENf 52826
#define SRED_RJCTf 52827
#define SREFRESH_EXIT_NO_REFRESHf 52828
#define SRELEVANCEf 52829
#define SREQf 52830
#define SREQ_MASKf 52831
#define SRP_FWD_ACTIONf 52832
#define SRP_PKT_TO_CPUf 52833
#define SRRf 52834
#define SRSTf 52835
#define SRTf 52836
#define SRTDESCCNTBf 52837
#define SRTDESCCNTOAf 52838
#define SRTDESCCNTOAMASKf 52839
#define SRTDESCCNTOBf 52840
#define SRTDESCCNTOBMASKf 52841
#define SRTSf 52842
#define SRX_FLUSHf 52843
#define SSf 52844
#define SSC_LIMITf 52845
#define SSC_MODEf 52846
#define SSC_STEPf 52847
#define SSC_STEP_LOWERf 52848
#define SSC_STEP_UPPERf 52849
#define SSEGMENTf 52850
#define SSEGMENT_MASKf 52851
#define SS_CDC_ISO_SHORT_DIS_If 52852
#define SS_CLEAR_NAK_NEMPTY_EN_If 52853
#define SS_CLOSE_DESC_ENA_If 52854
#define SS_DIS_ISO_OUT_NAK_EN_If 52855
#define SS_SEND_NULL_ENA_If 52856
#define SS_SETCLR_RMTWKP_ENA_If 52857
#define SS_SET_CLR_STALL_ENA_If 52858
#define SS_SET_OPMODE_POR_If 52859
#define SS_SET_STALL_NEMPTY_EN_If 52860
#define SS_SNAK_BIT_ENH_EN_If 52861
#define STAf 52862
#define STACE_ALLf 52863
#define STACKINGROUTEHISTORYSELECT0f 52864
#define STACKINGROUTEHISTORYSELECT1f 52865
#define STACKINGROUTEHISTORYSELECT2f 52866
#define STACKINGROUTEHISTORYSELECT3f 52867
#define STACKINGROUTEHISTORYSELECT4f 52868
#define STACKINGROUTEHISTORYSELECT5f 52869
#define STACKINGROUTEHISTORYSELECT6f 52870
#define STACKINGROUTEHISTORYSELECT7f 52871
#define STACKVLDf 52872
#define STACK_CORRECTED_ERRORf 52873
#define STACK_CORRECTED_ERROR_DISINTf 52874
#define STACK_ECC_ERROR_ADDRESSf 52875
#define STACK_ENABLE_ECCf 52876
#define STACK_FEC_RESOLVE_INITIATE_PAR_ERRf 52877
#define STACK_FEC_RESOLVE_PARITY_ERR_MASKf 52878
#define STACK_FORCE_UNCORRECTABLE_ERRORf 52879
#define STACK_LAGf 52880
#define STACK_MODEf 52881
#define STACK_OOR_RCYC_PTR_ERRORf 52882
#define STACK_OOR_RCYC_PTR_ERROR_DISINTf 52883
#define STACK_OOR_RLS_PTR_ERRORf 52884
#define STACK_OOR_RLS_PTR_ERROR_DISINTf 52885
#define STACK_OVERFLOW_ERRORf 52886
#define STACK_OVERFLOW_ERROR_DISINTf 52887
#define STACK_TRUNK_RESOLVE_INITIATE_PAR_ERRf 52888
#define STACK_TRUNK_RESOLVE_PARITY_ERR_MASKf 52889
#define STACK_UNCORRECTED_ERRORf 52890
#define STACK_UNCORRECTED_ERROR_DISINTf 52891
#define STACK_UNDERRUN_ERRORf 52892
#define STACK_UNDERRUN_ERROR_DISINTf 52893
#define STAD0f 52894
#define STAD1f 52895
#define STAD2f 52896
#define STAGE0_BANKSf 52897
#define STAGE1_BANKSf 52898
#define STAGE2_BANKSf 52899
#define STAGE3_BANKSf 52900
#define STAGE_NUMBERf 52901
#define STAGIf 52902
#define STAGI_MASKf 52903
#define STAGOf 52904
#define STAGO_MASKf 52905
#define STALE_GRANT_Af 52906
#define STALE_GRANT_A_DISINTf 52907
#define STALE_GRANT_Bf 52908
#define STALE_GRANT_B_DISINTf 52909
#define STALL_MODEf 52910
#define STALL_PROCf 52911
#define STAMPf 52912
#define STAMPDPf 52913
#define STAMPEEPf 52914
#define STAMPFAPPORTf 52915
#define STAMPFWDACTIONf 52916
#define STAMPOUTLIFf 52917
#define STAMP_CNI_BITf 52918
#define STAMP_DSP_EXTf 52919
#define STAMP_EEPf 52920
#define STAMP_FAP_PORTf 52921
#define STAMP_FTMH_OUTLIF_TYPE_ENf 52922
#define STAMP_FWDACTIONf 52923
#define STAMP_FWDACTION_TDMf 52924
#define STAMP_MC_DESTINATION_IN_FTMHf 52925
#define STAMP_NATIVE_VSIf 52926
#define STAMP_OUTLIF_XGS_PPD_18B_ENf 52927
#define STAMP_OUTLIF_XGS_PPD_ENf 52928
#define STAMP_OUTLIF_XGS_USR_DEF_ENf 52929
#define STAMP_UC_DESTINATION_IN_FTMHf 52930
#define STAMP_USER_DEFINED_LSBf 52931
#define STAMP_USER_DEFINED_MSBf 52932
#define STAMP_USR_DEF_OUTLIF_TYPE_ENf 52933
#define STANDBYf 52934
#define STANDBYWFIf 52935
#define STANDBY_ACTIVEf 52936
#define STANDBY_EXIT_Lf 52937
#define STANDBY_EXIT_PIN_ENf 52938
#define STANDBY_READYf 52939
#define STAN_ALNf 52940
#define STARTf 52941
#define STARTBUFFERPOINTERf 52942
#define STARTBUSYf 52943
#define STARTEDf 52944
#define STARTERRf 52945
#define STARTERRMASKf 52946
#define STARTEXPERRf 52947
#define STARTEXPERRMASKf 52948
#define STARTOFPACKETf 52949
#define STARTQUEUEf 52950
#define STARTTRAINSEQf 52951
#define STARTTRANSDELAYf 52952
#define START_ADDRf 52953
#define START_ADDRESSf 52954
#define START_ADDRSf 52955
#define START_BY_START_ERRf 52956
#define START_BY_START_ERR_DISINTf 52957
#define START_BY_START_ERR_ENf 52958
#define START_CAPTUREf 52959
#define START_CELLf 52960
#define START_CELL_CAPTf 52961
#define START_CELL_MASKf 52962
#define START_CELL_VALUEf 52963
#define START_CFAPE_INITf 52964
#define START_CFAPI_INITf 52965
#define START_CFAP_INITf 52966
#define START_CNTf 52967
#define START_CNTRIDf 52968
#define START_COPYf 52969
#define START_CPU0_POWERDOWN_SEQf 52970
#define START_FAP_INITf 52971
#define START_FLAGf 52972
#define START_GENf 52973
#define START_GEN_CELLf 52974
#define START_HWTL_TESTf 52975
#define START_IDf 52976
#define START_IPV4_IDf 52977
#define START_LAB_TESTf 52978
#define START_OF_CHAINf 52979
#define START_OF_PACKETf 52980
#define START_PFAP_INITf 52981
#define START_PLAYf 52982
#define START_POLLING_STATEf 52983
#define START_PTRf 52984
#define START_RESETf 52985
#define START_ROM_0_RAM_1f 52986
#define START_RPFAP_INITf 52987
#define START_S1f 52988
#define START_SFI_SEQf 52989
#define START_STOPf 52990
#define START_THRESHOLDf 52991
#define START_TIMESTAMPf 52992
#define START_WINDOWf 52993
#define STARVING_THRESHf 52994
#define STATf 52995
#define STAT0_ADJUSTf 52996
#define STAT0_LENGTH0f 52997
#define STAT0_LENGTH1f 52998
#define STAT0_META0_SELf 52999
#define STAT0_META1_SELf 53000
#define STAT0_OFFSET0f 53001
#define STAT0_OFFSET1f 53002
#define STAT0_PER_FRAME_ADJf 53003
#define STAT0_SEGMENTf 53004
#define STAT1_ADJUSTf 53005
#define STAT1_LENGTH0f 53006
#define STAT1_LENGTH1f 53007
#define STAT1_META0_SELf 53008
#define STAT1_META1_SELf 53009
#define STAT1_OFFSET0f 53010
#define STAT1_OFFSET1f 53011
#define STAT1_PER_FRAME_ADJf 53012
#define STAT1_SEGMENTf 53013
#define STATBOBFRAMEERRMASKf 53014
#define STATBUSCYCLESCOUNTENf 53015
#define STATCLEARONREADf 53016
#define STATCNT75PPORT0_31f 53017
#define STATCNT75PPORT0_31INTf 53018
#define STATCNT75PPORT0_31INTMASKf 53019
#define STATCNT75PPORT0_31MASKf 53020
#define STATCNT75PPORT32_63f 53021
#define STATCNT75PPORT32_63INTf 53022
#define STATCNT75PPORT32_63INTMASKf 53023
#define STATCNT75PPORT32_63MASKf 53024
#define STATCNTDATAOVERFLOWf 53025
#define STATCNTDATAVALIDf 53026
#define STATCNTOVERFLOWENABLEf 53027
#define STATCOUNTBINSWITHERRf 53028
#define STATCOUNTERAFINTf 53029
#define STATCOUNTERAFINTMASKf 53030
#define STATCOUNTLENGWITHERRf 53031
#define STATCOUNTTYPEWITHERRf 53032
#define STATDDRMODEf 53033
#define STATEf 53034
#define STATENf 53035
#define STATEOBFRAMEERRMASKf 53036
#define STATE_AUTO_HANDLEf 53037
#define STATE_BEATS_ENf 53038
#define STATE_BUSY_ENf 53039
#define STATE_CMDS_ENf 53040
#define STATE_DATAf 53041
#define STATE_DATA_TYPEf 53042
#define STATE_LATENCY_ENf 53043
#define STATE_MASKf 53044
#define STATE_MEM_PDAf 53045
#define STATE_MEM_TMf 53046
#define STATE_OUTS_ENf 53047
#define STATE_TABLE0_ECC_GEN_ENABLEf 53048
#define STATE_TABLE1_ECC_GEN_ENABLEf 53049
#define STATE_TABLE2_ECC_GEN_ENABLEf 53050
#define STATE_TABLE3_ECC_GEN_ENABLEf 53051
#define STATE_TABLE4_ECC_GEN_ENABLEf 53052
#define STATE_TABLE5_ECC_GEN_ENABLEf 53053
#define STATE_TABLE6_ECC_GEN_ENABLEf 53054
#define STATE_TABLE7_ECC_GEN_ENABLEf 53055
#define STATE_TABLE_ACCESS_LIMITf 53056
#define STATE_TABLE_ACCESS_LIMIT_ENABLEf 53057
#define STATGTIMERMODEf 53058
#define STATGTIMERMODEENf 53059
#define STATICMOVE_TOCPUf 53060
#define STATICODTENf 53061
#define STATIC_BITf 53062
#define STATIC_BIT_0f 53063
#define STATIC_BIT_1f 53064
#define STATIC_ODT_ENf 53065
#define STATILKN0ENABLEf 53066
#define STATILKN1ENABLEf 53067
#define STATINTERRUPTf 53068
#define STATINTERRUPTMASKf 53069
#define STATION_MOVEf 53070
#define STATISREADYf 53071
#define STATISTICSACTIONENABLEf 53072
#define STATISTICSKEYSELECT0f 53073
#define STATISTICSKEYSELECT1f 53074
#define STATISTICSKEYSELECT2f 53075
#define STATISTICSKEYSELECT3f 53076
#define STATISTICSKEYSELECT4f 53077
#define STATISTICSKEYSELECT5f 53078
#define STATISTICSKEYSELECT6f 53079
#define STATISTICSKEYSELECT7f 53080
#define STATISTICSKEYSHIFT0f 53081
#define STATISTICSKEYSHIFT1f 53082
#define STATISTICSKEYSHIFT2f 53083
#define STATISTICSKEYSHIFT3f 53084
#define STATISTICSKEYSHIFT4f 53085
#define STATISTICSKEYSHIFT5f 53086
#define STATISTICSKEYSHIFT6f 53087
#define STATISTICSKEYSHIFT7f 53088
#define STATISTICS_ENf 53089
#define STATISTICS_ENAf 53090
#define STATISTIC_DUPLICATE_ENABLEf 53091
#define STATOEf 53092
#define STATOUTPHASEf 53093
#define STATPACKETCOUNTENf 53094
#define STATRDCOUNTERf 53095
#define STATRDCOUNTERCLRf 53096
#define STATRDCOUNTERIDf 53097
#define STATRDCOUNTERPORTf 53098
#define STATREADCNTIDf 53099
#define STATREADCNTLSBf 53100
#define STATREADCNTMSBf 53101
#define STATREADERRINTf 53102
#define STATREADERRINTMASKf 53103
#define STATREADINPROGRESSf 53104
#define STATREADPORTf 53105
#define STATRESETf 53106
#define STATRESETISDONEf 53107
#define STATRESETSTARTf 53108
#define STATRXBINSCFGf 53109
#define STATRXBOBFRAMEERRf 53110
#define STATRXBOPCOUNTENABLEf 53111
#define STATRXBURSTLENGTHOVERFLOWINTf 53112
#define STATRXBURSTLENGTHOVERFLOWINTMASKf 53113
#define STATRXBURSTSERRCNTf 53114
#define STATRXBURSTSERRCNTOVFf 53115
#define STATRXBURSTSOKCNTf 53116
#define STATRXBURSTSOKCNTOVFf 53117
#define STATRXEOBFRAMEERRf 53118
#define STATRXEOPCOUNTENABLEf 53119
#define STATRXFRAMEERRCNTf 53120
#define STATRXFRAMEERRINTf 53121
#define STATRXFRAMEERRINTMASKf 53122
#define STATRXLASTFRAMEERRPORTf 53123
#define STATRXMAXBURSTLENGTHf 53124
#define STATRXMINBURSTLENGTHf 53125
#define STATRXSOBFRAMEERRf 53126
#define STATRXSOPCOUNTENABLEf 53127
#define STATSCFG_CORRECTED_ERRORf 53128
#define STATSCFG_CORRECTED_ERROR_DISINTf 53129
#define STATSCFG_ENABLE_ECCf 53130
#define STATSCFG_FORCE_UNCORRECTABLE_ERRORf 53131
#define STATSCFG_UNCORRECTED_ERRORf 53132
#define STATSCFG_UNCORRECTED_ERROR_DISINTf 53133
#define STATSOBFRAMEERRMASKf 53134
#define STATS_ACCOUNTING_MODEf 53135
#define STATS_CFG_MEM_TMf 53136
#define STATS_CONFIG_DELTAf 53137
#define STATS_COUNT_EVENTf 53138
#define STATS_COUNT_FILTERf 53139
#define STATS_DMA_ACTIVEf 53140
#define STATS_DMA_DONEf 53141
#define STATS_DMA_ERRORf 53142
#define STATS_DMA_ITER_DONEf 53143
#define STATS_DMA_OPN_COMPLETEf 53144
#define STATS_LABELf 53145
#define STATS_LENGTH_TYPEf 53146
#define STATS_PAR_ENf 53147
#define STATS_QUEUE_QUADRANTf 53148
#define STATS_QUEUE_TYPEf 53149
#define STATS_STBYf 53150
#define STATTAGCRPSCMDLSBf 53151
#define STATTAGENf 53152
#define STATTAGVSQENf 53153
#define STATTAGVSQWIDTHf 53154
#define STATTXBOBFRAMEERRf 53155
#define STATTXBOPCOUNTENABLEf 53156
#define STATTXBURSTLENGTHOVERFLOWINTf 53157
#define STATTXBURSTLENGTHOVERFLOWINTMASKf 53158
#define STATTXBURSTSCNTf 53159
#define STATTXBURSTSCNTOVFf 53160
#define STATTXEOBFRAMEERRf 53161
#define STATTXEOPCOUNTENABLEf 53162
#define STATTXFRAMEERRCNTf 53163
#define STATTXFRAMEERRINTf 53164
#define STATTXFRAMEERRINTMASKf 53165
#define STATTXLASTFRAMEERRPORTf 53166
#define STATTXSOBFRAMEERRf 53167
#define STATTXSOPCOUNTENABLEf 53168
#define STATUCASTCOUNTENABLEf 53169
#define STATUSf 53170
#define STATUS0f 53171
#define STATUS1f 53172
#define STATUS_1f 53173
#define STATUS_2f 53174
#define STATUS_DISINTf 53175
#define STATUS_HALF_Af 53176
#define STATUS_HALF_Bf 53177
#define STAT_1588AFINTENf 53178
#define STAT_BOB_FRAME_ERR_MASKf 53179
#define STAT_BUS_CYCLES_COUNT_ENf 53180
#define STAT_CLEARf 53181
#define STAT_CLEAR_ON_READf 53182
#define STAT_CLRf 53183
#define STAT_CNT_75Pf 53184
#define STAT_CNT_75P_INTf 53185
#define STAT_CNT_75P_INTERRUPT_REGISTER_TESTf 53186
#define STAT_CNT_75P_INT_MASKf 53187
#define STAT_CNT_75P_MASKf 53188
#define STAT_CNT_ALL_BY_PKTf 53189
#define STAT_CNT_DATA_OVERFLOWf 53190
#define STAT_CNT_DATA_VALIDf 53191
#define STAT_CNT_OVERFLOW_ENABLEf 53192
#define STAT_COND_REPORT_CHICKEN_ENf 53193
#define STAT_COUNT_BINS_WITH_ERRf 53194
#define STAT_COUNT_LENG_WITH_ERRf 53195
#define STAT_COUNT_TYPE_WITH_ERRf 53196
#define STAT_DATAf 53197
#define STAT_DMA_ACTIVEf 53198
#define STAT_DMA_DONEf 53199
#define STAT_DMA_ITR_DONEf 53200
#define STAT_DMA_OPN_CMPLTf 53201
#define STAT_DROP_CTR_0f 53202
#define STAT_DROP_CTR_0_OVFf 53203
#define STAT_DROP_CTR_1f 53204
#define STAT_DROP_CTR_1_OVFf 53205
#define STAT_ENf 53206
#define STAT_EOB_FRAME_ERR_MASKf 53207
#define STAT_GTIMER_MODEf 53208
#define STAT_ILKN_0_CNT_PER_CHf 53209
#define STAT_ILKN_1_CNT_PER_CHf 53210
#define STAT_INTf 53211
#define STAT_INTERRUPT_REGISTER_TESTf 53212
#define STAT_INT_MASKf 53213
#define STAT_IS_READYf 53214
#define STAT_MODEf 53215
#define STAT_OPf 53216
#define STAT_PACKET_COUNT_ENf 53217
#define STAT_PHYADf 53218
#define STAT_PORTS_31_0f 53219
#define STAT_PORTS_35_32f 53220
#define STAT_RD_ENf 53221
#define STAT_READ_CNTf 53222
#define STAT_READ_CNT_IDf 53223
#define STAT_READ_ERR_INTf 53224
#define STAT_READ_ERR_INT_MASKf 53225
#define STAT_READ_IN_PROGRESSf 53226
#define STAT_READ_PORTf 53227
#define STAT_REGADf 53228
#define STAT_RESETf 53229
#define STAT_RESET_IS_DONEf 53230
#define STAT_RESET_STARTf 53231
#define STAT_ROUT_TBL_0f 53232
#define STAT_ROUT_TBL_1f 53233
#define STAT_ROUT_TBL_2f 53234
#define STAT_ROUT_TBL_3f 53235
#define STAT_ROUT_TBL_4f 53236
#define STAT_ROUT_TBL_5f 53237
#define STAT_ROUT_TBL_6f 53238
#define STAT_ROUT_TBL_7f 53239
#define STAT_RX_ALIGNEDf 53240
#define STAT_RX_BOB_FRAME_ERRf 53241
#define STAT_RX_BOP_COUNT_ENABLEf 53242
#define STAT_RX_BURSTS_ERR_CNTf 53243
#define STAT_RX_BURSTS_ERR_CNT_OVFf 53244
#define STAT_RX_BURSTS_OK_CNTf 53245
#define STAT_RX_BURSTS_OK_CNT_OVFf 53246
#define STAT_RX_BURST_LENGTH_OVERFLOW_INTf 53247
#define STAT_RX_BURST_LENGTH_OVERFLOW_INT_MASKf 53248
#define STAT_RX_CRC32_VALIDf 53249
#define STAT_RX_DIAGWORD_INTFSTATf 53250
#define STAT_RX_DIAGWORD_LANESTATf 53251
#define STAT_RX_EOB_FRAME_ERRf 53252
#define STAT_RX_EOP_COUNT_ENABLEf 53253
#define STAT_RX_FRAME_ERR_CNTf 53254
#define STAT_RX_FRAME_ERR_INTf 53255
#define STAT_RX_FRAME_ERR_INT_MASKf 53256
#define STAT_RX_LAST_FRAME_ERR_PORTf 53257
#define STAT_RX_MAX_BURST_LENGTHf 53258
#define STAT_RX_MIN_BURST_LENGTHf 53259
#define STAT_RX_MUBITSf 53260
#define STAT_RX_SOB_FRAME_ERRf 53261
#define STAT_RX_SOP_COUNT_ENABLEf 53262
#define STAT_RX_SYNCEDf 53263
#define STAT_RX_TOTAL_LENG_CNTf 53264
#define STAT_RX_TOTAL_LENG_CNT_OVFf 53265
#define STAT_SELECTf 53266
#define STAT_SOB_FRAME_ERR_MASKf 53267
#define STAT_TAf 53268
#define STAT_TAG_CRPS_CMD_LSBf 53269
#define STAT_TAG_ENf 53270
#define STAT_TAG_IN_PP_PORT_LSBf 53271
#define STAT_TAG_VSQ_WIDTHf 53272
#define STAT_TX_BOB_FRAME_ERRf 53273
#define STAT_TX_BOP_COUNT_ENABLEf 53274
#define STAT_TX_BURSTS_CNTf 53275
#define STAT_TX_BURSTS_CNT_OVFf 53276
#define STAT_TX_BURST_LENGTH_OVERFLOW_INTf 53277
#define STAT_TX_BURST_LENGTH_OVERFLOW_INT_MASKf 53278
#define STAT_TX_EOB_FRAME_ERRf 53279
#define STAT_TX_EOP_COUNT_ENABLEf 53280
#define STAT_TX_FRAME_ERR_CNTf 53281
#define STAT_TX_FRAME_ERR_INTf 53282
#define STAT_TX_FRAME_ERR_INT_MASKf 53283
#define STAT_TX_LAST_FRAME_ERR_PORTf 53284
#define STAT_TX_MAX_BURST_LENGTHf 53285
#define STAT_TX_MIN_BURST_LENGTHf 53286
#define STAT_TX_SOB_FRAME_ERRf 53287
#define STAT_TX_SOP_COUNT_ENABLEf 53288
#define STAT_TX_TOTAL_LENG_CNTf 53289
#define STAT_TX_TOTAL_LENG_CNT_OVFf 53290
#define STAT_TYPEf 53291
#define STAT_UCAST_COUNT_ENABLEf 53292
#define STAT_UPDATEf 53293
#define STAT_USE_GLOBAL_INDIRECTf 53294
#define STAT_VALIDf 53295
#define STBYf 53296
#define STBY_0f 53297
#define STBY_1f 53298
#define STBY_2f 53299
#define STBY_3f 53300
#define STBY_4f 53301
#define STBY_5f 53302
#define STBY_CTRf 53303
#define STBY_ENf 53304
#define STBY_EXPf 53305
#define STDMA_MEM_TMf 53306
#define STEINITf 53307
#define STEPf 53308
#define STEP_ADDRESSf 53309
#define STETf 53310
#define STE_CNT_BY_GTf 53311
#define STE_INITf 53312
#define STGf 53313
#define STG_BLOCK_DROPf 53314
#define STG_CHECK_ENABLEf 53315
#define STG_CPU_COSf 53316
#define STG_DISABLE_DROPf 53317
#define STG_TOCPUf 53318
#define STICKY_BMPf 53319
#define STICKY_ERROR_CCM_DEFECTf 53320
#define STICKY_FLAGf 53321
#define STICKY_IMPf 53322
#define STICKY_PARITY_ERRORf 53323
#define STICKY_PAUSEf 53324
#define STICKY_PORT_BFD_FBITf 53325
#define STICKY_PORT_BFD_PBITf 53326
#define STICKY_PORT_CCM_INTRVL_MISSf 53327
#define STICKY_PORT_EMC_MISSf 53328
#define STICKY_PORT_ERR_MY_DISC_MISSf 53329
#define STICKY_PORT_ERR_PACKETf 53330
#define STICKY_PORT_ERR_SRC_IP_MISSf 53331
#define STICKY_PORT_ERR_YOUR_DISC_MISSf 53332
#define STICKY_PORT_MAID_MISSf 53333
#define STICKY_PORT_MDL_MISSf 53334
#define STICKY_PORT_PARITY_ERRORf 53335
#define STICKY_PORT_RMEP_STATE_CHANGEf 53336
#define STICKY_PORT_SRC_PORT_MISSf 53337
#define STICKY_PORT_TIMESTAMP_MISSf 53338
#define STICKY_PORT_TRAP_MISSf 53339
#define STICKY_PORT_TYPE_MISSf 53340
#define STICKY_PREf 53341
#define STICKY_PWRDWNf 53342
#define STICKY_RMEP_CCM_DEFECTf 53343
#define STICKY_RMEP_INTERFACE_STATUSUPf 53344
#define STICKY_RMEP_INTERFACE_STATUS_DEFECTf 53345
#define STICKY_RMEP_LAST_RDIf 53346
#define STICKY_RMEP_PORT_STATUSUPf 53347
#define STICKY_RMEP_PORT_STATUS_DEFECTf 53348
#define STICKY_SOME_RDI_DEFECTf 53349
#define STICKY_SOME_RMEP_CCM_DEFECTf 53350
#define STICKY_UNDEFf 53351
#define STICKY_WAITf 53352
#define STICKY_XCON_CCM_DEFECTf 53353
#define STI_INTIDf 53354
#define STI_NUMBERf 53355
#define STKPTRf 53356
#define STMf 53357
#define STM_CORRECTED_ERRORf 53358
#define STM_CORRECTED_ERROR_DISINTf 53359
#define STM_DCMf 53360
#define STM_ECC_ERROR_ADDRESSf 53361
#define STM_ENABLE_ECCf 53362
#define STM_FORCE_UNCORRECTABLE_ERRORf 53363
#define STM_INITf 53364
#define STM_INIT_DONEf 53365
#define STM_TMf 53366
#define STM_UNCORRECTED_ERRORf 53367
#define STM_UNCORRECTED_ERROR_DISINTf 53368
#define STNMOVE_ON_L2SRC_DISCf 53369
#define STOPf 53370
#define STOPBACCMDSf 53371
#define STOPPED_ENTRY_NUMf 53372
#define STOP_ADDRSf 53373
#define STOP_ALLf 53374
#define STOP_AUTO_SCAN_ON_LCHGf 53375
#define STOP_BAC_CMDSf 53376
#define STOP_DKf 53377
#define STOP_EMA_READf 53378
#define STOP_LS_ON_CHANGEf 53379
#define STOP_LS_ON_FIRST_CHANGEf 53380
#define STOP_PACK_SCHED_RDf 53381
#define STOP_PAUSE_SCAN_ON_CHANGEf 53382
#define STOP_PAUSE_SCAN_ON_FIRST_CHANGEf 53383
#define STOREDSEGSIZEf 53384
#define STORED_SEG_SIZEf 53385
#define STORM_CONTROL_METER_CONFIG_PARITY_ENf 53386
#define STORM_CONTROL_METER_CONFIG_PDAf 53387
#define STORM_CONTROL_METER_CONFIG_PMf 53388
#define STORM_CONTROL_METER_CONFIG_TMf 53389
#define STORM_CONTROL_PTRf 53390
#define STORM_CONTROL_REFRESH_ENABLEf 53391
#define STORM_CONTROL_REFRESH_MAXf 53392
#define STORM_CORRECTED_ERRORf 53393
#define STORM_CORRECTED_ERROR_DISINTf 53394
#define STORM_ENABLE_ECCf 53395
#define STORM_ERROR_ADDRf 53396
#define STORM_FORCE_UNCORRECTABLE_ERRORf 53397
#define STORM_INITf 53398
#define STORM_INIT_DONEf 53399
#define STORM_INIT_DONE_DISINTf 53400
#define STORM_PARITY_ENf 53401
#define STORM_UNCORRECTED_ERRORf 53402
#define STORM_UNCORRECTED_ERROR_DISINTf 53403
#define STPf 53404
#define STPSTATEBLOCKFWDf 53405
#define STPSTATEBLOCKSNPf 53406
#define STPSTATELEARNFWDf 53407
#define STPSTATELEARNSNPf 53408
#define STP_INITIATE_PAR_ERRf 53409
#define STP_PARITY_ERR_MASKf 53410
#define STP_STATE_BLOCK_FWDf 53411
#define STP_STATE_BLOCK_SNPf 53412
#define STP_STATE_DENYf 53413
#define STP_STATE_DENY_MASKf 53414
#define STP_STATE_LEARN_FWDf 53415
#define STP_STATE_LEARN_SNPf 53416
#define STP_TABLE_INITIATE_PAR_ERRf 53417
#define STP_TABLE_PARITY_ERR_MASKf 53418
#define STQLEN_TMf 53419
#define STRf 53420
#define STRAPS_VALIDf 53421
#define STRAP_BISR_BYPASS_AUTOLOADf 53422
#define STRAP_BOOT_DEVf 53423
#define STRAP_CMICM_CHIPID_TO_SPI_SLAVEf 53424
#define STRAP_CMICM_EEPROM_LOAD_ENABLEf 53425
#define STRAP_CMICM_EXT_UC_IS_SPIf 53426
#define STRAP_CMICM_EXT_UC_PRESENTf 53427
#define STRAP_CMICM_I2C_DEBUG_MODEf 53428
#define STRAP_CMICM_I2C_SA0f 53429
#define STRAP_CMICM_I2C_SA1f 53430
#define STRAP_CMICM_I_2C_DEBUG_MODEf 53431
#define STRAP_CMICM_I_2C_SA_0f 53432
#define STRAP_CMICM_I_2C_SA_1f 53433
#define STRAP_CMICM_LED0_RETIMINGFLOPSf 53434
#define STRAP_CMICM_LED1_RETIMINGFLOPSf 53435
#define STRAP_CMICM_MCS_PRESENTf 53436
#define STRAP_CMICM_PCIE_PRESENTf 53437
#define STRAP_CMICM_RESET_SEQf 53438
#define STRAP_CMICM_SPI_CODE_SIZEf 53439
#define STRAP_CMICM_SPI_MASTER_CLK_DIVf 53440
#define STRAP_CMICM_SPI_MASTER_CLK_DIV_LSBf 53441
#define STRAP_DDR_TYPEf 53442
#define STRAP_EEPROM_LOAD_ENABLEf 53443
#define STRAP_IPROC_PCIE_IF_ENABLEf 53444
#define STRAP_IPROC_PCIE_REPLAY_BUF_TMf 53445
#define STRAP_IPROC_PCIE_USER_FORCE_1LANEf 53446
#define STRAP_IPROC_PCIE_USER_FORCE_GEN1f 53447
#define STRAP_IPROC_PCIE_USER_RC_MODEf 53448
#define STRAP_NAND_PAGEf 53449
#define STRAP_NAND_TYPEf 53450
#define STRAP_OPTIONSf 53451
#define STRAP_PCIE_MODEf 53452
#define STRAP_SKU_VECTf 53453
#define STRAP_USB3_PCIE_SELf 53454
#define STREAMf 53455
#define STREAM_BITMAPf 53456
#define STREAM_BYPASSf 53457
#define STREAM_IDf 53458
#define STREAM_ID_UNEXPECTED_INT_ENABLEf 53459
#define STREAM_ID_UNEXPECTED_INT_LOG_VALIDf 53460
#define STREAM_ID_UNEXPECTED_INT_STATUSf 53461
#define STREAM_ID_UNEXPECTED_LOG_ENABLEf 53462
#define STREAM_MASKf 53463
#define STREAM_VALUEf 53464
#define STRICTf 53465
#define STRICTPRMBLf 53466
#define STRICT_PREAMBLEf 53467
#define STRIPCRCf 53468
#define STRIPRXPADDINGf 53469
#define STRIP_CRCf 53470
#define STRIP_HG_EXTf 53471
#define STRIP_PAD_ENf 53472
#define STRPTCNMENf 53473
#define STRPTCNTSNPf 53474
#define STRPTDDRMODEf 53475
#define STRPTECCENf 53476
#define STRPTMCIDINGREPf 53477
#define STRPTMCIDONCEf 53478
#define STRPTMCIDSPTMCf 53479
#define STRPTMODEf 53480
#define STRPTOVFf 53481
#define STRPTOVFMASKf 53482
#define STRPTPARENf 53483
#define STRPTPCKTSIZEf 53484
#define STRPTSHOWORGPCKTSIZEf 53485
#define STRPTSYNCPRDf 53486
#define STR_EXCEPTION_ENf 53487
#define STR_VALUEf 53488
#define STSf 53489
#define STS_SELECTf 53490
#define STTSSLS_TMf 53491
#define ST_BILL_EGR_COND_RPT_ENf 53492
#define ST_BILL_EGR_ENf 53493
#define ST_BILL_INGR_ENf 53494
#define ST_BILL_INGR_FILTER_DISf 53495
#define ST_BILL_ING_USE_IRR_TCf 53496
#define ST_BILL_NULL_PRDf 53497
#define ST_BILL_ORIG_PKT_SIZE_ENf 53498
#define ST_BILL_RPT_ON_ISPf 53499
#define ST_BILL_STAMP_QNUMf 53500
#define ST_BILL_STTAG_SELf 53501
#define ST_DEQ_RPT_OVFf 53502
#define ST_DEQ_RPT_OVF_MASKf 53503
#define ST_DMA_ITER_DONE_CLRf 53504
#define ST_EGR_RPT_OVFf 53505
#define ST_EGR_RPT_OVF_MASKf 53506
#define ST_ENQ_RPT_OVFf 53507
#define ST_ENQ_RPT_OVF_MASKf 53508
#define ST_HG_2_MODEf 53509
#define ST_HG_2_PREAMBf 53510
#define ST_INGR_RPT_OVFf 53511
#define ST_INGR_RPT_OVF_MASKf 53512
#define ST_QSIZE_RPT_RANGE_0_HIGHf 53513
#define ST_QSIZE_RPT_RANGE_0_LOWf 53514
#define ST_QSIZE_RPT_RANGE_1_HIGHf 53515
#define ST_QSIZE_RPT_RANGE_1_LOWf 53516
#define ST_QSZ_IDLE_PRDf 53517
#define ST_RATE_LIMIT_PRDf 53518
#define ST_RPT_MC_ONCEf 53519
#define ST_RPT_MODEf 53520
#define ST_RPT_PKT_SIZEf 53521
#define ST_RPT_XLP_IF_INITf 53522
#define ST_SCR_BUFF_SIZE_SELf 53523
#define ST_SCR_HIGH_QNUMf 53524
#define ST_SCR_LOW_QNUMf 53525
#define ST_SCR_MAX_PRDf 53526
#define ST_SCR_MIN_PRDf 53527
#define ST_VSQ_PTR_TC_MODEf 53528
#define SUBFLOWENABLEf 53529
#define SUBFLOWMODEf 53530
#define SUBKEYf 53531
#define SUBNET_BASED_VID_ENABLEf 53532
#define SUBPORT_ID_SRCf 53533
#define SUBPORT_TAGf 53534
#define SUBPORT_TAG_DEf 53535
#define SUBPORT_TAG_MASKf 53536
#define SUBPORT_TAG_PCPf 53537
#define SUBPORT_TAG_PRESENTf 53538
#define SUBPORT_TAG_PRESENT_MASKf 53539
#define SUBPORT_TAG_TO_PP_PORT_MAP_PARITY_ERRf 53540
#define SUBPORT_TAG_TPIDf 53541
#define SUBPORT_TAG_TPID_INDEXf 53542
#define SUBPTRf 53543
#define SUB_FLOW_ENABLEf 53544
#define SUB_FLOW_INSTALLED_15_0f 53545
#define SUB_FLOW_MODEf 53546
#define SUB_KEY_SHIFT_S0f 53547
#define SUB_N2NT0f 53548
#define SUB_N2NT1f 53549
#define SUB_N2NT10f 53550
#define SUB_N2NT11f 53551
#define SUB_N2NT12f 53552
#define SUB_N2NT13f 53553
#define SUB_N2NT14f 53554
#define SUB_N2NT15f 53555
#define SUB_N2NT2f 53556
#define SUB_N2NT3f 53557
#define SUB_N2NT4f 53558
#define SUB_N2NT5f 53559
#define SUB_N2NT6f 53560
#define SUB_N2NT7f 53561
#define SUB_N2NT8f 53562
#define SUB_N2NT9f 53563
#define SUB_PORT_0f 53564
#define SUB_PORT_1f 53565
#define SUB_PORT_2f 53566
#define SUB_PORT_3f 53567
#define SUB_PORT_SELf 53568
#define SUB_PORT_VALUEf 53569
#define SUB_SELf 53570
#define SUB_SEL_DLB_ECMPf 53571
#define SUB_SEL_DLB_HGTf 53572
#define SUB_SEL_DLB_LAGf 53573
#define SUB_SEL_ECMPf 53574
#define SUB_SEL_ENTROPY_LABELf 53575
#define SUB_SEL_HG_TRUNKf 53576
#define SUB_SEL_HG_TRUNK_FAILOVERf 53577
#define SUB_SEL_HG_TRUNK_NONUCf 53578
#define SUB_SEL_HG_TRUNK_UCf 53579
#define SUB_SEL_L2GRE_ECMPf 53580
#define SUB_SEL_LBID_NONUCf 53581
#define SUB_SEL_LBID_OR_ENTROPY_LABELf 53582
#define SUB_SEL_LBID_UCf 53583
#define SUB_SEL_MPLS_ECMPf 53584
#define SUB_SEL_NONUCf 53585
#define SUB_SEL_PAGEf 53586
#define SUB_SEL_PLFSf 53587
#define SUB_SEL_RH_ECMPf 53588
#define SUB_SEL_RH_HGTf 53589
#define SUB_SEL_RH_LAGf 53590
#define SUB_SEL_TRILL_ECMPf 53591
#define SUB_SEL_TRUNKf 53592
#define SUB_SEL_TRUNK_NONUCf 53593
#define SUB_SEL_TRUNK_UCf 53594
#define SUB_SEL_UCf 53595
#define SUB_SEL_VPLAGf 53596
#define SUB_SEL_VXLAN_ECMPf 53597
#define SUB_TUNNEL_TYPEf 53598
#define SUB_TYPEf 53599
#define SUCCESSf 53600
#define SUM_GOODf 53601
#define SUPER_EFf 53602
#define SUPPORT_8K_VPf 53603
#define SUPPRESS_COLOR_SENSITIVE_ACTIONSf 53604
#define SUPPRESS_SW_ACTIONSf 53605
#define SUPPRESS_VXLTf 53606
#define SUPRESS_ACTf 53607
#define SURPLUS_CNTf 53608
#define SURPLUS_CNT_CLEARf 53609
#define SURPLUS_COUNTf 53610
#define SUSPf 53611
#define SUSPECT_FLOW_CONVERT_DISABLEf 53612
#define SUSPECT_FLOW_INSERT_DISABLEf 53613
#define SUSPENDf 53614
#define SUSPEND_OVERRIDE_0f 53615
#define SUSPEND_OVERRIDE_1f 53616
#define SVCCTR_PAR_ENf 53617
#define SVC_CTR_TMf 53618
#define SVC_MACROFLOW_TABLE_PARITY_ERRORf 53619
#define SVC_MACROFLOW_TABLE_PAR_ERRf 53620
#define SVC_METER_INDEXf 53621
#define SVC_METER_INDEX_PRIORITYf 53622
#define SVC_METER_OFFSET_MODEf 53623
#define SVC_METER_REFRESH_MAXf 53624
#define SVC_METER_SET_ENABLEf 53625
#define SVC_METER_TABLE_PARITY_ERRORf 53626
#define SVC_METER_TABLE_PAR_ERRf 53627
#define SVC_MTR_REFRESH_ENABLEf 53628
#define SVC_OFFSET_TABLE_PARITY_ERRORf 53629
#define SVC_OFFSET_TABLE_PAR_ERRf 53630
#define SVC_OPENf 53631
#define SVC_POLICY_TABLE_PARITY_ERRORf 53632
#define SVC_POLICY_TABLE_PAR_ERRf 53633
#define SVC_SECf 53634
#define SVEMAGESTATUSf 53635
#define SVEMCAMENTRIESCOUNTERf 53636
#define SVEMDEFRAGENABLEf 53637
#define SVEMDEFRAGMODEf 53638
#define SVEMDEFRAGPERIODf 53639
#define SVEMDIAGNOSTICSINDEXf 53640
#define SVEMDIAGNOSTICSKEYf 53641
#define SVEMDIAGNOSTICSLOOKUPf 53642
#define SVEMDIAGNOSTICSREADf 53643
#define SVEMDIAGNOSTICSREADAGEf 53644
#define SVEMENTRIESCOUNTERf 53645
#define SVEMENTRYAGESTATf 53646
#define SVEMENTRYFOUNDf 53647
#define SVEMENTRYKEYf 53648
#define SVEMENTRYPAYLOADf 53649
#define SVEMENTRYVALIDf 53650
#define SVEMERRORCAMTABLEFULLf 53651
#define SVEMERRORCAMTABLEFULLCOUNTERf 53652
#define SVEMERRORCAMTABLEFULLCOUNTEROVERFLOWf 53653
#define SVEMERRORCAMTABLEFULLMASKf 53654
#define SVEMERRORDELETEUNKNOWNKEYf 53655
#define SVEMERRORDELETEUNKNOWNKEYCOUNTERf 53656
#define SVEMERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf 53657
#define SVEMERRORDELETEUNKNOWNKEYMASKf 53658
#define SVEMERRORREACHEDMAXENTRYLIMITf 53659
#define SVEMERRORREACHEDMAXENTRYLIMITCOUNTERf 53660
#define SVEMERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf 53661
#define SVEMERRORREACHEDMAXENTRYLIMITMASKf 53662
#define SVEMERRORTABLECOHERENCYf 53663
#define SVEMERRORTABLECOHERENCYMASKf 53664
#define SVEMKEYf 53665
#define SVEMKEYTABLEENTRYLIMITf 53666
#define SVEMKEYTRESETDONEf 53667
#define SVEMLASTLOOKUPEGRESSKEYf 53668
#define SVEMLASTLOOKUPEGRESSRESULTf 53669
#define SVEMLASTLOOKUPEGRESSRESULTFOUNDf 53670
#define SVEMLASTLOOKUPLARGEEMKEYf 53671
#define SVEMLASTLOOKUPLARGEEMRESULTf 53672
#define SVEMLASTLOOKUPLARGEEMRESULTFOUNDf 53673
#define SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERf 53674
#define SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTEROVERFLOWf 53675
#define SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERf 53676
#define SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTEROVERFLOWf 53677
#define SVEMMANAGEMENTCOMPLETEDf 53678
#define SVEMMANAGEMENTCOMPLETEDMASKf 53679
#define SVEMMANAGEMENTUNITFAILUREVALIDf 53680
#define SVEMMANAGEMENTUNITFAILUREVALIDMASKf 53681
#define SVEMMNGMNTUNITACTIVEf 53682
#define SVEMMNGMNTUNITENABLEf 53683
#define SVEMMNGMNTUNITFAILUREKEYf 53684
#define SVEMMNGMNTUNITFAILUREREASONf 53685
#define SVEMMNGMNTUNITFAILUREVALIDf 53686
#define SVEMPAYLOADf 53687
#define SVEMREFRESHEDBYDSPf 53688
#define SVEMREQUESTSCOUNTERf 53689
#define SVEMREQUESTSCOUNTEROVERFLOWf 53690
#define SVEMRESERVEDf 53691
#define SVEMSELFf 53692
#define SVEMSTAMPf 53693
#define SVEMTYPEf 53694
#define SVEMWARNINGINSERTEDEXISTINGf 53695
#define SVEMWARNINGINSERTEDEXISTINGCOUNTERf 53696
#define SVEMWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf 53697
#define SVEMWARNINGINSERTEDEXISTINGMASKf 53698
#define SVIDf 53699
#define SVLAN_CVLAN_DOMAIN_CVLAN_TAG_SOURCEf 53700
#define SVLAN_CVLAN_DOMAIN_DATA_PROCESSING_ENABLEf 53701
#define SVLAN_CVLAN_DOMAIN_OAM_PROCESSING_ENABLEf 53702
#define SVLAN_CVLAN_DOMAIN_SVLAN_TAG_SOURCEf 53703
#define SVLAN_DOMAIN_DATA_PROCESSING_ENABLEf 53704
#define SVLAN_DOMAIN_OAM_PROCESSING_ENABLEf 53705
#define SVLAN_DOMAIN_SVLAN_TAG_SOURCEf 53706
#define SVLAN_TAGf 53707
#define SVLAN_TPID_INDEXf 53708
#define SVL_ENABLEf 53709
#define SVM_MASTER_REFRESH_ENABLEf 53710
#define SVM_MASTER_REFRESH_RATEf 53711
#define SVPf 53712
#define SVP_DISABLE_VLAN_CHECKS_TMf 53713
#define SVP_LATENCYf 53714
#define SVP_NETWORK_PORTf 53715
#define SVP_PARITY_ENf 53716
#define SVP_PARITY_ERRf 53717
#define SVP_PARITY_ERR_INTR_ENf 53718
#define SVP_PAR_ERRf 53719
#define SVP_RESERVEDf 53720
#define SVP_UNUSEDf 53721
#define SVP_VALIDf 53722
#define SVP_VALID_MASKf 53723
#define SVT_CORRECTED_ERRORf 53724
#define SVT_CORRECTED_ERROR_DISINTf 53725
#define SVT_ENABLE_ECCf 53726
#define SVT_ENTRYf 53727
#define SVT_FORCE_UNCORRECTABLE_ERRORf 53728
#define SVT_TMf 53729
#define SVT_UNCORRECTED_ERRORf 53730
#define SVT_UNCORRECTED_ERROR_DISINTf 53731
#define SW1_DST_EXT_VIEWf 53732
#define SW1_INVALID_VLANf 53733
#define SW1_INVALID_VLAN_DROPf 53734
#define SW1_INVALID_VLAN_DROP_DISINTf 53735
#define SW1_INVALID_VLAN_DROP_SELf 53736
#define SW2_EOP_BUFFER_A_PARITY_ENf 53737
#define SW2_EOP_BUFFER_A_PAR_ERRf 53738
#define SW2_EOP_BUFFER_B_PARITY_ENf 53739
#define SW2_EOP_BUFFER_B_PAR_ERRf 53740
#define SW2_EOP_BUFFER_C_PARITY_ENf 53741
#define SW2_EOP_BUFFER_C_PAR_ERRf 53742
#define SW2_INIT_DATA127_96f 53743
#define SW2_INIT_DATA137_128f 53744
#define SW2_INIT_DATA31_0f 53745
#define SW2_INIT_DATA63_32f 53746
#define SW2_INIT_DATA95_64f 53747
#define SW2_RAM_CONTROL_3_RESERVEDf 53748
#define SW2_RAM_CONTROL_4_RESERVEDf 53749
#define SW2_RAM_CONTROL_5_RESERVEDf 53750
#define SWAP_ENf 53751
#define SWAP_ILKN_IFf 53752
#define SWCTRL_CTL_TX_DIAGWORD_INTFSTATf 53753
#define SWCTRL_CTL_TX_DIAGWORD_LANESTATf 53754
#define SWCTRL_CTL_TX_ENABLEf 53755
#define SWITCHCIREIRf 53756
#define SWITCHFAILf 53757
#define SWITCHING_NETWORK_LFSR_CNTf 53758
#define SWITCHLINK13_16_FC_CONFIGf 53759
#define SWITCHLINK13_16_FC_CONFIG_ENf 53760
#define SWITCHLINK_E2ECC_CONTOLf 53761
#define SWITCH_CALENDARf 53762
#define SWITCH_CIR_EIRf 53763
#define SWITCH_ENf 53764
#define SWITCH_LAG_LB_KEY_BITSf 53765
#define SWITCH_SOFT_RESETf 53766
#define SWLVL_EXITf 53767
#define SWLVL_LOADf 53768
#define SWLVL_OP_DONEf 53769
#define SWLVL_RESP_0f 53770
#define SWLVL_RESP_1f 53771
#define SWLVL_RESP_2f 53772
#define SWLVL_RESP_3f 53773
#define SWLVL_RESP_4f 53774
#define SWLVL_STARTf 53775
#define SWO_CTL_TX_DIAGWORD_INTFSTATf 53776
#define SWO_CTL_TX_DIAGWORD_LANESTATf 53777
#define SWO_CTL_TX_ENABLEf 53778
#define SW_ACCESSf 53779
#define SW_AUTOLOADf 53780
#define SW_BITf 53781
#define SW_CORE_CLK_SEL_ENf 53782
#define SW_CTRL_RXTX_AFTER_LKUPf 53783
#define SW_DECR_FREE_PAGE_ENf 53784
#define SW_DECR_PAGES_ALLOC_ACKf 53785
#define SW_DECR_PAGES_ALLOC_ERRf 53786
#define SW_DECR_PAGES_ALLOC_QUEUEf 53787
#define SW_DECR_PAGES_ALLOC_REQf 53788
#define SW_DECR_PAGES_STATEf 53789
#define SW_DECR_PAGE_IS_HEADERf 53790
#define SW_DECR_PAGE_NUMf 53791
#define SW_ENC_DEC_TCAM_KEY_MASKf 53792
#define SW_FP_GOf 53793
#define SW_FP_OPf 53794
#define SW_FP_OP_ACKf 53795
#define SW_FP_PAGEf 53796
#define SW_FP_POP_UNDERFLOWf 53797
#define SW_FP_PUSH_OVERFLOWf 53798
#define SW_INTRf 53799
#define SW_INTR_STAT_BIT_POSITIONf 53800
#define SW_INTR_STAT_BIT_VALUEf 53801
#define SW_JTAG_STATf 53802
#define SW_LEVELING_MODEf 53803
#define SW_LINK_STATUSf 53804
#define SW_MODEf 53805
#define SW_OVERRIDE_PORT_MAPf 53806
#define SW_OVERRIDE_PORT_MAP_W0f 53807
#define SW_OVERRIDE_PORT_MAP_W1f 53808
#define SW_OVERRIDE_PORT_MAP_W2f 53809
#define SW_OVERRIDE_RXf 53810
#define SW_OVERRIDE_TXf 53811
#define SW_OVWRf 53812
#define SW_PKT_TYPE_KEYf 53813
#define SW_PKT_TYPE_MASKf 53814
#define SW_PORT_STATEf 53815
#define SW_PORT_STATE_W0f 53816
#define SW_PORT_STATE_W1f 53817
#define SW_PORT_STATE_W2f 53818
#define SW_RDIf 53819
#define SW_RESETf 53820
#define SW_RESET_DOWNSIZERf 53821
#define SW_RESET_Nf 53822
#define SW_RESET_OUTf 53823
#define SW_TAP_DISf 53824
#define SW_TO_GEN_PLL_LOADf 53825
#define SYMMETRIC_HASH_FCOE_Af 53826
#define SYMMETRIC_HASH_FCOE_Bf 53827
#define SYMMETRIC_HASH_IPV4_Af 53828
#define SYMMETRIC_HASH_IPV4_Bf 53829
#define SYMMETRIC_HASH_IPV6_Af 53830
#define SYMMETRIC_HASH_IPV6_Bf 53831
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Af 53832
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Bf 53833
#define SYNCCLKOUTENf 53834
#define SYNCCOUNTERf 53835
#define SYNCETHCLOCKDIV1f 53836
#define SYNCETHCLOCKDIV2f 53837
#define SYNCETHCLOCKSEL1f 53838
#define SYNCETHCLOCKSEL2f 53839
#define SYNCETHGTIMERMODE1f 53840
#define SYNCETHGTIMERMODE2f 53841
#define SYNCETHINTERRUPTf 53842
#define SYNCETHINTERRUPTMASKf 53843
#define SYNCETHPAD0OE_Nf 53844
#define SYNCETHPAD0SELECTf 53845
#define SYNCETHPAD1OE_Nf 53846
#define SYNCETHPAD1SELECTf 53847
#define SYNCETHPAD2OE_Nf 53848
#define SYNCETHPAD2SELECTf 53849
#define SYNCETHPAD3OE_Nf 53850
#define SYNCETHPAD3SELECTf 53851
#define SYNCETHSQUELCHDISTHf 53852
#define SYNCETHSQUELCHEN1f 53853
#define SYNCETHSQUELCHEN2f 53854
#define SYNCETHSQUELCHENTHf 53855
#define SYNCETHVALIDSELECT1f 53856
#define SYNCETHVALIDSELECT2f 53857
#define SYNCETHXAUIMODEf 53858
#define SYNCE_PADS_AMP_ENf 53859
#define SYNCE_PADS_REF_INT_ENf 53860
#define SYNCE_PADS_SELf 53861
#define SYNCE_RECOV_0_MUX_SELf 53862
#define SYNCE_RECOV_1_MUX_SELf 53863
#define SYNCE_RECOV_DIFF_ENf 53864
#define SYNCE_RECOV_IO_SELf 53865
#define SYNCE_RECOV_PLL_BYPf 53866
#define SYNCE_RECOV_SQUELCH_ENf 53867
#define SYNCE_RECOV_USE_WC_LINKf 53868
#define SYNCE_RECOV_USE_WC_RXSEQDONEf 53869
#define SYNCMSGGENPERIODf 53870
#define SYNCMSGREPLICATEf 53871
#define SYNCMSGRXADJFACTORf 53872
#define SYNCMSGTXADJFACTORf 53873
#define SYNC_AB_PLANESf 53874
#define SYNC_COUNTERf 53875
#define SYNC_ENABLEf 53876
#define SYNC_ETH_0_INTf 53877
#define SYNC_ETH_0_INT_MASKf 53878
#define SYNC_ETH_1_INTf 53879
#define SYNC_ETH_1_INT_MASKf 53880
#define SYNC_ETH_CLOCK_DIV_Nf 53881
#define SYNC_ETH_CLOCK_SEL_Nf 53882
#define SYNC_ETH_COUNTER_Nf 53883
#define SYNC_ETH_GTIMER_MODE_Nf 53884
#define SYNC_ETH_LINK_VALID_SEL_Nf 53885
#define SYNC_ETH_NUM_OF_LANES_Nf 53886
#define SYNC_ETH_PAD_0_OE_Nf 53887
#define SYNC_ETH_PAD_0_SELECTf 53888
#define SYNC_ETH_PAD_1_OE_Nf 53889
#define SYNC_ETH_PAD_1_SELECTf 53890
#define SYNC_ETH_PAD_2_OE_Nf 53891
#define SYNC_ETH_PAD_2_SELECTf 53892
#define SYNC_ETH_PAD_3_OE_Nf 53893
#define SYNC_ETH_PAD_3_SELECTf 53894
#define SYNC_ETH_SQUELCH_DIS_THf 53895
#define SYNC_ETH_SQUELCH_EN_Nf 53896
#define SYNC_ETH_SQUELCH_EN_THf 53897
#define SYNC_FREQf 53898
#define SYNC_MODEf 53899
#define SYNC_MSG_RX_ADJ_FACTORf 53900
#define SYND0f 53901
#define SYND1f 53902
#define SYND2f 53903
#define SYND3f 53904
#define SYNDROMEf 53905
#define SYNDROME0f 53906
#define SYNDROME1f 53907
#define SYNDROME2f 53908
#define SYNDROME3f 53909
#define SYN_SPORT_LT_1024f 53910
#define SYN_SPORT_LT_1024_DISINTf 53911
#define SYSCFG_PMf 53912
#define SYSCFG_TMf 53913
#define SYSPORESET_Nf 53914
#define SYSPORTf 53915
#define SYSPORT_FIELDf 53916
#define SYSPORT_MASKf 53917
#define SYSPORT_VALUEf 53918
#define SYSTEMHEADERPROFILEf 53919
#define SYSTEMHEADERSIZEf 53920
#define SYSTEMPORTOFFSET1f 53921
#define SYSTEMPORTOFFSET2f 53922
#define SYSTEMPORTPROFILEf 53923
#define SYSTEMPORTVALUEf 53924
#define SYSTEMPORTVALUETOUSEf 53925
#define SYSTEMREDAGEPERIODf 53926
#define SYSTEMVSIf 53927
#define SYSTEM_CFGf 53928
#define SYSTEM_CONFIG_MODVIEW_PARITY_ENf 53929
#define SYSTEM_CONFIG_MODVIEW_PAR_ERRf 53930
#define SYSTEM_CONFIG_PARITY_PARITY_ENf 53931
#define SYSTEM_CONFIG_TABLE_CORRUPT_ENf 53932
#define SYSTEM_CONFIG_TABLE_MODBASE_CORRUPT_ENf 53933
#define SYSTEM_CONFIG_TABLE_MODBASE_PAR_ENf 53934
#define SYSTEM_CONFIG_TABLE_MODBASE_PMf 53935
#define SYSTEM_CONFIG_TABLE_MODBASE_TMf 53936
#define SYSTEM_CONFIG_TABLE_PAR_ENf 53937
#define SYSTEM_CONFIG_TABLE_PMf 53938
#define SYSTEM_CONFIG_TABLE_TMf 53939
#define SYSTEM_HEADERS_FORMAT_CODEf 53940
#define SYSTEM_HEADERS_MODEf 53941
#define SYSTEM_HEADERS_VALUE_1_OFFSETf 53942
#define SYSTEM_HEADERS_VALUE_2_OFFSETf 53943
#define SYSTEM_HEADER_PROFILEf 53944
#define SYSTEM_MCf 53945
#define SYSTEM_MC_MASKf 53946
#define SYSTEM_PORTf 53947
#define SYSTEM_RECYCLE_PORTf 53948
#define SYSTEM_RED_AGE_PERIODf 53949
#define SYSVSIf 53950
#define SYS_CONFIG_01f 53951
#define SYS_CONFIG_1f 53952
#define SYS_CONFIG_11f 53953
#define SYS_CONFIG_12f 53954
#define SYS_CONFIG_13f 53955
#define SYS_CONFIG_2f 53956
#define SYS_CONFIG_21f 53957
#define SYS_CONFIG_22f 53958
#define SYS_CONFIG_3f 53959
#define SYS_CONFIG_4f 53960
#define SYS_CONFIG_5f 53961
#define SYS_CONFIG_6f 53962
#define SYS_CONFIG_PAR_ERRf 53963
#define SYS_LIMITf 53964
#define SYS_MAC_COUNTf 53965
#define SYS_MAC_LIMITf 53966
#define SYS_OVER_LIMIT_DROPf 53967
#define SYS_OVER_LIMIT_TOCPUf 53968
#define SYS_PHY_PORTf 53969
#define SYS_PORESET_Nf 53970
#define SYS_PORTf 53971
#define SYS_PORT_BASEf 53972
#define SZf 53973
#define S_FIELDf 53974
#define S_FIELD_MASKf 53975
#define S_MSM_LOST_BYTE_ALIGNMENTf 53976
#define S_MSM_OFFf 53977
#define S_MSM_RUN_BYTE_ALIGNMENTf 53978
#define S_MSM_RUN_TIME_ALIGNf 53979
#define S_RFf 53980
#define S_RF_BITSf 53981
#define S_TASM_EVEN_IDLEf 53982
#define S_TASM_EVEN_SOT_EARLYf 53983
#define S_TASM_EVEN_SOT_MISSINGf 53984
#define S_TASM_EVEN_SOT_SEARCHf 53985
#define S_TASM_EVEN_SOT_WINDOW_CLOSEDf 53986
#define S_TASM_EVEN_SOT_WINDOW_OPENf 53987
#define S_TASM_EVEN_START_TS_COUNTERf 53988
#define S_TASM_ODD_IDLEf 53989
#define S_TASM_ODD_SOT_EARLYf 53990
#define S_TASM_ODD_SOT_MISSINGf 53991
#define S_TASM_ODD_SOT_SEARCHf 53992
#define S_TASM_ODD_SOT_WINDOW_CLOSEDf 53993
#define S_TASM_ODD_SOT_WINDOW_OPENf 53994
#define S_TASM_ODD_START_TS_COUNTERf 53995
#define S_TPID_INDEXf 53996
#define Tf 53997
#define T0_FIFO_DEPTHf 53998
#define T0_FIFO_MEM_DISABLE_ECCf 53999
#define T0_FIFO_MEM_ECC_CORRUPTf 54000
#define T0_FIFO_OVERFLOWf 54001
#define T0_FIFO_OVERFLOW_DISINTf 54002
#define T0_FIFO_UNDERFLOWf 54003
#define T0_FIFO_UNDERFLOW_DISINTf 54004
#define T1_FIFO_DEPTHf 54005
#define T1_FIFO_MEM_DISABLE_ECCf 54006
#define T1_FIFO_MEM_ECC_CORRUPTf 54007
#define T1_FIFO_OVERFLOWf 54008
#define T1_FIFO_OVERFLOW_DISINTf 54009
#define T1_FIFO_UNDERFLOWf 54010
#define T1_FIFO_UNDERFLOW_DISINTf 54011
#define TAf 54012
#define TABf 54013
#define TABLEf 54014
#define TABLE0f 54015
#define TABLE0_PARITY_ENf 54016
#define TABLE0_SLOT_REQ_INTERFACEf 54017
#define TABLE1_PARITY_ENf 54018
#define TABLE1_SLOT_REQ_INTERFACEf 54019
#define TABLE2_PARITY_ENf 54020
#define TABLE2_SLOT_REQ_INTERFACEf 54021
#define TABLE3_PARITY_ENf 54022
#define TABLE3_SLOT_REQ_INTERFACEf 54023
#define TABLE4_PARITY_ENf 54024
#define TABLE4_SLOT_REQ_INTERFACEf 54025
#define TABLE_DMA_COMPLETEf 54026
#define TABLE_DMA_DONEf 54027
#define TABLE_IDf 54028
#define TABLE_IDXf 54029
#define TABLE_SIZEf 54030
#define TADLf 54031
#define TAF_AF_OVRDf 54032
#define TAF_AF_WMf 54033
#define TAGf 54034
#define TAGCTLDBGSELf 54035
#define TAGDBGDIRTYf 54036
#define TAGDBGFREEf 54037
#define TAGDBGLINEVf 54038
#define TAGDBGQNUMf 54039
#define TAGDBGRDPNDf 54040
#define TAGDBGUSERCNTf 54041
#define TAGEDf 54042
#define TAGFIFO_CORRECTED_ERRORf 54043
#define TAGFIFO_CORRECTED_ERROR_DISINTf 54044
#define TAGFIFO_ECC_CORRUPTf 54045
#define TAGFIFO_ECC_ERROR_ADDRESSf 54046
#define TAGFIFO_ENABLE_ECCf 54047
#define TAGFIFO_TMf 54048
#define TAGFIFO_UNCORRECTED_ERRORf 54049
#define TAGFIFO_UNCORRECTED_ERROR_DISINTf 54050
#define TAGSELECTIONPROFILEINDEXf 54051
#define TAGS_TO_REMOVEf 54052
#define TAG_1f 54053
#define TAG_2f 54054
#define TAG_4f 54055
#define TAG_ACTION_PROFILE_PTRf 54056
#define TAG_AGER_ENf 54057
#define TAG_AGER_PERIODf 54058
#define TAG_CTL_DBG_SELf 54059
#define TAG_DBG_DIRTYf 54060
#define TAG_DBG_FREEf 54061
#define TAG_DBG_LINE_Vf 54062
#define TAG_DBG_QNUMf 54063
#define TAG_DBG_RD_PNDf 54064
#define TAG_DBG_USER_CNTf 54065
#define TAG_IDf 54066
#define TAG_ID_DATAMASKf 54067
#define TAG_ID_VALUEf 54068
#define TAG_MASKf 54069
#define TAG_MODE_REQf 54070
#define TAG_MODE_RSPf 54071
#define TAG_PAR_ERR_CNTf 54072
#define TAG_PAR_ERR_CNT_OVERFLOWf 54073
#define TAG_PROFILEf 54074
#define TAG_RTN_FIFO_OVERFLOWf 54075
#define TAG_RTN_FIFO_OVERFLOW_DISINTf 54076
#define TAG_RTN_FIFO_OVERFLOW_MASKf 54077
#define TAG_RTN_FIFO_UNDERRUNf 54078
#define TAG_RTN_FIFO_UNDERRUN_DISINTf 54079
#define TAG_RTN_FIFO_UNDERRUN_MASKf 54080
#define TAG_SWAP_8_BYTES_ENABLEf 54081
#define TAG_SWAP_ENABLEf 54082
#define TAG_SWAP_OFFSETf 54083
#define TAG_TIMEOUT_TAGf 54084
#define TAILDSCRONEBERRFIXEDf 54085
#define TAILDSCRONEBERRFIXEDMASKf 54086
#define TAILDSCRTWOBERRf 54087
#define TAILDSCRTWOBERRMASKf 54088
#define TAILPOINTERf 54089
#define TAILPTRf 54090
#define TAIL_BUFFERf 54091
#define TAIL_DISCARDf 54092
#define TAIL_DISCARDSf 54093
#define TAIL_DISCARD_ERRORf 54094
#define TAIL_DISCARD_ERROR_DISINTf 54095
#define TAIL_DROP_ERRORf 54096
#define TAIL_DROP_ERROR_DISINTf 54097
#define TAIL_DROP_PKT_CNTf 54098
#define TAIL_DROP_PKT_CNT_0f 54099
#define TAIL_DROP_PKT_CNT_1f 54100
#define TAIL_DROP_PKT_CNT_2f 54101
#define TAIL_DROP_PKT_CNT_3f 54102
#define TAIL_DROP_PKT_CNT_4f 54103
#define TAIL_DROP_PKT_CNT_5f 54104
#define TAIL_DROP_PKT_CNT_6f 54105
#define TAIL_DROP_PKT_CNT_7f 54106
#define TAIL_DROP_PKT_CNT_DISINTf 54107
#define TAIL_ECC__NB_ERR_MASKf 54108
#define TAIL_EXT_BUFFER_IDf 54109
#define TAIL_EXT_OFFSETf 54110
#define TAIL_LLAf 54111
#define TAIL_LLA_A_CORRECTED_ERRORf 54112
#define TAIL_LLA_A_CORRECTED_ERROR_DISINTf 54113
#define TAIL_LLA_A_UNCORRECTED_ERRORf 54114
#define TAIL_LLA_A_UNCORRECTED_ERROR_DISINTf 54115
#define TAIL_LLA_B_CORRECTED_ERRORf 54116
#define TAIL_LLA_B_CORRECTED_ERROR_DISINTf 54117
#define TAIL_LLA_B_UNCORRECTED_ERRORf 54118
#define TAIL_LLA_B_UNCORRECTED_ERROR_DISINTf 54119
#define TAIL_LLA_ENABLE_ECCf 54120
#define TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 54121
#define TAIL_LLA_MEM_TM01f 54122
#define TAIL_LLA_MEM_TM2f 54123
#define TAIL_LLA_OFFSETf 54124
#define TAIL_OFFSETf 54125
#define TAIL_PTRf 54126
#define TAIL_PTR_EARLYf 54127
#define TAKE_BIST_NOT_EGQf 54128
#define TAKE_LB_KEY_FROM_VALUE_2f 54129
#define TALf 54130
#define TALHf 54131
#define TAPS0_DEPTHf 54132
#define TAPS0_MAX_DEPTHf 54133
#define TAPS1_DEPTHf 54134
#define TAPS1_MAX_DEPTHf 54135
#define TAPSIf 54136
#define TAPS_OPCODEf 54137
#define TAPS_SEGf 54138
#define TAP_OTP_RESETB_UDRf 54139
#define TARGETf 54140
#define TARGET_LIST_FILTERf 54141
#define TASK_FLAGf 54142
#define TASM_EVEN_IDLEf 54143
#define TASM_EVEN_SOT_EARLYf 54144
#define TASM_EVEN_SOT_MISSINGf 54145
#define TASM_EVEN_SOT_SEARCHf 54146
#define TASM_EVEN_SOT_WINDOW_CLOSEDf 54147
#define TASM_EVEN_SOT_WINDOW_OPENf 54148
#define TASM_EVEN_START_TS_COUNTERf 54149
#define TASM_ODD_IDLEf 54150
#define TASM_ODD_SOT_EARLYf 54151
#define TASM_ODD_SOT_MISSINGf 54152
#define TASM_ODD_SOT_SEARCHf 54153
#define TASM_ODD_SOT_WINDOW_CLOSEDf 54154
#define TASM_ODD_SOT_WINDOW_OPENf 54155
#define TASM_ODD_START_TS_COUNTERf 54156
#define TA_EVEN_ERR_CNTf 54157
#define TA_ODD_ERR_CNTf 54158
#define TBD0f 54159
#define TBD1f 54160
#define TBDMA_MEM_TMf 54161
#define TBFRAGMCNTf 54162
#define TBIDf 54163
#define TBID_TMf 54164
#define TBINS_MEM_INITIATE_PAR_ERRf 54165
#define TBINS_MEM_PARITY_ERR_MASKf 54166
#define TBL_IDf 54167
#define TBL_ID_0f 54168
#define TBL_ID_1f 54169
#define TBL_ID_2f 54170
#define TBL_ID_3f 54171
#define TBST_INT_INTERVALf 54172
#define TBUS_PARITY_ERRf 54173
#define TCf 54174
#define TCAM0_SELf 54175
#define TCAM1_SELf 54176
#define TCAM2_SELf 54177
#define TCAM3_SELf 54178
#define TCAM4_SELf 54179
#define TCAM5_SELf 54180
#define TCAM6_SELf 54181
#define TCAM7_SELf 54182
#define TCAMACCESSCYCLEf 54183
#define TCAMANDVALUEf 54184
#define TCAMBANKf 54185
#define TCAMBANKVALIDf 54186
#define TCAMCTRLBANKf 54187
#define TCAMCTRLDSTf 54188
#define TCAMCTRLRANGEf 54189
#define TCAMCTRLSRCf 54190
#define TCAMCTRLTRIGGERf 54191
#define TCAMDISABLEf 54192
#define TCAMKEYSIZEf 54193
#define TCAMORVALUEf 54194
#define TCAMPOWERDOWNf 54195
#define TCAM_ACCESS_COUNTERf 54196
#define TCAM_ACCESS_COUNTER_OVERFLOWf 54197
#define TCAM_ACCESS_IN_TWO_COMMANDSf 54198
#define TCAM_ACTION_0_INITIATE_PAR_ERRf 54199
#define TCAM_ACTION_0_PARITY_ERR_MASKf 54200
#define TCAM_ACTION_10_INITIATE_PAR_ERRf 54201
#define TCAM_ACTION_10_PARITY_ERR_MASKf 54202
#define TCAM_ACTION_11_INITIATE_PAR_ERRf 54203
#define TCAM_ACTION_11_PARITY_ERR_MASKf 54204
#define TCAM_ACTION_12_INITIATE_PAR_ERRf 54205
#define TCAM_ACTION_12_PARITY_ERR_MASKf 54206
#define TCAM_ACTION_13_INITIATE_PAR_ERRf 54207
#define TCAM_ACTION_13_PARITY_ERR_MASKf 54208
#define TCAM_ACTION_14_INITIATE_PAR_ERRf 54209
#define TCAM_ACTION_14_PARITY_ERR_MASKf 54210
#define TCAM_ACTION_15_INITIATE_PAR_ERRf 54211
#define TCAM_ACTION_15_PARITY_ERR_MASKf 54212
#define TCAM_ACTION_16_INITIATE_PAR_ERRf 54213
#define TCAM_ACTION_16_PARITY_ERR_MASKf 54214
#define TCAM_ACTION_17_INITIATE_PAR_ERRf 54215
#define TCAM_ACTION_17_PARITY_ERR_MASKf 54216
#define TCAM_ACTION_18_INITIATE_PAR_ERRf 54217
#define TCAM_ACTION_18_PARITY_ERR_MASKf 54218
#define TCAM_ACTION_19_INITIATE_PAR_ERRf 54219
#define TCAM_ACTION_19_PARITY_ERR_MASKf 54220
#define TCAM_ACTION_1_INITIATE_PAR_ERRf 54221
#define TCAM_ACTION_1_PARITY_ERR_MASKf 54222
#define TCAM_ACTION_20_INITIATE_PAR_ERRf 54223
#define TCAM_ACTION_20_PARITY_ERR_MASKf 54224
#define TCAM_ACTION_21_INITIATE_PAR_ERRf 54225
#define TCAM_ACTION_21_PARITY_ERR_MASKf 54226
#define TCAM_ACTION_22_INITIATE_PAR_ERRf 54227
#define TCAM_ACTION_22_PARITY_ERR_MASKf 54228
#define TCAM_ACTION_23_INITIATE_PAR_ERRf 54229
#define TCAM_ACTION_23_PARITY_ERR_MASKf 54230
#define TCAM_ACTION_24_INITIATE_PAR_ERRf 54231
#define TCAM_ACTION_24_PARITY_ERR_MASKf 54232
#define TCAM_ACTION_25_INITIATE_PAR_ERRf 54233
#define TCAM_ACTION_25_PARITY_ERR_MASKf 54234
#define TCAM_ACTION_26_INITIATE_PAR_ERRf 54235
#define TCAM_ACTION_26_PARITY_ERR_MASKf 54236
#define TCAM_ACTION_27_INITIATE_PAR_ERRf 54237
#define TCAM_ACTION_27_PARITY_ERR_MASKf 54238
#define TCAM_ACTION_2_INITIATE_PAR_ERRf 54239
#define TCAM_ACTION_2_PARITY_ERR_MASKf 54240
#define TCAM_ACTION_3_INITIATE_PAR_ERRf 54241
#define TCAM_ACTION_3_PARITY_ERR_MASKf 54242
#define TCAM_ACTION_4_INITIATE_PAR_ERRf 54243
#define TCAM_ACTION_4_PARITY_ERR_MASKf 54244
#define TCAM_ACTION_5_INITIATE_PAR_ERRf 54245
#define TCAM_ACTION_5_PARITY_ERR_MASKf 54246
#define TCAM_ACTION_6_INITIATE_PAR_ERRf 54247
#define TCAM_ACTION_6_PARITY_ERR_MASKf 54248
#define TCAM_ACTION_7_INITIATE_PAR_ERRf 54249
#define TCAM_ACTION_7_PARITY_ERR_MASKf 54250
#define TCAM_ACTION_8_INITIATE_PAR_ERRf 54251
#define TCAM_ACTION_8_PARITY_ERR_MASKf 54252
#define TCAM_ACTION_9_INITIATE_PAR_ERRf 54253
#define TCAM_ACTION_9_PARITY_ERR_MASKf 54254
#define TCAM_ATOMIC_WRITE_ENABLEf 54255
#define TCAM_BANKf 54256
#define TCAM_BANK_BLOCK_OWNERf 54257
#define TCAM_BLKSELf 54258
#define TCAM_CFG_ACCESS_COUNTER_IFf 54259
#define TCAM_CFG_ACCESS_COUNTER_PROFILEf 54260
#define TCAM_CFG_ACCESS_COUNTER_TCAMf 54261
#define TCAM_CORRECTED_ECC_ERROR_0f 54262
#define TCAM_CORRECTED_ECC_ERROR_0_DISINTf 54263
#define TCAM_CORRECTED_ECC_ERROR_1f 54264
#define TCAM_CORRECTED_ECC_ERROR_1_DISINTf 54265
#define TCAM_CORRECTED_ECC_ERROR_2f 54266
#define TCAM_CORRECTED_ECC_ERROR_2_DISINTf 54267
#define TCAM_CORRECTED_ECC_ERROR_3f 54268
#define TCAM_CORRECTED_ECC_ERROR_3_DISINTf 54269
#define TCAM_CORRECTED_ECC_ERROR_4f 54270
#define TCAM_CORRECTED_ECC_ERROR_4_DISINTf 54271
#define TCAM_CORRECTED_ERRORf 54272
#define TCAM_CORRECTED_ERROR_DISINTf 54273
#define TCAM_CORRECTED_OFFSETf 54274
#define TCAM_CORRECTED_SEGMENTf 54275
#define TCAM_CPU_CMD_CMPf 54276
#define TCAM_CPU_CMD_DIf 54277
#define TCAM_CPU_CMD_RDf 54278
#define TCAM_CPU_CMD_RESERVEDf 54279
#define TCAM_CPU_CMD_VALIDf 54280
#define TCAM_CPU_CMD_WRf 54281
#define TCAM_CPU_REP_AINDEXf 54282
#define TCAM_CPU_REP_DOUTf 54283
#define TCAM_CPU_REP_MATCHf 54284
#define TCAM_CPU_REP_VALIDf 54285
#define TCAM_DB_PROFILEf 54286
#define TCAM_DB_PROFILE_KEY_Af 54287
#define TCAM_DB_PROFILE_KEY_Bf 54288
#define TCAM_DB_PROFILE_KEY_Cf 54289
#define TCAM_DB_PROFILE_KEY_Df 54290
#define TCAM_ECC_CORRECTED_ERRORf 54291
#define TCAM_ECC_CORRECTED_ERROR_DISINTf 54292
#define TCAM_ECC_ERROR_ADDRESSf 54293
#define TCAM_ECC_RAM_INITf 54294
#define TCAM_ECC_RAM_INIT_DONEf 54295
#define TCAM_ECC_RAM_INIT_DONE_DISINTf 54296
#define TCAM_ECC_RAM_TMf 54297
#define TCAM_ECC_TMf 54298
#define TCAM_ECC_UNCORRECTABLE_ERRORf 54299
#define TCAM_ECC_UNCORRECTABLE_ERROR_DISINTf 54300
#define TCAM_ENABLE_ECCf 54301
#define TCAM_ENCODER_DISABLEf 54302
#define TCAM_ENTRY_CORRECTEDf 54303
#define TCAM_ENTRY_CORRECTED_DISINTf 54304
#define TCAM_ENTRY_INVALIDATEDf 54305
#define TCAM_ENTRY_INVALIDATED_DISINTf 54306
#define TCAM_ERROR_ADDRf 54307
#define TCAM_ERROR_INJECT_DBEf 54308
#define TCAM_ERROR_INJECT_SBEf 54309
#define TCAM_FOUNDf 54310
#define TCAM_INTERFACE_ACCESS_BITMAPf 54311
#define TCAM_INVALIDATED_OFFSETf 54312
#define TCAM_INVALIDATED_SEGMENTf 54313
#define TCAM_IN_RESULT_A_STRENGTHf 54314
#define TCAM_IN_RESULT_B_STRENGTHf 54315
#define TCAM_KEY_INITIAL_FROM_VTf 54316
#define TCAM_KEY_VALIDSf 54317
#define TCAM_LKP_DB_PROFILEf 54318
#define TCAM_LKP_KEY_SELECTf 54319
#define TCAM_LKUPf 54320
#define TCAM_LOOKUP_MATCHf 54321
#define TCAM_LOOKUP_MATCH_MASKf 54322
#define TCAM_MANAGER_BANKf 54323
#define TCAM_MANAGER_DSTf 54324
#define TCAM_MANAGER_INVALIDATEf 54325
#define TCAM_MANAGER_MOVE_COUPLEf 54326
#define TCAM_MANAGER_RANGEf 54327
#define TCAM_MANAGER_SRCf 54328
#define TCAM_MANAGER_TRIGGERf 54329
#define TCAM_MATCHf 54330
#define TCAM_MATCH_BITMAPf 54331
#define TCAM_MATCH_ERRORf 54332
#define TCAM_MATCH_ERROR_DISINTf 54333
#define TCAM_MDIO_CL_SELf 54334
#define TCAM_MDIO_V3P3_SELf 54335
#define TCAM_PD1_MEMBERSf 54336
#define TCAM_PD2_MEMBERSf 54337
#define TCAM_PROFILEf 54338
#define TCAM_PROTECTION_ERRORf 54339
#define TCAM_PROTECTION_ERROR_MASKf 54340
#define TCAM_PROTECTION_ERROR_TCAM_BANKf 54341
#define TCAM_PROTECTION_ERROR_TCAM_ENTRY_ADDf 54342
#define TCAM_QUERY_FAILURE_EGQ_DB_PROFILE_0f 54343
#define TCAM_QUERY_FAILURE_EGQ_DB_PROFILE_1f 54344
#define TCAM_QUERY_FAILURE_FLP_DB_PROFILEf 54345
#define TCAM_QUERY_FAILURE_OAM_DB_PROFILE_0f 54346
#define TCAM_QUERY_FAILURE_OAM_DB_PROFILE_1f 54347
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_0f 54348
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_1f 54349
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_2f 54350
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_3f 54351
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_4f 54352
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_5f 54353
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_6f 54354
#define TCAM_QUERY_FAILURE_PMF_DB_PROFILE_7f 54355
#define TCAM_QUERY_FAILURE_REASONf 54356
#define TCAM_QUERY_FAILURE_VALIDf 54357
#define TCAM_QUERY_FAILURE_VALID_MASKf 54358
#define TCAM_QUERY_FAILURE_VTT_DB_PROFILE_0f 54359
#define TCAM_QUERY_FAILURE_VTT_DB_PROFILE_1f 54360
#define TCAM_RDf 54361
#define TCAM_RESET_BLOCK_BITMAPf 54362
#define TCAM_RESULTf 54363
#define TCAM_SCAN_CORRECTf 54364
#define TCAM_SCAN_DEC_INVALIDf 54365
#define TCAM_SCAN_SEC_CORRECTf 54366
#define TCAM_SCAN_SEC_INVALIDf 54367
#define TCAM_SCAN_WINDOWf 54368
#define TCAM_SCRUB_DEC_INVALIDf 54369
#define TCAM_SCRUB_SEC_CORRECTf 54370
#define TCAM_SCRUB_SEC_INVALIDf 54371
#define TCAM_SEL3_MEMBERf 54372
#define TCAM_SEL4_MEMBERf 54373
#define TCAM_TMf 54374
#define TCAM_TRAPS_FOUNDf 54375
#define TCAM_TRAPS_LKP_DB_PROFILE_0f 54376
#define TCAM_TRAPS_LKP_DB_PROFILE_1f 54377
#define TCAM_TRAPS_LOOKUP_PON_MODE_ENf 54378
#define TCAM_TYPEf 54379
#define TCAM_UNCORRECTED_ECC_ERROR_0f 54380
#define TCAM_UNCORRECTED_ECC_ERROR_0_DISINTf 54381
#define TCAM_UNCORRECTED_ECC_ERROR_1f 54382
#define TCAM_UNCORRECTED_ECC_ERROR_1_DISINTf 54383
#define TCAM_UNCORRECTED_ECC_ERROR_2f 54384
#define TCAM_UNCORRECTED_ECC_ERROR_2_DISINTf 54385
#define TCAM_UNCORRECTED_ECC_ERROR_3f 54386
#define TCAM_UNCORRECTED_ECC_ERROR_3_DISINTf 54387
#define TCAM_UNCORRECTED_ECC_ERROR_4f 54388
#define TCAM_UNCORRECTED_ECC_ERROR_4_DISINTf 54389
#define TCAM_UNCORRECTED_ERRORf 54390
#define TCAM_UNCORRECTED_ERROR_DISINTf 54391
#define TCAM_WRf 54392
#define TCCDf 54393
#define TCDPADDOFFSETTOBASEf 54394
#define TCDPMAPf 54395
#define TCDPMAPPROFILEf 54396
#define TCDPOPCODEVALIDf 54397
#define TCDPSEMOFFSETf 54398
#define TCDPTOSENABLEf 54399
#define TCDPTOSINDEXf 54400
#define TCFIDf 54401
#define TCG_CBMf 54402
#define TCG_CBM_INITIATE_PAR_ERRf 54403
#define TCG_CBM_PARITY_ERR_MASKf 54404
#define TCG_CR_TO_ADDf 54405
#define TCG_INDEXf 54406
#define TCG_MAX_CREDITf 54407
#define TCG_PMC_INITIATE_PAR_ERRf 54408
#define TCG_PMC_PARITY_ERR_MASKf 54409
#define TCG_SCM_INITIATE_PAR_ERRf 54410
#define TCG_SCM_PARITY_ERR_MASKf 54411
#define TCG_SPR_CAL_LEN_Af 54412
#define TCG_SPR_CAL_LEN_Bf 54413
#define TCG_SPR_DISf 54414
#define TCG_SPR_ENAf 54415
#define TCG_SPR_MAX_BURST_Af 54416
#define TCG_SPR_MAX_BURST_Bf 54417
#define TCG_SPR_RATE_Af 54418
#define TCG_SPR_RATE_Bf 54419
#define TCG_SPR_RESOLUTIONf 54420
#define TCG_SPR_SET_SELf 54421
#define TCKf 54422
#define TCKESR_F0f 54423
#define TCKESR_F1f 54424
#define TCKE_F0f 54425
#define TCKE_F1f 54426
#define TCLf 54427
#define TCL4PROTOCOLENABLEf 54428
#define TCL4RANGEOUTSIDE0f 54429
#define TCL4RANGEOUTSIDE1f 54430
#define TCL4RANGEOUTSIDE2f 54431
#define TCL4RANGE_N_MAXf 54432
#define TCL4RANGE_N_MINf 54433
#define TCLHf 54434
#define TCMAPDISABLEINGRESSSHAPINGf 54435
#define TCMDf 54436
#define TCOMP_SHIFTf 54437
#define TCOWf 54438
#define TCPf 54439
#define TCPD_F0f 54440
#define TCPD_F1f 54441
#define TCPORTPROTOCOLENABLEf 54442
#define TCPROFILEf 54443
#define TCP_END_DETECTf 54444
#define TCP_END_DETECT_ENABLEf 54445
#define TCP_FIN_Ff 54446
#define TCP_FIN_FLAGf 54447
#define TCP_FIN_Rf 54448
#define TCP_FLAGS_CHECK_ENABLEf 54449
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 54450
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 54451
#define TCP_FLAGS_SYN_FIN_ENABLEf 54452
#define TCP_FLAGS_SYN_FRAG_ENABLEf 54453
#define TCP_FLAG_MASKf 54454
#define TCP_FLAG_MODEf 54455
#define TCP_FRAG_CHECK_ENABLEf 54456
#define TCP_GREEN_DROP_THDf 54457
#define TCP_HDR_OFFSET_EQ1_ENABLEf 54458
#define TCP_HDR_PARTIAL_ENABLEf 54459
#define TCP_NULL_SCANf 54460
#define TCP_NULL_SCAN_DISINTf 54461
#define TCP_PROTOCOL0f 54462
#define TCP_PROTOCOL1f 54463
#define TCP_RED_DROP_THDf 54464
#define TCP_RESETf 54465
#define TCP_RST_FLAGf 54466
#define TCP_SPORT_EQ_DPORT_ENABLEf 54467
#define TCP_SP_EQ_DPf 54468
#define TCP_SP_EQ_DP_DISINTf 54469
#define TCP_SYN_FINf 54470
#define TCP_SYN_FIN_DISINTf 54471
#define TCP_SYN_FLAGf 54472
#define TCP_TINY_FRAGf 54473
#define TCP_TINY_FRAG_DISINTf 54474
#define TCP_XMAS_SCANf 54475
#define TCP_XMAS_SCAN_DISINTf 54476
#define TCP_YELLOW_DROP_THDf 54477
#define TCSf 54478
#define TCSUBNETENABLEf 54479
#define TC_2UPf 54480
#define TC_2_UPf 54481
#define TC_ACTIONENABLEf 54482
#define TC_DP_MAP_TABLE_INITIATE_PAR_ERRf 54483
#define TC_DP_MAP_TABLE_PARITY_ERR_MASKf 54484
#define TC_DP_TOS_ENABLEf 54485
#define TC_DP_TOS_INDEXf 54486
#define TC_FP_CORRECTED_ERRORf 54487
#define TC_FP_CORRECTED_ERROR_DISINTf 54488
#define TC_FP_ENABLE_ECCf 54489
#define TC_FP_FIFO_FIFO_LEVEL_GT_ONEf 54490
#define TC_FP_FIFO_RDATA_VLDf 54491
#define TC_FP_FORCE_UNCORRECTABLE_ERRORf 54492
#define TC_FP_MEM_TMf 54493
#define TC_FP_RF_RADDRf 54494
#define TC_FP_RF_WADDRf 54495
#define TC_FP_TAGIDf 54496
#define TC_FP_UNCORRECTED_ERRORf 54497
#define TC_FP_UNCORRECTED_ERROR_DISINTf 54498
#define TC_L_4_PROTOCOL_ENABLEf 54499
#define TC_L_4_RANGE_N_MAXf 54500
#define TC_L_4_RANGE_N_MINf 54501
#define TC_L_4_RANGE_OUTSIDE_0f 54502
#define TC_L_4_RANGE_OUTSIDE_1f 54503
#define TC_L_4_RANGE_OUTSIDE_2f 54504
#define TC_OWf 54505
#define TC_PG_MAPf 54506
#define TC_PORT_PROTOCOL_ENABLEf 54507
#define TC_PROFILEf 54508
#define TC_PROFILE_INDEXf 54509
#define TC_SUBNET_ENABLEf 54510
#define TC_TO_COUNTER_POINTER_MAPf 54511
#define TC_VALIDf 54512
#define TDAL_F0f 54513
#define TDAL_F1f 54514
#define TDATAf 54515
#define TDCf 54516
#define TDEf 54517
#define TDFI_CTRLUPD_INTERVAL_F0f 54518
#define TDFI_CTRLUPD_INTERVAL_F1f 54519
#define TDFI_CTRLUPD_MAX_F0f 54520
#define TDFI_CTRLUPD_MAX_F1f 54521
#define TDFI_CTRLUPD_MINf 54522
#define TDFI_CTRL_DELAY_F0f 54523
#define TDFI_CTRL_DELAY_F1f 54524
#define TDFI_DRAM_CLK_DISABLEf 54525
#define TDFI_DRAM_CLK_ENABLEf 54526
#define TDFI_INIT_COMPLETE_F0f 54527
#define TDFI_INIT_COMPLETE_F1f 54528
#define TDFI_INIT_START_F0f 54529
#define TDFI_INIT_START_F1f 54530
#define TDFI_PHYUPD_RESP_F0f 54531
#define TDFI_PHYUPD_RESP_F1f 54532
#define TDFI_PHYUPD_TYPE0_F0f 54533
#define TDFI_PHYUPD_TYPE0_F1f 54534
#define TDFI_PHYUPD_TYPE1_F0f 54535
#define TDFI_PHYUPD_TYPE1_F1f 54536
#define TDFI_PHYUPD_TYPE2_F0f 54537
#define TDFI_PHYUPD_TYPE2_F1f 54538
#define TDFI_PHYUPD_TYPE3_F0f 54539
#define TDFI_PHYUPD_TYPE3_F1f 54540
#define TDFI_PHY_RDLAT_F0f 54541
#define TDFI_PHY_RDLAT_F1f 54542
#define TDFI_PHY_WRDATAf 54543
#define TDFI_PHY_WRLATf 54544
#define TDFI_RDDATA_ENf 54545
#define TDFI_RDLVL_DLLf 54546
#define TDFI_RDLVL_ENf 54547
#define TDFI_RDLVL_LOADf 54548
#define TDFI_RDLVL_MAXf 54549
#define TDFI_RDLVL_RESPf 54550
#define TDFI_RDLVL_RESPLAT_F0f 54551
#define TDFI_RDLVL_RESPLAT_F1f 54552
#define TDFI_RDLVL_RRf 54553
#define TDFI_WRLVL_DLLf 54554
#define TDFI_WRLVL_ENf 54555
#define TDFI_WRLVL_LOADf 54556
#define TDFI_WRLVL_MAXf 54557
#define TDFI_WRLVL_RESPf 54558
#define TDFI_WRLVL_RESPLATf 54559
#define TDFI_WRLVL_WWf 54560
#define TDIf 54561
#define TDLLf 54562
#define TDM0_CALf 54563
#define TDM1_CALf 54564
#define TDMCONTEXTMODEf 54565
#define TDMDATACELLCNTf 54566
#define TDMDATACELLCNT0f 54567
#define TDMDIFSIZEENf 54568
#define TDMDROPENf 54569
#define TDMENf 54570
#define TDMENCRCPERPORTf 54571
#define TDMERRf 54572
#define TDMERRMASKf 54573
#define TDMFDRFRAGNUM1ENf 54574
#define TDMFDRFRAGNUM1NUMf 54575
#define TDMFDRFRAGNUM2ENf 54576
#define TDMFDRFRAGNUM2NUMf 54577
#define TDMFDRFRAGNUM3ENf 54578
#define TDMFDRFRAGNUM3NUMf 54579
#define TDMFDRFRAGNUM4ENf 54580
#define TDMFDRFRAGNUM4NUMf 54581
#define TDMFDRMCID_2BENf 54582
#define TDMFDRMCID_8BENf 54583
#define TDMFDROFP_2BENf 54584
#define TDMFDROFP_8BENf 54585
#define TDMFRAGMENTNUMBERf 54586
#define TDMFRGNUMf 54587
#define TDMLINKMASKf 54588
#define TDML_INITIATE_PAR_ERRf 54589
#define TDML_PARITY_ERR_MASKf 54590
#define TDMMCIDVALUEBOTTOMf 54591
#define TDMMCIDVALUETOPf 54592
#define TDMMODEf 54593
#define TDMMODE0f 54594
#define TDMMODE1f 54595
#define TDMM_INITIATE_PAR_ERRf 54596
#define TDMM_PARITY_ERR_MASKf 54597
#define TDMPKTDPf 54598
#define TDMPKTMODEENf 54599
#define TDMPKTTCf 54600
#define TDMSIZEERRf 54601
#define TDMSIZEERRMASKf 54602
#define TDMSTRIPFABRICCRCENf 54603
#define TDM_1_WRAP_PTRf 54604
#define TDM_2BYTESFTMHf 54605
#define TDM_2BYTESPKTSIZEf 54606
#define TDM_2BYTESSHAPERSIZEENf 54607
#define TDM_2_BYTES_FTMHf 54608
#define TDM_2_BYTES_PKT_SIZEf 54609
#define TDM_BITMAP_UC_PERF_ENf 54610
#define TDM_CONFIG_INITIATE_PAR_ERRf 54611
#define TDM_CONFIG_PARITY_ERR_MASKf 54612
#define TDM_CONTEXT_MAPf 54613
#define TDM_CONTEXT_MODEf 54614
#define TDM_CORRECTED_ERRORf 54615
#define TDM_CORRECTED_ERROR_DISINTf 54616
#define TDM_CRC_DROPf 54617
#define TDM_CRC_DROP_MASKf 54618
#define TDM_DATA_CELL_CNTf 54619
#define TDM_DATA_CELL_CNT_0f 54620
#define TDM_DIF_SIZE_ENf 54621
#define TDM_DISABLE_ECCf 54622
#define TDM_ECC_CORRUPTf 54623
#define TDM_ECC_ERROR_ADDRESSf 54624
#define TDM_ENf 54625
#define TDM_ENABLEf 54626
#define TDM_ENTRY0_PORT_IDf 54627
#define TDM_ENTRY10_PORT_IDf 54628
#define TDM_ENTRY11_PORT_IDf 54629
#define TDM_ENTRY12_PORT_IDf 54630
#define TDM_ENTRY13_PORT_IDf 54631
#define TDM_ENTRY14_PORT_IDf 54632
#define TDM_ENTRY15_PORT_IDf 54633
#define TDM_ENTRY16_PORT_IDf 54634
#define TDM_ENTRY17_PORT_IDf 54635
#define TDM_ENTRY18_PORT_IDf 54636
#define TDM_ENTRY19_PORT_IDf 54637
#define TDM_ENTRY1_PORT_IDf 54638
#define TDM_ENTRY20_PORT_IDf 54639
#define TDM_ENTRY21_PORT_IDf 54640
#define TDM_ENTRY22_PORT_IDf 54641
#define TDM_ENTRY23_PORT_IDf 54642
#define TDM_ENTRY24_PORT_IDf 54643
#define TDM_ENTRY25_PORT_IDf 54644
#define TDM_ENTRY26_PORT_IDf 54645
#define TDM_ENTRY27_PORT_IDf 54646
#define TDM_ENTRY28_PORT_IDf 54647
#define TDM_ENTRY29_PORT_IDf 54648
#define TDM_ENTRY2_PORT_IDf 54649
#define TDM_ENTRY30_PORT_IDf 54650
#define TDM_ENTRY31_PORT_IDf 54651
#define TDM_ENTRY3_PORT_IDf 54652
#define TDM_ENTRY4_PORT_IDf 54653
#define TDM_ENTRY5_PORT_IDf 54654
#define TDM_ENTRY6_PORT_IDf 54655
#define TDM_ENTRY7_PORT_IDf 54656
#define TDM_ENTRY8_PORT_IDf 54657
#define TDM_ENTRY9_PORT_IDf 54658
#define TDM_EN_CRC_PER_PORTf 54659
#define TDM_ERRf 54660
#define TDM_ERROR_VIOLATE_1_IN_4_RESTRICTIONf 54661
#define TDM_ERR_MASKf 54662
#define TDM_FRG_NUMf 54663
#define TDM_FTMH_OPTIMIZEDf 54664
#define TDM_FTMH_OPTIMIZED_CPUf 54665
#define TDM_HEADER_PRIORITYf 54666
#define TDM_ILAKEN_0_INTERLEAVE_ENf 54667
#define TDM_ILAKEN_1_INTERLEAVE_ENf 54668
#define TDM_LFSR_VALUEf 54669
#define TDM_LINK_MASKf 54670
#define TDM_MAP_QUEUE_TO_TDMf 54671
#define TDM_MAXSIZEf 54672
#define TDM_MAX_SIZEf 54673
#define TDM_MINSIZEf 54674
#define TDM_MIN_SIZEf 54675
#define TDM_MODEf 54676
#define TDM_MODE_MAPf 54677
#define TDM_PETRAB_FTMHf 54678
#define TDM_PKT_DPf 54679
#define TDM_PKT_MODE_ENf 54680
#define TDM_PKT_TCf 54681
#define TDM_REP_FORMAT_ENf 54682
#define TDM_SIZE_ERRf 54683
#define TDM_SIZE_ERR_MASKf 54684
#define TDM_SLOTf 54685
#define TDM_SOP_IN_MOP_FIXf 54686
#define TDM_SOURCE_FAP_IDf 54687
#define TDM_SP_OVER_VSC_128f 54688
#define TDM_START_CALENDARf 54689
#define TDM_STRIP_FABRIC_CRC_ENf 54690
#define TDM_TABLEf 54691
#define TDM_TMf 54692
#define TDM_UNCORRECTABLE_ERRORf 54693
#define TDM_UNCORRECTABLE_ERROR_DISINTf 54694
#define TDM_VIOLATION_ERRORf 54695
#define TDM_VIOLATION_ERROR_DISINTf 54696
#define TDM_WRAP_PTRf 54697
#define TDOf 54698
#define TDVf 54699
#define TDW0f 54700
#define TDW0_HIf 54701
#define TDW0_LOf 54702
#define TDW1f 54703
#define TDW1_HIf 54704
#define TDW1_LOf 54705
#define TDW2f 54706
#define TDW2_HIf 54707
#define TDW2_LOf 54708
#define TDW3f 54709
#define TDW3_HIf 54710
#define TDW3_LOf 54711
#define TDW4f 54712
#define TDW4_HIf 54713
#define TDW4_LOf 54714
#define TDW5f 54715
#define TDW5_HIf 54716
#define TDW5_LOf 54717
#define TECHNOLOGYf 54718
#define TECNf 54719
#define TEINITf 54720
#define TELECOM_DPLL_ENABLEf 54721
#define TEMP_DATAf 54722
#define TEMP_DATA_25f 54723
#define TEMP_MON_PEAK_RESET_Nf 54724
#define TEP_ADDITIONS_TOO_LARGEf 54725
#define TERMINATE_HEADERf 54726
#define TERMINATION_0_PD_BITMAPf 54727
#define TERMINATION_0_PD_ISA_STRENGTHf 54728
#define TERMINATION_0_PD_ISB_STRENGTHf 54729
#define TERMINATION_0_PD_KEYSf 54730
#define TERMINATION_0_PD_TCAM_STRENGTHf 54731
#define TERMINATION_1_PD_BITMAPf 54732
#define TERMINATION_1_PD_ISA_STRENGTHf 54733
#define TERMINATION_1_PD_ISB_STRENGTHf 54734
#define TERMINATION_1_PD_KEYSf 54735
#define TERMINATION_1_PD_TCAM_STRENGTHf 54736
#define TERMINATION_PROFILEf 54737
#define TERMINATION_PROFILE_0f 54738
#define TERMINATION_PROFILE_1f 54739
#define TERMINATION_PROFILE_2f 54740
#define TERMINATION_PROFILE_3f 54741
#define TERMINATION_PROFILE_4f 54742
#define TERMINATION_PROFILE_5f 54743
#define TERMINATION_PROFILE_6f 54744
#define TERMINATION_PROFILE_7f 54745
#define TERMINATION_PROFILE_MSBf 54746
#define TERMINATION_RESULT_PP_SPAf 54747
#define TERMINATION_RESULT_PREAMBLE_SIZEf 54748
#define TERMINATION_RESULT_SYS_SPAf 54749
#define TERMINATION_RESULT_TYPEf 54750
#define TESTf 54751
#define TESTA_ENf 54752
#define TESTA_SELf 54753
#define TESTCLKOUTf 54754
#define TESTCOLf 54755
#define TESTDBUS_RBUS_BITf 54756
#define TESTD_ENf 54757
#define TESTD_SELf 54758
#define TESTMUXDIVf 54759
#define TESTMUXSELf 54760
#define TESTOUT2_ENf 54761
#define TESTOUT_15f 54762
#define TESTOUT_18_19f 54763
#define TESTOUT_ENf 54764
#define TESTREGISTERf 54765
#define TEST_BACKf 54766
#define TEST_CTRLf 54767
#define TEST_DATAf 54768
#define TEST_DISABLEf 54769
#define TEST_ENf 54770
#define TEST_ENABLEf 54771
#define TEST_INPUTf 54772
#define TEST_MODEf 54773
#define TEST_MODE_CMD_FINISH_INTf 54774
#define TEST_MODE_CMD_FINISH_INT_MASKf 54775
#define TEST_MODE_DATA_CELL_SIZEf 54776
#define TEST_MODE_FAILf 54777
#define TEST_MODE_INT_STATUSf 54778
#define TEST_MODE_SETTINGf 54779
#define TEST_MODE_STAGE_STATUSf 54780
#define TEST_MODE_TRGf 54781
#define TEST_MUX_SELECTf 54782
#define TEST_OUTPUTf 54783
#define TEST_PAUSEf 54784
#define TEST_PCKT_BYTE_CNT_MODEf 54785
#define TEST_REGISTERf 54786
#define TEST_SELf 54787
#define TEST_SELECTf 54788
#define TEST_STATUSf 54789
#define TEST_STATUS_SELf 54790
#define TE_FUNCTIONf 54791
#define TE_RESOURCE_Af 54792
#define TE_RESOURCE_Bf 54793
#define TFAWf 54794
#define TFAW_COST_WEIGHTf 54795
#define TFAW_F0f 54796
#define TFAW_F1f 54797
#define TFLf 54798
#define TFRf 54799
#define TFRAME_LESS_THAN_MIN_SIZEf 54800
#define TGIDf 54801
#define TGID_1f 54802
#define TGID_HIf 54803
#define TGID_LOf 54804
#define TGID_PORTf 54805
#define TGIP4f 54806
#define TGIP6f 54807
#define TGIPMC4f 54808
#define TGIPMC6f 54809
#define TGT_FREQf 54810
#define TGT_POLICYf 54811
#define TGT_VLDf 54812
#define TG_SIZEf 54813
#define THDIf 54814
#define THDIDROPCNTf 54815
#define THDIEMA_DEQ_VALIDf 54816
#define THDIQEN_SRCPG_ILLEGALf 54817
#define THDIQEN_SRCPG_ILLEGAL_MASKf 54818
#define THDIRQE_SRCPG_ILLEGALf 54819
#define THDIRQE_SRCPG_ILLEGAL_MASKf 54820
#define THDI_BYf 54821
#define THDI_CONGSTf 54822
#define THDI_ERRORf 54823
#define THDI_ERROR_DISINTf 54824
#define THDI_INTRf 54825
#define THDI_INTR_0f 54826
#define THDI_INTR_0_DISINTf 54827
#define THDI_INTR_1f 54828
#define THDI_INTR_1_DISINTf 54829
#define THDI_INTR_2f 54830
#define THDI_INTR_2_DISINTf 54831
#define THDI_INTR_3f 54832
#define THDI_INTR_3_DISINTf 54833
#define THDI_INTR_4f 54834
#define THDI_INTR_4_DISINTf 54835
#define THDI_INTR_DISINTf 54836
#define THDI_PARITY_CHK_ENf 54837
#define THDI_PARITY_ENf 54838
#define THDI_PAR_ERRf 54839
#define THDI_PAR_ERR_ENf 54840
#define THDI_PKT_DPSTf 54841
#define THDI_PTPG_CFG_ERR_DET_EN_PIPEXf 54842
#define THDI_PTPG_CFG_ERR_DET_EN_PIPEYf 54843
#define THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEXf 54844
#define THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEYf 54845
#define THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEXf 54846
#define THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEYf 54847
#define THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEXf 54848
#define THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEYf 54849
#define THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEXf 54850
#define THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEYf 54851
#define THDI_PTSP_CFG_ERR_DET_EN_PIPEXf 54852
#define THDI_PTSP_CFG_ERR_DET_EN_PIPEYf 54853
#define THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEXf 54854
#define THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEYf 54855
#define THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEXf 54856
#define THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEYf 54857
#define THDI_ROLLOVER_COUNTf 54858
#define THDM_PARITY_ENf 54859
#define THDOEMA_DEQ_VALIDf 54860
#define THDO_BUFFER_DROP_MASKf 54861
#define THDO_BYf 54862
#define THDO_COLORf 54863
#define THDO_COLOR_CHECK_ENf 54864
#define THDO_EMA_DROP_MASKf 54865
#define THDO_ERRORf 54866
#define THDO_ERROR_DISINTf 54867
#define THDO_HOLf 54868
#define THDO_INTRf 54869
#define THDO_INTR_DISINTf 54870
#define THDO_MCf 54871
#define THDO_PARITY_CHK_ENf 54872
#define THDO_PAR_ERRf 54873
#define THDO_PAR_ERR_ENf 54874
#define THDO_PKT_DPSTf 54875
#define THDO_QENTRY_DROP_MASKf 54876
#define THDO_RDEE_DROP_MASKf 54877
#define THDO_RDEI_DROP_MASKf 54878
#define THDO_RDEQ_DROP_MASKf 54879
#define THDO_RQEE_DROP_MASKf 54880
#define THDO_RQEI_DROP_MASKf 54881
#define THDO_RQEQ_DROP_MASKf 54882
#define THDO_SPIDf 54883
#define THDO_UCf 54884
#define THDU_PARITY_ENf 54885
#define THD_SELf 54886
#define THEf 54887
#define THERMAL_DATAf 54888
#define THERMAL_MON_PWRDWNf 54889
#define THERMAL_MON_RESETf 54890
#define THERMAL_MON_SELf 54891
#define THERMAL_PVTMON0_PEAK_DATA_RST_Lf 54892
#define THERMAL_PVTMON1_PEAK_DATA_RST_Lf 54893
#define THERMAL_PVTMON2_PEAK_DATA_RST_Lf 54894
#define THERMAL_PVTMON3_PEAK_DATA_RST_Lf 54895
#define THEVENIN_75_SELf 54896
#define THGIf 54897
#define THIRDBYTEACCESSf 54898
#define THLENf 54899
#define THRESHf 54900
#define THRESH0f 54901
#define THRESH1f 54902
#define THRESH1_EXPf 54903
#define THRESH1_MANTf 54904
#define THRESH2f 54905
#define THRESH2_EXPf 54906
#define THRESH2_MANTf 54907
#define THRESH3f 54908
#define THRESH3_EXPf 54909
#define THRESH3_MANTf 54910
#define THRESH4_EXPf 54911
#define THRESH4_MANTf 54912
#define THRESH5_EXPf 54913
#define THRESH5_MANTf 54914
#define THRESH6_EXPf 54915
#define THRESH6_MANTf 54916
#define THRESH7_EXPf 54917
#define THRESH7_MANTf 54918
#define THRESHOLDf 54919
#define THRESHOLD0f 54920
#define THRESHOLD1f 54921
#define THRESHOLD2f 54922
#define THRESHOLD3f 54923
#define THRESHOLDHPFHIGHf 54924
#define THRESHOLDHPFLOWf 54925
#define THRESHOLDPEFHIGHf 54926
#define THRESHOLDPEFLOWf 54927
#define THRESHOLDWDFHIGHf 54928
#define THRESHOLDWDFLOWf 54929
#define THRESHOLD_0f 54930
#define THRESHOLD_1f 54931
#define THRESHOLD_10f 54932
#define THRESHOLD_11f 54933
#define THRESHOLD_12f 54934
#define THRESHOLD_13f 54935
#define THRESHOLD_14f 54936
#define THRESHOLD_15f 54937
#define THRESHOLD_16f 54938
#define THRESHOLD_17f 54939
#define THRESHOLD_18f 54940
#define THRESHOLD_19f 54941
#define THRESHOLD_2f 54942
#define THRESHOLD_20f 54943
#define THRESHOLD_21f 54944
#define THRESHOLD_22f 54945
#define THRESHOLD_23f 54946
#define THRESHOLD_24f 54947
#define THRESHOLD_25f 54948
#define THRESHOLD_26f 54949
#define THRESHOLD_27f 54950
#define THRESHOLD_28f 54951
#define THRESHOLD_29f 54952
#define THRESHOLD_3f 54953
#define THRESHOLD_30f 54954
#define THRESHOLD_31f 54955
#define THRESHOLD_32f 54956
#define THRESHOLD_33f 54957
#define THRESHOLD_34f 54958
#define THRESHOLD_35f 54959
#define THRESHOLD_36f 54960
#define THRESHOLD_37f 54961
#define THRESHOLD_38f 54962
#define THRESHOLD_39f 54963
#define THRESHOLD_4f 54964
#define THRESHOLD_40f 54965
#define THRESHOLD_41f 54966
#define THRESHOLD_42f 54967
#define THRESHOLD_43f 54968
#define THRESHOLD_44f 54969
#define THRESHOLD_45f 54970
#define THRESHOLD_46f 54971
#define THRESHOLD_47f 54972
#define THRESHOLD_48f 54973
#define THRESHOLD_49f 54974
#define THRESHOLD_5f 54975
#define THRESHOLD_50f 54976
#define THRESHOLD_51f 54977
#define THRESHOLD_52f 54978
#define THRESHOLD_53f 54979
#define THRESHOLD_54f 54980
#define THRESHOLD_55f 54981
#define THRESHOLD_56f 54982
#define THRESHOLD_57f 54983
#define THRESHOLD_58f 54984
#define THRESHOLD_59f 54985
#define THRESHOLD_6f 54986
#define THRESHOLD_60f 54987
#define THRESHOLD_61f 54988
#define THRESHOLD_62f 54989
#define THRESHOLD_63f 54990
#define THRESHOLD_7f 54991
#define THRESHOLD_8f 54992
#define THRESHOLD_9f 54993
#define THRESHOLD_EJECT_ENf 54994
#define THRESHOLD_ERRORf 54995
#define THRESHOLD_ERROR_DISINTf 54996
#define THRESHOLD_HIST_LOADf 54997
#define THRESHOLD_HIST_QSIZEf 54998
#define THRESHOLD_HPF_HIGHf 54999
#define THRESHOLD_HPF_LOWf 55000
#define THRESHOLD_OFFSETf 55001
#define THRESHOLD_PEF_HIGHf 55002
#define THRESHOLD_PEF_LOWf 55003
#define THRESHOLD_VALUEf 55004
#define THRESHOLD_WDF_HIGHf 55005
#define THRESHOLD_WDF_LOWf 55006
#define THRESH_Af 55007
#define THRESH_Bf 55008
#define THRESH_Cf 55009
#define THRESH_PROFILE_0f 55010
#define THRESH_PROFILE_1f 55011
#define THRESH_PROFILE_2f 55012
#define THRESH_PROFILE_3f 55013
#define THROTDENOMf 55014
#define THROTNUMf 55015
#define THROTNUMERf 55016
#define THROTTLEf 55017
#define THROTTLE_RX_FIFOf 55018
#define THROTTLE_VALUEf 55019
#define THROT_DENOMf 55020
#define THROT_NUMf 55021
#define THUMB2f 55022
#define TICKf 55023
#define TICK_CYCLESf 55024
#define TICK_MODE_SELf 55025
#define TICK_PERIOD_TOO_SMALLf 55026
#define TICK_SCALINGf 55027
#define TICK_SELf 55028
#define TICK_THRESHOLDf 55029
#define TICK_TIME_ENf 55030
#define TIM0_INTR1f 55031
#define TIM0_INTR2f 55032
#define TIM1_INTR1f 55033
#define TIM1_INTR2f 55034
#define TIMECOUNTCONFIGf 55035
#define TIMEINNORMf 55036
#define TIMEINNORMVALIDf 55037
#define TIMEINSLOWf 55038
#define TIMEINSLOWVALIDf 55039
#define TIMEMARGINf 55040
#define TIMEOUTf 55041
#define TIMEOUTREGf 55042
#define TIMEOUT_COUNTf 55043
#define TIMEOUT_COUNTER_ENABLEf 55044
#define TIMEOUT_DLYf 55045
#define TIMEOUT_ENABLEf 55046
#define TIMEOUT_ERRf 55047
#define TIMEOUT_ERRORf 55048
#define TIMEOUT_EXPONENTf 55049
#define TIMEOUT_INTERRUPTf 55050
#define TIMEOUT_REGf 55051
#define TIMEOUT_RESETf 55052
#define TIMEOUT_VALf 55053
#define TIMEOUT_VALUEf 55054
#define TIMERf 55055
#define TIMER1BGLOADf 55056
#define TIMER1LOADf 55057
#define TIMER1MISf 55058
#define TIMER1RISf 55059
#define TIMER1VALUEf 55060
#define TIMER2BGLOADf 55061
#define TIMER2LOADf 55062
#define TIMER2MISf 55063
#define TIMER2RISf 55064
#define TIMER2VALUEf 55065
#define TIMERCONFIGf 55066
#define TIMERENf 55067
#define TIMERMODEf 55068
#define TIMEROUTMASKf 55069
#define TIMERPCELLID0f 55070
#define TIMERPCELLID1f 55071
#define TIMERPCELLID2f 55072
#define TIMERPCELLID3f 55073
#define TIMERPREf 55074
#define TIMERSIZEf 55075
#define TIMER_0_RST_OVERRIDEf 55076
#define TIMER_1_RST_OVERRIDEf 55077
#define TIMER_CONFIGf 55078
#define TIMER_COUNTERf 55079
#define TIMER_DELAYf 55080
#define TIMER_ENf 55081
#define TIMER_ENABLEf 55082
#define TIMER_EN_Gf 55083
#define TIMER_EXPIRED_FIFO_CORRECTED_ERRORf 55084
#define TIMER_EXPIRED_FIFO_CORRECTED_ERROR_DISINTf 55085
#define TIMER_EXPIRED_FIFO_ENABLE_ECCf 55086
#define TIMER_EXPIRED_FIFO_FORCE_ERRORf 55087
#define TIMER_EXPIRED_FIFO_TMf 55088
#define TIMER_EXPIRED_FIFO_UNCORRECTED_ERRORf 55089
#define TIMER_EXPIRED_FIFO_UNCORRECTED_ERROR_DISINTf 55090
#define TIMER_MODEf 55091
#define TIMER_MODE64f 55092
#define TIMER_VALUEf 55093
#define TIMESCALEf 55094
#define TIMESLOTf 55095
#define TIMESTAMPf 55096
#define TIMESTAMPINGf 55097
#define TIMESTAMPING_ERRORf 55098
#define TIMESTAMPING_MODEf 55099
#define TIMESTAMPS_DMBf 55100
#define TIMESTAMP_47_31f 55101
#define TIMESTAMP_47_32f 55102
#define TIMESTAMP_BAR_DISf 55103
#define TIMESTAMP_CNT_ENf 55104
#define TIMESTAMP_ENf 55105
#define TIMESTAMP_FORMATf 55106
#define TIMESTAMP_PACKETf 55107
#define TIMESTAMP_PAGE_BITSf 55108
#define TIMESTAMP_RESET_Nf 55109
#define TIMESTAMP_TYPEf 55110
#define TIMESTAMP_VALIDf 55111
#define TIMESTAMP_VAL_MODE_SELf 55112
#define TIMESYNC_ATTRIBUTESf 55113
#define TIMESYNC_INTRf 55114
#define TIMESYNC_MODEf 55115
#define TIMESYNC_TIMERf 55116
#define TIME_0f 55117
#define TIME_1f 55118
#define TIME_2f 55119
#define TIME_3f 55120
#define TIME_CAPTURE_COMPLETEf 55121
#define TIME_CAPTURE_COMPLETE_CLRf 55122
#define TIME_CAPTURE_ENABLEf 55123
#define TIME_CAPTURE_MODEf 55124
#define TIME_CODE_ENABLEf 55125
#define TIME_COUNT_CONFIGf 55126
#define TIME_DOMAIN0f 55127
#define TIME_DOMAIN1f 55128
#define TIME_DOMAIN2f 55129
#define TIME_DOMAIN3f 55130
#define TIME_DOMAIN_SELf 55131
#define TIME_IN_NORMf 55132
#define TIME_IN_NORM_VALIDf 55133
#define TIME_IN_SLOWf 55134
#define TIME_IN_SLOW_VALIDf 55135
#define TIME_SCALEf 55136
#define TIME_SINCE_LAST_OPT_REQf 55137
#define TIME_STAMPf 55138
#define TIME_STAMP_FIFO_INITIATE_PAR_ERRf 55139
#define TIME_STAMP_FIFO_PARITY_ERR_MASKf 55140
#define TIME_STAMP_FIFO_WATER_MARKf 55141
#define TIME_STAMP_RX_ENf 55142
#define TIME_STAMP_TX_ENf 55143
#define TIME_STAMP_UPD_DISf 55144
#define TIME_SYNCf 55145
#define TIME_SYNC_PACKET_DROPf 55146
#define TIME_SYNC_PLL_STATUSf 55147
#define TIME_SYNC_RESETf 55148
#define TIME_TICKf 55149
#define TIME_VALf 55150
#define TIMINT1f 55151
#define TIMINT2f 55152
#define TINIT_F0f 55153
#define TINIT_F1f 55154
#define TIP4MSECf 55155
#define TIP6MSECf 55156
#define TIPD4f 55157
#define TIPD6f 55158
#define TIPMCD4f 55159
#define TIPMCD6f 55160
#define TK_DISABLE_ECC0f 55161
#define TK_DISABLE_ECC1f 55162
#define TK_DISABLE_ECC2f 55163
#define TK_DISABLE_ECC3f 55164
#define TK_DISABLE_ECC4f 55165
#define TK_DISABLE_ECC5f 55166
#define TK_DISABLE_ECC6f 55167
#define TK_DISABLE_ECC7f 55168
#define TK_ECC_CORRUPT0f 55169
#define TK_ECC_CORRUPT1f 55170
#define TK_ECC_CORRUPT2f 55171
#define TK_ECC_CORRUPT3f 55172
#define TK_ECC_CORRUPT4f 55173
#define TK_ECC_CORRUPT5f 55174
#define TK_ECC_CORRUPT6f 55175
#define TK_ECC_CORRUPT7f 55176
#define TK_TMf 55177
#define TL2MCDf 55178
#define TL2_MTUf 55179
#define TLENG_MEM_INITIATE_PAR_ERRf 55180
#define TLENG_MEM_PARITY_ERR_MASKf 55181
#define TMf 55182
#define TM0f 55183
#define TM1f 55184
#define TM2f 55185
#define TM3f 55186
#define TM4f 55187
#define TMAf 55188
#define TMAXf 55189
#define TMAXEXCEEDED0f 55190
#define TMAXEXCEEDED1f 55191
#define TMAXEXCEEDED2f 55192
#define TMA_RESET_Nf 55193
#define TMA_SOFT_RESET_Nf 55194
#define TMBf 55195
#define TMB_RESET_Nf 55196
#define TMB_SOFT_RESET_Nf 55197
#define TMCMDf 55198
#define TMC_LSB_PAR_ERROR_INITf 55199
#define TMC_MSB_PAR_ERROR_INITf 55200
#define TMC_PAR_ERRORf 55201
#define TMC_PAR_ERROR_MASKf 55202
#define TMDOMAINf 55203
#define TMDSf 55204
#define TMEM_ECC_ERRf 55205
#define TME_ONLYf 55206
#define TMINf 55207
#define TMIRRf 55208
#define TMODEf 55209
#define TMODID_GRT_31f 55210
#define TMOD_F0f 55211
#define TMOD_F1f 55212
#define TMON_MEM_INITIATE_PAR_ERRf 55213
#define TMON_MEM_PARITY_ERR_MASKf 55214
#define TMRf 55215
#define TMRAWPORTLEARNDISABLEf 55216
#define TMRDTMODf 55217
#define TMRD_F0f 55218
#define TMRD_F1f 55219
#define TMR_TM0f 55220
#define TMR_TM1f 55221
#define TMSf 55222
#define TMSECf 55223
#define TMUf 55224
#define TMU_UPDATEf 55225
#define TMW0f 55226
#define TMW0_HIf 55227
#define TMW0_LOf 55228
#define TMW1f 55229
#define TMW1_HIf 55230
#define TMW1_LOf 55231
#define TMW2f 55232
#define TMW2_HIf 55233
#define TMW2_LOf 55234
#define TMW3f 55235
#define TMW3_HIf 55236
#define TMW3_LOf 55237
#define TMW4f 55238
#define TMW4_HIf 55239
#define TMW4_LOf 55240
#define TMW5f 55241
#define TMW5_HIf 55242
#define TMW5_LOf 55243
#define TMXf 55244
#define TMYf 55245
#define TM_0f 55246
#define TM_1f 55247
#define TM_10f 55248
#define TM_11f 55249
#define TM_12f 55250
#define TM_13f 55251
#define TM_14f 55252
#define TM_15f 55253
#define TM_1Kf 55254
#define TM_2f 55255
#define TM_3f 55256
#define TM_3Kf 55257
#define TM_4f 55258
#define TM_5f 55259
#define TM_6f 55260
#define TM_7f 55261
#define TM_8f 55262
#define TM_9f 55263
#define TM_Af 55264
#define TM_ACTION_IS_SNOOPf 55265
#define TM_AGING_MASK_TBL_PIPE0f 55266
#define TM_AGING_MASK_TBL_PIPE1f 55267
#define TM_Bf 55268
#define TM_BMf 55269
#define TM_CFIFO0f 55270
#define TM_CFIFO1f 55271
#define TM_CI_RD_PARITY_FLIPf 55272
#define TM_CNG_MAPf 55273
#define TM_COSPCPf 55274
#define TM_CTRf 55275
#define TM_CTR_DDPf 55276
#define TM_DEFIP_HITf 55277
#define TM_DESCPf 55278
#define TM_DOMAINf 55279
#define TM_DSCP_TABLEf 55280
#define TM_EGR_MASKf 55281
#define TM_EXPf 55282
#define TM_EXP_DDPf 55283
#define TM_FDLSTf 55284
#define TM_FLNKf 55285
#define TM_FORWARDING_OFFSET_INDEX_MAPPINGf 55286
#define TM_FPLSTf 55287
#define TM_FP_PORT_FIELD_SELECTf 55288
#define TM_FP_UDFf 55289
#define TM_ING_L3_NEXT_HOPf 55290
#define TM_INITIAL_ING_L3_NEXT_HOPf 55291
#define TM_INITIAL_L3_ECMPf 55292
#define TM_L2MCf 55293
#define TM_L2_ENTRYf 55294
#define TM_L2_HITf 55295
#define TM_L2_USER_ENTRYf 55296
#define TM_L2_USER_ENTRY_DATAf 55297
#define TM_L3MCf 55298
#define TM_L3_DEFIPf 55299
#define TM_L3_DEFIP_DATAf 55300
#define TM_L3_ECMPf 55301
#define TM_L3_ENTRYf 55302
#define TM_L3_HITf 55303
#define TM_L3_INTFf 55304
#define TM_MBf 55305
#define TM_MBXf 55306
#define TM_MBYf 55307
#define TM_MEM0f 55308
#define TM_MEM1f 55309
#define TM_MEM2f 55310
#define TM_MPRFf 55311
#define TM_NEXT_HOPf 55312
#define TM_OR_CPU_EEDB_FILTER_ENABLEf 55313
#define TM_PDf 55314
#define TM_PLNKf 55315
#define TM_POINTER_MASKf 55316
#define TM_PRCPf 55317
#define TM_PRI_CNGf 55318
#define TM_PROTOCOL_DATAf 55319
#define TM_RDf 55320
#define TM_RD_DISINTf 55321
#define TM_RELEASE_FIFOf 55322
#define TM_REPL_HEAD_TBL_PIPE0f 55323
#define TM_REPL_HEAD_TBL_PIPE1f 55324
#define TM_REPL_LIST_TBL_PIPE0f 55325
#define TM_REPL_LIST_TBL_PIPE1f 55326
#define TM_REPL_STATE_TBL_PIPE0f 55327
#define TM_REPL_STATE_TBL_PIPE1f 55328
#define TM_SRC_TRUNKf 55329
#define TM_STACKf 55330
#define TM_SUBNET_DATAf 55331
#define TM_VLANf 55332
#define TM_VLAN_MACf 55333
#define TM_VLAN_STGf 55334
#define TM_VLAN_SUBNET_CAMf 55335
#define TM_VLAN_XLATE_CAMf 55336
#define TM_VXLT_CAMf 55337
#define TM_VXLT_DATAf 55338
#define TM_WRf 55339
#define TM_WR_DISINTf 55340
#define TM_XLATE_DATAf 55341
#define TM_X_S1f 55342
#define TM_X_S2f 55343
#define TM_X_S3f 55344
#define TM_Y_S1f 55345
#define TM_Y_S2f 55346
#define TM_Y_S3f 55347
#define TOCPU_TRUNCATION_SIZEf 55348
#define TODTH_RDf 55349
#define TODTH_WRf 55350
#define TODTL_2CMD_F0f 55351
#define TODTL_2CMD_F1f 55352
#define TOD_1588_LAST_VALUEf 55353
#define TOD_COMMAND_ADDRESSf 55354
#define TOD_COMMAND_OP_CODEf 55355
#define TOD_COMMAND_RD_DATAf 55356
#define TOD_COMMAND_TRIGGERf 55357
#define TOD_COMMAND_WR_DATAf 55358
#define TOD_MODEf 55359
#define TOD_NTP_LAST_VALUEf 55360
#define TOD_SYNC_ENABLEf 55361
#define TOKENCOUNTf 55362
#define TOKEN_COUNTf 55363
#define TOPf 55364
#define TOPOFSTACKf 55365
#define TOPOLOGY_IDf 55366
#define TOPPKTQCAT0f 55367
#define TOPPKTQCAT1f 55368
#define TOPPKTQCAT2f 55369
#define TOP_AXP_RST_Lf 55370
#define TOP_BROAD_SYNC0_PLL_LOCKf 55371
#define TOP_BROAD_SYNC1_PLL_LOCKf 55372
#define TOP_BROAD_SYNC_PLL_LOCKf 55373
#define TOP_BROAD_SYNC_PLL_LOCK_LOSTf 55374
#define TOP_BS0_PLL_POST_RST_Lf 55375
#define TOP_BS0_PLL_RST_Lf 55376
#define TOP_BS1_PLL_POST_RST_Lf 55377
#define TOP_BS1_PLL_RST_Lf 55378
#define TOP_BS_PLL0_POST_RST_Lf 55379
#define TOP_BS_PLL0_RST_Lf 55380
#define TOP_BS_PLL1_POST_RST_Lf 55381
#define TOP_BS_PLL1_RST_Lf 55382
#define TOP_BS_PLL_POST_RST_Lf 55383
#define TOP_BS_PLL_RST_Lf 55384
#define TOP_CES_PLL_LOCKf 55385
#define TOP_CES_PLL_LOCK_LOSTf 55386
#define TOP_CES_PLL_POST_RST_Lf 55387
#define TOP_CES_PLL_RST_Lf 55388
#define TOP_CES_RST_Lf 55389
#define TOP_CLP0_RST_Lf 55390
#define TOP_CLP1_RST_Lf 55391
#define TOP_CLP2_RST_Lf 55392
#define TOP_CLP3_RST_Lf 55393
#define TOP_CLP4_RST_Lf 55394
#define TOP_CLP5_RST_Lf 55395
#define TOP_CLP6_RST_Lf 55396
#define TOP_CLP7_RST_Lf 55397
#define TOP_CONTROLf 55398
#define TOP_CORE_PLL_LOCKf 55399
#define TOP_CORE_PLL_LOCK_LOSTf 55400
#define TOP_DDR3_PLL_POST_RST_Lf 55401
#define TOP_DDR3_PLL_RST_Lf 55402
#define TOP_DDR_PLL0_POST_RST_Lf 55403
#define TOP_DDR_PLL0_RST_Lf 55404
#define TOP_EP_RST_Lf 55405
#define TOP_ETU_RST_Lf 55406
#define TOP_GP0_RST_Lf 55407
#define TOP_GP1_RST_Lf 55408
#define TOP_GP2_RST_Lf 55409
#define TOP_IP_RST_Lf 55410
#define TOP_ISM_RST_Lf 55411
#define TOP_LCPLL_SOFT_RESETf 55412
#define TOP_MMU_RST_Lf 55413
#define TOP_MXQ0_HOTSWAP_RST_Lf 55414
#define TOP_MXQ0_RST_Lf 55415
#define TOP_MXQ10_HOTSWAP_RST_Lf 55416
#define TOP_MXQ10_RST_Lf 55417
#define TOP_MXQ1_HOTSWAP_RST_Lf 55418
#define TOP_MXQ1_RST_Lf 55419
#define TOP_MXQ2_HOTSWAP_RST_Lf 55420
#define TOP_MXQ2_RST_Lf 55421
#define TOP_MXQ3_HOTSWAP_RST_Lf 55422
#define TOP_MXQ3_RST_Lf 55423
#define TOP_MXQ4_HOTSWAP_RST_Lf 55424
#define TOP_MXQ4_RST_Lf 55425
#define TOP_MXQ5_HOTSWAP_RST_Lf 55426
#define TOP_MXQ5_RST_Lf 55427
#define TOP_MXQ6_HOTSWAP_RST_Lf 55428
#define TOP_MXQ6_RST_Lf 55429
#define TOP_MXQ7_HOTSWAP_RST_Lf 55430
#define TOP_MXQ7_RST_Lf 55431
#define TOP_MXQ8_HOTSWAP_RST_Lf 55432
#define TOP_MXQ8_RST_Lf 55433
#define TOP_MXQ9_HOTSWAP_RST_Lf 55434
#define TOP_MXQ9_RST_Lf 55435
#define TOP_NS_RST_Lf 55436
#define TOP_OOBFC0_RST_Lf 55437
#define TOP_OOBFC1_RST_Lf 55438
#define TOP_PKT_Q_CAT_0f 55439
#define TOP_PKT_Q_CAT_1f 55440
#define TOP_PKT_Q_CAT_2f 55441
#define TOP_QGPHY_RST_Lf 55442
#define TOP_QSGMII2X0_FIFO_RST_Lf 55443
#define TOP_QSGMII2X0_RST_Lf 55444
#define TOP_QSGMII2X1_FIFO_RST_Lf 55445
#define TOP_QSGMII2X1_RST_Lf 55446
#define TOP_QSGMII2X2_FIFO_RST_Lf 55447
#define TOP_QSGMII2X2_RST_Lf 55448
#define TOP_SPARE_RST_Lf 55449
#define TOP_STATUSf 55450
#define TOP_TAP_CTRLf 55451
#define TOP_TAP_SELf 55452
#define TOP_TEMP_MON_PEAK_RST_Lf 55453
#define TOP_TIME_SYNC_PLL_LOCKf 55454
#define TOP_TIME_SYNC_PLL_LOCK_LOSTf 55455
#define TOP_TO_CORE_PLL_LOADf 55456
#define TOP_TS_PLL_POST_RST_Lf 55457
#define TOP_TS_PLL_RST_Lf 55458
#define TOP_TS_RST_Lf 55459
#define TOP_XG0_PLL_POST_RST_Lf 55460
#define TOP_XG0_PLL_RST_Lf 55461
#define TOP_XG1_PLL_POST_RST_Lf 55462
#define TOP_XG1_PLL_RST_Lf 55463
#define TOP_XGPLL0_LOCKf 55464
#define TOP_XGPLL1_LOCKf 55465
#define TOP_XGPLL_LOCKf 55466
#define TOP_XG_PLL0_POST_RST_Lf 55467
#define TOP_XG_PLL0_RST_Lf 55468
#define TOP_XG_PLL1_POST_RST_Lf 55469
#define TOP_XG_PLL1_RST_Lf 55470
#define TOP_XG_PLL2_POST_RST_Lf 55471
#define TOP_XG_PLL2_RST_Lf 55472
#define TOP_XG_PLL3_POST_RST_Lf 55473
#define TOP_XG_PLL3_RST_Lf 55474
#define TOP_XLP0_RST_Lf 55475
#define TOP_XLP1_RST_Lf 55476
#define TOP_XTP0_RST_Lf 55477
#define TOP_XTP1_RST_Lf 55478
#define TOP_XTP2_RST_Lf 55479
#define TOP_XTP3_RST_Lf 55480
#define TOP_XWP0_RST_Lf 55481
#define TOP_XWP1_RST_Lf 55482
#define TOP_XWP2_RST_Lf 55483
#define TOQ0_CELLHDR_ERRf 55484
#define TOQ0_CELLHDR_PAR_ERRf 55485
#define TOQ0_CELLHDR_PAR_ERR_ENf 55486
#define TOQ0_CELLLINK_ERRf 55487
#define TOQ0_CELLLINK_PAR_ERRf 55488
#define TOQ0_CELLLINK_PAR_ERR_ENf 55489
#define TOQ0_CPQLINK_PAR_ERRf 55490
#define TOQ0_CPQLINK_PAR_ERR_ENf 55491
#define TOQ0_IPMC_MC_FIFO_PAR_ERRf 55492
#define TOQ0_IPMC_MC_FIFO_PAR_ERR_ENf 55493
#define TOQ0_IPMC_TBL_PAR_ERRf 55494
#define TOQ0_IPMC_TBL_PAR_ERR_ENf 55495
#define TOQ0_PKTHDR1_ERRf 55496
#define TOQ0_PKTHDR1_PAR_ERRf 55497
#define TOQ0_PKTHDR1_PAR_ERR_ENf 55498
#define TOQ0_PKTLINK_ERRf 55499
#define TOQ0_PKTLINK_PAR_ERRf 55500
#define TOQ0_PKTLINK_PAR_ERR_ENf 55501
#define TOQ0_UCQ_RP_PAR_ERRf 55502
#define TOQ0_UCQ_RP_PAR_ERR_ENf 55503
#define TOQ0_UCQ_WP_PAR_ERRf 55504
#define TOQ0_UCQ_WP_PAR_ERR_ENf 55505
#define TOQ0_VLAN_TBL_PAR_ERRf 55506
#define TOQ0_VLAN_TBL_PAR_ERR_ENf 55507
#define TOQ1_CELLHDR_ERRf 55508
#define TOQ1_CELLHDR_PAR_ERRf 55509
#define TOQ1_CELLHDR_PAR_ERR_ENf 55510
#define TOQ1_CELLLINK_ERRf 55511
#define TOQ1_CELLLINK_PAR_ERRf 55512
#define TOQ1_CELLLINK_PAR_ERR_ENf 55513
#define TOQ1_IPMC_TBL_PAR_ERRf 55514
#define TOQ1_IPMC_TBL_PAR_ERR_ENf 55515
#define TOQ1_PKTHDR1_ERRf 55516
#define TOQ1_PKTHDR1_PAR_ERRf 55517
#define TOQ1_PKTHDR1_PAR_ERR_ENf 55518
#define TOQ1_PKTLINK_ERRf 55519
#define TOQ1_PKTLINK_PAR_ERRf 55520
#define TOQ1_PKTLINK_PAR_ERR_ENf 55521
#define TOQ1_VLAN_TBL_PAR_ERRf 55522
#define TOQ1_VLAN_TBL_PAR_ERR_ENf 55523
#define TOQ_CELLLINK_PAR_ERRf 55524
#define TOQ_CELLLINK_PAR_ERR_ENf 55525
#define TOQ_CREDIT_INITIALIZATION_COMPLETEf 55526
#define TOQ_ERRORf 55527
#define TOQ_ERROR1_DISINTf 55528
#define TOQ_ERROR1_ERRORf 55529
#define TOQ_ERROR2f 55530
#define TOQ_ERROR2_DISINTf 55531
#define TOQ_ERROR_DISINTf 55532
#define TOQ_INTRf 55533
#define TOQ_INTR_DISINTf 55534
#define TOQ_MATCHING_PKT_DONEf 55535
#define TOQ_MC_FIFO_PAR_ERRf 55536
#define TOQ_MC_FIFO_PAR_ERR_ENf 55537
#define TOQ_PARITY_CHK_ENf 55538
#define TOQ_PARITY_ENf 55539
#define TOQ_PKTLINK_PAR_ERRf 55540
#define TOQ_PKTLINK_PAR_ERR_ENf 55541
#define TOQ_REPL_HEAD_TBL_PAR_ERRf 55542
#define TOQ_REPL_HEAD_TBL_PAR_ERR_ENf 55543
#define TOQ_STATE_CORRECTED_ERRORf 55544
#define TOQ_STATE_CORRECTED_ERROR_DISINTf 55545
#define TOQ_STATE_ENABLE_ECCf 55546
#define TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf 55547
#define TOQ_STATE_LOWER_127_64_DCMf 55548
#define TOQ_STATE_LOWER_63_0_DCMf 55549
#define TOQ_STATE_TMf 55550
#define TOQ_STATE_UNCORRECTED_ERRORf 55551
#define TOQ_STATE_UNCORRECTED_ERROR_DISINTf 55552
#define TOQ_STATE_UPPER_127_64_DCMf 55553
#define TOQ_STATE_UPPER_63_0_DCMf 55554
#define TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERRORf 55555
#define TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERRORf 55556
#define TOQ_UC_QDB_PAR_ERRf 55557
#define TOQ_UC_QDB_PAR_ERR_ENf 55558
#define TOQ_WAMULINK_PAR_ERRf 55559
#define TOQ_WAMULINK_PAR_ERR_ENf 55560
#define TOS_2_COS_INITIATE_PAR_ERRf 55561
#define TOS_2_COS_PARITY_ERR_MASKf 55562
#define TOS_FNf 55563
#define TOS_FN_PARITY_ENf 55564
#define TOS_FN_PAR_ERRf 55565
#define TOS_FN_PMf 55566
#define TOS_FN_TMf 55567
#define TOTALAVAILDESCf 55568
#define TOTALCELLSCOUNTERf 55569
#define TOTALCELLSCOUNTEROVFf 55570
#define TOTALCPNPKTSTHf 55571
#define TOTALCPNWRDSTHf 55572
#define TOTALCPUCPPKTSf 55573
#define TOTALDESCf 55574
#define TOTALDESCMCHf 55575
#define TOTALDESCMCLf 55576
#define TOTALDESCUCHf 55577
#define TOTALDESCUCLf 55578
#define TOTALDSCSf 55579
#define TOTALDVCFCBUFSf 55580
#define TOTALDVCFCDSCSf 55581
#define TOTALDVCFCSCHBUFSf 55582
#define TOTALDVCFCSCHDSCSf 55583
#define TOTALDVCFCSCHWRDSf 55584
#define TOTALDVCFCWRDSf 55585
#define TOTALDYNCELLLIMITf 55586
#define TOTALDYNCELLRESETLIMITf 55587
#define TOTALDYNCELLRESETLIMITSELf 55588
#define TOTALDYNCELLSETLIMITf 55589
#define TOTALDYNCELLUSEDf 55590
#define TOTALNIFACH0CPPKTSf 55591
#define TOTALNIFACH1CPPKTSf 55592
#define TOTALNIFACH2CPPKTSf 55593
#define TOTALNIFACH3CPPKTSf 55594
#define TOTALNIFACH4CPPKTSf 55595
#define TOTALNIFACH5CPPKTSf 55596
#define TOTALNIFACH6CPPKTSf 55597
#define TOTALNIFACH7CPPKTSf 55598
#define TOTALNIFBCH0CPPKTSf 55599
#define TOTALNIFBCH1CPPKTSf 55600
#define TOTALNIFBCH2CPPKTSf 55601
#define TOTALNIFBCH3CPPKTSf 55602
#define TOTALNIFBCH4CPPKTSf 55603
#define TOTALNIFBCH5CPPKTSf 55604
#define TOTALNIFBCH6CPPKTSf 55605
#define TOTALNIFBCH7CPPKTSf 55606
#define TOTALRCYCPPKTSf 55607
#define TOTALSCHBUFSf 55608
#define TOTALSCHDESCf 55609
#define TOTALSCHPKTSf 55610
#define TOTALSCHWRDSf 55611
#define TOTALUSCBUFSf 55612
#define TOTALUSCDESCf 55613
#define TOTALUSCPKTSf 55614
#define TOTALUSCWRDSf 55615
#define TOTAL_ALLOCATED_HI_WATERMARKf 55616
#define TOTAL_BUFFER_COUNTf 55617
#define TOTAL_BUFFER_LIMITf 55618
#define TOTAL_BUFFER_LIMIT_REDf 55619
#define TOTAL_BUFFER_LIMIT_YELLOWf 55620
#define TOTAL_BUFF_DROP_HYSTERESIS_DE1f 55621
#define TOTAL_BUFF_DROP_HYSTERESIS_DE2f 55622
#define TOTAL_BUFF_DROP_HYSTERESIS_MAXf 55623
#define TOTAL_BUFF_DROP_THRESH_DE1f 55624
#define TOTAL_BUFF_DROP_THRESH_DE2f 55625
#define TOTAL_BUFF_HYSTERESIS_DELTAf 55626
#define TOTAL_BUFF_MAX_PAGESf 55627
#define TOTAL_BUFF_MAX_PAGES_DELTAf 55628
#define TOTAL_BUFF_PAGES_ALLOCATEDf 55629
#define TOTAL_BYTES_MATCHEDf 55630
#define TOTAL_CELLS_CNTf 55631
#define TOTAL_CELLS_CNT_OVERFLOWf 55632
#define TOTAL_CELLS_COUNTERf 55633
#define TOTAL_CELLS_COUNTER_OVFf 55634
#define TOTAL_COUNTf 55635
#define TOTAL_DB_CNTf 55636
#define TOTAL_DB_CNT_MAX_VALf 55637
#define TOTAL_DB_FC_THf 55638
#define TOTAL_DB_THf 55639
#define TOTAL_IN_CELL_CNT_Af 55640
#define TOTAL_IN_CELL_CNT_AOf 55641
#define TOTAL_IN_CELL_CNT_Bf 55642
#define TOTAL_IN_CELL_CNT_BOf 55643
#define TOTAL_IN_CELL_CNT_Cf 55644
#define TOTAL_IN_CELL_CNT_COf 55645
#define TOTAL_IN_CELL_CNT_Df 55646
#define TOTAL_IN_CELL_CNT_DOf 55647
#define TOTAL_LIMIT_STATEf 55648
#define TOTAL_NUM_CWORDSf 55649
#define TOTAL_NUM_RSPf 55650
#define TOTAL_PD_CNTf 55651
#define TOTAL_PD_CNT_MAX_VALf 55652
#define TOTAL_PD_FC_THf 55653
#define TOTAL_PD_THf 55654
#define TOTAL_RESERVED_PAGES_DELTAf 55655
#define TOTAL_RESERVE_ALLOCATED_HI_WATERMARKf 55656
#define TOTAL_RESERVE_PAGES_ALLOCATEDf 55657
#define TOTAL_SHARED_AVAIL_THRESHf 55658
#define TOTAL_SHARED_COUNTf 55659
#define TOTAL_SHARED_LIMITf 55660
#define TOTAL_SHIFT_GT_63f 55661
#define TOTAL_SHIFT_GT_63_DISINTf 55662
#define TOTDSCRDBYTECNTf 55663
#define TOTDSCRDBYTECNTOVFf 55664
#define TOTDSCRDPKTCNTf 55665
#define TOTDSCRDPKTCNTOVFf 55666
#define TOTSF_INITIATE_PAR_ERRf 55667
#define TOTSF_PARITY_ERR_MASKf 55668
#define TOT_DSCRD_BYTE_CNTf 55669
#define TOT_DSCRD_BYTE_CNT_OVFf 55670
#define TOT_DSCRD_PKT_CNTf 55671
#define TOT_DSCRD_PKT_CNT_OVFf 55672
#define TOV_TMf 55673
#define TO_ES_REQUESTSf 55674
#define TO_THDO_EMf 55675
#define TO_THDO_IM_CPUf 55676
#define TO_THDO_MCf 55677
#define TP0_FIFO_OVERFLOWf 55678
#define TP0_FIFO_OVERFLOW_DISINTf 55679
#define TP0_FIFO_UNDERFLOWf 55680
#define TP0_FIFO_UNDERFLOW_DISINTf 55681
#define TP1_FIFO_OVERFLOWf 55682
#define TP1_FIFO_OVERFLOW_DISINTf 55683
#define TP1_FIFO_UNDERFLOWf 55684
#define TP1_FIFO_UNDERFLOW_DISINTf 55685
#define TPAUSEf 55686
#define TPDEX_F0f 55687
#define TPDEX_F1f 55688
#define TPIDf 55689
#define TPID0f 55690
#define TPID1f 55691
#define TPID2f 55692
#define TPID3f 55693
#define TPIDPROFILEf 55694
#define TPIDPROFILEMACINMACf 55695
#define TPIDPROFILESYSTEMf 55696
#define TPIDPROFILETRILLf 55697
#define TPID_0f 55698
#define TPID_1f 55699
#define TPID_2f 55700
#define TPID_3f 55701
#define TPID_ENABLEf 55702
#define TPID_ERRORf 55703
#define TPID_ERROR_MASKf 55704
#define TPID_PROFILEf 55705
#define TPID_PROFILE_INNER_INDEXf 55706
#define TPID_PROFILE_INNER_INDEX0f 55707
#define TPID_PROFILE_INNER_INDEX1f 55708
#define TPID_PROFILE_MAC_IN_MACf 55709
#define TPID_PROFILE_OUTER_INDEXf 55710
#define TPID_PROFILE_OUTER_INDEX0f 55711
#define TPID_PROFILE_OUTER_INDEX1f 55712
#define TPID_PROFILE_SYSTEMf 55713
#define TPID_PROFILE_TRILLf 55714
#define TPID_RESULT_INDEXf 55715
#define TPID_RESULT_MI_Mf 55716
#define TPID_RESULT_SIZEf 55717
#define TPID_SELf 55718
#define TPID_SOURCEf 55719
#define TPKTDf 55720
#define TPKTS_MEM_INITIATE_PAR_ERRf 55721
#define TPKTS_MEM_PARITY_ERR_MASKf 55722
#define TPROGf 55723
#define TP_ENf 55724
#define TP_ENABLEf 55725
#define TP_IN_I_7_0f 55726
#define TP_MUX_SEL_If 55727
#define TP_OUTf 55728
#define TP_PHY_SEL_If 55729
#define TP_PORT_SEL_If 55730
#define TQINQf 55731
#define TR3_RAW_RSVDf 55732
#define TRACE_ARMf 55733
#define TRACE_CAPTUREDf 55734
#define TRACE_CTRLf 55735
#define TRACE_CTRL_ENf 55736
#define TRACE_DEQ_EVENTf 55737
#define TRACE_DEQ_EVENT_DISINTf 55738
#define TRACE_ENf 55739
#define TRACE_ENABLEf 55740
#define TRACE_ENQ_EVENTf 55741
#define TRACE_ENQ_EVENT_DISINTf 55742
#define TRACE_ETU_ENABLEf 55743
#define TRACE_LRP_ENABLEf 55744
#define TRACE_RSP_ENABLEf 55745
#define TRACE_THRESHf 55746
#define TRAFFICCLASSf 55747
#define TRAFFICCLASSHPf 55748
#define TRAFFICCLASSMAPPINGf 55749
#define TRAFFICCLASSVALIDf 55750
#define TRAFFIC_CLASSf 55751
#define TRAFFIC_CLASS_0f 55752
#define TRAFFIC_CLASS_1f 55753
#define TRAFFIC_CLASS_2f 55754
#define TRAFFIC_CLASS_3f 55755
#define TRAFFIC_CLASS_HPf 55756
#define TRAFFIC_CLASS_MAPPINGf 55757
#define TRAFFIC_CLASS_VALIDf 55758
#define TRAININGPERIODf 55759
#define TRAINSEQADDRNUMf 55760
#define TRAINSEQUSEPRBSf 55761
#define TRAINTRIGENf 55762
#define TRAIN_TRIGGERf 55763
#define TRANERRCNTf 55764
#define TRANERRCNTOVFf 55765
#define TRANSACTION_COUNTf 55766
#define TRANSFER_ENABLEf 55767
#define TRANSMITERR_INTf 55768
#define TRANSMITERR_INTMASKf 55769
#define TRANSMITING_THRESHOLDf 55770
#define TRANSMIT_ENABLEf 55771
#define TRANSMIT_ERR_INTf 55772
#define TRANSMIT_ERR_INT_MASKf 55773
#define TRANSMIT_PACKET_WITHOUT_CRCf 55774
#define TRANSPARENTP2PACSYSTEMVSIf 55775
#define TRANSPARENTP2PACVSIf 55776
#define TRANSPARENTP2PASDLEARNPREFIXf 55777
#define TRANSPARENTP2PPWESYSTEMVSIf 55778
#define TRANSPARENTP2PPWEVSIf 55779
#define TRANSPARENTP2PSERVICEENABLEf 55780
#define TRANSPARENT_P2P_PWE_VSIf 55781
#define TRANSPORT_BASED_Q_ASSIGNMENTf 55782
#define TRANSPOSEf 55783
#define TRAPALLCNTf 55784
#define TRAPIFACCESSED_Nf 55785
#define TRAP_ALL_CNTf 55786
#define TRAP_ARB_WEIGHTf 55787
#define TRAP_DISABLE_STATE_LEARNINGf 55788
#define TRAP_IF_ACCESSEDf 55789
#define TRAP_N_1731O_MPLSTPf 55790
#define TRAP_N_1731O_PWEf 55791
#define TRAP_N_6374_DMf 55792
#define TRAP_N_6374_LMf 55793
#define TRAP_N_BFDO_IPV4f 55794
#define TRAP_N_BFDO_MPLSf 55795
#define TRAP_N_BFDO_PWEf 55796
#define TRAP_N_ETHf 55797
#define TRAS_LOCKOUTf 55798
#define TRAS_MAX_F0f 55799
#define TRAS_MAX_F1f 55800
#define TRAS_MIN_F0f 55801
#define TRAS_MIN_F1f 55802
#define TRCf 55803
#define TRCD_F0f 55804
#define TRCD_F1f 55805
#define TRC_COST_WEIGHTf 55806
#define TRC_F0f 55807
#define TRC_F1f 55808
#define TRDTWRf 55809
#define TREADf 55810
#define TREAD_ENBf 55811
#define TREAT_ALL_PKTS_AS_TCPf 55812
#define TREAT_PKTPRI_AS_DOT1Pf 55813
#define TREAT_PPD2_AS_KNOWN_PPDf 55814
#define TREFIf 55815
#define TREF_COST_WEIGHTf 55816
#define TREF_ENABLEf 55817
#define TREF_F0f 55818
#define TREF_F1f 55819
#define TREF_HOLDOFFf 55820
#define TREF_INTERVALf 55821
#define TREHf 55822
#define TREX2_COUNTER_MODEf 55823
#define TREX2_DEBUG_ENABLEf 55824
#define TRFCf 55825
#define TRFC_F0f 55826
#define TRFC_F1f 55827
#define TRIGGERf 55828
#define TRIGGERS_MEM_PARITY_ENf 55829
#define TRIGGER_BITMAPf 55830
#define TRIGGER_BST_STAT_TYPEf 55831
#define TRIGGER_EN_0f 55832
#define TRIGGER_EN_1f 55833
#define TRIGGER_EN_2f 55834
#define TRIGGER_EN_3f 55835
#define TRIGGER_EVENTf 55836
#define TRIGGER_MEM_PARITY_ERRf 55837
#define TRIGGER_MEM_PARITY_ERR_INTR_ENABLEf 55838
#define TRIGGER_TYPEf 55839
#define TRIGINEN0f 55840
#define TRIGINEN1f 55841
#define TRIGINEN2f 55842
#define TRIGINEN3f 55843
#define TRIGINEN4f 55844
#define TRIGINEN5f 55845
#define TRIGINEN6f 55846
#define TRIGINEN7f 55847
#define TRIGINSTATUSf 55848
#define TRIGOUTEN0f 55849
#define TRIGOUTEN1f 55850
#define TRIGOUTEN2f 55851
#define TRIGOUTEN3f 55852
#define TRIGOUTEN4f 55853
#define TRIGOUTEN5f 55854
#define TRIGOUTEN6f 55855
#define TRIGOUTEN7f 55856
#define TRIGOUTSTATUSf 55857
#define TRILL__CLASS_IDf 55858
#define TRILL__CNTAG_DELETE_PRI_BITMAPf 55859
#define TRILL__DATAf 55860
#define TRILL__DATA_0f 55861
#define TRILL__DATA_1f 55862
#define TRILL__DECAP_TRILL_TUNNELf 55863
#define TRILL__DELETE_VNTAGf 55864
#define TRILL__DISABLE_VLAN_CHECKf 55865
#define TRILL__DISABLE_VP_PRUNINGf 55866
#define TRILL__DST_COPY_TO_CPUf 55867
#define TRILL__ECMPf 55868
#define TRILL__ECMP_PTRf 55869
#define TRILL__EGRESS_RBRIDGE_NICKNAMEf 55870
#define TRILL__EN_EFILTERf 55871
#define TRILL__EXPECTED_MODULE_IDf 55872
#define TRILL__EXPECTED_PORT_NUMf 55873
#define TRILL__EXPECTED_Tf 55874
#define TRILL__EXPECTED_TGIDf 55875
#define TRILL__FLEX_CTR_BASE_COUNTER_IDXf 55876
#define TRILL__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 55877
#define TRILL__FLEX_CTR_OFFSET_MODEf 55878
#define TRILL__FLEX_CTR_POOL_NUMBERf 55879
#define TRILL__FLEX_CTR_POOL_NUMBER_RESERVEDf 55880
#define TRILL__HASH_LSBf 55881
#define TRILL__HOPCOUNTf 55882
#define TRILL__INGRESS_RBRIDGE_NICKNAMEf 55883
#define TRILL__KEYf 55884
#define TRILL__KEY_0f 55885
#define TRILL__L3MC_INDEXf 55886
#define TRILL__L3MC_INDEX_RESERVEDf 55887
#define TRILL__MCAST_DST_DISCARDf 55888
#define TRILL__MTU_ENABLEf 55889
#define TRILL__MTU_VALUEf 55890
#define TRILL__NEXT_HOP_INDEXf 55891
#define TRILL__NEXT_HOP_INDEX_RESERVEDf 55892
#define TRILL__PHB_FROM_OUTER_L2_HEADERf 55893
#define TRILL__RBRIDGE_NICKNAMEf 55894
#define TRILL__RESERVED_0f 55895
#define TRILL__RESERVED_1f 55896
#define TRILL__RESERVED_104_42f 55897
#define TRILL__RESERVED_104_43f 55898
#define TRILL__RESERVED_104_95f 55899
#define TRILL__RESERVED_209_131f 55900
#define TRILL__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 55901
#define TRILL__RSVD_FLEX_CTR_POOL_NUMBERf 55902
#define TRILL__RSVD_L3MC_INDEXf 55903
#define TRILL__RSVD_NEXT_HOP_INDEXf 55904
#define TRILL__RSVD_VIRTUAL_PORTf 55905
#define TRILL__SRC_COPY_TO_CPUf 55906
#define TRILL__SRC_DISCARDf 55907
#define TRILL__TREE_IDf 55908
#define TRILL__UCAST_DST_DISCARDf 55909
#define TRILL__VIRTUAL_PORTf 55910
#define TRILL__VLAN_MEMBERSHIP_PROFILEf 55911
#define TRILLCHBHFWDf 55912
#define TRILLCHBHSNPf 55913
#define TRILLCITEFWDf 55914
#define TRILLCITESNPf 55915
#define TRILLDEFAULTVIDf 55916
#define TRILLDEFAULTVSIf 55917
#define TRILLILLEGELINNERMCFWDf 55918
#define TRILLILLEGELINNERMCSNPf 55919
#define TRILLINVALIDTTLFWDf 55920
#define TRILLINVALIDTTLSNPf 55921
#define TRILLNICKNAMEf 55922
#define TRILLNOREVERSEFECFWDf 55923
#define TRILLNOREVERSEFECSNPf 55924
#define TRILLOPCNTf 55925
#define TRILLSAMEINTERFACEDISCARDf 55926
#define TRILLTTLZERODISCARDf 55927
#define TRILLVERSIONFWDf 55928
#define TRILLVERSIONSNPf 55929
#define TRILLVSIFROMOUTERETHf 55930
#define TRILL_0_ACTION_DROPf 55931
#define TRILL_0_ACTION_Mf 55932
#define TRILL_0_ACTION_MY_NICK_INDEXf 55933
#define TRILL_0_ACTION_NEXT_OUTLIFf 55934
#define TRILL_0_ACTION_NEXT_OUTLIF_VALIDf 55935
#define TRILL_0_ACTION_NICKf 55936
#define TRILL_0_ACTION_OAM_LIF_SETf 55937
#define TRILL_0_ENTRY_FORMATf 55938
#define TRILL_0_ENTRY_RESERVEDf 55939
#define TRILL_1_ACTION_DROPf 55940
#define TRILL_1_ACTION_Mf 55941
#define TRILL_1_ACTION_NEXT_OUTLIFf 55942
#define TRILL_1_ACTION_NEXT_OUTLIF_VALIDf 55943
#define TRILL_1_ACTION_NICKf 55944
#define TRILL_1_ACTION_OAM_LIF_SETf 55945
#define TRILL_1_ENTRY_FORMATf 55946
#define TRILL_ACCESS_RECEIVERS_PRESENTf 55947
#define TRILL_ADJACENCY_FAIL_DROPf 55948
#define TRILL_ADJACENCY_MODEf 55949
#define TRILL_ADJACENTf 55950
#define TRILL_ALL_ESADI_PARSE_MODEf 55951
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESSf 55952
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESS_ENABLEf 55953
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESSf 55954
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESS_ENABLEf 55955
#define TRILL_ALL_RBRIDGES_MAC_ADDRESSf 55956
#define TRILL_ALL_RBRIDGES_MAC_ADDRESS_ENABLEf 55957
#define TRILL_CHBH_FWDf 55958
#define TRILL_CHBH_SNPf 55959
#define TRILL_CITE_FWDf 55960
#define TRILL_CITE_SNPf 55961
#define TRILL_DEFAULT_VSIf 55962
#define TRILL_DISABLE_BRIDGE_IF_DESIGNATED_VLAN_FWDf 55963
#define TRILL_DISABLE_BRIDGE_IF_DESIGNATED_VLAN_SNPf 55964
#define TRILL_DOMAIN_NONUC_REPL_INDEXf 55965
#define TRILL_EEI_MSBf 55966
#define TRILL_ENABLEf 55967
#define TRILL_ENTRY_FORMATf 55968
#define TRILL_ERROR_DROPSf 55969
#define TRILL_ERROR_FRAMES_TOCPUf 55970
#define TRILL_ETHERTYPEf 55971
#define TRILL_ETHERTYPE_ENABLEf 55972
#define TRILL_HDR_VERSION_NON_ZERO_DROPf 55973
#define TRILL_HEADER_WITHOUT_VLAN_TAGf 55974
#define TRILL_HEADER_WITH_VLAN_TAGf 55975
#define TRILL_HOPCOUNT_CHECK_FAIL_DROPSf 55976
#define TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf 55977
#define TRILL_HOP_CNTf 55978
#define TRILL_ILLEGEL_INNER_MC_FWDf 55979
#define TRILL_ILLEGEL_INNER_MC_SNPf 55980
#define TRILL_INVALID_TTL_FWDf 55981
#define TRILL_INVALID_TTL_SNPf 55982
#define TRILL_L2_IS_IS_ETHERTYPEf 55983
#define TRILL_L2_IS_IS_ETHERTYPE_ENABLEf 55984
#define TRILL_L2_IS_IS_PARSE_MODEf 55985
#define TRILL_LEARN_DATA_PREFIXf 55986
#define TRILL_MCf 55987
#define TRILL_MC_MASKf 55988
#define TRILL_NETWORK_RECEIVERS_PRESENTf 55989
#define TRILL_NICKNAMEf 55990
#define TRILL_NONUC_ACCESS__ASSOCIATED_DATAf 55991
#define TRILL_NONUC_ACCESS__CLASS_IDf 55992
#define TRILL_NONUC_ACCESS__CPUf 55993
#define TRILL_NONUC_ACCESS__DATAf 55994
#define TRILL_NONUC_ACCESS__DEST_TYPEf 55995
#define TRILL_NONUC_ACCESS__DST_DISCARDf 55996
#define TRILL_NONUC_ACCESS__KEYf 55997
#define TRILL_NONUC_ACCESS__L3MC_PTRf 55998
#define TRILL_NONUC_ACCESS__MAC_ADDRf 55999
#define TRILL_NONUC_ACCESS__MAC_BLOCK_INDEXf 56000
#define TRILL_NONUC_ACCESS__PENDINGf 56001
#define TRILL_NONUC_ACCESS__PRIf 56002
#define TRILL_NONUC_ACCESS__RPEf 56003
#define TRILL_NONUC_ACCESS__SCPf 56004
#define TRILL_NONUC_ACCESS__SRC_DISCARDf 56005
#define TRILL_NONUC_ACCESS__STATIC_BITf 56006
#define TRILL_NONUC_ACCESS__VLAN_IDf 56007
#define TRILL_NONUC_NETWORK_LONG__ASSOCIATED_DATAf 56008
#define TRILL_NONUC_NETWORK_LONG__DATAf 56009
#define TRILL_NONUC_NETWORK_LONG__DATA_Af 56010
#define TRILL_NONUC_NETWORK_LONG__DATA_Bf 56011
#define TRILL_NONUC_NETWORK_LONG__DEST_TYPEf 56012
#define TRILL_NONUC_NETWORK_LONG__HASH_LSBf 56013
#define TRILL_NONUC_NETWORK_LONG__KEYf 56014
#define TRILL_NONUC_NETWORK_LONG__L3MC_INDEXf 56015
#define TRILL_NONUC_NETWORK_LONG__L3MC_INDEX_RESERVEDf 56016
#define TRILL_NONUC_NETWORK_LONG__MAC_ADDRESSf 56017
#define TRILL_NONUC_NETWORK_LONG__RESERVED_0f 56018
#define TRILL_NONUC_NETWORK_LONG__RESERVED_1f 56019
#define TRILL_NONUC_NETWORK_LONG__RESERVED_102_85f 56020
#define TRILL_NONUC_NETWORK_LONG__RESERVED_88_70f 56021
#define TRILL_NONUC_NETWORK_LONG__RSVD_L3MC_INDEXf 56022
#define TRILL_NONUC_NETWORK_LONG__STATIC_BITf 56023
#define TRILL_NONUC_NETWORK_LONG__TREE_IDf 56024
#define TRILL_NONUC_NETWORK_LONG__TRILL_ACCESS_RECEIVERS_PRESENTf 56025
#define TRILL_NONUC_NETWORK_LONG__VLAN_IDf 56026
#define TRILL_NONUC_NETWORK_SHORT__ASSOCIATED_DATAf 56027
#define TRILL_NONUC_NETWORK_SHORT__DATAf 56028
#define TRILL_NONUC_NETWORK_SHORT__DATA_Af 56029
#define TRILL_NONUC_NETWORK_SHORT__DATA_Bf 56030
#define TRILL_NONUC_NETWORK_SHORT__DEST_TYPEf 56031
#define TRILL_NONUC_NETWORK_SHORT__HASH_LSBf 56032
#define TRILL_NONUC_NETWORK_SHORT__KEYf 56033
#define TRILL_NONUC_NETWORK_SHORT__L3MC_INDEXf 56034
#define TRILL_NONUC_NETWORK_SHORT__L3MC_INDEX_RESERVEDf 56035
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_0f 56036
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_1f 56037
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_102_37f 56038
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_2f 56039
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_88_22f 56040
#define TRILL_NONUC_NETWORK_SHORT__RSVD_L3MC_INDEXf 56041
#define TRILL_NONUC_NETWORK_SHORT__STATIC_BITf 56042
#define TRILL_NONUC_NETWORK_SHORT__TREE_IDf 56043
#define TRILL_NONUC_NETWORK_SHORT__TRILL_ACCESS_RECEIVERS_PRESENTf 56044
#define TRILL_NONUC_NETWORK_SHORT__VLAN_IDf 56045
#define TRILL_NOP_VLAN_EDIT_COMMANDf 56046
#define TRILL_NO_ADJACENT_FWDf 56047
#define TRILL_NO_ADJACENT_SNPf 56048
#define TRILL_NO_REVERSE_FEC_FWDf 56049
#define TRILL_NO_REVERSE_FEC_SNPf 56050
#define TRILL_OPTIONS_TOCPUf 56051
#define TRILL_OUT_LIF_BRIDGEf 56052
#define TRILL_PAYLOAD_HASH_SELECT_Af 56053
#define TRILL_PAYLOAD_HASH_SELECT_Bf 56054
#define TRILL_PAYLOAD_L2_BITMAP_Af 56055
#define TRILL_PAYLOAD_L2_BITMAP_Bf 56056
#define TRILL_PAYLOAD_L3_BITMAP_Af 56057
#define TRILL_PAYLOAD_L3_BITMAP_Bf 56058
#define TRILL_PKT_DROPf 56059
#define TRILL_RBRIDGE_LOOKUP_MISS_DROPSf 56060
#define TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf 56061
#define TRILL_RBRIDGE_NICKNAME_INDEXf 56062
#define TRILL_RPF_CHECK_FAIL_DROPSf 56063
#define TRILL_RPF_CHECK_FAIL_TOCPUf 56064
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PAR_ERRf 56065
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PAR_ERRf 56066
#define TRILL_RX_PKTS_PAR_ERRf 56067
#define TRILL_SAME_INTERFACE_INTf 56068
#define TRILL_SAME_INTERFACE_INT_MASKf 56069
#define TRILL_SKIP_ETHERNETf 56070
#define TRILL_TERMINATION_ALLOWEDf 56071
#define TRILL_TOCPUf 56072
#define TRILL_TRANSIT_IGMP_MLD_PAYLOAD_TO_CPUf 56073
#define TRILL_TRANSIT_MTU_CHECK_ENHANCEDf 56074
#define TRILL_TREE_PROFILE_PTRf 56075
#define TRILL_TTL_ZERO_INTf 56076
#define TRILL_TTL_ZERO_INT_MASKf 56077
#define TRILL_TUNNEL_BITMAP_Af 56078
#define TRILL_TUNNEL_BITMAP_Bf 56079
#define TRILL_TUNNEL_HASH_SELECT_Af 56080
#define TRILL_TUNNEL_HASH_SELECT_Bf 56081
#define TRILL_UNEXPECTED_FRAMES_TOCPUf 56082
#define TRILL_VERSION_FWDf 56083
#define TRILL_VERSION_SNPf 56084
#define TRIMAC_RESETf 56085
#define TRIPLE_VLAN_ENABLEf 56086
#define TRNSEQADDf 56087
#define TRNSEQADDVALf 56088
#define TRPf 56089
#define TRP_AB_F0f 56090
#define TRP_AB_F1f 56091
#define TRP_F0f 56092
#define TRP_F1f 56093
#define TRP_READf 56094
#define TRP_WRITEf 56095
#define TRRDf 56096
#define TRRD_F0f 56097
#define TRRD_F1f 56098
#define TRSTf 56099
#define TRSTBf 56100
#define TRST_PWRONf 56101
#define TRTP_F0f 56102
#define TRTP_F1f 56103
#define TRTWf 56104
#define TRUNCATEf 56105
#define TRUNCATE_CPU_COPYf 56106
#define TRUNK0_OVER_IPMCf 56107
#define TRUNK0_OVER_MCf 56108
#define TRUNK0_OVER_UCf 56109
#define TRUNK0_OVER_VIDf 56110
#define TRUNK1_OVER_IPMCf 56111
#define TRUNK1_OVER_MCf 56112
#define TRUNK1_OVER_UCf 56113
#define TRUNK1_OVER_VIDf 56114
#define TRUNK2_OVER_IPMCf 56115
#define TRUNK2_OVER_MCf 56116
#define TRUNK2_OVER_UCf 56117
#define TRUNK2_OVER_VIDf 56118
#define TRUNK3_OVER_IPMCf 56119
#define TRUNK3_OVER_MCf 56120
#define TRUNK3_OVER_UCf 56121
#define TRUNK3_OVER_VIDf 56122
#define TRUNKENf 56123
#define TRUNKS128f 56124
#define TRUNK_BITMAPf 56125
#define TRUNK_BITMAP_CORRECTED_ERRORf 56126
#define TRUNK_BITMAP_CORRECTED_ERROR_DISINTf 56127
#define TRUNK_BITMAP_ENABLE_ECCf 56128
#define TRUNK_BITMAP_FORCE_UNCORRECTABLE_ERRORf 56129
#define TRUNK_BITMAP_HIf 56130
#define TRUNK_BITMAP_INITf 56131
#define TRUNK_BITMAP_INIT_DONEf 56132
#define TRUNK_BITMAP_LOf 56133
#define TRUNK_BITMAP_PAR_ERRf 56134
#define TRUNK_BITMAP_PDAf 56135
#define TRUNK_BITMAP_PMf 56136
#define TRUNK_BITMAP_TABLE_PARITY_ENf 56137
#define TRUNK_BITMAP_TMf 56138
#define TRUNK_BITMAP_UNCORRECTED_ERRORf 56139
#define TRUNK_BITMAP_UNCORRECTED_ERROR_DISINTf 56140
#define TRUNK_BITMAP_W0f 56141
#define TRUNK_BITMAP_W1f 56142
#define TRUNK_BITMAP_W2f 56143
#define TRUNK_BITMAP_WWf 56144
#define TRUNK_BLOCK_MASKf 56145
#define TRUNK_BLOCK_MASK_PAR_ENf 56146
#define TRUNK_BLOCK_MASK_PDAf 56147
#define TRUNK_BLOCK_MASK_TMf 56148
#define TRUNK_CBL_PMf 56149
#define TRUNK_CBL_TABLE_PARITY_ENf 56150
#define TRUNK_CBL_TMf 56151
#define TRUNK_CFG_VALf 56152
#define TRUNK_EGRESS_MASKf 56153
#define TRUNK_EGRESS_MASK_HIf 56154
#define TRUNK_EGRESS_MASK_LOf 56155
#define TRUNK_EGR_MASK_PAR_ERRf 56156
#define TRUNK_EGR_MASK_TMf 56157
#define TRUNK_EGR_MASK_WWf 56158
#define TRUNK_GROUP_BITMAPf 56159
#define TRUNK_GROUP_BITMAP_PAR_ENf 56160
#define TRUNK_GROUP_BITMAP_PDAf 56161
#define TRUNK_GROUP_BITMAP_TMf 56162
#define TRUNK_GROUP_PARITY_ENf 56163
#define TRUNK_GROUP_PAR_ERRf 56164
#define TRUNK_GROUP_PMf 56165
#define TRUNK_GROUP_SW_TMf 56166
#define TRUNK_GROUP_TMf 56167
#define TRUNK_GROUP_WWf 56168
#define TRUNK_MEMBER_PARITY_ENf 56169
#define TRUNK_MEMBER_PAR_ERRf 56170
#define TRUNK_MEMBER_PMf 56171
#define TRUNK_MEMBER_TMf 56172
#define TRUNK_MODIDf 56173
#define TRUNK_POOL_SIZEf 56174
#define TRUST_DOT1Pf 56175
#define TRUST_DOT1P_PTRf 56176
#define TRUST_DSCPf 56177
#define TRUST_DSCP_PTRf 56178
#define TRUST_DSCP_V4f 56179
#define TRUST_DSCP_V6f 56180
#define TRUST_INCOMING_VIDf 56181
#define TRUST_OUTER_DOT1Pf 56182
#define TRUST_OUTER_DOT1P_PTRf 56183
#define TR_EN_CTRL_1f 56184
#define TR_EN_CTRL_2f 56185
#define TR_EN_EVENTf 56186
#define TR_EN_START_STOP_RESOURCE_CTRLf 56187
#define TR_FUNCTIONf 56188
#define TR_RESOURCE_Af 56189
#define TR_RESOURCE_Bf 56190
#define TSf 56191
#define TSCCLK_ENf 56192
#define TSCLINKUP_Af 56193
#define TSCLINKUP_Bf 56194
#define TSC_0_AFE_PLL_LOCKf 56195
#define TSC_0_CLKf 56196
#define TSC_0_CLK_XLMAC1f 56197
#define TSC_0_CLK_XLMAC2f 56198
#define TSC_0_DISABLEf 56199
#define TSC_0_RCVRD_CLK_LOCKf 56200
#define TSC_10_AFE_PLL_LOCKf 56201
#define TSC_10_DISABLEf 56202
#define TSC_10_RCVRD_CLK_LOCKf 56203
#define TSC_11_AFE_PLL_LOCKf 56204
#define TSC_11_DISABLEf 56205
#define TSC_11_RCVRD_CLK_LOCKf 56206
#define TSC_12_AFE_PLL_LOCKf 56207
#define TSC_12_DISABLEf 56208
#define TSC_12_RCVRD_CLK_LOCKf 56209
#define TSC_13_AFE_PLL_LOCKf 56210
#define TSC_13_DISABLEf 56211
#define TSC_13_RCVRD_CLK_LOCKf 56212
#define TSC_14_AFE_PLL_LOCKf 56213
#define TSC_14_DISABLEf 56214
#define TSC_14_RCVRD_CLK_LOCKf 56215
#define TSC_15_AFE_PLL_LOCKf 56216
#define TSC_15_DISABLEf 56217
#define TSC_15_RCVRD_CLK_LOCKf 56218
#define TSC_16_AFE_PLL_LOCKf 56219
#define TSC_16_DISABLEf 56220
#define TSC_16_RCVRD_CLK_LOCKf 56221
#define TSC_17_AFE_PLL_LOCKf 56222
#define TSC_17_DISABLEf 56223
#define TSC_17_RCVRD_CLK_LOCKf 56224
#define TSC_18_AFE_PLL_LOCKf 56225
#define TSC_18_DISABLEf 56226
#define TSC_18_RCVRD_CLK_LOCKf 56227
#define TSC_19_AFE_PLL_LOCKf 56228
#define TSC_19_DISABLEf 56229
#define TSC_19_RCVRD_CLK_LOCKf 56230
#define TSC_1_AFE_PLL_LOCKf 56231
#define TSC_1_CLKf 56232
#define TSC_1_CLK_XLMAC1f 56233
#define TSC_1_CLK_XLMAC2f 56234
#define TSC_1_DISABLEf 56235
#define TSC_1_RCVRD_CLK_LOCKf 56236
#define TSC_20_AFE_PLL_LOCKf 56237
#define TSC_20_DISABLEf 56238
#define TSC_20_RCVRD_CLK_LOCKf 56239
#define TSC_21_AFE_PLL_LOCKf 56240
#define TSC_21_DISABLEf 56241
#define TSC_21_RCVRD_CLK_LOCKf 56242
#define TSC_22_AFE_PLL_LOCKf 56243
#define TSC_22_DISABLEf 56244
#define TSC_22_RCVRD_CLK_LOCKf 56245
#define TSC_23_AFE_PLL_LOCKf 56246
#define TSC_23_DISABLEf 56247
#define TSC_23_RCVRD_CLK_LOCKf 56248
#define TSC_24_AFE_PLL_LOCKf 56249
#define TSC_24_DISABLEf 56250
#define TSC_24_RCVRD_CLK_LOCKf 56251
#define TSC_25_AFE_PLL_LOCKf 56252
#define TSC_25_DISABLEf 56253
#define TSC_25_RCVRD_CLK_LOCKf 56254
#define TSC_26_AFE_PLL_LOCKf 56255
#define TSC_26_DISABLEf 56256
#define TSC_26_RCVRD_CLK_LOCKf 56257
#define TSC_27_AFE_PLL_LOCKf 56258
#define TSC_27_DISABLEf 56259
#define TSC_27_RCVRD_CLK_LOCKf 56260
#define TSC_28_AFE_PLL_LOCKf 56261
#define TSC_28_DISABLEf 56262
#define TSC_28_RCVRD_CLK_LOCKf 56263
#define TSC_29_AFE_PLL_LOCKf 56264
#define TSC_29_DISABLEf 56265
#define TSC_29_RCVRD_CLK_LOCKf 56266
#define TSC_2_AFE_PLL_LOCKf 56267
#define TSC_2_CLKf 56268
#define TSC_2_CLK_XLMAC1f 56269
#define TSC_2_CLK_XLMAC2f 56270
#define TSC_2_DISABLEf 56271
#define TSC_2_RCVRD_CLK_LOCKf 56272
#define TSC_30_AFE_PLL_LOCKf 56273
#define TSC_30_DISABLEf 56274
#define TSC_30_RCVRD_CLK_LOCKf 56275
#define TSC_31_AFE_PLL_LOCKf 56276
#define TSC_31_DISABLEf 56277
#define TSC_31_RCVRD_CLK_LOCKf 56278
#define TSC_3_AFE_PLL_LOCKf 56279
#define TSC_3_CLKf 56280
#define TSC_3_CLK_XLMAC1f 56281
#define TSC_3_CLK_XLMAC2f 56282
#define TSC_3_DISABLEf 56283
#define TSC_3_RCVRD_CLK_LOCKf 56284
#define TSC_4_AFE_PLL_LOCKf 56285
#define TSC_4_DISABLEf 56286
#define TSC_4_RCVRD_CLK_LOCKf 56287
#define TSC_5_AFE_PLL_LOCKf 56288
#define TSC_5_DISABLEf 56289
#define TSC_5_RCVRD_CLK_LOCKf 56290
#define TSC_6_AFE_PLL_LOCKf 56291
#define TSC_6_DISABLEf 56292
#define TSC_6_RCVRD_CLK_LOCKf 56293
#define TSC_7_AFE_PLL_LOCKf 56294
#define TSC_7_DISABLEf 56295
#define TSC_7_RCVRD_CLK_LOCKf 56296
#define TSC_8_AFE_PLL_LOCKf 56297
#define TSC_8_DISABLEf 56298
#define TSC_8_RCVRD_CLK_LOCKf 56299
#define TSC_9_AFE_PLL_LOCKf 56300
#define TSC_9_DISABLEf 56301
#define TSC_9_RCVRD_CLK_LOCKf 56302
#define TSC_CLK_CMACf 56303
#define TSC_STATUSf 56304
#define TSIPLf 56305
#define TSLOTS_IN_EPOCH_COUNTERf 56306
#define TSLOTS_IN_PREV_EPOCHf 56307
#define TSMEM_INITIATE_PAR_ERRf 56308
#define TSMEM_PARITY_ERR_MASKf 56309
#define TSTAGf 56310
#define TSTAG_MASKf 56311
#define TSTAG_VALUEf 56312
#define TSTGDf 56313
#define TSTMODEENf 56314
#define TSTMUXf 56315
#define TSTS_SEQ_IDf 56316
#define TSTS_VALIDf 56317
#define TST_0_LBM_1f 56318
#define TST_ARB_WEIGHTf 56319
#define TST_INV_CRC_DATAf 56320
#define TST_INV_CRC_RESf 56321
#define TST_LBM_DISCARD_PKT_CNTf 56322
#define TST_LBM_FIFO_CNTf 56323
#define TST_LBM_GEN_ENf 56324
#define TST_LBM_PACKET_HEADERf 56325
#define TST_LBM_PACKET_HEADER_NUM_OF_BYTESf 56326
#define TST_LBM_PERIODf 56327
#define TST_LBM_PE_KEYf 56328
#define TST_LBM_PKT_CNTf 56329
#define TST_LBM_RSTf 56330
#define TST_LBM_THRESHOLDf 56331
#define TST_LBM_TLV_LENf 56332
#define TST_LBM_TLV_PATTERN_TYPEf 56333
#define TST_LBM_TLV_TYPEf 56334
#define TST_N_ERR_CNTf 56335
#define TST_N_LOST_SYNCf 56336
#define TST_N_RX_EDS_PRBS_SELf 56337
#define TST_N_SYNCEDf 56338
#define TST_N_TX_EDS_PRBS_SELf 56339
#define TST_PRBS_USE_XNORf 56340
#define TST_RST_CRC_F_1Z0f 56341
#define TS_ADJUSTf 56342
#define TS_ADJUST_DEMUX_DELAY_0f 56343
#define TS_ADJUST_DEMUX_DELAY_1f 56344
#define TS_ADJUST_DEMUX_DELAY_2f 56345
#define TS_ADJUST_DEMUX_DELAY_3f 56346
#define TS_BIT_CLK_SELf 56347
#define TS_BOND_OVERRIDEf 56348
#define TS_BURST_SIZEf 56349
#define TS_ENTRY_VALIDf 56350
#define TS_EVENT_BLOCK_IF_IN_CTXTf 56351
#define TS_FUNCTIONf 56352
#define TS_FWD_ACTIONf 56353
#define TS_HDR_PARITY_ERR_Af 56354
#define TS_HDR_PARITY_ERR_A_DINSTf 56355
#define TS_HDR_PARITY_ERR_Bf 56356
#define TS_HDR_PARITY_ERR_B_DINSTf 56357
#define TS_HEADER_ENf 56358
#define TS_HOLD_MODEf 56359
#define TS_LENGTHf 56360
#define TS_MSG_BITMAPf 56361
#define TS_NUMf 56362
#define TS_OSTS_ADJUSTf 56363
#define TS_OSTS_ADJUST_CONVERSION_DELAYf 56364
#define TS_PKTf 56365
#define TS_PKT_TO_CPUf 56366
#define TS_PLL_BYPf 56367
#define TS_PLL_CLK_IN_SELf 56368
#define TS_PLL_CTRLf 56369
#define TS_PLL_LOCKEDf 56370
#define TS_PLL_LOCKED_LOSTf 56371
#define TS_PLL_REFCLK_SELf 56372
#define TS_PLL_STAT_OUTf 56373
#define TS_QS_PRI_THROTTLE_HALT_ENf 56374
#define TS_RESOURCE_Af 56375
#define TS_RESOURCE_Bf 56376
#define TS_TAG_Af 56377
#define TS_TAG_Bf 56378
#define TS_TAG_MASK_Af 56379
#define TS_TAG_MASK_Bf 56380
#define TS_TAG_PARITY_ENf 56381
#define TS_TEST_CNTf 56382
#define TS_TIMER_31_0_VALUEf 56383
#define TS_TIMER_47_32_VALUEf 56384
#define TS_TIMER_OVERRIDEf 56385
#define TS_TREX2_DEBUG_ENABLEf 56386
#define TS_TSTS_ADJUSTf 56387
#define TS_USE_CS_OFFSETf 56388
#define TTLf 56389
#define TTLDECREMENTENABLEf 56390
#define TTLEARNENABLEf 56391
#define TTLSCOPEf 56392
#define TTLSCOPEDISCARDf 56393
#define TTLTUNNELDISABLEf 56394
#define TTL_DECREMENT_ENABLEf 56395
#define TTL_DROPf 56396
#define TTL_DROP_CPU_COSf 56397
#define TTL_DROP_TOCPUf 56398
#define TTL_EXP_LABEL_INDEXf 56399
#define TTL_FN_PARITY_ENf 56400
#define TTL_FN_PAR_ERRf 56401
#define TTL_FN_PMf 56402
#define TTL_FN_TMf 56403
#define TTL_HLIMITf 56404
#define TTL_PROFILEf 56405
#define TTL_RANGE_CHECK_ENABLEf 56406
#define TTL_RANGE_VALf 56407
#define TTL_SCOPEf 56408
#define TTL_SCOPE_INITIATE_PAR_ERRf 56409
#define TTL_SCOPE_INTf 56410
#define TTL_SCOPE_INT_MASKf 56411
#define TTL_SCOPE_PARITY_ERR_MASKf 56412
#define TTL_THRESHOLDf 56413
#define TTNLf 56414
#define TTNLEf 56415
#define TTTLDf 56416
#define TTYPE_MEM_INITIATE_PAR_ERRf 56417
#define TTYPE_MEM_PARITY_ERR_MASKf 56418
#define TT_FORWARDING_STRENGTHf 56419
#define TT_LEARN_ENABLEf 56420
#define TT_LIF_BANK_CONTENTIONf 56421
#define TT_LIF_BANK_CONTENTION_MASKf 56422
#define TT_LOOKUP_0_FOUNDf 56423
#define TT_LOOKUP_0_FOUND_MASKf 56424
#define TT_LOOKUP_0_RESULTf 56425
#define TT_LOOKUP_1_FOUNDf 56426
#define TT_LOOKUP_1_FOUND_MASKf 56427
#define TT_LOOKUP_1_RESULTf 56428
#define TT_PROCESSING_PROFILEf 56429
#define TT_PROCESSING_PROFILE_MASKf 56430
#define TUNNELf 56431
#define TUNNEL_AND_LOOPBACK_TYPEf 56432
#define TUNNEL_CFIf 56433
#define TUNNEL_CLASS_IDf 56434
#define TUNNEL_CPU_COSf 56435
#define TUNNEL_DATAf 56436
#define TUNNEL_DECAP_TYPEf 56437
#define TUNNEL_ECC_ENf 56438
#define TUNNEL_ENCRYPTf 56439
#define TUNNEL_ERR_TOCPUf 56440
#define TUNNEL_HITf 56441
#define TUNNEL_IDf 56442
#define TUNNEL_INDEXf 56443
#define TUNNEL_IPV4_DIP_MASKf 56444
#define TUNNEL_IPV4_SIP_MASKf 56445
#define TUNNEL_IPV6_DIP_MASKf 56446
#define TUNNEL_IPV6_SIP_MASKf 56447
#define TUNNEL_IS_MPLSf 56448
#define TUNNEL_MASKf 56449
#define TUNNEL_PDAf 56450
#define TUNNEL_PRIf 56451
#define TUNNEL_SNAP_DROPf 56452
#define TUNNEL_TMf 56453
#define TUNNEL_TOCPUf 56454
#define TUNNEL_TPIDf 56455
#define TUNNEL_TPID_INDEXf 56456
#define TUNNEL_TYPEf 56457
#define TUNNEL_URPF_DEFAULTROUTECHECKf 56458
#define TUNNEL_URPF_MODEf 56459
#define TUNNEL_VLANf 56460
#define TUNNEL_VLAN_IDf 56461
#define TUNNEL_VRF_IDf 56462
#define TUNNEL_VRF_OVERRIDEf 56463
#define TVLANf 56464
#define TVLANDf 56465
#define TVXLTMDf 56466
#define TWBf 56467
#define TWHf 56468
#define TWHRf 56469
#define TWICE_NATf 56470
#define TWLf 56471
#define TWOADDRMODEf 56472
#define TWO_ADDR_MODEf 56473
#define TWO_MISSING_PKTf 56474
#define TWO_PAGESf 56475
#define TWO_PLANE_READ_STATUS_OPCODEf 56476
#define TWO_S1S_IN_S0f 56477
#define TWPf 56478
#define TWRf 56479
#define TWRTRDf 56480
#define TWR_COST_WEIGHTf 56481
#define TWR_F0f 56482
#define TWR_F1f 56483
#define TWTRf 56484
#define TWTR_F0f 56485
#define TWTR_F1f 56486
#define TX0_ACTf 56487
#define TX1_ACTf 56488
#define TX2_ACTf 56489
#define TX3_ACTf 56490
#define TXACTf 56491
#define TXACTIVEf 56492
#define TXALIGNERRESETf 56493
#define TXALNROVFINTf 56494
#define TXALNROVFINTMASKf 56495
#define TXALTCRCMODEf 56496
#define TXARB_STRICT_MODEf 56497
#define TXARDS_F0f 56498
#define TXARDS_F1f 56499
#define TXARD_F0f 56500
#define TXARD_F1f 56501
#define TXBCTCHPOSITIONf 56502
#define TXBCTOVRDBTf 56503
#define TXBCTOVRDBTVALUEf 56504
#define TXBCTOVRDCHf 56505
#define TXBCTOVRDCHVALUEf 56506
#define TXBCTOVRDCRCf 56507
#define TXBCTOVRDCRCVALUEf 56508
#define TXBCTOVRDLLFCf 56509
#define TXBCTOVRDLLFCVALUEf 56510
#define TXBCTSIZEf 56511
#define TXCALLENf 56512
#define TXCALMf 56513
#define TXCELLCNTNf 56514
#define TXCELLCNTNOVFf 56515
#define TXCHANNELNUMf 56516
#define TXCNTCFGf 56517
#define TXCOSNUMf 56518
#define TXCOUNTBURSTSf 56519
#define TXCRC24MODEf 56520
#define TXCRCINSERTENf 56521
#define TXC_DRNGf 56522
#define TXD10G_FIFO_RSTBf 56523
#define TXD10G_FIFO_RSTB_DXGXS1f 56524
#define TXD1G_FIFO_RSTBf 56525
#define TXDSCRMONEBERRFIXEDf 56526
#define TXDSCRMONEBERRFIXEDMASKf 56527
#define TXDSCRMTWOBERRf 56528
#define TXDSCRMTWOBERRMASKf 56529
#define TXDSCRM_ECC__NB_ERR_MASKf 56530
#define TXD_10_G_FIFO_RST_Bf 56531
#define TXD_1_G_FIFO_RST_Bf 56532
#define TXEMPTYf 56533
#define TXENf 56534
#define TXEN0f 56535
#define TXEPORTNUMf 56536
#define TXEXTRADELAYRDf 56537
#define TXEXTRADELAYWRf 56538
#define TXFCTRESETf 56539
#define TXFIFO0f 56540
#define TXFIFO0_ERRf 56541
#define TXFIFO0_MEMf 56542
#define TXFIFO0_MEM_ERRf 56543
#define TXFIFO1f 56544
#define TXFIFO1_ERRf 56545
#define TXFIFO1_MEMf 56546
#define TXFIFO1_MEM_ERRf 56547
#define TXFIFO2f 56548
#define TXFIFO2_ERRf 56549
#define TXFIFO2_MEMf 56550
#define TXFIFO2_MEM_ERRf 56551
#define TXFIFO3f 56552
#define TXFIFO3_ERRf 56553
#define TXFIFOOVERFLOWINTf 56554
#define TXFIFOOVERFLOWINTMASKf 56555
#define TXFIFO_0_MEMf 56556
#define TXFIFO_0_MEM_ERRf 56557
#define TXFIFO_1_MEMf 56558
#define TXFIFO_1_MEM_ERRf 56559
#define TXFIFO_2_MEMf 56560
#define TXFIFO_2_MEM_ERRf 56561
#define TXFIFO_ECC_ENf 56562
#define TXFIFO_ERRf 56563
#define TXFIFO_EVEN_CORRECTED_ERRORf 56564
#define TXFIFO_EVEN_CORRECTED_ERROR_DINSTf 56565
#define TXFIFO_EVEN_ECC_ERROR_ADDRESSf 56566
#define TXFIFO_EVEN_ENABLE_ECCf 56567
#define TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERRORf 56568
#define TXFIFO_EVEN_TMf 56569
#define TXFIFO_EVEN_UNCORRECTED_ERRORf 56570
#define TXFIFO_EVEN_UNCORRECTED_ERROR_DINSTf 56571
#define TXFIFO_MEMf 56572
#define TXFIFO_MEM0_TMf 56573
#define TXFIFO_MEM1_TMf 56574
#define TXFIFO_MEM_ENf 56575
#define TXFIFO_MEM_ERRf 56576
#define TXFIFO_ODD_CORRECTED_ERRORf 56577
#define TXFIFO_ODD_CORRECTED_ERROR_DINSTf 56578
#define TXFIFO_ODD_ECC_ERROR_ADDRESSf 56579
#define TXFIFO_ODD_ENABLE_ECCf 56580
#define TXFIFO_ODD_FORCE_UNCORRECTABLE_ERRORf 56581
#define TXFIFO_ODD_TMf 56582
#define TXFIFO_ODD_UNCORRECTED_ERRORf 56583
#define TXFIFO_ODD_UNCORRECTED_ERROR_DINSTf 56584
#define TXFIFO_OVERRUNf 56585
#define TXFIFO_RESETf 56586
#define TXFIFO_RSTLf 56587
#define TXFIFO_TMf 56588
#define TXFIFO_UNDERRUNf 56589
#define TXFLUSHEGRESS1f 56590
#define TXFLUSHEGRESS2f 56591
#define TXIDLERANDPOLYNOMf 56592
#define TXIIRDYCNTf 56593
#define TXIIRDYCNTOVFf 56594
#define TXINSERTIDLESCOUNTf 56595
#define TXINSERTIDLESMODEf 56596
#define TXINSERT_E_ONERRf 56597
#define TXIPGDICENABLEf 56598
#define TXIPGDICTHRESHOLDf 56599
#define TXIPGMAXCREDIT_7f 56600
#define TXIPORTNUMf 56601
#define TXI_IRDY_CNTf 56602
#define TXI_IRDY_CNT_OVFf 56603
#define TXLANESWAPf 56604
#define TXLLFCMSGCNT_STATSf 56605
#define TXMACERRINTf 56606
#define TXMACERRINTMASKf 56607
#define TXMAPPINGVALUEf 56608
#define TXMASKFIFOFULLf 56609
#define TXMEM_00_TMf 56610
#define TXMEM_01_TMf 56611
#define TXMEM_10_TMf 56612
#define TXMEM_11_TMf 56613
#define TXMEM_20_TMf 56614
#define TXMEM_21_TMf 56615
#define TXMEM_30_TMf 56616
#define TXMEM_31_TMf 56617
#define TXMINPKTLENGTHf 56618
#define TXMLFCREDITOVRDf 56619
#define TXMLFRESETf 56620
#define TXM_ARB_WEIGHTf 56621
#define TXM_DATA_FIFO_MEMORY_INITIATE_PAR_ERRf 56622
#define TXM_DATA_FIFO_MEMORY_PARITY_ERR_MASKf 56623
#define TXN_LNSWAPf 56624
#define TXPARITYCHECKDISABLE_0f 56625
#define TXPDLL_F0f 56626
#define TXPDLL_F1f 56627
#define TXPDMONEBERRFIXEDf 56628
#define TXPDMONEBERRFIXEDMASKf 56629
#define TXPDMTWOBERRf 56630
#define TXPDMTWOBERRMASKf 56631
#define TXPDM_ECC__NB_ERR_MASKf 56632
#define TXPKTBUF_ECC_ERRORf 56633
#define TXPKTBUF_ECC_ERROR_CLRf 56634
#define TXPKTBUF_ECC_PROTECTION_ENf 56635
#define TXPKTCOUNTf 56636
#define TXPKTCOUNT_SELf 56637
#define TXPLL_LOCKf 56638
#define TXPLL_LOCK_0f 56639
#define TXPLL_LOCK_1f 56640
#define TXPLL_LOCK_2f 56641
#define TXPLL_LOCK_3f 56642
#define TXPLL_LOCK_4f 56643
#define TXPLL_LOCK_5f 56644
#define TXPORTS0TO31SRSTNf 56645
#define TXPORTS32TO63SRSTNf 56646
#define TXPRf 56647
#define TXPREAMBLESIZEf 56648
#define TXPREAMBLESOPf 56649
#define TXPTP_1588STAMPINGERRINTf 56650
#define TXPTP_1588STAMPINGERRINTMASKf 56651
#define TXQECCCORRECTEDf 56652
#define TXQECCCORRECTEDENf 56653
#define TXQECCUNCORRECTEDf 56654
#define TXQECCUNCORRECTEDENf 56655
#define TXQOSQ0OCTET_HIf 56656
#define TXQOSQ0OCTET_LOf 56657
#define TXQOSQ0PKTf 56658
#define TXQOSQ1OCTET_HIf 56659
#define TXQOSQ1OCTET_LOf 56660
#define TXQOSQ1PKTf 56661
#define TXQOSQ2OCTET_HIf 56662
#define TXQOSQ2OCTET_LOf 56663
#define TXQOSQ2PKTf 56664
#define TXQOSQ3OCTET_HIf 56665
#define TXQOSQ3OCTET_LOf 56666
#define TXQOSQ3PKTf 56667
#define TXQ_BURST_FIFOf 56668
#define TXQ_BURST_FIFO_FULLf 56669
#define TXQ_DATA_BUFFERf 56670
#define TXQ_DATA_BUF_FULLf 56671
#define TXQ_DATA_BUF_THf 56672
#define TXQ_ECC_ERROR_ADDRESSf 56673
#define TXQ_FLL_EMPTYf 56674
#define TXQ_FLL_EMPTY_MASKf 56675
#define TXQ_FLL_FORCE_UNCORRECTABLE_ERRORf 56676
#define TXQ_FLUSHf 56677
#define TXQ_FLUSH_DONEINTf 56678
#define TXQ_FLUSH_DONEINTENf 56679
#define TXQ_INFO_BUFFERf 56680
#define TXQ_INFO_BUF_FULLf 56681
#define TXQ_MEM_DISABLE_ECCf 56682
#define TXQ_MEM_ECC_CORRUPTf 56683
#define TXQ_MEM_TM_REGf 56684
#define TXQ_QLL_FORCE_UNCORRECTABLE_ERRORf 56685
#define TXQ_QUEUE_SIZEf 56686
#define TXQ_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf 56687
#define TXQ_TOQ_FIFO_TBL_FORCE_UNCORRECTABLE_ERRORf 56688
#define TXRAMf 56689
#define TXRESETf 56690
#define TXSNR_F0f 56691
#define TXSNR_F1f 56692
#define TXSOPONEVENONLYf 56693
#define TXSOPONODDONLYf 56694
#define TXSR_F0f 56695
#define TXSR_F1f 56696
#define TXSTATUSBUF_ECC_ERRORf 56697
#define TXSTATUSBUF_ECC_ERROR_CLRf 56698
#define TXSTATUSBUF_ECC_PROTECTION_ENf 56699
#define TXSTOPEGRESS1f 56700
#define TXSTOPEGRESS2f 56701
#define TXSUSPEND_0f 56702
#define TXSWAPLLf 56703
#define TXSWAPLL_PAIRf 56704
#define TXTAFOVERFLOWERRINTf 56705
#define TXTAFOVERFLOWERRINTMASKf 56706
#define TXTAFRESETf 56707
#define TXTERMPKTONERRf 56708
#define TXUNICASTPKTf 56709
#define TXWAITFOR_2_WORDSATSOBf 56710
#define TX_0_ACTf 56711
#define TX_0_BURSTMAXf 56712
#define TX_0_BURSTSHORTf 56713
#define TX_0_DIAGWORD_INTERFACE_STAT_OVERRIDEf 56714
#define TX_0_DIAGWORD_INTERFACE_STAT_VALUEf 56715
#define TX_0_DIAGWORD_LANES_STAT_OVERRIDEf 56716
#define TX_0_DIAGWORD_LANES_STAT_VALUEf 56717
#define TX_0_DISABLE_SKIPWORDf 56718
#define TX_0_ENABLE_CPU_OVERRIDEf 56719
#define TX_0_ENABLE_CPU_VALUEf 56720
#define TX_0_FC_CAL_LENf 56721
#define TX_0_FLUSH_SEND_ERR_WHEN_FLUSH_ENDf 56722
#define TX_0_FLUSH_TX_ENABLE_DURING_FLUSHf 56723
#define TX_0_FLUSH_TX_ON_LINK_STATUS_FAILf 56724
#define TX_0_LAST_LANEf 56725
#define TX_0_LP_IFC_STAT_IGNOREf 56726
#define TX_0_MFRAME_LEN_MINUS_1f 56727
#define TX_0_NUM_FREE_ENTRIES_FOR_ALMOST_FULLf 56728
#define TX_0_RATE_LIMITER_ENABLEf 56729
#define TX_0_RETRANSMIT_ECC_1B_ERR_MASKf 56730
#define TX_0_RETRANSMIT_ECC_2B_ERR_MASKf 56731
#define TX_1024_1522f 56732
#define TX_128_255f 56733
#define TX_1523_2047f 56734
#define TX_1_BURSTMAXf 56735
#define TX_1_BURSTSHORTf 56736
#define TX_1_COLf 56737
#define TX_1_DIAGWORD_INTERFACE_STAT_OVERRIDEf 56738
#define TX_1_DIAGWORD_INTERFACE_STAT_VALUEf 56739
#define TX_1_DIAGWORD_LANES_STAT_OVERRIDEf 56740
#define TX_1_DIAGWORD_LANES_STAT_VALUEf 56741
#define TX_1_DISABLE_SKIPWORDf 56742
#define TX_1_ENABLE_CPU_OVERRIDEf 56743
#define TX_1_ENABLE_CPU_VALUEf 56744
#define TX_1_FC_CAL_LENf 56745
#define TX_1_FLUSH_SEND_ERR_WHEN_FLUSH_ENDf 56746
#define TX_1_FLUSH_TX_ENABLE_DURING_FLUSHf 56747
#define TX_1_FLUSH_TX_ON_LINK_STATUS_FAILf 56748
#define TX_1_LAST_LANEf 56749
#define TX_1_LP_IFC_STAT_IGNOREf 56750
#define TX_1_MFRAME_LEN_MINUS_1f 56751
#define TX_1_NUM_FREE_ENTRIES_FOR_ALMOST_FULLf 56752
#define TX_1_RATE_LIMITER_ENABLEf 56753
#define TX_1_RETRANSMIT_ECC_1B_ERR_MASKf 56754
#define TX_1_RETRANSMIT_ECC_2B_ERR_MASKf 56755
#define TX_2048_4095f 56756
#define TX_256BYTE_BUFFER_ENf 56757
#define TX_256_511f 56758
#define TX_256_BYTE_BUFFER_ENf 56759
#define TX_2_RETRANSMIT_ECC_1B_ERR_MASKf 56760
#define TX_2_RETRANSMIT_ECC_2B_ERR_MASKf 56761
#define TX_32CHANNELSf 56762
#define TX_3_RETRANSMIT_ECC_1B_ERR_MASKf 56763
#define TX_3_RETRANSMIT_ECC_2B_ERR_MASKf 56764
#define TX_4096_8191f 56765
#define TX_512_1023f 56766
#define TX_64f 56767
#define TX_64BYTE_BUFFER_ENf 56768
#define TX_64_BYTE_BUFFER_ENf 56769
#define TX_65_127f 56770
#define TX_8192_MAXf 56771
#define TX_ADDR_INSf 56772
#define TX_ALL_OCTETS_HIf 56773
#define TX_ALL_OCTETS_LOf 56774
#define TX_ALL_PKTSf 56775
#define TX_ANY_STARTf 56776
#define TX_APPEND_CRCf 56777
#define TX_APP_PREFIXf 56778
#define TX_APP_PREFIX_ENABLEf 56779
#define TX_APP_PREFIX_SIZEf 56780
#define TX_A_MAPPINGENf 56781
#define TX_A_ONEVENONLYf 56782
#define TX_BAD_LANEf 56783
#define TX_BRDCASTf 56784
#define TX_BURSTMAXf 56785
#define TX_BURSTSHORTf 56786
#define TX_BURST_ERRf 56787
#define TX_BYTE_SWAPf 56788
#define TX_CHANNEL_NUMf 56789
#define TX_CLK_OUT_INVERT_ENf 56790
#define TX_CNMf 56791
#define TX_COLf 56792
#define TX_CRC_CORUPT_ENf 56793
#define TX_CRC_ERRORf 56794
#define TX_CRC_PROGRAMf 56795
#define TX_CRSf 56796
#define TX_CW29_27_RSVDf 56797
#define TX_CW56_RSVDf 56798
#define TX_CW_CHNLf 56799
#define TX_CW_CP_CBA_LSBf 56800
#define TX_CW_CP_CBA_MSBf 56801
#define TX_CW_ERR_STATUSf 56802
#define TX_DATAf 56803
#define TX_DATA_MEMORY_TM_CTRLf 56804
#define TX_DATA_MSBf 56805
#define TX_DATA_SELf 56806
#define TX_DEBUGf 56807
#define TX_DEFf 56808
#define TX_DEST_IDf 56809
#define TX_DEST_PORTf 56810
#define TX_DEST_PORT_ENABLEf 56811
#define TX_DIAGWORD_INTFSTATf 56812
#define TX_DIAGWORD_LANESTATf 56813
#define TX_DISABLE_SKIPWORDf 56814
#define TX_DMA_ABORT_NEEDS_CLEANUPf 56815
#define TX_DROPPED_COUNTf 56816
#define TX_DTQ_MMU_SIZEf 56817
#define TX_DTQ_PRIORITYf 56818
#define TX_DTQ_SIZEf 56819
#define TX_EARLY_SOT_ERRORf 56820
#define TX_EARLY_SOT_ERROR_DISINTf 56821
#define TX_EGQ_2_EGQ_AF_FCf 56822
#define TX_EGQ_2_IPT_SCH_FCf 56823
#define TX_EGQ_EOPf 56824
#define TX_EGQ_SOPf 56825
#define TX_ELK_BURSTS_CNTf 56826
#define TX_ELK_BURSTS_CNT_OVFf 56827
#define TX_ELK_OCTETS_CNTf 56828
#define TX_ELK_OCTETS_CNT_OVFf 56829
#define TX_ENf 56830
#define TX_ENAf 56831
#define TX_ENABLEf 56832
#define TX_ENABLE_BMPf 56833
#define TX_EOPf 56834
#define TX_ERRINf 56835
#define TX_ERRINJ_BADBCTL_DONEf 56836
#define TX_ERRINJ_BADBCTL_GOf 56837
#define TX_ERRINJ_BADEOP_DONEf 56838
#define TX_ERRINJ_BADEOP_GOf 56839
#define TX_ERRINJ_BADIDLE_DONEf 56840
#define TX_ERRINJ_BADIDLE_GOf 56841
#define TX_ERRINJ_BITERR_DONEf 56842
#define TX_ERRINJ_BITERR_GOf 56843
#define TX_ERRINJ_BITERR_LANEf 56844
#define TX_ERRINJ_CRC24_DONEf 56845
#define TX_ERRINJ_CRC24_GOf 56846
#define TX_ERRINJ_CRC32_DONEf 56847
#define TX_ERRINJ_CRC32_GOf 56848
#define TX_ERRINJ_CRC32_LANEf 56849
#define TX_ERRINJ_DISPAR_CONTf 56850
#define TX_ERRINJ_DISPAR_DONEf 56851
#define TX_ERRINJ_DISPAR_GOf 56852
#define TX_ERRINJ_DISPAR_LANEf 56853
#define TX_ERRINJ_FRAMING_CONTf 56854
#define TX_ERRINJ_FRAMING_DONEf 56855
#define TX_ERRINJ_FRAMING_GOf 56856
#define TX_ERRINJ_FRAMING_LANEf 56857
#define TX_ERRINJ_MEOP_DONEf 56858
#define TX_ERRINJ_MEOP_GOf 56859
#define TX_ERRINJ_MSOP_DONEf 56860
#define TX_ERRINJ_MSOP_GOf 56861
#define TX_ERRINJ_SCRAM_CNTf 56862
#define TX_ERRINJ_SCRAM_DONEf 56863
#define TX_ERRINJ_SCRAM_GOf 56864
#define TX_ERRINJ_SCRAM_LANEf 56865
#define TX_ERRINJ_SYNC_CNTf 56866
#define TX_ERRINJ_SYNC_DONEf 56867
#define TX_ERRINJ_SYNC_GOf 56868
#define TX_ERRINJ_SYNC_LANEf 56869
#define TX_EX_COLf 56870
#define TX_FATAL_ERROR_STATEf 56871
#define TX_FATAL_ERROR_STATE_ENf 56872
#define TX_FDRC_IF_CRC_INTf 56873
#define TX_FDRC_IF_CRC_INT_MASKf 56874
#define TX_FDRC_IF_FAULT_INTf 56875
#define TX_FDRC_IF_FAULT_INT_MASKf 56876
#define TX_FDRC_IF_PARITY_INTf 56877
#define TX_FDRC_IF_PARITY_INT_MASKf 56878
#define TX_FIFO_AFULL_THRESHf 56879
#define TX_FIFO_DOUBLE_BIT_ERR_STATUSf 56880
#define TX_FIFO_ERRORf 56881
#define TX_FIFO_EVEN_AFULL_THRESH_REACHEDf 56882
#define TX_FIFO_EVEN_OVERFLOWf 56883
#define TX_FIFO_EVEN_UNDERRUNf 56884
#define TX_FIFO_MEMf 56885
#define TX_FIFO_MEM0_TMf 56886
#define TX_FIFO_MEM1_TMf 56887
#define TX_FIFO_MEM_ECC_ENf 56888
#define TX_FIFO_MEM_ERRf 56889
#define TX_FIFO_ODD_AFULL_THRESH_REACHEDf 56890
#define TX_FIFO_ODD_OVERFLOWf 56891
#define TX_FIFO_ODD_UNDERRUNf 56892
#define TX_FIFO_OVERFLOW_INTf 56893
#define TX_FIFO_OVERFLOW_INT_MASKf 56894
#define TX_FIFO_RD_PTRf 56895
#define TX_FIFO_RESETf 56896
#define TX_FIFO_SINGLE_BIT_ERR_STATUSf 56897
#define TX_FIFO_STATUSf 56898
#define TX_FIFO_STATUS_WATERMARKf 56899
#define TX_FIFO_UNDERRUN_CHK_ENf 56900
#define TX_FIFO_WR_PTRf 56901
#define TX_FLUSH_EGRESSf 56902
#define TX_FRAGf 56903
#define TX_GD_OCTETS_HIf 56904
#define TX_GD_OCTETS_LOf 56905
#define TX_GD_PKTSf 56906
#define TX_HAS_BAD_LANEf 56907
#define TX_HB_STATUSf 56908
#define TX_HB_STATUS_CLRf 56909
#define TX_HB_STATUS_ENABLEf 56910
#define TX_HCFC_ENf 56911
#define TX_HCFC_MSG_OVERFLOWf 56912
#define TX_HEC_ERR_CNTf 56913
#define TX_HG_RMOD0f 56914
#define TX_HG_RMOD1f 56915
#define TX_HG_RMOD2f 56916
#define TX_HG_RMOD3f 56917
#define TX_ILKN_0_FLUSHED_BURSTS_CNTf 56918
#define TX_ILKN_0_FLUSHED_BURSTS_CNT_OVFf 56919
#define TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTf 56920
#define TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT_OVFf 56921
#define TX_ILKN_1_FLUSHED_BURSTS_CNTf 56922
#define TX_ILKN_1_FLUSHED_BURSTS_CNT_OVFf 56923
#define TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTf 56924
#define TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT_OVFf 56925
#define TX_IPG_LENGTHf 56926
#define TX_JABf 56927
#define TX_K_MAPPINGENf 56928
#define TX_LAST_LANEf 56929
#define TX_LATEf 56930
#define TX_LAUNCH_ENf 56931
#define TX_LINK_ACTIVEf 56932
#define TX_LLFC_ENf 56933
#define TX_LLFC_FC_OBJ_LOGICALf 56934
#define TX_LLFC_MSG_OVERFLOWf 56935
#define TX_LLFC_MSG_TYPE_LOGICALf 56936
#define TX_MASK_ECC_1B_ERR_CTRL_MEMf 56937
#define TX_MASK_ECC_2B_ERR_CTRL_MEMf 56938
#define TX_MASK_PAR_ERR_DATA_MEMf 56939
#define TX_MCf 56940
#define TX_MESSAGE_GAPf 56941
#define TX_MFRAMELEN_MINUS1f 56942
#define TX_MIB_COUNTER_MEM0_TMf 56943
#define TX_MIB_COUNTER_MEM1_TMf 56944
#define TX_MLF_0_MAX_OCCUPANCY_PORT_0f 56945
#define TX_MLF_1_MAX_OCCUPANCY_PORT_0f 56946
#define TX_MLF_2_MAX_OCCUPANCY_PORT_0f 56947
#define TX_MLF_3_MAX_OCCUPANCY_PORT_0f 56948
#define TX_MLF_4_MAX_OCCUPANCY_PORT_0f 56949
#define TX_MLF_5_MAX_OCCUPANCY_PORT_0f 56950
#define TX_MLF_6_MAX_OCCUPANCY_PORT_0f 56951
#define TX_MODEf 56952
#define TX_MULTf 56953
#define TX_M_COLf 56954
#define TX_NUM_CREDITS_FROM_UNIPORT_HRF_0f 56955
#define TX_NUM_CREDITS_FROM_UNIPORT_HRF_1f 56956
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_0f 56957
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_1f 56958
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_10f 56959
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_11f 56960
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_12f 56961
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_13f 56962
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_14f 56963
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_15f 56964
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_16f 56965
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_17f 56966
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_18f 56967
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_19f 56968
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_2f 56969
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_20f 56970
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_21f 56971
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_22f 56972
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_23f 56973
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_24f 56974
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_25f 56975
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_26f 56976
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_27f 56977
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_3f 56978
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_4f 56979
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_5f 56980
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_6f 56981
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_7f 56982
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_8f 56983
#define TX_NUM_CREDITS_FROM_UNIPORT_PORT_9f 56984
#define TX_N_BADLANEf 56985
#define TX_N_BURSTMAXf 56986
#define TX_N_BURSTSHORTf 56987
#define TX_N_DIAGWORDINTERFACESTATOVERRIDEf 56988
#define TX_N_DIAGWORDINTERFACESTATVALUEf 56989
#define TX_N_DISABLESKIPWORDf 56990
#define TX_N_ENABLECPUOVERRIDEf 56991
#define TX_N_ENABLECPUVALUEf 56992
#define TX_N_FCCALLENf 56993
#define TX_N_FLUSHTXONLINKSTATUSFAILf 56994
#define TX_N_HASBADLANEf 56995
#define TX_N_LASTLANEf 56996
#define TX_N_MFRAMELENMINUS1f 56997
#define TX_N_MLFOVERFLOWERRPORT0f 56998
#define TX_N_MLFOVERFLOWERRPORT1f 56999
#define TX_N_MLFOVERFLOWERRPORT2f 57000
#define TX_N_MLFOVERFLOWERRPORT3f 57001
#define TX_N_MLFSTATUSPORT0f 57002
#define TX_N_MLFSTATUSPORT1f 57003
#define TX_N_MLFSTATUSPORT2f 57004
#define TX_N_MLFSTATUSPORT3f 57005
#define TX_N_MLF_OVERFLOW_ERR_PORT_0f 57006
#define TX_N_MLF_OVERFLOW_ERR_PORT_1f 57007
#define TX_N_MLF_OVERFLOW_ERR_PORT_2f 57008
#define TX_N_MLF_OVERFLOW_ERR_PORT_3f 57009
#define TX_N_MLF_STATUS_PORT_0f 57010
#define TX_N_MLF_STATUS_PORT_1f 57011
#define TX_N_MLF_STATUS_PORT_2f 57012
#define TX_N_MLF_STATUS_PORT_3f 57013
#define TX_N_NUMFREEENTRIESFORALMOSTFULLf 57014
#define TX_N_NUMLOGICALFIFOSMODEf 57015
#define TX_N_NUM_LOGICAL_FIFOS_MODEf 57016
#define TX_N_OVFOUTf 57017
#define TX_N_PORTACTIVEf 57018
#define TX_N_PORT_ACTIVEf 57019
#define TX_N_RATELIMITERDELTAf 57020
#define TX_N_RATELIMITERENABLEf 57021
#define TX_N_RATELIMITERINTERVALf 57022
#define TX_N_RATELIMITERMAXTOKENSf 57023
#define TX_N_RATE_LIMITER_DELTAf 57024
#define TX_N_RATE_LIMITER_INTERVALf 57025
#define TX_N_RATE_LIMITER_MAX_TOKENSf 57026
#define TX_N_RESET_PORT_CREDITSf 57027
#define TX_N_RESET_PORT_CREDITS_VALUEf 57028
#define TX_N_STARTTXTHRESHOLDf 57029
#define TX_N_START_TX_THRESHOLDf 57030
#define TX_N_STATBURSTERRf 57031
#define TX_N_STATOVERFLOWERRf 57032
#define TX_N_STATUNDERFLOWERRf 57033
#define TX_N_STAT_BURST_ERRf 57034
#define TX_N_STAT_OVERFLOW_ERRf 57035
#define TX_N_STAT_UNDERFLOW_ERRf 57036
#define TX_N_THRESHOLDAFTEROVERFLOWf 57037
#define TX_N_THRESHOLD_AFTER_OVERFLOWf 57038
#define TX_OVERf 57039
#define TX_OVERFLOW_ERRf 57040
#define TX_OVFOUTf 57041
#define TX_PACKER_CUR_STf 57042
#define TX_PACKER_NXT_STf 57043
#define TX_PAUf 57044
#define TX_PAUSf 57045
#define TX_PAUSE_BIT_POSf 57046
#define TX_PAUSE_CAPABILITYf 57047
#define TX_PAUSE_ENf 57048
#define TX_PAUSE_OVERRIDE_CONTROLf 57049
#define TX_PAUSE_STATUS_CHANGEf 57050
#define TX_PAUSE_STAT_MODf 57051
#define TX_PFC_ENf 57052
#define TX_PIPE_CTL_FIFO_INTRf 57053
#define TX_PKT_OVERFLOWf 57054
#define TX_PKT_UNDERFLOWf 57055
#define TX_PLL_LOCKf 57056
#define TX_POLARITYf 57057
#define TX_PORTS_NUMf 57058
#define TX_PORTS_SRSTNf 57059
#define TX_PORT_OVF_PORTf 57060
#define TX_PPH_IN_LIF_ORIENTATIONf 57061
#define TX_PPH_IN_LIF_OR_IN_RIFf 57062
#define TX_PPH_UNKNOWN_DAf 57063
#define TX_PPH_VSI_OR_VRFf 57064
#define TX_PREAMBLEf 57065
#define TX_PREAMBLE_LENGTHf 57066
#define TX_PWRDWNf 57067
#define TX_RATEf 57068
#define TX_RAW_REQ_DONEf 57069
#define TX_RDYOUTf 57070
#define TX_RDYOUT_COUNTf 57071
#define TX_RDYOUT_THRESHf 57072
#define TX_REGEN_CRCf 57073
#define TX_REQ_FIFO_INTRf 57074
#define TX_RESCALf 57075
#define TX_RLIM_DELTAf 57076
#define TX_RLIM_ENABLEf 57077
#define TX_RLIM_INTVf 57078
#define TX_RLIM_MAXf 57079
#define TX_STATUSf 57080
#define TX_STATUS_DISINTf 57081
#define TX_STAT_BAD_PKT_PERR_COUNTf 57082
#define TX_STAT_BYTE_COUNTf 57083
#define TX_STAT_EQMTU_PKT_COUNTf 57084
#define TX_STAT_GTMTU_PKT_COUNTf 57085
#define TX_STAT_PKT_COUNTf 57086
#define TX_STOP_EGRESSf 57087
#define TX_STRICT_TDMf 57088
#define TX_TAG_TABLEf 57089
#define TX_TAG_TABLE_INITIATE_PAR_ERRf 57090
#define TX_TAG_TABLE_PARITY_ERR_MASKf 57091
#define TX_TDMf 57092
#define TX_TEST_CNTf 57093
#define TX_THROTTLE0f 57094
#define TX_THROTTLE1f 57095
#define TX_TICKf 57096
#define TX_TREX2_DEBUG_ENABLEf 57097
#define TX_TSf 57098
#define TX_TS_DATAf 57099
#define TX_TS_DELAY_REQf 57100
#define TX_TS_FIFO_EMPTYf 57101
#define TX_TS_FIFO_FULLf 57102
#define TX_TS_FIFO_OVERFLOWf 57103
#define TX_TS_PDELAY_REQf 57104
#define TX_TS_PDELAY_RESPf 57105
#define TX_TS_SYNCf 57106
#define TX_UNDERFLOW_ERRf 57107
#define TX_UNDERRUNf 57108
#define TX_VECf 57109
#define TX_XOFF_LHf 57110
#define TX_XOFF_MODEf 57111
#define TYPf 57112
#define TYPEf 57113
#define TYPE0f 57114
#define TYPE1f 57115
#define TYPE10f 57116
#define TYPE11f 57117
#define TYPE12f 57118
#define TYPE13f 57119
#define TYPE14f 57120
#define TYPE15f 57121
#define TYPE2f 57122
#define TYPE3f 57123
#define TYPE4f 57124
#define TYPE5f 57125
#define TYPE6f 57126
#define TYPE7f 57127
#define TYPE8f 57128
#define TYPE9f 57129
#define TYPELOOKUP_CORRECTED_ERRORf 57130
#define TYPELOOKUP_CORRECTED_ERROR_DISINTf 57131
#define TYPELOOKUP_ECC_ERROR_ADDRESSf 57132
#define TYPELOOKUP_ENABLE_ECCf 57133
#define TYPELOOKUP_FORCE_UNCORRECTABLE_ERRORf 57134
#define TYPELOOKUP_UNCORRECTED_ERRORf 57135
#define TYPELOOKUP_UNCORRECTED_ERROR_DISINTf 57136
#define TYPE_0_ALM_FULL_Pf 57137
#define TYPE_0_ALM_FULL_Sf 57138
#define TYPE_0_DRP_P_0_Pf 57139
#define TYPE_0_DRP_P_0_Sf 57140
#define TYPE_0_DRP_P_1_Pf 57141
#define TYPE_0_DRP_P_1_Sf 57142
#define TYPE_0_DRP_P_2_Pf 57143
#define TYPE_0_DRP_P_2_Sf 57144
#define TYPE_0_DRP_P_3_Pf 57145
#define TYPE_0_DRP_P_3_Sf 57146
#define TYPE_1_ALM_FULL_Pf 57147
#define TYPE_1_ALM_FULL_Sf 57148
#define TYPE_1_DRP_P_0_Pf 57149
#define TYPE_1_DRP_P_0_Sf 57150
#define TYPE_1_DRP_P_1_Pf 57151
#define TYPE_1_DRP_P_1_Sf 57152
#define TYPE_1_DRP_P_2_Pf 57153
#define TYPE_1_DRP_P_2_Sf 57154
#define TYPE_1_DRP_P_3_Pf 57155
#define TYPE_1_DRP_P_3_Sf 57156
#define TYPE_MEM_TMf 57157
#define TZf 57158
#define TZQf 57159
#define TZQCIf 57160
#define TZQCSf 57161
#define TZQINITf 57162
#define TZQOPERf 57163
#define T_1f 57164
#define T_CEOE0f 57165
#define T_CEOE1f 57166
#define T_CEOE2f 57167
#define T_FIFO_MEM_TMf 57168
#define T_FIFO_PARITYf 57169
#define T_FIFO_PARITY_DISINTf 57170
#define T_FIFO_PARITY_FLIPf 57171
#define T_MASKf 57172
#define T_PC0f 57173
#define T_PC1f 57174
#define T_PC2f 57175
#define T_RC0f 57176
#define T_RC1f 57177
#define T_RC2f 57178
#define T_TR0f 57179
#define T_TR1f 57180
#define T_TR2f 57181
#define T_WC0f 57182
#define T_WC1f 57183
#define T_WC2f 57184
#define T_WP0f 57185
#define T_WP1f 57186
#define T_WP2f 57187
#define UART0_INTERRUPTf 57188
#define UART1_ENABLEf 57189
#define UART1_INTERRUPTf 57190
#define UARTCLKDIVf 57191
#define UARTCLKENf 57192
#define UARTCLKOVRf 57193
#define UARTCLKSELf 57194
#define UARTGPIOf 57195
#define UARTINTf 57196
#define UARTINTENf 57197
#define UARTPRESENTf 57198
#define UART_0_RST_OVERRIDEf 57199
#define UART_1_RST_OVERRIDEf 57200
#define UCf 57201
#define UCBITMAPf 57202
#define UCDBPTRENDf 57203
#define UCDBPTRSTARTf 57204
#define UCDPf 57205
#define UCEPPHPRESENTf 57206
#define UCFIFOf 57207
#define UCFIFOH_ECC_1B_ERR_MASKf 57208
#define UCFIFOH_ECC_2B_ERR_MASKf 57209
#define UCFIFOH_INITIATE_ECC_1B_ERRf 57210
#define UCFIFOH_INITIATE_ECC_2B_ERRf 57211
#define UCFIFOL_INITIATE_PAR_ERRf 57212
#define UCFIFOL_PARITY_ERR_MASKf 57213
#define UCFIFOTHRESHOLDf 57214
#define UCHQUEUEPKTSTYPE0f 57215
#define UCHQUEUEPKTSTYPE1f 57216
#define UCHQUEUEPKTSTYPE2f 57217
#define UCHQUEUEPKTSTYPE3f 57218
#define UCHQUEUEWRDSTYPE0f 57219
#define UCHQUEUEWRDSTYPE1f 57220
#define UCHQUEUEWRDSTYPE2f 57221
#define UCHQUEUEWRDSTYPE3f 57222
#define UCINGQSIGf 57223
#define UCMC_SEPARATIONf 57224
#define UCMEM_CTRL_RESERVEDf 57225
#define UCORUCLOWQUEUEWEIGHTf 57226
#define UCOUTMIRRORDISABLEf 57227
#define UCQDB0f 57228
#define UCQDB0_TMf 57229
#define UCQDB1f 57230
#define UCQDB1_TMf 57231
#define UCQDBERRf 57232
#define UCQDBERRORPOINTERf 57233
#define UCQRPERRf 57234
#define UCQRPERRORPOINTERf 57235
#define UCQWPERRf 57236
#define UCQWPERRORPOINTERf 57237
#define UCQ_COS_QEMPTYf 57238
#define UCQ_EXTCOS1_QEMPTYf 57239
#define UCRPFENABLEf 57240
#define UCRPFMODEf 57241
#define UCVf 57242
#define UC_0_B1TCM_0_TMf 57243
#define UC_0_B1TCM_1_TMf 57244
#define UC_0_DCACHE_PSM_VDDf 57245
#define UC_0_DDATA_BANK0_TMf 57246
#define UC_0_DDATA_BANK1_TMf 57247
#define UC_0_DDATA_BANK2_TMf 57248
#define UC_0_DDATA_BANK3_TMf 57249
#define UC_0_DDATA_BANK4_TMf 57250
#define UC_0_DDATA_BANK5_TMf 57251
#define UC_0_DDATA_BANK6_TMf 57252
#define UC_0_DDATA_BANK7_TMf 57253
#define UC_0_DDIRTY_RAM_TMf 57254
#define UC_0_DTAG_BANK0_TMf 57255
#define UC_0_DTAG_BANK1_TMf 57256
#define UC_0_DTAG_BANK2_TMf 57257
#define UC_0_DTAG_BANK3_TMf 57258
#define UC_0_DTCM_0_TMf 57259
#define UC_0_DTCM_1_TMf 57260
#define UC_0_DTCM_PSM_VDDf 57261
#define UC_0_ICACHE_PSM_VDDf 57262
#define UC_0_IDATA_BANK0_TMf 57263
#define UC_0_IDATA_BANK1_TMf 57264
#define UC_0_IDATA_BANK2_TMf 57265
#define UC_0_IDATA_BANK3_TMf 57266
#define UC_0_IDATA_BANK4_TMf 57267
#define UC_0_IDATA_BANK5_TMf 57268
#define UC_0_IDATA_BANK6_TMf 57269
#define UC_0_IDATA_BANK7_TMf 57270
#define UC_0_ITAG_BANK0_TMf 57271
#define UC_0_ITAG_BANK1_TMf 57272
#define UC_0_ITAG_BANK2_TMf 57273
#define UC_0_ITAG_BANK3_TMf 57274
#define UC_0_ITCM_0_TMf 57275
#define UC_0_ITCM_1_TMf 57276
#define UC_0_ITCM_PSM_VDDf 57277
#define UC_0_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf 57278
#define UC_0_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf 57279
#define UC_0_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf 57280
#define UC_0_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf 57281
#define UC_0_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf 57282
#define UC_0_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf 57283
#define UC_0_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf 57284
#define UC_0_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf 57285
#define UC_0_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf 57286
#define UC_0_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf 57287
#define UC_0_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf 57288
#define UC_0_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf 57289
#define UC_0_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf 57290
#define UC_0_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf 57291
#define UC_0_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf 57292
#define UC_0_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf 57293
#define UC_0_MASK_FOR_TIM0_INTR1f 57294
#define UC_0_MASK_FOR_TIM0_INTR2f 57295
#define UC_0_MASK_FOR_TIM1_INTR1f 57296
#define UC_0_MASK_FOR_TIM1_INTR2f 57297
#define UC_0_PMUIRQf 57298
#define UC_1_B1TCM_0_TMf 57299
#define UC_1_B1TCM_1_TMf 57300
#define UC_1_DCACHE_PSM_VDDf 57301
#define UC_1_DDATA_BANK0_TMf 57302
#define UC_1_DDATA_BANK1_TMf 57303
#define UC_1_DDATA_BANK2_TMf 57304
#define UC_1_DDATA_BANK3_TMf 57305
#define UC_1_DDATA_BANK4_TMf 57306
#define UC_1_DDATA_BANK5_TMf 57307
#define UC_1_DDATA_BANK6_TMf 57308
#define UC_1_DDATA_BANK7_TMf 57309
#define UC_1_DDIRTY_RAM_TMf 57310
#define UC_1_DTAG_BANK0_TMf 57311
#define UC_1_DTAG_BANK1_TMf 57312
#define UC_1_DTAG_BANK2_TMf 57313
#define UC_1_DTAG_BANK3_TMf 57314
#define UC_1_DTCM_0_TMf 57315
#define UC_1_DTCM_1_TMf 57316
#define UC_1_DTCM_PSM_VDDf 57317
#define UC_1_ICACHE_PSM_VDDf 57318
#define UC_1_IDATA_BANK0_TMf 57319
#define UC_1_IDATA_BANK1_TMf 57320
#define UC_1_IDATA_BANK2_TMf 57321
#define UC_1_IDATA_BANK3_TMf 57322
#define UC_1_IDATA_BANK4_TMf 57323
#define UC_1_IDATA_BANK5_TMf 57324
#define UC_1_IDATA_BANK6_TMf 57325
#define UC_1_IDATA_BANK7_TMf 57326
#define UC_1_ITAG_BANK0_TMf 57327
#define UC_1_ITAG_BANK1_TMf 57328
#define UC_1_ITAG_BANK2_TMf 57329
#define UC_1_ITAG_BANK3_TMf 57330
#define UC_1_ITCM_0_TMf 57331
#define UC_1_ITCM_1_TMf 57332
#define UC_1_ITCM_PSM_VDDf 57333
#define UC_1_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf 57334
#define UC_1_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf 57335
#define UC_1_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf 57336
#define UC_1_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf 57337
#define UC_1_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf 57338
#define UC_1_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf 57339
#define UC_1_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf 57340
#define UC_1_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf 57341
#define UC_1_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf 57342
#define UC_1_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf 57343
#define UC_1_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf 57344
#define UC_1_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf 57345
#define UC_1_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf 57346
#define UC_1_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf 57347
#define UC_1_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf 57348
#define UC_1_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf 57349
#define UC_1_MASK_FOR_TIM0_INTR1f 57350
#define UC_1_MASK_FOR_TIM0_INTR2f 57351
#define UC_1_MASK_FOR_TIM1_INTR1f 57352
#define UC_1_MASK_FOR_TIM1_INTR2f 57353
#define UC_1_PMUIRQf 57354
#define UC_ASF_ENABLEf 57355
#define UC_BUFF_SHAREDf 57356
#define UC_BUFF_SHRf 57357
#define UC_COPYf 57358
#define UC_COS0_10_BMPf 57359
#define UC_COS1f 57360
#define UC_COS2f 57361
#define UC_COS_ENf 57362
#define UC_COUNTERf 57363
#define UC_DATAf 57364
#define UC_DBUFF_OCC_THf 57365
#define UC_DB_CNTf 57366
#define UC_DB_CNT_MAX_VALf 57367
#define UC_DB_FC_THf 57368
#define UC_DB_OCC_CNTf 57369
#define UC_DB_OCC_CNT_OVER_THf 57370
#define UC_DB_PTR_ENDf 57371
#define UC_DB_PTR_STARTf 57372
#define UC_DB_THf 57373
#define UC_DST_PORTf 57374
#define UC_DTYPE_ERROR_ADDRf 57375
#define UC_EMPTYf 57376
#define UC_ENABLEf 57377
#define UC_EXT_ACCEPTf 57378
#define UC_EXT_Qf 57379
#define UC_FIFO_FULL_DROPf 57380
#define UC_FIFO_FULL_DROP_OVFf 57381
#define UC_FIFO_MIRROR_DROPf 57382
#define UC_FIFO_MIRROR_DROP_OVFf 57383
#define UC_FIFO_MIRROR_THRESHOLDf 57384
#define UC_FIFO_SNOOP_DROPf 57385
#define UC_FIFO_SNOOP_DROP_OVFf 57386
#define UC_FIFO_SNOOP_THRESHOLDf 57387
#define UC_FIFO_THRESHOLDf 57388
#define UC_FIFO_WATERMARK_MINf 57389
#define UC_INT_ACCEPTf 57390
#define UC_MASKf 57391
#define UC_MCf 57392
#define UC_MC_PORTSP_COMB_ACCT_ENABLEf 57393
#define UC_MC_PORT_COMB_ACCT_ENABLEf 57394
#define UC_METER_INDEXf 57395
#define UC_OCB_PTR_ENDf 57396
#define UC_OCB_PTR_STARTf 57397
#define UC_OR_MCf 57398
#define UC_OR_UC_LOW_QUEUE_WEIGHTf 57399
#define UC_PD_CNTf 57400
#define UC_PD_CNT_MAX_VALf 57401
#define UC_PD_FC_THf 57402
#define UC_PD_IF_CNT_MAX_VAL_Nf 57403
#define UC_PD_IF_CNT_Nf 57404
#define UC_PD_THf 57405
#define UC_PKT_PORT_FFf 57406
#define UC_PKT_PORT_FF_MASKf 57407
#define UC_PKT_STORE_ERROR_ADDRf 57408
#define UC_PLL_LOCKEDf 57409
#define UC_PLL_LOCKED_LOSTf 57410
#define UC_PLL_STAT_OUTf 57411
#define UC_PORT_SP_BST_STAT_IDf 57412
#define UC_PORT_SP_BST_STAT_TRIGGEREDf 57413
#define UC_QEN_SHAREDf 57414
#define UC_QEN_SHRf 57415
#define UC_QGROUP_BST_STAT_IDf 57416
#define UC_QGROUP_BST_STAT_TRIGGEREDf 57417
#define UC_QIDf 57418
#define UC_QM_ENf 57419
#define UC_QUEUEf 57420
#define UC_QUEUE_BST_STAT_IDf 57421
#define UC_QUEUE_NUMf 57422
#define UC_QUEUE_NUM_CAPTf 57423
#define UC_QUEUE_NUM_MASKf 57424
#define UC_QUEUE_NUM_VALUEf 57425
#define UC_Q_BST_STAT_IDf 57426
#define UC_Q_BST_STAT_TRIGGEREDf 57427
#define UC_Q_CONFIG1f 57428
#define UC_RPF_ENABLEf 57429
#define UC_RPF_MODEf 57430
#define UC_SC_ENf 57431
#define UC_SIZE_256_IF_CNT_MAX_VAL_Nf 57432
#define UC_SIZE_256_IF_CNT_Nf 57433
#define UC_THRESH_HIf 57434
#define UC_THRESH_LOf 57435
#define UC_TMf 57436
#define UC_TRILL_HDR_MC_MACDA_DROPf 57437
#define UC_TRUNK_HASH_USE_SRC_PORTf 57438
#define UC_TYPEf 57439
#define UC_VALUEf 57440
#define UC_WEIGHTf 57441
#define UDF0_DATAf 57442
#define UDF0_MASKf 57443
#define UDF1_ADD_GRE_OPTIONS0f 57444
#define UDF1_ADD_GRE_OPTIONS1f 57445
#define UDF1_ADD_GRE_OPTIONS2f 57446
#define UDF1_ADD_GRE_OPTIONS3f 57447
#define UDF1_ADD_IPV4_OPTIONS0f 57448
#define UDF1_ADD_IPV4_OPTIONS1f 57449
#define UDF1_ADD_IPV4_OPTIONS2f 57450
#define UDF1_ADD_IPV4_OPTIONS3f 57451
#define UDF1_BASE_OFFSET_0f 57452
#define UDF1_BASE_OFFSET_1f 57453
#define UDF1_BASE_OFFSET_2f 57454
#define UDF1_BASE_OFFSET_3f 57455
#define UDF1_BASE_OFFSET_4f 57456
#define UDF1_BASE_OFFSET_5f 57457
#define UDF1_BASE_OFFSET_6f 57458
#define UDF1_BASE_OFFSET_7f 57459
#define UDF1_DATAf 57460
#define UDF1_MASKf 57461
#define UDF1_OFFSET0f 57462
#define UDF1_OFFSET1f 57463
#define UDF1_OFFSET2f 57464
#define UDF1_OFFSET3f 57465
#define UDF1_OFFSET4f 57466
#define UDF1_OFFSET5f 57467
#define UDF1_OFFSET6f 57468
#define UDF1_OFFSET7f 57469
#define UDF2_ADD_GRE_OPTIONS0f 57470
#define UDF2_ADD_GRE_OPTIONS1f 57471
#define UDF2_ADD_GRE_OPTIONS2f 57472
#define UDF2_ADD_GRE_OPTIONS3f 57473
#define UDF2_ADD_IPV4_OPTIONS0f 57474
#define UDF2_ADD_IPV4_OPTIONS1f 57475
#define UDF2_ADD_IPV4_OPTIONS2f 57476
#define UDF2_ADD_IPV4_OPTIONS3f 57477
#define UDF2_BASE_OFFSET_0f 57478
#define UDF2_BASE_OFFSET_1f 57479
#define UDF2_BASE_OFFSET_2f 57480
#define UDF2_BASE_OFFSET_3f 57481
#define UDF2_BASE_OFFSET_4f 57482
#define UDF2_BASE_OFFSET_5f 57483
#define UDF2_BASE_OFFSET_6f 57484
#define UDF2_BASE_OFFSET_7f 57485
#define UDF2_OFFSET0f 57486
#define UDF2_OFFSET1f 57487
#define UDF2_OFFSET2f 57488
#define UDF2_OFFSET3f 57489
#define UDF2_OFFSET4f 57490
#define UDF2_OFFSET5f 57491
#define UDF2_OFFSET6f 57492
#define UDF2_OFFSET7f 57493
#define UDF_CORRECTED_ERRORf 57494
#define UDF_CORRECTED_ERROR_DISINTf 57495
#define UDF_ECC_ERROR_ADDRESSf 57496
#define UDF_ENABLE_ECCf 57497
#define UDF_FORCE_UNCORRECTABLE_ERRORf 57498
#define UDF_INITf 57499
#define UDF_INIT_DONEf 57500
#define UDF_PAYLOAD_IDf 57501
#define UDF_PORT_GROUP_IDf 57502
#define UDF_TMf 57503
#define UDF_UNCORRECTED_ERRORf 57504
#define UDF_UNCORRECTED_ERROR_DISINTf 57505
#define UDPf 57506
#define UDP_CHECKSUM_CONTROLf 57507
#define UDP_DEST_PORTf 57508
#define UDP_DST_PORT_BFD_MULTI_HOPf 57509
#define UDP_DST_PORT_BFD_ONE_HOPf 57510
#define UDP_PROTOCOL0f 57511
#define UDP_PROTOCOL1f 57512
#define UDP_SPORT_EQ_DPORT_ENABLEf 57513
#define UDP_SP_EQ_DPf 57514
#define UDP_SP_EQ_DP_DISINTf 57515
#define UDP_SRC_PORT_BFD_RANGE_MAXf 57516
#define UDP_SRC_PORT_BFD_RANGE_MINf 57517
#define UDP_TUNNEL_TYPEf 57518
#define UDP_TYPEf 57519
#define UDRREG0f 57520
#define UDRREG1f 57521
#define UEf 57522
#define UFLOW_A_0_CORRECTED_ERRORf 57523
#define UFLOW_A_0_CORRECTED_ERROR_DISINTf 57524
#define UFLOW_A_0_ENABLE_ECCf 57525
#define UFLOW_A_0_FORCE_UNCORRECTABLE_ERRORf 57526
#define UFLOW_A_0_INITf 57527
#define UFLOW_A_0_INIT_DONEf 57528
#define UFLOW_A_0_UNCORRECTED_ERRORf 57529
#define UFLOW_A_0_UNCORRECTED_ERROR_DISINTf 57530
#define UFLOW_A_1_CORRECTED_ERRORf 57531
#define UFLOW_A_1_CORRECTED_ERROR_DISINTf 57532
#define UFLOW_A_1_ENABLE_ECCf 57533
#define UFLOW_A_1_FORCE_UNCORRECTABLE_ERRORf 57534
#define UFLOW_A_1_INITf 57535
#define UFLOW_A_1_INIT_DONEf 57536
#define UFLOW_A_1_UNCORRECTED_ERRORf 57537
#define UFLOW_A_1_UNCORRECTED_ERROR_DISINTf 57538
#define UFLOW_A_AGING_ERRORf 57539
#define UFLOW_A_AGING_ERROR_DISINTf 57540
#define UFLOW_B_0_CORRECTED_ERRORf 57541
#define UFLOW_B_0_CORRECTED_ERROR_DISINTf 57542
#define UFLOW_B_0_ENABLE_ECCf 57543
#define UFLOW_B_0_FORCE_UNCORRECTABLE_ERRORf 57544
#define UFLOW_B_0_INITf 57545
#define UFLOW_B_0_INIT_DONEf 57546
#define UFLOW_B_0_UNCORRECTED_ERRORf 57547
#define UFLOW_B_0_UNCORRECTED_ERROR_DISINTf 57548
#define UFLOW_B_1_CORRECTED_ERRORf 57549
#define UFLOW_B_1_CORRECTED_ERROR_DISINTf 57550
#define UFLOW_B_1_ENABLE_ECCf 57551
#define UFLOW_B_1_FORCE_UNCORRECTABLE_ERRORf 57552
#define UFLOW_B_1_INITf 57553
#define UFLOW_B_1_INIT_DONEf 57554
#define UFLOW_B_1_UNCORRECTED_ERRORf 57555
#define UFLOW_B_1_UNCORRECTED_ERROR_DISINTf 57556
#define UFLOW_B_AGING_ERRORf 57557
#define UFLOW_B_AGING_ERROR_DISINTf 57558
#define UFLOW_DCMf 57559
#define UFLOW_INVALID_DROPf 57560
#define UFLOW_INVALID_DROP_DISINTf 57561
#define UFLOW_INVALID_DROP_SELf 57562
#define UFLOW_PMf 57563
#define UFLOW_TMf 57564
#define UFT_BANK_ENABLEf 57565
#define UGf 57566
#define UHSM_CFGf 57567
#define UIPMC_TOCPUf 57568
#define UMAC0_RESETf 57569
#define UMAC1_RESETf 57570
#define UMAC2_RESETf 57571
#define UMAC3_RESETf 57572
#define UMAC4_RESETf 57573
#define UMAC5_RESETf 57574
#define UMAC6_RESETf 57575
#define UMAC7_RESETf 57576
#define UMAN_EP_FLSH_WAIT_CNTRf 57577
#define UMAN_IP_FLSH_WAIT_CNTRf 57578
#define UMAN_LINKUP_DLY_CNTRf 57579
#define UMCf 57580
#define UMC_IDXf 57581
#define UMC_INDEXf 57582
#define UMC_TABLE_INITIATE_PAR_ERRf 57583
#define UMC_TABLE_PARITY_ERR_MASKf 57584
#define UMC_TOCPUf 57585
#define UMC_TRILL_NETWORK_RECEIVERS_PRESENTf 57586
#define UNACCEPTABLEFRAMETYPEDISCARDf 57587
#define UNACCEPTABLE_FRAME_TYPE_INTf 57588
#define UNACCEPTABLE_FRAME_TYPE_INT_MASKf 57589
#define UNCONTROLLEDf 57590
#define UNCORRECTABLE_ECC_ERROR_ADDRESSf 57591
#define UNCORRECTABLE_ECC_ERROR_MEM_IDf 57592
#define UNCORRECTABLE_ERROR_ADDRESSf 57593
#define UNCORRECTABLE_ERROR_MEMORY_IDf 57594
#define UNCORRECTED0f 57595
#define UNCORRECTED1f 57596
#define UNCORRECTED10f 57597
#define UNCORRECTED11f 57598
#define UNCORRECTED12f 57599
#define UNCORRECTED13f 57600
#define UNCORRECTED14f 57601
#define UNCORRECTED15f 57602
#define UNCORRECTED16f 57603
#define UNCORRECTED17f 57604
#define UNCORRECTED18f 57605
#define UNCORRECTED19f 57606
#define UNCORRECTED2f 57607
#define UNCORRECTED20f 57608
#define UNCORRECTED21f 57609
#define UNCORRECTED22f 57610
#define UNCORRECTED23f 57611
#define UNCORRECTED24f 57612
#define UNCORRECTED25f 57613
#define UNCORRECTED26f 57614
#define UNCORRECTED27f 57615
#define UNCORRECTED28f 57616
#define UNCORRECTED29f 57617
#define UNCORRECTED3f 57618
#define UNCORRECTED30f 57619
#define UNCORRECTED31f 57620
#define UNCORRECTED32f 57621
#define UNCORRECTED33f 57622
#define UNCORRECTED34f 57623
#define UNCORRECTED35f 57624
#define UNCORRECTED36f 57625
#define UNCORRECTED4f 57626
#define UNCORRECTED5f 57627
#define UNCORRECTED6f 57628
#define UNCORRECTED7f 57629
#define UNCORRECTED8f 57630
#define UNCORRECTED9f 57631
#define UNCORRECTED_BITMAP_ERROR_0f 57632
#define UNCORRECTED_BITMAP_ERROR_0_DISINTf 57633
#define UNCORRECTED_BITMAP_ERROR_1f 57634
#define UNCORRECTED_BITMAP_ERROR_1_DISINTf 57635
#define UNCORRECTED_BITMAP_ERROR_2f 57636
#define UNCORRECTED_BITMAP_ERROR_2_DISINTf 57637
#define UNCORRECTED_BITMAP_ERROR_3f 57638
#define UNCORRECTED_BITMAP_ERROR_3_DISINTf 57639
#define UNCORRECTED_ERRORf 57640
#define UNCORRECTED_ERROR_0f 57641
#define UNCORRECTED_ERROR_0_DISINTf 57642
#define UNCORRECTED_ERROR_1f 57643
#define UNCORRECTED_ERROR_1_DISINTf 57644
#define UNCORRECTED_ERROR_2f 57645
#define UNCORRECTED_ERROR_2_DISINTf 57646
#define UNCORRECTED_ERROR_3f 57647
#define UNCORRECTED_ERROR_3_DISINTf 57648
#define UNCORRECTED_ERROR_4f 57649
#define UNCORRECTED_ERROR_4_DISINTf 57650
#define UNCORRECTED_ERROR_5f 57651
#define UNCORRECTED_ERROR_5_DISINTf 57652
#define UNCORRECTED_ERROR_6f 57653
#define UNCORRECTED_ERROR_6_DISINTf 57654
#define UNCORRECTED_ERROR_7f 57655
#define UNCORRECTED_ERROR_7_DISINTf 57656
#define UNCORRECTED_ERROR_DISINTf 57657
#define UNCORRECTED_STACK_ERROR_0f 57658
#define UNCORRECTED_STACK_ERROR_0_DISINTf 57659
#define UNCORRECTED_STACK_ERROR_1f 57660
#define UNCORRECTED_STACK_ERROR_1_DISINTf 57661
#define UNCORRECTED_STACK_ERROR_2f 57662
#define UNCORRECTED_STACK_ERROR_2_DISINTf 57663
#define UNCORRECTED_STACK_ERROR_3f 57664
#define UNCORRECTED_STACK_ERROR_3_DISINTf 57665
#define UNCORR_ERROR_COUNTf 57666
#define UNDEFPROGRAMDATAf 57667
#define UNDEF_INSTRf 57668
#define UNDEF_OPENf 57669
#define UNDEF_PROGRAM_DATAf 57670
#define UNDEF_SECf 57671
#define UNDERFLOW_DETECTEDf 57672
#define UNDERFLOW_ERRORf 57673
#define UNDERFLOW_FIFO_NUMf 57674
#define UNDERFLOW_HAPPENEDf 57675
#define UNEXPECTED_STREAM_IDf 57676
#define UNEXPECTED_STREAM_ID_MASKf 57677
#define UNEXPEOPERRf 57678
#define UNEXPEOPERRMASKf 57679
#define UNEXPSOPERRf 57680
#define UNEXPSOPERRMASKf 57681
#define UNEXPVALIDBYTESERRf 57682
#define UNEXPVALIDBYTESERRMASKf 57683
#define UNICASTf 57684
#define UNICAST_CAPTf 57685
#define UNICAST_MASKf 57686
#define UNICAST_ONLYf 57687
#define UNICAST_REDIRECT_CONTROLf 57688
#define UNICAST_TABLE_CHANGED_INTf 57689
#define UNICAST_VALUEf 57690
#define UNICORE0_PORT_1_TO_4_LINK_STATf 57691
#define UNICORE0_PORT_25_LINK_STATf 57692
#define UNICORE0_RCVRD_CLK_VALIDf 57693
#define UNICORE10_RCVRD_CLK_VALIDf 57694
#define UNICORE11_RCVRD_CLK_VALIDf 57695
#define UNICORE12_RCVRD_CLK_VALIDf 57696
#define UNICORE1_PORT_26_LINK_STATf 57697
#define UNICORE1_PORT_5_TO_8_LINK_STATf 57698
#define UNICORE1_RCVRD_CLK_VALIDf 57699
#define UNICORE2_PORT_27_LINK_STATf 57700
#define UNICORE2_PORT_32_TO_34_LINK_STATf 57701
#define UNICORE2_PORT_9_TO_12_LINK_STATf 57702
#define UNICORE2_RCVRD_CLK_VALIDf 57703
#define UNICORE3_PORT_13_TO_16_LINK_STATf 57704
#define UNICORE3_PORT_28_TO_31_LINK_STATf 57705
#define UNICORE3_RCVRD_CLK_VALIDf 57706
#define UNICORE4_PORT_17_TO_20_LINK_STATf 57707
#define UNICORE4_RCVRD_CLK_VALIDf 57708
#define UNICORE5_PORT_21_TO_24_LINK_STATf 57709
#define UNICORE5_RCVRD_CLK_VALIDf 57710
#define UNICORE6_PORT_25_LINK_STATf 57711
#define UNICORE6_PORT_35_TO_37_LINK_STATf 57712
#define UNICORE6_RCVRD_CLK_VALIDf 57713
#define UNICORE7_PORT_26_LINK_STATf 57714
#define UNICORE7_PORT_38_TO_40_LINK_STATf 57715
#define UNICORE7_RCVRD_CLK_VALIDf 57716
#define UNICORE8_RCVRD_CLK_VALIDf 57717
#define UNICORE9_RCVRD_CLK_VALIDf 57718
#define UNICORE_2_TO_5_ENABLEf 57719
#define UNICORE_6_TO_7_ENABLEf 57720
#define UNICORE_MXQ_PWR_GRP_2TO5_ENf 57721
#define UNICORE_MXQ_PWR_GRP_6TO7_ENf 57722
#define UNICORE_SERDES_CTRL_SELf 57723
#define UNICORE_SERDES_MDIO_SELf 57724
#define UNIFORM_HG_TRUNK_DIST_ENABLEf 57725
#define UNIFORM_TRUNK_DIST_ENABLEf 57726
#define UNIMAC_HD_ECO_ENABLEf 57727
#define UNI_LINK_LOAD_THf 57728
#define UNKNOWNDADISCARDf 57729
#define UNKNOWN_1588_VERSION_TO_CPUf 57730
#define UNKNOWN_ADDRf 57731
#define UNKNOWN_ADDRESSf 57732
#define UNKNOWN_ADDR_MASKf 57733
#define UNKNOWN_BC_DA_ACTION_FILTERf 57734
#define UNKNOWN_DA_INTf 57735
#define UNKNOWN_DA_INT_MASKf 57736
#define UNKNOWN_HGI_BITMAP_PARITY_ENf 57737
#define UNKNOWN_HGI_BITMAP_PAR_ERRf 57738
#define UNKNOWN_HGI_BITMAP_TMf 57739
#define UNKNOWN_HGI_BMAPf 57740
#define UNKNOWN_INGRESS_RBRIDGE_DROPf 57741
#define UNKNOWN_IPMC_ENABLEf 57742
#define UNKNOWN_IPMC_METER_INDEXf 57743
#define UNKNOWN_IPV4_MC_TOCPUf 57744
#define UNKNOWN_IPV6_MC_TOCPUf 57745
#define UNKNOWN_L2MC_ENABLEf 57746
#define UNKNOWN_L2MC_METER_INDEXf 57747
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_ENf 57748
#define UNKNOWN_MCAST_BLOCK_MASK_PAR_ERRf 57749
#define UNKNOWN_MCAST_BLOCK_MASK_TMf 57750
#define UNKNOWN_MCAST_MASK_SELf 57751
#define UNKNOWN_MC_DA_ACTION_FILTERf 57752
#define UNKNOWN_OPCODE_BITMAPf 57753
#define UNKNOWN_OPCODE_ENABLEf 57754
#define UNKNOWN_PPD_FIELD_BITMAP_Af 57755
#define UNKNOWN_PPD_FIELD_BITMAP_Bf 57756
#define UNKNOWN_SUBTENDING_PORTf 57757
#define UNKNOWN_SUBTENDING_PORT_TOCPUf 57758
#define UNKNOWN_TUNNEL_IPMC_DROPf 57759
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_ENf 57760
#define UNKNOWN_UCAST_BLOCK_MASK_PAR_ERRf 57761
#define UNKNOWN_UCAST_BLOCK_MASK_TMf 57762
#define UNKNOWN_UCAST_MASK_SELf 57763
#define UNKNOWN_UC_DA_ACTION_FILTERf 57764
#define UNMANAGED_MODEf 57765
#define UNMAPPED_ERRORf 57766
#define UNMAPPED_ERROR_DISINTf 57767
#define UNMOD_PKT_VALIDf 57768
#define UNRCHCRDTCNTf 57769
#define UNRCHCRDTCNTOf 57770
#define UNRCHDESTf 57771
#define UNRCHDESTCNTf 57772
#define UNRCHDESTCNTOf 57773
#define UNRCHDESTEVTf 57774
#define UNRCHDESTEVTMASKf 57775
#define UNRCH_CRDT_CNTf 57776
#define UNRCH_CRDT_CNT_OVFf 57777
#define UNRCH_DESTf 57778
#define UNRCH_DEST_CNTf 57779
#define UNRCH_DEST_CNTOf 57780
#define UNRCH_DEST_EVENTf 57781
#define UNRCH_DEST_EVENT_MASKf 57782
#define UNRCH_DEST_EVTf 57783
#define UNRCH_DEST_EVT_MASKf 57784
#define UNRCH_DST_INTf 57785
#define UNRCH_DST_INT_MASKf 57786
#define UNREACHABLE_DESTINATION_CELLS_CNTf 57787
#define UNREACHABLE_DESTINATION_CELLS_CNT_OVERFLOWf 57788
#define UNREACH_DEST_CNT_OPf 57789
#define UNREACH_DEST_CNT_OSf 57790
#define UNREACH_DEST_CNT_Pf 57791
#define UNREACH_DEST_CNT_Sf 57792
#define UNREACH_DEST_EV_P_INTf 57793
#define UNREACH_DEST_EV_P_INT_MASKf 57794
#define UNREACH_DEST_EV_S_INTf 57795
#define UNREACH_DEST_EV_S_INT_MASKf 57796
#define UNREACH_DEST_Pf 57797
#define UNREACH_DEST_Sf 57798
#define UNRESOLVEDL3SRC_TOCPUf 57799
#define UNTAGf 57800
#define UNTAG_ALL_RCV_ENf 57801
#define UNTAG_ENf 57802
#define UNTAG_PAYLOADf 57803
#define UNUSEDf 57804
#define UNUSED1f 57805
#define UNUSED_0f 57806
#define UNUSED_16f 57807
#define UNUSED_18f 57808
#define UNUSED_20f 57809
#define UNUSED_22f 57810
#define UNUSED_23f 57811
#define UNUSED_31_28f 57812
#define UNUSED_BITSf 57813
#define UNUSED_IVIDf 57814
#define UNUSED_MODEf 57815
#define UNUSED_NEXT_HOP_INDEXf 57816
#define UNUSED_SOURCE_VPf 57817
#define UPD2_L0_ERROR_OVERFLOW_INTERRUPTf 57818
#define UPD2_L0_ERROR_OVERFLOW_INTERRUPT_DISINTf 57819
#define UPD2_L0_ERROR_UNDERRUN_INTERRUPTf 57820
#define UPD2_L0_ERROR_UNDERRUN_INTERRUPT_DISINTf 57821
#define UPD2_L1_ERROR_OVERFLOW_INTERRUPTf 57822
#define UPD2_L1_ERROR_OVERFLOW_INTERRUPT_DISINTf 57823
#define UPD2_L1_ERROR_UNDERRUN_INTERRUPTf 57824
#define UPD2_L1_ERROR_UNDERRUN_INTERRUPT_DISINTf 57825
#define UPD2_L2_ERROR_OVERFLOW_INTERRUPTf 57826
#define UPD2_L2_ERROR_OVERFLOW_INTERRUPT_DISINTf 57827
#define UPD2_L2_ERROR_UNDERRUN_INTERRUPTf 57828
#define UPD2_L2_ERROR_UNDERRUN_INTERRUPT_DISINTf 57829
#define UPD2_PORT_1_IN_4_VIOLATED_INTERRUPTf 57830
#define UPD2_PORT_1_IN_4_VIOLATED_INTERRUPT_DISINTf 57831
#define UPD2_PORT_ERROR_OVERFLOW_INTERRUPTf 57832
#define UPD2_PORT_ERROR_OVERFLOW_INTERRUPT_DISINTf 57833
#define UPD2_PORT_ERROR_UNDERRUN_INTERRUPTf 57834
#define UPD2_PORT_ERROR_UNDERRUN_INTERRUPT_DISINTf 57835
#define UPD2_S0_ERROR_OVERFLOW_INTERRUPTf 57836
#define UPD2_S0_ERROR_OVERFLOW_INTERRUPT_DISINTf 57837
#define UPD2_S0_ERROR_UNDERRUN_INTERRUPTf 57838
#define UPD2_S0_ERROR_UNDERRUN_INTERRUPT_DISINTf 57839
#define UPD2_S1_ERROR_OVERFLOW_INTERRUPTf 57840
#define UPD2_S1_ERROR_OVERFLOW_INTERRUPT_DISINTf 57841
#define UPD2_S1_ERROR_UNDERRUN_INTERRUPTf 57842
#define UPD2_S1_ERROR_UNDERRUN_INTERRUPT_DISINTf 57843
#define UPDATEf 57844
#define UPDATEMAXQSZFROMLOCALf 57845
#define UPDATE_BASE_INDEXf 57846
#define UPDATE_COUNTf 57847
#define UPDATE_DSCPf 57848
#define UPDATE_ERROR_STATUSf 57849
#define UPDATE_HG_FABRIC_SRC_FOR_L2f 57850
#define UPDATE_HG_FABRIC_SRC_FOR_L3f 57851
#define UPDATE_INTRPT_MASKf 57852
#define UPDATE_INTRPT_STATUSf 57853
#define UPDATE_INT_ENf 57854
#define UPDATE_IPf 57855
#define UPDATE_MAX_QSZ_FROM_LOCALf 57856
#define UPDATE_MODEf 57857
#define UPDATE_PW_INIT_COUNTERSf 57858
#define UPDATE_SECTAG_TCIf 57859
#define UPDATE_STATE_EVEN_IF_EVENT_FIFO_FULLf 57860
#define UPDATE_TIMEOUTf 57861
#define UPDATE_TIME_STAMPf 57862
#define UPDATE_VLAN_PRI_CFIf 57863
#define UPDT_FIFO_OVFf 57864
#define UPDT_VDLf 57865
#define UPD_TSf 57866
#define UPK_PEf 57867
#define UPK_PE_CLRf 57868
#define UPK_PE_ENf 57869
#define UPLINK_PORT_BLOCK_MASKf 57870
#define UPMEP_TX_CNG_SOURCEf 57871
#define UPPER_BOUNDSf 57872
#define UPPER_LIMITf 57873
#define UPPER_MACDAf 57874
#define UPPER_MACSAf 57875
#define UPPER_NEXT_HOP_INDEX0f 57876
#define UPPER_NEXT_HOP_INDEX1f 57877
#define UPPER_SECf 57878
#define UPPER_TMf 57879
#define UPR_S_RF_BITSf 57880
#define UP_1_DOWN_0f 57881
#define UP_CHAIN_HWf 57882
#define UP_CHAIN_LIMITf 57883
#define UP_CHAIN_POOLf 57884
#define UP_CHAIN_SPLIT_MODEf 57885
#define UP_DURATIONf 57886
#define UP_FIFO_OVERFLOWf 57887
#define UP_FIFO_OVERFLOW_DISINTf 57888
#define UP_FIFO_PARITYf 57889
#define UP_FIFO_PARITY_DISINTf 57890
#define UP_FIFO_PARITY_FLIPf 57891
#define UP_FIFO_UNDERFLOWf 57892
#define UP_FIFO_UNDERFLOW_DISINTf 57893
#define UP_MEPf 57894
#define UP_PTCH_OPAQUE_PT_ATTRf 57895
#define URf 57896
#define URPFf 57897
#define URPF_COUNTf 57898
#define URPF_DEFAULTROUTECHECKf 57899
#define URPF_LOOKUP_CAM0f 57900
#define URPF_LOOKUP_CAM1f 57901
#define URPF_LOOKUP_CAM10f 57902
#define URPF_LOOKUP_CAM11f 57903
#define URPF_LOOKUP_CAM12f 57904
#define URPF_LOOKUP_CAM13f 57905
#define URPF_LOOKUP_CAM14f 57906
#define URPF_LOOKUP_CAM15f 57907
#define URPF_LOOKUP_CAM16f 57908
#define URPF_LOOKUP_CAM17f 57909
#define URPF_LOOKUP_CAM18f 57910
#define URPF_LOOKUP_CAM19f 57911
#define URPF_LOOKUP_CAM2f 57912
#define URPF_LOOKUP_CAM20f 57913
#define URPF_LOOKUP_CAM21f 57914
#define URPF_LOOKUP_CAM22f 57915
#define URPF_LOOKUP_CAM23f 57916
#define URPF_LOOKUP_CAM24f 57917
#define URPF_LOOKUP_CAM25f 57918
#define URPF_LOOKUP_CAM26f 57919
#define URPF_LOOKUP_CAM27f 57920
#define URPF_LOOKUP_CAM28f 57921
#define URPF_LOOKUP_CAM29f 57922
#define URPF_LOOKUP_CAM3f 57923
#define URPF_LOOKUP_CAM30f 57924
#define URPF_LOOKUP_CAM31f 57925
#define URPF_LOOKUP_CAM4f 57926
#define URPF_LOOKUP_CAM5f 57927
#define URPF_LOOKUP_CAM6f 57928
#define URPF_LOOKUP_CAM7f 57929
#define URPF_LOOKUP_CAM8f 57930
#define URPF_LOOKUP_CAM9f 57931
#define URPF_MISS_TOCPUf 57932
#define URPF_MODEf 57933
#define USf 57934
#define USB2D_M0_READ_QOSf 57935
#define USB2D_M0_WRITE_QOSf 57936
#define USB2H_M0_READ_QOSf 57937
#define USB2H_M0_WRITE_QOSf 57938
#define USB3H_M0_READ_QOSf 57939
#define USB3H_M0_WRITE_QOSf 57940
#define USBPHY_AFE_PLL_PMONf 57941
#define USBPHY_PLL_LOCKf 57942
#define USB_ERROR_INTERRUPT_ENABLEf 57943
#define USB_ERROR_INTERRUPT_USBERRINTf 57944
#define USB_INTERRUPT_ENABLEf 57945
#define USB_INTERRUPT_USBINTf 57946
#define USB_STATUSf 57947
#define USEALLCHANNELSf 57948
#define USECOEXINMULTICASTf 57949
#define USEDEFAULTKEYAf 57950
#define USEDEFAULTKEYBf 57951
#define USEDEIf 57952
#define USEDESTASINGRESSMCCUDf 57953
#define USEDESTASMCCUDf 57954
#define USEDESTASUCCUDf 57955
#define USEDUMMYDATAf 57956
#define USED_ENTRIESf 57957
#define USED_GLOBAL_SHAREDf 57958
#define USED_PAGES_MASKf 57959
#define USED_PORT_SHAREDf 57960
#define USEFECf 57961
#define USEGTIMERf 57962
#define USEOUTLIFASMCIDINREPORTf 57963
#define USERANDOMCRBALf 57964
#define USERIF_RESETf 57965
#define USERIF_TIMEDOUTf 57966
#define USER_CONFIGf 57967
#define USER_DATAf 57968
#define USER_DEF_REG_0f 57969
#define USER_DEF_REG_1f 57970
#define USER_DEF_REG_RO_0f 57971
#define USER_DEF_REG_RO_1f 57972
#define USER_EARLY_L1_EXITf 57973
#define USER_ENf 57974
#define USER_HEADER_1_SIZEf 57975
#define USER_HEADER_2_SIZEf 57976
#define USER_L23_REQf 57977
#define USER_LENGTHf 57978
#define USER_PME_Bf 57979
#define USER_SEND_LTR1f 57980
#define USER_SEND_LTR2f 57981
#define USER_SPECIFIED_UDF_VALIDf 57982
#define USER_STATUSf 57983
#define USEVIDINUNTAGGEDf 57984
#define USE_4X_CLOCKINGf 57985
#define USE_ADDR_CTLf 57986
#define USE_CLAM_SHELL_DDR_0f 57987
#define USE_COMPRESSED_PKT_KEYf 57988
#define USE_CRCf 57989
#define USE_DEFAULT_DPf 57990
#define USE_DEFAULT_ECNf 57991
#define USE_DEFAULT_ENDPOINT_QUEUINGf 57992
#define USE_DEFAULT_INDEXf 57993
#define USE_DEIf 57994
#define USE_DEST_PORTf 57995
#define USE_DYNAMIC_VDLf 57996
#define USE_EPC_LINK_BMPf 57997
#define USE_EXTERNAL_FAULTS_FOR_TXf 57998
#define USE_FLOW_HASHf 57999
#define USE_FLOW_METER_IDXf 58000
#define USE_FLOW_SEL_DLB_HGTf 58001
#define USE_FLOW_SEL_ECMPf 58002
#define USE_FLOW_SEL_ENTROPY_LABELf 58003
#define USE_FLOW_SEL_HG_TRUNK_FAILOVERf 58004
#define USE_FLOW_SEL_HG_TRUNK_NONUCf 58005
#define USE_FLOW_SEL_HG_TRUNK_UCf 58006
#define USE_FLOW_SEL_L2GRE_ECMPf 58007
#define USE_FLOW_SEL_LBID_NONUCf 58008
#define USE_FLOW_SEL_LBID_UCf 58009
#define USE_FLOW_SEL_MPLS_ECMPf 58010
#define USE_FLOW_SEL_PLFSf 58011
#define USE_FLOW_SEL_RH_ECMPf 58012
#define USE_FLOW_SEL_RH_HGTf 58013
#define USE_FLOW_SEL_RH_LAGf 58014
#define USE_FLOW_SEL_TRILL_ECMPf 58015
#define USE_FLOW_SEL_TRUNK_NONUCf 58016
#define USE_FLOW_SEL_TRUNK_UCf 58017
#define USE_FLOW_SEL_VPLAGf 58018
#define USE_FLOW_SEL_VXLAN_ECMPf 58019
#define USE_GRANT_SCENARIO_FOR_BOUNDARYf 58020
#define USE_HRF_FOR_ILKN_0f 58021
#define USE_HRF_FOR_ILKN_1f 58022
#define USE_INCOMING_DOT1Pf 58023
#define USE_INNER_PRIf 58024
#define USE_INPUT_PRIORIYf 58025
#define USE_IN_LIFf 58026
#define USE_IVID_AS_OVIDf 58027
#define USE_LABEL_FOR_BFDf 58028
#define USE_LEARN_VIDf 58029
#define USE_LEN_ADJ_IDXf 58030
#define USE_MC_GROUPf 58031
#define USE_MH_INTERNAL_PRIf 58032
#define USE_MH_PKT_PRIf 58033
#define USE_MH_PRIORITYf 58034
#define USE_MH_VIDf 58035
#define USE_MPLS_STACK_FOR_HASHINGf 58036
#define USE_OLD_LIMIT_COUNTEDf 58037
#define USE_OLD_REMOTEf 58038
#define USE_OUTER_HDR_DSCPf 58039
#define USE_OUTER_HDR_TTLf 58040
#define USE_OUTLIF_AS_MCID_IN_REPORTf 58041
#define USE_PORT_TABLE_GROUP_IDf 58042
#define USE_PPD3_DROP_ENABLEf 58043
#define USE_PPD3_DSCP_ENABLEf 58044
#define USE_PPD3_PKT_PRI_ENABLEf 58045
#define USE_PPD_SOURCEf 58046
#define USE_PROT_STATUSf 58047
#define USE_QGROUP_E2E_COS_NUMf 58048
#define USE_QGROUP_MINf 58049
#define USE_QGROUP_MOP1B_TICKETf 58050
#define USE_QM_FOR_COS_SELf 58051
#define USE_QM_FOR_MH_PRIf 58052
#define USE_RBRIDGES_NICKNAMES_TABLEf 58053
#define USE_SA_TABLE_FOR_SBUS_MEMRDf 58054
#define USE_SC_FOR_COS_SELf 58055
#define USE_SC_FOR_MH_PRIf 58056
#define USE_SERVICE_COS_OFFSETf 58057
#define USE_SERVICE_CTR_IDXf 58058
#define USE_SERVICE_PORT_OFFSETf 58059
#define USE_SINGLE_LB_RANGEf 58060
#define USE_SOURCE_PORT_SELf 58061
#define USE_STACK_RESOLVEf 58062
#define USE_STRAPSf 58063
#define USE_SVC_METER_COLORf 58064
#define USE_SVPf 58065
#define USE_TAGGED_HEADERf 58066
#define USE_TAGIDf 58067
#define USE_TCP_UDP_PORTSf 58068
#define USE_TUNNEL_DSCPf 58069
#define USE_TUNNEL_PHBf 58070
#define USE_UC_BUFFER_0f 58071
#define USE_UC_BUFFER_1f 58072
#define USE_UC_BUFFER_10f 58073
#define USE_UC_BUFFER_11f 58074
#define USE_UC_BUFFER_12f 58075
#define USE_UC_BUFFER_13f 58076
#define USE_UC_BUFFER_14f 58077
#define USE_UC_BUFFER_15f 58078
#define USE_UC_BUFFER_2f 58079
#define USE_UC_BUFFER_3f 58080
#define USE_UC_BUFFER_4f 58081
#define USE_UC_BUFFER_5f 58082
#define USE_UC_BUFFER_6f 58083
#define USE_UC_BUFFER_7f 58084
#define USE_UC_BUFFER_8f 58085
#define USE_UC_BUFFER_9f 58086
#define USE_UDF_KEYf 58087
#define USE_UPPERf 58088
#define USE_VFP_CLASS_IDf 58089
#define USE_VFP_CLASS_ID_Hf 58090
#define USE_VFP_CLASS_ID_Lf 58091
#define USE_VFP_VRF_IDf 58092
#define USE_VID_IN_UNTAGGEDf 58093
#define USE_VINTF_CTR_IDXf 58094
#define USE_VLANf 58095
#define USE_VLAN_ING_PORT_BITMAPf 58096
#define USRf 58097
#define UT_BITMAPf 58098
#define UT_BITMAP_HIf 58099
#define UT_BITMAP_LOf 58100
#define UT_BITMAP_W0f 58101
#define UT_BITMAP_W1f 58102
#define UT_BITMAP_W2f 58103
#define UT_BITMAP_W3f 58104
#define UT_BITMAP_W4f 58105
#define UT_BITMAP_W5f 58106
#define UT_ICFI_ACTIONf 58107
#define UT_IPRI_ACTIONf 58108
#define UT_ITAG_ACTIONf 58109
#define UT_NOVT_VPRI_ACTIONf 58110
#define UT_NOVT_VTAG_ACTIONf 58111
#define UT_OCFI_ACTIONf 58112
#define UT_OPRI_ACTIONf 58113
#define UT_OTAG_ACTIONf 58114
#define UT_PORT_BITMAPf 58115
#define UT_PORT_BITMAP_HIf 58116
#define UT_PORT_BITMAP_LOf 58117
#define UT_PORT_BITMAP_W0f 58118
#define UT_PORT_BITMAP_W1f 58119
#define UT_PORT_BITMAP_W2f 58120
#define UT_PORT_BITMAP_W3f 58121
#define UT_PORT_BITMAP_W4f 58122
#define UT_PORT_BITMAP_W5f 58123
#define UT_VT_VPRI_ACTIONf 58124
#define UT_VT_VTAG_ACTIONf 58125
#define UUCAST_TOCPUf 58126
#define UUC_IDXf 58127
#define UUC_INDEXf 58128
#define UUC_TRILL_NETWORK_RECEIVERS_PRESENTf 58129
#define UVLAN_TOCPUf 58130
#define Vf 58131
#define V0f 58132
#define V1f 58133
#define V2f 58134
#define V3f 58135
#define V4IPMC_ENABLEf 58136
#define V4IPMC_L2_ENABLEf 58137
#define V4L3DSTMISS_TOCPUf 58138
#define V4L3ERR_TOCPUf 58139
#define V4L3_ENABLEf 58140
#define V4_3232MODEf 58141
#define V4_ENABLEf 58142
#define V6f 58143
#define V6IPMC_ENABLEf 58144
#define V6IPMC_L2_ENABLEf 58145
#define V6L3DSTMISS_TOCPUf 58146
#define V6L3ERR_TOCPUf 58147
#define V6L3_ENABLEf 58148
#define V6_0f 58149
#define V6_1f 58150
#define V6_128128MODEf 58151
#define V6_2f 58152
#define V6_3f 58153
#define V6_COLLISIONf 58154
#define V6_COLLISION_DISINTf 58155
#define V6_DEFAULT_COLLISION_ERRORf 58156
#define V6_DEFAULT_COLLISION_ERROR_DISINTf 58157
#define V6_ENABLEf 58158
#define V6_ENABLE_3RD_PROBEf 58159
#define V6_EN_L2FWD_4NONROUTABLEf 58160
#define V6_KEY_SEL_CAM0_1f 58161
#define V6_KEY_SEL_CAM10_11f 58162
#define V6_KEY_SEL_CAM12_13f 58163
#define V6_KEY_SEL_CAM14_15f 58164
#define V6_KEY_SEL_CAM16_17f 58165
#define V6_KEY_SEL_CAM18_19f 58166
#define V6_KEY_SEL_CAM20_21f 58167
#define V6_KEY_SEL_CAM22_23f 58168
#define V6_KEY_SEL_CAM24_25f 58169
#define V6_KEY_SEL_CAM26_27f 58170
#define V6_KEY_SEL_CAM28_29f 58171
#define V6_KEY_SEL_CAM2_3f 58172
#define V6_KEY_SEL_CAM30_31f 58173
#define V6_KEY_SEL_CAM4_5f 58174
#define V6_KEY_SEL_CAM6_7f 58175
#define V6_KEY_SEL_CAM8_9f 58176
#define VADDR_WPTf 58177
#define VALIDf 58178
#define VALID0f 58179
#define VALID0_LWRf 58180
#define VALID0_UPRf 58181
#define VALID1f 58182
#define VALID1_LWRf 58183
#define VALID1_UPRf 58184
#define VALIDATE_FRAMEf 58185
#define VALIDBYTESf 58186
#define VALID_0f 58187
#define VALID_1f 58188
#define VALID_10f 58189
#define VALID_11f 58190
#define VALID_12f 58191
#define VALID_13f 58192
#define VALID_14f 58193
#define VALID_15f 58194
#define VALID_2f 58195
#define VALID_3f 58196
#define VALID_4f 58197
#define VALID_5f 58198
#define VALID_6f 58199
#define VALID_7f 58200
#define VALID_8f 58201
#define VALID_9f 58202
#define VALID_BYTESf 58203
#define VALID_DEQ_PLANE_A_CNTf 58204
#define VALID_DEQ_PLANE_B_CNTf 58205
#define VALID_ENTRIESf 58206
#define VALID_LOWERf 58207
#define VALID_MASKf 58208
#define VALID_RANGE_BITMAPf 58209
#define VALID_UPPERf 58210
#define VALUEf 58211
#define VALUE0f 58212
#define VALUE1f 58213
#define VALUE10f 58214
#define VALUE11f 58215
#define VALUE12f 58216
#define VALUE13f 58217
#define VALUE14f 58218
#define VALUE15f 58219
#define VALUE2f 58220
#define VALUE3f 58221
#define VALUE4f 58222
#define VALUE5f 58223
#define VALUE6f 58224
#define VALUE7f 58225
#define VALUE8f 58226
#define VALUE9f 58227
#define VALUE_1f 58228
#define VALUE_1_MASKf 58229
#define VALUE_2f 58230
#define VALUE_2_MASKf 58231
#define VALUE_TO_USEf 58232
#define VAL_1BYTE_CHAN00f 58233
#define VAL_1BYTE_CHAN01f 58234
#define VAL_1BYTE_CHAN02f 58235
#define VAL_1BYTE_CHAN03f 58236
#define VAL_1BYTE_CHAN04f 58237
#define VAL_1BYTE_CHAN05f 58238
#define VAL_1BYTE_CHAN06f 58239
#define VAL_1BYTE_CHAN07f 58240
#define VAL_1BYTE_CHAN08f 58241
#define VAL_1BYTE_CHAN09f 58242
#define VAL_1BYTE_CHAN0Af 58243
#define VAL_1BYTE_CHAN0Bf 58244
#define VAL_1BYTE_CHAN0Cf 58245
#define VAL_1BYTE_CHAN0Df 58246
#define VAL_1BYTE_CHAN0Ef 58247
#define VAL_1BYTE_CHAN0Ff 58248
#define VAL_1BYTE_CHAN10f 58249
#define VAL_1BYTE_CHAN11f 58250
#define VAL_1BYTE_CHAN12f 58251
#define VAL_1BYTE_CHAN13f 58252
#define VAL_1BYTE_CHAN14f 58253
#define VAL_1BYTE_CHAN15f 58254
#define VAL_1BYTE_CHAN16f 58255
#define VAL_1BYTE_CHAN17f 58256
#define VAL_1BYTE_CHAN18f 58257
#define VAL_1BYTE_CHAN19f 58258
#define VAL_1BYTE_CHAN1Af 58259
#define VAL_1BYTE_CHAN1Bf 58260
#define VAL_1BYTE_CHAN1Cf 58261
#define VAL_1BYTE_CHAN1Df 58262
#define VAL_1BYTE_CHAN1Ef 58263
#define VAL_1BYTE_CHAN1Ff 58264
#define VAL_1BYTE_CHAN20f 58265
#define VAL_1BYTE_CHAN21f 58266
#define VAL_1BYTE_CHAN22f 58267
#define VAL_1BYTE_CHAN23f 58268
#define VAL_1BYTE_CHAN24f 58269
#define VAL_1BYTE_CHAN25f 58270
#define VAL_1BYTE_CHAN26f 58271
#define VAL_1BYTE_CHAN27f 58272
#define VAL_1BYTE_CHAN28f 58273
#define VAL_1BYTE_CHAN29f 58274
#define VAL_1BYTE_CHAN2Af 58275
#define VAL_1BYTE_CHAN2Bf 58276
#define VAL_1BYTE_CHAN2Cf 58277
#define VAL_1BYTE_CHAN2Df 58278
#define VAL_1BYTE_CHAN2Ef 58279
#define VAL_1BYTE_CHAN2Ff 58280
#define VAL_1BYTE_CHAN30f 58281
#define VAL_1BYTE_CHAN31f 58282
#define VAL_1BYTE_CHAN32f 58283
#define VAL_1BYTE_CHAN33f 58284
#define VAL_1BYTE_CHAN34f 58285
#define VAL_1BYTE_CHAN35f 58286
#define VAL_1BYTE_CHAN36f 58287
#define VAL_1BYTE_CHAN37f 58288
#define VAL_1BYTE_CHAN38f 58289
#define VAL_1BYTE_CHAN39f 58290
#define VAL_1BYTE_CHAN3Af 58291
#define VAL_1BYTE_CHAN3Bf 58292
#define VAL_1BYTE_CHAN3Cf 58293
#define VAL_1BYTE_CHAN3Df 58294
#define VAL_1BYTE_CHAN3Ef 58295
#define VAL_1BYTE_CHAN3Ff 58296
#define VAL_1BYTE_CHAN40f 58297
#define VAL_1BYTE_CHAN41f 58298
#define VAL_1BYTE_CHAN42f 58299
#define VAL_1BYTE_CHAN43f 58300
#define VAL_1BYTE_CHAN44f 58301
#define VAL_1BYTE_CHAN45f 58302
#define VAL_1BYTE_CHAN46f 58303
#define VAL_1BYTE_CHAN47f 58304
#define VAL_1BYTE_CHAN48f 58305
#define VAL_1BYTE_CHAN49f 58306
#define VAL_1BYTE_CHAN4Af 58307
#define VAL_1BYTE_CHAN4Bf 58308
#define VAL_1BYTE_CHAN4Cf 58309
#define VAL_1BYTE_CHAN4Df 58310
#define VAL_1BYTE_CHAN4Ef 58311
#define VAL_1BYTE_CHAN4Ff 58312
#define VAL_1BYTE_CHAN50f 58313
#define VAL_1BYTE_CHAN51f 58314
#define VAL_1BYTE_CHAN52f 58315
#define VAL_1BYTE_CHAN53f 58316
#define VAL_1BYTE_CHAN54f 58317
#define VAL_1BYTE_CHAN55f 58318
#define VAL_1BYTE_CHAN56f 58319
#define VAL_1BYTE_CHAN57f 58320
#define VAL_1BYTE_CHAN58f 58321
#define VAL_1BYTE_CHAN59f 58322
#define VAL_1BYTE_CHAN5Af 58323
#define VAL_1BYTE_CHAN5Bf 58324
#define VAL_1BYTE_CHAN5Cf 58325
#define VAL_1BYTE_CHAN5Df 58326
#define VAL_1BYTE_CHAN5Ef 58327
#define VAL_1BYTE_CHAN5Ff 58328
#define VAL_1BYTE_CHAN60f 58329
#define VAL_1BYTE_CHAN61f 58330
#define VAL_1BYTE_CHAN62f 58331
#define VAL_1BYTE_CHAN63f 58332
#define VAL_1BYTE_CHAN64f 58333
#define VAL_1BYTE_CHAN65f 58334
#define VAL_1BYTE_CHAN66f 58335
#define VAL_1BYTE_CHAN67f 58336
#define VAL_1BYTE_CHAN68f 58337
#define VAL_1BYTE_CHAN69f 58338
#define VAL_1BYTE_CHAN6Af 58339
#define VAL_1BYTE_CHAN6Bf 58340
#define VAL_1BYTE_CHAN6Cf 58341
#define VAL_1BYTE_CHAN6Df 58342
#define VAL_1BYTE_CHAN6Ef 58343
#define VAL_1BYTE_CHAN6Ff 58344
#define VAL_1BYTE_CHAN70f 58345
#define VAL_1BYTE_CHAN71f 58346
#define VAL_1BYTE_CHAN72f 58347
#define VAL_1BYTE_CHAN73f 58348
#define VAL_1BYTE_CHAN74f 58349
#define VAL_1BYTE_CHAN75f 58350
#define VAL_1BYTE_CHAN76f 58351
#define VAL_1BYTE_CHAN77f 58352
#define VAL_1BYTE_CHAN78f 58353
#define VAL_1BYTE_CHAN79f 58354
#define VAL_1BYTE_CHAN7Af 58355
#define VAL_1BYTE_CHAN7Bf 58356
#define VAL_1BYTE_CHAN7Cf 58357
#define VAL_1BYTE_CHAN7Df 58358
#define VAL_1BYTE_CHAN7Ef 58359
#define VAL_1BYTE_CHAN7Ff 58360
#define VAL_1BYTE_CHAN80f 58361
#define VAL_1BYTE_CHAN81f 58362
#define VAL_1BYTE_CHAN82f 58363
#define VAL_1BYTE_CHAN83f 58364
#define VAL_1BYTE_CHAN84f 58365
#define VAL_1BYTE_CHAN85f 58366
#define VAL_1BYTE_CHAN86f 58367
#define VAL_1BYTE_CHAN87f 58368
#define VAL_1BYTE_CHAN88f 58369
#define VAL_1BYTE_CHAN89f 58370
#define VAL_1BYTE_CHAN8Af 58371
#define VAL_1BYTE_CHAN8Bf 58372
#define VAL_1BYTE_CHAN8Cf 58373
#define VAL_1BYTE_CHAN8Df 58374
#define VAL_1BYTE_CHAN8Ef 58375
#define VAL_1BYTE_CHAN8Ff 58376
#define VAL_1BYTE_CHAN90f 58377
#define VAL_1BYTE_CHAN91f 58378
#define VAL_1BYTE_CHAN92f 58379
#define VAL_1BYTE_CHAN93f 58380
#define VAL_1BYTE_CHAN94f 58381
#define VAL_1BYTE_CHAN95f 58382
#define VAL_1BYTE_CHAN96f 58383
#define VAL_1BYTE_CHAN97f 58384
#define VAL_1BYTE_CHAN98f 58385
#define VAL_1BYTE_CHAN99f 58386
#define VAL_1BYTE_CHAN9Af 58387
#define VAL_1BYTE_CHAN9Bf 58388
#define VAL_1BYTE_CHAN9Cf 58389
#define VAL_1BYTE_CHAN9Df 58390
#define VAL_1BYTE_CHAN9Ef 58391
#define VAL_1BYTE_CHAN9Ff 58392
#define VAL_1BYTE_CHANA0f 58393
#define VAL_1BYTE_CHANA1f 58394
#define VAL_1BYTE_CHANA2f 58395
#define VAL_1BYTE_CHANA3f 58396
#define VAL_1BYTE_CHANA4f 58397
#define VAL_1BYTE_CHANA5f 58398
#define VAL_1BYTE_CHANA6f 58399
#define VAL_1BYTE_CHANA7f 58400
#define VAL_1BYTE_CHANA8f 58401
#define VAL_1BYTE_CHANA9f 58402
#define VAL_1BYTE_CHANAAf 58403
#define VAL_1BYTE_CHANABf 58404
#define VAL_1BYTE_CHANACf 58405
#define VAL_1BYTE_CHANADf 58406
#define VAL_1BYTE_CHANAEf 58407
#define VAL_1BYTE_CHANAFf 58408
#define VAL_1BYTE_CHANB0f 58409
#define VAL_1BYTE_CHANB1f 58410
#define VAL_1BYTE_CHANB2f 58411
#define VAL_1BYTE_CHANB3f 58412
#define VAL_1BYTE_CHANB4f 58413
#define VAL_1BYTE_CHANB5f 58414
#define VAL_1BYTE_CHANB6f 58415
#define VAL_1BYTE_CHANB7f 58416
#define VAL_1BYTE_CHANB8f 58417
#define VAL_1BYTE_CHANB9f 58418
#define VAL_1BYTE_CHANBAf 58419
#define VAL_1BYTE_CHANBBf 58420
#define VAL_1BYTE_CHANBCf 58421
#define VAL_1BYTE_CHANBDf 58422
#define VAL_1BYTE_CHANBEf 58423
#define VAL_1BYTE_CHANBFf 58424
#define VAL_1BYTE_CHANC0f 58425
#define VAL_1BYTE_CHANC1f 58426
#define VAL_1BYTE_CHANC2f 58427
#define VAL_1BYTE_CHANC3f 58428
#define VAL_1BYTE_CHANC4f 58429
#define VAL_1BYTE_CHANC5f 58430
#define VAL_1BYTE_CHANC6f 58431
#define VAL_1BYTE_CHANC7f 58432
#define VAL_1BYTE_CHANC8f 58433
#define VAL_1BYTE_CHANC9f 58434
#define VAL_1BYTE_CHANCAf 58435
#define VAL_1BYTE_CHANCBf 58436
#define VAL_1BYTE_CHANCCf 58437
#define VAL_1BYTE_CHANCDf 58438
#define VAL_1BYTE_CHANCEf 58439
#define VAL_1BYTE_CHANCFf 58440
#define VAL_1BYTE_CHAND0f 58441
#define VAL_1BYTE_CHAND1f 58442
#define VAL_1BYTE_CHAND2f 58443
#define VAL_1BYTE_CHAND3f 58444
#define VAL_1BYTE_CHAND4f 58445
#define VAL_1BYTE_CHAND5f 58446
#define VAL_1BYTE_CHAND6f 58447
#define VAL_1BYTE_CHAND7f 58448
#define VAL_1BYTE_CHAND8f 58449
#define VAL_1BYTE_CHAND9f 58450
#define VAL_1BYTE_CHANDAf 58451
#define VAL_1BYTE_CHANDBf 58452
#define VAL_1BYTE_CHANDCf 58453
#define VAL_1BYTE_CHANDDf 58454
#define VAL_1BYTE_CHANDEf 58455
#define VAL_1BYTE_CHANDFf 58456
#define VAL_1BYTE_CHANE0f 58457
#define VAL_1BYTE_CHANE1f 58458
#define VAL_1BYTE_CHANE2f 58459
#define VAL_1BYTE_CHANE3f 58460
#define VAL_1BYTE_CHANE4f 58461
#define VAL_1BYTE_CHANE5f 58462
#define VAL_1BYTE_CHANE6f 58463
#define VAL_1BYTE_CHANE7f 58464
#define VAL_1BYTE_CHANE8f 58465
#define VAL_1BYTE_CHANE9f 58466
#define VAL_1BYTE_CHANEAf 58467
#define VAL_1BYTE_CHANEBf 58468
#define VAL_1BYTE_CHANECf 58469
#define VAL_1BYTE_CHANEDf 58470
#define VAL_1BYTE_CHANEEf 58471
#define VAL_1BYTE_CHANEFf 58472
#define VAL_1BYTE_CHANF0f 58473
#define VAL_1BYTE_CHANF1f 58474
#define VAL_1BYTE_CHANF2f 58475
#define VAL_1BYTE_CHANF3f 58476
#define VAL_1BYTE_CHANF4f 58477
#define VAL_1BYTE_CHANF5f 58478
#define VAL_1BYTE_CHANF6f 58479
#define VAL_1BYTE_CHANF7f 58480
#define VAL_1BYTE_CHANF8f 58481
#define VAL_1BYTE_CHANF9f 58482
#define VAL_1BYTE_CHANFAf 58483
#define VAL_1BYTE_CHANFBf 58484
#define VAL_1BYTE_CHANFCf 58485
#define VAL_1BYTE_CHANFDf 58486
#define VAL_1BYTE_CHANFEf 58487
#define VAL_1BYTE_CHANFFf 58488
#define VAL_2BYTE_CHAN00f 58489
#define VAL_2BYTE_CHAN01f 58490
#define VAL_2BYTE_CHAN02f 58491
#define VAL_2BYTE_CHAN03f 58492
#define VAL_2BYTE_CHAN04f 58493
#define VAL_2BYTE_CHAN05f 58494
#define VAL_2BYTE_CHAN06f 58495
#define VAL_2BYTE_CHAN07f 58496
#define VAL_2BYTE_CHAN08f 58497
#define VAL_2BYTE_CHAN09f 58498
#define VAL_2BYTE_CHAN0Af 58499
#define VAL_2BYTE_CHAN0Bf 58500
#define VAL_2BYTE_CHAN0Cf 58501
#define VAL_2BYTE_CHAN0Df 58502
#define VAL_2BYTE_CHAN0Ef 58503
#define VAL_2BYTE_CHAN0Ff 58504
#define VAL_2BYTE_CHAN10f 58505
#define VAL_2BYTE_CHAN11f 58506
#define VAL_2BYTE_CHAN12f 58507
#define VAL_2BYTE_CHAN13f 58508
#define VAL_2BYTE_CHAN14f 58509
#define VAL_2BYTE_CHAN15f 58510
#define VAL_2BYTE_CHAN16f 58511
#define VAL_2BYTE_CHAN17f 58512
#define VAL_2BYTE_CHAN18f 58513
#define VAL_2BYTE_CHAN19f 58514
#define VAL_2BYTE_CHAN1Af 58515
#define VAL_2BYTE_CHAN1Bf 58516
#define VAL_2BYTE_CHAN1Cf 58517
#define VAL_2BYTE_CHAN1Df 58518
#define VAL_2BYTE_CHAN1Ef 58519
#define VAL_2BYTE_CHAN1Ff 58520
#define VAL_2BYTE_CHAN20f 58521
#define VAL_2BYTE_CHAN21f 58522
#define VAL_2BYTE_CHAN22f 58523
#define VAL_2BYTE_CHAN23f 58524
#define VAL_2BYTE_CHAN24f 58525
#define VAL_2BYTE_CHAN25f 58526
#define VAL_2BYTE_CHAN26f 58527
#define VAL_2BYTE_CHAN27f 58528
#define VAL_2BYTE_CHAN28f 58529
#define VAL_2BYTE_CHAN29f 58530
#define VAL_2BYTE_CHAN2Af 58531
#define VAL_2BYTE_CHAN2Bf 58532
#define VAL_2BYTE_CHAN2Cf 58533
#define VAL_2BYTE_CHAN2Df 58534
#define VAL_2BYTE_CHAN2Ef 58535
#define VAL_2BYTE_CHAN2Ff 58536
#define VAL_2BYTE_CHAN30f 58537
#define VAL_2BYTE_CHAN31f 58538
#define VAL_2BYTE_CHAN32f 58539
#define VAL_2BYTE_CHAN33f 58540
#define VAL_2BYTE_CHAN34f 58541
#define VAL_2BYTE_CHAN35f 58542
#define VAL_2BYTE_CHAN36f 58543
#define VAL_2BYTE_CHAN37f 58544
#define VAL_2BYTE_CHAN38f 58545
#define VAL_2BYTE_CHAN39f 58546
#define VAL_2BYTE_CHAN3Af 58547
#define VAL_2BYTE_CHAN3Bf 58548
#define VAL_2BYTE_CHAN3Cf 58549
#define VAL_2BYTE_CHAN3Df 58550
#define VAL_2BYTE_CHAN3Ef 58551
#define VAL_2BYTE_CHAN3Ff 58552
#define VAL_2BYTE_CHAN40f 58553
#define VAL_2BYTE_CHAN41f 58554
#define VAL_2BYTE_CHAN42f 58555
#define VAL_2BYTE_CHAN43f 58556
#define VAL_2BYTE_CHAN44f 58557
#define VAL_2BYTE_CHAN45f 58558
#define VAL_2BYTE_CHAN46f 58559
#define VAL_2BYTE_CHAN47f 58560
#define VAL_2BYTE_CHAN48f 58561
#define VAL_2BYTE_CHAN49f 58562
#define VAL_2BYTE_CHAN4Af 58563
#define VAL_2BYTE_CHAN4Bf 58564
#define VAL_2BYTE_CHAN4Cf 58565
#define VAL_2BYTE_CHAN4Df 58566
#define VAL_2BYTE_CHAN4Ef 58567
#define VAL_2BYTE_CHAN4Ff 58568
#define VAL_2BYTE_CHAN50f 58569
#define VAL_2BYTE_CHAN51f 58570
#define VAL_2BYTE_CHAN52f 58571
#define VAL_2BYTE_CHAN53f 58572
#define VAL_2BYTE_CHAN54f 58573
#define VAL_2BYTE_CHAN55f 58574
#define VAL_2BYTE_CHAN56f 58575
#define VAL_2BYTE_CHAN57f 58576
#define VAL_2BYTE_CHAN58f 58577
#define VAL_2BYTE_CHAN59f 58578
#define VAL_2BYTE_CHAN5Af 58579
#define VAL_2BYTE_CHAN5Bf 58580
#define VAL_2BYTE_CHAN5Cf 58581
#define VAL_2BYTE_CHAN5Df 58582
#define VAL_2BYTE_CHAN5Ef 58583
#define VAL_2BYTE_CHAN5Ff 58584
#define VAL_2BYTE_CHAN60f 58585
#define VAL_2BYTE_CHAN61f 58586
#define VAL_2BYTE_CHAN62f 58587
#define VAL_2BYTE_CHAN63f 58588
#define VAL_2BYTE_CHAN64f 58589
#define VAL_2BYTE_CHAN65f 58590
#define VAL_2BYTE_CHAN66f 58591
#define VAL_2BYTE_CHAN67f 58592
#define VAL_2BYTE_CHAN68f 58593
#define VAL_2BYTE_CHAN69f 58594
#define VAL_2BYTE_CHAN6Af 58595
#define VAL_2BYTE_CHAN6Bf 58596
#define VAL_2BYTE_CHAN6Cf 58597
#define VAL_2BYTE_CHAN6Df 58598
#define VAL_2BYTE_CHAN6Ef 58599
#define VAL_2BYTE_CHAN6Ff 58600
#define VAL_2BYTE_CHAN70f 58601
#define VAL_2BYTE_CHAN71f 58602
#define VAL_2BYTE_CHAN72f 58603
#define VAL_2BYTE_CHAN73f 58604
#define VAL_2BYTE_CHAN74f 58605
#define VAL_2BYTE_CHAN75f 58606
#define VAL_2BYTE_CHAN76f 58607
#define VAL_2BYTE_CHAN77f 58608
#define VAL_2BYTE_CHAN78f 58609
#define VAL_2BYTE_CHAN79f 58610
#define VAL_2BYTE_CHAN7Af 58611
#define VAL_2BYTE_CHAN7Bf 58612
#define VAL_2BYTE_CHAN7Cf 58613
#define VAL_2BYTE_CHAN7Df 58614
#define VAL_2BYTE_CHAN7Ef 58615
#define VAL_2BYTE_CHAN7Ff 58616
#define VAL_2BYTE_CHAN80f 58617
#define VAL_2BYTE_CHAN81f 58618
#define VAL_2BYTE_CHAN82f 58619
#define VAL_2BYTE_CHAN83f 58620
#define VAL_2BYTE_CHAN84f 58621
#define VAL_2BYTE_CHAN85f 58622
#define VAL_2BYTE_CHAN86f 58623
#define VAL_2BYTE_CHAN87f 58624
#define VAL_2BYTE_CHAN88f 58625
#define VAL_2BYTE_CHAN89f 58626
#define VAL_2BYTE_CHAN8Af 58627
#define VAL_2BYTE_CHAN8Bf 58628
#define VAL_2BYTE_CHAN8Cf 58629
#define VAL_2BYTE_CHAN8Df 58630
#define VAL_2BYTE_CHAN8Ef 58631
#define VAL_2BYTE_CHAN8Ff 58632
#define VAL_2BYTE_CHAN90f 58633
#define VAL_2BYTE_CHAN91f 58634
#define VAL_2BYTE_CHAN92f 58635
#define VAL_2BYTE_CHAN93f 58636
#define VAL_2BYTE_CHAN94f 58637
#define VAL_2BYTE_CHAN95f 58638
#define VAL_2BYTE_CHAN96f 58639
#define VAL_2BYTE_CHAN97f 58640
#define VAL_2BYTE_CHAN98f 58641
#define VAL_2BYTE_CHAN99f 58642
#define VAL_2BYTE_CHAN9Af 58643
#define VAL_2BYTE_CHAN9Bf 58644
#define VAL_2BYTE_CHAN9Cf 58645
#define VAL_2BYTE_CHAN9Df 58646
#define VAL_2BYTE_CHAN9Ef 58647
#define VAL_2BYTE_CHAN9Ff 58648
#define VAL_2BYTE_CHANA0f 58649
#define VAL_2BYTE_CHANA1f 58650
#define VAL_2BYTE_CHANA2f 58651
#define VAL_2BYTE_CHANA3f 58652
#define VAL_2BYTE_CHANA4f 58653
#define VAL_2BYTE_CHANA5f 58654
#define VAL_2BYTE_CHANA6f 58655
#define VAL_2BYTE_CHANA7f 58656
#define VAL_2BYTE_CHANA8f 58657
#define VAL_2BYTE_CHANA9f 58658
#define VAL_2BYTE_CHANAAf 58659
#define VAL_2BYTE_CHANABf 58660
#define VAL_2BYTE_CHANACf 58661
#define VAL_2BYTE_CHANADf 58662
#define VAL_2BYTE_CHANAEf 58663
#define VAL_2BYTE_CHANAFf 58664
#define VAL_2BYTE_CHANB0f 58665
#define VAL_2BYTE_CHANB1f 58666
#define VAL_2BYTE_CHANB2f 58667
#define VAL_2BYTE_CHANB3f 58668
#define VAL_2BYTE_CHANB4f 58669
#define VAL_2BYTE_CHANB5f 58670
#define VAL_2BYTE_CHANB6f 58671
#define VAL_2BYTE_CHANB7f 58672
#define VAL_2BYTE_CHANB8f 58673
#define VAL_2BYTE_CHANB9f 58674
#define VAL_2BYTE_CHANBAf 58675
#define VAL_2BYTE_CHANBBf 58676
#define VAL_2BYTE_CHANBCf 58677
#define VAL_2BYTE_CHANBDf 58678
#define VAL_2BYTE_CHANBEf 58679
#define VAL_2BYTE_CHANBFf 58680
#define VAL_2BYTE_CHANC0f 58681
#define VAL_2BYTE_CHANC1f 58682
#define VAL_2BYTE_CHANC2f 58683
#define VAL_2BYTE_CHANC3f 58684
#define VAL_2BYTE_CHANC4f 58685
#define VAL_2BYTE_CHANC5f 58686
#define VAL_2BYTE_CHANC6f 58687
#define VAL_2BYTE_CHANC7f 58688
#define VAL_2BYTE_CHANC8f 58689
#define VAL_2BYTE_CHANC9f 58690
#define VAL_2BYTE_CHANCAf 58691
#define VAL_2BYTE_CHANCBf 58692
#define VAL_2BYTE_CHANCCf 58693
#define VAL_2BYTE_CHANCDf 58694
#define VAL_2BYTE_CHANCEf 58695
#define VAL_2BYTE_CHANCFf 58696
#define VAL_2BYTE_CHAND0f 58697
#define VAL_2BYTE_CHAND1f 58698
#define VAL_2BYTE_CHAND2f 58699
#define VAL_2BYTE_CHAND3f 58700
#define VAL_2BYTE_CHAND4f 58701
#define VAL_2BYTE_CHAND5f 58702
#define VAL_2BYTE_CHAND6f 58703
#define VAL_2BYTE_CHAND7f 58704
#define VAL_2BYTE_CHAND8f 58705
#define VAL_2BYTE_CHAND9f 58706
#define VAL_2BYTE_CHANDAf 58707
#define VAL_2BYTE_CHANDBf 58708
#define VAL_2BYTE_CHANDCf 58709
#define VAL_2BYTE_CHANDDf 58710
#define VAL_2BYTE_CHANDEf 58711
#define VAL_2BYTE_CHANDFf 58712
#define VAL_2BYTE_CHANE0f 58713
#define VAL_2BYTE_CHANE1f 58714
#define VAL_2BYTE_CHANE2f 58715
#define VAL_2BYTE_CHANE3f 58716
#define VAL_2BYTE_CHANE4f 58717
#define VAL_2BYTE_CHANE5f 58718
#define VAL_2BYTE_CHANE6f 58719
#define VAL_2BYTE_CHANE7f 58720
#define VAL_2BYTE_CHANE8f 58721
#define VAL_2BYTE_CHANE9f 58722
#define VAL_2BYTE_CHANEAf 58723
#define VAL_2BYTE_CHANEBf 58724
#define VAL_2BYTE_CHANECf 58725
#define VAL_2BYTE_CHANEDf 58726
#define VAL_2BYTE_CHANEEf 58727
#define VAL_2BYTE_CHANEFf 58728
#define VAL_2BYTE_CHANF0f 58729
#define VAL_2BYTE_CHANF1f 58730
#define VAL_2BYTE_CHANF2f 58731
#define VAL_2BYTE_CHANF3f 58732
#define VAL_2BYTE_CHANF4f 58733
#define VAL_2BYTE_CHANF5f 58734
#define VAL_2BYTE_CHANF6f 58735
#define VAL_2BYTE_CHANF7f 58736
#define VAL_2BYTE_CHANF8f 58737
#define VAL_2BYTE_CHANF9f 58738
#define VAL_2BYTE_CHANFAf 58739
#define VAL_2BYTE_CHANFBf 58740
#define VAL_2BYTE_CHANFCf 58741
#define VAL_2BYTE_CHANFDf 58742
#define VAL_2BYTE_CHANFEf 58743
#define VAL_2BYTE_CHANFFf 58744
#define VAL_4BYTE_CHAN00f 58745
#define VAL_4BYTE_CHAN01f 58746
#define VAL_4BYTE_CHAN02f 58747
#define VAL_4BYTE_CHAN03f 58748
#define VAL_4BYTE_CHAN04f 58749
#define VAL_4BYTE_CHAN05f 58750
#define VAL_4BYTE_CHAN06f 58751
#define VAL_4BYTE_CHAN07f 58752
#define VAL_4BYTE_CHAN08f 58753
#define VAL_4BYTE_CHAN09f 58754
#define VAL_4BYTE_CHAN0Af 58755
#define VAL_4BYTE_CHAN0Bf 58756
#define VAL_4BYTE_CHAN0Cf 58757
#define VAL_4BYTE_CHAN0Df 58758
#define VAL_4BYTE_CHAN0Ef 58759
#define VAL_4BYTE_CHAN0Ff 58760
#define VAL_4BYTE_CHAN10f 58761
#define VAL_4BYTE_CHAN11f 58762
#define VAL_4BYTE_CHAN12f 58763
#define VAL_4BYTE_CHAN13f 58764
#define VAL_4BYTE_CHAN14f 58765
#define VAL_4BYTE_CHAN15f 58766
#define VAL_4BYTE_CHAN16f 58767
#define VAL_4BYTE_CHAN17f 58768
#define VAL_4BYTE_CHAN18f 58769
#define VAL_4BYTE_CHAN19f 58770
#define VAL_4BYTE_CHAN1Af 58771
#define VAL_4BYTE_CHAN1Bf 58772
#define VAL_4BYTE_CHAN1Cf 58773
#define VAL_4BYTE_CHAN1Df 58774
#define VAL_4BYTE_CHAN1Ef 58775
#define VAL_4BYTE_CHAN1Ff 58776
#define VAL_4BYTE_CHAN20f 58777
#define VAL_4BYTE_CHAN21f 58778
#define VAL_4BYTE_CHAN22f 58779
#define VAL_4BYTE_CHAN23f 58780
#define VAL_4BYTE_CHAN24f 58781
#define VAL_4BYTE_CHAN25f 58782
#define VAL_4BYTE_CHAN26f 58783
#define VAL_4BYTE_CHAN27f 58784
#define VAL_4BYTE_CHAN28f 58785
#define VAL_4BYTE_CHAN29f 58786
#define VAL_4BYTE_CHAN2Af 58787
#define VAL_4BYTE_CHAN2Bf 58788
#define VAL_4BYTE_CHAN2Cf 58789
#define VAL_4BYTE_CHAN2Df 58790
#define VAL_4BYTE_CHAN2Ef 58791
#define VAL_4BYTE_CHAN2Ff 58792
#define VAL_4BYTE_CHAN30f 58793
#define VAL_4BYTE_CHAN31f 58794
#define VAL_4BYTE_CHAN32f 58795
#define VAL_4BYTE_CHAN33f 58796
#define VAL_4BYTE_CHAN34f 58797
#define VAL_4BYTE_CHAN35f 58798
#define VAL_4BYTE_CHAN36f 58799
#define VAL_4BYTE_CHAN37f 58800
#define VAL_4BYTE_CHAN38f 58801
#define VAL_4BYTE_CHAN39f 58802
#define VAL_4BYTE_CHAN3Af 58803
#define VAL_4BYTE_CHAN3Bf 58804
#define VAL_4BYTE_CHAN3Cf 58805
#define VAL_4BYTE_CHAN3Df 58806
#define VAL_4BYTE_CHAN3Ef 58807
#define VAL_4BYTE_CHAN3Ff 58808
#define VAL_4BYTE_CHAN40f 58809
#define VAL_4BYTE_CHAN41f 58810
#define VAL_4BYTE_CHAN42f 58811
#define VAL_4BYTE_CHAN43f 58812
#define VAL_4BYTE_CHAN44f 58813
#define VAL_4BYTE_CHAN45f 58814
#define VAL_4BYTE_CHAN46f 58815
#define VAL_4BYTE_CHAN47f 58816
#define VAL_4BYTE_CHAN48f 58817
#define VAL_4BYTE_CHAN49f 58818
#define VAL_4BYTE_CHAN4Af 58819
#define VAL_4BYTE_CHAN4Bf 58820
#define VAL_4BYTE_CHAN4Cf 58821
#define VAL_4BYTE_CHAN4Df 58822
#define VAL_4BYTE_CHAN4Ef 58823
#define VAL_4BYTE_CHAN4Ff 58824
#define VAL_4BYTE_CHAN50f 58825
#define VAL_4BYTE_CHAN51f 58826
#define VAL_4BYTE_CHAN52f 58827
#define VAL_4BYTE_CHAN53f 58828
#define VAL_4BYTE_CHAN54f 58829
#define VAL_4BYTE_CHAN55f 58830
#define VAL_4BYTE_CHAN56f 58831
#define VAL_4BYTE_CHAN57f 58832
#define VAL_4BYTE_CHAN58f 58833
#define VAL_4BYTE_CHAN59f 58834
#define VAL_4BYTE_CHAN5Af 58835
#define VAL_4BYTE_CHAN5Bf 58836
#define VAL_4BYTE_CHAN5Cf 58837
#define VAL_4BYTE_CHAN5Df 58838
#define VAL_4BYTE_CHAN5Ef 58839
#define VAL_4BYTE_CHAN5Ff 58840
#define VAL_4BYTE_CHAN60f 58841
#define VAL_4BYTE_CHAN61f 58842
#define VAL_4BYTE_CHAN62f 58843
#define VAL_4BYTE_CHAN63f 58844
#define VAL_4BYTE_CHAN64f 58845
#define VAL_4BYTE_CHAN65f 58846
#define VAL_4BYTE_CHAN66f 58847
#define VAL_4BYTE_CHAN67f 58848
#define VAL_4BYTE_CHAN68f 58849
#define VAL_4BYTE_CHAN69f 58850
#define VAL_4BYTE_CHAN6Af 58851
#define VAL_4BYTE_CHAN6Bf 58852
#define VAL_4BYTE_CHAN6Cf 58853
#define VAL_4BYTE_CHAN6Df 58854
#define VAL_4BYTE_CHAN6Ef 58855
#define VAL_4BYTE_CHAN6Ff 58856
#define VAL_4BYTE_CHAN70f 58857
#define VAL_4BYTE_CHAN71f 58858
#define VAL_4BYTE_CHAN72f 58859
#define VAL_4BYTE_CHAN73f 58860
#define VAL_4BYTE_CHAN74f 58861
#define VAL_4BYTE_CHAN75f 58862
#define VAL_4BYTE_CHAN76f 58863
#define VAL_4BYTE_CHAN77f 58864
#define VAL_4BYTE_CHAN78f 58865
#define VAL_4BYTE_CHAN79f 58866
#define VAL_4BYTE_CHAN7Af 58867
#define VAL_4BYTE_CHAN7Bf 58868
#define VAL_4BYTE_CHAN7Cf 58869
#define VAL_4BYTE_CHAN7Df 58870
#define VAL_4BYTE_CHAN7Ef 58871
#define VAL_4BYTE_CHAN7Ff 58872
#define VAL_4BYTE_CHAN80f 58873
#define VAL_4BYTE_CHAN81f 58874
#define VAL_4BYTE_CHAN82f 58875
#define VAL_4BYTE_CHAN83f 58876
#define VAL_4BYTE_CHAN84f 58877
#define VAL_4BYTE_CHAN85f 58878
#define VAL_4BYTE_CHAN86f 58879
#define VAL_4BYTE_CHAN87f 58880
#define VAL_4BYTE_CHAN88f 58881
#define VAL_4BYTE_CHAN89f 58882
#define VAL_4BYTE_CHAN8Af 58883
#define VAL_4BYTE_CHAN8Bf 58884
#define VAL_4BYTE_CHAN8Cf 58885
#define VAL_4BYTE_CHAN8Df 58886
#define VAL_4BYTE_CHAN8Ef 58887
#define VAL_4BYTE_CHAN8Ff 58888
#define VAL_4BYTE_CHAN90f 58889
#define VAL_4BYTE_CHAN91f 58890
#define VAL_4BYTE_CHAN92f 58891
#define VAL_4BYTE_CHAN93f 58892
#define VAL_4BYTE_CHAN94f 58893
#define VAL_4BYTE_CHAN95f 58894
#define VAL_4BYTE_CHAN96f 58895
#define VAL_4BYTE_CHAN97f 58896
#define VAL_4BYTE_CHAN98f 58897
#define VAL_4BYTE_CHAN99f 58898
#define VAL_4BYTE_CHAN9Af 58899
#define VAL_4BYTE_CHAN9Bf 58900
#define VAL_4BYTE_CHAN9Cf 58901
#define VAL_4BYTE_CHAN9Df 58902
#define VAL_4BYTE_CHAN9Ef 58903
#define VAL_4BYTE_CHAN9Ff 58904
#define VAL_4BYTE_CHANA0f 58905
#define VAL_4BYTE_CHANA1f 58906
#define VAL_4BYTE_CHANA2f 58907
#define VAL_4BYTE_CHANA3f 58908
#define VAL_4BYTE_CHANA4f 58909
#define VAL_4BYTE_CHANA5f 58910
#define VAL_4BYTE_CHANA6f 58911
#define VAL_4BYTE_CHANA7f 58912
#define VAL_4BYTE_CHANA8f 58913
#define VAL_4BYTE_CHANA9f 58914
#define VAL_4BYTE_CHANAAf 58915
#define VAL_4BYTE_CHANABf 58916
#define VAL_4BYTE_CHANACf 58917
#define VAL_4BYTE_CHANADf 58918
#define VAL_4BYTE_CHANAEf 58919
#define VAL_4BYTE_CHANAFf 58920
#define VAL_4BYTE_CHANB0f 58921
#define VAL_4BYTE_CHANB1f 58922
#define VAL_4BYTE_CHANB2f 58923
#define VAL_4BYTE_CHANB3f 58924
#define VAL_4BYTE_CHANB4f 58925
#define VAL_4BYTE_CHANB5f 58926
#define VAL_4BYTE_CHANB6f 58927
#define VAL_4BYTE_CHANB7f 58928
#define VAL_4BYTE_CHANB8f 58929
#define VAL_4BYTE_CHANB9f 58930
#define VAL_4BYTE_CHANBAf 58931
#define VAL_4BYTE_CHANBBf 58932
#define VAL_4BYTE_CHANBCf 58933
#define VAL_4BYTE_CHANBDf 58934
#define VAL_4BYTE_CHANBEf 58935
#define VAL_4BYTE_CHANBFf 58936
#define VAL_4BYTE_CHANC0f 58937
#define VAL_4BYTE_CHANC1f 58938
#define VAL_4BYTE_CHANC2f 58939
#define VAL_4BYTE_CHANC3f 58940
#define VAL_4BYTE_CHANC4f 58941
#define VAL_4BYTE_CHANC5f 58942
#define VAL_4BYTE_CHANC6f 58943
#define VAL_4BYTE_CHANC7f 58944
#define VAL_4BYTE_CHANC8f 58945
#define VAL_4BYTE_CHANC9f 58946
#define VAL_4BYTE_CHANCAf 58947
#define VAL_4BYTE_CHANCBf 58948
#define VAL_4BYTE_CHANCCf 58949
#define VAL_4BYTE_CHANCDf 58950
#define VAL_4BYTE_CHANCEf 58951
#define VAL_4BYTE_CHANCFf 58952
#define VAL_4BYTE_CHAND0f 58953
#define VAL_4BYTE_CHAND1f 58954
#define VAL_4BYTE_CHAND2f 58955
#define VAL_4BYTE_CHAND3f 58956
#define VAL_4BYTE_CHAND4f 58957
#define VAL_4BYTE_CHAND5f 58958
#define VAL_4BYTE_CHAND6f 58959
#define VAL_4BYTE_CHAND7f 58960
#define VAL_4BYTE_CHAND8f 58961
#define VAL_4BYTE_CHAND9f 58962
#define VAL_4BYTE_CHANDAf 58963
#define VAL_4BYTE_CHANDBf 58964
#define VAL_4BYTE_CHANDCf 58965
#define VAL_4BYTE_CHANDDf 58966
#define VAL_4BYTE_CHANDEf 58967
#define VAL_4BYTE_CHANDFf 58968
#define VAL_4BYTE_CHANE0f 58969
#define VAL_4BYTE_CHANE1f 58970
#define VAL_4BYTE_CHANE2f 58971
#define VAL_4BYTE_CHANE3f 58972
#define VAL_4BYTE_CHANE4f 58973
#define VAL_4BYTE_CHANE5f 58974
#define VAL_4BYTE_CHANE6f 58975
#define VAL_4BYTE_CHANE7f 58976
#define VAL_4BYTE_CHANE8f 58977
#define VAL_4BYTE_CHANE9f 58978
#define VAL_4BYTE_CHANEAf 58979
#define VAL_4BYTE_CHANEBf 58980
#define VAL_4BYTE_CHANECf 58981
#define VAL_4BYTE_CHANEDf 58982
#define VAL_4BYTE_CHANEEf 58983
#define VAL_4BYTE_CHANEFf 58984
#define VAL_4BYTE_CHANF0f 58985
#define VAL_4BYTE_CHANF1f 58986
#define VAL_4BYTE_CHANF2f 58987
#define VAL_4BYTE_CHANF3f 58988
#define VAL_4BYTE_CHANF4f 58989
#define VAL_4BYTE_CHANF5f 58990
#define VAL_4BYTE_CHANF6f 58991
#define VAL_4BYTE_CHANF7f 58992
#define VAL_4BYTE_CHANF8f 58993
#define VAL_4BYTE_CHANF9f 58994
#define VAL_4BYTE_CHANFAf 58995
#define VAL_4BYTE_CHANFBf 58996
#define VAL_4BYTE_CHANFCf 58997
#define VAL_4BYTE_CHANFDf 58998
#define VAL_4BYTE_CHANFEf 58999
#define VAL_4BYTE_CHANFFf 59000
#define VARIABLE_CREDITSf 59001
#define VARIABLE_MASKf 59002
#define VARIABLE_SHIFT_GT_63f 59003
#define VARIABLE_SHIFT_GT_63_DISINTf 59004
#define VARIABLE_VALUEf 59005
#define VARIANTf 59006
#define VAR_104M_ACTVSTSf 59007
#define VAR_156M_ACTVSTSf 59008
#define VAR_208M_ACTVSTSf 59009
#define VAR_52M_ACTVSTSf 59010
#define VBITf 59011
#define VBS_ILLEGAL_CONFIG_INTERRUPTf 59012
#define VBS_ILLEGAL_CONFIG_INTERRUPT_DISINTf 59013
#define VCDL_RX_BYPASSf 59014
#define VCDL_RX_OFFSETf 59015
#define VCDL_TX_BYPASSf 59016
#define VCDL_TX_OFFSETf 59017
#define VCOBYPASSf 59018
#define VCODIV2f 59019
#define VCODIV2_POSTf 59020
#define VCO_DIV2f 59021
#define VCO_DLYf 59022
#define VCO_DLY1f 59023
#define VCO_RNGf 59024
#define VC_AND_SWAP_INDEXf 59025
#define VC_ENf 59026
#define VC_LABELf 59027
#define VDf 59028
#define VDAC_DATAf 59029
#define VDAC_OUTPUT_BUFF_MODEf 59030
#define VDAC_PWR_UPf 59031
#define VDDO_VOLTSf 59032
#define VDDQf 59033
#define VECTOR_31_00f 59034
#define VECTOR_41_32f 59035
#define VECTOR_NUMf 59036
#define VERSIONf 59037
#define VERSION_CONTROLf 59038
#define VERSION_NUMf 59039
#define VERSION_NUM_CHECK_ENf 59040
#define VER_CHECK_CTRLf 59041
#define VFIf 59042
#define VFI_1_CORRUPT_ENf 59043
#define VFI_1_INTRf 59044
#define VFI_1_PARITY_ENf 59045
#define VFI_1_PAR_ENf 59046
#define VFI_1_PAR_ERRf 59047
#define VFI_1_PAR_INTRf 59048
#define VFI_1_PMf 59049
#define VFI_1_TMf 59050
#define VFI_CORRUPT_ENf 59051
#define VFI_INTRf 59052
#define VFI_MASKf 59053
#define VFI_PARITY_ENf 59054
#define VFI_PAR_ENf 59055
#define VFI_PAR_ERRf 59056
#define VFI_PMf 59057
#define VFI_PM0D0f 59058
#define VFI_PM0D1f 59059
#define VFI_RESERVEDf 59060
#define VFI_SHADOWf 59061
#define VFI_TMf 59062
#define VFI_TM0D0f 59063
#define VFI_TM0D1f 59064
#define VFI_VALIDf 59065
#define VFPf 59066
#define VFPDRf 59067
#define VFP_BITMAP_Af 59068
#define VFP_BITMAP_Bf 59069
#define VFP_CLASS_IDf 59070
#define VFP_CLASS_ID_Hf 59071
#define VFP_CLASS_ID_Lf 59072
#define VFP_DROP_CTRLf 59073
#define VFP_ENABLEf 59074
#define VFP_MATCHED_RULEf 59075
#define VFP_POLICY_PARITY_ENf 59076
#define VFP_POLICY_PAR_ERRf 59077
#define VFP_POLICY_TABLE_INTRf 59078
#define VFP_PORT_GROUP_IDf 59079
#define VFP_PRI_ACTION_FB2_MODEf 59080
#define VFP_VRF_IDf 59081
#define VFP_VRF_ID_RESEREDf 59082
#define VFP_VRF_ID_UNSEDf 59083
#define VIDf 59084
#define VID1f 59085
#define VID2f 59086
#define VIDBITMAPf 59087
#define VIDIPV4SUBNETENABLEf 59088
#define VIDPORTPROTOCOLENABLEf 59089
#define VIDVALIDf 59090
#define VID_IPV4_SUBNET_ENABLEf 59091
#define VID_PORT_PROTOCOL_ENABLEf 59092
#define VID_VALIDf 59093
#define VIEW_DATA_CONTROL_1f 59094
#define VIEW_DATA_EVENTf 59095
#define VIF__ASSOCIATED_DATAf 59096
#define VIF__CLASS_IDf 59097
#define VIF__CPUf 59098
#define VIF__CTAGf 59099
#define VIF__CVLANf 59100
#define VIF__DATAf 59101
#define VIF__DATA_Af 59102
#define VIF__DATA_Bf 59103
#define VIF__DESTINATIONf 59104
#define VIF__DEST_TYPEf 59105
#define VIF__DISABLE_VLAN_CHECKSf 59106
#define VIF__DST_CPUf 59107
#define VIF__DST_DISCARDf 59108
#define VIF__DST_VIFf 59109
#define VIF__DUMMYf 59110
#define VIF__DUMMY_0f 59111
#define VIF__DUMMY_1f 59112
#define VIF__DUMMY_INDEXf 59113
#define VIF__FLEX_CTR_BASE_COUNTER_IDXf 59114
#define VIF__FLEX_CTR_OFFSET_MODEf 59115
#define VIF__FLEX_CTR_POOL_NUMBERf 59116
#define VIF__GLPf 59117
#define VIF__HASH_LSBf 59118
#define VIF__ITAGf 59119
#define VIF__KEYf 59120
#define VIF__KEY_ZERO_5f 59121
#define VIF__KEY_ZERO_6f 59122
#define VIF__L2MC_PTRf 59123
#define VIF__L3_IIFf 59124
#define VIF__L3_IIF_VALIDf 59125
#define VIF__LIMIT_COUNTEDf 59126
#define VIF__MAC_BLOCK_INDEXf 59127
#define VIF__MODULE_IDf 59128
#define VIF__MPLS_ACTIONf 59129
#define VIF__NAMESPACEf 59130
#define VIF__NEW_ICFIf 59131
#define VIF__NEW_IPRIf 59132
#define VIF__NEW_IVIDf 59133
#define VIF__NEW_OCFIf 59134
#define VIF__NEW_OPRIf 59135
#define VIF__NEW_OVIDf 59136
#define VIF__NEW_VLAN_IDf 59137
#define VIF__OPRIf 59138
#define VIF__OTAGf 59139
#define VIF__Pf 59140
#define VIF__PENDINGf 59141
#define VIF__PORT_NUMf 59142
#define VIF__PRIf 59143
#define VIF__REMOTEf 59144
#define VIF__REMOTE_TRUNKf 59145
#define VIF__RESERVED_0f 59146
#define VIF__RESERVED_102_71f 59147
#define VIF__RESERVED_69_33f 59148
#define VIF__RESERVED_DUMMYf 59149
#define VIF__RPEf 59150
#define VIF__RSVD_SOURCE_VPf 59151
#define VIF__RSVD_VPGf 59152
#define VIF__SCPf 59153
#define VIF__SOURCE_FIELDf 59154
#define VIF__SOURCE_VPf 59155
#define VIF__SOURCE_VP_RESERVEDf 59156
#define VIF__SRC_DISCARDf 59157
#define VIF__SRC_VIFf 59158
#define VIF__STAGf 59159
#define VIF__STATIC_BITf 59160
#define VIF__SVP_VALIDf 59161
#define VIF__Tf 59162
#define VIF__TAG_ACTION_PROFILE_PTRf 59163
#define VIF__TGIDf 59164
#define VIF__TRILL_NETWORK_RECEIVERS_PRESENTf 59165
#define VIF__USE_AS_DEFAULT_VLANf 59166
#define VIF__USE_VINTF_CTR_IDXf 59167
#define VIF__VINTF_CTR_IDXf 59168
#define VIF__VLANf 59169
#define VIF__VLAN_ACTION_VALIDf 59170
#define VIF__VPGf 59171
#define VIF__VPG_TYPEf 59172
#define VINITHIf 59173
#define VINTFCTR_PAR_ENf 59174
#define VINTF_CTR_IDXf 59175
#define VINTF_CTR_TMf 59176
#define VIO_ADDRf 59177
#define VIO_ERR_INTRf 59178
#define VIO_ERR_INTR_ENf 59179
#define VIO_IDf 59180
#define VIO_PROTf 59181
#define VIO_RDOVF_INTRf 59182
#define VIO_RDOVF_INTR_ENf 59183
#define VIO_WRITEf 59184
#define VIO_WROVF_INTRf 59185
#define VIO_WROVF_INTR_ENf 59186
#define VIRTUALFLOWENABLEf 59187
#define VIRTUAL_FLOW_ENABLEf 59188
#define VIRTUAL_PORT_ENf 59189
#define VIRTUAL_PORT_FEM_BIT_SELECTf 59190
#define VIRTUAL_PORT_FEM_FIELD_SELECT_0f 59191
#define VIRTUAL_PORT_FEM_FIELD_SELECT_1f 59192
#define VIRTUAL_PORT_FEM_FIELD_SELECT_10f 59193
#define VIRTUAL_PORT_FEM_FIELD_SELECT_11f 59194
#define VIRTUAL_PORT_FEM_FIELD_SELECT_12f 59195
#define VIRTUAL_PORT_FEM_FIELD_SELECT_13f 59196
#define VIRTUAL_PORT_FEM_FIELD_SELECT_2f 59197
#define VIRTUAL_PORT_FEM_FIELD_SELECT_3f 59198
#define VIRTUAL_PORT_FEM_FIELD_SELECT_4f 59199
#define VIRTUAL_PORT_FEM_FIELD_SELECT_5f 59200
#define VIRTUAL_PORT_FEM_FIELD_SELECT_6f 59201
#define VIRTUAL_PORT_FEM_FIELD_SELECT_7f 59202
#define VIRTUAL_PORT_FEM_FIELD_SELECT_8f 59203
#define VIRTUAL_PORT_FEM_FIELD_SELECT_9f 59204
#define VIRTUAL_PORT_FEM_MAP_DATAf 59205
#define VIRTUAL_PORT_FEM_MAP_INDEXf 59206
#define VIRTUAL_PORT_LEARNING_CLASSf 59207
#define VIRTUAL_PORT_SRC_SYS_PORTf 59208
#define VIRTUAL_PORT_TABLE_INITIATE_PAR_ERRf 59209
#define VIRTUAL_PORT_TABLE_PARITY_ERR_MASKf 59210
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 59211
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59212
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59213
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59214
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 59215
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f 59216
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f 59217
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f 59218
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf 59219
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59220
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59221
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59222
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf 59223
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0f 59224
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1f 59225
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2f 59226
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf 59227
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59228
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59229
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59230
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf 59231
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0f 59232
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1f 59233
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2f 59234
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBERf 59235
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59236
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59237
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59238
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUPf 59239
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0f 59240
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1f 59241
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2f 59242
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBERf 59243
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59244
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59245
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59246
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUPf 59247
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0f 59248
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1f 59249
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2f 59250
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBERf 59251
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59252
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59253
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59254
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUPf 59255
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0f 59256
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1f 59257
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2f 59258
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBERf 59259
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59260
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59261
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59262
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUPf 59263
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0f 59264
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1f 59265
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2f 59266
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59267
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59268
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59269
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0f 59270
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1f 59271
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2f 59272
#define VIRTUAL_SLICE_17_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59273
#define VIRTUAL_SLICE_17_VIRTUAL_SLICE_GROUP_ENTRY_0f 59274
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 59275
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59276
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59277
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59278
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 59279
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f 59280
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f 59281
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f 59282
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 59283
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59284
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59285
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59286
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 59287
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f 59288
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f 59289
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f 59290
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 59291
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59292
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59293
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59294
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 59295
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f 59296
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f 59297
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f 59298
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf 59299
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59300
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59301
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59302
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf 59303
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f 59304
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f 59305
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f 59306
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf 59307
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59308
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59309
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59310
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf 59311
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f 59312
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f 59313
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f 59314
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf 59315
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59316
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59317
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59318
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf 59319
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f 59320
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f 59321
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f 59322
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf 59323
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59324
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59325
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59326
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf 59327
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f 59328
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f 59329
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f 59330
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf 59331
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59332
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59333
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59334
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf 59335
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0f 59336
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1f 59337
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2f 59338
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf 59339
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0f 59340
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1f 59341
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2f 59342
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf 59343
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0f 59344
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1f 59345
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2f 59346
#define VISIT_INTERVALf 59347
#define VISIT_PERIOD_19_0f 59348
#define VISIT_PERIOD_39_20f 59349
#define VLANf 59350
#define VLAN__ASSOCIATED_DATAf 59351
#define VLAN__CLASS_IDf 59352
#define VLAN__CPUf 59353
#define VLAN__DATAf 59354
#define VLAN__DATA_Af 59355
#define VLAN__DATA_Bf 59356
#define VLAN__DESTINATIONf 59357
#define VLAN__DESTINATION_0f 59358
#define VLAN__DESTINATION_1f 59359
#define VLAN__DEST_TYPEf 59360
#define VLAN__DEST_TYPE_0f 59361
#define VLAN__DEST_TYPE_1f 59362
#define VLAN__DST_CPUf 59363
#define VLAN__DST_DISCARDf 59364
#define VLAN__DUMMY_0f 59365
#define VLAN__DUMMY_1f 59366
#define VLAN__DUMMY_2f 59367
#define VLAN__DUMMY_INDEXf 59368
#define VLAN__EH_QUEUE_TAGf 59369
#define VLAN__EH_TAG_TYPEf 59370
#define VLAN__EH_TMf 59371
#define VLAN__HASH_LSBf 59372
#define VLAN__IVIDf 59373
#define VLAN__KEYf 59374
#define VLAN__L3f 59375
#define VLAN__LIMIT_COUNTEDf 59376
#define VLAN__MAC_BLOCK_INDEXf 59377
#define VLAN__MIRRORf 59378
#define VLAN__MIRROR0f 59379
#define VLAN__MIRROR1f 59380
#define VLAN__MODULE_IDf 59381
#define VLAN__MODULE_ID_0f 59382
#define VLAN__MODULE_ID_1f 59383
#define VLAN__OVIDf 59384
#define VLAN__PENDINGf 59385
#define VLAN__PORT_NUMf 59386
#define VLAN__PORT_NUM_0f 59387
#define VLAN__PORT_NUM_1f 59388
#define VLAN__PRIf 59389
#define VLAN__REMOTEf 59390
#define VLAN__REMOTE_TRUNKf 59391
#define VLAN__REMOTE_TRUNK_1f 59392
#define VLAN__RESERVED_1f 59393
#define VLAN__RESERVED_102_86f 59394
#define VLAN__RESERVED_52_30f 59395
#define VLAN__RPEf 59396
#define VLAN__RSVD_VPGf 59397
#define VLAN__RSVD_VPG_1f 59398
#define VLAN__SCPf 59399
#define VLAN__SRC_DISCARDf 59400
#define VLAN__STATIC_BITf 59401
#define VLAN__Tf 59402
#define VLAN__TGIDf 59403
#define VLAN__TGID_0f 59404
#define VLAN__TGID_1f 59405
#define VLAN__T_1f 59406
#define VLAN__VPGf 59407
#define VLAN__VPG_1f 59408
#define VLAN__VPG_TYPEf 59409
#define VLAN__VPG_TYPE_1f 59410
#define VLANCLASSIFICATIONPROFILEf 59411
#define VLANDOMAINf 59412
#define VLANDRf 59413
#define VLANDR_DISINTf 59414
#define VLANDR_SELf 59415
#define VLANEDITPCPDEIPROFILEf 59416
#define VLANEDITPROFILEf 59417
#define VLANEDITVIDf 59418
#define VLANERRf 59419
#define VLANMEMBERSHIPf 59420
#define VLANMEMBERSHIPDISCARDf 59421
#define VLANPORTMEMBERLINEf 59422
#define VLANRANGELOWERLIMITf 59423
#define VLANRANGEUPPERLIMITf 59424
#define VLANTAGCFIf 59425
#define VLANTAGPRIORITYf 59426
#define VLANTAGTPIDf 59427
#define VLANTAGVIDf 59428
#define VLANTBLERRORINSTANCEf 59429
#define VLANTBLERRORPOINTERf 59430
#define VLAN_1_PM0f 59431
#define VLAN_1_PM1f 59432
#define VLAN_1_TM0f 59433
#define VLAN_1_TM1f 59434
#define VLAN_ACTION_VALIDf 59435
#define VLAN_ASSIGN_POLICYf 59436
#define VLAN_BLOCK_ENf 59437
#define VLAN_CC_OR_PBTf 59438
#define VLAN_CFIf 59439
#define VLAN_CHECKf 59440
#define VLAN_CHECK_ENf 59441
#define VLAN_CLASSIFICATION_PROFILEf 59442
#define VLAN_CLASS_IDf 59443
#define VLAN_CORRECTED_ERRORf 59444
#define VLAN_CORRECTED_ERROR_DISINTf 59445
#define VLAN_CORRUPT_ENf 59446
#define VLAN_COSf 59447
#define VLAN_COS_CAPTf 59448
#define VLAN_COS_MAP_PARITY_ENf 59449
#define VLAN_COS_MAP_PAR_ERRf 59450
#define VLAN_COS_MAP_PMf 59451
#define VLAN_COS_MAP_TMf 59452
#define VLAN_COS_MAP_WWf 59453
#define VLAN_CPU_COSf 59454
#define VLAN_DOMAINf 59455
#define VLAN_DROP_VECTOR_CTRLf 59456
#define VLAN_EDIT_PCP_DEI_MAP_INITIATE_PAR_ERRf 59457
#define VLAN_EDIT_PCP_DEI_MAP_PARITY_ERR_MASKf 59458
#define VLAN_EDIT_PCP_DEI_PROFILEf 59459
#define VLAN_EDIT_PROFILEf 59460
#define VLAN_EDIT_VID_1f 59461
#define VLAN_EDIT_VID_2f 59462
#define VLAN_EMPTY_INTf 59463
#define VLAN_EMPTY_INT_MASKf 59464
#define VLAN_ENABLE_ECCf 59465
#define VLAN_Ff 59466
#define VLAN_FORCE_UNCORRECTABLE_ERRORf 59467
#define VLAN_F_VALIDf 59468
#define VLAN_GROUP_BITMAPf 59469
#define VLAN_HITBIT_UPDATE_ENABLEf 59470
#define VLAN_IDf 59471
#define VLAN_ID_0f 59472
#define VLAN_ID_1f 59473
#define VLAN_ID_2f 59474
#define VLAN_ID_3f 59475
#define VLAN_ID_BIT12f 59476
#define VLAN_ID_MASKf 59477
#define VLAN_ID_SHADOWf 59478
#define VLAN_ID_UNUSEDf 59479
#define VLAN_ID_UNUSED_0f 59480
#define VLAN_ID_UNUSED_1f 59481
#define VLAN_INITf 59482
#define VLAN_INIT_DATA31_0f 59483
#define VLAN_INIT_DATA63_32f 59484
#define VLAN_INIT_DONEf 59485
#define VLAN_INTRf 59486
#define VLAN_IS_DESIGNATEDf 59487
#define VLAN_IS_DESIGNATED_MASKf 59488
#define VLAN_MAC__DATAf 59489
#define VLAN_MAC__HASH_LSBf 59490
#define VLAN_MAC__ICFIf 59491
#define VLAN_MAC__IPRIf 59492
#define VLAN_MAC__IVIDf 59493
#define VLAN_MAC__KEYf 59494
#define VLAN_MAC__MAC_ADDRf 59495
#define VLAN_MAC__OCFIf 59496
#define VLAN_MAC__OPRIf 59497
#define VLAN_MAC__OVIDf 59498
#define VLAN_MAC__RESERVED_104_93f 59499
#define VLAN_MAC__TAG_ACTION_PROFILE_PTRf 59500
#define VLAN_MAC_OR_XLATE_INTRf 59501
#define VLAN_MATCHf 59502
#define VLAN_MAX_0f 59503
#define VLAN_MAX_1f 59504
#define VLAN_MAX_2f 59505
#define VLAN_MAX_3f 59506
#define VLAN_MAX_4f 59507
#define VLAN_MAX_5f 59508
#define VLAN_MAX_6f 59509
#define VLAN_MAX_7f 59510
#define VLAN_MEMBERSHIPf 59511
#define VLAN_MEMBERSHIP_INTf 59512
#define VLAN_MEMBERSHIP_INT_MASKf 59513
#define VLAN_MEMBERSHIP_PROFILEf 59514
#define VLAN_MEMBER_PMf 59515
#define VLAN_MEMBER_TMf 59516
#define VLAN_MEMBER_WWf 59517
#define VLAN_MIN_0f 59518
#define VLAN_MIN_1f 59519
#define VLAN_MIN_2f 59520
#define VLAN_MIN_3f 59521
#define VLAN_MIN_4f 59522
#define VLAN_MIN_5f 59523
#define VLAN_MIN_6f 59524
#define VLAN_MIN_7f 59525
#define VLAN_MPLS_CORRUPT_ENf 59526
#define VLAN_MPLS_INTRf 59527
#define VLAN_MPLS_PARITY_ENf 59528
#define VLAN_MPLS_PAR_ENf 59529
#define VLAN_MPLS_PAR_ERRf 59530
#define VLAN_MPLS_PMf 59531
#define VLAN_MPLS_TMf 59532
#define VLAN_NOT_FOUND_DROPf 59533
#define VLAN_OR_VFI_MAC_COUNT_INTRf 59534
#define VLAN_OR_VFI_MAC_COUNT_PARITY_ENf 59535
#define VLAN_OR_VFI_MAC_COUNT_PAR_ERRf 59536
#define VLAN_OR_VFI_MAC_COUNT_TMf 59537
#define VLAN_OR_VFI_MAC_COUNT_TM0f 59538
#define VLAN_OR_VFI_MAC_COUNT_TM1f 59539
#define VLAN_OR_VFI_MAC_COUNT_TM2f 59540
#define VLAN_OR_VFI_MAC_COUNT_TM3f 59541
#define VLAN_OR_VFI_MAC_COUNT_TM4f 59542
#define VLAN_OR_VFI_MAC_LIMIT_INTRf 59543
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_ENf 59544
#define VLAN_OR_VFI_MAC_LIMIT_PAR_ERRf 59545
#define VLAN_OR_VFI_MAC_LIMIT_TMf 59546
#define VLAN_OR_VFI_MAC_LIMIT_TM0f 59547
#define VLAN_OR_VFI_MAC_LIMIT_TM1f 59548
#define VLAN_OR_VFI_MAC_LIMIT_TM2f 59549
#define VLAN_OR_VFI_MAC_LIMIT_TM3f 59550
#define VLAN_OR_VFI_MAC_LIMIT_TM4f 59551
#define VLAN_OVERLAY_ENABLEf 59552
#define VLAN_PADf 59553
#define VLAN_PARITY_ENf 59554
#define VLAN_PARITY_ERRf 59555
#define VLAN_PAR_ENf 59556
#define VLAN_PAR_ERRf 59557
#define VLAN_PMf 59558
#define VLAN_PORT_MEMBERSHIP_TABLE_0_INITIATE_PAR_ERRf 59559
#define VLAN_PORT_MEMBERSHIP_TABLE_0_PARITY_ERR_MASKf 59560
#define VLAN_PORT_MEMBERSHIP_TABLE_1_INITIATE_PAR_ERRf 59561
#define VLAN_PORT_MEMBERSHIP_TABLE_1_PARITY_ERR_MASKf 59562
#define VLAN_PORT_MEMBER_LINEf 59563
#define VLAN_PRECEDENCEf 59564
#define VLAN_PRIf 59565
#define VLAN_PROFILE_2_CORRECTED_ERRORf 59566
#define VLAN_PROFILE_2_CORRECTED_ERROR_DISINTf 59567
#define VLAN_PROFILE_2_ENABLE_ECCf 59568
#define VLAN_PROFILE_2_FORCE_UNCORRECTABLE_ERRORf 59569
#define VLAN_PROFILE_2_INITf 59570
#define VLAN_PROFILE_2_INIT_DONEf 59571
#define VLAN_PROFILE_2_PARITY_ENf 59572
#define VLAN_PROFILE_2_PAR_ERRf 59573
#define VLAN_PROFILE_2_PMf 59574
#define VLAN_PROFILE_2_TMf 59575
#define VLAN_PROFILE_2_UNCORRECTED_ERRORf 59576
#define VLAN_PROFILE_2_UNCORRECTED_ERROR_DISINTf 59577
#define VLAN_PROFILE_CORRUPT_ENf 59578
#define VLAN_PROFILE_PAR_ENf 59579
#define VLAN_PROFILE_PMf 59580
#define VLAN_PROFILE_PTRf 59581
#define VLAN_PROFILE_TMf 59582
#define VLAN_PROTOCOL_CORRECTED_ERRORf 59583
#define VLAN_PROTOCOL_CORRECTED_ERROR_DISINTf 59584
#define VLAN_PROTOCOL_DATA_INDEXf 59585
#define VLAN_PROTOCOL_DATA_PARITY_ENf 59586
#define VLAN_PROTOCOL_DATA_PARITY_ERRf 59587
#define VLAN_PROTOCOL_DATA_PAR_ERRf 59588
#define VLAN_PROTOCOL_ENABLE_ECCf 59589
#define VLAN_PROTOCOL_ERROR_ADDRf 59590
#define VLAN_PROTOCOL_FORCE_UNCORRECTABLE_ERRORf 59591
#define VLAN_PROTOCOL_INITf 59592
#define VLAN_PROTOCOL_INIT_DONEf 59593
#define VLAN_PROTOCOL_INIT_DONE_DISINTf 59594
#define VLAN_PROTOCOL_TMf 59595
#define VLAN_PROTOCOL_UNCORRECTED_ERRORf 59596
#define VLAN_PROTOCOL_UNCORRECTED_ERROR_DISINTf 59597
#define VLAN_PROT_PARITY_ENf 59598
#define VLAN_PROT_PAR_ERRf 59599
#define VLAN_QUEUE_MAP_PARITY_ENf 59600
#define VLAN_QUEUE_MAP_TMf 59601
#define VLAN_Rf 59602
#define VLAN_RANGE_DCMf 59603
#define VLAN_RANGE_IDXf 59604
#define VLAN_RANGE_LOWER_LIMITf 59605
#define VLAN_RANGE_PARITY_ENf 59606
#define VLAN_RANGE_PAR_ERRf 59607
#define VLAN_RANGE_PDAf 59608
#define VLAN_RANGE_PMf 59609
#define VLAN_RANGE_TMf 59610
#define VLAN_RANGE_UPPER_LIMITf 59611
#define VLAN_R_VALIDf 59612
#define VLAN_STG_CORRECTED_ERRORf 59613
#define VLAN_STG_CORRECTED_ERROR_DISINTf 59614
#define VLAN_STG_CORRUPT_ENf 59615
#define VLAN_STG_ENABLE_ECCf 59616
#define VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 59617
#define VLAN_STG_INITf 59618
#define VLAN_STG_INIT_DONEf 59619
#define VLAN_STG_INTRf 59620
#define VLAN_STG_PARITY_ENf 59621
#define VLAN_STG_PARITY_ERRf 59622
#define VLAN_STG_PAR_ENf 59623
#define VLAN_STG_PAR_ERRf 59624
#define VLAN_STG_PMf 59625
#define VLAN_STG_TMf 59626
#define VLAN_STG_UNCORRECTED_ERRORf 59627
#define VLAN_STG_UNCORRECTED_ERROR_DISINTf 59628
#define VLAN_STG_WWf 59629
#define VLAN_SUBNET_CORRECTED_ERRORf 59630
#define VLAN_SUBNET_CORRECTED_ERROR_DISINTf 59631
#define VLAN_SUBNET_DATA_CORRECTED_ERRORf 59632
#define VLAN_SUBNET_DATA_CORRECTED_ERROR_DISINTf 59633
#define VLAN_SUBNET_DATA_ENABLE_ECCf 59634
#define VLAN_SUBNET_DATA_ERROR_ADDRf 59635
#define VLAN_SUBNET_DATA_FORCE_UNCORRECTABLE_ERRORf 59636
#define VLAN_SUBNET_DATA_INITf 59637
#define VLAN_SUBNET_DATA_INIT_DONEf 59638
#define VLAN_SUBNET_DATA_INIT_DONE_DISINTf 59639
#define VLAN_SUBNET_DATA_ONLY_PAR_ERRf 59640
#define VLAN_SUBNET_DATA_PARITY_ERRf 59641
#define VLAN_SUBNET_DATA_TMf 59642
#define VLAN_SUBNET_DATA_UNCORRECTED_ERRORf 59643
#define VLAN_SUBNET_DATA_UNCORRECTED_ERROR_DISINTf 59644
#define VLAN_SUBNET_ECC_RAM_INITf 59645
#define VLAN_SUBNET_ECC_RAM_INIT_DONEf 59646
#define VLAN_SUBNET_ECC_RAM_INIT_DONE_DISINTf 59647
#define VLAN_SUBNET_ECC_RAM_TMf 59648
#define VLAN_SUBNET_ENABLE_ECCf 59649
#define VLAN_SUBNET_ENCODER_DISABLEf 59650
#define VLAN_SUBNET_ERROR_ADDRf 59651
#define VLAN_SUBNET_ERROR_INJECT_DBEf 59652
#define VLAN_SUBNET_ERROR_INJECT_SBEf 59653
#define VLAN_SUBNET_PARITY_ENf 59654
#define VLAN_SUBNET_PAR_ERRf 59655
#define VLAN_SUBNET_RAM0_TMf 59656
#define VLAN_SUBNET_RAM1_TMf 59657
#define VLAN_SUBNET_SCAN_DEC_INVALIDf 59658
#define VLAN_SUBNET_SCAN_SEC_CORRECTf 59659
#define VLAN_SUBNET_SCAN_SEC_INVALIDf 59660
#define VLAN_SUBNET_SCAN_WINDOWf 59661
#define VLAN_SUBNET_UNCORRECTED_ERRORf 59662
#define VLAN_SUBNET_UNCORRECTED_ERROR_DISINTf 59663
#define VLAN_TABLE_INITIATE_PAR_ERRf 59664
#define VLAN_TABLE_INTRf 59665
#define VLAN_TABLE_PARITY_ERR_MASKf 59666
#define VLAN_TAGf 59667
#define VLAN_TAG_CONTROLf 59668
#define VLAN_TBL_TMf 59669
#define VLAN_TMf 59670
#define VLAN_TOCPUf 59671
#define VLAN_TPIDf 59672
#define VLAN_TRANSLATION_0_PD_BITMAPf 59673
#define VLAN_TRANSLATION_0_PD_ISA_STRENGTHf 59674
#define VLAN_TRANSLATION_0_PD_ISB_STRENGTHf 59675
#define VLAN_TRANSLATION_0_PD_KEYSf 59676
#define VLAN_TRANSLATION_0_PD_TCAM_STRENGTHf 59677
#define VLAN_TRANSLATION_1_PD_BITMAPf 59678
#define VLAN_TRANSLATION_1_PD_ISA_STRENGTHf 59679
#define VLAN_TRANSLATION_1_PD_ISB_STRENGTHf 59680
#define VLAN_TRANSLATION_1_PD_KEYSf 59681
#define VLAN_TRANSLATION_1_PD_TCAM_STRENGTHf 59682
#define VLAN_TRANSLATION_PROFILEf 59683
#define VLAN_TRANSLATION_PROFILE_0f 59684
#define VLAN_TRANSLATION_PROFILE_1f 59685
#define VLAN_TRANSLATION_PROFILE_2f 59686
#define VLAN_TRANSLATION_PROFILE_3f 59687
#define VLAN_TRANSLATION_PROFILE_4f 59688
#define VLAN_TRANSLATION_PROFILE_5f 59689
#define VLAN_TRANSLATION_PROFILE_6f 59690
#define VLAN_TRANSLATION_PROFILE_7f 59691
#define VLAN_UNCORRECTED_ERRORf 59692
#define VLAN_UNCORRECTED_ERROR_DISINTf 59693
#define VLAN_VALIDATION_PTRf 59694
#define VLAN_XLATEf 59695
#define VLAN_XLATE_0_ERROR_ADDRf 59696
#define VLAN_XLATE_1_ERROR_ADDRf 59697
#define VLAN_XLATE_2_ERROR_ADDRf 59698
#define VLAN_XLATE_3_ERROR_ADDRf 59699
#define VLAN_XLATE_4_ERROR_ADDRf 59700
#define VLAN_XLATE_5_ERROR_ADDRf 59701
#define VLAN_XLATE_6_ERROR_ADDRf 59702
#define VLAN_XLATE_7_ERROR_ADDRf 59703
#define VLAN_XLATE_DCMf 59704
#define VLAN_XLATE_INITf 59705
#define VLAN_XLATE_INTRf 59706
#define VLAN_XLATE_MEM_0_ENABLE_ECCf 59707
#define VLAN_XLATE_MEM_0_FORCE_UNCORRECTABLE_ERRORf 59708
#define VLAN_XLATE_MEM_1_ENABLE_ECCf 59709
#define VLAN_XLATE_MEM_1_FORCE_UNCORRECTABLE_ERRORf 59710
#define VLAN_XLATE_MEM_2_ENABLE_ECCf 59711
#define VLAN_XLATE_MEM_2_FORCE_UNCORRECTABLE_ERRORf 59712
#define VLAN_XLATE_MEM_3_ENABLE_ECCf 59713
#define VLAN_XLATE_MEM_3_FORCE_UNCORRECTABLE_ERRORf 59714
#define VLAN_XLATE_MEM_4_ENABLE_ECCf 59715
#define VLAN_XLATE_MEM_4_FORCE_UNCORRECTABLE_ERRORf 59716
#define VLAN_XLATE_MEM_5_ENABLE_ECCf 59717
#define VLAN_XLATE_MEM_5_FORCE_UNCORRECTABLE_ERRORf 59718
#define VLAN_XLATE_MEM_6_ENABLE_ECCf 59719
#define VLAN_XLATE_MEM_6_FORCE_UNCORRECTABLE_ERRORf 59720
#define VLAN_XLATE_MEM_7_ENABLE_ECCf 59721
#define VLAN_XLATE_MEM_7_FORCE_UNCORRECTABLE_ERRORf 59722
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERRORf 59723
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERROR_DISINTf 59724
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERRORf 59725
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERROR_DISINTf 59726
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERRORf 59727
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERROR_DISINTf 59728
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERRORf 59729
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERROR_DISINTf 59730
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERRORf 59731
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERROR_DISINTf 59732
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERRORf 59733
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERROR_DISINTf 59734
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERRORf 59735
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERROR_DISINTf 59736
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERRORf 59737
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERROR_DISINTf 59738
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERRORf 59739
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERROR_DISINTf 59740
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERRORf 59741
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERROR_DISINTf 59742
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERRORf 59743
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERROR_DISINTf 59744
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERRORf 59745
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERROR_DISINTf 59746
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERRORf 59747
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERROR_DISINTf 59748
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERRORf 59749
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERROR_DISINTf 59750
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERRORf 59751
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERROR_DISINTf 59752
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERRORf 59753
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERROR_DISINTf 59754
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERRORf 59755
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERROR_DISINTf 59756
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERRORf 59757
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERROR_DISINTf 59758
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERRORf 59759
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERROR_DISINTf 59760
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERRORf 59761
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERROR_DISINTf 59762
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERRORf 59763
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERROR_DISINTf 59764
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERRORf 59765
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERROR_DISINTf 59766
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERRORf 59767
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERROR_DISINTf 59768
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERRORf 59769
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERROR_DISINTf 59770
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERRORf 59771
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERROR_DISINTf 59772
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERRORf 59773
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERROR_DISINTf 59774
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERRORf 59775
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERROR_DISINTf 59776
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERRORf 59777
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERROR_DISINTf 59778
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERRORf 59779
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERROR_DISINTf 59780
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERRORf 59781
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERROR_DISINTf 59782
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERRORf 59783
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERROR_DISINTf 59784
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERRORf 59785
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERROR_DISINTf 59786
#define VLAN_XLATE_MEM_INIT_DONEf 59787
#define VLAN_XLATE_MEM_INIT_DONE_DISINTf 59788
#define VLAN_XLATE_MISS_DROPf 59789
#define VLAN_XLATE_MISS_DROP_DISINTf 59790
#define VLAN_XLATE_MISS_DROP_SELf 59791
#define VLAN_XLATE_PARITY_ENf 59792
#define VLAN_XLATE_PARITY_EN_LPf 59793
#define VLAN_XLATE_PAR_ERRf 59794
#define VLAN_XLATE_PMf 59795
#define VLAN_XLATE_TMf 59796
#define VLAN_XLATE_WWf 59797
#define VLA_CAP_EXPECTED_LOADINGf 59798
#define VLA_CAP_LOADING_AVGf 59799
#define VLA_CLEAR_HIST_GROUP_METRICf 59800
#define VLA_CLEAR_INST_GROUP_METRICf 59801
#define VLA_WEIGHT_EXPECTED_LOADINGf 59802
#define VLA_WEIGHT_LOADINGf 59803
#define VLDf 59804
#define VLI_PARITY_DEBUG_CTRL_BITf 59805
#define VLI_PARITY_ENABLEf 59806
#define VLI_PARITY_INTRf 59807
#define VLI_PARITY_INTR_CLEARf 59808
#define VLI_PARITY_INTR_MASKf 59809
#define VLI_PARITY_POLARITY_CFGf 59810
#define VLPADf 59811
#define VLR0_CORRECTED_ERRORf 59812
#define VLR0_CORRECTED_ERROR_DISINTf 59813
#define VLR0_ECC_ERROR_ADDRESSf 59814
#define VLR0_ENABLE_ECCf 59815
#define VLR0_FORCE_UNCORRECTABLE_ERRORf 59816
#define VLR0_UNCORRECTED_ERRORf 59817
#define VLR0_UNCORRECTED_ERROR_DISINTf 59818
#define VLR1_CORRECTED_ERRORf 59819
#define VLR1_CORRECTED_ERROR_DISINTf 59820
#define VLR1_ECC_ERROR_ADDRESSf 59821
#define VLR1_ENABLE_ECCf 59822
#define VLR1_FORCE_UNCORRECTABLE_ERRORf 59823
#define VLR1_UNCORRECTED_ERRORf 59824
#define VLR1_UNCORRECTED_ERROR_DISINTf 59825
#define VLR_INITf 59826
#define VLR_INIT_DONEf 59827
#define VLR_TMf 59828
#define VLT0_3_VV_00f 59829
#define VLT0_3_VV_01f 59830
#define VLT0_3_VV_02f 59831
#define VLT0_3_VV_03f 59832
#define VLT4_7_VV_04f 59833
#define VLT4_7_VV_05f 59834
#define VLT4_7_VV_06f 59835
#define VLT4_7_VV_07f 59836
#define VMf 59837
#define VMASTER_IDf 59838
#define VNTAG_ACTIONf 59839
#define VNTAG_ACTIONS_IF_NOT_PRESENTf 59840
#define VNTAG_ACTIONS_IF_PRESENTf 59841
#define VNTAG_DST_VIFf 59842
#define VNTAG_FORMAT_DROP_TOCPUf 59843
#define VNTAG_HEADERf 59844
#define VNTAG_Lf 59845
#define VNTAG_Pf 59846
#define VNTAG_PRESENTf 59847
#define VNTAG_PRESENT_MASKf 59848
#define VNTAG_Rf 59849
#define VNTAG_Vf 59850
#define VNTAG_VERSIONf 59851
#define VOLTSf 59852
#define VOQARRIVALS_A_CORRECTED_ERRORf 59853
#define VOQARRIVALS_A_CORRECTED_ERROR_DISINTf 59854
#define VOQARRIVALS_A_UNCORRECTED_ERRORf 59855
#define VOQARRIVALS_A_UNCORRECTED_ERROR_DISINTf 59856
#define VOQARRIVALS_B_CORRECTED_ERRORf 59857
#define VOQARRIVALS_B_CORRECTED_ERROR_DISINTf 59858
#define VOQARRIVALS_B_UNCORRECTED_ERRORf 59859
#define VOQARRIVALS_B_UNCORRECTED_ERROR_DISINTf 59860
#define VOQARRIVALS_ENABLE_ECCf 59861
#define VOQARRIVALS_FORCE_UNCORRECTABLE_ERRORf 59862
#define VOQARRIVALS_MEM_TMf 59863
#define VOQCONFIG_CORRECTED_ERRORf 59864
#define VOQCONFIG_CORRECTED_ERROR_DISINTf 59865
#define VOQCONFIG_ENABLE_ECCf 59866
#define VOQCONFIG_FORCE_UNCORRECTABLE_ERRORf 59867
#define VOQCONFIG_MEM_TMf 59868
#define VOQCONFIG_UNCORRECTED_ERRORf 59869
#define VOQCONFIG_UNCORRECTED_ERROR_DISINTf 59870
#define VOQFC_ENABLEf 59871
#define VOQFC_TO_CPUf 59872
#define VOQ_ARRIVAL_SATURATIONf 59873
#define VOQ_ARRIVAL_SATURATION_DISINTf 59874
#define VOQ_COSf 59875
#define VOQ_COS_MAP_PARITY_ENf 59876
#define VOQ_COS_MAP_PAR_ERRf 59877
#define VOQ_COS_MAP_PMf 59878
#define VOQ_COS_MAP_TMf 59879
#define VOQ_COS_OFFSETf 59880
#define VOQ_COS_USE_MODf 59881
#define VOQ_COS_USE_PORTf 59882
#define VOQ_COS_VALIDf 59883
#define VOQ_GRP_IDf 59884
#define VOQ_MOD_MAP_PARITY_ENf 59885
#define VOQ_MOD_MAP_TMf 59886
#define VOQ_MOD_OFFSETf 59887
#define VOQ_MOD_PORT_PROFILE_INDEXf 59888
#define VOQ_MOD_USE_PORTf 59889
#define VOQ_PDROPMAX0f 59890
#define VOQ_PDROPMAX1f 59891
#define VOQ_PDROPMAX2f 59892
#define VOQ_PDROPMAX3f 59893
#define VOQ_PORT_BASE_SELECTf 59894
#define VOQ_PORT_MAP_PARITY_ENf 59895
#define VOQ_PORT_MAP_TMf 59896
#define VOQ_PORT_OFFSETf 59897
#define VOQ_THRESHOLDf 59898
#define VOQ_VALIDf 59899
#define VPf 59900
#define VPGf 59901
#define VPG_1f 59902
#define VPG_TYPEf 59903
#define VPG_TYPE_1f 59904
#define VPTAGf 59905
#define VP_0f 59906
#define VP_1f 59907
#define VP_BUS_CORRUPT_ENf 59908
#define VP_BUS_PAR_ENf 59909
#define VP_GROUP_BITMAPf 59910
#define VP_GROUP_PTRf 59911
#define VP_TYPEf 59912
#define VQFCPRMA_PARITY_ERR_MASKf 59913
#define VQFCPRMB_PARITY_ERR_MASKf 59914
#define VQFCPRMC_PARITY_ERR_MASKf 59915
#define VQFCPRMD_PARITY_ERR_MASKf 59916
#define VQFCPRME_PARITY_ERR_MASKf 59917
#define VQFCPRMF_PARITY_ERR_MASKf 59918
#define VQMAXSIZEBDSf 59919
#define VQMAXSIZEWORDSf 59920
#define VQPRMA_PARITY_ERR_MASKf 59921
#define VQPRMB_PARITY_ERR_MASKf 59922
#define VQPRMC_PARITY_ERR_MASKf 59923
#define VQPRMD_PARITY_ERR_MASKf 59924
#define VQPRME_PARITY_ERR_MASKf 59925
#define VQPRMF_PARITY_ERR_MASKf 59926
#define VQWREDPCKTSZIGNRf 59927
#define VQ_MAX_SIZE_BDSf 59928
#define VQ_MAX_SIZE_WORDSf 59929
#define VQ_WRED_PCKT_SZ_IGNRf 59930
#define VRFf 59931
#define VRF0f 59932
#define VRF1f 59933
#define VRFDEPTHf 59934
#define VRF_CONFIG_INITIATE_PAR_ERRf 59935
#define VRF_CONFIG_PARITY_ERR_MASKf 59936
#define VRF_CORRUPT_ENf 59937
#define VRF_DEPTHf 59938
#define VRF_FROM_VRIDf 59939
#define VRF_HIf 59940
#define VRF_IDf 59941
#define VRF_ID_0f 59942
#define VRF_ID_0_LWRf 59943
#define VRF_ID_0_LWR_RESERVEDf 59944
#define VRF_ID_0_RESERVEDf 59945
#define VRF_ID_0_UPRf 59946
#define VRF_ID_0_UPR_RESERVEDf 59947
#define VRF_ID_1f 59948
#define VRF_ID_1_LWRf 59949
#define VRF_ID_1_LWR_RESERVEDf 59950
#define VRF_ID_1_RESERVEDf 59951
#define VRF_ID_1_UPRf 59952
#define VRF_ID_1_UPR_RESERVEDf 59953
#define VRF_ID_2f 59954
#define VRF_ID_3f 59955
#define VRF_ID_MASKf 59956
#define VRF_ID_MASK0f 59957
#define VRF_ID_MASK0_LWRf 59958
#define VRF_ID_MASK0_UPRf 59959
#define VRF_ID_MASK1f 59960
#define VRF_ID_MASK1_LWRf 59961
#define VRF_ID_MASK1_UPRf 59962
#define VRF_INTRf 59963
#define VRF_LOf 59964
#define VRF_MASKf 59965
#define VRF_OVERLAY_MODEf 59966
#define VRF_PARITY_ENf 59967
#define VRF_PAR_ENf 59968
#define VRF_PAR_ERRf 59969
#define VRF_PMf 59970
#define VRF_PORT_ENABLEf 59971
#define VRF_RESERVEDf 59972
#define VRF_TMf 59973
#define VRIDMYMACf 59974
#define VRIDMYMACMAPf 59975
#define VRIDMYMACMODEf 59976
#define VRID_MY_MACf 59977
#define VRID_MY_MAC_ENABLEf 59978
#define VRID_MY_MAC_IS_IPV4_MASKf 59979
#define VRID_MY_MAC_MAPf 59980
#define VRID_MY_MAC_MAP_INITIATE_PAR_ERRf 59981
#define VRID_MY_MAC_MAP_PARITY_ERR_MASKf 59982
#define VRID_MY_MAC_MODEf 59983
#define VRID_TO_VRF_MAP_INITIATE_PAR_ERRf 59984
#define VRID_TO_VRF_MAP_PARITY_ERR_MASKf 59985
#define VSAN_IDf 59986
#define VSCEOPSIZEERRf 59987
#define VSCFIX129ERRf 59988
#define VSCFRAGNUMERRf 59989
#define VSCMISSINGSOPERRf 59990
#define VSCPKTCRCERRf 59991
#define VSCPKTSIZEERRf 59992
#define VSCSOPINTRMOPERRf 59993
#define VSC_128_IS_TDMf 59994
#define VSC_128_MODEf 59995
#define VSC_256_LINK_BITMAPf 59996
#define VSC_256_MC_CELL_SIZE_ERRf 59997
#define VSC_256_MC_CELL_SIZE_ERR_MASKf 59998
#define VSC_256_MC_EOP_ERRf 59999
#define VSC_256_MC_EOP_ERR_MASKf 60000
#define VSC_256_MC_FRAG_NUM_ERRf 60001
#define VSC_256_MC_FRAG_NUM_ERR_MASKf 60002
#define VSC_256_MC_MISSING_SOP_ERRf 60003
#define VSC_256_MC_MISSING_SOP_ERR_MASKf 60004
#define VSC_256_MC_PKT_CRC_ERRf 60005
#define VSC_256_MC_PKT_CRC_ERR_MASKf 60006
#define VSC_256_MC_PKT_SIZE_ERRf 60007
#define VSC_256_MC_PKT_SIZE_ERR_MASKf 60008
#define VSC_256_MC_SOP_INTR_MOP_ERRf 60009
#define VSC_256_MC_SOP_INTR_MOP_ERR_MASKf 60010
#define VSC_256_MC_TDM_CRC_ENf 60011
#define VSC_256_UC_CELL_SIZE_ERRf 60012
#define VSC_256_UC_CELL_SIZE_ERR_MASKf 60013
#define VSC_256_UC_EOP_ERRf 60014
#define VSC_256_UC_EOP_ERR_MASKf 60015
#define VSC_256_UC_FRAG_NUM_ERRf 60016
#define VSC_256_UC_FRAG_NUM_ERR_MASKf 60017
#define VSC_256_UC_MISSING_SOP_ERRf 60018
#define VSC_256_UC_MISSING_SOP_ERR_MASKf 60019
#define VSC_256_UC_PKT_CRC_ERRf 60020
#define VSC_256_UC_PKT_CRC_ERR_MASKf 60021
#define VSC_256_UC_PKT_SIZE_ERRf 60022
#define VSC_256_UC_PKT_SIZE_ERR_MASKf 60023
#define VSC_256_UC_SOP_INTR_MOP_ERRf 60024
#define VSC_256_UC_SOP_INTR_MOP_ERR_MASKf 60025
#define VSC_256_UC_TDM_CRC_ENf 60026
#define VSC_EOP_SIZE_ERRf 60027
#define VSC_EOP_SIZE_ERR_MASKf 60028
#define VSC_FIX_129_ERRf 60029
#define VSC_FIX_129_ERR_MASKf 60030
#define VSC_FRAG_NUM_ERRf 60031
#define VSC_FRAG_NUM_ERR_MASKf 60032
#define VSC_MISSING_SOP_ERRf 60033
#define VSC_MISSING_SOP_ERR_MASKf 60034
#define VSC_PKT_CRC_ERRf 60035
#define VSC_PKT_CRC_ERR_MASKf 60036
#define VSC_PKT_SIZE_ERRf 60037
#define VSC_PKT_SIZE_ERR_MASKf 60038
#define VSC_SOP_INTR_MOP_ERRf 60039
#define VSC_SOP_INTR_MOP_ERR_MASKf 60040
#define VSDSHAREDBFIDf 60041
#define VSELf 60042
#define VSIf 60043
#define VSIMEMBERSHIPf 60044
#define VSITOPOLOGYIDf 60045
#define VSI_ASSIGNMENT_MODEf 60046
#define VSI_HIGH_DA_NOT_FOUND_DESTINATION_INITIATE_PAR_ERRf 60047
#define VSI_HIGH_DA_NOT_FOUND_DESTINATION_PARITY_ERR_MASKf 60048
#define VSI_HIGH_MY_MAC_INITIATE_PAR_ERRf 60049
#define VSI_HIGH_MY_MAC_PARITY_ERR_MASKf 60050
#define VSI_HIGH_PROFILE_INITIATE_PAR_ERRf 60051
#define VSI_HIGH_PROFILE_PARITY_ERR_MASKf 60052
#define VSI_LOW_CFG_1_INITIATE_PAR_ERRf 60053
#define VSI_LOW_CFG_1_PARITY_ERR_MASKf 60054
#define VSI_LOW_CFG_2_INITIATE_PAR_ERRf 60055
#define VSI_LOW_CFG_2_PARITY_ERR_MASKf 60056
#define VSI_MASKS_BASEf 60057
#define VSI_MASKS_KEY_Af 60058
#define VSI_MASKS_KEY_Bf 60059
#define VSI_MASKS_KEY_Cf 60060
#define VSI_MASKS_RESULT_Af 60061
#define VSI_MASKS_RESULT_Bf 60062
#define VSI_MASKS_RESULT_Cf 60063
#define VSI_MASK_PROFILE_MAPf 60064
#define VSI_MEMBERSHIPf 60065
#define VSI_MEMBERSHIP_DENYf 60066
#define VSI_MEMBERSHIP_DENY_MASKf 60067
#define VSI_MEMBERSHIP_INITIATE_PAR_ERRf 60068
#define VSI_MEMBERSHIP_PARITY_ERR_MASKf 60069
#define VSI_OR_VRF_SRCf 60070
#define VSI_PROFILEf 60071
#define VSI_PROFILE_DATAf 60072
#define VSI_PROFILE_INITIATE_PAR_ERRf 60073
#define VSI_PROFILE_MASKf 60074
#define VSI_PROFILE_PARITY_ERR_MASKf 60075
#define VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLEf 60076
#define VSI_PROFILE_TO_VSI_TABLEf 60077
#define VSI_TO_RIF_TABLE_RIF_IDf 60078
#define VSI_TO_RIF_TABLE_RIF_ID_VALIDf 60079
#define VSQAMAXBDSIZERJCTf 60080
#define VSQAMAXSIZERJCTf 60081
#define VSQAVRGSIZEf 60082
#define VSQAWREDRJCTf 60083
#define VSQA_MAX_BD_SIZE_RJCTf 60084
#define VSQA_MAX_SIZE_RJCTf 60085
#define VSQA_WRED_RJCTf 60086
#define VSQBDSIZEMODEf 60087
#define VSQBMAXBDSIZERJCTf 60088
#define VSQBMAXSIZERJCTf 60089
#define VSQBQSZONEBERRFIXEDf 60090
#define VSQBQSZONEBERRFIXEDMASKf 60091
#define VSQBQSZTWOBERRf 60092
#define VSQBQSZTWOBERRMASKf 60093
#define VSQBWREDRJCTf 60094
#define VSQB_MAX_BD_SIZE_RJCTf 60095
#define VSQB_MAX_SIZE_RJCTf 60096
#define VSQB_QSZ_ECC__NB_ERR_MASKf 60097
#define VSQB_WRED_RJCTf 60098
#define VSQCMAXBDSIZERJCTf 60099
#define VSQCMAXSIZERJCTf 60100
#define VSQCQSZONEBERRFIXEDf 60101
#define VSQCQSZONEBERRFIXEDMASKf 60102
#define VSQCQSZTWOBERRf 60103
#define VSQCQSZTWOBERRMASKf 60104
#define VSQCWREDRJCTf 60105
#define VSQC_AVG_PARITY_ERR_MASKf 60106
#define VSQC_MAX_BD_SIZE_RJCTf 60107
#define VSQC_MAX_SIZE_RJCTf 60108
#define VSQC_QSZ_ECC__NB_ERR_MASKf 60109
#define VSQC_WRED_RJCTf 60110
#define VSQDEQPKTCNTf 60111
#define VSQDEQPKTCNTOVFf 60112
#define VSQDMAXBDSIZERJCTf 60113
#define VSQDMAXSIZERJCTf 60114
#define VSQDQSZONEBERRFIXEDf 60115
#define VSQDQSZONEBERRFIXEDMASKf 60116
#define VSQDQSZTWOBERRf 60117
#define VSQDQSZTWOBERRMASKf 60118
#define VSQDWREDRJCTf 60119
#define VSQD_AVG_PARITY_ERR_MASKf 60120
#define VSQD_MAX_BD_SIZE_RJCTf 60121
#define VSQD_MAX_SIZE_RJCTf 60122
#define VSQD_QSZ_ECC__NB_ERR_MASKf 60123
#define VSQD_WRED_RJCTf 60124
#define VSQENQPKTCNTf 60125
#define VSQENQPKTCNTOVFf 60126
#define VSQE_MAX_BD_SIZE_RJCTf 60127
#define VSQE_MAX_SIZE_RJCTf 60128
#define VSQE_QSZ_ECC__NB_ERR_MASKf 60129
#define VSQE_WRED_RJCTf 60130
#define VSQFCf 60131
#define VSQF_AVG_PARITY_ERR_MASKf 60132
#define VSQF_MAX_BD_SIZE_RJCTf 60133
#define VSQF_MAX_SIZE_RJCTf 60134
#define VSQF_QSZ_ECC__NB_ERR_MASKf 60135
#define VSQF_WRED_RJCTf 60136
#define VSQMXOCBDSZf 60137
#define VSQMXOCQNUMf 60138
#define VSQMXOCQSZf 60139
#define VSQMXOCRFRSHf 60140
#define VSQPRGCNTMSKf 60141
#define VSQPRGCNTQf 60142
#define VSQPRGGRPSELf 60143
#define VSQRCAf 60144
#define VSQRCBf 60145
#define VSQRCCf 60146
#define VSQRCDf 60147
#define VSQROLLOVERf 60148
#define VSQROLLOVERMASKf 60149
#define VSQSIZEBDSf 60150
#define VSQSIZEWRDSf 60151
#define VSQTCTHRESHOLDf 60152
#define VSQ_AVRG_SIZEf 60153
#define VSQ_A_MX_OCf 60154
#define VSQ_BD_SIZE_MODEf 60155
#define VSQ_B_MX_OCf 60156
#define VSQ_CD_ENf 60157
#define VSQ_C_MX_OCf 60158
#define VSQ_DEQ_PKT_CNTf 60159
#define VSQ_DEQ_PKT_CNT_OVFf 60160
#define VSQ_D_MX_OCf 60161
#define VSQ_D_MX_OC_PARITY_ERR_MASKf 60162
#define VSQ_ENQ_PKT_CNTf 60163
#define VSQ_ENQ_PKT_CNT_OVFf 60164
#define VSQ_EN_Af 60165
#define VSQ_EN_Bf 60166
#define VSQ_EN_Cf 60167
#define VSQ_EN_Df 60168
#define VSQ_EN_Ef 60169
#define VSQ_EN_Ff 60170
#define VSQ_E_MX_OCf 60171
#define VSQ_F_MX_OCf 60172
#define VSQ_F_MX_OC_PARITY_ERR_MASKf 60173
#define VSQ_ISP_UPD_ENf 60174
#define VSQ_MX_OC_BDSZf 60175
#define VSQ_MX_OC_PER_BUFF_ENf 60176
#define VSQ_MX_OC_QNUMf 60177
#define VSQ_MX_OC_QSZf 60178
#define VSQ_MX_OC_RFRSHf 60179
#define VSQ_PRG_CNT_MSKf 60180
#define VSQ_PRG_CNT_Qf 60181
#define VSQ_PRG_GRP_SELf 60182
#define VSQ_RC_Af 60183
#define VSQ_RC_Bf 60184
#define VSQ_RC_Cf 60185
#define VSQ_RC_Df 60186
#define VSQ_RC_Ef 60187
#define VSQ_RC_Ff 60188
#define VSQ_ROLL_OVERf 60189
#define VSQ_ROLL_OVER_MASKf 60190
#define VSQ_SIZE_BDSf 60191
#define VSQ_SIZE_WRDSf 60192
#define VSQ_TC_THRESHOLDf 60193
#define VTH_CTRLf 60194
#define VTMON_7_OR_PVTMON_SELf 60195
#define VTMON_RSTBf 60196
#define VTTFORWARDINGSTRENGTHf 60197
#define VTTILLEGALRANGEf 60198
#define VTTILLEGALRANGELABELf 60199
#define VTTILLEGALRANGELABELRANGEINDEXf 60200
#define VTTILLEGALRANGEMASKf 60201
#define VTTPROGRAMFIRSTLOOKUPf 60202
#define VTTPROGRAMSECONDLOOKUPf 60203
#define VTTTRAPSENCOUNTERED1f 60204
#define VTTTRAPSENCOUNTERED2f 60205
#define VTT_1ST_LOOKUP_PROGRAM_1_INITIATE_PAR_ERRf 60206
#define VTT_1ST_LOOKUP_PROGRAM_1_PARITY_ERR_MASKf 60207
#define VTT_2ND_LOOKUP_PROGRAM_1_INITIATE_PAR_ERRf 60208
#define VTT_2ND_LOOKUP_PROGRAM_1_PARITY_ERR_MASKf 60209
#define VTT_IN_PP_PORT_CONFIG_INITIATE_PAR_ERRf 60210
#define VTT_IN_PP_PORT_CONFIG_PARITY_ERR_MASKf 60211
#define VTT_IN_PP_PORT_VLAN_CONFIG_INITIATE_PAR_ERRf 60212
#define VTT_IN_PP_PORT_VLAN_CONFIG_PARITY_ERR_MASKf 60213
#define VTT_LLVP_INITIATE_PAR_ERRf 60214
#define VTT_LLVP_PARITY_ERR_MASKf 60215
#define VTT_PP_PORT_TT_KEY_VARf 60216
#define VTT_PP_PORT_TT_KEY_VAR_INITIATE_PAR_ERRf 60217
#define VTT_PP_PORT_TT_KEY_VAR_PARITY_ERR_MASKf 60218
#define VTT_PP_PORT_VSI_PROFILES_INITIATE_PAR_ERRf 60219
#define VTT_PP_PORT_VSI_PROFILES_PARITY_ERR_MASKf 60220
#define VTT_PP_PORT_VT_KEY_VARf 60221
#define VTT_PP_PORT_VT_KEY_VAR_INITIATE_PAR_ERRf 60222
#define VTT_PP_PORT_VT_KEY_VAR_PARITY_ERR_MASKf 60223
#define VTT_PROGRAM_FIRST_LOOKUPf 60224
#define VTT_PROGRAM_SECOND_LOOKUPf 60225
#define VTT_PTC_CONFIG_INITIATE_PAR_ERRf 60226
#define VTT_PTC_CONFIG_PARITY_ERR_MASKf 60227
#define VTT_TRAPS_ENCOUNTEREDf 60228
#define VT_ENABLEf 60229
#define VT_FORWARDING_STRENGTHf 60230
#define VT_KEY_TYPEf 60231
#define VT_KEY_TYPE_2f 60232
#define VT_KEY_TYPE_2_USE_GLPf 60233
#define VT_KEY_TYPE_USE_GLPf 60234
#define VT_LIF_BANK_CONTENTIONf 60235
#define VT_LIF_BANK_CONTENTION_MASKf 60236
#define VT_LOOKUP_0_FOUNDf 60237
#define VT_LOOKUP_0_FOUND_MASKf 60238
#define VT_LOOKUP_0_RESULTf 60239
#define VT_LOOKUP_1_FOUNDf 60240
#define VT_LOOKUP_1_FOUND_MASKf 60241
#define VT_LOOKUP_1_RESULTf 60242
#define VT_MISS_DROPf 60243
#define VT_MISS_UNTAGf 60244
#define VT_MISS_UT_DROPf 60245
#define VT_PORT_GROUP_IDf 60246
#define VT_PORT_TYPE_SELECTf 60247
#define VT_PORT_TYPE_SELECT_2f 60248
#define VT_PROCESSING_PROFILEf 60249
#define VT_PROCESSING_PROFILE_MASKf 60250
#define VT_SYS_PORT_OVERRIDEf 60251
#define VXLAN__BC_DROPf 60252
#define VXLAN__CLASS_IDf 60253
#define VXLAN__CNTAG_DELETE_PRI_BITMAPf 60254
#define VXLAN__DELETE_VNTAGf 60255
#define VXLAN__DIPf 60256
#define VXLAN__DISABLE_VLAN_CHECKf 60257
#define VXLAN__DISABLE_VP_PRUNINGf 60258
#define VXLAN__DVP_IS_NETWORK_PORTf 60259
#define VXLAN__EH_QUEUE_TAGf 60260
#define VXLAN__EH_TAG_TYPEf 60261
#define VXLAN__EN_EFILTERf 60262
#define VXLAN__FLEX_CTR_BASE_COUNTER_IDXf 60263
#define VXLAN__FLEX_CTR_OFFSET_MODEf 60264
#define VXLAN__FLEX_CTR_POOL_NUMBERf 60265
#define VXLAN__MTU_ENABLEf 60266
#define VXLAN__MTU_VALUEf 60267
#define VXLAN__RESERVED_0f 60268
#define VXLAN__RESERVED_EH_TMf 60269
#define VXLAN__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 60270
#define VXLAN__RSVD_FLEX_CTR_POOL_NUMBERf 60271
#define VXLAN__RSVD_TUNNEL_INDEXf 60272
#define VXLAN__TUNNEL_INDEXf 60273
#define VXLAN__UMC_DROPf 60274
#define VXLAN__UUC_DROPf 60275
#define VXLAN__VLAN_MEMBERSHIP_PROFILEf 60276
#define VXLAN_ACTIONf 60277
#define VXLAN_DEFAULT_SVP_ENABLEf 60278
#define VXLAN_DIP__DATAf 60279
#define VXLAN_DIP__DIPf 60280
#define VXLAN_DIP__FLEX_CTR_BASE_COUNTER_IDXf 60281
#define VXLAN_DIP__FLEX_CTR_OFFSET_MODEf 60282
#define VXLAN_DIP__FLEX_CTR_POOL_NUMBERf 60283
#define VXLAN_DIP__HASH_LSBf 60284
#define VXLAN_DIP__IGNORE_UDP_CHECKSUMf 60285
#define VXLAN_DIP__KEYf 60286
#define VXLAN_DIP__NETWORK_RECEIVERS_PRESENTf 60287
#define VXLAN_DIP__RESERVED_0f 60288
#define VXLAN_DIP__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 60289
#define VXLAN_DIP__RSVD_FLEX_CTR_POOL_NUMBERf 60290
#define VXLAN_DIP__USE_OUTER_HEADER_PHBf 60291
#define VXLAN_FLAGSf 60292
#define VXLAN_PAYLOAD_HASH_SELECT_Af 60293
#define VXLAN_PAYLOAD_HASH_SELECT_Bf 60294
#define VXLAN_PAYLOAD_L2_BITMAP_Af 60295
#define VXLAN_PAYLOAD_L2_BITMAP_Bf 60296
#define VXLAN_PAYLOAD_L3_BITMAP_Af 60297
#define VXLAN_PAYLOAD_L3_BITMAP_Bf 60298
#define VXLAN_RESERVED_1f 60299
#define VXLAN_RESERVED_2f 60300
#define VXLAN_SIP__DATAf 60301
#define VXLAN_SIP__HASH_LSBf 60302
#define VXLAN_SIP__KEYf 60303
#define VXLAN_SIP__RESERVED_0f 60304
#define VXLAN_SIP__RSVD_SVPf 60305
#define VXLAN_SIP__SIPf 60306
#define VXLAN_SIP__SVPf 60307
#define VXLAN_SIP_LOOKUP_FAIL_COPY_TOCPUf 60308
#define VXLAN_TERMINATION_ALLOWEDf 60309
#define VXLAN_VFI__DATAf 60310
#define VXLAN_VFI__DVPf 60311
#define VXLAN_VFI__HASH_LSBf 60312
#define VXLAN_VFI__KEYf 60313
#define VXLAN_VFI__RESERVED_0f 60314
#define VXLAN_VFI__RSVD_DVPf 60315
#define VXLAN_VFI__RSVD_VFIf 60316
#define VXLAN_VFI__SD_TAG_ACTION_IF_NOT_PRESENTf 60317
#define VXLAN_VFI__SD_TAG_ACTION_IF_PRESENTf 60318
#define VXLAN_VFI__SD_TAG_DOT1P_MAPPING_PTRf 60319
#define VXLAN_VFI__SD_TAG_DOT1P_PRI_SELECTf 60320
#define VXLAN_VFI__SD_TAG_NEW_CFIf 60321
#define VXLAN_VFI__SD_TAG_NEW_PRIf 60322
#define VXLAN_VFI__SD_TAG_REMARK_CFIf 60323
#define VXLAN_VFI__SD_TAG_TPID_INDEXf 60324
#define VXLAN_VFI__SD_TAG_VIDf 60325
#define VXLAN_VFI__VFIf 60326
#define VXLAN_VFI__VN_IDf 60327
#define VXLAN_VFI_LOOKUP_KEY_TYPEf 60328
#define VXLAN_VN_ID__DATAf 60329
#define VXLAN_VN_ID__HASH_LSBf 60330
#define VXLAN_VN_ID__KEYf 60331
#define VXLAN_VN_ID__RESERVED_0f 60332
#define VXLAN_VN_ID__RSVD_VFIf 60333
#define VXLAN_VN_ID__SIPf 60334
#define VXLAN_VN_ID__VFIf 60335
#define VXLAN_VN_ID__VN_IDf 60336
#define VXLAN_VN_ID_LOOKUP_FAIL_COPY_TOCPUf 60337
#define VXLAN_VN_ID_LOOKUP_KEY_TYPEf 60338
#define VXLT_CPU_COSf 60339
#define VXLT_MISSf 60340
#define VXLT_MISS_DROPf 60341
#define VXLT_MISS_TOCPUf 60342
#define VXLT_PAR_ERRf 60343
#define VXLT_TOCPUf 60344
#define W1TC_WR_ENBf 60345
#define W2R_DIFFCS_DLY_F0f 60346
#define W2R_DIFFCS_DLY_F1f 60347
#define W2R_NOPSf 60348
#define W2R_SAMECS_DLYf 60349
#define W2R_SPLIT_ENf 60350
#define W2W_DIFFCS_DLYf 60351
#define W2W_SAMECS_DLYf 60352
#define WAf 60353
#define WADDRf 60354
#define WADDR_HALF_Af 60355
#define WADDR_HALF_Bf 60356
#define WAFAAECCERRf 60357
#define WAFAAECCERRMASKf 60358
#define WAFAA_ECC_1B_ERR_MASKf 60359
#define WAFAA_ECC_2B_ERR_MASKf 60360
#define WAFAA_INITIATE_ECC_1B_ERRf 60361
#define WAFAA_INITIATE_ECC_2B_ERRf 60362
#define WAFABECCERRf 60363
#define WAFABECCERRMASKf 60364
#define WAFAB_ECC_1B_ERR_MASKf 60365
#define WAFAB_ECC_2B_ERR_MASKf 60366
#define WAFAB_INITIATE_ECC_1B_ERRf 60367
#define WAFAB_INITIATE_ECC_2B_ERRf 60368
#define WAFACECCERRf 60369
#define WAFACECCERRMASKf 60370
#define WAFAC_ECC_1B_ERR_MASKf 60371
#define WAFAC_ECC_2B_ERR_MASKf 60372
#define WAFAC_INITIATE_ECC_1B_ERRf 60373
#define WAFAC_INITIATE_ECC_2B_ERRf 60374
#define WAFADECCERRf 60375
#define WAFADECCERRMASKf 60376
#define WAFAD_ECC_1B_ERR_MASKf 60377
#define WAFAD_ECC_2B_ERR_MASKf 60378
#define WAFAD_INITIATE_ECC_1B_ERRf 60379
#define WAFAD_INITIATE_ECC_2B_ERRf 60380
#define WAFAEECCERRf 60381
#define WAFAEECCERRMASKf 60382
#define WAFAE_ECC_1B_ERR_MASKf 60383
#define WAFAE_ECC_2B_ERR_MASKf 60384
#define WAFAE_INITIATE_ECC_1B_ERRf 60385
#define WAFAE_INITIATE_ECC_2B_ERRf 60386
#define WAFAFECCERRf 60387
#define WAFAFECCERRMASKf 60388
#define WAFAF_ECC_1B_ERR_MASKf 60389
#define WAFAF_ECC_2B_ERR_MASKf 60390
#define WAFAF_INITIATE_ECC_1B_ERRf 60391
#define WAFAF_INITIATE_ECC_2B_ERRf 60392
#define WAFAG_ECC_1B_ERR_MASKf 60393
#define WAFAG_ECC_2B_ERR_MASKf 60394
#define WAFAG_INITIATE_ECC_1B_ERRf 60395
#define WAFAG_INITIATE_ECC_2B_ERRf 60396
#define WAFAH_ECC_1B_ERR_MASKf 60397
#define WAFAH_ECC_2B_ERR_MASKf 60398
#define WAFAH_INITIATE_ECC_1B_ERRf 60399
#define WAFAH_INITIATE_ECC_2B_ERRf 60400
#define WAFBAECCERRf 60401
#define WAFBAECCERRMASKf 60402
#define WAFBA_ECC_1B_ERR_MASKf 60403
#define WAFBA_ECC_2B_ERR_MASKf 60404
#define WAFBA_INITIATE_ECC_1B_ERRf 60405
#define WAFBA_INITIATE_ECC_2B_ERRf 60406
#define WAFBBECCERRf 60407
#define WAFBBECCERRMASKf 60408
#define WAFBB_ECC_1B_ERR_MASKf 60409
#define WAFBB_ECC_2B_ERR_MASKf 60410
#define WAFBB_INITIATE_ECC_1B_ERRf 60411
#define WAFBB_INITIATE_ECC_2B_ERRf 60412
#define WAFBCECCERRf 60413
#define WAFBCECCERRMASKf 60414
#define WAFBC_ECC_1B_ERR_MASKf 60415
#define WAFBC_ECC_2B_ERR_MASKf 60416
#define WAFBC_INITIATE_ECC_1B_ERRf 60417
#define WAFBC_INITIATE_ECC_2B_ERRf 60418
#define WAFBDECCERRf 60419
#define WAFBDECCERRMASKf 60420
#define WAFBD_ECC_1B_ERR_MASKf 60421
#define WAFBD_ECC_2B_ERR_MASKf 60422
#define WAFBD_INITIATE_ECC_1B_ERRf 60423
#define WAFBD_INITIATE_ECC_2B_ERRf 60424
#define WAFBEECCERRf 60425
#define WAFBEECCERRMASKf 60426
#define WAFBE_ECC_1B_ERR_MASKf 60427
#define WAFBE_ECC_2B_ERR_MASKf 60428
#define WAFBE_INITIATE_ECC_1B_ERRf 60429
#define WAFBE_INITIATE_ECC_2B_ERRf 60430
#define WAFBFECCERRf 60431
#define WAFBFECCERRMASKf 60432
#define WAFBF_ECC_1B_ERR_MASKf 60433
#define WAFBF_ECC_2B_ERR_MASKf 60434
#define WAFBF_INITIATE_ECC_1B_ERRf 60435
#define WAFBF_INITIATE_ECC_2B_ERRf 60436
#define WAFBG_ECC_1B_ERR_MASKf 60437
#define WAFBG_ECC_2B_ERR_MASKf 60438
#define WAFBG_INITIATE_ECC_1B_ERRf 60439
#define WAFBG_INITIATE_ECC_2B_ERRf 60440
#define WAFBH_ECC_1B_ERR_MASKf 60441
#define WAFBH_ECC_2B_ERR_MASKf 60442
#define WAFBH_INITIATE_ECC_1B_ERRf 60443
#define WAFBH_INITIATE_ECC_2B_ERRf 60444
#define WAITFORCOMPLETEf 60445
#define WAIT_FINISH_CUR_STATE_BEFORE_STOP_FOR_REFRESHf 60446
#define WAIT_FOR_2ND_MOPf 60447
#define WAIT_FOR_5_EP_CELLSf 60448
#define WAIT_FOR_MOPf 60449
#define WAKEUP_EVENTf 60450
#define WAKEUP_NUMBERf 60451
#define WAKE_ON_CONNECT_ENABLE_WKCNNT_Ef 60452
#define WAKE_ON_DISCONNECT_ENABLE_WKDSCNNT_Ef 60453
#define WAKE_ON_OVER_CURRENT_ENABLE_WKOC_Ef 60454
#define WAMULERRf 60455
#define WAMU_ERR_ENf 60456
#define WAMU_PARITY_CHK_ENf 60457
#define WAMU_PAR_ERRf 60458
#define WAMU_PAR_ERR_ENf 60459
#define WAMU_PG_1ST_DROP_OFFSETf 60460
#define WAMU_PG_RESET_FLOORf 60461
#define WAMU_PG_RESET_OFFSETf 60462
#define WAMU_PKT_ERRf 60463
#define WAMU_QBASE_ERRf 60464
#define WAMU_QUEUE_BASEf 60465
#define WARMSTARTf 60466
#define WARPCORE0_RCVRD_CLK_VALIDf 60467
#define WARPCORE1_RCVRD_CLK_VALIDf 60468
#define WARPCORE2_RCVRD_CLK_VALIDf 60469
#define WARPCORE3_RCVRD_CLK_VALIDf 60470
#define WARPCORE4_RCVRD_CLK_VALIDf 60471
#define WARPCORE5_RCVRD_CLK_VALIDf 60472
#define WARPCORE6_RCVRD_CLK_VALIDf 60473
#define WARPCORE8_PORT_27_LINK_STATf 60474
#define WARPCORE8_PORT_32_TO_34_LINK_STATf 60475
#define WARPCORE9_PORT_28_TO_31_LINK_STATf 60476
#define WARPCORE_0_ENABLEf 60477
#define WARPCORE_1_ENABLEf 60478
#define WARPCORE_MXQ_PWR_GRP_0_ENf 60479
#define WARPCORE_MXQ_PWR_GRP_1_ENf 60480
#define WAS_PENDINGf 60481
#define WATB_IDf 60482
#define WATCHDOG_ENf 60483
#define WATCHDOG_FREQ_DISf 60484
#define WATCHDOG_RESETf 60485
#define WATERMARKf 60486
#define WAYPOINT_UP_DISf 60487
#define WAYS_1f 60488
#define WAYS_2f 60489
#define WAYS_3f 60490
#define WAY_3f 60491
#define WAY_5f 60492
#define WAY_SIZEf 60493
#define WBf 60494
#define WBUSYf 60495
#define WB_BUFFER_CORRECTED_ERRORf 60496
#define WB_BUFFER_CORRECTED_ERROR_DISINTf 60497
#define WB_BUFFER_ENABLE_ECCf 60498
#define WB_BUFFER_FORCE_ERRORf 60499
#define WB_BUFFER_TM0f 60500
#define WB_BUFFER_TM1f 60501
#define WB_BUFFER_UNCORRECTED_ERRORf 60502
#define WB_BUFFER_UNCORRECTED_ERROR_DISINTf 60503
#define WB_CONGEST_THRESHOLDf 60504
#define WB_FULL_THRESHOLDf 60505
#define WB_MEM_DISABLE_ECCf 60506
#define WB_MEM_ECC_CORRUPTf 60507
#define WB_MEM_TMf 60508
#define WB_OVERFLOWf 60509
#define WB_OVERFLOW_DISINTf 60510
#define WC0_8_XFI_MODE_SELf 60511
#define WC0_MD_STf 60512
#define WC0_QSGMII_SELf 60513
#define WC1_8_XFI_MODE_SELf 60514
#define WC1_MD_STf 60515
#define WC1_QSGMII_SELf 60516
#define WC2_MD_STf 60517
#define WC2_QSGMII_SELf 60518
#define WC3_MD_STf 60519
#define WC4_MD_STf 60520
#define WC5_MD_STf 60521
#define WCD_DA_MISSf 60522
#define WCD_DISABLEf 60523
#define WCD_PARITY_ENf 60524
#define WCD_PARITY_ERRf 60525
#define WCD_PARITY_ERR_INTR_ENf 60526
#define WCD_SA_MISSf 60527
#define WCL_INTRf 60528
#define WCMEM_ADDRf 60529
#define WCYCLESf 60530
#define WC_0_BPS_MODEf 60531
#define WC_0_MD_STf 60532
#define WC_10G_21G_SELf 60533
#define WC_1_BPS_MODEf 60534
#define WC_1_MD_STf 60535
#define WC_2_BPS_MODEf 60536
#define WC_2_MD_STf 60537
#define WC_3_MD_STf 60538
#define WC_4_BPS_MODEf 60539
#define WC_4_MD_STf 60540
#define WC_5_BPS_MODEf 60541
#define WC_5_MD_STf 60542
#define WC_6_BPS_MODEf 60543
#define WC_6_MD_STf 60544
#define WC_7_MD_STf 60545
#define WC_CONFIG_BROADCAST_ENf 60546
#define WC_CONFIG_CAT4K_OOB_FCf 60547
#define WC_CONFIG_CAT4K_OOB_FC_LB_DEBUGf 60548
#define WC_CONFIG_CHANNEL_SELf 60549
#define WC_CONFIG_IL_ENf 60550
#define WC_CONFIG_IL_MODEf 60551
#define WC_FORCE_TXPLL_LOCKf 60552
#define WC_N_FORCE_SPEED_STRAP_LN_0f 60553
#define WC_N_FORCE_SPEED_STRAP_LN_1f 60554
#define WC_N_FORCE_SPEED_STRAP_LN_2f 60555
#define WC_N_FORCE_SPEED_STRAP_LN_3f 60556
#define WC_N_PRTAD_BCSTf 60557
#define WC_N_TX_DRV_HV_DISABLEf 60558
#define WC_RX_SEQ_DONEf 60559
#define WC_UC_MEM_MASKf 60560
#define WC_UC_MEM_SRSTNf 60561
#define WDAT36_RMWf 60562
#define WDATAf 60563
#define WDATA_31_0f 60564
#define WDATA_31_0_MASKf 60565
#define WDATA_63_32f 60566
#define WDATA_63_32_MASKf 60567
#define WDDELETEf 60568
#define WDDELETEQTHf 60569
#define WDFEMPTYf 60570
#define WDFFIFOCOUNTf 60571
#define WDFFULLf 60572
#define WDF_EMPTYf 60573
#define WDF_FIFO_COUNTf 60574
#define WDF_FULLf 60575
#define WDF_MEM_CONTROL_ECC__NB_ERR_MASKf 60576
#define WDF_MEM_CONTROL_INITIATE_ECC_NB_ERRf 60577
#define WDF_MEM_DATA_INITIATE_PAR_ERRf 60578
#define WDF_MEM_DATA_PARITY_ERR_MASKf 60579
#define WDF_WATERMARKf 60580
#define WDHf 60581
#define WDLASTCRTIMEf 60582
#define WDMf 60583
#define WDMFf 60584
#define WDMRf 60585
#define WDM_ECC_1B_ERR_MASKf 60586
#define WDM_ECC_2B_ERR_MASKf 60587
#define WDM_INITIATE_ECC_1B_ERRf 60588
#define WDM_INITIATE_ECC_2B_ERRf 60589
#define WDOEBFf 60590
#define WDOEBRf 60591
#define WDOGCONTROLf 60592
#define WDOGINTf 60593
#define WDOGINTCLRf 60594
#define WDOGLOADf 60595
#define WDOGLOCKf 60596
#define WDOGMISf 60597
#define WDOGPCELLID0f 60598
#define WDOGPCELLID1f 60599
#define WDOGPCELLID2f 60600
#define WDOGPCELLID3f 60601
#define WDOGPERIPHID0f 60602
#define WDOGPERIPHID1f 60603
#define WDOGPERIPHID2f 60604
#define WDOGPERIPHID3f 60605
#define WDOGRESf 60606
#define WDOGRISf 60607
#define WDOGVALUEf 60608
#define WDRESETf 60609
#define WDRR_CREDITf 60610
#define WDRR_PKT_SIZEf 60611
#define WDRR_RESIDUEf 60612
#define WDRR_RESIDUE_SIGNf 60613
#define WDSTATUSMSGGENPERIODf 60614
#define WDT_0_INTRf 60615
#define WDT_0_RST_OVERRIDEf 60616
#define WDT_1_INTRf 60617
#define WDT_1_RST_OVERRIDEf 60618
#define WD_DELETEf 60619
#define WD_DELETE_Q_THf 60620
#define WD_IRQ_ONLYf 60621
#define WD_LAST_CR_TIMEf 60622
#define WD_MODEf 60623
#define WD_STATUS_MSG_GEN_PERIODf 60624
#define WEf 60625
#define WEAf 60626
#define WEBf 60627
#define WECf 60628
#define WEDf 60629
#define WEIGHTf 60630
#define WEIGHTED_ROUND_ROBIN_LATENCY_CONTROLf 60631
#define WEIGHTED_ROUND_ROBIN_WEIGHT_SHARINGf 60632
#define WEIGHTSf 60633
#define WEIGHTS_CLEARf 60634
#define WEIGHT_0f 60635
#define WEIGHT_1f 60636
#define WEIGHT_2f 60637
#define WEIGHT_3f 60638
#define WEIGHT_4f 60639
#define WEIGHT_5f 60640
#define WEIGHT_6f 60641
#define WEIGHT_7f 60642
#define WEIGHT_CELL_XMIT_BUS_ADDRESSf 60643
#define WEIGHT_CELL_XMIT_BUS_HITf 60644
#define WEIGHT_COUNTf 60645
#define WEIGHT_LOADINGf 60646
#define WEIGHT_QSIZEf 60647
#define WEIGHT_RECIPf 60648
#define WEIGHT_SHAPE_BUS_ADDRESSf 60649
#define WEIGHT_SHAPE_BUS_HITf 60650
#define WESP_DRAFT_11f 60651
#define WESP_PROTO_NUMBERf 60652
#define WESP_PROTO_NUMBER_ENABLEf 60653
#define WE_Nf 60654
#define WE_TIME0f 60655
#define WE_TIME1f 60656
#define WE_TIME2f 60657
#define WFAFAECCERRf 60658
#define WFAFAECCERRMASKf 60659
#define WFAFA_ECC_1B_ERR_MASKf 60660
#define WFAFA_ECC_2B_ERR_MASKf 60661
#define WFAFA_INITIATE_ECC_1B_ERRf 60662
#define WFAFA_INITIATE_ECC_2B_ERRf 60663
#define WFAFBECCERRf 60664
#define WFAFBECCERRMASKf 60665
#define WFAFB_ECC_1B_ERR_MASKf 60666
#define WFAFB_ECC_2B_ERR_MASKf 60667
#define WFAFB_INITIATE_ECC_1B_ERRf 60668
#define WFAFB_INITIATE_ECC_2B_ERRf 60669
#define WFAFCECCERRf 60670
#define WFAFCECCERRMASKf 60671
#define WFAFC_ECC_1B_ERR_MASKf 60672
#define WFAFC_ECC_2B_ERR_MASKf 60673
#define WFAFC_INITIATE_ECC_1B_ERRf 60674
#define WFAFC_INITIATE_ECC_2B_ERRf 60675
#define WFAFDECCERRf 60676
#define WFAFDECCERRMASKf 60677
#define WFAFD_ECC_1B_ERR_MASKf 60678
#define WFAFD_ECC_2B_ERR_MASKf 60679
#define WFAFD_INITIATE_ECC_1B_ERRf 60680
#define WFAFD_INITIATE_ECC_2B_ERRf 60681
#define WFAFEECCERRf 60682
#define WFAFEECCERRMASKf 60683
#define WFAFE_ECC_1B_ERR_MASKf 60684
#define WFAFE_ECC_2B_ERR_MASKf 60685
#define WFAFE_INITIATE_ECC_1B_ERRf 60686
#define WFAFE_INITIATE_ECC_2B_ERRf 60687
#define WFAFFECCERRf 60688
#define WFAFFECCERRMASKf 60689
#define WFAFF_ECC_1B_ERR_MASKf 60690
#define WFAFF_ECC_2B_ERR_MASKf 60691
#define WFAFF_INITIATE_ECC_1B_ERRf 60692
#define WFAFF_INITIATE_ECC_2B_ERRf 60693
#define WFAFG_ECC_1B_ERR_MASKf 60694
#define WFAFG_ECC_2B_ERR_MASKf 60695
#define WFAFG_INITIATE_ECC_1B_ERRf 60696
#define WFAFG_INITIATE_ECC_2B_ERRf 60697
#define WFAFH_ECC_1B_ERR_MASKf 60698
#define WFAFH_ECC_2B_ERR_MASKf 60699
#define WFAFH_INITIATE_ECC_1B_ERRf 60700
#define WFAFH_INITIATE_ECC_2B_ERRf 60701
#define WFIFO_ALMOST_FULL_THRESHOLDf 60702
#define WFIFO_CTL_CORRECTED_ERRORf 60703
#define WFIFO_CTL_CORRECTED_ERROR_DISINTf 60704
#define WFIFO_CTL_ECC_CORRUPTf 60705
#define WFIFO_CTL_ECC_ERROR_ADDRf 60706
#define WFIFO_CTL_ENABLE_ECCf 60707
#define WFIFO_CTL_ERROR_ADDRESSf 60708
#define WFIFO_CTL_FORCE_UNCORRECTABLE_ERRORf 60709
#define WFIFO_CTL_INIT_DONEf 60710
#define WFIFO_CTL_TMf 60711
#define WFIFO_CTL_UNCORRECTED_ERRORf 60712
#define WFIFO_CTL_UNCORRECTED_ERROR_DISINTf 60713
#define WFIFO_D0_INIT_DONEf 60714
#define WFIFO_D0_TMf 60715
#define WFIFO_D1_INIT_DONEf 60716
#define WFIFO_D1_TMf 60717
#define WFIFO_D2_INIT_DONEf 60718
#define WFIFO_D2_TMf 60719
#define WFIFO_D3_INIT_DONEf 60720
#define WFIFO_D3_TMf 60721
#define WFIFO_DATA0_LSB_TMf 60722
#define WFIFO_DATA0_MSB_TMf 60723
#define WFIFO_DATA1_LSB_TMf 60724
#define WFIFO_DATA1_MSB_TMf 60725
#define WFIFO_EMPTYf 60726
#define WFIFO_FILL_WATERMARKHf 60727
#define WFIFO_FILL_WATERMARKH_CLRf 60728
#define WFIFO_FULL_THRESHOLDf 60729
#define WFIFO_OVERFLOWf 60730
#define WFI_ENf 60731
#define WFMT_EMPTYf 60732
#define WFQ0WEIGHTf 60733
#define WFQ1WEIGHTf 60734
#define WFQ2WEIGHTf 60735
#define WFQ3WEIGHTf 60736
#define WFQ4WEIGHTf 60737
#define WFQ5WEIGHTf 60738
#define WFQ6WEIGHTf 60739
#define WFQ7WEIGHTf 60740
#define WFQMODEf 60741
#define WFQWEIGHTXXf 60742
#define WFQWEIGHTXX_PLUS_1f 60743
#define WFQ_0_WEIGHTf 60744
#define WFQ_1_WEIGHTf 60745
#define WFQ_2_WEIGHTf 60746
#define WFQ_3_WEIGHTf 60747
#define WFQ_4_WEIGHTf 60748
#define WFQ_5_WEIGHTf 60749
#define WFQ_6_WEIGHTf 60750
#define WFQ_7_WEIGHTf 60751
#define WFQ_EMPTY_VALUEf 60752
#define WFQ_ENf 60753
#define WFQ_MODEf 60754
#define WFQ_PG_0_WEIGHTf 60755
#define WFQ_PG_1_WEIGHTf 60756
#define WFQ_PG_2_WEIGHTf 60757
#define WFQ_PG_3_WEIGHTf 60758
#define WFQ_PG_4_WEIGHTf 60759
#define WFQ_PG_5_WEIGHTf 60760
#define WFQ_PG_6_WEIGHTf 60761
#define WFQ_PG_7_WEIGHTf 60762
#define WFQ_PKT_SIZEf 60763
#define WFQ_PRIMARY_WEIGHTf 60764
#define WFQ_SECONDARY_WEIGHTf 60765
#define WFQ_TCG_DISf 60766
#define WFQ_WEIGHT_XXf 60767
#define WFQ_WEIGHT_XX_PLUS_1f 60768
#define WGf 60769
#define WG1f 60770
#define WG2f 60771
#define WGTf 60772
#define WHf 60773
#define WH1f 60774
#define WH2f 60775
#define WHITESPACEf 60776
#define WHITE_SPACE_SEGMENTSf 60777
#define WIDEf 60778
#define WIDE_0f 60779
#define WIDE_1f 60780
#define WIDE_ENTRY_BITSf 60781
#define WINDOW_DONEf 60782
#define WINDOW_SIZEf 60783
#define WIRE_DELAYf 60784
#define WL0_BL0f 60785
#define WL0_BL1f 60786
#define WL1_BL0f 60787
#define WL1_BL1f 60788
#define WLANf 60789
#define WLAN__CAPWAP_WLAN_MC_BITMAPf 60790
#define WLAN__CLASS_IDf 60791
#define WLAN__CNTAG_DELETE_PRI_BITMAPf 60792
#define WLAN__DELETE_VNTAGf 60793
#define WLAN__DGLPf 60794
#define WLAN__DISABLE_VP_PRUNINGf 60795
#define WLAN__DVPf 60796
#define WLAN__DVP_IS_NETWORK_PORTf 60797
#define WLAN__EN_EFILTERf 60798
#define WLAN__FLEX_CTR_BASE_COUNTER_IDXf 60799
#define WLAN__FLEX_CTR_OFFSET_MODEf 60800
#define WLAN__FLEX_CTR_POOL_NUMBERf 60801
#define WLAN__HG_ADD_SYS_RSVD_VIDf 60802
#define WLAN__HG_HDR_SELf 60803
#define WLAN__HG_L3_OVERRIDEf 60804
#define WLAN__HG_LEARN_OVERRIDEf 60805
#define WLAN__INTF_NUMf 60806
#define WLAN__L3_UC_DA_DISABLEf 60807
#define WLAN__L3_UC_SA_DISABLEf 60808
#define WLAN__L3_UC_TTL_DISABLEf 60809
#define WLAN__L3_UC_VLAN_DISABLEf 60810
#define WLAN__MAC_ADDRESSf 60811
#define WLAN__MTU_ENABLEf 60812
#define WLAN__MTU_VALUEf 60813
#define WLAN__RESERVEDf 60814
#define WLAN__TRUNK_IDf 60815
#define WLAN__VINTF_CTR_IDXf 60816
#define WLAN__VLAN_MEMBERSHIP_PROFILEf 60817
#define WLAN__WLAN_DVP_PROFILEf 60818
#define WLAN_COSf 60819
#define WLAN_DECRYPT_OFFLOAD_ENABLEf 60820
#define WLAN_DOT1X_DROPf 60821
#define WLAN_DVP_PROFILEf 60822
#define WLAN_ENCAPf 60823
#define WLAN_MAC__DOT1X_STATEf 60824
#define WLAN_MAC__MAC_ADDRf 60825
#define WLAN_MAC__RESERVED_0f 60826
#define WLAN_MAC__RICf 60827
#define WLAN_MAC__RIC_HA_VPf 60828
#define WLAN_MAC__RIC_WTP_VPf 60829
#define WLAN_MAC__ROCf 60830
#define WLAN_MOVE_CPU_COSf 60831
#define WLAN_MOVE_DROPf 60832
#define WLAN_MOVE_DROP_TOCPUf 60833
#define WLAN_MOVE_TOCPUf 60834
#define WLAN_ROAM_ERRORf 60835
#define WLAN_ROAM_ERROR_CHECKf 60836
#define WLAN_ROAM_ERROR_DROPf 60837
#define WLAN_SVP__BSSIDf 60838
#define WLAN_SVP__DATAf 60839
#define WLAN_SVP__EXP_TUNNEL_IDf 60840
#define WLAN_SVP__KEYf 60841
#define WLAN_SVP__RESERVEDf 60842
#define WLAN_SVP__RIDf 60843
#define WLAN_SVP__SVPf 60844
#define WLAN_SVP__TUNNEL_IDf 60845
#define WLAN_SVP_MISS_CPU_COSf 60846
#define WLAN_SVP_MISS_TOCPUf 60847
#define WLAN_SVP_PAR_ERRf 60848
#define WLAN_TMf 60849
#define WLAN_TUNNEL_INDEXf 60850
#define WLAN_UNAUTHENTICATED_TO_CPUf 60851
#define WLCT0_MFIFO_NFULLf 60852
#define WLCT1_MFIFO_NFULLf 60853
#define WLCT2_MFIFO_NFULLf 60854
#define WLDQSENf 60855
#define WLECCf 60856
#define WLMRDf 60857
#define WM_MAX_THRESHOLDf 60858
#define WORDf 60859
#define WORD0f 60860
#define WORD1f 60861
#define WORD2f 60862
#define WORD3f 60863
#define WORDINDEXECCERROR_Nf 60864
#define WORDINDEXECCERROR_N_MASKf 60865
#define WORDINDEXFIFOINITDONEf 60866
#define WORDSWAP_IN_64BIT_SBUSDATAf 60867
#define WORDS_INITIATE_PAR_ERRf 60868
#define WORDS_PARITY_ERR_MASKf 60869
#define WORD_ALIGNMENTf 60870
#define WORD_AVAILf 60871
#define WORD_INDEX_ECC__NB_ERR_MASKf 60872
#define WORD_INDEX_FIFO_INIT_DONEf 60873
#define WORD_INDEX_INITIATE_ECC_NB_ERRf 60874
#define WORD_MAPf 60875
#define WORD_WATERMARK_MINf 60876
#define WORKCONSERVINGMODECANCELENf 60877
#define WORKCONSERVINGMODEENf 60878
#define WORKING_CREDITf 60879
#define WORKING_DATAf 60880
#define WORK_CONSERVING_MODE_CANCEL_ENf 60881
#define WORK_CONSERVING_MODE_ENf 60882
#define WORK_Q_EMPTYf 60883
#define WORK_Q_FILL_LEVELf 60884
#define WPf 60885
#define WPTf 60886
#define WPTRf 60887
#define WPT_ADDR_MASKGf 60888
#define WPT_ADDR_MASKG1f 60889
#define WPT_ADDR_MASKG2f 60890
#define WPT_ADDR_MASKHf 60891
#define WPT_ADDR_MASKH1f 60892
#define WPT_ADDR_MASKH2f 60893
#define WQUPFLTRf 60894
#define WQUPFLTRMASKf 60895
#define WQUP_FLTRf 60896
#define WQUP_FLTR_MASKf 60897
#define WQ_ERROR_POINTERf 60898
#define WQ_ERROR_TYPEf 60899
#define WQ_REQ_FIFO_DEPTHf 60900
#define WQ_REQ_FIFO_OVERFLOWf 60901
#define WQ_REQ_FIFO_OVERFLOW_DISINTf 60902
#define WQ_REQ_FIFO_PARITYf 60903
#define WQ_REQ_FIFO_PARITY_DISINTf 60904
#define WQ_REQ_FIFO_UNDERFLOWf 60905
#define WQ_REQ_FIFO_UNDERFLOW_DISINTf 60906
#define WRf 60907
#define WRAPPERREVIDf 60908
#define WRAPPERTYPEf 60909
#define WRAP_ENf 60910
#define WRBEATSf 60911
#define WRCMDDISTANCEf 60912
#define WRCMDSf 60913
#define WRDM72_INST_OPCf 60914
#define WREDAVGQSIZE_CELL_REGf 60915
#define WREDCONFIG_CELL_REGf 60916
#define WREDCONFIG_ECCP_REGf 60917
#define WREDCURVE_CORRECTED_ERRORf 60918
#define WREDCURVE_CORRECTED_ERROR_DISINTf 60919
#define WREDCURVE_ENABLE_ECCf 60920
#define WREDCURVE_FORCE_UNCORRECTABLE_ERRORf 60921
#define WREDCURVE_MEM_TMf 60922
#define WREDCURVE_UNCORRECTED_ERRORf 60923
#define WREDCURVE_UNCORRECTED_ERROR_DISINTf 60924
#define WREDENf 60925
#define WREDPARAM_GREEN_END_CELL_REGf 60926
#define WREDPARAM_GREEN_START_CELL_REGf 60927
#define WREDPARAM_PRI0_END_CELL_REGf 60928
#define WREDPARAM_PRI0_START_CELL_REGf 60929
#define WREDPARAM_RED_END_CELL_REGf 60930
#define WREDPARAM_RED_START_CELL_REGf 60931
#define WREDPARAM_YELLOW_END_CELL_REGf 60932
#define WREDPARAM_YELLOW_START_CELL_REGf 60933
#define WREDSTATE_CORRECTED_ERRORf 60934
#define WREDSTATE_CORRECTED_ERROR_DISINTf 60935
#define WREDSTATE_ENABLE_ECCf 60936
#define WREDSTATE_FORCE_UNCORRECTABLE_ERRORf 60937
#define WREDSTATE_MEM_TM01f 60938
#define WREDSTATE_MEM_TM2f 60939
#define WREDSTATE_UNCORRECTED_ERRORf 60940
#define WREDSTATE_UNCORRECTED_ERROR_DISINTf 60941
#define WRED_CFG_CORRECTED_ERRORf 60942
#define WRED_CFG_CORRECTED_ERROR_DISINTf 60943
#define WRED_CFG_ENABLE_ECCf 60944
#define WRED_CFG_FORCE_UNCORRECTABLE_ERRORf 60945
#define WRED_CFG_UNCORRECTED_ERRORf 60946
#define WRED_CFG_UNCORRECTED_ERROR_DISINTf 60947
#define WRED_COLORf 60948
#define WRED_DROP_MASKf 60949
#define WRED_ENf 60950
#define WRED_ENABLEf 60951
#define WRED_INTRf 60952
#define WRED_INTR_DISINTf 60953
#define WRED_PARITY_CHK_ENf 60954
#define WRED_PARITY_ENf 60955
#define WRED_PAR_ERRf 60956
#define WRED_PAR_ERR_ENf 60957
#define WRED_PORT_CFG_CORRECTED_ERRORf 60958
#define WRED_PORT_CFG_CORRECTED_ERROR_DISINTf 60959
#define WRED_PORT_CFG_ENABLE_ECCf 60960
#define WRED_PORT_CFG_FORCE_UNCORRECTABLE_ERRORf 60961
#define WRED_PORT_CFG_UNCORRECTED_ERRORf 60962
#define WRED_PORT_CFG_UNCORRECTED_ERROR_DISINTf 60963
#define WRED_PORT_THD_0_CORRECTED_ERRORf 60964
#define WRED_PORT_THD_0_CORRECTED_ERROR_DISINTf 60965
#define WRED_PORT_THD_0_ENABLE_ECCf 60966
#define WRED_PORT_THD_0_FORCE_UNCORRECTABLE_ERRORf 60967
#define WRED_PORT_THD_0_UNCORRECTED_ERRORf 60968
#define WRED_PORT_THD_0_UNCORRECTED_ERROR_DISINTf 60969
#define WRED_PORT_THD_1_CORRECTED_ERRORf 60970
#define WRED_PORT_THD_1_CORRECTED_ERROR_DISINTf 60971
#define WRED_PORT_THD_1_ENABLE_ECCf 60972
#define WRED_PORT_THD_1_FORCE_UNCORRECTABLE_ERRORf 60973
#define WRED_PORT_THD_1_UNCORRECTED_ERRORf 60974
#define WRED_PORT_THD_1_UNCORRECTED_ERROR_DISINTf 60975
#define WRED_THD_0_CORRECTED_ERRORf 60976
#define WRED_THD_0_CORRECTED_ERROR_DISINTf 60977
#define WRED_THD_0_ECCP_REGf 60978
#define WRED_THD_0_ENABLE_ECCf 60979
#define WRED_THD_0_FORCE_UNCORRECTABLE_ERRORf 60980
#define WRED_THD_0_UNCORRECTED_ERRORf 60981
#define WRED_THD_0_UNCORRECTED_ERROR_DISINTf 60982
#define WRED_THD_1_CORRECTED_ERRORf 60983
#define WRED_THD_1_CORRECTED_ERROR_DISINTf 60984
#define WRED_THD_1_ECCP_REGf 60985
#define WRED_THD_1_ENABLE_ECCf 60986
#define WRED_THD_1_FORCE_UNCORRECTABLE_ERRORf 60987
#define WRED_THD_1_UNCORRECTED_ERRORf 60988
#define WRED_THD_1_UNCORRECTED_ERROR_DISINTf 60989
#define WRENf 60990
#define WRITEf 60991
#define WRITE1CLR_DATAf 60992
#define WRITEINHIBITCNTSATf 60993
#define WRITEINTERPf 60994
#define WRITELOCKf 60995
#define WRITEPOINTEROFCHOSENRXPORTf 60996
#define WRITEPOINTEROFCHOSENTXPORTf 60997
#define WRITEREQ_PLD_SIZEf 60998
#define WRITEWEIGHTf 60999
#define WRITE_ACCESS_CODEf 61000
#define WRITE_BURST_SIZEf 61001
#define WRITE_CNTf 61002
#define WRITE_CYCLE_MARGINf 61003
#define WRITE_DATAf 61004
#define WRITE_DATA_MARGINf 61005
#define WRITE_DURATIONf 61006
#define WRITE_ENf 61007
#define WRITE_HOLD_MARGINf 61008
#define WRITE_INHIBIT_CNT_SATf 61009
#define WRITE_ISS_OVERRIDEf 61010
#define WRITE_MODEREGf 61011
#define WRITE_NULL_OFFSETf 61012
#define WRITE_NULL_OFFSET_DISINTf 61013
#define WRITE_OFFSETf 61014
#define WRITE_ONLYf 61015
#define WRITE_POINTERf 61016
#define WRITE_POINTER_OF_CHOSEN_RX_PORTf 61017
#define WRITE_POINTER_OF_CHOSEN_TX_PORTf 61018
#define WRITE_PROTECTf 61019
#define WRITE_PROTECT_DISINTf 61020
#define WRITE_PTRSf 61021
#define WRITE_RECEIVEDf 61022
#define WRITE_STARTf 61023
#define WRITE_TO_READ_DELAYf 61024
#define WRITE_WEIGHTf 61025
#define WRLATENCYf 61026
#define WRLAT_ADJ_F0f 61027
#define WRLAT_ADJ_F1f 61028
#define WRLAT_F0f 61029
#define WRLAT_F1f 61030
#define WRLVL_CSf 61031
#define WRLVL_DELAY_F0_0f 61032
#define WRLVL_DELAY_F0_1f 61033
#define WRLVL_DELAY_F0_2f 61034
#define WRLVL_DELAY_F0_3f 61035
#define WRLVL_DELAY_F0_4f 61036
#define WRLVL_DELAY_F1_0f 61037
#define WRLVL_DELAY_F1_1f 61038
#define WRLVL_DELAY_F1_2f 61039
#define WRLVL_DELAY_F1_3f 61040
#define WRLVL_DELAY_F1_4f 61041
#define WRLVL_ENf 61042
#define WRLVL_ERROR_STATUSf 61043
#define WRLVL_INTERVALf 61044
#define WRLVL_REG_ENf 61045
#define WRLVL_REQf 61046
#define WRMAXf 61047
#define WRMINf 61048
#define WRONGEGQWORDINTf 61049
#define WRONGEGQWORDINTMASKf 61050
#define WRONGMALGWORDINTf 61051
#define WRONGMALGWORDINTMASKf 61052
#define WRONGPORTFROMEGQINTf 61053
#define WRONGPORTFROMEGQINTMASKf 61054
#define WRONGSIZE_INTf 61055
#define WRONGSIZE_INTMASKf 61056
#define WRONG_EGQ_WORD_INTf 61057
#define WRONG_EGQ_WORD_INT_MASKf 61058
#define WRONG_PORT_FROM_EGQ_INTf 61059
#define WRONG_PORT_FROM_EGQ_INT_MASKf 61060
#define WRONG_SIZE_INTf 61061
#define WRONG_SIZE_INT_MASKf 61062
#define WRONG_WORD_FROM_MAL_INTf 61063
#define WRONG_WORD_FROM_MAL_INT_MASKf 61064
#define WROUTSf 61065
#define WRPf 61066
#define WRPRIORITYMODEf 61067
#define WRPTRf 61068
#define WRPTRWRAPf 61069
#define WRP_BUSYf 61070
#define WRP_CONTINUE_TO_FAILf 61071
#define WRP_CPC_SELf 61072
#define WRP_DATA_READYf 61073
#define WRP_DOUBLEFUSEf 61074
#define WRP_DOUBLE_WORDf 61075
#define WRP_DOUTf 61076
#define WRP_ERRORf 61077
#define WRP_FAILf 61078
#define WRP_FDONEf 61079
#define WRP_FUSESEL0f 61080
#define WRP_PBYPf 61081
#define WRP_PCOUNTf 61082
#define WRP_PROG_IN_DEBUGf 61083
#define WRP_QUADFUSEf 61084
#define WRP_READ2Xf 61085
#define WRP_READ4Xf 61086
#define WRP_REGC_SELf 61087
#define WRP_SADBYPf 61088
#define WRP_TMf 61089
#define WRP_VSELf 61090
#define WRRD_EQ_FLAGf 61091
#define WRRD_FIFO_EQ_RSTf 61092
#define WRR_PARAM_VALUE_ERRf 61093
#define WRR_WEIGHTf 61094
#define WRSUMf 61095
#define WRT0f 61096
#define WR_ACK_FIFO_0_OVERFLOWf 61097
#define WR_ACK_FIFO_0_OVERFLOW_DISINTf 61098
#define WR_ACK_FIFO_1_OVERFLOWf 61099
#define WR_ACK_FIFO_1_OVERFLOW_DISINTf 61100
#define WR_ACK_FIFO_2_OVERFLOWf 61101
#define WR_ACK_FIFO_2_OVERFLOW_DISINTf 61102
#define WR_ACK_FIFO_CORRECTED_ERRORf 61103
#define WR_ACK_FIFO_CORRECTED_ERROR_DISINTf 61104
#define WR_ACK_FIFO_DISABLE_ECCf 61105
#define WR_ACK_FIFO_ECC_CORRUPTf 61106
#define WR_ACK_FIFO_ERROR_ADDRf 61107
#define WR_ACK_FIFO_UNCORRECTED_ERRORf 61108
#define WR_ACK_FIFO_UNCORRECTED_ERROR_DISINTf 61109
#define WR_BL0f 61110
#define WR_BL1f 61111
#define WR_BL2f 61112
#define WR_BROADCASTf 61113
#define WR_BRST_ENf 61114
#define WR_CAPf 61115
#define WR_CHAN_CALIB_BIT_OFFSETf 61116
#define WR_CHAN_CALIB_BYTE_SELf 61117
#define WR_CHAN_CALIB_CLOCKSf 61118
#define WR_CHAN_CALIB_LOCKf 61119
#define WR_CHAN_CALIB_TOTALf 61120
#define WR_CMDf 61121
#define WR_CMD_DISTANCEf 61122
#define WR_CMD_FORMAT_ERRf 61123
#define WR_CMD_FORMAT_ERR_DISINTf 61124
#define WR_COMPLETE_PTR_PKT0f 61125
#define WR_COMPLETE_PTR_PKT1f 61126
#define WR_DATAf 61127
#define WR_DATA_MARGINf 61128
#define WR_DATA_OR_REPL_DEL_BMf 61129
#define WR_DB_NOP_MODEf 61130
#define WR_DB_NUM_NOPf 61131
#define WR_ECC_ENf 61132
#define WR_ENABLEf 61133
#define WR_HOLD_MARGINf 61134
#define WR_IP_INTF_CREDITSf 61135
#define WR_LATENCYf 61136
#define WR_PARITY_ENf 61137
#define WR_PHASEf 61138
#define WR_PI_PARITY_ERRf 61139
#define WR_PI_PARITY_ERR_DISINTf 61140
#define WR_PKLT_SFI_NUMf 61141
#define WR_PKLT_SFI_NUM_0f 61142
#define WR_PKLT_SFI_NUM_1f 61143
#define WR_PKLT_SFI_NUM_2f 61144
#define WR_PKLT_SFI_NUM_3f 61145
#define WR_PKLT_SFI_NUM_4f 61146
#define WR_POINTERf 61147
#define WR_PREEMPT_ENf 61148
#define WR_PRIORITY_MODEf 61149
#define WR_PROTECT_BLK0f 61150
#define WR_PTRf 61151
#define WR_QUEUE_COST_WEIGHTf 61152
#define WR_QUEUE_OVFLf 61153
#define WR_QUEUE_OVF_DISINTf 61154
#define WR_Q_DEPf 61155
#define WR_RD_Nf 61156
#define WR_SETUP_MARGINf 61157
#define WR_SYNC0f 61158
#define WR_SYNC1f 61159
#define WR_SYNC2f 61160
#define WR_VBIT_BITMAPf 61161
#define WS_VLDf 61162
#define WTFP_BUFFER_EMPTYf 61163
#define WTFP_SIZEf 61164
#define WTIMEf 61165
#define WTOQ_BUFFER_FULLf 61166
#define WWf 61167
#define WW_CNG_MAPf 61168
#define WW_DSCP_TABLEf 61169
#define WW_EGR_MASKf 61170
#define WW_FP_UDFf 61171
#define WW_L2MCf 61172
#define WW_L2_ENTRYf 61173
#define WW_L2_HITf 61174
#define WW_L2_USER_ENTRY_DATAf 61175
#define WW_PRI_CNGf 61176
#define WW_PROTOCOL_DATAf 61177
#define WW_VLANf 61178
#define WW_VLAN_STGf 61179
#define XAUI1_LANE_MODEf 61180
#define XAUIDRMODEf 61181
#define XAUIRXLANEENf 61182
#define XAUISRMODEf 61183
#define XAUITXLANEENf 61184
#define XAUI_1000BASEX_MODEf 61185
#define XCONFIGf 61186
#define XCONFIG_LOCAL_ACTIVE_VALUEf 61187
#define XCONFIG_LOCAL_NULL_VALUEf 61188
#define XCONFIG_MASKf 61189
#define XCONFIG_VALUEf 61190
#define XCON_CCM_COPY_TOCPUf 61191
#define XCON_CCM_DEFECTf 61192
#define XCON_CCM_DEFECT_INTRf 61193
#define XCON_CCM_DEFECT_INT_ENABLEf 61194
#define XCON_CCM_DEFECT_RECEIVE_CCMf 61195
#define XCON_CCM_DEFECT_TIMESTAMPf 61196
#define XCON_OTHER_COPY_TOCPUf 61197
#define XC_MD_DEVADf 61198
#define XC_MD_STf 61199
#define XFERDONE_TXEMPTYf 61200
#define XFER_LENGTHf 61201
#define XFER_WAIT_0f 61202
#define XFER_WAIT_1f 61203
#define XFER_WAIT_2f 61204
#define XG0_LCPLL_FBDIV_0f 61205
#define XG0_LCPLL_FBDIV_1f 61206
#define XG0_LCPLL_HO_BYP_ENABLEf 61207
#define XG1_LCPLL_FBDIV_0f 61208
#define XG1_LCPLL_FBDIV_1f 61209
#define XG1_LCPLL_HO_BYP_ENABLEf 61210
#define XGMDC1_OEB_CTRLf 61211
#define XGMII_IPG_CHECK_DISABLEf 61212
#define XGPLL0_STATUSf 61213
#define XGPLL1_STATUSf 61214
#define XGPLL_BYPASS_CLK156f 61215
#define XGPLL_BYPASS_CMLf 61216
#define XGPLL_BYPASS_CMOSf 61217
#define XGPLL_CONTROL_PWRDNf 61218
#define XGPLL_CONTROL_PWRDN_INDEXf 61219
#define XGPLL_EN125f 61220
#define XGPLL_STATUSf 61221
#define XGPORT_MODE_BITSf 61222
#define XGSf 61223
#define XGS_COUNTER_COMPAT_MODEf 61224
#define XGS_FRC_OLIF_STMP_USR_DEFf 61225
#define XGS_MODEf 61226
#define XGS_MP_CLEARf 61227
#define XGS_OVERLAYf 61228
#define XGS_OVERLAY_MODEf 61229
#define XGXS0_AUTONEG_COMPLETEf 61230
#define XGXS0_DUPLEX_STATUSf 61231
#define XGXS0_FIBER_RXACTf 61232
#define XGXS0_FIBER_TXACTf 61233
#define XGXS0_LINKf 61234
#define XGXS0_LINK10Gf 61235
#define XGXS0_LINK_STATUSf 61236
#define XGXS0_PLL_PWRDWNf 61237
#define XGXS0_RXD1G_FIFO_ERRf 61238
#define XGXS0_RX_TICKf 61239
#define XGXS0_SGMIIf 61240
#define XGXS0_SPEED1000f 61241
#define XGXS0_SPEED10000f 61242
#define XGXS0_SPEED10000_CX4f 61243
#define XGXS0_SPEED10000_DUALf 61244
#define XGXS0_SPEED10000_DXGXSf 61245
#define XGXS0_SPEED10000_HI_DUALf 61246
#define XGXS0_SPEED10000_HI_DXGXSf 61247
#define XGXS0_SPEED10000_KRf 61248
#define XGXS0_SPEED10000_KX4f 61249
#define XGXS0_SPEED1000_KXf 61250
#define XGXS0_SPEED10500_DUALf 61251
#define XGXS0_SPEED10500_DXGXSf 61252
#define XGXS0_SPEED10500_HI_DUALf 61253
#define XGXS0_SPEED10500_HI_DXGXSf 61254
#define XGXS0_SPEED10G_CX1f 61255
#define XGXS0_SPEED10G_ERf 61256
#define XGXS0_SPEED10G_LRf 61257
#define XGXS0_SPEED10G_LRMf 61258
#define XGXS0_SPEED10G_SFIf 61259
#define XGXS0_SPEED10G_SINGLEf 61260
#define XGXS0_SPEED10G_SRf 61261
#define XGXS0_SPEED12000f 61262
#define XGXS0_SPEED12500f 61263
#define XGXS0_SPEED12773_DUALf 61264
#define XGXS0_SPEED12773_DXGXSf 61265
#define XGXS0_SPEED12773_HI_DUALf 61266
#define XGXS0_SPEED12773_HI_DXGXSf 61267
#define XGXS0_SPEED13000f 61268
#define XGXS0_SPEED15000f 61269
#define XGXS0_SPEED15750_HI_DXGXSf 61270
#define XGXS0_SPEED16000f 61271
#define XGXS0_SPEED1G_CX1f 61272
#define XGXS0_SPEED20000f 61273
#define XGXS0_SPEED20G_CR2f 61274
#define XGXS0_SPEED20G_DXGXSf 61275
#define XGXS0_SPEED20G_HI_DXGXSf 61276
#define XGXS0_SPEED20G_KR2f 61277
#define XGXS0_SPEED21000f 61278
#define XGXS0_SPEED2500f 61279
#define XGXS0_SPEED25455f 61280
#define XGXS0_SPEED31500f 61281
#define XGXS0_SPEED40Gf 61282
#define XGXS0_SPEED40G_CR4f 61283
#define XGXS0_SPEED40G_KR4f 61284
#define XGXS0_SPEED40G_LR4f 61285
#define XGXS0_SPEED40G_SR4f 61286
#define XGXS0_SPEED5000f 61287
#define XGXS0_SPEED5000_DUALf 61288
#define XGXS0_SPEED5000_HI_DUALf 61289
#define XGXS0_SPEED5000_SINGLEf 61290
#define XGXS0_SPEED6000f 61291
#define XGXS0_SPEED6364_SINGLEf 61292
#define XGXS0_SPEED_10f 61293
#define XGXS0_SPEED_100f 61294
#define XGXS0_SPEED_R2_12000f 61295
#define XGXS0_SPEED_X2_10000f 61296
#define XGXS0_TICKf 61297
#define XGXS0_TXD1G_FIFO_ERRf 61298
#define XGXS0_TX_TICKf 61299
#define XGXS1_AUTONEG_COMPLETEf 61300
#define XGXS1_DUPLEX_STATUSf 61301
#define XGXS1_FIBER_RXACTf 61302
#define XGXS1_FIBER_TXACTf 61303
#define XGXS1_LINKf 61304
#define XGXS1_LINK10Gf 61305
#define XGXS1_LINK_STATUSf 61306
#define XGXS1_PLL_PWRDWNf 61307
#define XGXS1_RXD1G_FIFO_ERRf 61308
#define XGXS1_RX_TICKf 61309
#define XGXS1_SGMIIf 61310
#define XGXS1_SPEED1000f 61311
#define XGXS1_SPEED10000f 61312
#define XGXS1_SPEED10000_CX4f 61313
#define XGXS1_SPEED10000_DXGXSf 61314
#define XGXS1_SPEED10000_HI_DXGXSf 61315
#define XGXS1_SPEED10000_KRf 61316
#define XGXS1_SPEED10000_KX4f 61317
#define XGXS1_SPEED1000_KXf 61318
#define XGXS1_SPEED10500_DXGXSf 61319
#define XGXS1_SPEED10500_HI_DXGXSf 61320
#define XGXS1_SPEED10G_CX1f 61321
#define XGXS1_SPEED10G_ERf 61322
#define XGXS1_SPEED10G_LRf 61323
#define XGXS1_SPEED10G_LRMf 61324
#define XGXS1_SPEED10G_SFIf 61325
#define XGXS1_SPEED10G_SINGLEf 61326
#define XGXS1_SPEED10G_SRf 61327
#define XGXS1_SPEED12000f 61328
#define XGXS1_SPEED12500f 61329
#define XGXS1_SPEED12773_DXGXSf 61330
#define XGXS1_SPEED12773_HI_DXGXSf 61331
#define XGXS1_SPEED13000f 61332
#define XGXS1_SPEED15000f 61333
#define XGXS1_SPEED15750_HI_DXGXSf 61334
#define XGXS1_SPEED16000f 61335
#define XGXS1_SPEED1G_CX1f 61336
#define XGXS1_SPEED20000f 61337
#define XGXS1_SPEED20G_CR2f 61338
#define XGXS1_SPEED20G_DXGXSf 61339
#define XGXS1_SPEED20G_HI_DXGXSf 61340
#define XGXS1_SPEED20G_KR2f 61341
#define XGXS1_SPEED21000f 61342
#define XGXS1_SPEED2500f 61343
#define XGXS1_SPEED25455f 61344
#define XGXS1_SPEED31500f 61345
#define XGXS1_SPEED40Gf 61346
#define XGXS1_SPEED40G_CR4f 61347
#define XGXS1_SPEED40G_KR4f 61348
#define XGXS1_SPEED40G_LR4f 61349
#define XGXS1_SPEED40G_SR4f 61350
#define XGXS1_SPEED5000f 61351
#define XGXS1_SPEED5000_SINGLEf 61352
#define XGXS1_SPEED6000f 61353
#define XGXS1_SPEED6364_SINGLEf 61354
#define XGXS1_SPEED_10f 61355
#define XGXS1_SPEED_100f 61356
#define XGXS1_SPEED_R2_12000f 61357
#define XGXS1_SPEED_X2_10000f 61358
#define XGXS1_TICKf 61359
#define XGXS1_TXD1G_FIFO_ERRf 61360
#define XGXS1_TX_TICKf 61361
#define XGXS2_AUTONEG_COMPLETEf 61362
#define XGXS2_DUPLEX_STATUSf 61363
#define XGXS2_FIBER_RXACTf 61364
#define XGXS2_FIBER_TXACTf 61365
#define XGXS2_LINKf 61366
#define XGXS2_LINK10Gf 61367
#define XGXS2_LINK_STATUSf 61368
#define XGXS2_PLL_PWRDWNf 61369
#define XGXS2_RXD1G_FIFO_ERRf 61370
#define XGXS2_RX_TICKf 61371
#define XGXS2_SGMIIf 61372
#define XGXS2_SPEED1000f 61373
#define XGXS2_SPEED10000f 61374
#define XGXS2_SPEED10000_CX4f 61375
#define XGXS2_SPEED10000_DXGXSf 61376
#define XGXS2_SPEED10000_HI_DXGXSf 61377
#define XGXS2_SPEED10000_KRf 61378
#define XGXS2_SPEED10000_KX4f 61379
#define XGXS2_SPEED1000_KXf 61380
#define XGXS2_SPEED10500_DXGXSf 61381
#define XGXS2_SPEED10500_HI_DXGXSf 61382
#define XGXS2_SPEED10G_CX1f 61383
#define XGXS2_SPEED10G_ERf 61384
#define XGXS2_SPEED10G_LRf 61385
#define XGXS2_SPEED10G_LRMf 61386
#define XGXS2_SPEED10G_SFIf 61387
#define XGXS2_SPEED10G_SINGLEf 61388
#define XGXS2_SPEED10G_SRf 61389
#define XGXS2_SPEED12000f 61390
#define XGXS2_SPEED12500f 61391
#define XGXS2_SPEED12773_DXGXSf 61392
#define XGXS2_SPEED12773_HI_DXGXSf 61393
#define XGXS2_SPEED13000f 61394
#define XGXS2_SPEED15000f 61395
#define XGXS2_SPEED15750_HI_DXGXSf 61396
#define XGXS2_SPEED16000f 61397
#define XGXS2_SPEED1G_CX1f 61398
#define XGXS2_SPEED20000f 61399
#define XGXS2_SPEED20G_CR2f 61400
#define XGXS2_SPEED20G_DXGXSf 61401
#define XGXS2_SPEED20G_HI_DXGXSf 61402
#define XGXS2_SPEED20G_KR2f 61403
#define XGXS2_SPEED21000f 61404
#define XGXS2_SPEED2500f 61405
#define XGXS2_SPEED25455f 61406
#define XGXS2_SPEED31500f 61407
#define XGXS2_SPEED40Gf 61408
#define XGXS2_SPEED40G_CR4f 61409
#define XGXS2_SPEED40G_KR4f 61410
#define XGXS2_SPEED40G_LR4f 61411
#define XGXS2_SPEED40G_SR4f 61412
#define XGXS2_SPEED5000f 61413
#define XGXS2_SPEED5000_SINGLEf 61414
#define XGXS2_SPEED6000f 61415
#define XGXS2_SPEED6364_SINGLEf 61416
#define XGXS2_SPEED_10f 61417
#define XGXS2_SPEED_100f 61418
#define XGXS2_SPEED_R2_12000f 61419
#define XGXS2_SPEED_X2_10000f 61420
#define XGXS2_TICKf 61421
#define XGXS2_TXD1G_FIFO_ERRf 61422
#define XGXS2_TX_TICKf 61423
#define XGXS3_AUTONEG_COMPLETEf 61424
#define XGXS3_DUPLEX_STATUSf 61425
#define XGXS3_FIBER_RXACTf 61426
#define XGXS3_FIBER_TXACTf 61427
#define XGXS3_LINKf 61428
#define XGXS3_LINK10Gf 61429
#define XGXS3_LINK_STATUSf 61430
#define XGXS3_PLL_PWRDWNf 61431
#define XGXS3_RXD1G_FIFO_ERRf 61432
#define XGXS3_RX_TICKf 61433
#define XGXS3_SGMIIf 61434
#define XGXS3_SPEED1000f 61435
#define XGXS3_SPEED10000f 61436
#define XGXS3_SPEED10000_CX4f 61437
#define XGXS3_SPEED10000_DXGXSf 61438
#define XGXS3_SPEED10000_HI_DXGXSf 61439
#define XGXS3_SPEED10000_KRf 61440
#define XGXS3_SPEED10000_KX4f 61441
#define XGXS3_SPEED1000_KXf 61442
#define XGXS3_SPEED10500_DXGXSf 61443
#define XGXS3_SPEED10500_HI_DXGXSf 61444
#define XGXS3_SPEED10G_CX1f 61445
#define XGXS3_SPEED10G_ERf 61446
#define XGXS3_SPEED10G_LRf 61447
#define XGXS3_SPEED10G_LRMf 61448
#define XGXS3_SPEED10G_SFIf 61449
#define XGXS3_SPEED10G_SINGLEf 61450
#define XGXS3_SPEED10G_SRf 61451
#define XGXS3_SPEED12000f 61452
#define XGXS3_SPEED12500f 61453
#define XGXS3_SPEED12773_DXGXSf 61454
#define XGXS3_SPEED12773_HI_DXGXSf 61455
#define XGXS3_SPEED13000f 61456
#define XGXS3_SPEED15000f 61457
#define XGXS3_SPEED15750_HI_DXGXSf 61458
#define XGXS3_SPEED16000f 61459
#define XGXS3_SPEED1G_CX1f 61460
#define XGXS3_SPEED20000f 61461
#define XGXS3_SPEED20G_CR2f 61462
#define XGXS3_SPEED20G_DXGXSf 61463
#define XGXS3_SPEED20G_HI_DXGXSf 61464
#define XGXS3_SPEED20G_KR2f 61465
#define XGXS3_SPEED21000f 61466
#define XGXS3_SPEED2500f 61467
#define XGXS3_SPEED25455f 61468
#define XGXS3_SPEED31500f 61469
#define XGXS3_SPEED40Gf 61470
#define XGXS3_SPEED40G_CR4f 61471
#define XGXS3_SPEED40G_KR4f 61472
#define XGXS3_SPEED40G_LR4f 61473
#define XGXS3_SPEED40G_SR4f 61474
#define XGXS3_SPEED5000f 61475
#define XGXS3_SPEED5000_SINGLEf 61476
#define XGXS3_SPEED6000f 61477
#define XGXS3_SPEED6364_SINGLEf 61478
#define XGXS3_SPEED_10f 61479
#define XGXS3_SPEED_100f 61480
#define XGXS3_SPEED_R2_12000f 61481
#define XGXS3_SPEED_X2_10000f 61482
#define XGXS3_TICKf 61483
#define XGXS3_TXD1G_FIFO_ERRf 61484
#define XGXS3_TX_TICKf 61485
#define XGXS_MODE_SELf 61486
#define XG_MDIO0_CL_OVERIDEf 61487
#define XG_MDIO0_CL_SELf 61488
#define XG_MDIO0_V3P3_SELf 61489
#define XG_MDIO1_CL_OVERIDEf 61490
#define XG_MDIO1_CL_SELf 61491
#define XG_MDIO1_V3P3_SELf 61492
#define XG_MDIO_CL_SELf 61493
#define XG_PLL0_PWRDWNf 61494
#define XG_PLL1_PWRDWNf 61495
#define XG_PLL2_PWRDWNf 61496
#define XG_PLL2_RST_Lf 61497
#define XG_PLL3_PWRDWNf 61498
#define XG_PLL_BYPASSf 61499
#define XG_RCVD_SELf 61500
#define XL0_CTRL_FIFO_FULL_ERR_INTR_MASKf 61501
#define XL0_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61502
#define XL0_CTRL_FIFO_PERR_INTR_MASKf 61503
#define XL0_CTRL_FIFO_PERR_INTR_STATUSf 61504
#define XL0_DATA_FIFO_FULL_ERR_INTR_MASKf 61505
#define XL0_DATA_FIFO_FULL_ERR_INTR_STATUSf 61506
#define XL0_DATA_FIFO_PERR_INTR_MASKf 61507
#define XL0_DATA_FIFO_PERR_INTR_STATUSf 61508
#define XL1_CTRL_FIFO_FULL_ERR_INTR_MASKf 61509
#define XL1_CTRL_FIFO_FULL_ERR_INTR_STATUSf 61510
#define XL1_CTRL_FIFO_PERR_INTR_MASKf 61511
#define XL1_CTRL_FIFO_PERR_INTR_STATUSf 61512
#define XL1_DATA_FIFO_FULL_ERR_INTR_MASKf 61513
#define XL1_DATA_FIFO_FULL_ERR_INTR_STATUSf 61514
#define XL1_DATA_FIFO_PERR_INTR_MASKf 61515
#define XL1_DATA_FIFO_PERR_INTR_STATUSf 61516
#define XLAT0_PERRf 61517
#define XLAT1_PERRf 61518
#define XLATE__DATAf 61519
#define XLATE__DATA_0f 61520
#define XLATE__DATA_1f 61521
#define XLATE__DESTINATIONf 61522
#define XLATE__DISABLE_VLAN_CHECKSf 61523
#define XLATE__DST_MODIDf 61524
#define XLATE__DST_PORTf 61525
#define XLATE__DUMMYf 61526
#define XLATE__DUMMY_BITSf 61527
#define XLATE__DVPf 61528
#define XLATE__ESM_SEARCH_OFFSETf 61529
#define XLATE__ESM_SEARCH_PRIORITYf 61530
#define XLATE__FCOE_VFT_FIELDS_PROFILE_INDEXf 61531
#define XLATE__FCOE_VSAN_IDf 61532
#define XLATE__FCOE_VSAN_PRIf 61533
#define XLATE__FLEX_CTR_BASE_COUNTER_IDXf 61534
#define XLATE__FLEX_CTR_BASE_COUNTER_IDX_RESERVEDf 61535
#define XLATE__FLEX_CTR_OFFSET_MODEf 61536
#define XLATE__FLEX_CTR_POOL_NUMBERf 61537
#define XLATE__FLEX_CTR_POOL_NUMBER_RESERVEDf 61538
#define XLATE__GLPf 61539
#define XLATE__HASH_LSBf 61540
#define XLATE__INCOMING_VIDSf 61541
#define XLATE__IPRI_CFI_SELf 61542
#define XLATE__IPRI_MAPPING_PTRf 61543
#define XLATE__ITAGf 61544
#define XLATE__IVIDf 61545
#define XLATE__KEYf 61546
#define XLATE__KEY_0f 61547
#define XLATE__KEY_SPARE_0f 61548
#define XLATE__KEY_ZERO_1f 61549
#define XLATE__KEY_ZERO_2f 61550
#define XLATE__KEY_ZERO_3f 61551
#define XLATE__KEY_ZERO_4f 61552
#define XLATE__L3_IIFf 61553
#define XLATE__L3_IIF_VALIDf 61554
#define XLATE__MODULE_IDf 61555
#define XLATE__MPLS_ACTIONf 61556
#define XLATE__NEW_ICFIf 61557
#define XLATE__NEW_IPRIf 61558
#define XLATE__NEW_IRPEf 61559
#define XLATE__NEW_IVIDf 61560
#define XLATE__NEW_OCFIf 61561
#define XLATE__NEW_OPRIf 61562
#define XLATE__NEW_ORPEf 61563
#define XLATE__NEW_OTAG_VPTAGf 61564
#define XLATE__NEW_OTAG_VPTAG_SELf 61565
#define XLATE__NEW_OVIDf 61566
#define XLATE__NEW_VIDf 61567
#define XLATE__NEW_VLAN_IDf 61568
#define XLATE__NEW_VPTAGf 61569
#define XLATE__OLD_VLAN_IDf 61570
#define XLATE__OPRIf 61571
#define XLATE__OPRI_CFI_SELf 61572
#define XLATE__OPRI_MAPPING_PTRf 61573
#define XLATE__OTAGf 61574
#define XLATE__OVIDf 61575
#define XLATE__PORT_GROUP_IDf 61576
#define XLATE__PORT_NUMf 61577
#define XLATE__PRIf 61578
#define XLATE__RESERVEDf 61579
#define XLATE__RESERVED_0f 61580
#define XLATE__RESERVED_104_104f 61581
#define XLATE__RESERVED_104_86f 61582
#define XLATE__RESERVED_104_92f 61583
#define XLATE__RESERVED_106f 61584
#define XLATE__RESERVED_134_127f 61585
#define XLATE__RESERVED_134_131f 61586
#define XLATE__RESERVED_209_154f 61587
#define XLATE__RESERVED_209_160f 61588
#define XLATE__RESERVED_DUMMYf 61589
#define XLATE__RPEf 61590
#define XLATE__RSVD_DVPf 61591
#define XLATE__RSVD_FLEX_CTR_BASE_COUNTER_IDXf 61592
#define XLATE__RSVD_FLEX_CTR_POOL_NUMBERf 61593
#define XLATE__RSVD_SOURCE_VPf 61594
#define XLATE__SOURCE_FIELDf 61595
#define XLATE__SOURCE_VPf 61596
#define XLATE__SOURCE_VP_RESERVEDf 61597
#define XLATE__SVC_METER_INDEXf 61598
#define XLATE__SVC_METER_OFFSET_MODEf 61599
#define XLATE__SVPf 61600
#define XLATE__SVP_VALIDf 61601
#define XLATE__Tf 61602
#define XLATE__TAG_ACTION_PROFILE_PTRf 61603
#define XLATE__TGIDf 61604
#define XLATE__TUNNEL_IDf 61605
#define XLATE__USE_VINTF_CTR_IDXf 61606
#define XLATE__VIDf 61607
#define XLATE__VINTF_CTR_IDXf 61608
#define XLATE__VLAN_ACTION_VALIDf 61609
#define XLATE__VLAN_IDf 61610
#define XLATE__VSAN_IDf 61611
#define XLAT_TBLf 61612
#define XLAT_TBL_TMf 61613
#define XLCFF_CORRECTED_ERRORf 61614
#define XLCFF_CORRECTED_ERROR_MASKf 61615
#define XLCFF_ENABLE_ECCf 61616
#define XLCFF_UNCORRECTED_ERRORf 61617
#define XLCFF_UNCORRECTED_ERROR_MASKf 61618
#define XLGMII_ALIGN_ENBf 61619
#define XLMAC_EEE_TIMERS_HIf 61620
#define XLMAC_EEE_TIMERS_LOf 61621
#define XLMAC_MACSEC_CTRL_HIf 61622
#define XLMAC_MACSEC_CTRL_LOf 61623
#define XLMAC_PAUSE_CTRL_HIf 61624
#define XLMAC_PAUSE_CTRL_LOf 61625
#define XLMAC_TX_CTRL_HIf 61626
#define XLMAC_TX_CTRL_LOf 61627
#define XLMAC_VERSIONf 61628
#define XLP0f 61629
#define XLP0_CELL_ASM_CUT_THRU_THRESHOLDf 61630
#define XLP0_ECC_ENf 61631
#define XLP0_ENf 61632
#define XLP0_EN_COR_ERR_RPTf 61633
#define XLP0_FIFO_EMPTYf 61634
#define XLP0_PAR_ERRf 61635
#define XLP0_PERR_INTRf 61636
#define XLP0_POWER_DOWNf 61637
#define XLP0_RESETf 61638
#define XLP1f 61639
#define XLP10f 61640
#define XLP10_ECC_ENf 61641
#define XLP10_ENf 61642
#define XLP10_RESETf 61643
#define XLP11f 61644
#define XLP11_ECC_ENf 61645
#define XLP11_ENf 61646
#define XLP11_RESETf 61647
#define XLP12f 61648
#define XLP12_ECC_ENf 61649
#define XLP12_ENf 61650
#define XLP12_RESETf 61651
#define XLP13f 61652
#define XLP13_ECC_ENf 61653
#define XLP13_ENf 61654
#define XLP13_RESETf 61655
#define XLP14f 61656
#define XLP14_ECC_ENf 61657
#define XLP14_ENf 61658
#define XLP14_RESETf 61659
#define XLP15f 61660
#define XLP15_ECC_ENf 61661
#define XLP15_ENf 61662
#define XLP15_RESETf 61663
#define XLP1_CELL_ASM_CUT_THRU_THRESHOLDf 61664
#define XLP1_ECC_ENf 61665
#define XLP1_ENf 61666
#define XLP1_EN_COR_ERR_RPTf 61667
#define XLP1_FIFO_EMPTYf 61668
#define XLP1_PAR_ERRf 61669
#define XLP1_PERR_INTRf 61670
#define XLP1_POWER_DOWNf 61671
#define XLP1_RESETf 61672
#define XLP2f 61673
#define XLP2_CELL_ASM_CUT_THRU_THRESHOLDf 61674
#define XLP2_ECC_ENf 61675
#define XLP2_ENf 61676
#define XLP2_EN_COR_ERR_RPTf 61677
#define XLP2_PAR_ERRf 61678
#define XLP2_PERR_INTRf 61679
#define XLP2_POWER_DOWNf 61680
#define XLP2_RESETf 61681
#define XLP3f 61682
#define XLP3_CELL_ASM_CUT_THRU_THRESHOLDf 61683
#define XLP3_ECC_ENf 61684
#define XLP3_ENf 61685
#define XLP3_EN_COR_ERR_RPTf 61686
#define XLP3_PAR_ERRf 61687
#define XLP3_PERR_INTRf 61688
#define XLP3_POWER_DOWNf 61689
#define XLP3_RESETf 61690
#define XLP4f 61691
#define XLP4_ECC_ENf 61692
#define XLP4_ENf 61693
#define XLP4_PAR_ERRf 61694
#define XLP4_PERR_INTRf 61695
#define XLP4_RESETf 61696
#define XLP5f 61697
#define XLP5_ECC_ENf 61698
#define XLP5_ENf 61699
#define XLP5_PAR_ERRf 61700
#define XLP5_RESETf 61701
#define XLP6f 61702
#define XLP6_ECC_ENf 61703
#define XLP6_ENf 61704
#define XLP6_PAR_ERRf 61705
#define XLP6_RESETf 61706
#define XLP7f 61707
#define XLP7_ECC_ENf 61708
#define XLP7_ENf 61709
#define XLP7_PAR_ERRf 61710
#define XLP7_RESETf 61711
#define XLP8f 61712
#define XLP8_ECC_ENf 61713
#define XLP8_ENf 61714
#define XLP8_PAR_ERRf 61715
#define XLP8_RESETf 61716
#define XLP9f 61717
#define XLP9_ECC_ENf 61718
#define XLP9_ENf 61719
#define XLP9_RESETf 61720
#define XLPORT0_LOGIC_RESET_Nf 61721
#define XLPORT0_SYS_RESET_Nf 61722
#define XLPORT1_LOGIC_RESET_Nf 61723
#define XLPORT1_SYS_RESET_Nf 61724
#define XLPORT2_LOGIC_RESET_Nf 61725
#define XLPORT2_SYS_RESET_Nf 61726
#define XLPORT3_LOGIC_RESET_Nf 61727
#define XLPORT3_SYS_RESET_Nf 61728
#define XLPORT4_LOGIC_RESET_Nf 61729
#define XLPORT4_SYS_RESET_Nf 61730
#define XLPORT5_LOGIC_RESET_Nf 61731
#define XLPORT5_SYS_RESET_Nf 61732
#define XLPORT_BITMAPf 61733
#define XLPORT_EEE_POWERDOWN_ENf 61734
#define XLPORT_XLP0_BOD_FULL_ERRORf 61735
#define XLP_0_INITf 61736
#define XLP_0_RESETf 61737
#define XLP_1_INITf 61738
#define XLP_1_RESETf 61739
#define XLP_BUFFERf 61740
#define XLP_CTRL_BUFFER_TMf 61741
#define XLP_ECC_BUFFER_TMf 61742
#define XLP_NEEE_PD_ENf 61743
#define XLP_N_OTP_PORT_BOND_OPTIONf 61744
#define XLP_RESI_BUFFER_PAR_ENf 61745
#define XLP_RESI_ENf 61746
#define XLP_RES_0f 61747
#define XLP_RES_4_3f 61748
#define XLP_XGXS_RESERVED0f 61749
#define XLP_XGXS_RESERVED1f 61750
#define XLSB_ADM_CTRL_EOP_ERROR_EVf 61751
#define XLSB_ADM_CTRL_EOP_ERROR_EV_DISINTf 61752
#define XLSB_ADM_CTRL_MOP_ERROR_EVf 61753
#define XLSB_ADM_CTRL_MOP_ERROR_EV_DISINTf 61754
#define XLSB_ADM_CTRL_SEOP_ERROR_EVf 61755
#define XLSB_ADM_CTRL_SEOP_ERROR_EV_DISINTf 61756
#define XLSB_ADM_CTRL_SOP_ERROR_EVf 61757
#define XLSB_ADM_CTRL_SOP_ERROR_EV_DISINTf 61758
#define XLSB_OVERFLOW_EVf 61759
#define XLSB_OVERFLOW_EV_DISINTf 61760
#define XL_BASE_PORTf 61761
#define XL_CLIENT_IFf 61762
#define XL_EEE_POWERDOWN_ENf 61763
#define XL_MS_BVf 61764
#define XL_MS_DATAf 61765
#define XL_MS_EOPf 61766
#define XL_MS_ERRf 61767
#define XL_MS_PAUSEf 61768
#define XL_MS_PFCf 61769
#define XL_MS_RUNTf 61770
#define XL_MS_SOPf 61771
#define XL_MS_VALIDf 61772
#define XL_PORT0_CREDITf 61773
#define XL_PORT1_CREDITf 61774
#define XL_PORT_RESET_Nf 61775
#define XL_RESET_Nf 61776
#define XMAC0_BYPASS_OSTSf 61777
#define XMAC0_LINE_LPBK_RESETf 61778
#define XMAC0_RESETf 61779
#define XMAC1_BYPASS_OSTSf 61780
#define XMAC1_LINE_LPBK_RESETf 61781
#define XMAC1_RESETf 61782
#define XMAC2_BYPASS_OSTSf 61783
#define XMAC2_LINE_LPBK_RESETf 61784
#define XMAC2_RESETf 61785
#define XMAC_0_BYPASS_OSTSf 61786
#define XMAC_0_LINE_LPBK_RESETf 61787
#define XMAC_0_RESETf 61788
#define XMAC_1_BYPASS_OSTSf 61789
#define XMAC_1_LINE_LPBK_RESETf 61790
#define XMAC_1_RESETf 61791
#define XMAC_2_BYPASS_OSTSf 61792
#define XMAC_2_LINE_LPBK_RESETf 61793
#define XMAC_2_RESETf 61794
#define XMAC_BYPASS_OSTSf 61795
#define XMAC_EEE_TIMERS_HIf 61796
#define XMAC_EEE_TIMERS_LOf 61797
#define XMAC_MACSEC_CTRL_HIf 61798
#define XMAC_MACSEC_CTRL_LOf 61799
#define XMAC_OSTS_TIMESTAMP_ADJUST_HIf 61800
#define XMAC_OSTS_TIMESTAMP_ADJUST_LOf 61801
#define XMAC_PAUSE_CTRL_HIf 61802
#define XMAC_PAUSE_CTRL_LOf 61803
#define XMAC_RESETf 61804
#define XMAC_RESET_LINE_LPBKf 61805
#define XMAC_TX_CTRL_HIf 61806
#define XMAC_TX_CTRL_LOf 61807
#define XMAC_VERSIONf 61808
#define XMISSION_STATUSf 61809
#define XMIT_THRESHOLDf 61810
#define XMTADDR_HIGH_0f 61811
#define XMTADDR_LOW_0f 61812
#define XMTEN_0f 61813
#define XMTERR_0f 61814
#define XMTFIFOUFf 61815
#define XMTINTEN_0f 61816
#define XMTINTEN_1f 61817
#define XMTINTEN_2f 61818
#define XMTINTEN_3f 61819
#define XMTINT_0f 61820
#define XMTINT_1f 61821
#define XMTINT_2f 61822
#define XMTINT_3f 61823
#define XMTSTATE_0f 61824
#define XMTUFENf 61825
#define XOFFf 61826
#define XOFF0f 61827
#define XOFF1f 61828
#define XOFF_0_VALf 61829
#define XOFF_1_VALf 61830
#define XOFF_2_VALf 61831
#define XOFF_3_VALf 61832
#define XOFF_4_VALf 61833
#define XOFF_5_VALf 61834
#define XOFF_6_VALf 61835
#define XOFF_7_VALf 61836
#define XOFF_AXP_OVERSUBSf 61837
#define XOFF_DISABLEf 61838
#define XOFF_PORT_REMOVE_SEENf 61839
#define XOFF_REFRESH_TIMEf 61840
#define XOFF_REFRESH_TIME_1_8f 61841
#define XOFF_REFRESH_TIME_9_16f 61842
#define XOFF_RXf 61843
#define XOFF_RX_THRf 61844
#define XOFF_THRESHOLDf 61845
#define XOFF_TIMEOUT_VALUEf 61846
#define XOFF_TX_CH0f 61847
#define XOFF_TX_CH0_COUNTf 61848
#define XOFF_TX_CH1f 61849
#define XOFF_VALf 61850
#define XONf 61851
#define XON_RXf 61852
#define XON_RX_CH0f 61853
#define XON_RX_CH1f 61854
#define XON_RX_THRf 61855
#define XON_THRESHOLDf 61856
#define XON_TX_CH0f 61857
#define XON_TX_CH1f 61858
#define XOR_CHECK_BITSf 61859
#define XOR_DM_RD_ENf 61860
#define XOR_READ_ENBf 61861
#define XP0f 61862
#define XP0_CFG_PROTOCOLf 61863
#define XP0_E2ECC_NUM_PORTSf 61864
#define XP0_ECC_ENf 61865
#define XP0_FIFO_OVERFLOWf 61866
#define XP0_FIFO_OVERFLOW_DISINTf 61867
#define XP0_FIFO_OVERFLOW_MASKf 61868
#define XP0_FIFO_UNDERRUNf 61869
#define XP0_FIFO_UNDERRUN_DISINTf 61870
#define XP0_FIFO_UNDERRUN_MASKf 61871
#define XP0_RESETf 61872
#define XP0_SEND_XOFF_MESSAGEf 61873
#define XP0_SEND_XON_MESSAGEf 61874
#define XP0_TMf 61875
#define XP1f 61876
#define XP1_CFG_PROTOCOLf 61877
#define XP1_E2ECC_NUM_PORTSf 61878
#define XP1_ECC_ENf 61879
#define XP1_FIFO_OVERFLOWf 61880
#define XP1_FIFO_OVERFLOW_DISINTf 61881
#define XP1_FIFO_OVERFLOW_MASKf 61882
#define XP1_FIFO_UNDERRUNf 61883
#define XP1_FIFO_UNDERRUN_DISINTf 61884
#define XP1_FIFO_UNDERRUN_MASKf 61885
#define XP1_RESETf 61886
#define XP1_SEND_XOFF_MESSAGEf 61887
#define XP1_SEND_XON_MESSAGEf 61888
#define XP1_TMf 61889
#define XP2f 61890
#define XP2_CFG_PROTOCOLf 61891
#define XP2_E2ECC_NUM_PORTSf 61892
#define XP2_ECC_ENf 61893
#define XP2_FIFO_OVERFLOWf 61894
#define XP2_FIFO_OVERFLOW_DISINTf 61895
#define XP2_FIFO_OVERFLOW_MASKf 61896
#define XP2_FIFO_UNDERRUNf 61897
#define XP2_FIFO_UNDERRUN_DISINTf 61898
#define XP2_FIFO_UNDERRUN_MASKf 61899
#define XP2_RESETf 61900
#define XP2_SEND_XOFF_MESSAGEf 61901
#define XP2_SEND_XON_MESSAGEf 61902
#define XP2_TMf 61903
#define XP3f 61904
#define XP3_CFG_PROTOCOLf 61905
#define XP3_E2ECC_NUM_PORTSf 61906
#define XP3_ECC_ENf 61907
#define XP3_FIFO_OVERFLOWf 61908
#define XP3_FIFO_OVERFLOW_DISINTf 61909
#define XP3_FIFO_OVERFLOW_MASKf 61910
#define XP3_FIFO_UNDERRUNf 61911
#define XP3_FIFO_UNDERRUN_DISINTf 61912
#define XP3_FIFO_UNDERRUN_MASKf 61913
#define XP3_RESETf 61914
#define XP3_SEND_XOFF_MESSAGEf 61915
#define XP3_SEND_XON_MESSAGEf 61916
#define XP3_TMf 61917
#define XP4f 61918
#define XP4_DP_B0f 61919
#define XP4_DP_B1f 61920
#define XP4_DP_CORRECTED_ERRORf 61921
#define XP4_DP_CORRECTED_ERROR_DISINTf 61922
#define XP4_DP_ECC_ERROR_ADDRESSf 61923
#define XP4_DP_ENABLE_ECCf 61924
#define XP4_DP_FIFO_OVERFLOW_ERRORf 61925
#define XP4_DP_FIFO_OVERFLOW_ERROR_DISINTf 61926
#define XP4_DP_FORCE_UNCORRECTABLE_ERRORf 61927
#define XP4_DP_UNCORRECTED_ERRORf 61928
#define XP4_DP_UNCORRECTED_ERROR_DISINTf 61929
#define XP4_ECC_ENf 61930
#define XP4_FC_FIFO_OVERFLOW_ERRORf 61931
#define XP4_FC_FIFO_OVERFLOW_ERROR_DISINTf 61932
#define XP4_FC_SIZE_ERRORf 61933
#define XP4_FC_SIZE_ERROR_DISINTf 61934
#define XP5f 61935
#define XP5_DP_B0f 61936
#define XP5_DP_B1f 61937
#define XP5_DP_CORRECTED_ERRORf 61938
#define XP5_DP_CORRECTED_ERROR_DISINTf 61939
#define XP5_DP_ECC_ERROR_ADDRESSf 61940
#define XP5_DP_ENABLE_ECCf 61941
#define XP5_DP_FIFO_OVERFLOW_ERRORf 61942
#define XP5_DP_FIFO_OVERFLOW_ERROR_DISINTf 61943
#define XP5_DP_FORCE_UNCORRECTABLE_ERRORf 61944
#define XP5_DP_UNCORRECTED_ERRORf 61945
#define XP5_DP_UNCORRECTED_ERROR_DISINTf 61946
#define XP5_ECC_ENf 61947
#define XP5_FC_FIFO_OVERFLOW_ERRORf 61948
#define XP5_FC_FIFO_OVERFLOW_ERROR_DISINTf 61949
#define XP5_FC_SIZE_ERRORf 61950
#define XP5_FC_SIZE_ERROR_DISINTf 61951
#define XP6f 61952
#define XP6_DP_B0f 61953
#define XP6_DP_B1f 61954
#define XP6_DP_CORRECTED_ERRORf 61955
#define XP6_DP_CORRECTED_ERROR_DISINTf 61956
#define XP6_DP_ECC_ERROR_ADDRESSf 61957
#define XP6_DP_ENABLE_ECCf 61958
#define XP6_DP_FIFO_OVERFLOW_ERRORf 61959
#define XP6_DP_FIFO_OVERFLOW_ERROR_DISINTf 61960
#define XP6_DP_FORCE_UNCORRECTABLE_ERRORf 61961
#define XP6_DP_UNCORRECTED_ERRORf 61962
#define XP6_DP_UNCORRECTED_ERROR_DISINTf 61963
#define XP6_ECC_ENf 61964
#define XP6_FC_FIFO_OVERFLOW_ERRORf 61965
#define XP6_FC_FIFO_OVERFLOW_ERROR_DISINTf 61966
#define XP6_FC_SIZE_ERRORf 61967
#define XP6_FC_SIZE_ERROR_DISINTf 61968
#define XP7f 61969
#define XP7_DP_B0f 61970
#define XP7_DP_B1f 61971
#define XP7_DP_CORRECTED_ERRORf 61972
#define XP7_DP_CORRECTED_ERROR_DISINTf 61973
#define XP7_DP_ECC_ERROR_ADDRESSf 61974
#define XP7_DP_ENABLE_ECCf 61975
#define XP7_DP_FIFO_OVERFLOW_ERRORf 61976
#define XP7_DP_FIFO_OVERFLOW_ERROR_DISINTf 61977
#define XP7_DP_FORCE_UNCORRECTABLE_ERRORf 61978
#define XP7_DP_UNCORRECTED_ERRORf 61979
#define XP7_DP_UNCORRECTED_ERROR_DISINTf 61980
#define XP7_ECC_ENf 61981
#define XP7_FC_FIFO_OVERFLOW_ERRORf 61982
#define XP7_FC_FIFO_OVERFLOW_ERROR_DISINTf 61983
#define XP7_FC_SIZE_ERRORf 61984
#define XP7_FC_SIZE_ERROR_DISINTf 61985
#define XPAUSE_ENf 61986
#define XPAUSE_RX_ENf 61987
#define XPAUSE_TX_ENf 61988
#define XPC0_GMII_MII_ENABLEf 61989
#define XPC1_GMII_MII_ENABLEf 61990
#define XPC2_GMII_MII_ENABLEf 61991
#define XPC_0_GMII_MII_ENABLEf 61992
#define XPC_1_GMII_MII_ENABLEf 61993
#define XPC_2_GMII_MII_ENABLEf 61994
#define XPORT0f 61995
#define XPORT0_CORE_PORT_MODEf 61996
#define XPORT0_PHY_PORT_MODEf 61997
#define XPORT1f 61998
#define XPORT1_CORE_PORT_MODEf 61999
#define XPORT1_PHY_PORT_MODEf 62000
#define XPORT2f 62001
#define XPORT24_SEND_E2E_HOLf 62002
#define XPORT24_SEND_E2E_IBPf 62003
#define XPORT25_SEND_E2E_HOLf 62004
#define XPORT25_SEND_E2E_IBPf 62005
#define XPORT26_SEND_E2E_HOLf 62006
#define XPORT26_SEND_E2E_IBPf 62007
#define XPORT27_SEND_E2E_HOLf 62008
#define XPORT27_SEND_E2E_IBPf 62009
#define XPORT2_CORE_PORT_MODEf 62010
#define XPORT2_MULTI_PORTf 62011
#define XPORT2_PHY_PORT_MODEf 62012
#define XPORT3f 62013
#define XPORT3_MULTI_PORTf 62014
#define XPORT4f 62015
#define XPORT5f 62016
#define XPORT6f 62017
#define XPORT7f 62018
#define XPORT_0_CORE_PORT_MODEf 62019
#define XPORT_0_PHY_PORT_MODEf 62020
#define XPORT_1_CORE_PORT_MODEf 62021
#define XPORT_1_PHY_PORT_MODEf 62022
#define XPORT_2_CORE_PORT_MODEf 62023
#define XPORT_2_PHY_PORT_MODEf 62024
#define XPORT_CORE0f 62025
#define XPORT_CORE1f 62026
#define XPORT_CORE2f 62027
#define XPORT_CORE_0f 62028
#define XPORT_CORE_1f 62029
#define XPORT_CORE_2f 62030
#define XPORT_ENf 62031
#define XPORT_MODE_BITSf 62032
#define XP_BUFFER_TMf 62033
#define XP_FC_DISABLEf 62034
#define XP_RES_0f 62035
#define XP_RES_4_3f 62036
#define XP_STARTCNTf 62037
#define XQ0_BUFFERf 62038
#define XQ0_ECC_ENf 62039
#define XQ0_ECC_ERRf 62040
#define XQ0_HOTSWAP_RST_Lf 62041
#define XQ0_MMU_INTF_RESETf 62042
#define XQ0_NEW_PORT_MODEf 62043
#define XQ0_PORT_INTF_RESETf 62044
#define XQ0_RST_Lf 62045
#define XQ1_BUFFERf 62046
#define XQ1_ECC_ENf 62047
#define XQ1_ECC_ERRf 62048
#define XQ1_HOTSWAP_RST_Lf 62049
#define XQ1_MMU_INTF_RESETf 62050
#define XQ1_NEW_PORT_MODEf 62051
#define XQ1_PORT_INTF_RESETf 62052
#define XQ1_RST_Lf 62053
#define XQ2_BUFFERf 62054
#define XQ2_ECC_ENf 62055
#define XQ2_ECC_ERRf 62056
#define XQ2_HOTSWAP_RST_Lf 62057
#define XQ2_MMU_INTF_RESETf 62058
#define XQ2_NEW_PORT_MODEf 62059
#define XQ2_PORT_INTF_RESETf 62060
#define XQ2_RST_Lf 62061
#define XQ3_BUFFERf 62062
#define XQ3_ECC_ENf 62063
#define XQ3_ECC_ERRf 62064
#define XQ3_HOTSWAP_RST_Lf 62065
#define XQ3_MMU_INTF_RESETf 62066
#define XQ3_NEW_PORT_MODEf 62067
#define XQ3_PORT_INTF_RESETf 62068
#define XQ3_RST_Lf 62069
#define XQ4_ECC_ENf 62070
#define XQ4_ECC_ERRf 62071
#define XQ4_HOTSWAP_RST_Lf 62072
#define XQ4_MMU_INTF_RESETf 62073
#define XQ4_NEW_PORT_MODEf 62074
#define XQ4_PORT_INTF_RESETf 62075
#define XQ4_RST_Lf 62076
#define XQ5_ECC_ENf 62077
#define XQ5_ECC_ERRf 62078
#define XQ5_HOTSWAP_RST_Lf 62079
#define XQ5_MMU_INTF_RESETf 62080
#define XQ5_NEW_PORT_MODEf 62081
#define XQ5_PORT_INTF_RESETf 62082
#define XQ5_RST_Lf 62083
#define XQ6_ECC_ENf 62084
#define XQ6_ECC_ERRf 62085
#define XQ6_MMU_INTF_RESETf 62086
#define XQ6_NEW_PORT_MODEf 62087
#define XQ6_PORT_INTF_RESETf 62088
#define XQ7_ECC_ENf 62089
#define XQ7_ECC_ERRf 62090
#define XQ7_MMU_INTF_RESETf 62091
#define XQ7_NEW_PORT_MODEf 62092
#define XQ7_PORT_INTF_RESETf 62093
#define XQBODE_TXFIFOf 62094
#define XQBOD_RXFIFOf 62095
#define XQFLLPARITYERRORf 62096
#define XQFLLPARITYERRORINTMASKf 62097
#define XQFLLPARITYERRORPTRf 62098
#define XQFLLPARITYERRORTYPEf 62099
#define XQP0_ECC_ENf 62100
#define XQP0_RESETf 62101
#define XQP0_TMf 62102
#define XQP0_TO_CMIC_PERR_INTRf 62103
#define XQP1_ECC_ENf 62104
#define XQP1_RESETf 62105
#define XQP1_TMf 62106
#define XQP1_TO_CMIC_PERR_INTRf 62107
#define XQP2_ECC_ENf 62108
#define XQP2_RESETf 62109
#define XQP2_TMf 62110
#define XQP2_TO_CMIC_PERR_INTRf 62111
#define XQP3_ECC_ENf 62112
#define XQP3_RESETf 62113
#define XQP3_TMf 62114
#define XQP3_TO_CMIC_PERR_INTRf 62115
#define XQP4_ECC_ENf 62116
#define XQP4_RESETf 62117
#define XQP4_TMf 62118
#define XQP5_ECC_ENf 62119
#define XQP5_RESETf 62120
#define XQP5_TMf 62121
#define XQPARITYERRORf 62122
#define XQPARITYERRORINTMASKf 62123
#define XQPARITYERRORPBMf 62124
#define XQPARITYERRORPBM_HIf 62125
#define XQPARITYERRORPKTPTRf 62126
#define XQPARITYERRORPTRf 62127
#define XQPARITYERRORTYPEf 62128
#define XQPORT_MODE_BITSf 62129
#define XQP_STARTCNTf 62130
#define XQ_ERRf 62131
#define XQ_PEf 62132
#define XQ_PE_CLRf 62133
#define XQ_PE_ENf 62134
#define XQ_STARTCNTf 62135
#define XSTATEf 62136
#define XT0_BASE_PORTf 62137
#define XT0_CLIENT_IFf 62138
#define XT0_CTRL_FIFO_FULL_ERR_INTR_MASKf 62139
#define XT0_CTRL_FIFO_FULL_ERR_INTR_STATUSf 62140
#define XT0_CTRL_FIFO_PERR_INTR_MASKf 62141
#define XT0_CTRL_FIFO_PERR_INTR_STATUSf 62142
#define XT0_DATA_FIFO_FULL_ERR_INTR_MASKf 62143
#define XT0_DATA_FIFO_FULL_ERR_INTR_STATUSf 62144
#define XT0_DATA_FIFO_PERR_INTR_MASKf 62145
#define XT0_DATA_FIFO_PERR_INTR_STATUSf 62146
#define XT0_EEE_POWERDOWN_ENf 62147
#define XT0_PORT0_CREDITf 62148
#define XT0_PORT10_CREDITf 62149
#define XT0_PORT11_CREDITf 62150
#define XT0_PORT1_CREDITf 62151
#define XT0_PORT2_CREDITf 62152
#define XT0_PORT3_CREDITf 62153
#define XT0_PORT4_CREDITf 62154
#define XT0_PORT5_CREDITf 62155
#define XT0_PORT6_CREDITf 62156
#define XT0_PORT7_CREDITf 62157
#define XT0_PORT8_CREDITf 62158
#define XT0_PORT9_CREDITf 62159
#define XT0_PORT_IDf 62160
#define XT0_PORT_RESET_Nf 62161
#define XT0_RESET_Nf 62162
#define XT1_BASE_PORTf 62163
#define XT1_CLIENT_IFf 62164
#define XT1_CTRL_FIFO_FULL_ERR_INTR_MASKf 62165
#define XT1_CTRL_FIFO_FULL_ERR_INTR_STATUSf 62166
#define XT1_CTRL_FIFO_PERR_INTR_MASKf 62167
#define XT1_CTRL_FIFO_PERR_INTR_STATUSf 62168
#define XT1_DATA_FIFO_FULL_ERR_INTR_MASKf 62169
#define XT1_DATA_FIFO_FULL_ERR_INTR_STATUSf 62170
#define XT1_DATA_FIFO_PERR_INTR_MASKf 62171
#define XT1_DATA_FIFO_PERR_INTR_STATUSf 62172
#define XT1_EEE_POWERDOWN_ENf 62173
#define XT1_PORT0_CREDITf 62174
#define XT1_PORT10_CREDITf 62175
#define XT1_PORT11_CREDITf 62176
#define XT1_PORT1_CREDITf 62177
#define XT1_PORT2_CREDITf 62178
#define XT1_PORT3_CREDITf 62179
#define XT1_PORT4_CREDITf 62180
#define XT1_PORT5_CREDITf 62181
#define XT1_PORT6_CREDITf 62182
#define XT1_PORT7_CREDITf 62183
#define XT1_PORT8_CREDITf 62184
#define XT1_PORT9_CREDITf 62185
#define XT1_PORT_IDf 62186
#define XT1_PORT_RESET_Nf 62187
#define XT1_RESET_Nf 62188
#define XT2_BASE_PORTf 62189
#define XT2_CLIENT_IFf 62190
#define XT2_CTRL_FIFO_FULL_ERR_INTR_MASKf 62191
#define XT2_CTRL_FIFO_FULL_ERR_INTR_STATUSf 62192
#define XT2_CTRL_FIFO_PERR_INTR_MASKf 62193
#define XT2_CTRL_FIFO_PERR_INTR_STATUSf 62194
#define XT2_DATA_FIFO_FULL_ERR_INTR_MASKf 62195
#define XT2_DATA_FIFO_FULL_ERR_INTR_STATUSf 62196
#define XT2_DATA_FIFO_PERR_INTR_MASKf 62197
#define XT2_DATA_FIFO_PERR_INTR_STATUSf 62198
#define XT2_EEE_POWERDOWN_ENf 62199
#define XT2_PORT0_CREDITf 62200
#define XT2_PORT10_CREDITf 62201
#define XT2_PORT11_CREDITf 62202
#define XT2_PORT1_CREDITf 62203
#define XT2_PORT2_CREDITf 62204
#define XT2_PORT3_CREDITf 62205
#define XT2_PORT4_CREDITf 62206
#define XT2_PORT5_CREDITf 62207
#define XT2_PORT6_CREDITf 62208
#define XT2_PORT7_CREDITf 62209
#define XT2_PORT8_CREDITf 62210
#define XT2_PORT9_CREDITf 62211
#define XT2_PORT_IDf 62212
#define XT2_PORT_RESET_Nf 62213
#define XT2_RESET_Nf 62214
#define XT3_CTRL_FIFO_FULL_ERR_INTR_MASKf 62215
#define XT3_CTRL_FIFO_FULL_ERR_INTR_STATUSf 62216
#define XT3_CTRL_FIFO_PERR_INTR_MASKf 62217
#define XT3_CTRL_FIFO_PERR_INTR_STATUSf 62218
#define XT3_DATA_FIFO_FULL_ERR_INTR_MASKf 62219
#define XT3_DATA_FIFO_FULL_ERR_INTR_STATUSf 62220
#define XT3_DATA_FIFO_PERR_INTR_MASKf 62221
#define XT3_DATA_FIFO_PERR_INTR_STATUSf 62222
#define XTP0f 62223
#define XTP0_ECC_ENf 62224
#define XTP0_ENf 62225
#define XTP0_RESETf 62226
#define XTP0_X0_FIFO_EMPTYf 62227
#define XTP0_X1_FIFO_EMPTYf 62228
#define XTP0_X2_FIFO_EMPTYf 62229
#define XTP1f 62230
#define XTP1_ECC_ENf 62231
#define XTP1_ENf 62232
#define XTP1_RESETf 62233
#define XTP1_X0_FIFO_EMPTYf 62234
#define XTP1_X1_FIFO_EMPTYf 62235
#define XTP1_X2_FIFO_EMPTYf 62236
#define XTP2f 62237
#define XTP2_ECC_ENf 62238
#define XTP2_ENf 62239
#define XTP2_RESETf 62240
#define XTP2_X0_FIFO_EMPTYf 62241
#define XTP2_X1_FIFO_EMPTYf 62242
#define XTP2_X2_FIFO_EMPTYf 62243
#define XTP3f 62244
#define XTP3_ECC_ENf 62245
#define XTP3_ENf 62246
#define XTP3_RESETf 62247
#define XTP3_X0_FIFO_EMPTYf 62248
#define XTP3_X1_FIFO_EMPTYf 62249
#define XTP3_X2_FIFO_EMPTYf 62250
#define XTP_RESI_ECC_ENf 62251
#define XTP_RESI_ENf 62252
#define XTSB0_ADM_CTRL_EOP_ERROR_EVf 62253
#define XTSB0_ADM_CTRL_EOP_ERROR_EV_DISINTf 62254
#define XTSB0_ADM_CTRL_MOP_ERROR_EVf 62255
#define XTSB0_ADM_CTRL_MOP_ERROR_EV_DISINTf 62256
#define XTSB0_ADM_CTRL_SEOP_ERROR_EVf 62257
#define XTSB0_ADM_CTRL_SEOP_ERROR_EV_DISINTf 62258
#define XTSB0_ADM_CTRL_SOP_ERROR_EVf 62259
#define XTSB0_ADM_CTRL_SOP_ERROR_EV_DISINTf 62260
#define XTSB0_CORRECTED_ECC_ERRORf 62261
#define XTSB0_CORRECTED_ECC_ERROR_DISINTf 62262
#define XTSB0_OVERFLOW_EVf 62263
#define XTSB0_OVERFLOW_EV_DISINTf 62264
#define XTSB0_UNCORRECTED_ECC_ERRORf 62265
#define XTSB0_UNCORRECTED_ECC_ERROR_DISINTf 62266
#define XTSB1_ADM_CTRL_EOP_ERROR_EVf 62267
#define XTSB1_ADM_CTRL_EOP_ERROR_EV_DISINTf 62268
#define XTSB1_ADM_CTRL_MOP_ERROR_EVf 62269
#define XTSB1_ADM_CTRL_MOP_ERROR_EV_DISINTf 62270
#define XTSB1_ADM_CTRL_SEOP_ERROR_EVf 62271
#define XTSB1_ADM_CTRL_SEOP_ERROR_EV_DISINTf 62272
#define XTSB1_ADM_CTRL_SOP_ERROR_EVf 62273
#define XTSB1_ADM_CTRL_SOP_ERROR_EV_DISINTf 62274
#define XTSB1_CORRECTED_ECC_ERRORf 62275
#define XTSB1_CORRECTED_ECC_ERROR_DISINTf 62276
#define XTSB1_OVERFLOW_EVf 62277
#define XTSB1_OVERFLOW_EV_DISINTf 62278
#define XTSB1_UNCORRECTED_ECC_ERRORf 62279
#define XTSB1_UNCORRECTED_ECC_ERROR_DISINTf 62280
#define XTSB2_ADM_CTRL_EOP_ERROR_EVf 62281
#define XTSB2_ADM_CTRL_EOP_ERROR_EV_DISINTf 62282
#define XTSB2_ADM_CTRL_MOP_ERROR_EVf 62283
#define XTSB2_ADM_CTRL_MOP_ERROR_EV_DISINTf 62284
#define XTSB2_ADM_CTRL_SEOP_ERROR_EVf 62285
#define XTSB2_ADM_CTRL_SEOP_ERROR_EV_DISINTf 62286
#define XTSB2_ADM_CTRL_SOP_ERROR_EVf 62287
#define XTSB2_ADM_CTRL_SOP_ERROR_EV_DISINTf 62288
#define XTSB2_CORRECTED_ECC_ERRORf 62289
#define XTSB2_CORRECTED_ECC_ERROR_DISINTf 62290
#define XTSB2_OVERFLOW_EVf 62291
#define XTSB2_OVERFLOW_EV_DISINTf 62292
#define XTSB2_UNCORRECTED_ECC_ERRORf 62293
#define XTSB2_UNCORRECTED_ECC_ERROR_DISINTf 62294
#define XT_DATA_DESC_FIFO0_OVERFLOWf 62295
#define XT_DATA_DESC_FIFO0_OVERFLOW_DISINTf 62296
#define XT_DATA_DESC_FIFO0_PARITYf 62297
#define XT_DATA_DESC_FIFO0_PARITY_DISINTf 62298
#define XT_DATA_DESC_FIFO0_UNDERFLOWf 62299
#define XT_DATA_DESC_FIFO0_UNDERFLOW_DISINTf 62300
#define XT_DATA_DESC_FIFO1_OVERFLOWf 62301
#define XT_DATA_DESC_FIFO1_OVERFLOW_DISINTf 62302
#define XT_DATA_DESC_FIFO1_PARITYf 62303
#define XT_DATA_DESC_FIFO1_PARITY_DISINTf 62304
#define XT_DATA_DESC_FIFO1_UNDERFLOWf 62305
#define XT_DATA_DESC_FIFO1_UNDERFLOW_DISINTf 62306
#define XT_DATA_DESC_FIFO2_OVERFLOWf 62307
#define XT_DATA_DESC_FIFO2_OVERFLOW_DISINTf 62308
#define XT_DATA_DESC_FIFO2_PARITYf 62309
#define XT_DATA_DESC_FIFO2_PARITY_DISINTf 62310
#define XT_DATA_DESC_FIFO2_UNDERFLOWf 62311
#define XT_DATA_DESC_FIFO2_UNDERFLOW_DISINTf 62312
#define XT_DATA_DESC_FIFO3_OVERFLOWf 62313
#define XT_DATA_DESC_FIFO3_OVERFLOW_DISINTf 62314
#define XT_DATA_DESC_FIFO3_PARITYf 62315
#define XT_DATA_DESC_FIFO3_PARITY_DISINTf 62316
#define XT_DATA_DESC_FIFO3_UNDERFLOWf 62317
#define XT_DATA_DESC_FIFO3_UNDERFLOW_DISINTf 62318
#define XT_DATA_DESC_FIFO4_OVERFLOWf 62319
#define XT_DATA_DESC_FIFO4_OVERFLOW_DISINTf 62320
#define XT_DATA_DESC_FIFO4_PARITYf 62321
#define XT_DATA_DESC_FIFO4_PARITY_DISINTf 62322
#define XT_DATA_DESC_FIFO4_UNDERFLOWf 62323
#define XT_DATA_DESC_FIFO4_UNDERFLOW_DISINTf 62324
#define XT_DAT_FIFO0_OVERFLOWf 62325
#define XT_DAT_FIFO0_OVERFLOW_DISINTf 62326
#define XT_DAT_FIFO0_PARITYf 62327
#define XT_DAT_FIFO0_PARITY_DISINTf 62328
#define XT_DAT_FIFO0_UNDERFLOWf 62329
#define XT_DAT_FIFO0_UNDERFLOW_DISINTf 62330
#define XT_DAT_FIFO1_OVERFLOWf 62331
#define XT_DAT_FIFO1_OVERFLOW_DISINTf 62332
#define XT_DAT_FIFO1_PARITYf 62333
#define XT_DAT_FIFO1_PARITY_DISINTf 62334
#define XT_DAT_FIFO1_UNDERFLOWf 62335
#define XT_DAT_FIFO1_UNDERFLOW_DISINTf 62336
#define XT_DAT_FIFO2_OVERFLOWf 62337
#define XT_DAT_FIFO2_OVERFLOW_DISINTf 62338
#define XT_DAT_FIFO2_PARITYf 62339
#define XT_DAT_FIFO2_PARITY_DISINTf 62340
#define XT_DAT_FIFO2_UNDERFLOWf 62341
#define XT_DAT_FIFO2_UNDERFLOW_DISINTf 62342
#define XT_DAT_FIFO3_OVERFLOWf 62343
#define XT_DAT_FIFO3_OVERFLOW_DISINTf 62344
#define XT_DAT_FIFO3_PARITYf 62345
#define XT_DAT_FIFO3_PARITY_DISINTf 62346
#define XT_DAT_FIFO3_UNDERFLOWf 62347
#define XT_DAT_FIFO3_UNDERFLOW_DISINTf 62348
#define XT_DAT_FIFO4_OVERFLOWf 62349
#define XT_DAT_FIFO4_OVERFLOW_DISINTf 62350
#define XT_DAT_FIFO4_PARITYf 62351
#define XT_DAT_FIFO4_PARITY_DISINTf 62352
#define XT_DAT_FIFO4_UNDERFLOWf 62353
#define XT_DAT_FIFO4_UNDERFLOW_DISINTf 62354
#define XT_REQ_FIFO0_OVERFLOWf 62355
#define XT_REQ_FIFO0_OVERFLOW_DISINTf 62356
#define XT_REQ_FIFO0_PARITYf 62357
#define XT_REQ_FIFO0_PARITY_DISINTf 62358
#define XT_REQ_FIFO0_UNDERFLOWf 62359
#define XT_REQ_FIFO0_UNDERFLOW_DISINTf 62360
#define XT_REQ_FIFO1_OVERFLOWf 62361
#define XT_REQ_FIFO1_OVERFLOW_DISINTf 62362
#define XT_REQ_FIFO1_PARITYf 62363
#define XT_REQ_FIFO1_PARITY_DISINTf 62364
#define XT_REQ_FIFO1_UNDERFLOWf 62365
#define XT_REQ_FIFO1_UNDERFLOW_DISINTf 62366
#define XT_REQ_FIFO2_OVERFLOWf 62367
#define XT_REQ_FIFO2_OVERFLOW_DISINTf 62368
#define XT_REQ_FIFO2_PARITYf 62369
#define XT_REQ_FIFO2_PARITY_DISINTf 62370
#define XT_REQ_FIFO2_UNDERFLOWf 62371
#define XT_REQ_FIFO2_UNDERFLOW_DISINTf 62372
#define XT_REQ_FIFO3_OVERFLOWf 62373
#define XT_REQ_FIFO3_OVERFLOW_DISINTf 62374
#define XT_REQ_FIFO3_PARITYf 62375
#define XT_REQ_FIFO3_PARITY_DISINTf 62376
#define XT_REQ_FIFO3_UNDERFLOWf 62377
#define XT_REQ_FIFO3_UNDERFLOW_DISINTf 62378
#define XT_REQ_FIFO4_OVERFLOWf 62379
#define XT_REQ_FIFO4_OVERFLOW_DISINTf 62380
#define XT_REQ_FIFO4_PARITYf 62381
#define XT_REQ_FIFO4_PARITY_DISINTf 62382
#define XT_REQ_FIFO4_UNDERFLOWf 62383
#define XT_REQ_FIFO4_UNDERFLOW_DISINTf 62384
#define XWP0f 62385
#define XWP0_ECC_ENf 62386
#define XWP0_ENf 62387
#define XWP0_RESETf 62388
#define XWP1f 62389
#define XWP1_ECC_ENf 62390
#define XWP1_ENf 62391
#define XWP1_RESETf 62392
#define XWP2f 62393
#define XWP2_ECC_ENf 62394
#define XWP2_ENf 62395
#define XWP2_RESETf 62396
#define X_FC_MAPf 62397
#define YEARf 62398
#define YELf 62399
#define YELLOW_1_ADMITf 62400
#define YELLOW_1_DISCARDf 62401
#define YELLOW_2_ADMITf 62402
#define YELLOW_2_DISCARDf 62403
#define YELLOW_CELL_DS_SELECTf 62404
#define YELLOW_DROPENDPOINTf 62405
#define YELLOW_DROPSTARTPOINTf 62406
#define YELLOW_DROP_STATE_BMP0f 62407
#define YELLOW_DROP_STATE_BMP1f 62408
#define YELLOW_LIMITf 62409
#define YELLOW_MARKEDf 62410
#define YELLOW_MAXDROPRATEf 62411
#define YELLOW_RESUMEf 62412
#define YELLOW_RESUME_LIMITf 62413
#define YELLOW_RESUME_OFFSETf 62414
#define YELLOW_RESUME_OFFSET_PROFILE_SELf 62415
#define YELLOW_SHARED_LIMITf 62416
#define YELLOW_SP0f 62417
#define YELLOW_SP1f 62418
#define YELLOW_SP2f 62419
#define YELLOW_SP3f 62420
#define YOUR_DISCf 62421
#define YOUR_DISCRIMINATORf 62422
#define YP_CHANGE_DOT1Pf 62423
#define YP_CHANGE_DSCPf 62424
#define YP_CHANGE_PRIORITYf 62425
#define YP_COPY_TO_CPUf 62426
#define YP_DROPf 62427
#define YP_DROP_PRECEDENCEf 62428
#define YP_DSCPf 62429
#define YP_NEWPRIf 62430
#define YP_NEW_DOT1Pf 62431
#define YP_NEW_DSCPf 62432
#define Y_1731O_MPLSTP_GACHf 62433
#define Y_1731O_MPLSTP_GALf 62434
#define Y_1731O_PWE_GACHf 62435
#define Y_ACTIONSf 62436
#define Y_CHANGE_COS_OR_INT_PRIf 62437
#define Y_CHANGE_DOT1Pf 62438
#define Y_CHANGE_DSCPf 62439
#define Y_CHANGE_ECNf 62440
#define Y_CHANGE_INNER_CFIf 62441
#define Y_CHANGE_OUTER_CFIf 62442
#define Y_CHANGE_PKT_PRIf 62443
#define Y_CHANGE_REDIR_INT_PRIf 62444
#define Y_COPY_TO_CPUf 62445
#define Y_COS_INT_PRIf 62446
#define Y_COUNTER_OFFSETf 62447
#define Y_DROPf 62448
#define Y_DROP_PRECEDENCEf 62449
#define Y_FC_MAPf 62450
#define Y_NEW_DOT1Pf 62451
#define Y_NEW_DSCPf 62452
#define Y_NEW_ECNf 62453
#define Y_NEW_INNER_CFIf 62454
#define Y_NEW_INNER_PRIf 62455
#define Y_NEW_OUTER_CFIf 62456
#define Y_NEW_PKT_PRIf 62457
#define Y_NEW_REDIR_INT_PRIf 62458
#define Y_PIPEf 62459
#define Y_REDIR_DROP_PRECEDENCEf 62460
#define Y_REPLACE_INNER_PRIf 62461
#define ZEROf 62462
#define ZEROACTLINKSRATEENf 62463
#define ZEROSf 62464
#define ZERO_ACT_LINKS_RATE_ENf 62465
#define ZERO_COPYf 62466
#define ZERO_CREDIT_INTf 62467
#define ZERO_CREDIT_INT_MASKf 62468
#define ZERO_DISINTf 62469
#define ZERO_DROPf 62470
#define ZERO_OUT_ERROR_CTRL_PKTSf 62471
#define ZONE_CHECK_NORMALIZEDf 62472
#define ZQCAL_ERRORf 62473
#define ZQCAL_ERROR_DISINTf 62474
#define ZQCAL_LONGf 62475
#define ZQCAL_OVERRIDEf 62476
#define ZQCL_F0f 62477
#define ZQCL_F1f 62478
#define ZQCS_F0f 62479
#define ZQCS_F1f 62480
#define ZQCS_ROTATEf 62481
#define ZQINIT_F0f 62482
#define ZQINIT_F1f 62483
#define ZQ_CAL_MRS_Nf 62484
#define ZQ_INTERVALf 62485
#define ZQ_IN_PROGRESSf 62486
#define ZQ_ON_SREF_EXITf 62487
#define ZQ_REQf 62488
#define NUM_SOC_FIELD 62489

/* Some basic definitions */
#define SOC_BLOCK_MSB_BP                30
#define SOC_BLOCK_BP                    20
#define SOC_MEMOFS_BP                   16
#define SOC_REGIDX_BP                   12
#define SOC_RT_BP                       25

/* Maximum values across all chips */
#define SOC_NUM_SUPPORTED_CHIPS         53
#define SOC_MAX_NUM_COS                 48

/* defaults until maximized below */
#define SOC_MAX_NUM_BLKS                0	/* max 64 */
#define SOC_MAX_NUM_PORTS               0	/* max 328 */
#define SOC_MAX_NUM_PP_PORTS            0	/* max 170 */
#define SOC_MAX_MEM_BYTES               0	/* max 204 */

#ifdef	BCM_5675_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5675_A0 */

#ifdef	BCM_56504_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_A0 */

#ifdef	BCM_56504_B0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_B0 */

#ifdef	BCM_56304_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56304_B0 */

#ifdef	BCM_56314_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56314_A0 */

#ifdef	BCM_56102_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56102_A0 */

#ifdef	BCM_56112_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56112_A0 */

#ifdef	BCM_56800_A0
#if	6 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                6
#endif
#if	21 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               21
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56800_A0 */

#ifdef	BCM_56218_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	47 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               47
#endif
#endif	/* BCM_56218_A0 */

#ifdef	BCM_56514_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56514_A0 */

#ifdef	BCM_56624_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_A0 */

#ifdef	BCM_56624_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_B0 */

#ifdef	BCM_56680_A0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_A0 */

#ifdef	BCM_56680_B0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_B0 */

#ifdef	BCM_56224_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_A0 */

#ifdef	BCM_56224_B0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_B0 */

#ifdef	BCM_56820_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56820_A0 */

#ifdef	BCM_56725_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56725_A0 */

#ifdef	BCM_53314_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53314_A0 */

#ifdef	BCM_53324_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53324_A0 */

#ifdef	BCM_56634_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_A0 */

#ifdef	BCM_56634_B0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_B0 */

#ifdef	BCM_56524_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_A0 */

#ifdef	BCM_56524_B0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_B0 */

#ifdef	BCM_56685_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_A0 */

#ifdef	BCM_56685_B0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_B0 */

#ifdef	BCM_56334_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_A0 */

#ifdef	BCM_56334_B0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_B0 */

#ifdef	BCM_88230_A0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_A0 */

#ifdef	BCM_88230_B0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_B0 */

#ifdef	BCM_88230_C0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_C0 */

#ifdef	BCM_56840_A0
#if	28 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                28
#endif
#if	74 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               74
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_A0 */

#ifdef	BCM_56840_B0
#if	30 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                30
#endif
#if	74 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               74
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_B0 */

#ifdef	BCM_56142_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	58 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               58
#endif
#endif	/* BCM_56142_A0 */

#ifdef	BCM_88640_A0
#if	58 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                58
#endif
#if	80 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               80
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	203 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               203
#endif
#endif	/* BCM_88640_A0 */

#ifdef	BCM_88650_A0
#if	55 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                55
#endif
#if	328 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               328
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	204 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               204
#endif
#endif	/* BCM_88650_A0 */

#ifdef	BCM_88650_B0
#if	55 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                55
#endif
#if	328 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               328
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	204 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               204
#endif
#endif	/* BCM_88650_B0 */

#ifdef	BCM_88660_A0
#if	55 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                55
#endif
#if	328 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               328
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	204 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               204
#endif
#endif	/* BCM_88660_A0 */

#ifdef	BCM_88850_P3
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	1 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               1
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	27 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               27
#endif
#endif	/* BCM_88850_P3 */

#ifdef	BCM_88732_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	17 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               17
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	62 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               62
#endif
#endif	/* BCM_88732_A0 */

#ifdef	BCM_56440_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	39 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               39
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56440_A0 */

#ifdef	BCM_56440_B0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	39 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               39
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56440_B0 */

#ifdef	BCM_88030_A0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	110 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               110
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_88030_A0 */

#ifdef	BCM_88030_A1
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	110 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               110
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_88030_A1 */

#ifdef	BCM_88030_B0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	110 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               110
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_88030_B0 */

#ifdef	BCM_56640_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	86 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               86
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56640_A0 */

#ifdef	BCM_88750_A0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	129 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               129
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	18 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               18
#endif
#endif	/* BCM_88750_A0 */

#ifdef	BCM_88750_B0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	129 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               129
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	18 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               18
#endif
#endif	/* BCM_88750_B0 */

#ifdef	BCM_88754_A0
#if	64 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                64
#endif
#if	129 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               129
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	18 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               18
#endif
#endif	/* BCM_88754_A0 */

#ifdef	BCM_56850_A0
#if	58 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                58
#endif
#if	130 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               130
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56850_A0 */

#ifdef	BCM_56450_A0
#if	30 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                30
#endif
#if	42 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               42
#endif
#if	170 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            170
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56450_A0 */

#ifdef	BCM_56340_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	86 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               86
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56340_A0 */

#ifdef	BCM_56150_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	34 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               34
#endif
#if	-1 > SOC_MAX_NUM_PP_PORTS
#undef  SOC_MAX_NUM_PP_PORTS
#define SOC_MAX_NUM_PP_PORTS            -1
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56150_A0 */

#define SOC_MAX_REG_FIELD_BITS          640
#define SOC_MAX_MEM_FIELD_BITS          1629
#if	SOC_MAX_REG_FIELD_BITS > SOC_MAX_MEM_FIELD_BITS
#define SOC_MAX_FIELD_BITS              SOC_MAX_REG_FIELD_BITS
#else
#define SOC_MAX_FIELD_BITS              SOC_MAX_MEM_FIELD_BITS
#endif
#define SOC_MAX_MEM_WORDS               BYTES2WORDS(SOC_MAX_MEM_BYTES)
#define SOC_MAX_REG_FIELD_WORDS         BITS2WORDS(SOC_MAX_REG_FIELD_BITS)
#define SOC_MAX_MEM_FIELD_WORDS         BITS2WORDS(SOC_MAX_MEM_FIELD_BITS)
#define SOC_MAX_FIELD_WORDS             BITS2WORDS(SOC_MAX_FIELD_BITS)

#endif	/* !_SOC_ALLENUM_H */
