
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+9 (git sha1 57fb1f51b, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Running command `read -define PRELOAD_MEMORY' --

-- Parsing `SynEnums.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: SynEnums.sv
Parsing SystemVerilog input from `SynEnums.sv' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `femtorv32_intermissum.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: femtorv32_intermissum.v
Parsing Verilog input from `femtorv32_intermissum.v' to AST representation.
Storing AST representation for module `$abstract\FemtoRV32'.
Successfully finished Verilog frontend.

-- Parsing `pll.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: pll.v
Parsing Verilog input from `pll.v' to AST representation.
Storing AST representation for module `$abstract\pll'.
Successfully finished Verilog frontend.

-- Parsing `SoC.sv' using frontend ` -sv' --

4. Executing Verilog-2005 frontend: SoC.sv
Parsing SystemVerilog input from `SoC.sv' to AST representation.
Storing AST representation for module `$abstract\SoC'.
Successfully finished Verilog frontend.

-- Parsing `Top.sv' using frontend ` -sv' --

5. Executing Verilog-2005 frontend: Top.sv
Parsing SystemVerilog input from `Top.sv' to AST representation.
Storing AST representation for module `$abstract\Top'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json /media/RAMDisk/hardware.json -top Top' --

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\Top'.
Generating RTLIL representation for module `\Top'.

6.4.1. Analyzing design hierarchy..
Top module:  \Top

6.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\SoC'.
Generating RTLIL representation for module `\SoC'.

6.4.3. Analyzing design hierarchy..
Top module:  \Top
Used module:     \SoC
Parameter \RESET_ADDR = 0
Parameter \ADDR_WIDTH = 24

6.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\FemtoRV32'.
Parameter \RESET_ADDR = 0
Parameter \ADDR_WIDTH = 24
Generating RTLIL representation for module `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32'.

6.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\pll'.
Generating RTLIL representation for module `\pll'.

6.4.6. Analyzing design hierarchy..
Top module:  \Top
Used module:     \SoC
Used module:         $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32
Used module:         \pll

6.4.7. Analyzing design hierarchy..
Top module:  \Top
Used module:     \SoC
Used module:         $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32
Used module:         \pll
Removing unused module `$abstract\Top'.
Removing unused module `$abstract\SoC'.
Removing unused module `$abstract\pll'.
Removing unused module `$abstract\FemtoRV32'.
Removed 4 unused modules.

6.5. Executing PROC pass (convert processes to netlists).

6.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
Removing empty process `SoC.$proc$SoC.sv:0$284'.
Cleaned up 1 empty switch.

6.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119 in module TRELLIS_DPR16X4.
Marked 3 switch rules as full_case in process $proc$femtorv32_intermissum.v:444$498 in module $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.
Marked 1 switch rules as full_case in process $proc$femtorv32_intermissum.v:319$444 in module $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.
Marked 1 switch rules as full_case in process $proc$femtorv32_intermissum.v:206$370 in module $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.
Marked 2 switch rules as full_case in process $proc$femtorv32_intermissum.v:90$299 in module $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.
Marked 2 switch rules as full_case in process $proc$SoC.sv:0$276 in module SoC.
Marked 5 switch rules as full_case in process $proc$SoC.sv:63$236 in module SoC.
Removed a total of 0 dead cases.

6.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 70 assignments to connections.

6.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$226'.
  Set init value: \Q = 1'0
Found init rule in `\SoC.$proc$SoC.sv:128$285'.
  Set init value: \state = 5'00000
Found init rule in `\Top.$proc$Top.sv:29$230'.
  Set init value: \counter = 27'000000000000000000000000000

6.5.5. Executing PROC_ARST pass (detect async resets in processes).

6.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~27 debug messages>

6.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$226'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_EN[3:0]$183
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_DATA[3:0]$182
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_ADDR[3:0]$181
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_EN[3:0]$125
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_DATA[3:0]$124
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_ADDR[3:0]$123
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
Creating decoders for process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
     1/7: $0\mcause[0:0]
     2/7: $0\mepc[23:0]
     3/7: $0\instr[29:0]
     4/7: $0\PC[23:0]
     5/7: $0\rs2[31:0]
     6/7: $0\rs1[31:0]
     7/7: $0\state[3:0]
Creating decoders for process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:319$444'.
     1/2: $0\mstatus[0:0]
     2/2: $0\mtvec[23:0]
Creating decoders for process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:292$415'.
Creating decoders for process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:277$410'.
Creating decoders for process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:221$382'.
Creating decoders for process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:206$370'.
     1/4: $0\quotient_msk[31:0]
     2/4: $0\quotient[31:0]
     3/4: $0\divisor[62:0]
     4/4: $0\dividend[31:0]
Creating decoders for process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:90$299'.
     1/6: $2$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$309
     2/6: $2$memwr$\registerFile$femtorv32_intermissum.v:93$286_DATA[31:0]$308
     3/6: $2$memwr$\registerFile$femtorv32_intermissum.v:93$286_ADDR[4:0]$307
     4/6: $1$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$305
     5/6: $1$memwr$\registerFile$femtorv32_intermissum.v:93$286_DATA[31:0]$304
     6/6: $1$memwr$\registerFile$femtorv32_intermissum.v:93$286_ADDR[4:0]$303
Creating decoders for process `\SoC.$proc$SoC.sv:128$285'.
Creating decoders for process `\SoC.$proc$SoC.sv:55$283'.
Creating decoders for process `\SoC.$proc$SoC.sv:52$282'.
Creating decoders for process `\SoC.$proc$SoC.sv:51$280'.
Creating decoders for process `\SoC.$proc$SoC.sv:50$279'.
Creating decoders for process `\SoC.$proc$SoC.sv:0$276'.
     1/2: $2\next_state[4:0]
     2/2: $1\next_state[4:0]
Creating decoders for process `\SoC.$proc$SoC.sv:132$275'.
     1/1: $0\reset[0:0]
Creating decoders for process `\SoC.$proc$SoC.sv:63$236'.
     1/25: $2$memwr$\RAM$SoC.sv:68$234_EN[31:0]$272
     2/25: $2$memwr$\RAM$SoC.sv:68$234_DATA[31:0]$271
     3/25: $2$memwr$\RAM$SoC.sv:68$234_ADDR[19:0]$270
     4/25: $2$memwr$\RAM$SoC.sv:67$233_EN[31:0]$269
     5/25: $2$memwr$\RAM$SoC.sv:67$233_DATA[31:0]$268
     6/25: $2$memwr$\RAM$SoC.sv:67$233_ADDR[19:0]$267
     7/25: $2$memwr$\RAM$SoC.sv:66$232_EN[31:0]$266
     8/25: $2$memwr$\RAM$SoC.sv:66$232_DATA[31:0]$265
     9/25: $2$memwr$\RAM$SoC.sv:66$232_ADDR[19:0]$264
    10/25: $2$memwr$\RAM$SoC.sv:65$231_EN[31:0]$263
    11/25: $2$memwr$\RAM$SoC.sv:65$231_DATA[31:0]$262
    12/25: $2$memwr$\RAM$SoC.sv:65$231_ADDR[19:0]$261
    13/25: $1$memwr$\RAM$SoC.sv:68$234_EN[31:0]$260
    14/25: $1$memwr$\RAM$SoC.sv:68$234_DATA[31:0]$259
    15/25: $1$memwr$\RAM$SoC.sv:68$234_ADDR[19:0]$258
    16/25: $1$memwr$\RAM$SoC.sv:67$233_EN[31:0]$257
    17/25: $1$memwr$\RAM$SoC.sv:67$233_DATA[31:0]$256
    18/25: $1$memwr$\RAM$SoC.sv:67$233_ADDR[19:0]$255
    19/25: $1$memwr$\RAM$SoC.sv:66$232_EN[31:0]$254
    20/25: $1$memwr$\RAM$SoC.sv:66$232_DATA[31:0]$253
    21/25: $1$memwr$\RAM$SoC.sv:66$232_ADDR[19:0]$252
    22/25: $1$memwr$\RAM$SoC.sv:65$231_EN[31:0]$251
    23/25: $1$memwr$\RAM$SoC.sv:65$231_DATA[31:0]$250
    24/25: $1$memwr$\RAM$SoC.sv:65$231_ADDR[19:0]$249
    25/25: $0\port_a[7:0]
Creating decoders for process `\Top.$proc$Top.sv:29$230'.
Creating decoders for process `\Top.$proc$Top.sv:53$228'.

6.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SoC.\io_word_address' from process `\SoC.$proc$SoC.sv:55$283'.
No latch inferred for signal `\SoC.\ram_word_address' from process `\SoC.$proc$SoC.sv:52$282'.
No latch inferred for signal `\SoC.\mem_address_is_ram' from process `\SoC.$proc$SoC.sv:51$280'.
No latch inferred for signal `\SoC.\mem_address_is_io' from process `\SoC.$proc$SoC.sv:50$279'.
No latch inferred for signal `\SoC.\next_state' from process `\SoC.$proc$SoC.sv:0$276'.

6.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\state' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\rs1' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\rs2' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\PC' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\instr' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\mepc' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\mcause' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\mtvec' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:319$444'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\mstatus' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:319$444'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\cycles' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:292$415'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\interrupt_request_sticky' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:277$410'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\divResult' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:221$382'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\dividend' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:206$370'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\divisor' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:206$370'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\quotient' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:206$370'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.\quotient_msk' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:206$370'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$memwr$\registerFile$femtorv32_intermissum.v:93$286_ADDR' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:90$299'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$memwr$\registerFile$femtorv32_intermissum.v:93$286_DATA' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:90$299'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN' using process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:90$299'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\SoC.\state' using process `\SoC.$proc$SoC.sv:132$275'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\SoC.\reset' using process `\SoC.$proc$SoC.sv:132$275'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\SoC.\port_a' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\SoC.\ram_rdata' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:65$231_ADDR' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:65$231_DATA' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:65$231_EN' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:66$232_ADDR' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:66$232_DATA' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:66$232_EN' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:67$233_ADDR' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:67$233_DATA' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:67$233_EN' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:68$234_ADDR' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:68$234_DATA' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$828' with positive edge clock.
Creating register for signal `\SoC.$memwr$\RAM$SoC.sv:68$234_EN' using process `\SoC.$proc$SoC.sv:63$236'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\Top.\counter' using process `\Top.$proc$Top.sv:53$228'.
  created $dff cell `$procdff$830' with positive edge clock.

6.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$226'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
Found and cleaned up 6 empty switches in `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
Removing empty process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:444$498'.
Found and cleaned up 4 empty switches in `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:319$444'.
Removing empty process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:319$444'.
Removing empty process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:292$415'.
Removing empty process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:277$410'.
Removing empty process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:221$382'.
Found and cleaned up 1 empty switch in `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:206$370'.
Removing empty process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:206$370'.
Found and cleaned up 2 empty switches in `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:90$299'.
Removing empty process `$paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.$proc$femtorv32_intermissum.v:90$299'.
Removing empty process `SoC.$proc$SoC.sv:128$285'.
Removing empty process `SoC.$proc$SoC.sv:55$283'.
Removing empty process `SoC.$proc$SoC.sv:52$282'.
Removing empty process `SoC.$proc$SoC.sv:51$280'.
Removing empty process `SoC.$proc$SoC.sv:50$279'.
Found and cleaned up 2 empty switches in `\SoC.$proc$SoC.sv:0$276'.
Removing empty process `SoC.$proc$SoC.sv:0$276'.
Found and cleaned up 1 empty switch in `\SoC.$proc$SoC.sv:132$275'.
Removing empty process `SoC.$proc$SoC.sv:132$275'.
Found and cleaned up 7 empty switches in `\SoC.$proc$SoC.sv:63$236'.
Removing empty process `SoC.$proc$SoC.sv:63$236'.
Removing empty process `Top.$proc$Top.sv:29$230'.
Removing empty process `Top.$proc$Top.sv:53$228'.
Cleaned up 27 empty switches.

6.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll.
Optimizing module $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.
<suppressed ~29 debug messages>
Optimizing module SoC.
<suppressed ~27 debug messages>
Optimizing module Top.

6.6. Executing FLATTEN pass (flatten design).
Deleting now unused module pll.
Deleting now unused module $paramod$6a01f6da42b16f8180030866c138f877a60bd7eb\FemtoRV32.
Deleting now unused module SoC.
<suppressed ~3 debug messages>

6.7. Executing TRIBUF pass.

6.8. Executing DEMINOUT pass (demote inout ports to input or output).

6.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~11 debug messages>

6.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 21 unused cells and 263 unused wires.
<suppressed ~29 debug messages>

6.11. Executing CHECK pass (checking for obvious problems).
Checking module Top...
Warning: Wire Top.\PMOD_B9 is used but has no driver.
Warning: Wire Top.\PMOD_B8 is used but has no driver.
Warning: Wire Top.\PMOD_B7 is used but has no driver.
Warning: Wire Top.\PMOD_B4 is used but has no driver.
Warning: Wire Top.\PMOD_B3 is used but has no driver.
Warning: Wire Top.\PMOD_B2 is used but has no driver.
Warning: Wire Top.\PMOD_B10 is used but has no driver.
Warning: Wire Top.\PMOD_B1 is used but has no driver.
Found and reported 8 problems.

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\soc.\processor.$procmux$595: \soc.processor.state -> { 3'100 \soc.processor.state [0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\soc.$procmux$664.
    dead port 1/2 on $mux $flatten\soc.$procmux$680.
    dead port 1/2 on $mux $flatten\soc.$procmux$686.
    dead port 1/2 on $mux $flatten\soc.$procmux$692.
    dead port 1/2 on $mux $flatten\soc.$procmux$698.
    dead port 1/2 on $mux $flatten\soc.$procmux$704.
    dead port 1/2 on $mux $flatten\soc.$procmux$710.
    dead port 1/2 on $mux $flatten\soc.$procmux$716.
    dead port 1/2 on $mux $flatten\soc.$procmux$722.
    dead port 1/2 on $mux $flatten\soc.$procmux$728.
    dead port 1/2 on $mux $flatten\soc.$procmux$734.
    dead port 1/2 on $mux $flatten\soc.$procmux$740.
    dead port 1/2 on $mux $flatten\soc.$procmux$746.
    dead port 2/2 on $mux $flatten\soc.\processor.$procmux$636.
    dead port 2/2 on $mux $flatten\soc.\processor.$procmux$642.
    dead port 2/2 on $mux $flatten\soc.\processor.$procmux$648.
Removed 16 multiplexer ports.
<suppressed ~72 debug messages>

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$678:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\soc.$procmux$678_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.$procmux$678_Y [24]
      New connections: { $flatten\soc.$procmux$678_Y [31:25] $flatten\soc.$procmux$678_Y [23:0] } = { $flatten\soc.$procmux$678_Y [24] $flatten\soc.$procmux$678_Y [24] $flatten\soc.$procmux$678_Y [24] $flatten\soc.$procmux$678_Y [24] $flatten\soc.$procmux$678_Y [24] $flatten\soc.$procmux$678_Y [24] $flatten\soc.$procmux$678_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$696:
      Old ports: A=0, B=16711680, Y=$flatten\soc.$procmux$696_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.$procmux$696_Y [16]
      New connections: { $flatten\soc.$procmux$696_Y [31:17] $flatten\soc.$procmux$696_Y [15:0] } = { 8'00000000 $flatten\soc.$procmux$696_Y [16] $flatten\soc.$procmux$696_Y [16] $flatten\soc.$procmux$696_Y [16] $flatten\soc.$procmux$696_Y [16] $flatten\soc.$procmux$696_Y [16] $flatten\soc.$procmux$696_Y [16] $flatten\soc.$procmux$696_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$714:
      Old ports: A=0, B=65280, Y=$flatten\soc.$procmux$714_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.$procmux$714_Y [8]
      New connections: { $flatten\soc.$procmux$714_Y [31:9] $flatten\soc.$procmux$714_Y [7:0] } = { 16'0000000000000000 $flatten\soc.$procmux$714_Y [8] $flatten\soc.$procmux$714_Y [8] $flatten\soc.$procmux$714_Y [8] $flatten\soc.$procmux$714_Y [8] $flatten\soc.$procmux$714_Y [8] $flatten\soc.$procmux$714_Y [8] $flatten\soc.$procmux$714_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$732:
      Old ports: A=0, B=255, Y=$flatten\soc.$procmux$732_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.$procmux$732_Y [0]
      New connections: $flatten\soc.$procmux$732_Y [31:1] = { 24'000000000000000000000000 $flatten\soc.$procmux$732_Y [0] $flatten\soc.$procmux$732_Y [0] $flatten\soc.$procmux$732_Y [0] $flatten\soc.$procmux$732_Y [0] $flatten\soc.$procmux$732_Y [0] $flatten\soc.$procmux$732_Y [0] $flatten\soc.$procmux$732_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$procmux$634:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\soc.\processor.$procmux$634_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\processor.$procmux$634_Y [0]
      New connections: $flatten\soc.\processor.$procmux$634_Y [31:1] = { $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] $flatten\soc.\processor.$procmux$634_Y [0] }
    New ctrl vector for $pmux cell $flatten\soc.$procmux$672: { $auto$opt_reduce.cc:134:opt_pmux$837 $flatten\soc.$procmux$665_CMP }
  Optimizing cells in module \Top.
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$749:
      Old ports: A=$flatten\soc.$2$memwr$\RAM$SoC.sv:68$234_EN[31:0]$272, B=0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248
      New ports: A=$flatten\soc.$procmux$678_Y [24], B=1'0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24]
      New connections: { $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [31:25] $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [23:0] } = { $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24] $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24] $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24] $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24] $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24] $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24] $flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_EN[31:0]$248 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$758:
      Old ports: A=$flatten\soc.$2$memwr$\RAM$SoC.sv:67$233_EN[31:0]$269, B=0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245
      New ports: A=$flatten\soc.$procmux$696_Y [16], B=1'0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16]
      New connections: { $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [31:17] $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [15:0] } = { 8'00000000 $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16] $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16] $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16] $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16] $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16] $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16] $flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$767:
      Old ports: A=$flatten\soc.$2$memwr$\RAM$SoC.sv:66$232_EN[31:0]$266, B=0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242
      New ports: A=$flatten\soc.$procmux$714_Y [8], B=1'0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8]
      New connections: { $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [31:9] $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [7:0] } = { 16'0000000000000000 $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8] $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8] $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8] $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8] $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8] $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8] $flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\soc.$procmux$776:
      Old ports: A=$flatten\soc.$2$memwr$\RAM$SoC.sv:65$231_EN[31:0]$263, B=0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239
      New ports: A=$flatten\soc.$procmux$732_Y [0], B=1'0, Y=$flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0]
      New connections: $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [31:1] = { 24'000000000000000000000000 $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0] $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0] $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0] $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0] $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0] $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0] $flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_EN[31:0]$239 [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$procmux$651:
      Old ports: A=0, B=$flatten\soc.\processor.$2$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$309, Y=$flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302
      New ports: A=1'0, B=$flatten\soc.\processor.$procmux$634_Y [0], Y=$flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0]
      New connections: $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [31:1] = { $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] $flatten\soc.\processor.$0$memwr$\registerFile$femtorv32_intermissum.v:93$286_EN[31:0]$302 [0] }
  Optimizing cells in module \Top.
Performed a total of 11 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.12.16. Finished OPT passes. (There is nothing left to do.)

6.13. Executing FSM pass (extract and optimize FSM).

6.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking Top.soc.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.

6.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.14. Executing OPT pass (performing simple optimizations).

6.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

6.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\soc.\processor.$procdff$810 ($dff) from module Top (D = \soc.processor.quotient_msk [31:1], Q = \soc.processor.quotient_msk [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $flatten\soc.\processor.$procdff$809 ($dff) from module Top (D = \soc.processor.quotientN, Q = \soc.processor.quotient, rval = 0).
Adding SRST signal on $flatten\soc.\processor.$procdff$808 ($dff) from module Top (D = $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:209$379_Y [31], Q = \soc.processor.divisor [62], rval = 1'0).
Adding SRST signal on $flatten\soc.\processor.$procdff$808 ($dff) from module Top (D = \soc.processor.divisor [31:1], Q = \soc.processor.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $flatten\soc.\processor.$procdff$803 ($dff) from module Top (D = $flatten\soc.\processor.$procmux$608_Y, Q = \soc.processor.mstatus, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$844 ($sdff) from module Top (D = \soc.processor.CSR_write [3], Q = \soc.processor.mstatus).
Adding EN signal on $flatten\soc.\processor.$procdff$802 ($dff) from module Top (D = \soc.processor.CSR_write [23:0], Q = \soc.processor.mtvec).
Adding SRST signal on $flatten\soc.\processor.$procdff$801 ($dff) from module Top (D = $flatten\soc.\processor.$procmux$539_Y, Q = \soc.processor.mcause, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$851 ($sdff) from module Top (D = $flatten\soc.\processor.$procmux$537_Y, Q = \soc.processor.mcause).
Adding EN signal on $flatten\soc.\processor.$procdff$800 ($dff) from module Top (D = \soc.processor.PC_new, Q = \soc.processor.mepc).
Adding EN signal on $flatten\soc.\processor.$procdff$799 ($dff) from module Top (D = \soc.processor.mem_rdata [31:2], Q = \soc.processor.instr).
Adding SRST signal on $flatten\soc.\processor.$procdff$798 ($dff) from module Top (D = $flatten\soc.\processor.$procmux$569_Y, Q = \soc.processor.PC, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$863 ($sdff) from module Top (D = $flatten\soc.\processor.$procmux$567_Y, Q = \soc.processor.PC).
Adding EN signal on $flatten\soc.\processor.$procdff$797 ($dff) from module Top (D = $flatten\soc.\processor.$memrd$\registerFile$femtorv32_intermissum.v:458$502_DATA, Q = \soc.processor.rs2).
Adding EN signal on $flatten\soc.\processor.$procdff$796 ($dff) from module Top (D = $flatten\soc.\processor.$memrd$\registerFile$femtorv32_intermissum.v:457$501_DATA, Q = \soc.processor.rs1).
Adding SRST signal on $flatten\soc.\processor.$procdff$795 ($dff) from module Top (D = $flatten\soc.\processor.$procmux$597_Y, Q = \soc.processor.state, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$871 ($sdff) from module Top (D = $flatten\soc.\processor.$procmux$597_Y [0], Q = \soc.processor.state [0]).
Adding EN signal on $flatten\soc.$procdff$816 ($dff) from module Top (D = \soc.processor.rs2 [7:0], Q = \soc.port_a).
Adding EN signal on $flatten\soc.$procdff$815 ($dff) from module Top (D = $flatten\soc.$0\reset[0:0], Q = \soc.reset).

6.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 23 unused cells and 23 unused wires.
<suppressed ~24 debug messages>

6.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~2 debug messages>

6.14.9. Rerunning OPT passes. (Maybe there is more to do..)

6.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

6.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.14.13. Executing OPT_DFF pass (perform DFF optimizations).

6.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.14.16. Rerunning OPT passes. (Maybe there is more to do..)

6.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

6.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.14.20. Executing OPT_DFF pass (perform DFF optimizations).

6.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.14.23. Finished OPT passes. (There is nothing left to do.)

6.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 address bits (of 20) from memory init port Top.$flatten\soc.$auto$proc_memwr.cc:45:proc_memwr$832 (soc.RAM).
Removed top 8 address bits (of 20) from memory init port Top.$flatten\soc.$auto$proc_memwr.cc:45:proc_memwr$833 (soc.RAM).
Removed top 8 address bits (of 20) from memory init port Top.$flatten\soc.$auto$proc_memwr.cc:45:proc_memwr$834 (soc.RAM).
Removed top 8 address bits (of 20) from memory init port Top.$flatten\soc.$auto$proc_memwr.cc:45:proc_memwr$835 (soc.RAM).
Removed top 20 address bits (of 32) from memory init port Top.$flatten\soc.$meminit$\RAM$SoC.sv:0$277 (soc.RAM).
Removed top 20 address bits (of 32) from memory init port Top.$flatten\soc.$meminit$\RAM$SoC.sv:0$278 (soc.RAM).
Removed top 8 address bits (of 20) from memory read port Top.$flatten\soc.$memrd$\RAM$SoC.sv:80$273 (soc.RAM).
Removed top 31 bits (of 32) from port B of cell Top.$add$Top.sv:54$229 ($add).
Removed top 5 bits (of 32) from port Y of cell Top.$add$Top.sv:54$229 ($add).
Removed top 2 bits (of 5) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:70$289 ($eq).
Removed top 2 bits (of 5) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:71$290 ($eq).
Removed top 1 bits (of 5) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:72$291 ($eq).
Removed top 1 bits (of 5) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:73$292 ($eq).
Removed top 1 bits (of 5) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:74$293 ($eq).
Removed top 1 bits (of 33) from port B of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:115$314 ($add).
Removed top 32 bits (of 33) from port B of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:115$315 ($add).
Removed top 1 bits (of 33) from port Y of cell Top.$flatten\soc.\processor.$sshr$femtorv32_intermissum.v:135$321 ($sshr).
Removed top 31 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:175$334 ($mux).
Removed top 31 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:173$335 ($or).
Removed top 31 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:176$336 ($mux).
Removed top 31 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:173$337 ($or).
Removed top 31 bits (of 63) from port B of cell Top.$flatten\soc.\processor.$le$femtorv32_intermissum.v:198$359 ($le).
Removed top 29 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:243$398 ($add).
Removed top 8 bits (of 32) from port Y of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:243$398 ($add).
Removed top 19 bits (of 24) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:255$402 ($mux).
Removed top 1 bits (of 24) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:258$405 ($mux).
Removed top 31 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:292$416 ($add).
Removed top 2 bits (of 12) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:294$417 ($eq).
Removed top 2 bits (of 12) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:295$418 ($eq).
Removed top 2 bits (of 12) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:296$419 ($eq).
Removed top 2 bits (of 12) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:297$420 ($eq).
Removed top 28 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:304$423 ($mux).
Removed top 8 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:305$425 ($mux).
Removed top 28 bits (of 32) from port A of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$426 ($or).
Removed top 8 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$426 ($or).
Removed top 8 bits (of 32) from port Y of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$426 ($or).
Removed top 8 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:306$428 ($mux).
Removed top 8 bits (of 32) from port A of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$429 ($or).
Removed top 8 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$429 ($or).
Removed top 8 bits (of 32) from port Y of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$429 ($or).
Removed top 8 bits (of 32) from port A of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$431 ($or).
Removed top 8 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:315$443 ($mux).
Removed top 8 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:340$455 ($mux).
Removed top 8 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:337$456 ($or).
Removed top 8 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:341$459 ($mux).
Removed top 8 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:337$460 ($or).
Removed top 1 bits (of 2) from port B of cell Top.$flatten\soc.\processor.$eq$femtorv32_intermissum.v:356$464 ($eq).
Removed top 2 bits (of 4) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:394$477 ($mux).
Removed top 28 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:473$503 ($mux).
Removed top 1 bits (of 63) from mux cell Top.$flatten\soc.\processor.$procmux$627 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$782 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$773 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$764 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$755 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$744 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$726 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$708 ($mux).
Removed top 8 bits (of 20) from mux cell Top.$flatten\soc.$procmux$690 ($mux).
Removed top 4 bits (of 5) from port B of cell Top.$flatten\soc.$procmux$670_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell Top.$flatten\soc.$procmux$668_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell Top.$flatten\soc.$procmux$665_CMP0 ($eq).
Removed top 4 bits (of 5) from mux cell Top.$flatten\soc.$procmux$662 ($mux).
Removed top 7 bits (of 8) from port A of cell Top.$flatten\soc.\processor.$shl$femtorv32_intermissum.v:57$287 ($shl).
Removed top 1 bits (of 24) from port Y of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:254$403 ($add).
Removed top 1 bits (of 24) from port A of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:254$403 ($add).
Removed top 1 bits (of 24) from port B of cell Top.$flatten\soc.\processor.$add$femtorv32_intermissum.v:254$403 ($add).
Removed top 8 bits (of 32) from port Y of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:315$438 ($or).
Removed top 8 bits (of 32) from port A of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:315$438 ($or).
Removed top 8 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:315$438 ($or).
Removed top 8 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:316$442 ($mux).
Removed top 8 bits (of 32) from port Y of cell Top.$flatten\soc.\processor.$and$femtorv32_intermissum.v:316$441 ($and).
Removed top 8 bits (of 32) from port A of cell Top.$flatten\soc.\processor.$and$femtorv32_intermissum.v:316$441 ($and).
Removed top 8 bits (of 32) from port B of cell Top.$flatten\soc.\processor.$and$femtorv32_intermissum.v:316$441 ($and).
Removed top 8 bits (of 32) from port Y of cell Top.$flatten\soc.\processor.$not$femtorv32_intermissum.v:316$440 ($not).
Removed top 8 bits (of 32) from port A of cell Top.$flatten\soc.\processor.$not$femtorv32_intermissum.v:316$440 ($not).
Removed top 8 bits (of 32) from mux cell Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:313$436 ($mux).
Removed top 8 bits (of 20) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_ADDR[19:0]$237.
Removed top 1 bits (of 32) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:65$231_DATA[31:0]$238.
Removed top 9 bits (of 32) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_DATA[31:0]$241.
Removed top 16 bits (of 32) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:66$232_EN[31:0]$242.
Removed top 8 bits (of 20) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_ADDR[19:0]$243.
Removed top 8 bits (of 32) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:67$233_EN[31:0]$245.
Removed top 8 bits (of 20) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_ADDR[19:0]$246.
Removed top 1 bits (of 32) from wire Top.$flatten\soc.$0$memwr$\RAM$SoC.sv:68$234_DATA[31:0]$247.
Removed top 16 bits (of 20) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:65$231_ADDR[19:0]$261.
Removed top 24 bits (of 32) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:65$231_EN[31:0]$263.
Removed top 8 bits (of 20) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:66$232_ADDR[19:0]$264.
Removed top 7 bits (of 32) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:66$232_DATA[31:0]$265.
Removed top 14 bits (of 20) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:67$233_ADDR[19:0]$267.
Removed top 2 bits (of 32) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:67$233_DATA[31:0]$268.
Removed top 8 bits (of 32) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:67$233_EN[31:0]$269.
Removed top 8 bits (of 20) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:68$234_ADDR[19:0]$270.
Removed top 5 bits (of 32) from wire Top.$flatten\soc.$2$memwr$\RAM$SoC.sv:68$234_DATA[31:0]$271.
Removed top 1 bits (of 63) from wire Top.$flatten\soc.\processor.$0\divisor[62:0].
Removed top 8 bits (of 32) from wire Top.$flatten\soc.\processor.$and$femtorv32_intermissum.v:316$441_Y.
Removed top 8 bits (of 32) from wire Top.$flatten\soc.\processor.$not$femtorv32_intermissum.v:316$440_Y.
Removed top 8 bits (of 32) from wire Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$426_Y.
Removed top 8 bits (of 32) from wire Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:304$429_Y.
Removed top 8 bits (of 32) from wire Top.$flatten\soc.\processor.$or$femtorv32_intermissum.v:315$438_Y.
Removed top 2 bits (of 4) from wire Top.$flatten\soc.\processor.$procmux$597_Y.
Removed top 31 bits (of 32) from wire Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:175$334_Y.
Removed top 31 bits (of 32) from wire Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:176$336_Y.
Removed top 28 bits (of 32) from wire Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:304$423_Y.
Removed top 8 bits (of 32) from wire Top.$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:305$425_Y.

6.16. Executing PEEPOPT pass (run peephole optimizers).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

6.18. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module Top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\soc.\processor.$sshr$femtorv32_intermissum.v:135$321 ($sshr):
    Found 2 activation_patterns using ctrl signal { $flatten\soc.\processor.$and$femtorv32_intermissum.v:150$322_Y $flatten\soc.\processor.$ne$femtorv32_intermissum.v:92$306_Y \soc.processor.writeBack \soc.processor.isALU \soc.processor.funct3Is [5] \soc.processor.funct3Is [1] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328 ($mul):
    Found 2 activation_patterns using ctrl signal { $flatten\soc.\processor.$reduce_or$femtorv32_intermissum.v:184$350_Y $flatten\soc.\processor.$and$femtorv32_intermissum.v:150$322_Y $flatten\soc.\processor.$ne$femtorv32_intermissum.v:92$306_Y \soc.processor.writeBack \soc.processor.isALU \soc.processor.funct3Is [0] }.
    No candidates found.

6.19. Executing TECHMAP pass (map to technology primitives).

6.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

6.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.22. Executing TECHMAP pass (map to technology primitives).

6.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.22.3. Continuing TECHMAP pass.
Using template $paramod$5efeea90693f84d3d630c641baa632b310460194\_80_mul for cells of type $mul.
Using template $paramod$41d389edb22b6cfba84f88276c5c4370bb37f636\_80_mul for cells of type $__mul.
Using template $paramod$5d067c3e77dac0775b496eb7ad69b568198bd41e\_80_mul for cells of type $__mul.
Using template $paramod$ba1b36458f074a6329f9cad9c8b71be8774bccea\_80_mul for cells of type $__mul.
Using template $paramod$e23220103e2799c7ea60bee2e6cfa345f97ce5a3\_80_mul for cells of type $__mul.
Using template $paramod$054307b1cd031cce8e59fb1237b1c69060d4148b\_80_mul for cells of type $__mul.
Using template $paramod$1abc9dc0dc80cf084aec8b42ce0fdf357568096b\_80_mul for cells of type $__mul.
Using template $paramod$9b32ec014bcd6d6878338749111fa90101c4a2fb\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$b4d18d436aba48d780c633f204517fc0e8e0b6c3\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$02753535696fd09bf7e45dab16484852021bbbd7\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$e5ade21dea2c4d51df0cdca72b2a93a08fd8e7d1\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~670 debug messages>

6.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module Top:
  creating $macc model for $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$919 ($add).
  creating $macc model for $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$916 ($add).
  creating $macc model for $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.$add$/usr/local/bin/../share/yosys/mul2dsp.v:173$913 ($add).
  creating $macc model for $add$Top.sv:54$229 ($add).
  creating $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:111$312 ($add).
  creating $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:115$314 ($add).
  creating $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:115$315 ($add).
  creating $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:243$398 ($add).
  creating $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:248$401 ($add).
  creating $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:254$403 ($add).
  creating $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:292$416 ($add).
  creating $macc model for $flatten\soc.\processor.$neg$femtorv32_intermissum.v:185$353 ($neg).
  creating $macc model for $flatten\soc.\processor.$neg$femtorv32_intermissum.v:208$374 ($neg).
  creating $macc model for $flatten\soc.\processor.$neg$femtorv32_intermissum.v:209$378 ($neg).
  creating $macc model for $flatten\soc.\processor.$sub$femtorv32_intermissum.v:200$360 ($sub).
  merging $macc model for $flatten\soc.\processor.$add$femtorv32_intermissum.v:115$314 into $flatten\soc.\processor.$add$femtorv32_intermissum.v:115$315.
  creating $alu model for $macc $flatten\soc.\processor.$neg$femtorv32_intermissum.v:209$378.
  creating $alu model for $macc $flatten\soc.\processor.$neg$femtorv32_intermissum.v:208$374.
  creating $alu model for $macc $flatten\soc.\processor.$neg$femtorv32_intermissum.v:185$353.
  creating $alu model for $macc $flatten\soc.\processor.$add$femtorv32_intermissum.v:292$416.
  creating $alu model for $macc $flatten\soc.\processor.$add$femtorv32_intermissum.v:254$403.
  creating $alu model for $macc $flatten\soc.\processor.$add$femtorv32_intermissum.v:248$401.
  creating $alu model for $macc $flatten\soc.\processor.$add$femtorv32_intermissum.v:243$398.
  creating $alu model for $macc $flatten\soc.\processor.$add$femtorv32_intermissum.v:115$315.
  creating $alu model for $macc $flatten\soc.\processor.$sub$femtorv32_intermissum.v:200$360.
  creating $alu model for $macc $flatten\soc.\processor.$add$femtorv32_intermissum.v:111$312.
  creating $alu model for $macc $add$Top.sv:54$229.
  creating $alu model for $macc $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.$add$/usr/local/bin/../share/yosys/mul2dsp.v:173$913.
  creating $alu model for $macc $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$916.
  creating $alu model for $macc $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$919.
  creating $alu model for $flatten\soc.\processor.$le$femtorv32_intermissum.v:198$359 ($le): new $alu
  creating $alu cell for $flatten\soc.\processor.$le$femtorv32_intermissum.v:198$359: $auto$alumacc.cc:485:replace_alu$929
  creating $alu cell for $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$919: $auto$alumacc.cc:485:replace_alu$942
  creating $alu cell for $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/local/bin/../share/yosys/mul2dsp.v:230$916: $auto$alumacc.cc:485:replace_alu$945
  creating $alu cell for $techmap$flatten\soc.\processor.$mul$femtorv32_intermissum.v:162$328.$add$/usr/local/bin/../share/yosys/mul2dsp.v:173$913: $auto$alumacc.cc:485:replace_alu$948
  creating $alu cell for $add$Top.sv:54$229: $auto$alumacc.cc:485:replace_alu$951
  creating $alu cell for $flatten\soc.\processor.$add$femtorv32_intermissum.v:111$312: $auto$alumacc.cc:485:replace_alu$954
  creating $alu cell for $flatten\soc.\processor.$sub$femtorv32_intermissum.v:200$360: $auto$alumacc.cc:485:replace_alu$957
  creating $alu cell for $flatten\soc.\processor.$add$femtorv32_intermissum.v:115$315: $auto$alumacc.cc:485:replace_alu$960
  creating $alu cell for $flatten\soc.\processor.$add$femtorv32_intermissum.v:243$398: $auto$alumacc.cc:485:replace_alu$963
  creating $alu cell for $flatten\soc.\processor.$add$femtorv32_intermissum.v:248$401: $auto$alumacc.cc:485:replace_alu$966
  creating $alu cell for $flatten\soc.\processor.$add$femtorv32_intermissum.v:254$403: $auto$alumacc.cc:485:replace_alu$969
  creating $alu cell for $flatten\soc.\processor.$add$femtorv32_intermissum.v:292$416: $auto$alumacc.cc:485:replace_alu$972
  creating $alu cell for $flatten\soc.\processor.$neg$femtorv32_intermissum.v:185$353: $auto$alumacc.cc:485:replace_alu$975
  creating $alu cell for $flatten\soc.\processor.$neg$femtorv32_intermissum.v:208$374: $auto$alumacc.cc:485:replace_alu$978
  creating $alu cell for $flatten\soc.\processor.$neg$femtorv32_intermissum.v:209$378: $auto$alumacc.cc:485:replace_alu$981
  created 15 $alu and 0 $macc cells.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

6.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.24.6. Executing OPT_DFF pass (perform DFF optimizations).

6.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 1 unused cells and 53 unused wires.
<suppressed ~2 debug messages>

6.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.24.9. Rerunning OPT passes. (Maybe there is more to do..)

6.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

6.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.24.13. Executing OPT_DFF pass (perform DFF optimizations).

6.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.24.16. Finished OPT passes. (There is nothing left to do.)

6.25. Executing MEMORY pass.

6.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 96 transformations.

6.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

6.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing Top.soc.RAM write port 0.
  Analyzing Top.soc.RAM write port 1.
  Analyzing Top.soc.RAM write port 2.
  Analyzing Top.soc.RAM write port 3.
  Analyzing Top.soc.processor.registerFile write port 0.

6.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\soc.RAM'[0] in module `\Top': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
Checking read port `\soc.processor.registerFile'[0] in module `\Top': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\soc.processor.registerFile'[1] in module `\Top': merging output FF to cell.
    Write port 0: don't care on collision.

6.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 3 unused cells and 99 unused wires.
<suppressed ~4 debug messages>

6.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory Top.soc.RAM by address:
  Merging ports 0, 1 (address { \soc.ram_word_address [11:6] \soc.io_word_address [7:2] }).
  Merging ports 0, 2 (address { \soc.ram_word_address [11:6] \soc.io_word_address [7:2] }).
  Merging ports 0, 3 (address { \soc.ram_word_address [11:6] \soc.io_word_address [7:2] }).
Consolidating read ports of memory Top.soc.processor.registerFile by address:

6.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

6.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory Top.soc.RAM via $__ECP5_DP16KD_
mapping memory Top.soc.processor.registerFile via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of Top.soc.processor.registerFile: $\soc.processor.registerFile$rdreg[0]
Extracted data FF from read port 1 of Top.soc.processor.registerFile: $\soc.processor.registerFile$rdreg[1]
<suppressed ~1738 debug messages>

6.28. Executing TECHMAP pass (map to technology primitives).

6.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

6.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

6.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$99cfead92b7b7558ab73af9a75dd6de552aa4ce0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$81de2925da0c0bce30be1d961180d566607c19be\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$45886737f71ea097257d4270dc26b5b709068fb0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eaaa21df336ec0839771b1a6a185d73946cc8631\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$c18ebd1914235b7d00cedf77952d95bc760af159\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$dd5453d2af4ed5943610c40ae322c7e75f989787\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3bb3eeb654ea1744225ed2afff298fa8c4ada460\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7ae9988827947684af82d3935479792f9ea17166\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~290 debug messages>

6.29. Executing OPT pass (performing simple optimizations).

6.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~81 debug messages>

6.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.29.3. Executing OPT_DFF pass (perform DFF optimizations).

6.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 4 unused cells and 451 unused wires.
<suppressed ~5 debug messages>

6.29.5. Finished fast OPT passes.

6.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.31. Executing OPT pass (performing simple optimizations).

6.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

6.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
    Consolidated identical input bits for $pmux cell $flatten\soc.$procmux$667:
      Old ports: A=5'00000, B={ 14'00001000100001 \soc.soc_pll.locked 5'00011 }, Y=\soc.next_state
      New ports: A=2'00, B={ 5'01101 \soc.soc_pll.locked 2'11 }, Y=\soc.next_state [1:0]
      New connections: \soc.next_state [4:2] = 3'000
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$procmux$595:
      Old ports: A=4'0001, B=4'100x, Y=$flatten\soc.\processor.$procmux$595_Y
      New ports: A=2'01, B=2'1x, Y={ $flatten\soc.\processor.$procmux$595_Y [3] $flatten\soc.\processor.$procmux$595_Y [0] }
      New connections: $flatten\soc.\processor.$procmux$595_Y [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:249$399:
      Old ports: A={ \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [5] \soc.processor.instr [28:23] \soc.processor.instr [9:6] 1'0 }, B={ \soc.processor.instr [21:10] 12'000000000000 }, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:249$399_Y
      New ports: A={ \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [5] \soc.processor.instr [28:23] \soc.processor.instr [9:6] }, B={ \soc.processor.instr [21:10] 11'00000000000 }, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:249$399_Y [23:1]
      New connections: $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:249$399_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:304$423:
      Old ports: A=4'0000, B={ \soc.processor.mstatus 3'000 }, Y=$auto$wreduce.cc:455:run$908 [3:0]
      New ports: A=1'0, B=\soc.processor.mstatus, Y=$auto$wreduce.cc:455:run$908 [3]
      New connections: $auto$wreduce.cc:455:run$908 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:307$430:
      Old ports: A=0, B={ \soc.processor.mcause 31'0000000000000000000000000000000 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$1864 $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:307$430_Y [23:0] }
      New ports: A=1'0, B=\soc.processor.mcause, Y=$auto$opt_expr.cc:205:group_cell_inputs$1864 [7]
      New connections: { $auto$opt_expr.cc:205:group_cell_inputs$1864 [6:0] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:307$430_Y [23:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:338$450:
      Old ports: A=0, B={ \soc.processor.instr [29:10] 12'000000000000 }, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:338$450_Y
      New ports: A=20'00000000000000000000, B=\soc.processor.instr [29:10], Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:338$450_Y [31:12]
      New connections: $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:338$450_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:393$476:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:393$476_Y
      New ports: A=2'01, B=2'10, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:393$476_Y [3:2]
      New connections: $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:393$476_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [2] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [0] }
      New connections: { $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [3] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [1] } = { $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [2] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:473$503:
      Old ports: A=4'0001, B=4'1000, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:473$503_Y [3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:473$503_Y [3] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:473$503_Y [0] }
      New connections: $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:473$503_Y [2:1] = 2'00
  Optimizing cells in module \Top.
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:248$400:
      Old ports: A=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:249$399_Y, B={ \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [17:10] \soc.processor.instr [18] \soc.processor.instr [28:19] 1'0 }, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:248$400_Y
      New ports: A=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:249$399_Y [23:1], B={ \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [29] \soc.processor.instr [17:10] \soc.processor.instr [18] \soc.processor.instr [28:19] }, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:248$400_Y [23:1]
      New connections: $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:248$400_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480:
      Old ports: A=4'1111, B=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y, Y=$flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480_Y
      New ports: A=2'11, B={ $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [2] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:397$479_Y [0] }, Y={ $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480_Y [2] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480_Y [0] }
      New connections: { $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480_Y [3] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480_Y [1] } = { $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480_Y [2] $flatten\soc.\processor.$ternary$femtorv32_intermissum.v:396$480_Y [0] }
  Optimizing cells in module \Top.
Performed a total of 13 changes.

6.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.31.6. Executing OPT_DFF pass (perform DFF optimizations).

6.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~17 debug messages>

6.31.9. Rerunning OPT passes. (Maybe there is more to do..)

6.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

6.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $flatten\soc.$procdff$814 ($dff) from module Top.
Setting constant 0-bit at position 3 on $flatten\soc.$procdff$814 ($dff) from module Top.
Setting constant 0-bit at position 4 on $flatten\soc.$procdff$814 ($dff) from module Top.

6.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

6.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~1 debug messages>

6.31.16. Rerunning OPT passes. (Maybe there is more to do..)

6.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

6.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Top.
Performed a total of 0 changes.

6.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

6.31.20. Executing OPT_DFF pass (perform DFF optimizations).

6.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.

6.31.23. Finished OPT passes. (There is nothing left to do.)

6.32. Executing TECHMAP pass (map to technology primitives).

6.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$956e79e8f8c5e64be7438155ae50a966e615cb04\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b11d5f5bec617f6efdd6be3a75e387ea9f226d90\_80_ecp5_alu for cells of type $alu.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ecp5_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$73d715d333263ca9cf422f13d07e21664e3ab775\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~2367 debug messages>

6.33. Executing OPT pass (performing simple optimizations).

6.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~1831 debug messages>

6.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Top'.
<suppressed ~1086 debug messages>
Removed a total of 362 cells.

6.33.3. Executing OPT_DFF pass (perform DFF optimizations).

6.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 1127 unused cells and 1539 unused wires.
<suppressed ~1136 debug messages>

6.33.5. Finished fast OPT passes.

6.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..

6.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.36. Executing TECHMAP pass (map to technology primitives).

6.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~567 debug messages>

6.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~8 debug messages>

6.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.39. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in Top.

6.40. Executing ATTRMVCP pass (move or copy attributes).

6.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 2155 unused wires.
<suppressed ~1 debug messages>

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.43. Executing ABC pass (technology mapping using ABC).

6.43.1. Extracting gate netlist of module `\Top' to `<abc-temp-dir>/input.blif'..
Extracted 2754 gates and 3658 wires to a netlist network with 902 inputs and 513 outputs.

6.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     902.
ABC: Participating nodes from both networks       =    1959.
ABC: Participating nodes from the first network   =     965. (  70.08 % of nodes)
ABC: Participating nodes from the second network  =     994. (  72.19 % of nodes)
ABC: Node pairs (any polarity)                    =     965. (  70.08 % of names can be moved)
ABC: Node pairs (same polarity)                   =     764. (  55.48 % of names can be moved)
ABC: Total runtime =     0.10 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1376
ABC RESULTS:        internal signals:     2243
ABC RESULTS:           input signals:      902
ABC RESULTS:          output signals:      513
Removing temp directory.
Removed 0 unused cells and 1443 unused wires.

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Continuing TECHMAP pass.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$1a6ea9151e749fe94446f4fb089a0baf2adde081\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$57cf7fbf84518d9e7604ec42b59ba9511e1f3caf\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$36d45b81a385db1288ea7fa1afc7f85ff749786d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$2741fac2d3a40a81bf5e14a77fe4147fb2bd44ac\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$6bb665b9880a5f08d1a7cf0773d8f7dbcdec14a1\$lut for cells of type $lut.
Using template $paramod$56c6fc98268f6966dd23dcb4af9b8f5298fa7ead\$lut for cells of type $lut.
Using template $paramod$d288826054138db58b280227da2c583b00aff3b4\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$2d9b8995ce00282216dbf7c7c84d7172e344a2e7\$lut for cells of type $lut.
Using template $paramod$f9c112f5fe2c17715d8c265f1ad593784a1e8114\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$7011509196a7d1308306372379327ab8b6a9f393\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$f2217303fb8753669b7fb65aa79c7437aa506d7f\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$a49560c57293d842b4cf7a38a8a09c32c1002e11\$lut for cells of type $lut.
Using template $paramod$083515e1f75d9bd9b06964cda43afbf6ebaa4a76\$lut for cells of type $lut.
Using template $paramod$da2f95476331ffa2143f8212db8aff730de806a0\$lut for cells of type $lut.
Using template $paramod$ba316363624b5e03be2297e135bc33bd8f986bd6\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$39a17684f8c6b69cc455a5efe8715f467de3efbe\$lut for cells of type $lut.
Using template $paramod$f2c2253739da195f4801437496b091d4b39d9051\$lut for cells of type $lut.
Using template $paramod$8742e25aac99430d31a3d9b824ec19cbc26faab2\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$698f19534fd4202ff7144bb418ddadd3bd697808\$lut for cells of type $lut.
Using template $paramod$3ef319efded008eed5f930491a82ee1762b3c0df\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$20395651c5e16a92c888b80ce21d683df2715ba9\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$055a3b414b1ab4a99862a32fad4951f1989ced09\$lut for cells of type $lut.
Using template $paramod$9cf3fc71ba13e1192b85062e25f941c7bcda7ef7\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$35d201d5d13b0689930fb454a340191997b0e867\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$3c00fa141061926ff20215c86419de7607d7ac79\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$dcf33a6526ee18d9ce87193d1d3ebcc1a4b72f87\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$2d9afe762a0180a7d39d2459cba797ecb000cc18\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$978987faaf09bc5e1e2692159f729f66a0307aff\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$ce58a282db73ce9c4631729d0d947f81c6c178ae\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$77d128f8a7b591199310617358210673f74bd8a4\$lut for cells of type $lut.
Using template $paramod$a2280512f80c783e53ab598de7cc957e97033112\$lut for cells of type $lut.
Using template $paramod$774194a29b2b12dbcee7bf902cc7fc04de3041cd\$lut for cells of type $lut.
Using template $paramod$4a3b3d12ad9856d002a03b8f36a99a8f64d97990\$lut for cells of type $lut.
Using template $paramod$f6a45dde562b76e3d6ef2e222ee3e6c64f203a42\$lut for cells of type $lut.
Using template $paramod$5e2a69224821090237a6f680895e4021aa1b2422\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$833b8e83200eae8531f87208b7f9f3b7eebdb593\$lut for cells of type $lut.
Using template $paramod$d5b4eb6a596c307c091e0ca9ca34887504405ab8\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$aa4efa79495415dda9bfd71513c70caeec16be24\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$24d2251879cece00526435ceaa51f06f0324095b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$b6d7a549a2689b95d5fe0bd09af8c9a0f9304e36\$lut for cells of type $lut.
Using template $paramod$ad13b34a6317981ac368f34c250345d27782640b\$lut for cells of type $lut.
Using template $paramod$2754a21a217ccdc1a0cbf27b2e8b19266cadc23f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$66d56ea3a43f676616c317c58dc8ef992ca5e456\$lut for cells of type $lut.
Using template $paramod$3bae6a1df876c302abf7488ed3557eb9f5c5c5aa\$lut for cells of type $lut.
Using template $paramod$eaaa591d8c1584e60115c5535c5256c9b17c44d6\$lut for cells of type $lut.
Using template $paramod$c9feeab30a55c28e348e95d2143036216aa309a7\$lut for cells of type $lut.
Using template $paramod$b7c517a4fcfcfd8695ff7d6ff9b6c57d680b0a7b\$lut for cells of type $lut.
Using template $paramod$dd9ec35e5ebbf1a1b19c6f9ab9ea1135233c2f43\$lut for cells of type $lut.
Using template $paramod$2274660674d81f147a977827a884e2f216e54797\$lut for cells of type $lut.
Using template $paramod$f9409b6e2c7944380058126ec395ea546f847836\$lut for cells of type $lut.
Using template $paramod$96e454031d1f4d2daccbd01f32d48169dcdb4470\$lut for cells of type $lut.
Using template $paramod$e4f98c597564d37d0defaf4812b18ef424ba3ab3\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$e6488744173f71c4b47cdd99f91b78f161a3a693\$lut for cells of type $lut.
Using template $paramod$e9568083f1864f0c5e6459bd4206f3fe562ae7a8\$lut for cells of type $lut.
Using template $paramod$8eb41c7dd3e946d2e3b66574f23f2c980395454e\$lut for cells of type $lut.
Using template $paramod$5784398f160420a838da015761d082a51332b3d2\$lut for cells of type $lut.
Using template $paramod$0dd552a52f7d8c9252360242f073fddda94b5fe8\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$95f7aaf87bc97e279ed8d77acf5962ca869e1b0b\$lut for cells of type $lut.
Using template $paramod$9ae50b6e1988e50d8ef6f9b9100e6747ba815b61\$lut for cells of type $lut.
Using template $paramod$017bc1668fe9d730b680bd4159e81421f6f4952f\$lut for cells of type $lut.
Using template $paramod$0692b67c0b8d4537d5a48e76fbfb0b8d0fcbd8be\$lut for cells of type $lut.
Using template $paramod$248cb72ffb7439ebdc05eae5e722eec5026f9e9c\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$4d6225b72e6e7067004edcab025344c4f0865237\$lut for cells of type $lut.
Using template $paramod$71a37268c7dd1801d023854eb174645bb75ddb43\$lut for cells of type $lut.
Using template $paramod$3cf10a68d4b727bae49d9f85f1c9eeea83361b3e\$lut for cells of type $lut.
Using template $paramod$c76704720e4e32019dcb6994990d13aeef3a00d8\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$f210cdaefeadc398fbcf9e707a7424a5f51ee13a\$lut for cells of type $lut.
Using template $paramod$397ddd44bf42de6b9856b31ec9641c020fa0ced3\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$8cd5dbfed397174dd14c3a523c05c8235d261701\$lut for cells of type $lut.
Using template $paramod$ccd36059efa69b55ba9730d509932d18fd449096\$lut for cells of type $lut.
Using template $paramod$58984eea88c92c4ce8b2bfa4db414ee76edbecd5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$19f90501bd52325a19dc60dc7f17b499e396aa50\$lut for cells of type $lut.
Using template $paramod$69acacf5e680db60b8eb87cdc6d3be59a9f35e74\$lut for cells of type $lut.
Using template $paramod$27659935779dd49da1eafba020487a54f58ce3e1\$lut for cells of type $lut.
Using template $paramod$3cad5fca4d5a6da25599808ec97c530a3d61c464\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$4a0a105f6d7903d43ebd33d442b187f4cfd824c2\$lut for cells of type $lut.
Using template $paramod$62f7a14484d2076e6da2d84c013883b7c7f9b9f2\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$42cb0349e3f77be339713cbddbe363acee689313\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$15545beb2c10090838729a6224032f85ca3551f8\$lut for cells of type $lut.
Using template $paramod$278bd683847eac7727dff8003a1c1f2b20cfb7c6\$lut for cells of type $lut.
Using template $paramod$5b6c72bac29c010faac6ad76afbc1db035480586\$lut for cells of type $lut.
Using template $paramod$82465a09fa1fb625cf05c680e7f5642ba36c85a0\$lut for cells of type $lut.
Using template $paramod$ce3500c25da5392be033f9b6c2c6d3127327d026\$lut for cells of type $lut.
Using template $paramod$16985e1706243a019d93daf9cca618b30aa25f6c\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$0defb1586b24785b85905f661056d6b3d902c0c8\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$c225e12e3a5fb54c236437ee45dfa2712b52dbfc\$lut for cells of type $lut.
Using template $paramod$edd2f1533b6f140adac9cf1946bd6973ab6bfa15\$lut for cells of type $lut.
Using template $paramod$a173d4444b1c6cee09c7f3ed7ddf8f699262f62e\$lut for cells of type $lut.
Using template $paramod$76ebe1cd006d3c10b3bc01174f6f7a392df3a8e0\$lut for cells of type $lut.
Using template $paramod$7052c8d23b2ace5f35b867a535c52827c4ee18cf\$lut for cells of type $lut.
Using template $paramod$7bdf867338b2e675e10cc55c301b016be8403726\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$4a44634809a6dc13f3856a77f55ec1d1ba36a66d\$lut for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$f6bf820489967bf4d3fa2e0ca12b8b6072cd1ec2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$2032d236180759dcd6a3088bca0296ee3907bc9c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3956 debug messages>

6.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in Top.
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10637.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10637.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11197.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11068.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10637.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11068.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11068.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$11560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$10255$auto$blifparse.cc:525:parse_blif$10921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
Removed 0 unused cells and 3203 unused wires.

6.46. Executing AUTONAME pass.
Renamed 153056 objects in module Top (192 iterations).
<suppressed ~7834 debug messages>

6.47. Executing HIERARCHY pass (managing design hierarchy).

6.47.1. Analyzing design hierarchy..
Top module:  \Top

6.47.2. Analyzing design hierarchy..
Top module:  \Top
Removed 0 unused modules.

6.48. Printing statistics.

=== Top ===

   Number of wires:               3349
   Number of wire bits:           8758
   Number of public wires:        3349
   Number of public wire bits:    8758
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4622
     CCU2C                         261
     DP16KD                          8
     EHXPLLL                         1
     L6MUX21                       353
     LUT4                         2614
     MULT18X18D                      4
     PFUMX                         886
     TRELLIS_DPR16X4                32
     TRELLIS_FF                    463

6.49. Executing CHECK pass (checking for obvious problems).
Checking module Top...
Found and reported 0 problems.

6.50. Executing JSON backend.

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: 1fbfe79709, CPU: user 4.00s system 0.05s, MEM: 117.12 MB peak
Yosys 0.27+9 (git sha1 57fb1f51b, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent:
   25%     7 calls    1.268 sec techmap
   20%     1 calls    1.032 sec abc
   11%     1 calls    0.592 sec autoname
    8%    31 calls    0.450 sec opt_expr
    8%    21 calls    0.422 sec opt_clean
    5%    23 calls    0.256 sec read_verilog
    3%    13 calls    0.182 sec clean
    3%     1 calls    0.152 sec synth_ecp5
    2%    16 calls    0.118 sec opt_merge
    2%    12 calls    0.116 sec opt_dff
    1%     2 calls    0.099 sec write_json
    1%     2 calls    0.050 sec check
    0%     2 calls    0.041 sec hierarchy
    0%    12 calls    0.037 sec opt_muxtree
    0%    10 calls    0.026 sec opt_reduce
    0%     6 calls    0.021 sec opt
    0%     1 calls    0.021 sec memory_dff
    0%     1 calls    0.016 sec memory_libmap
    0%     1 calls    0.015 sec opt_mem_priority
    0%     1 calls    0.014 sec stat
    0%    10 calls    0.012 sec proc_dff
    0%     1 calls    0.012 sec share
    0%     1 calls    0.011 sec opt_lut_ins
    0%     1 calls    0.010 sec flatten
    0%    10 calls    0.008 sec proc_dlatch
    0%     1 calls    0.006 sec memory_share
    0%     1 calls    0.006 sec attrmvcp
    0%     1 calls    0.005 sec wreduce
    0%     1 calls    0.004 sec fsm_detect
    0%    10 calls    0.004 sec proc_mux
    0%     1 calls    0.002 sec peepopt
    0%     1 calls    0.002 sec fsm_extract
    0%     1 calls    0.002 sec alumacc
    0%     1 calls    0.002 sec dfflegalize
    0%    10 calls    0.002 sec proc_prune
    0%     1 calls    0.001 sec opt_mem_feedback
    0%     1 calls    0.001 sec deminout
    0%     1 calls    0.001 sec ecp5_gsr
    0%    10 calls    0.001 sec proc_rom
    0%    10 calls    0.001 sec proc_arst
    0%    10 calls    0.001 sec proc_init
    0%     1 calls    0.001 sec memory_collect
    0%     1 calls    0.000 sec tribuf
    0%    20 calls    0.000 sec proc_clean
    0%     1 calls    0.000 sec blackbox
    0%     1 calls    0.000 sec simplemap
    0%    10 calls    0.000 sec proc
    0%     1 calls    0.000 sec opt_mem
    0%     1 calls    0.000 sec memory_map
    0%     1 calls    0.000 sec opt_mem_widen
    0%     2 calls    0.000 sec fsm_opt
    0%    10 calls    0.000 sec proc_memwr
    0%     6 calls    0.000 sec read
    0%    10 calls    0.000 sec proc_rmdead
    0%     1 calls    0.000 sec memory
    0%     1 calls    0.000 sec memory_bmux2rom
    0%     1 calls    0.000 sec chtype
    0%     1 calls    0.000 sec fsm
    0%     1 calls    0.000 sec fsm_recode
    0%     1 calls    0.000 sec verilog_defines
    0%     1 calls    0.000 sec fsm_map
    0%     1 calls    0.000 sec fsm_info
