// Seed: 3519126731
module module_0 (
    input supply0 id_0,
    input wand id_1
);
  integer id_3;
  assign id_3 = 1;
  assign id_3 = {id_0 == 1 + id_1 & id_3, id_3};
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    input tri id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  always @(negedge 1) begin : LABEL_0
    id_1 = 1;
  end
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
