module top
#(parameter param91 = {{(~&(|(!(8'hba))))}, (((~(+(8'h9f))) ~^ ((~|(8'hbf)) || (~(8'ha2)))) * (({(8'hb6)} != ((8'hac) ? (8'ha0) : (8'hb4))) ? ((8'hbd) >> (^(7'h43))) : (((8'had) ? (8'hb7) : (8'hb8)) + ((8'had) && (8'hb1)))))})
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h30d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire0;
  input wire [(5'h12):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire signed [(5'h14):(1'h0)] wire4;
  wire [(4'ha):(1'h0)] wire19;
  wire [(5'h15):(1'h0)] wire20;
  wire [(2'h3):(1'h0)] wire21;
  wire signed [(5'h12):(1'h0)] wire22;
  wire signed [(3'h7):(1'h0)] wire23;
  wire [(3'h7):(1'h0)] wire69;
  reg [(5'h14):(1'h0)] reg90 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg89 = (1'h0);
  reg [(4'hc):(1'h0)] reg88 = (1'h0);
  reg [(4'hb):(1'h0)] reg87 = (1'h0);
  reg [(4'h8):(1'h0)] reg86 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg85 = (1'h0);
  reg [(5'h10):(1'h0)] reg84 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg83 = (1'h0);
  reg [(4'hf):(1'h0)] reg82 = (1'h0);
  reg [(3'h6):(1'h0)] reg81 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg80 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg79 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg78 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg77 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg76 = (1'h0);
  reg [(5'h15):(1'h0)] reg75 = (1'h0);
  reg [(4'hf):(1'h0)] reg74 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg73 = (1'h0);
  reg [(5'h13):(1'h0)] reg72 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg71 = (1'h0);
  reg [(4'hb):(1'h0)] reg5 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg7 = (1'h0);
  reg [(3'h4):(1'h0)] reg8 = (1'h0);
  reg [(4'hb):(1'h0)] reg9 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg10 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg11 = (1'h0);
  reg [(5'h11):(1'h0)] reg12 = (1'h0);
  reg [(5'h11):(1'h0)] reg13 = (1'h0);
  reg [(4'hf):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg15 = (1'h0);
  reg [(4'hc):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(4'he):(1'h0)] reg18 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg24 = (1'h0);
  reg [(5'h13):(1'h0)] reg25 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg28 = (1'h0);
  reg [(4'hc):(1'h0)] reg29 = (1'h0);
  reg [(5'h13):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg32 = (1'h0);
  reg [(5'h11):(1'h0)] reg33 = (1'h0);
  reg [(5'h12):(1'h0)] reg34 = (1'h0);
  reg [(5'h13):(1'h0)] reg35 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg37 = (1'h0);
  reg [(5'h10):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg39 = (1'h0);
  reg [(4'hc):(1'h0)] reg40 = (1'h0);
  reg [(4'h8):(1'h0)] reg41 = (1'h0);
  reg [(2'h3):(1'h0)] reg42 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg43 = (1'h0);
  assign y = {wire19,
                 wire20,
                 wire21,
                 wire22,
                 wire23,
                 wire69,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg5 <= ($signed((($signed(wire4) <<< (wire2 < wire2)) ?
              wire4 : (+((8'ha4) ? (8'hb6) : wire4)))) ?
          $unsigned($unsigned(wire0[(1'h1):(1'h0)])) : wire4[(4'hb):(3'h4)]);
      if (($unsigned((({wire3, wire4} - (wire3 <= wire3)) >= reg5)) ?
          wire2 : {($unsigned(wire0[(3'h7):(3'h5)]) & $unsigned($unsigned(wire2))),
              {((wire4 == (8'h9c)) ? $unsigned(reg5) : (|(8'haa))),
                  (^(wire3 ? wire3 : (8'hb7)))}}))
        begin
          reg6 <= (((!wire4[(3'h7):(3'h7)]) ?
                  {(+wire0)} : $signed(wire1[(3'h7):(1'h0)])) ?
              wire1 : $signed($unsigned((|reg5))));
          reg7 <= $signed($unsigned(($signed((wire3 ? reg6 : wire2)) ?
              ((~^wire2) < (wire3 >> wire4)) : $unsigned(((8'haa) == reg6)))));
        end
      else
        begin
          reg6 <= ({$unsigned($signed(wire0))} ?
              {(~((~|wire0) ? $signed(wire4) : $signed((8'ha4)))),
                  $signed(({wire3} == wire4))} : (-$unsigned(wire0[(4'h8):(1'h1)])));
          reg7 <= wire0;
          reg8 <= wire0[(3'h6):(2'h3)];
        end
      reg9 <= (8'ha7);
      if ($signed((+$signed({(wire0 >>> wire2)}))))
        begin
          reg10 <= ({$signed((~|(&wire3)))} ? wire3 : wire3[(1'h1):(1'h0)]);
          if (wire0[(3'h5):(1'h1)])
            begin
              reg11 <= wire2;
              reg12 <= ((^(8'hbe)) ?
                  ($signed($unsigned($signed(reg8))) + ({$unsigned(wire4),
                          (~|reg11)} ?
                      $unsigned(wire0) : wire3[(3'h4):(1'h0)])) : wire0);
            end
          else
            begin
              reg11 <= ({(!($unsigned(reg7) & (8'hbd)))} ?
                  (reg12[(3'h5):(3'h4)] & {($unsigned(reg6) ?
                          reg11[(1'h1):(1'h1)] : {wire2}),
                      (7'h40)}) : $signed({reg9[(3'h5):(3'h4)]}));
              reg12 <= ($unsigned(wire1[(2'h2):(2'h2)]) ?
                  reg12[(4'hf):(1'h0)] : $signed(reg7));
              reg13 <= ($unsigned(({(wire1 >= wire0)} ?
                      (wire4[(4'hd):(3'h6)] ?
                          {reg6} : (wire3 <<< (8'ha3))) : reg12[(3'h7):(3'h4)])) ?
                  (($unsigned((~&wire3)) == $unsigned({reg7})) <<< $unsigned($signed($unsigned(reg12)))) : (8'ha4));
              reg14 <= reg12;
            end
          if ((reg14 | (~&$unsigned($signed(wire0)))))
            begin
              reg15 <= (reg11 >>> ((((reg13 ^ reg11) - wire0[(3'h4):(1'h0)]) >> reg12) ?
                  $unsigned((~&$signed(reg14))) : {$signed($signed(reg13)),
                      $signed($signed(reg11))}));
              reg16 <= (~^$signed(wire1));
            end
          else
            begin
              reg15 <= $unsigned($unsigned(reg8[(1'h0):(1'h0)]));
            end
          reg17 <= ({(reg10[(4'h8):(4'h8)] ? (~&(reg8 > reg14)) : wire2),
              $unsigned(reg12[(4'hd):(4'hd)])} >= $signed(reg9));
        end
      else
        begin
          reg10 <= ($unsigned(reg14) ?
              $signed(reg8[(1'h0):(1'h0)]) : ($signed((~(8'ha0))) - $signed(((~&(8'hbc)) || $unsigned(wire0)))));
          reg11 <= $unsigned(reg13[(4'hb):(4'h8)]);
          reg12 <= ($signed((^~$unsigned((reg7 > reg9)))) ?
              $signed(reg14[(4'h8):(1'h1)]) : reg15[(1'h0):(1'h0)]);
          reg13 <= $signed(wire4);
        end
      reg18 <= ((((reg13[(2'h3):(1'h1)] ? (reg8 & wire2) : wire2) ?
                  $unsigned((reg7 - wire0)) : reg15) ?
              (^(((8'had) ? wire1 : reg16) ?
                  reg14 : (wire0 ? reg16 : (7'h40)))) : wire4[(5'h10):(4'hb)]) ?
          ($unsigned(($signed(wire2) ?
              (-(8'ha4)) : $signed(wire2))) - (^~((reg16 ?
              reg11 : reg7) >>> (reg5 ?
              wire3 : wire0)))) : $unsigned(($signed((~|(8'ha1))) ~^ (~^(wire2 ~^ reg14)))));
    end
  assign wire19 = ((({{wire3, (8'hba)}, (reg8 >>> wire4)} && $unsigned(reg12)) ?
                          reg16[(3'h6):(1'h0)] : $unsigned(((reg9 ~^ reg15) >>> {(8'hb7),
                              (8'ha5)}))) ?
                      $unsigned({(8'hba)}) : $signed(($unsigned((wire2 <<< reg5)) ?
                          {$unsigned(reg11),
                              (reg17 != reg12)} : $signed((wire0 ?
                              reg17 : wire4)))));
  assign wire20 = $unsigned(($signed({$signed(reg13), (~|reg18)}) ?
                      $unsigned(wire19[(4'h8):(4'h8)]) : $signed(($signed(reg13) * reg6[(3'h5):(3'h5)]))));
  assign wire21 = reg11[(2'h2):(2'h2)];
  assign wire22 = {(&wire3),
                      (^~($unsigned($unsigned(wire4)) != {reg10[(3'h7):(3'h7)]}))};
  assign wire23 = (^(+wire21));
  always
    @(posedge clk) begin
      if ($signed($unsigned(wire0[(3'h5):(2'h3)])))
        begin
          reg24 <= ($signed(((^$unsigned(reg10)) ?
                  $signed($signed((8'hbd))) : (8'hb9))) ?
              ({{$unsigned(reg15)}} ?
                  (~&(7'h43)) : (reg11 && ({reg13} < reg13))) : $signed(reg7));
          reg25 <= (((~|reg8) ?
              (^(~&(reg16 - wire2))) : $unsigned((((8'hbe) <<< wire2) > $unsigned((8'ha6))))) && ($signed((&$unsigned(reg11))) ?
              {$unsigned($unsigned(wire22)), reg18[(3'h6):(2'h3)]} : ((8'hb3) ?
                  $unsigned(wire0) : $signed((reg5 ? wire1 : wire0)))));
          reg26 <= wire3;
        end
      else
        begin
          reg24 <= {((reg26 ?
                  (wire20 ?
                      ((8'hae) ?
                          reg7 : reg13) : reg9) : (reg17[(1'h1):(1'h1)] ^~ (wire23 ~^ reg18))) > wire21[(2'h2):(1'h0)]),
              $unsigned((&wire3))};
        end
      if ((reg10[(1'h1):(1'h0)] < (8'had)))
        begin
          reg27 <= wire19;
          reg28 <= wire3[(2'h3):(2'h2)];
          reg29 <= (|(reg25[(1'h0):(1'h0)] ?
              $signed({reg6}) : ({{(8'hab)}} + wire19)));
        end
      else
        begin
          if (({(&(-(^~reg11)))} ?
              ((~^$unsigned((reg11 ? wire22 : reg25))) ?
                  reg9 : (($unsigned((8'h9f)) & reg16[(3'h4):(3'h4)]) - reg27)) : reg28[(4'hf):(4'ha)]))
            begin
              reg27 <= {(-$unsigned($signed((!(8'hb6)))))};
              reg28 <= wire0;
              reg29 <= $signed(wire1);
              reg30 <= wire19[(2'h3):(1'h1)];
            end
          else
            begin
              reg27 <= $unsigned({$signed((wire22 + $signed((8'hb5)))),
                  ((((8'ha9) & reg11) && reg26) >= wire1)});
              reg28 <= $signed(reg25);
            end
          reg31 <= {$unsigned((~|$signed((reg10 ? (8'h9c) : wire20))))};
          reg32 <= ((~|{$unsigned((~|wire23)), (&reg31)}) ?
              {{{reg31[(4'h8):(4'h8)]}},
                  $signed(reg30)} : (wire21[(1'h1):(1'h0)] ?
                  {(((8'hb6) <= wire2) <= $unsigned(wire2))} : (!wire21[(2'h2):(2'h2)])));
          reg33 <= wire22;
        end
      reg34 <= $signed((8'hac));
      if ($signed((~reg5)))
        begin
          if ({$unsigned((~&reg25[(4'hd):(3'h5)]))})
            begin
              reg35 <= ((((-(8'ha8)) ?
                          reg7[(4'ha):(1'h1)] : reg27[(5'h11):(3'h4)]) ?
                      $signed((&reg10[(3'h7):(1'h0)])) : $unsigned(((reg13 ?
                              reg28 : reg9) ?
                          ((8'hb9) != reg12) : (reg34 ? reg9 : reg7)))) ?
                  wire1[(3'h5):(1'h0)] : wire1[(2'h2):(2'h2)]);
              reg36 <= (reg25 ?
                  reg26 : ((wire1 ?
                      (^~$signed(reg33)) : $signed((reg35 << wire0))) << reg32[(4'hb):(3'h6)]));
              reg37 <= (-wire23);
              reg38 <= (|wire22);
            end
          else
            begin
              reg35 <= reg8[(1'h0):(1'h0)];
              reg36 <= $signed($signed((^wire23)));
              reg37 <= {(~&$unsigned(((-wire23) ?
                      (reg25 ? reg26 : wire2) : $unsigned(reg10)))),
                  (reg32[(3'h5):(2'h3)] ^~ ((8'haa) <<< (^(reg26 != reg38))))};
            end
          if (reg7[(1'h0):(1'h0)])
            begin
              reg39 <= reg15[(2'h2):(2'h2)];
              reg40 <= ((8'had) >>> reg35);
              reg41 <= $signed((+($unsigned((~^wire2)) ? {(8'ha9)} : (8'haa))));
            end
          else
            begin
              reg39 <= $signed((^~($signed((+reg24)) <<< $unsigned(reg7[(5'h15):(3'h5)]))));
              reg40 <= {{$unsigned(reg32[(4'h8):(4'h8)])}};
              reg41 <= (reg18 << ($unsigned($signed({reg13, wire22})) ?
                  (($signed(reg35) > reg31) > wire22[(4'h8):(2'h3)]) : $signed($signed(wire21))));
            end
        end
      else
        begin
          reg35 <= {$signed((!{$unsigned(wire2)})), reg10[(4'h9):(3'h5)]};
          if ((((reg15[(1'h1):(1'h0)] * ({reg25} ?
              $unsigned(reg39) : $signed((8'hb4)))) | $unsigned({$unsigned(reg37),
              wire21})) + ((reg25 ?
              $unsigned($signed(reg41)) : $unsigned((reg9 ?
                  reg30 : reg28))) <= reg6)))
            begin
              reg36 <= (8'ha0);
              reg37 <= reg13;
              reg38 <= reg9;
              reg39 <= ((~reg13) & (8'hb8));
              reg40 <= ($unsigned($unsigned((~(reg16 < reg38)))) ^~ reg34);
            end
          else
            begin
              reg36 <= $unsigned(wire23[(3'h4):(2'h3)]);
              reg37 <= (reg38 & (~reg34));
              reg38 <= wire3;
              reg39 <= reg8[(3'h4):(3'h4)];
            end
          reg41 <= ($signed($unsigned($signed((&reg33)))) ^~ (+$unsigned((!(-reg11)))));
          reg42 <= ($unsigned(reg6[(3'h5):(1'h1)]) - (~|{wire22[(4'ha):(1'h0)]}));
          reg43 <= (~&($signed((^~$unsigned(reg37))) ?
              $unsigned($unsigned($signed(wire20))) : $signed($unsigned((wire21 - reg13)))));
        end
    end
  module44 #() modinst70 (.y(wire69), .wire45(reg38), .wire46(wire20), .wire47(reg34), .clk(clk), .wire48(reg31));
  always
    @(posedge clk) begin
      if (reg36[(4'hd):(3'h6)])
        begin
          reg71 <= wire20;
          reg72 <= {(7'h43), $unsigned(wire3[(2'h2):(1'h0)])};
        end
      else
        begin
          reg71 <= {reg29};
          if (((reg14[(2'h2):(1'h1)] ?
              (!($unsigned(wire22) >= {reg27})) : reg33) < reg43[(4'hc):(4'h9)]))
            begin
              reg72 <= reg8[(1'h0):(1'h0)];
              reg73 <= (($unsigned((~reg15)) ?
                      {{reg12[(2'h3):(2'h3)]}} : $unsigned({(^reg15)})) ?
                  wire20 : $signed((!reg10[(2'h3):(1'h0)])));
              reg74 <= $signed((~&$unsigned(wire20)));
            end
          else
            begin
              reg72 <= reg34[(4'ha):(3'h6)];
              reg73 <= $signed((^~((-$unsigned((8'hbc))) ?
                  reg16[(3'h5):(2'h3)] : $unsigned($signed((8'hbb))))));
              reg74 <= {$signed(({(-reg12)} && (8'ha0)))};
              reg75 <= $unsigned(((reg73[(2'h3):(2'h3)] <<< {(+reg71),
                  reg10[(3'h7):(2'h3)]}) != {((|(8'ha9)) == (wire2 ?
                      reg29 : (8'hb4)))}));
              reg76 <= $signed($unsigned(($signed(reg34[(5'h12):(4'ha)]) ?
                  ((+reg16) ?
                      reg25 : ((8'hb5) != reg30)) : $unsigned($unsigned(wire3)))));
            end
        end
      reg77 <= reg28;
      if ($signed($unsigned(reg34)))
        begin
          reg78 <= (reg15[(1'h0):(1'h0)] ?
              (reg75[(3'h6):(1'h0)] ?
                  (reg15 >= {reg35, (wire2 != (8'ha3))}) : ($signed(reg41) ?
                      (!$unsigned(wire19)) : $signed((wire19 <<< (8'hb8))))) : (~&(^{((7'h44) - (7'h40)),
                  reg75})));
          if (((reg37 >> (8'hbe)) * (8'haa)))
            begin
              reg79 <= (~^((((reg13 ? (8'hae) : (8'hb2)) ?
                          reg25 : reg14[(2'h2):(1'h1)]) ?
                      wire0[(3'h6):(3'h6)] : reg37) ?
                  reg17 : $signed({{(8'ha9), reg9}})));
              reg80 <= reg16;
              reg81 <= $unsigned($unsigned(($signed(reg79[(4'hd):(4'hc)]) ?
                  reg7[(1'h1):(1'h0)] : (reg29[(4'h8):(4'h8)] ?
                      reg33[(1'h1):(1'h0)] : $signed(reg37)))));
              reg82 <= reg78[(3'h5):(2'h3)];
              reg83 <= reg71;
            end
          else
            begin
              reg79 <= reg36;
            end
          if (($signed((!(-reg35[(2'h2):(1'h0)]))) || $signed(wire1[(3'h6):(1'h1)])))
            begin
              reg84 <= ({$signed($unsigned(reg78[(2'h3):(2'h2)]))} + $signed((($signed((8'ha0)) ?
                  $signed(reg73) : wire4) ~^ ($unsigned(reg42) >= reg28[(1'h1):(1'h0)]))));
              reg85 <= reg35;
              reg86 <= (wire22[(3'h6):(1'h1)] ?
                  (reg30[(4'h8):(2'h2)] < reg30) : wire2[(4'h8):(3'h4)]);
              reg87 <= reg72;
              reg88 <= (^(^($signed(reg35[(1'h0):(1'h0)]) ?
                  ((reg85 ? reg40 : reg28) ? reg42 : (~reg5)) : reg80)));
            end
          else
            begin
              reg84 <= ((-(^~($unsigned(reg6) && $signed(reg38)))) ?
                  $signed(((^~(&(8'hab))) << ($signed((8'haf)) ?
                      $signed((8'hba)) : $unsigned(reg73)))) : reg15);
            end
          reg89 <= $unsigned($unsigned($signed($unsigned((reg75 || reg83)))));
          reg90 <= (reg29 - $signed($unsigned($signed(reg40[(3'h6):(3'h4)]))));
        end
      else
        begin
          reg78 <= reg16[(2'h3):(1'h0)];
          if ((($unsigned(reg39) && $signed($unsigned((reg80 << reg28)))) ?
              (7'h40) : $unsigned($signed($signed($signed(reg79))))))
            begin
              reg79 <= (~&reg24);
              reg80 <= $signed((reg33 != $unsigned((reg88 ?
                  (reg9 ? reg36 : wire4) : wire3))));
              reg81 <= $unsigned((((8'ha0) << $signed((reg5 - reg7))) ?
                  (~^$signed(reg84[(1'h0):(1'h0)])) : $unsigned($unsigned($signed(wire4)))));
              reg82 <= $unsigned(((8'haf) >>> reg13[(4'he):(3'h5)]));
              reg83 <= reg26[(1'h0):(1'h0)];
            end
          else
            begin
              reg79 <= ((8'hb3) <= $signed($signed(reg28)));
            end
        end
    end
endmodule

module module44
#(parameter param68 = ({((~|((8'h9d) ? (8'hb8) : (7'h40))) * ((!(8'ha5)) ? ((8'ha5) ~^ (8'hbc)) : {(8'haf)})), (~|(((8'ha3) <<< (8'haf)) ? ((8'ha7) ? (8'hb8) : (8'hb2)) : {(8'hab)}))} >= (((((8'hbf) ? (8'haa) : (8'ha7)) ^~ ((8'ha0) ? (8'hb4) : (8'hb1))) ? (&(~(8'hb0))) : {((8'h9e) != (8'ha9))}) >= (~|(^~((8'hb2) ? (8'hb1) : (7'h40)))))))
(y, clk, wire48, wire47, wire46, wire45);
  output wire [(32'h4a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire48;
  input wire signed [(5'h12):(1'h0)] wire47;
  input wire [(5'h15):(1'h0)] wire46;
  input wire [(4'hf):(1'h0)] wire45;
  wire signed [(2'h3):(1'h0)] wire67;
  wire signed [(5'h12):(1'h0)] wire66;
  wire [(3'h5):(1'h0)] wire65;
  wire [(5'h10):(1'h0)] wire64;
  wire [(5'h12):(1'h0)] wire62;
  wire [(4'hd):(1'h0)] wire49;
  assign y = {wire67, wire66, wire65, wire64, wire62, wire49, (1'h0)};
  assign wire49 = $unsigned(wire47[(5'h10):(4'hf)]);
  module50 #() modinst63 (.wire53(wire47), .wire51(wire45), .wire54(wire49), .wire52(wire48), .clk(clk), .y(wire62));
  assign wire64 = wire49[(3'h7):(3'h4)];
  assign wire65 = (~{(~|wire47),
                      ({((8'ha3) ? wire46 : wire49), wire64} ?
                          $signed($signed(wire64)) : ((~^wire46) ?
                              {wire46} : (wire49 ? (8'hbb) : wire46)))});
  assign wire66 = $signed($unsigned(wire65[(1'h0):(1'h0)]));
  assign wire67 = $signed((wire65 ?
                      (-$unsigned({(8'h9c), wire47})) : wire48[(1'h1):(1'h0)]));
endmodule

module module50
#(parameter param60 = (&(~&{(+(~(8'ha0))), ((8'haa) ^ (8'h9f))})), 
parameter param61 = {((^(((8'hbf) ? param60 : param60) & param60)) | param60), param60})
(y, clk, wire54, wire53, wire52, wire51);
  output wire [(32'h2d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire54;
  input wire [(3'h4):(1'h0)] wire53;
  input wire signed [(5'h14):(1'h0)] wire52;
  input wire signed [(3'h5):(1'h0)] wire51;
  wire signed [(4'hf):(1'h0)] wire59;
  wire signed [(4'hf):(1'h0)] wire58;
  wire signed [(2'h3):(1'h0)] wire57;
  wire signed [(2'h3):(1'h0)] wire56;
  wire [(4'h8):(1'h0)] wire55;
  assign y = {wire59, wire58, wire57, wire56, wire55, (1'h0)};
  assign wire55 = (wire54 + wire51);
  assign wire56 = ($signed(wire53[(1'h1):(1'h1)]) ?
                      $unsigned((((wire51 ?
                          wire55 : wire51) >= {wire52}) + ((^wire53) ?
                          (wire54 >= wire51) : (~(8'ha2))))) : (~&($unsigned((wire55 != wire53)) ?
                          (+(wire52 ?
                              wire52 : (7'h41))) : wire54[(3'h5):(1'h0)])));
  assign wire57 = $signed($signed(wire52));
  assign wire58 = $unsigned($signed((wire51[(3'h5):(1'h1)] ?
                      (~(wire56 ? wire57 : wire51)) : {(wire54 <= wire53)})));
  assign wire59 = wire53[(1'h1):(1'h1)];
endmodule
