#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 21:15:03 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v":1:7:1:10|Synthesizing module coms in library work.

@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v":138:22:138:39|Removing wire rx_data_ready_prev, as there is no assignment to it.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v":164:2:164:7|Pruning unused register rx_crc[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v":115:2:115:7|Pruning unused register tx_crc[15:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":16:8:16:13|Inout PIN_11 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":27:8:27:13|Inout PIN_22 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":28:8:28:13|Inout PIN_23 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":29:8:29:13|Inout PIN_24 is unused
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Initial value is not supported on state machine r_SM_Main
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 4 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Initial value is not supported on state machine r_SM_Main

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:15:03 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:15:03 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:15:03 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:15:04 2019

###########################################################]
Pre-mapping Report

# Sun Aug 25 21:15:04 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
@W: MF499 |Found issues with constraints. Please check report file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt.
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Adding property syn_insert_buffer, value "B4", to port CLK
Adding property syn_insert_buffer, value "B3", to port LED

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock        Clock                Clock
Clock      Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------
CLK        16.0 MHz      62.500        declared     default_clkgroup     326  
System     1.0 MHz       1000.000      system       system_clkgroup      0    
==============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Found Transition to recovery state 0 from every state
Encoding state machine r_SM_Main[4:0] (in view: work.uart_tx_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO222 |Using Safe Case FSMs technique,FSM error recovery to default state is enabled for r_SM_Main[4:0] 
Found Transition to recovery state 0 from every state
Encoding state machine r_SM_Main[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO222 |Using Safe Case FSMs technique,FSM error recovery to default state is enabled for r_SM_Main[4:0] 
Found Transition to recovery state 0 from every state
Encoding state machine r_SM_Main[4:0] (in view: work.uart_tx_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO222 |Using Safe Case FSMs technique,FSM error recovery to default state is enabled for r_SM_Main[4:0] 
None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 21:15:05 2019

###########################################################]
Map & Optimize Report

# Sun Aug 25 21:15:05 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK

@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx.r_Clock_Count[3:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx.r_Tx_Data[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance c0.rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance c0.rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance c0.rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance c0.rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance c0.rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance c0.rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx2.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx2.r_Clock_Count[3:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx2.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx2.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance c0.tx2.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v":115:2:115:7|Found counter in view:work.coms(verilog) instance data[15:0] 
Found Transition to recovery state 0 from every state
Encoding state machine r_SM_Main[4:0] (in view: work.uart_tx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO222 |Using Safe Case FSMs technique,FSM error recovery to default state is enabled for r_SM_Main[4:0] 
Found Transition to recovery state 0 from every state
Encoding state machine r_SM_Main[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO222 |Using Safe Case FSMs technique,FSM error recovery to default state is enabled for r_SM_Main[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance c0.tx.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance c0.tx2.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    47.76ns		 460 /       324
@W: FX723 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|Buffer type (SB_GB or SB_GB_IO) not specified for syn_insert_buffer on instance CLK_ibuf. 
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|SB_GB inserted on the net c0.rx_data_ready.
@N: FX1017 :|SB_GB inserted on the net c0.data_in_frame_0__0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net c0.data_out_0__1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 324 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               324        blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 160MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 160MB)

@N: MT615 |Found clock CLK with period 62.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 25 21:15:06 2019
#


Top view:               top
Requested Frequency:    16.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 38.752

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK                16.0 MHz      42.1 MHz      62.500        23.748        38.752     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK       CLK     |  62.500      38.752  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                  Arrival           
Instance                   Reference     Type        Pin     Net                     Time        Slack 
                           Clock                                                                       
-------------------------------------------------------------------------------------------------------
c0.data_in_frame_4_[7]     CLK           SB_DFFE     Q       data_in_frame_4_[7]     0.796       38.752
c0.data_in_frame_5_[0]     CLK           SB_DFFE     Q       data_in_frame_5_[0]     0.796       38.824
c0.data_in_frame_1_[3]     CLK           SB_DFFE     Q       data_in_frame_1_[3]     0.796       40.856
c0.data_in_frame_5_[7]     CLK           SB_DFFE     Q       data_in_frame_5_[7]     0.796       40.856
c0.data_in_frame_0_[7]     CLK           SB_DFFE     Q       data_in_frame_0_[7]     0.796       40.888
c0.data_in_frame_3_[0]     CLK           SB_DFFE     Q       data_in_frame_3_[0]     0.796       40.888
c0.data_in_frame_2_[3]     CLK           SB_DFFE     Q       data_in_frame_2_[3]     0.796       40.929
c0.data_in_frame_1_[0]     CLK           SB_DFFE     Q       data_in_frame_1_[0]     0.796       40.960
c0.data_in_frame_4_[3]     CLK           SB_DFFE     Q       data_in_frame_4_[3]     0.796       40.960
c0.data_in_frame_4_[6]     CLK           SB_DFFE     Q       data_in_frame_4_[6]     0.796       40.980
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference     Type         Pin     Net                               Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
c0.byte_transmit_counter2[7]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[7]     62.345       38.752
c0.byte_transmit_counter2[6]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[6]     62.345       38.952
c0.byte_transmit_counter2[5]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[5]     62.345       39.152
c0.byte_transmit_counter2[4]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[4]     62.345       39.352
c0.byte_transmit_counter2[3]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[3]     62.345       39.552
c0.byte_transmit_counter2[2]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[2]     62.345       39.752
c0.byte_transmit_counter2[1]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[1]     62.345       39.952
c0.byte_transmit_counter2[0]     CLK           SB_DFFSR     D       byte_transmit_counter2_RNO[0]     62.345       40.058
c0.tx2_transmit                  CLK           SB_DFF       D       tx2_transmit_RNO                  62.345       41.894
c0.wait_for_transmission         CLK           SB_DFFSS     D       wait_for_transmission_0           62.345       41.925
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      23.593
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     38.752

    Number of logic level(s):                17
    Starting point:                          c0.data_in_frame_4_[7] / Q
    Ending point:                            c0.byte_transmit_counter2[7] / D
    The start point is clocked by            CLK [rising] on pin C
    The end   point is clocked by            CLK [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
c0.data_in_frame_4_[7]                      SB_DFFE      Q        Out     0.796     0.796       -         
data_in_frame_4_[7]                         Net          -        -       1.599     -           3         
c0.d_4_RNIG6H4[39]                          SB_LUT4      I0       In      -         2.395       -         
c0.d_4_RNIG6H4[39]                          SB_LUT4      O        Out     0.661     3.056       -         
N_104                                       Net          -        -       1.371     -           3         
c0.d_4_RNIJ66B[11]                          SB_LUT4      I0       In      -         4.427       -         
c0.d_4_RNIJ66B[11]                          SB_LUT4      O        Out     0.661     5.089       -         
N_121                                       Net          -        -       1.371     -           2         
c0.d_4_RNITCL32[11]                         SB_LUT4      I0       In      -         6.460       -         
c0.d_4_RNITCL32[11]                         SB_LUT4      O        Out     0.661     7.121       -         
un1_data_in_6__7_0_a2_17_a2_4_3             Net          -        -       1.371     -           1         
c0.d_4_RNIV4MJ3[10]                         SB_LUT4      I3       In      -         8.492       -         
c0.d_4_RNIV4MJ3[10]                         SB_LUT4      O        Out     0.465     8.957       -         
N_136                                       Net          -        -       1.371     -           2         
c0.d_4_RNIK2SL3[14]                         SB_LUT4      I0       In      -         10.329      -         
c0.d_4_RNIK2SL3[14]                         SB_LUT4      O        Out     0.661     10.990      -         
un1_data_in_7__1_3                          Net          -        -       1.371     -           1         
c0.d_4_RNIGIT3F[14]                         SB_LUT4      I2       In      -         12.361      -         
c0.d_4_RNIGIT3F[14]                         SB_LUT4      O        Out     0.558     12.919      -         
m163_1                                      Net          -        -       1.371     -           1         
c0.d_4_RNI7JOT41[15]                        SB_LUT4      I1       In      -         14.290      -         
c0.d_4_RNI7JOT41[15]                        SB_LUT4      O        Out     0.589     14.879      -         
N_164_0                                     Net          -        -       1.371     -           3         
c0.tx2_transmit_RNIG45P61                   SB_LUT4      I0       In      -         16.250      -         
c0.tx2_transmit_RNIG45P61                   SB_LUT4      O        Out     0.661     16.912      -         
N_173_0                                     Net          -        -       1.371     -           2         
c0.tx2_active_RNIABU671                     SB_LUT4      I0       In      -         18.283      -         
c0.tx2_active_RNIABU671                     SB_LUT4      O        Out     0.661     18.944      -         
N_18                                        Net          -        -       0.905     -           2         
c0.un1_byte_transmit_counter2_1_cry_0_c     SB_CARRY     CI       In      -         19.849      -         
c0.un1_byte_transmit_counter2_1_cry_0_c     SB_CARRY     CO       Out     0.186     20.035      -         
un1_byte_transmit_counter2_1_cry_0          Net          -        -       0.014     -           2         
c0.un1_byte_transmit_counter2_1_cry_1_c     SB_CARRY     CI       In      -         20.049      -         
c0.un1_byte_transmit_counter2_1_cry_1_c     SB_CARRY     CO       Out     0.186     20.235      -         
un1_byte_transmit_counter2_1_cry_1          Net          -        -       0.014     -           2         
c0.un1_byte_transmit_counter2_1_cry_2_c     SB_CARRY     CI       In      -         20.249      -         
c0.un1_byte_transmit_counter2_1_cry_2_c     SB_CARRY     CO       Out     0.186     20.435      -         
un1_byte_transmit_counter2_1_cry_2          Net          -        -       0.014     -           2         
c0.un1_byte_transmit_counter2_1_cry_3_c     SB_CARRY     CI       In      -         20.449      -         
c0.un1_byte_transmit_counter2_1_cry_3_c     SB_CARRY     CO       Out     0.186     20.635      -         
un1_byte_transmit_counter2_1_cry_3          Net          -        -       0.014     -           2         
c0.un1_byte_transmit_counter2_1_cry_4_c     SB_CARRY     CI       In      -         20.649      -         
c0.un1_byte_transmit_counter2_1_cry_4_c     SB_CARRY     CO       Out     0.186     20.835      -         
un1_byte_transmit_counter2_1_cry_4          Net          -        -       0.014     -           2         
c0.un1_byte_transmit_counter2_1_cry_5_c     SB_CARRY     CI       In      -         20.849      -         
c0.un1_byte_transmit_counter2_1_cry_5_c     SB_CARRY     CO       Out     0.186     21.035      -         
un1_byte_transmit_counter2_1_cry_5          Net          -        -       0.014     -           2         
c0.un1_byte_transmit_counter2_1_cry_6_c     SB_CARRY     CI       In      -         21.049      -         
c0.un1_byte_transmit_counter2_1_cry_6_c     SB_CARRY     CO       Out     0.186     21.235      -         
un1_byte_transmit_counter2_1_cry_6          Net          -        -       0.386     -           1         
c0.byte_transmit_counter2_RNO[7]            SB_LUT4      I3       In      -         21.621      -         
c0.byte_transmit_counter2_RNO[7]            SB_LUT4      O        Out     0.465     22.086      -         
byte_transmit_counter2_RNO[7]               Net          -        -       1.507     -           1         
c0.byte_transmit_counter2[7]                SB_DFFSR     D        In      -         23.593      -         
==========================================================================================================
Total path delay (propagation time + setup) of 23.748 is 8.299(34.9%) logic and 15.449(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        76 uses
SB_DFF          97 uses
SB_DFFE         184 uses
SB_DFFSR        24 uses
SB_DFFSS        19 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         437 uses

I/O ports: 27
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   324 (4%)
Total load per clock:
   CLK: 1

@S |Mapping Summary:
Total  LUTs: 437 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 437 = 437 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 160MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 21:15:07 2019

###########################################################]
