

================================================================
== Synthesis Summary Report of 'crc24a'
================================================================
+ General Information: 
    * Date:           Mon Jun 19 16:50:01 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        a9crc
    * Solution:       solution_crc (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ crc24a                            |     -|  4.14|      136|  1.360e+03|         -|      137|     -|        no|     -|   -|  208 (~0%)|  1661 (~0%)|    -|
    | + crc24a_Pipeline_VITIS_LOOP_16_1  |     -|  6.08|       10|    100.000|         -|       10|     -|        no|     -|   -|   14 (~0%)|    48 (~0%)|    -|
    |  o VITIS_LOOP_16_1                 |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_34_2  |     -|  6.09|       26|    260.000|         -|       26|     -|        no|     -|   -|    8 (~0%)|    50 (~0%)|    -|
    |  o VITIS_LOOP_34_2                 |     -|  7.30|       24|    240.000|         1|        1|    24|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_41_3  |     -|  4.14|       10|    100.000|         -|       10|     -|        no|     -|   -|   38 (~0%)|   762 (~0%)|    -|
    |  o VITIS_LOOP_41_3                 |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_53_5  |     -|  5.80|       34|    340.000|         -|       34|     -|        no|     -|   -|    9 (~0%)|   235 (~0%)|    -|
    |  o VITIS_LOOP_53_5                 |     -|  7.30|       32|    320.000|         1|        1|    32|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_63_6  |     -|  5.31|       26|    260.000|         -|       26|     -|        no|     -|   -|   31 (~0%)|   213 (~0%)|    -|
    |  o VITIS_LOOP_63_6                 |     -|  7.30|       24|    240.000|         1|        1|    24|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_70_7  |     -|  6.06|       26|    260.000|         -|       26|     -|        no|     -|   -|   39 (~0%)|   211 (~0%)|    -|
    |  o VITIS_LOOP_70_7                 |     -|  7.30|       24|    240.000|         1|        1|    24|       yes|     -|   -|          -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| a         | both          | 8     | 1      | 1      |
| c         | both          | 8     | 1      | 1      |
| last      | off           | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| a        | in        | stream<ap_uint<8>, 0>& |
| c        | out       | stream<ap_uint<8>, 0>& |
| last     | out       | stream<ap_uint<1>, 0>& |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| a        | a            | interface |
| c        | c            | interface |
| last     | last         | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------+-----+--------+----------+-----+--------+---------+
| + crc24a                           | 0   |        |          |     |        |         |
|  + crc24a_Pipeline_VITIS_LOOP_16_1 | 0   |        |          |     |        |         |
|    j_2_fu_172_p2                   | -   |        | j_2      | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_34_2 | 0   |        |          |     |        |         |
|    add_ln34_fu_526_p2              | -   |        | add_ln34 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_41_3 | 0   |        |          |     |        |         |
|    add_ln41_fu_958_p2              | -   |        | add_ln41 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_53_5 | 0   |        |          |     |        |         |
|    add_ln55_fu_348_p2              | -   |        | add_ln55 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_63_6 | 0   |        |          |     |        |         |
|    add_ln63_fu_674_p2              | -   |        | add_ln63 | add | fabric | 0       |
|    add_ln65_fu_680_p2              | -   |        | add_ln65 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_70_7 | 0   |        |          |     |        |         |
|    add_ln70_fu_314_p2              | -   |        | add_ln70 | add | fabric | 0       |
+------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------+----------------------------------------+
| Type            | Options                                      | Location                               |
+-----------------+----------------------------------------------+----------------------------------------+
| interface       | mode=axis register_mode=both port=a register | ../codes/crc.cpp:4 in crc24a, a        |
| interface       | mode=axis register_mode=both port=c register | ../codes/crc.cpp:5 in crc24a, c        |
| interface       | mode=axis register_mode=off port=last        | ../codes/crc.cpp:6 in crc24a, last     |
| array_partition | dim=1 type=complete variable=crc             | ../codes/crc.cpp:12 in crc24a, crc     |
| pipeline        | II=1                                         | ../codes/crc.cpp:17 in crc24a          |
| array_partition | dim=1 type=complete variable=divisor         | ../codes/crc.cpp:30 in crc24a, divisor |
| pipeline        | II=1                                         | ../codes/crc.cpp:35 in crc24a          |
| pipeline        | II=1                                         | ../codes/crc.cpp:42 in crc24a          |
| unroll          |                                              | ../codes/crc.cpp:45 in crc24a          |
| pipeline        | II=1                                         | ../codes/crc.cpp:54 in crc24a          |
| array_partition | dim=1 type=complete variable=f               | ../codes/crc.cpp:62 in crc24a, f       |
| pipeline        | II=1                                         | ../codes/crc.cpp:64 in crc24a          |
| pipeline        | II=1                                         | ../codes/crc.cpp:71 in crc24a          |
+-----------------+----------------------------------------------+----------------------------------------+


