{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "wave"}, {"score": 0.003608732492631878, "phrase": "asynchronous_networks"}, {"score": 0.00334144503360907, "phrase": "multiprocessing_socs"}, {"score": 0.003154012038613403, "phrase": "higher_throughput"}, {"score": 0.002703869368554536, "phrase": "crosstalk_noise"}, {"score": 0.0024088451312725924, "phrase": "traditional_interconnect_structures"}], "paper_keywords": [""], "paper_abstract": "DWP, a new interconnect structure for asynchronous networks on chip in multiprocessing SoCS, yields higher throughput, consumes less power, suffers less from crosstalk noise, and requires less area than traditional interconnect structures. Its advantages stem from techniques including wave pipelining, double-data-rate transmission, interleaved lines, misaligned repeaters, and clock gating.", "paper_title": "DOUBLE-DATA-RATE, WAVE-PIPELINED INTERCONNECT FOR, ASYNCHRONOUS NOCS", "paper_id": "WOS:000266877200004"}