-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of cpu
--
-- Generated
--  by:  wig
--  on:  Fri Apr 25 14:04:07 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\nreset2.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: cpu-rtl-a.vhd,v 1.1 2004/04/06 10:50:35 wig Exp $
-- $Date: 2004/04/06 10:50:35 $
-- $Log: cpu-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 10:50:35  wig
-- Adding result/mde_tests
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.15 2003/04/01 14:28:00 wig Exp 
--
-- Generator: mix_0.pl /mix/0.1, wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of cpu
--
architecture rtl of cpu is 
	--
	-- Components
	--

	-- Generated Components


	--
	-- Nets
	--

		--
		-- Generated Signals
		--
			--
			-- End of Generated Signals
			--


	--Generated Constant Declarations


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings


end rtl;

--
--!End of Entity/ies
-- --------------------------------------------------------------
