Generated by Fabric Compiler ( version 2020.3-SP3.1 <build 67625> ) at Sun Mar 14 08:42:35 2021

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk_in_50m} [get_ports {ex_clk_50m}] -period {20} -waveform {0.000 10.000}
create_generated_clock -name {pclk} -source [get_ports {ex_clk_50m}] [get_pins {u_DDR3.u_pll_50_400.clkout1}] -master_clock [get_clocks {clk_in_50m}] -multiply_by {1}
create_generated_clock -name {axi_clk0} -source [get_ports {ex_clk_50m}] [get_pins {u_DDR3.u_pll_50_400.clkout2}] -master_clock [get_clocks {clk_in_50m}] -multiply_by {2}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock  -name {clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred}  -master_clock {clk_in_50m}  -source [get_ports {ex_clk_50m}]  -edges {1 2 3}  -edge_shift {0.000000 -5.000000 -10.000000}  [get_pins {u_DDR3/u_pll_50_400/u_pll_e1.CLKOUT3}]  -add
create_generated_clock  -name {clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -master_clock {clk_in_50m}  -source [get_ports {ex_clk_50m}]  -edges {1 2 3}  -edge_shift {0.000000 -9.000000 -18.000000}  [get_pins {u_DDR3/u_pll_50_400/u_pll_e1.CLKOUT0}]  -add
create_generated_clock  -name {clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred}  -master_clock {clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -source [get_pins {u_DDR3/u_pll_50_400/u_pll_e1.CLKOUT0}]  -edges {1 2 3}  -edge_shift {0.000000 1.000000 2.000000}  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut.CLKDIVOUT}]  -add
create_clock  -name {rx_clki_Inferred} -period {1000} -waveform { 0 500}  [get_ports {rx_clki}]  -add
create_clock  -name {system_internal_clock} -period {1000} -waveform { 0 500}  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.DQSI_DELAY}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.RCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.WCLK_DELAY}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.WCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut.RCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut.WCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.DQSI_DELAY}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.RCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.WCLK_DELAY}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.WCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut.RCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut.WCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut.RCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut.WCLK}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[0]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[1]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[2]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[3]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[4]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[3]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[4]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[5]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[6]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[7]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[10]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[11]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[12]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[27]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[28]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[29]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[32]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[33]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[34]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[35]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[36]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[2]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[9]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[17]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[18]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[19]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[20]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[21]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[22]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[23]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[24]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[25]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[31]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[37]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[40]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[41]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[42]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[43]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[44]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[45]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[46]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[47]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[48]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[49]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[51]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[52]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[55]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[56]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[57]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[58]}]  [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[59]}] 


Logical Constraint:
+-------------------------------------------------------------------+
| Object                           | Attribute     | Value         
+-------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1     | PAP_LOC       | PLL_82_71     
+-------------------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i2c0_sck               | inout         | A15     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| i2c0_sda               | inout         | B15     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[0]          | inout         | T8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[1]          | inout         | T6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[2]          | inout         | R6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[3]          | inout         | R9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[4]          | inout         | T9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[5]          | inout         | N4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[6]          | inout         | N5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[7]          | inout         | P6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[8]          | inout         | T4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[9]          | inout         | V9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[10]         | inout         | U9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[11]         | inout         | V7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[12]         | inout         | U7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[13]         | inout         | V6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[14]         | inout         | U6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[15]         | inout         | V5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[0]         | inout         | N6      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[1]         | inout         | U8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[0]        | inout         | N7      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[1]        | inout         | V8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| LED[0]                 | output        | U10     | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| LED[1]                 | output        | V10     | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| LED[2]                 | output        | U11     | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| LED[3]                 | output        | V11     | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| TX                     | output        | C10     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| l0_sgmii_clk_shft      | output        | H17     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[0]        | output        | M4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[1]        | output        | M3      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[2]        | output        | P2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[3]        | output        | P1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[4]        | output        | L5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[5]        | output        | M5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[6]        | output        | N2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[7]        | output        | N1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[8]        | output        | K4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[9]        | output        | M1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[10]       | output        | M6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[11]       | output        | L1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[12]       | output        | K2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[13]       | output        | K1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[14]       | output        | J2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[15]       | output        | J1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[0]          | output        | U2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[1]          | output        | U1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[2]          | output        | T2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_casn_ch0           | output        | T1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_cke_ch0            | output        | L4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_csn_ch0            | output        | R1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clk_w          | output        | U3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clkn_w         | output        | V3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[0]     | output        | R8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[1]     | output        | U5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out           | output        | P8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out_h         | output        | U4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_odt_ch0            | output        | V2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rasn_ch0           | output        | R2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rstn_ch0           | output        | M2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_wen_ch0            | output        | V1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_rst_n              | output        | J17     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 8         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_tx_en              | output        | G18     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 8         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_txd0               | output        | G17     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 8         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_txd1               | output        | F18     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 8         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_txd2               | output        | F17     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 8         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_txd3               | output        | G16     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 8         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| spi0_clk               | output        | C9      | 3.3       | LVCMOS33       | NONE           |          | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| spi0_cs                | output        | B8      | 3.3       | LVCMOS33       | PULLUP         |          | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| spi0_mosi              | output        | B4      | 3.3       | LVCMOS33       | PULLUP         |          | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| RX                     | input         | A12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| ex_clk_50m             | input         | B5      | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| gpio_in0               | input         | P17     | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| gpio_in1               | input         | L12     | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_in            | input         | P7      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_in_h          | input         | V4      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_rx_dv              | input         | L16     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_rxd0               | input         | M16     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_rxd1               | input         | M18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_rxd2               | input         | K18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| phy_rxd3               | input         | K17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rst_key                | input         | V12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rx_clki                | input         | H18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| spi0_miso              | input         | A4      | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                  | Clk_Inst_Name     | Net_Name        | Fanout     
+------------------------------------------------------------------------------------------------------------+
| CLKOUT3             | u_DDR3/u_pll_50_400/u_pll_e1     | clkbufg_0         | ntclkbufg_0     | 1          
| CLKOUT1             | u_DDR3/u_pll_50_400/u_pll_e1     | clkbufg_1         | ntclkbufg_1     | 179        
| CLKOUT2             | u_DDR3/u_pll_50_400/u_pll_e1     | clkbufg_2         | ntclkbufg_2     | 4117       
+------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                   | Rst_Source_Inst                                                            | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| N78_0                                                                      | N78_0                                                                      | 56         
| N63                                                                        | N63                                                                        | 11         
| N63_0                                                                      | N63_0                                                                      | 3673       
| u_rst_gen/N3                                                               | u_rst_gen/N3                                                               | 6          
| u_rst_gen/N7                                                               | u_rst_gen/N7                                                               | 4          
| N78                                                                        | N78                                                                        | 1          
| _$$_GND_$$_                                                                | _$$_GND_$$_                                                                | 24         
| N63_1                                                                      | N63_1                                                                      | 14         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0                         | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0                         | 137        
| u_DDR3/u_ipsl_hmic_h_phy_top/srb_rst_dll                                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll               | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_rst_dll                       | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                         | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [0]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                         | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [1]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                         | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [2]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                         | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [3]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                         | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [4]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                         | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rstn                                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [3]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[3].inv_dut               | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [4]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[4].inv_dut               | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [5]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[5].inv_dut               | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [6]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[6].inv_dut               | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [7]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[7].inv_dut               | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [10]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[10].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [11]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[11].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [12]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[12].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [27]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[27].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [28]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[28].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [29]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[29].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [32]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[32].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [33]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[33].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [34]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[34].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [35]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[35].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [36]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[36].inv_dut              | 2          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [2]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[2].inv_dut               | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [9]                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[9].inv_dut               | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [17]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[17].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [18]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[18].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [19]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[19].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [20]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[20].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [21]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[21].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [22]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[22].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [23]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[23].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [24]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[24].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [25]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[25].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [31]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[31].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [37]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[37].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [40]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[40].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [41]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[41].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [42]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[42].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [43]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[43].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [44]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[44].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [45]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[45].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [46]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[46].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [47]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[47].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [48]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[48].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [49]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[49].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [51]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[51].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [52]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[52].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [55]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[55].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [56]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[56].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [57]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[57].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [58]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[58].inv_dut              | 1          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [59]                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[59].inv_dut              | 1          
| SYSRESETn                                                                  | u_rst_gen/sysreset_st_3                                                    | 5          
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N109     | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N109     | 8          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst                                     | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1                 | 123        
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0        | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0        | 10         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn                        | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1                | 219        
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc                        | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1                | 86         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn                        | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1                | 180        
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtmc                        | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N32_1                | 18         
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                      | CE_Source_Inst                                                                                                                                | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_rst_gen/N7                                                                                                                                  | u_rst_gen/N7                                                                                                                                  | 6          
| mem_cs[0]                                                                                                                                     | u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/N15_2                                                                                     | 1          
| _$$_VCC_$$_                                                                                                                                   | _$$_VCC_$$_                                                                                                                                   | 51         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/data_valid                                                                            | u_integration_kit_dbg/N6_4                                                                                                                    | 4          
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N46                                                                                   | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N46                                                                                   | 32         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N40                                                                                   | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N40                                                                                   | 32         
| u_integration_kit_dbg/N244 [0]                                                                                                                | u_integration_kit_dbg/N3_3                                                                                                                    | 8          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/rd_req                                                                  | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N3_1                                                                    | 16         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N376                                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N376                                                                    | 5          
| HREADY                                                                                                                                        | u_integration_kit_dbg/u_ahb_mux/N78_1_9                                                                                                       | 9          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N19                                                                     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N19                                                                     | 10         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N13                                                                     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N13                                                                     | 6          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N31                                                                     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N31                                                                     | 32         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N25                                                                     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N25                                                                     | 32         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N50                                                                     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N50_2                                                                   | 16         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/data_valid                                                                            | u_integration_kit_dbg/N9_4                                                                                                                    | 32         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N88                                                                                   | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N88                                                                                   | 32         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N447                                                                                  | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N447                                                                                  | 32         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N543                                                                                  | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N543                                                                                  | 32         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N343                                                                                  | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N343                                                                                  | 32         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110                                                                                          | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110_5                                                                                        | 5          
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3                                                                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3_mux3_4                                                                                     | 5          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77                                                                                     | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8                                                                                   | 4          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N236                                                                                         | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N236_1_6                                                                                     | 8          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N226                                                                                         | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N226_16                                                                                      | 11         
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N395 [0]                                                                                    | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N385                                                                                        | 4          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N355                                                                                        | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N355_3                                                                                      | 16         
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N358                                                                                        | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N358_1                                                                                      | 8          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N374                                                                                        | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N374                                                                                        | 8          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N403                                                                                        | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N403                                                                                        | 4          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368                                                                                        | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368                                                                                        | 8          
| u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_pos                                                                              | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N272                                                                                        | 8          
| u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/N52_1                                                                      | u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/N52_1                                                                      | 6          
| u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/N0_1                                                                       | u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/N0_1                                                                       | 6          
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/data_req                                                                              | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N6_4                                                                                  | 34         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N668                                                                        | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N73_1                                                                       | 32         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N859                                                                        | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N859_1                                                                      | 10         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847                                                                        | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847_1_3                                                                    | 10         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N852                                                                        | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N489_2                                                                      | 16         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N661                                                                        | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N626                                                                        | 19         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N486                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N486_6                                                  | 32         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N502                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N486_2                                                  | 24         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N524                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N524_3                                                  | 32         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N550                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N550                                                    | 4          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N428                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N428                                                    | 32         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N571                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N571                                                    | 32         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N553                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N553                                                    | 16         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N555                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N337_1                                                  | 5          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N226                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N226                                                    | 21         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N560                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N560_4                                                  | 4          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N360                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N360                                                    | 16         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N361                                                    | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N361                                                    | 16         
| u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/N196                                                                             | u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/N196                                                                             | 8          
| u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/N207                                                                             | u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/N207                                                                             | 8          
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_req                                                                               | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N18_4                                                                                 | 30         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_val                                                                              | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N50_1                                                                                 | 128        
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N22                                                                         | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N22                                                                         | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N47                                                                           | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N47                                                                           | 16         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N163                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N163_1_1                                                                      | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N142                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N142                                                                          | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N138                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N138                                                                          | 16         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N145                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N145_2                                                                        | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N2                                                                           | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N7                                                                            | 10         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N4                                                                           | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N126                                                                          | 8          
| _N19564                                                                                                                                       | u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N394_2                                                                                      | 13         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N334                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N327_1                                                                        | 5          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N314                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N312_2inv                                                                     | 6          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_enable                                                                   | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N237                                                                          | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N347                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N347_1                                                                        | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N332                                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N332                                                                          | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_enable                                                               | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N1                                                                        | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/write_enable00                                                            | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N7                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N22                                                                       | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N22                                                                       | 32         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/write_enable08                                                            | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N13                                                                       | 32         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_enable                                                               | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N1                                                                        | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/write_enable00                                                            | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N7                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N22                                                                       | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N22                                                                       | 32         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/write_enable08                                                            | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N13                                                                       | 32         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_enable                                                                 | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N1                                                                          | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N175                                                                        | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N156                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N161                                                                        | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N161                                                                        | 16         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/write_enable10                                                              | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N19                                                                         | 20         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/write_enable08                                                              | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N13                                                                         | 7          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rxbuf_sample                                                                | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N336                                                                        | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/write_enable00                                                              | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N7                                                                          | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state_inc                                                                | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N330_1                                                                      | 7          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state_update                                                             | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N384                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/update_rx_tick_cnt                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N325                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/BAUDTICK                                                                    | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick                                                               | 7          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N282                                                                        | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N282                                                                        | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state_update                                                             | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N264_3                                                                      | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_enable                                                                 | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N1                                                                          | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N175                                                                        | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N156                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N161                                                                        | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N161                                                                        | 16         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/write_enable10                                                              | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N19                                                                         | 20         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/write_enable08                                                              | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N13                                                                         | 7          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxbuf_sample                                                                | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N336                                                                        | 8          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state_inc                                                                | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N330_1                                                                      | 7          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state_update                                                             | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N384                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/update_rx_tick_cnt                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N325                                                                        | 4          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/BAUDTICK                                                                    | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_tick                                                               | 7          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state_update                                                             | u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N264_3                                                                      | 4          
| u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/_N12                                                                                       | u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/N1_1                                                                                       | 15         
| u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/_N23                                                                                       | u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/N116_1                                                                                     | 32         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/lmac1                                                                             | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/N5_2                                                                              | 17         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/lmac2                                                                             | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/N13_2                                                                             | 32         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/lmac3                                                                             | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/N21_2_4                                                                           | 16         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_o                                                                               | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N388_1                                                                               | 11         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N359                                                                                 | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N116                                                                                 | 5          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N386                                                                                 | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N386                                                                                 | 11         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N374                                                                                 | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpsf                                                               | 11         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N357                                                                                 | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/N357_1_4                                                                             | 5          
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383                                                                         | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383                                                                         | 7          
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N77                                                          | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N60_4                                                        | 68         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hwdata_en                                                    | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N47_14                                                       | 32         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/N156                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/N156_12                                                       | 9          
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/N142                                                          | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/N142                                                          | 11         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N67                                                  | u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N67                                                  | 34         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/_N3                                                  | u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N24                                                  | 32         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lhfdp                                                                                   | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N29_2                                                                                   | 18         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lmac2                                                                                   | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N13_2_3                                                                                 | 11         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lmac1                                                                                   | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N5                                                                                      | 10         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lipg                                                                                    | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N21_2                                                                                   | 16         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lmaxf                                                                                   | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N37_2_4                                                                                 | 16         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ltest                                                                                   | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N45_2_3                                                                                 | 4          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lsa0                                                                                    | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N105_2                                                                                  | 32         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lsa1                                                                                    | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/N113_2                                                                                  | 16         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex                                         | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N40                                                  | 53         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec                                    | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N43                                                  | 71         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_rdy                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N176                                                         | 140        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de                                         | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N42                                                  | 50         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N87                                                  | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N87                                                  | 17         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N93                                                  | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N93                                                  | 17         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N889                                                 | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N889                                                 | 32         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N244                                                   | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N244                                                   | 32         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N248                                                   | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N248                                                   | 32         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_z_ex                                                 | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N462                                                 | 4          
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_pc                                                   | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N54_6                                                | 31         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/buf_wr_en                                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N3                                                  | 16         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/_N4                                                | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/sys_hndlr_pri2_wr_en_1                             | 4          
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count_en                                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/N107                                               | 24         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/_N2                                                | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload_en_1                                    | 24         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/N218                                           | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/N218                                           | 19         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/N25                                            | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/N25                                            | 6          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N480                                                               | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N480_5                                                             | 8          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N475                                                               | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N475_2                                                             | 8          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N470                                                               | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N470                                                               | 8          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N465                                                               | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N465_4                                                             | 8          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N460                                                               | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N460                                                               | 8          
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449                                                               | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N449_2                                                             | 8          
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr                                  | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/N286_3                                       | 10         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/nvic_excpt_pend                                                    | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/N44                                                  | 5          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N312_1                                                  | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N312_1                                                  | 9          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N0_1     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N0_1     | 13         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/N157        | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N218_10                                                 | 4          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_rx_temp                                           | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N245                                                    | 4          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/N9_1     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/N9_1     | 13         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/N0_1     | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/N0_1     | 9          
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_tx                                                | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_tx                                                | 4          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                            | Driver                                                                                                            | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_2                                                                                                         | clkbufg_2                                                                                                         | 4117       
| rx_clki_clkbufg                                                                                                     | u_GTP_CLKBUFG                                                                                                     | 474        
| u_integration_kit_dbg/axi_cs [1]                                                                                    | u_integration_kit_dbg/axi_cs[1]                                                                                   | 228        
| u_integration_kit_dbg/axi_cs [2]                                                                                    | u_integration_kit_dbg/axi_cs[2]                                                                                   | 228        
| u_integration_kit_dbg/axi_cs [0]                                                                                    | u_integration_kit_dbg/axi_cs[0]                                                                                   | 228        
| ntclkbufg_1                                                                                                         | clkbufg_1                                                                                                         | 179        
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/dram_rd_val                                                 | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N68_1                                                     | 161        
| u_integration_kit_dbg/u_apb_subsystem/PADDR [2]                                                                     | u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/addr_reg[0]                                                    | 134        
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N210                                                        | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N210                                                      | 129        
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N207                                                        | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N207                                                      | 129        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [12]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]             | 124        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [15]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[15]             | 124        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/hold_reg2_mask                    | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex     | 117        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [14]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[14]             | 110        
| PADDR[4]                                                                                                            | u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/addr_reg[2]                                                    | 109        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [11]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[11]             | 106        
| wdata[0]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[0]                        | 102        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first32_ex                 | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first32_ex               | 102        
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/haddr_q [3]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]              | 88         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/speed                                                                 | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/speed[1]                                                    | 86         
| u_integration_kit_dbg/PADDR [3]                                                                                     | u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/addr_reg[1]                                                    | 84         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/ahb_rd_en                         | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en               | 83         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [10]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[10]             | 75         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/haddr_q [5]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[5]              | 70         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N432                                              | u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N402                                              | 68         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/invalid                                                     | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N21                                                       | 67         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [7]               | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[7]              | 67         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [13]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[13]             | 66         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/biu_addr_mux_ctl_ex [2]           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N908                     | 66         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/haddr_q [2]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[2]              | 65         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/invert_b_ex                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/invert_b_ex              | 65         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N92               | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[9]              | 65         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [2]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]               | 65         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [0]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[0]               | 65         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [3]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[3]               | 65         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [8]               | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[8]              | 64         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/w_enable_ex                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N440_5                   | 64         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [1]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[1]               | 64         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wdata_mux_ctl_ex [0]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[0]      | 61         
| wdata[1]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[1]                        | 61         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wdata_mux_ctl_ex [1]              | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[1]      | 61         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/haddr_q [4]                       | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[4]              | 60         
| wdata[2]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[2]                        | 60         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_ppb                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_ppb                         | 60         
| wdata[3]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[3]                        | 59         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [6]               | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[6]              | 55         
| PADDR[5]                                                                                                            | u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/addr_reg[3]                                                    | 54         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/ahb_wr_en                         | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en               | 54         
| wdata[4]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[4]                        | 53         
| u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control [0]                              | u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[0]                             | 52         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush                                                       | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N26                                                       | 51         
| wdata[6]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[6]                        | 51         
| wdata[5]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[5]                        | 51         
| wdata[7]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[7]                        | 49         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/use_imm_ex                        | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_imm_ex               | 49         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [6]                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]                                           | 48         
| u_integration_kit_dbg/u_apb_subsystem/_N7567_inv                                                                    | u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_word_7inv                            | 48         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [2]                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]                                           | 47         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val3                                         | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val3                                       | 47         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]                                           | 47         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rcct [0]                                 | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rcct[0]                                | 47         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N138                               | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N138                             | 46         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val1                                         | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val1                                       | 45         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val2                                         | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val2                                       | 45         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]                                           | 45         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val0                                         | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val0                                       | 45         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]                                           | 45         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]                                           | 44         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]                                            | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]                                           | 44         
| PWRITE                                                                                                              | u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/wr_reg                                                         | 44         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxbe                                    | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxbe                                  | 43         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N42                        | u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N42_4                    | 42         
| wdata[15]                                                                                                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[15]                       | 42         
| u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/jam                                      | u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/jam                                    | 42         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg     | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg                   | 42         
| wdata[14]                                                                                                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[14]                       | 41         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/rf1_mux_ctl_ex [1]                | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex[1]        | 41         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/biu_addr_mux_ctl_ex [0]           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex          | 40         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly [3]                                  | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[3]                                 | 40         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly [2]                                  | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[2]                                 | 40         
| u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19685                                                             | u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5                                           | 40         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [1]               | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[1]              | 40         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/biu_addr_mux_ctl_ex [1]           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/biu_write                | 40         
| wdata[13]                                                                                                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[13]                       | 39         
| u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/i2c_al                                              | u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/al                 | 39         
| wdata[12]                                                                                                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[12]                       | 39         
| u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/iop_byte_strobe [1]                                    | u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/N16                                                  | 39         
| u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/iop_byte_strobe [0]                                    | u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/N8                                                   | 39         
| u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [2]               | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[2]              | 38         
| u_integration_kit_dbg/u_apb_subsystem/watchdog_psel                                                                 | u_integration_kit_dbg/u_apb_subsystem/u_apb_slave_mux/N22                                                         | 38         
| wdata[8]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[8]                        | 38         
| wdata[9]                                                                                                            | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[9]                        | 37         
| wdata[10]                                                                                                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[10]                       | 37         
| wdata[11]                                                                                                           | u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[11]                       | 37         
| u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N32                                              | u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2                                 | 37         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/N39                                                         | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/invalid0                                                  | 36         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/invalid_done                                                | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/invalid_done0                                   | 36         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]                                           | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]                                 | 36         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]                                           | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]                                 | 36         
| u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]                                           | u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]                                 | 36         
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 3.390625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 3        | 30            | 10                  
| IOCKDLY               | 1        | 24            | 5                   
| FF                    | 4591     | 26304         | 18                  
| LUT                   | 7573     | 17536         | 44                  
| Distributed RAM       | 96       | 4440          | 3                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 21       | 48            | 44                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 83       | 240           | 35                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 4        | 20            | 20                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                        | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| m1_soc_top                                              | 7573     | 4591     | 96                  | 3       | 21      | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 83     | 1           | 1           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 4        
| + u_rst_gen                                             | 11       | 10       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_integration_kit_dbg                                 | 5852     | 3492     | 96                  | 3       | 19      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_CortexM1Integration.u_cm1_integration           | 2221     | 1022     | 64                  | 3       | 4       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cortexm1                                        | 2221     | 1022     | 64                  | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_core                                          | 1618     | 682      | 64                  | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fetch                                       | 36       | 19       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ctrl                                        | 797      | 376      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_decode                                    | 288      | 14       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_excpt                                     | 116      | 73       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dp                                          | 785      | 287      | 64                  | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r_bank                                    | 72       | 8        | 64                  | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_alu_dec                                   | 45       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mul_shft                                  | 159      | 136      | 0                   | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_shft                                    | 151      | 40       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_mul                                     | 8        | 96       | 0                   | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mem_ctl                                   | 30       | 6        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf0_mux                                   | 32       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf1_mux                                   | 25       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_nvic                                          | 364      | 180      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb                                         | 212      | 93       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb_os                                      | 81       | 57       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_tree                                        | 54       | 24       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl0                                  | 15       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_num1                                  | 4        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl2                                  | 13       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_main                                        | 17       | 6        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ahb                                           | 239      | 160      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_itcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_dtcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_gpio_0.u_ahb_gpio_0                         | 199      | 109      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_gpio                                     | 2        | 7        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_iop_gpio                                        | 197      | 102      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_mem_0.u_cmsdk_ahb_mem                       | 4        | 5        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_icache.u_cmsdk_ahb_icache                   | 439      | 532      | 32                  | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_I_Cache                                         | 217      | 173      | 32                  | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG0                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG1                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS0                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS1                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_dcache.u_cmsdk_ahb_dcache                   | 738      | 443      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_D_Cache                                         | 507      | 176      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_TAG                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM0                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM1                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM2                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM3                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac     | 708      | 596      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Ethernet_DMAC                                   | 541      | 374      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_TX_FIFO                                       | 57       | 44       | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_RING                                       | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_FIFO                                       | 96       | 53       | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_def_slave                                     | 2        | 2        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_apb_subsystem                                     | 1205     | 772      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_apb                                      | 39       | 51       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_apb_slave_mux                                   | 109      | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_0.u_apb_timer_0                     | 138      | 77       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_1.u_apb_timer_1                     | 125      | 77       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_watchdog.u_apb_watchdog                   | 176      | 114      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_apb_watchdog_frc                              | 112      | 78       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_0.u_apb_uart_0                       | 148      | 116      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_1.u_apb_uart_1                       | 128      | 99       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_spi_0.u_apb_spi_0                         | 108      | 79       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_i2c_0.u_apb_i2c_0                         | 234      | 159      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + byte_controller                                 | 183      | 98       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + bit_controller                                | 131      | 73       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_decoder                                       | 1        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_mux                                           | 107      | 8        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TEST_RAM                                            | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3                                                | 412      | 177      | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TSMAC_FIFO_RXCKLI                                   | 51       | 50       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tsmac_phy                                           | 1177     | 836      | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 5      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_rgmii_gmii_convert_v1_0                 | 2        | 14       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 5      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_gmii_to_rgmii_v1_0                    | 1        | 10       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 5      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rgmii_to_gmii_v1_0                    | 1        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_core_v1_1                               | 1175     | 822      | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rx_sm_v1_1                            | 92       | 121      | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + I_tsmac_data_ram_v1_1                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_modify_v1_0                       | 2        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_port_v1_0                         | 4        | 65       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pe_mcxmac                                       | 1077     | 636      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pe_mcxmac_core_1                                | 1059     | 503      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petmc_top_1                                   | 8        | 18       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petfn_top_1                                   | 442      | 180      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 55       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + perfn_top_1                                   | 450      | 219      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 64       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + permc_top_1                                   | 159      | 86       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pehst_1                                         | 8        | 123      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pecar_1                                         | 10       | 10       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                            
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/synthesize/m1_soc_top_syn.adf     
| Output     | C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/device_map/m1_soc_top_map.adf     
|            | C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/device_map/m1_soc_top_dmr.prt     
|            | C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/device_map/m1_soc_top.dmr         
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map -detail -devmap_remove_dups 1 
Peak memory: 323,768,320 bytes
Total CPU  time to dev_map completion : 36.438 sec
Total real time to dev_map completion : 40.000 sec
