# DSPLLA Register Script - Plan3
#
# Base Project: Si5347-RevD-Project.slabtimeproj
# Part: Si5347
# Design ID: <none>
# Inputs Vary Between Plans: Yes
# Created By: CBProFOTF1 v2.26.7 [2018-08-30]
# Timestamp: 2018-08-30 12:05:24 GMT-05:00
#
# IN0:  10.5025423728813559... MHz [ 10 + 593/1180 MHz ]
#       on DSPLL A
# IN1:  10.5025423728813559... MHz [ 10 + 593/1180 MHz ]
#       on DSPLL A
# OUT0: 168.041015625 MHz
# OUT1: 672.1640625 MHz
# 
# Fpfd = 1.7504237288135593... MHz [ 1 + 1771/2360 MHz ]
# Fdco = 1.344328125 GHz [ 1 + 22037/64000 GHz ]
# 
# P0 = 6/1
# P1 = 6/1
# MA = 768.0015432098765432... [ 768 + 1/648 ]
# N0 = 10.5152899334007461... [ 10 + 14778/28679 ]
# R0 = 8
# R1 = 2
# 
# Nominal Bandwidth:
#   Desired: 80.000 Hz
#   Actual:  72.816 Hz
#   Coefficients:
#      BW0:  15
#      BW1:  29
#      BW2:  13
#      BW3:  12
#      BW4:  3
#      BW5:  63
# Fastlock Bandwidth:
#   Desired: 1.000 kHz
#   Actual:  1.167 kHz
#   Coefficients:
#      BW0:  19
#      BW1:  40
#      BW2:  9
#      BW3:  8
#      BW4:  3
#      BW5:  63
# Holdover Bandwidth:
#    N/A (Ramped Exit from Holdover)
# 
# LOL:
#    Set Threshold:   10 ppm
#    Clear Threshold: 1 ppm
# 
# Precision OOF:
# 
# Input  Enable   Assert Threshold  De-Assert Threshold
# -----  -------  ----------------  -------------------
# IN0    Enabled  100.0000 ppm      98.0000 ppm        
# IN1    Enabled  100.0000 ppm      98.0000 ppm        
# 
# Fast OOF:
# 
# Input  Enable   Assert Threshold  De-Assert Threshold
# -----  -------  ----------------  -------------------
# IN0    Enabled  4000 ppm          3000 ppm           
# IN1    Enabled  4000 ppm          3000 ppm           
# 
Address,Value,Mask
# If mask is 0xFF, no read-modify-write is required. Otherwise, 
# read register value and write to device Read&~Mask + Value&Mask
# Configuration Preamble
0x010C,0x00,0xFF
0x0116,0x00,0xFF
0x0B3C,0x00,0xFF
0x0B3D,0x00,0xFF
0x042C,0x86,0xFF
0x0436,0x00,0xFF
0x002C,0x0C,0xFF
0x003F,0xCC,0xFF
0x0092,0x0E,0xFF
0x009A,0x0E,0xFF
# Write Configuration
0x002E,0x41,0xFF
0x0030,0x41,0xFF
0x0036,0x41,0xFF
0x0038,0x41,0xFF
0x0041,0x0A,0xFF
0x0042,0x0A,0xFF
0x0046,0x32,0xFF
0x004A,0x31,0xFF
0x0051,0x03,0xFF
0x0055,0x02,0xFF
0x005A,0xE2,0xFF
0x005B,0x0D,0xFF
0x005C,0xE0,0xFF
0x005D,0x00,0xFF
0x005E,0xE2,0xFF
0x005F,0x0D,0xFF
0x0060,0xE0,0xFF
0x0061,0x00,0xFF
0x0096,0x88,0x0F
0x0098,0x66,0x0F
0x009B,0x66,0x0F
0x009D,0x99,0x03
0x009E,0x44,0x0F
0x00A0,0x22,0x0F
0x00A4,0xE8,0xFF
0x00A5,0x31,0xFF
0x00A6,0x00,0xFF
0x00E6,0x05,0xFF
0x00E7,0x30,0xFF
0x00E8,0x00,0xFF
0x0112,0x06,0xFF
0x0208,0x06,0xFF
0x0212,0x06,0xFF
0x0250,0x00,0xFF
0x028E,0x00,0xFF
0x0294,0xCC,0x0F
0x0296,0x0F,0xF1
0x029A,0x19,0xFF
0x029B,0x01,0xFF
0x02A7,0x02,0xFF
0x0304,0x00,0xFF
0x0305,0x34,0xFF
0x0306,0x09,0xFF
0x030A,0x0E,0xFF
0x030B,0xE0,0xFF
0x0408,0x0F,0xFF
0x0409,0x1D,0xFF
0x040A,0x0D,0xFF
0x040B,0x0C,0xFF
0x040C,0x03,0xFF
0x040E,0x13,0xFF
0x040F,0x28,0xFF
0x0410,0x09,0xFF
0x0411,0x08,0xFF
0x0412,0x03,0xFF
0x0417,0x40,0xFF
0x0418,0x00,0xFF
0x0419,0xE6,0xFF
0x041F,0xA2,0xFF
0x0432,0xB9,0xFF
0x043D,0x11,0xFF
0x049D,0x0F,0xFF
0x049E,0x20,0xFF
0x049F,0x0D,0xFF
0x04A0,0x0C,0xFF
0x04A1,0x03,0xFF
# Configuration Postamble
0x0420,0x01,0xFF
0x030C,0x01,0xFF
0x0414,0x01,0xFF
0x0230,0x03,0xFF
0x0092,0x0F,0xFF
0x009A,0x0F,0xFF
0x002C,0x0F,0xFF
0x003F,0xFF,0xFF
0x0436,0x04,0xFF
0x042C,0x87,0xFF
0x001C,0x02,0xFF
0x0B3C,0xFF,0xFF
0x0B3D,0x00,0xFF
0x049C,0x4E,0xFF
0x049C,0x4C,0xFF
0x010C,0x01,0xFF
0x0116,0x01,0xFF
