m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vALU
Z0 !s110 1710391582
!i10b 1
!s100 N`934FO4zOHJh0ilhgn`D3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I65S7bK;Y5eA]ODjll_>aj1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/User/Desktop/DIC-design/HW1
w1710390914
8C:/Users/User/Desktop/DIC-design/HW1/RTL/ALU.v
FC:/Users/User/Desktop/DIC-design/HW1/RTL/ALU.v
!i122 4
L0 1 13
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1710391582.000000
!s107 C:/Users/User/Desktop/DIC-design/HW1/RTL/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/Desktop/DIC-design/HW1/RTL/ALU.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@a@l@u
vMAS_2input
R0
!i10b 1
!s100 la:Ri;YDPUJ;mS>RPHV=k2
R1
IoWiLL?k5M_D=f[>Knk88K0
R2
R3
w1710389507
8C:/Users/User/Desktop/DIC-design/HW1/RTL/MAS_2input.v
FC:/Users/User/Desktop/DIC-design/HW1/RTL/MAS_2input.v
!i122 5
L0 4 32
R4
r1
!s85 0
31
R5
!s107 C:/Users/User/Desktop/DIC-design/HW1/RTL/MAS_2input.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/Desktop/DIC-design/HW1/RTL/MAS_2input.v|
!i113 1
R6
R7
n@m@a@s_2input
vQComp
R0
!i10b 1
!s100 A8`OL7:F^l8CXbh9AVIh23
R1
ILM[W]QCV6LWDG3MIRDR;72
R2
R3
w1710385159
8C:/Users/User/Desktop/DIC-design/HW1/RTL/Qcomp.v
FC:/Users/User/Desktop/DIC-design/HW1/RTL/Qcomp.v
!i122 6
L0 1 12
R4
r1
!s85 0
31
R5
!s107 C:/Users/User/Desktop/DIC-design/HW1/RTL/Qcomp.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/Desktop/DIC-design/HW1/RTL/Qcomp.v|
!i113 1
R6
R7
n@q@comp
vtest
R0
!i10b 1
!s100 `1?l1L2M7M7ToDMgP]D9o1
R1
IbG9GQj@_RlllhEbl_I@;A1
R2
R3
w1710386030
8C:/Users/User/Desktop/DIC-design/HW1/RTL/tb.v
FC:/Users/User/Desktop/DIC-design/HW1/RTL/tb.v
!i122 7
L0 2 166
R4
r1
!s85 0
31
R5
!s107 C:/Users/User/Desktop/DIC-design/HW1/RTL/tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/Desktop/DIC-design/HW1/RTL/tb.v|
!i113 1
R6
R7
