<profile>

<section name = "Vitis HLS Report for 'expand_seed'" level="0">
<item name = "Date">Mon Nov 17 18:42:05 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.895 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12481, 12481, 62.405 us, 62.405 us, 12481, 12481, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_expand_seed_Pipeline_READ_SEEDS_fu_119">expand_seed_Pipeline_READ_SEEDS, 6, 6, 30.000 ns, 30.000 ns, 5, 5, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126">expand_seed_Pipeline_PROCESS_CHUNKS, 183, 183, 0.915 us, 0.915 us, 159, 159, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_16_1">12480, 12480, 195, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">800, -, 69462, 83790, -</column>
<column name="Memory">0, -, 128, 129, 0</column>
<column name="Multiplexer">-, -, 0, 125, -</column>
<column name="Register">-, -, 658, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">59, 0, 8, 19, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">14, 0, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126">expand_seed_Pipeline_PROCESS_CHUNKS, 800, 0, 69453, 83719, 0</column>
<column name="grp_expand_seed_Pipeline_READ_SEEDS_fu_119">expand_seed_Pipeline_READ_SEEDS, 0, 0, 9, 71, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sd_U">expand_seed_sd_RAM_AUTO_1R1W, 0, 128, 129, 0, 4, 128, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="t_4_fu_163_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln16_fu_157_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sd_address0">9, 2, 2, 4</column>
<column name="sd_address0_local">14, 3, 2, 6</column>
<column name="sd_address1_local">14, 3, 2, 6</column>
<column name="sd_ce0">9, 2, 1, 2</column>
<column name="sd_we0">9, 2, 1, 2</column>
<column name="t_fu_64">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_expand_seed_Pipeline_READ_SEEDS_fu_119_ap_start_reg">1, 0, 1, 0</column>
<column name="iv_val_read_reg_217">128, 0, 128, 0</column>
<column name="sd_load_1_reg_250">128, 0, 128, 0</column>
<column name="sd_load_2_reg_255">128, 0, 128, 0</column>
<column name="sd_load_3_reg_260">128, 0, 128, 0</column>
<column name="sd_load_reg_245">128, 0, 128, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_fu_64">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, expand_seed, return value</column>
<column name="iv_val">in, 128, ap_stable, iv_val, scalar</column>
<column name="seed_strm_dout">in, 128, ap_fifo, seed_strm, pointer</column>
<column name="seed_strm_empty_n">in, 1, ap_fifo, seed_strm, pointer</column>
<column name="seed_strm_read">out, 1, ap_fifo, seed_strm, pointer</column>
<column name="r_strm_0_din">out, 256, ap_fifo, r_strm_0, pointer</column>
<column name="r_strm_0_full_n">in, 1, ap_fifo, r_strm_0, pointer</column>
<column name="r_strm_0_write">out, 1, ap_fifo, r_strm_0, pointer</column>
<column name="r_strm_0_num_data_valid">in, 32, ap_fifo, r_strm_0, pointer</column>
<column name="r_strm_0_fifo_cap">in, 32, ap_fifo, r_strm_0, pointer</column>
<column name="r_strm_1_din">out, 256, ap_fifo, r_strm_1, pointer</column>
<column name="r_strm_1_full_n">in, 1, ap_fifo, r_strm_1, pointer</column>
<column name="r_strm_1_write">out, 1, ap_fifo, r_strm_1, pointer</column>
<column name="r_strm_1_num_data_valid">in, 32, ap_fifo, r_strm_1, pointer</column>
<column name="r_strm_1_fifo_cap">in, 32, ap_fifo, r_strm_1, pointer</column>
<column name="r_strm_2_din">out, 256, ap_fifo, r_strm_2, pointer</column>
<column name="r_strm_2_full_n">in, 1, ap_fifo, r_strm_2, pointer</column>
<column name="r_strm_2_write">out, 1, ap_fifo, r_strm_2, pointer</column>
<column name="r_strm_2_num_data_valid">in, 32, ap_fifo, r_strm_2, pointer</column>
<column name="r_strm_2_fifo_cap">in, 32, ap_fifo, r_strm_2, pointer</column>
<column name="r_strm_3_din">out, 256, ap_fifo, r_strm_3, pointer</column>
<column name="r_strm_3_full_n">in, 1, ap_fifo, r_strm_3, pointer</column>
<column name="r_strm_3_write">out, 1, ap_fifo, r_strm_3, pointer</column>
<column name="r_strm_3_num_data_valid">in, 32, ap_fifo, r_strm_3, pointer</column>
<column name="r_strm_3_fifo_cap">in, 32, ap_fifo, r_strm_3, pointer</column>
</table>
</item>
</section>
</profile>
