
5. Printing statistics.

=== a25_icache ===

   Number of wires:                134
   Number of wire bits:           2151
   Number of public wires:          52
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                            2
     $dff                            2
     $dffe                           7
     $eq                            15
     $logic_and                     28
     $logic_not                      6
     $logic_or                       7
     $lt                             1
     $mux                           32
     $ne                             5
     $not                            1
     $pmux                           2
     $reduce_and                     7
     $reduce_bool                    3
     $reduce_or                      2
     $sdffce                         3
     $sdffe                          4
     $xor                            1
     single_port_ram_128_8           4
     single_port_ram_21_8            4

=== single_port_ram_128_8 ===

   Number of wires:                  9
   Number of wire bits:            658
   Number of public wires:           5
   Number of public wire bits:     266
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== single_port_ram_21_8 ===

   Number of wires:                  9
   Number of wire bits:            123
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               1
   Number of memory bits:         5376
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== design hierarchy ===

   a25_icache                        1
     single_port_ram_128_8           4
     single_port_ram_21_8            4

   Number of wires:                206
   Number of wire bits:           5275
   Number of public wires:          92
   Number of public wire bits:    2710
   Number of memories:               8
   Number of memory bits:       152576
   Number of processes:              0
   Number of cells:                176
     $add                            2
     $dff                            2
     $dffe                          15
     $eq                            15
     $logic_and                     28
     $logic_not                      6
     $logic_or                       7
     $lt                             1
     $memrd                          8
     $memwr_v2                       8
     $mux                           56
     $ne                             5
     $not                            1
     $pmux                           2
     $reduce_and                     7
     $reduce_bool                    3
     $reduce_or                      2
     $sdffce                         3
     $sdffe                          4
     $xor                            1

