Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jan 17 19:38:57 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keccak_control_sets_placed.rpt
| Design       : keccak
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1600 |          570 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                       |                               |                2 |              5 |
|  clk_IBUF_BUFG |                       | f_permutation_/out_reg[231]_0 |               13 |             17 |
|  clk_IBUF_BUFG |                       | f_permutation_/SR[0]          |               10 |             26 |
|  clk_IBUF_BUFG | f_permutation_/update | f_permutation_/SR[0]          |              570 |           1600 |
+----------------+-----------------------+-------------------------------+------------------+----------------+


