============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:22:35 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin PROD_RESULT[21]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     634                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_109_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  g37296__4547/Y  -       A1->Y  F     OAI211X1       3  1.0    38    34    1080    (-,-) 
  g37289__3772/Y  -       A1->Y  R     AOI21X1        1  0.5    17    24    1104    (-,-) 
  g37282__2703/Y  -       A1->Y  F     OAI211X1       1  0.5    29    27    1131    (-,-) 
  g37271__8757/Y  -       B->Y   R     XNOR2X1        1  0.0     4    35    1167    (-,-) 
  PROD_RESULT[21] -       -      R     (port)         -    -     -     0    1167    (-,-) 
#-----------------------------------------------------------------------------------------

