Flow report for top
Tue Jun 27 15:34:18 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Tue Jun 27 15:24:41 2017           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Stratix V                                       ;
; Device                          ; 5SGXEA7N2F45C2                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 95,620 / 234,720 ( 41 % )                       ;
; Total registers                 ; 185892                                          ;
; Total pins                      ; 279 / 1,064 ( 26 % )                            ;
; Total virtual pins              ; 31                                              ;
; Total block memory bits         ; 5,566,160 / 52,428,800 ( 11 % )                 ;
; Total PLLs                      ; 13 / 92 ( 14 % )                                ;
; Total DLLs                      ; 2 / 4 ( 50 % )                                  ;
; Total DSP Blocks                ; 72 / 256 ( 28 % )                               ;
; Total HSSI STD RX PCSs          ; 9 / 48 ( 19 % )                                 ;
; Total HSSI 10G RX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 RX PCSs         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 8 / 48 ( 17 % )                                 ;
; Total HSSI STD TX PCSs          ; 9 / 48 ( 19 % )                                 ;
; Total HSSI 10G TX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 TX PCSs         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 9 / 48 ( 19 % )                                 ;
; Total HSSI PIPE GEN1_2s         ; 9 / 48 ( 19 % )                                 ;
; Total HSSI GEN3s                ; 9 / 48 ( 19 % )                                 ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/27/2017 13:57:12 ;
; Main task         ; Compilation         ;
; Revision Name     ; top                 ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                             ;
+-------------------------------------------------+-----------------------------------------------------------------+---------------+-------------+----------------------------+
; Assignment Name                                 ; Value                                                           ; Default Value ; Entity Name ; Section Id                 ;
+-------------------------------------------------+-----------------------------------------------------------------+---------------+-------------+----------------------------+
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES ; Off                                                             ; Auto          ; --          ; --                         ;
; AUTO_GLOBAL_CLOCK                               ; Off                                                             ; On            ; --          ; --                         ;
; AUTO_GLOBAL_REGISTER_CONTROLS                   ; Off                                                             ; On            ; --          ; --                         ;
; COMPILER_SIGNATURE_ID                           ; 22095312507524.149858623234752                                  ; --            ; --          ; --                         ;
; DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES     ; On                                                              ; Auto          ; --          ; --                         ;
; ECO_REGENERATE_REPORT                           ; On                                                              ; Off           ; --          ; --                         ;
; FITTER_EFFORT                                   ; Standard Fit                                                    ; Auto Fit      ; --          ; --                         ;
; INCREMENTAL_COMPILATION_EXPORT_FILE             ; -- (Not supported for targeted family)                          ; --            ; --          ; --                         ;
; INCREMENTAL_COMPILATION_EXPORT_PARTITION_NAME   ; -- (Not supported for targeted family)                          ; --            ; --          ; --                         ;
; INCREMENTAL_COMPILATION_EXPORT_POST_FIT         ; On                                                              ; --            ; --          ; --                         ;
; INCREMENTAL_COMPILATION_EXPORT_POST_SYNTH       ; On                                                              ; --            ; --          ; --                         ;
; INCREMENTAL_COMPILATION_EXPORT_ROUTING          ; -- (Not supported for targeted family)                          ; --            ; --          ; --                         ;
; MAX_CORE_JUNCTION_TEMP                          ; 85                                                              ; --            ; --          ; --                         ;
; MIN_CORE_JUNCTION_TEMP                          ; 0                                                               ; --            ; --          ; --                         ;
; MISC_FILE                                       ; system/synthesis/../../system.qsys                              ; --            ; --          ; --                         ;
; MISC_FILE                                       ; system/synthesis/submodules/alt_mem_ddrx_define.iv              ; --            ; --          ; --                         ;
; OPTIMIZATION_TECHNIQUE                          ; Speed                                                           ; Balanced      ; --          ; --                         ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                  ; Half Signal Swing                                               ; --            ; --          ; --                         ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                  ; Half Signal Swing                                               ; --            ; --          ; --                         ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS                 ; Half Vccio                                                      ; --            ; --          ; --                         ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS                 ; Half Vccio                                                      ; --            ; --          ; --                         ;
; PARTITION_COLOR                                 ; -- (Not supported for targeted family)                          ; --            ; --          ; Top                        ;
; PARTITION_COLOR                                 ; -- (Not supported for targeted family)                          ; --            ; --          ; system_acl_iface:acl_iface ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                          ; --            ; --          ; Top                        ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                          ; --            ; --          ; system_acl_iface:acl_iface ;
; PARTITION_IGNORE_SOURCE_FILE_CHANGES            ; On                                                              ; --            ; --          ; system_acl_iface:acl_iface ;
; PARTITION_IMPORT_FILE                           ; -- (Not supported for targeted family)                          ; --            ; --          ; system_acl_iface:acl_iface ;
; PARTITION_LAST_IMPORTED_FILE                    ; -- (Not supported for targeted family)                          ; --            ; --          ; system_acl_iface:acl_iface ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                          ; --            ; --          ; Top                        ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                          ; --            ; --          ; system_acl_iface:acl_iface ;
; PLACEMENT_EFFORT_MULTIPLIER                     ; 4.0                                                             ; 1.0           ; --          ; --                         ;
; POST_FLOW_SCRIPT_FILE                           ; quartus_cdb:scripts/post_flow.tcl                               ; --            ; --          ; --                         ;
; POST_MODULE_SCRIPT_FILE                         ; quartus_cdb:scripts/post_module.tcl                             ; --            ; --          ; --                         ;
; POWER_BOARD_THERMAL_MODEL                       ; Typical                                                         ; --            ; --          ; --                         ;
; POWER_PRESET_COOLING_SOLUTION                   ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                           ; --            ; --          ; --                         ;
; ROUTER_EFFORT_MULTIPLIER                        ; -- (Not supported for targeted family)                          ; 1.0           ; --          ; --                         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                ; MAXIMUM                                                         ; Normal        ; --          ; --                         ;
; SEARCH_PATH                                     ; iface                                                           ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; megafunctions/                                                  ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; quartus/libraries/others/maxplus2/                              ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; scripts/                                                        ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; system/synthesis/                                               ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; system/synthesis/submodules/                                    ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; system/synthesis/submodules/system_acl_iface_ddr3a_s0_software/ ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; system/synthesis/submodules/system_acl_iface_ddr3b_s0_software/ ; --            ; --          ; --                         ;
; SEARCH_PATH                                     ; /opt/intelFPGA/16.1/hld/ip                                      ; --            ; --          ; --                         ;
; SLD_INFO                                        ; QSYS_NAME system HAS_SOPCINFO 0 GENERATION_ID 1498586065        ; --            ; system      ; --                         ;
; SYNTHESIS_ONLY_QIP                              ; On                                                              ; --            ; --          ; --                         ;
; VCCA_GXBL_USER_VOLTAGE                          ; 3.0V                                                            ; --            ; --          ; --                         ;
; VCCA_GXBR_USER_VOLTAGE                          ; 3.0V                                                            ; --            ; --          ; --                         ;
; VCCR_GXBL_USER_VOLTAGE                          ; 1.0V                                                            ; --            ; --          ; --                         ;
; VCCR_GXBR_USER_VOLTAGE                          ; 1.0V                                                            ; --            ; --          ; --                         ;
; VCCT_GXBL_USER_VOLTAGE                          ; 1.0V                                                            ; --            ; --          ; --                         ;
; VCCT_GXBR_USER_VOLTAGE                          ; 1.0V                                                            ; --            ; --          ; --                         ;
; VERILOG_CONSTANT_LOOP_LIMIT                     ; 10000                                                           ; 5000          ; --          ; --                         ;
; VERILOG_INPUT_VERSION                           ; SystemVerilog_2005                                              ; Verilog_2001  ; --          ; --                         ;
; VERILOG_MACRO                                   ; PCIE_8LANES=1                                                   ; --            ; --          ; --                         ;
; VERILOG_MACRO                                   ; CVPFIX=1                                                        ; --            ; --          ; --                         ;
; VERILOG_MACRO                                   ; MEM_4GB=1                                                       ; --            ; --          ; --                         ;
+-------------------------------------------------+-----------------------------------------------------------------+---------------+-------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:12:39     ; 1.4                     ; 6321 MB             ; 00:18:08                           ;
; Partition Merge           ; 00:01:18     ; 1.0                     ; 2783 MB             ; 00:01:17                           ;
; Fitter                    ; 00:54:18     ; 1.7                     ; 12523 MB            ; 02:30:46                           ;
; Assembler                 ; 00:01:40     ; 1.0                     ; 2968 MB             ; 00:01:40                           ;
; TimeQuest Timing Analyzer ; 00:09:14     ; 1.6                     ; 6226 MB             ; 00:12:56                           ;
; MIF/HEX Update            ; 00:00:39     ; 1.0                     ; 3113 MB             ; 00:00:39                           ;
; Assembler                 ; 00:01:43     ; 1.0                     ; 2953 MB             ; 00:01:43                           ;
; TimeQuest Timing Analyzer ; 00:09:29     ; 1.2                     ; 5502 MB             ; 00:11:10                           ;
; Total                     ; 01:31:00     ; --                      ; --                  ; 03:18:19                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                   ;
+---------------------------+------------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname       ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
; Partition Merge           ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
; Fitter                    ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
; Assembler                 ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
; MIF/HEX Update            ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
; Assembler                 ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; acanets-PowerEdge-R730 ; Ubuntu 16.04.2 ; 16         ; x86_64         ;
+---------------------------+------------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top -c top
quartus_cdb --read_settings_files=on --write_settings_files=off top -c top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off top -c top
quartus_asm --read_settings_files=off --write_settings_files=off top -c top
quartus_sta top -c top
quartus_cdb top -c top --update_mif
quartus_asm --read_settings_files=on --write_settings_files=off top -c top
quartus_sta top -c top --report_script=/opt/intelFPGA/16.1/hld/ip/board/bsp/failing_clocks.tcl



