{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738678216000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738678216000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 17:10:15 2025 " "Processing started: Tue Feb  4 17:10:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738678216000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678216000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678216000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738678216376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738678216377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738678224232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738678224234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738678224238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagestatic.v 1 1 " "Found 1 design units, including 1 entities, in source file imagestatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageStatic " "Found entity 1: ImageStatic" {  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738678224240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automan.v 2 2 " "Found 2 design units, including 2 entities, in source file automan.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoMAN " "Found entity 1: autoMAN" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738678224243 ""} { "Info" "ISGN_ENTITY_NAME" "2 char2index " "Found entity 2: char2index" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738678224243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charmap.v 1 1 " "Found 1 design units, including 1 entities, in source file charmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharMap " "Found entity 1: CharMap" {  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738678224246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224246 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" vga_interface.v(92) " "Verilog HDL syntax error at vga_interface.v(92) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1738678224373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC1 pc1 vga_interface.v(55) " "Verilog HDL Declaration information at vga_interface.v(55): object \"PC1\" differs only in case from object \"pc1\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738678224373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC2 pc2 vga_interface.v(56) " "Verilog HDL Declaration information at vga_interface.v(56): object \"PC2\" differs only in case from object \"pc2\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738678224373 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGA_Interface vga_interface.v(8) " "Ignored design unit \"VGA_Interface\" at vga_interface.v(8) due to previous errors" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1738678224374 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Reset_Delay vga_interface.v(107) " "Ignored design unit \"Reset_Delay\" at vga_interface.v(107) due to previous errors" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 107 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1738678224374 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bcd7seg vga_interface.v(129) " "Ignored design unit \"bcd7seg\" at vga_interface.v(129) due to previous errors" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 129 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1738678224374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738678224527 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb  4 17:10:24 2025 " "Processing ended: Tue Feb  4 17:10:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738678224527 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738678224527 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738678224527 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678224527 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738678225131 ""}
