/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:17 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_ODU_CHAN_CTRL_0_H__
#define BCHP_ODU_CHAN_CTRL_0_H__

/***************************************************************************
 *ODU_CHAN_CTRL_0
 ***************************************************************************/
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET      0x00248080 /* [RW] Local Software Reset */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN               0x00248084 /* [RW] Channel Clock Gating Control */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL             0x00248088 /* [RW] Channel Select For Each OPU */
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT              0x0024808c /* [RW] Testport Out Control */
#define BCHP_ODU_CHAN_CTRL_0_CLIP                0x00248090 /* [RW] Clip Counter Controls */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_COUNT          0x00248094 /* [RO] Clip Counter Read Value */
#define BCHP_ODU_CHAN_CTRL_0_LFSR                0x00248098 /* [RW] LFSR Input Control */
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_COUNT         0x0024809c /* [RW] CRC 0 Count */
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_VALUE         0x002480a0 /* [RO] CRC 0 Value */
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW            0x002480a4 /* [RW] Test Mixer Frequency Control Word */
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX            0x002480a8 /* [RW] Test Mixer Control */
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE           0x002480ac /* [RW] Test Mixer Tone Output Amplitude */
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE0           0x002480b0 /* [RW] Spare Register For Software Test */
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE1           0x002480b4 /* [RW] Spare Register For Software Test */

/***************************************************************************
 *LOCAL_SW_RESET - Local Software Reset
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: LOCAL_SW_RESET :: reserved0 [31:03] */
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_reserved0_MASK         0xfffffff8
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_reserved0_SHIFT        3

/* ODU_CHAN_CTRL_0 :: LOCAL_SW_RESET :: TEST [02:02] */
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_TEST_MASK              0x00000004
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_TEST_SHIFT             2
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_TEST_DEFAULT           0x00000001

/* ODU_CHAN_CTRL_0 :: LOCAL_SW_RESET :: GRP1 [01:01] */
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_GRP1_MASK              0x00000002
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_GRP1_SHIFT             1
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_GRP1_DEFAULT           0x00000001

/* ODU_CHAN_CTRL_0 :: LOCAL_SW_RESET :: GRP0 [00:00] */
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_GRP0_MASK              0x00000001
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_GRP0_SHIFT             0
#define BCHP_ODU_CHAN_CTRL_0_LOCAL_SW_RESET_GRP0_DEFAULT           0x00000001

/***************************************************************************
 *PWRDN - Channel Clock Gating Control
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: PWRDN :: reserved0 [31:09] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_reserved0_MASK                  0xfffffe00
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_reserved0_SHIFT                 9

/* ODU_CHAN_CTRL_0 :: PWRDN :: TEST [08:08] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_TEST_MASK                       0x00000100
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_TEST_SHIFT                      8
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_TEST_DEFAULT                    0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN7 [07:07] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN7_MASK                      0x00000080
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN7_SHIFT                     7
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN7_DEFAULT                   0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN6 [06:06] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN6_MASK                      0x00000040
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN6_SHIFT                     6
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN6_DEFAULT                   0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN5 [05:05] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN5_MASK                      0x00000020
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN5_SHIFT                     5
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN5_DEFAULT                   0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN4 [04:04] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN4_MASK                      0x00000010
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN4_SHIFT                     4
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN4_DEFAULT                   0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN3 [03:03] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN3_MASK                      0x00000008
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN3_SHIFT                     3
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN3_DEFAULT                   0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN2 [02:02] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN2_MASK                      0x00000004
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN2_SHIFT                     2
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN2_DEFAULT                   0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN1 [01:01] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN1_MASK                      0x00000002
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN1_SHIFT                     1
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN1_DEFAULT                   0x00000001

/* ODU_CHAN_CTRL_0 :: PWRDN :: CHAN0 [00:00] */
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN0_MASK                      0x00000001
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN0_SHIFT                     0
#define BCHP_ODU_CHAN_CTRL_0_PWRDN_CHAN0_DEFAULT                   0x00000001

/***************************************************************************
 *OPU_SEL - Channel Select For Each OPU
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved0 [31:29] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved0_MASK                0xe0000000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved0_SHIFT               29

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN7 [28:28] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN7_MASK                    0x10000000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN7_SHIFT                   28
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN7_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved_for_eco1 [27:25] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco1_MASK        0x0e000000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco1_SHIFT       25
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco1_DEFAULT     0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN6 [24:24] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN6_MASK                    0x01000000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN6_SHIFT                   24
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN6_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved_for_eco2 [23:21] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco2_MASK        0x00e00000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco2_SHIFT       21
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco2_DEFAULT     0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN5 [20:20] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN5_MASK                    0x00100000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN5_SHIFT                   20
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN5_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved_for_eco3 [19:17] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco3_MASK        0x000e0000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco3_SHIFT       17
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco3_DEFAULT     0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN4 [16:16] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN4_MASK                    0x00010000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN4_SHIFT                   16
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN4_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved_for_eco4 [15:13] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco4_MASK        0x0000e000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco4_SHIFT       13
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco4_DEFAULT     0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN3 [12:12] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN3_MASK                    0x00001000
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN3_SHIFT                   12
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN3_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved_for_eco5 [11:09] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco5_MASK        0x00000e00
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco5_SHIFT       9
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco5_DEFAULT     0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN2 [08:08] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN2_MASK                    0x00000100
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN2_SHIFT                   8
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN2_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved_for_eco6 [07:05] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco6_MASK        0x000000e0
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco6_SHIFT       5
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco6_DEFAULT     0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN1 [04:04] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN1_MASK                    0x00000010
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN1_SHIFT                   4
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN1_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: reserved_for_eco7 [03:01] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco7_MASK        0x0000000e
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco7_SHIFT       1
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_reserved_for_eco7_DEFAULT     0x00000000

/* ODU_CHAN_CTRL_0 :: OPU_SEL :: CHAN0 [00:00] */
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN0_MASK                    0x00000001
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN0_SHIFT                   0
#define BCHP_ODU_CHAN_CTRL_0_OPU_SEL_CHAN0_DEFAULT                 0x00000000

/***************************************************************************
 *TP_OUT - Testport Out Control
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: TP_OUT :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_reserved0_MASK                 0xffff0000
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_reserved0_SHIFT                16

/* ODU_CHAN_CTRL_0 :: TP_OUT :: reserved_for_padding1 [15:06] */
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_reserved_for_padding1_MASK     0x0000ffc0
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_reserved_for_padding1_SHIFT    6

/* ODU_CHAN_CTRL_0 :: TP_OUT :: SEL [05:04] */
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_SEL_MASK                       0x00000030
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_SEL_SHIFT                      4
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_SEL_DEFAULT                    0x00000000

/* ODU_CHAN_CTRL_0 :: TP_OUT :: reserved_for_eco2 [03:03] */
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_reserved_for_eco2_MASK         0x00000008
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_reserved_for_eco2_SHIFT        3
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_reserved_for_eco2_DEFAULT      0x00000000

/* ODU_CHAN_CTRL_0 :: TP_OUT :: CHAN [02:00] */
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_CHAN_MASK                      0x00000007
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_CHAN_SHIFT                     0
#define BCHP_ODU_CHAN_CTRL_0_TP_OUT_CHAN_DEFAULT                   0x00000000

/***************************************************************************
 *CLIP - Clip Counter Controls
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: CLIP :: reserved0 [31:25] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved0_MASK                   0xfe000000
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved0_SHIFT                  25

/* ODU_CHAN_CTRL_0 :: CLIP :: RST [24:24] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_RST_MASK                         0x01000000
#define BCHP_ODU_CHAN_CTRL_0_CLIP_RST_SHIFT                        24
#define BCHP_ODU_CHAN_CTRL_0_CLIP_RST_DEFAULT                      0x00000001

/* ODU_CHAN_CTRL_0 :: CLIP :: reserved_for_eco1 [23:23] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco1_MASK           0x00800000
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco1_SHIFT          23
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco1_DEFAULT        0x00000000

/* ODU_CHAN_CTRL_0 :: CLIP :: SEL [22:20] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_SEL_MASK                         0x00700000
#define BCHP_ODU_CHAN_CTRL_0_CLIP_SEL_SHIFT                        20
#define BCHP_ODU_CHAN_CTRL_0_CLIP_SEL_DEFAULT                      0x00000000

/* ODU_CHAN_CTRL_0 :: CLIP :: reserved_for_eco2 [19:19] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco2_MASK           0x00080000
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco2_SHIFT          19
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco2_DEFAULT        0x00000000

/* ODU_CHAN_CTRL_0 :: CLIP :: CHAN [18:16] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_CHAN_MASK                        0x00070000
#define BCHP_ODU_CHAN_CTRL_0_CLIP_CHAN_SHIFT                       16
#define BCHP_ODU_CHAN_CTRL_0_CLIP_CHAN_DEFAULT                     0x00000000

/* ODU_CHAN_CTRL_0 :: CLIP :: reserved_for_eco3 [15:15] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco3_MASK           0x00008000
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco3_SHIFT          15
#define BCHP_ODU_CHAN_CTRL_0_CLIP_reserved_for_eco3_DEFAULT        0x00000000

/* ODU_CHAN_CTRL_0 :: CLIP :: THRES [14:00] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_THRES_MASK                       0x00007fff
#define BCHP_ODU_CHAN_CTRL_0_CLIP_THRES_SHIFT                      0
#define BCHP_ODU_CHAN_CTRL_0_CLIP_THRES_DEFAULT                    0x00004000

/***************************************************************************
 *CLIP_COUNT - Clip Counter Read Value
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: CLIP_COUNT :: COUNT [31:00] */
#define BCHP_ODU_CHAN_CTRL_0_CLIP_COUNT_COUNT_MASK                 0xffffffff
#define BCHP_ODU_CHAN_CTRL_0_CLIP_COUNT_COUNT_SHIFT                0
#define BCHP_ODU_CHAN_CTRL_0_CLIP_COUNT_COUNT_DEFAULT              0x00000000

/***************************************************************************
 *LFSR - LFSR Input Control
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: LFSR :: reserved0 [31:08] */
#define BCHP_ODU_CHAN_CTRL_0_LFSR_reserved0_MASK                   0xffffff00
#define BCHP_ODU_CHAN_CTRL_0_LFSR_reserved0_SHIFT                  8

/* ODU_CHAN_CTRL_0 :: LFSR :: ON [07:00] */
#define BCHP_ODU_CHAN_CTRL_0_LFSR_ON_MASK                          0x000000ff
#define BCHP_ODU_CHAN_CTRL_0_LFSR_ON_SHIFT                         0
#define BCHP_ODU_CHAN_CTRL_0_LFSR_ON_DEFAULT                       0x00000000

/***************************************************************************
 *CRC_0_COUNT - CRC 0 Count
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: CRC_0_COUNT :: COUNT [31:00] */
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_COUNT_COUNT_MASK                0xffffffff
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_COUNT_COUNT_SHIFT               0
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_COUNT_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *CRC_0_VALUE - CRC 0 Value
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: CRC_0_VALUE :: VALUE [31:00] */
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_VALUE_VALUE_MASK                0xffffffff
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_VALUE_VALUE_SHIFT               0
#define BCHP_ODU_CHAN_CTRL_0_CRC_0_VALUE_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *TEST_FCW - Test Mixer Frequency Control Word
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: TEST_FCW :: reserved0 [31:29] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_reserved0_MASK               0xe0000000
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_reserved0_SHIFT              29

/* ODU_CHAN_CTRL_0 :: TEST_FCW :: TEST_FCW_LSB [28:28] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_TEST_FCW_LSB_MASK            0x10000000
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_TEST_FCW_LSB_SHIFT           28
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_TEST_FCW_LSB_DEFAULT         0x00000000

/* ODU_CHAN_CTRL_0 :: TEST_FCW :: TEST_FCW [27:00] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_TEST_FCW_MASK                0x0fffffff
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_TEST_FCW_SHIFT               0
#define BCHP_ODU_CHAN_CTRL_0_TEST_FCW_TEST_FCW_DEFAULT             0x00000000

/***************************************************************************
 *TEST_MIX - Test Mixer Control
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: TEST_MIX :: reserved0 [31:03] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_reserved0_MASK               0xfffffff8
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_reserved0_SHIFT              3

/* ODU_CHAN_CTRL_0 :: TEST_MIX :: ENBL [02:02] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_ENBL_MASK                    0x00000004
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_ENBL_SHIFT                   2
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_ENBL_DEFAULT                 0x00000000

/* ODU_CHAN_CTRL_0 :: TEST_MIX :: TONE_SEL [01:01] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_TONE_SEL_MASK                0x00000002
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_TONE_SEL_SHIFT               1
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_TONE_SEL_DEFAULT             0x00000000

/* ODU_CHAN_CTRL_0 :: TEST_MIX :: SPEC_INV [00:00] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_SPEC_INV_MASK                0x00000001
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_SPEC_INV_SHIFT               0
#define BCHP_ODU_CHAN_CTRL_0_TEST_MIX_SPEC_INV_DEFAULT             0x00000000

/***************************************************************************
 *TEST_TONE - Test Mixer Tone Output Amplitude
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: TEST_TONE :: reserved0 [31:29] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_reserved0_MASK              0xe0000000
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_reserved0_SHIFT             29

/* ODU_CHAN_CTRL_0 :: TEST_TONE :: AMPL_Q [28:16] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_AMPL_Q_MASK                 0x1fff0000
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_AMPL_Q_SHIFT                16
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_AMPL_Q_DEFAULT              0x00000000

/* ODU_CHAN_CTRL_0 :: TEST_TONE :: reserved_for_eco1 [15:13] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_reserved_for_eco1_MASK      0x0000e000
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_reserved_for_eco1_SHIFT     13
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_reserved_for_eco1_DEFAULT   0x00000000

/* ODU_CHAN_CTRL_0 :: TEST_TONE :: AMPL_I [12:00] */
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_AMPL_I_MASK                 0x00001fff
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_AMPL_I_SHIFT                0
#define BCHP_ODU_CHAN_CTRL_0_TEST_TONE_AMPL_I_DEFAULT              0x00000000

/***************************************************************************
 *SW_SPARE0 - Spare Register For Software Test
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: SW_SPARE0 :: SW_SPARE0 [31:00] */
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE0_SW_SPARE0_MASK              0xffffffff
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE0_SW_SPARE0_SHIFT             0
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE0_SW_SPARE0_DEFAULT           0x00000000

/***************************************************************************
 *SW_SPARE1 - Spare Register For Software Test
 ***************************************************************************/
/* ODU_CHAN_CTRL_0 :: SW_SPARE1 :: SW_SPARE1 [31:00] */
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE1_SW_SPARE1_MASK              0xffffffff
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE1_SW_SPARE1_SHIFT             0
#define BCHP_ODU_CHAN_CTRL_0_SW_SPARE1_SW_SPARE1_DEFAULT           0x00000000

#endif /* #ifndef BCHP_ODU_CHAN_CTRL_0_H__ */

/* End of File */
