ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Apr 24, 2018 at 12:49:54 CST
ncverilog
	./mealy_tb.v
	+define+FSDB
	+access+r
file: ./mealy_tb.v
	module worklib.mealy_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mealy:v <0x4250b473>
			streams:   3, words:  1326
		worklib.mealy_tb:v <0x5b5d273f>
			streams:   9, words:  7773
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:                6       6
		Scalar wires:             4       -
		Always blocks:            4       4
		Initial blocks:           4       4
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.mealy_tb:v
Loading snapshot worklib.mealy_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux x86_64/64bit, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
*Verdi* : Create FSDB file 'mealy.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
                   0 clk=0, rst=1, din=x, qout=0
                  10 clk=1, rst=1, din=x, qout=0
                  20 clk=0, rst=0, din=1, qout=0
                  30 clk=1, rst=0, din=1, qout=1
                  40 clk=0, rst=0, din=1, qout=1
                  50 clk=1, rst=0, din=1, qout=1
                  60 clk=0, rst=0, din=0, qout=0
                  70 clk=1, rst=0, din=0, qout=1
                  80 clk=0, rst=0, din=1, qout=0
                  90 clk=1, rst=0, din=1, qout=0
                 100 clk=0, rst=0, din=0, qout=1
                 110 clk=1, rst=0, din=0, qout=0
                 120 clk=0, rst=0, din=0, qout=0
                 130 clk=1, rst=0, din=0, qout=1
Simulation complete via $finish(1) at time 140 NS + 0
./mealy_tb.v:40 	#20 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Apr 24, 2018 at 12:49:54 CST  (total: 00:00:00)
