{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587827325520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587827325536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 18:08:45 2020 " "Processing started: Sat Apr 25 18:08:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587827325536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587827325536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kursovaya -c kursovaya " "Command: quartus_map --read_settings_files=on --write_settings_files=off kursovaya -c kursovaya" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587827325536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587827325877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587827325877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jktrig.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jktrig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jktrig " "Found entity 1: jktrig" {  } { { "jktrig.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/jktrig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587827333226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587827333226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrig.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dtrig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dtrig " "Found entity 1: dtrig" {  } { { "dtrig.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/dtrig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587827333226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587827333226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mealy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "mealy.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587827333226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587827333226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/moore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587827333226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587827333226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mealy " "Elaborating entity \"mealy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587827333242 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "mealy.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy.bdf" { { 40 336 384 57 "nx1" "" } { 88 336 384 105 "nx2" "" } { 176 336 384 193 "J" "" } { 312 336 384 329 "K" "" } { 496 336 384 513 "D" "" } { 120 736 752 120 "" "" } { 120 736 736 128 "" "" } { 104 736 752 104 "" "" } { 96 736 736 104 "" "" } { 168 736 752 168 "" "" } { 160 736 736 168 "" "" } { 184 736 752 184 "" "" } { 184 736 736 192 "" "" } { 232 736 752 232 "" "" } { 224 736 736 232 "" "" } { 248 736 752 248 "" "" } { 248 736 736 256 "" "" } { 24 704 752 41 "x1" "" } { 40 704 752 57 "ntay2" "" } { 80 704 736 97 "x2" "" } { 96 704 752 113 "tay2" "" } { 144 704 736 161 "nx1" "" } { 160 704 752 177 "x2" "" } { 176 704 736 193 "tay2" "" } { 208 704 736 225 "x1" "" } { 224 704 752 241 "nx2" "" } { 240 704 736 257 "tay1" "" } { 304 736 752 304 "" "" } { 296 736 736 304 "" "" } { 320 736 752 320 "" "" } { 320 736 736 328 "" "" } { 368 736 752 368 "" "" } { 360 736 736 368 "" "" } { 384 736 752 384 "" "" } { 384 736 736 392 "" "" } { 280 704 736 297 "nx1" "" } { 296 704 752 313 "ntay1" "" } { 312 704 741 329 "ntay2" "" } { 344 704 736 361 "x1" "" } { 360 704 752 377 "x2" "" } { 376 704 736 393 "tay1" "" } { 568 736 752 568 "" "" } { 560 736 736 568 "" "" } { 584 736 752 584 "" "" } { 584 736 736 592 "" "" } { 424 704 752 441 "nx2" "" } { 440 704 752 457 "ntay2" "" } { 488 704 752 505 "x2" "" } { 504 704 752 521 "tay1" "" } { 544 704 736 561 "x1" "" } { 560 704 752 577 "ntay1" "" } { 576 704 736 593 "tay2" "" } { 24 384 704 24 "" "" } { 24 384 384 56 "" "" } { 56 384 384 104 "" "" } { 24 704 704 40 "" "" } { 40 704 704 56 "" "" } { 56 704 704 96 "" "" } { 96 704 704 112 "" "" } { 112 704 704 128 "" "" } { 128 704 704 160 "" "" } { 160 704 704 176 "" "" } { 176 704 704 192 "" "" } { 192 704 704 224 "" "" } { 224 704 704 240 "" "" } { 240 704 704 256 "" "" } { 256 704 704 296 "" "" } { 296 704 704 312 "" "" } { 312 704 704 328 "" "" } { 328 704 704 360 "" "" } { 360 704 704 376 "" "" } { 376 704 704 392 "" "" } { 392 704 704 440 "" "" } { 440 704 704 456 "" "" } { 456 704 704 504 "" "" } { 504 704 704 520 "" "" } { 520 704 704 560 "" "" } { 560 704 704 576 "" "" } { 576 704 704 592 "" "" } { 592 704 704 608 "" "" } { 608 384 704 608 "" "" } { 512 384 384 608 "" "" } { 104 384 384 192 "" "" } { 192 384 384 328 "" "" } { 328 384 384 512 "" "" } { 112 704 741 129 "ntay1" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1587827333257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587827333627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587827333959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587827333959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587827334028 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587827334028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587827334028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587827334028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587827334075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 25 18:08:54 2020 " "Processing ended: Sat Apr 25 18:08:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587827334075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587827334075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587827334075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587827334075 ""}
