window.SIDEBAR_ITEMS = {"mod":[["AXBS_L_AHBXL_HIGH_PRIORITY","AXBS_L AHBXL master has higher priority.Do not set both DMA and AHBXL to high priority."],["AXBS_L_DMA_HIGH_PRIORITY","AXBS_L DMA master has higher priority.Do not set both DMA and AHBXL to high priority."],["AXBS_L_FORCE_ROUND_ROBIN","Force Round Robin in AXBS_L"],["AXBS_P_FORCE_ROUND_ROBIN","Force Round Robin in AXBS_P. This bit can override master M0 M1 high priority configuration."],["AXBS_P_M0_HIGH_PRIORITY","AXBS_P M0 master has higher priority.Do not set both M1 and M0 to high priority."],["AXBS_P_M1_HIGH_PRIORITY","AXBS_P M1 master has higher priority.Do not set both M1 and M0 to high priority."],["CANFD_FILTER_BYPASS","Disable CANFD filter"],["L2_MEM_DEEPSLEEP","control how memory enter Deep Sleep mode (shutdown periphery power, but maintain memory contents, outputs of memory are pulled low)"],["L2_MEM_EN_POWERSAVING","enable power saving features on L2 memory"],["MQS_CLK_DIV","Divider ratio control for mclk from hmclk. mclk frequency = 1/(n+1) * hmclk frequency."],["MQS_EN","MQS enable."],["MQS_OVERSAMPLE","Used to control the PWM oversampling rate compared with mclk."],["MQS_SW_RST","MQS software reset"],["QTIMER1_TMR_CNTS_FREEZE","QTIMER1 timer counter freeze"],["QTIMER2_TMR_CNTS_FREEZE","QTIMER2 timer counter freeze"],["QTIMER3_TMR_CNTS_FREEZE","QTIMER3 timer counter freeze"],["QTIMER4_TMR_CNTS_FREEZE","QTIMER4 timer counter freeze"],["RAM_AUTO_CLK_GATING_EN","Automatically gate off RAM clock when RAM is not accessed."]]};