[
	{ "name": "adc"             , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "14"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "15"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "15"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "15"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "10"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "10"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "11"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "11"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "11"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "11"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "11"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "11"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "12"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "13"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "13"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adc"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "13"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "04"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "05"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "05"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "05"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "00"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "00"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "01"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "01"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "01"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "01"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "01"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "01"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "02"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "03"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "03"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "add"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "03"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "24"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "25"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "25"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "25"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "25"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "20"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "20"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "21"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "21"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "21"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "21"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "21"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "21"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "22"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "23"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "23"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "and"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "23"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsf"             , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsf"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsf"             , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsf"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsf"             , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsf"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsr"             , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsr"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsr"             , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsr"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsr"             , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bsr"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bswap"           , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FC8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "bswap"           , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FC8"  , "prefix": []          , "rexw": true , "rm": "" , "ri": "r", "size": 64  },
	{ "name": "bt"              , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "0FA3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "0FA3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "0FA3"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0FA3"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "0FA3"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bt"              , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0FA3"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "0FBB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "0FBB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "0FBB"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0FBB"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "0FBB"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btc"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0FBB"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "0FB3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "0FB3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "0FB3"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0FB3"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "0FB3"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "btr"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0FB3"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "0FBA"  , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "0FAB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "0FAB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "0FAB"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0FAB"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "0FAB"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bts"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0FAB"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "call"            , "operands": ["rel32"]                 , "enc": "NORMAL"  , "opcode": "E8"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "call"            , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "call"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "cbw"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "98"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cdq"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "99"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cdqe"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "98"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "clc"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "F8"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cld"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "FC"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmc"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "F5"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "3C"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "3D"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "3D"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "3D"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "38"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "38"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "39"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "39"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "39"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "39"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "39"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "39"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "3A"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "3B"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "3B"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmp"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "3B"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cwde"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "98"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cqo"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "99"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cwd"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "99"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "FE"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "FE"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "dec"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "div"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "enter"           , "operands": ["i16", "i8"]             , "enc": "NORMAL"  , "opcode": "C8"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "idiv"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0FAF"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0FAF"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FAF"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FAF"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0FAF"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0FAF"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r16", "r16", "i8"]      , "enc": "RM"      , "opcode": "6B"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r16", "m16", "i8"]      , "enc": "RM"      , "opcode": "6B"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r32", "r32", "i8"]      , "enc": "RM"      , "opcode": "6B"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r32", "m32", "i8"]      , "enc": "RM"      , "opcode": "6B"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r64", "r64", "i8"]      , "enc": "RM"      , "opcode": "6B"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r64", "m64", "i8"]      , "enc": "RM"      , "opcode": "6B"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r16", "r16", "i16"]     , "enc": "RM"      , "opcode": "69"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r16", "m16", "i16"]     , "enc": "RM"      , "opcode": "69"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r32", "r32", "i32"]     , "enc": "RM"      , "opcode": "69"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r32", "m32", "i32"]     , "enc": "RM"      , "opcode": "69"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r64", "r64", "i32"]     , "enc": "RM"      , "opcode": "69"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "imul"            , "operands": ["r64", "m64", "i32"]     , "enc": "RM"      , "opcode": "69"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "FE"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "FE"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "inc"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "iret"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "CF"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "iretd"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "CF"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "iretq"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "CF"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "lea"             , "operands": ["r16", "mem"]            , "enc": "RM"      , "opcode": "8D"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lea"             , "operands": ["r32", "mem"]            , "enc": "RM"      , "opcode": "8D"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lea"             , "operands": ["r64", "mem"]            , "enc": "RM"      , "opcode": "8D"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "leave"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "C9"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "loop"            , "operands": ["rel8"]                  , "enc": "NORMAL"  , "opcode": "E2"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "loop"            , "operands": ["rel8"]                  , "enc": "NORMAL"  , "opcode": "E2"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "loope"           , "operands": ["rel8"]                  , "enc": "NORMAL"  , "opcode": "E1"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "loope"           , "operands": ["rel8"]                  , "enc": "NORMAL"  , "opcode": "E1"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "loopne"          , "operands": ["rel8"]                  , "enc": "NORMAL"  , "opcode": "E0"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "loopne"          , "operands": ["rel8"]                  , "enc": "NORMAL"  , "opcode": "E0"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "88"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "89"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "89"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "89"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "89"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "89"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "89"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C6"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "C7"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "C7"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "C7"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "C7"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r8", "i8"]              , "enc": "NORMAL"  , "opcode": "B0"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "mov"             , "operands": ["r16", "i16"]            , "enc": "NORMAL"  , "opcode": "B8"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "mov"             , "operands": ["r32", "i32"]            , "enc": "NORMAL"  , "opcode": "B8"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "mov"             , "operands": ["r64", "i64"]            , "enc": "NORMAL"  , "opcode": "B8"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "r", "size": 64  },
	{ "name": "mov"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "8A"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "8B"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "8B"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "8B"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m16", "sreg"]           , "enc": "MR"      , "opcode": "8C"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r16", "sreg"]           , "enc": "MR"      , "opcode": "8C"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r32", "sreg"]           , "enc": "MR"      , "opcode": "8C"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m16", "sreg"]           , "enc": "MR"      , "opcode": "8C"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["m16", "sreg"]           , "enc": "MR"      , "opcode": "8C"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["r64", "sreg"]           , "enc": "MR"      , "opcode": "8C"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["sreg", "r32"]           , "enc": "RM"      , "opcode": "8E"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["sreg", "m16"]           , "enc": "RM"      , "opcode": "8E"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["sreg", "r64"]           , "enc": "RM"      , "opcode": "8E"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["sreg", "m16"]           , "enc": "RM"      , "opcode": "8E"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["al", "moff8"]           , "enc": "NORMAL"  , "opcode": "A0"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["ax", "moff16"]          , "enc": "NORMAL"  , "opcode": "A1"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["eax", "moff32"]         , "enc": "NORMAL"  , "opcode": "A1"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["rax", "moff64"]         , "enc": "NORMAL"  , "opcode": "A1"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["moff8", "al"]           , "enc": "NORMAL"  , "opcode": "A2"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["moff16", "ax"]          , "enc": "NORMAL"  , "opcode": "A3"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["moff32", "eax"]         , "enc": "NORMAL"  , "opcode": "A3"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mov"             , "operands": ["moff64", "rax"]         , "enc": "NORMAL"  , "opcode": "A3"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r16", "r8"]             , "enc": "RM"      , "opcode": "0FBE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r16", "m8"]             , "enc": "RM"      , "opcode": "0FBE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r32", "r8"]             , "enc": "RM"      , "opcode": "0FBE"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r32", "m8"]             , "enc": "RM"      , "opcode": "0FBE"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r64", "r8"]             , "enc": "RM"      , "opcode": "0FBE"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r64", "m8"]             , "enc": "RM"      , "opcode": "0FBE"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r32", "r16"]            , "enc": "RM"      , "opcode": "0FBF"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r32", "m16"]            , "enc": "RM"      , "opcode": "0FBF"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r64", "r16"]            , "enc": "RM"      , "opcode": "0FBF"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsx"           , "operands": ["r64", "m16"]            , "enc": "RM"      , "opcode": "0FBF"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsxd"          , "operands": ["r64", "r32"]            , "enc": "RM"      , "opcode": "63"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsxd"          , "operands": ["r64", "m32"]            , "enc": "RM"      , "opcode": "63"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r16", "r8"]             , "enc": "RM"      , "opcode": "0FB6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r16", "m8"]             , "enc": "RM"      , "opcode": "0FB6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r32", "r8"]             , "enc": "RM"      , "opcode": "0FB6"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r32", "m8"]             , "enc": "RM"      , "opcode": "0FB6"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r64", "r8"]             , "enc": "RM"      , "opcode": "0FB6"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r64", "m8"]             , "enc": "RM"      , "opcode": "0FB6"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r32", "r16"]            , "enc": "RM"      , "opcode": "0FB7"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r32", "m16"]            , "enc": "RM"      , "opcode": "0FB7"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r64", "r16"]            , "enc": "RM"      , "opcode": "0FB7"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movzx"           , "operands": ["r64", "m16"]            , "enc": "RM"      , "opcode": "0FB7"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "mul"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "neg"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "nop"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "90"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "nop"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F1F"  , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "nop"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F1F"  , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "nop"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0F1F"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "nop"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "0F1F"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "not"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "0C"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "0D"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "0D"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "0D"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "08"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "08"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "09"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "09"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "09"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "09"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "09"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "09"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "0A"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0B"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0B"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "or"              , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0B"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pop"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "8F"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "pop"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "8F"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "pop"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "58"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "pop"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "58"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "pop"             , "operands": ["fs"]                    , "enc": "NORMAL"  , "opcode": "0FA1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "pop"             , "operands": ["gs"]                    , "enc": "NORMAL"  , "opcode": "0FA9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "popf"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "9D"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "popfq"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "9D"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "push"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "push"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "FF"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "push"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "50"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "push"            , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "50"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "push"            , "operands": ["fs"]                    , "enc": "NORMAL"  , "opcode": "0FA0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "push"            , "operands": ["gs"]                    , "enc": "NORMAL"  , "opcode": "0FA8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "pushf"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "9C"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "pushfq"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "9C"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcl"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rcr"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "ret"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "C3"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "ret"             , "operands": ["i16"]                   , "enc": "NORMAL"  , "opcode": "C2"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "retf"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "CB"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "retf"            , "operands": ["i16"]                   , "enc": "NORMAL"  , "opcode": "CA"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rol"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ror"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sar"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "1C"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "1D"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "1D"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "1D"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "18"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "18"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "19"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "19"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "19"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "19"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "19"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "19"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "1A"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "1B"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "1B"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sbb"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "1B"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "seto"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F90"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "seto"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F90"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setno"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F91"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setno"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F91"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setb"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F92"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setb"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F92"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnae"          , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F92"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnae"          , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F92"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setc"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F92"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setc"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F92"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setae"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F93"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setae"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F93"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnb"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F93"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnb"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F93"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnc"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F93"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnc"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F93"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sete"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F94"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sete"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F94"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setz"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F94"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setz"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F94"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setne"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F95"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setne"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F95"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnz"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F95"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnz"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F95"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setbe"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F96"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setbe"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F96"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setna"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F96"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setna"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F96"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "seta"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F97"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "seta"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F97"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnbe"          , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F97"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnbe"          , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F97"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sets"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F98"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sets"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F98"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setns"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F99"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setns"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F99"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setp"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setp"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setpe"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setpe"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnp"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnp"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setpo"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setpo"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setl"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setl"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnge"          , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnge"          , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setge"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setge"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnl"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnl"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setle"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setle"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setng"           , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setng"           , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setg"            , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setg"            , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnle"          , "operands": ["r8"]                    , "enc": "NORMAL"  , "opcode": "0F9F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "setnle"          , "operands": ["m8"]                    , "enc": "NORMAL"  , "opcode": "0F9F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shl"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sal"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m8", "1"]               , "enc": "NORMAL"  , "opcode": "D0"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m8", "cl"]              , "enc": "NORMAL"  , "opcode": "D2"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "C0"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m16", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m16", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m32", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m32", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m64", "1"]              , "enc": "NORMAL"  , "opcode": "D1"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m64", "cl"]             , "enc": "NORMAL"  , "opcode": "D3"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shr"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "C1"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["r16", "r16", "cl"]      , "enc": "MR"      , "opcode": "0FA5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["m16", "r16", "cl"]      , "enc": "MR"      , "opcode": "0FA5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["r16", "r16", "i8"]      , "enc": "MR"      , "opcode": "0FA4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["m16", "r16", "i8"]      , "enc": "MR"      , "opcode": "0FA4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["r32", "r32", "cl"]      , "enc": "MR"      , "opcode": "0FA5"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["m32", "r32", "cl"]      , "enc": "MR"      , "opcode": "0FA5"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["r32", "r32", "i8"]      , "enc": "MR"      , "opcode": "0FA4"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["m32", "r32", "i8"]      , "enc": "MR"      , "opcode": "0FA4"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["r64", "r64", "cl"]      , "enc": "MR"      , "opcode": "0FA5"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["m64", "r64", "cl"]      , "enc": "MR"      , "opcode": "0FA5"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["r64", "r64", "i8"]      , "enc": "MR"      , "opcode": "0FA4"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shld"            , "operands": ["m64", "r64", "i8"]      , "enc": "MR"      , "opcode": "0FA4"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["r16", "r16", "cl"]      , "enc": "MR"      , "opcode": "0FAD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["m16", "r16", "cl"]      , "enc": "MR"      , "opcode": "0FAD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["r16", "r16", "i8"]      , "enc": "MR"      , "opcode": "0FAC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["m16", "r16", "i8"]      , "enc": "MR"      , "opcode": "0FAC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["r32", "r32", "cl"]      , "enc": "MR"      , "opcode": "0FAD"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["m32", "r32", "cl"]      , "enc": "MR"      , "opcode": "0FAD"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["r32", "r32", "i8"]      , "enc": "MR"      , "opcode": "0FAC"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["m32", "r32", "i8"]      , "enc": "MR"      , "opcode": "0FAC"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["r64", "r64", "cl"]      , "enc": "MR"      , "opcode": "0FAD"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["m64", "r64", "cl"]      , "enc": "MR"      , "opcode": "0FAD"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["r64", "r64", "i8"]      , "enc": "MR"      , "opcode": "0FAC"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrd"            , "operands": ["m64", "r64", "i8"]      , "enc": "MR"      , "opcode": "0FAC"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "stc"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "F9"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "std"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "FD"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "2C"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "2D"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "2D"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "2D"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "28"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "28"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "29"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "29"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "29"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "29"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "29"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "29"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "2A"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "2B"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "2B"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sub"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "2B"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "A8"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "A9"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "A9"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "A9"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "F6"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "F7"    , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "F7"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "F7"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "84"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "84"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "85"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "85"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "85"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "85"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "85"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "test"            , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "85"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ud0"             , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FFF"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ud0"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FFF"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ud1"             , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FB9"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ud1"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FB9"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ud2"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F0B"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["ax", "r16"]             , "enc": "NORMAL"  , "opcode": "90"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "xchg"            , "operands": ["eax", "r32"]            , "enc": "NORMAL"  , "opcode": "90"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "xchg"            , "operands": ["rax", "r64"]            , "enc": "NORMAL"  , "opcode": "90"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "r", "size": 64  },
	{ "name": "xchg"            , "operands": ["r16", "ax"]             , "enc": "NORMAL"  , "opcode": "90"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "xchg"            , "operands": ["r32", "eax"]            , "enc": "NORMAL"  , "opcode": "90"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "r", "size": 64  },
	{ "name": "xchg"            , "operands": ["r64", "rax"]            , "enc": "NORMAL"  , "opcode": "90"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "r", "size": 64  },
	{ "name": "xchg"            , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "86"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "86"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "87"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "87"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "87"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "87"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "87"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "87"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "86"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "87"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "87"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xchg"            , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "87"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "34"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["ax", "i16"]             , "enc": "NORMAL"  , "opcode": "35"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["eax", "i32"]            , "enc": "NORMAL"  , "opcode": "35"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["rax", "i32"]            , "enc": "NORMAL"  , "opcode": "35"    , "prefix": []          , "rexw": true , "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m8", "i8"]              , "enc": "M"       , "opcode": "80"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m16", "i16"]            , "enc": "M"       , "opcode": "81"    , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m32", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m64", "i32"]            , "enc": "M"       , "opcode": "81"    , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m16", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m32", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m64", "i8"]             , "enc": "M"       , "opcode": "83"    , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "30"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "30"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "31"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "31"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "31"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "31"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "31"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "31"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r8", "m8"]              , "enc": "RM"      , "opcode": "32"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "33"    , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "33"    , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xor"             , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "33"    , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "in"              , "operands": ["al", "i8"]              , "enc": "NORMAL"  , "opcode": "E4"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "in"              , "operands": ["ax", "i8"]              , "enc": "NORMAL"  , "opcode": "E5"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "in"              , "operands": ["eax", "i8"]             , "enc": "NORMAL"  , "opcode": "E5"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "in"              , "operands": ["al", "dx"]              , "enc": "NORMAL"  , "opcode": "EC"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "in"              , "operands": ["ax", "dx"]              , "enc": "NORMAL"  , "opcode": "ED"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "in"              , "operands": ["eax", "dx"]             , "enc": "NORMAL"  , "opcode": "ED"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "out"             , "operands": ["i8", "al"]              , "enc": "NORMAL"  , "opcode": "E6"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "out"             , "operands": ["i8", "ax"]              , "enc": "NORMAL"  , "opcode": "E7"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "out"             , "operands": ["i8", "eax"]             , "enc": "NORMAL"  , "opcode": "E7"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "out"             , "operands": ["dx", "al"]              , "enc": "NORMAL"  , "opcode": "EE"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "out"             , "operands": ["dx", "ax"]              , "enc": "NORMAL"  , "opcode": "EF"    , "prefix": ["66"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "out"             , "operands": ["dx", "eax"]             , "enc": "NORMAL"  , "opcode": "EF"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "0FB0"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "0FB0"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "0FB1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "0FB1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "0FB1"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0FB1"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "0FB1"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpxchg"         , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0FB1"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cpuid"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0FA2"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["r8", "r8"]              , "enc": "MR"      , "opcode": "0FC0"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["m8", "r8"]              , "enc": "MR"      , "opcode": "0FC0"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["r16", "r16"]            , "enc": "MR"      , "opcode": "0FC1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "0FC1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["r32", "r32"]            , "enc": "MR"      , "opcode": "0FC1"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0FC1"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "0FC1"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xadd"            , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0FC1"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "prefetch"        , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F0D"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "adcx"            , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adcx"            , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adcx"            , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adcx"            , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adox"            , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adox"            , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adox"            , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "adox"            , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F38F6", "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andn"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RVM" , "opcode": "0F38F2", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andn"            , "operands": ["r32", "r32", "m32"]     , "enc": "VEX_RVM" , "opcode": "0F38F2", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andn"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RVM" , "opcode": "0F38F2", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andn"            , "operands": ["r64", "r64", "m64"]     , "enc": "VEX_RVM" , "opcode": "0F38F2", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bextr"           , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bextr"           , "operands": ["r32", "m32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bextr"           , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bextr"           , "operands": ["r64", "m64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blsi"            , "operands": ["r32", "r32"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "blsi"            , "operands": ["r32", "m32"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "blsi"            , "operands": ["r64", "r64"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "blsi"            , "operands": ["r64", "m64"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "blsmsk"          , "operands": ["r32", "r32"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "blsmsk"          , "operands": ["r32", "m32"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "blsmsk"          , "operands": ["r64", "r64"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "blsmsk"          , "operands": ["r64", "m64"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "blsr"            , "operands": ["r32", "r32"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "blsr"            , "operands": ["r32", "m32"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "blsr"            , "operands": ["r64", "r64"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "blsr"            , "operands": ["r64", "m64"]            , "enc": "VEX_VM"  , "opcode": "0F38F3", "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "tzcnt"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["66", "F3"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "tzcnt"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["66", "F3"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "tzcnt"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "tzcnt"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "tzcnt"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "tzcnt"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0FBC"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bzhi"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F5", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bzhi"            , "operands": ["r32", "m32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F5", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bzhi"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F5", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "bzhi"            , "operands": ["r64", "m64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F5", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulx"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RVM" , "opcode": "0F38F6", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulx"            , "operands": ["r32", "r32", "m32"]     , "enc": "VEX_RVM" , "opcode": "0F38F6", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulx"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RVM" , "opcode": "0F38F6", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulx"            , "operands": ["r64", "r64", "m64"]     , "enc": "VEX_RVM" , "opcode": "0F38F6", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pdep"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pdep"            , "operands": ["r32", "r32", "m32"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pdep"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pdep"            , "operands": ["r64", "r64", "m64"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pext"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pext"            , "operands": ["r32", "r32", "m32"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pext"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pext"            , "operands": ["r64", "r64", "m64"]     , "enc": "VEX_RVM" , "opcode": "0F38F5", "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rorx"            , "operands": ["r32", "r32", "i8"]      , "enc": "VEX_RM"  , "opcode": "0F3AF0", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rorx"            , "operands": ["r32", "m32", "i8"]      , "enc": "VEX_RM"  , "opcode": "0F3AF0", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rorx"            , "operands": ["r64", "r64", "i8"]      , "enc": "VEX_RM"  , "opcode": "0F3AF0", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rorx"            , "operands": ["r64", "m64", "i8"]      , "enc": "VEX_RM"  , "opcode": "0F3AF0", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sarx"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sarx"            , "operands": ["r32", "m32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sarx"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sarx"            , "operands": ["r64", "m64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shlx"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shlx"            , "operands": ["r32", "m32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shlx"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shlx"            , "operands": ["r64", "m64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrx"            , "operands": ["r32", "r32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrx"            , "operands": ["r32", "m32", "r32"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrx"            , "operands": ["r64", "r64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shrx"            , "operands": ["r64", "m64", "r64"]     , "enc": "VEX_RMV" , "opcode": "0F38F7", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "incsspd"         , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "incsspq"         , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "rdsspd"          , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0F1E"  , "prefix": ["F3"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "rdsspq"          , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0F1E"  , "prefix": ["F3"]      , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "rstorssp"        , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": ["F3"]      , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "saveprevssp"     , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01EA", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cldemote"        , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F1C"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "clflush"         , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "clflushopt"      , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "clwb"            , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "clzero"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01FC", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "cmovo"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F40"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovo"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F40"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovo"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F40"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovo"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F40"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovo"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F40"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovo"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F40"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovno"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F41"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovno"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F41"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovno"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F41"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovno"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F41"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovno"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F41"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovno"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F41"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovb"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovb"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnae"         , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnae"         , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovc"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovc"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovb"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovb"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnae"         , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnae"         , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovc"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovc"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovb"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovb"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnae"         , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnae"         , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovc"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovc"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F42"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovae"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovae"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnb"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnb"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnc"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnc"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovae"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovae"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnb"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnb"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnc"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnc"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovae"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovae"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnb"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnb"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnc"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnc"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F43"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmove"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmove"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovz"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovz"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmove"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmove"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovz"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovz"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmove"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmove"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovz"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovz"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F44"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovne"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovne"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnz"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnz"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovne"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovne"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnz"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnz"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovne"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovne"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnz"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnz"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F45"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovbe"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovbe"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovna"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovna"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovbe"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovbe"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovna"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovna"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovbe"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovbe"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovna"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovna"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F46"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmova"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmova"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnbe"         , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnbe"         , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmova"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmova"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnbe"         , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnbe"         , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmova"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmova"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnbe"         , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnbe"         , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F47"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovs"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F48"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovs"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F48"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovs"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F48"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovs"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F48"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovs"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F48"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovs"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F48"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovns"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F49"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovns"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F49"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovns"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F49"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovns"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F49"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovns"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F49"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovns"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F49"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovp"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovp"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpe"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpe"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovp"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovp"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpe"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpe"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovp"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovp"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpe"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpe"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4A"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnp"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnp"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpo"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpo"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnp"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnp"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpo"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpo"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnp"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnp"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpo"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovpo"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4B"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovl"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovl"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnge"         , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnge"         , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovl"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovl"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnge"         , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnge"         , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovl"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovl"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnge"         , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnge"         , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4C"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovge"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovge"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnl"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnl"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovge"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovge"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnl"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnl"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovge"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovge"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnl"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnl"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4D"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovle"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovle"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovng"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovng"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovle"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovle"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovng"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovng"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovle"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovle"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovng"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovng"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4E"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovg"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovg"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnle"         , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnle"         , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovg"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovg"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnle"         , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnle"         , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovg"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovg"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnle"         , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmovnle"         , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F4F"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpbexadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E6", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpbexadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E6", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpbxadd"        , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E2", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpbxadd"        , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E2", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmplexadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38EE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmplexadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38EE", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmplxadd"        , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38EC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmplxadd"        , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38EC", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnbexadd"      , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E7", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnbexadd"      , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E7", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnbxadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E3", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnbxadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E3", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnlexadd"      , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38EF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnlexadd"      , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38EF", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnlxadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38ED", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnlxadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38ED", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnoxadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E1", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnoxadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E1", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnpxadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38EB", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnpxadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38EB", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnsxadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E9", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnsxadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E9", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnzxadd"       , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E5", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpnzxadd"       , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E5", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpoxadd"        , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E0", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpoxadd"        , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E0", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmppxadd"        , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38EA", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmppxadd"        , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38EA", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpsxadd"        , "operands": ["m32", "r32", "r32"]     , "enc": "VEX_MVR" , "opcode": "0F38E8", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpsxadd"        , "operands": ["m64", "r64", "r64"]     , "enc": "VEX_MVR" , "opcode": "0F38E8", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpzxadd"        , "operands": ["m32", "r32", "r32"]     , "enc": "VEX"     , "opcode": "0F38E4", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpzxadd"        , "operands": ["m64", "r64", "r64"]     , "enc": "VEX"     , "opcode": "0F38E4", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 128 },
	{ "name": "cmpxchg8b"       , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "cmpxchg16b"      , "operands": ["m128"]                  , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "rdfsbase"        , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rdfsbase"        , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "rdgsbase"        , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "rdgsbase"        , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "wrfsbase"        , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "wrfsbase"        , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": true , "rm": "2", "ri": "" , "size": 64  },
	{ "name": "wrgsbase"        , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "wrgsbase"        , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fxrstor"         , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fxrstor64"       , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fxsave"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fxsave64"        , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "lahf"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "9F"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sahf"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "9E"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "llwpcb"          , "operands": ["r32"]                   , "enc": "XOP"     , "opcode": "12"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "llwpcb"          , "operands": ["r64"]                   , "enc": "XOP"     , "opcode": "12"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "lwpins"          , "operands": ["r32", "r32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "lwpins"          , "operands": ["r32", "m32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "lwpins"          , "operands": ["r64", "r32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "lwpins"          , "operands": ["r64", "m32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "lwpval"          , "operands": ["r32", "r32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "lwpval"          , "operands": ["r32", "m32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "lwpval"          , "operands": ["r64", "r32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "lwpval"          , "operands": ["r64", "m32", "i32"]     , "enc": "XOP_VM"  , "opcode": "12"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "slwpcb"          , "operands": ["r32"]                   , "enc": "XOP"     , "opcode": "12"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "slwpcb"          , "operands": ["r64"]                   , "enc": "XOP"     , "opcode": "12"    , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "lzcnt"           , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["66", "F3"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lzcnt"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["66", "F3"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lzcnt"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lzcnt"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lzcnt"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lzcnt"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0FBD"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "monitorx"        , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01FA", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mwaitx"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01FB", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "movbe"           , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F38F0", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movbe"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F38F0", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movbe"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F38F0", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movbe"           , "operands": ["m16", "r16"]            , "enc": "MR"      , "opcode": "0F38F1", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movbe"           , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0F38F1", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movbe"           , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F38F1", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdiri"         , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0F38F9", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdiri"         , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F38F9", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pconfig"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C5", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "popcnt"          , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0FB8"  , "prefix": ["66", "F3"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "popcnt"          , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0FB8"  , "prefix": ["66", "F3"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "popcnt"          , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0FB8"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "popcnt"          , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0FB8"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "popcnt"          , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0FB8"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "popcnt"          , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0FB8"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rdpkru"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01EE", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "prefetchit0"     , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F18"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "prefetchit1"     , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F18"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "prefetchw"       , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F0D"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "prefetchwt1"     , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F0D"  , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "ptwrite"         , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "ptwrite"         , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "ptwrite"         , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "ptwrite"         , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "aadd"            , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0F38FC", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aadd"            , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F38FC", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aand"            , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0F38FC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aand"            , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F38FC", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "axor"            , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0F38FC", "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "axor"            , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F38FC", "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rdpid"           , "operands": ["r64"]                   , "enc": "R"       , "opcode": "0FC7"  , "prefix": ["F3"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "rdrand"          , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "rdrand"          , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "rdrand"          , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "rdseed"          , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "rdseed"          , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "rdseed"          , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": true , "rm": "7", "ri": "" , "size": 64  },
	{ "name": "rdtsc"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F31"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "rdtscp"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01F9", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xabort"          , "operands": ["i8"]                    , "enc": "NORMAL"  , "opcode": "C6"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "xend"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D5", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "serialize"       , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01E8", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "prefetchnta"     , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F18"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "prefetcht0"      , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F18"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "prefetcht1"      , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F18"  , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "prefetcht2"      , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F18"  , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "sfence"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0FAEF8", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "lfence"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0FAEE8", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mfence"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0FAEF0", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "movnti"          , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0FC3"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movnti"          , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0FC3"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r32", "r8"]             , "enc": "RM"      , "opcode": "0F38F0", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r32", "m8"]             , "enc": "RM"      , "opcode": "0F38F0", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r32", "r16"]            , "enc": "RM"      , "opcode": "0F38F1", "prefix": ["66", "F2"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r32", "m16"]            , "enc": "RM"      , "opcode": "0F38F1", "prefix": ["66", "F2"], "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F38F1", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F38F1", "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r64", "r8"]             , "enc": "RM"      , "opcode": "0F38F0", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r64", "m8"]             , "enc": "RM"      , "opcode": "0F38F0", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F38F1", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "crc32"           , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F38F1", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xtest"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D6", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xresldtrk"       , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01E9", "prefix": ["F2"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xsusldtrk"       , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01E8", "prefix": ["F2"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "uiret"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01EC", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "clui"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01EE", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "stui"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01EF", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "testui"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01ED", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "senduipi"        , "operands": ["r64"]                   , "enc": "R"       , "opcode": "0FC7"  , "prefix": ["F3"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "tpause"          , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "umwait"          , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F2"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xgetbv"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D0", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xrstor"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "xrstor64"        , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "xsave"           , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "xsave64"         , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "xsavec"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "xsavec64"        , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "xsaveopt"        , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "xsaveopt64"      , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": true , "rm": "6", "ri": "" , "size": 64  },
	{ "name": "cli"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "FA"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "int"             , "operands": ["i8"]                    , "enc": "NORMAL"  , "opcode": "CD"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "int3"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "CC"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "lar"             , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F02"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lar"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F02"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lar"             , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F02"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lar"             , "operands": ["r32", "m16"]            , "enc": "RM"      , "opcode": "0F02"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lsl"             , "operands": ["r16", "r16"]            , "enc": "RM"      , "opcode": "0F03"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lsl"             , "operands": ["r16", "m16"]            , "enc": "RM"      , "opcode": "0F03"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lsl"             , "operands": ["r32", "r32"]            , "enc": "RM"      , "opcode": "0F03"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lsl"             , "operands": ["r32", "m16"]            , "enc": "RM"      , "opcode": "0F03"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lsl"             , "operands": ["r64", "r32"]            , "enc": "RM"      , "opcode": "0F03"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lsl"             , "operands": ["r64", "m16"]            , "enc": "RM"      , "opcode": "0F03"  , "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pause"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "90"    , "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sgdt"            , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "sidt"            , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "sldt"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "sldt"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "sldt"            , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "sldt"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "sldt"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": true , "rm": "0", "ri": "" , "size": 64  },
	{ "name": "sldt"            , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "smsw"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "smsw"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "smsw"            , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "smsw"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "smsw"            , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "smsw"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": true , "rm": "4", "ri": "" , "size": 64  },
	{ "name": "sti"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "FB"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "str"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "str"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": ["66"]      , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "str"             , "operands": ["r32"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "str"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "str"             , "operands": ["r64"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "str"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": true , "rm": "1", "ri": "" , "size": 64  },
	{ "name": "syscall"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F05"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sysenter"        , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F34"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "verr"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "verr"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "verw"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "verw"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "xlatb"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D7"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "clts"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F06"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "hlt"             , "operands": []                        , "enc": "NORMAL"  , "opcode": "F4"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "lgdt"            , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "lidt"            , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "lldt"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "lldt"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "lmsw"            , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "lmsw"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "ltr"             , "operands": ["r16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "ltr"             , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "0F00"  , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "rdpmc"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F33"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "swapgs"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01F8", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sysexit"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F35"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "sysret"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F07"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "invd"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F08"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "invlpg"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0F01"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "invpcid"         , "operands": ["r64", "m128"]           , "enc": "RM"      , "opcode": "0F3882", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "wbinvd"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F09"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "endbr32"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F1EFB", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "endbr64"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F1EFA", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "clrssbsy"        , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": ["F3"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "setssbsy"        , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01E8", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "wrssd"           , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0F38F6", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "wrssq"           , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F38F6", "prefix": []          , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "wrussd"          , "operands": ["m32", "r32"]            , "enc": "MR"      , "opcode": "0F38F5", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "wrussq"          , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F38F5", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "hreset"          , "operands": ["i8"]                    , "enc": "NORMAL"  , "opcode": "0F3AF0", "prefix": ["F3"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "monitor"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C8", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "mwait"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C9", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "rdmsr"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F32"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "wrmsr"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F30"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "rdmsrlist"       , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C6", "prefix": ["F2"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "wrmsrlist"       , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C6", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "getsec"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F37"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "wbnoinvd"        , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F09"  , "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "wrmsrns"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C6", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xsetbv"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D1", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "xrstors"         , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "xrstors64"       , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": true , "rm": "3", "ri": "" , "size": 64  },
	{ "name": "xsaves"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "xsaves64"        , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "0FC7"  , "prefix": []          , "rexw": true , "rm": "5", "ri": "" , "size": 64  },
	{ "name": "clac"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01CA", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "stac"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01CB", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "enqcmd"          , "operands": ["r64", "m512"]           , "enc": "RM"      , "opcode": "0F38F8", "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "invept"          , "operands": ["r64", "m128"]           , "enc": "RM"      , "opcode": "0F3880", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "invvpid"         , "operands": ["r64", "m128"]           , "enc": "RM"      , "opcode": "0F3881", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "vmcall"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C1", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmfunc"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D4", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmlaunch"        , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C2", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmread"          , "operands": ["r64", "r64"]            , "enc": "MR"      , "opcode": "0F78"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "vmread"          , "operands": ["m64", "r64"]            , "enc": "MR"      , "opcode": "0F78"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "vmresume"        , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C3", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmwrite"         , "operands": ["r64", "r64"]            , "enc": "RM"      , "opcode": "0F79"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "vmwrite"         , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F79"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "vmxoff"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C4", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmmcall"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D9", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "clgi"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01DD", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "pvalidate"       , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01FF", "prefix": ["F2"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "rmpadjust"       , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01FE", "prefix": ["F3"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "skinit"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01DE", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "stgi"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01DC", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmgexit"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01C1", "prefix": ["F2"]      , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmload"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01DA", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmmcall"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D9", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmrun"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01D8", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "vmsave"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "0F01DB", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "f2xm1"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fabs"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9E1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fadd"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fadd"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fadd"            , "operands": ["st0", "st"]             , "enc": "NORMAL"  , "opcode": "D8C0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fadd"            , "operands": ["st", "st0"]             , "enc": "NORMAL"  , "opcode": "DCC0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "faddp"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "DEC1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "faddp"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DEC0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fbld"            , "operands": ["m80"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "fbstp"           , "operands": ["m80"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fchs"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9E0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fclex"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "9BDBE2", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fcom"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D8D1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fcom"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "fcom"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "fcom"            , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "D8D0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcomi"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DBF0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcomip"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DFF0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcomp"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D8D9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fcomp"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fcomp"           , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fcomp"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "D8D8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcompp"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "DED9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fcos"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9FF"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fdecstp"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F6"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fdiv"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fdiv"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fdiv"            , "operands": ["st0", "st"]             , "enc": "NORMAL"  , "opcode": "D8F0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fdiv"            , "operands": ["st", "st0"]             , "enc": "NORMAL"  , "opcode": "DCF8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fdivp"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "DEF9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fdivp"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DEF8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fdivr"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fdivr"           , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fdivr"           , "operands": ["st0", "st"]             , "enc": "NORMAL"  , "opcode": "D8F8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fdivr"           , "operands": ["st", "st0"]             , "enc": "NORMAL"  , "opcode": "DCF0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fdivrp"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "DEF1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fdivrp"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DEF0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "ffree"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DDC0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fiadd"           , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fiadd"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "ficom"           , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "ficom"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "ficomp"          , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "ficomp"          , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fidiv"           , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fidiv"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fidivr"          , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fidivr"          , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fild"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fild"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DB"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fild"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "fimul"           , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fimul"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fincstp"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F7"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "finit"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "9BDBE3", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fist"            , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "fist"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DB"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "fistp"           , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fistp"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DB"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fistp"           , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fisub"           , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "fisub"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "fisubr"          , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DE"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "fisubr"          , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DA"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "fld"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D9"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fld"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DD"    , "prefix": []          , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "fld"             , "operands": ["m80"]                   , "enc": "NORMAL"  , "opcode": "DB"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "fld"             , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "D9C0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fld1"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9E8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fldcw"           , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "D9"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "fldenv"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "D9"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "fldl2e"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9EA"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fldl2t"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9E9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fldlg2"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9EC"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fldln2"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9ED"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fldpi"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9EB"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fldz"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9EE"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fmul"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fmul"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fmul"            , "operands": ["st0", "st"]             , "enc": "NORMAL"  , "opcode": "D8C8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fmul"            , "operands": ["st", "st0"]             , "enc": "NORMAL"  , "opcode": "DCC8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fmulp"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "DEC9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fmulp"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DEC8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fnclex"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "DBE2"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fninit"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "DBE3"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fnop"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9D0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fnsave"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "DD"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fnstcw"          , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "D9"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fnstenv"         , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "D9"    , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fnstsw"          , "operands": ["ax"]                    , "enc": "NORMAL"  , "opcode": "DFE0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fnstsw"          , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DD"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fpatan"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F3"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fprem"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fprem1"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F5"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fptan"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F2"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "frndint"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9FC"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "frstor"          , "operands": ["mem"]                   , "enc": "NORMAL"  , "opcode": "DD"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "fsave"           , "operands": ["mem"]                   , "enc": "NORMALD" , "opcode": "9BDD"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fscale"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9FD"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fsin"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9FE"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fsincos"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9FB"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fsqrt"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9FA"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fst"             , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D9"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "fst"             , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DD"    , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "fst"             , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DDD0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fstcw"           , "operands": ["m16"]                   , "enc": "NORMALD" , "opcode": "9BD9"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fstenv"          , "operands": ["mem"]                   , "enc": "NORMALD" , "opcode": "9BD9"  , "prefix": []          , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "fstp"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D9"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fstp"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DD"    , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "fstp"            , "operands": ["m80"]                   , "enc": "NORMAL"  , "opcode": "DB"    , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fstp"            , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DDD8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fstsw"           , "operands": ["ax"]                    , "enc": "NORMAL"  , "opcode": "9BDFE0", "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fstsw"           , "operands": ["m16"]                   , "enc": "NORMALD" , "opcode": "9BDD"  , "prefix": []          , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "fsub"            , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "fsub"            , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "fsub"            , "operands": ["st0", "st"]             , "enc": "NORMAL"  , "opcode": "D8E0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fsub"            , "operands": ["st", "st0"]             , "enc": "NORMAL"  , "opcode": "DCE8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fsubp"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "DEE9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fsubp"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DEE8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fsubr"           , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "D8"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "fsubr"           , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DC"    , "prefix": []          , "rexw": false, "rm": "5", "ri": "" , "size": 64  },
	{ "name": "fsubr"           , "operands": ["st0", "st"]             , "enc": "NORMAL"  , "opcode": "D8E8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fsubr"           , "operands": ["st", "st0"]             , "enc": "NORMAL"  , "opcode": "DCE0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fsubrp"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "DEE1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fsubrp"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DEE0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "ftst"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9E4"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fucom"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "DDE1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fucom"           , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DDE0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fucomi"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DBE8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fucomip"         , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DFE8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fucomp"          , "operands": []                        , "enc": "NORMAL"  , "opcode": "DDE9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fucomp"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DDE8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fucompp"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "DAE9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fwait"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "9B"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "wait"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "9B"    , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fxam"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9E5"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fxch"            , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9C9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fxch"            , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "D9C8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fxtract"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F4"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fyl2x"           , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F1"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fyl2xp1"         , "operands": []                        , "enc": "NORMAL"  , "opcode": "D9F9"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "" , "size": 64  },
	{ "name": "fcmovb"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DAC0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcmovbe"         , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DAD0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcmove"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DAC8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcmovnb"         , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DBC0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcmovnbe"        , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DBD0"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcmovne"         , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DBC8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcmovnu"         , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DBD8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fcmovu"          , "operands": ["st"]                    , "enc": "NORMAL"  , "opcode": "DAD8"  , "prefix": []          , "rexw": false, "rm": "" , "ri": "i", "size": 64  },
	{ "name": "fisttp"          , "operands": ["m16"]                   , "enc": "NORMAL"  , "opcode": "DF"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fisttp"          , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "DB"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "fisttp"          , "operands": ["m64"]                   , "enc": "NORMAL"  , "opcode": "DD"    , "prefix": []          , "rexw": false, "rm": "1", "ri": "" , "size": 64  },
	{ "name": "ldmxcsr"         , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "stmxcsr"         , "operands": ["m32"]                   , "enc": "NORMAL"  , "opcode": "0FAE"  , "prefix": []          , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "addss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F58"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F58"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpss"           , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0FC2"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpss"           , "operands": ["xmm", "m32", "i8"]      , "enc": "RM"      , "opcode": "0FC2"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "comiss"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F2F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "comiss"          , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F2F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2ss"        , "operands": ["xmm", "r64"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2ss"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2ss"        , "operands": ["xmm", "r32"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2ss"        , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtss2si"        , "operands": ["r32", "xmm"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtss2si"        , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtss2si"        , "operands": ["r64", "xmm"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtss2si"        , "operands": ["r64", "m32"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttss2si"       , "operands": ["r64", "xmm"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttss2si"       , "operands": ["r64", "m32"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F3"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttss2si"       , "operands": ["r32", "xmm"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttss2si"       , "operands": ["r32", "m32"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5E"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F5E"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5F"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F5F"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5D"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F5D"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F10"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F10"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movss"           , "operands": ["m32", "xmm"]            , "enc": "MR"      , "opcode": "0F11"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F59"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F59"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rcpss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F53"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rcpss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F53"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rsqrtss"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F52"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rsqrtss"         , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F52"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtss"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F51"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtss"          , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F51"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subss"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5C"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subss"           , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F5C"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ucomiss"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F2E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ucomiss"         , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F2E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F58"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F58"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andnps"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F55"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andnps"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F55"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F54"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F54"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpps"           , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0FC2"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpps"           , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0FC2"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpi2ps"        , "operands": ["xmm", "mmx"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpi2ps"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtps2pi"        , "operands": ["mmx", "xmm"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtps2pi"        , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttps2pi"       , "operands": ["mmx", "xmm"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttps2pi"       , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5E"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5F"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5D"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movaps"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F28"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movaps"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F28"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movaps"          , "operands": ["xmm", "xmm"]            , "enc": "MR"      , "opcode": "0F29"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movaps"          , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F29"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movhlps"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F12"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movhps"          , "operands": ["m64", "xmm"]            , "enc": "MR"      , "opcode": "0F17"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movhps"          , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F16"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movlhps"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F16"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movlps"          , "operands": ["m64", "xmm"]            , "enc": "MR"      , "opcode": "0F13"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movlps"          , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F12"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movmskps"        , "operands": ["r32", "xmm"]            , "enc": "RM"      , "opcode": "0F50"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movntps"         , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F2B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movups"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F10"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movups"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F10"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movups"          , "operands": ["xmm", "xmm"]            , "enc": "MR"      , "opcode": "0F11"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movups"          , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F11"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F59"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F59"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "orps"            , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F56"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "orps"            , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F56"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rcpps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F53"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rcpps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F53"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rsqrtps"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F52"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "rsqrtps"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F52"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shufps"          , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0FC6"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shufps"          , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0FC6"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtps"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F51"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtps"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F51"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5C"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpckhps"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F15"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpckhps"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F15"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpcklps"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F14"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpcklps"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F14"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xorps"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F57"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xorps"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F57"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F58"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addsd"           , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F58"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpsd"           , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0FC2"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmpsd"           , "operands": ["xmm", "mem", "i8"]      , "enc": "RM"      , "opcode": "0FC2"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "comisd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F2F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "comisd"          , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F2F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsd2si"        , "operands": ["r32", "xmm"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsd2si"        , "operands": ["r32", "m64"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsd2si"        , "operands": ["r64", "xmm"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsd2si"        , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsd2ss"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5A"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsd2ss"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F5A"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2sd"        , "operands": ["xmm", "r32"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2sd"        , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2sd"        , "operands": ["xmm", "r64"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtsi2sd"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtss2sd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5A"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtss2sd"        , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F5A"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttsd2si"       , "operands": ["r32", "xmm"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttsd2si"       , "operands": ["r32", "m64"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttsd2si"       , "operands": ["r64", "xmm"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttsd2si"       , "operands": ["r64", "m64"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["F2"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5E"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divsd"           , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F5E"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5F"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxsd"           , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F5F"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5D"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minsd"           , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F5D"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F10"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsd"           , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F10"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsd"           , "operands": ["m64", "xmm"]            , "enc": "MR"      , "opcode": "0F11"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F59"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulsd"           , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F59"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtsd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F51"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtsd"          , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F51"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5C"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subsd"           , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F5C"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ucomisd"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F2E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ucomisd"         , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F2E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F58"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F58"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andnpd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F55"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andnpd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F55"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F54"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "andpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F54"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmppd"           , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0FC2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cmppd"           , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0FC2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtdq2pd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE6"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtdq2pd"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0FE6"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtdq2ps"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtdq2ps"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5B"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpd2dq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE6"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpd2dq"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE6"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpd2pi"        , "operands": ["mmx", "xmm"]            , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpd2pi"        , "operands": ["mmx", "m128"]           , "enc": "RM"      , "opcode": "0F2D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpd2ps"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpd2ps"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpi2pd"        , "operands": ["xmm", "mmx"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtpi2pd"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F2A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtps2dq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtps2dq"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtps2pd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvtps2pd"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F5A"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttpd2dq"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttpd2dq"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttpd2pi"       , "operands": ["mmx", "xmm"]            , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttpd2pi"       , "operands": ["mmx", "m128"]           , "enc": "RM"      , "opcode": "0F2C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttps2dq"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5B"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "cvttps2dq"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5B"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "divpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maskmovdqu"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF7"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "maxpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "minpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movapd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F28"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movapd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F28"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movapd"          , "operands": ["xmm", "xmm"]            , "enc": "MR"      , "opcode": "0F29"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movapd"          , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F29"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movd"            , "operands": ["r32", "xmm"]            , "enc": "MR"      , "opcode": "0F7E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movd"            , "operands": ["m32", "xmm"]            , "enc": "MR"      , "opcode": "0F7E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movd"            , "operands": ["xmm", "r32"]            , "enc": "RM"      , "opcode": "0F6E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movd"            , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F6E"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdq2q"         , "operands": ["mmx", "xmm"]            , "enc": "RM"      , "opcode": "0FD6"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqa"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F6F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqa"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F6F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqa"          , "operands": ["xmm", "xmm"]            , "enc": "MR"      , "opcode": "0F7F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqa"          , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F7F"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqu"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F6F"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqu"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F6F"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqu"          , "operands": ["xmm", "xmm"]            , "enc": "MR"      , "opcode": "0F7F"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movdqu"          , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F7F"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movhpd"          , "operands": ["m64", "xmm"]            , "enc": "MR"      , "opcode": "0F17"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movhpd"          , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F16"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movlpd"          , "operands": ["m64", "xmm"]            , "enc": "MR"      , "opcode": "0F13"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movlpd"          , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F12"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movmskpd"        , "operands": ["r32", "xmm"]            , "enc": "RM"      , "opcode": "0F50"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movntdq"         , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0FE7"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movntpd"         , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F2B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movq"            , "operands": ["r64", "xmm"]            , "enc": "MR"      , "opcode": "0F7E"  , "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movq"            , "operands": ["xmm", "r64"]            , "enc": "RM"      , "opcode": "0F6E"  , "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movq"            , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F7E"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movq"            , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F7E"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movq"            , "operands": ["xmm", "xmm"]            , "enc": "MR"      , "opcode": "0FD6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movq"            , "operands": ["m64", "xmm"]            , "enc": "MR"      , "opcode": "0FD6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movq2dq"         , "operands": ["xmm", "mmx"]            , "enc": "RM"      , "opcode": "0FD6"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movupd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F10"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movupd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F10"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movupd"          , "operands": ["xmm", "xmm"]            , "enc": "MR"      , "opcode": "0F11"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movupd"          , "operands": ["m128", "xmm"]           , "enc": "MR"      , "opcode": "0F11"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F59"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mulpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F59"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "orpd"            , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F56"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "orpd"            , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F56"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packssdw"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F6B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packssdw"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F6B"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packsswb"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F63"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packsswb"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F63"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packuswb"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F67"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packuswb"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F67"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddb"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FFC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddb"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FFC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FFE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FFE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddq"           , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0FD4"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddq"           , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0FD4"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddq"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddq"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddsb"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FEC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddsb"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FEC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddsw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FED"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddsw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FED"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddusb"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FDC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddusb"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FDC"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddusw"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FDD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddusw"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FDD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddw"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FFD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "paddw"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FFD"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pand"            , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FDB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pand"            , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FDB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pandn"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FDF"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pandn"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FDF"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pavgb"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE0"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pavgb"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE0"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pavgw"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pavgw"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqb"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F74"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqb"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F74"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqd"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F76"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqd"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F76"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqw"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F75"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqw"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F75"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtb"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F64"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtb"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F64"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtd"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F66"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtd"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F66"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtw"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F65"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtw"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F65"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrw"          , "operands": ["r32", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0FC5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrw"          , "operands": ["xmm", "r32", "i8"]      , "enc": "RM"      , "opcode": "0FC4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrw"          , "operands": ["xmm", "m16", "i8"]      , "enc": "RM"      , "opcode": "0FC4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaddwd"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaddwd"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxsw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FEE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxsw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FEE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxub"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FDE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxub"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FDE"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminsw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FEA"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminsw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FEA"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminub"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FDA"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminub"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FDA"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovmskb"        , "operands": ["r32", "xmm"]            , "enc": "RM"      , "opcode": "0FD7"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhuw"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhuw"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmullw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmullw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD5"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmuludq"         , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0FF4"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmuludq"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmuludq"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF4"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "por"             , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FEB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "por"             , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FEB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psadbw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psadbw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufd"          , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F70"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufd"          , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F70"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufhw"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F70"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufhw"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F70"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshuflw"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F70"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshuflw"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F70"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pslld"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F72"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "pslld"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pslld"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pslldq"          , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F73"  , "prefix": ["66"]      , "rexw": false, "rm": "7", "ri": "" , "size": 64  },
	{ "name": "psllq"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F73"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "psllq"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psllq"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psllw"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F71"  , "prefix": ["66"]      , "rexw": false, "rm": "6", "ri": "" , "size": 64  },
	{ "name": "psllw"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psllw"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrad"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F72"  , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "psrad"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrad"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psraw"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F71"  , "prefix": ["66"]      , "rexw": false, "rm": "4", "ri": "" , "size": 64  },
	{ "name": "psraw"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psraw"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrld"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F72"  , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "psrld"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrld"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD2"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrldq"          , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F73"  , "prefix": ["66"]      , "rexw": false, "rm": "3", "ri": "" , "size": 64  },
	{ "name": "psrlq"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F73"  , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "psrlq"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrlq"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD3"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrlw"           , "operands": ["xmm", "i8"]             , "enc": "M"       , "opcode": "0F71"  , "prefix": ["66"]      , "rexw": false, "rm": "2", "ri": "" , "size": 64  },
	{ "name": "psrlw"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psrlw"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD1"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubb"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF8"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubb"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF8"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FFA"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FFA"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubq"           , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0FFB"  , "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubq"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FFB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubq"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FFB"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubsb"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE8"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubsb"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE8"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubsw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FE9"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubsw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FE9"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubusb"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD8"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubusb"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD8"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubusw"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD9"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubusw"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD9"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubw"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FF9"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psubw"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF9"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhbw"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F68"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhbw"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F68"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhdq"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F6A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhdq"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F6A"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhqdq"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F6D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhqdq"      , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F6D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhwd"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F69"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckhwd"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F69"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpcklbw"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F60"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpcklbw"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F60"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckldq"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F62"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpckldq"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F62"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpcklqdq"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F6C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpcklqdq"      , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F6C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpcklwd"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F61"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "punpcklwd"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F61"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pxor"            , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FEF"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pxor"            , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FEF"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shufpd"          , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0FC6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "shufpd"          , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0FC6"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtpd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F51"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sqrtpd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F51"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F5C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "subpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F5C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpckhpd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F15"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpckhpd"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F15"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpcklpd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F14"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "unpcklpd"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F14"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xorpd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F57"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "xorpd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F57"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addsubpd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD0"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addsubpd"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD0"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addsubps"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0FD0"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "addsubps"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FD0"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "haddpd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F7C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "haddpd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F7C"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "haddps"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F7C"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "haddps"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F7C"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "hsubpd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F7D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "hsubpd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F7D"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "hsubps"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F7D"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "hsubps"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F7D"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "lddqu"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0FF0"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movddup"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F12"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movddup"         , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F12"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movshdup"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F16"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movshdup"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F16"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsldup"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F12"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movsldup"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F12"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsb"           , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F381C", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsb"           , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F381C", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsb"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F381C", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsb"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F381C", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsd"           , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F381E", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsd"           , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F381E", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsd"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F381E", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsd"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F381E", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsw"           , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F381D", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsw"           , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F381D", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsw"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F381D", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pabsw"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F381D", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "palignr"         , "operands": ["mmx", "mmx", "i8"]      , "enc": "RM"      , "opcode": "0F3A0F", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "palignr"         , "operands": ["mmx", "m64", "i8"]      , "enc": "RM"      , "opcode": "0F3A0F", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "palignr"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A0F", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "palignr"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A0F", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddd"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3802", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddd"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3802", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3802", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3802", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddsw"         , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3803", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddsw"         , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3803", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddsw"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3803", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddsw"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3803", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddw"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3801", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddw"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3801", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3801", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phaddw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3801", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubd"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3806", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubd"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3806", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3806", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3806", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubsw"         , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3807", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubsw"         , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3807", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubsw"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3807", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubsw"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3807", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubw"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3805", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubw"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3805", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3805", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phsubw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3805", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaddubsw"       , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3804", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaddubsw"       , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3804", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaddubsw"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3804", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaddubsw"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3804", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhrsw"        , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F380B", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhrsw"        , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F380B", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhrsw"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F380B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulhrsw"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F380B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufb"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3800", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufb"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3800", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufb"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3800", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pshufb"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3800", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignb"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3808", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignb"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3808", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignb"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3808", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignb"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3808", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignd"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F380A", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignd"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F380A", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F380A", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F380A", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignw"          , "operands": ["mmx", "mmx"]            , "enc": "RM"      , "opcode": "0F3809", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignw"          , "operands": ["mmx", "m64"]            , "enc": "RM"      , "opcode": "0F3809", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3809", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "psignw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3809", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundsd"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A0B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundsd"         , "operands": ["xmm", "m64", "i8"]      , "enc": "RM"      , "opcode": "0F3A0B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundss"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A0A", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundss"         , "operands": ["xmm", "m32", "i8"]      , "enc": "RM"      , "opcode": "0F3A0A", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendpd"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A0D", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendpd"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A0D", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendps"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A0C", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendps"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A0C", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendvpd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3815", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendvpd"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3815", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendvps"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3814", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "blendvps"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3814", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "dppd"            , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A41", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "dppd"            , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A41", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "dpps"            , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A40", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "dpps"            , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A40", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "extractps"       , "operands": ["r32", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A17", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "extractps"       , "operands": ["m32", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A17", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "insertps"        , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A21", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "insertps"        , "operands": ["xmm", "m32", "i8"]      , "enc": "RM"      , "opcode": "0F3A21", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movntdqa"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F382A", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mpsadbw"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A42", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "mpsadbw"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A42", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packusdw"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F382B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "packusdw"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F382B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pblendvb"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3810", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pblendvb"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3810", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pblendw"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A0E", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pblendw"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A0E", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqq"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3829", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpeqq"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3829", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrb"          , "operands": ["r32", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A14", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrb"          , "operands": ["m8", "xmm", "i8"]       , "enc": "MR"      , "opcode": "0F3A14", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrd"          , "operands": ["r32", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A16", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrd"          , "operands": ["m32", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A16", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrq"          , "operands": ["r64", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A16", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrq"          , "operands": ["m64", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A16", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrw"          , "operands": ["r32", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A15", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pextrw"          , "operands": ["m16", "xmm", "i8"]      , "enc": "MR"      , "opcode": "0F3A15", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phminposuw"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3841", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "phminposuw"      , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3841", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrb"          , "operands": ["xmm", "r32", "i8"]      , "enc": "RM"      , "opcode": "0F3A20", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrb"          , "operands": ["xmm", "m8", "i8"]       , "enc": "RM"      , "opcode": "0F3A20", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrd"          , "operands": ["xmm", "r32", "i8"]      , "enc": "RM"      , "opcode": "0F3A22", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrd"          , "operands": ["xmm", "m32", "i8"]      , "enc": "RM"      , "opcode": "0F3A22", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrq"          , "operands": ["xmm", "r64", "i8"]      , "enc": "RM"      , "opcode": "0F3A22", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pinsrq"          , "operands": ["xmm", "m64", "i8"]      , "enc": "RM"      , "opcode": "0F3A22", "prefix": ["66"]      , "rexw": true , "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxsb"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F383C", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxsb"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F383C", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxsd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F383D", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxsd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F383D", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxud"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F383F", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxud"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F383F", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxuw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F383E", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmaxuw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F383E", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminsb"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3838", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminsb"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3838", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminsd"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3839", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminsd"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3839", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminud"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F383B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminud"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F383B", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminuw"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F383A", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pminuw"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F383A", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxbd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3821", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxbd"        , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F3821", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxbq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3822", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxbq"        , "operands": ["xmm", "m16"]            , "enc": "RM"      , "opcode": "0F3822", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxbw"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3820", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxbw"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F3820", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxdq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3825", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxdq"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F3825", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxwd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3823", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxwd"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F3823", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxwq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3824", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovsxwq"        , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F3824", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxbd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3831", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxbd"        , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F3831", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxbq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3832", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxbq"        , "operands": ["xmm", "m16"]            , "enc": "RM"      , "opcode": "0F3832", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxbw"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3830", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxbw"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F3830", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxdq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3835", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxdq"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F3835", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxwd"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3833", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxwd"        , "operands": ["xmm", "m64"]            , "enc": "RM"      , "opcode": "0F3833", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxwq"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3834", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmovzxwq"        , "operands": ["xmm", "m32"]            , "enc": "RM"      , "opcode": "0F3834", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmuldq"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3828", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmuldq"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3828", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulld"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3840", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pmulld"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3840", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ptest"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3817", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "ptest"           , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3817", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundpd"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A09", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundpd"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A09", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundps"         , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A08", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "roundps"         , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A08", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpestri"       , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A61", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpestri"       , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A61", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpestrm"       , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A60", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpestrm"       , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A60", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtq"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F3837", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpgtq"         , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F3837", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpistri"       , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A63", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpistri"       , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A63", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpistrm"       , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A62", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pcmpistrm"       , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A62", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movntsd"         , "operands": ["m64", "xmm"]            , "enc": "RMR"     , "opcode": "0F2B"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "movntss"         , "operands": ["m32", "xmm"]            , "enc": "RMR"     , "opcode": "0F2B"  , "prefix": ["F3"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "extrq"           , "operands": ["xmm", "i8", "i8"]       , "enc": "R"       , "opcode": "0F78"  , "prefix": ["66"]      , "rexw": false, "rm": "0", "ri": "" , "size": 64  },
	{ "name": "extrq"           , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F79"  , "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "insertq"         , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F79"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "insertq"         , "operands": ["xmm", "xmm", "i8", "i8"], "enc": "RM"      , "opcode": "0F78"  , "prefix": ["F2"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesdec"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesdec"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesdeclast"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesdeclast"      , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesenc"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesenc"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesenclast"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesenclast"      , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesimc"          , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38DB", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aesimc"          , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38DB", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aeskeygenassist" , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3ADF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "aeskeygenassist" , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3ADF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "gf2p8affineinvqb", "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3ACF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "gf2p8affineinvqb", "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3ACF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "gf2p8affineqb"   , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3ACE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "gf2p8affineqb"   , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3ACE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "gf2p8mulb"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38CF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "gf2p8mulb"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38CF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pclmulqdq"       , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3A44", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "pclmulqdq"       , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3A44", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1msg1"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38C9", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1msg1"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38C9", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1msg2"        , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38CA", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1msg2"        , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38CA", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1nexte"       , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38C8", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1nexte"       , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38C8", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1rnds4"       , "operands": ["xmm", "xmm", "i8"]      , "enc": "RM"      , "opcode": "0F3ACC", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha1rnds4"       , "operands": ["xmm", "m128", "i8"]     , "enc": "RM"      , "opcode": "0F3ACC", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha256msg1"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38CC", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha256msg1"      , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38CC", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha256msg2"      , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38CD", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha256msg2"      , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38CD", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha256rnds2"     , "operands": ["xmm", "xmm"]            , "enc": "RM"      , "opcode": "0F38CB", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "sha256rnds2"     , "operands": ["xmm", "m128"]           , "enc": "RM"      , "opcode": "0F38CB", "prefix": []          , "rexw": false, "rm": "r", "ri": "" , "size": 64  },
	{ "name": "vaesdec"         , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdec"         , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdeclast"     , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdeclast"     , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenc"         , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenc"         , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenclast"     , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenclast"     , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesimc"         , "operands": ["xmm", "xmm"]            , "enc": "VEX_RVMN", "opcode": "0F38DB", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesimc"         , "operands": ["xmm", "m128"]           , "enc": "VEX_RVMN", "opcode": "0F38DB", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaeskeygenassist", "operands": ["xmm", "xmm", "i8"]      , "enc": "VEX_RVMN", "opcode": "0F3ADF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaeskeygenassist", "operands": ["xmm", "m128", "i8"]     , "enc": "VEX_RVMN", "opcode": "0F3ADF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdec"         , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdec"         , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdeclast"     , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdeclast"     , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenc"         , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenc"         , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenclast"     , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenclast"     , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdec"         , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdec"         , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdec"         , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdec"         , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdec"         , "operands": ["zmm", "zmm", "zmm"]     , "enc": "EVEX_RVM", "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 },
	{ "name": "vaesdec"         , "operands": ["zmm", "zmm", "m512"]    , "enc": "EVEX_RVM", "opcode": "0F38DE", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 },
	{ "name": "vaesdeclast"     , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdeclast"     , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesdeclast"     , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdeclast"     , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesdeclast"     , "operands": ["zmm", "zmm", "zmm"]     , "enc": "EVEX_RVM", "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 },
	{ "name": "vaesdeclast"     , "operands": ["zmm", "zmm", "m512"]    , "enc": "EVEX_RVM", "opcode": "0F38DF", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 },
	{ "name": "vaesenc"         , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenc"         , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenc"         , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenc"         , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenc"         , "operands": ["zmm", "zmm", "zmm"]     , "enc": "EVEX_RVM", "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 },
	{ "name": "vaesenc"         , "operands": ["zmm", "zmm", "m512"]    , "enc": "EVEX_RVM", "opcode": "0F38DC", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 },
	{ "name": "vaesenclast"     , "operands": ["xmm", "xmm", "xmm"]     , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenclast"     , "operands": ["xmm", "xmm", "m128"]    , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 128 },
	{ "name": "vaesenclast"     , "operands": ["ymm", "ymm", "ymm"]     , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenclast"     , "operands": ["ymm", "ymm", "m256"]    , "enc": "VEX_RVM" , "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 256 },
	{ "name": "vaesenclast"     , "operands": ["zmm", "zmm", "zmm"]     , "enc": "EVEX_RVM", "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 },
	{ "name": "vaesenclast"     , "operands": ["zmm", "zmm", "m512"]    , "enc": "EVEX_RVM", "opcode": "0F38DD", "prefix": ["66"]      , "rexw": false, "rm": "r", "ri": "" , "size": 512 }
]

