Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: PICtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PICtop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PICtop"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PICtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\FIFO.vhd" into library work
Parsing entity <FIFO>.
Parsing architecture <FIFO_a> of entity <fifo>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PIC_pkg.vhd" into library work
Parsing package <PIC_pkg>.
Parsing package body <PIC_pkg>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ShiftRegister.vhd" into library work
Parsing entity <ShiftRegister>.
Parsing architecture <Behavioral> of entity <shiftregister>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\rs232_tx.vhd" into library work
Parsing entity <rs232_tx>.
Parsing architecture <Behavioral> of entity <rs232_tx>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232_RX.vhd" into library work
Parsing entity <RS232_RX>.
Parsing architecture <Behavioral> of entity <rs232_rx>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_peripheals.vhd" into library work
Parsing entity <ram_peripheals>.
Parsing architecture <Behavioral> of entity <ram_peripheals>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_gp.vhd" into library work
Parsing entity <ram_gp>.
Parsing architecture <Behavioral> of entity <ram_gp>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232top.vhd" into library work
Parsing entity <RS232top>.
Parsing architecture <RTL> of entity <rs232top>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <AUTOMATIC> of entity <rom>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RAM.vhd" into library work
Parsing entity <ram>.
Parsing architecture <behavior> of entity <ram>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" into library work
Parsing entity <MAIN_CONTROL>.
Parsing architecture <Behavioral> of entity <main_control>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd" into library work
Parsing entity <dma>.
Parsing architecture <Behavioral> of entity <dma>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PICtop.vhd" into library work
Parsing entity <PICtop>.
Parsing architecture <behavior> of entity <pictop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <PICtop> (architecture <behavior>) from library <work>.

Elaborating entity <RS232top> (architecture <RTL>) from library <work>.

Elaborating entity <rs232_tx> (architecture <Behavioral>) from library <work>.

Elaborating entity <RS232_RX> (architecture <Behavioral>) from library <work>.

Elaborating entity <ShiftRegister> (architecture <Behavioral>) from library <work>.

Elaborating entity <FIFO> (architecture <FIFO_a>) from library <work>.

Elaborating entity <MAIN_CONTROL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 152. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 274. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 298. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 303. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 310. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM> (architecture <AUTOMATIC>) from library <work>.

Elaborating entity <dma> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram> (architecture <behavior>) from library <work>.

Elaborating entity <ram_peripheals> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram_gp> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PICtop>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PICtop.vhd".
INFO:Xst:3210 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PICtop.vhd" line 167: Output port <RAM_CS> of the instance <controlador> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PICtop.vhd" line 189: Output port <FlagC> of the instance <alu_comp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PICtop.vhd" line 189: Output port <FlagN> of the instance <alu_comp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PICtop.vhd" line 189: Output port <FlagE> of the instance <alu_comp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PICtop> synthesized.

Synthesizing Unit <RS232top>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232top.vhd".
    Found 1-bit register for signal <Ack_in>.
    Found 1-bit register for signal <LineRD_in>.
    Found 8-bit register for signal <Data_FF>.
    Found 1-bit register for signal <StartTX>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <RS232top> synthesized.

Synthesizing Unit <rs232_tx>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\rs232_tx.vhd".
    Found 8-bit register for signal <width_count>.
    Found 3-bit register for signal <data_count>.
    Found 2-bit register for signal <CurrentState>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <width_count[7]_GND_9_o_add_16_OUT> created at line 1241.
    Found 3-bit adder for signal <data_count[2]_GND_9_o_add_22_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <data_count[2]_Data[7]_Mux_6_o> created at line 87.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232_tx> synthesized.

Synthesizing Unit <RS232_RX>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232_RX.vhd".
    Found 3-bit register for signal <data_count>.
    Found 8-bit register for signal <width_count>.
    Found 2-bit register for signal <CurrentState>.
    Found finite state machine <FSM_1> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <data_count[2]_GND_10_o_add_18_OUT> created at line 1241.
    Found 8-bit adder for signal <width_count[7]_GND_10_o_add_26_OUT> created at line 1241.
    Found 1-bit 3-to-1 multiplexer for signal <Code_out> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RS232_RX> synthesized.

Synthesizing Unit <ShiftRegister>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ShiftRegister.vhd".
    Found 3-bit register for signal <i>.
    Found 8-bit register for signal <Q>.
    Found 3-bit adder for signal <i[2]_GND_11_o_mux_4_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ShiftRegister> synthesized.

Synthesizing Unit <MAIN_CONTROL>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd".
    Found 12-bit register for signal <Reg_instruct>.
    Found 12-bit register for signal <Reg_operand>.
    Found 12-bit register for signal <prog_count>.
    Found 3-bit register for signal <CurrentState>.
    Found finite state machine <FSM_2> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ini                                            |
    | Power Up State     | ini                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <prog_count[11]_GND_14_o_add_3_OUT> created at line 1241.
    Found 8-bit adder for signal <Index_Reg[7]_Reg_operand[7]_add_32_OUT> created at line 291.
    Found 64x5-bit Read Only RAM for signal <Reg_instruct[5]_GND_14_o_wide_mux_9_OUT>
    Found 8x16-bit Read Only RAM for signal <_n0470>
    Found 3-bit 4-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_28_OUT> created at line 206.
    Found 5-bit 4-to-1 multiplexer for signal <Reg_instruct[7]_GND_14_o_wide_mux_44_OUT> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<7>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<6>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<5>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<4>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<3>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<2>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<1>> created at line 204.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_30_OUT<0>> created at line 204.
    Found 1-bit tristate buffer for signal <RAM_Addr<7>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Addr<6>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Addr<5>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Addr<4>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Addr<3>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Addr<2>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Addr<1>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Addr<0>> created at line 85
    Found 1-bit tristate buffer for signal <RAM_CS> created at line 85
    Found 1-bit tristate buffer for signal <RAM_Write> created at line 85
    Found 1-bit tristate buffer for signal <RAM_OE> created at line 85
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 85
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 85
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 85
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 85
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 85
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 85
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 85
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 85
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  82 Multiplexer(s).
	inferred  19 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <MAIN_CONTROL> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ALU.vhd".
    Register <FlagZ_reg> equivalent to <FlagZ> has been removed
    Found 1-bit register for signal <FlagZ>.
    Found 8-bit register for signal <reg_b>.
    Found 8-bit register for signal <reg_acc>.
    Found 8-bit register for signal <Index_reg_reg>.
    Found 8-bit register for signal <reg_a>.
    Found 8-bit register for signal <Index_Reg>.
    Found 8-bit adder for signal <reg_a[7]_reg_b[7]_add_0_OUT> created at line 59.
    Found 8-bit adder for signal <reg_a[7]_GND_34_o_add_18_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_34_o_GND_34_o_sub_3_OUT<7:0>> created at line 67.
    Found 8-bit subtractor for signal <GND_34_o_GND_34_o_sub_16_OUT<7:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 43
    Found 8-bit comparator equal for signal <reg_a[7]_reg_b[7]_equal_11_o> created at line 109
    Found 8-bit comparator greater for signal <reg_a[7]_reg_b[7]_LessThan_12_o> created at line 117
    Found 8-bit comparator greater for signal <reg_b[7]_reg_a[7]_LessThan_13_o> created at line 125
    Found 8-bit comparator lessequal for signal <n0009> created at line 132
    Found 8-bit comparator lessequal for signal <n0011> created at line 132
    Found 8-bit comparator lessequal for signal <n0016> created at line 139
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ROM.vhd".
    Found 256x12-bit Read Only RAM for signal <_n0680>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <ROM> synthesized.

Synthesizing Unit <dma>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\dma.vhd".
    Found 3-bit register for signal <data_count>.
    Found 3-bit register for signal <CurrentState>.
INFO:Xst:1799 - State dma_read_rs is never reached in FSM <CurrentState>.
    Found finite state machine <FSM_3> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <GND_47_o_GND_47_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <data_count[2]_GND_47_o_add_19_OUT> created at line 1241.
    Found 1-bit tristate buffer for signal <Address<7>> created at line 55
    Found 1-bit tristate buffer for signal <Address<6>> created at line 55
    Found 1-bit tristate buffer for signal <Address<5>> created at line 55
    Found 1-bit tristate buffer for signal <Address<4>> created at line 55
    Found 1-bit tristate buffer for signal <Address<3>> created at line 55
    Found 1-bit tristate buffer for signal <Address<2>> created at line 55
    Found 1-bit tristate buffer for signal <Address<1>> created at line 55
    Found 1-bit tristate buffer for signal <Address<0>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 55
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 55
    Found 1-bit tristate buffer for signal <Write_en> created at line 55
    Found 1-bit tristate buffer for signal <OE> created at line 55
    Found 3-bit comparator greater for signal <data_count[2]_GND_47_o_LessThan_15_o> created at line 112
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  42 Multiplexer(s).
	inferred  18 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <dma> synthesized.

Synthesizing Unit <ram>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RAM.vhd".
    Found 1-bit tristate buffer for signal <cs_gp> created at line 107
    Found 1-bit tristate buffer for signal <cs_per> created at line 108
    Found 8-bit comparator greater for signal <n0000> created at line 107
    Found 8-bit comparator greater for signal <address[7]_PWR_140_o_LessThan_2_o> created at line 107
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Tristate(s).
Unit <ram> synthesized.

Synthesizing Unit <ram_peripheals>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_peripheals.vhd".
WARNING:Xst:647 - Input <address<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Always blocking tristate driving signal <databus<7>> is removed.
Always blocking tristate driving signal <databus<6>> is removed.
Always blocking tristate driving signal <databus<5>> is removed.
Always blocking tristate driving signal <databus<4>> is removed.
Always blocking tristate driving signal <databus<3>> is removed.
Always blocking tristate driving signal <databus<2>> is removed.
Always blocking tristate driving signal <databus<1>> is removed.
Always blocking tristate driving signal <databus<0>> is removed.
    Found 8-bit register for signal <contents_ram<1>>.
    Found 8-bit register for signal <contents_ram<2>>.
    Found 8-bit register for signal <contents_ram<3>>.
    Found 8-bit register for signal <contents_ram<4>>.
    Found 8-bit register for signal <contents_ram<5>>.
    Found 8-bit register for signal <contents_ram<6>>.
    Found 8-bit register for signal <contents_ram<7>>.
    Found 8-bit register for signal <contents_ram<8>>.
    Found 8-bit register for signal <contents_ram<9>>.
    Found 8-bit register for signal <contents_ram<10>>.
    Found 8-bit register for signal <contents_ram<11>>.
    Found 8-bit register for signal <contents_ram<12>>.
    Found 8-bit register for signal <contents_ram<13>>.
    Found 8-bit register for signal <contents_ram<14>>.
    Found 8-bit register for signal <contents_ram<15>>.
    Found 8-bit register for signal <contents_ram<16>>.
    Found 8-bit register for signal <contents_ram<17>>.
    Found 8-bit register for signal <contents_ram<18>>.
    Found 8-bit register for signal <contents_ram<19>>.
    Found 8-bit register for signal <contents_ram<20>>.
    Found 8-bit register for signal <contents_ram<21>>.
    Found 8-bit register for signal <contents_ram<22>>.
    Found 8-bit register for signal <contents_ram<23>>.
    Found 8-bit register for signal <contents_ram<24>>.
    Found 8-bit register for signal <contents_ram<25>>.
    Found 8-bit register for signal <contents_ram<26>>.
    Found 8-bit register for signal <contents_ram<27>>.
    Found 8-bit register for signal <contents_ram<28>>.
    Found 8-bit register for signal <contents_ram<29>>.
    Found 8-bit register for signal <contents_ram<30>>.
    Found 8-bit register for signal <contents_ram<31>>.
    Found 8-bit register for signal <contents_ram<32>>.
    Found 8-bit register for signal <contents_ram<33>>.
    Found 8-bit register for signal <contents_ram<34>>.
    Found 8-bit register for signal <contents_ram<35>>.
    Found 8-bit register for signal <contents_ram<36>>.
    Found 8-bit register for signal <contents_ram<37>>.
    Found 8-bit register for signal <contents_ram<38>>.
    Found 8-bit register for signal <contents_ram<39>>.
    Found 8-bit register for signal <contents_ram<40>>.
    Found 8-bit register for signal <contents_ram<41>>.
    Found 8-bit register for signal <contents_ram<42>>.
    Found 8-bit register for signal <contents_ram<43>>.
    Found 8-bit register for signal <contents_ram<44>>.
    Found 8-bit register for signal <contents_ram<45>>.
    Found 8-bit register for signal <contents_ram<46>>.
    Found 8-bit register for signal <contents_ram<47>>.
    Found 8-bit register for signal <contents_ram<48>>.
    Found 8-bit register for signal <contents_ram<49>>.
    Found 8-bit register for signal <contents_ram<50>>.
    Found 8-bit register for signal <contents_ram<51>>.
    Found 8-bit register for signal <contents_ram<52>>.
    Found 8-bit register for signal <contents_ram<53>>.
    Found 8-bit register for signal <contents_ram<54>>.
    Found 8-bit register for signal <contents_ram<55>>.
    Found 8-bit register for signal <contents_ram<56>>.
    Found 8-bit register for signal <contents_ram<57>>.
    Found 8-bit register for signal <contents_ram<58>>.
    Found 8-bit register for signal <contents_ram<59>>.
    Found 8-bit register for signal <contents_ram<60>>.
    Found 8-bit register for signal <contents_ram<61>>.
    Found 8-bit register for signal <contents_ram<62>>.
    Found 8-bit register for signal <contents_ram<63>>.
    Found 8-bit register for signal <contents_ram<0>>.
    Found 8-bit register for signal <switches>.
    Found 7-bit register for signal <temp_l>.
    Found 7-bit register for signal <temp_h>.
    Found 16x7-bit Read Only RAM for signal <contents_ram[49][3]_GND_67_o_wide_mux_129_OUT>
    Found 16x7-bit Read Only RAM for signal <contents_ram[49][7]_GND_67_o_wide_mux_130_OUT>
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <contents_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 64-to-1 multiplexer for signal <address[5]_contents_ram[63][7]_wide_mux_269_OUT> created at line 125.
    Found 1-bit tristate buffer for signal <databus<7>> created at line 125
    Found 1-bit tristate buffer for signal <databus<6>> created at line 125
    Found 1-bit tristate buffer for signal <databus<5>> created at line 125
    Found 1-bit tristate buffer for signal <databus<4>> created at line 125
    Found 1-bit tristate buffer for signal <databus<3>> created at line 125
    Found 1-bit tristate buffer for signal <databus<2>> created at line 125
    Found 1-bit tristate buffer for signal <databus<1>> created at line 125
    Found 1-bit tristate buffer for signal <databus<0>> created at line 125
    Summary:
	inferred   2 RAM(s).
	inferred 534 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ram_peripheals> synthesized.

Synthesizing Unit <ram_gp>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ram_gp.vhd".
Always blocking tristate driving signal <databus<7>> is removed.
Always blocking tristate driving signal <databus<6>> is removed.
Always blocking tristate driving signal <databus<5>> is removed.
Always blocking tristate driving signal <databus<4>> is removed.
Always blocking tristate driving signal <databus<3>> is removed.
Always blocking tristate driving signal <databus<2>> is removed.
Always blocking tristate driving signal <databus<1>> is removed.
Always blocking tristate driving signal <databus<0>> is removed.
    Found 256x8-bit single-port RAM <Mram_contents_ram> for signal <contents_ram>.
    Found 1-bit tristate buffer for signal <databus<7>> created at line 53
    Found 1-bit tristate buffer for signal <databus<6>> created at line 53
    Found 1-bit tristate buffer for signal <databus<5>> created at line 53
    Found 1-bit tristate buffer for signal <databus<4>> created at line 53
    Found 1-bit tristate buffer for signal <databus<3>> created at line 53
    Found 1-bit tristate buffer for signal <databus<2>> created at line 53
    Found 1-bit tristate buffer for signal <databus<1>> created at line 53
    Found 1-bit tristate buffer for signal <databus<0>> created at line 53
    Summary:
	inferred   1 RAM(s).
	inferred   8 Tristate(s).
Unit <ram_gp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port Read Only RAM                    : 2
 256x12-bit single-port Read Only RAM                  : 1
 256x8-bit single-port RAM                             : 1
 64x5-bit single-port Read Only RAM                    : 1
 8x16-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 10
 12-bit adder                                          : 1
 3-bit adder                                           : 4
 8-bit adder                                           : 4
 8-bit addsub                                          : 1
# Registers                                            : 87
 1-bit register                                        : 4
 12-bit register                                       : 3
 3-bit register                                        : 4
 7-bit register                                        : 2
 8-bit register                                        : 74
# Comparators                                          : 9
 3-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 176
 1-bit 2-to-1 multiplexer                              : 122
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 29
 8-bit 64-to-1 multiplexer                             : 1
# Tristates                                            : 63
 1-bit tristate buffer                                 : 63
# FSMs                                                 : 4
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <FIFO.ngc>.
Loading core <FIFO> for timing and area information for instance <Internal_memory>.
WARNING:Xst:2677 - Node <Reg_instruct_8> of sequential type is unconnected in block <controlador>.
WARNING:Xst:2677 - Node <Reg_instruct_9> of sequential type is unconnected in block <controlador>.
WARNING:Xst:2677 - Node <Reg_instruct_10> of sequential type is unconnected in block <controlador>.
WARNING:Xst:2677 - Node <Reg_instruct_11> of sequential type is unconnected in block <controlador>.

Synthesizing (advanced) Unit <MAIN_CONTROL>.
The following registers are absorbed into counter <prog_count>: 1 register on signal <prog_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Reg_instruct[5]_GND_14_o_wide_mux_9_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Reg_instruct<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0470> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Reg_instruct<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MAIN_CONTROL> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0680> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Program_counter<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

Synthesizing (advanced) Unit <RS232_RX>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <RS232_RX> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftRegister>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <ShiftRegister> synthesized (advanced).

Synthesizing (advanced) Unit <ram_gp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_contents_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <write_en_0>    | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <databus>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_gp> synthesized (advanced).

Synthesizing (advanced) Unit <ram_peripheals>.
INFO:Xst:3231 - The small RAM <Mram_contents_ram[49][3]_GND_67_o_wide_mux_129_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <contents_ram<49><3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_contents_ram[49][7]_GND_67_o_wide_mux_130_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <contents_ram<49><7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_peripheals> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_tx>.
The following registers are absorbed into counter <width_count>: 1 register on signal <width_count>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <rs232_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <Reg_instruct_8> of sequential type is unconnected in block <MAIN_CONTROL>.
WARNING:Xst:2677 - Node <Reg_instruct_9> of sequential type is unconnected in block <MAIN_CONTROL>.
WARNING:Xst:2677 - Node <Reg_instruct_10> of sequential type is unconnected in block <MAIN_CONTROL>.
WARNING:Xst:2677 - Node <Reg_instruct_11> of sequential type is unconnected in block <MAIN_CONTROL>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port distributed Read Only RAM        : 2
 256x12-bit single-port distributed Read Only RAM      : 1
 256x8-bit single-port distributed RAM                 : 1
 64x5-bit single-port distributed Read Only RAM        : 1
 8x16-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 3-bit up counter                                      : 3
 8-bit up counter                                      : 1
# Registers                                            : 625
 Flip-Flops                                            : 625
# Comparators                                          : 9
 3-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 190
 1-bit 2-to-1 multiplexer                              : 134
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 64-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 3-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 28
# FSMs                                                 : 4
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <RS232_PHY/Transmitter/FSM_0> on signal <CurrentState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 startbit | 01
 senddata | 11
 stopbit  | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <RS232_PHY/Receiver/FSM_1> on signal <CurrentState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 startbit | 01
 rcvdata  | 11
 stopbit  | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controlador/FSM_2> on signal <CurrentState[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 ini          | 000
 sleep        | 001
 get_instruct | 010
 get_operand  | 011
 decode       | 100
 execute      | 101
 stall        | 110
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dma_top/FSM_3> on signal <CurrentState[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 dma_send      | 001
 dma_wait_bus  | 010
 dma_end_write | 011
 dma_read_rs   | unreached
 dma_write_ram | 101
---------------------------
WARNING:Xst:2042 - Unit ram: 2 internal tristates are replaced by logic (pull-up yes): cs_gp, cs_per.
WARNING:Xst:2042 - Unit dma: 18 internal tristates are replaced by logic (pull-up yes): Address<0>, Address<1>, Address<2>, Address<3>, Address<4>, Address<5>, Address<6>, Address<7>, Databus<0>, Databus<1>, Databus<2>, Databus<3>, Databus<4>, Databus<5>, Databus<6>, Databus<7>, OE, Write_en.
WARNING:Xst:2042 - Unit ALU: 8 internal tristates are replaced by logic (pull-up yes): Databus<0>, Databus<1>, Databus<2>, Databus<3>, Databus<4>, Databus<5>, Databus<6>, Databus<7>.
WARNING:Xst:2042 - Unit MAIN_CONTROL: 19 internal tristates are replaced by logic (pull-up yes): Databus<0>, Databus<1>, Databus<2>, Databus<3>, Databus<4>, Databus<5>, Databus<6>, Databus<7>, RAM_Addr<0>, RAM_Addr<1>, RAM_Addr<2>, RAM_Addr<3>, RAM_Addr<4>, RAM_Addr<5>, RAM_Addr<6>, RAM_Addr<7>, RAM_CS, RAM_OE, RAM_Write.
WARNING:Xst:2042 - Unit ram_gp: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:2042 - Unit ram_peripheals: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:1710 - FF/Latch <controlador/Reg_operand_11> (without init value) has a constant value of 0 in block <PICtop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controlador/Reg_operand_10> (without init value) has a constant value of 0 in block <PICtop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controlador/Reg_operand_9> (without init value) has a constant value of 0 in block <PICtop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controlador/Reg_operand_8> (without init value) has a constant value of 0 in block <PICtop>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PICtop> ...

Optimizing unit <RS232top> ...

Optimizing unit <rs232_tx> ...

Optimizing unit <RS232_RX> ...

Optimizing unit <ShiftRegister> ...
WARNING:Xst:1710 - FF/Latch <dma_top/data_count_2> (without init value) has a constant value of 0 in block <PICtop>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PICtop, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
FlipFlop controlador/CurrentState_FSM_FFd1 has been replicated 1 time(s)
FlipFlop controlador/Reg_instruct_0 has been replicated 1 time(s)
FlipFlop controlador/Reg_instruct_2 has been replicated 2 time(s)
FlipFlop controlador/Reg_instruct_5 has been replicated 1 time(s)
FlipFlop dma_top/data_count_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 665
 Flip-Flops                                            : 665

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PICtop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 811
#      GND                         : 2
#      INV                         : 7
#      LUT2                        : 39
#      LUT3                        : 43
#      LUT4                        : 99
#      LUT5                        : 112
#      LUT6                        : 389
#      MUXCY                       : 52
#      MUXF7                       : 22
#      MUXF8                       : 8
#      VCC                         : 2
#      XORCY                       : 36
# FlipFlops/Latches                : 720
#      FD                          : 4
#      FDC                         : 21
#      FDCE                        : 649
#      FDE                         : 31
#      FDP                         : 14
#      FDPE                        : 1
# RAMS                             : 9
#      RAM256X1S                   : 8
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 2
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             720  out of  18224     3%  
 Number of Slice LUTs:                  721  out of   9112     7%  
    Number used as Logic:               689  out of   9112     7%  
    Number used as Memory:               32  out of   2176     1%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1282
   Number with an unused Flip Flop:     562  out of   1282    43%  
   Number with an unused LUT:           561  out of   1282    43%  
   Number of fully used LUT-FF pairs:   159  out of   1282    12%  
   Number of unique control sets:        86

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 729   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.844ns (Maximum Frequency: 101.586MHz)
   Minimum input arrival time before clock: 5.270ns
   Maximum output required time after clock: 5.915ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 9.844ns (frequency: 101.586MHz)
  Total number of paths / destination ports: 1704444 / 1515
-------------------------------------------------------------------------
Delay:               9.844ns (Levels of Logic = 8)
  Source:            controlador/Reg_instruct_4 (FF)
  Destination:       alu_comp/Index_Reg_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: controlador/Reg_instruct_4 to alu_comp/Index_Reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.447   1.176  controlador/Reg_instruct_4 (controlador/Reg_instruct_4)
     LUT6:I4->O            4   0.203   0.788  controlador/Mmux_ALU_op91111 (controlador/Mmux_ALU_op9111)
     LUT6:I4->O           19   0.203   1.072  controlador/Mmux_CurrentState[2]_PWR_21_o_Mux_76_o2 (controlador/CurrentState[2]_PWR_21_o_Mux_76_o)
     LUT5:I4->O           87   0.205   1.792  RAM_Addr<1>LogicTrst3 (RAM_Addr<1>)
     LUT6:I5->O            1   0.205   0.827  ram_top/periph_ram/mux_122 (ram_top/periph_ram/mux_122)
     LUT6:I2->O            1   0.203   0.684  ram_top/periph_ram/mux_7 (ram_top/periph_ram/mux_7)
     LUT6:I4->O            6   0.203   0.745  RAM_Data<0>LogicTrst5_SW0 (N65)
     LUT4:I3->O            1   0.205   0.580  RAM_Data<0>LogicTrst5_1 (RAM_Data<0>LogicTrst5)
     LUT5:I4->O            2   0.205   0.000  alu_comp/Mmux_Index_reg_tmp11 (alu_comp/Index_reg_tmp<0>)
     FDC:D                     0.102          alu_comp/Index_reg_reg_0
    ----------------------------------------
    Total                      9.844ns (2.181ns logic, 7.663ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 672 / 672
-------------------------------------------------------------------------
Offset:              5.270ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       controlador/CurrentState_FSM_FFd1 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to controlador/CurrentState_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  Reset_IBUF (Reset_IBUF)
     INV:I->O            640   0.206   2.120  alu_comp/Reset_inv1_INV_0 (RS232_PHY/Receiver/Reset_inv)
     FDCE:CLR                  0.430          RS232_PHY/Receiver/width_count_0
    ----------------------------------------
    Total                      5.270ns (1.858ns logic, 3.412ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 37 / 23
-------------------------------------------------------------------------
Offset:              5.915ns (Levels of Logic = 4)
  Source:            RS232_PHY/Transmitter/data_count_0 (FF)
  Destination:       RS232_TX (PAD)
  Source Clock:      Clk rising

  Data Path: RS232_PHY/Transmitter/data_count_0 to RS232_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  RS232_PHY/Transmitter/data_count_0 (RS232_PHY/Transmitter/data_count_0)
     LUT6:I1->O            1   0.203   0.000  RS232_PHY/Transmitter/Mmux_data_count[2]_Data[7]_Mux_6_o_3 (RS232_PHY/Transmitter/Mmux_data_count[2]_Data[7]_Mux_6_o_3)
     MUXF7:I1->O           1   0.140   0.684  RS232_PHY/Transmitter/Mmux_data_count[2]_Data[7]_Mux_6_o_2_f7 (RS232_PHY/Transmitter/data_count[2]_Data[7]_Mux_6_o)
     LUT3:I1->O            1   0.203   0.579  RS232_PHY/Transmitter/TX1 (RS232_TX_OBUF)
     OBUF:I->O                 2.571          RS232_TX_OBUF (RS232_TX)
    ----------------------------------------
    Total                      5.915ns (3.564ns logic, 2.351ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.844|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.11 secs
 
--> 

Total memory usage is 300876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   22 (   0 filtered)

