ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_pwr_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_PWREx_GetVoltageRange
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_PWREx_GetVoltageRange:
  27              	.LFB317:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * All rights reserved.
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * in the root directory of this software component.
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  29              		.loc 1 115 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
  41              		.loc 1 131 15
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 4


  42 0004 044B     		ldr	r3, .L3
  43 0006 1B68     		ldr	r3, [r3]
  44              		.loc 1 131 21
  45 0008 03F4C063 		and	r3, r3, #1536
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  46              		.loc 1 133 1
  47 000c 1846     		mov	r0, r3
  48 000e BD46     		mov	sp, r7
  49              	.LCFI2:
  50              		.cfi_def_cfa_register 13
  51              		@ sp needed
  52 0010 5DF8047B 		ldr	r7, [sp], #4
  53              	.LCFI3:
  54              		.cfi_restore 7
  55              		.cfi_def_cfa_offset 0
  56 0014 7047     		bx	lr
  57              	.L4:
  58 0016 00BF     		.align	2
  59              	.L3:
  60 0018 00700040 		.word	1073770496
  61              		.cfi_endproc
  62              	.LFE317:
  64              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  65              		.align	1
  66              		.global	HAL_PWREx_ControlVoltageScaling
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	HAL_PWREx_ControlVoltageScaling:
  72              	.LFB318:
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling specifies the regulator output voltage to achieve
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 5


 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  73              		.loc 1 164 1
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 16
  76              		@ frame_needed = 1, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78 0000 80B4     		push	{r7}
  79              	.LCFI4:
  80              		.cfi_def_cfa_offset 4
  81              		.cfi_offset 7, -4
  82 0002 85B0     		sub	sp, sp, #20
  83              	.LCFI5:
  84              		.cfi_def_cfa_offset 24
  85 0004 00AF     		add	r7, sp, #0
  86              	.LCFI6:
  87              		.cfi_def_cfa_register 7
  88 0006 7860     		str	r0, [r7, #4]
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 6


 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  89              		.loc 1 239 6
  90 0008 7B68     		ldr	r3, [r7, #4]
  91 000a B3F5007F 		cmp	r3, #512
  92 000e 30D1     		bne	.L6
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
  93              		.loc 1 241 9
  94 0010 234B     		ldr	r3, .L12
  95 0012 1B68     		ldr	r3, [r3]
  96 0014 03F4C063 		and	r3, r3, #1536
  97              		.loc 1 241 8
  98 0018 B3F5007F 		cmp	r3, #512
  99 001c 38D0     		beq	.L7
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 100              		.loc 1 244 7
 101 001e 204B     		ldr	r3, .L12
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 7


 102 0020 1B68     		ldr	r3, [r3]
 103 0022 23F4C063 		bic	r3, r3, #1536
 104 0026 1E4A     		ldr	r2, .L12
 105 0028 43F40073 		orr	r3, r3, #512
 106 002c 1360     		str	r3, [r2]
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 107              		.loc 1 247 53
 108 002e 1D4B     		ldr	r3, .L12+4
 109 0030 1B68     		ldr	r3, [r3]
 110 0032 3222     		movs	r2, #50
 111 0034 02FB03F3 		mul	r3, r2, r3
 112              		.loc 1 247 72
 113 0038 1B4A     		ldr	r2, .L12+8
 114 003a A2FB0323 		umull	r2, r3, r2, r3
 115 003e 9B0C     		lsrs	r3, r3, #18
 116              		.loc 1 247 23
 117 0040 0133     		adds	r3, r3, #1
 118 0042 FB60     		str	r3, [r7, #12]
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 119              		.loc 1 248 13
 120 0044 02E0     		b	.L8
 121              	.L10:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 122              		.loc 1 250 24
 123 0046 FB68     		ldr	r3, [r7, #12]
 124 0048 013B     		subs	r3, r3, #1
 125 004a FB60     		str	r3, [r7, #12]
 126              	.L8:
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 127              		.loc 1 248 15
 128 004c 144B     		ldr	r3, .L12
 129 004e 5B69     		ldr	r3, [r3, #20]
 130 0050 03F48063 		and	r3, r3, #1024
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 131              		.loc 1 248 13
 132 0054 B3F5806F 		cmp	r3, #1024
 133 0058 02D1     		bne	.L9
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 134              		.loc 1 248 55 discriminator 1
 135 005a FB68     		ldr	r3, [r7, #12]
 136 005c 002B     		cmp	r3, #0
 137 005e F2D1     		bne	.L10
 138              	.L9:
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 139              		.loc 1 252 11
 140 0060 0F4B     		ldr	r3, .L12
 141 0062 5B69     		ldr	r3, [r3, #20]
 142 0064 03F48063 		and	r3, r3, #1024
 143              		.loc 1 252 10
 144 0068 B3F5806F 		cmp	r3, #1024
 145 006c 10D1     		bne	.L7
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 8


 146              		.loc 1 254 16
 147 006e 0323     		movs	r3, #3
 148 0070 0FE0     		b	.L11
 149              	.L6:
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 150              		.loc 1 260 9
 151 0072 0B4B     		ldr	r3, .L12
 152 0074 1B68     		ldr	r3, [r3]
 153 0076 03F4C063 		and	r3, r3, #1536
 154              		.loc 1 260 8
 155 007a B3F5806F 		cmp	r3, #1024
 156 007e 07D0     		beq	.L7
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 157              		.loc 1 263 7
 158 0080 074B     		ldr	r3, .L12
 159 0082 1B68     		ldr	r3, [r3]
 160 0084 23F4C063 		bic	r3, r3, #1536
 161 0088 054A     		ldr	r2, .L12
 162 008a 43F48063 		orr	r3, r3, #1024
 163 008e 1360     		str	r3, [r2]
 164              	.L7:
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 165              		.loc 1 269 10
 166 0090 0023     		movs	r3, #0
 167              	.L11:
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 168              		.loc 1 270 1
 169 0092 1846     		mov	r0, r3
 170 0094 1437     		adds	r7, r7, #20
 171              	.LCFI7:
 172              		.cfi_def_cfa_offset 4
 173 0096 BD46     		mov	sp, r7
 174              	.LCFI8:
 175              		.cfi_def_cfa_register 13
 176              		@ sp needed
 177 0098 5DF8047B 		ldr	r7, [sp], #4
 178              	.LCFI9:
 179              		.cfi_restore 7
 180              		.cfi_def_cfa_offset 0
 181 009c 7047     		bx	lr
 182              	.L13:
 183 009e 00BF     		.align	2
 184              	.L12:
 185 00a0 00700040 		.word	1073770496
 186 00a4 00000000 		.word	SystemCoreClock
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 9


 187 00a8 83DE1B43 		.word	1125899907
 188              		.cfi_endproc
 189              	.LFE318:
 191              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_PWREx_EnableBatteryCharging
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	HAL_PWREx_EnableBatteryCharging:
 199              	.LFB319:
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT through an internal resistor.
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection specifies the resistor impedance.
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 200              		.loc 1 283 1
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 8
 203              		@ frame_needed = 1, uses_anonymous_args = 0
 204              		@ link register save eliminated.
 205 0000 80B4     		push	{r7}
 206              	.LCFI10:
 207              		.cfi_def_cfa_offset 4
 208              		.cfi_offset 7, -4
 209 0002 83B0     		sub	sp, sp, #12
 210              	.LCFI11:
 211              		.cfi_def_cfa_offset 16
 212 0004 00AF     		add	r7, sp, #0
 213              	.LCFI12:
 214              		.cfi_def_cfa_register 7
 215 0006 7860     		str	r0, [r7, #4]
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 216              		.loc 1 287 3
 217 0008 094B     		ldr	r3, .L15
 218 000a DB68     		ldr	r3, [r3, #12]
 219 000c 23F40072 		bic	r2, r3, #512
 220 0010 0749     		ldr	r1, .L15
 221 0012 7B68     		ldr	r3, [r7, #4]
 222 0014 1343     		orrs	r3, r3, r2
 223 0016 CB60     		str	r3, [r1, #12]
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 224              		.loc 1 290 3
 225 0018 054B     		ldr	r3, .L15
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 10


 226 001a DB68     		ldr	r3, [r3, #12]
 227 001c 044A     		ldr	r2, .L15
 228 001e 43F48073 		orr	r3, r3, #256
 229 0022 D360     		str	r3, [r2, #12]
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 230              		.loc 1 291 1
 231 0024 00BF     		nop
 232 0026 0C37     		adds	r7, r7, #12
 233              	.LCFI13:
 234              		.cfi_def_cfa_offset 4
 235 0028 BD46     		mov	sp, r7
 236              	.LCFI14:
 237              		.cfi_def_cfa_register 13
 238              		@ sp needed
 239 002a 5DF8047B 		ldr	r7, [sp], #4
 240              	.LCFI15:
 241              		.cfi_restore 7
 242              		.cfi_def_cfa_offset 0
 243 002e 7047     		bx	lr
 244              	.L16:
 245              		.align	2
 246              	.L15:
 247 0030 00700040 		.word	1073770496
 248              		.cfi_endproc
 249              	.LFE319:
 251              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 252              		.align	1
 253              		.global	HAL_PWREx_DisableBatteryCharging
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 258              	HAL_PWREx_DisableBatteryCharging:
 259              	.LFB320:
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 260              		.loc 1 299 1
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 1, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 265 0000 80B4     		push	{r7}
 266              	.LCFI16:
 267              		.cfi_def_cfa_offset 4
 268              		.cfi_offset 7, -4
 269 0002 00AF     		add	r7, sp, #0
 270              	.LCFI17:
 271              		.cfi_def_cfa_register 7
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 272              		.loc 1 300 3
 273 0004 054B     		ldr	r3, .L18
 274 0006 DB68     		ldr	r3, [r3, #12]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 11


 275 0008 044A     		ldr	r2, .L18
 276 000a 23F48073 		bic	r3, r3, #256
 277 000e D360     		str	r3, [r2, #12]
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 278              		.loc 1 301 1
 279 0010 00BF     		nop
 280 0012 BD46     		mov	sp, r7
 281              	.LCFI18:
 282              		.cfi_def_cfa_register 13
 283              		@ sp needed
 284 0014 5DF8047B 		ldr	r7, [sp], #4
 285              	.LCFI19:
 286              		.cfi_restore 7
 287              		.cfi_def_cfa_offset 0
 288 0018 7047     		bx	lr
 289              	.L19:
 290 001a 00BF     		.align	2
 291              	.L18:
 292 001c 00700040 		.word	1073770496
 293              		.cfi_endproc
 294              	.LFE320:
 296              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 297              		.align	1
 298              		.global	HAL_PWREx_EnableVddUSB
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	HAL_PWREx_EnableVddUSB:
 304              	.LFB321:
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 305              		.loc 1 311 1
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 1, uses_anonymous_args = 0
 309              		@ link register save eliminated.
 310 0000 80B4     		push	{r7}
 311              	.LCFI20:
 312              		.cfi_def_cfa_offset 4
 313              		.cfi_offset 7, -4
 314 0002 00AF     		add	r7, sp, #0
 315              	.LCFI21:
 316              		.cfi_def_cfa_register 7
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 317              		.loc 1 312 3
 318 0004 054B     		ldr	r3, .L21
 319 0006 5B68     		ldr	r3, [r3, #4]
 320 0008 044A     		ldr	r2, .L21
 321 000a 43F48063 		orr	r3, r3, #1024
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 12


 322 000e 5360     		str	r3, [r2, #4]
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 323              		.loc 1 313 1
 324 0010 00BF     		nop
 325 0012 BD46     		mov	sp, r7
 326              	.LCFI22:
 327              		.cfi_def_cfa_register 13
 328              		@ sp needed
 329 0014 5DF8047B 		ldr	r7, [sp], #4
 330              	.LCFI23:
 331              		.cfi_restore 7
 332              		.cfi_def_cfa_offset 0
 333 0018 7047     		bx	lr
 334              	.L22:
 335 001a 00BF     		.align	2
 336              	.L21:
 337 001c 00700040 		.word	1073770496
 338              		.cfi_endproc
 339              	.LFE321:
 341              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 342              		.align	1
 343              		.global	HAL_PWREx_DisableVddUSB
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 348              	HAL_PWREx_DisableVddUSB:
 349              	.LFB322:
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 350              		.loc 1 321 1
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 1, uses_anonymous_args = 0
 354              		@ link register save eliminated.
 355 0000 80B4     		push	{r7}
 356              	.LCFI24:
 357              		.cfi_def_cfa_offset 4
 358              		.cfi_offset 7, -4
 359 0002 00AF     		add	r7, sp, #0
 360              	.LCFI25:
 361              		.cfi_def_cfa_register 7
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 362              		.loc 1 322 3
 363 0004 054B     		ldr	r3, .L24
 364 0006 5B68     		ldr	r3, [r3, #4]
 365 0008 044A     		ldr	r2, .L24
 366 000a 23F48063 		bic	r3, r3, #1024
 367 000e 5360     		str	r3, [r2, #4]
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 368              		.loc 1 323 1
 369 0010 00BF     		nop
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 13


 370 0012 BD46     		mov	sp, r7
 371              	.LCFI26:
 372              		.cfi_def_cfa_register 13
 373              		@ sp needed
 374 0014 5DF8047B 		ldr	r7, [sp], #4
 375              	.LCFI27:
 376              		.cfi_restore 7
 377              		.cfi_def_cfa_offset 0
 378 0018 7047     		bx	lr
 379              	.L25:
 380 001a 00BF     		.align	2
 381              	.L24:
 382 001c 00700040 		.word	1073770496
 383              		.cfi_endproc
 384              	.LFE322:
 386              		.section	.text.HAL_PWREx_EnableVddIO2,"ax",%progbits
 387              		.align	1
 388              		.global	HAL_PWREx_EnableVddIO2
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 393              	HAL_PWREx_EnableVddIO2:
 394              	.LFB323:
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 395              		.loc 1 333 1
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 1, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 400 0000 80B4     		push	{r7}
 401              	.LCFI28:
 402              		.cfi_def_cfa_offset 4
 403              		.cfi_offset 7, -4
 404 0002 00AF     		add	r7, sp, #0
 405              	.LCFI29:
 406              		.cfi_def_cfa_register 7
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 407              		.loc 1 334 3
 408 0004 054B     		ldr	r3, .L27
 409 0006 5B68     		ldr	r3, [r3, #4]
 410 0008 044A     		ldr	r2, .L27
 411 000a 43F40073 		orr	r3, r3, #512
 412 000e 5360     		str	r3, [r2, #4]
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 413              		.loc 1 335 1
 414 0010 00BF     		nop
 415 0012 BD46     		mov	sp, r7
 416              	.LCFI30:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 14


 417              		.cfi_def_cfa_register 13
 418              		@ sp needed
 419 0014 5DF8047B 		ldr	r7, [sp], #4
 420              	.LCFI31:
 421              		.cfi_restore 7
 422              		.cfi_def_cfa_offset 0
 423 0018 7047     		bx	lr
 424              	.L28:
 425 001a 00BF     		.align	2
 426              	.L27:
 427 001c 00700040 		.word	1073770496
 428              		.cfi_endproc
 429              	.LFE323:
 431              		.section	.text.HAL_PWREx_DisableVddIO2,"ax",%progbits
 432              		.align	1
 433              		.global	HAL_PWREx_DisableVddIO2
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 438              	HAL_PWREx_DisableVddIO2:
 439              	.LFB324:
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 440              		.loc 1 343 1
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 1, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 445 0000 80B4     		push	{r7}
 446              	.LCFI32:
 447              		.cfi_def_cfa_offset 4
 448              		.cfi_offset 7, -4
 449 0002 00AF     		add	r7, sp, #0
 450              	.LCFI33:
 451              		.cfi_def_cfa_register 7
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 452              		.loc 1 344 3
 453 0004 054B     		ldr	r3, .L30
 454 0006 5B68     		ldr	r3, [r3, #4]
 455 0008 044A     		ldr	r2, .L30
 456 000a 23F40073 		bic	r3, r3, #512
 457 000e 5360     		str	r3, [r2, #4]
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 458              		.loc 1 345 1
 459 0010 00BF     		nop
 460 0012 BD46     		mov	sp, r7
 461              	.LCFI34:
 462              		.cfi_def_cfa_register 13
 463              		@ sp needed
 464 0014 5DF8047B 		ldr	r7, [sp], #4
 465              	.LCFI35:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 15


 466              		.cfi_restore 7
 467              		.cfi_def_cfa_offset 0
 468 0018 7047     		bx	lr
 469              	.L31:
 470 001a 00BF     		.align	2
 471              	.L30:
 472 001c 00700040 		.word	1073770496
 473              		.cfi_endproc
 474              	.LFE324:
 476              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 477              		.align	1
 478              		.global	HAL_PWREx_EnableInternalWakeUpLine
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	HAL_PWREx_EnableInternalWakeUpLine:
 484              	.LFB325:
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 485              		.loc 1 354 1
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 0
 488              		@ frame_needed = 1, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 490 0000 80B4     		push	{r7}
 491              	.LCFI36:
 492              		.cfi_def_cfa_offset 4
 493              		.cfi_offset 7, -4
 494 0002 00AF     		add	r7, sp, #0
 495              	.LCFI37:
 496              		.cfi_def_cfa_register 7
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 497              		.loc 1 355 3
 498 0004 054B     		ldr	r3, .L33
 499 0006 9B68     		ldr	r3, [r3, #8]
 500 0008 044A     		ldr	r2, .L33
 501 000a 43F40043 		orr	r3, r3, #32768
 502 000e 9360     		str	r3, [r2, #8]
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 503              		.loc 1 356 1
 504 0010 00BF     		nop
 505 0012 BD46     		mov	sp, r7
 506              	.LCFI38:
 507              		.cfi_def_cfa_register 13
 508              		@ sp needed
 509 0014 5DF8047B 		ldr	r7, [sp], #4
 510              	.LCFI39:
 511              		.cfi_restore 7
 512              		.cfi_def_cfa_offset 0
 513 0018 7047     		bx	lr
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 16


 514              	.L34:
 515 001a 00BF     		.align	2
 516              	.L33:
 517 001c 00700040 		.word	1073770496
 518              		.cfi_endproc
 519              	.LFE325:
 521              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 522              		.align	1
 523              		.global	HAL_PWREx_DisableInternalWakeUpLine
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 528              	HAL_PWREx_DisableInternalWakeUpLine:
 529              	.LFB326:
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 530              		.loc 1 364 1
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 1, uses_anonymous_args = 0
 534              		@ link register save eliminated.
 535 0000 80B4     		push	{r7}
 536              	.LCFI40:
 537              		.cfi_def_cfa_offset 4
 538              		.cfi_offset 7, -4
 539 0002 00AF     		add	r7, sp, #0
 540              	.LCFI41:
 541              		.cfi_def_cfa_register 7
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 542              		.loc 1 365 3
 543 0004 054B     		ldr	r3, .L36
 544 0006 9B68     		ldr	r3, [r3, #8]
 545 0008 044A     		ldr	r2, .L36
 546 000a 23F40043 		bic	r3, r3, #32768
 547 000e 9360     		str	r3, [r2, #8]
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 548              		.loc 1 366 1
 549 0010 00BF     		nop
 550 0012 BD46     		mov	sp, r7
 551              	.LCFI42:
 552              		.cfi_def_cfa_register 13
 553              		@ sp needed
 554 0014 5DF8047B 		ldr	r7, [sp], #4
 555              	.LCFI43:
 556              		.cfi_restore 7
 557              		.cfi_def_cfa_offset 0
 558 0018 7047     		bx	lr
 559              	.L37:
 560 001a 00BF     		.align	2
 561              	.L36:
 562 001c 00700040 		.word	1073770496
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 17


 563              		.cfi_endproc
 564              	.LFE326:
 566              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 567              		.align	1
 568              		.global	HAL_PWREx_EnableGPIOPullUp
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 573              	HAL_PWREx_EnableGPIOPullUp:
 574              	.LFB327:
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 575              		.loc 1 392 1
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 16
 578              		@ frame_needed = 1, uses_anonymous_args = 0
 579              		@ link register save eliminated.
 580 0000 80B4     		push	{r7}
 581              	.LCFI44:
 582              		.cfi_def_cfa_offset 4
 583              		.cfi_offset 7, -4
 584 0002 85B0     		sub	sp, sp, #20
 585              	.LCFI45:
 586              		.cfi_def_cfa_offset 24
 587 0004 00AF     		add	r7, sp, #0
 588              	.LCFI46:
 589              		.cfi_def_cfa_register 7
 590 0006 7860     		str	r0, [r7, #4]
 591 0008 3960     		str	r1, [r7]
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 592              		.loc 1 393 21
 593 000a 0023     		movs	r3, #0
 594 000c FB73     		strb	r3, [r7, #15]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 18


 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 595              		.loc 1 398 3
 596 000e 7B68     		ldr	r3, [r7, #4]
 597 0010 072B     		cmp	r3, #7
 598 0012 00F28D80 		bhi	.L39
 599 0016 01A2     		adr	r2, .L41
 600 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 601              		.p2align 2
 602              	.L41:
 603 001c 3D000000 		.word	.L48+1
 604 0020 61000000 		.word	.L47+1
 605 0024 81000000 		.word	.L46+1
 606 0028 9D000000 		.word	.L45+1
 607 002c B9000000 		.word	.L44+1
 608 0030 D5000000 		.word	.L43+1
 609 0034 F1000000 		.word	.L42+1
 610 0038 0D010000 		.word	.L40+1
 611              		.p2align 1
 612              	.L48:
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 613              		.loc 1 401 8
 614 003c 414B     		ldr	r3, .L51
 615 003e 1A6A     		ldr	r2, [r3, #32]
 616 0040 3B68     		ldr	r3, [r7]
 617 0042 23F48043 		bic	r3, r3, #16384
 618 0046 3F49     		ldr	r1, .L51
 619 0048 1343     		orrs	r3, r3, r2
 620 004a 0B62     		str	r3, [r1, #32]
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 621              		.loc 1 402 8
 622 004c 3D4B     		ldr	r3, .L51
 623 004e 5A6A     		ldr	r2, [r3, #36]
 624 0050 3B68     		ldr	r3, [r7]
 625 0052 23F42043 		bic	r3, r3, #40960
 626 0056 DB43     		mvns	r3, r3
 627 0058 3A49     		ldr	r1, .L51
 628 005a 1340     		ands	r3, r3, r2
 629 005c 4B62     		str	r3, [r1, #36]
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 630              		.loc 1 403 8
 631 005e 6AE0     		b	.L49
 632              	.L47:
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 633              		.loc 1 405 8
 634 0060 384B     		ldr	r3, .L51
 635 0062 9A6A     		ldr	r2, [r3, #40]
 636 0064 3749     		ldr	r1, .L51
 637 0066 3B68     		ldr	r3, [r7]
 638 0068 1343     		orrs	r3, r3, r2
 639 006a 8B62     		str	r3, [r1, #40]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 19


 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 640              		.loc 1 406 8
 641 006c 354B     		ldr	r3, .L51
 642 006e DA6A     		ldr	r2, [r3, #44]
 643 0070 3B68     		ldr	r3, [r7]
 644 0072 23F01003 		bic	r3, r3, #16
 645 0076 DB43     		mvns	r3, r3
 646 0078 3249     		ldr	r1, .L51
 647 007a 1340     		ands	r3, r3, r2
 648 007c CB62     		str	r3, [r1, #44]
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 649              		.loc 1 407 8
 650 007e 5AE0     		b	.L49
 651              	.L46:
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 652              		.loc 1 409 8
 653 0080 304B     		ldr	r3, .L51
 654 0082 1A6B     		ldr	r2, [r3, #48]
 655 0084 2F49     		ldr	r1, .L51
 656 0086 3B68     		ldr	r3, [r7]
 657 0088 1343     		orrs	r3, r3, r2
 658 008a 0B63     		str	r3, [r1, #48]
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 659              		.loc 1 410 8
 660 008c 2D4B     		ldr	r3, .L51
 661 008e 5A6B     		ldr	r2, [r3, #52]
 662 0090 3B68     		ldr	r3, [r7]
 663 0092 DB43     		mvns	r3, r3
 664 0094 2B49     		ldr	r1, .L51
 665 0096 1340     		ands	r3, r3, r2
 666 0098 4B63     		str	r3, [r1, #52]
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 667              		.loc 1 411 8
 668 009a 4CE0     		b	.L49
 669              	.L45:
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 670              		.loc 1 414 8
 671 009c 294B     		ldr	r3, .L51
 672 009e 9A6B     		ldr	r2, [r3, #56]
 673 00a0 2849     		ldr	r1, .L51
 674 00a2 3B68     		ldr	r3, [r7]
 675 00a4 1343     		orrs	r3, r3, r2
 676 00a6 8B63     		str	r3, [r1, #56]
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 677              		.loc 1 415 8
 678 00a8 264B     		ldr	r3, .L51
 679 00aa DA6B     		ldr	r2, [r3, #60]
 680 00ac 3B68     		ldr	r3, [r7]
 681 00ae DB43     		mvns	r3, r3
 682 00b0 2449     		ldr	r1, .L51
 683 00b2 1340     		ands	r3, r3, r2
 684 00b4 CB63     		str	r3, [r1, #60]
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 685              		.loc 1 416 8
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 20


 686 00b6 3EE0     		b	.L49
 687              	.L44:
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 688              		.loc 1 420 8
 689 00b8 224B     		ldr	r3, .L51
 690 00ba 1A6C     		ldr	r2, [r3, #64]
 691 00bc 2149     		ldr	r1, .L51
 692 00be 3B68     		ldr	r3, [r7]
 693 00c0 1343     		orrs	r3, r3, r2
 694 00c2 0B64     		str	r3, [r1, #64]
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 695              		.loc 1 421 8
 696 00c4 1F4B     		ldr	r3, .L51
 697 00c6 5A6C     		ldr	r2, [r3, #68]
 698 00c8 3B68     		ldr	r3, [r7]
 699 00ca DB43     		mvns	r3, r3
 700 00cc 1D49     		ldr	r1, .L51
 701 00ce 1340     		ands	r3, r3, r2
 702 00d0 4B64     		str	r3, [r1, #68]
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 703              		.loc 1 422 8
 704 00d2 30E0     		b	.L49
 705              	.L43:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 706              		.loc 1 426 8
 707 00d4 1B4B     		ldr	r3, .L51
 708 00d6 9A6C     		ldr	r2, [r3, #72]
 709 00d8 1A49     		ldr	r1, .L51
 710 00da 3B68     		ldr	r3, [r7]
 711 00dc 1343     		orrs	r3, r3, r2
 712 00de 8B64     		str	r3, [r1, #72]
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 713              		.loc 1 427 8
 714 00e0 184B     		ldr	r3, .L51
 715 00e2 DA6C     		ldr	r2, [r3, #76]
 716 00e4 3B68     		ldr	r3, [r7]
 717 00e6 DB43     		mvns	r3, r3
 718 00e8 1649     		ldr	r1, .L51
 719 00ea 1340     		ands	r3, r3, r2
 720 00ec CB64     		str	r3, [r1, #76]
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 721              		.loc 1 428 8
 722 00ee 22E0     		b	.L49
 723              	.L42:
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 724              		.loc 1 432 8
 725 00f0 144B     		ldr	r3, .L51
 726 00f2 1A6D     		ldr	r2, [r3, #80]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 21


 727 00f4 1349     		ldr	r1, .L51
 728 00f6 3B68     		ldr	r3, [r7]
 729 00f8 1343     		orrs	r3, r3, r2
 730 00fa 0B65     		str	r3, [r1, #80]
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 731              		.loc 1 433 8
 732 00fc 114B     		ldr	r3, .L51
 733 00fe 5A6D     		ldr	r2, [r3, #84]
 734 0100 3B68     		ldr	r3, [r7]
 735 0102 DB43     		mvns	r3, r3
 736 0104 0F49     		ldr	r1, .L51
 737 0106 1340     		ands	r3, r3, r2
 738 0108 4B65     		str	r3, [r1, #84]
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 739              		.loc 1 434 8
 740 010a 14E0     		b	.L49
 741              	.L40:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 742              		.loc 1 437 8
 743 010c 0D4B     		ldr	r3, .L51
 744 010e 9A6D     		ldr	r2, [r3, #88]
 745 0110 3B68     		ldr	r3, [r7]
 746 0112 03F00303 		and	r3, r3, #3
 747 0116 0B49     		ldr	r1, .L51
 748 0118 1343     		orrs	r3, r3, r2
 749 011a 8B65     		str	r3, [r1, #88]
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 750              		.loc 1 441 8
 751 011c 094B     		ldr	r3, .L51
 752 011e DA6D     		ldr	r2, [r3, #92]
 753 0120 3B68     		ldr	r3, [r7]
 754 0122 03F00303 		and	r3, r3, #3
 755 0126 DB43     		mvns	r3, r3
 756 0128 0649     		ldr	r1, .L51
 757 012a 1340     		ands	r3, r3, r2
 758 012c CB65     		str	r3, [r1, #92]
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 759              		.loc 1 443 8
 760 012e 02E0     		b	.L49
 761              	.L39:
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 762              		.loc 1 451 14
 763 0130 0123     		movs	r3, #1
 764 0132 FB73     		strb	r3, [r7, #15]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 22


 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 765              		.loc 1 452 7
 766 0134 00BF     		nop
 767              	.L49:
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 768              		.loc 1 455 10
 769 0136 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 770              		.loc 1 456 1
 771 0138 1846     		mov	r0, r3
 772 013a 1437     		adds	r7, r7, #20
 773              	.LCFI47:
 774              		.cfi_def_cfa_offset 4
 775 013c BD46     		mov	sp, r7
 776              	.LCFI48:
 777              		.cfi_def_cfa_register 13
 778              		@ sp needed
 779 013e 5DF8047B 		ldr	r7, [sp], #4
 780              	.LCFI49:
 781              		.cfi_restore 7
 782              		.cfi_def_cfa_offset 0
 783 0142 7047     		bx	lr
 784              	.L52:
 785              		.align	2
 786              	.L51:
 787 0144 00700040 		.word	1073770496
 788              		.cfi_endproc
 789              	.LFE327:
 791              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 792              		.align	1
 793              		.global	HAL_PWREx_DisableGPIOPullUp
 794              		.syntax unified
 795              		.thumb
 796              		.thumb_func
 798              	HAL_PWREx_DisableGPIOPullUp:
 799              	.LFB328:
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 23


 800              		.loc 1 475 1
 801              		.cfi_startproc
 802              		@ args = 0, pretend = 0, frame = 16
 803              		@ frame_needed = 1, uses_anonymous_args = 0
 804              		@ link register save eliminated.
 805 0000 80B4     		push	{r7}
 806              	.LCFI50:
 807              		.cfi_def_cfa_offset 4
 808              		.cfi_offset 7, -4
 809 0002 85B0     		sub	sp, sp, #20
 810              	.LCFI51:
 811              		.cfi_def_cfa_offset 24
 812 0004 00AF     		add	r7, sp, #0
 813              	.LCFI52:
 814              		.cfi_def_cfa_register 7
 815 0006 7860     		str	r0, [r7, #4]
 816 0008 3960     		str	r1, [r7]
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 817              		.loc 1 476 21
 818 000a 0023     		movs	r3, #0
 819 000c FB73     		strb	r3, [r7, #15]
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 820              		.loc 1 481 3
 821 000e 7B68     		ldr	r3, [r7, #4]
 822 0010 072B     		cmp	r3, #7
 823 0012 57D8     		bhi	.L54
 824 0014 01A2     		adr	r2, .L56
 825 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 826 001a 00BF     		.p2align 2
 827              	.L56:
 828 001c 3D000000 		.word	.L63+1
 829 0020 51000000 		.word	.L62+1
 830 0024 61000000 		.word	.L61+1
 831 0028 71000000 		.word	.L60+1
 832 002c 81000000 		.word	.L59+1
 833 0030 91000000 		.word	.L58+1
 834 0034 A1000000 		.word	.L57+1
 835 0038 B1000000 		.word	.L55+1
 836              		.p2align 1
 837              	.L63:
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 838              		.loc 1 484 8
 839 003c 264B     		ldr	r3, .L66
 840 003e 1A6A     		ldr	r2, [r3, #32]
 841 0040 3B68     		ldr	r3, [r7]
 842 0042 23F48043 		bic	r3, r3, #16384
 843 0046 DB43     		mvns	r3, r3
 844 0048 2349     		ldr	r1, .L66
 845 004a 1340     		ands	r3, r3, r2
 846 004c 0B62     		str	r3, [r1, #32]
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 24


 847              		.loc 1 485 8
 848 004e 3CE0     		b	.L64
 849              	.L62:
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 850              		.loc 1 487 8
 851 0050 214B     		ldr	r3, .L66
 852 0052 9A6A     		ldr	r2, [r3, #40]
 853 0054 3B68     		ldr	r3, [r7]
 854 0056 DB43     		mvns	r3, r3
 855 0058 1F49     		ldr	r1, .L66
 856 005a 1340     		ands	r3, r3, r2
 857 005c 8B62     		str	r3, [r1, #40]
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 858              		.loc 1 488 8
 859 005e 34E0     		b	.L64
 860              	.L61:
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 861              		.loc 1 490 8
 862 0060 1D4B     		ldr	r3, .L66
 863 0062 1A6B     		ldr	r2, [r3, #48]
 864 0064 3B68     		ldr	r3, [r7]
 865 0066 DB43     		mvns	r3, r3
 866 0068 1B49     		ldr	r1, .L66
 867 006a 1340     		ands	r3, r3, r2
 868 006c 0B63     		str	r3, [r1, #48]
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 869              		.loc 1 491 8
 870 006e 2CE0     		b	.L64
 871              	.L60:
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 872              		.loc 1 494 8
 873 0070 194B     		ldr	r3, .L66
 874 0072 9A6B     		ldr	r2, [r3, #56]
 875 0074 3B68     		ldr	r3, [r7]
 876 0076 DB43     		mvns	r3, r3
 877 0078 1749     		ldr	r1, .L66
 878 007a 1340     		ands	r3, r3, r2
 879 007c 8B63     		str	r3, [r1, #56]
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 880              		.loc 1 495 8
 881 007e 24E0     		b	.L64
 882              	.L59:
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 883              		.loc 1 499 8
 884 0080 154B     		ldr	r3, .L66
 885 0082 1A6C     		ldr	r2, [r3, #64]
 886 0084 3B68     		ldr	r3, [r7]
 887 0086 DB43     		mvns	r3, r3
 888 0088 1349     		ldr	r1, .L66
 889 008a 1340     		ands	r3, r3, r2
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 25


 890 008c 0B64     		str	r3, [r1, #64]
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 891              		.loc 1 500 8
 892 008e 1CE0     		b	.L64
 893              	.L58:
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 894              		.loc 1 504 8
 895 0090 114B     		ldr	r3, .L66
 896 0092 9A6C     		ldr	r2, [r3, #72]
 897 0094 3B68     		ldr	r3, [r7]
 898 0096 DB43     		mvns	r3, r3
 899 0098 0F49     		ldr	r1, .L66
 900 009a 1340     		ands	r3, r3, r2
 901 009c 8B64     		str	r3, [r1, #72]
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 902              		.loc 1 505 8
 903 009e 14E0     		b	.L64
 904              	.L57:
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 905              		.loc 1 509 8
 906 00a0 0D4B     		ldr	r3, .L66
 907 00a2 1A6D     		ldr	r2, [r3, #80]
 908 00a4 3B68     		ldr	r3, [r7]
 909 00a6 DB43     		mvns	r3, r3
 910 00a8 0B49     		ldr	r1, .L66
 911 00aa 1340     		ands	r3, r3, r2
 912 00ac 0B65     		str	r3, [r1, #80]
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 913              		.loc 1 510 8
 914 00ae 0CE0     		b	.L64
 915              	.L55:
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 916              		.loc 1 513 8
 917 00b0 094B     		ldr	r3, .L66
 918 00b2 9A6D     		ldr	r2, [r3, #88]
 919 00b4 3B68     		ldr	r3, [r7]
 920 00b6 03F00303 		and	r3, r3, #3
 921 00ba DB43     		mvns	r3, r3
 922 00bc 0649     		ldr	r1, .L66
 923 00be 1340     		ands	r3, r3, r2
 924 00c0 8B65     		str	r3, [r1, #88]
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 925              		.loc 1 514 8
 926 00c2 02E0     		b	.L64
 927              	.L54:
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 26


 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 928              		.loc 1 521 15
 929 00c4 0123     		movs	r3, #1
 930 00c6 FB73     		strb	r3, [r7, #15]
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 931              		.loc 1 522 8
 932 00c8 00BF     		nop
 933              	.L64:
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 934              		.loc 1 525 10
 935 00ca FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 936              		.loc 1 526 1
 937 00cc 1846     		mov	r0, r3
 938 00ce 1437     		adds	r7, r7, #20
 939              	.LCFI53:
 940              		.cfi_def_cfa_offset 4
 941 00d0 BD46     		mov	sp, r7
 942              	.LCFI54:
 943              		.cfi_def_cfa_register 13
 944              		@ sp needed
 945 00d2 5DF8047B 		ldr	r7, [sp], #4
 946              	.LCFI55:
 947              		.cfi_restore 7
 948              		.cfi_def_cfa_offset 0
 949 00d6 7047     		bx	lr
 950              	.L67:
 951              		.align	2
 952              	.L66:
 953 00d8 00700040 		.word	1073770496
 954              		.cfi_endproc
 955              	.LFE328:
 957              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 958              		.align	1
 959              		.global	HAL_PWREx_EnableGPIOPullDown
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 964              	HAL_PWREx_EnableGPIOPullDown:
 965              	.LFB329:
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 27


 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 966              		.loc 1 552 1
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 16
 969              		@ frame_needed = 1, uses_anonymous_args = 0
 970              		@ link register save eliminated.
 971 0000 80B4     		push	{r7}
 972              	.LCFI56:
 973              		.cfi_def_cfa_offset 4
 974              		.cfi_offset 7, -4
 975 0002 85B0     		sub	sp, sp, #20
 976              	.LCFI57:
 977              		.cfi_def_cfa_offset 24
 978 0004 00AF     		add	r7, sp, #0
 979              	.LCFI58:
 980              		.cfi_def_cfa_register 7
 981 0006 7860     		str	r0, [r7, #4]
 982 0008 3960     		str	r1, [r7]
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 983              		.loc 1 553 21
 984 000a 0023     		movs	r3, #0
 985 000c FB73     		strb	r3, [r7, #15]
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 986              		.loc 1 558 3
 987 000e 7B68     		ldr	r3, [r7, #4]
 988 0010 072B     		cmp	r3, #7
 989 0012 00F28D80 		bhi	.L69
 990 0016 01A2     		adr	r2, .L71
 991 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 992              		.p2align 2
 993              	.L71:
 994 001c 3D000000 		.word	.L78+1
 995 0020 61000000 		.word	.L77+1
 996 0024 81000000 		.word	.L76+1
 997 0028 9D000000 		.word	.L75+1
 998 002c B9000000 		.word	.L74+1
 999 0030 D5000000 		.word	.L73+1
 1000 0034 F1000000 		.word	.L72+1
 1001 0038 0D010000 		.word	.L70+1
 1002              		.p2align 1
 1003              	.L78:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 28


 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1004              		.loc 1 561 8
 1005 003c 414B     		ldr	r3, .L81
 1006 003e 5A6A     		ldr	r2, [r3, #36]
 1007 0040 3B68     		ldr	r3, [r7]
 1008 0042 23F42043 		bic	r3, r3, #40960
 1009 0046 3F49     		ldr	r1, .L81
 1010 0048 1343     		orrs	r3, r3, r2
 1011 004a 4B62     		str	r3, [r1, #36]
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 1012              		.loc 1 562 8
 1013 004c 3D4B     		ldr	r3, .L81
 1014 004e 1A6A     		ldr	r2, [r3, #32]
 1015 0050 3B68     		ldr	r3, [r7]
 1016 0052 23F48043 		bic	r3, r3, #16384
 1017 0056 DB43     		mvns	r3, r3
 1018 0058 3A49     		ldr	r1, .L81
 1019 005a 1340     		ands	r3, r3, r2
 1020 005c 0B62     		str	r3, [r1, #32]
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1021              		.loc 1 563 8
 1022 005e 6AE0     		b	.L79
 1023              	.L77:
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1024              		.loc 1 565 8
 1025 0060 384B     		ldr	r3, .L81
 1026 0062 DA6A     		ldr	r2, [r3, #44]
 1027 0064 3B68     		ldr	r3, [r7]
 1028 0066 23F01003 		bic	r3, r3, #16
 1029 006a 3649     		ldr	r1, .L81
 1030 006c 1343     		orrs	r3, r3, r2
 1031 006e CB62     		str	r3, [r1, #44]
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 1032              		.loc 1 566 8
 1033 0070 344B     		ldr	r3, .L81
 1034 0072 9A6A     		ldr	r2, [r3, #40]
 1035 0074 3B68     		ldr	r3, [r7]
 1036 0076 DB43     		mvns	r3, r3
 1037 0078 3249     		ldr	r1, .L81
 1038 007a 1340     		ands	r3, r3, r2
 1039 007c 8B62     		str	r3, [r1, #40]
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1040              		.loc 1 567 8
 1041 007e 5AE0     		b	.L79
 1042              	.L76:
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 1043              		.loc 1 569 8
 1044 0080 304B     		ldr	r3, .L81
 1045 0082 5A6B     		ldr	r2, [r3, #52]
 1046 0084 2F49     		ldr	r1, .L81
 1047 0086 3B68     		ldr	r3, [r7]
 1048 0088 1343     		orrs	r3, r3, r2
 1049 008a 4B63     		str	r3, [r1, #52]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 29


 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 1050              		.loc 1 570 8
 1051 008c 2D4B     		ldr	r3, .L81
 1052 008e 1A6B     		ldr	r2, [r3, #48]
 1053 0090 3B68     		ldr	r3, [r7]
 1054 0092 DB43     		mvns	r3, r3
 1055 0094 2B49     		ldr	r1, .L81
 1056 0096 1340     		ands	r3, r3, r2
 1057 0098 0B63     		str	r3, [r1, #48]
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1058              		.loc 1 571 8
 1059 009a 4CE0     		b	.L79
 1060              	.L75:
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
 1061              		.loc 1 574 8
 1062 009c 294B     		ldr	r3, .L81
 1063 009e DA6B     		ldr	r2, [r3, #60]
 1064 00a0 2849     		ldr	r1, .L81
 1065 00a2 3B68     		ldr	r3, [r7]
 1066 00a4 1343     		orrs	r3, r3, r2
 1067 00a6 CB63     		str	r3, [r1, #60]
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 1068              		.loc 1 575 8
 1069 00a8 264B     		ldr	r3, .L81
 1070 00aa 9A6B     		ldr	r2, [r3, #56]
 1071 00ac 3B68     		ldr	r3, [r7]
 1072 00ae DB43     		mvns	r3, r3
 1073 00b0 2449     		ldr	r1, .L81
 1074 00b2 1340     		ands	r3, r3, r2
 1075 00b4 8B63     		str	r3, [r1, #56]
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1076              		.loc 1 576 8
 1077 00b6 3EE0     		b	.L79
 1078              	.L74:
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 1079              		.loc 1 580 8
 1080 00b8 224B     		ldr	r3, .L81
 1081 00ba 5A6C     		ldr	r2, [r3, #68]
 1082 00bc 2149     		ldr	r1, .L81
 1083 00be 3B68     		ldr	r3, [r7]
 1084 00c0 1343     		orrs	r3, r3, r2
 1085 00c2 4B64     		str	r3, [r1, #68]
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 1086              		.loc 1 581 8
 1087 00c4 1F4B     		ldr	r3, .L81
 1088 00c6 1A6C     		ldr	r2, [r3, #64]
 1089 00c8 3B68     		ldr	r3, [r7]
 1090 00ca DB43     		mvns	r3, r3
 1091 00cc 1D49     		ldr	r1, .L81
 1092 00ce 1340     		ands	r3, r3, r2
 1093 00d0 0B64     		str	r3, [r1, #64]
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 30


 1094              		.loc 1 582 8
 1095 00d2 30E0     		b	.L79
 1096              	.L73:
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 1097              		.loc 1 586 8
 1098 00d4 1B4B     		ldr	r3, .L81
 1099 00d6 DA6C     		ldr	r2, [r3, #76]
 1100 00d8 1A49     		ldr	r1, .L81
 1101 00da 3B68     		ldr	r3, [r7]
 1102 00dc 1343     		orrs	r3, r3, r2
 1103 00de CB64     		str	r3, [r1, #76]
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 1104              		.loc 1 587 8
 1105 00e0 184B     		ldr	r3, .L81
 1106 00e2 9A6C     		ldr	r2, [r3, #72]
 1107 00e4 3B68     		ldr	r3, [r7]
 1108 00e6 DB43     		mvns	r3, r3
 1109 00e8 1649     		ldr	r1, .L81
 1110 00ea 1340     		ands	r3, r3, r2
 1111 00ec 8B64     		str	r3, [r1, #72]
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1112              		.loc 1 588 8
 1113 00ee 22E0     		b	.L79
 1114              	.L72:
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 1115              		.loc 1 592 8
 1116 00f0 144B     		ldr	r3, .L81
 1117 00f2 5A6D     		ldr	r2, [r3, #84]
 1118 00f4 1349     		ldr	r1, .L81
 1119 00f6 3B68     		ldr	r3, [r7]
 1120 00f8 1343     		orrs	r3, r3, r2
 1121 00fa 4B65     		str	r3, [r1, #84]
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 1122              		.loc 1 593 8
 1123 00fc 114B     		ldr	r3, .L81
 1124 00fe 1A6D     		ldr	r2, [r3, #80]
 1125 0100 3B68     		ldr	r3, [r7]
 1126 0102 DB43     		mvns	r3, r3
 1127 0104 0F49     		ldr	r1, .L81
 1128 0106 1340     		ands	r3, r3, r2
 1129 0108 0B65     		str	r3, [r1, #80]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1130              		.loc 1 594 8
 1131 010a 14E0     		b	.L79
 1132              	.L70:
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 31


 1133              		.loc 1 600 8
 1134 010c 0D4B     		ldr	r3, .L81
 1135 010e DA6D     		ldr	r2, [r3, #92]
 1136 0110 3B68     		ldr	r3, [r7]
 1137 0112 03F00303 		and	r3, r3, #3
 1138 0116 0B49     		ldr	r1, .L81
 1139 0118 1343     		orrs	r3, r3, r2
 1140 011a CB65     		str	r3, [r1, #92]
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1141              		.loc 1 602 8
 1142 011c 094B     		ldr	r3, .L81
 1143 011e 9A6D     		ldr	r2, [r3, #88]
 1144 0120 3B68     		ldr	r3, [r7]
 1145 0122 03F00303 		and	r3, r3, #3
 1146 0126 DB43     		mvns	r3, r3
 1147 0128 0649     		ldr	r1, .L81
 1148 012a 1340     		ands	r3, r3, r2
 1149 012c 8B65     		str	r3, [r1, #88]
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1150              		.loc 1 603 8
 1151 012e 02E0     		b	.L79
 1152              	.L69:
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1153              		.loc 1 611 14
 1154 0130 0123     		movs	r3, #1
 1155 0132 FB73     		strb	r3, [r7, #15]
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1156              		.loc 1 612 7
 1157 0134 00BF     		nop
 1158              	.L79:
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1159              		.loc 1 615 10
 1160 0136 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1161              		.loc 1 616 1
 1162 0138 1846     		mov	r0, r3
 1163 013a 1437     		adds	r7, r7, #20
 1164              	.LCFI59:
 1165              		.cfi_def_cfa_offset 4
 1166 013c BD46     		mov	sp, r7
 1167              	.LCFI60:
 1168              		.cfi_def_cfa_register 13
 1169              		@ sp needed
 1170 013e 5DF8047B 		ldr	r7, [sp], #4
 1171              	.LCFI61:
 1172              		.cfi_restore 7
 1173              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 32


 1174 0142 7047     		bx	lr
 1175              	.L82:
 1176              		.align	2
 1177              	.L81:
 1178 0144 00700040 		.word	1073770496
 1179              		.cfi_endproc
 1180              	.LFE329:
 1182              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1183              		.align	1
 1184              		.global	HAL_PWREx_DisableGPIOPullDown
 1185              		.syntax unified
 1186              		.thumb
 1187              		.thumb_func
 1189              	HAL_PWREx_DisableGPIOPullDown:
 1190              	.LFB330:
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1191              		.loc 1 635 1
 1192              		.cfi_startproc
 1193              		@ args = 0, pretend = 0, frame = 16
 1194              		@ frame_needed = 1, uses_anonymous_args = 0
 1195              		@ link register save eliminated.
 1196 0000 80B4     		push	{r7}
 1197              	.LCFI62:
 1198              		.cfi_def_cfa_offset 4
 1199              		.cfi_offset 7, -4
 1200 0002 85B0     		sub	sp, sp, #20
 1201              	.LCFI63:
 1202              		.cfi_def_cfa_offset 24
 1203 0004 00AF     		add	r7, sp, #0
 1204              	.LCFI64:
 1205              		.cfi_def_cfa_register 7
 1206 0006 7860     		str	r0, [r7, #4]
 1207 0008 3960     		str	r1, [r7]
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1208              		.loc 1 636 21
 1209 000a 0023     		movs	r3, #0
 1210 000c FB73     		strb	r3, [r7, #15]
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 33


 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1211              		.loc 1 641 3
 1212 000e 7B68     		ldr	r3, [r7, #4]
 1213 0010 072B     		cmp	r3, #7
 1214 0012 59D8     		bhi	.L84
 1215 0014 01A2     		adr	r2, .L86
 1216 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1217 001a 00BF     		.p2align 2
 1218              	.L86:
 1219 001c 3D000000 		.word	.L93+1
 1220 0020 51000000 		.word	.L92+1
 1221 0024 65000000 		.word	.L91+1
 1222 0028 75000000 		.word	.L90+1
 1223 002c 85000000 		.word	.L89+1
 1224 0030 95000000 		.word	.L88+1
 1225 0034 A5000000 		.word	.L87+1
 1226 0038 B5000000 		.word	.L85+1
 1227              		.p2align 1
 1228              	.L93:
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1229              		.loc 1 644 8
 1230 003c 274B     		ldr	r3, .L96
 1231 003e 5A6A     		ldr	r2, [r3, #36]
 1232 0040 3B68     		ldr	r3, [r7]
 1233 0042 23F42043 		bic	r3, r3, #40960
 1234 0046 DB43     		mvns	r3, r3
 1235 0048 2449     		ldr	r1, .L96
 1236 004a 1340     		ands	r3, r3, r2
 1237 004c 4B62     		str	r3, [r1, #36]
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1238              		.loc 1 645 8
 1239 004e 3EE0     		b	.L94
 1240              	.L92:
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1241              		.loc 1 647 8
 1242 0050 224B     		ldr	r3, .L96
 1243 0052 DA6A     		ldr	r2, [r3, #44]
 1244 0054 3B68     		ldr	r3, [r7]
 1245 0056 23F01003 		bic	r3, r3, #16
 1246 005a DB43     		mvns	r3, r3
 1247 005c 1F49     		ldr	r1, .L96
 1248 005e 1340     		ands	r3, r3, r2
 1249 0060 CB62     		str	r3, [r1, #44]
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1250              		.loc 1 648 8
 1251 0062 34E0     		b	.L94
 1252              	.L91:
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 1253              		.loc 1 650 8
 1254 0064 1D4B     		ldr	r3, .L96
 1255 0066 5A6B     		ldr	r2, [r3, #52]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 34


 1256 0068 3B68     		ldr	r3, [r7]
 1257 006a DB43     		mvns	r3, r3
 1258 006c 1B49     		ldr	r1, .L96
 1259 006e 1340     		ands	r3, r3, r2
 1260 0070 4B63     		str	r3, [r1, #52]
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1261              		.loc 1 651 8
 1262 0072 2CE0     		b	.L94
 1263              	.L90:
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 1264              		.loc 1 654 8
 1265 0074 194B     		ldr	r3, .L96
 1266 0076 DA6B     		ldr	r2, [r3, #60]
 1267 0078 3B68     		ldr	r3, [r7]
 1268 007a DB43     		mvns	r3, r3
 1269 007c 1749     		ldr	r1, .L96
 1270 007e 1340     		ands	r3, r3, r2
 1271 0080 CB63     		str	r3, [r1, #60]
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1272              		.loc 1 655 8
 1273 0082 24E0     		b	.L94
 1274              	.L89:
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 1275              		.loc 1 659 8
 1276 0084 154B     		ldr	r3, .L96
 1277 0086 5A6C     		ldr	r2, [r3, #68]
 1278 0088 3B68     		ldr	r3, [r7]
 1279 008a DB43     		mvns	r3, r3
 1280 008c 1349     		ldr	r1, .L96
 1281 008e 1340     		ands	r3, r3, r2
 1282 0090 4B64     		str	r3, [r1, #68]
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1283              		.loc 1 660 8
 1284 0092 1CE0     		b	.L94
 1285              	.L88:
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 1286              		.loc 1 664 8
 1287 0094 114B     		ldr	r3, .L96
 1288 0096 DA6C     		ldr	r2, [r3, #76]
 1289 0098 3B68     		ldr	r3, [r7]
 1290 009a DB43     		mvns	r3, r3
 1291 009c 0F49     		ldr	r1, .L96
 1292 009e 1340     		ands	r3, r3, r2
 1293 00a0 CB64     		str	r3, [r1, #76]
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1294              		.loc 1 665 8
 1295 00a2 14E0     		b	.L94
 1296              	.L87:
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 35


 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 1297              		.loc 1 669 8
 1298 00a4 0D4B     		ldr	r3, .L96
 1299 00a6 5A6D     		ldr	r2, [r3, #84]
 1300 00a8 3B68     		ldr	r3, [r7]
 1301 00aa DB43     		mvns	r3, r3
 1302 00ac 0B49     		ldr	r1, .L96
 1303 00ae 1340     		ands	r3, r3, r2
 1304 00b0 4B65     		str	r3, [r1, #84]
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1305              		.loc 1 670 8
 1306 00b2 0CE0     		b	.L94
 1307              	.L85:
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1308              		.loc 1 676 8
 1309 00b4 094B     		ldr	r3, .L96
 1310 00b6 DA6D     		ldr	r2, [r3, #92]
 1311 00b8 3B68     		ldr	r3, [r7]
 1312 00ba 03F00303 		and	r3, r3, #3
 1313 00be DB43     		mvns	r3, r3
 1314 00c0 0649     		ldr	r1, .L96
 1315 00c2 1340     		ands	r3, r3, r2
 1316 00c4 CB65     		str	r3, [r1, #92]
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1317              		.loc 1 678 8
 1318 00c6 02E0     		b	.L94
 1319              	.L84:
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1320              		.loc 1 685 14
 1321 00c8 0123     		movs	r3, #1
 1322 00ca FB73     		strb	r3, [r7, #15]
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1323              		.loc 1 686 7
 1324 00cc 00BF     		nop
 1325              	.L94:
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1326              		.loc 1 689 10
 1327 00ce FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1328              		.loc 1 690 1
 1329 00d0 1846     		mov	r0, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 36


 1330 00d2 1437     		adds	r7, r7, #20
 1331              	.LCFI65:
 1332              		.cfi_def_cfa_offset 4
 1333 00d4 BD46     		mov	sp, r7
 1334              	.LCFI66:
 1335              		.cfi_def_cfa_register 13
 1336              		@ sp needed
 1337 00d6 5DF8047B 		ldr	r7, [sp], #4
 1338              	.LCFI67:
 1339              		.cfi_restore 7
 1340              		.cfi_def_cfa_offset 0
 1341 00da 7047     		bx	lr
 1342              	.L97:
 1343              		.align	2
 1344              	.L96:
 1345 00dc 00700040 		.word	1073770496
 1346              		.cfi_endproc
 1347              	.LFE330:
 1349              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1350              		.align	1
 1351              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1352              		.syntax unified
 1353              		.thumb
 1354              		.thumb_func
 1356              	HAL_PWREx_EnablePullUpPullDownConfig:
 1357              	.LFB331:
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1358              		.loc 1 705 1
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 1, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 1363 0000 80B4     		push	{r7}
 1364              	.LCFI68:
 1365              		.cfi_def_cfa_offset 4
 1366              		.cfi_offset 7, -4
 1367 0002 00AF     		add	r7, sp, #0
 1368              	.LCFI69:
 1369              		.cfi_def_cfa_register 7
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1370              		.loc 1 706 3
 1371 0004 054B     		ldr	r3, .L99
 1372 0006 9B68     		ldr	r3, [r3, #8]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 37


 1373 0008 044A     		ldr	r2, .L99
 1374 000a 43F48063 		orr	r3, r3, #1024
 1375 000e 9360     		str	r3, [r2, #8]
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1376              		.loc 1 707 1
 1377 0010 00BF     		nop
 1378 0012 BD46     		mov	sp, r7
 1379              	.LCFI70:
 1380              		.cfi_def_cfa_register 13
 1381              		@ sp needed
 1382 0014 5DF8047B 		ldr	r7, [sp], #4
 1383              	.LCFI71:
 1384              		.cfi_restore 7
 1385              		.cfi_def_cfa_offset 0
 1386 0018 7047     		bx	lr
 1387              	.L100:
 1388 001a 00BF     		.align	2
 1389              	.L99:
 1390 001c 00700040 		.word	1073770496
 1391              		.cfi_endproc
 1392              	.LFE331:
 1394              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
 1395              		.align	1
 1396              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1397              		.syntax unified
 1398              		.thumb
 1399              		.thumb_func
 1401              	HAL_PWREx_DisablePullUpPullDownConfig:
 1402              	.LFB332:
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1403              		.loc 1 717 1
 1404              		.cfi_startproc
 1405              		@ args = 0, pretend = 0, frame = 0
 1406              		@ frame_needed = 1, uses_anonymous_args = 0
 1407              		@ link register save eliminated.
 1408 0000 80B4     		push	{r7}
 1409              	.LCFI72:
 1410              		.cfi_def_cfa_offset 4
 1411              		.cfi_offset 7, -4
 1412 0002 00AF     		add	r7, sp, #0
 1413              	.LCFI73:
 1414              		.cfi_def_cfa_register 7
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1415              		.loc 1 718 3
 1416 0004 054B     		ldr	r3, .L102
 1417 0006 9B68     		ldr	r3, [r3, #8]
 1418 0008 044A     		ldr	r2, .L102
 1419 000a 23F48063 		bic	r3, r3, #1024
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 38


 1420 000e 9360     		str	r3, [r2, #8]
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1421              		.loc 1 719 1
 1422 0010 00BF     		nop
 1423 0012 BD46     		mov	sp, r7
 1424              	.LCFI74:
 1425              		.cfi_def_cfa_register 13
 1426              		@ sp needed
 1427 0014 5DF8047B 		ldr	r7, [sp], #4
 1428              	.LCFI75:
 1429              		.cfi_restore 7
 1430              		.cfi_def_cfa_offset 0
 1431 0018 7047     		bx	lr
 1432              	.L103:
 1433 001a 00BF     		.align	2
 1434              	.L102:
 1435 001c 00700040 		.word	1073770496
 1436              		.cfi_endproc
 1437              	.LFE332:
 1439              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1440              		.align	1
 1441              		.global	HAL_PWREx_EnableSRAM2ContentRetention
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	HAL_PWREx_EnableSRAM2ContentRetention:
 1447              	.LFB333:
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Full SRAM2 content retention in Standby mode.
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1448              		.loc 1 728 1
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 0
 1451              		@ frame_needed = 1, uses_anonymous_args = 0
 1452 0000 80B5     		push	{r7, lr}
 1453              	.LCFI76:
 1454              		.cfi_def_cfa_offset 8
 1455              		.cfi_offset 7, -8
 1456              		.cfi_offset 14, -4
 1457 0002 00AF     		add	r7, sp, #0
 1458              	.LCFI77:
 1459              		.cfi_def_cfa_register 7
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_FULL_SRAM2_RETENTION);
 1460              		.loc 1 729 10
 1461 0004 4FF48070 		mov	r0, #256
 1462 0008 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1463              		.loc 1 730 1
 1464 000c 00BF     		nop
 1465 000e 80BD     		pop	{r7, pc}
 1466              		.cfi_endproc
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 39


 1467              	.LFE333:
 1469              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1470              		.align	1
 1471              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1472              		.syntax unified
 1473              		.thumb
 1474              		.thumb_func
 1476              	HAL_PWREx_DisableSRAM2ContentRetention:
 1477              	.LFB334:
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1478              		.loc 1 737 1
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 0
 1481              		@ frame_needed = 1, uses_anonymous_args = 0
 1482 0000 80B5     		push	{r7, lr}
 1483              	.LCFI78:
 1484              		.cfi_def_cfa_offset 8
 1485              		.cfi_offset 7, -8
 1486              		.cfi_offset 14, -4
 1487 0002 00AF     		add	r7, sp, #0
 1488              	.LCFI79:
 1489              		.cfi_def_cfa_register 7
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_NO_SRAM2_RETENTION);
 1490              		.loc 1 738 10
 1491 0004 0020     		movs	r0, #0
 1492 0006 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1493              		.loc 1 739 1
 1494 000a 00BF     		nop
 1495 000c 80BD     		pop	{r7, pc}
 1496              		.cfi_endproc
 1497              	.LFE334:
 1499              		.section	.text.HAL_PWREx_SetSRAM2ContentRetention,"ax",%progbits
 1500              		.align	1
 1501              		.global	HAL_PWREx_SetSRAM2ContentRetention
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1506              	HAL_PWREx_SetSRAM2ContentRetention:
 1507              	.LFB335:
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  SRAM2Size: specifies the SRAM2 size kept in Standby mode
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_NO_SRAM2_RETENTION        SRAM2 is powered off in Standby mode (SRAM2 
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_FULL_SRAM2_RETENTION      Full SRAM2 is powered by the low-power regul
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_4KBYTES_SRAM2_RETENTION   Only 4 Kbytes of SRAM2 is powered by the low
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 40


 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_SetSRAM2ContentRetention(uint32_t SRAM2Size)
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1508              		.loc 1 752 1
 1509              		.cfi_startproc
 1510              		@ args = 0, pretend = 0, frame = 8
 1511              		@ frame_needed = 1, uses_anonymous_args = 0
 1512              		@ link register save eliminated.
 1513 0000 80B4     		push	{r7}
 1514              	.LCFI80:
 1515              		.cfi_def_cfa_offset 4
 1516              		.cfi_offset 7, -4
 1517 0002 83B0     		sub	sp, sp, #12
 1518              	.LCFI81:
 1519              		.cfi_def_cfa_offset 16
 1520 0004 00AF     		add	r7, sp, #0
 1521              	.LCFI82:
 1522              		.cfi_def_cfa_register 7
 1523 0006 7860     		str	r0, [r7, #4]
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_SRAM2_RETENTION(SRAM2Size));
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (SRAM2Size == PWR_NO_SRAM2_RETENTION)
 1524              		.loc 1 755 6
 1525 0008 7B68     		ldr	r3, [r7, #4]
 1526 000a 002B     		cmp	r3, #0
 1527 000c 06D1     		bne	.L107
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1528              		.loc 1 757 5
 1529 000e 0D4B     		ldr	r3, .L111
 1530 0010 9B68     		ldr	r3, [r3, #8]
 1531 0012 0C4A     		ldr	r2, .L111
 1532 0014 23F48073 		bic	r3, r3, #256
 1533 0018 9360     		str	r3, [r2, #8]
 1534 001a 0CE0     		b	.L108
 1535              	.L107:
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_FULL_SRAM2_RETENTION)
 1536              		.loc 1 759 11
 1537 001c 7B68     		ldr	r3, [r7, #4]
 1538 001e B3F5807F 		cmp	r3, #256
 1539 0022 06D1     		bne	.L109
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_FULL_SRAM2_RETENTION);
 1540              		.loc 1 761 5
 1541 0024 074B     		ldr	r3, .L111
 1542 0026 9B68     		ldr	r3, [r3, #8]
 1543 0028 064A     		ldr	r2, .L111
 1544 002a 43F48073 		orr	r3, r3, #256
 1545 002e 9360     		str	r3, [r2, #8]
 1546 0030 01E0     		b	.L108
 1547              	.L109:
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_RRS_1)
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_4KBYTES_SRAM2_RETENTION)
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_4KBYTES_SRAM2_RETENTION);
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 41


 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_RRS_1 */
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else {
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_ERROR;
 1548              		.loc 1 770 12
 1549 0032 0123     		movs	r3, #1
 1550 0034 00E0     		b	.L110
 1551              	.L108:
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 1552              		.loc 1 773 10
 1553 0036 0023     		movs	r3, #0
 1554              	.L110:
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1555              		.loc 1 774 1
 1556 0038 1846     		mov	r0, r3
 1557 003a 0C37     		adds	r7, r7, #12
 1558              	.LCFI83:
 1559              		.cfi_def_cfa_offset 4
 1560 003c BD46     		mov	sp, r7
 1561              	.LCFI84:
 1562              		.cfi_def_cfa_register 13
 1563              		@ sp needed
 1564 003e 5DF8047B 		ldr	r7, [sp], #4
 1565              	.LCFI85:
 1566              		.cfi_restore 7
 1567              		.cfi_def_cfa_offset 0
 1568 0042 7047     		bx	lr
 1569              	.L112:
 1570              		.align	2
 1571              	.L111:
 1572 0044 00700040 		.word	1073770496
 1573              		.cfi_endproc
 1574              	.LFE335:
 1576              		.section	.text.HAL_PWREx_EnableExtSMPS_0V95,"ax",%progbits
 1577              		.align	1
 1578              		.global	HAL_PWREx_EnableExtSMPS_0V95
 1579              		.syntax unified
 1580              		.thumb
 1581              		.thumb_func
 1583              	HAL_PWREx_EnableExtSMPS_0V95:
 1584              	.LFB336:
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_ENULP)
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_ENULP);
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 42


 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP);
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_ENULP */
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1585              		.loc 1 809 1
 1586              		.cfi_startproc
 1587              		@ args = 0, pretend = 0, frame = 0
 1588              		@ frame_needed = 1, uses_anonymous_args = 0
 1589              		@ link register save eliminated.
 1590 0000 80B4     		push	{r7}
 1591              	.LCFI86:
 1592              		.cfi_def_cfa_offset 4
 1593              		.cfi_offset 7, -4
 1594 0002 00AF     		add	r7, sp, #0
 1595              	.LCFI87:
 1596              		.cfi_def_cfa_register 7
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 1597              		.loc 1 810 3
 1598 0004 054B     		ldr	r3, .L114
 1599 0006 DB68     		ldr	r3, [r3, #12]
 1600 0008 044A     		ldr	r2, .L114
 1601 000a 43F40053 		orr	r3, r3, #8192
 1602 000e D360     		str	r3, [r2, #12]
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1603              		.loc 1 811 1
 1604 0010 00BF     		nop
 1605 0012 BD46     		mov	sp, r7
 1606              	.LCFI88:
 1607              		.cfi_def_cfa_register 13
 1608              		@ sp needed
 1609 0014 5DF8047B 		ldr	r7, [sp], #4
 1610              	.LCFI89:
 1611              		.cfi_restore 7
 1612              		.cfi_def_cfa_offset 0
 1613 0018 7047     		bx	lr
 1614              	.L115:
 1615 001a 00BF     		.align	2
 1616              	.L114:
 1617 001c 00700040 		.word	1073770496
 1618              		.cfi_endproc
 1619              	.LFE336:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 43


 1621              		.section	.text.HAL_PWREx_DisableExtSMPS_0V95,"ax",%progbits
 1622              		.align	1
 1623              		.global	HAL_PWREx_DisableExtSMPS_0V95
 1624              		.syntax unified
 1625              		.thumb
 1626              		.thumb_func
 1628              	HAL_PWREx_DisableExtSMPS_0V95:
 1629              	.LFB337:
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1630              		.loc 1 821 1
 1631              		.cfi_startproc
 1632              		@ args = 0, pretend = 0, frame = 0
 1633              		@ frame_needed = 1, uses_anonymous_args = 0
 1634              		@ link register save eliminated.
 1635 0000 80B4     		push	{r7}
 1636              	.LCFI90:
 1637              		.cfi_def_cfa_offset 4
 1638              		.cfi_offset 7, -4
 1639 0002 00AF     		add	r7, sp, #0
 1640              	.LCFI91:
 1641              		.cfi_def_cfa_register 7
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 1642              		.loc 1 822 3
 1643 0004 054B     		ldr	r3, .L117
 1644 0006 DB68     		ldr	r3, [r3, #12]
 1645 0008 044A     		ldr	r2, .L117
 1646 000a 23F40053 		bic	r3, r3, #8192
 1647 000e D360     		str	r3, [r2, #12]
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1648              		.loc 1 823 1
 1649 0010 00BF     		nop
 1650 0012 BD46     		mov	sp, r7
 1651              	.LCFI92:
 1652              		.cfi_def_cfa_register 13
 1653              		@ sp needed
 1654 0014 5DF8047B 		ldr	r7, [sp], #4
 1655              	.LCFI93:
 1656              		.cfi_restore 7
 1657              		.cfi_def_cfa_offset 0
 1658 0018 7047     		bx	lr
 1659              	.L118:
 1660 001a 00BF     		.align	2
 1661              	.L117:
 1662 001c 00700040 		.word	1073770496
 1663              		.cfi_endproc
 1664              	.LFE337:
 1666              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1667              		.align	1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 44


 1668              		.global	HAL_PWREx_EnablePVM1
 1669              		.syntax unified
 1670              		.thumb
 1671              		.thumb_func
 1673              	HAL_PWREx_EnablePVM1:
 1674              	.LFB338:
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 45


 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1675              		.loc 1 879 1
 1676              		.cfi_startproc
 1677              		@ args = 0, pretend = 0, frame = 0
 1678              		@ frame_needed = 1, uses_anonymous_args = 0
 1679              		@ link register save eliminated.
 1680 0000 80B4     		push	{r7}
 1681              	.LCFI94:
 1682              		.cfi_def_cfa_offset 4
 1683              		.cfi_offset 7, -4
 1684 0002 00AF     		add	r7, sp, #0
 1685              	.LCFI95:
 1686              		.cfi_def_cfa_register 7
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1687              		.loc 1 880 3
 1688 0004 054B     		ldr	r3, .L120
 1689 0006 5B68     		ldr	r3, [r3, #4]
 1690 0008 044A     		ldr	r2, .L120
 1691 000a 43F01003 		orr	r3, r3, #16
 1692 000e 5360     		str	r3, [r2, #4]
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1693              		.loc 1 881 1
 1694 0010 00BF     		nop
 1695 0012 BD46     		mov	sp, r7
 1696              	.LCFI96:
 1697              		.cfi_def_cfa_register 13
 1698              		@ sp needed
 1699 0014 5DF8047B 		ldr	r7, [sp], #4
 1700              	.LCFI97:
 1701              		.cfi_restore 7
 1702              		.cfi_def_cfa_offset 0
 1703 0018 7047     		bx	lr
 1704              	.L121:
 1705 001a 00BF     		.align	2
 1706              	.L120:
 1707 001c 00700040 		.word	1073770496
 1708              		.cfi_endproc
 1709              	.LFE338:
 1711              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1712              		.align	1
 1713              		.global	HAL_PWREx_DisablePVM1
 1714              		.syntax unified
 1715              		.thumb
 1716              		.thumb_func
 1718              	HAL_PWREx_DisablePVM1:
 1719              	.LFB339:
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 46


 1720              		.loc 1 888 1
 1721              		.cfi_startproc
 1722              		@ args = 0, pretend = 0, frame = 0
 1723              		@ frame_needed = 1, uses_anonymous_args = 0
 1724              		@ link register save eliminated.
 1725 0000 80B4     		push	{r7}
 1726              	.LCFI98:
 1727              		.cfi_def_cfa_offset 4
 1728              		.cfi_offset 7, -4
 1729 0002 00AF     		add	r7, sp, #0
 1730              	.LCFI99:
 1731              		.cfi_def_cfa_register 7
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 1732              		.loc 1 889 3
 1733 0004 054B     		ldr	r3, .L123
 1734 0006 5B68     		ldr	r3, [r3, #4]
 1735 0008 044A     		ldr	r2, .L123
 1736 000a 23F01003 		bic	r3, r3, #16
 1737 000e 5360     		str	r3, [r2, #4]
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1738              		.loc 1 890 1
 1739 0010 00BF     		nop
 1740 0012 BD46     		mov	sp, r7
 1741              	.LCFI100:
 1742              		.cfi_def_cfa_register 13
 1743              		@ sp needed
 1744 0014 5DF8047B 		ldr	r7, [sp], #4
 1745              	.LCFI101:
 1746              		.cfi_restore 7
 1747              		.cfi_def_cfa_offset 0
 1748 0018 7047     		bx	lr
 1749              	.L124:
 1750 001a 00BF     		.align	2
 1751              	.L123:
 1752 001c 00700040 		.word	1073770496
 1753              		.cfi_endproc
 1754              	.LFE339:
 1756              		.section	.text.HAL_PWREx_EnablePVM2,"ax",%progbits
 1757              		.align	1
 1758              		.global	HAL_PWREx_EnablePVM2
 1759              		.syntax unified
 1760              		.thumb
 1761              		.thumb_func
 1763              	HAL_PWREx_EnablePVM2:
 1764              	.LFB340:
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1765              		.loc 1 900 1
 1766              		.cfi_startproc
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 47


 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 1, uses_anonymous_args = 0
 1769              		@ link register save eliminated.
 1770 0000 80B4     		push	{r7}
 1771              	.LCFI102:
 1772              		.cfi_def_cfa_offset 4
 1773              		.cfi_offset 7, -4
 1774 0002 00AF     		add	r7, sp, #0
 1775              	.LCFI103:
 1776              		.cfi_def_cfa_register 7
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 1777              		.loc 1 901 3
 1778 0004 054B     		ldr	r3, .L126
 1779 0006 5B68     		ldr	r3, [r3, #4]
 1780 0008 044A     		ldr	r2, .L126
 1781 000a 43F02003 		orr	r3, r3, #32
 1782 000e 5360     		str	r3, [r2, #4]
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1783              		.loc 1 902 1
 1784 0010 00BF     		nop
 1785 0012 BD46     		mov	sp, r7
 1786              	.LCFI104:
 1787              		.cfi_def_cfa_register 13
 1788              		@ sp needed
 1789 0014 5DF8047B 		ldr	r7, [sp], #4
 1790              	.LCFI105:
 1791              		.cfi_restore 7
 1792              		.cfi_def_cfa_offset 0
 1793 0018 7047     		bx	lr
 1794              	.L127:
 1795 001a 00BF     		.align	2
 1796              	.L126:
 1797 001c 00700040 		.word	1073770496
 1798              		.cfi_endproc
 1799              	.LFE340:
 1801              		.section	.text.HAL_PWREx_DisablePVM2,"ax",%progbits
 1802              		.align	1
 1803              		.global	HAL_PWREx_DisablePVM2
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1808              	HAL_PWREx_DisablePVM2:
 1809              	.LFB341:
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1810              		.loc 1 909 1
 1811              		.cfi_startproc
 1812              		@ args = 0, pretend = 0, frame = 0
 1813              		@ frame_needed = 1, uses_anonymous_args = 0
 1814              		@ link register save eliminated.
 1815 0000 80B4     		push	{r7}
 1816              	.LCFI106:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 48


 1817              		.cfi_def_cfa_offset 4
 1818              		.cfi_offset 7, -4
 1819 0002 00AF     		add	r7, sp, #0
 1820              	.LCFI107:
 1821              		.cfi_def_cfa_register 7
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 1822              		.loc 1 910 3
 1823 0004 054B     		ldr	r3, .L129
 1824 0006 5B68     		ldr	r3, [r3, #4]
 1825 0008 044A     		ldr	r2, .L129
 1826 000a 23F02003 		bic	r3, r3, #32
 1827 000e 5360     		str	r3, [r2, #4]
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1828              		.loc 1 911 1
 1829 0010 00BF     		nop
 1830 0012 BD46     		mov	sp, r7
 1831              	.LCFI108:
 1832              		.cfi_def_cfa_register 13
 1833              		@ sp needed
 1834 0014 5DF8047B 		ldr	r7, [sp], #4
 1835              	.LCFI109:
 1836              		.cfi_restore 7
 1837              		.cfi_def_cfa_offset 0
 1838 0018 7047     		bx	lr
 1839              	.L130:
 1840 001a 00BF     		.align	2
 1841              	.L129:
 1842 001c 00700040 		.word	1073770496
 1843              		.cfi_endproc
 1844              	.LFE341:
 1846              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 1847              		.align	1
 1848              		.global	HAL_PWREx_EnablePVM3
 1849              		.syntax unified
 1850              		.thumb
 1851              		.thumb_func
 1853              	HAL_PWREx_EnablePVM3:
 1854              	.LFB342:
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1855              		.loc 1 920 1
 1856              		.cfi_startproc
 1857              		@ args = 0, pretend = 0, frame = 0
 1858              		@ frame_needed = 1, uses_anonymous_args = 0
 1859              		@ link register save eliminated.
 1860 0000 80B4     		push	{r7}
 1861              	.LCFI110:
 1862              		.cfi_def_cfa_offset 4
 1863              		.cfi_offset 7, -4
 1864 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 49


 1865              	.LCFI111:
 1866              		.cfi_def_cfa_register 7
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 1867              		.loc 1 921 3
 1868 0004 054B     		ldr	r3, .L132
 1869 0006 5B68     		ldr	r3, [r3, #4]
 1870 0008 044A     		ldr	r2, .L132
 1871 000a 43F04003 		orr	r3, r3, #64
 1872 000e 5360     		str	r3, [r2, #4]
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1873              		.loc 1 922 1
 1874 0010 00BF     		nop
 1875 0012 BD46     		mov	sp, r7
 1876              	.LCFI112:
 1877              		.cfi_def_cfa_register 13
 1878              		@ sp needed
 1879 0014 5DF8047B 		ldr	r7, [sp], #4
 1880              	.LCFI113:
 1881              		.cfi_restore 7
 1882              		.cfi_def_cfa_offset 0
 1883 0018 7047     		bx	lr
 1884              	.L133:
 1885 001a 00BF     		.align	2
 1886              	.L132:
 1887 001c 00700040 		.word	1073770496
 1888              		.cfi_endproc
 1889              	.LFE342:
 1891              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 1892              		.align	1
 1893              		.global	HAL_PWREx_DisablePVM3
 1894              		.syntax unified
 1895              		.thumb
 1896              		.thumb_func
 1898              	HAL_PWREx_DisablePVM3:
 1899              	.LFB343:
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1900              		.loc 1 929 1
 1901              		.cfi_startproc
 1902              		@ args = 0, pretend = 0, frame = 0
 1903              		@ frame_needed = 1, uses_anonymous_args = 0
 1904              		@ link register save eliminated.
 1905 0000 80B4     		push	{r7}
 1906              	.LCFI114:
 1907              		.cfi_def_cfa_offset 4
 1908              		.cfi_offset 7, -4
 1909 0002 00AF     		add	r7, sp, #0
 1910              	.LCFI115:
 1911              		.cfi_def_cfa_register 7
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 1912              		.loc 1 930 3
 1913 0004 054B     		ldr	r3, .L135
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 50


 1914 0006 5B68     		ldr	r3, [r3, #4]
 1915 0008 044A     		ldr	r2, .L135
 1916 000a 23F04003 		bic	r3, r3, #64
 1917 000e 5360     		str	r3, [r2, #4]
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1918              		.loc 1 931 1
 1919 0010 00BF     		nop
 1920 0012 BD46     		mov	sp, r7
 1921              	.LCFI116:
 1922              		.cfi_def_cfa_register 13
 1923              		@ sp needed
 1924 0014 5DF8047B 		ldr	r7, [sp], #4
 1925              	.LCFI117:
 1926              		.cfi_restore 7
 1927              		.cfi_def_cfa_offset 0
 1928 0018 7047     		bx	lr
 1929              	.L136:
 1930 001a 00BF     		.align	2
 1931              	.L135:
 1932 001c 00700040 		.word	1073770496
 1933              		.cfi_endproc
 1934              	.LFE343:
 1936              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
 1937              		.align	1
 1938              		.global	HAL_PWREx_EnablePVM4
 1939              		.syntax unified
 1940              		.thumb
 1941              		.thumb_func
 1943              	HAL_PWREx_EnablePVM4:
 1944              	.LFB344:
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1945              		.loc 1 939 1
 1946              		.cfi_startproc
 1947              		@ args = 0, pretend = 0, frame = 0
 1948              		@ frame_needed = 1, uses_anonymous_args = 0
 1949              		@ link register save eliminated.
 1950 0000 80B4     		push	{r7}
 1951              	.LCFI118:
 1952              		.cfi_def_cfa_offset 4
 1953              		.cfi_offset 7, -4
 1954 0002 00AF     		add	r7, sp, #0
 1955              	.LCFI119:
 1956              		.cfi_def_cfa_register 7
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 1957              		.loc 1 940 3
 1958 0004 054B     		ldr	r3, .L138
 1959 0006 5B68     		ldr	r3, [r3, #4]
 1960 0008 044A     		ldr	r2, .L138
 1961 000a 43F08003 		orr	r3, r3, #128
 1962 000e 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 51


 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1963              		.loc 1 941 1
 1964 0010 00BF     		nop
 1965 0012 BD46     		mov	sp, r7
 1966              	.LCFI120:
 1967              		.cfi_def_cfa_register 13
 1968              		@ sp needed
 1969 0014 5DF8047B 		ldr	r7, [sp], #4
 1970              	.LCFI121:
 1971              		.cfi_restore 7
 1972              		.cfi_def_cfa_offset 0
 1973 0018 7047     		bx	lr
 1974              	.L139:
 1975 001a 00BF     		.align	2
 1976              	.L138:
 1977 001c 00700040 		.word	1073770496
 1978              		.cfi_endproc
 1979              	.LFE344:
 1981              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 1982              		.align	1
 1983              		.global	HAL_PWREx_DisablePVM4
 1984              		.syntax unified
 1985              		.thumb
 1986              		.thumb_func
 1988              	HAL_PWREx_DisablePVM4:
 1989              	.LFB345:
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1990              		.loc 1 948 1
 1991              		.cfi_startproc
 1992              		@ args = 0, pretend = 0, frame = 0
 1993              		@ frame_needed = 1, uses_anonymous_args = 0
 1994              		@ link register save eliminated.
 1995 0000 80B4     		push	{r7}
 1996              	.LCFI122:
 1997              		.cfi_def_cfa_offset 4
 1998              		.cfi_offset 7, -4
 1999 0002 00AF     		add	r7, sp, #0
 2000              	.LCFI123:
 2001              		.cfi_def_cfa_register 7
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 2002              		.loc 1 949 3
 2003 0004 054B     		ldr	r3, .L141
 2004 0006 5B68     		ldr	r3, [r3, #4]
 2005 0008 044A     		ldr	r2, .L141
 2006 000a 23F08003 		bic	r3, r3, #128
 2007 000e 5360     		str	r3, [r2, #4]
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2008              		.loc 1 950 1
 2009 0010 00BF     		nop
 2010 0012 BD46     		mov	sp, r7
 2011              	.LCFI124:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 52


 2012              		.cfi_def_cfa_register 13
 2013              		@ sp needed
 2014 0014 5DF8047B 		ldr	r7, [sp], #4
 2015              	.LCFI125:
 2016              		.cfi_restore 7
 2017              		.cfi_def_cfa_offset 0
 2018 0018 7047     		bx	lr
 2019              	.L142:
 2020 001a 00BF     		.align	2
 2021              	.L141:
 2022 001c 00700040 		.word	1073770496
 2023              		.cfi_endproc
 2024              	.LFE345:
 2026              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 2027              		.align	1
 2028              		.global	HAL_PWREx_ConfigPVM
 2029              		.syntax unified
 2030              		.thumb
 2031              		.thumb_func
 2033              	HAL_PWREx_ConfigPVM:
 2034              	.LFB346:
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2035              		.loc 1 968 1
 2036              		.cfi_startproc
 2037              		@ args = 0, pretend = 0, frame = 16
 2038              		@ frame_needed = 1, uses_anonymous_args = 0
 2039              		@ link register save eliminated.
 2040 0000 80B4     		push	{r7}
 2041              	.LCFI126:
 2042              		.cfi_def_cfa_offset 4
 2043              		.cfi_offset 7, -4
 2044 0002 85B0     		sub	sp, sp, #20
 2045              	.LCFI127:
 2046              		.cfi_def_cfa_offset 24
 2047 0004 00AF     		add	r7, sp, #0
 2048              	.LCFI128:
 2049              		.cfi_def_cfa_register 7
 2050 0006 7860     		str	r0, [r7, #4]
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2051              		.loc 1 969 21
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 53


 2052 0008 0023     		movs	r3, #0
 2053 000a FB73     		strb	r3, [r7, #15]
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan through PVMType to detect which PVMx is set and
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
 2054              		.loc 1 979 21
 2055 000c 7B68     		ldr	r3, [r7, #4]
 2056 000e 1B68     		ldr	r3, [r3]
 2057              		.loc 1 979 3
 2058 0010 802B     		cmp	r3, #128
 2059 0012 00F0EB80 		beq	.L144
 2060 0016 802B     		cmp	r3, #128
 2061 0018 00F23181 		bhi	.L145
 2062 001c 402B     		cmp	r3, #64
 2063 001e 00F09C80 		beq	.L146
 2064 0022 402B     		cmp	r3, #64
 2065 0024 00F22B81 		bhi	.L145
 2066 0028 102B     		cmp	r3, #16
 2067 002a 02D0     		beq	.L147
 2068 002c 202B     		cmp	r3, #32
 2069 002e 4AD0     		beq	.L148
 2070 0030 25E1     		b	.L145
 2071              	.L147:
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 2072              		.loc 1 984 7
 2073 0032 974B     		ldr	r3, .L171
 2074 0034 5B6A     		ldr	r3, [r3, #36]
 2075 0036 964A     		ldr	r2, .L171
 2076 0038 23F00803 		bic	r3, r3, #8
 2077 003c 5362     		str	r3, [r2, #36]
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 2078              		.loc 1 985 7
 2079 003e 944B     		ldr	r3, .L171
 2080 0040 1B6A     		ldr	r3, [r3, #32]
 2081 0042 934A     		ldr	r2, .L171
 2082 0044 23F00803 		bic	r3, r3, #8
 2083 0048 1362     		str	r3, [r2, #32]
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 2084              		.loc 1 986 7
 2085 004a 914B     		ldr	r3, .L171
 2086 004c DB6A     		ldr	r3, [r3, #44]
 2087 004e 904A     		ldr	r2, .L171
 2088 0050 23F00803 		bic	r3, r3, #8
 2089 0054 D362     		str	r3, [r2, #44]
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 2090              		.loc 1 987 7
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 54


 2091 0056 8E4B     		ldr	r3, .L171
 2092 0058 9B6A     		ldr	r3, [r3, #40]
 2093 005a 8D4A     		ldr	r2, .L171
 2094 005c 23F00803 		bic	r3, r3, #8
 2095 0060 9362     		str	r3, [r2, #40]
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2096              		.loc 1 990 21
 2097 0062 7B68     		ldr	r3, [r7, #4]
 2098 0064 5B68     		ldr	r3, [r3, #4]
 2099              		.loc 1 990 28
 2100 0066 03F48033 		and	r3, r3, #65536
 2101              		.loc 1 990 9
 2102 006a 002B     		cmp	r3, #0
 2103 006c 05D0     		beq	.L149
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 2104              		.loc 1 992 9
 2105 006e 884B     		ldr	r3, .L171
 2106 0070 1B6A     		ldr	r3, [r3, #32]
 2107 0072 874A     		ldr	r2, .L171
 2108 0074 43F00803 		orr	r3, r3, #8
 2109 0078 1362     		str	r3, [r2, #32]
 2110              	.L149:
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2111              		.loc 1 996 21
 2112 007a 7B68     		ldr	r3, [r7, #4]
 2113 007c 5B68     		ldr	r3, [r3, #4]
 2114              		.loc 1 996 28
 2115 007e 03F40033 		and	r3, r3, #131072
 2116              		.loc 1 996 9
 2117 0082 002B     		cmp	r3, #0
 2118 0084 05D0     		beq	.L150
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 2119              		.loc 1 998 9
 2120 0086 824B     		ldr	r3, .L171
 2121 0088 5B6A     		ldr	r3, [r3, #36]
 2122 008a 814A     		ldr	r2, .L171
 2123 008c 43F00803 		orr	r3, r3, #8
 2124 0090 5362     		str	r3, [r2, #36]
 2125              	.L150:
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2126              		.loc 1 1002 21
 2127 0092 7B68     		ldr	r3, [r7, #4]
 2128 0094 5B68     		ldr	r3, [r3, #4]
 2129              		.loc 1 1002 28
 2130 0096 03F00103 		and	r3, r3, #1
 2131              		.loc 1 1002 9
 2132 009a 002B     		cmp	r3, #0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 55


 2133 009c 05D0     		beq	.L151
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 2134              		.loc 1 1004 9
 2135 009e 7C4B     		ldr	r3, .L171
 2136 00a0 9B6A     		ldr	r3, [r3, #40]
 2137 00a2 7B4A     		ldr	r2, .L171
 2138 00a4 43F00803 		orr	r3, r3, #8
 2139 00a8 9362     		str	r3, [r2, #40]
 2140              	.L151:
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2141              		.loc 1 1007 21
 2142 00aa 7B68     		ldr	r3, [r7, #4]
 2143 00ac 5B68     		ldr	r3, [r3, #4]
 2144              		.loc 1 1007 28
 2145 00ae 03F00203 		and	r3, r3, #2
 2146              		.loc 1 1007 9
 2147 00b2 002B     		cmp	r3, #0
 2148 00b4 00F0E680 		beq	.L167
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 2149              		.loc 1 1009 9
 2150 00b8 754B     		ldr	r3, .L171
 2151 00ba DB6A     		ldr	r3, [r3, #44]
 2152 00bc 744A     		ldr	r2, .L171
 2153 00be 43F00803 		orr	r3, r3, #8
 2154 00c2 D362     		str	r3, [r2, #44]
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2155              		.loc 1 1011 7
 2156 00c4 DEE0     		b	.L167
 2157              	.L148:
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 2158              		.loc 1 1017 7
 2159 00c6 724B     		ldr	r3, .L171
 2160 00c8 5B6A     		ldr	r3, [r3, #36]
 2161 00ca 714A     		ldr	r2, .L171
 2162 00cc 23F01003 		bic	r3, r3, #16
 2163 00d0 5362     		str	r3, [r2, #36]
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 2164              		.loc 1 1018 7
 2165 00d2 6F4B     		ldr	r3, .L171
 2166 00d4 1B6A     		ldr	r3, [r3, #32]
 2167 00d6 6E4A     		ldr	r2, .L171
 2168 00d8 23F01003 		bic	r3, r3, #16
 2169 00dc 1362     		str	r3, [r2, #32]
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 2170              		.loc 1 1019 7
 2171 00de 6C4B     		ldr	r3, .L171
 2172 00e0 DB6A     		ldr	r3, [r3, #44]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 56


 2173 00e2 6B4A     		ldr	r2, .L171
 2174 00e4 23F01003 		bic	r3, r3, #16
 2175 00e8 D362     		str	r3, [r2, #44]
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 2176              		.loc 1 1020 7
 2177 00ea 694B     		ldr	r3, .L171
 2178 00ec 9B6A     		ldr	r3, [r3, #40]
 2179 00ee 684A     		ldr	r2, .L171
 2180 00f0 23F01003 		bic	r3, r3, #16
 2181 00f4 9362     		str	r3, [r2, #40]
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2182              		.loc 1 1023 21
 2183 00f6 7B68     		ldr	r3, [r7, #4]
 2184 00f8 5B68     		ldr	r3, [r3, #4]
 2185              		.loc 1 1023 28
 2186 00fa 03F48033 		and	r3, r3, #65536
 2187              		.loc 1 1023 9
 2188 00fe 002B     		cmp	r3, #0
 2189 0100 05D0     		beq	.L154
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 2190              		.loc 1 1025 9
 2191 0102 634B     		ldr	r3, .L171
 2192 0104 1B6A     		ldr	r3, [r3, #32]
 2193 0106 624A     		ldr	r2, .L171
 2194 0108 43F01003 		orr	r3, r3, #16
 2195 010c 1362     		str	r3, [r2, #32]
 2196              	.L154:
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2197              		.loc 1 1029 21
 2198 010e 7B68     		ldr	r3, [r7, #4]
 2199 0110 5B68     		ldr	r3, [r3, #4]
 2200              		.loc 1 1029 28
 2201 0112 03F40033 		and	r3, r3, #131072
 2202              		.loc 1 1029 9
 2203 0116 002B     		cmp	r3, #0
 2204 0118 05D0     		beq	.L155
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 2205              		.loc 1 1031 9
 2206 011a 5D4B     		ldr	r3, .L171
 2207 011c 5B6A     		ldr	r3, [r3, #36]
 2208 011e 5C4A     		ldr	r2, .L171
 2209 0120 43F01003 		orr	r3, r3, #16
 2210 0124 5362     		str	r3, [r2, #36]
 2211              	.L155:
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2212              		.loc 1 1035 21
 2213 0126 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 57


 2214 0128 5B68     		ldr	r3, [r3, #4]
 2215              		.loc 1 1035 28
 2216 012a 03F00103 		and	r3, r3, #1
 2217              		.loc 1 1035 9
 2218 012e 002B     		cmp	r3, #0
 2219 0130 05D0     		beq	.L156
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 2220              		.loc 1 1037 9
 2221 0132 574B     		ldr	r3, .L171
 2222 0134 9B6A     		ldr	r3, [r3, #40]
 2223 0136 564A     		ldr	r2, .L171
 2224 0138 43F01003 		orr	r3, r3, #16
 2225 013c 9362     		str	r3, [r2, #40]
 2226              	.L156:
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2227              		.loc 1 1040 21
 2228 013e 7B68     		ldr	r3, [r7, #4]
 2229 0140 5B68     		ldr	r3, [r3, #4]
 2230              		.loc 1 1040 28
 2231 0142 03F00203 		and	r3, r3, #2
 2232              		.loc 1 1040 9
 2233 0146 002B     		cmp	r3, #0
 2234 0148 00F09E80 		beq	.L168
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 2235              		.loc 1 1042 9
 2236 014c 504B     		ldr	r3, .L171
 2237 014e DB6A     		ldr	r3, [r3, #44]
 2238 0150 4F4A     		ldr	r2, .L171
 2239 0152 43F01003 		orr	r3, r3, #16
 2240 0156 D362     		str	r3, [r2, #44]
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2241              		.loc 1 1044 7
 2242 0158 96E0     		b	.L168
 2243              	.L146:
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 2244              		.loc 1 1049 7
 2245 015a 4D4B     		ldr	r3, .L171
 2246 015c 5B6A     		ldr	r3, [r3, #36]
 2247 015e 4C4A     		ldr	r2, .L171
 2248 0160 23F02003 		bic	r3, r3, #32
 2249 0164 5362     		str	r3, [r2, #36]
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 2250              		.loc 1 1050 7
 2251 0166 4A4B     		ldr	r3, .L171
 2252 0168 1B6A     		ldr	r3, [r3, #32]
 2253 016a 494A     		ldr	r2, .L171
 2254 016c 23F02003 		bic	r3, r3, #32
 2255 0170 1362     		str	r3, [r2, #32]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 58


1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 2256              		.loc 1 1051 7
 2257 0172 474B     		ldr	r3, .L171
 2258 0174 DB6A     		ldr	r3, [r3, #44]
 2259 0176 464A     		ldr	r2, .L171
 2260 0178 23F02003 		bic	r3, r3, #32
 2261 017c D362     		str	r3, [r2, #44]
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 2262              		.loc 1 1052 7
 2263 017e 444B     		ldr	r3, .L171
 2264 0180 9B6A     		ldr	r3, [r3, #40]
 2265 0182 434A     		ldr	r2, .L171
 2266 0184 23F02003 		bic	r3, r3, #32
 2267 0188 9362     		str	r3, [r2, #40]
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2268              		.loc 1 1055 21
 2269 018a 7B68     		ldr	r3, [r7, #4]
 2270 018c 5B68     		ldr	r3, [r3, #4]
 2271              		.loc 1 1055 28
 2272 018e 03F48033 		and	r3, r3, #65536
 2273              		.loc 1 1055 9
 2274 0192 002B     		cmp	r3, #0
 2275 0194 05D0     		beq	.L158
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 2276              		.loc 1 1057 9
 2277 0196 3E4B     		ldr	r3, .L171
 2278 0198 1B6A     		ldr	r3, [r3, #32]
 2279 019a 3D4A     		ldr	r2, .L171
 2280 019c 43F02003 		orr	r3, r3, #32
 2281 01a0 1362     		str	r3, [r2, #32]
 2282              	.L158:
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2283              		.loc 1 1061 21
 2284 01a2 7B68     		ldr	r3, [r7, #4]
 2285 01a4 5B68     		ldr	r3, [r3, #4]
 2286              		.loc 1 1061 28
 2287 01a6 03F40033 		and	r3, r3, #131072
 2288              		.loc 1 1061 9
 2289 01aa 002B     		cmp	r3, #0
 2290 01ac 05D0     		beq	.L159
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 2291              		.loc 1 1063 9
 2292 01ae 384B     		ldr	r3, .L171
 2293 01b0 5B6A     		ldr	r3, [r3, #36]
 2294 01b2 374A     		ldr	r2, .L171
 2295 01b4 43F02003 		orr	r3, r3, #32
 2296 01b8 5362     		str	r3, [r2, #36]
 2297              	.L159:
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 59


1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2298              		.loc 1 1067 21
 2299 01ba 7B68     		ldr	r3, [r7, #4]
 2300 01bc 5B68     		ldr	r3, [r3, #4]
 2301              		.loc 1 1067 28
 2302 01be 03F00103 		and	r3, r3, #1
 2303              		.loc 1 1067 9
 2304 01c2 002B     		cmp	r3, #0
 2305 01c4 05D0     		beq	.L160
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 2306              		.loc 1 1069 9
 2307 01c6 324B     		ldr	r3, .L171
 2308 01c8 9B6A     		ldr	r3, [r3, #40]
 2309 01ca 314A     		ldr	r2, .L171
 2310 01cc 43F02003 		orr	r3, r3, #32
 2311 01d0 9362     		str	r3, [r2, #40]
 2312              	.L160:
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2313              		.loc 1 1072 21
 2314 01d2 7B68     		ldr	r3, [r7, #4]
 2315 01d4 5B68     		ldr	r3, [r3, #4]
 2316              		.loc 1 1072 28
 2317 01d6 03F00203 		and	r3, r3, #2
 2318              		.loc 1 1072 9
 2319 01da 002B     		cmp	r3, #0
 2320 01dc 56D0     		beq	.L169
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 2321              		.loc 1 1074 9
 2322 01de 2C4B     		ldr	r3, .L171
 2323 01e0 DB6A     		ldr	r3, [r3, #44]
 2324 01e2 2B4A     		ldr	r2, .L171
 2325 01e4 43F02003 		orr	r3, r3, #32
 2326 01e8 D362     		str	r3, [r2, #44]
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2327              		.loc 1 1076 7
 2328 01ea 4FE0     		b	.L169
 2329              	.L144:
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 2330              		.loc 1 1080 7
 2331 01ec 284B     		ldr	r3, .L171
 2332 01ee 5B6A     		ldr	r3, [r3, #36]
 2333 01f0 274A     		ldr	r2, .L171
 2334 01f2 23F04003 		bic	r3, r3, #64
 2335 01f6 5362     		str	r3, [r2, #36]
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 2336              		.loc 1 1081 7
 2337 01f8 254B     		ldr	r3, .L171
 2338 01fa 1B6A     		ldr	r3, [r3, #32]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 60


 2339 01fc 244A     		ldr	r2, .L171
 2340 01fe 23F04003 		bic	r3, r3, #64
 2341 0202 1362     		str	r3, [r2, #32]
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 2342              		.loc 1 1082 7
 2343 0204 224B     		ldr	r3, .L171
 2344 0206 DB6A     		ldr	r3, [r3, #44]
 2345 0208 214A     		ldr	r2, .L171
 2346 020a 23F04003 		bic	r3, r3, #64
 2347 020e D362     		str	r3, [r2, #44]
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 2348              		.loc 1 1083 7
 2349 0210 1F4B     		ldr	r3, .L171
 2350 0212 9B6A     		ldr	r3, [r3, #40]
 2351 0214 1E4A     		ldr	r2, .L171
 2352 0216 23F04003 		bic	r3, r3, #64
 2353 021a 9362     		str	r3, [r2, #40]
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2354              		.loc 1 1086 21
 2355 021c 7B68     		ldr	r3, [r7, #4]
 2356 021e 5B68     		ldr	r3, [r3, #4]
 2357              		.loc 1 1086 28
 2358 0220 03F48033 		and	r3, r3, #65536
 2359              		.loc 1 1086 9
 2360 0224 002B     		cmp	r3, #0
 2361 0226 05D0     		beq	.L162
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 2362              		.loc 1 1088 9
 2363 0228 194B     		ldr	r3, .L171
 2364 022a 1B6A     		ldr	r3, [r3, #32]
 2365 022c 184A     		ldr	r2, .L171
 2366 022e 43F04003 		orr	r3, r3, #64
 2367 0232 1362     		str	r3, [r2, #32]
 2368              	.L162:
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2369              		.loc 1 1092 21
 2370 0234 7B68     		ldr	r3, [r7, #4]
 2371 0236 5B68     		ldr	r3, [r3, #4]
 2372              		.loc 1 1092 28
 2373 0238 03F40033 		and	r3, r3, #131072
 2374              		.loc 1 1092 9
 2375 023c 002B     		cmp	r3, #0
 2376 023e 05D0     		beq	.L163
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 2377              		.loc 1 1094 9
 2378 0240 134B     		ldr	r3, .L171
 2379 0242 5B6A     		ldr	r3, [r3, #36]
 2380 0244 124A     		ldr	r2, .L171
 2381 0246 43F04003 		orr	r3, r3, #64
 2382 024a 5362     		str	r3, [r2, #36]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 61


 2383              	.L163:
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2384              		.loc 1 1098 21
 2385 024c 7B68     		ldr	r3, [r7, #4]
 2386 024e 5B68     		ldr	r3, [r3, #4]
 2387              		.loc 1 1098 28
 2388 0250 03F00103 		and	r3, r3, #1
 2389              		.loc 1 1098 9
 2390 0254 002B     		cmp	r3, #0
 2391 0256 05D0     		beq	.L164
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 2392              		.loc 1 1100 9
 2393 0258 0D4B     		ldr	r3, .L171
 2394 025a 9B6A     		ldr	r3, [r3, #40]
 2395 025c 0C4A     		ldr	r2, .L171
 2396 025e 43F04003 		orr	r3, r3, #64
 2397 0262 9362     		str	r3, [r2, #40]
 2398              	.L164:
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2399              		.loc 1 1103 21
 2400 0264 7B68     		ldr	r3, [r7, #4]
 2401 0266 5B68     		ldr	r3, [r3, #4]
 2402              		.loc 1 1103 28
 2403 0268 03F00203 		and	r3, r3, #2
 2404              		.loc 1 1103 9
 2405 026c 002B     		cmp	r3, #0
 2406 026e 11D0     		beq	.L170
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 2407              		.loc 1 1105 9
 2408 0270 074B     		ldr	r3, .L171
 2409 0272 DB6A     		ldr	r3, [r3, #44]
 2410 0274 064A     		ldr	r2, .L171
 2411 0276 43F04003 		orr	r3, r3, #64
 2412 027a D362     		str	r3, [r2, #44]
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2413              		.loc 1 1107 7
 2414 027c 0AE0     		b	.L170
 2415              	.L145:
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 2416              		.loc 1 1110 14
 2417 027e 0123     		movs	r3, #1
 2418 0280 FB73     		strb	r3, [r7, #15]
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2419              		.loc 1 1111 7
 2420 0282 08E0     		b	.L153
 2421              	.L167:
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 62


 2422              		.loc 1 1011 7
 2423 0284 00BF     		nop
 2424 0286 06E0     		b	.L153
 2425              	.L168:
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 2426              		.loc 1 1044 7
 2427 0288 00BF     		nop
 2428 028a 04E0     		b	.L153
 2429              	.L169:
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2430              		.loc 1 1076 7
 2431 028c 00BF     		nop
 2432 028e 02E0     		b	.L153
 2433              	.L172:
 2434              		.align	2
 2435              	.L171:
 2436 0290 00040140 		.word	1073808384
 2437              	.L170:
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2438              		.loc 1 1107 7
 2439 0294 00BF     		nop
 2440              	.L153:
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 2441              		.loc 1 1114 10
 2442 0296 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2443              		.loc 1 1115 1
 2444 0298 1846     		mov	r0, r3
 2445 029a 1437     		adds	r7, r7, #20
 2446              	.LCFI129:
 2447              		.cfi_def_cfa_offset 4
 2448 029c BD46     		mov	sp, r7
 2449              	.LCFI130:
 2450              		.cfi_def_cfa_register 13
 2451              		@ sp needed
 2452 029e 5DF8047B 		ldr	r7, [sp], #4
 2453              	.LCFI131:
 2454              		.cfi_restore 7
 2455              		.cfi_def_cfa_offset 0
 2456 02a2 7047     		bx	lr
 2457              		.cfi_endproc
 2458              	.LFE346:
 2460              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 2461              		.align	1
 2462              		.global	HAL_PWREx_EnableLowPowerRunMode
 2463              		.syntax unified
 2464              		.thumb
 2465              		.thumb_func
 2467              	HAL_PWREx_EnableLowPowerRunMode:
 2468              	.LFB347:
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 63


1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2469              		.loc 1 1130 1
 2470              		.cfi_startproc
 2471              		@ args = 0, pretend = 0, frame = 0
 2472              		@ frame_needed = 1, uses_anonymous_args = 0
 2473              		@ link register save eliminated.
 2474 0000 80B4     		push	{r7}
 2475              	.LCFI132:
 2476              		.cfi_def_cfa_offset 4
 2477              		.cfi_offset 7, -4
 2478 0002 00AF     		add	r7, sp, #0
 2479              	.LCFI133:
 2480              		.cfi_def_cfa_register 7
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 2481              		.loc 1 1132 3
 2482 0004 054B     		ldr	r3, .L174
 2483 0006 1B68     		ldr	r3, [r3]
 2484 0008 044A     		ldr	r2, .L174
 2485 000a 43F48043 		orr	r3, r3, #16384
 2486 000e 1360     		str	r3, [r2]
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2487              		.loc 1 1133 1
 2488 0010 00BF     		nop
 2489 0012 BD46     		mov	sp, r7
 2490              	.LCFI134:
 2491              		.cfi_def_cfa_register 13
 2492              		@ sp needed
 2493 0014 5DF8047B 		ldr	r7, [sp], #4
 2494              	.LCFI135:
 2495              		.cfi_restore 7
 2496              		.cfi_def_cfa_offset 0
 2497 0018 7047     		bx	lr
 2498              	.L175:
 2499 001a 00BF     		.align	2
 2500              	.L174:
 2501 001c 00700040 		.word	1073770496
 2502              		.cfi_endproc
 2503              	.LFE347:
 2505              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
 2506              		.align	1
 2507              		.global	HAL_PWREx_DisableLowPowerRunMode
 2508              		.syntax unified
 2509              		.thumb
 2510              		.thumb_func
 2512              	HAL_PWREx_DisableLowPowerRunMode:
 2513              	.LFB348:
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 64


1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2514              		.loc 1 1145 1
 2515              		.cfi_startproc
 2516              		@ args = 0, pretend = 0, frame = 8
 2517              		@ frame_needed = 1, uses_anonymous_args = 0
 2518              		@ link register save eliminated.
 2519 0000 80B4     		push	{r7}
 2520              	.LCFI136:
 2521              		.cfi_def_cfa_offset 4
 2522              		.cfi_offset 7, -4
 2523 0002 83B0     		sub	sp, sp, #12
 2524              	.LCFI137:
 2525              		.cfi_def_cfa_offset 16
 2526 0004 00AF     		add	r7, sp, #0
 2527              	.LCFI138:
 2528              		.cfi_def_cfa_register 7
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2529              		.loc 1 1149 3
 2530 0006 174B     		ldr	r3, .L182
 2531 0008 1B68     		ldr	r3, [r3]
 2532 000a 164A     		ldr	r2, .L182
 2533 000c 23F48043 		bic	r3, r3, #16384
 2534 0010 1360     		str	r3, [r2]
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2535              		.loc 1 1152 49
 2536 0012 154B     		ldr	r3, .L182+4
 2537 0014 1B68     		ldr	r3, [r3]
 2538 0016 3222     		movs	r2, #50
 2539 0018 02FB03F3 		mul	r3, r2, r3
 2540              		.loc 1 1152 68
 2541 001c 134A     		ldr	r2, .L182+8
 2542 001e A2FB0323 		umull	r2, r3, r2, r3
 2543 0022 9B0C     		lsrs	r3, r3, #18
 2544              		.loc 1 1152 19
 2545 0024 0133     		adds	r3, r3, #1
 2546 0026 7B60     		str	r3, [r7, #4]
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2547              		.loc 1 1153 9
 2548 0028 02E0     		b	.L177
 2549              	.L179:
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 65


 2550              		.loc 1 1155 20
 2551 002a 7B68     		ldr	r3, [r7, #4]
 2552 002c 013B     		subs	r3, r3, #1
 2553 002e 7B60     		str	r3, [r7, #4]
 2554              	.L177:
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2555              		.loc 1 1153 11
 2556 0030 0C4B     		ldr	r3, .L182
 2557 0032 5B69     		ldr	r3, [r3, #20]
 2558 0034 03F40073 		and	r3, r3, #512
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2559              		.loc 1 1153 9
 2560 0038 B3F5007F 		cmp	r3, #512
 2561 003c 02D1     		bne	.L178
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2562              		.loc 1 1153 53 discriminator 1
 2563 003e 7B68     		ldr	r3, [r7, #4]
 2564 0040 002B     		cmp	r3, #0
 2565 0042 F2D1     		bne	.L179
 2566              	.L178:
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2567              		.loc 1 1157 7
 2568 0044 074B     		ldr	r3, .L182
 2569 0046 5B69     		ldr	r3, [r3, #20]
 2570 0048 03F40073 		and	r3, r3, #512
 2571              		.loc 1 1157 6
 2572 004c B3F5007F 		cmp	r3, #512
 2573 0050 01D1     		bne	.L180
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
 2574              		.loc 1 1159 12
 2575 0052 0323     		movs	r3, #3
 2576 0054 00E0     		b	.L181
 2577              	.L180:
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2578              		.loc 1 1162 10
 2579 0056 0023     		movs	r3, #0
 2580              	.L181:
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2581              		.loc 1 1163 1
 2582 0058 1846     		mov	r0, r3
 2583 005a 0C37     		adds	r7, r7, #12
 2584              	.LCFI139:
 2585              		.cfi_def_cfa_offset 4
 2586 005c BD46     		mov	sp, r7
 2587              	.LCFI140:
 2588              		.cfi_def_cfa_register 13
 2589              		@ sp needed
 2590 005e 5DF8047B 		ldr	r7, [sp], #4
 2591              	.LCFI141:
 2592              		.cfi_restore 7
 2593              		.cfi_def_cfa_offset 0
 2594 0062 7047     		bx	lr
 2595              	.L183:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 66


 2596              		.align	2
 2597              	.L182:
 2598 0064 00700040 		.word	1073770496
 2599 0068 00000000 		.word	SystemCoreClock
 2600 006c 83DE1B43 		.word	1125899907
 2601              		.cfi_endproc
 2602              	.LFE348:
 2604              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2605              		.align	1
 2606              		.global	HAL_PWREx_EnterSTOP0Mode
 2607              		.syntax unified
 2608              		.thumb
 2609              		.thumb_func
 2611              	HAL_PWREx_EnterSTOP0Mode:
 2612              	.LFB349:
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2613              		.loc 1 1189 1
 2614              		.cfi_startproc
 2615              		@ args = 0, pretend = 0, frame = 8
 2616              		@ frame_needed = 1, uses_anonymous_args = 0
 2617              		@ link register save eliminated.
 2618 0000 80B4     		push	{r7}
 2619              	.LCFI142:
 2620              		.cfi_def_cfa_offset 4
 2621              		.cfi_offset 7, -4
 2622 0002 83B0     		sub	sp, sp, #12
 2623              	.LCFI143:
 2624              		.cfi_def_cfa_offset 16
 2625 0004 00AF     		add	r7, sp, #0
 2626              	.LCFI144:
 2627              		.cfi_def_cfa_register 7
 2628 0006 0346     		mov	r3, r0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 67


 2629 0008 FB71     		strb	r3, [r7, #7]
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2630              		.loc 1 1194 3
 2631 000a 104B     		ldr	r3, .L187
 2632 000c 1B68     		ldr	r3, [r3]
 2633 000e 0F4A     		ldr	r2, .L187
 2634 0010 23F00703 		bic	r3, r3, #7
 2635 0014 1360     		str	r3, [r2]
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2636              		.loc 1 1197 3
 2637 0016 0E4B     		ldr	r3, .L187+4
 2638 0018 1B69     		ldr	r3, [r3, #16]
 2639 001a 0D4A     		ldr	r2, .L187+4
 2640 001c 43F00403 		orr	r3, r3, #4
 2641 0020 1361     		str	r3, [r2, #16]
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2642              		.loc 1 1200 5
 2643 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2644 0024 012B     		cmp	r3, #1
 2645 0026 01D1     		bne	.L185
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2646              		.loc 1 1203 5
 2647              		.syntax unified
 2648              	@ 1203 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2649 0028 30BF     		wfi
 2650              	@ 0 "" 2
 2651              		.thumb
 2652              		.syntax unified
 2653 002a 02E0     		b	.L186
 2654              	.L185:
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2655              		.loc 1 1208 5
 2656              		.syntax unified
 2657              	@ 1208 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2658 002c 40BF     		sev
 2659              	@ 0 "" 2
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2660              		.loc 1 1209 5
 2661              	@ 1209 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2662 002e 20BF     		wfe
 2663              	@ 0 "" 2
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2664              		.loc 1 1210 5
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 68


 2665              	@ 1210 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2666 0030 20BF     		wfe
 2667              	@ 0 "" 2
 2668              		.thumb
 2669              		.syntax unified
 2670              	.L186:
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2671              		.loc 1 1214 3
 2672 0032 074B     		ldr	r3, .L187+4
 2673 0034 1B69     		ldr	r3, [r3, #16]
 2674 0036 064A     		ldr	r2, .L187+4
 2675 0038 23F00403 		bic	r3, r3, #4
 2676 003c 1361     		str	r3, [r2, #16]
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2677              		.loc 1 1215 1
 2678 003e 00BF     		nop
 2679 0040 0C37     		adds	r7, r7, #12
 2680              	.LCFI145:
 2681              		.cfi_def_cfa_offset 4
 2682 0042 BD46     		mov	sp, r7
 2683              	.LCFI146:
 2684              		.cfi_def_cfa_register 13
 2685              		@ sp needed
 2686 0044 5DF8047B 		ldr	r7, [sp], #4
 2687              	.LCFI147:
 2688              		.cfi_restore 7
 2689              		.cfi_def_cfa_offset 0
 2690 0048 7047     		bx	lr
 2691              	.L188:
 2692 004a 00BF     		.align	2
 2693              	.L187:
 2694 004c 00700040 		.word	1073770496
 2695 0050 00ED00E0 		.word	-536810240
 2696              		.cfi_endproc
 2697              	.LFE349:
 2699              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2700              		.align	1
 2701              		.global	HAL_PWREx_EnterSTOP1Mode
 2702              		.syntax unified
 2703              		.thumb
 2704              		.thumb_func
 2706              	HAL_PWREx_EnterSTOP1Mode:
 2707              	.LFB350:
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 69


1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2708              		.loc 1 1240 1
 2709              		.cfi_startproc
 2710              		@ args = 0, pretend = 0, frame = 8
 2711              		@ frame_needed = 1, uses_anonymous_args = 0
 2712              		@ link register save eliminated.
 2713 0000 80B4     		push	{r7}
 2714              	.LCFI148:
 2715              		.cfi_def_cfa_offset 4
 2716              		.cfi_offset 7, -4
 2717 0002 83B0     		sub	sp, sp, #12
 2718              	.LCFI149:
 2719              		.cfi_def_cfa_offset 16
 2720 0004 00AF     		add	r7, sp, #0
 2721              	.LCFI150:
 2722              		.cfi_def_cfa_register 7
 2723 0006 0346     		mov	r3, r0
 2724 0008 FB71     		strb	r3, [r7, #7]
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 2725              		.loc 1 1245 3
 2726 000a 114B     		ldr	r3, .L192
 2727 000c 1B68     		ldr	r3, [r3]
 2728 000e 23F00703 		bic	r3, r3, #7
 2729 0012 0F4A     		ldr	r2, .L192
 2730 0014 43F00103 		orr	r3, r3, #1
 2731 0018 1360     		str	r3, [r2]
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2732              		.loc 1 1248 3
 2733 001a 0E4B     		ldr	r3, .L192+4
 2734 001c 1B69     		ldr	r3, [r3, #16]
 2735 001e 0D4A     		ldr	r2, .L192+4
 2736 0020 43F00403 		orr	r3, r3, #4
 2737 0024 1361     		str	r3, [r2, #16]
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2738              		.loc 1 1251 5
 2739 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 70


 2740 0028 012B     		cmp	r3, #1
 2741 002a 01D1     		bne	.L190
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2742              		.loc 1 1254 5
 2743              		.syntax unified
 2744              	@ 1254 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2745 002c 30BF     		wfi
 2746              	@ 0 "" 2
 2747              		.thumb
 2748              		.syntax unified
 2749 002e 02E0     		b	.L191
 2750              	.L190:
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2751              		.loc 1 1259 5
 2752              		.syntax unified
 2753              	@ 1259 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2754 0030 40BF     		sev
 2755              	@ 0 "" 2
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2756              		.loc 1 1260 5
 2757              	@ 1260 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2758 0032 20BF     		wfe
 2759              	@ 0 "" 2
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2760              		.loc 1 1261 5
 2761              	@ 1261 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2762 0034 20BF     		wfe
 2763              	@ 0 "" 2
 2764              		.thumb
 2765              		.syntax unified
 2766              	.L191:
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2767              		.loc 1 1265 3
 2768 0036 074B     		ldr	r3, .L192+4
 2769 0038 1B69     		ldr	r3, [r3, #16]
 2770 003a 064A     		ldr	r2, .L192+4
 2771 003c 23F00403 		bic	r3, r3, #4
 2772 0040 1361     		str	r3, [r2, #16]
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2773              		.loc 1 1266 1
 2774 0042 00BF     		nop
 2775 0044 0C37     		adds	r7, r7, #12
 2776              	.LCFI151:
 2777              		.cfi_def_cfa_offset 4
 2778 0046 BD46     		mov	sp, r7
 2779              	.LCFI152:
 2780              		.cfi_def_cfa_register 13
 2781              		@ sp needed
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 71


 2782 0048 5DF8047B 		ldr	r7, [sp], #4
 2783              	.LCFI153:
 2784              		.cfi_restore 7
 2785              		.cfi_def_cfa_offset 0
 2786 004c 7047     		bx	lr
 2787              	.L193:
 2788 004e 00BF     		.align	2
 2789              	.L192:
 2790 0050 00700040 		.word	1073770496
 2791 0054 00ED00E0 		.word	-536810240
 2792              		.cfi_endproc
 2793              	.LFE350:
 2795              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2796              		.align	1
 2797              		.global	HAL_PWREx_EnterSTOP2Mode
 2798              		.syntax unified
 2799              		.thumb
 2800              		.thumb_func
 2802              	HAL_PWREx_EnterSTOP2Mode:
 2803              	.LFB351:
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM3 content is preserved depending on RRSTP bit setting (not available on all devices)
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2804              		.loc 1 1293 1
 2805              		.cfi_startproc
 2806              		@ args = 0, pretend = 0, frame = 8
 2807              		@ frame_needed = 1, uses_anonymous_args = 0
 2808              		@ link register save eliminated.
 2809 0000 80B4     		push	{r7}
 2810              	.LCFI154:
 2811              		.cfi_def_cfa_offset 4
 2812              		.cfi_offset 7, -4
 2813 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 72


 2814              	.LCFI155:
 2815              		.cfi_def_cfa_offset 16
 2816 0004 00AF     		add	r7, sp, #0
 2817              	.LCFI156:
 2818              		.cfi_def_cfa_register 7
 2819 0006 0346     		mov	r3, r0
 2820 0008 FB71     		strb	r3, [r7, #7]
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 2821              		.loc 1 1298 3
 2822 000a 114B     		ldr	r3, .L197
 2823 000c 1B68     		ldr	r3, [r3]
 2824 000e 23F00703 		bic	r3, r3, #7
 2825 0012 0F4A     		ldr	r2, .L197
 2826 0014 43F00203 		orr	r3, r3, #2
 2827 0018 1360     		str	r3, [r2]
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2828              		.loc 1 1301 3
 2829 001a 0E4B     		ldr	r3, .L197+4
 2830 001c 1B69     		ldr	r3, [r3, #16]
 2831 001e 0D4A     		ldr	r2, .L197+4
 2832 0020 43F00403 		orr	r3, r3, #4
 2833 0024 1361     		str	r3, [r2, #16]
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2834              		.loc 1 1304 5
 2835 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2836 0028 012B     		cmp	r3, #1
 2837 002a 01D1     		bne	.L195
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2838              		.loc 1 1307 5
 2839              		.syntax unified
 2840              	@ 1307 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2841 002c 30BF     		wfi
 2842              	@ 0 "" 2
 2843              		.thumb
 2844              		.syntax unified
 2845 002e 02E0     		b	.L196
 2846              	.L195:
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2847              		.loc 1 1312 5
 2848              		.syntax unified
 2849              	@ 1312 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2850 0030 40BF     		sev
 2851              	@ 0 "" 2
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 73


1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2852              		.loc 1 1313 5
 2853              	@ 1313 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2854 0032 20BF     		wfe
 2855              	@ 0 "" 2
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2856              		.loc 1 1314 5
 2857              	@ 1314 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2858 0034 20BF     		wfe
 2859              	@ 0 "" 2
 2860              		.thumb
 2861              		.syntax unified
 2862              	.L196:
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2863              		.loc 1 1318 3
 2864 0036 074B     		ldr	r3, .L197+4
 2865 0038 1B69     		ldr	r3, [r3, #16]
 2866 003a 064A     		ldr	r2, .L197+4
 2867 003c 23F00403 		bic	r3, r3, #4
 2868 0040 1361     		str	r3, [r2, #16]
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2869              		.loc 1 1319 1
 2870 0042 00BF     		nop
 2871 0044 0C37     		adds	r7, r7, #12
 2872              	.LCFI157:
 2873              		.cfi_def_cfa_offset 4
 2874 0046 BD46     		mov	sp, r7
 2875              	.LCFI158:
 2876              		.cfi_def_cfa_register 13
 2877              		@ sp needed
 2878 0048 5DF8047B 		ldr	r7, [sp], #4
 2879              	.LCFI159:
 2880              		.cfi_restore 7
 2881              		.cfi_def_cfa_offset 0
 2882 004c 7047     		bx	lr
 2883              	.L198:
 2884 004e 00BF     		.align	2
 2885              	.L197:
 2886 0050 00700040 		.word	1073770496
 2887 0054 00ED00E0 		.word	-536810240
 2888              		.cfi_endproc
 2889              	.LFE351:
 2891              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 2892              		.align	1
 2893              		.global	HAL_PWREx_EnterSHUTDOWNMode
 2894              		.syntax unified
 2895              		.thumb
 2896              		.thumb_func
 2898              	HAL_PWREx_EnterSHUTDOWNMode:
 2899              	.LFB352:
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 74


1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2900              		.loc 1 1335 1
 2901              		.cfi_startproc
 2902              		@ args = 0, pretend = 0, frame = 0
 2903              		@ frame_needed = 1, uses_anonymous_args = 0
 2904              		@ link register save eliminated.
 2905 0000 80B4     		push	{r7}
 2906              	.LCFI160:
 2907              		.cfi_def_cfa_offset 4
 2908              		.cfi_offset 7, -4
 2909 0002 00AF     		add	r7, sp, #0
 2910              	.LCFI161:
 2911              		.cfi_def_cfa_register 7
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 2912              		.loc 1 1338 3
 2913 0004 094B     		ldr	r3, .L200
 2914 0006 1B68     		ldr	r3, [r3]
 2915 0008 23F00703 		bic	r3, r3, #7
 2916 000c 074A     		ldr	r2, .L200
 2917 000e 43F00403 		orr	r3, r3, #4
 2918 0012 1360     		str	r3, [r2]
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2919              		.loc 1 1341 3
 2920 0014 064B     		ldr	r3, .L200+4
 2921 0016 1B69     		ldr	r3, [r3, #16]
 2922 0018 054A     		ldr	r2, .L200+4
 2923 001a 43F00403 		orr	r3, r3, #4
 2924 001e 1361     		str	r3, [r2, #16]
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 2925              		.loc 1 1348 3
 2926              		.syntax unified
 2927              	@ 1348 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2928 0020 30BF     		wfi
 2929              	@ 0 "" 2
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2930              		.loc 1 1349 1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 75


 2931              		.thumb
 2932              		.syntax unified
 2933 0022 00BF     		nop
 2934 0024 BD46     		mov	sp, r7
 2935              	.LCFI162:
 2936              		.cfi_def_cfa_register 13
 2937              		@ sp needed
 2938 0026 5DF8047B 		ldr	r7, [sp], #4
 2939              	.LCFI163:
 2940              		.cfi_restore 7
 2941              		.cfi_def_cfa_offset 0
 2942 002a 7047     		bx	lr
 2943              	.L201:
 2944              		.align	2
 2945              	.L200:
 2946 002c 00700040 		.word	1073770496
 2947 0030 00ED00E0 		.word	-536810240
 2948              		.cfi_endproc
 2949              	.LFE352:
 2951              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 2952              		.align	1
 2953              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 2954              		.syntax unified
 2955              		.thumb
 2956              		.thumb_func
 2958              	HAL_PWREx_PVD_PVM_IRQHandler:
 2959              	.LFB353:
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2960              		.loc 1 1360 1
 2961              		.cfi_startproc
 2962              		@ args = 0, pretend = 0, frame = 0
 2963              		@ frame_needed = 1, uses_anonymous_args = 0
 2964 0000 80B5     		push	{r7, lr}
 2965              	.LCFI164:
 2966              		.cfi_def_cfa_offset 8
 2967              		.cfi_offset 7, -8
 2968              		.cfi_offset 14, -4
 2969 0002 00AF     		add	r7, sp, #0
 2970              	.LCFI165:
 2971              		.cfi_def_cfa_register 7
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 2972              		.loc 1 1362 6
 2973 0004 1C4B     		ldr	r3, .L209
 2974 0006 5B69     		ldr	r3, [r3, #20]
 2975 0008 03F48033 		and	r3, r3, #65536
 2976              		.loc 1 1362 5
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 76


 2977 000c 002B     		cmp	r3, #0
 2978 000e 05D0     		beq	.L203
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
 2979              		.loc 1 1365 5
 2980 0010 FFF7FEFF 		bl	HAL_PWR_PVDCallback
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 2981              		.loc 1 1368 5
 2982 0014 184B     		ldr	r3, .L209
 2983 0016 4FF48032 		mov	r2, #65536
 2984 001a 5A61     		str	r2, [r3, #20]
 2985              	.L203:
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 2986              		.loc 1 1372 6
 2987 001c 164B     		ldr	r3, .L209
 2988 001e 5B6B     		ldr	r3, [r3, #52]
 2989 0020 03F00803 		and	r3, r3, #8
 2990              		.loc 1 1372 5
 2991 0024 002B     		cmp	r3, #0
 2992 0026 04D0     		beq	.L204
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
 2993              		.loc 1 1375 5
 2994 0028 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 2995              		.loc 1 1378 5
 2996 002c 124B     		ldr	r3, .L209
 2997 002e 0822     		movs	r2, #8
 2998 0030 5A63     		str	r2, [r3, #52]
 2999              	.L204:
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
 3000              		.loc 1 1382 6
 3001 0032 114B     		ldr	r3, .L209
 3002 0034 5B6B     		ldr	r3, [r3, #52]
 3003 0036 03F01003 		and	r3, r3, #16
 3004              		.loc 1 1382 5
 3005 003a 002B     		cmp	r3, #0
 3006 003c 04D0     		beq	.L205
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
 3007              		.loc 1 1385 5
 3008 003e FFF7FEFF 		bl	HAL_PWREx_PVM2Callback
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 77


1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 3009              		.loc 1 1388 5
 3010 0042 0D4B     		ldr	r3, .L209
 3011 0044 1022     		movs	r2, #16
 3012 0046 5A63     		str	r2, [r3, #52]
 3013              	.L205:
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 3014              		.loc 1 1391 6
 3015 0048 0B4B     		ldr	r3, .L209
 3016 004a 5B6B     		ldr	r3, [r3, #52]
 3017 004c 03F02003 		and	r3, r3, #32
 3018              		.loc 1 1391 5
 3019 0050 002B     		cmp	r3, #0
 3020 0052 04D0     		beq	.L206
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
 3021              		.loc 1 1394 5
 3022 0054 FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 3023              		.loc 1 1397 5
 3024 0058 074B     		ldr	r3, .L209
 3025 005a 2022     		movs	r2, #32
 3026 005c 5A63     		str	r2, [r3, #52]
 3027              	.L206:
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 3028              		.loc 1 1399 6
 3029 005e 064B     		ldr	r3, .L209
 3030 0060 5B6B     		ldr	r3, [r3, #52]
 3031 0062 03F04003 		and	r3, r3, #64
 3032              		.loc 1 1399 5
 3033 0066 002B     		cmp	r3, #0
 3034 0068 04D0     		beq	.L208
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
 3035              		.loc 1 1402 5
 3036 006a FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 3037              		.loc 1 1405 5
 3038 006e 024B     		ldr	r3, .L209
 3039 0070 4022     		movs	r2, #64
 3040 0072 5A63     		str	r2, [r3, #52]
 3041              	.L208:
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3042              		.loc 1 1407 1
 3043 0074 00BF     		nop
 3044 0076 80BD     		pop	{r7, pc}
 3045              	.L210:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 78


 3046              		.align	2
 3047              	.L209:
 3048 0078 00040140 		.word	1073808384
 3049              		.cfi_endproc
 3050              	.LFE353:
 3052              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 3053              		.align	1
 3054              		.weak	HAL_PWREx_PVM1Callback
 3055              		.syntax unified
 3056              		.thumb
 3057              		.thumb_func
 3059              	HAL_PWREx_PVM1Callback:
 3060              	.LFB354:
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3061              		.loc 1 1416 1
 3062              		.cfi_startproc
 3063              		@ args = 0, pretend = 0, frame = 0
 3064              		@ frame_needed = 1, uses_anonymous_args = 0
 3065              		@ link register save eliminated.
 3066 0000 80B4     		push	{r7}
 3067              	.LCFI166:
 3068              		.cfi_def_cfa_offset 4
 3069              		.cfi_offset 7, -4
 3070 0002 00AF     		add	r7, sp, #0
 3071              	.LCFI167:
 3072              		.cfi_def_cfa_register 7
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3073              		.loc 1 1420 1
 3074 0004 00BF     		nop
 3075 0006 BD46     		mov	sp, r7
 3076              	.LCFI168:
 3077              		.cfi_def_cfa_register 13
 3078              		@ sp needed
 3079 0008 5DF8047B 		ldr	r7, [sp], #4
 3080              	.LCFI169:
 3081              		.cfi_restore 7
 3082              		.cfi_def_cfa_offset 0
 3083 000c 7047     		bx	lr
 3084              		.cfi_endproc
 3085              	.LFE354:
 3087              		.section	.text.HAL_PWREx_PVM2Callback,"ax",%progbits
 3088              		.align	1
 3089              		.weak	HAL_PWREx_PVM2Callback
 3090              		.syntax unified
 3091              		.thumb
 3092              		.thumb_func
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 79


 3094              	HAL_PWREx_PVM2Callback:
 3095              	.LFB355:
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3096              		.loc 1 1429 1
 3097              		.cfi_startproc
 3098              		@ args = 0, pretend = 0, frame = 0
 3099              		@ frame_needed = 1, uses_anonymous_args = 0
 3100              		@ link register save eliminated.
 3101 0000 80B4     		push	{r7}
 3102              	.LCFI170:
 3103              		.cfi_def_cfa_offset 4
 3104              		.cfi_offset 7, -4
 3105 0002 00AF     		add	r7, sp, #0
 3106              	.LCFI171:
 3107              		.cfi_def_cfa_register 7
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3108              		.loc 1 1433 1
 3109 0004 00BF     		nop
 3110 0006 BD46     		mov	sp, r7
 3111              	.LCFI172:
 3112              		.cfi_def_cfa_register 13
 3113              		@ sp needed
 3114 0008 5DF8047B 		ldr	r7, [sp], #4
 3115              	.LCFI173:
 3116              		.cfi_restore 7
 3117              		.cfi_def_cfa_offset 0
 3118 000c 7047     		bx	lr
 3119              		.cfi_endproc
 3120              	.LFE355:
 3122              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 3123              		.align	1
 3124              		.weak	HAL_PWREx_PVM3Callback
 3125              		.syntax unified
 3126              		.thumb
 3127              		.thumb_func
 3129              	HAL_PWREx_PVM3Callback:
 3130              	.LFB356:
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3131              		.loc 1 1441 1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 80


 3132              		.cfi_startproc
 3133              		@ args = 0, pretend = 0, frame = 0
 3134              		@ frame_needed = 1, uses_anonymous_args = 0
 3135              		@ link register save eliminated.
 3136 0000 80B4     		push	{r7}
 3137              	.LCFI174:
 3138              		.cfi_def_cfa_offset 4
 3139              		.cfi_offset 7, -4
 3140 0002 00AF     		add	r7, sp, #0
 3141              	.LCFI175:
 3142              		.cfi_def_cfa_register 7
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3143              		.loc 1 1445 1
 3144 0004 00BF     		nop
 3145 0006 BD46     		mov	sp, r7
 3146              	.LCFI176:
 3147              		.cfi_def_cfa_register 13
 3148              		@ sp needed
 3149 0008 5DF8047B 		ldr	r7, [sp], #4
 3150              	.LCFI177:
 3151              		.cfi_restore 7
 3152              		.cfi_def_cfa_offset 0
 3153 000c 7047     		bx	lr
 3154              		.cfi_endproc
 3155              	.LFE356:
 3157              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 3158              		.align	1
 3159              		.weak	HAL_PWREx_PVM4Callback
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
 3164              	HAL_PWREx_PVM4Callback:
 3165              	.LFB357:
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3166              		.loc 1 1452 1
 3167              		.cfi_startproc
 3168              		@ args = 0, pretend = 0, frame = 0
 3169              		@ frame_needed = 1, uses_anonymous_args = 0
 3170              		@ link register save eliminated.
 3171 0000 80B4     		push	{r7}
 3172              	.LCFI178:
 3173              		.cfi_def_cfa_offset 4
 3174              		.cfi_offset 7, -4
 3175 0002 00AF     		add	r7, sp, #0
 3176              	.LCFI179:
 3177              		.cfi_def_cfa_register 7
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 81


1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3178              		.loc 1 1456 1
 3179 0004 00BF     		nop
 3180 0006 BD46     		mov	sp, r7
 3181              	.LCFI180:
 3182              		.cfi_def_cfa_register 13
 3183              		@ sp needed
 3184 0008 5DF8047B 		ldr	r7, [sp], #4
 3185              	.LCFI181:
 3186              		.cfi_restore 7
 3187              		.cfi_def_cfa_offset 0
 3188 000c 7047     		bx	lr
 3189              		.cfi_endproc
 3190              	.LFE357:
 3192              		.text
 3193              	.Letext0:
 3194              		.file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10.3-2021.10
 3195              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10.3-2021.10
 3196              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3197              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 3198              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3199              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 3200              		.file 8 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 82


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_pwr_ex.c
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:20     .text.HAL_PWREx_GetVoltageRange:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:26     .text.HAL_PWREx_GetVoltageRange:00000000 HAL_PWREx_GetVoltageRange
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:60     .text.HAL_PWREx_GetVoltageRange:00000018 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:65     .text.HAL_PWREx_ControlVoltageScaling:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:71     .text.HAL_PWREx_ControlVoltageScaling:00000000 HAL_PWREx_ControlVoltageScaling
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:185    .text.HAL_PWREx_ControlVoltageScaling:000000a0 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:192    .text.HAL_PWREx_EnableBatteryCharging:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:198    .text.HAL_PWREx_EnableBatteryCharging:00000000 HAL_PWREx_EnableBatteryCharging
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:247    .text.HAL_PWREx_EnableBatteryCharging:00000030 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:252    .text.HAL_PWREx_DisableBatteryCharging:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:258    .text.HAL_PWREx_DisableBatteryCharging:00000000 HAL_PWREx_DisableBatteryCharging
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:292    .text.HAL_PWREx_DisableBatteryCharging:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:297    .text.HAL_PWREx_EnableVddUSB:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:303    .text.HAL_PWREx_EnableVddUSB:00000000 HAL_PWREx_EnableVddUSB
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:337    .text.HAL_PWREx_EnableVddUSB:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:342    .text.HAL_PWREx_DisableVddUSB:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:348    .text.HAL_PWREx_DisableVddUSB:00000000 HAL_PWREx_DisableVddUSB
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:382    .text.HAL_PWREx_DisableVddUSB:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:387    .text.HAL_PWREx_EnableVddIO2:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:393    .text.HAL_PWREx_EnableVddIO2:00000000 HAL_PWREx_EnableVddIO2
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:427    .text.HAL_PWREx_EnableVddIO2:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:432    .text.HAL_PWREx_DisableVddIO2:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:438    .text.HAL_PWREx_DisableVddIO2:00000000 HAL_PWREx_DisableVddIO2
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:472    .text.HAL_PWREx_DisableVddIO2:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:477    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:483    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 HAL_PWREx_EnableInternalWakeUpLine
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:517    .text.HAL_PWREx_EnableInternalWakeUpLine:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:522    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:528    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 HAL_PWREx_DisableInternalWakeUpLine
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:562    .text.HAL_PWREx_DisableInternalWakeUpLine:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:567    .text.HAL_PWREx_EnableGPIOPullUp:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:573    .text.HAL_PWREx_EnableGPIOPullUp:00000000 HAL_PWREx_EnableGPIOPullUp
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:603    .text.HAL_PWREx_EnableGPIOPullUp:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:611    .text.HAL_PWREx_EnableGPIOPullUp:0000003c $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:787    .text.HAL_PWREx_EnableGPIOPullUp:00000144 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:792    .text.HAL_PWREx_DisableGPIOPullUp:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:798    .text.HAL_PWREx_DisableGPIOPullUp:00000000 HAL_PWREx_DisableGPIOPullUp
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:828    .text.HAL_PWREx_DisableGPIOPullUp:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:836    .text.HAL_PWREx_DisableGPIOPullUp:0000003c $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:953    .text.HAL_PWREx_DisableGPIOPullUp:000000d8 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:958    .text.HAL_PWREx_EnableGPIOPullDown:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:964    .text.HAL_PWREx_EnableGPIOPullDown:00000000 HAL_PWREx_EnableGPIOPullDown
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:994    .text.HAL_PWREx_EnableGPIOPullDown:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1002   .text.HAL_PWREx_EnableGPIOPullDown:0000003c $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1178   .text.HAL_PWREx_EnableGPIOPullDown:00000144 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1183   .text.HAL_PWREx_DisableGPIOPullDown:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1189   .text.HAL_PWREx_DisableGPIOPullDown:00000000 HAL_PWREx_DisableGPIOPullDown
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1219   .text.HAL_PWREx_DisableGPIOPullDown:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1227   .text.HAL_PWREx_DisableGPIOPullDown:0000003c $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1345   .text.HAL_PWREx_DisableGPIOPullDown:000000dc $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1350   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1356   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 HAL_PWREx_EnablePullUpPullDownConfig
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1390   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1395   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1401   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 HAL_PWREx_DisablePullUpPullDownConfig
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 83


C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1435   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1440   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1446   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 HAL_PWREx_EnableSRAM2ContentRetention
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1506   .text.HAL_PWREx_SetSRAM2ContentRetention:00000000 HAL_PWREx_SetSRAM2ContentRetention
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1470   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1476   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 HAL_PWREx_DisableSRAM2ContentRetention
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1500   .text.HAL_PWREx_SetSRAM2ContentRetention:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1572   .text.HAL_PWREx_SetSRAM2ContentRetention:00000044 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1577   .text.HAL_PWREx_EnableExtSMPS_0V95:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1583   .text.HAL_PWREx_EnableExtSMPS_0V95:00000000 HAL_PWREx_EnableExtSMPS_0V95
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1617   .text.HAL_PWREx_EnableExtSMPS_0V95:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1622   .text.HAL_PWREx_DisableExtSMPS_0V95:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1628   .text.HAL_PWREx_DisableExtSMPS_0V95:00000000 HAL_PWREx_DisableExtSMPS_0V95
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1662   .text.HAL_PWREx_DisableExtSMPS_0V95:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1667   .text.HAL_PWREx_EnablePVM1:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1673   .text.HAL_PWREx_EnablePVM1:00000000 HAL_PWREx_EnablePVM1
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1707   .text.HAL_PWREx_EnablePVM1:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1712   .text.HAL_PWREx_DisablePVM1:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1718   .text.HAL_PWREx_DisablePVM1:00000000 HAL_PWREx_DisablePVM1
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1752   .text.HAL_PWREx_DisablePVM1:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1757   .text.HAL_PWREx_EnablePVM2:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1763   .text.HAL_PWREx_EnablePVM2:00000000 HAL_PWREx_EnablePVM2
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1797   .text.HAL_PWREx_EnablePVM2:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1802   .text.HAL_PWREx_DisablePVM2:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1808   .text.HAL_PWREx_DisablePVM2:00000000 HAL_PWREx_DisablePVM2
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1842   .text.HAL_PWREx_DisablePVM2:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1847   .text.HAL_PWREx_EnablePVM3:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1853   .text.HAL_PWREx_EnablePVM3:00000000 HAL_PWREx_EnablePVM3
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1887   .text.HAL_PWREx_EnablePVM3:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1892   .text.HAL_PWREx_DisablePVM3:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1898   .text.HAL_PWREx_DisablePVM3:00000000 HAL_PWREx_DisablePVM3
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1932   .text.HAL_PWREx_DisablePVM3:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1937   .text.HAL_PWREx_EnablePVM4:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1943   .text.HAL_PWREx_EnablePVM4:00000000 HAL_PWREx_EnablePVM4
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1977   .text.HAL_PWREx_EnablePVM4:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1982   .text.HAL_PWREx_DisablePVM4:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:1988   .text.HAL_PWREx_DisablePVM4:00000000 HAL_PWREx_DisablePVM4
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2022   .text.HAL_PWREx_DisablePVM4:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2027   .text.HAL_PWREx_ConfigPVM:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2033   .text.HAL_PWREx_ConfigPVM:00000000 HAL_PWREx_ConfigPVM
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2436   .text.HAL_PWREx_ConfigPVM:00000290 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2439   .text.HAL_PWREx_ConfigPVM:00000294 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2461   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2467   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 HAL_PWREx_EnableLowPowerRunMode
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2501   .text.HAL_PWREx_EnableLowPowerRunMode:0000001c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2506   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2512   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 HAL_PWREx_DisableLowPowerRunMode
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2598   .text.HAL_PWREx_DisableLowPowerRunMode:00000064 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2605   .text.HAL_PWREx_EnterSTOP0Mode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2611   .text.HAL_PWREx_EnterSTOP0Mode:00000000 HAL_PWREx_EnterSTOP0Mode
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2694   .text.HAL_PWREx_EnterSTOP0Mode:0000004c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2700   .text.HAL_PWREx_EnterSTOP1Mode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2706   .text.HAL_PWREx_EnterSTOP1Mode:00000000 HAL_PWREx_EnterSTOP1Mode
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2790   .text.HAL_PWREx_EnterSTOP1Mode:00000050 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2796   .text.HAL_PWREx_EnterSTOP2Mode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2802   .text.HAL_PWREx_EnterSTOP2Mode:00000000 HAL_PWREx_EnterSTOP2Mode
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2886   .text.HAL_PWREx_EnterSTOP2Mode:00000050 $d
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s 			page 84


C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2892   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2898   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 HAL_PWREx_EnterSHUTDOWNMode
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2946   .text.HAL_PWREx_EnterSHUTDOWNMode:0000002c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2952   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:2958   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 HAL_PWREx_PVD_PVM_IRQHandler
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3059   .text.HAL_PWREx_PVM1Callback:00000000 HAL_PWREx_PVM1Callback
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3094   .text.HAL_PWREx_PVM2Callback:00000000 HAL_PWREx_PVM2Callback
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3129   .text.HAL_PWREx_PVM3Callback:00000000 HAL_PWREx_PVM3Callback
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3164   .text.HAL_PWREx_PVM4Callback:00000000 HAL_PWREx_PVM4Callback
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3048   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000078 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3053   .text.HAL_PWREx_PVM1Callback:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3088   .text.HAL_PWREx_PVM2Callback:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3123   .text.HAL_PWREx_PVM3Callback:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccQCjhdb.s:3158   .text.HAL_PWREx_PVM4Callback:00000000 $t

UNDEFINED SYMBOLS
SystemCoreClock
HAL_PWR_PVDCallback
