$date
	Thu Jun 27 22:55:53 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nib_m_tb $end
$var wire 1 ! RESET_L $end
$var wire 4 " NIBBLE_MAYOR [3:0] $end
$var wire 16 # NIBBLES [15:0] $end
$var wire 2 $ ID_MAYOR [1:0] $end
$var wire 1 % CLK $end
$scope module sel $end
$var wire 1 ! RESET_L $end
$var wire 16 & NIBBLES [15:0] $end
$var wire 1 % CLK $end
$var reg 2 ' ID_MAYOR [1:0] $end
$var reg 4 ( NIBBLE_MAYOR [3:0] $end
$var reg 2 ) id1 [1:0] $end
$var reg 2 * id2 [1:0] $end
$var reg 4 + nib_l1 [3:0] $end
$var reg 4 , nib_l2 [3:0] $end
$var reg 4 - nibble_A [3:0] $end
$var reg 4 . nibble_B [3:0] $end
$var reg 4 / nibble_C [3:0] $end
$var reg 4 0 nibble_D [3:0] $end
$upscope $end
$scope module test $end
$var reg 1 % CLK $end
$var reg 16 1 NIBBLES [15:0] $end
$var reg 1 ! RESET_L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
bx 0
bx /
bx .
bx -
b0 ,
b0 +
b0 *
b0 )
bx (
bx '
b0 &
0%
bx $
b0 #
bx "
0!
$end
#2
b10 *
1!
b0 0
b0 /
b0 .
b0 -
b0 $
b0 '
b0 "
b0 (
1%
#4
0%
#6
1%
#8
0%
#10
b1001000110100 #
b1001000110100 &
b1001000110100 1
1%
#12
0%
#14
b10 ,
b100 +
b10 *
b1 0
b10 /
b11 .
b100 -
1%
#16
0%
#18
b1010100110100 #
b1010100110100 &
b1010100110100 1
b100 "
b100 (
1%
#20
0%
#22
b10 *
b101 ,
b100 +
b101 /
1%
#24
0%
#26
b1010101110100 #
b1010101110100 &
b1010101110100 1
b10 $
b10 '
b101 "
b101 (
1%
#28
0%
#30
b1 )
b10 *
b101 ,
b111 +
b111 .
1%
#32
0%
#34
b1000001000110100 #
b1000001000110100 &
b1000001000110100 1
b1 $
b1 '
b111 "
b111 (
1%
#36
0%
#38
b11 *
b0 )
b1000 ,
b100 +
b1000 0
b10 /
b11 .
1%
#40
0%
#42
b11 $
b11 '
b1000 "
b1000 (
1%
#44
0%
#46
1%
#48
0%
#50
1%
