/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3e7b813f5dc84a74bf12d672c2621f8f.v:2.7-13.10" *)
module dna_detector(outX, outY, outZ, \seq_in[0] , \seq_in[1] , \seq_in[2] );
  wire _0_;
  wire _1_;
  wire _2_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3e7b813f5dc84a74bf12d672c2621f8f.v:2.34-2.38" *)
  output outX;
  wire outX;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3e7b813f5dc84a74bf12d672c2621f8f.v:2.40-2.44" *)
  output outY;
  wire outY;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3e7b813f5dc84a74bf12d672c2621f8f.v:2.46-2.50" *)
  output outZ;
  wire outZ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3e7b813f5dc84a74bf12d672c2621f8f.v:2.64-2.70" *)
  input \seq_in[0] ;
  wire \seq_in[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3e7b813f5dc84a74bf12d672c2621f8f.v:2.64-2.70" *)
  input \seq_in[1] ;
  wire \seq_in[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3e7b813f5dc84a74bf12d672c2621f8f.v:2.64-2.70" *)
  input \seq_in[2] ;
  wire \seq_in[2] ;
  \$_NOT_  _3_ (
    .A(\seq_in[2] ),
    .Y(_1_)
  );
  \$_NOT_  _4_ (
    .A(\seq_in[0] ),
    .Y(_2_)
  );
  \$_NOR_  _5_ (
    .A(\seq_in[1] ),
    .B(_1_),
    .Y(outY)
  );
  \$_NOT_  _6_ (
    .A(outY),
    .Y(outZ)
  );
  \$_NOR_  _7_ (
    .A(\seq_in[1] ),
    .B(\seq_in[2] ),
    .Y(_0_)
  );
  \$_NOR_  _8_ (
    .A(_2_),
    .B(_0_),
    .Y(outX)
  );
endmodule
