VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2023-11-16T17:20:44
Compiler: GNU 11.4.0 on Linux-6.2.0-36-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/xiaokewan/Software/vtr-verilog-to-routing-master/vpr/vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/timing/EArch.xml ../rent_exp_0.6.blif


Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/timing/EArch.xml
Circuit name: rent_exp_0.6

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 17.2 MiB, delta_rss +2.1 MiB)

Timing analysis: ON
Circuit netlist file: rent_exp_0.6.net
Circuit placement file: rent_exp_0.6.place
Circuit routing file: rent_exp_0.6.route
Circuit SDC file: rent_exp_0.6.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 24.9 MiB, delta_rss +7.7 MiB)
Circuit file: ../rent_exp_0.6.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 27.0 MiB, delta_rss +2.1 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 27.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 27.2 MiB, delta_rss +0.2 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 27.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1325
    .input :     244
    .latch :     129
    .output:     152
    6-LUT  :     800
  Nets  : 1173
    Avg Fanout:     1.8
    Max Fanout:   129.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3283
  Timing Graph Edges: 4068
  Timing Graph Levels: 84
# Build Timing Graph took 0.00 seconds (max_rss 27.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 129 pins (3.9%), 129 blocks (9.7%)
# Load Timing Constraints

SDC file 'rent_exp_0.6.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 27.2 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '../rent_exp_0.6.blif'.

After removing unused inputs...
	total blocks: 1325, total nets: 1173, total inputs: 244, total outputs: 152
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    52/1302      3%                            3     5 x 5     
   104/1302      7%                            6     5 x 5     
   156/1302     11%                            8     6 x 6     
   208/1302     15%                           11     6 x 6     
   260/1302     19%                           13     7 x 7     
   312/1302     23%                           16     7 x 7     
   364/1302     27%                           19     7 x 7     
   416/1302     31%                           21     8 x 8     
   468/1302     35%                           24     8 x 8     
   520/1302     39%                           26     9 x 9     
   572/1302     43%                           29     9 x 9     
   624/1302     47%                           32     9 x 9     
   676/1302     51%                           34     9 x 9     
   728/1302     55%                           37    10 x 10    
   780/1302     59%                           39    10 x 10    
   832/1302     63%                           42    10 x 10    
   884/1302     67%                           45    10 x 10    
   936/1302     71%                           79    11 x 11    
   988/1302     75%                          131    11 x 11    
  1040/1302     79%                          183    11 x 11    
  1092/1302     83%                          235    11 x 11    
  1144/1302     87%                          287    11 x 11    
  1196/1302     91%                          339    12 x 12    
  1248/1302     95%                          391    13 x 13    
  1300/1302     99%                          443    15 x 15    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 455
  LEs used for logic and registers    : 95
  LEs used for logic only             : 343
  LEs used for registers only         : 17

Incr Slack updates 1 in 2.3875e-05 sec
Full Max Req/Worst Slack updates 1 in 4.278e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.4795e-05 sec
FPGA sized to 15 x 15 (auto)
Device Utilization: 0.44 (target 1.00)
	Block Utilization: 0.95 Type: io
	Block Utilization: 0.38 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        396                               0.383838                     0.616162   
       clb         50                                   18.5                         11.6   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 349 out of 1173 nets, 824 nets not absorbed.

Netlist conversion complete.

# Packing took 0.69 seconds (max_rss 34.3 MiB, delta_rss +7.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'rent_exp_0.6.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.049856 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 72.5 MiB, delta_rss +38.2 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 396
   inpad          : 244
   outpad         : 152
  clb             : 50
   fle            : 455
    lut5inter     : 455
     ble5         : 906
      flut5       : 906
       lut5       : 800
        lut       : 800
       ff         : 129

# Create Device
## Build Device Grid
FPGA sized to 15 x 15: 225 grid tiles (auto)

Resource usage...
	Netlist
		396	blocks of type: io
	Architecture
		416	blocks of type: io
	Netlist
		50	blocks of type: clb
	Architecture
		130	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		3	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.44 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.95 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.38 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 72.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:12074
OPIN->CHANX/CHANY edge count before creating direct connections: 34880
OPIN->CHANX/CHANY edge count after creating direct connections: 35000
CHAN->CHAN type edge count:185948
## Build routing resource graph took 0.08 seconds (max_rss 72.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 29108
  RR Graph Edges: 233022
# Create Device took 0.08 seconds (max_rss 72.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.18 seconds (max_rss 72.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 72.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.18 seconds (max_rss 72.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:12074
OPIN->CHANX/CHANY edge count before creating direct connections: 33652
OPIN->CHANX/CHANY edge count after creating direct connections: 33772
CHAN->CHAN type edge count:178004
## Build routing resource graph took 0.07 seconds (max_rss 72.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 28660
  RR Graph Edges: 223850
## Computing router lookahead map
### Computing wire lookahead
