--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -ise
c:\documents and settings\pickdp\my documents\courses\ece 130\trafficcontroller\TrafficSignalController.ise
-intstyle ise -e 3 -l 3 -s 4 -xml TrafficSignalController_TOPLEVEL
TrafficSignalController_TOPLEVEL.ncd -o TrafficSignalController_TOPLEVEL.twr
TrafficSignalController_TOPLEVEL.pcf


Design file:              trafficsignalcontroller_toplevel.ncd
Physical constraint file: trafficsignalcontroller_toplevel.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.37 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gClock
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
iAutoSensed |    3.019(R)|   -0.463(R)|gClock_BUFGP      |   0.000|
iMode<0>    |    3.634(R)|   -0.552(R)|gClock_BUFGP      |   0.000|
iMode<1>    |    3.144(R)|   -0.675(R)|gClock_BUFGP      |   0.000|
iSingleStep |    3.019(R)|   -0.463(R)|gClock_BUFGP      |   0.000|
iStartSystem|    3.019(R)|   -0.463(R)|gClock_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock gClock to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  |  Clock |
Destination       | to PAD     |Internal Clock(s) |  Phase |
------------------+------------+------------------+--------+
oDisplayEnable<0> |    7.360(R)|gClock_BUFGP      |   0.000|
oDisplayEnable<1> |    7.360(R)|gClock_BUFGP      |   0.000|
oDisplayEnable<2> |    7.360(R)|gClock_BUFGP      |   0.000|
oDisplayEnable<3> |    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<0>|    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<1>|    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<2>|    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<3>|    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<4>|    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<5>|    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<6>|    7.360(R)|gClock_BUFGP      |   0.000|
oDisplaySegment<7>|    7.360(R)|gClock_BUFGP      |   0.000|
oSingleStepLED    |   10.589(R)|gClock_BUFGP      |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock gClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gClock         |    7.928|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
iAutoSensed    |oAutoSensed    |    6.975|
iMode<0>       |oModeLED<0>    |    8.218|
iMode<1>       |oModeLED<1>    |    8.344|
iStartSystem   |oStartSystem   |    6.975|
---------------+---------------+---------+

Analysis completed Fri Feb 01 04:47:59 2008
--------------------------------------------------------------------------------



Peak Memory Usage: 83 MB
