Reading resource constraints from BULB_resources/r/2Alu2Mul

Available resources:
RES00:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES02:		Mul, Div, 
RES03:		Mul, Div, 

Available operations:
Mem:		RES00, RES01, 
Add:		RES00, RES01, 
Sub:		RES00, RES01, 
Mul:		RES02, RES03, 
Div:		RES02, RES03, 
Shift:		RES00, RES01, 
And:		RES00, RES01, 
Or:		RES00, RES01, 
Cmp:		RES00, RES01, 
Other:		RES00, RES01, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/SerpentEngine-makeWorkingKey-245-1724.dot
Input graph:

n90 (And):
  successors
   n142--1668:IXOR 	0
  predecessors
   n17--1637:IXOR 	0
   n91--1653:DMA_STORE 	0

n92 (And):
  successors
   n98--1053:IXOR 	0
  predecessors
   n74--959:DMA_LOAD 	0
   n84--1008:IXOR 	0

n91 (Mem):
  successors
   n197--1708:DMA_STORE 	0
   n90--1667:IAND 	0
  predecessors
   n133--1652:IXOR 	0

n94 (Add):
  successors
   n93--623:DMA_LOAD 	0

n93 (Mem):
  successors
   n278--662:IOR 	0
   n195--654:IXOR 	0
  predecessors
   n94--622:IADD 	0

n96 (Mem):
  successors
   n95--989:IXOR 	0
   n140--1029:IXOR 	0
  predecessors
   n268--966:IADD 	0

n95 (Or):
  successors
   n152--995:IAND 	0
   n85--1015:IOR 	0
   n98--1053:IXOR 	0
  predecessors
   n96--967:DMA_LOAD 	0
   n97--975:DMA_LOAD 	0

n98 (Or):
  successors
   n77--1054:DMA_STORE 	0
  predecessors
   n92--1045:IAND 	0
   n95--989:IXOR 	0

n97 (Mem):
  successors
   n152--995:IAND 	0
   n95--989:IXOR 	0
  predecessors
   n183--974:IADD 	0

n99 (Or):
  successors
   n163--680:IOR 	0
   n4--690:IXOR 	0
   n278--662:IOR 	0
  predecessors
   n194--631:DMA_LOAD 	0
   n195--654:IXOR 	0

n210 (Mem):
  successors
   n241--1323:DMA_STORE 	0
   n209--1269:IXOR 	0
  predecessors
   n240--1251:IXOR 	0

n213 (Or):
  successors
   n8--543:DMA_STORE 	0
  predecessors
   n101--445:DMA_LOAD 	0
   n184--541:IAND 	0

n214 (Mem):
  successors
   n132--515:IAND 	0
   n161--480:IXOR 	0
  predecessors
   n215--451:IADD 	0

n211 (Add):
  successors
   n159--274:DMA_LOAD 	0

n212 (Or):
  successors
   n78--1079:DMA_STORE 	0
  predecessors
   n187--1070:IAND 	0
   n216--1002:IXOR 	0

n217 (Mem):
  successors
   n46--854:IXOR 	0
   n56--823:IXOR 	0
   n66--842:IAND 	0
  predecessors
   n218--791:IADD 	0

n218 (Add):
  successors
   n217--792:DMA_LOAD 	0

n215 (Add):
  successors
   n214--452:DMA_LOAD 	0

n216 (Or):
  successors
   n202--1039:IOR 	0
   n212--1078:IXOR 	0
   n84--1008:IXOR 	0
  predecessors
   n152--995:IAND 	0
   n62--983:DMA_LOAD 	0

n219 (Mem):
  successors
   n253--415:DMA_STORE 	0
  predecessors
   n178--375:IXOR 	0

n202 (Or):
  successors
   n188--1061:IXOR 	0
  predecessors
   n216--1002:IXOR 	0
   n34--1030:DMA_STORE 	0

n203 (Or):
  successors
   n234--1282:IAND 	0
   n209--1269:IXOR 	0
  predecessors
   n103--1236:IXOR 	0
   n150--1212:IXOR 	0

n200 (And):
  successors
   n133--1652:IXOR 	0
  predecessors
   n57--1542:DMA_LOAD 	0
   n158--1622:DMA_STORE 	0

n201 (Add):
  successors
   n57--1542:DMA_LOAD 	0

n206 (Mem):
  successors
   n179--367:IAND 	0
   n204--426:DMA_STORE 	0
  predecessors
   n186--326:IXOR 	0

n207 (Mem):
  successors
   n56--823:IXOR 	0
   n66--842:IAND 	0
  predecessors
   n208--815:IADD 	0

n204 (Mem):
  predecessors
   n206--327:DMA_STORE 	0
   n205--421:IADD 	0

n205 (Add):
  successors
   n204--426:DMA_STORE 	0

n208 (Add):
  successors
   n207--816:DMA_LOAD 	0

n209 (Or):
  successors
   n155--1270:DMA_STORE 	0
  predecessors
   n210--1252:DMA_STORE 	0
   n203--1259:IXOR 	0

n110 (Mem):
  successors
   n59--863:IOR 	0
   n26--829:IXOR 	0
  predecessors
   n111--807:IADD 	0

n231 (Mem):
  predecessors
   n232--1330:IADD 	0
   n233--1284:DMA_STORE 	0

n111 (Add):
  successors
   n110--808:DMA_LOAD 	0

n232 (Add):
  successors
   n231--1335:DMA_STORE 	0

n230 (Add):
  successors
   n116--281:DMA_LOAD 	0

n114 (Or):
  successors
   n119--389:IXOR 	0
  predecessors
   n115--267:DMA_LOAD 	0
   n116--281:DMA_LOAD 	0

n235 (Mem):
  successors
   n39--1187:IXOR 	0
   n40--1193:IXOR 	0
  predecessors
   n236--1156:IADD 	0

n115 (Mem):
  successors
   n1--287:IXOR 	0
   n274--333:IXOR 	0
   n114--383:IOR 	0
  predecessors
   n252--266:IADD 	0

n236 (Add):
  successors
   n235--1157:DMA_LOAD 	0

n112 (Mem):
  successors
   n80--1391:IXOR 	0
  predecessors
   n267--1359:IADD 	0

n233 (Mem):
  successors
   n231--1335:DMA_STORE 	0
  predecessors
   n239--1283:IXOR 	0

n113 (Or):
  successors
   n196--1443:IOR 	0
   n80--1391:IXOR 	0
  predecessors
   n30--1344:DMA_LOAD 	0

n234 (And):
  successors
   n239--1283:IXOR 	0
  predecessors
   n203--1259:IXOR 	0
   n228--1199:IXOR 	0

n118 (Or):
  successors
   n17--1637:IXOR 	0
   n107--1613:IOR 	0
  predecessors
   n127--1550:DMA_LOAD 	0

n239 (Or):
  successors
   n233--1284:DMA_STORE 	0
  predecessors
   n234--1282:IAND 	0
   n149--1277:IXOR 	0

n119 (Or):
  successors
   n193--390:DMA_STORE 	0
  predecessors
   n120--388:IXOR 	0
   n114--383:IOR 	0

n116 (Mem):
  successors
   n243--298:IOR 	0
   n114--383:IOR 	0
   n81--304:IXOR 	0
  predecessors
   n230--280:IADD 	0

n237 (Add):
  successors
   n185--260:DMA_LOAD 	0

n117 (Add):
  successors
   n101--445:DMA_LOAD 	0

n238 (Or):
  successors
   n244--1466:DMA_STORE 	0
  predecessors
   n199--1450:IOR 	0
   n168--1457:IXOR 	0

n220 (Or):
  successors
   n142--1668:IXOR 	0
  predecessors
   n57--1542:DMA_LOAD 	0
   n106--1586:IXOR 	0

n100 (Or):
  successors
   n52--501:IXOR 	0
   n162--486:IAND 	0
   n44--562:IOR 	0
  predecessors
   n101--445:DMA_LOAD 	0

n221 (Add):
  successors
   n25--800:DMA_LOAD 	0

n103 (Or):
  successors
   n203--1259:IXOR 	0
   n248--1243:IAND 	0
  predecessors
   n104--1229:IOR 	0
   n41--1181:DMA_LOAD 	0

n224 (Mem):
  predecessors
   n225--432:IADD 	0
   n193--390:DMA_STORE 	0

n104 (Or):
  successors
   n103--1236:IXOR 	0
  predecessors
   n40--1193:IXOR 	0
   n67--1220:DMA_STORE 	0

n225 (Add):
  successors
   n224--437:DMA_STORE 	0

n101 (Mem):
  successors
   n100--474:IXOR 	0
   n213--542:IXOR 	0
  predecessors
   n117--444:IADD 	0

n222 (Mem):
  predecessors
   n14--1407:DMA_STORE 	0
   n223--1492:IADD 	0

n102 (Add):
  successors
   n19--1566:DMA_LOAD 	0

n223 (Add):
  successors
   n222--1497:DMA_STORE 	0

n107 (Or):
  successors
   n105--1621:IXOR 	0
  predecessors
   n118--1606:IXOR 	0
   n20--1573:IXOR 	0

n228 (Or):
  successors
   n240--1251:IXOR 	0
   n234--1282:IAND 	0
  predecessors
   n229--1165:DMA_LOAD 	0
   n40--1193:IXOR 	0

n108 (Or):
  successors
   n49--877:IAND 	0
  predecessors
   n46--854:IXOR 	0
   n26--829:IXOR 	0

n229 (Mem):
  successors
   n68--1219:IXOR 	0
   n228--1199:IXOR 	0
  predecessors
   n262--1164:IADD 	0

n105 (Or):
  successors
   n158--1622:DMA_STORE 	0
  predecessors
   n107--1613:IOR 	0
   n106--1586:IXOR 	0

n226 (Add):
  successors
   n31--1368:DMA_LOAD 	0

n106 (Or):
  successors
   n220--1660:IXOR 	0
   n16--1592:IOR 	0
   n105--1621:IXOR 	0
  predecessors
   n125--1558:DMA_LOAD 	0
   n18--1580:IAND 	0

n227 (Or):
  successors
   n266--1601:DMA_STORE 	0
  predecessors
   n16--1592:IOR 	0
   n20--1573:IXOR 	0

n109 (Or):
  successors
   n167--1434:DMA_STORE 	0
  predecessors
   n12--1425:IXOR 	0
   n88--1416:IAND 	0

n10 (Add):
  successors
   n9--1533:DMA_STORE 	0

n260 (Mem):
  predecessors
   n27--846:DMA_STORE 	0
   n261--945:IADD 	0

n140 (Or):
  successors
   n34--1030:DMA_STORE 	0
  predecessors
   n83--1022:IAND 	0
   n96--967:DMA_LOAD 	0

n261 (Add):
  successors
   n260--950:DMA_STORE 	0

n12 (Or):
  successors
   n109--1433:IXOR 	0
  predecessors
   n14--1407:DMA_STORE 	0
   n13--1379:IXOR 	0

n11 (Mem):
  successors
   n9--1533:DMA_STORE 	0
  predecessors
   n143--1481:IXOR 	0

n14 (Mem):
  successors
   n196--1443:IOR 	0
   n222--1497:DMA_STORE 	0
   n12--1425:IXOR 	0
   n88--1416:IAND 	0
  predecessors
   n79--1406:IXOR 	0

n132 (And):
  successors
   n131--523:IXOR 	0
   n148--533:IOR 	0
  predecessors
   n69--509:IXOR 	0
   n214--452:DMA_LOAD 	0

n253 (Mem):
  predecessors
   n254--410:IADD 	0
   n219--376:DMA_STORE 	0

n13 (Or):
  successors
   n199--1450:IOR 	0
   n73--1398:IOR 	0
   n12--1425:IXOR 	0
  predecessors
   n247--1352:DMA_LOAD 	0
   n30--1344:DMA_LOAD 	0

n133 (Or):
  successors
   n91--1653:DMA_STORE 	0
  predecessors
   n15--1644:IAND 	0
   n200--1630:IAND 	0

n254 (Add):
  successors
   n253--415:DMA_STORE 	0

n16 (Or):
  successors
   n15--1644:IAND 	0
   n227--1600:IXOR 	0
  predecessors
   n127--1550:DMA_LOAD 	0
   n106--1586:IXOR 	0

n130 (Or):
  successors
   n129--564:IXOR 	0
  predecessors
   n37--524:DMA_STORE 	0
   n161--480:IXOR 	0

n251 (Mem):
  successors
   n179--367:IAND 	0
   n249--404:DMA_STORE 	0
  predecessors
   n0--355:IXOR 	0

n15 (And):
  successors
   n133--1652:IXOR 	0
  predecessors
   n16--1592:IOR 	0
   n17--1637:IXOR 	0

n131 (Or):
  successors
   n37--524:DMA_STORE 	0
  predecessors
   n132--515:IAND 	0
   n52--501:IXOR 	0

n252 (Add):
  successors
   n115--267:DMA_LOAD 	0

n18 (And):
  successors
   n106--1586:IXOR 	0
  predecessors
   n19--1566:DMA_LOAD 	0
   n20--1573:IXOR 	0

n136 (Mem):
  predecessors
   n137--778:IADD 	0
   n61--702:DMA_STORE 	0

n257 (Or):
  successors
   n191--899:DMA_STORE 	0
  predecessors
   n49--877:IAND 	0
   n45--897:IXOR 	0

n17 (Or):
  successors
   n15--1644:IAND 	0
   n90--1667:IAND 	0
  predecessors
   n118--1606:IXOR 	0
   n20--1573:IXOR 	0

n137 (Add):
  successors
   n136--783:DMA_STORE 	0

n258 (Mem):
  predecessors
   n259--1143:IADD 	0
   n77--1054:DMA_STORE 	0

n134 (Mem):
  predecessors
   n135--1131:IADD 	0
   n78--1079:DMA_STORE 	0

n255 (Mem):
  predecessors
   n244--1466:DMA_STORE 	0
   n256--1516:IADD 	0

n19 (Mem):
  successors
   n18--1580:IAND 	0
   n20--1573:IXOR 	0
  predecessors
   n102--1565:IADD 	0

n135 (Add):
  successors
   n134--1136:DMA_STORE 	0

n256 (Add):
  successors
   n255--1521:DMA_STORE 	0

n138 (Mem):
  successors
   n272--747:DMA_STORE 	0
  predecessors
   n139--731:IXOR 	0

n259 (Add):
  successors
   n258--1148:DMA_STORE 	0

n139 (Or):
  successors
   n138--732:DMA_STORE 	0
  predecessors
   n3--730:IAND 	0
   n53--663:IXOR 	0

n21 (Mem):
  predecessors
   n23--672:DMA_STORE 	0
   n22--766:IADD 	0

n20 (Or):
  successors
   n18--1580:IAND 	0
   n17--1637:IXOR 	0
   n107--1613:IOR 	0
   n227--1600:IXOR 	0
  predecessors
   n57--1542:DMA_LOAD 	0
   n19--1566:DMA_LOAD 	0

n250 (Add):
  successors
   n249--404:DMA_STORE 	0

n23 (Mem):
  successors
   n4--690:IXOR 	0
   n21--771:DMA_STORE 	0
  predecessors
   n86--671:IXOR 	0

n22 (Add):
  successors
   n21--771:DMA_STORE 	0

n25 (Mem):
  successors
   n24--835:IXOR 	0
   n55--853:IAND 	0
  predecessors
   n221--799:IADD 	0

n121 (Add):
  successors
   n30--1344:DMA_LOAD 	0

n242 (Add):
  successors
   n241--1323:DMA_STORE 	0

n24 (Or):
  successors
   n58--864:IXOR 	0
   n28--845:IXOR 	0
  predecessors
   n25--800:DMA_LOAD 	0
   n26--829:IXOR 	0

n122 (Mem):
  predecessors
   n123--585:IADD 	0
   n124--565:DMA_STORE 	0

n243 (Or):
  successors
   n274--333:IXOR 	0
   n171--311:IAND 	0
  predecessors
   n185--260:DMA_LOAD 	0
   n116--281:DMA_LOAD 	0

n27 (Mem):
  successors
   n49--877:IAND 	0
   n260--950:DMA_STORE 	0
  predecessors
   n28--845:IXOR 	0

n240 (Or):
  successors
   n210--1252:DMA_STORE 	0
  predecessors
   n228--1199:IXOR 	0
   n248--1243:IAND 	0

n26 (Or):
  successors
   n47--884:IXOR 	0
   n24--835:IXOR 	0
   n108--876:IXOR 	0
  predecessors
   n110--808:DMA_LOAD 	0
   n56--823:IXOR 	0

n120 (Or):
  successors
   n119--389:IXOR 	0
  predecessors
   n81--304:IXOR 	0
   n179--367:IAND 	0

n241 (Mem):
  predecessors
   n242--1318:IADD 	0
   n210--1252:DMA_STORE 	0

n29 (Or):
  successors
   n168--1457:IXOR 	0
   n73--1398:IOR 	0
  predecessors
   n30--1344:DMA_LOAD 	0
   n31--1368:DMA_LOAD 	0

n125 (Mem):
  successors
   n106--1586:IXOR 	0
  predecessors
   n126--1557:IADD 	0

n246 (Add):
  successors
   n245--938:DMA_STORE 	0

n28 (Or):
  successors
   n27--846:DMA_STORE 	0
  predecessors
   n24--835:IXOR 	0
   n66--842:IAND 	0

n126 (Add):
  successors
   n125--1558:DMA_LOAD 	0

n247 (Mem):
  successors
   n144--1473:IXOR 	0
   n13--1379:IXOR 	0
  predecessors
   n263--1351:IADD 	0

n123 (Add):
  successors
   n122--590:DMA_STORE 	0

n244 (Mem):
  successors
   n255--1521:DMA_STORE 	0
  predecessors
   n238--1465:IXOR 	0

n124 (Mem):
  successors
   n122--590:DMA_STORE 	0
  predecessors
   n129--564:IXOR 	0

n245 (Mem):
  predecessors
   n246--933:IADD 	0
   n151--865:DMA_STORE 	0

n129 (Or):
  successors
   n124--565:DMA_STORE 	0
  predecessors
   n130--553:IXOR 	0
   n43--563:IXOR 	0

n127 (Mem):
  successors
   n16--1592:IOR 	0
   n118--1606:IXOR 	0
  predecessors
   n279--1549:IADD 	0

n248 (And):
  successors
   n240--1251:IXOR 	0
  predecessors
   n103--1236:IXOR 	0
   n150--1212:IXOR 	0

n128 (Mem):
  successors
   n164--926:DMA_STORE 	0
  predecessors
   n48--887:IXOR 	0

n249 (Mem):
  predecessors
   n251--356:DMA_STORE 	0
   n250--399:IADD 	0

n30 (Mem):
  successors
   n13--1379:IXOR 	0
   n29--1385:IXOR 	0
   n113--1374:IXOR 	0
  predecessors
   n121--1343:IADD 	0

n32 (Mem):
  predecessors
   n34--1030:DMA_STORE 	0
   n33--1119:IADD 	0

n161 (Or):
  successors
   n130--553:IXOR 	0
   n160--494:IXOR 	0
  predecessors
   n214--452:DMA_LOAD 	0
   n64--468:DMA_LOAD 	0

n282 (Add):
  successors
   n182--1173:DMA_LOAD 	0

n31 (Mem):
  successors
   n29--1385:IXOR 	0
   n88--1416:IAND 	0
  predecessors
   n226--1367:IADD 	0

n162 (And):
  successors
   n160--494:IXOR 	0
  predecessors
   n100--474:IXOR 	0
   n70--460:DMA_LOAD 	0

n283 (Add):

n34 (Mem):
  successors
   n202--1039:IOR 	0
   n32--1124:DMA_STORE 	0
  predecessors
   n140--1029:IXOR 	0

n280 (Mem):
  predecessors
   n167--1434:DMA_STORE 	0
   n281--1504:IADD 	0

n33 (Add):
  successors
   n32--1124:DMA_STORE 	0

n160 (Or):
  successors
   n51--495:DMA_STORE 	0
  predecessors
   n161--480:IXOR 	0
   n162--486:IAND 	0

n281 (Add):
  successors
   n280--1509:DMA_STORE 	0

n36 (Add):
  successors
   n35--614:DMA_STORE 	0

n154 (Add):
  successors
   n153--1299:DMA_STORE 	0

n275 (Add):
  successors
   n194--631:DMA_LOAD 	0

n35 (Mem):
  predecessors
   n36--609:IADD 	0
   n37--524:DMA_STORE 	0

n155 (Mem):
  successors
   n153--1299:DMA_STORE 	0
  predecessors
   n209--1269:IXOR 	0

n276 (Mem):
  predecessors
   n277--1306:IADD 	0
   n67--1220:DMA_STORE 	0

n38 (Or):
  successors
   n150--1212:IXOR 	0
  predecessors
   n39--1187:IXOR 	0
   n40--1193:IXOR 	0

n152 (And):
  successors
   n216--1002:IXOR 	0
  predecessors
   n95--989:IXOR 	0
   n97--975:DMA_LOAD 	0

n273 (Add):
  successors
   n272--747:DMA_STORE 	0

n37 (Mem):
  successors
   n35--614:DMA_STORE 	0
   n130--553:IXOR 	0
  predecessors
   n131--523:IXOR 	0

n153 (Mem):
  predecessors
   n154--1294:IADD 	0
   n155--1270:DMA_STORE 	0

n274 (Or):
  successors
   n82--340:IXOR 	0
  predecessors
   n243--298:IOR 	0
   n115--267:DMA_LOAD 	0

n158 (Mem):
  successors
   n156--1684:DMA_STORE 	0
   n200--1630:IAND 	0
  predecessors
   n105--1621:IXOR 	0

n279 (Add):
  successors
   n127--1550:DMA_LOAD 	0

n39 (Or):
  successors
   n38--1206:IOR 	0
  predecessors
   n235--1157:DMA_LOAD 	0

n159 (Mem):
  successors
   n81--304:IXOR 	0
   n170--292:IAND 	0
  predecessors
   n211--273:IADD 	0

n156 (Mem):
  predecessors
   n158--1622:DMA_STORE 	0
   n157--1679:IADD 	0

n277 (Add):
  successors
   n276--1311:DMA_STORE 	0

n157 (Add):
  successors
   n156--1684:DMA_STORE 	0

n278 (Or):
  successors
   n53--663:IXOR 	0
  predecessors
   n93--623:DMA_LOAD 	0
   n99--655:IXOR 	0

n41 (Mem):
  successors
   n103--1236:IXOR 	0
   n40--1193:IXOR 	0
  predecessors
   n42--1180:IADD 	0

n40 (Or):
  successors
   n38--1206:IOR 	0
   n104--1229:IOR 	0
   n228--1199:IXOR 	0
  predecessors
   n235--1157:DMA_LOAD 	0
   n41--1181:DMA_LOAD 	0

n43 (Or):
  successors
   n129--564:IXOR 	0
  predecessors
   n8--543:DMA_STORE 	0
   n44--562:IOR 	0

n150 (Or):
  successors
   n68--1219:IXOR 	0
   n203--1259:IXOR 	0
   n149--1277:IXOR 	0
   n248--1243:IAND 	0
  predecessors
   n38--1206:IOR 	0
   n182--1173:DMA_LOAD 	0

n271 (Mem):
  successors
   n269--759:DMA_STORE 	0
  predecessors
   n60--719:IXOR 	0

n42 (Add):
  successors
   n41--1181:DMA_LOAD 	0

n151 (Mem):
  successors
   n245--938:DMA_STORE 	0
  predecessors
   n58--864:IXOR 	0

n272 (Mem):
  predecessors
   n273--742:IADD 	0
   n138--732:DMA_STORE 	0

n45 (Or):
  successors
   n257--898:IXOR 	0
  predecessors
   n46--854:IXOR 	0

n44 (Or):
  successors
   n43--563:IXOR 	0
  predecessors
   n100--474:IXOR 	0
   n64--468:DMA_LOAD 	0

n270 (Add):
  successors
   n269--759:DMA_STORE 	0

n47 (Or):
  successors
   n48--887:IXOR 	0
  predecessors
   n26--829:IXOR 	0

n143 (Or):
  successors
   n11--1482:DMA_STORE 	0
  predecessors
   n144--1473:IXOR 	0
   n145--1480:IAND 	0

n264 (Mem):
  predecessors
   n265--1715:IADD 	0
   n266--1601:DMA_STORE 	0

n46 (Or):
  successors
   n59--863:IOR 	0
   n108--876:IXOR 	0
   n45--897:IXOR 	0
  predecessors
   n217--792:DMA_LOAD 	0
   n55--853:IAND 	0

n144 (Or):
  successors
   n143--1481:IXOR 	0
  predecessors
   n247--1352:DMA_LOAD 	0
   n88--1416:IAND 	0

n265 (Add):
  successors
   n264--1720:DMA_STORE 	0

n49 (And):
  successors
   n48--887:IXOR 	0
   n257--898:IXOR 	0
  predecessors
   n27--846:DMA_STORE 	0
   n108--876:IXOR 	0

n141 (Mem):
  successors
   n176--1696:DMA_STORE 	0
  predecessors
   n142--1668:IXOR 	0

n262 (Add):
  successors
   n229--1165:DMA_LOAD 	0

n48 (Or):
  successors
   n128--888:DMA_STORE 	0
  predecessors
   n47--884:IXOR 	0
   n49--877:IAND 	0

n142 (Or):
  successors
   n141--1669:DMA_STORE 	0
  predecessors
   n220--1660:IXOR 	0
   n90--1667:IAND 	0

n263 (Add):
  successors
   n247--1352:DMA_LOAD 	0

n147 (Or):
  successors
   n146--1097:DMA_STORE 	0
  predecessors
   n76--1095:IAND 	0
   n192--1086:IXOR 	0

n268 (Add):
  successors
   n96--967:DMA_LOAD 	0

n148 (Or):
  successors
   n184--541:IAND 	0
  predecessors
   n132--515:IAND 	0
   n64--468:DMA_LOAD 	0

n269 (Mem):
  predecessors
   n271--720:DMA_STORE 	0
   n270--754:IADD 	0

n145 (And):
  successors
   n143--1481:IXOR 	0
  predecessors
   n167--1434:DMA_STORE 	0
   n168--1457:IXOR 	0

n266 (Mem):
  successors
   n264--1720:DMA_STORE 	0
  predecessors
   n227--1600:IXOR 	0

n146 (Mem):
  successors
   n172--1112:DMA_STORE 	0
  predecessors
   n147--1096:IXOR 	0

n267 (Add):
  successors
   n112--1360:DMA_LOAD 	0

n149 (Or):
  successors
   n239--1283:IXOR 	0
  predecessors
   n150--1212:IXOR 	0

n0 (Or):
  successors
   n251--356:DMA_STORE 	0
  predecessors
   n1--287:IXOR 	0
   n2--347:IAND 	0

n1 (Or):
  successors
   n0--355:IXOR 	0
   n171--311:IAND 	0
  predecessors
   n185--260:DMA_LOAD 	0
   n115--267:DMA_LOAD 	0

n2 (And):
  successors
   n0--355:IXOR 	0
  predecessors
   n81--304:IXOR 	0
   n82--340:IXOR 	0

n3 (And):
  successors
   n139--731:IXOR 	0
  predecessors
   n4--690:IXOR 	0
   n5--709:IXOR 	0

n4 (Or):
  successors
   n3--730:IAND 	0
   n71--701:IXOR 	0
  predecessors
   n23--672:DMA_STORE 	0
   n99--655:IXOR 	0

n5 (Or):
  successors
   n3--730:IAND 	0
   n60--719:IXOR 	0
  predecessors
   n54--681:IXOR 	0
   n53--663:IXOR 	0

n6 (Mem):
  predecessors
   n7--597:IADD 	0
   n8--543:DMA_STORE 	0

n50 (Or):
  successors
   n184--541:IAND 	0
  predecessors
   n52--501:IXOR 	0
   n51--495:DMA_STORE 	0

n7 (Add):
  successors
   n6--602:DMA_STORE 	0

n180 (Mem):
  successors
   n53--663:IXOR 	0
  predecessors
   n181--638:IADD 	0

n8 (Mem):
  successors
   n6--602:DMA_STORE 	0
   n43--563:IXOR 	0
  predecessors
   n213--542:IXOR 	0

n52 (Or):
  successors
   n131--523:IXOR 	0
   n50--540:IOR 	0
  predecessors
   n100--474:IXOR 	0
   n70--460:DMA_LOAD 	0

n9 (Mem):
  predecessors
   n10--1528:IADD 	0
   n11--1482:DMA_STORE 	0

n51 (Mem):
  successors
   n69--509:IXOR 	0
   n174--579:DMA_STORE 	0
   n50--540:IOR 	0
  predecessors
   n160--494:IXOR 	0

n54 (Or):
  successors
   n5--709:IXOR 	0
   n72--700:IAND 	0
  predecessors
   n163--680:IOR 	0
   n194--631:DMA_LOAD 	0

n183 (Add):
  successors
   n97--975:DMA_LOAD 	0

n53 (Or):
  successors
   n5--709:IXOR 	0
   n72--700:IAND 	0
   n139--731:IXOR 	0
   n86--671:IXOR 	0
  predecessors
   n278--662:IOR 	0
   n180--639:DMA_LOAD 	0

n184 (And):
  successors
   n213--542:IXOR 	0
  predecessors
   n148--533:IOR 	0
   n50--540:IOR 	0

n56 (Or):
  successors
   n26--829:IXOR 	0
   n55--853:IAND 	0
  predecessors
   n217--792:DMA_LOAD 	0
   n207--816:DMA_LOAD 	0

n181 (Add):
  successors
   n180--639:DMA_LOAD 	0

n55 (And):
  successors
   n46--854:IXOR 	0
  predecessors
   n25--800:DMA_LOAD 	0
   n56--823:IXOR 	0

n182 (Mem):
  successors
   n150--1212:IXOR 	0
  predecessors
   n282--1172:IADD 	0

n58 (Or):
  successors
   n151--865:DMA_STORE 	0
  predecessors
   n24--835:IXOR 	0
   n59--863:IOR 	0

n176 (Mem):
  predecessors
   n177--1691:IADD 	0
   n141--1669:DMA_STORE 	0

n57 (Mem):
  successors
   n220--1660:IXOR 	0
   n200--1630:IAND 	0
   n20--1573:IXOR 	0
  predecessors
   n201--1541:IADD 	0

n177 (Add):
  successors
   n176--1696:DMA_STORE 	0

n174 (Mem):
  predecessors
   n175--574:IADD 	0
   n51--495:DMA_STORE 	0

n59 (Or):
  successors
   n58--864:IXOR 	0
  predecessors
   n110--808:DMA_LOAD 	0
   n46--854:IXOR 	0

n175 (Add):
  successors
   n174--579:DMA_STORE 	0

n178 (Or):
  successors
   n219--376:DMA_STORE 	0
  predecessors
   n179--367:IAND 	0
   n82--340:IXOR 	0

n179 (And):
  successors
   n120--388:IXOR 	0
   n178--375:IXOR 	0
  predecessors
   n251--356:DMA_STORE 	0
   n206--327:DMA_STORE 	0

n61 (Mem):
  successors
   n136--783:DMA_STORE 	0
   n60--719:IXOR 	0
  predecessors
   n71--701:IXOR 	0

n60 (Or):
  successors
   n271--720:DMA_STORE 	0
  predecessors
   n5--709:IXOR 	0
   n61--702:DMA_STORE 	0

n63 (Add):
  successors
   n62--983:DMA_LOAD 	0

n62 (Mem):
  successors
   n85--1015:IOR 	0
   n216--1002:IXOR 	0
  predecessors
   n63--982:IADD 	0

n65 (Add):
  successors
   n64--468:DMA_LOAD 	0

n172 (Mem):
  predecessors
   n146--1097:DMA_STORE 	0
   n173--1107:IADD 	0

n64 (Mem):
  successors
   n148--533:IOR 	0
   n161--480:IXOR 	0
   n44--562:IOR 	0
  predecessors
   n65--467:IADD 	0

n173 (Add):
  successors
   n172--1112:DMA_STORE 	0

n67 (Mem):
  successors
   n276--1311:DMA_STORE 	0
   n104--1229:IOR 	0
  predecessors
   n68--1219:IXOR 	0

n170 (And):
  successors
   n169--318:IOR 	0
  predecessors
   n185--260:DMA_LOAD 	0
   n159--274:DMA_LOAD 	0

n66 (And):
  successors
   n28--845:IXOR 	0
  predecessors
   n217--792:DMA_LOAD 	0
   n207--816:DMA_LOAD 	0

n171 (And):
  successors
   n169--318:IOR 	0
  predecessors
   n243--298:IOR 	0
   n1--287:IXOR 	0

n69 (Or):
  successors
   n132--515:IAND 	0
  predecessors
   n70--460:DMA_LOAD 	0
   n51--495:DMA_STORE 	0

n165 (Add):
  successors
   n164--926:DMA_STORE 	0

n68 (Or):
  successors
   n67--1220:DMA_STORE 	0
  predecessors
   n229--1165:DMA_LOAD 	0
   n150--1212:IXOR 	0

n166 (Add):
  successors
   n70--460:DMA_LOAD 	0

n163 (Or):
  successors
   n54--681:IXOR 	0
  predecessors
   n87--647:DMA_LOAD 	0
   n99--655:IXOR 	0

n284 (Cmp):

n164 (Mem):
  predecessors
   n165--921:IADD 	0
   n128--888:DMA_STORE 	0

n169 (Or):
  successors
   n186--326:IXOR 	0
   n82--340:IXOR 	0
  predecessors
   n170--292:IAND 	0
   n171--311:IAND 	0

n167 (Mem):
  successors
   n145--1480:IAND 	0
   n280--1509:DMA_STORE 	0
  predecessors
   n109--1433:IXOR 	0

n168 (Or):
  successors
   n145--1480:IAND 	0
   n238--1465:IXOR 	0
  predecessors
   n196--1443:IOR 	0
   n29--1385:IXOR 	0

n70 (Mem):
  successors
   n69--509:IXOR 	0
   n52--501:IXOR 	0
   n162--486:IAND 	0
  predecessors
   n166--459:IADD 	0

n72 (And):
  successors
   n71--701:IXOR 	0
  predecessors
   n54--681:IXOR 	0
   n53--663:IXOR 	0

n71 (Or):
  successors
   n61--702:DMA_STORE 	0
  predecessors
   n4--690:IXOR 	0
   n72--700:IAND 	0

n74 (Mem):
  successors
   n92--1045:IAND 	0
   n84--1008:IXOR 	0
  predecessors
   n75--958:IADD 	0

n73 (Or):
  successors
   n79--1406:IXOR 	0
  predecessors
   n13--1379:IXOR 	0
   n29--1385:IXOR 	0

n76 (And):
  successors
   n147--1096:IXOR 	0
  predecessors
   n78--1079:DMA_STORE 	0
   n77--1054:DMA_STORE 	0

n75 (Add):
  successors
   n74--959:DMA_LOAD 	0

n78 (Mem):
  successors
   n134--1136:DMA_STORE 	0
   n76--1095:IAND 	0
  predecessors
   n212--1078:IXOR 	0

n77 (Mem):
  successors
   n187--1070:IAND 	0
   n258--1148:DMA_STORE 	0
   n76--1095:IAND 	0
  predecessors
   n98--1053:IXOR 	0

n198 (Add):
  successors
   n197--1708:DMA_STORE 	0

n79 (Or):
  successors
   n14--1407:DMA_STORE 	0
  predecessors
   n80--1391:IXOR 	0
   n73--1398:IOR 	0

n199 (Or):
  successors
   n238--1465:IXOR 	0
  predecessors
   n13--1379:IXOR 	0
   n88--1416:IAND 	0

n196 (Or):
  successors
   n168--1457:IXOR 	0
  predecessors
   n14--1407:DMA_STORE 	0
   n113--1374:IXOR 	0

n197 (Mem):
  predecessors
   n198--1703:IADD 	0
   n91--1653:DMA_STORE 	0

n81 (Or):
  successors
   n186--326:IXOR 	0
   n120--388:IXOR 	0
   n2--347:IAND 	0
  predecessors
   n159--274:DMA_LOAD 	0
   n116--281:DMA_LOAD 	0

n80 (Or):
  successors
   n79--1406:IXOR 	0
  predecessors
   n112--1360:DMA_LOAD 	0
   n113--1374:IXOR 	0

n83 (And):
  successors
   n140--1029:IXOR 	0
  predecessors
   n85--1015:IOR 	0
   n84--1008:IXOR 	0

n190 (Add):
  successors
   n189--914:DMA_STORE 	0

n82 (Or):
  successors
   n2--347:IAND 	0
   n178--375:IXOR 	0
  predecessors
   n274--333:IXOR 	0
   n169--318:IOR 	0

n191 (Mem):
  successors
   n189--914:DMA_STORE 	0
  predecessors
   n257--898:IXOR 	0

n85 (Or):
  successors
   n83--1022:IAND 	0
  predecessors
   n62--983:DMA_LOAD 	0
   n95--989:IXOR 	0

n84 (Or):
  successors
   n188--1061:IXOR 	0
   n92--1045:IAND 	0
   n83--1022:IAND 	0
  predecessors
   n74--959:DMA_LOAD 	0
   n216--1002:IXOR 	0

n87 (Mem):
  successors
   n163--680:IOR 	0
   n86--671:IXOR 	0
  predecessors
   n89--646:IADD 	0

n194 (Mem):
  successors
   n54--681:IXOR 	0
   n99--655:IXOR 	0
  predecessors
   n275--630:IADD 	0

n86 (Or):
  successors
   n23--672:DMA_STORE 	0
  predecessors
   n87--647:DMA_LOAD 	0
   n53--663:IXOR 	0

n195 (Or):
  successors
   n99--655:IXOR 	0
  predecessors
   n93--623:DMA_LOAD 	0

n89 (Add):
  successors
   n87--647:DMA_LOAD 	0

n192 (Or):
  successors
   n147--1096:IXOR 	0
  predecessors
   n188--1061:IXOR 	0

n88 (And):
  successors
   n199--1450:IOR 	0
   n144--1473:IXOR 	0
   n109--1433:IXOR 	0
  predecessors
   n14--1407:DMA_STORE 	0
   n31--1368:DMA_LOAD 	0

n193 (Mem):
  successors
   n224--437:DMA_STORE 	0
  predecessors
   n119--389:IXOR 	0

n187 (And):
  successors
   n212--1078:IXOR 	0
  predecessors
   n188--1061:IXOR 	0
   n77--1054:DMA_STORE 	0

n188 (Or):
  successors
   n187--1070:IAND 	0
   n192--1086:IXOR 	0
  predecessors
   n202--1039:IOR 	0
   n84--1008:IXOR 	0

n185 (Mem):
  successors
   n243--298:IOR 	0
   n1--287:IXOR 	0
   n170--292:IAND 	0
  predecessors
   n237--259:IADD 	0

n186 (Or):
  successors
   n206--327:DMA_STORE 	0
  predecessors
   n169--318:IOR 	0
   n81--304:IXOR 	0

n189 (Mem):
  predecessors
   n190--909:IADD 	0
   n191--899:DMA_STORE 	0

Nr of Nodes : 285
DOING ASAP SCHEDULE
Found schedule of length 23 with 285 nodes

n94--622:IADD : [0:0]
n7--597:IADD : [0:0]
n10--1528:IADD : [0:0]
n183--974:IADD : [0:0]
n261--945:IADD : [0:0]
n181--638:IADD : [0:0]
n254--410:IADD : [0:0]
n177--1691:IADD : [0:0]
n252--266:IADD : [0:0]
n175--574:IADD : [0:0]
n137--778:IADD : [0:0]
n211--273:IADD : [0:0]
n135--1131:IADD : [0:0]
n256--1516:IADD : [0:0]
n218--791:IADD : [0:0]
n215--451:IADD : [0:0]
n259--1143:IADD : [0:0]
n63--982:IADD : [0:0]
n65--467:IADD : [0:0]
n250--399:IADD : [0:0]
n173--1107:IADD : [0:0]
n22--766:IADD : [0:0]
n121--1343:IADD : [0:0]
n242--1318:IADD : [0:0]
n165--921:IADD : [0:0]
n166--459:IADD : [0:0]
n284--250:IFGE : [0:0]
n246--933:IADD : [0:0]
n126--1557:IADD : [0:0]
n123--585:IADD : [0:0]
n201--1541:IADD : [0:0]
n205--421:IADD : [0:0]
n208--815:IADD : [0:0]
n282--1172:IADD : [0:0]
n283--1721:IADD : [0:0]
n75--958:IADD : [0:0]
n33--1119:IADD : [0:0]
n281--1504:IADD : [0:0]
n36--609:IADD : [0:0]
n154--1294:IADD : [0:0]
n275--630:IADD : [0:0]
n198--1703:IADD : [0:0]
n111--807:IADD : [0:0]
n232--1330:IADD : [0:0]
n273--742:IADD : [0:0]
n230--280:IADD : [0:0]
n279--1549:IADD : [0:0]
n236--1156:IADD : [0:0]
n277--1306:IADD : [0:0]
n157--1679:IADD : [0:0]
n237--259:IADD : [0:0]
n117--444:IADD : [0:0]
n190--909:IADD : [0:0]
n42--1180:IADD : [0:0]
n89--646:IADD : [0:0]
n270--754:IADD : [0:0]
n221--799:IADD : [0:0]
n265--1715:IADD : [0:0]
n262--1164:IADD : [0:0]
n263--1351:IADD : [0:0]
n268--966:IADD : [0:0]
n225--432:IADD : [0:0]
n102--1565:IADD : [0:0]
n223--1492:IADD : [0:0]
n267--1359:IADD : [0:0]
n226--1367:IADD : [0:0]
n70--460:DMA_LOAD : [1:2]
n93--623:DMA_LOAD : [1:2]
n180--639:DMA_LOAD : [1:2]
n30--1344:DMA_LOAD : [1:2]
n74--959:DMA_LOAD : [1:2]
n96--967:DMA_LOAD : [1:2]
n97--975:DMA_LOAD : [1:2]
n31--1368:DMA_LOAD : [1:2]
n182--1173:DMA_LOAD : [1:2]
n110--808:DMA_LOAD : [1:2]
n57--1542:DMA_LOAD : [1:2]
n235--1157:DMA_LOAD : [1:2]
n115--267:DMA_LOAD : [1:2]
n159--274:DMA_LOAD : [1:2]
n214--452:DMA_LOAD : [1:2]
n112--1360:DMA_LOAD : [1:2]
n19--1566:DMA_LOAD : [1:2]
n217--792:DMA_LOAD : [1:2]
n116--281:DMA_LOAD : [1:2]
n41--1181:DMA_LOAD : [1:2]
n62--983:DMA_LOAD : [1:2]
n194--631:DMA_LOAD : [1:2]
n87--647:DMA_LOAD : [1:2]
n64--468:DMA_LOAD : [1:2]
n25--800:DMA_LOAD : [1:2]
n185--260:DMA_LOAD : [1:2]
n125--1558:DMA_LOAD : [1:2]
n247--1352:DMA_LOAD : [1:2]
n101--445:DMA_LOAD : [1:2]
n207--816:DMA_LOAD : [1:2]
n229--1165:DMA_LOAD : [1:2]
n127--1550:DMA_LOAD : [1:2]
n1--287:IXOR : [3:3]
n81--304:IXOR : [3:3]
n95--989:IXOR : [3:3]
n40--1193:IXOR : [3:3]
n161--480:IXOR : [3:3]
n195--654:IXOR : [3:3]
n20--1573:IXOR : [3:3]
n170--292:IAND : [3:3]
n56--823:IXOR : [3:3]
n66--842:IAND : [3:3]
n243--298:IOR : [3:3]
n13--1379:IXOR : [3:3]
n100--474:IXOR : [3:3]
n29--1385:IXOR : [3:3]
n114--383:IOR : [3:3]
n39--1187:IXOR : [3:3]
n113--1374:IXOR : [3:3]
n118--1606:IXOR : [3:3]
n80--1391:IXOR : [4:4]
n85--1015:IOR : [4:4]
n52--501:IXOR : [4:4]
n73--1398:IOR : [4:4]
n162--486:IAND : [4:4]
n99--655:IXOR : [4:4]
n55--853:IAND : [4:4]
n171--311:IAND : [4:4]
n44--562:IOR : [4:4]
n152--995:IAND : [4:4]
n38--1206:IOR : [4:4]
n26--829:IXOR : [4:4]
n274--333:IXOR : [4:4]
n18--1580:IAND : [4:4]
n17--1637:IXOR : [4:4]
n228--1199:IXOR : [4:4]
n107--1613:IOR : [4:4]
n47--884:IXOR : [5:5]
n79--1406:IXOR : [5:5]
n46--854:IXOR : [5:5]
n24--835:IXOR : [5:5]
n163--680:IOR : [5:5]
n169--318:IOR : [5:5]
n278--662:IOR : [5:5]
n216--1002:IXOR : [5:5]
n106--1586:IXOR : [5:5]
n150--1212:IXOR : [5:5]
n160--494:IXOR : [5:5]
n82--340:IXOR : [6:6]
n84--1008:IXOR : [6:6]
n51--495:DMA_STORE : [6:7]
n54--681:IXOR : [6:6]
n53--663:IXOR : [6:6]
n45--897:IXOR : [6:6]
n14--1407:DMA_STORE : [6:7]
n220--1660:IXOR : [6:6]
n68--1219:IXOR : [6:6]
n16--1592:IOR : [6:6]
n59--863:IOR : [6:6]
n186--326:IXOR : [6:6]
n28--845:IXOR : [6:6]
n108--876:IXOR : [6:6]
n105--1621:IXOR : [6:6]
n149--1277:IXOR : [6:6]
n2--347:IAND : [7:7]
n92--1045:IAND : [7:7]
n5--709:IXOR : [7:7]
n83--1022:IAND : [7:7]
n72--700:IAND : [7:7]
n86--671:IXOR : [7:7]
n67--1220:DMA_STORE : [7:8]
n58--864:IXOR : [7:7]
n27--846:DMA_STORE : [7:8]
n15--1644:IAND : [7:7]
n158--1622:DMA_STORE : [7:8]
n206--327:DMA_STORE : [7:8]
n227--1600:IXOR : [7:7]
n0--355:IXOR : [8:8]
n50--540:IOR : [8:8]
n98--1053:IXOR : [8:8]
n140--1029:IXOR : [8:8]
n151--865:DMA_STORE : [8:9]
n12--1425:IXOR : [8:8]
n23--672:DMA_STORE : [8:9]
n88--1416:IAND : [8:8]
n69--509:IXOR : [8:8]
n174--579:DMA_STORE : [8:9]
n196--1443:IOR : [8:8]
n222--1497:DMA_STORE : [8:9]
n266--1601:DMA_STORE : [8:9]
n260--950:DMA_STORE : [9:10]
n34--1030:DMA_STORE : [9:10]
n77--1054:DMA_STORE : [9:10]
n132--515:IAND : [9:9]
n276--1311:DMA_STORE : [9:10]
n199--1450:IOR : [9:9]
n144--1473:IXOR : [9:9]
n49--877:IAND : [9:9]
n251--356:DMA_STORE : [9:10]
n104--1229:IOR : [9:9]
n156--1684:DMA_STORE : [9:10]
n200--1630:IAND : [9:9]
n168--1457:IXOR : [9:9]
n204--426:DMA_STORE : [9:10]
n109--1433:IXOR : [9:9]
n4--690:IXOR : [10:10]
n21--771:DMA_STORE : [10:11]
n264--1720:DMA_STORE : [10:11]
n133--1652:IXOR : [10:10]
n131--523:IXOR : [10:10]
n48--887:IXOR : [10:10]
n257--898:IXOR : [10:10]
n103--1236:IXOR : [10:10]
n148--533:IOR : [10:10]
n167--1434:DMA_STORE : [10:11]
n245--938:DMA_STORE : [10:11]
n238--1465:IXOR : [10:10]
n3--730:IAND : [11:11]
n91--1653:DMA_STORE : [11:12]
n71--701:IXOR : [11:11]
n191--899:DMA_STORE : [11:12]
n32--1124:DMA_STORE : [11:12]
n184--541:IAND : [11:11]
n37--524:DMA_STORE : [11:12]
n202--1039:IOR : [11:11]
n258--1148:DMA_STORE : [11:12]
n203--1259:IXOR : [11:11]
n244--1466:DMA_STORE : [11:12]
n179--367:IAND : [11:11]
n248--1243:IAND : [11:11]
n249--404:DMA_STORE : [11:12]
n128--888:DMA_STORE : [11:12]
n61--702:DMA_STORE : [12:13]
n280--1509:DMA_STORE : [12:13]
n188--1061:IXOR : [12:12]
n240--1251:IXOR : [12:12]
n120--388:IXOR : [12:12]
n213--542:IXOR : [12:12]
n145--1480:IAND : [12:12]
n178--375:IXOR : [12:12]
n234--1282:IAND : [12:12]
n139--731:IXOR : [12:12]
n90--1667:IAND : [13:13]
n8--543:DMA_STORE : [13:14]
n192--1086:IXOR : [13:13]
n143--1481:IXOR : [13:13]
n187--1070:IAND : [13:13]
n35--614:DMA_STORE : [13:14]
n210--1252:DMA_STORE : [13:14]
n130--553:IXOR : [13:13]
n197--1708:DMA_STORE : [13:14]
n164--926:DMA_STORE : [13:14]
n189--914:DMA_STORE : [13:14]
n255--1521:DMA_STORE : [13:14]
n239--1283:IXOR : [13:13]
n119--389:IXOR : [13:13]
n138--732:DMA_STORE : [13:14]
n219--376:DMA_STORE : [13:14]
n60--719:IXOR : [14:14]
n11--1482:DMA_STORE : [14:15]
n193--390:DMA_STORE : [14:15]
n142--1668:IXOR : [14:14]
n136--783:DMA_STORE : [14:15]
n233--1284:DMA_STORE : [14:15]
n212--1078:IXOR : [14:14]
n6--602:DMA_STORE : [15:16]
n271--720:DMA_STORE : [15:16]
n43--563:IXOR : [15:15]
n272--747:DMA_STORE : [15:16]
n78--1079:DMA_STORE : [15:16]
n253--415:DMA_STORE : [15:16]
n141--1669:DMA_STORE : [15:16]
n241--1323:DMA_STORE : [15:16]
n209--1269:IXOR : [15:15]
n231--1335:DMA_STORE : [16:17]
n155--1270:DMA_STORE : [16:17]
n224--437:DMA_STORE : [16:17]
n129--564:IXOR : [16:16]
n9--1533:DMA_STORE : [16:17]
n176--1696:DMA_STORE : [17:18]
n269--759:DMA_STORE : [17:18]
n134--1136:DMA_STORE : [17:18]
n124--565:DMA_STORE : [17:18]
n76--1095:IAND : [17:17]
n153--1299:DMA_STORE : [18:19]
n147--1096:IXOR : [18:18]
n122--590:DMA_STORE : [19:20]
n146--1097:DMA_STORE : [19:20]
n172--1112:DMA_STORE : [21:22]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 381 with 285 nodes

n268--966:IADD : [0:0]
n183--974:IADD : [1:1]
n96--967:DMA_LOAD : [2:3]
n97--975:DMA_LOAD : [4:5]
n63--982:IADD : [6:6]
n117--444:IADD : [7:7]
n166--459:IADD : [8:8]
n236--1156:IADD : [9:9]
n101--445:DMA_LOAD : [10:11]
n215--451:IADD : [12:12]
n62--983:DMA_LOAD : [13:14]
n95--989:IXOR : [15:15]
n65--467:IADD : [16:16]
n75--958:IADD : [17:17]
n42--1180:IADD : [18:18]
n152--995:IAND : [19:19]
n235--1157:DMA_LOAD : [20:21]
n214--452:DMA_LOAD : [22:23]
n70--460:DMA_LOAD : [24:25]
n201--1541:IADD : [26:26]
n102--1565:IADD : [27:27]
n94--622:IADD : [28:28]
n74--959:DMA_LOAD : [29:30]
n41--1181:DMA_LOAD : [31:32]
n64--468:DMA_LOAD : [33:34]
n93--623:DMA_LOAD : [35:36]
n282--1172:IADD : [37:37]
n121--1343:IADD : [38:38]
n275--630:IADD : [39:39]
n57--1542:DMA_LOAD : [40:41]
n100--474:IXOR : [42:42]
n263--1351:IADD : [43:43]
n252--266:IADD : [44:44]
n230--280:IADD : [45:45]
n279--1549:IADD : [46:46]
n19--1566:DMA_LOAD : [47:48]
n226--1367:IADD : [49:49]
n237--259:IADD : [50:50]
n216--1002:IXOR : [51:51]
n30--1344:DMA_LOAD : [52:53]
n85--1015:IOR : [54:54]
n84--1008:IXOR : [55:55]
n40--1193:IXOR : [56:56]
n194--631:DMA_LOAD : [57:58]
n161--480:IXOR : [59:59]
n31--1368:DMA_LOAD : [60:61]
n162--486:IAND : [62:62]
n182--1173:DMA_LOAD : [63:64]
n262--1164:IADD : [65:65]
n185--260:DMA_LOAD : [66:67]
n247--1352:DMA_LOAD : [68:69]
n126--1557:IADD : [70:70]
n115--267:DMA_LOAD : [71:72]
n39--1187:IXOR : [73:73]
n211--273:IADD : [74:74]
n267--1359:IADD : [75:75]
n127--1550:DMA_LOAD : [76:77]
n116--281:DMA_LOAD : [78:79]
n83--1022:IAND : [80:80]
n195--654:IXOR : [81:81]
n20--1573:IXOR : [82:82]
n181--638:IADD : [83:83]
n160--494:IXOR : [84:84]
n38--1206:IOR : [85:85]
n125--1558:DMA_LOAD : [86:87]
n159--274:DMA_LOAD : [88:89]
n112--1360:DMA_LOAD : [90:91]
n229--1165:DMA_LOAD : [92:93]
n1--287:IXOR : [94:94]
n180--639:DMA_LOAD : [95:96]
n51--495:DMA_STORE : [97:98]
n150--1212:IXOR : [99:99]
n140--1029:IXOR : [100:100]
n89--646:IADD : [101:101]
n99--655:IXOR : [102:102]
n13--1379:IXOR : [103:103]
n243--298:IOR : [104:104]
n29--1385:IXOR : [105:105]
n18--1580:IAND : [106:106]
n113--1374:IXOR : [107:107]
n118--1606:IXOR : [108:108]
n218--791:IADD : [109:109]
n208--815:IADD : [110:110]
n92--1045:IAND : [111:111]
n80--1391:IXOR : [112:112]
n73--1398:IOR : [113:113]
n87--647:DMA_LOAD : [114:115]
n34--1030:DMA_STORE : [116:117]
n170--292:IAND : [118:118]
n171--311:IAND : [119:119]
n68--1219:IXOR : [120:120]
n111--807:IADD : [121:121]
n278--662:IOR : [122:122]
n217--792:DMA_LOAD : [123:124]
n107--1613:IOR : [125:125]
n207--816:DMA_LOAD : [126:127]
n106--1586:IXOR : [128:128]
n98--1053:IXOR : [129:129]
n53--663:IXOR : [130:130]
n67--1220:DMA_STORE : [131:132]
n110--808:DMA_LOAD : [133:134]
n69--509:IXOR : [135:135]
n79--1406:IXOR : [136:136]
n221--799:IADD : [137:137]
n274--333:IXOR : [138:138]
n169--318:IOR : [139:139]
n105--1621:IXOR : [140:140]
n81--304:IXOR : [141:141]
n82--340:IXOR : [142:142]
n52--501:IXOR : [143:143]
n86--671:IXOR : [144:144]
n56--823:IXOR : [145:145]
n77--1054:DMA_STORE : [146:147]
n14--1407:DMA_STORE : [148:149]
n25--800:DMA_LOAD : [150:151]
n132--515:IAND : [152:152]
n158--1622:DMA_STORE : [153:154]
n202--1039:IOR : [155:155]
n2--347:IAND : [156:156]
n50--540:IOR : [157:157]
n23--672:DMA_STORE : [158:159]
n188--1061:IXOR : [160:160]
n163--680:IOR : [161:161]
n16--1592:IOR : [162:162]
n26--829:IXOR : [163:163]
n148--533:IOR : [164:164]
n17--1637:IXOR : [165:165]
n104--1229:IOR : [166:166]
n0--355:IXOR : [167:167]
n54--681:IXOR : [168:168]
n184--541:IAND : [169:169]
n12--1425:IXOR : [170:170]
n66--842:IAND : [171:171]
n88--1416:IAND : [172:172]
n187--1070:IAND : [173:173]
n24--835:IXOR : [174:174]
n15--1644:IAND : [175:175]
n186--326:IXOR : [176:176]
n103--1236:IXOR : [177:177]
n200--1630:IAND : [178:178]
n4--690:IXOR : [179:179]
n72--700:IAND : [180:180]
n55--853:IAND : [181:181]
n133--1652:IXOR : [182:182]
n251--356:DMA_STORE : [183:184]
n131--523:IXOR : [185:185]
n213--542:IXOR : [186:186]
n28--845:IXOR : [187:187]
n212--1078:IXOR : [188:188]
n228--1199:IXOR : [189:189]
n206--327:DMA_STORE : [190:191]
n248--1243:IAND : [192:192]
n109--1433:IXOR : [193:193]
n46--854:IXOR : [194:194]
n240--1251:IXOR : [195:195]
n27--846:DMA_STORE : [196:197]
n196--1443:IOR : [198:198]
n37--524:DMA_STORE : [199:200]
n167--1434:DMA_STORE : [201:202]
n91--1653:DMA_STORE : [203:204]
n71--701:IXOR : [205:205]
n8--543:DMA_STORE : [206:207]
n78--1079:DMA_STORE : [208:209]
n5--709:IXOR : [210:210]
n61--702:DMA_STORE : [211:212]
n44--562:IOR : [213:213]
n210--1252:DMA_STORE : [214:215]
n203--1259:IXOR : [216:216]
n179--367:IAND : [217:217]
n168--1457:IXOR : [218:218]
n108--876:IXOR : [219:219]
n90--1667:IAND : [220:220]
n3--730:IAND : [221:221]
n76--1095:IAND : [222:222]
n43--563:IXOR : [223:223]
n45--897:IXOR : [224:224]
n192--1086:IXOR : [225:225]
n220--1660:IXOR : [226:226]
n47--884:IXOR : [227:227]
n144--1473:IXOR : [228:228]
n199--1450:IOR : [229:229]
n49--877:IAND : [230:230]
n130--553:IXOR : [231:231]
n59--863:IOR : [232:232]
n120--388:IXOR : [233:233]
n114--383:IOR : [234:234]
n145--1480:IAND : [235:235]
n234--1282:IAND : [236:236]
n149--1277:IXOR : [237:237]
n60--719:IXOR : [238:238]
n143--1481:IXOR : [239:239]
n58--864:IXOR : [240:240]
n142--1668:IXOR : [241:241]
n48--887:IXOR : [242:242]
n257--898:IXOR : [243:243]
n147--1096:IXOR : [244:244]
n178--375:IXOR : [245:245]
n239--1283:IXOR : [246:246]
n129--564:IXOR : [247:247]
n119--389:IXOR : [248:248]
n139--731:IXOR : [249:249]
n238--1465:IXOR : [250:250]
n227--1600:IXOR : [251:251]
n209--1269:IXOR : [252:252]
n191--899:DMA_STORE : [253:254]
n271--720:DMA_STORE : [255:256]
n151--865:DMA_STORE : [257:258]
n11--1482:DMA_STORE : [259:260]
n193--390:DMA_STORE : [261:262]
n155--1270:DMA_STORE : [263:264]
n141--1669:DMA_STORE : [265:266]
n233--1284:DMA_STORE : [267:268]
n244--1466:DMA_STORE : [269:270]
n266--1601:DMA_STORE : [271:272]
n146--1097:DMA_STORE : [273:274]
n124--565:DMA_STORE : [275:276]
n138--732:DMA_STORE : [277:278]
n128--888:DMA_STORE : [279:280]
n219--376:DMA_STORE : [281:282]
n7--597:IADD : [283:283]
n10--1528:IADD : [284:284]
n261--945:IADD : [285:285]
n33--1119:IADD : [286:286]
n281--1504:IADD : [287:287]
n36--609:IADD : [288:288]
n154--1294:IADD : [289:289]
n198--1703:IADD : [290:290]
n232--1330:IADD : [291:291]
n254--410:IADD : [292:292]
n177--1691:IADD : [293:293]
n273--742:IADD : [294:294]
n175--574:IADD : [295:295]
n137--778:IADD : [296:296]
n277--1306:IADD : [297:297]
n135--1131:IADD : [298:298]
n256--1516:IADD : [299:299]
n157--1679:IADD : [300:300]
n259--1143:IADD : [301:301]
n190--909:IADD : [302:302]
n173--1107:IADD : [303:303]
n250--399:IADD : [304:304]
n22--766:IADD : [305:305]
n270--754:IADD : [306:306]
n242--1318:IADD : [307:307]
n165--921:IADD : [308:308]
n265--1715:IADD : [309:309]
n246--933:IADD : [310:310]
n225--432:IADD : [311:311]
n123--585:IADD : [312:312]
n223--1492:IADD : [313:313]
n205--421:IADD : [314:314]
n6--602:DMA_STORE : [315:316]
n9--1533:DMA_STORE : [317:318]
n260--950:DMA_STORE : [319:320]
n32--1124:DMA_STORE : [321:322]
n280--1509:DMA_STORE : [323:324]
n231--1335:DMA_STORE : [325:326]
n253--415:DMA_STORE : [327:328]
n176--1696:DMA_STORE : [329:330]
n35--614:DMA_STORE : [331:332]
n276--1311:DMA_STORE : [333:334]
n174--579:DMA_STORE : [335:336]
n153--1299:DMA_STORE : [337:338]
n197--1708:DMA_STORE : [339:340]
n136--783:DMA_STORE : [341:342]
n258--1148:DMA_STORE : [343:344]
n134--1136:DMA_STORE : [345:346]
n255--1521:DMA_STORE : [347:348]
n156--1684:DMA_STORE : [349:350]
n21--771:DMA_STORE : [351:352]
n172--1112:DMA_STORE : [353:354]
n272--747:DMA_STORE : [355:356]
n264--1720:DMA_STORE : [357:358]
n122--590:DMA_STORE : [359:360]
n241--1323:DMA_STORE : [361:362]
n164--926:DMA_STORE : [363:364]
n224--437:DMA_STORE : [365:366]
n269--759:DMA_STORE : [367:368]
n222--1497:DMA_STORE : [369:370]
n189--914:DMA_STORE : [371:372]
n245--938:DMA_STORE : [373:374]
n204--426:DMA_STORE : [375:376]
n249--404:DMA_STORE : [377:378]
n283--1721:IADD : [379:379]
n284--250:IFGE : [380:380]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 23 with 285 nodes

n268--966:IADD : [0:0]
n183--974:IADD : [0:0]
n96--967:DMA_LOAD : [1:2]
n97--975:DMA_LOAD : [1:2]
n63--982:IADD : [2:2]
n117--444:IADD : [2:2]
n166--459:IADD : [3:3]
n236--1156:IADD : [3:3]
n101--445:DMA_LOAD : [3:4]
n215--451:IADD : [3:3]
n62--983:DMA_LOAD : [3:4]
n95--989:IXOR : [3:3]
n65--467:IADD : [3:3]
n75--958:IADD : [3:3]
n42--1180:IADD : [3:3]
n152--995:IAND : [4:4]
n235--1157:DMA_LOAD : [4:5]
n214--452:DMA_LOAD : [4:5]
n70--460:DMA_LOAD : [4:5]
n201--1541:IADD : [4:4]
n102--1565:IADD : [4:4]
n94--622:IADD : [4:4]
n74--959:DMA_LOAD : [4:5]
n41--1181:DMA_LOAD : [4:5]
n64--468:DMA_LOAD : [4:5]
n93--623:DMA_LOAD : [5:6]
n282--1172:IADD : [5:5]
n121--1343:IADD : [5:5]
n275--630:IADD : [5:5]
n57--1542:DMA_LOAD : [5:6]
n100--474:IXOR : [5:5]
n263--1351:IADD : [5:5]
n252--266:IADD : [5:5]
n230--280:IADD : [5:5]
n279--1549:IADD : [5:5]
n19--1566:DMA_LOAD : [5:6]
n226--1367:IADD : [5:5]
n237--259:IADD : [5:5]
n216--1002:IXOR : [5:5]
n30--1344:DMA_LOAD : [6:7]
n85--1015:IOR : [6:6]
n84--1008:IXOR : [6:6]
n40--1193:IXOR : [6:6]
n194--631:DMA_LOAD : [6:7]
n161--480:IXOR : [6:6]
n31--1368:DMA_LOAD : [6:7]
n162--486:IAND : [6:6]
n182--1173:DMA_LOAD : [6:7]
n262--1164:IADD : [6:6]
n185--260:DMA_LOAD : [6:7]
n247--1352:DMA_LOAD : [6:7]
n126--1557:IADD : [6:6]
n115--267:DMA_LOAD : [6:7]
n39--1187:IXOR : [6:6]
n211--273:IADD : [6:6]
n267--1359:IADD : [6:6]
n127--1550:DMA_LOAD : [6:7]
n116--281:DMA_LOAD : [6:7]
n83--1022:IAND : [7:7]
n195--654:IXOR : [7:7]
n20--1573:IXOR : [7:7]
n181--638:IADD : [7:7]
n160--494:IXOR : [7:7]
n38--1206:IOR : [7:7]
n125--1558:DMA_LOAD : [7:8]
n159--274:DMA_LOAD : [7:8]
n112--1360:DMA_LOAD : [7:8]
n229--1165:DMA_LOAD : [7:8]
n1--287:IXOR : [8:8]
n180--639:DMA_LOAD : [8:9]
n51--495:DMA_STORE : [8:9]
n150--1212:IXOR : [8:8]
n140--1029:IXOR : [8:8]
n89--646:IADD : [8:8]
n99--655:IXOR : [8:8]
n13--1379:IXOR : [8:8]
n243--298:IOR : [8:8]
n29--1385:IXOR : [8:8]
n18--1580:IAND : [8:8]
n113--1374:IXOR : [8:8]
n118--1606:IXOR : [8:8]
n218--791:IADD : [8:8]
n208--815:IADD : [8:8]
n92--1045:IAND : [9:9]
n80--1391:IXOR : [9:9]
n73--1398:IOR : [9:9]
n87--647:DMA_LOAD : [9:10]
n34--1030:DMA_STORE : [9:10]
n170--292:IAND : [9:9]
n171--311:IAND : [9:9]
n68--1219:IXOR : [9:9]
n111--807:IADD : [9:9]
n278--662:IOR : [9:9]
n217--792:DMA_LOAD : [9:10]
n107--1613:IOR : [9:9]
n207--816:DMA_LOAD : [9:10]
n106--1586:IXOR : [9:9]
n98--1053:IXOR : [10:10]
n53--663:IXOR : [10:10]
n67--1220:DMA_STORE : [10:11]
n110--808:DMA_LOAD : [10:11]
n69--509:IXOR : [10:10]
n79--1406:IXOR : [10:10]
n221--799:IADD : [10:10]
n274--333:IXOR : [10:10]
n169--318:IOR : [10:10]
n105--1621:IXOR : [10:10]
n81--304:IXOR : [11:11]
n82--340:IXOR : [11:11]
n52--501:IXOR : [11:11]
n86--671:IXOR : [11:11]
n56--823:IXOR : [11:11]
n77--1054:DMA_STORE : [11:12]
n14--1407:DMA_STORE : [11:12]
n25--800:DMA_LOAD : [11:12]
n132--515:IAND : [11:11]
n158--1622:DMA_STORE : [11:12]
n202--1039:IOR : [11:11]
n2--347:IAND : [12:12]
n50--540:IOR : [12:12]
n23--672:DMA_STORE : [12:13]
n188--1061:IXOR : [12:12]
n163--680:IOR : [12:12]
n16--1592:IOR : [12:12]
n26--829:IXOR : [12:12]
n148--533:IOR : [12:12]
n17--1637:IXOR : [12:12]
n104--1229:IOR : [12:12]
n0--355:IXOR : [13:13]
n54--681:IXOR : [13:13]
n184--541:IAND : [13:13]
n12--1425:IXOR : [13:13]
n66--842:IAND : [13:13]
n88--1416:IAND : [13:13]
n187--1070:IAND : [13:13]
n24--835:IXOR : [13:13]
n15--1644:IAND : [13:13]
n186--326:IXOR : [13:13]
n103--1236:IXOR : [13:13]
n200--1630:IAND : [13:13]
n4--690:IXOR : [14:14]
n72--700:IAND : [14:14]
n55--853:IAND : [14:14]
n133--1652:IXOR : [14:14]
n251--356:DMA_STORE : [14:15]
n131--523:IXOR : [14:14]
n213--542:IXOR : [14:14]
n28--845:IXOR : [14:14]
n212--1078:IXOR : [14:14]
n228--1199:IXOR : [14:14]
n206--327:DMA_STORE : [14:15]
n248--1243:IAND : [14:14]
n109--1433:IXOR : [14:14]
n46--854:IXOR : [15:15]
n240--1251:IXOR : [15:15]
n27--846:DMA_STORE : [15:16]
n196--1443:IOR : [15:15]
n37--524:DMA_STORE : [15:16]
n167--1434:DMA_STORE : [15:16]
n91--1653:DMA_STORE : [15:16]
n71--701:IXOR : [15:15]
n8--543:DMA_STORE : [15:16]
n78--1079:DMA_STORE : [15:16]
n5--709:IXOR : [16:16]
n61--702:DMA_STORE : [16:17]
n44--562:IOR : [16:16]
n210--1252:DMA_STORE : [16:17]
n203--1259:IXOR : [16:16]
n179--367:IAND : [16:16]
n168--1457:IXOR : [16:16]
n108--876:IXOR : [16:16]
n90--1667:IAND : [17:17]
n3--730:IAND : [17:17]
n76--1095:IAND : [17:17]
n43--563:IXOR : [17:17]
n45--897:IXOR : [17:17]
n192--1086:IXOR : [17:17]
n220--1660:IXOR : [17:17]
n47--884:IXOR : [17:17]
n144--1473:IXOR : [17:17]
n199--1450:IOR : [17:17]
n49--877:IAND : [17:17]
n130--553:IXOR : [17:17]
n59--863:IOR : [17:17]
n120--388:IXOR : [17:17]
n114--383:IOR : [17:17]
n145--1480:IAND : [17:17]
n234--1282:IAND : [17:17]
n149--1277:IXOR : [17:17]
n60--719:IXOR : [18:18]
n143--1481:IXOR : [18:18]
n58--864:IXOR : [18:18]
n142--1668:IXOR : [18:18]
n48--887:IXOR : [18:18]
n257--898:IXOR : [18:18]
n147--1096:IXOR : [18:18]
n178--375:IXOR : [18:18]
n239--1283:IXOR : [18:18]
n129--564:IXOR : [18:18]
n119--389:IXOR : [18:18]
n139--731:IXOR : [18:18]
n238--1465:IXOR : [18:18]
n227--1600:IXOR : [18:18]
n209--1269:IXOR : [18:18]
n191--899:DMA_STORE : [19:20]
n271--720:DMA_STORE : [19:20]
n151--865:DMA_STORE : [19:20]
n11--1482:DMA_STORE : [19:20]
n193--390:DMA_STORE : [19:20]
n155--1270:DMA_STORE : [19:20]
n141--1669:DMA_STORE : [19:20]
n233--1284:DMA_STORE : [19:20]
n244--1466:DMA_STORE : [19:20]
n266--1601:DMA_STORE : [19:20]
n146--1097:DMA_STORE : [19:20]
n124--565:DMA_STORE : [19:20]
n138--732:DMA_STORE : [19:20]
n128--888:DMA_STORE : [19:20]
n219--376:DMA_STORE : [19:20]
n7--597:IADD : [20:20]
n10--1528:IADD : [20:20]
n261--945:IADD : [20:20]
n33--1119:IADD : [20:20]
n281--1504:IADD : [20:20]
n36--609:IADD : [20:20]
n154--1294:IADD : [20:20]
n198--1703:IADD : [20:20]
n232--1330:IADD : [20:20]
n254--410:IADD : [20:20]
n177--1691:IADD : [20:20]
n273--742:IADD : [20:20]
n175--574:IADD : [20:20]
n137--778:IADD : [20:20]
n277--1306:IADD : [20:20]
n135--1131:IADD : [20:20]
n256--1516:IADD : [20:20]
n157--1679:IADD : [20:20]
n259--1143:IADD : [20:20]
n190--909:IADD : [20:20]
n173--1107:IADD : [20:20]
n250--399:IADD : [20:20]
n22--766:IADD : [20:20]
n270--754:IADD : [20:20]
n242--1318:IADD : [20:20]
n165--921:IADD : [20:20]
n265--1715:IADD : [20:20]
n246--933:IADD : [20:20]
n225--432:IADD : [20:20]
n123--585:IADD : [20:20]
n223--1492:IADD : [20:20]
n205--421:IADD : [20:20]
n6--602:DMA_STORE : [21:22]
n9--1533:DMA_STORE : [21:22]
n260--950:DMA_STORE : [21:22]
n32--1124:DMA_STORE : [21:22]
n280--1509:DMA_STORE : [21:22]
n231--1335:DMA_STORE : [21:22]
n253--415:DMA_STORE : [21:22]
n176--1696:DMA_STORE : [21:22]
n35--614:DMA_STORE : [21:22]
n276--1311:DMA_STORE : [21:22]
n174--579:DMA_STORE : [21:22]
n153--1299:DMA_STORE : [21:22]
n197--1708:DMA_STORE : [21:22]
n136--783:DMA_STORE : [21:22]
n258--1148:DMA_STORE : [21:22]
n134--1136:DMA_STORE : [21:22]
n255--1521:DMA_STORE : [21:22]
n156--1684:DMA_STORE : [21:22]
n21--771:DMA_STORE : [21:22]
n172--1112:DMA_STORE : [21:22]
n272--747:DMA_STORE : [21:22]
n264--1720:DMA_STORE : [21:22]
n122--590:DMA_STORE : [21:22]
n241--1323:DMA_STORE : [21:22]
n164--926:DMA_STORE : [21:22]
n224--437:DMA_STORE : [21:22]
n269--759:DMA_STORE : [21:22]
n222--1497:DMA_STORE : [21:22]
n189--914:DMA_STORE : [21:22]
n245--938:DMA_STORE : [21:22]
n204--426:DMA_STORE : [21:22]
n249--404:DMA_STORE : [21:22]
n283--1721:IADD : [22:22]
n284--250:IFGE : [22:22]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 9 inspected nodes
14 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 3241 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 964 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 9 inspected nodes
14 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 3241 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1907 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 9 inspected nodes
14 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 3241 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 682 milliseconds to converge
Scheduling took 682 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 9 inspected nodes
14 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 3241 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 993 milliseconds to converge
Scheduling took 994 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 9 inspected nodes
14 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 3241 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 650 milliseconds to converge
Scheduling took 650 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 9 inspected nodes
14 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 3241 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 586 milliseconds to converge
Scheduling took 587 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 964 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1907 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 964 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 682 milliseconds to converge
Scheduling took 682 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 964 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 993 milliseconds to converge
Scheduling took 994 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 964 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 650 milliseconds to converge
Scheduling took 650 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 964 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 586 milliseconds to converge
Scheduling took 587 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1907 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 682 milliseconds to converge
Scheduling took 682 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1907 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 993 milliseconds to converge
Scheduling took 994 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1907 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 650 milliseconds to converge
Scheduling took 650 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1907 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 586 milliseconds to converge
Scheduling took 587 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 682 milliseconds to converge
Scheduling took 682 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 993 milliseconds to converge
Scheduling took 994 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 682 milliseconds to converge
Scheduling took 682 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 650 milliseconds to converge
Scheduling took 650 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 682 milliseconds to converge
Scheduling took 682 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 586 milliseconds to converge
Scheduling took 587 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 993 milliseconds to converge
Scheduling took 994 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 650 milliseconds to converge
Scheduling took 650 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 993 milliseconds to converge
Scheduling took 994 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 586 milliseconds to converge
Scheduling took 587 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 650 milliseconds to converge
Scheduling took 650 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 586 milliseconds to converge
Scheduling took 587 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 191 with 285 nodes

n121--1343:IADD : [0:0]
n183--974:IADD : [0:0]
n30--1344:DMA_LOAD : [1:2]
n97--975:DMA_LOAD : [1:2]
n268--966:IADD : [3:3]
n237--259:IADD : [3:3]
n185--260:DMA_LOAD : [4:5]
n96--967:DMA_LOAD : [4:5]
n236--1156:IADD : [6:6]
n95--989:IXOR : [6:6]
n235--1157:DMA_LOAD : [7:8]
n94--622:IADD : [7:7]
n93--623:DMA_LOAD : [8:9]
n63--982:IADD : [9:9]
n102--1565:IADD : [10:10]
n62--983:DMA_LOAD : [10:11]
n19--1566:DMA_LOAD : [11:12]
n42--1180:IADD : [12:12]
n275--630:IADD : [13:13]
n41--1181:DMA_LOAD : [13:14]
n230--280:IADD : [14:14]
n116--281:DMA_LOAD : [15:16]
n194--631:DMA_LOAD : [15:16]
n201--1541:IADD : [17:17]
n218--791:IADD : [17:17]
n57--1542:DMA_LOAD : [18:19]
n217--792:DMA_LOAD : [18:19]
n152--995:IAND : [20:20]
n40--1193:IXOR : [20:20]
n166--459:IADD : [21:21]
n216--1002:IXOR : [21:21]
n70--460:DMA_LOAD : [22:23]
n75--958:IADD : [22:22]
n74--959:DMA_LOAD : [23:24]
n252--266:IADD : [24:24]
n226--1367:IADD : [25:25]
n195--654:IXOR : [25:25]
n115--267:DMA_LOAD : [26:27]
n117--444:IADD : [26:26]
n31--1368:DMA_LOAD : [27:28]
n99--655:IXOR : [28:28]
n101--445:DMA_LOAD : [29:30]
n211--273:IADD : [29:29]
n208--815:IADD : [30:30]
n159--274:DMA_LOAD : [31:32]
n207--816:DMA_LOAD : [31:32]
n263--1351:IADD : [33:33]
n20--1573:IXOR : [33:33]
n100--474:IXOR : [34:34]
n247--1352:DMA_LOAD : [34:35]
n215--451:IADD : [35:35]
n214--452:DMA_LOAD : [36:37]
n65--467:IADD : [36:36]
n13--1379:IXOR : [37:37]
n84--1008:IXOR : [38:38]
n64--468:DMA_LOAD : [38:39]
n243--298:IOR : [39:39]
n29--1385:IXOR : [40:40]
n113--1374:IXOR : [40:40]
n39--1187:IXOR : [41:41]
n56--823:IXOR : [41:41]
n38--1206:IOR : [42:42]
n282--1172:IADD : [42:42]
n1--287:IXOR : [43:43]
n182--1173:DMA_LOAD : [43:44]
n279--1549:IADD : [44:44]
n267--1359:IADD : [45:45]
n150--1212:IXOR : [45:45]
n112--1360:DMA_LOAD : [46:47]
n127--1550:DMA_LOAD : [46:47]
n80--1391:IXOR : [48:48]
n73--1398:IOR : [48:48]
n79--1406:IXOR : [49:49]
n161--480:IXOR : [49:49]
n14--1407:DMA_STORE : [50:51]
n181--638:IADD : [50:50]
n221--799:IADD : [51:51]
n278--662:IOR : [52:52]
n180--639:DMA_LOAD : [52:53]
n25--800:DMA_LOAD : [53:54]
n111--807:IADD : [54:54]
n262--1164:IADD : [55:55]
n53--663:IXOR : [55:55]
n110--808:DMA_LOAD : [56:57]
n89--646:IADD : [56:56]
n229--1165:DMA_LOAD : [57:58]
n87--647:DMA_LOAD : [58:59]
n162--486:IAND : [59:59]
n126--1557:IADD : [60:60]
n160--494:IXOR : [60:60]
n125--1558:DMA_LOAD : [61:62]
n18--1580:IAND : [61:61]
n51--495:DMA_STORE : [62:63]
n170--292:IAND : [63:63]
n81--304:IXOR : [64:64]
n171--311:IAND : [64:64]
n169--318:IOR : [65:65]
n106--1586:IXOR : [65:65]
n26--829:IXOR : [66:66]
n118--1606:IXOR : [66:66]
n68--1219:IXOR : [67:67]
n85--1015:IOR : [67:67]
n69--509:IXOR : [68:68]
n67--1220:DMA_STORE : [68:69]
n83--1022:IAND : [69:69]
n132--515:IAND : [70:70]
n55--853:IAND : [70:70]
n46--854:IXOR : [71:71]
n163--680:IOR : [71:71]
n274--333:IXOR : [72:72]
n104--1229:IOR : [72:72]
n52--501:IXOR : [73:73]
n140--1029:IXOR : [73:73]
n103--1236:IXOR : [74:74]
n92--1045:IAND : [74:74]
n82--340:IXOR : [75:75]
n54--681:IXOR : [75:75]
n34--1030:DMA_STORE : [76:77]
n88--1416:IAND : [76:76]
n98--1053:IXOR : [77:77]
n24--835:IXOR : [78:78]
n202--1039:IOR : [78:78]
n86--671:IXOR : [79:79]
n77--1054:DMA_STORE : [79:80]
n188--1061:IXOR : [80:80]
n17--1637:IXOR : [81:81]
n23--672:DMA_STORE : [81:82]
n16--1592:IOR : [82:82]
n2--347:IAND : [83:83]
n107--1613:IOR : [83:83]
n0--355:IXOR : [84:84]
n186--326:IXOR : [84:84]
n4--690:IXOR : [85:85]
n228--1199:IXOR : [85:85]
n105--1621:IXOR : [86:86]
n66--842:IAND : [86:86]
n251--356:DMA_STORE : [87:88]
n158--1622:DMA_STORE : [87:88]
n28--845:IXOR : [89:89]
n206--327:DMA_STORE : [89:90]
n27--846:DMA_STORE : [90:91]
n196--1443:IOR : [91:91]
n148--533:IOR : [92:92]
n50--540:IOR : [92:92]
n187--1070:IAND : [93:93]
n15--1644:IAND : [93:93]
n203--1259:IXOR : [94:94]
n200--1630:IAND : [94:94]
n5--709:IXOR : [95:95]
n179--367:IAND : [95:95]
n168--1457:IXOR : [96:96]
n108--876:IXOR : [96:96]
n184--541:IAND : [97:97]
n12--1425:IXOR : [97:97]
n133--1652:IXOR : [98:98]
n49--877:IAND : [98:98]
n131--523:IXOR : [99:99]
n213--542:IXOR : [99:99]
n212--1078:IXOR : [100:100]
n72--700:IAND : [100:100]
n248--1243:IAND : [101:101]
n109--1433:IXOR : [101:101]
n240--1251:IXOR : [102:102]
n37--524:DMA_STORE : [102:103]
n167--1434:DMA_STORE : [103:104]
n91--1653:DMA_STORE : [104:105]
n71--701:IXOR : [105:105]
n8--543:DMA_STORE : [106:107]
n78--1079:DMA_STORE : [106:107]
n210--1252:DMA_STORE : [108:109]
n61--702:DMA_STORE : [108:109]
n90--1667:IAND : [110:110]
n44--562:IOR : [110:110]
n3--730:IAND : [111:111]
n76--1095:IAND : [111:111]
n43--563:IXOR : [112:112]
n45--897:IXOR : [112:112]
n220--1660:IXOR : [113:113]
n192--1086:IXOR : [113:113]
n47--884:IXOR : [114:114]
n144--1473:IXOR : [114:114]
n199--1450:IOR : [115:115]
n130--553:IXOR : [115:115]
n59--863:IOR : [116:116]
n120--388:IXOR : [116:116]
n114--383:IOR : [117:117]
n145--1480:IAND : [117:117]
n234--1282:IAND : [118:118]
n149--1277:IXOR : [118:118]
n143--1481:IXOR : [119:119]
n60--719:IXOR : [119:119]
n58--864:IXOR : [120:120]
n142--1668:IXOR : [120:120]
n48--887:IXOR : [121:121]
n257--898:IXOR : [121:121]
n147--1096:IXOR : [122:122]
n178--375:IXOR : [122:122]
n239--1283:IXOR : [123:123]
n129--564:IXOR : [123:123]
n119--389:IXOR : [124:124]
n139--731:IXOR : [124:124]
n238--1465:IXOR : [125:125]
n227--1600:IXOR : [125:125]
n7--597:IADD : [126:126]
n209--1269:IXOR : [126:126]
n10--1528:IADD : [127:127]
n261--945:IADD : [127:127]
n11--1482:DMA_STORE : [128:129]
n33--1119:IADD : [128:128]
n281--1504:IADD : [129:129]
n36--609:IADD : [130:130]
n154--1294:IADD : [130:130]
n198--1703:IADD : [131:131]
n155--1270:DMA_STORE : [131:132]
n232--1330:IADD : [132:132]
n254--410:IADD : [133:133]
n177--1691:IADD : [133:133]
n273--742:IADD : [134:134]
n175--574:IADD : [134:134]
n137--778:IADD : [135:135]
n233--1284:DMA_STORE : [135:136]
n277--1306:IADD : [136:136]
n135--1131:IADD : [137:137]
n256--1516:IADD : [137:137]
n157--1679:IADD : [138:138]
n138--732:DMA_STORE : [138:139]
n259--1143:IADD : [139:139]
n190--909:IADD : [140:140]
n219--376:DMA_STORE : [140:141]
n191--899:DMA_STORE : [141:142]
n271--720:DMA_STORE : [142:143]
n151--865:DMA_STORE : [143:144]
n173--1107:IADD : [144:144]
n250--399:IADD : [145:145]
n193--390:DMA_STORE : [145:146]
n22--766:IADD : [146:146]
n242--1318:IADD : [147:147]
n270--754:IADD : [147:147]
n165--921:IADD : [148:148]
n265--1715:IADD : [148:148]
n141--1669:DMA_STORE : [149:150]
n246--933:IADD : [149:149]
n225--432:IADD : [150:150]
n244--1466:DMA_STORE : [151:152]
n266--1601:DMA_STORE : [151:152]
n123--585:IADD : [153:153]
n146--1097:DMA_STORE : [153:154]
n124--565:DMA_STORE : [154:155]
n223--1492:IADD : [155:155]
n128--888:DMA_STORE : [156:157]
n205--421:IADD : [156:156]
n6--602:DMA_STORE : [157:158]
n9--1533:DMA_STORE : [158:159]
n260--950:DMA_STORE : [159:160]
n32--1124:DMA_STORE : [160:161]
n283--1721:IADD : [161:161]
n231--1335:DMA_STORE : [162:163]
n280--1509:DMA_STORE : [162:163]
n253--415:DMA_STORE : [164:165]
n176--1696:DMA_STORE : [164:165]
n35--614:DMA_STORE : [166:167]
n276--1311:DMA_STORE : [166:167]
n174--579:DMA_STORE : [168:169]
n153--1299:DMA_STORE : [168:169]
n197--1708:DMA_STORE : [170:171]
n136--783:DMA_STORE : [170:171]
n258--1148:DMA_STORE : [172:173]
n134--1136:DMA_STORE : [172:173]
n255--1521:DMA_STORE : [174:175]
n156--1684:DMA_STORE : [174:175]
n21--771:DMA_STORE : [176:177]
n172--1112:DMA_STORE : [176:177]
n264--1720:DMA_STORE : [178:179]
n272--747:DMA_STORE : [178:179]
n122--590:DMA_STORE : [180:181]
n284--250:IFGE : [180:180]
n241--1323:DMA_STORE : [181:182]
n164--926:DMA_STORE : [182:183]
n224--437:DMA_STORE : [183:184]
n269--759:DMA_STORE : [184:185]
n222--1497:DMA_STORE : [185:186]
n189--914:DMA_STORE : [186:187]
n245--938:DMA_STORE : [187:188]
n204--426:DMA_STORE : [188:189]
n249--404:DMA_STORE : [189:190]

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 9 inspected nodes
14 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 3241 milliseconds

Print BULB tree: 
l_bound: 23, u_bound: 191; investigated partial schedule: {}; 
└── l_bound: 23, u_bound: 191; investigated n268--966:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD]}; 
    └── l_bound: 23, u_bound: 191; investigated n183--974:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD]}; 
        └── l_bound: 23, u_bound: 191; investigated n96--967:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD], 2=[n96--967:DMA_LOAD]}; 
            └── l_bound: 23, u_bound: 191; investigated n97--975:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 2=[n96--967:DMA_LOAD, n97--975:DMA_LOAD]}; 
                └── l_bound: 24, u_bound: 191; investigated n63--982:IADD in [3:3]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 2=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 3=[n63--982:IADD]}; 
                    └── l_bound: 24, u_bound: 191; investigated n117--444:IADD in [3:3]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 2=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 3=[n63--982:IADD, n117--444:IADD]}; 
                        └── l_bound: 24, u_bound: 191; investigated n166--459:IADD in [4:4]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 2=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 3=[n63--982:IADD, n117--444:IADD], 4=[n166--459:IADD]}; 
                            ├── l_bound: 24, u_bound: 191; investigated n236--1156:IADD in [4:4]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 2=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 3=[n63--982:IADD, n117--444:IADD], 4=[n166--459:IADD, n236--1156:IADD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 964 milliseconds

Print BULB tree: 
l_bound: 23, u_bound: 191; investigated partial schedule: {}; 
└── l_bound: 23, u_bound: 191; investigated n268--966:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD]}; 
    └── l_bound: 23, u_bound: 191; investigated n183--974:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD]}; 
        └── l_bound: 23, u_bound: 191; investigated n96--967:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD], 2=[n96--967:DMA_LOAD]}; 
            └── l_bound: 23, u_bound: 191; investigated n97--975:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 2=[n96--967:DMA_LOAD, n97--975:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 5 inspected nodes
3 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 191
Initial best latency: 191
0 out of 285 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 1907 milliseconds

Print BULB tree: 
l_bound: 23, u_bound: 191; investigated partial schedule: {}; 
└── l_bound: 23, u_bound: 191; investigated n268--966:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD]}; 
    └── l_bound: 23, u_bound: 191; investigated n183--974:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD]}; 
        └── l_bound: 23, u_bound: 191; investigated n96--967:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD], 2=[n96--967:DMA_LOAD]}; 
            └── l_bound: 23, u_bound: 191; investigated n97--975:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n268--966:IADD, n183--974:IADD], 1=[n96--967:DMA_LOAD, n97--975:DMA_LOAD], 2=[n96--967:DMA_LOAD, n97--975:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 682 milliseconds to converge
Scheduling took 682 milliseconds

Print BULB tree: 
l_bound: 191, u_bound: 191; investigated partial schedule: {}; 
└── l_bound: 191, u_bound: 191; investigated n268--966:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 993 milliseconds to converge
Scheduling took 994 milliseconds

Print BULB tree: 
l_bound: 191, u_bound: 191; investigated partial schedule: {}; 
└── l_bound: 191, u_bound: 191; investigated n268--966:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 650 milliseconds to converge
Scheduling took 650 milliseconds

Print BULB tree: 
l_bound: 191, u_bound: 191; investigated partial schedule: {}; 
└── l_bound: 191, u_bound: 191; investigated n268--966:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 191
Initial best latency: 191
284 out of 285 DFG nodes could be skipped to find best schedule
It took 586 milliseconds to converge
Scheduling took 587 milliseconds

Print BULB tree: 
l_bound: 191, u_bound: 191; investigated partial schedule: {}; 
└── l_bound: 191, u_bound: 191; investigated n268--966:IADD in [0:0]; investigated partial schedule: {0=[n268--966:IADD]}; 

