{
  "Top": "convert",
  "RtlTop": "convert",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "82",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convert",
    "Version": "1.0",
    "DisplayName": "Convert",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/samplefunction.cpp"],
    "Vhdl": [
      "impl\/vhdl\/atan2_cordic_double_s.vhd",
      "impl\/vhdl\/atan2_generic.vhd",
      "impl\/vhdl\/atan2_generic_corqcK.vhd",
      "impl\/vhdl\/convert_dadddsub_wdI.vhd",
      "impl\/vhdl\/convert_dcmp_64nstde.vhd",
      "impl\/vhdl\/convert_dcmp_80nszec.vhd",
      "impl\/vhdl\/convert_ddiv_64nsrcU.vhd",
      "impl\/vhdl\/convert_ddiv_80nsyd2.vhd",
      "impl\/vhdl\/convert_dmul_80nsxdS.vhd",
      "impl\/vhdl\/convert_dsub_64nssc4.vhd",
      "impl\/vhdl\/convert_fpext_64nvdy.vhd",
      "impl\/vhdl\/convert_fptrunc_8udo.vhd",
      "impl\/vhdl\/convert_mul_42ns_ncg.vhd",
      "impl\/vhdl\/convert_mul_49ns_kbM.vhd",
      "impl\/vhdl\/convert_mul_49ns_mb6.vhd",
      "impl\/vhdl\/convert_mul_56ns_lbW.vhd",
      "impl\/vhdl\/convert_mul_64s_6ocq.vhd",
      "impl\/vhdl\/convert_mul_170nsibs.vhd",
      "impl\/vhdl\/convert_mux_42_32bkb.vhd",
      "impl\/vhdl\/convert_mux_83_1_jbC.vhd",
      "impl\/vhdl\/convert_mux_164_1pcA.vhd",
      "impl\/vhdl\/convert_sitodp_32Aem.vhd",
      "impl\/vhdl\/convert_sitodp_32Bew.vhd",
      "impl\/vhdl\/scaled_fixed2ieee.vhd",
      "impl\/vhdl\/sin_or_cos_double_s.vhd",
      "impl\/vhdl\/sin_or_cos_doublecud.vhd",
      "impl\/vhdl\/sin_or_cos_doubledEe.vhd",
      "impl\/vhdl\/sin_or_cos_doubleeOg.vhd",
      "impl\/vhdl\/sin_or_cos_doublefYi.vhd",
      "impl\/vhdl\/sin_or_cos_doubleg8j.vhd",
      "impl\/vhdl\/sin_or_cos_doublehbi.vhd",
      "impl\/vhdl\/convert.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/atan2_cordic_double_s.v",
      "impl\/verilog\/atan2_generic.v",
      "impl\/verilog\/atan2_generic_corqcK.v",
      "impl\/verilog\/atan2_generic_corqcK_rom.dat",
      "impl\/verilog\/convert_dadddsub_wdI.v",
      "impl\/verilog\/convert_dcmp_64nstde.v",
      "impl\/verilog\/convert_dcmp_80nszec.v",
      "impl\/verilog\/convert_ddiv_64nsrcU.v",
      "impl\/verilog\/convert_ddiv_80nsyd2.v",
      "impl\/verilog\/convert_dmul_80nsxdS.v",
      "impl\/verilog\/convert_dsub_64nssc4.v",
      "impl\/verilog\/convert_fpext_64nvdy.v",
      "impl\/verilog\/convert_fptrunc_8udo.v",
      "impl\/verilog\/convert_mul_42ns_ncg.v",
      "impl\/verilog\/convert_mul_49ns_kbM.v",
      "impl\/verilog\/convert_mul_49ns_mb6.v",
      "impl\/verilog\/convert_mul_56ns_lbW.v",
      "impl\/verilog\/convert_mul_64s_6ocq.v",
      "impl\/verilog\/convert_mul_170nsibs.v",
      "impl\/verilog\/convert_mux_42_32bkb.v",
      "impl\/verilog\/convert_mux_83_1_jbC.v",
      "impl\/verilog\/convert_mux_164_1pcA.v",
      "impl\/verilog\/convert_sitodp_32Aem.v",
      "impl\/verilog\/convert_sitodp_32Bew.v",
      "impl\/verilog\/scaled_fixed2ieee.v",
      "impl\/verilog\/sin_or_cos_double_s.v",
      "impl\/verilog\/sin_or_cos_doublecud.v",
      "impl\/verilog\/sin_or_cos_doublecud_rom.dat",
      "impl\/verilog\/sin_or_cos_doubledEe.v",
      "impl\/verilog\/sin_or_cos_doubledEe_rom.dat",
      "impl\/verilog\/sin_or_cos_doubleeOg.v",
      "impl\/verilog\/sin_or_cos_doubleeOg_rom.dat",
      "impl\/verilog\/sin_or_cos_doublefYi.v",
      "impl\/verilog\/sin_or_cos_doublefYi_rom.dat",
      "impl\/verilog\/sin_or_cos_doubleg8j.v",
      "impl\/verilog\/sin_or_cos_doubleg8j_rom.dat",
      "impl\/verilog\/sin_or_cos_doublehbi.v",
      "impl\/verilog\/sin_or_cos_doublehbi_rom.dat",
      "impl\/verilog\/convert.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/convert_ap_dadddsub_3_full_dsp_80_ip.tcl",
      "impl\/misc\/convert_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/convert_ap_dcmp_0_no_dsp_80_ip.tcl",
      "impl\/misc\/convert_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/convert_ap_ddiv_29_no_dsp_80_ip.tcl",
      "impl\/misc\/convert_ap_dmul_4_max_dsp_80_ip.tcl",
      "impl\/misc\/convert_ap_dsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/convert_ap_fpext_0_no_dsp_64_ip.tcl",
      "impl\/misc\/convert_ap_fptrunc_0_no_dsp_80_ip.tcl",
      "impl\/misc\/convert_ap_sitodp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "convert_ap_dadddsub_3_full_dsp_80",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convert_ap_dadddsub_3_full_dsp_80 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name convert_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_dcmp_0_no_dsp_80",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name convert_ap_dcmp_0_no_dsp_80 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_ddiv_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convert_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_ddiv_29_no_dsp_80",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convert_ap_ddiv_29_no_dsp_80 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_dmul_4_max_dsp_80",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convert_ap_dmul_4_max_dsp_80 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_dsub_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convert_ap_dsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_fpext_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convert_ap_fpext_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_fptrunc_0_no_dsp_80",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name convert_ap_fptrunc_0_no_dsp_80 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "convert_ap_sitodp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convert_ap_sitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "fh": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "fovX": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "fovY": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "fov_address0": {
      "type": "data",
      "dir": "out",
      "width": "23",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "23"
        }}
    },
    "fov_address1": {
      "type": "data",
      "dir": "out",
      "width": "23",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "23"
        }}
    },
    "fov_d0": {
      "type": "data",
      "dir": "out",
      "width": "80",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "64",
          "Bits": "80"
        }}
    },
    "fov_d1": {
      "type": "data",
      "dir": "out",
      "width": "80",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "64",
          "Bits": "80"
        }}
    },
    "fw": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "height": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "hp": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "ht": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "option": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "width": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "width": {
      "dir": "in",
      "width": "32"
    },
    "height": {
      "dir": "in",
      "width": "32"
    },
    "hp": {
      "dir": "in",
      "width": "64"
    },
    "ht": {
      "dir": "in",
      "width": "64"
    },
    "fw": {
      "dir": "in",
      "width": "32"
    },
    "fh": {
      "dir": "in",
      "width": "32"
    },
    "fovX": {
      "dir": "in",
      "width": "32"
    },
    "fovY": {
      "dir": "in",
      "width": "32"
    },
    "option": {
      "dir": "in",
      "width": "32"
    },
    "fov_address0": {
      "dir": "out",
      "width": "23"
    },
    "fov_ce0": {
      "dir": "out",
      "width": "1"
    },
    "fov_we0": {
      "dir": "out",
      "width": "1"
    },
    "fov_d0": {
      "dir": "out",
      "width": "80"
    },
    "fov_address1": {
      "dir": "out",
      "width": "23"
    },
    "fov_ce1": {
      "dir": "out",
      "width": "1"
    },
    "fov_we1": {
      "dir": "out",
      "width": "1"
    },
    "fov_d1": {
      "dir": "out",
      "width": "80"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "width": {
      "interfaceRef": "width",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "height": {
      "interfaceRef": "height",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "hp": {
      "interfaceRef": "hp",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_none"
    },
    "ht": {
      "interfaceRef": "ht",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_none"
    },
    "fw": {
      "interfaceRef": "fw",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "fh": {
      "interfaceRef": "fh",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "fovX": {
      "interfaceRef": "fovX",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "fovY": {
      "interfaceRef": "fovY",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "option": {
      "interfaceRef": "option",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "fov_d0": {
      "interfaceRef": "fov_d0",
      "dir": "out",
      "dataWidth": "80",
      "busTypeRef": "ap_memory",
      "arraySize": "8000000",
      "handshakeRef": "ap_none"
    },
    "fov_d1": {
      "interfaceRef": "fov_d1",
      "dir": "out",
      "dataWidth": "80",
      "busTypeRef": "ap_memory",
      "arraySize": "8000000",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "convert",
      "Instances": [
        {
          "ModuleName": "atan2_cordic_double_s",
          "InstanceName": "grp_atan2_cordic_double_s_fu_315",
          "Instances": [{
              "ModuleName": "atan2_generic",
              "InstanceName": "grp_atan2_generic_fu_171"
            }]
        },
        {
          "ModuleName": "sin_or_cos_double_s",
          "InstanceName": "grp_sin_or_cos_double_s_fu_323",
          "Instances": [{
              "ModuleName": "scaled_fixed2ieee",
              "InstanceName": "grp_scaled_fixed2ieee_fu_268"
            }]
        },
        {
          "ModuleName": "sin_or_cos_double_s",
          "InstanceName": "grp_sin_or_cos_double_s_fu_342",
          "Instances": [{
              "ModuleName": "scaled_fixed2ieee",
              "InstanceName": "grp_scaled_fixed2ieee_fu_268"
            }]
        },
        {
          "ModuleName": "sin_or_cos_double_s",
          "InstanceName": "grp_sin_or_cos_double_s_fu_361",
          "Instances": [{
              "ModuleName": "scaled_fixed2ieee",
              "InstanceName": "grp_scaled_fixed2ieee_fu_268"
            }]
        },
        {
          "ModuleName": "sin_or_cos_double_s",
          "InstanceName": "grp_sin_or_cos_double_s_fu_380",
          "Instances": [{
              "ModuleName": "scaled_fixed2ieee",
              "InstanceName": "grp_scaled_fixed2ieee_fu_268"
            }]
        }
      ]
    },
    "Metrics": {
      "scaled_fixed2ieee": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "23",
          "LatencyWorst": "27",
          "PipelineIIMin": "19",
          "PipelineIIMax": "27",
          "PipelineII": "19 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.537"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "9",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "9",
            "Latency": "2 ~ 9",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "821",
          "LUT": "1678",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "sin_or_cos_double_s": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "47",
          "LatencyWorst": "51",
          "PipelineIIMin": "43",
          "PipelineIIMax": "51",
          "PipelineII": "43 ~ 51",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.625"
        },
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "86",
          "FF": "4918",
          "LUT": "6751"
        }
      },
      "atan2_generic": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "143",
          "LatencyWorst": "271",
          "PipelineIIMin": "1",
          "PipelineIIMax": "271",
          "PipelineII": "1 ~ 271",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.621"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "88",
            "Latency": "264",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "0",
          "FF": "4925",
          "LUT": "8041"
        }
      },
      "atan2_cordic_double_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "12",
          "LatencyWorst": "284",
          "PipelineIIMin": "1",
          "PipelineIIMax": "284",
          "PipelineII": "1 ~ 284",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "3",
          "FF": "6130",
          "LUT": "10373"
        }
      },
      "convert": {
        "Latency": {
          "LatencyBest": "82",
          "LatencyAvg": "672536",
          "LatencyWorst": "5654990",
          "PipelineIIMin": "83",
          "PipelineIIMax": "5654991",
          "PipelineII": "83 ~ 5654991",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.293"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "5654900",
            "Latency": "0 ~ 5654900",
            "PipelineII": "",
            "PipelineDepthMin": "49",
            "PipelineDepthMax": "56549",
            "PipelineDepth": "49 ~ 56549",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "56500",
                "Latency": "0 ~ 56500",
                "PipelineII": "",
                "PipelineDepthMin": "249",
                "PipelineDepthMax": "565",
                "PipelineDepth": "249 ~ 565"
              }]
          }],
        "Area": {
          "BRAM_18K": "36",
          "DSP48E": "397",
          "FF": "46648",
          "LUT": "65627"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-07-15 14:58:03 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
