// Seed: 3101069770
module module_0 ();
  logic id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd80
) (
    _id_1
);
  input wire _id_1;
  parameter id_2 = -1;
  logic [{  1 'b0 ,  1 'b0 ,  id_1  ,  id_1  ,  id_1  } : !  id_1  ^  1] id_3 = id_3;
  assign id_3 = id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  uwire id_5
);
  wire id_7;
  ;
  module_0 modCall_1 ();
endmodule
