INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/counter_sync_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/days_per_month.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module days_per_month
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/disp_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/dual_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/int_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/myclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myclock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sources_1/new/seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SoutheastUniversity/mulclock_final/mulclock.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
