Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 11:18:34 2020
| Host         : Kouzui running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             393 |          120 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             992 |          400 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_15[0] | RF/p_0_in        |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_22[0] | RF/p_0_in        |               11 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_26[0] | RF/p_0_in        |               12 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_14[0] | RF/p_0_in        |               12 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_7[0]  | RF/p_0_in        |               17 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_11[0] | RF/p_0_in        |               13 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_21[0] | RF/p_0_in        |               16 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_24[0] | RF/p_0_in        |               11 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_29[0] | RF/p_0_in        |               17 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_1[0]  | RF/p_0_in        |               10 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_5[0]  | RF/p_0_in        |               20 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_8[0]  | RF/p_0_in        |               11 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_12[0] | RF/p_0_in        |               16 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_18[0] | RF/p_0_in        |               10 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_23[0] | RF/p_0_in        |               10 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_9[0]  | RF/p_0_in        |               11 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_10[0] | RF/p_0_in        |               14 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_19[0] | RF/p_0_in        |               14 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_2[0]  | RF/p_0_in        |               12 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_0[0]  | RF/p_0_in        |               10 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_6[0]  | RF/p_0_in        |               19 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_13[0] | RF/p_0_in        |               14 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_16[0] | RF/p_0_in        |                6 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_3[0]  | RF/p_0_in        |               14 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_20[0] | RF/p_0_in        |               17 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_17[0] | RF/p_0_in        |               11 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_25[0] | RF/p_0_in        |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_27[0] | RF/p_0_in        |               12 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_4[0]  | RF/p_0_in        |               17 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/wb_wr_en_reg_28[0] | RF/p_0_in        |               17 |             32 |
|  CLK100MHZ_IBUF_BUFG | MEM_WB/E[0]               | RF/p_0_in        |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG |                           | RF/p_0_in        |              120 |            393 |
+----------------------+---------------------------+------------------+------------------+----------------+


