

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 09:49:28 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIXMULTIPLICATION_16_SEQUENCE_INTEGER
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   79|   79|   80|   80|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |   78|   78|        26|          -|          -|     3|    no    |
        | + Col        |   24|   24|         8|          -|          -|     3|    no    |
        |  ++ Product  |    6|    6|         2|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_6 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7

ST_1: StgValue_7 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13

ST_1: StgValue_8 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17

ST_1: StgValue_9 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_10 (8)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:4  br label %1


 <State 2>: 1.69ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %8 ]

ST_2: exitcond2 (11)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:1  %exitcond2 = icmp eq i2 %i, -1

ST_2: empty (12)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_1 (13)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:3  %i_1 = add i2 %i, 1

ST_2: StgValue_15 (14)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:4  br i1 %exitcond2, label %9, label %2

ST_2: StgValue_16 (16)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_1 (17)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_cast (18)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:2  %tmp_cast = zext i2 %i to i5

ST_2: tmp_9 (19)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:3  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:4  %p_shl_cast = zext i4 %tmp_9 to i5

ST_2: tmp_s (21)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:5  %tmp_s = sub i5 %p_shl_cast, %tmp_cast

ST_2: StgValue_22 (22)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:6  br label %3

ST_2: StgValue_23 (71)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:22
:0  ret void


 <State 3>: 1.69ns
ST_3: j (24)  [1/1] 0.00ns
:0  %j = phi i2 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond1 (25)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:1  %exitcond1 = icmp eq i2 %j, -1

ST_3: empty_2 (26)  [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: j_1 (27)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:3  %j_1 = add i2 %j, 1

ST_3: StgValue_28 (28)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:4  br i1 %exitcond1, label %8, label %4

ST_3: StgValue_29 (30)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_3 (31)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_2_cast (32)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:2  %tmp_2_cast = zext i2 %j to i5

ST_3: tmp_2 (33)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:3  %tmp_2 = add i5 %tmp_s, %tmp_2_cast

ST_3: tmp_11_cast (34)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:4  %tmp_11_cast = sext i5 %tmp_2 to i64

ST_3: res_addr (35)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:5  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_11_cast

ST_3: StgValue_35 (36)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:6  br label %5

ST_3: empty_5 (68)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:21
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: StgValue_37 (69)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:1  br label %1


 <State 4>: 3.97ns
ST_4: res_load (38)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:0  %res_load = phi i16 [ 0, %4 ], [ %tmp_8, %6 ]

ST_4: k (39)  [1/1] 0.00ns
:1  %k = phi i2 [ 0, %4 ], [ %k_1, %6 ]

ST_4: StgValue_40 (40)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:2  store i16 %res_load, i16* %res_addr, align 2

ST_4: exitcond (41)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:3  %exitcond = icmp eq i2 %k, -1

ST_4: empty_3 (42)  [1/1] 0.00ns
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: k_1 (43)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:5  %k_1 = add i2 %k, 1

ST_4: StgValue_44 (44)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:6  br i1 %exitcond, label %7, label %6

ST_4: tmp_4_cast (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:1  %tmp_4_cast = zext i2 %k to i5

ST_4: tmp_4 (48)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:2  %tmp_4 = add i5 %tmp_s, %tmp_4_cast

ST_4: tmp_12_cast (49)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:3  %tmp_12_cast = sext i5 %tmp_4 to i64

ST_4: a_addr (50)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:4  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_12_cast

ST_4: tmp_10 (51)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:5  %tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

ST_4: p_shl1_cast (52)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:6  %p_shl1_cast = zext i4 %tmp_10 to i5

ST_4: tmp_11 (53)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:7  %tmp_11 = sub i5 %p_shl1_cast, %tmp_4_cast

ST_4: tmp_12 (54)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:8  %tmp_12 = add i5 %tmp_11, %tmp_2_cast

ST_4: tmp_15_cast (55)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:9  %tmp_15_cast = sext i5 %tmp_12 to i64

ST_4: b_addr (56)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:10  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_15_cast

ST_4: a_load (57)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:11  %a_load = load i8* %a_addr, align 1

ST_4: b_load (59)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:13  %b_load = load i8* %b_addr, align 1

ST_4: empty_4 (65)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:20
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_4: StgValue_58 (66)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:1  br label %3


 <State 5>: 7.36ns
ST_5: StgValue_59 (46)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_5: a_load (57)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:11  %a_load = load i8* %a_addr, align 1

ST_5: tmp_5 (58)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:12  %tmp_5 = sext i8 %a_load to i16

ST_5: b_load (59)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:13  %b_load = load i8* %b_addr, align 1

ST_5: tmp_6 (60)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:14  %tmp_6 = sext i8 %b_load to i16

ST_5: tmp_7 (61)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:15  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_5: tmp_8 (62)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:16  %tmp_8 = add i16 %tmp_7, %res_load

ST_5: StgValue_66 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:17  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specbitsmap      ) [ 000000]
StgValue_7  (specbitsmap      ) [ 000000]
StgValue_8  (specbitsmap      ) [ 000000]
StgValue_9  (spectopmodule    ) [ 000000]
StgValue_10 (br               ) [ 011111]
i           (phi              ) [ 001000]
exitcond2   (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
i_1         (add              ) [ 011111]
StgValue_15 (br               ) [ 000000]
StgValue_16 (specloopname     ) [ 000000]
tmp_1       (specregionbegin  ) [ 000111]
tmp_cast    (zext             ) [ 000000]
tmp_9       (bitconcatenate   ) [ 000000]
p_shl_cast  (zext             ) [ 000000]
tmp_s       (sub              ) [ 000111]
StgValue_22 (br               ) [ 001111]
StgValue_23 (ret              ) [ 000000]
j           (phi              ) [ 000100]
exitcond1   (icmp             ) [ 001111]
empty_2     (speclooptripcount) [ 000000]
j_1         (add              ) [ 001111]
StgValue_28 (br               ) [ 000000]
StgValue_29 (specloopname     ) [ 000000]
tmp_3       (specregionbegin  ) [ 000011]
tmp_2_cast  (zext             ) [ 000011]
tmp_2       (add              ) [ 000000]
tmp_11_cast (sext             ) [ 000000]
res_addr    (getelementptr    ) [ 000011]
StgValue_35 (br               ) [ 001111]
empty_5     (specregionend    ) [ 000000]
StgValue_37 (br               ) [ 011111]
res_load    (phi              ) [ 000011]
k           (phi              ) [ 000010]
StgValue_40 (store            ) [ 000000]
exitcond    (icmp             ) [ 001111]
empty_3     (speclooptripcount) [ 000000]
k_1         (add              ) [ 001111]
StgValue_44 (br               ) [ 000000]
tmp_4_cast  (zext             ) [ 000000]
tmp_4       (add              ) [ 000000]
tmp_12_cast (sext             ) [ 000000]
a_addr      (getelementptr    ) [ 000001]
tmp_10      (bitconcatenate   ) [ 000000]
p_shl1_cast (zext             ) [ 000000]
tmp_11      (sub              ) [ 000000]
tmp_12      (add              ) [ 000000]
tmp_15_cast (sext             ) [ 000000]
b_addr      (getelementptr    ) [ 000001]
empty_4     (specregionend    ) [ 000000]
StgValue_58 (br               ) [ 001111]
StgValue_59 (specloopname     ) [ 000000]
a_load      (load             ) [ 000000]
tmp_5       (sext             ) [ 000000]
b_load      (load             ) [ 000000]
tmp_6       (sext             ) [ 000000]
tmp_7       (mul              ) [ 000000]
tmp_8       (add              ) [ 001111]
StgValue_66 (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="res_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="5" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="StgValue_40_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="1"/>
<pin id="49" dir="0" index="1" bw="16" slack="0"/>
<pin id="50" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="a_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="5" slack="0"/>
<pin id="55" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="2" slack="1"/>
<pin id="77" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="2" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="j_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="res_load_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="1"/>
<pin id="99" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_load (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="res_load_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_load/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="k_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="exitcond2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_9_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_shl_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exitcond1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_2_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_11_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="k_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_4_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="2"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_12_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_shl1_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_11_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_12_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="1"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_15_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="243" class="1007" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="1"/>
<pin id="247" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/5 tmp_8/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_s_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="268" class="1005" name="j_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_2_cast_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="278" class="1005" name="res_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="k_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="a_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="b_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_8_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="32" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="51" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="47" pin=1"/></net>

<net id="109"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="79" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="79" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="79" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="79" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="133" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="90" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="90" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="90" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="185"><net_src comp="114" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="114" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="114" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="197" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="114" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="193" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="238"><net_src comp="65" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="70" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="235" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="97" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="257"><net_src comp="127" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="262"><net_src comp="149" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="271"><net_src comp="161" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="276"><net_src comp="167" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="281"><net_src comp="40" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="289"><net_src comp="187" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="294"><net_src comp="51" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="299"><net_src comp="58" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="304"><net_src comp="243" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {4 5 }
	Port: matrixmul : b | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		StgValue_15 : 2
		tmp_cast : 1
		tmp_9 : 1
		p_shl_cast : 2
		tmp_s : 3
	State 3
		exitcond1 : 1
		j_1 : 1
		StgValue_28 : 2
		tmp_2_cast : 1
		tmp_2 : 2
		tmp_11_cast : 3
		res_addr : 4
	State 4
		StgValue_40 : 1
		exitcond : 1
		k_1 : 1
		StgValue_44 : 2
		tmp_4_cast : 1
		tmp_4 : 2
		tmp_12_cast : 3
		a_addr : 4
		tmp_10 : 1
		p_shl1_cast : 2
		tmp_11 : 3
		tmp_12 : 4
		tmp_15_cast : 5
		b_addr : 6
		a_load : 5
		b_load : 7
	State 5
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 2
		tmp_8 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_127     |    0    |    11   |    8    |
|          |     j_1_fu_161     |    0    |    11   |    8    |
|    add   |    tmp_2_fu_171    |    0    |    20   |    10   |
|          |     k_1_fu_187     |    0    |    11   |    8    |
|          |    tmp_4_fu_197    |    0    |    20   |    10   |
|          |    tmp_12_fu_225   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_s_fu_149    |    0    |    17   |    9    |
|          |    tmp_11_fu_219   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_121  |    0    |    0    |    1    |
|   icmp   |  exitcond1_fu_155  |    0    |    0    |    1    |
|          |   exitcond_fu_181  |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_243     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_133  |    0    |    0    |    0    |
|          |  p_shl_cast_fu_145 |    0    |    0    |    0    |
|   zext   |  tmp_2_cast_fu_167 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_193 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_215 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_9_fu_137    |    0    |    0    |    0    |
|          |    tmp_10_fu_207   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_11_cast_fu_176 |    0    |    0    |    0    |
|          | tmp_12_cast_fu_202 |    0    |    0    |    0    |
|   sext   | tmp_15_cast_fu_230 |    0    |    0    |    0    |
|          |    tmp_5_fu_235    |    0    |    0    |    0    |
|          |    tmp_6_fu_239    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    90   |    72   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_291  |    4   |
|  b_addr_reg_296  |    4   |
|    i_1_reg_254   |    2   |
|     i_reg_75     |    2   |
|    j_1_reg_268   |    2   |
|     j_reg_86     |    2   |
|    k_1_reg_286   |    2   |
|     k_reg_110    |    2   |
| res_addr_reg_278 |    4   |
|  res_load_reg_97 |   16   |
|tmp_2_cast_reg_273|    5   |
|   tmp_8_reg_301  |   16   |
|   tmp_s_reg_259  |    5   |
+------------------+--------+
|       Total      |   66   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
|  res_load_reg_97 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.519  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   90   |   72   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   156  |   99   |
+-----------+--------+--------+--------+--------+
