# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_counter_nbits_time_synth.v" \

sv xil_defaultlib  \
"../../../../../2-SesionGuiada.srcs/sim_1/new/testbench_counter_nbits.sv" \

# Do not sort compile order
nosort
