============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Mar 18 2025  01:49:30 pm
  Module:                 ripple_carry_adder
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3118 ps) Path Delay Check
     Startpoint: (F) Cin
       Endpoint: (R) S[7]

                   Capture    Launch  
      Path Delay:+    4000         -  
      Drv Adjust:+       0         0  
         Arrival:=    4000            
                                      
   Required Time:=    4000            
       Data Path:-     882            
           Slack:=    3118            

Exceptions/Constraints:
  max_delay             4000            zipped_path_delay_0 

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  Cin                                -       -      F     (arrival)      1  4.9  1000     0       0    (-,-) 
  F1A/g89__2398/CO                   -       B->CO  F     ADDFX2         1  4.6    46   301     301    (-,-) 
  full_adder_loop[1].FA/g85__5107/CO -       CI->CO F     ADDFX2         1  4.6    43    66     367    (-,-) 
  full_adder_loop[2].FA/g85__6260/CO -       CI->CO F     ADDFX2         1  4.6    43    65     432    (-,-) 
  full_adder_loop[3].FA/g85__4319/CO -       CI->CO F     ADDFX2         1  4.6    43    65     498    (-,-) 
  full_adder_loop[4].FA/g85__8428/CO -       CI->CO F     ADDFX2         1  4.6    43    65     563    (-,-) 
  full_adder_loop[5].FA/g85__5526/CO -       CI->CO F     ADDFX2         1  4.6    43    65     629    (-,-) 
  full_adder_loop[6].FA/g85__6783/CO -       CI->CO F     ADDFX2         1  4.6    43    65     694    (-,-) 
  full_adder_loop[7].FA/g89__3680/S  -       CI->S  R     ADDFX2         1 53.9   202   187     882    (-,-) 
  S[7]                               <<<     -      R     (port)         -    -     -     0     882    (-,-) 
#------------------------------------------------------------------------------------------------------------

