--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ETC_PWM_USART.twx ETC_PWM_USART.ncd -o ETC_PWM_USART.twr
ETC_PWM_USART.pcf -ucf ETC_PWM_USART.ucf

Design file:              ETC_PWM_USART.ncd
Physical constraint file: ETC_PWM_USART.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
E_1         |    0.347(R)|    0.829(R)|CLK_BUFGP         |   0.000|
E_2         |    0.172(R)|    0.968(R)|CLK_BUFGP         |   0.000|
Rx          |    0.712(R)|    0.536(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PWM1        |   38.053(R)|CLK_BUFGP         |   0.000|
PWM2        |   37.804(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.211|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Enable         |PWM1           |   25.263|
Enable         |PWM2           |   25.014|
Kd<0>          |PWM1           |   33.444|
Kd<0>          |PWM2           |   33.195|
Kd<1>          |PWM1           |   30.439|
Kd<1>          |PWM2           |   30.190|
Kd<2>          |PWM1           |   31.766|
Kd<2>          |PWM2           |   31.517|
Kp<0>          |PWM1           |   33.760|
Kp<0>          |PWM2           |   33.511|
Kp<1>          |PWM1           |   32.182|
Kp<1>          |PWM2           |   31.933|
Kp<2>          |PWM1           |   33.170|
Kp<2>          |PWM2           |   32.921|
---------------+---------------+---------+


Analysis completed Sun Sep 25 22:40:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



