// Seed: 1116697116
module module_0;
endmodule
module module_1 (
    input logic id_0
);
  wire id_2;
  module_0();
  always id_3 <= id_0;
endmodule
module module_2 (
    output supply0 id_0,
    output tri0 id_1,
    output wand id_2
);
  wire id_4, id_5;
  module_0();
endmodule
module module_3 (
    output logic id_0,
    input  tri0  id_1
);
  supply1 id_3;
  wire id_4 = id_4;
  wire id_5;
  reg id_6;
  reg id_7;
  id_8 :
  assert property (@(posedge id_8) id_3)
    if ('b0 << id_4)
      if (id_5) begin
        id_4 = id_3;
      end else id_6 <= 1;
    else if (1) begin
      id_0 <= id_7;
      id_3 = id_5;
    end
  module_0();
endmodule
