|arbitration
busreq1 <= master:inst3.busrequest
clk => master:inst3.clk
clk => master:inst.clk
clk => master:inst6.clk
clk => master:inst4.clk
busreq0 <= master:inst.busrequest
busreq3 <= master:inst6.busrequest
busreq2 <= master:inst4.busrequest
address[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
output0[0] <= slave:inst10.output[0]
output0[1] <= slave:inst10.output[1]
output0[2] <= slave:inst10.output[2]
output0[3] <= slave:inst10.output[3]
output1[0] <= slave:inst11.output[0]
output1[1] <= slave:inst11.output[1]
output1[2] <= slave:inst11.output[2]
output1[3] <= slave:inst11.output[3]
output2[0] <= slave:inst12.output[0]
output2[1] <= slave:inst12.output[1]
output2[2] <= slave:inst12.output[2]
output2[3] <= slave:inst12.output[3]
output3[0] <= slave:inst13.output[0]
output3[1] <= slave:inst13.output[1]
output3[2] <= slave:inst13.output[2]
output3[3] <= slave:inst13.output[3]
output4[0] <= slave:inst18.output[0]
output4[1] <= slave:inst18.output[1]
output4[2] <= slave:inst18.output[2]
output4[3] <= slave:inst18.output[3]


|arbitration|master:inst3
busrequest <= RS-trigger:inst14.out
number[0] => lpm_add_sub1:inst24.dataa[0]
number[0] => lpm_add_sub3:inst29.dataa[0]
number[1] => lpm_add_sub1:inst24.dataa[1]
number[1] => lpm_add_sub3:inst29.dataa[1]
clk => lpm_counter0:inst9.clock
clk => lpm_counter1:inst10.clock
out_busgrant1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
busgrant1 => inst19.IN0
busgrant1 => inst5.IN0
out_busgrant2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
grantlvl_1/2 => inst7.IN0
grantlvl_1/2 => inst6.IN0
busgrant2 => inst6.IN1
busgrant2 => inst18.IN1
addr[0] <= lpm_bustri1:inst27.tridata[0]
addr[1] <= lpm_bustri1:inst27.tridata[1]
addr[2] <= lpm_bustri1:inst27.tridata[2]
data[0] <= lpm_bustri0:inst.tridata[0]
data[1] <= lpm_bustri0:inst.tridata[1]
data[2] <= lpm_bustri0:inst.tridata[2]
data[3] <= lpm_bustri0:inst.tridata[3]


|arbitration|master:inst3|RS-trigger:inst14
out <= lpm_dff0:inst3.q
set => inst5.IN0
reset => inst.IN1


|arbitration|master:inst3|RS-trigger:inst14|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|arbitration|master:inst3|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_compare0:inst13
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst3|lpm_add_sub0:inst12
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|arbitration|master:inst3|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst3|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_mult1:inst8
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]


|arbitration|master:inst3|lpm_mult1:inst8|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]


|arbitration|master:inst3|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => _~3.IN0
dataa[2] => _~8.IN0
dataa[2] => _~12.IN0
dataa[2] => _~16.IN0
dataa[2] => _~17.IN1
dataa[2] => _~21.IN1
dataa[2] => _~24.IN1
dataa[2] => _~27.IN1
dataa[2] => _~30.IN0
dataa[2] => _~34.IN0
dataa[2] => _~37.IN0
dataa[2] => _~40.IN0
dataa[2] => _~41.IN1
dataa[2] => _~44.IN1
dataa[2] => _~46.IN1
dataa[2] => _~48.IN1
dataa[3] => _~2.IN0
dataa[3] => _~7.IN0
dataa[3] => _~11.IN0
dataa[3] => _~15.IN0
dataa[3] => _~18.IN0
dataa[3] => _~22.IN0
dataa[3] => _~25.IN0
dataa[3] => _~28.IN0
dataa[3] => _~29.IN0
dataa[3] => _~33.IN0
dataa[3] => _~36.IN0
dataa[3] => _~39.IN0
dataa[3] => _~41.IN0
dataa[3] => _~44.IN0
dataa[3] => _~46.IN0
dataa[3] => _~48.IN0
datab[0] => op_1.IN14
datab[0] => op_2.IN15
datab[0] => op_4.IN15
datab[0] => op_5.IN15
datab[0] => op_6.IN15
datab[0] => op_7.IN15
datab[0] => op_8.IN15
datab[0] => op_9.IN15
datab[0] => op_10.IN15
datab[0] => op_11.IN15
datab[0] => op_1.IN13
datab[0] => op_3.IN13
datab[0] => op_2.IN10
datab[0] => op_3.IN10
datab[0] => op_5.IN8
datab[0] => romout[0][0]~15.IN1
datab[0] => romout[0][1]~22.IN1
datab[0] => romout[0][2]~37.IN1
datab[0] => romout[0][3]~68.IN1
datab[1] => op_1.IN12
datab[1] => op_2.IN13
datab[1] => op_4.IN13
datab[1] => op_5.IN13
datab[1] => op_6.IN13
datab[1] => op_7.IN13
datab[1] => op_8.IN13
datab[1] => op_9.IN13
datab[1] => op_10.IN13
datab[1] => op_11.IN13
datab[1] => op_1.IN11
datab[1] => op_3.IN11
datab[1] => op_2.IN8
datab[1] => op_3.IN8
datab[1] => op_5.IN6
datab[1] => romout[0][1]~14.IN1
datab[1] => romout[0][2]~21.IN1
datab[1] => romout[0][3]~36.IN1
datab[1] => romout[0][4]~67.IN1
datab[2] => op_1.IN10
datab[2] => op_2.IN11
datab[2] => op_4.IN11
datab[2] => op_5.IN11
datab[2] => op_6.IN11
datab[2] => op_7.IN11
datab[2] => op_8.IN11
datab[2] => op_9.IN11
datab[2] => op_10.IN11
datab[2] => op_11.IN11
datab[2] => op_1.IN9
datab[2] => op_3.IN9
datab[2] => op_2.IN6
datab[2] => op_3.IN6
datab[2] => op_5.IN4
datab[2] => romout[0][2]~13.IN1
datab[2] => romout[0][3]~20.IN1
datab[2] => romout[0][4]~35.IN1
datab[2] => romout[0][5]~66.IN1
datab[3] => op_1.IN8
datab[3] => op_2.IN9
datab[3] => op_4.IN9
datab[3] => op_5.IN9
datab[3] => op_6.IN9
datab[3] => op_7.IN9
datab[3] => op_8.IN9
datab[3] => op_9.IN9
datab[3] => op_10.IN9
datab[3] => op_11.IN9
datab[3] => op_1.IN7
datab[3] => op_3.IN7
datab[3] => op_2.IN4
datab[3] => op_3.IN4
datab[3] => op_5.IN2
datab[3] => romout[0][3]~12.IN1
datab[3] => romout[0][4]~19.IN1
datab[3] => romout[0][5]~34.IN1
datab[3] => romout[0][6]~65.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]


|arbitration|master:inst3|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst3|lpm_mult1:inst8|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_mult0:inst3
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]


|arbitration|master:inst3|lpm_mult0:inst3|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]


|arbitration|master:inst3|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => ina_reg_clkd[2].IN0
datab[0] => op_1.IN10
datab[0] => op_2.IN11
datab[0] => op_4.IN11
datab[0] => op_5.IN11
datab[0] => op_6.IN11
datab[0] => op_7.IN11
datab[0] => op_8.IN11
datab[0] => op_9.IN11
datab[0] => op_10.IN11
datab[0] => op_11.IN11
datab[0] => op_1.IN9
datab[0] => op_3.IN9
datab[0] => op_2.IN6
datab[0] => op_3.IN6
datab[0] => op_5.IN4
datab[0] => romout[0][0]~11.IN1
datab[0] => romout[0][1]~16.IN1
datab[0] => romout[0][2]~27.IN1
datab[0] => romout[0][3]~50.IN1
datab[1] => op_1.IN8
datab[1] => op_2.IN9
datab[1] => op_4.IN9
datab[1] => op_5.IN9
datab[1] => op_6.IN9
datab[1] => op_7.IN9
datab[1] => op_8.IN9
datab[1] => op_9.IN9
datab[1] => op_10.IN9
datab[1] => op_11.IN9
datab[1] => op_1.IN7
datab[1] => op_3.IN7
datab[1] => op_2.IN4
datab[1] => op_3.IN4
datab[1] => op_5.IN2
datab[1] => romout[0][1]~10.IN1
datab[1] => romout[0][2]~15.IN1
datab[1] => romout[0][3]~26.IN1
datab[1] => romout[0][4]~49.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]


|arbitration|master:inst3|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst3|lpm_mult0:inst3|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_add_sub1:inst24
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst3|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_toh:auto_generated.dataa[0]
dataa[1] => add_sub_toh:auto_generated.dataa[1]
dataa[2] => add_sub_toh:auto_generated.dataa[2]
datab[0] => add_sub_toh:auto_generated.datab[0]
datab[1] => add_sub_toh:auto_generated.datab[1]
datab[2] => add_sub_toh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_toh:auto_generated.result[0]
result[1] <= add_sub_toh:auto_generated.result[1]
result[2] <= add_sub_toh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst3|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_toh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_counter0:inst9
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_i4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_i4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_i4i:auto_generated.q[0]
q[1] <= cntr_i4i:auto_generated.q[1]
q[2] <= cntr_i4i:auto_generated.q[2]
q[3] <= cntr_i4i:auto_generated.q[3]
q[4] <= cntr_i4i:auto_generated.q[4]
q[5] <= cntr_i4i:auto_generated.q[5]
q[6] <= cntr_i4i:auto_generated.q[6]
q[7] <= cntr_i4i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|arbitration|master:inst3|lpm_compare0:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst3|lpm_bustri1:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|arbitration|master:inst3|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_dff1:inst28
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_mux0:inst23
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|arbitration|master:inst3|lpm_mux0:inst23|LPM_MUX:lpm_mux_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[1][0] => mux_44e:auto_generated.data[3]
data[1][1] => mux_44e:auto_generated.data[4]
data[1][2] => mux_44e:auto_generated.data[5]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]


|arbitration|master:inst3|lpm_mux0:inst23|LPM_MUX:lpm_mux_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|arbitration|master:inst3|lpm_compare1:inst17
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AgB <= lpm_compare:lpm_compare_component.AgB


|arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_j8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1


|arbitration|master:inst3|lpm_add_sub3:inst29
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_9lh:auto_generated.dataa[0]
dataa[1] => add_sub_9lh:auto_generated.dataa[1]
dataa[2] => add_sub_9lh:auto_generated.dataa[2]
datab[0] => add_sub_9lh:auto_generated.datab[0]
datab[1] => add_sub_9lh:auto_generated.datab[1]
datab[2] => add_sub_9lh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9lh:auto_generated.result[0]
result[1] <= add_sub_9lh:auto_generated.result[1]
result[2] <= add_sub_9lh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_counter1:inst10
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component
clock => cntr_plh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_plh:auto_generated.q[0]
q[1] <= cntr_plh:auto_generated.q[1]
q[2] <= cntr_plh:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|arbitration|master:inst3|lpm_add_sub2:inst26
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_uph:auto_generated.dataa[0]
dataa[1] => add_sub_uph:auto_generated.dataa[1]
dataa[2] => add_sub_uph:auto_generated.dataa[2]
datab[0] => add_sub_uph:auto_generated.datab[0]
datab[1] => add_sub_uph:auto_generated.datab[1]
datab[2] => add_sub_uph:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uph:auto_generated.result[0]
result[1] <= add_sub_uph:auto_generated.result[1]
result[2] <= add_sub_uph:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst3|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst
busrequest <= RS-trigger:inst14.out
number[0] => lpm_add_sub1:inst24.dataa[0]
number[0] => lpm_add_sub3:inst29.dataa[0]
number[1] => lpm_add_sub1:inst24.dataa[1]
number[1] => lpm_add_sub3:inst29.dataa[1]
clk => lpm_counter0:inst9.clock
clk => lpm_counter1:inst10.clock
out_busgrant1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
busgrant1 => inst19.IN0
busgrant1 => inst5.IN0
out_busgrant2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
grantlvl_1/2 => inst7.IN0
grantlvl_1/2 => inst6.IN0
busgrant2 => inst6.IN1
busgrant2 => inst18.IN1
addr[0] <= lpm_bustri1:inst27.tridata[0]
addr[1] <= lpm_bustri1:inst27.tridata[1]
addr[2] <= lpm_bustri1:inst27.tridata[2]
data[0] <= lpm_bustri0:inst.tridata[0]
data[1] <= lpm_bustri0:inst.tridata[1]
data[2] <= lpm_bustri0:inst.tridata[2]
data[3] <= lpm_bustri0:inst.tridata[3]


|arbitration|master:inst|RS-trigger:inst14
out <= lpm_dff0:inst3.q
set => inst5.IN0
reset => inst.IN1


|arbitration|master:inst|RS-trigger:inst14|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|arbitration|master:inst|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_compare0:inst13
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst|lpm_add_sub0:inst12
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|arbitration|master:inst|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_mult1:inst8
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]


|arbitration|master:inst|lpm_mult1:inst8|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]


|arbitration|master:inst|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => _~3.IN0
dataa[2] => _~8.IN0
dataa[2] => _~12.IN0
dataa[2] => _~16.IN0
dataa[2] => _~17.IN1
dataa[2] => _~21.IN1
dataa[2] => _~24.IN1
dataa[2] => _~27.IN1
dataa[2] => _~30.IN0
dataa[2] => _~34.IN0
dataa[2] => _~37.IN0
dataa[2] => _~40.IN0
dataa[2] => _~41.IN1
dataa[2] => _~44.IN1
dataa[2] => _~46.IN1
dataa[2] => _~48.IN1
dataa[3] => _~2.IN0
dataa[3] => _~7.IN0
dataa[3] => _~11.IN0
dataa[3] => _~15.IN0
dataa[3] => _~18.IN0
dataa[3] => _~22.IN0
dataa[3] => _~25.IN0
dataa[3] => _~28.IN0
dataa[3] => _~29.IN0
dataa[3] => _~33.IN0
dataa[3] => _~36.IN0
dataa[3] => _~39.IN0
dataa[3] => _~41.IN0
dataa[3] => _~44.IN0
dataa[3] => _~46.IN0
dataa[3] => _~48.IN0
datab[0] => op_1.IN14
datab[0] => op_2.IN15
datab[0] => op_4.IN15
datab[0] => op_5.IN15
datab[0] => op_6.IN15
datab[0] => op_7.IN15
datab[0] => op_8.IN15
datab[0] => op_9.IN15
datab[0] => op_10.IN15
datab[0] => op_11.IN15
datab[0] => op_1.IN13
datab[0] => op_3.IN13
datab[0] => op_2.IN10
datab[0] => op_3.IN10
datab[0] => op_5.IN8
datab[0] => romout[0][0]~15.IN1
datab[0] => romout[0][1]~22.IN1
datab[0] => romout[0][2]~37.IN1
datab[0] => romout[0][3]~68.IN1
datab[1] => op_1.IN12
datab[1] => op_2.IN13
datab[1] => op_4.IN13
datab[1] => op_5.IN13
datab[1] => op_6.IN13
datab[1] => op_7.IN13
datab[1] => op_8.IN13
datab[1] => op_9.IN13
datab[1] => op_10.IN13
datab[1] => op_11.IN13
datab[1] => op_1.IN11
datab[1] => op_3.IN11
datab[1] => op_2.IN8
datab[1] => op_3.IN8
datab[1] => op_5.IN6
datab[1] => romout[0][1]~14.IN1
datab[1] => romout[0][2]~21.IN1
datab[1] => romout[0][3]~36.IN1
datab[1] => romout[0][4]~67.IN1
datab[2] => op_1.IN10
datab[2] => op_2.IN11
datab[2] => op_4.IN11
datab[2] => op_5.IN11
datab[2] => op_6.IN11
datab[2] => op_7.IN11
datab[2] => op_8.IN11
datab[2] => op_9.IN11
datab[2] => op_10.IN11
datab[2] => op_11.IN11
datab[2] => op_1.IN9
datab[2] => op_3.IN9
datab[2] => op_2.IN6
datab[2] => op_3.IN6
datab[2] => op_5.IN4
datab[2] => romout[0][2]~13.IN1
datab[2] => romout[0][3]~20.IN1
datab[2] => romout[0][4]~35.IN1
datab[2] => romout[0][5]~66.IN1
datab[3] => op_1.IN8
datab[3] => op_2.IN9
datab[3] => op_4.IN9
datab[3] => op_5.IN9
datab[3] => op_6.IN9
datab[3] => op_7.IN9
datab[3] => op_8.IN9
datab[3] => op_9.IN9
datab[3] => op_10.IN9
datab[3] => op_11.IN9
datab[3] => op_1.IN7
datab[3] => op_3.IN7
datab[3] => op_2.IN4
datab[3] => op_3.IN4
datab[3] => op_5.IN2
datab[3] => romout[0][3]~12.IN1
datab[3] => romout[0][4]~19.IN1
datab[3] => romout[0][5]~34.IN1
datab[3] => romout[0][6]~65.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]


|arbitration|master:inst|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst|lpm_mult1:inst8|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_mult0:inst3
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]


|arbitration|master:inst|lpm_mult0:inst3|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]


|arbitration|master:inst|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => ina_reg_clkd[2].IN0
datab[0] => op_1.IN10
datab[0] => op_2.IN11
datab[0] => op_4.IN11
datab[0] => op_5.IN11
datab[0] => op_6.IN11
datab[0] => op_7.IN11
datab[0] => op_8.IN11
datab[0] => op_9.IN11
datab[0] => op_10.IN11
datab[0] => op_11.IN11
datab[0] => op_1.IN9
datab[0] => op_3.IN9
datab[0] => op_2.IN6
datab[0] => op_3.IN6
datab[0] => op_5.IN4
datab[0] => romout[0][0]~11.IN1
datab[0] => romout[0][1]~16.IN1
datab[0] => romout[0][2]~27.IN1
datab[0] => romout[0][3]~50.IN1
datab[1] => op_1.IN8
datab[1] => op_2.IN9
datab[1] => op_4.IN9
datab[1] => op_5.IN9
datab[1] => op_6.IN9
datab[1] => op_7.IN9
datab[1] => op_8.IN9
datab[1] => op_9.IN9
datab[1] => op_10.IN9
datab[1] => op_11.IN9
datab[1] => op_1.IN7
datab[1] => op_3.IN7
datab[1] => op_2.IN4
datab[1] => op_3.IN4
datab[1] => op_5.IN2
datab[1] => romout[0][1]~10.IN1
datab[1] => romout[0][2]~15.IN1
datab[1] => romout[0][3]~26.IN1
datab[1] => romout[0][4]~49.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]


|arbitration|master:inst|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst|lpm_mult0:inst3|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_add_sub1:inst24
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_toh:auto_generated.dataa[0]
dataa[1] => add_sub_toh:auto_generated.dataa[1]
dataa[2] => add_sub_toh:auto_generated.dataa[2]
datab[0] => add_sub_toh:auto_generated.datab[0]
datab[1] => add_sub_toh:auto_generated.datab[1]
datab[2] => add_sub_toh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_toh:auto_generated.result[0]
result[1] <= add_sub_toh:auto_generated.result[1]
result[2] <= add_sub_toh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_toh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_counter0:inst9
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_i4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_i4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_i4i:auto_generated.q[0]
q[1] <= cntr_i4i:auto_generated.q[1]
q[2] <= cntr_i4i:auto_generated.q[2]
q[3] <= cntr_i4i:auto_generated.q[3]
q[4] <= cntr_i4i:auto_generated.q[4]
q[5] <= cntr_i4i:auto_generated.q[5]
q[6] <= cntr_i4i:auto_generated.q[6]
q[7] <= cntr_i4i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|arbitration|master:inst|lpm_compare0:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst|lpm_bustri1:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|arbitration|master:inst|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_dff1:inst28
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_mux0:inst23
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|arbitration|master:inst|lpm_mux0:inst23|LPM_MUX:lpm_mux_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[1][0] => mux_44e:auto_generated.data[3]
data[1][1] => mux_44e:auto_generated.data[4]
data[1][2] => mux_44e:auto_generated.data[5]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]


|arbitration|master:inst|lpm_mux0:inst23|LPM_MUX:lpm_mux_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|arbitration|master:inst|lpm_compare1:inst17
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AgB <= lpm_compare:lpm_compare_component.AgB


|arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_j8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1


|arbitration|master:inst|lpm_add_sub3:inst29
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_9lh:auto_generated.dataa[0]
dataa[1] => add_sub_9lh:auto_generated.dataa[1]
dataa[2] => add_sub_9lh:auto_generated.dataa[2]
datab[0] => add_sub_9lh:auto_generated.datab[0]
datab[1] => add_sub_9lh:auto_generated.datab[1]
datab[2] => add_sub_9lh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9lh:auto_generated.result[0]
result[1] <= add_sub_9lh:auto_generated.result[1]
result[2] <= add_sub_9lh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_counter1:inst10
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component
clock => cntr_plh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_plh:auto_generated.q[0]
q[1] <= cntr_plh:auto_generated.q[1]
q[2] <= cntr_plh:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|arbitration|master:inst|lpm_add_sub2:inst26
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_uph:auto_generated.dataa[0]
dataa[1] => add_sub_uph:auto_generated.dataa[1]
dataa[2] => add_sub_uph:auto_generated.dataa[2]
datab[0] => add_sub_uph:auto_generated.datab[0]
datab[1] => add_sub_uph:auto_generated.datab[1]
datab[2] => add_sub_uph:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uph:auto_generated.result[0]
result[1] <= add_sub_uph:auto_generated.result[1]
result[2] <= add_sub_uph:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|arbitr:inst25
busgrant2 <= busrequest2.DB_MAX_OUTPUT_PORT_TYPE
busrequest2 => busgrant2.DATAIN
busrequest2 => inst24.IN0
busgrant1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
busrequest1 => inst23.IN1


|arbitration|master:inst6
busrequest <= RS-trigger:inst14.out
number[0] => lpm_add_sub1:inst24.dataa[0]
number[0] => lpm_add_sub3:inst29.dataa[0]
number[1] => lpm_add_sub1:inst24.dataa[1]
number[1] => lpm_add_sub3:inst29.dataa[1]
clk => lpm_counter0:inst9.clock
clk => lpm_counter1:inst10.clock
out_busgrant1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
busgrant1 => inst19.IN0
busgrant1 => inst5.IN0
out_busgrant2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
grantlvl_1/2 => inst7.IN0
grantlvl_1/2 => inst6.IN0
busgrant2 => inst6.IN1
busgrant2 => inst18.IN1
addr[0] <= lpm_bustri1:inst27.tridata[0]
addr[1] <= lpm_bustri1:inst27.tridata[1]
addr[2] <= lpm_bustri1:inst27.tridata[2]
data[0] <= lpm_bustri0:inst.tridata[0]
data[1] <= lpm_bustri0:inst.tridata[1]
data[2] <= lpm_bustri0:inst.tridata[2]
data[3] <= lpm_bustri0:inst.tridata[3]


|arbitration|master:inst6|RS-trigger:inst14
out <= lpm_dff0:inst3.q
set => inst5.IN0
reset => inst.IN1


|arbitration|master:inst6|RS-trigger:inst14|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|arbitration|master:inst6|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_compare0:inst13
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst6|lpm_add_sub0:inst12
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|arbitration|master:inst6|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst6|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_mult1:inst8
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]


|arbitration|master:inst6|lpm_mult1:inst8|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]


|arbitration|master:inst6|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => _~3.IN0
dataa[2] => _~8.IN0
dataa[2] => _~12.IN0
dataa[2] => _~16.IN0
dataa[2] => _~17.IN1
dataa[2] => _~21.IN1
dataa[2] => _~24.IN1
dataa[2] => _~27.IN1
dataa[2] => _~30.IN0
dataa[2] => _~34.IN0
dataa[2] => _~37.IN0
dataa[2] => _~40.IN0
dataa[2] => _~41.IN1
dataa[2] => _~44.IN1
dataa[2] => _~46.IN1
dataa[2] => _~48.IN1
dataa[3] => _~2.IN0
dataa[3] => _~7.IN0
dataa[3] => _~11.IN0
dataa[3] => _~15.IN0
dataa[3] => _~18.IN0
dataa[3] => _~22.IN0
dataa[3] => _~25.IN0
dataa[3] => _~28.IN0
dataa[3] => _~29.IN0
dataa[3] => _~33.IN0
dataa[3] => _~36.IN0
dataa[3] => _~39.IN0
dataa[3] => _~41.IN0
dataa[3] => _~44.IN0
dataa[3] => _~46.IN0
dataa[3] => _~48.IN0
datab[0] => op_1.IN14
datab[0] => op_2.IN15
datab[0] => op_4.IN15
datab[0] => op_5.IN15
datab[0] => op_6.IN15
datab[0] => op_7.IN15
datab[0] => op_8.IN15
datab[0] => op_9.IN15
datab[0] => op_10.IN15
datab[0] => op_11.IN15
datab[0] => op_1.IN13
datab[0] => op_3.IN13
datab[0] => op_2.IN10
datab[0] => op_3.IN10
datab[0] => op_5.IN8
datab[0] => romout[0][0]~15.IN1
datab[0] => romout[0][1]~22.IN1
datab[0] => romout[0][2]~37.IN1
datab[0] => romout[0][3]~68.IN1
datab[1] => op_1.IN12
datab[1] => op_2.IN13
datab[1] => op_4.IN13
datab[1] => op_5.IN13
datab[1] => op_6.IN13
datab[1] => op_7.IN13
datab[1] => op_8.IN13
datab[1] => op_9.IN13
datab[1] => op_10.IN13
datab[1] => op_11.IN13
datab[1] => op_1.IN11
datab[1] => op_3.IN11
datab[1] => op_2.IN8
datab[1] => op_3.IN8
datab[1] => op_5.IN6
datab[1] => romout[0][1]~14.IN1
datab[1] => romout[0][2]~21.IN1
datab[1] => romout[0][3]~36.IN1
datab[1] => romout[0][4]~67.IN1
datab[2] => op_1.IN10
datab[2] => op_2.IN11
datab[2] => op_4.IN11
datab[2] => op_5.IN11
datab[2] => op_6.IN11
datab[2] => op_7.IN11
datab[2] => op_8.IN11
datab[2] => op_9.IN11
datab[2] => op_10.IN11
datab[2] => op_11.IN11
datab[2] => op_1.IN9
datab[2] => op_3.IN9
datab[2] => op_2.IN6
datab[2] => op_3.IN6
datab[2] => op_5.IN4
datab[2] => romout[0][2]~13.IN1
datab[2] => romout[0][3]~20.IN1
datab[2] => romout[0][4]~35.IN1
datab[2] => romout[0][5]~66.IN1
datab[3] => op_1.IN8
datab[3] => op_2.IN9
datab[3] => op_4.IN9
datab[3] => op_5.IN9
datab[3] => op_6.IN9
datab[3] => op_7.IN9
datab[3] => op_8.IN9
datab[3] => op_9.IN9
datab[3] => op_10.IN9
datab[3] => op_11.IN9
datab[3] => op_1.IN7
datab[3] => op_3.IN7
datab[3] => op_2.IN4
datab[3] => op_3.IN4
datab[3] => op_5.IN2
datab[3] => romout[0][3]~12.IN1
datab[3] => romout[0][4]~19.IN1
datab[3] => romout[0][5]~34.IN1
datab[3] => romout[0][6]~65.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]


|arbitration|master:inst6|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst6|lpm_mult1:inst8|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_mult0:inst3
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]


|arbitration|master:inst6|lpm_mult0:inst3|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]


|arbitration|master:inst6|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => ina_reg_clkd[2].IN0
datab[0] => op_1.IN10
datab[0] => op_2.IN11
datab[0] => op_4.IN11
datab[0] => op_5.IN11
datab[0] => op_6.IN11
datab[0] => op_7.IN11
datab[0] => op_8.IN11
datab[0] => op_9.IN11
datab[0] => op_10.IN11
datab[0] => op_11.IN11
datab[0] => op_1.IN9
datab[0] => op_3.IN9
datab[0] => op_2.IN6
datab[0] => op_3.IN6
datab[0] => op_5.IN4
datab[0] => romout[0][0]~11.IN1
datab[0] => romout[0][1]~16.IN1
datab[0] => romout[0][2]~27.IN1
datab[0] => romout[0][3]~50.IN1
datab[1] => op_1.IN8
datab[1] => op_2.IN9
datab[1] => op_4.IN9
datab[1] => op_5.IN9
datab[1] => op_6.IN9
datab[1] => op_7.IN9
datab[1] => op_8.IN9
datab[1] => op_9.IN9
datab[1] => op_10.IN9
datab[1] => op_11.IN9
datab[1] => op_1.IN7
datab[1] => op_3.IN7
datab[1] => op_2.IN4
datab[1] => op_3.IN4
datab[1] => op_5.IN2
datab[1] => romout[0][1]~10.IN1
datab[1] => romout[0][2]~15.IN1
datab[1] => romout[0][3]~26.IN1
datab[1] => romout[0][4]~49.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]


|arbitration|master:inst6|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst6|lpm_mult0:inst3|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_add_sub1:inst24
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst6|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_toh:auto_generated.dataa[0]
dataa[1] => add_sub_toh:auto_generated.dataa[1]
dataa[2] => add_sub_toh:auto_generated.dataa[2]
datab[0] => add_sub_toh:auto_generated.datab[0]
datab[1] => add_sub_toh:auto_generated.datab[1]
datab[2] => add_sub_toh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_toh:auto_generated.result[0]
result[1] <= add_sub_toh:auto_generated.result[1]
result[2] <= add_sub_toh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst6|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_toh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_counter0:inst9
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_i4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_i4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_i4i:auto_generated.q[0]
q[1] <= cntr_i4i:auto_generated.q[1]
q[2] <= cntr_i4i:auto_generated.q[2]
q[3] <= cntr_i4i:auto_generated.q[3]
q[4] <= cntr_i4i:auto_generated.q[4]
q[5] <= cntr_i4i:auto_generated.q[5]
q[6] <= cntr_i4i:auto_generated.q[6]
q[7] <= cntr_i4i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|arbitration|master:inst6|lpm_compare0:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst6|lpm_bustri1:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|arbitration|master:inst6|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_dff1:inst28
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_mux0:inst23
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|arbitration|master:inst6|lpm_mux0:inst23|LPM_MUX:lpm_mux_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[1][0] => mux_44e:auto_generated.data[3]
data[1][1] => mux_44e:auto_generated.data[4]
data[1][2] => mux_44e:auto_generated.data[5]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]


|arbitration|master:inst6|lpm_mux0:inst23|LPM_MUX:lpm_mux_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|arbitration|master:inst6|lpm_compare1:inst17
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AgB <= lpm_compare:lpm_compare_component.AgB


|arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_j8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1


|arbitration|master:inst6|lpm_add_sub3:inst29
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_9lh:auto_generated.dataa[0]
dataa[1] => add_sub_9lh:auto_generated.dataa[1]
dataa[2] => add_sub_9lh:auto_generated.dataa[2]
datab[0] => add_sub_9lh:auto_generated.datab[0]
datab[1] => add_sub_9lh:auto_generated.datab[1]
datab[2] => add_sub_9lh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9lh:auto_generated.result[0]
result[1] <= add_sub_9lh:auto_generated.result[1]
result[2] <= add_sub_9lh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_counter1:inst10
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component
clock => cntr_plh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_plh:auto_generated.q[0]
q[1] <= cntr_plh:auto_generated.q[1]
q[2] <= cntr_plh:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|arbitration|master:inst6|lpm_add_sub2:inst26
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_uph:auto_generated.dataa[0]
dataa[1] => add_sub_uph:auto_generated.dataa[1]
dataa[2] => add_sub_uph:auto_generated.dataa[2]
datab[0] => add_sub_uph:auto_generated.datab[0]
datab[1] => add_sub_uph:auto_generated.datab[1]
datab[2] => add_sub_uph:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uph:auto_generated.result[0]
result[1] <= add_sub_uph:auto_generated.result[1]
result[2] <= add_sub_uph:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst6|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4
busrequest <= RS-trigger:inst14.out
number[0] => lpm_add_sub1:inst24.dataa[0]
number[0] => lpm_add_sub3:inst29.dataa[0]
number[1] => lpm_add_sub1:inst24.dataa[1]
number[1] => lpm_add_sub3:inst29.dataa[1]
clk => lpm_counter0:inst9.clock
clk => lpm_counter1:inst10.clock
out_busgrant1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
busgrant1 => inst19.IN0
busgrant1 => inst5.IN0
out_busgrant2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
grantlvl_1/2 => inst7.IN0
grantlvl_1/2 => inst6.IN0
busgrant2 => inst6.IN1
busgrant2 => inst18.IN1
addr[0] <= lpm_bustri1:inst27.tridata[0]
addr[1] <= lpm_bustri1:inst27.tridata[1]
addr[2] <= lpm_bustri1:inst27.tridata[2]
data[0] <= lpm_bustri0:inst.tridata[0]
data[1] <= lpm_bustri0:inst.tridata[1]
data[2] <= lpm_bustri0:inst.tridata[2]
data[3] <= lpm_bustri0:inst.tridata[3]


|arbitration|master:inst4|RS-trigger:inst14
out <= lpm_dff0:inst3.q
set => inst5.IN0
reset => inst.IN1


|arbitration|master:inst4|RS-trigger:inst14|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|arbitration|master:inst4|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_compare0:inst13
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst4|lpm_add_sub0:inst12
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|arbitration|master:inst4|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst4|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_mult1:inst8
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]


|arbitration|master:inst4|lpm_mult1:inst8|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]


|arbitration|master:inst4|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => _~3.IN0
dataa[2] => _~8.IN0
dataa[2] => _~12.IN0
dataa[2] => _~16.IN0
dataa[2] => _~17.IN1
dataa[2] => _~21.IN1
dataa[2] => _~24.IN1
dataa[2] => _~27.IN1
dataa[2] => _~30.IN0
dataa[2] => _~34.IN0
dataa[2] => _~37.IN0
dataa[2] => _~40.IN0
dataa[2] => _~41.IN1
dataa[2] => _~44.IN1
dataa[2] => _~46.IN1
dataa[2] => _~48.IN1
dataa[3] => _~2.IN0
dataa[3] => _~7.IN0
dataa[3] => _~11.IN0
dataa[3] => _~15.IN0
dataa[3] => _~18.IN0
dataa[3] => _~22.IN0
dataa[3] => _~25.IN0
dataa[3] => _~28.IN0
dataa[3] => _~29.IN0
dataa[3] => _~33.IN0
dataa[3] => _~36.IN0
dataa[3] => _~39.IN0
dataa[3] => _~41.IN0
dataa[3] => _~44.IN0
dataa[3] => _~46.IN0
dataa[3] => _~48.IN0
datab[0] => op_1.IN14
datab[0] => op_2.IN15
datab[0] => op_4.IN15
datab[0] => op_5.IN15
datab[0] => op_6.IN15
datab[0] => op_7.IN15
datab[0] => op_8.IN15
datab[0] => op_9.IN15
datab[0] => op_10.IN15
datab[0] => op_11.IN15
datab[0] => op_1.IN13
datab[0] => op_3.IN13
datab[0] => op_2.IN10
datab[0] => op_3.IN10
datab[0] => op_5.IN8
datab[0] => romout[0][0]~15.IN1
datab[0] => romout[0][1]~22.IN1
datab[0] => romout[0][2]~37.IN1
datab[0] => romout[0][3]~68.IN1
datab[1] => op_1.IN12
datab[1] => op_2.IN13
datab[1] => op_4.IN13
datab[1] => op_5.IN13
datab[1] => op_6.IN13
datab[1] => op_7.IN13
datab[1] => op_8.IN13
datab[1] => op_9.IN13
datab[1] => op_10.IN13
datab[1] => op_11.IN13
datab[1] => op_1.IN11
datab[1] => op_3.IN11
datab[1] => op_2.IN8
datab[1] => op_3.IN8
datab[1] => op_5.IN6
datab[1] => romout[0][1]~14.IN1
datab[1] => romout[0][2]~21.IN1
datab[1] => romout[0][3]~36.IN1
datab[1] => romout[0][4]~67.IN1
datab[2] => op_1.IN10
datab[2] => op_2.IN11
datab[2] => op_4.IN11
datab[2] => op_5.IN11
datab[2] => op_6.IN11
datab[2] => op_7.IN11
datab[2] => op_8.IN11
datab[2] => op_9.IN11
datab[2] => op_10.IN11
datab[2] => op_11.IN11
datab[2] => op_1.IN9
datab[2] => op_3.IN9
datab[2] => op_2.IN6
datab[2] => op_3.IN6
datab[2] => op_5.IN4
datab[2] => romout[0][2]~13.IN1
datab[2] => romout[0][3]~20.IN1
datab[2] => romout[0][4]~35.IN1
datab[2] => romout[0][5]~66.IN1
datab[3] => op_1.IN8
datab[3] => op_2.IN9
datab[3] => op_4.IN9
datab[3] => op_5.IN9
datab[3] => op_6.IN9
datab[3] => op_7.IN9
datab[3] => op_8.IN9
datab[3] => op_9.IN9
datab[3] => op_10.IN9
datab[3] => op_11.IN9
datab[3] => op_1.IN7
datab[3] => op_3.IN7
datab[3] => op_2.IN4
datab[3] => op_3.IN4
datab[3] => op_5.IN2
datab[3] => romout[0][3]~12.IN1
datab[3] => romout[0][4]~19.IN1
datab[3] => romout[0][5]~34.IN1
datab[3] => romout[0][6]~65.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]


|arbitration|master:inst4|lpm_mult1:inst8|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst4|lpm_mult1:inst8|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_mult0:inst3
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]


|arbitration|master:inst4|lpm_mult0:inst3|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]


|arbitration|master:inst4|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _~5.IN0
dataa[0] => _~6.IN3
dataa[0] => _~13.IN0
dataa[0] => _~14.IN3
dataa[0] => _~20.IN0
dataa[0] => _~21.IN3
dataa[0] => _~26.IN0
dataa[0] => _~27.IN3
dataa[0] => _~32.IN0
dataa[0] => _~33.IN3
dataa[0] => _~38.IN0
dataa[0] => _~39.IN3
dataa[0] => _~43.IN0
dataa[0] => _~44.IN3
dataa[0] => _~47.IN0
dataa[0] => _~48.IN3
dataa[1] => _~4.IN0
dataa[1] => _~9.IN0
dataa[1] => _~10.IN2
dataa[1] => _~14.IN2
dataa[1] => _~19.IN0
dataa[1] => _~23.IN0
dataa[1] => _~24.IN2
dataa[1] => _~27.IN2
dataa[1] => _~31.IN0
dataa[1] => _~35.IN0
dataa[1] => _~36.IN2
dataa[1] => _~39.IN2
dataa[1] => _~42.IN0
dataa[1] => _~45.IN0
dataa[1] => _~46.IN2
dataa[1] => _~48.IN2
dataa[2] => ina_reg_clkd[2].IN0
datab[0] => op_1.IN10
datab[0] => op_2.IN11
datab[0] => op_4.IN11
datab[0] => op_5.IN11
datab[0] => op_6.IN11
datab[0] => op_7.IN11
datab[0] => op_8.IN11
datab[0] => op_9.IN11
datab[0] => op_10.IN11
datab[0] => op_11.IN11
datab[0] => op_1.IN9
datab[0] => op_3.IN9
datab[0] => op_2.IN6
datab[0] => op_3.IN6
datab[0] => op_5.IN4
datab[0] => romout[0][0]~11.IN1
datab[0] => romout[0][1]~16.IN1
datab[0] => romout[0][2]~27.IN1
datab[0] => romout[0][3]~50.IN1
datab[1] => op_1.IN8
datab[1] => op_2.IN9
datab[1] => op_4.IN9
datab[1] => op_5.IN9
datab[1] => op_6.IN9
datab[1] => op_7.IN9
datab[1] => op_8.IN9
datab[1] => op_9.IN9
datab[1] => op_10.IN9
datab[1] => op_11.IN9
datab[1] => op_1.IN7
datab[1] => op_3.IN7
datab[1] => op_2.IN4
datab[1] => op_3.IN4
datab[1] => op_5.IN2
datab[1] => romout[0][1]~10.IN1
datab[1] => romout[0][2]~15.IN1
datab[1] => romout[0][3]~26.IN1
datab[1] => romout[0][4]~49.IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]


|arbitration|master:inst4|lpm_mult0:inst3|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|arbitration|master:inst4|lpm_mult0:inst3|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_add_sub1:inst24
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst4|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_toh:auto_generated.dataa[0]
dataa[1] => add_sub_toh:auto_generated.dataa[1]
dataa[2] => add_sub_toh:auto_generated.dataa[2]
datab[0] => add_sub_toh:auto_generated.datab[0]
datab[1] => add_sub_toh:auto_generated.datab[1]
datab[2] => add_sub_toh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_toh:auto_generated.result[0]
result[1] <= add_sub_toh:auto_generated.result[1]
result[2] <= add_sub_toh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst4|lpm_add_sub1:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_toh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_counter0:inst9
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_i4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_i4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_i4i:auto_generated.q[0]
q[1] <= cntr_i4i:auto_generated.q[1]
q[2] <= cntr_i4i:auto_generated.q[2]
q[3] <= cntr_i4i:auto_generated.q[3]
q[4] <= cntr_i4i:auto_generated.q[4]
q[5] <= cntr_i4i:auto_generated.q[5]
q[6] <= cntr_i4i:auto_generated.q[6]
q[7] <= cntr_i4i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|arbitration|master:inst4|lpm_compare0:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_fig:auto_generated.dataa[0]
dataa[1] => cmpr_fig:auto_generated.dataa[1]
dataa[2] => cmpr_fig:auto_generated.dataa[2]
dataa[3] => cmpr_fig:auto_generated.dataa[3]
dataa[4] => cmpr_fig:auto_generated.dataa[4]
dataa[5] => cmpr_fig:auto_generated.dataa[5]
dataa[6] => cmpr_fig:auto_generated.dataa[6]
dataa[7] => cmpr_fig:auto_generated.dataa[7]
datab[0] => cmpr_fig:auto_generated.datab[0]
datab[1] => cmpr_fig:auto_generated.datab[1]
datab[2] => cmpr_fig:auto_generated.datab[2]
datab[3] => cmpr_fig:auto_generated.datab[3]
datab[4] => cmpr_fig:auto_generated.datab[4]
datab[5] => cmpr_fig:auto_generated.datab[5]
datab[6] => cmpr_fig:auto_generated.datab[6]
datab[7] => cmpr_fig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_fig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|arbitration|master:inst4|lpm_bustri1:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|arbitration|master:inst4|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_dff1:inst28
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_mux0:inst23
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|arbitration|master:inst4|lpm_mux0:inst23|LPM_MUX:lpm_mux_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[1][0] => mux_44e:auto_generated.data[3]
data[1][1] => mux_44e:auto_generated.data[4]
data[1][2] => mux_44e:auto_generated.data[5]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]


|arbitration|master:inst4|lpm_mux0:inst23|LPM_MUX:lpm_mux_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|arbitration|master:inst4|lpm_compare1:inst17
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AgB <= lpm_compare:lpm_compare_component.AgB


|arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_j8j:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1


|arbitration|master:inst4|lpm_add_sub3:inst29
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst4|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_9lh:auto_generated.dataa[0]
dataa[1] => add_sub_9lh:auto_generated.dataa[1]
dataa[2] => add_sub_9lh:auto_generated.dataa[2]
datab[0] => add_sub_9lh:auto_generated.datab[0]
datab[1] => add_sub_9lh:auto_generated.datab[1]
datab[2] => add_sub_9lh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9lh:auto_generated.result[0]
result[1] <= add_sub_9lh:auto_generated.result[1]
result[2] <= add_sub_9lh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst4|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_counter1:inst10
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component
clock => cntr_plh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_plh:auto_generated.q[0]
q[1] <= cntr_plh:auto_generated.q[1]
q[2] <= cntr_plh:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|arbitration|master:inst4|lpm_add_sub2:inst26
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_uph:auto_generated.dataa[0]
dataa[1] => add_sub_uph:auto_generated.dataa[1]
dataa[2] => add_sub_uph:auto_generated.dataa[2]
datab[0] => add_sub_uph:auto_generated.datab[0]
datab[1] => add_sub_uph:auto_generated.datab[1]
datab[2] => add_sub_uph:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uph:auto_generated.result[0]
result[1] <= add_sub_uph:auto_generated.result[1]
result[2] <= add_sub_uph:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|master:inst4|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|lpm_constant2:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|arbitration|lpm_constant2:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|arbitration|lpm_constant3:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|arbitration|lpm_constant3:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|arbitration|lpm_constant0:inst5
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|arbitration|lpm_constant0:inst5|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|arbitration|lpm_constant1:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|arbitration|lpm_constant1:inst7|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|arbitration|slave:inst10
output[0] <= lpm_bustri0:inst.tridata[0]
output[1] <= lpm_bustri0:inst.tridata[1]
output[2] <= lpm_bustri0:inst.tridata[2]
output[3] <= lpm_bustri0:inst.tridata[3]
addrIn[0] => lpm_compare2:inst3.dataa[0]
addrIn[1] => lpm_compare2:inst3.dataa[1]
addrIn[2] => lpm_compare2:inst3.dataa[2]
addrMy[0] => lpm_compare2:inst3.datab[0]
addrMy[1] => lpm_compare2:inst3.datab[1]
addrMy[2] => lpm_compare2:inst3.datab[2]
dataBus[0] => lpm_bustri0:inst.data[0]
dataBus[1] => lpm_bustri0:inst.data[1]
dataBus[2] => lpm_bustri0:inst.data[2]
dataBus[3] => lpm_bustri0:inst.data[3]


|arbitration|slave:inst10|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|slave:inst10|lpm_compare2:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|slave:inst10|lpm_compare2:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|slave:inst10|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|arbitration|lpm_constant4:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|arbitration|lpm_constant4:inst19|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|arbitration|slave:inst11
output[0] <= lpm_bustri0:inst.tridata[0]
output[1] <= lpm_bustri0:inst.tridata[1]
output[2] <= lpm_bustri0:inst.tridata[2]
output[3] <= lpm_bustri0:inst.tridata[3]
addrIn[0] => lpm_compare2:inst3.dataa[0]
addrIn[1] => lpm_compare2:inst3.dataa[1]
addrIn[2] => lpm_compare2:inst3.dataa[2]
addrMy[0] => lpm_compare2:inst3.datab[0]
addrMy[1] => lpm_compare2:inst3.datab[1]
addrMy[2] => lpm_compare2:inst3.datab[2]
dataBus[0] => lpm_bustri0:inst.data[0]
dataBus[1] => lpm_bustri0:inst.data[1]
dataBus[2] => lpm_bustri0:inst.data[2]
dataBus[3] => lpm_bustri0:inst.data[3]


|arbitration|slave:inst11|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|slave:inst11|lpm_compare2:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|slave:inst11|lpm_compare2:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|slave:inst11|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|arbitration|lpm_constant5:inst20
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|arbitration|lpm_constant5:inst20|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>


|arbitration|slave:inst12
output[0] <= lpm_bustri0:inst.tridata[0]
output[1] <= lpm_bustri0:inst.tridata[1]
output[2] <= lpm_bustri0:inst.tridata[2]
output[3] <= lpm_bustri0:inst.tridata[3]
addrIn[0] => lpm_compare2:inst3.dataa[0]
addrIn[1] => lpm_compare2:inst3.dataa[1]
addrIn[2] => lpm_compare2:inst3.dataa[2]
addrMy[0] => lpm_compare2:inst3.datab[0]
addrMy[1] => lpm_compare2:inst3.datab[1]
addrMy[2] => lpm_compare2:inst3.datab[2]
dataBus[0] => lpm_bustri0:inst.data[0]
dataBus[1] => lpm_bustri0:inst.data[1]
dataBus[2] => lpm_bustri0:inst.data[2]
dataBus[3] => lpm_bustri0:inst.data[3]


|arbitration|slave:inst12|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|slave:inst12|lpm_compare2:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|slave:inst12|lpm_compare2:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|slave:inst12|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|arbitration|lpm_constant6:inst23
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|arbitration|lpm_constant6:inst23|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>


|arbitration|slave:inst13
output[0] <= lpm_bustri0:inst.tridata[0]
output[1] <= lpm_bustri0:inst.tridata[1]
output[2] <= lpm_bustri0:inst.tridata[2]
output[3] <= lpm_bustri0:inst.tridata[3]
addrIn[0] => lpm_compare2:inst3.dataa[0]
addrIn[1] => lpm_compare2:inst3.dataa[1]
addrIn[2] => lpm_compare2:inst3.dataa[2]
addrMy[0] => lpm_compare2:inst3.datab[0]
addrMy[1] => lpm_compare2:inst3.datab[1]
addrMy[2] => lpm_compare2:inst3.datab[2]
dataBus[0] => lpm_bustri0:inst.data[0]
dataBus[1] => lpm_bustri0:inst.data[1]
dataBus[2] => lpm_bustri0:inst.data[2]
dataBus[3] => lpm_bustri0:inst.data[3]


|arbitration|slave:inst13|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|slave:inst13|lpm_compare2:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|slave:inst13|lpm_compare2:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|slave:inst13|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|arbitration|lpm_constant7:inst24
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|arbitration|lpm_constant7:inst24|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>


|arbitration|slave:inst18
output[0] <= lpm_bustri0:inst.tridata[0]
output[1] <= lpm_bustri0:inst.tridata[1]
output[2] <= lpm_bustri0:inst.tridata[2]
output[3] <= lpm_bustri0:inst.tridata[3]
addrIn[0] => lpm_compare2:inst3.dataa[0]
addrIn[1] => lpm_compare2:inst3.dataa[1]
addrIn[2] => lpm_compare2:inst3.dataa[2]
addrMy[0] => lpm_compare2:inst3.datab[0]
addrMy[1] => lpm_compare2:inst3.datab[1]
addrMy[2] => lpm_compare2:inst3.datab[2]
dataBus[0] => lpm_bustri0:inst.data[0]
dataBus[1] => lpm_bustri0:inst.data[1]
dataBus[2] => lpm_bustri0:inst.data[2]
dataBus[3] => lpm_bustri0:inst.data[3]


|arbitration|slave:inst18|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]


|arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|arbitration|slave:inst18|lpm_compare2:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|arbitration|slave:inst18|lpm_compare2:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|arbitration|slave:inst18|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|arbitration|lpm_constant8:inst26
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|arbitration|lpm_constant8:inst26|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>


