{
  "expireTime": 9007200830736728000,
  "key": "transformer-remark-markdown-ast-52814be504418cf16949951419dddd1b-gatsby-remark-imagesgatsby-remark-responsive-iframegatsby-remark-prismjsgatsby-remark-copy-linked-filesgatsby-remark-smartypantsgatsby-remark-reading-time-",
  "val": {
    "type": "root",
    "children": [
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "I briefly talked about how CUDA processors hide long-latency operations such as global memory accesses through their warp-scheduling mechanism \nin ",
            "position": {
              "start": { "line": 2, "column": 1, "offset": 1 },
              "end": { "line": 3, "column": 4, "offset": 148 },
              "indent": [1]
            }
          },
          {
            "type": "link",
            "title": null,
            "url": "/cuda2-warp",
            "children": [
              {
                "type": "text",
                "value": "The CUDA Parallel Programming Model - 2. Warps",
                "position": {
                  "start": { "line": 3, "column": 5, "offset": 149 },
                  "end": { "line": 3, "column": 51, "offset": 195 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 3, "column": 4, "offset": 148 },
              "end": { "line": 3, "column": 65, "offset": 209 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": ".",
            "position": {
              "start": { "line": 3, "column": 65, "offset": 209 },
              "end": { "line": 3, "column": 66, "offset": 210 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 2, "column": 1, "offset": 1 },
          "end": { "line": 3, "column": 66, "offset": 210 },
          "indent": [1]
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "Unlike ",
            "position": {
              "start": { "line": 5, "column": 1, "offset": 212 },
              "end": { "line": 5, "column": 8, "offset": 219 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 5, "column": 1, "offset": 212 },
          "end": { "line": 5, "column": 8, "offset": 219 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "Assume that a CUDA device allows up to 8 blocks and 1024 threads per SM, whichever becomes a limitation first. Furthermore, it allows up to 512 threads in each block. For image blur, should we use 8 ×8, 16 ×16, or 32 ×32 thread blocks? To answer the question, we can analyze the pros and cons of each choice. If we use 8 ×8 blocks, each block would have only 64 threads. We will need 1024/64 =12 blocks to fully occupy an SM. However, each SM can only allow up to 8 blocks; thus, we will end up with only 64 ×8 =512 threads in each SM. This limited number implies that the SM execution resources will likely be underutilized because fewer warps will be available to schedule around long-latency operations.",
            "position": {
              "start": { "line": 7, "column": 1, "offset": 221 },
              "end": { "line": 7, "column": 707, "offset": 927 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 7, "column": 1, "offset": 221 },
          "end": { "line": 7, "column": 707, "offset": 927 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "The 16 ×16 blocks result in 256 threads per block, implying that each SM can take 1024/256 =4 blocks. This number is within the 8-block limitation and is a good configuration as it will allow us a full thread capacity in each SM and a maximal number of warps for scheduling around the long-latency operations. The 32 ×32 blocks would give 1024 threads in each block, which exceeds the 512 threads per block limitation of this device. Only 16 ×16 blocks allow a maximal number of threads assigned to each SM.",
            "position": {
              "start": { "line": 9, "column": 1, "offset": 929 },
              "end": { "line": 9, "column": 508, "offset": 1436 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 9, "column": 1, "offset": 929 },
          "end": { "line": 9, "column": 508, "offset": 1436 },
          "indent": []
        }
      }
    ],
    "position": {
      "start": { "line": 1, "column": 1, "offset": 0 },
      "end": { "line": 9, "column": 508, "offset": 1436 }
    }
  }
}
