$comment
	File created using the following command:
		vcd file parte1PlacaGrande.msim.vcd -direction
$end
$date
	Tue Sep 17 14:47:56 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module parte1placagrande_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 1 # q [0] $end
$var wire 1 $ q [1] $end
$var wire 1 % q [2] $end
$var wire 1 & q [3] $end
$var wire 1 ' q [4] $end
$var wire 1 ( q [5] $end
$var wire 1 ) q [6] $end
$var wire 1 * q [7] $end
$var wire 1 + reset $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_clk $end
$var wire 1 6 ww_reset $end
$var wire 1 7 ww_en $end
$var wire 1 8 ww_q [0] $end
$var wire 1 9 ww_q [1] $end
$var wire 1 : ww_q [2] $end
$var wire 1 ; ww_q [3] $end
$var wire 1 < ww_q [4] $end
$var wire 1 = ww_q [5] $end
$var wire 1 > ww_q [6] $end
$var wire 1 ? ww_q [7] $end
$var wire 1 @ \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 A \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 B \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 C \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 D \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 E \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 F \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 G \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 H \q[7]~output_o\ $end
$var wire 1 I \q[6]~output_o\ $end
$var wire 1 J \q[5]~output_o\ $end
$var wire 1 K \q[4]~output_o\ $end
$var wire 1 L \q[3]~output_o\ $end
$var wire 1 M \q[2]~output_o\ $end
$var wire 1 N \q[1]~output_o\ $end
$var wire 1 O \q[0]~output_o\ $end
$var wire 1 P \clk~input_o\ $end
$var wire 1 Q \clk~inputclkctrl_outclk\ $end
$var wire 1 R \en~input_o\ $end
$var wire 1 S \tFlipFlop_0|q_reg~0_combout\ $end
$var wire 1 T \reset~input_o\ $end
$var wire 1 U \reset~inputclkctrl_outclk\ $end
$var wire 1 V \tFlipFlop_0|q_reg~q\ $end
$var wire 1 W \tFlipFlop_1|q_reg~0_combout\ $end
$var wire 1 X \tFlipFlop_1|q_reg~q\ $end
$var wire 1 Y \tFlipFlop_2|q_reg~0_combout\ $end
$var wire 1 Z \tFlipFlop_2|q_reg~q\ $end
$var wire 1 [ \tFlipFlop_3|q_reg~0_combout\ $end
$var wire 1 \ \tFlipFlop_3|q_reg~q\ $end
$var wire 1 ] \tFlipFlop_4|q_reg~0_combout\ $end
$var wire 1 ^ \tFlipFlop_4|q_reg~q\ $end
$var wire 1 _ \tFlipFlop_5|q_reg~0_combout\ $end
$var wire 1 ` \tFlipFlop_5|q_reg~q\ $end
$var wire 1 a \tFlipFlop_6|q_reg~0_combout\ $end
$var wire 1 b \tFlipFlop_6|q_reg~q\ $end
$var wire 1 c \tFlipFlop_7|q_reg~0_combout\ $end
$var wire 1 d \tFlipFlop_7|q_reg~1_combout\ $end
$var wire 1 e \tFlipFlop_7|q_reg~q\ $end
$var wire 1 f t [0] $end
$var wire 1 g t [1] $end
$var wire 1 h t [2] $end
$var wire 1 i t [3] $end
$var wire 1 j t [4] $end
$var wire 1 k t [5] $end
$var wire 1 l t [6] $end
$var wire 1 m t [7] $end
$var wire 1 n \ALT_INV_reset~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0+
0,
1-
x.
1/
10
11
12
13
14
05
06
07
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
1n
08
09
0:
0;
0<
0=
0>
0?
xf
xg
xh
0i
xj
xk
0l
xm
1D
1E
1F
0G
1@
1A
1B
0C
0#
0$
0%
0&
0'
0(
0)
0*
$end
#20000
1!
15
1P
1G
1Q
#40000
0!
05
0P
0G
0Q
#60000
1!
15
1P
1G
1Q
#80000
0!
05
0P
0G
0Q
#100000
1!
15
1P
1G
1Q
#120000
0!
05
0P
0G
0Q
#140000
1!
15
1P
1G
1Q
#160000
0!
1"
05
17
1R
0P
0G
1S
0Q
#180000
1!
15
1P
1G
1Q
1V
0S
1W
1O
18
1#
#200000
0!
05
0P
0G
0Q
#220000
1!
15
1P
1G
1Q
0V
1X
1S
1N
0O
19
08
1$
0#
#240000
0!
05
0P
0G
0Q
#260000
1!
15
1P
1G
1Q
1V
0S
0W
1Y
1O
18
1#
#280000
0!
05
0P
0G
0Q
#300000
1!
15
1P
1G
1Q
0V
0X
1Z
1S
1M
0N
0O
1:
09
08
1%
0$
0#
#320000
0!
05
0P
0G
0Q
#340000
1!
15
1P
1G
1Q
1V
0S
1W
1O
18
1#
#360000
0!
05
0P
0G
0Q
#380000
1!
15
1P
1G
1Q
0V
1X
1S
1N
0O
19
08
1$
0#
#400000
0!
05
0P
0G
0Q
#420000
1!
15
1P
1G
1Q
1V
0S
0W
0Y
1i
1[
1O
18
1#
#440000
0!
05
0P
0G
0Q
#460000
1!
15
1P
1G
1Q
0V
0X
0Z
1\
0[
1]
1S
0i
1[
0]
1L
0M
0N
0O
1;
0:
09
08
1&
0%
0$
0#
#480000
0!
05
0P
0G
0Q
#500000
1!
0"
15
07
0R
1P
1G
0S
1Q
#520000
0!
05
0P
0G
0Q
#540000
1!
15
1P
1G
1Q
#560000
0!
05
0P
0G
0Q
#580000
1!
15
1P
1G
1Q
#600000
0!
05
0P
0G
0Q
#620000
1!
15
1P
1G
1Q
#640000
0!
05
0P
0G
0Q
#660000
1!
15
1P
1G
1Q
#680000
0!
05
0P
0G
0Q
#700000
1!
15
1P
1G
1Q
#720000
0!
05
0P
0G
0Q
#740000
1!
15
1P
1G
1Q
#760000
0!
05
0P
0G
0Q
#780000
1!
15
1P
1G
1Q
#800000
0!
05
0P
0G
0Q
#820000
1!
15
1P
1G
1Q
#840000
0!
05
0P
0G
0Q
#860000
1!
15
1P
1G
1Q
#880000
0!
05
0P
0G
0Q
#900000
1!
15
1P
1G
1Q
#920000
0!
05
0P
0G
0Q
#940000
1!
15
1P
1G
1Q
#960000
0!
05
0P
0G
0Q
#980000
1!
15
1P
1G
1Q
#1000000
