,IO_Type,Input Mode,Single/Differential,Drive,DIFFDrive,OpenDrain,SlewRate,PCIClamp,VREF,HYSTERESIS,PullMode,SingleResistor(bank 0/1/4/5),SingleResistor(bank 2/3/6/7),DIFFResistor(bank 2/3/4/5/6/7),DIFFResistor(bank 0/1),BANK VREF,BANK,BANK VCCIO,,SW,BFD,,,
1,LVDS25,True LVDS,Differential,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,For Differential Voltage Input IOs: Bank VCCIO must equal or larger than the VCCIO of IO Types,LVDS25,LVDS25,,,
2,RSDS,True LVDS,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,,RSDS,RSDS,,,
3,MINILVDS,True LVDS,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,,MINILVDS,MINILVDS,,,
4,PPLVDS,True LVDS,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,,PPLVDS,PPLVDS,,,
5,LVDS25E,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,,LVDS25E,LVDS_E,,,
6,BLVDS25E,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,,BLVDS25E,BLVDS_E,,,
7,MLVDS25E,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,,MLVDS25E,MLVDS_E,,,
8,RSDS25E,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,N/A,N/A,OFF/ON,N/A,ALL,2.5/3.3,,RSDS25E,RSDS_E,,,
9,LVPECL33E,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,N/A,N/A,OFF/ON,N/A,ALL,3.3,,LVPECL33E,LVPECL_E,,,
10,HSTL15D_I,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.5,,HSTL15D_I,HSTL_D,,,
11,HSTL18D_I,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.8,,HSTL18D_I,HSTL_D,,,
12,HSTL18D_II,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.8,,HSTL18D_II,HSTL_D,,,
13,SSTL15D,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.5,,SSTL15D,SSTL_D,,,
14,SSTL18D_I,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.8,,SSTL18D_I,SSTL_D,,,
15,SSTL18D_II,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.8,,SSTL18D_II,SSTL_D,,,
16,SSTL25D_I,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥2.5,,SSTL25D_I,SSTL_D,,,
17,SSTL25D_II,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥2.5,,SSTL25D_II,SSTL_D,,,
18,SSTL33D_I,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,3.3,,SSTL33D_I,SSTL_D,,,
19,SSTL33D_II,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,3.3,,SSTL33D_II,SSTL_D,,,
20,LVCMOS12D,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,ALL,,LVCMOS12D,LVCMOS_D,,,
21,LVCMOS15D,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.5,,LVCMOS15D,LVCMOS_D,,,
22,LVCMOS18D,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥1.8,,LVCMOS18D,LVCMOS_D,,,
23,LVCMOS25D,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,≥2.5,,LVCMOS25D,LVCMOS_D,,,
24,LVCMOS33D,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,NONE/UP/DOWN/KEEPER,N/A,OFF/ON,N/A,N/A,N/A,ALL,3.3,,LVCMOS33D,LVCMOS_D,,,
25,HSTL15_I,Input Reference Mode (Voltage),Single,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD*,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_15/VREF1_LOAD,ALL,1.5/≥1.5,For Input Reference Mode IOs: When use Internal VREF, Bank VCCIO must equal the VCCIO of IO Types, when use VREF1_LOAD mode, Bank VCCIO must equal or larger than the VCCIO of IO Types.,HSTL15_I,HSTL
26,HSTL18_I,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_18/VREF1_LOAD,ALL,1.8/≥1.8,,HSTL18_I,HSTL,,,
27,HSTL18_II,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_18/VREF1_LOAD,ALL,1.8/≥1.8,,HSTL18_II,HSTL,,,
28,SSTL15,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_15/VREF1_LOAD,ALL,1.5/≥1.5,,SSTL15,SSTL,,,
29,SSTL18_I,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_18/VREF1_LOAD,ALL,1.8/≥1.8,,SSTL18_I,SSTL,,,
30,SSTL18_II,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_18/VREF1_LOAD,ALL,1.8/≥1.8,,SSTL18_II,SSTL,,,
31,SSTL25_I,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_25/VREF1_LOAD,ALL,2.5/≥2.5,,SSTL25_I,SSTL,,,
32,SSTL25_II,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_25/VREF1_LOAD,ALL,2.5/≥2.5,,SSTL25_II,SSTL,,,
33,SSTL33_I,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_33/VREF1_LOAD,ALL,3.3,,SSTL33_I,SSTL,,,
34,SSTL33_II,,,N/A,N/A,N/A,N/A,N/A,INTERNAL/VREF1_LOAD,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,REF_33/VREF1_LOAD,ALL,3.3,,SSTL33_II,SSTL,,,
35,LVCMOS12,Input Single Mode(Voltage),,N/A,N/A,N/A,N/A,N/A,N/A,NONE/H2L/L2H/HIGH,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,ALL,,LVCMOS12,LVCMOS12,,,
36,LVCMOS15,,,N/A,N/A,N/A,N/A,N/A,N/A,NONE/H2L/L2H/HIGH,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,ALL,,LVCMOS15,LVCMOS15,,,
37,LVCMOS18,,,N/A,N/A,N/A,N/A,N/A,N/A,NONE/H2L/L2H/HIGH,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,ALL,,LVCMOS18,LVCMOS18,,,
38,LVCMOS25,,,N/A,N/A,N/A,N/A,N/A,N/A,NONE/H2L/L2H/HIGH,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,ALL,,LVCMOS25,LVCMOS25,,,
39,LVCMOS33/LVTTL33,,,N/A,N/A,N/A,N/A,N/A,N/A,NONE/H2L/L2H/HIGH,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,ALL,,LVCMOS33/LVTTL33,LVCMOS33,,,
40,LVCMOS33OD25,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,2.5,,LVCMOS33OD25,LVCMOS33OD25,,,
41,LVCMOS33OD18,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.8,,LVCMOS33OD18,LVCMOS33OD18,,,
42,LVCMOS33OD15,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.5,,LVCMOS33OD15,LVCMOS33OD15,,,
43,LVCMOS25OD18,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.8,,LVCMOS25OD18,LVCMOS25OD18,,,
44,LVCMOS25OD15,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.5,,LVCMOS25OD15,LVCMOS25OD15,,,
45,LVCMOS18OD15,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.5,,LVCMOS18OD15,LVCMOS18OD15,,,
46,LVCMOS15OD12,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.2,,LVCMOS15OD12,LVCMOS15OD12,,,
47,LVCMOS25UD33,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,3.3,,LVCMOS25UD33,LVCMOS25UD33,,,
48,LVCMOS18UD25,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,2.5,,LVCMOS18UD25,LVCMOS18UD25,,,
49,LVCMOS18UD33,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,3.3,,LVCMOS18UD33,LVCMOS18UD33,,,
50,LVCMOS15UD18,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.8,,LVCMOS15UD18,LVCMOS15UD18,,,
51,LVCMOS15UD25,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,2.5,,LVCMOS15UD25,LVCMOS15UD25,,,
52,LVCMOS15UD33,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,3.3,,LVCMOS15UD33,LVCMOS15UD33,,,
53,LVCMOS12UD15,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.5,,LVCMOS12UD15,LVCMOS12UD15,,,
54,LVCMOS12UD18,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,1.8,,LVCMOS12UD18,LVCMOS12UD18,,,
55,LVCMOS12UD25,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,2.5,,LVCMOS12UD25,LVCMOS12UD25,,,
56,LVCMOS12UD33,,,N/A,N/A,N/A,N/A,N/A,N/A,N/A,UP/DOWN/KEEPER/NONE,N/A,OFF/ON,N/A,N/A,N/A,ALL,3.3,,LVCMOS12UD33,LVCMOS12UD33,,,
57,PCI33,,,N/A,N/A,N/A,N/A,ON/OFF,N/A,NONE/H2L/L2H/HIGH,UP/DOWN/KEEPER/NONE,N/A,N/A,N/A,N/A,N/A,ALL,3.3,,PCI33,PCI33,,,
58,VREF1_DRIVER,Vref Input,,N/A,N/A,N/A,N/A,N/A,VREF1_LOAD**,N/A,N/A,N/A,N/A,N/A,N/A,N/A,ALL,ALL,,VREF1_DRIVER,VREF1_DRIVER,,,
Marks: N/A means this feature is prohibited to set when this IO type is selected, default vaule is as follow,,,,N/A=OFF,N/A=OFF,N/A=OFF,N/A=SLOW,N/A=OFF,N/A=OFF,N/A=NONE,N/A=NONE,N/A=OFF,N/A=OFF,N/A=OFF,N/A=OFF,N/A=OFF,,ALL=1.2/1.5/1.8/2.5/3.3V,,,,,
*,INTERNAL means use internal VREF voltage for INR mode, VREF1_LOAD means use external input VREF voltage for INR mode, in this mode, 1 pin on this bank IO Type must be set to VREF1_LOAD input mode.,,,,,,,,,,,,,,,,,,,,
**,This IO Type is used only when at least one IO is set to SSTL/HSTL and VREF feature is set to VREF1_LOAD.,,,,,,,,,,,,,,,,,,,,,,,
***,Over Drive/Under Dirve Table:,,,,,,,,,,,,,,,,,,,,,,,
,,VCCIO,Inputs,,,,,,,,,,,,,,,,,,,,,
,,,1.2V,1.5V,1.8V,2.5V,3.3V,,,,,,,,,,,,,,,,,
,,1.2V,LVCMOS12,LVCMOS15OD12,-,-,-,,,,,,,,,,,,,,,,,
,,1.5V,LVCMOS12UD15,LVCMOS15,LVCMOS18OD15,LVCMOS25OD15,LVCMOS33OD15,,,,,,,,,,,,,,,,,
,,1.8V,LVCMOS12UD18,LVCMOS15UD18,LVCMOS18,LVCMOS25OD18,LVCMOS33OD18,,,,,,,,,,,,,,,,,
,,2.5V,LVCMOS12UD25,LVCMOS15UD25,LVCMOS18UD25,LVCMOS25,LVCMOS33OD25,,,,,,,,,,,,,,,,,
,,3.3V,LVCMOS12UD33,LVCMOS15UD33,LVCMOS18UD33,LVCMOS25UD33,LVCMOS33,,,,,,,,,,,,,,,,,
