# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/2025.1/Vivado/data/rsb/busdef" \
"../../../../0356_counter.srcs/sources_1/new/T_ff.v" \
"../../../../0356_counter.srcs/sources_1/new/counter.v" \
"../../../../0356_counter.srcs/sim_1/new/0356_C.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
