[tasks]
proof
cover

[options]
proof: mode prove
proof: depth 5

cover: mode cover
cover: depth 30

multiclock on

[engines]
smtbmc yices
# smtbmc boolector
# abc pdr
# aiger avy
# aiger suprove

[script]
read_verilog -formal async_fifo.v
read_verilog -formal synchronizer.v
read_verilog -formal clock_gate.v

prep -top async_fifo

[files]
async_fifo.v
synchronizer.v
clock_gate.v
