read elf header done!
read sections done!
read program done!
read symtable done!
start running!
read_elf complete!
gp is: 11da0
endPC is: 10234
entry is: 10000
madr is: 10140
vadr is: 10000
cadr is: 1000
csize is: 5568
====================================
load memory complete!
====================================
the first inst is:ff010113
cycle 0 fetch, PC:0x10140
instruction is ff010113
IF done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 1 fetch, PC:0x10144
instruction is 813423
IF done!
cycle 1 decode, PC:0x10140
opcode is:13
inst_name is ADDI
rs1 = sp
Rs1 = 50000000
rd = sp
imm is 0xfffffff0
imm is -16
ID done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 2 fetch, PC:0x10148
instruction is 1010413
IF done!
cycle 2 decode, PC:0x10144
opcode is:23
inst_name is SD
rs1 = sp
Rs1 = 50000000
rs2 = s0
Rs2 = 0
rd = sp
imm is 0x8
imm is 8
stall and bubble due to rs1/rs2
rs1 = sp
rs2 = s0
ID_EX.Rd:sp
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 2 execute, PC:0x10140
EX input1 = 0x2faf080
EX input1 = 50000000
EX input2 = 0xfffffffffffffff0
EX input2 = -16
ALUout = 0x2faf070
ALUout = 49999984
EX done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 3 fetch, PC:0x10148
instruction is 1010413
IF done!
cycle 3 decode, PC:0x10144
opcode is:23
inst_name is SD
rs1 = sp
Rs1 = 50000000
rs2 = s0
Rs2 = 0
rd = sp
imm is 0x8
imm is 8
stall and bubble due to rs1/rs2
rs1 = sp
rs2 = s0
ID_EX.Rd:zero
EX_MEM.Reg_dst:sp
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 3 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 3 MEM, PC:0x10140
MEM done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 4 fetch, PC:0x10148
instruction is 1010413
IF done!
cycle 4 decode, PC:0x10144
opcode is:23
inst_name is SD
rs1 = sp
Rs1 = 50000000
rs2 = s0
Rs2 = 0
rd = sp
imm is 0x8
imm is 8
stall and bubble due to rs1/rs2
rs1 = sp
rs2 = s0
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:sp
execute bubble!
ID done!
cycle 4 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 4 MEM, PC:0xfffffffc
MEM done!
cycle 4 WriteBack, PC:0x10140
write 2faf070 to Reg[2]
write 49999984 to Reg[2]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 5 fetch, PC:0x10148
instruction is 1010413
IF done!
cycle 5 decode, PC:0x10144
opcode is:23
inst_name is SD
rs1 = sp
Rs1 = 49999984
rs2 = s0
Rs2 = 0
rd = sp
imm is 0x8
imm is 8
ID done!
cycle 5 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 5 MEM, PC:0xfffffffc
MEM done!
cycle 5 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 6 fetch, PC:0x1014c
instruction is 117b7
IF done!
cycle 6 decode, PC:0x10148
opcode is:13
inst_name is ADDI
rs1 = sp
Rs1 = 49999984
rd = s0
imm is 0x10
imm is 16
ID done!
another instruction number!!!!!!!!
its PC is:cycle 6 execute, PC:0x10144
EX input1 = 0x2faf070
EX input1 = 49999984
EX input2 = 0x8
EX input2 = 8
ALUout = 0x2faf078
ALUout = 49999992
EX done!
cycle 6 MEM, PC:0xfffffffc
MEM done!
cycle 6 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 7 fetch, PC:0x10150
instruction is e4078793
IF done!
cycle 7 decode, PC:0x1014c
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 7 execute, PC:0x10148
EX input1 = 0x2faf070
EX input1 = 49999984
EX input2 = 0x10
EX input2 = 16
ALUout = 0x2faf080
ALUout = 50000000
EX done!
cycle 7 MEM, PC:0x10144
write 0 to memory
write 0 to memory
MEM done!
cycle 7 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 8 fetch, PC:0x10154
instruction is 47a783
IF done!
cycle 8 decode, PC:0x10150
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 0
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:s0
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 8 execute, PC:0x1014c
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 8 MEM, PC:0x10148
MEM done!
cycle 8 WriteBack, PC:0x10144
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 9 fetch, PC:0x10154
instruction is 47a783
IF done!
cycle 9 decode, PC:0x10150
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 0
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:s0
execute bubble!
ID done!
cycle 9 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 9 MEM, PC:0x1014c
MEM done!
cycle 9 WriteBack, PC:0x10148
write 2faf080 to Reg[8]
write 50000000 to Reg[8]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 10 fetch, PC:0x10154
instruction is 47a783
IF done!
cycle 10 decode, PC:0x10150
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 0
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 10 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 10 MEM, PC:0xfffffffc
MEM done!
cycle 10 WriteBack, PC:0x1014c
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 11 fetch, PC:0x10154
instruction is 47a783
IF done!
cycle 11 decode, PC:0x10150
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 11 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 11 MEM, PC:0xfffffffc
MEM done!
cycle 11 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 12 fetch, PC:0x10158
instruction is 17871b
IF done!
cycle 12 decode, PC:0x10154
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x4
imm is 4
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 12 execute, PC:0x10150
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 12 MEM, PC:0xfffffffc
MEM done!
cycle 12 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 13 fetch, PC:0x10158
instruction is 17871b
IF done!
cycle 13 decode, PC:0x10154
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x4
imm is 4
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 13 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 13 MEM, PC:0x10150
MEM done!
cycle 13 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 14 fetch, PC:0x10158
instruction is 17871b
IF done!
cycle 14 decode, PC:0x10154
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x4
imm is 4
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 14 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 14 MEM, PC:0xfffffffc
MEM done!
cycle 14 WriteBack, PC:0x10150
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 15 fetch, PC:0x10158
instruction is 17871b
IF done!
cycle 15 decode, PC:0x10154
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x4
imm is 4
ID done!
cycle 15 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 15 MEM, PC:0xfffffffc
MEM done!
cycle 15 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 16 fetch, PC:0x1015c
instruction is 117b7
IF done!
cycle 16 decode, PC:0x10158
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 16 execute, PC:0x10154
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x4
EX input2 = 4
ALUout = 0x10e44
ALUout = 69188
EX done!
cycle 16 MEM, PC:0xfffffffc
MEM done!
cycle 16 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 17 fetch, PC:0x1015c
instruction is 117b7
IF done!
cycle 17 decode, PC:0x10158
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 17 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 17 MEM, PC:0x10154
read 2 from memory
read 2 from memory
MEM done!
cycle 17 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 18 fetch, PC:0x1015c
instruction is 117b7
IF done!
cycle 18 decode, PC:0x10158
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 18 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 18 MEM, PC:0xfffffffc
MEM done!
cycle 18 WriteBack, PC:0x10154
write 2 to Reg[15]
write 2 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 19 fetch, PC:0x1015c
instruction is 117b7
IF done!
cycle 19 decode, PC:0x10158
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 2
rd = a4
imm is 0x1
imm is 1
ID done!
cycle 19 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 19 MEM, PC:0xfffffffc
MEM done!
cycle 19 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 20 fetch, PC:0x10160
instruction is e4078793
IF done!
cycle 20 decode, PC:0x1015c
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 20 execute, PC:0x10158
EX input1 = 0x2
EX input1 = 2
EX input2 = 0x1
EX input2 = 1
ALUout = 0x3
ALUout = 3
EX done!
cycle 20 MEM, PC:0xfffffffc
MEM done!
cycle 20 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 21 fetch, PC:0x10164
instruction is e7a223
IF done!
cycle 21 decode, PC:0x10160
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 2
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 21 execute, PC:0x1015c
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 21 MEM, PC:0x10158
MEM done!
cycle 21 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 22 fetch, PC:0x10164
instruction is e7a223
IF done!
cycle 22 decode, PC:0x10160
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 2
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:a4
execute bubble!
ID done!
cycle 22 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 22 MEM, PC:0x1015c
MEM done!
cycle 22 WriteBack, PC:0x10158
write 3 to Reg[14]
write 3 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 23 fetch, PC:0x10164
instruction is e7a223
IF done!
cycle 23 decode, PC:0x10160
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 2
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 23 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 23 MEM, PC:0xfffffffc
MEM done!
cycle 23 WriteBack, PC:0x1015c
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 24 fetch, PC:0x10164
instruction is e7a223
IF done!
cycle 24 decode, PC:0x10160
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 24 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 24 MEM, PC:0xfffffffc
MEM done!
cycle 24 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 25 fetch, PC:0x10168
instruction is 8081a703
IF done!
cycle 25 decode, PC:0x10164
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 3
rd = a5
imm is 0x4
imm is 4
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 25 execute, PC:0x10160
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 25 MEM, PC:0xfffffffc
MEM done!
cycle 25 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 26 fetch, PC:0x10168
instruction is 8081a703
IF done!
cycle 26 decode, PC:0x10164
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 3
rd = a5
imm is 0x4
imm is 4
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 26 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 26 MEM, PC:0x10160
MEM done!
cycle 26 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 27 fetch, PC:0x10168
instruction is 8081a703
IF done!
cycle 27 decode, PC:0x10164
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 3
rd = a5
imm is 0x4
imm is 4
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 27 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 27 MEM, PC:0xfffffffc
MEM done!
cycle 27 WriteBack, PC:0x10160
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 28 fetch, PC:0x10168
instruction is 8081a703
IF done!
cycle 28 decode, PC:0x10164
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69184
rs2 = a4
Rs2 = 3
rd = a5
imm is 0x4
imm is 4
ID done!
cycle 28 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 28 MEM, PC:0xfffffffc
MEM done!
cycle 28 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 29 fetch, PC:0x1016c
instruction is 80e1a423
IF done!
cycle 29 decode, PC:0x10168
opcode is:3
inst_name is LW
rs1 = gp
Rs1 = 73120
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
another instruction number!!!!!!!!
its PC is:cycle 29 execute, PC:0x10164
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x4
EX input2 = 4
ALUout = 0x10e44
ALUout = 69188
EX done!
cycle 29 MEM, PC:0xfffffffc
MEM done!
cycle 29 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 2;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 30 fetch, PC:0x10170
instruction is 117b7
IF done!
cycle 30 decode, PC:0x1016c
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 3
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:a4
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 30 execute, PC:0x10168
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 30 MEM, PC:0x10164
write 3 to memory
write 3 to memory
MEM done!
cycle 30 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 31 fetch, PC:0x10170
instruction is 117b7
IF done!
cycle 31 decode, PC:0x1016c
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 3
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 31 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 31 MEM, PC:0x10168
read 2 from memory
read 2 from memory
MEM done!
cycle 31 WriteBack, PC:0x10164
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 32 fetch, PC:0x10170
instruction is 117b7
IF done!
cycle 32 decode, PC:0x1016c
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 3
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
cycle 32 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 32 MEM, PC:0xfffffffc
MEM done!
cycle 32 WriteBack, PC:0x10168
write 2 to Reg[14]
write 2 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 33 fetch, PC:0x10174
instruction is e4078793
IF done!
cycle 33 decode, PC:0x10170
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 33 execute, PC:0x1016c
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 33 MEM, PC:0xfffffffc
MEM done!
cycle 33 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 34 fetch, PC:0x10178
instruction is 87a783
IF done!
cycle 34 decode, PC:0x10174
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 34 execute, PC:0x10170
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 34 MEM, PC:0x1016c
write 2 to memory
write 2 to memory
MEM done!
cycle 34 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 35 fetch, PC:0x10178
instruction is 87a783
IF done!
cycle 35 decode, PC:0x10174
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 35 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 35 MEM, PC:0x10170
MEM done!
cycle 35 WriteBack, PC:0x1016c
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 36 fetch, PC:0x10178
instruction is 87a783
IF done!
cycle 36 decode, PC:0x10174
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 36 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 36 MEM, PC:0xfffffffc
MEM done!
cycle 36 WriteBack, PC:0x10170
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 37 fetch, PC:0x10178
instruction is 87a783
IF done!
cycle 37 decode, PC:0x10174
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 37 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 37 MEM, PC:0xfffffffc
MEM done!
cycle 37 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 38 fetch, PC:0x1017c
instruction is 17871b
IF done!
cycle 38 decode, PC:0x10178
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x8
imm is 8
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 38 execute, PC:0x10174
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 38 MEM, PC:0xfffffffc
MEM done!
cycle 38 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 39 fetch, PC:0x1017c
instruction is 17871b
IF done!
cycle 39 decode, PC:0x10178
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x8
imm is 8
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 39 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 39 MEM, PC:0x10174
MEM done!
cycle 39 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 40 fetch, PC:0x1017c
instruction is 17871b
IF done!
cycle 40 decode, PC:0x10178
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x8
imm is 8
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 40 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 40 MEM, PC:0xfffffffc
MEM done!
cycle 40 WriteBack, PC:0x10174
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 41 fetch, PC:0x1017c
instruction is 17871b
IF done!
cycle 41 decode, PC:0x10178
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x8
imm is 8
ID done!
cycle 41 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 41 MEM, PC:0xfffffffc
MEM done!
cycle 41 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 42 fetch, PC:0x10180
instruction is 117b7
IF done!
cycle 42 decode, PC:0x1017c
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 42 execute, PC:0x10178
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x8
EX input2 = 8
ALUout = 0x10e48
ALUout = 69192
EX done!
cycle 42 MEM, PC:0xfffffffc
MEM done!
cycle 42 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 43 fetch, PC:0x10180
instruction is 117b7
IF done!
cycle 43 decode, PC:0x1017c
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 43 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 43 MEM, PC:0x10178
read 3 from memory
read 3 from memory
MEM done!
cycle 43 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 44 fetch, PC:0x10180
instruction is 117b7
IF done!
cycle 44 decode, PC:0x1017c
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 44 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 44 MEM, PC:0xfffffffc
MEM done!
cycle 44 WriteBack, PC:0x10178
write 3 to Reg[15]
write 3 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 45 fetch, PC:0x10180
instruction is 117b7
IF done!
cycle 45 decode, PC:0x1017c
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 3
rd = a4
imm is 0x1
imm is 1
ID done!
cycle 45 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 45 MEM, PC:0xfffffffc
MEM done!
cycle 45 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 46 fetch, PC:0x10184
instruction is e4078793
IF done!
cycle 46 decode, PC:0x10180
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 46 execute, PC:0x1017c
EX input1 = 0x3
EX input1 = 3
EX input2 = 0x1
EX input2 = 1
ALUout = 0x4
ALUout = 4
EX done!
cycle 46 MEM, PC:0xfffffffc
MEM done!
cycle 46 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 47 fetch, PC:0x10188
instruction is e7a423
IF done!
cycle 47 decode, PC:0x10184
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 3
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 47 execute, PC:0x10180
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 47 MEM, PC:0x1017c
MEM done!
cycle 47 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 48 fetch, PC:0x10188
instruction is e7a423
IF done!
cycle 48 decode, PC:0x10184
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 3
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:a4
execute bubble!
ID done!
cycle 48 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 48 MEM, PC:0x10180
MEM done!
cycle 48 WriteBack, PC:0x1017c
write 4 to Reg[14]
write 4 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 49 fetch, PC:0x10188
instruction is e7a423
IF done!
cycle 49 decode, PC:0x10184
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 3
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 49 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 49 MEM, PC:0xfffffffc
MEM done!
cycle 49 WriteBack, PC:0x10180
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 50 fetch, PC:0x10188
instruction is e7a423
IF done!
cycle 50 decode, PC:0x10184
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 50 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 50 MEM, PC:0xfffffffc
MEM done!
cycle 50 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 51 fetch, PC:0x1018c
instruction is 8081a783
IF done!
cycle 51 decode, PC:0x10188
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 4
rd = a5
imm is 0x8
imm is 8
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 51 execute, PC:0x10184
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 51 MEM, PC:0xfffffffc
MEM done!
cycle 51 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 52 fetch, PC:0x1018c
instruction is 8081a783
IF done!
cycle 52 decode, PC:0x10188
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 4
rd = a5
imm is 0x8
imm is 8
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 52 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 52 MEM, PC:0x10184
MEM done!
cycle 52 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 53 fetch, PC:0x1018c
instruction is 8081a783
IF done!
cycle 53 decode, PC:0x10188
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 4
rd = a5
imm is 0x8
imm is 8
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 53 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 53 MEM, PC:0xfffffffc
MEM done!
cycle 53 WriteBack, PC:0x10184
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 54 fetch, PC:0x1018c
instruction is 8081a783
IF done!
cycle 54 decode, PC:0x10188
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69184
rs2 = a4
Rs2 = 4
rd = a5
imm is 0x8
imm is 8
ID done!
cycle 54 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 54 MEM, PC:0xfffffffc
MEM done!
cycle 54 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 55 fetch, PC:0x10190
instruction is 17971b
IF done!
cycle 55 decode, PC:0x1018c
opcode is:3
inst_name is LW
rs1 = gp
Rs1 = 73120
rd = a5
imm is 0xfffff808
imm is -2040
ID done!
another instruction number!!!!!!!!
its PC is:cycle 55 execute, PC:0x10188
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x8
EX input2 = 8
ALUout = 0x10e48
ALUout = 69192
EX done!
cycle 55 MEM, PC:0xfffffffc
MEM done!
cycle 55 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 3;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 56 fetch, PC:0x10194
instruction is 80e1a423
IF done!
cycle 56 decode, PC:0x10190
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 56 execute, PC:0x1018c
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 56 MEM, PC:0x10188
write 4 to memory
write 4 to memory
MEM done!
cycle 56 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 57 fetch, PC:0x10194
instruction is 80e1a423
IF done!
cycle 57 decode, PC:0x10190
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 57 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 57 MEM, PC:0x1018c
read 2 from memory
read 2 from memory
MEM done!
cycle 57 WriteBack, PC:0x10188
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 58 fetch, PC:0x10194
instruction is 80e1a423
IF done!
cycle 58 decode, PC:0x10190
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 58 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 58 MEM, PC:0xfffffffc
MEM done!
cycle 58 WriteBack, PC:0x1018c
write 2 to Reg[15]
write 2 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 59 fetch, PC:0x10194
instruction is 80e1a423
IF done!
cycle 59 decode, PC:0x10190
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 2
rd = a4
imm is 0x1
imm is 1
ID done!
cycle 59 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 59 MEM, PC:0xfffffffc
MEM done!
cycle 59 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 60 fetch, PC:0x10198
instruction is 117b7
IF done!
cycle 60 decode, PC:0x10194
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 4
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:a4
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 60 execute, PC:0x10190
EX input1 = 0x2
EX input1 = 2
EX input2 = 0x1
EX input2 = 1
ALUout = 0x4
ALUout = 4
EX done!
cycle 60 MEM, PC:0xfffffffc
MEM done!
cycle 60 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 61 fetch, PC:0x10198
instruction is 117b7
IF done!
cycle 61 decode, PC:0x10194
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 4
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 61 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 61 MEM, PC:0x10190
MEM done!
cycle 61 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 62 fetch, PC:0x10198
instruction is 117b7
IF done!
cycle 62 decode, PC:0x10194
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 4
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
cycle 62 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 62 MEM, PC:0xfffffffc
MEM done!
cycle 62 WriteBack, PC:0x10190
write 4 to Reg[14]
write 4 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 63 fetch, PC:0x1019c
instruction is e4078793
IF done!
cycle 63 decode, PC:0x10198
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 63 execute, PC:0x10194
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 63 MEM, PC:0xfffffffc
MEM done!
cycle 63 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 2

===============================
cycle 64 fetch, PC:0x101a0
instruction is c7a783
IF done!
cycle 64 decode, PC:0x1019c
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 2
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 64 execute, PC:0x10198
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 64 MEM, PC:0x10194
write 4 to memory
write 4 to memory
MEM done!
cycle 64 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 65 fetch, PC:0x101a0
instruction is c7a783
IF done!
cycle 65 decode, PC:0x1019c
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 2
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 65 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 65 MEM, PC:0x10198
MEM done!
cycle 65 WriteBack, PC:0x10194
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 66 fetch, PC:0x101a0
instruction is c7a783
IF done!
cycle 66 decode, PC:0x1019c
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 2
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 66 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 66 MEM, PC:0xfffffffc
MEM done!
cycle 66 WriteBack, PC:0x10198
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 67 fetch, PC:0x101a0
instruction is c7a783
IF done!
cycle 67 decode, PC:0x1019c
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 67 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 67 MEM, PC:0xfffffffc
MEM done!
cycle 67 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 68 fetch, PC:0x101a4
instruction is 17871b
IF done!
cycle 68 decode, PC:0x101a0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xc
imm is 12
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 68 execute, PC:0x1019c
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 68 MEM, PC:0xfffffffc
MEM done!
cycle 68 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 69 fetch, PC:0x101a4
instruction is 17871b
IF done!
cycle 69 decode, PC:0x101a0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xc
imm is 12
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 69 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 69 MEM, PC:0x1019c
MEM done!
cycle 69 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 70 fetch, PC:0x101a4
instruction is 17871b
IF done!
cycle 70 decode, PC:0x101a0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xc
imm is 12
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 70 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 70 MEM, PC:0xfffffffc
MEM done!
cycle 70 WriteBack, PC:0x1019c
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 71 fetch, PC:0x101a4
instruction is 17871b
IF done!
cycle 71 decode, PC:0x101a0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0xc
imm is 12
ID done!
cycle 71 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 71 MEM, PC:0xfffffffc
MEM done!
cycle 71 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 72 fetch, PC:0x101a8
instruction is 117b7
IF done!
cycle 72 decode, PC:0x101a4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 72 execute, PC:0x101a0
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0xc
EX input2 = 12
ALUout = 0x10e4c
ALUout = 69196
EX done!
cycle 72 MEM, PC:0xfffffffc
MEM done!
cycle 72 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 73 fetch, PC:0x101a8
instruction is 117b7
IF done!
cycle 73 decode, PC:0x101a4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 73 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 73 MEM, PC:0x101a0
read 4 from memory
read 4 from memory
MEM done!
cycle 73 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 74 fetch, PC:0x101a8
instruction is 117b7
IF done!
cycle 74 decode, PC:0x101a4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 74 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 74 MEM, PC:0xfffffffc
MEM done!
cycle 74 WriteBack, PC:0x101a0
write 4 to Reg[15]
write 4 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 75 fetch, PC:0x101a8
instruction is 117b7
IF done!
cycle 75 decode, PC:0x101a4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 4
rd = a4
imm is 0x1
imm is 1
ID done!
cycle 75 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 75 MEM, PC:0xfffffffc
MEM done!
cycle 75 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 76 fetch, PC:0x101ac
instruction is e4078793
IF done!
cycle 76 decode, PC:0x101a8
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 76 execute, PC:0x101a4
EX input1 = 0x4
EX input1 = 4
EX input2 = 0x1
EX input2 = 1
ALUout = 0x5
ALUout = 5
EX done!
cycle 76 MEM, PC:0xfffffffc
MEM done!
cycle 76 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 77 fetch, PC:0x101b0
instruction is e7a623
IF done!
cycle 77 decode, PC:0x101ac
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 4
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 77 execute, PC:0x101a8
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 77 MEM, PC:0x101a4
MEM done!
cycle 77 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 78 fetch, PC:0x101b0
instruction is e7a623
IF done!
cycle 78 decode, PC:0x101ac
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 4
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:a4
execute bubble!
ID done!
cycle 78 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 78 MEM, PC:0x101a8
MEM done!
cycle 78 WriteBack, PC:0x101a4
write 5 to Reg[14]
write 5 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 79 fetch, PC:0x101b0
instruction is e7a623
IF done!
cycle 79 decode, PC:0x101ac
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 4
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 79 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 79 MEM, PC:0xfffffffc
MEM done!
cycle 79 WriteBack, PC:0x101a8
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 80 fetch, PC:0x101b0
instruction is e7a623
IF done!
cycle 80 decode, PC:0x101ac
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 80 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 80 MEM, PC:0xfffffffc
MEM done!
cycle 80 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 81 fetch, PC:0x101b4
instruction is 8081a703
IF done!
cycle 81 decode, PC:0x101b0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 5
rd = a5
imm is 0xc
imm is 12
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 81 execute, PC:0x101ac
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 81 MEM, PC:0xfffffffc
MEM done!
cycle 81 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 82 fetch, PC:0x101b4
instruction is 8081a703
IF done!
cycle 82 decode, PC:0x101b0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 5
rd = a5
imm is 0xc
imm is 12
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 82 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 82 MEM, PC:0x101ac
MEM done!
cycle 82 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 83 fetch, PC:0x101b4
instruction is 8081a703
IF done!
cycle 83 decode, PC:0x101b0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 5
rd = a5
imm is 0xc
imm is 12
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 83 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 83 MEM, PC:0xfffffffc
MEM done!
cycle 83 WriteBack, PC:0x101ac
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 84 fetch, PC:0x101b4
instruction is 8081a703
IF done!
cycle 84 decode, PC:0x101b0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69184
rs2 = a4
Rs2 = 5
rd = a5
imm is 0xc
imm is 12
ID done!
cycle 84 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 84 MEM, PC:0xfffffffc
MEM done!
cycle 84 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 85 fetch, PC:0x101b8
instruction is 70793
IF done!
cycle 85 decode, PC:0x101b4
opcode is:3
inst_name is LW
rs1 = gp
Rs1 = 73120
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
another instruction number!!!!!!!!
its PC is:cycle 85 execute, PC:0x101b0
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0xc
EX input2 = 12
ALUout = 0x10e4c
ALUout = 69196
EX done!
cycle 85 MEM, PC:0xfffffffc
MEM done!
cycle 85 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 4;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 86 fetch, PC:0x101bc
instruction is 17979b
IF done!
cycle 86 decode, PC:0x101b8
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 5
rd = a5
imm is 0x0
imm is 0
stall and bubble due to rs1 = a4
ID_EX.Rd:a4
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 86 execute, PC:0x101b4
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 86 MEM, PC:0x101b0
write 5 to memory
write 5 to memory
MEM done!
cycle 86 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 87 fetch, PC:0x101bc
instruction is 17979b
IF done!
cycle 87 decode, PC:0x101b8
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 5
rd = a5
imm is 0x0
imm is 0
stall and bubble due to rs1 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 87 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 87 MEM, PC:0x101b4
read 4 from memory
read 4 from memory
MEM done!
cycle 87 WriteBack, PC:0x101b0
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 88 fetch, PC:0x101bc
instruction is 17979b
IF done!
cycle 88 decode, PC:0x101b8
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 5
rd = a5
imm is 0x0
imm is 0
stall and bubble due to rs1 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a4
execute bubble!
ID done!
cycle 88 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 88 MEM, PC:0xfffffffc
MEM done!
cycle 88 WriteBack, PC:0x101b4
write 4 to Reg[14]
write 4 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 89 fetch, PC:0x101bc
instruction is 17979b
IF done!
cycle 89 decode, PC:0x101b8
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 4
rd = a5
imm is 0x0
imm is 0
ID done!
cycle 89 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 89 MEM, PC:0xfffffffc
MEM done!
cycle 89 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 90 fetch, PC:0x101c0
instruction is e7873b
IF done!
cycle 90 decode, PC:0x101bc
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 90 execute, PC:0x101b8
EX input1 = 0x4
EX input1 = 4
EX input2 = 0x0
EX input2 = 0
ALUout = 0x4
ALUout = 4
EX done!
cycle 90 MEM, PC:0xfffffffc
MEM done!
cycle 90 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 91 fetch, PC:0x101c0
instruction is e7873b
IF done!
cycle 91 decode, PC:0x101bc
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 91 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 91 MEM, PC:0x101b8
MEM done!
cycle 91 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 92 fetch, PC:0x101c0
instruction is e7873b
IF done!
cycle 92 decode, PC:0x101bc
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 92 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 92 MEM, PC:0xfffffffc
MEM done!
cycle 92 WriteBack, PC:0x101b8
write 4 to Reg[15]
write 4 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 93 fetch, PC:0x101c0
instruction is e7873b
IF done!
cycle 93 decode, PC:0x101bc
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 4
rd = a5
imm is 0x1
imm is 1
ID done!
cycle 93 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 93 MEM, PC:0xfffffffc
MEM done!
cycle 93 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 94 fetch, PC:0x101c4
instruction is 80e1a423
IF done!
cycle 94 decode, PC:0x101c0
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 4
rs2 = a4
Rs2 = 4
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 94 execute, PC:0x101bc
EX input1 = 0x4
EX input1 = 4
EX input2 = 0x1
EX input2 = 1
ALUout = 0x8
ALUout = 8
EX done!
cycle 94 MEM, PC:0xfffffffc
MEM done!
cycle 94 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 95 fetch, PC:0x101c4
instruction is 80e1a423
IF done!
cycle 95 decode, PC:0x101c0
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 4
rs2 = a4
Rs2 = 4
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 95 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 95 MEM, PC:0x101bc
MEM done!
cycle 95 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 96 fetch, PC:0x101c4
instruction is 80e1a423
IF done!
cycle 96 decode, PC:0x101c0
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 4
rs2 = a4
Rs2 = 4
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 96 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 96 MEM, PC:0xfffffffc
MEM done!
cycle 96 WriteBack, PC:0x101bc
write 8 to Reg[15]
write 8 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 97 fetch, PC:0x101c4
instruction is 80e1a423
IF done!
cycle 97 decode, PC:0x101c0
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 8
rs2 = a4
Rs2 = 4
rd = a4
imm is 0x1
imm is 1
ID done!
cycle 97 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 97 MEM, PC:0xfffffffc
MEM done!
cycle 97 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 98 fetch, PC:0x101c8
instruction is 117b7
IF done!
cycle 98 decode, PC:0x101c4
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 4
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:a4
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 98 execute, PC:0x101c0
EX input1 = 0x8
EX input1 = 8
EX input2 = 0x4
EX input2 = 4
ALUout = 0xc
ALUout = 12
EX done!
cycle 98 MEM, PC:0xfffffffc
MEM done!
cycle 98 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 99 fetch, PC:0x101c8
instruction is 117b7
IF done!
cycle 99 decode, PC:0x101c4
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 4
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 99 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 99 MEM, PC:0x101c0
MEM done!
cycle 99 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 100 fetch, PC:0x101c8
instruction is 117b7
IF done!
cycle 100 decode, PC:0x101c4
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 4
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
cycle 100 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 100 MEM, PC:0xfffffffc
MEM done!
cycle 100 WriteBack, PC:0x101c0
write c to Reg[14]
write 12 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 101 fetch, PC:0x101cc
instruction is e4078793
IF done!
cycle 101 decode, PC:0x101c8
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 101 execute, PC:0x101c4
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 101 MEM, PC:0xfffffffc
MEM done!
cycle 101 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 4

===============================
cycle 102 fetch, PC:0x101d0
instruction is 107a783
IF done!
cycle 102 decode, PC:0x101cc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 8
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 102 execute, PC:0x101c8
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 102 MEM, PC:0x101c4
write c to memory
write 12 to memory
MEM done!
cycle 102 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 103 fetch, PC:0x101d0
instruction is 107a783
IF done!
cycle 103 decode, PC:0x101cc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 8
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 103 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 103 MEM, PC:0x101c8
MEM done!
cycle 103 WriteBack, PC:0x101c4
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 104 fetch, PC:0x101d0
instruction is 107a783
IF done!
cycle 104 decode, PC:0x101cc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 8
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 104 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 104 MEM, PC:0xfffffffc
MEM done!
cycle 104 WriteBack, PC:0x101c8
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 105 fetch, PC:0x101d0
instruction is 107a783
IF done!
cycle 105 decode, PC:0x101cc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 105 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 105 MEM, PC:0xfffffffc
MEM done!
cycle 105 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 106 fetch, PC:0x101d4
instruction is 17871b
IF done!
cycle 106 decode, PC:0x101d0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x10
imm is 16
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 106 execute, PC:0x101cc
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 106 MEM, PC:0xfffffffc
MEM done!
cycle 106 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 107 fetch, PC:0x101d4
instruction is 17871b
IF done!
cycle 107 decode, PC:0x101d0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x10
imm is 16
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 107 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 107 MEM, PC:0x101cc
MEM done!
cycle 107 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 108 fetch, PC:0x101d4
instruction is 17871b
IF done!
cycle 108 decode, PC:0x101d0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x10
imm is 16
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 108 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 108 MEM, PC:0xfffffffc
MEM done!
cycle 108 WriteBack, PC:0x101cc
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 109 fetch, PC:0x101d4
instruction is 17871b
IF done!
cycle 109 decode, PC:0x101d0
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x10
imm is 16
ID done!
cycle 109 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 109 MEM, PC:0xfffffffc
MEM done!
cycle 109 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 110 fetch, PC:0x101d8
instruction is 117b7
IF done!
cycle 110 decode, PC:0x101d4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 110 execute, PC:0x101d0
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x10
EX input2 = 16
ALUout = 0x10e50
ALUout = 69200
EX done!
cycle 110 MEM, PC:0xfffffffc
MEM done!
cycle 110 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 111 fetch, PC:0x101d8
instruction is 117b7
IF done!
cycle 111 decode, PC:0x101d4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 111 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 111 MEM, PC:0x101d0
read 5 from memory
read 5 from memory
MEM done!
cycle 111 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 112 fetch, PC:0x101d8
instruction is 117b7
IF done!
cycle 112 decode, PC:0x101d4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 112 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 112 MEM, PC:0xfffffffc
MEM done!
cycle 112 WriteBack, PC:0x101d0
write 5 to Reg[15]
write 5 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 113 fetch, PC:0x101d8
instruction is 117b7
IF done!
cycle 113 decode, PC:0x101d4
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 5
rd = a4
imm is 0x1
imm is 1
ID done!
cycle 113 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 113 MEM, PC:0xfffffffc
MEM done!
cycle 113 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 114 fetch, PC:0x101dc
instruction is e4078793
IF done!
cycle 114 decode, PC:0x101d8
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 114 execute, PC:0x101d4
EX input1 = 0x5
EX input1 = 5
EX input2 = 0x1
EX input2 = 1
ALUout = 0x6
ALUout = 6
EX done!
cycle 114 MEM, PC:0xfffffffc
MEM done!
cycle 114 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 115 fetch, PC:0x101e0
instruction is e7a823
IF done!
cycle 115 decode, PC:0x101dc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 5
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 115 execute, PC:0x101d8
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 115 MEM, PC:0x101d4
MEM done!
cycle 115 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 116 fetch, PC:0x101e0
instruction is e7a823
IF done!
cycle 116 decode, PC:0x101dc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 5
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:a4
execute bubble!
ID done!
cycle 116 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 116 MEM, PC:0x101d8
MEM done!
cycle 116 WriteBack, PC:0x101d4
write 6 to Reg[14]
write 6 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 117 fetch, PC:0x101e0
instruction is e7a823
IF done!
cycle 117 decode, PC:0x101dc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 5
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 117 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 117 MEM, PC:0xfffffffc
MEM done!
cycle 117 WriteBack, PC:0x101d8
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 118 fetch, PC:0x101e0
instruction is e7a823
IF done!
cycle 118 decode, PC:0x101dc
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 118 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 118 MEM, PC:0xfffffffc
MEM done!
cycle 118 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 119 fetch, PC:0x101e4
instruction is 8081a783
IF done!
cycle 119 decode, PC:0x101e0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 6
rd = a5
imm is 0x10
imm is 16
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 119 execute, PC:0x101dc
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 119 MEM, PC:0xfffffffc
MEM done!
cycle 119 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 120 fetch, PC:0x101e4
instruction is 8081a783
IF done!
cycle 120 decode, PC:0x101e0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 6
rd = a5
imm is 0x10
imm is 16
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 120 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 120 MEM, PC:0x101dc
MEM done!
cycle 120 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 121 fetch, PC:0x101e4
instruction is 8081a783
IF done!
cycle 121 decode, PC:0x101e0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 6
rd = a5
imm is 0x10
imm is 16
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 121 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 121 MEM, PC:0xfffffffc
MEM done!
cycle 121 WriteBack, PC:0x101dc
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 122 fetch, PC:0x101e4
instruction is 8081a783
IF done!
cycle 122 decode, PC:0x101e0
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69184
rs2 = a4
Rs2 = 6
rd = a5
imm is 0x10
imm is 16
ID done!
cycle 122 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 122 MEM, PC:0xfffffffc
MEM done!
cycle 122 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 123 fetch, PC:0x101e8
instruction is 27971b
IF done!
cycle 123 decode, PC:0x101e4
opcode is:3
inst_name is LW
rs1 = gp
Rs1 = 73120
rd = a5
imm is 0xfffff808
imm is -2040
ID done!
another instruction number!!!!!!!!
its PC is:cycle 123 execute, PC:0x101e0
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x10
EX input2 = 16
ALUout = 0x10e50
ALUout = 69200
EX done!
cycle 123 MEM, PC:0xfffffffc
MEM done!
cycle 123 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 5;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 124 fetch, PC:0x101ec
instruction is 80e1a423
IF done!
cycle 124 decode, PC:0x101e8
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x2
imm is 2
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 124 execute, PC:0x101e4
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 124 MEM, PC:0x101e0
write 6 to memory
write 6 to memory
MEM done!
cycle 124 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 125 fetch, PC:0x101ec
instruction is 80e1a423
IF done!
cycle 125 decode, PC:0x101e8
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x2
imm is 2
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 125 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 125 MEM, PC:0x101e4
read c from memory
read 12 from memory
MEM done!
cycle 125 WriteBack, PC:0x101e0
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 126 fetch, PC:0x101ec
instruction is 80e1a423
IF done!
cycle 126 decode, PC:0x101e8
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x2
imm is 2
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 126 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 126 MEM, PC:0xfffffffc
MEM done!
cycle 126 WriteBack, PC:0x101e4
write c to Reg[15]
write 12 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 127 fetch, PC:0x101ec
instruction is 80e1a423
IF done!
cycle 127 decode, PC:0x101e8
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 12
rd = a4
imm is 0x2
imm is 2
ID done!
cycle 127 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 127 MEM, PC:0xfffffffc
MEM done!
cycle 127 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 128 fetch, PC:0x101f0
instruction is 117b7
IF done!
cycle 128 decode, PC:0x101ec
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 6
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:a4
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 128 execute, PC:0x101e8
EX input1 = 0xc
EX input1 = 12
EX input2 = 0x2
EX input2 = 2
ALUout = 0x30
ALUout = 48
EX done!
cycle 128 MEM, PC:0xfffffffc
MEM done!
cycle 128 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 129 fetch, PC:0x101f0
instruction is 117b7
IF done!
cycle 129 decode, PC:0x101ec
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 6
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 129 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 129 MEM, PC:0x101e8
MEM done!
cycle 129 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 130 fetch, PC:0x101f0
instruction is 117b7
IF done!
cycle 130 decode, PC:0x101ec
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 6
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
cycle 130 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 130 MEM, PC:0xfffffffc
MEM done!
cycle 130 WriteBack, PC:0x101e8
write 30 to Reg[14]
write 48 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 131 fetch, PC:0x101f4
instruction is e4078793
IF done!
cycle 131 decode, PC:0x101f0
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 131 execute, PC:0x101ec
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 131 MEM, PC:0xfffffffc
MEM done!
cycle 131 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 12

===============================
cycle 132 fetch, PC:0x101f8
instruction is 147a783
IF done!
cycle 132 decode, PC:0x101f4
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 12
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 132 execute, PC:0x101f0
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 132 MEM, PC:0x101ec
write 30 to memory
write 48 to memory
MEM done!
cycle 132 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 133 fetch, PC:0x101f8
instruction is 147a783
IF done!
cycle 133 decode, PC:0x101f4
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 12
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 133 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 133 MEM, PC:0x101f0
MEM done!
cycle 133 WriteBack, PC:0x101ec
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 134 fetch, PC:0x101f8
instruction is 147a783
IF done!
cycle 134 decode, PC:0x101f4
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 12
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 134 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 134 MEM, PC:0xfffffffc
MEM done!
cycle 134 WriteBack, PC:0x101f0
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 135 fetch, PC:0x101f8
instruction is 147a783
IF done!
cycle 135 decode, PC:0x101f4
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 135 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 135 MEM, PC:0xfffffffc
MEM done!
cycle 135 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 136 fetch, PC:0x101fc
instruction is 17871b
IF done!
cycle 136 decode, PC:0x101f8
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x14
imm is 20
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 136 execute, PC:0x101f4
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 136 MEM, PC:0xfffffffc
MEM done!
cycle 136 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 137 fetch, PC:0x101fc
instruction is 17871b
IF done!
cycle 137 decode, PC:0x101f8
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x14
imm is 20
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 137 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 137 MEM, PC:0x101f4
MEM done!
cycle 137 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 138 fetch, PC:0x101fc
instruction is 17871b
IF done!
cycle 138 decode, PC:0x101f8
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0x14
imm is 20
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 138 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 138 MEM, PC:0xfffffffc
MEM done!
cycle 138 WriteBack, PC:0x101f4
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 139 fetch, PC:0x101fc
instruction is 17871b
IF done!
cycle 139 decode, PC:0x101f8
opcode is:3
inst_name is LW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x14
imm is 20
ID done!
cycle 139 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 139 MEM, PC:0xfffffffc
MEM done!
cycle 139 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 140 fetch, PC:0x10200
instruction is 117b7
IF done!
cycle 140 decode, PC:0x101fc
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 140 execute, PC:0x101f8
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x14
EX input2 = 20
ALUout = 0x10e54
ALUout = 69204
EX done!
cycle 140 MEM, PC:0xfffffffc
MEM done!
cycle 140 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 141 fetch, PC:0x10200
instruction is 117b7
IF done!
cycle 141 decode, PC:0x101fc
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 141 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 141 MEM, PC:0x101f8
read 6 from memory
read 6 from memory
MEM done!
cycle 141 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 142 fetch, PC:0x10200
instruction is 117b7
IF done!
cycle 142 decode, PC:0x101fc
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 69184
rd = a4
imm is 0x1
imm is 1
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 142 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 142 MEM, PC:0xfffffffc
MEM done!
cycle 142 WriteBack, PC:0x101f8
write 6 to Reg[15]
write 6 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 143 fetch, PC:0x10200
instruction is 117b7
IF done!
cycle 143 decode, PC:0x101fc
opcode is:1b
inst_name is ADDIW
rs1 = a5
Rs1 = 6
rd = a4
imm is 0x1
imm is 1
ID done!
cycle 143 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 143 MEM, PC:0xfffffffc
MEM done!
cycle 143 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 144 fetch, PC:0x10204
instruction is e4078793
IF done!
cycle 144 decode, PC:0x10200
opcode is:37
inst_name is LUI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x11000
imm is 69632
ID done!
another instruction number!!!!!!!!
its PC is:cycle 144 execute, PC:0x101fc
EX input1 = 0x6
EX input1 = 6
EX input2 = 0x1
EX input2 = 1
ALUout = 0x7
ALUout = 7
EX done!
cycle 144 MEM, PC:0xfffffffc
MEM done!
cycle 144 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 145 fetch, PC:0x10208
instruction is e7aa23
IF done!
cycle 145 decode, PC:0x10204
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 6
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 145 execute, PC:0x10200
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x11000
EX input2 = 69632
ALUout = 0x11000
ALUout = 69632
EX done!
cycle 145 MEM, PC:0x101fc
MEM done!
cycle 145 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 146 fetch, PC:0x10208
instruction is e7aa23
IF done!
cycle 146 decode, PC:0x10204
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 6
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:a4
execute bubble!
ID done!
cycle 146 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 146 MEM, PC:0x10200
MEM done!
cycle 146 WriteBack, PC:0x101fc
write 7 to Reg[14]
write 7 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 147 fetch, PC:0x10208
instruction is e7aa23
IF done!
cycle 147 decode, PC:0x10204
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 6
rd = a5
imm is 0xfffffe40
imm is -448
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 147 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 147 MEM, PC:0xfffffffc
MEM done!
cycle 147 WriteBack, PC:0x10200
write 11000 to Reg[15]
write 69632 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 148 fetch, PC:0x10208
instruction is e7aa23
IF done!
cycle 148 decode, PC:0x10204
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 69632
rd = a5
imm is 0xfffffe40
imm is -448
ID done!
cycle 148 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 148 MEM, PC:0xfffffffc
MEM done!
cycle 148 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 149 fetch, PC:0x1020c
instruction is 8081a703
IF done!
cycle 149 decode, PC:0x10208
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 7
rd = a5
imm is 0x14
imm is 20
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 149 execute, PC:0x10204
EX input1 = 0x11000
EX input1 = 69632
EX input2 = 0xfffffffffffffe40
EX input2 = -448
ALUout = 0x10e40
ALUout = 69184
EX done!
cycle 149 MEM, PC:0xfffffffc
MEM done!
cycle 149 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 150 fetch, PC:0x1020c
instruction is 8081a703
IF done!
cycle 150 decode, PC:0x10208
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 7
rd = a5
imm is 0x14
imm is 20
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 150 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 150 MEM, PC:0x10204
MEM done!
cycle 150 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 151 fetch, PC:0x1020c
instruction is 8081a703
IF done!
cycle 151 decode, PC:0x10208
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69632
rs2 = a4
Rs2 = 7
rd = a5
imm is 0x14
imm is 20
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 151 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 151 MEM, PC:0xfffffffc
MEM done!
cycle 151 WriteBack, PC:0x10204
write 10e40 to Reg[15]
write 69184 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 152 fetch, PC:0x1020c
instruction is 8081a703
IF done!
cycle 152 decode, PC:0x10208
opcode is:23
inst_name is SW
rs1 = a5
Rs1 = 69184
rs2 = a4
Rs2 = 7
rd = a5
imm is 0x14
imm is 20
ID done!
cycle 152 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 152 MEM, PC:0xfffffffc
MEM done!
cycle 152 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 153 fetch, PC:0x10210
instruction is 70793
IF done!
cycle 153 decode, PC:0x1020c
opcode is:3
inst_name is LW
rs1 = gp
Rs1 = 73120
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
another instruction number!!!!!!!!
its PC is:cycle 153 execute, PC:0x10208
EX input1 = 0x10e40
EX input1 = 69184
EX input2 = 0x14
EX input2 = 20
ALUout = 0x10e54
ALUout = 69204
EX done!
cycle 153 MEM, PC:0xfffffffc
MEM done!
cycle 153 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 6;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 154 fetch, PC:0x10214
instruction is 27979b
IF done!
cycle 154 decode, PC:0x10210
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 7
rd = a5
imm is 0x0
imm is 0
stall and bubble due to rs1 = a4
ID_EX.Rd:a4
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 154 execute, PC:0x1020c
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 154 MEM, PC:0x10208
write 7 to memory
write 7 to memory
MEM done!
cycle 154 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 155 fetch, PC:0x10214
instruction is 27979b
IF done!
cycle 155 decode, PC:0x10210
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 7
rd = a5
imm is 0x0
imm is 0
stall and bubble due to rs1 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 155 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 155 MEM, PC:0x1020c
read 30 from memory
read 48 from memory
MEM done!
cycle 155 WriteBack, PC:0x10208
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 156 fetch, PC:0x10214
instruction is 27979b
IF done!
cycle 156 decode, PC:0x10210
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 7
rd = a5
imm is 0x0
imm is 0
stall and bubble due to rs1 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a4
execute bubble!
ID done!
cycle 156 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 156 MEM, PC:0xfffffffc
MEM done!
cycle 156 WriteBack, PC:0x1020c
write 30 to Reg[14]
write 48 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 157 fetch, PC:0x10214
instruction is 27979b
IF done!
cycle 157 decode, PC:0x10210
opcode is:13
inst_name is ADDI
rs1 = a4
Rs1 = 48
rd = a5
imm is 0x0
imm is 0
ID done!
cycle 157 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 157 MEM, PC:0xfffffffc
MEM done!
cycle 157 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 158 fetch, PC:0x10218
instruction is e7873b
IF done!
cycle 158 decode, PC:0x10214
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x2
imm is 2
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 158 execute, PC:0x10210
EX input1 = 0x30
EX input1 = 48
EX input2 = 0x0
EX input2 = 0
ALUout = 0x30
ALUout = 48
EX done!
cycle 158 MEM, PC:0xfffffffc
MEM done!
cycle 158 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 159 fetch, PC:0x10218
instruction is e7873b
IF done!
cycle 159 decode, PC:0x10214
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x2
imm is 2
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 159 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 159 MEM, PC:0x10210
MEM done!
cycle 159 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 160 fetch, PC:0x10218
instruction is e7873b
IF done!
cycle 160 decode, PC:0x10214
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 69184
rd = a5
imm is 0x2
imm is 2
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 160 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 160 MEM, PC:0xfffffffc
MEM done!
cycle 160 WriteBack, PC:0x10210
write 30 to Reg[15]
write 48 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 161 fetch, PC:0x10218
instruction is e7873b
IF done!
cycle 161 decode, PC:0x10214
opcode is:1b
inst_name is SLLIW
rs1 = a5
Rs1 = 48
rd = a5
imm is 0x2
imm is 2
ID done!
cycle 161 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 161 MEM, PC:0xfffffffc
MEM done!
cycle 161 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 162 fetch, PC:0x1021c
instruction is 80e1a423
IF done!
cycle 162 decode, PC:0x10218
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 48
rs2 = a4
Rs2 = 48
rd = a4
imm is 0x2
imm is 2
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 162 execute, PC:0x10214
EX input1 = 0x30
EX input1 = 48
EX input2 = 0x2
EX input2 = 2
ALUout = 0xc0
ALUout = 192
EX done!
cycle 162 MEM, PC:0xfffffffc
MEM done!
cycle 162 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 163 fetch, PC:0x1021c
instruction is 80e1a423
IF done!
cycle 163 decode, PC:0x10218
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 48
rs2 = a4
Rs2 = 48
rd = a4
imm is 0x2
imm is 2
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 163 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 163 MEM, PC:0x10214
MEM done!
cycle 163 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 164 fetch, PC:0x1021c
instruction is 80e1a423
IF done!
cycle 164 decode, PC:0x10218
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 48
rs2 = a4
Rs2 = 48
rd = a4
imm is 0x2
imm is 2
stall and bubble due to rs1/rs2
rs1 = a5
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 164 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 164 MEM, PC:0xfffffffc
MEM done!
cycle 164 WriteBack, PC:0x10214
write c0 to Reg[15]
write 192 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 165 fetch, PC:0x1021c
instruction is 80e1a423
IF done!
cycle 165 decode, PC:0x10218
opcode is:3b
inst_name is ADDW
rs1 = a5
Rs1 = 192
rs2 = a4
Rs2 = 48
rd = a4
imm is 0x2
imm is 2
ID done!
cycle 165 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 165 MEM, PC:0xfffffffc
MEM done!
cycle 165 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 166 fetch, PC:0x10220
instruction is 793
IF done!
cycle 166 decode, PC:0x1021c
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 48
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:a4
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 166 execute, PC:0x10218
EX input1 = 0xc0
EX input1 = 192
EX input2 = 0x30
EX input2 = 48
ALUout = 0xf0
ALUout = 240
EX done!
cycle 166 MEM, PC:0xfffffffc
MEM done!
cycle 166 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 167 fetch, PC:0x10220
instruction is 793
IF done!
cycle 167 decode, PC:0x1021c
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 48
rd = a4
imm is 0xfffff808
imm is -2040
stall and bubble due to rs1/rs2
rs1 = gp
rs2 = a4
ID_EX.Rd:zero
EX_MEM.Reg_dst:a4
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 167 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 167 MEM, PC:0x10218
MEM done!
cycle 167 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 168 fetch, PC:0x10220
instruction is 793
IF done!
cycle 168 decode, PC:0x1021c
opcode is:23
inst_name is SW
rs1 = gp
Rs1 = 73120
rs2 = a4
Rs2 = 48
rd = a4
imm is 0xfffff808
imm is -2040
ID done!
cycle 168 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 168 MEM, PC:0xfffffffc
MEM done!
cycle 168 WriteBack, PC:0x10218
write f0 to Reg[14]
write 240 to Reg[14]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 169 fetch, PC:0x10224
instruction is 78513
IF done!
cycle 169 decode, PC:0x10220
opcode is:13
inst_name is ADDI
rs1 = zero
Rs1 = 0
rd = a5
imm is 0x0
imm is 0
ID done!
another instruction number!!!!!!!!
its PC is:cycle 169 execute, PC:0x1021c
EX input1 = 0x11da0
EX input1 = 73120
EX input2 = 0xfffffffffffff808
EX input2 = -2040
ALUout = 0x115a8
ALUout = 71080
EX done!
cycle 169 MEM, PC:0xfffffffc
MEM done!
cycle 169 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 48

===============================
cycle 170 fetch, PC:0x10228
instruction is 813403
IF done!
cycle 170 decode, PC:0x10224
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 192
rd = a0
imm is 0x0
imm is 0
stall and bubble due to rs1 = a5
ID_EX.Rd:a5
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
another instruction number!!!!!!!!
its PC is:cycle 170 execute, PC:0x10220
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 170 MEM, PC:0x1021c
write f0 to memory
write 240 to memory
MEM done!
cycle 170 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 240

===============================
cycle 171 fetch, PC:0x10228
instruction is 813403
IF done!
cycle 171 decode, PC:0x10224
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 192
rd = a0
imm is 0x0
imm is 0
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:a5
MEM_WB.Reg_dst:zero
execute bubble!
ID done!
cycle 171 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 171 MEM, PC:0x10220
MEM done!
cycle 171 WriteBack, PC:0x1021c
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 240

===============================
cycle 172 fetch, PC:0x10228
instruction is 813403
IF done!
cycle 172 decode, PC:0x10224
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 192
rd = a0
imm is 0x0
imm is 0
stall and bubble due to rs1 = a5
ID_EX.Rd:zero
EX_MEM.Reg_dst:zero
MEM_WB.Reg_dst:a5
execute bubble!
ID done!
cycle 172 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 172 MEM, PC:0xfffffffc
MEM done!
cycle 172 WriteBack, PC:0x10220
write 0 to Reg[15]
write 0 to Reg[15]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 240

===============================
cycle 173 fetch, PC:0x10228
instruction is 813403
IF done!
cycle 173 decode, PC:0x10224
opcode is:13
inst_name is ADDI
rs1 = a5
Rs1 = 0
rd = a0
imm is 0x0
imm is 0
ID done!
cycle 173 execute, PC:0xfffffffc
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 173 MEM, PC:0xfffffffc
MEM done!
cycle 173 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 240

===============================
cycle 174 fetch, PC:0x1022c
instruction is 1010113
IF done!
cycle 174 decode, PC:0x10228
opcode is:3
inst_name is LD
rs1 = sp
Rs1 = 49999984
rd = s0
imm is 0x8
imm is 8
ID done!
another instruction number!!!!!!!!
its PC is:cycle 174 execute, PC:0x10224
EX input1 = 0x0
EX input1 = 0
EX input2 = 0x0
EX input2 = 0
ALUout = 0x0
ALUout = 0
EX done!
cycle 174 MEM, PC:0xfffffffc
MEM done!
cycle 174 WriteBack, PC:0xfffffffc
write 0 to Reg[0]
write 0 to Reg[0]
WB done!
*******************************
===============================
res[0] is 1;res[1] is 3;res[2] is 4;res[3] is 5;res[4] is 6;res[5] is 7;
a is 0;b is 0;c is 0;sum is 0;temp is 240

===============================
final cycle is 175
simulate over!
cycle number is:175
data hazard num is:115
control hazard num is:0
