--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK / 0.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.588ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/R_EDGE_FLAG_DAT (SLICE_X86Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/R_EDGE_FLAG_DAT (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 1)
  Clock Path Skew:      2.621ns (2.306 - -0.315)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/R_EDGE_FLAG_DAT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X82Y81.D5      net (fanout=13)       2.357   d_digif_serial_rst_OBUF
    SLICE_X82Y81.DMUX    Tilo                  0.251   DIGIF_INST/rising_edge_process.txbuf_l<4>
                                                       DIGIF_INST/_n01861
    SLICE_X86Y84.SR      net (fanout=4)        0.886   DIGIF_INST/_n0186
    SLICE_X86Y84.CLK     Tsrck                 0.444   DIGIF_INST/R_EDGE_FLAG_DAT
                                                       DIGIF_INST/R_EDGE_FLAG_DAT
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (2.545ns logic, 3.243ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/F_EDGE_FLAG_DAT (SLICE_X87Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/F_EDGE_FLAG_DAT (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.744ns (Levels of Logic = 1)
  Clock Path Skew:      2.621ns (2.306 - -0.315)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/F_EDGE_FLAG_DAT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X82Y81.D5      net (fanout=13)       2.357   d_digif_serial_rst_OBUF
    SLICE_X82Y81.DMUX    Tilo                  0.251   DIGIF_INST/rising_edge_process.txbuf_l<4>
                                                       DIGIF_INST/_n01861
    SLICE_X87Y84.SR      net (fanout=4)        0.886   DIGIF_INST/_n0186
    SLICE_X87Y84.CLK     Tsrck                 0.400   DIGIF_INST/F_EDGE_FLAG_DAT
                                                       DIGIF_INST/F_EDGE_FLAG_DAT
    -------------------------------------------------  ---------------------------
    Total                                      5.744ns (2.501ns logic, 3.243ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_2 (SLICE_X81Y82.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 1)
  Clock Path Skew:      2.625ns (2.310 - -0.315)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/rising_edge_process.preamble_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X81Y82.D5      net (fanout=13)       2.753   d_digif_serial_rst_OBUF
    SLICE_X81Y82.D       Tilo                  0.259   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X81Y82.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X81Y82.CLK     Tsrck                 0.422   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (2.531ns logic, 3.055ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_0 to DIGIF_INST/rising_edge_process.preamble_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y82.AQ      Tcko                  0.391   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    SLICE_X81Y82.D6      net (fanout=5)        0.557   DIGIF_INST/rising_edge_process.preamble_counter<0>
    SLICE_X81Y82.D       Tilo                  0.259   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X81Y82.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X81Y82.CLK     Tsrck                 0.422   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (1.072ns logic, 0.859ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y82.CQ      Tcko                  0.391   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X81Y82.D1      net (fanout=3)        0.475   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X81Y82.D       Tilo                  0.259   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X81Y82.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X81Y82.CLK     Tsrck                 0.422   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.072ns logic, 0.777ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_var_4 (SLICE_X80Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_1 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_var_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_1 to DIGIF_INST/rising_edge_process.preamble_var_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y82.BQ      Tcko                  0.198   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_1
    SLICE_X80Y82.A5      net (fanout=4)        0.086   DIGIF_INST/rising_edge_process.preamble_counter<1>
    SLICE_X80Y82.CLK     Tah         (-Th)    -0.131   DIGIF_INST/rising_edge_process.preamble_var<2>
                                                       DIGIF_INST/Mmux_rising_edge_process.preamble_var[3]_PREAMBLE[5]_mux_5_OUT31
                                                       DIGIF_INST/rising_edge_process.preamble_var_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.329ns logic, 0.086ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_3 (SLICE_X81Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y82.CQ      Tcko                  0.198   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X81Y82.C5      net (fanout=3)        0.063   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X81Y82.CLK     Tah         (-Th)    -0.155   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Result<3>1
                                                       DIGIF_INST/rising_edge_process.preamble_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.353ns logic, 0.063ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.preamble_counter_0 (SLICE_X82Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.preamble_counter_0 (FF)
  Destination:          DIGIF_INST/falling_edge_process.preamble_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.preamble_counter_0 to DIGIF_INST/falling_edge_process.preamble_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y80.AQ      Tcko                  0.200   DIGIF_INST/falling_edge_process.preamble_counter<4>
                                                       DIGIF_INST/falling_edge_process.preamble_counter_0
    SLICE_X82Y80.A6      net (fanout=5)        0.038   DIGIF_INST/falling_edge_process.preamble_counter<0>
    SLICE_X82Y80.CLK     Tah         (-Th)    -0.190   DIGIF_INST/falling_edge_process.preamble_counter<4>
                                                       DIGIF_INST/Mcount_falling_edge_process.preamble_counter_xor<0>11_INV_0
                                                       DIGIF_INST/falling_edge_process.preamble_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/rising_edge_process.sck_toggle/CLK
  Logical resource: DIGIF_INST/rising_edge_process.sck_toggle/CK
  Location pin: SLICE_X74Y90.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/falling_edge_process.preamble_counter<4>/CLK
  Logical resource: DIGIF_INST/falling_edge_process.preamble_counter_0/CK
  Location pin: SLICE_X82Y80.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/falling_edge_process.preamble_counter<4>/CLK
  Logical resource: DIGIF_INST/falling_edge_process.preamble_counter_1/CK
  Location pin: SLICE_X82Y80.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DIGIF_INST_LSB_SDA_FALL = PERIOD TIMEGRP 
"DIGIF_INST/LSB_SDA_FALL"         TS_CLOCK_DESER_1BIT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.639ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DIGIF_INST_LSB_SDA_FALL = PERIOD TIMEGRP "DIGIF_INST/LSB_SDA_FALL"
        TS_CLOCK_DESER_1BIT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_DIGIF_OBUFDS/CLK0
  Logical resource: ODDR2_LSBDATTX_INST/CK0
  Location pin: OLOGIC_X19Y175.CLK0
  Clock network: LSBDAT
--------------------------------------------------------------------------------
Slack: 18.597ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLOCK_DIGIF_OBUFDS/CLK1
  Logical resource: ODDR2_LSBDATTX_INST/CK1
  Location pin: OLOGIC_X19Y175.CLK1
  Clock network: LSBDAT_INV_2_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DIGIF_INST_LSB_SDA_RISE = PERIOD TIMEGRP 
"DIGIF_INST/LSB_SDA_RISE"         TS_CLOCK_DESER_1BIT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.639ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DIGIF_INST_LSB_SDA_RISE = PERIOD TIMEGRP "DIGIF_INST/LSB_SDA_RISE"
        TS_CLOCK_DESER_1BIT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_DIGIF_OBUFDS/CLK0
  Logical resource: ODDR2_LSBDATTX_INST/CK0
  Location pin: OLOGIC_X19Y175.CLK0
  Clock network: LSBDAT
--------------------------------------------------------------------------------
Slack: 18.597ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLOCK_DIGIF_OBUFDS/CLK1
  Logical resource: ODDR2_LSBDATTX_INST/CK1
  Location pin: OLOGIC_X19Y175.CLK1
  Clock network: LSBDAT_INV_2_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DIGIF_INST_MSB_SDA_FALL = PERIOD TIMEGRP 
"DIGIF_INST/MSB_SDA_FALL"         TS_CLOCK_DESER_1BIT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.639ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DIGIF_INST_MSB_SDA_FALL = PERIOD TIMEGRP "DIGIF_INST/MSB_SDA_FALL"
        TS_CLOCK_DESER_1BIT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK0
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0
  Location pin: OLOGIC_X18Y173.CLK0
  Clock network: MSBDAT
--------------------------------------------------------------------------------
Slack: 18.597ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK1
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK1
  Location pin: OLOGIC_X18Y173.CLK1
  Clock network: MSBDAT_INV_4_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DIGIF_INST_MSB_SDA_RISE = PERIOD TIMEGRP 
"DIGIF_INST/MSB_SDA_RISE"         TS_CLOCK_DESER_1BIT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.639ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DIGIF_INST_MSB_SDA_RISE = PERIOD TIMEGRP "DIGIF_INST/MSB_SDA_RISE"
        TS_CLOCK_DESER_1BIT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK0
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0
  Location pin: OLOGIC_X18Y173.CLK0
  Clock network: MSBDAT
--------------------------------------------------------------------------------
Slack: 18.597ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK1
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK1
  Location pin: OLOGIC_X18Y173.CLK1
  Clock network: MSBDAT_INV_4_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DIGIF_INST_mux_sck_fall = PERIOD TIMEGRP 
"DIGIF_INST/mux_sck_fall"         TS_CLOCK_DESER_1BIT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.639ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DIGIF_INST_mux_sck_fall = PERIOD TIMEGRP "DIGIF_INST/mux_sck_fall"
        TS_CLOCK_DESER_1BIT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK0
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0
  Location pin: OLOGIC_X18Y173.CLK0
  Clock network: MSBDAT
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_DIGIF_OBUFDS/CLK0
  Logical resource: ODDR2_LSBDATTX_INST/CK0
  Location pin: OLOGIC_X19Y175.CLK0
  Clock network: LSBDAT
--------------------------------------------------------------------------------
Slack: 18.597ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK1
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK1
  Location pin: OLOGIC_X18Y173.CLK1
  Clock network: MSBDAT_INV_4_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DIGIF_INST_mux_sck_rise = PERIOD TIMEGRP 
"DIGIF_INST/mux_sck_rise"         TS_CLOCK_DESER_1BIT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.639ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DIGIF_INST_mux_sck_rise = PERIOD TIMEGRP "DIGIF_INST/mux_sck_rise"
        TS_CLOCK_DESER_1BIT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK0
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0
  Location pin: OLOGIC_X18Y173.CLK0
  Clock network: MSBDAT
--------------------------------------------------------------------------------
Slack: 18.361ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_DIGIF_OBUFDS/CLK0
  Logical resource: ODDR2_LSBDATTX_INST/CK0
  Location pin: OLOGIC_X19Y175.CLK0
  Clock network: LSBDAT
--------------------------------------------------------------------------------
Slack: 18.597ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK1
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK1
  Location pin: OLOGIC_X18Y173.CLK1
  Clock network: MSBDAT_INV_4_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 847 paths analyzed, 293 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.704ns.
--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y12.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.690 - 0.641)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y45.BQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9
    RAMB16_X3Y12.ADDRA13 net (fanout=4)        2.008   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
    RAMB16_X3Y12.CLKA    Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.758ns logic, 2.008ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y12.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.591ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.690 - 0.641)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y45.AQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8
    RAMB16_X3Y12.ADDRA12 net (fanout=4)        1.833   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<8>
    RAMB16_X3Y12.CLKA    Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.758ns logic, 1.833ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y12.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_4 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.690 - 0.640)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_4 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y44.AQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<7>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_4
    RAMB16_X3Y12.ADDRA8  net (fanout=4)        1.682   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<4>
    RAMB16_X3Y12.CLKA    Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.758ns logic, 1.682ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_3 (SLICE_X77Y127.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_3 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.430 - 0.339)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_3 to SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y128.CQ     Tcko                  0.198   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits<5>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_3
    SLICE_X77Y127.DX     net (fanout=2)        0.196   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits<3>
    SLICE_X77Y127.CLK    Tckdi       (-Th)    -0.059   SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.257ns logic, 0.196ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0 (SLICE_X78Y126.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y126.BQ     Tcko                  0.200   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2
    SLICE_X78Y126.B5     net (fanout=5)        0.093   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<2>
    SLICE_X78Y126.CLK    Tah         (-Th)    -0.121   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mmux_tx_state_next_nbits11
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.321ns logic, 0.093ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1 (SLICE_X78Y126.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y126.AQ     Tcko                  0.200   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1
    SLICE_X78Y126.A6     net (fanout=5)        0.034   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<1>
    SLICE_X78Y126.CLK    Tah         (-Th)    -0.190   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mmux_tx_state_next_nbits21
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_1
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y26.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_100_BUFG/I0
  Logical resource: CLOCK_100_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 815 paths analyzed, 314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.248ns.
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (SLICE_X100Y129.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 0)
  Clock Path Skew:      -0.224ns (0.608 - 0.832)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q2    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X100Y129.CX    net (fanout=1)        4.020   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<2>
    SLICE_X100Y129.CLK   Tdick                 0.086   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (0.871ns logic, 4.020ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0 (SLICE_X100Y129.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 0)
  Clock Path Skew:      -0.224ns (0.608 - 0.832)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q4    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X100Y129.AX    net (fanout=1)        3.937   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<0>
    SLICE_X100Y129.CLK   Tdick                 0.086   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.871ns logic, 3.937ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1 (SLICE_X100Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.224ns (0.608 - 0.832)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q3    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X100Y129.BX    net (fanout=1)        3.931   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<1>
    SLICE_X100Y129.CLK   Tdick                 0.086   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.871ns logic, 3.931ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (SLICE_X103Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 to G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.CQ    Tcko                  0.198   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6
    SLICE_X103Y109.C5    net (fanout=2)        0.057   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>
    SLICE_X103Y109.CLK   Tah         (-Th)    -0.155   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data (SLICE_X106Y187.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data (FF)
  Destination:          G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data to G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y187.DQ    Tcko                  0.200   G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data
                                                       G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data
    SLICE_X106Y187.D6    net (fanout=3)        0.025   G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data
    SLICE_X106Y187.CLK   Tah         (-Th)    -0.190   G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data
                                                       G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data_rstpot
                                                       G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/rst_data
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9 (SLICE_X103Y109.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5 to G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.BQ    Tcko                  0.198   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5
    SLICE_X103Y109.B5    net (fanout=2)        0.072   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<5>
    SLICE_X103Y109.CLK   Tah         (-Th)    -0.155   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<5>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.270ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_DESER_INST/clkout2_buf/I0
  Logical resource: PLL_DESER_INST/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_DESER_INST/clkout1
--------------------------------------------------------------------------------
Slack: 79.570ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/CLK
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/CK
  Location pin: SLICE_X102Y181.CLK
  Clock network: CLOCK_DESER_4BIT
--------------------------------------------------------------------------------
Slack: 79.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/SR
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout2" TS_CLOCK /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3303 paths analyzed, 1751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  43.856ns.
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27 (SLICE_X102Y29.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 1)
  Clock Path Skew:      3.396ns (3.081 - -0.315)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOA4    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X98Y58.D4      net (fanout=3)        1.604   MEMDATA<4>
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.335   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (2.390ns logic, 4.156ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.696 - 0.630)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.BMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X98Y58.D1      net (fanout=45)       0.860   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.335   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (0.995ns logic, 3.412ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.696 - 0.630)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.AMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y58.D3      net (fanout=47)       0.724   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.335   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_27
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (0.995ns logic, 3.276ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30 (SLICE_X102Y29.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 1)
  Clock Path Skew:      3.396ns (3.081 - -0.315)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOA4    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X98Y58.D4      net (fanout=3)        1.604   MEMDATA<4>
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.315   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (2.370ns logic, 4.156ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.696 - 0.630)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.BMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X98Y58.D1      net (fanout=45)       0.860   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.315   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (0.975ns logic, 3.412ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.696 - 0.630)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.AMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y58.D3      net (fanout=47)       0.724   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.315   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (0.975ns logic, 3.276ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29 (SLICE_X102Y29.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.525ns (Levels of Logic = 1)
  Clock Path Skew:      3.396ns (3.081 - -0.315)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOA4    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X98Y58.D4      net (fanout=3)        1.604   MEMDATA<4>
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.314   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    -------------------------------------------------  ---------------------------
    Total                                      6.525ns (2.369ns logic, 4.156ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.696 - 0.630)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.BMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X98Y58.D1      net (fanout=45)       0.860   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.314   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (0.974ns logic, 3.412ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.696 - 0.630)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.AMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y58.D3      net (fanout=47)       0.724   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y58.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X102Y29.CE     net (fanout=9)        2.552   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X102Y29.CLK    Tceck                 0.314   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.974ns logic, 3.276ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y18.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.069 - 0.068)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y36.AQ     Tcko                  0.200   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<13>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10
    RAMB16_X4Y18.ADDRA13 net (fanout=31)       0.188   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<10>
    RAMB16_X4Y18.CLKA    Trckc_ADDRA (-Th)     0.066   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.134ns logic, 0.188ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X99Y35.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y35.CQ      Tcko                  0.200   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X99Y35.CX      net (fanout=1)        0.138   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X99Y35.CLK     Tckdi       (-Th)    -0.059   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10 (SLICE_X100Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y36.CQ     Tcko                  0.198   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    SLICE_X100Y36.CX     net (fanout=1)        0.160   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<10>
    SLICE_X100Y36.CLK    Tckdi       (-Th)    -0.041   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<11>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.239ns logic, 0.160ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y6.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|      7.309ns|            0|            0|            0|         5212|
| TS_CLOCK_DESER_1BIT           |     20.000ns|     14.588ns|      1.639ns|            0|            0|          247|            0|
|  TS_DIGIF_INST_LSB_SDA_FALL   |     20.000ns|      1.639ns|          N/A|            0|            0|            0|            0|
|  TS_DIGIF_INST_LSB_SDA_RISE   |     20.000ns|      1.639ns|          N/A|            0|            0|            0|            0|
|  TS_DIGIF_INST_MSB_SDA_FALL   |     20.000ns|      1.639ns|          N/A|            0|            0|            0|            0|
|  TS_DIGIF_INST_MSB_SDA_RISE   |     20.000ns|      1.639ns|          N/A|            0|            0|            0|            0|
|  TS_DIGIF_INST_mux_sck_fall   |     20.000ns|      1.639ns|          N/A|            0|            0|            0|            0|
|  TS_DIGIF_INST_mux_sck_rise   |     20.000ns|      1.639ns|          N/A|            0|            0|            0|            0|
| TS_PLL_250_INST_clk0          |     10.000ns|      5.704ns|          N/A|            0|            0|          847|            0|
| TS_PLL_DESER_INST_clkout1     |     80.000ns|      5.248ns|          N/A|            0|            0|          815|            0|
| TS_PLL_DESER_INST_clkout2     |     60.000ns|     43.856ns|          N/A|            0|            0|         3303|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.429|    3.654|    3.416|    3.603|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5212 paths, 0 nets, and 2710 connections

Design statistics:
   Minimum period:  43.856ns{1}   (Maximum frequency:  22.802MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 15 16:51:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 581 MB



