
*** Running vivado
    with args -log firfilter_5tap.vds -m64 -mode batch -messageDb vivado.pb -notrace -source firfilter_5tap.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source firfilter_5tap.tcl -notrace
Command: synth_design -top firfilter_5tap -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8508 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 296.715 ; gain = 87.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'firfilter_5tap' [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/interpolation.vhd:12]
INFO: [Synth 8-3491] module 'DFF' declared at 'H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/dff.vhd:5' bound to instance 'Dff1' of component 'DFF' [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/interpolation.vhd:49]
INFO: [Synth 8-638] synthesizing module 'DFF' [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/dff.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'DFF' (1#1) [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/dff.vhd:13]
INFO: [Synth 8-3491] module 'DFF' declared at 'H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/dff.vhd:5' bound to instance 'Dff2' of component 'DFF' [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/interpolation.vhd:50]
INFO: [Synth 8-3491] module 'DFF' declared at 'H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/dff.vhd:5' bound to instance 'Dff3' of component 'DFF' [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/interpolation.vhd:51]
INFO: [Synth 8-3491] module 'DFF' declared at 'H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/dff.vhd:5' bound to instance 'Dff4' of component 'DFF' [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/interpolation.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'firfilter_5tap' (2#1) [H:/Xilinxprojects/project_linearinterpolation/project_linearinterpolation.srcs/sources_1/new/interpolation.vhd:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 334.176 ; gain = 124.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 334.176 ; gain = 124.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 334.176 ; gain = 124.813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 340.926 ; gain = 131.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module firfilter_5tap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 462.891 ; gain = 253.527
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 462.938 ; gain = 253.574
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 462.938 ; gain = 253.574

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[7]' (FD) to 'Dff1/qt_reg[8]'
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[8]' (FD) to 'Dff1/qt_reg[9]'
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[9]' (FD) to 'Dff1/qt_reg[10]'
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[10]' (FD) to 'Dff1/qt_reg[11]'
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[11]' (FD) to 'Dff1/qt_reg[12]'
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[12]' (FD) to 'Dff1/qt_reg[13]'
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[13]' (FD) to 'Dff1/qt_reg[14]'
INFO: [Synth 8-3886] merging instance 'Dff1/qt_reg[14]' (FD) to 'Dff1/qt_reg[15]'
INFO: [Synth 8-3886] merging instance 'Dff2/qt_reg[12]' (FD) to 'Dff2/qt_reg[13]'
INFO: [Synth 8-3886] merging instance 'Dff2/qt_reg[13]' (FD) to 'Dff2/qt_reg[14]'
INFO: [Synth 8-3886] merging instance 'Dff2/qt_reg[14]' (FD) to 'Dff2/qt_reg[15]'
INFO: [Synth 8-3886] merging instance 'Dff3/qt_reg[13]' (FD) to 'Dff3/qt_reg[14]'
INFO: [Synth 8-3886] merging instance 'Dff3/qt_reg[14]' (FD) to 'Dff3/qt_reg[15]'
INFO: [Synth 8-3886] merging instance 'Dff4/qt_reg[14]' (FD) to 'Dff4/qt_reg[15]'
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[14]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[13]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[12]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[11]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[10]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[9]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[8]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff1/qt_reg[7]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff2/qt_reg[14]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff2/qt_reg[13]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff2/qt_reg[12]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff3/qt_reg[14]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff3/qt_reg[13]) is unused and will be removed from module firfilter_5tap.
WARNING: [Synth 8-3332] Sequential element (Dff4/qt_reg[14]) is unused and will be removed from module firfilter_5tap.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.289 ; gain = 275.926
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.289 ; gain = 275.926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.289 ; gain = 275.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    57|
|3     |LUT1   |    39|
|4     |LUT2   |   101|
|5     |LUT3   |    41|
|6     |LUT4   |    18|
|7     |LUT5   |    45|
|8     |LUT6   |    69|
|9     |FDRE   |    66|
|10    |IBUF   |     9|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   462|
|2     |  Dff1   |DFF    |    23|
|3     |  Dff2   |DFF_0  |    31|
|4     |  Dff3   |DFF_1  |    32|
|5     |  Dff4   |DFF_2  |   256|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 485.523 ; gain = 265.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 485.523 ; gain = 276.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 550.555 ; gain = 336.059
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 550.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 22:12:01 2017...
