<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="dcs1494593701173" xml:lang="en-us">
  <title class="- topic/title " id="TitleCPUAuxiliaryControlRegister2">CPUACTLR3_EL1, CPU Auxiliary Control
    Register 3, EL1</title>
  <shortdesc class="- topic/shortdesc ">The CPUACTLR3_EL1 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the core. </shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">CPUACTLR3_EL1 is a 64-bit register, and is part of the <term class="- topic/term " outputclass="archterm">implementation defined</term> registers functional group.</p>
      <fig class="- topic/fig " id="fig_em3_wfs_cv">
        <title class="- topic/title ">CPUACTLR3_EL1 bit assignments</title>
        <image class="- topic/image " href="lau1442568599501.svg" id="image_wy3_wfs_cv" placement="inline">
          <alt class="- topic/alt ">CPUACTLR3 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Reserved, [63:0]</dt>
          <dd class="- topic/dd ">Reserved for
                  <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> internal use.</dd>

          
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          
          <dd class="- topic/dd ">
            <p class="- topic/p ">CPUACTLR3_EL1 is common to the Secure and Non-secure states.</p>
          </dd>
        </dlentry>
      </dl>
    </section>
    <section class="- topic/section ">
      <title class="- topic/title ">Usage constraints</title>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessing the CPUACTLR3_EL1</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">The CPUACTLR3_EL1 can be written only when the system is idle. <keyword class="- topic/keyword ">Arm</keyword>               recommends that you write to this register after a powerup reset, before the <term keyref="mmu">MMU</term> is
              enabled.</p>
            <p class="- topic/p ">Setting many of these bits can cause significantly lower performance on your code.
              Therefore, <keyword class="- topic/keyword ">Arm</keyword> strongly recommends that you do not modify this register unless
              directed by <keyword class="- topic/keyword ">Arm</keyword>.</p>
            <p class="- topic/p ">This register can be <term keyref="read">read</term> using MRS with the following syntax:</p>
            <codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MRS &lt;Xt&gt;,&lt;systemreg&gt;</codeblock>
            <p class="- topic/p ">This register can be written using MSR with the following
              syntax:</p>
            <codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MSR &lt;systemreg&gt;, &lt;Xt&gt;</codeblock>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">This syntax is encoded with the following settings in the instruction
        encoding:</p>
      <table class="- topic/table " id="table_df4_gjh_1w">
        <tgroup class="- topic/tgroup " cols="6">
          <colspec class="- topic/colspec " colname="col1" colnum="1"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4"/>
          <colspec class="- topic/colspec " colname="col5" colnum="5"/>
          <colspec class="- topic/colspec " colname="col6" colnum="6"/>
          <thead class="- topic/thead ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">&lt;systemreg&gt;</entry>
              <entry class="- topic/entry " colname="col2">Op0</entry>
              <entry class="- topic/entry " colname="col3">Op1</entry>
              <entry class="- topic/entry " colname="col4">CRn</entry>
              <entry class="- topic/entry " colname="col5">CRm</entry>
              <entry class="- topic/entry " colname="col6">Op2</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C1_2</entry>
              <entry class="- topic/entry " colname="col2">11</entry>
              <entry class="- topic/entry " colname="col3">000</entry>
              <entry class="- topic/entry " colname="col4">1111</entry>
              <entry class="- topic/entry " colname="col5">0001</entry>
              <entry class="- topic/entry " colname="col6">010</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessibility</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">This register is accessible in software as follows:</p>
          </dd>
        </dlentry>
      </dl>
      <table class="- topic/table " id="table_br1_4vf_1v">
        <tgroup class="- topic/tgroup " cols="8">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colwidth="100pt"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col5" colnum="5" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col6" colnum="6" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col7" colnum="7" colwidth="30pt"/>
          <colspec class="- topic/colspec " colname="col8" colnum="8" colwidth="30pt"/>
          <thead class="- topic/thead ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1" morerows="1">&lt;syntax&gt;</entry>
              <entry class="- topic/entry " colname="col2" nameend="col4" namest="col2">Control</entry>
              <entry class="- topic/entry " colname="col5" nameend="col8" namest="col5">Accessibility</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">E2H</entry>
              <entry class="- topic/entry " colname="col2">TGE</entry>
              <entry class="- topic/entry " colname="col3">NS</entry>
              <entry class="- topic/entry " colname="col4">EL0</entry>
              <entry class="- topic/entry " colname="col5">EL1</entry>
              <entry class="- topic/entry " colname="col6">EL2</entry>
              <entry class="- topic/entry " colname="col7">EL3</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C1_2</entry>
              <entry class="- topic/entry " colname="col2">x</entry>
              <entry class="- topic/entry " colname="col3">x</entry>
              <entry class="- topic/entry " colname="col4">0</entry>
              <entry class="- topic/entry " colname="col5">-</entry>
              <entry class="- topic/entry " colname="col6">RW</entry>
              <entry class="- topic/entry " colname="col7">n/a</entry>
              <entry class="- topic/entry " colname="col8">RW</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C1_2</entry>
              <entry class="- topic/entry " colname="col2">x</entry>
              <entry class="- topic/entry " colname="col3">0</entry>
              <entry class="- topic/entry " colname="col4">1</entry>
              <entry class="- topic/entry " colname="col5">-</entry>
              <entry class="- topic/entry " colname="col6">RW</entry>
              <entry class="- topic/entry " colname="col7">RW</entry>
              <entry class="- topic/entry " colname="col8">RW</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">S3_0_C15_C1_2</entry>
              <entry class="- topic/entry " colname="col2">x</entry>
              <entry class="- topic/entry " colname="col3">1</entry>
              <entry class="- topic/entry " colname="col4">1</entry>
              <entry class="- topic/entry " colname="col5">-</entry>
              <entry class="- topic/entry " colname="col6">n/a</entry>
              <entry class="- topic/entry " colname="col7">RW</entry>
              <entry class="- topic/entry " colname="col8">RW</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <p class="- topic/p ">'n/a' Not accessible. The <term keyref="pe">PE</term> cannot be executing at this <term keyref="exceptionlevel">Exception level</term>,
        so this access is not possible.</p>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Traps and enables</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">For a description of the prioritization of any generated <term keyref="exception">exception</term>s,
              see <cite class="- topic/cite ">Exception priority order</cite> in the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite> for s
              taken to <term keyref="aarch64">AArch64</term> state, and see <cite class="- topic/cite ">Synchronous 
                prioritization</cite> for s taken to  state.</p>
            
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Write access to this register from EL1 or EL2 depends on the value of
        bit[0] of ACTLR_EL2 and ACTLR_EL3.</p>
    </section>
  </refbody>
</reference>
