Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:11:51 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.595        0.000                      0                 1487        0.144        0.000                      0                 1487        3.000        0.000                       0                   581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.595        0.000                      0                 1487        0.144        0.000                      0                 1487        3.000        0.000                       0                   581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.366ns (23.265%)  route 4.505ns (76.735%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.758     6.019    C_i_j0/out_tmp_reg__0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.143 r  C_i_j0/out_tmp_reg_i_27/O
                         net (fo=2, routed)           0.701     6.844    mult0/I1[6]
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.366ns (23.404%)  route 4.471ns (76.596%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.850     6.111    C_i_j0/out_tmp_reg__0
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.235 r  C_i_j0/out_tmp_reg__0_i_15/O
                         net (fo=1, routed)           0.575     6.810    mult0/I1[17]
    DSP48_X2Y16          DSP48E1                                      r  mult0/out_tmp_reg__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y16          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     7.439    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.366ns (23.475%)  route 4.453ns (76.525%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.723     5.984    C_i_j0/out_tmp_reg__0
    SLICE_X41Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.108 r  C_i_j0/out_tmp_reg__0_i_10/O
                         net (fo=1, routed)           0.684     6.792    mult0/I1[22]
    DSP48_X2Y16          DSP48E1                                      r  mult0/out_tmp_reg__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y16          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.439    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.366ns (23.132%)  route 4.539ns (76.868%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.950     6.212    betaRead00/out_tmp_reg
    SLICE_X37Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.336 r  betaRead00/out_tmp0_i_11__0/O
                         net (fo=1, routed)           0.543     6.878    mult0/I2[6]
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.527    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.366ns (23.554%)  route 4.433ns (76.446%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.795     6.056    C_i_j0/out_tmp_reg__0
    SLICE_X36Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.180 r  C_i_j0/out_tmp_reg__0_i_13/O
                         net (fo=1, routed)           0.592     6.772    mult0/I1[19]
    DSP48_X2Y16          DSP48E1                                      r  mult0/out_tmp_reg__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y16          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.366ns (23.564%)  route 4.431ns (76.436%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.688     5.949    C_i_j0/out_tmp_reg__0
    SLICE_X36Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.073 r  C_i_j0/out_tmp_reg_i_28/O
                         net (fo=2, routed)           0.697     6.770    mult0/I1[5]
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.439    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.366ns (23.223%)  route 4.516ns (76.777%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.758     6.019    C_i_j0/out_tmp_reg__0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.143 r  C_i_j0/out_tmp_reg_i_27/O
                         net (fo=2, routed)           0.712     6.855    mult0/I1[6]
    DSP48_X2Y17          DSP48E1                                      r  mult0/out_tmp_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y17          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.527    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 1.366ns (23.233%)  route 4.514ns (76.767%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.710     5.971    C_i_j0/out_tmp_reg__0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.095 r  C_i_j0/out_tmp_reg_i_21/O
                         net (fo=2, routed)           0.757     6.853    mult0/I1[12]
    DSP48_X2Y17          DSP48E1                                      r  mult0/out_tmp_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y17          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362     7.527    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.366ns (23.593%)  route 4.424ns (76.407%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.681     5.942    C_i_j0/out_tmp_reg__0
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.066 r  C_i_j0/out_tmp_reg_i_33/O
                         net (fo=2, routed)           0.697     6.763    mult0/I1[0]
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     7.439    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 1.366ns (23.602%)  route 4.422ns (76.398%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.973     0.973    done_reg1/clk
    SLICE_X32Y49         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg1/out_reg[0]/Q
                         net (fo=7, routed)           0.840     2.331    fsm6/done_reg1_out
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.150     2.481 f  fsm6/out[3]_i_3__2/O
                         net (fo=9, routed)           0.486     2.967    fsm5/out_reg[0]_11
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.293 f  fsm5/out[31]_i_7__1/O
                         net (fo=4, routed)           1.127     4.420    fsm1/out_reg[2]_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.544 r  fsm1/C_addr0[3]_INST_0_i_6/O
                         net (fo=72, routed)          0.593     5.137    fsm0/out_reg[31]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.261 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.671     5.932    C_i_j0/out_tmp_reg__0
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.056 r  C_i_j0/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.704     6.761    mult0/I1[4]
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=583, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.439    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 v0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    v0/clk
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  v0/out_reg[6]/Q
                         net (fo=1, routed)           0.059     0.597    CWrite10/out_reg[6]_1
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    CWrite10/clk
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.022     0.454    CWrite10/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 v0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    v0/clk
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  v0/out_reg[7]/Q
                         net (fo=1, routed)           0.062     0.600    CWrite10/out_reg[7]_1
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    CWrite10/clk
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.025     0.457    CWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    v0/clk
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[0]/Q
                         net (fo=1, routed)           0.097     0.648    CWrite10/out_reg[0]_1
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    CWrite10/clk
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.057     0.489    CWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mult0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y41         FDRE                                         r  mult0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[2]/Q
                         net (fo=1, routed)           0.116     0.667    CWrite00/Q[2]
    SLICE_X40Y41         FDRE                                         r  CWrite00/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    CWrite00/clk
    SLICE_X40Y41         FDRE                                         r  CWrite00/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.076     0.508    CWrite00/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 v0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    v0/clk
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[4]/Q
                         net (fo=1, routed)           0.112     0.663    CWrite10/out_reg[4]_1
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    CWrite10/clk
    SLICE_X40Y44         FDRE                                         r  CWrite10/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.071     0.503    CWrite10/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y44         FDRE                                         r  mult1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[6]/Q
                         net (fo=1, routed)           0.116     0.667    v0/Q[6]
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    v0/clk
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.075     0.507    v0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    v0/clk
    SLICE_X37Y48         FDRE                                         r  v0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[24]/Q
                         net (fo=1, routed)           0.101     0.652    CWrite10/out_reg[24]_1
    SLICE_X38Y48         FDRE                                         r  CWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    CWrite10/clk
    SLICE_X38Y48         FDRE                                         r  CWrite10/out_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059     0.491    CWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y41         FDRE                                         r  mult0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[1]/Q
                         net (fo=1, routed)           0.116     0.667    CWrite00/Q[1]
    SLICE_X40Y41         FDRE                                         r  CWrite00/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    CWrite00/clk
    SLICE_X40Y41         FDRE                                         r  CWrite00/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.071     0.503    CWrite00/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult1/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y44         FDRE                                         r  mult1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    v0/Q[7]
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    v0/clk
    SLICE_X41Y44         FDRE                                         r  v0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.071     0.503    v0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.410     0.410    mult2/clk
    SLICE_X27Y44         FDRE                                         r  mult2/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.116     0.667    mult2/p_1_in[13]
    SLICE_X27Y44         FDRE                                         r  mult2/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=583, unset)          0.432     0.432    mult2/clk
    SLICE_X27Y44         FDRE                                         r  mult2/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y14   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y14   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y16   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y17   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X21Y40  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X23Y43  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X21Y42  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X20Y44  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y40  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X23Y43  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y42  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y43  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y48  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y36  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y40  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X23Y43  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y42  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y43  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y44  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y48  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y36  ARead00/out_reg[18]/C



