Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 31 13:23:22 2025
| Host         : ws11-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: board_clock (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[15]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.221        0.000                      0                 3415        0.050        0.000                      0                 3415        3.750        0.000                       0                   812  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.221        0.000                      0                 3415        0.050        0.000                      0                 3415        3.750        0.000                       0                   812  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.244ns (24.184%)  route 7.035ns (75.816%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.634    14.712    EX_MEM/inst_out_reg[12]_0
    SLICE_X51Y54         FDRE                                         r  EX_MEM/mem_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.442    14.939    EX_MEM/clk_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  EX_MEM/mem_data_reg[15]/C
                         clock pessimism              0.458    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X51Y54         FDRE (Setup_fdre_C_R)       -0.429    14.933    EX_MEM/mem_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.244ns (24.184%)  route 7.035ns (75.816%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.634    14.712    EX_MEM/inst_out_reg[12]_0
    SLICE_X51Y54         FDRE                                         r  EX_MEM/mem_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.442    14.939    EX_MEM/clk_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  EX_MEM/mem_data_reg[3]/C
                         clock pessimism              0.458    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X51Y54         FDRE (Setup_fdre_C_R)       -0.429    14.933    EX_MEM/mem_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[0]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[12]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[13]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[14]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[1]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[2]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[4]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.244ns (24.476%)  route 6.924ns (75.524%))
  Logic Levels:           11  (LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.556     5.433    ID_EX/CLK
    SLICE_X49Y60         FDRE                                         r  ID_EX/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.889 f  ID_EX/inst_out_reg[15]/Q
                         net (fo=79, routed)          0.648     6.537    ID_EX/inst_out_reg[15]_0[15]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.661 r  ID_EX/wr_en[0]_i_3/O
                         net (fo=5, routed)           0.602     7.263    ID_EX/wr_en[0]_i_3_n_0
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.118     7.381 f  ID_EX/wr_en[0]_i_2/O
                         net (fo=14, routed)          0.723     8.104    ID_EX/display_reg[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.430 r  ID_EX/Y0_i_47/O
                         net (fo=2, routed)           0.572     9.001    ID_EX/Y0_i_47_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.125 f  ID_EX/Y0_i_39/O
                         net (fo=2, routed)           0.586     9.711    EX_MEM/inst_out_reg[6]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.835 r  EX_MEM/Y0_i_32/O
                         net (fo=16, routed)          0.666    10.501    EX_MEM/Y0_i_32_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    10.625 r  EX_MEM/Y0_i_12/O
                         net (fo=13, routed)          0.987    11.611    EX_MEM/Y0_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    11.761 f  EX_MEM/display[15]_i_4/O
                         net (fo=1, routed)           0.652    12.413    EX_MEM/display[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.326    12.739 f  EX_MEM/display[15]_i_2/O
                         net (fo=2, routed)           0.310    13.049    EX_MEM/display[15]_i_2_n_0
    SLICE_X49Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.173 f  EX_MEM/mem_addra[15]_i_2/O
                         net (fo=10, routed)          0.485    13.658    ID_EX/alu_result_out_reg[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.172    13.954    ID_EX/mem_data_reg[15]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    14.078 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.523    14.601    EX_MEM/inst_out_reg[12]_0
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.441    14.938    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  EX_MEM/mem_data_reg[8]/C
                         clock pessimism              0.472    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.946    EX_MEM/mem_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 IF_ID/out_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/alu_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.213ns (50.412%)  route 0.210ns (49.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.558     1.820    IF_ID/CLK
    SLICE_X34Y60         FDRE                                         r  IF_ID/out_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.984 r  IF_ID/out_op_reg[1]/Q
                         net (fo=5, routed)           0.210     2.193    controller/out_op_reg[6][1]
    SLICE_X37Y59         LUT4 (Prop_lut4_I1_O)        0.049     2.242 r  controller/alu_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.242    ID_EX/out_op_reg[6][1]
    SLICE_X37Y59         FDRE                                         r  ID_EX/alu_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.828     2.424    ID_EX/CLK
    SLICE_X37Y59         FDRE                                         r  ID_EX/alu_out_reg[1]/C
                         clock pessimism             -0.339     2.085    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107     2.192    ID_EX/alu_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 EX_MEM/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/led_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.827%)  route 0.253ns (64.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.565     1.827    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  EX_MEM/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  EX_MEM/led_reg[6]/Q
                         net (fo=1, routed)           0.253     2.220    led_display_memory/D[6]
    SLICE_X48Y49         FDRE                                         r  led_display_memory/led_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.837     2.432    led_display_memory/CLK
    SLICE_X48Y49         FDRE                                         r  led_display_memory/led_data_reg[6]/C
                         clock pessimism             -0.334     2.098    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.062     2.160    led_display_memory/led_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 EX_MEM/led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/led_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.565     1.827    EX_MEM/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  EX_MEM/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  EX_MEM/led_reg[15]/Q
                         net (fo=1, routed)           0.253     2.221    led_display_memory/D[15]
    SLICE_X48Y49         FDRE                                         r  led_display_memory/led_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.837     2.432    led_display_memory/CLK
    SLICE_X48Y49         FDRE                                         r  led_display_memory/led_data_reg[15]/C
                         clock pessimism             -0.334     2.098    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.060     2.158    led_display_memory/led_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 IF_ID/out_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/alu_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.741%)  route 0.248ns (54.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.559     1.821    IF_ID/CLK
    SLICE_X34Y58         FDRE                                         r  IF_ID/out_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  IF_ID/out_op_reg[0]/Q
                         net (fo=3, routed)           0.248     2.232    controller/out_op_reg[6][0]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.277 r  controller/alu_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.277    ID_EX/out_op_reg[6][0]
    SLICE_X37Y59         FDRE                                         r  ID_EX/alu_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.828     2.424    ID_EX/CLK
    SLICE_X37Y59         FDRE                                         r  ID_EX/alu_out_reg[0]/C
                         clock pessimism             -0.339     2.085    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092     2.177    ID_EX/alu_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.101%)  route 0.560ns (79.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=392, routed)         0.560     2.525    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/A1
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.HIGH/CLK
                         clock pessimism             -0.334     2.096    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.405    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.101%)  route 0.560ns (79.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=392, routed)         0.560     2.525    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/A1
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.LOW/CLK
                         clock pessimism             -0.334     2.096    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.405    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.101%)  route 0.560ns (79.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=392, routed)         0.560     2.525    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/A1
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.HIGH/CLK
                         clock pessimism             -0.334     2.096    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.405    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.101%)  route 0.560ns (79.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=392, routed)         0.560     2.525    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/A1
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.LOW/CLK
                         clock pessimism             -0.334     2.096    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.405    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.842%)  route 0.302ns (68.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=392, routed)         0.302     2.266    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/A1
    SLICE_X46Y53         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.831     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/WCLK
    SLICE_X46Y53         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.HIGH/CLK
                         clock pessimism             -0.591     1.837    
    SLICE_X46Y53         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.146    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.842%)  route 0.302ns (68.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=392, routed)         0.302     2.266    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/A1
    SLICE_X46Y53         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.831     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/WCLK
    SLICE_X46Y53         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.LOW/CLK
                         clock pessimism             -0.591     1.837    
    SLICE_X46Y53         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.146    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22   console_display/main_buffer_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y54   EX_MEM/alu_result_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y51   EX_MEM/alu_result_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y53   EX_MEM/alu_result_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y51   EX_MEM/alu_result_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y51   EX_MEM/alu_result_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y53   EX_MEM/alu_result_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y53   EX_MEM/alu_result_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y53   EX_MEM/alu_result_out_reg[1]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y55   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y49   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y49   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0/DP.LOW/CLK



