HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\RGBtoYCbCr\4.4.0\Encrypted\RGBtoYCbCr.vhd'.||VKPFSOC_TOP.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd'.||VKPFSOC_TOP.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'.||VKPFSOC_TOP.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'.||VKPFSOC_TOP.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'.||VKPFSOC_TOP.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'.||VKPFSOC_TOP.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'.||VKPFSOC_TOP.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd'.||VKPFSOC_TOP.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ram2port.vhd'.||VKPFSOC_TOP.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'.||VKPFSOC_TOP.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'.||VKPFSOC_TOP.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'.||VKPFSOC_TOP.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'.||VKPFSOC_TOP.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd'.||VKPFSOC_TOP.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'.||VKPFSOC_TOP.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd'.||VKPFSOC_TOP.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'.||VKPFSOC_TOP.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'.||VKPFSOC_TOP.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'.||VKPFSOC_TOP.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'.||VKPFSOC_TOP.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/63||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||VKPFSOC_TOP.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/65||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/99||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/101||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/103||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/105||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/107||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/109||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/111||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/113||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/115||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/117||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/119||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/121||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/123||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/125||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/127||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/129||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/131||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/133||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/135||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/137||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/139||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/141||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/143||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/145||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/147||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/149||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/151||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/153||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/155||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/157||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/159||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/161||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/163||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/165||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/167||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/169||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/171||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/173||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/175||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/177||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/179||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/181||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/183||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/185||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/187||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/189||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/191||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/193||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/195||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/197||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/199||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/201||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/203||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/205||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/207||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/209||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/211||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/213||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/215||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/217||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/219||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/221||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/223||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/225||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/227||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/229||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/231||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/233||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/235||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/237||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/239||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/262||MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG1337||@W:Net almostfulli_deassert is not declared.||VKPFSOC_TOP.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/300||axi_lbus_corefifo_sync.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/288
Implementation;Synthesis||CG1337||@W:Net almostemptyi_deassert is not declared.||VKPFSOC_TOP.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/301||axi_lbus_corefifo_sync.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/293
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/341||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/343||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/345||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/347||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/349||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/351||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/353||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/355||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/357||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/359||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/361||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/363||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/365||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/367||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/369||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/371||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/373||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/375||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/377||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/379||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/381||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/383||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/385||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/387||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/389||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/391||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/393||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/395||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/397||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/399||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/401||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/403||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/405||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/407||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/409||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/411||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/413||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/415||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/417||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/419||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/421||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/423||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/425||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/427||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/429||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/431||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/433||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/435||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/437||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/439||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/441||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/443||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/445||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/447||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/449||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/451||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/453||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/455||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/457||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/459||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/461||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/463||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/465||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/467||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/469||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/471||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/473||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/475||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/477||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/479||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/481||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/504||MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG1337||@W:Net almostfulli_deassert is not declared.||VKPFSOC_TOP.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/542||axi_lbus_corefifo_sync.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/288
Implementation;Synthesis||CG1337||@W:Net almostemptyi_deassert is not declared.||VKPFSOC_TOP.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/543||axi_lbus_corefifo_sync.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/293
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/584||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/585||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/586||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/587||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/588||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_7 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/592||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/55
Implementation;Synthesis||CG168||@W:Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_8 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/599||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/63
Implementation;Synthesis||CG168||@W:Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_9 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/606||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/71
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/616||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||VKPFSOC_TOP.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/656||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||VKPFSOC_TOP.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/737||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG168||@W:Type of parameter MSS_DDR_CLK_FREQ on the instance I_MSS is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/764||MSS_VIDEO_KIT_H264.v(830);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v'/linenumber/830
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/817||video_axi_fifo.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||VKPFSOC_TOP.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/850||axi_lbus_corefifo_sync_scntr.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/158
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/852||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/853||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/854||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/855||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/856||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/857||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/858||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[9:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/859||axi_lbus_corefifo_sync_scntr.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/203
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/877||axi_lbus_corefifo_fwft.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/101
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||VKPFSOC_TOP.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/878||axi_lbus_corefifo_fwft.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/107
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||VKPFSOC_TOP.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/879||axi_lbus_corefifo_fwft.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/113
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/881||axi_lbus_corefifo_fwft.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/261
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/882||axi_lbus_corefifo_fwft.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/171
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/883||axi_lbus_corefifo_fwft.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/884||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/885||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL134||@N: Found RAM pf_ram, depth=512, width=64||VKPFSOC_TOP.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/896||axi_lbus_LSRAM_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/909||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/910||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/911||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/912||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||CG360||@W:Removing wire SB_CORRECT, as there is no assignment to it.||VKPFSOC_TOP.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/914||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||CG360||@W:Removing wire DB_DETECT, as there is no assignment to it.||VKPFSOC_TOP.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/915||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||VKPFSOC_TOP.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/916||video_axi_fifo.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/188
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||VKPFSOC_TOP.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/917||video_axi_fifo.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/194
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||VKPFSOC_TOP.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/918||video_axi_fifo.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/212
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||VKPFSOC_TOP.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/919||video_axi_fifo.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||VKPFSOC_TOP.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/920||video_axi_fifo.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire A_SB_CORRECT, as there is no assignment to it.||VKPFSOC_TOP.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/921||video_axi_fifo.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire A_DB_DETECT, as there is no assignment to it.||VKPFSOC_TOP.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/922||video_axi_fifo.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/223
Implementation;Synthesis||CG360||@W:Removing wire B_SB_CORRECT, as there is no assignment to it.||VKPFSOC_TOP.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/923||video_axi_fifo.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire B_DB_DETECT, as there is no assignment to it.||VKPFSOC_TOP.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/924||video_axi_fifo.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/225
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/925||video_axi_fifo.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/226
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/926||video_axi_fifo.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/240
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||VKPFSOC_TOP.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/927||video_axi_fifo.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/255
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||VKPFSOC_TOP.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/928||video_axi_fifo.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/930||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||CL318||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/931||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/932||video_axi_fifo.v(965);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/965
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/933||video_axi_fifo.v(955);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/934||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/935||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/936||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/937||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/938||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/939||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/940||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/941||video_axi_fifo.v(881);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/881
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/942||video_axi_fifo.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/871
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/943||video_axi_fifo.v(861);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/861
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/944||video_axi_fifo.v(851);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/851
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/945||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/946||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/947||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/948||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/949||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/987||video_axi_fifo.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/461
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1021||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1022||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1023||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1024||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1025||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1026||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1027||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1028||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[3:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1029||axi_lbus_corefifo_sync_scntr.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/203
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1046||axi_lbus_corefifo_fwft.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/101
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1048||axi_lbus_corefifo_fwft.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/261
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1049||axi_lbus_corefifo_fwft.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/171
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1050||axi_lbus_corefifo_fwft.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1051||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1052||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL134||@N: Found RAM pf_ram, depth=8, width=8||VKPFSOC_TOP.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1063||axi_lbus_LSRAM_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1076||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1077||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1078||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1079||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1081||video_axi_fifo.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/226
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1082||video_axi_fifo.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/240
Implementation;Synthesis||CL318||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1084||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||CL318||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1085||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1086||video_axi_fifo.v(965);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/965
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1087||video_axi_fifo.v(955);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1088||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1089||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1090||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1091||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1092||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1093||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1094||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1095||video_axi_fifo.v(881);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/881
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1096||video_axi_fifo.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/871
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1097||video_axi_fifo.v(861);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/861
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1098||video_axi_fifo.v(851);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/851
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1099||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1100||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1101||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1102||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1103||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register wval_k. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1132||ddr_rw_arbiter.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/302
Implementation;Synthesis||CL169||@W:Pruning unused register VAL_ST. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1133||ddr_rw_arbiter.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/302
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_reg. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1134||ddr_rw_arbiter.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/302
Implementation;Synthesis||CL177||@W:Sharing sequential element bready and merging rready. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1136||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1137||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1138||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1139||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1140||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1141||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element awcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1142||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1143||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1144||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arsize and merging awsize. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1145||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1146||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arprot and merging awprot. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1147||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1148||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arlock and merging awlock. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1149||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1150||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arid and merging awid. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1151||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1152||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1153||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1154||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1155||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1156||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL251||@W:All reachable assignments to arsize[1:0] assign 1, register removed by optimization||VKPFSOC_TOP.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1157||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awburst[1] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1158||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL251||@W:All reachable assignments to awburst[0] assign 1, register removed by optimization||VKPFSOC_TOP.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1159||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awid[3:0] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1160||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awlock[1:0] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1161||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awprot[2:0] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1162||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awsize[2] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1163||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL251||@W:All reachable assignments to awsize[1:0] assign 1, register removed by optimization||VKPFSOC_TOP.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1164||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CG794||@N: Using module read_demux from library work||VKPFSOC_TOP.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1170||read_top.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/283
Implementation;Synthesis||CG794||@N: Using module read_mux from library work||VKPFSOC_TOP.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1171||read_top.v(320);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/320
Implementation;Synthesis||CG794||@N: Using module request_scheduler from library work||VKPFSOC_TOP.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1172||read_top.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/345
Implementation;Synthesis||CG794||@N: Using module write_demux from library work||VKPFSOC_TOP.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1180||write_top.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v'/linenumber/313
Implementation;Synthesis||CG794||@N: Using module write_mux from library work||VKPFSOC_TOP.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1181||write_top.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v'/linenumber/342
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1195||DDR_AXI4_ARBITER_PF.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/160
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1196||DDR_AXI4_ARBITER_PF.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1197||DDR_AXI4_ARBITER_PF.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/162
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1198||DDR_AXI4_ARBITER_PF.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/163
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1199||DDR_AXI4_ARBITER_PF.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/164
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1200||DDR_AXI4_ARBITER_PF.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/165
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1201||DDR_AXI4_ARBITER_PF.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/166
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1202||DDR_AXI4_ARBITER_PF.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/167
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1203||DDR_AXI4_ARBITER_PF.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1204||DDR_AXI4_ARBITER_PF.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/169
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1205||DDR_AXI4_ARBITER_PF.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1206||DDR_AXI4_ARBITER_PF.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1207||DDR_AXI4_ARBITER_PF.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1208||DDR_AXI4_ARBITER_PF.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1209||DDR_AXI4_ARBITER_PF.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/174
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1210||DDR_AXI4_ARBITER_PF.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/175
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r0, as there is no assignment to it.||VKPFSOC_TOP.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1211||DDR_AXI4_ARBITER_PF.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/176
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1212||DDR_AXI4_ARBITER_PF.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/177
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1213||DDR_AXI4_ARBITER_PF.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/178
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1214||DDR_AXI4_ARBITER_PF.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/179
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1215||DDR_AXI4_ARBITER_PF.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/180
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r1, as there is no assignment to it.||VKPFSOC_TOP.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1216||DDR_AXI4_ARBITER_PF.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/181
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1217||DDR_AXI4_ARBITER_PF.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/182
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1218||DDR_AXI4_ARBITER_PF.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/183
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1219||DDR_AXI4_ARBITER_PF.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1220||DDR_AXI4_ARBITER_PF.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/185
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r2, as there is no assignment to it.||VKPFSOC_TOP.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1221||DDR_AXI4_ARBITER_PF.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/186
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1222||DDR_AXI4_ARBITER_PF.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/187
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1223||DDR_AXI4_ARBITER_PF.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/188
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1224||DDR_AXI4_ARBITER_PF.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/189
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1225||DDR_AXI4_ARBITER_PF.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/190
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r3, as there is no assignment to it.||VKPFSOC_TOP.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1226||DDR_AXI4_ARBITER_PF.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/191
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1227||DDR_AXI4_ARBITER_PF.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/192
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1228||DDR_AXI4_ARBITER_PF.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/193
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1229||DDR_AXI4_ARBITER_PF.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/194
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1230||DDR_AXI4_ARBITER_PF.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r4, as there is no assignment to it.||VKPFSOC_TOP.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1231||DDR_AXI4_ARBITER_PF.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1232||DDR_AXI4_ARBITER_PF.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/197
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1233||DDR_AXI4_ARBITER_PF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/198
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1234||DDR_AXI4_ARBITER_PF.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/199
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1235||DDR_AXI4_ARBITER_PF.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/200
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r5, as there is no assignment to it.||VKPFSOC_TOP.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1236||DDR_AXI4_ARBITER_PF.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/201
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1237||DDR_AXI4_ARBITER_PF.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/202
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1238||DDR_AXI4_ARBITER_PF.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/203
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1239||DDR_AXI4_ARBITER_PF.v(204);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/204
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1240||DDR_AXI4_ARBITER_PF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/205
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r6, as there is no assignment to it.||VKPFSOC_TOP.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1241||DDR_AXI4_ARBITER_PF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/206
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1242||DDR_AXI4_ARBITER_PF.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/207
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1243||DDR_AXI4_ARBITER_PF.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1244||DDR_AXI4_ARBITER_PF.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/209
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1245||DDR_AXI4_ARBITER_PF.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r7, as there is no assignment to it.||VKPFSOC_TOP.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1246||DDR_AXI4_ARBITER_PF.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/211
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1247||DDR_AXI4_ARBITER_PF.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/212
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1248||DDR_AXI4_ARBITER_PF.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/213
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1249||DDR_AXI4_ARBITER_PF.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1250||DDR_AXI4_ARBITER_PF.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARADDR, as there is no assignment to it.||VKPFSOC_TOP.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1251||DDR_AXI4_ARBITER_PF.v(284);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/284
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARBURST, as there is no assignment to it.||VKPFSOC_TOP.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1252||DDR_AXI4_ARBITER_PF.v(285);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/285
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARCACHE, as there is no assignment to it.||VKPFSOC_TOP.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1253||DDR_AXI4_ARBITER_PF.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/286
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARID, as there is no assignment to it.||VKPFSOC_TOP.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1254||DDR_AXI4_ARBITER_PF.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/287
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARLEN, as there is no assignment to it.||VKPFSOC_TOP.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1255||DDR_AXI4_ARBITER_PF.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/288
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARLOCK, as there is no assignment to it.||VKPFSOC_TOP.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1256||DDR_AXI4_ARBITER_PF.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/289
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARPROT, as there is no assignment to it.||VKPFSOC_TOP.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1257||DDR_AXI4_ARBITER_PF.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/290
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARSIZE, as there is no assignment to it.||VKPFSOC_TOP.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1258||DDR_AXI4_ARBITER_PF.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/291
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARVALID, as there is no assignment to it.||VKPFSOC_TOP.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1259||DDR_AXI4_ARBITER_PF.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/292
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWADDR, as there is no assignment to it.||VKPFSOC_TOP.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1260||DDR_AXI4_ARBITER_PF.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWBURST, as there is no assignment to it.||VKPFSOC_TOP.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1261||DDR_AXI4_ARBITER_PF.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWCACHE, as there is no assignment to it.||VKPFSOC_TOP.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1262||DDR_AXI4_ARBITER_PF.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWID, as there is no assignment to it.||VKPFSOC_TOP.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1263||DDR_AXI4_ARBITER_PF.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/296
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWLEN, as there is no assignment to it.||VKPFSOC_TOP.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1264||DDR_AXI4_ARBITER_PF.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/297
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWLOCK, as there is no assignment to it.||VKPFSOC_TOP.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1265||DDR_AXI4_ARBITER_PF.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/298
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWPROT, as there is no assignment to it.||VKPFSOC_TOP.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1266||DDR_AXI4_ARBITER_PF.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/299
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWSIZE, as there is no assignment to it.||VKPFSOC_TOP.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1267||DDR_AXI4_ARBITER_PF.v(300);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/300
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWVALID, as there is no assignment to it.||VKPFSOC_TOP.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1268||DDR_AXI4_ARBITER_PF.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/301
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_BREADY, as there is no assignment to it.||VKPFSOC_TOP.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1269||DDR_AXI4_ARBITER_PF.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/302
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_RREADY, as there is no assignment to it.||VKPFSOC_TOP.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1270||DDR_AXI4_ARBITER_PF.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/303
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WDATA, as there is no assignment to it.||VKPFSOC_TOP.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1271||DDR_AXI4_ARBITER_PF.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/304
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WLAST, as there is no assignment to it.||VKPFSOC_TOP.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1272||DDR_AXI4_ARBITER_PF.v(305);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/305
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WSTRB, as there is no assignment to it.||VKPFSOC_TOP.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1273||DDR_AXI4_ARBITER_PF.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/306
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WVALID, as there is no assignment to it.||VKPFSOC_TOP.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1274||DDR_AXI4_ARBITER_PF.v(307);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/307
Implementation;Synthesis||CG360||@W:Removing wire r0_burst_size_axi, as there is no assignment to it.||VKPFSOC_TOP.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1275||DDR_AXI4_ARBITER_PF.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/308
Implementation;Synthesis||CG360||@W:Removing wire r0_req_axi, as there is no assignment to it.||VKPFSOC_TOP.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1276||DDR_AXI4_ARBITER_PF.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/309
Implementation;Synthesis||CG360||@W:Removing wire r0_rstart_addr_axi, as there is no assignment to it.||VKPFSOC_TOP.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1277||DDR_AXI4_ARBITER_PF.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/310
Implementation;Synthesis||CG360||@W:Removing wire w0_burst_size_axi, as there is no assignment to it.||VKPFSOC_TOP.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1278||DDR_AXI4_ARBITER_PF.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/311
Implementation;Synthesis||CG360||@W:Removing wire w0_data_axi, as there is no assignment to it.||VKPFSOC_TOP.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1279||DDR_AXI4_ARBITER_PF.v(312);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/312
Implementation;Synthesis||CL318||@W:*Output BUSER_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1283||DDR_AXI4_ARBITER_PF.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/160
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1284||DDR_AXI4_ARBITER_PF.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/161
Implementation;Synthesis||CL318||@W:*Output BUSER_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1285||DDR_AXI4_ARBITER_PF.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/162
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1286||DDR_AXI4_ARBITER_PF.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/163
Implementation;Synthesis||CL318||@W:*Output BUSER_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1287||DDR_AXI4_ARBITER_PF.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/164
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1288||DDR_AXI4_ARBITER_PF.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/165
Implementation;Synthesis||CL318||@W:*Output BUSER_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1289||DDR_AXI4_ARBITER_PF.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/166
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1290||DDR_AXI4_ARBITER_PF.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/167
Implementation;Synthesis||CL318||@W:*Output BUSER_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1291||DDR_AXI4_ARBITER_PF.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1292||DDR_AXI4_ARBITER_PF.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/169
Implementation;Synthesis||CL318||@W:*Output BUSER_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1293||DDR_AXI4_ARBITER_PF.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/170
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1294||DDR_AXI4_ARBITER_PF.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/171
Implementation;Synthesis||CL318||@W:*Output BUSER_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1295||DDR_AXI4_ARBITER_PF.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/172
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1296||DDR_AXI4_ARBITER_PF.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/173
Implementation;Synthesis||CL318||@W:*Output BUSER_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1297||DDR_AXI4_ARBITER_PF.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/174
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1298||DDR_AXI4_ARBITER_PF.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/175
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1299||DDR_AXI4_ARBITER_PF.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/176
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1300||DDR_AXI4_ARBITER_PF.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/177
Implementation;Synthesis||CL318||@W:*Output RDATA_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1301||DDR_AXI4_ARBITER_PF.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/178
Implementation;Synthesis||CL318||@W:*Output RVALID_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1302||DDR_AXI4_ARBITER_PF.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/179
Implementation;Synthesis||CL318||@W:*Output RLAST_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1303||DDR_AXI4_ARBITER_PF.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/180
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1304||DDR_AXI4_ARBITER_PF.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/181
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1305||DDR_AXI4_ARBITER_PF.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output RDATA_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1306||DDR_AXI4_ARBITER_PF.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/183
Implementation;Synthesis||CL318||@W:*Output RVALID_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1307||DDR_AXI4_ARBITER_PF.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/184
Implementation;Synthesis||CL318||@W:*Output RLAST_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1308||DDR_AXI4_ARBITER_PF.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/185
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1309||DDR_AXI4_ARBITER_PF.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/186
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1310||DDR_AXI4_ARBITER_PF.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/187
Implementation;Synthesis||CL318||@W:*Output RDATA_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1311||DDR_AXI4_ARBITER_PF.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/188
Implementation;Synthesis||CL318||@W:*Output RVALID_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1312||DDR_AXI4_ARBITER_PF.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/189
Implementation;Synthesis||CL318||@W:*Output RLAST_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1313||DDR_AXI4_ARBITER_PF.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/190
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1314||DDR_AXI4_ARBITER_PF.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/191
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1315||DDR_AXI4_ARBITER_PF.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/192
Implementation;Synthesis||CL318||@W:*Output RDATA_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1316||DDR_AXI4_ARBITER_PF.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/193
Implementation;Synthesis||CL318||@W:*Output RVALID_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1317||DDR_AXI4_ARBITER_PF.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/194
Implementation;Synthesis||CL318||@W:*Output RLAST_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1318||DDR_AXI4_ARBITER_PF.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/195
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1319||DDR_AXI4_ARBITER_PF.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1320||DDR_AXI4_ARBITER_PF.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/197
Implementation;Synthesis||CL318||@W:*Output RDATA_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1321||DDR_AXI4_ARBITER_PF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/198
Implementation;Synthesis||CL318||@W:*Output RVALID_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1322||DDR_AXI4_ARBITER_PF.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/199
Implementation;Synthesis||CL318||@W:*Output RLAST_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1323||DDR_AXI4_ARBITER_PF.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/200
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1324||DDR_AXI4_ARBITER_PF.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/201
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1325||DDR_AXI4_ARBITER_PF.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/202
Implementation;Synthesis||CL318||@W:*Output RDATA_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1326||DDR_AXI4_ARBITER_PF.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/203
Implementation;Synthesis||CL318||@W:*Output RVALID_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1327||DDR_AXI4_ARBITER_PF.v(204);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/204
Implementation;Synthesis||CL318||@W:*Output RLAST_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1328||DDR_AXI4_ARBITER_PF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/205
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1329||DDR_AXI4_ARBITER_PF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/206
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1330||DDR_AXI4_ARBITER_PF.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/207
Implementation;Synthesis||CL318||@W:*Output RDATA_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1331||DDR_AXI4_ARBITER_PF.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/208
Implementation;Synthesis||CL318||@W:*Output RVALID_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1332||DDR_AXI4_ARBITER_PF.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/209
Implementation;Synthesis||CL318||@W:*Output RLAST_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1333||DDR_AXI4_ARBITER_PF.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1334||DDR_AXI4_ARBITER_PF.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/211
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1335||DDR_AXI4_ARBITER_PF.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/212
Implementation;Synthesis||CL318||@W:*Output RDATA_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1336||DDR_AXI4_ARBITER_PF.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/213
Implementation;Synthesis||CL318||@W:*Output RVALID_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1337||DDR_AXI4_ARBITER_PF.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/214
Implementation;Synthesis||CL318||@W:*Output RLAST_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1338||DDR_AXI4_ARBITER_PF.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/215
Implementation;Synthesis||CG794||@N: Using module data_packer_h264 from library work||VKPFSOC_TOP.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1347||H264_DDR_WRITE.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v'/linenumber/145
Implementation;Synthesis||CG794||@N: Using module video_fifo from library work||VKPFSOC_TOP.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1348||H264_DDR_WRITE.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v'/linenumber/189
Implementation;Synthesis||CG781||@W:Input L1_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1562||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L2_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1563||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L3_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1564||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L4_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1565||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L5_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1566||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L6_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1567||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L7_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1568||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CL318||@W:*Output TDATA_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1570||mipicsi2rxdecoderPF.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/83
Implementation;Synthesis||CL318||@W:*Output TSTRB_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1571||mipicsi2rxdecoderPF.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/84
Implementation;Synthesis||CL318||@W:*Output TKEEP_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1572||mipicsi2rxdecoderPF.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/85
Implementation;Synthesis||CL318||@W:*Output TVALID_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1573||mipicsi2rxdecoderPF.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/86
Implementation;Synthesis||CL318||@W:*Output TLAST_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1574||mipicsi2rxdecoderPF.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/87
Implementation;Synthesis||CL318||@W:*Output TUSER_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1575||mipicsi2rxdecoderPF.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/88
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1579||PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||CG775||@N: Component CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN not found in library "work" or "__hyper__lib__", but found in library CORERXIODBITALIGN_LIB||VKPFSOC_TOP.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1586||CoreRxIODBitAlign_top.v(2);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v'/linenumber/2
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1631||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1632||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1633||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1634||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of skip_trng_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1636||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final_upd[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1637||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1638||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of retrain_reg[2:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1639||CoreRxIODBitAlign.v(1031);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1031
Implementation;Synthesis||CL113||@W:Feedback mux created for signal skip_trng_reg[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1640||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL250||@W:All reachable assignments to skip_trng_reg[2] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1641||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1642||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1643||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1644||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1645||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1646||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit internal_rst_en_2 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1647||CoreRxIODBitAlign.v(1107);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1107
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1729||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1730||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1731||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1732||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1734||ICB_BclkSclkAlign.v(959);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/959
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_2[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1735||ICB_BclkSclkAlign.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/761
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_1[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1736||ICB_BclkSclkAlign.v(737);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/737
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_SCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1739||CoreBclkSclkAlign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1740||CoreBclkSclkAlign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK90_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1741||CoreBclkSclkAlign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_MCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1742||CoreBclkSclkAlign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||CL318||@W:*Output PLL_LOADPHS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1743||CoreBclkSclkAlign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_ROTATE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1744||CoreBclkSclkAlign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_DIRECTION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1745||CoreBclkSclkAlign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||CL318||@W:*Output BCLKSCLK_BCLK_VCOPHSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1746||CoreBclkSclkAlign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1762||PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1763||PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1768||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/152
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1769||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/196
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1770||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/240
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1771||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/295
Implementation;Synthesis||CG1340||@W:Index into variable ram_data_i could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1799||CR_OSD.v(384);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/384
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num1_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1801||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num1_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1802||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num1_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1803||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num1_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1804||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num2_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1805||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num2_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1806||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num2_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1807||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num2_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1808||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num3_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1809||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num3_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1810||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num3_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1811||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit s_num3_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1812||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of s_num1_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1813||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_num1_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1814||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of s_num2_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(1815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1815||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_num2_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1816||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of s_num3_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1817||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_num3_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1818||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CG794||@N: Using module Bayer_Interpolation_C0 from library work||VKPFSOC_TOP.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1828||video_processing.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/189
Implementation;Synthesis||CG794||@N: Using module Gamma_Correction_C0 from library work||VKPFSOC_TOP.srr(1829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1829||video_processing.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/255
Implementation;Synthesis||CG794||@N: Using module Image_Enhancement_C0 from library work||VKPFSOC_TOP.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1830||video_processing.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/271
Implementation;Synthesis||CG794||@N: Using module IMAGE_SCALER_C0 from library work||VKPFSOC_TOP.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1831||video_processing.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/292
Implementation;Synthesis||CG794||@N: Using module intensity_average from library work||VKPFSOC_TOP.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1832||video_processing.v(315);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/315
Implementation;Synthesis||CG794||@N: Using module apb3_if from library work||VKPFSOC_TOP.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1835||Video_Pipeline.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\Video_Pipeline\Video_Pipeline.v'/linenumber/341
Implementation;Synthesis||CG794||@N: Using module RGBtoYCbCr_C0 from library work||VKPFSOC_TOP.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1836||Video_Pipeline.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\Video_Pipeline\Video_Pipeline.v'/linenumber/466
Implementation;Synthesis||CL190||@W:Optimizing register bit s_addr_offset[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1858||CR_OSD.v(316);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/316
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of s_addr_offset[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(1859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1859||CR_OSD.v(316);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/316
Implementation;Synthesis||CL246||@W:Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(1862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1862||CR_OSD.v(560);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/560
Implementation;Synthesis||CL246||@W:Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(1867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1867||CR_OSD.v(465);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/465
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register clkalign_curr_state.||VKPFSOC_TOP.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1904||ICB_BclkSclkAlign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||CL159||@N: Input PLL_BCLKPHS_OFFSET is unused.||VKPFSOC_TOP.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1973||CoreBclkSclkAlign.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input BCLK_IGEAR_RX is unused.||VKPFSOC_TOP.srr(1974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1974||CoreBclkSclkAlign.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/103
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register bitalign_curr_state.||VKPFSOC_TOP.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1981||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL159||@N: Input rx_BIT_ALGN_SKIP is unused.||VKPFSOC_TOP.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2014||CoreRxIODBitAlign.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input L1_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2083||mipicsi2rxdecoderPF.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input L2_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2084||mipicsi2rxdecoderPF.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input L3_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2085||mipicsi2rxdecoderPF.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input L4_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2086||mipicsi2rxdecoderPF.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input L5_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2087||mipicsi2rxdecoderPF.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input L6_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2088||mipicsi2rxdecoderPF.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input L7_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2089||mipicsi2rxdecoderPF.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/64
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2094||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(2099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2099||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_frame_size[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2380||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_line_counter[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2381||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_frame_size_out[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2382||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of frame_size_o[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2383||ddr_write_controller_enc.v(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/269
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register s_state.||VKPFSOC_TOP.srr(2384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2384||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register video_bus_state.||VKPFSOC_TOP.srr(2400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2400||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register local_wbus_state.||VKPFSOC_TOP.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2408||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||CL159||@N: Input bid is unused.||VKPFSOC_TOP.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2415||ddr_rw_arbiter.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input bresp is unused.||VKPFSOC_TOP.srr(2416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2416||ddr_rw_arbiter.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input rid is unused.||VKPFSOC_TOP.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2417||ddr_rw_arbiter.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input rresp is unused.||VKPFSOC_TOP.srr(2418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2418||ddr_rw_arbiter.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||VKPFSOC_TOP.srr(2421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2421||axi_lbus_ram_wrapper.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||VKPFSOC_TOP.srr(2422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2422||axi_lbus_ram_wrapper.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||VKPFSOC_TOP.srr(2423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2423||axi_lbus_ram_wrapper.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||VKPFSOC_TOP.srr(2428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2428||axi_lbus_corefifo_fwft.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||VKPFSOC_TOP.srr(2429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2429||axi_lbus_corefifo_fwft.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input reset_wclk_top is unused.||VKPFSOC_TOP.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2430||axi_lbus_corefifo_fwft.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||VKPFSOC_TOP.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2431||axi_lbus_corefifo_fwft.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input din is unused.||VKPFSOC_TOP.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2432||axi_lbus_corefifo_fwft.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||VKPFSOC_TOP.srr(2437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2437||video_axi_fifo.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||VKPFSOC_TOP.srr(2440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2440||axi_lbus_ram_wrapper.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||VKPFSOC_TOP.srr(2441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2441||axi_lbus_ram_wrapper.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||VKPFSOC_TOP.srr(2442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2442||axi_lbus_ram_wrapper.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||VKPFSOC_TOP.srr(2447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2447||axi_lbus_corefifo_fwft.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||VKPFSOC_TOP.srr(2448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2448||axi_lbus_corefifo_fwft.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input reset_wclk_top is unused.||VKPFSOC_TOP.srr(2449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2449||axi_lbus_corefifo_fwft.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||VKPFSOC_TOP.srr(2450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2450||axi_lbus_corefifo_fwft.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input din is unused.||VKPFSOC_TOP.srr(2451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2451||axi_lbus_corefifo_fwft.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||VKPFSOC_TOP.srr(2456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2456||video_axi_fifo.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input WDATA_I_0 is unused.||VKPFSOC_TOP.srr(2459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2459||DDR_AXI4_ARBITER_PF.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input WVALID_I_0 is unused.||VKPFSOC_TOP.srr(2460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2460||DDR_AXI4_ARBITER_PF.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input AWADDR_I_0 is unused.||VKPFSOC_TOP.srr(2461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2461||DDR_AXI4_ARBITER_PF.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input AWVALID_I_0 is unused.||VKPFSOC_TOP.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2462||DDR_AXI4_ARBITER_PF.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_0 is unused.||VKPFSOC_TOP.srr(2463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2463||DDR_AXI4_ARBITER_PF.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input WDATA_I_1 is unused.||VKPFSOC_TOP.srr(2464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2464||DDR_AXI4_ARBITER_PF.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input WVALID_I_1 is unused.||VKPFSOC_TOP.srr(2465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2465||DDR_AXI4_ARBITER_PF.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input AWADDR_I_1 is unused.||VKPFSOC_TOP.srr(2466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2466||DDR_AXI4_ARBITER_PF.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input AWVALID_I_1 is unused.||VKPFSOC_TOP.srr(2467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2467||DDR_AXI4_ARBITER_PF.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_1 is unused.||VKPFSOC_TOP.srr(2468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2468||DDR_AXI4_ARBITER_PF.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input WDATA_I_2 is unused.||VKPFSOC_TOP.srr(2469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2469||DDR_AXI4_ARBITER_PF.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input WVALID_I_2 is unused.||VKPFSOC_TOP.srr(2470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2470||DDR_AXI4_ARBITER_PF.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input AWADDR_I_2 is unused.||VKPFSOC_TOP.srr(2471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2471||DDR_AXI4_ARBITER_PF.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input AWVALID_I_2 is unused.||VKPFSOC_TOP.srr(2472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2472||DDR_AXI4_ARBITER_PF.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_2 is unused.||VKPFSOC_TOP.srr(2473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2473||DDR_AXI4_ARBITER_PF.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input WDATA_I_3 is unused.||VKPFSOC_TOP.srr(2474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2474||DDR_AXI4_ARBITER_PF.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input WVALID_I_3 is unused.||VKPFSOC_TOP.srr(2475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2475||DDR_AXI4_ARBITER_PF.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input AWADDR_I_3 is unused.||VKPFSOC_TOP.srr(2476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2476||DDR_AXI4_ARBITER_PF.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input AWVALID_I_3 is unused.||VKPFSOC_TOP.srr(2477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2477||DDR_AXI4_ARBITER_PF.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_3 is unused.||VKPFSOC_TOP.srr(2478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2478||DDR_AXI4_ARBITER_PF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input WDATA_I_4 is unused.||VKPFSOC_TOP.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2479||DDR_AXI4_ARBITER_PF.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input WVALID_I_4 is unused.||VKPFSOC_TOP.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2480||DDR_AXI4_ARBITER_PF.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input AWADDR_I_4 is unused.||VKPFSOC_TOP.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2481||DDR_AXI4_ARBITER_PF.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input AWVALID_I_4 is unused.||VKPFSOC_TOP.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2482||DDR_AXI4_ARBITER_PF.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_4 is unused.||VKPFSOC_TOP.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2483||DDR_AXI4_ARBITER_PF.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input WDATA_I_5 is unused.||VKPFSOC_TOP.srr(2484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2484||DDR_AXI4_ARBITER_PF.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input WVALID_I_5 is unused.||VKPFSOC_TOP.srr(2485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2485||DDR_AXI4_ARBITER_PF.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input AWADDR_I_5 is unused.||VKPFSOC_TOP.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2486||DDR_AXI4_ARBITER_PF.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AWVALID_I_5 is unused.||VKPFSOC_TOP.srr(2487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2487||DDR_AXI4_ARBITER_PF.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_5 is unused.||VKPFSOC_TOP.srr(2488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2488||DDR_AXI4_ARBITER_PF.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input WDATA_I_6 is unused.||VKPFSOC_TOP.srr(2489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2489||DDR_AXI4_ARBITER_PF.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input WVALID_I_6 is unused.||VKPFSOC_TOP.srr(2490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2490||DDR_AXI4_ARBITER_PF.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AWADDR_I_6 is unused.||VKPFSOC_TOP.srr(2491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2491||DDR_AXI4_ARBITER_PF.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input AWVALID_I_6 is unused.||VKPFSOC_TOP.srr(2492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2492||DDR_AXI4_ARBITER_PF.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_6 is unused.||VKPFSOC_TOP.srr(2493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2493||DDR_AXI4_ARBITER_PF.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input WDATA_I_7 is unused.||VKPFSOC_TOP.srr(2494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2494||DDR_AXI4_ARBITER_PF.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/128
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(2567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2567||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET\CORERESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(2572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2572||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\RGBtoYCbCr\4.4.0\Encrypted\RGBtoYCbCr.vhd'.||VKPFSOC_TOP.srr(2594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd'.||VKPFSOC_TOP.srr(2595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'.||VKPFSOC_TOP.srr(2596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'.||VKPFSOC_TOP.srr(2597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2597||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'.||VKPFSOC_TOP.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2598||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'.||VKPFSOC_TOP.srr(2599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2599||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'.||VKPFSOC_TOP.srr(2600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2600||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd'.||VKPFSOC_TOP.srr(2601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2601||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ram2port.vhd'.||VKPFSOC_TOP.srr(2602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2602||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'.||VKPFSOC_TOP.srr(2603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2603||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'.||VKPFSOC_TOP.srr(2604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2604||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'.||VKPFSOC_TOP.srr(2605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2605||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'.||VKPFSOC_TOP.srr(2606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2606||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd'.||VKPFSOC_TOP.srr(2607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2607||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'.||VKPFSOC_TOP.srr(2608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2608||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd'.||VKPFSOC_TOP.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2609||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'.||VKPFSOC_TOP.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2610||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'.||VKPFSOC_TOP.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2611||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'.||VKPFSOC_TOP.srr(2612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2612||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'.||VKPFSOC_TOP.srr(2613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2613||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||VKPFSOC_TOP.srr(2615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2615||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.rgbtoycbcr_c0.rtl.||VKPFSOC_TOP.srr(2616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2616||RGBtoYCbCr_C0.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.apb3_if.apb3_if.||VKPFSOC_TOP.srr(2631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2631||apb_wrapper.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/53
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||VKPFSOC_TOP.srr(2632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2632||apb_wrapper.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/198
Implementation;Synthesis||CG290||@W:Referenced variable s_vert_resl is not in sensitivity list.||VKPFSOC_TOP.srr(2633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2633||apb_wrapper.vhd(271);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/271
Implementation;Synthesis||CG290||@W:Referenced variable s_horiz_resl is not in sensitivity list.||VKPFSOC_TOP.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2634||apb_wrapper.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/265
Implementation;Synthesis||CG290||@W:Referenced variable osd_en_o is not in sensitivity list.||VKPFSOC_TOP.srr(2635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2635||apb_wrapper.vhd(277);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/277
Implementation;Synthesis||CG290||@W:Referenced variable rconst_o is not in sensitivity list.||VKPFSOC_TOP.srr(2636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2636||apb_wrapper.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/205
Implementation;Synthesis||CG290||@W:Referenced variable frame_bytes_i is not in sensitivity list.||VKPFSOC_TOP.srr(2637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2637||apb_wrapper.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/283
Implementation;Synthesis||CG290||@W:Referenced variable frame_index_i is not in sensitivity list.||VKPFSOC_TOP.srr(2638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2638||apb_wrapper.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/283
Implementation;Synthesis||CG290||@W:Referenced variable s_signature is not in sensitivity list.||VKPFSOC_TOP.srr(2639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2639||apb_wrapper.vhd(289);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/289
Implementation;Synthesis||CD638||@W:Signal s_signature is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2640||apb_wrapper.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/171
Implementation;Synthesis||CD630||@N: Synthesizing work.intensity_average.architecture_intensity_average.||VKPFSOC_TOP.srr(2645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2645||intensity_average.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\intensity_average.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.image_scaler_c0.rtl.||VKPFSOC_TOP.srr(2649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2649||IMAGE_SCALER_C0.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'/linenumber/32
Implementation;Synthesis||CD729||@W:Component declaration has 6 generics but entity declares only 5 generics||VKPFSOC_TOP.srr(2650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2650||IMAGE_SCALER_C0.vhd(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'/linenumber/236
Implementation;Synthesis||CD630||@N: Synthesizing work.image_scaler.rtl.||VKPFSOC_TOP.srr(2651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2651||Image_Scaler.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/21
Implementation;Synthesis||CD638||@W:Signal s_dvalid_tar is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2652||Image_Scaler.vhd(326);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/326
Implementation;Synthesis||CD638||@W:Signal s_dvalid_init is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2653||Image_Scaler.vhd(327);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/327
Implementation;Synthesis||CD638||@W:Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2654||Image_Scaler.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/328
Implementation;Synthesis||CD638||@W:Signal s_data_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2655||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CD638||@W:Signal s_horz_res_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2656||Image_Scaler.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/331
Implementation;Synthesis||CD638||@W:Signal s_vert_res_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2657||Image_Scaler.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/332
Implementation;Synthesis||CD638||@W:Signal s_horz_res_out is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2658||Image_Scaler.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/333
Implementation;Synthesis||CD638||@W:Signal s_vert_res_out is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2659||Image_Scaler.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/334
Implementation;Synthesis||CD638||@W:Signal s_scale_factor_horz is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2660||Image_Scaler.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/335
Implementation;Synthesis||CD638||@W:Signal s_scale_factor_vert is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2661||Image_Scaler.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/336
Implementation;Synthesis||CD638||@W:Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2662||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CD638||@W:Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2663||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CD638||@W:Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2664||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2688||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2689||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2690||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2691||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2692||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2693||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2694||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2695||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2696||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2697||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2698||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2699||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2700||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2701||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2702||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2703||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2704||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2705||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2706||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2707||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2708||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2709||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2710||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2711||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2712||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2713||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2714||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2715||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2716||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2717||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2718||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2719||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 8 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2720||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 9 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2721||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 10 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2722||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 11 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2723||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 12 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2724||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 13 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2725||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 14 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2726||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 15 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2727||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 16 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2728||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 17 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2729||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 18 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2730||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 19 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2731||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 20 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2732||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 21 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2733||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 22 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2734||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 23 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2735||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2736||Image_Scaler.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/186
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2737||Image_Scaler.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/183
Implementation;Synthesis||CL252||@W:Bit 0 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2738||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL252||@W:Bit 1 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2739||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL252||@W:Bit 2 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2740||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL252||@W:Bit 3 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2741||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2742||Image_Scaler.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/179
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2743||Image_Scaler.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 0 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2744||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 1 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2745||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 2 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2746||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 3 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2747||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 4 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2748||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 5 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2749||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 6 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2750||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 7 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2751||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 8 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2752||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 9 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2753||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 10 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2754||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 11 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2755||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 12 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2756||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 13 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2757||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 14 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2758||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 15 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2759||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 16 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2760||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 17 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2761||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 18 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2762||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 19 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2763||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 20 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2764||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 21 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2765||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 22 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2766||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 23 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2767||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_BID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2768||Image_Scaler.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/150
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_BID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2769||Image_Scaler.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/150
Implementation;Synthesis||CL240||@W:Signal AXI_RLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2770||Image_Scaler.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/148
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_RID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2771||Image_Scaler.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/146
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_RID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2772||Image_Scaler.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/146
Implementation;Synthesis||CL240||@W:Signal AXI_RUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2773||Image_Scaler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/144
Implementation;Synthesis||CL240||@W:Signal AXI_BUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2774||Image_Scaler.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/140
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_RRESP_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2775||Image_Scaler.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/118
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_RRESP_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2776||Image_Scaler.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/118
Implementation;Synthesis||CL240||@W:Signal AXI_RVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2777||Image_Scaler.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/114
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2778||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2779||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 2 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2780||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 3 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2781||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 4 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2782||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 5 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2783||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 6 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2784||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 7 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2785||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 8 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2786||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 9 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2787||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 10 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2788||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 11 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2789||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 12 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2790||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 13 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2791||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 14 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2792||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 15 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2793||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 16 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2794||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 17 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2795||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL240||@W:Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2798||Image_Scaler.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/104
Implementation;Synthesis||CL240||@W:Signal AXI_BVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2799||Image_Scaler.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/96
Implementation;Synthesis||CL240||@W:Signal AXI_WREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2800||Image_Scaler.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/92
Implementation;Synthesis||CL240||@W:Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2801||Image_Scaler.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/80
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2802||Image_Scaler.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.image_enhancement_c0.rtl.||VKPFSOC_TOP.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2807||Image_Enhancement_C0.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'/linenumber/31
Implementation;Synthesis||CD276||@W:Map for port data_o of component image_enhancement not found||VKPFSOC_TOP.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2808||Image_Enhancement.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/180
Implementation;Synthesis||CD730||@W:Component declaration has 71 ports but entity declares 72 ports||VKPFSOC_TOP.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2809||Image_Enhancement_C0.vhd(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'/linenumber/229
Implementation;Synthesis||CD326||@W:Port data_o of entity work.image_enhancement is unconnected. If a port needs to remain unconnected, use the keyword open.||VKPFSOC_TOP.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2810||Image_Enhancement_C0.vhd(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'/linenumber/229
Implementation;Synthesis||CD630||@N: Synthesizing work.image_enhancement.rtl.||VKPFSOC_TOP.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2811||Image_Enhancement.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2812||Image_Enhancement.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/351
Implementation;Synthesis||CD638||@W:Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2813||Image_Enhancement.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/352
Implementation;Synthesis||CD638||@W:Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2814||Image_Enhancement.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/353
Implementation;Synthesis||CD638||@W:Signal s_data_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2815||Image_Enhancement.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/354
Implementation;Synthesis||CD638||@W:Signal s_data_i_4k is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2816||Image_Enhancement.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/355
Implementation;Synthesis||CD638||@W:Signal s_data_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2817||Image_Enhancement.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/356
Implementation;Synthesis||CD638||@W:Signal s_data_4k_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2818||Image_Enhancement.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/357
Implementation;Synthesis||CD638||@W:Signal s_r_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2819||Image_Enhancement.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/358
Implementation;Synthesis||CD638||@W:Signal s_g_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2820||Image_Enhancement.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/359
Implementation;Synthesis||CD638||@W:Signal s_b_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2821||Image_Enhancement.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/360
Implementation;Synthesis||CD638||@W:Signal s_c_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2822||Image_Enhancement.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/361
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2828||Image_Enhancement.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/200
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2829||Image_Enhancement.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/198
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2830||Image_Enhancement.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/196
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2831||Image_Enhancement.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/191
Implementation;Synthesis||CL240||@W:Signal DATA_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2832||Image_Enhancement.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/180
Implementation;Synthesis||CL240||@W:Signal AXI_RLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2833||Image_Enhancement.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/146
Implementation;Synthesis||CL240||@W:Signal AXI_RUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2834||Image_Enhancement.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/142
Implementation;Synthesis||CL240||@W:Signal AXI_BUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2835||Image_Enhancement.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/138
Implementation;Synthesis||CL240||@W:Signal AXI_RVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2836||Image_Enhancement.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/112
Implementation;Synthesis||CL240||@W:Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2837||Image_Enhancement.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/102
Implementation;Synthesis||CL240||@W:Signal AXI_BVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2838||Image_Enhancement.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/94
Implementation;Synthesis||CL240||@W:Signal AXI_WREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2839||Image_Enhancement.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/90
Implementation;Synthesis||CL240||@W:Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2840||Image_Enhancement.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/78
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2841||Image_Enhancement.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.gamma_correction_c0.rtl.||VKPFSOC_TOP.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2846||Gamma_Correction_C0.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gamma_correction.rtl.||VKPFSOC_TOP.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2847||Gamma_Correction.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2848||Gamma_Correction.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/182
Implementation;Synthesis||CD638||@W:Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2849||Gamma_Correction.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/183
Implementation;Synthesis||CD638||@W:Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2850||Gamma_Correction.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/184
Implementation;Synthesis||CD638||@W:Signal s_data_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2851||Gamma_Correction.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/185
Implementation;Synthesis||CD638||@W:Signal s_red_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2852||Gamma_Correction.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/186
Implementation;Synthesis||CD638||@W:Signal s_green_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2853||Gamma_Correction.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/187
Implementation;Synthesis||CD638||@W:Signal s_blue_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2854||Gamma_Correction.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/188
Implementation;Synthesis||CD638||@W:Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2855||Gamma_Correction.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/189
Implementation;Synthesis||CD638||@W:Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2856||Gamma_Correction.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/190
Implementation;Synthesis||CD638||@W:Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2857||Gamma_Correction.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/191
Implementation;Synthesis||CD638||@W:Signal s_data_4p_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2858||Gamma_Correction.vhd(193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/193
Implementation;Synthesis||CD638||@W:Signal s_red_4p_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2859||Gamma_Correction.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/194
Implementation;Synthesis||CD638||@W:Signal s_green_4p_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2860||Gamma_Correction.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/195
Implementation;Synthesis||CD638||@W:Signal s_blue_4p_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2861||Gamma_Correction.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/196
Implementation;Synthesis||CD638||@W:Signal s_red_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2862||Gamma_Correction.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/197
Implementation;Synthesis||CD638||@W:Signal s_green_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2863||Gamma_Correction.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/198
Implementation;Synthesis||CD638||@W:Signal s_blue_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2864||Gamma_Correction.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/199
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2870||Gamma_Correction.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/88
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2871||Gamma_Correction.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/85
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2872||Gamma_Correction.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/83
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2873||Gamma_Correction.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/81
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2874||Gamma_Correction.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.bayer_interpolation_c0.rtl.||VKPFSOC_TOP.srr(2879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2879||Bayer_Interpolation_C0.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/32
Implementation;Synthesis||CD276||@W:Map for port data_o of component bayer_interpolation not found||VKPFSOC_TOP.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2880||Bayer_Interpolation.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/176
Implementation;Synthesis||CD730||@W:Component declaration has 67 ports but entity declares 68 ports||VKPFSOC_TOP.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2881||Bayer_Interpolation_C0.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/227
Implementation;Synthesis||CD326||@W:Port tdata_o of entity work.bayer_interpolation is unconnected. If a port needs to remain unconnected, use the keyword open.||VKPFSOC_TOP.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2882||Bayer_Interpolation_C0.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/227
Implementation;Synthesis||CD326||@W:Port data_o of entity work.bayer_interpolation is unconnected. If a port needs to remain unconnected, use the keyword open.||VKPFSOC_TOP.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2883||Bayer_Interpolation_C0.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/227
Implementation;Synthesis||CD630||@N: Synthesizing work.bayer_interpolation.rtl.||VKPFSOC_TOP.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2884||Bayer_Interpolation.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal s_eof_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2885||Bayer_Interpolation.vhd(321);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/321
Implementation;Synthesis||CD638||@W:Signal s_eof_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2886||Bayer_Interpolation.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/322
Implementation;Synthesis||CD638||@W:Signal s_bayer_format_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2887||Bayer_Interpolation.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/323
Implementation;Synthesis||CD638||@W:Signal s_data_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2888||Bayer_Interpolation.vhd(324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/324
Implementation;Synthesis||CD638||@W:Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2889||Bayer_Interpolation.vhd(325);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/325
Implementation;Synthesis||CD638||@W:Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2890||Bayer_Interpolation.vhd(326);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/326
Implementation;Synthesis||CD638||@W:Signal s_bayer_red_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2891||Bayer_Interpolation.vhd(327);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/327
Implementation;Synthesis||CD638||@W:Signal s_bayer_green_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2892||Bayer_Interpolation.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/328
Implementation;Synthesis||CD638||@W:Signal s_bayer_blue_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2893||Bayer_Interpolation.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/329
Implementation;Synthesis||CD638||@W:Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2894||Bayer_Interpolation.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/333
Implementation;Synthesis||CD638||@W:Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2895||Bayer_Interpolation.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/334
Implementation;Synthesis||CD638||@W:Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2896||Bayer_Interpolation.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/335
Implementation;Synthesis||CD638||@W:Signal s_data_o_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2897||Bayer_Interpolation.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/337
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2918||Bayer_Interpolation.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/191
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2919||Bayer_Interpolation.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/189
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2920||Bayer_Interpolation.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/187
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2921||Bayer_Interpolation.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/185
Implementation;Synthesis||CL240||@W:Signal DATA_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2922||Bayer_Interpolation.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/176
Implementation;Synthesis||CL240||@W:Signal AXI_RLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2923||Bayer_Interpolation.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/146
Implementation;Synthesis||CL240||@W:Signal AXI_RUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2924||Bayer_Interpolation.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/142
Implementation;Synthesis||CL240||@W:Signal AXI_BUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2925||Bayer_Interpolation.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/138
Implementation;Synthesis||CL240||@W:Signal AXI_RVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2926||Bayer_Interpolation.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/112
Implementation;Synthesis||CL240||@W:Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2927||Bayer_Interpolation.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/102
Implementation;Synthesis||CL240||@W:Signal AXI_BVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2928||Bayer_Interpolation.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/94
Implementation;Synthesis||CL240||@W:Signal AXI_WREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2929||Bayer_Interpolation.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/90
Implementation;Synthesis||CL240||@W:Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2930||Bayer_Interpolation.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/78
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2931||Bayer_Interpolation.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/57
Implementation;Synthesis||CD630||@N: Synthesizing work.video_fifo.video_fifo.||VKPFSOC_TOP.srr(2939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2939||video_fifo.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2940||video_fifo.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/151
Implementation;Synthesis||CD638||@W:Signal j is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2941||video_fifo.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/152
Implementation;Synthesis||CD630||@N: Synthesizing work.ram2port.ram2port.||VKPFSOC_TOP.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2942||ram2port.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram2port.vhd'/linenumber/54
Implementation;Synthesis||CL134||@N: Found RAM io1l, depth=4096, width=64||VKPFSOC_TOP.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2945||ram2port.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram2port.vhd'/linenumber/71
Implementation;Synthesis||CL265||@W:Removing unused bit 12 of wdata_count_2(12 downto 0). Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2949||video_fifo.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/404
Implementation;Synthesis||CL265||@W:Removing unused bit 12 of rdata_count_2(12 downto 0). Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2950||video_fifo.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/300
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of rptr(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2951||video_fifo.vhd(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/251
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of wptr(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2952||video_fifo.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/351
Implementation;Synthesis||CD630||@N: Synthesizing work.data_packer_h264.data_packer_h264.||VKPFSOC_TOP.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2956||data_packer_h264.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_packer_h264.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal s_buf_wr_done_dly1 is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2957||data_packer_h264.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_packer_h264.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal s_buf_wr_done_dly2 is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2958||data_packer_h264.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_packer_h264.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing work.write_mux.write_mux.||VKPFSOC_TOP.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2964||write_mux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.write_demux.write_demux.||VKPFSOC_TOP.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2968||write_demux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.request_scheduler.request_scheduler.||VKPFSOC_TOP.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2972||request_scheduler.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/26
Implementation;Synthesis||CD231||@N: Using onehot encoding for type scheduler_states. For example, enumeration idle is mapped to "100000".||VKPFSOC_TOP.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2973||request_scheduler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||VKPFSOC_TOP.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2974||request_scheduler.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/337
Implementation;Synthesis||CD630||@N: Synthesizing work.read_mux.read_mux.||VKPFSOC_TOP.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2979||read_mux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.read_demux.read_demux.||VKPFSOC_TOP.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2983||read_demux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register s_state.||VKPFSOC_TOP.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2992||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3032||Bayer_Interpolation.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/52
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3033||Bayer_Interpolation.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3034||Bayer_Interpolation.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input AXI_RESETN_I is unused.||VKPFSOC_TOP.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3035||Bayer_Interpolation.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input AXI_CLK_I is unused.||VKPFSOC_TOP.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3036||Bayer_Interpolation.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input AXI_AWVALID_I is unused.||VKPFSOC_TOP.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3037||Bayer_Interpolation.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input AXI_AWADDR_I is unused.||VKPFSOC_TOP.srr(3038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3038||Bayer_Interpolation.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI_AWPROT_I is unused.||VKPFSOC_TOP.srr(3039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3039||Bayer_Interpolation.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI_AWBURST_I is unused.||VKPFSOC_TOP.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3040||Bayer_Interpolation.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI_WDATA_I is unused.||VKPFSOC_TOP.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3041||Bayer_Interpolation.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input AXI_WVALID_I is unused.||VKPFSOC_TOP.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3042||Bayer_Interpolation.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input AXI_WSTRB_I is unused.||VKPFSOC_TOP.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3043||Bayer_Interpolation.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input AXI_BREADY_I is unused.||VKPFSOC_TOP.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3044||Bayer_Interpolation.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input AXI_ARVALID_I is unused.||VKPFSOC_TOP.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3045||Bayer_Interpolation.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/100
Implementation;Synthesis||CL159||@N: Input AXI_ARADDR_I is unused.||VKPFSOC_TOP.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3046||Bayer_Interpolation.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/104
Implementation;Synthesis||CL159||@N: Input AXI_ARPROT_I is unused.||VKPFSOC_TOP.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3047||Bayer_Interpolation.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AXI_ARBURST_I is unused.||VKPFSOC_TOP.srr(3048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3048||Bayer_Interpolation.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input AXI_RREADY_I is unused.||VKPFSOC_TOP.srr(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3049||Bayer_Interpolation.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input AXI_AWID_I is unused.||VKPFSOC_TOP.srr(3050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3050||Bayer_Interpolation.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input AXI_AWLEN_I is unused.||VKPFSOC_TOP.srr(3051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3051||Bayer_Interpolation.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AXI_AWSIZE_I is unused.||VKPFSOC_TOP.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3052||Bayer_Interpolation.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input AXI_AWLOCK_I is unused.||VKPFSOC_TOP.srr(3053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3053||Bayer_Interpolation.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AXI_AWCACHE_I is unused.||VKPFSOC_TOP.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3054||Bayer_Interpolation.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AXI_AWUSER_I is unused.||VKPFSOC_TOP.srr(3055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3055||Bayer_Interpolation.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input AXI_AWQOS_I is unused.||VKPFSOC_TOP.srr(3056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3056||Bayer_Interpolation.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input AXI_AWREGION_I is unused.||VKPFSOC_TOP.srr(3057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3057||Bayer_Interpolation.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input AXI_WLAST_I is unused.||VKPFSOC_TOP.srr(3058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3058||Bayer_Interpolation.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input AXI_WUSER_I is unused.||VKPFSOC_TOP.srr(3059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3059||Bayer_Interpolation.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input AXI_ARUSER_I is unused.||VKPFSOC_TOP.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3060||Bayer_Interpolation.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input AXI_ARID_I is unused.||VKPFSOC_TOP.srr(3061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3061||Bayer_Interpolation.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input AXI_ARLEN_I is unused.||VKPFSOC_TOP.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3062||Bayer_Interpolation.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input AXI_ARSIZE_I is unused.||VKPFSOC_TOP.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3063||Bayer_Interpolation.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input AXI_ARLOCK_I is unused.||VKPFSOC_TOP.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3064||Bayer_Interpolation.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AXI_ARCACHE_I is unused.||VKPFSOC_TOP.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3065||Bayer_Interpolation.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input AXI_ARQOS_I is unused.||VKPFSOC_TOP.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3066||Bayer_Interpolation.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AXI_ARREGION_I is unused.||VKPFSOC_TOP.srr(3067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3067||Bayer_Interpolation.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3074||Gamma_Correction.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3075||Gamma_Correction.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3076||Gamma_Correction.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/50
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3083||Image_Enhancement.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/51
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3084||Image_Enhancement.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3085||Image_Enhancement.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input AXI_RESETN_I is unused.||VKPFSOC_TOP.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3086||Image_Enhancement.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input AXI_CLK_I is unused.||VKPFSOC_TOP.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3087||Image_Enhancement.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input AXI_AWVALID_I is unused.||VKPFSOC_TOP.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3088||Image_Enhancement.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input AXI_AWADDR_I is unused.||VKPFSOC_TOP.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3089||Image_Enhancement.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI_AWPROT_I is unused.||VKPFSOC_TOP.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3090||Image_Enhancement.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI_AWBURST_I is unused.||VKPFSOC_TOP.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3091||Image_Enhancement.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI_WDATA_I is unused.||VKPFSOC_TOP.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3092||Image_Enhancement.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input AXI_WVALID_I is unused.||VKPFSOC_TOP.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3093||Image_Enhancement.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input AXI_WSTRB_I is unused.||VKPFSOC_TOP.srr(3094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3094||Image_Enhancement.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input AXI_BREADY_I is unused.||VKPFSOC_TOP.srr(3095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3095||Image_Enhancement.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input AXI_ARVALID_I is unused.||VKPFSOC_TOP.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3096||Image_Enhancement.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/100
Implementation;Synthesis||CL159||@N: Input AXI_ARADDR_I is unused.||VKPFSOC_TOP.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3097||Image_Enhancement.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/104
Implementation;Synthesis||CL159||@N: Input AXI_ARPROT_I is unused.||VKPFSOC_TOP.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3098||Image_Enhancement.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AXI_ARBURST_I is unused.||VKPFSOC_TOP.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3099||Image_Enhancement.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input AXI_RREADY_I is unused.||VKPFSOC_TOP.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3100||Image_Enhancement.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input AXI_AWID_I is unused.||VKPFSOC_TOP.srr(3101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3101||Image_Enhancement.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input AXI_AWLEN_I is unused.||VKPFSOC_TOP.srr(3102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3102||Image_Enhancement.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AXI_AWSIZE_I is unused.||VKPFSOC_TOP.srr(3103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3103||Image_Enhancement.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input AXI_AWLOCK_I is unused.||VKPFSOC_TOP.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3104||Image_Enhancement.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AXI_AWCACHE_I is unused.||VKPFSOC_TOP.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3105||Image_Enhancement.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AXI_AWUSER_I is unused.||VKPFSOC_TOP.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3106||Image_Enhancement.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input AXI_AWQOS_I is unused.||VKPFSOC_TOP.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3107||Image_Enhancement.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input AXI_AWREGION_I is unused.||VKPFSOC_TOP.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3108||Image_Enhancement.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input AXI_WLAST_I is unused.||VKPFSOC_TOP.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3109||Image_Enhancement.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input AXI_WUSER_I is unused.||VKPFSOC_TOP.srr(3110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3110||Image_Enhancement.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input AXI_ARUSER_I is unused.||VKPFSOC_TOP.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3111||Image_Enhancement.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input AXI_ARID_I is unused.||VKPFSOC_TOP.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3112||Image_Enhancement.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input AXI_ARLEN_I is unused.||VKPFSOC_TOP.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3113||Image_Enhancement.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input AXI_ARSIZE_I is unused.||VKPFSOC_TOP.srr(3114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3114||Image_Enhancement.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input AXI_ARLOCK_I is unused.||VKPFSOC_TOP.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3115||Image_Enhancement.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AXI_ARCACHE_I is unused.||VKPFSOC_TOP.srr(3116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3116||Image_Enhancement.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input AXI_ARQOS_I is unused.||VKPFSOC_TOP.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3117||Image_Enhancement.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AXI_ARREGION_I is unused.||VKPFSOC_TOP.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3118||Image_Enhancement.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3142||Image_Scaler.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/49
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3143||Image_Scaler.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/52
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3144||Image_Scaler.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input AXI_RESETN_I is unused.||VKPFSOC_TOP.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3145||Image_Scaler.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input AXI_CLK_I is unused.||VKPFSOC_TOP.srr(3146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3146||Image_Scaler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input AXI_AWVALID_I is unused.||VKPFSOC_TOP.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3147||Image_Scaler.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input AXI_AWADDR_I is unused.||VKPFSOC_TOP.srr(3148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3148||Image_Scaler.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI_AWPROT_I is unused.||VKPFSOC_TOP.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3149||Image_Scaler.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI_AWBURST_I is unused.||VKPFSOC_TOP.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3150||Image_Scaler.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input AXI_WDATA_I is unused.||VKPFSOC_TOP.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3151||Image_Scaler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input AXI_WVALID_I is unused.||VKPFSOC_TOP.srr(3152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3152||Image_Scaler.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/90
Implementation;Synthesis||CL159||@N: Input AXI_WSTRB_I is unused.||VKPFSOC_TOP.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3153||Image_Scaler.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/94
Implementation;Synthesis||CL159||@N: Input AXI_BREADY_I is unused.||VKPFSOC_TOP.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3154||Image_Scaler.vhd(98);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/98
Implementation;Synthesis||CL159||@N: Input AXI_ARVALID_I is unused.||VKPFSOC_TOP.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3155||Image_Scaler.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/102
Implementation;Synthesis||CL159||@N: Input AXI_ARADDR_I is unused.||VKPFSOC_TOP.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3156||Image_Scaler.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AXI_ARPROT_I is unused.||VKPFSOC_TOP.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3157||Image_Scaler.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input AXI_ARBURST_I is unused.||VKPFSOC_TOP.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3158||Image_Scaler.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input AXI_RREADY_I is unused.||VKPFSOC_TOP.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3159||Image_Scaler.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input AXI_AWID_I is unused.||VKPFSOC_TOP.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3160||Image_Scaler.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AXI_AWLEN_I is unused.||VKPFSOC_TOP.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3161||Image_Scaler.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input AXI_AWSIZE_I is unused.||VKPFSOC_TOP.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3162||Image_Scaler.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AXI_AWLOCK_I is unused.||VKPFSOC_TOP.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3163||Image_Scaler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AXI_AWCACHE_I is unused.||VKPFSOC_TOP.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3164||Image_Scaler.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input AXI_AWUSER_I is unused.||VKPFSOC_TOP.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3165||Image_Scaler.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input AXI_AWQOS_I is unused.||VKPFSOC_TOP.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3166||Image_Scaler.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 0 of r_i(7 downto 0) is unused ||VKPFSOC_TOP.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3173||intensity_average.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\intensity_average.vhd'/linenumber/59
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of b_i(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3174||intensity_average.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\intensity_average.vhd'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3177||apb_wrapper.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of frame_bytes_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3178||apb_wrapper.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/89
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||VKPFSOC_TOP.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3303||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_50MHz.CORERESET_PF_C5_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3320||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3321||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET\CORERESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3322||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3323||pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v(26);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v'/linenumber/26
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3324||pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v'/linenumber/27
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3325||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3326||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3327||pf_iod_generic_rx_c0_pf_iod_clk_training_pf_iod.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/32
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3328||pf_iod_generic_rx_c0_pf_iod_rx_pf_iod.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/262
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3338||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3339||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3340||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3341||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3342||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3343||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3344||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3345||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3346||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3347||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3348||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3349||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3350||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3351||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3352||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3353||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3354||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3355||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3356||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3357||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3358||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3359||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3360||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3361||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3362||corebclksclkalign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3363||corebclksclkalign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3364||corebclksclkalign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3365||corebclksclkalign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3366||corebclksclkalign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3367||corebclksclkalign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||MO111||@N: Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3368||corebclksclkalign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3369||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3370||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3371||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_2 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3372||icb_bclksclkalign.v(660);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/660
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3373||icb_bclksclkalign.v(652);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/652
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_START (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3374||icb_bclksclkalign.v(829);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/829
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_ERR (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3375||icb_bclksclkalign.v(821);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/821
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_TAPDLY[7:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3376||icb_bclksclkalign.v(815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/815
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_align_start (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3377||icb_bclksclkalign.v(1112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1112
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3378||frame_controls_gen.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/109
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3379||frame_controls_gen.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/109
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3380||frame_controls_gen.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/109
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[2] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3381||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[8] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3382||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3383||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3384||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3385||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN117||@W:Instance RGBtoYCbCr_C0_0 of partition view:work.RGBtoYCbCr_8_8_2_0_1(rtl) has no references to its outputs; instance not removed. ||VKPFSOC_TOP.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3386||rgbtoycbcr_c0.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'/linenumber/127
Implementation;Synthesis||BN362||@N: Removing sequential instance mode_o (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3387||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance alpha_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3388||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance step_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3389||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance frame_tcount_o[3:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3390||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN117||@W:Instance H264_Iframe_Encoder_C0_0 of partition view:work.H264_Iframe_Encoder_8s_1s_1s_22s(verilog) has no references to its outputs; instance not removed. ||VKPFSOC_TOP.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3391||h264_iframe_encoder_c0.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\H264_Iframe_Encoder_C0\H264_Iframe_Encoder_C0.v'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance wafull (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3392||video_fifo.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/420
Implementation;Synthesis||BN362||@N: Removing sequential instance wdata_count[11:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3393||video_fifo.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/404
Implementation;Synthesis||BN362||@N: Removing sequential instance raempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3394||video_fifo.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/314
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_hempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3395||video_fifo.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/332
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3396||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3397||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3398||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3399||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3400||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3401||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3402||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance read_demux_1 (in view: work.read_top_32s(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3403||read_top.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/283
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req0_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3404||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3405||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3406||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3407||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3408||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3409||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3410||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3411||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||BN362||@N: Removing sequential instance s_write_ctr[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3412||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance read_mux_0 (in view: work.read_top_32s(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3413||read_top.v(320);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/320
Implementation;Synthesis||BN362||@N: Removing sequential instance mux_sel_o[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3414||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3415||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3416||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3417||axi_lbus_corefifo_sync_scntr.v(324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/324
Implementation;Synthesis||BN362||@N: Removing sequential instance rdcnt[9:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3418||axi_lbus_corefifo_sync_scntr.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/219
Implementation;Synthesis||BN362||@N: Removing sequential instance dvld_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3419||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3420||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3421||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3422||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3423||axi_lbus_corefifo_sync_scntr.v(324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/324
Implementation;Synthesis||BN362||@N: Removing sequential instance rdcnt[3:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3424||axi_lbus_corefifo_sync_scntr.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/219
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.h264_top_0.H264_Iframe_Encoder_C0_0.H264_Iframe_Encoder_C0_0.H264_SELFDESTRUCT_0.RSTn_OUT_arst on CLKINT  I_1 ||VKPFSOC_TOP.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3434||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.AND2_0_Y_arst on CLKINT  I_1 ||VKPFSOC_TOP.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3435||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_arst on CLKINT  I_2 ||VKPFSOC_TOP.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3436||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_arst on CLKINT  I_2 ||VKPFSOC_TOP.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3437||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_FIFO_Y on CLKINT  I_1 ||VKPFSOC_TOP.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3438||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.RX_DQS_90[0] on CLKINT  I_1 ||VKPFSOC_TOP.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3439||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_CASCADED_Y on CLKINT  I_2 ||VKPFSOC_TOP.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3440||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=32,dsps=24 on compile point Intra420_luma_8s_1s ||VKPFSOC_TOP.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3441||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=16,dsps=15 on compile point Intra420_chroma_8s ||VKPFSOC_TOP.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3442||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=21,dsps=27 on compile point H264_Intra420_8s_1s ||VKPFSOC_TOP.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3443||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_Y_0 ||VKPFSOC_TOP.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3444||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_C ||VKPFSOC_TOP.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3445||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=28 on compile point H264_Iframe_Encoder_8s_1s_1s_22s ||VKPFSOC_TOP.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3446||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=21 on compile point h264_top ||VKPFSOC_TOP.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3447||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4 on compile point mipi_csi2_rx_embsync_detect_Z12_layer0 ||VKPFSOC_TOP.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3448||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=10 on compile point mipi_csi2_rxdecoder_Z13_layer0 ||VKPFSOC_TOP.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3449||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=812,dsps=718 on top level netlist VKPFSOC_TOP ||VKPFSOC_TOP.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3450||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||VKPFSOC_TOP.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3496||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(3508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3508||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3893||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP_cck.rpt" .||VKPFSOC_TOP.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3909||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.h264_top(verilog) ||VKPFSOC_TOP.srr(3959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3959||h264_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\h264_top\h264_top.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.IMX334_IF_TOP(verilog) ||VKPFSOC_TOP.srr(3960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3960||imx334_if_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.IMX334_IF_TOP(verilog) because ||VKPFSOC_TOP.srr(4211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4211||imx334_if_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v'/linenumber/9
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(4252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4252||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(4253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4253||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(4254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4254||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(4255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4255||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4288||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(4289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4289||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4290||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(4291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4291||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(4324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4324||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(4325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4325||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(4326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4326||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(4327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4327||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(4360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4360||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(4361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4361||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(4362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4362||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(4363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4363||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(4430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4430||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance tapcnt_offset[7:0] ||VKPFSOC_TOP.srr(4431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4431||icb_bclksclkalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/991
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance tap_cnt[7:0] ||VKPFSOC_TOP.srr(4432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4432||icb_bclksclkalign.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/947
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(4433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4433||icb_bclksclkalign.v(907);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/907
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(4434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4434||icb_bclksclkalign.v(1007);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1007
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(4435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4435||icb_bclksclkalign.v(1191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1191
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4447||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4448||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4449||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4681||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4682||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4683||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4684||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4685||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4686||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4687||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4688||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4689||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4690||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4691||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4692||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4693||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4694||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4695||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4696||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_VKPFSOC_TOP_verilog_inst (in view: work.mipi_csi2_rxdecoder_Z13_layer0_acp(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4897||null;null
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.h264_top(verilog) because ||VKPFSOC_TOP.srr(5054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5054||h264_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\h264_top\h264_top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5060||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5061||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5062||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5063||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||MO111||@N: Tristate driver DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) on net DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5064||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||MO111||@N: Tristate driver SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) on net SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5065||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5066||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5067||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5068||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(5069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5069||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5073||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5074||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5075||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5076||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5077||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5078||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5079||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5080||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5081||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5082||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5083||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5084||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5085||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5086||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5087||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5088||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(5095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5095||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||FX107||@W:RAM v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[7:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(5104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5104||axi_lbus_lsram_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||FX107||@W:RAM v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[63:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(5106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5106||axi_lbus_lsram_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance wd_trans_Cnt[7:0] ||VKPFSOC_TOP.srr(5107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5107||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r_fwft[9:0]  ||VKPFSOC_TOP.srr(5108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5108||axi_lbus_corefifo_sync_scntr.v(284);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/284
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r[9:0]  ||VKPFSOC_TOP.srr(5109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5109||axi_lbus_corefifo_sync_scntr.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[8:0] ||VKPFSOC_TOP.srr(5110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5110||axi_lbus_corefifo_sync_scntr.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/507
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memwaddr_r[8:0] ||VKPFSOC_TOP.srr(5111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5111||axi_lbus_corefifo_sync_scntr.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/491
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_0[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5120||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_1[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5121||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_2[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5122||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_3[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5123||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_4[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5124||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_5[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5125||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_6[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5126||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_7[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5127||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[3] is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(5128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5128||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||MO197||@W:Removing FSM register s_state[2] (in view view:work.request_scheduler_0(request_scheduler)) because its output is a constant.||VKPFSOC_TOP.srr(5129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5129||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||MO160||@W:Register bit s_state[1] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5130||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||MO160||@W:Register bit s_state[0] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5131||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance s_clear_fifo (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(5132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5132||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance req_o (in view: work.request_scheduler_0(request_scheduler)) because it does not drive other instances.||VKPFSOC_TOP.srr(5133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5133||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5142||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5143||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5144||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5145||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5146||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5147||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5148||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5149||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5150||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5151||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5152||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5153||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5154||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5155||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5156||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5157||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5158||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5159||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5160||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5161||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5162||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5163||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5164||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5165||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5166||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5167||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_write_controller_enc(verilog) instance s_counter[8:0] ||VKPFSOC_TOP.srr(5173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5173||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||FX107||@W:RAM ram2port_inst.io1l[63:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(5174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5174||ram2port.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram2port.vhd'/linenumber/71
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') REMPTY_ASSIGN_PROC\.un6_rgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))||VKPFSOC_TOP.srr(5175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5175||video_fifo.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/286
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') FIFO_FULL_ASSIGN\.un5_wgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))||VKPFSOC_TOP.srr(5176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5176||video_fifo.vhd(389);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/389
Implementation;Synthesis||BN362||@N: Removing sequential instance arvalid (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5180||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_state[5] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5181||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rdone_int (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5190||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rack_o (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5191||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.video_bus_state[3] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5192||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5193||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[0] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5206||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[4] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5207||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[2] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5208||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[1] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5209||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||FX271||@N: Replicating instance H264_DDR_WRITE_64.ddr_write_controller_enc_0.g0 (in view: work.h264_top(verilog)) with 46 loads 3 times to improve timing.||VKPFSOC_TOP.srr(5220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5220||ddr_write_controller_enc.v(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/184
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.VKPFSOC_TOP(verilog) because ||VKPFSOC_TOP.srr(5248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5248||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BZ173||@N: ROM dout_2[19:0] (in view: work.CH_ROM(verilog)) mapped in logic.||VKPFSOC_TOP.srr(5254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5254||cr_osd.v(552);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/552
Implementation;Synthesis||MO106||@N: Found ROM dout_2[19:0] (in view: work.CH_ROM(verilog)) with 80 words by 20 bits.||VKPFSOC_TOP.srr(5255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5255||cr_osd.v(552);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/552
Implementation;Synthesis||BZ173||@N: ROM dout_2[7:0] (in view: work.NUM_ROM(verilog)) mapped in logic.||VKPFSOC_TOP.srr(5256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5256||cr_osd.v(647);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/647
Implementation;Synthesis||MO106||@N: Found ROM dout_2[7:0] (in view: work.NUM_ROM(verilog)) with 80 words by 8 bits.||VKPFSOC_TOP.srr(5257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5257||cr_osd.v(647);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/647
Implementation;Synthesis||MO231||@N: Found counter in view:work.HV_COUNTER(verilog) instance s_v_counter[15:0] ||VKPFSOC_TOP.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5261||cr_osd.v(253);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/253
Implementation;Synthesis||MO231||@N: Found counter in view:work.HV_COUNTER(verilog) instance s_h_counter[15:0] ||VKPFSOC_TOP.srr(5262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5262||cr_osd.v(243);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/243
Implementation;Synthesis||MO231||@N: Found counter in view:work.obj_generator(verilog) instance s_addr_counter[9:0] ||VKPFSOC_TOP.srr(5263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5263||cr_osd.v(329);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/329
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_h_counter_i_18 (in view: work.obj_generator(verilog))||VKPFSOC_TOP.srr(5264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5264||cr_osd.v(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/348
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_v_counter_i (in view: work.obj_generator(verilog))||VKPFSOC_TOP.srr(5265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5265||cr_osd.v(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/348
Implementation;Synthesis||MO231||@N: Found counter in view:work.obj_generator_num(verilog) instance s_addr_offset[9:0] ||VKPFSOC_TOP.srr(5266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5266||cr_osd.v(408);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/408
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') s_addr_counter17 (in view: work.obj_generator_num(verilog))||VKPFSOC_TOP.srr(5267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5267||cr_osd.v(425);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/425
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_h_counter_i_18 (in view: work.obj_generator_num(verilog))||VKPFSOC_TOP.srr(5268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5268||cr_osd.v(427);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/427
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_h_counter_i_19 (in view: work.obj_generator_num(verilog))||VKPFSOC_TOP.srr(5269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5269||cr_osd.v(429);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/429
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_v_counter_i_16 (in view: work.obj_generator_num(verilog))||VKPFSOC_TOP.srr(5270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5270||cr_osd.v(439);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/439
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_h_counter_i_17 (in view: work.obj_generator_num(verilog))||VKPFSOC_TOP.srr(5271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5271||cr_osd.v(439);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/439
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_hres_i_16 (in view: work.frame_controls_gen(verilog))||VKPFSOC_TOP.srr(5272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5272||frame_controls_gen.v(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/156
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_vres_i_16 (in view: work.frame_controls_gen(verilog))||VKPFSOC_TOP.srr(5273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5273||frame_controls_gen.v(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/156
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.video_processing_0.CR_OSD_0.HV_COUNTER_0.s_data_en_dly because it is equivalent to instance Video_Pipeline_0.video_processing_0.CR_OSD_0.data_valid_o. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5289||cr_osd.v(263);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/263
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_num_0.s_addr_offset[9] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5310||cr_osd.v(408);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/408
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_num_0.s_addr_offset[8] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5311||cr_osd.v(408);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/408
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_num_0.s_addr_offset[7] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5312||cr_osd.v(408);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/408
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_counter[9] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5313||cr_osd.v(329);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/329
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_counter[8] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5314||cr_osd.v(329);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/329
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_counter[7] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5315||cr_osd.v(329);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/329
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5327||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5328||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5329||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[4] (in view: work.VKPFSOC_TOP(verilog)) with 10 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5330||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[5] (in view: work.VKPFSOC_TOP(verilog)) with 7 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5331||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[6] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5332||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[7] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5333||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[8] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5334||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[9] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5335||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||FX271||@N: Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[10] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.||VKPFSOC_TOP.srr(5336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5336||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_offset[9] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5345||cr_osd.v(316);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/316
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_offset[8] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5346||cr_osd.v(316);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/316
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_offset[7] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5347||cr_osd.v(316);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/316
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_PAD_P with period 6.73ns ||VKPFSOC_TOP.srr(5469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5469||null;null
Implementation;Synthesis||MT615||@N: Found clock CAM1_RX_CLK_P with period 4.00ns ||VKPFSOC_TOP.srr(5470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5470||null;null
Implementation;Synthesis||MT615||@N: Found clock osc_rc2mhz with period 500.00ns ||VKPFSOC_TOP.srr(5471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5471||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns ||VKPFSOC_TOP.srr(5472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5472||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 20.00ns ||VKPFSOC_TOP.srr(5473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5473||null;null
Implementation;Synthesis||MT615||@N: Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV with period 16.00ns ||VKPFSOC_TOP.srr(5474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5474||null;null
Implementation;Synthesis||MT615||@N: Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 with period 5.88ns ||VKPFSOC_TOP.srr(5475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5475||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||VKPFSOC_TOP.srr(7328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/7328||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>\designer\vkpfsoc_top\synthesis.fdc'/linenumber/46
Implementation;Place and Route;RootName:VKPFSOC_TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 11 Info(s)||VKPFSOC_TOP_layout_log.log;liberoaction://open_report/file/VKPFSOC_TOP_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:VKPFSOC_TOP
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||VKPFSOC_TOP_generateBitstream.log;liberoaction://open_report/file/VKPFSOC_TOP_generateBitstream.log||(null);(null)
