$date
	Wed Jan 21 00:27:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module risc_TB $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module CPU $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 7 # funct7 [6:0] $end
$var wire 3 $ funct3 [2:0] $end
$var wire 1 % WD3_SrcD $end
$var wire 1 & StallF $end
$var wire 1 ' StallD $end
$var wire 5 ( Rs2E [4:0] $end
$var wire 5 ) Rs1E [4:0] $end
$var wire 2 * ResultSrcE [1:0] $end
$var wire 2 + ResultSrcD [1:0] $end
$var wire 1 , RegWriteW $end
$var wire 1 - RegWriteM $end
$var wire 1 . RegWriteD $end
$var wire 5 / RdW [4:0] $end
$var wire 5 0 RdM [4:0] $end
$var wire 5 1 RdE [4:0] $end
$var wire 2 2 PCSrcE [1:0] $end
$var wire 7 3 OP [6:0] $end
$var wire 1 4 MemWriteD $end
$var wire 1 5 JumpD $end
$var wire 3 6 Imm_SrcD [2:0] $end
$var wire 2 7 ForwardBE [1:0] $end
$var wire 2 8 ForwardAE [1:0] $end
$var wire 1 9 FlushE $end
$var wire 1 : FlushD $end
$var wire 1 ; BranchD $end
$var wire 1 < ALUSrcD $end
$var wire 4 = ALUControlD [3:0] $end
$var wire 5 > A2 [4:0] $end
$var wire 5 ? A1 [4:0] $end
$scope module CU $end
$var wire 7 @ funct7 [6:0] $end
$var wire 3 A funct3 [2:0] $end
$var wire 7 B OP [6:0] $end
$var reg 4 C ALUControlD [3:0] $end
$var reg 2 D ALUOp [1:0] $end
$var reg 1 < ALUSrcD $end
$var reg 1 ; BranchD $end
$var reg 3 E Imm_SrcD [2:0] $end
$var reg 1 5 JumpD $end
$var reg 1 4 MemWriteD $end
$var reg 1 . RegWriteD $end
$var reg 2 F ResultSrcD [1:0] $end
$var reg 1 % WD3_SrcD $end
$upscope $end
$scope module DP $end
$var wire 4 G ALUControlD [3:0] $end
$var wire 1 < ALUSrcD $end
$var wire 1 ; BranchD $end
$var wire 3 H Imm_SrcD [2:0] $end
$var wire 1 5 JumpD $end
$var wire 1 4 MemWriteD $end
$var wire 1 . RegWriteD $end
$var wire 2 I ResultSrcD [1:0] $end
$var wire 1 % WD3_SrcD $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 J instructionD [31:0] $end
$var wire 32 K instruction [31:0] $end
$var wire 7 L funct7 [6:0] $end
$var wire 3 M funct3E [2:0] $end
$var wire 3 N funct3 [2:0] $end
$var wire 1 O ZeroE $end
$var wire 64 P WriteDataM [63:0] $end
$var wire 64 Q WriteDataE [63:0] $end
$var wire 1 & StallF $end
$var wire 1 ' StallD $end
$var wire 64 R SrcBE [63:0] $end
$var wire 64 S SrcAE [63:0] $end
$var wire 5 T Rs2E [4:0] $end
$var wire 5 U Rs1E [4:0] $end
$var wire 64 V ResultW [63:0] $end
$var wire 2 W ResultSrcW [1:0] $end
$var wire 2 X ResultSrcM [1:0] $end
$var wire 2 Y ResultSrcE [1:0] $end
$var wire 1 , RegWriteW $end
$var wire 1 - RegWriteM $end
$var wire 1 Z RegWriteE $end
$var wire 64 [ ReadDataW [63:0] $end
$var wire 64 \ ReadData [63:0] $end
$var wire 5 ] RdW [4:0] $end
$var wire 5 ^ RdM [4:0] $end
$var wire 5 _ RdE [4:0] $end
$var wire 64 ` RD2E [63:0] $end
$var wire 64 a RD2 [63:0] $end
$var wire 64 b RD1E [63:0] $end
$var wire 64 c RD1 [63:0] $end
$var wire 64 d PCnext [63:0] $end
$var wire 64 e PCTargetE [63:0] $end
$var wire 2 f PCSrcE [1:0] $end
$var wire 64 g PCPlus4W [63:0] $end
$var wire 64 h PCPlus4M [63:0] $end
$var wire 64 i PCPlus4F [63:0] $end
$var wire 64 j PCPlus4E [63:0] $end
$var wire 64 k PCPlus4D [63:0] $end
$var wire 64 l PCF [63:0] $end
$var wire 64 m PCE [63:0] $end
$var wire 64 n PCD [63:0] $end
$var wire 7 o OPE [6:0] $end
$var wire 7 p OP [6:0] $end
$var wire 1 q MemWriteM $end
$var wire 1 r MemWriteE $end
$var wire 1 s JumpE $end
$var wire 25 t Imm [24:0] $end
$var wire 2 u ForwardBE [1:0] $end
$var wire 2 v ForwardAE [1:0] $end
$var wire 1 9 FlushE $end
$var wire 1 : FlushD $end
$var wire 64 w ExtImmW [63:0] $end
$var wire 64 x ExtImmM [63:0] $end
$var wire 64 y ExtImmE [63:0] $end
$var wire 64 z ExtImmD [63:0] $end
$var wire 1 { BranchE $end
$var wire 1 | ALUSrcE $end
$var wire 64 } ALUResultW [63:0] $end
$var wire 64 ~ ALUResultM [63:0] $end
$var wire 64 !" ALUResult [63:0] $end
$var wire 4 "" ALUControlE [3:0] $end
$var wire 5 #" A3 [4:0] $end
$var wire 5 $" A2 [4:0] $end
$var wire 5 %" A1 [4:0] $end
$var reg 2 &" PCSrcE_r [1:0] $end
$scope module aluuuu $end
$var wire 64 '" ALUResult [63:0] $end
$var wire 3 (" funct3E [2:0] $end
$var wire 64 )" SrcBE [63:0] $end
$var wire 64 *" SrcAE [63:0] $end
$var wire 1 { BranchE $end
$var wire 4 +" ALUControlE [3:0] $end
$var reg 64 ," ALU_Result [63:0] $end
$var reg 1 O ZeroE $end
$upscope $end
$scope module datameme $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 q WE $end
$var wire 64 -" WD [63:0] $end
$var wire 64 ." A [63:0] $end
$var reg 64 /" ReadData [63:0] $end
$var integer 32 0" i [31:0] $end
$upscope $end
$scope module fetch $end
$var wire 32 1" instructionD [31:0] $end
$var reg 5 2" A1 [4:0] $end
$var reg 5 3" A2 [4:0] $end
$var reg 5 4" A3 [4:0] $end
$var reg 25 5" Imm [24:0] $end
$var reg 7 6" OP [6:0] $end
$var reg 3 7" funct3 [2:0] $end
$var reg 7 8" funct7 [6:0] $end
$upscope $end
$scope module instmeme $end
$var wire 64 9" PCF [63:0] $end
$var reg 32 :" instruction [31:0] $end
$upscope $end
$scope module lay1 $end
$var wire 1 ! clk $end
$var wire 32 ;" instruction [31:0] $end
$var wire 1 " rst $end
$var wire 1 ' StallD $end
$var wire 64 <" PCPlus4F [63:0] $end
$var wire 64 =" PCF [63:0] $end
$var wire 1 : FlushD $end
$var reg 64 >" PCD [63:0] $end
$var reg 64 ?" PCPlus4D [63:0] $end
$var reg 32 @" instructionD [31:0] $end
$upscope $end
$scope module lay2 $end
$var wire 5 A" A1 [4:0] $end
$var wire 5 B" A2 [4:0] $end
$var wire 5 C" A3 [4:0] $end
$var wire 4 D" ALUControlD [3:0] $end
$var wire 1 < ALUSrcD $end
$var wire 1 ; BranchD $end
$var wire 1 5 JumpD $end
$var wire 1 4 MemWriteD $end
$var wire 7 E" OPD [6:0] $end
$var wire 64 F" PCD [63:0] $end
$var wire 64 G" PCPlus4D [63:0] $end
$var wire 1 . RegWriteD $end
$var wire 2 H" ResultSrcD [1:0] $end
$var wire 1 ! clk $end
$var wire 3 I" funct3 [2:0] $end
$var wire 1 " rst $end
$var wire 64 J" RD2 [63:0] $end
$var wire 64 K" RD1 [63:0] $end
$var wire 1 9 FlushE $end
$var wire 64 L" ExtImmD [63:0] $end
$var reg 4 M" ALUControlE [3:0] $end
$var reg 1 | ALUSrcE $end
$var reg 1 { BranchE $end
$var reg 64 N" ExtImmE [63:0] $end
$var reg 1 s JumpE $end
$var reg 1 r MemWriteE $end
$var reg 7 O" OPE [6:0] $end
$var reg 64 P" PCE [63:0] $end
$var reg 64 Q" PCPlus4E [63:0] $end
$var reg 64 R" RD1E [63:0] $end
$var reg 64 S" RD2E [63:0] $end
$var reg 5 T" RdE [4:0] $end
$var reg 1 Z RegWriteE $end
$var reg 2 U" ResultSrcE [1:0] $end
$var reg 5 V" Rs1E [4:0] $end
$var reg 5 W" Rs2E [4:0] $end
$var reg 3 X" funct3E [2:0] $end
$upscope $end
$scope module lay3 $end
$var wire 64 Y" ALUResult [63:0] $end
$var wire 64 Z" ExtImmE [63:0] $end
$var wire 1 r MemWriteE $end
$var wire 64 [" PCPlus4E [63:0] $end
$var wire 5 \" RdE [4:0] $end
$var wire 1 Z RegWriteE $end
$var wire 2 ]" ResultSrcE [1:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 64 ^" WriteDataE [63:0] $end
$var reg 64 _" ALUResultM [63:0] $end
$var reg 64 `" ExtImmM [63:0] $end
$var reg 1 q MemWriteM $end
$var reg 64 a" PCPlus4M [63:0] $end
$var reg 5 b" RdM [4:0] $end
$var reg 1 - RegWriteM $end
$var reg 2 c" ResultSrcM [1:0] $end
$var reg 64 d" WriteDataM [63:0] $end
$upscope $end
$scope module lay4 $end
$var wire 64 e" ALUResultM [63:0] $end
$var wire 64 f" ExtImmM [63:0] $end
$var wire 64 g" PCPlus4M [63:0] $end
$var wire 5 h" RdM [4:0] $end
$var wire 64 i" ReadData [63:0] $end
$var wire 1 - RegWriteM $end
$var wire 2 j" ResultSrcM [1:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 64 k" ALUResultW [63:0] $end
$var reg 64 l" ExtImmW [63:0] $end
$var reg 64 m" PCPlus4W [63:0] $end
$var reg 5 n" RdW [4:0] $end
$var reg 64 o" ReadDataW [63:0] $end
$var reg 1 , RegWriteW $end
$var reg 2 p" ResultSrcW [1:0] $end
$upscope $end
$scope module muxa $end
$var wire 64 q" ALUResultM [63:0] $end
$var wire 64 r" RD1E [63:0] $end
$var wire 64 s" SrcAE [63:0] $end
$var wire 64 t" ResultW [63:0] $end
$var wire 2 u" ForwardAE [1:0] $end
$upscope $end
$scope module muxb1 $end
$var wire 64 v" ALUResultM [63:0] $end
$var wire 64 w" RD2E [63:0] $end
$var wire 64 x" WriteDataE [63:0] $end
$var wire 64 y" ResultW [63:0] $end
$var wire 2 z" ForwardBE [1:0] $end
$upscope $end
$scope module muxb2 $end
$var wire 1 | ALUSrcE $end
$var wire 64 {" ExtImmE [63:0] $end
$var wire 64 |" WriteDataE [63:0] $end
$var wire 64 }" SrcBE [63:0] $end
$upscope $end
$scope module muxpc $end
$var wire 64 ~" ALUResultM [63:0] $end
$var wire 2 !# PCSrcE [1:0] $end
$var wire 64 "# PCnext [63:0] $end
$var wire 64 ## PCTargetE [63:0] $end
$var wire 64 $# PCPlus4F [63:0] $end
$upscope $end
$scope module pc4add $end
$var wire 64 %# PCPlus4F [63:0] $end
$var wire 64 &# PCF [63:0] $end
$upscope $end
$scope module pcgen $end
$var wire 64 '# PCnext [63:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 & StallF $end
$var reg 64 (# PCF [63:0] $end
$upscope $end
$scope module pcimmadd $end
$var wire 64 )# ExtImmE [63:0] $end
$var wire 64 *# PCE [63:0] $end
$var wire 64 +# PCTargetE [63:0] $end
$upscope $end
$scope module regf $end
$var wire 5 ,# A1 [4:0] $end
$var wire 5 -# A2 [4:0] $end
$var wire 5 .# A3 [4:0] $end
$var wire 1 , WE3 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 64 /# WD3 [63:0] $end
$var reg 64 0# RD1 [63:0] $end
$var reg 64 1# RD2 [63:0] $end
$var integer 32 2# i [31:0] $end
$upscope $end
$scope module resmux $end
$var wire 64 3# ALUResultW [63:0] $end
$var wire 64 4# ExtImmW [63:0] $end
$var wire 64 5# PCPlus4W [63:0] $end
$var wire 64 6# ReadDataW [63:0] $end
$var wire 2 7# ResultSrcW [1:0] $end
$var wire 64 8# ResultW [63:0] $end
$upscope $end
$scope module siext $end
$var wire 25 9# Imm [24:0] $end
$var wire 3 :# Imm_SrcD [2:0] $end
$var reg 64 ;# ExtImmD [63:0] $end
$upscope $end
$upscope $end
$scope module HU $end
$var wire 5 <# A1 [4:0] $end
$var wire 5 =# A2 [4:0] $end
$var wire 2 ># PCSrcE [1:0] $end
$var wire 5 ?# RdE [4:0] $end
$var wire 5 @# RdM [4:0] $end
$var wire 5 A# RdW [4:0] $end
$var wire 1 - RegWriteM $end
$var wire 1 , RegWriteW $end
$var wire 2 B# ResultSrcE [1:0] $end
$var wire 5 C# Rs1E [4:0] $end
$var wire 5 D# Rs2E [4:0] $end
$var wire 1 ! clk $end
$var reg 1 : FlushD $end
$var reg 1 9 FlushE $end
$var reg 2 E# ForwardAE [1:0] $end
$var reg 2 F# ForwardBE [1:0] $end
$var reg 1 ' StallD $end
$var reg 1 & StallF $end
$var reg 1 G# lwStall $end
$upscope $end
$upscope $end
$scope task check_reg $end
$var reg 64 H# actual [63:0] $end
$var reg 64 I# expected [63:0] $end
$var integer 32 J# regnum [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 J#
bx I#
bx H#
xG#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
x|
x{
bx z
bx y
bx x
bx w
bx v
bx u
bx t
xs
xr
xq
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
xZ
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
xO
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
x<
x;
x:
x9
bx 8
bx 7
bx 6
x5
x4
bx 3
bx 2
bx 1
bx 0
bx /
x.
x-
x,
bx +
bx *
bx )
bx (
x'
x&
x%
bx $
bx #
1"
0!
$end
#10
b0 z
b0 L"
b0 ;#
b0 =
b0 C
b0 G
b0 D"
b0 D
0%
b0 6
b0 E
b0 H
b0 :#
b0 +
b0 F
b0 I
b0 H"
0<
05
0;
04
0.
b0 a
b0 J"
b0 1#
b0 c
b0 K"
b0 0#
b0 #
b0 @
b0 L
b0 8"
b0 t
b0 5"
b0 9#
b0 $
b0 A
b0 N
b0 7"
b0 I"
b0 3
b0 B
b0 p
b0 6"
b0 E"
b0 #"
b0 4"
b0 C"
b0 >
b0 $"
b0 3"
b0 B"
b0 -#
b0 =#
b0 ?
b0 %"
b0 2"
b0 A"
b0 ,#
b0 <#
0:
b0 !"
b0 '"
b0 Y"
b0 ,"
b0 R
b0 )"
b0 }"
b0 2
b0 f
b0 >#
b10100000000000010010011 K
b10100000000000010010011 :"
b10100000000000010010011 ;"
b0 Q
b0 ^"
b0 x"
b0 |"
b0 S
b0 *"
b0 s"
09
0'
0&
0G#
0O
b0 \
b0 /"
b0 i"
b0 7
b0 u
b0 z"
b0 F#
b0 8
b0 v
b0 u"
b0 E#
b0 V
b0 t"
b0 y"
b0 /#
b0 8#
b100 d
b100 "#
b100 '#
b0 k
b0 ?"
b0 G"
b0 J
b0 1"
b0 @"
b0 n
b0 >"
b0 F"
b100 i
b100 <"
b100 $#
b100 %#
b0 l
b0 9"
b0 ="
b0 &#
b0 (#
b0 o
b0 O"
b0 (
b0 T
b0 W"
b0 D#
b0 )
b0 U
b0 V"
b0 C#
b0 1
b0 _
b0 T"
b0 \"
b0 ?#
b0 M
b0 ("
b0 X"
b0 `
b0 S"
b0 w"
b0 b
b0 R"
b0 r"
b0 j
b0 Q"
b0 ["
b0 e
b0 ##
b0 +#
b0 y
b0 N"
b0 Z"
b0 {"
b0 )#
b0 m
b0 P"
b0 *#
b0 ""
b0 +"
b0 M"
b0 *
b0 Y
b0 U"
b0 ]"
b0 B#
0|
0{
0s
0r
0Z
b0 x
b0 `"
b0 f"
b0 h
b0 a"
b0 g"
b0 0
b0 ^
b0 b"
b0 h"
b0 @#
b0 P
b0 -"
b0 d"
b0 ~
b0 ."
b0 _"
b0 e"
b0 q"
b0 v"
b0 ~"
b0 X
b0 c"
b0 j"
0q
0-
b0 w
b0 l"
b0 4#
0,
b0 W
b0 p"
b0 7#
b0 /
b0 ]
b0 n"
b0 .#
b0 A#
b0 g
b0 m"
b0 5#
b0 [
b0 o"
b0 6#
b0 }
b0 k"
b0 3#
b0 &"
b0 !#
b100000 2#
b1111101000 0"
1!
#20
0!
#30
b1111101000 0"
b100000 2#
1!
#40
0!
#50
b101 z
b101 L"
b101 ;#
b1 D
1<
1.
b1010000000000001 t
b1010000000000001 5"
b1010000000000001 9#
b10011 3
b10011 B
b10011 p
b10011 6"
b10011 E"
b1 #"
b1 4"
b1 C"
b101 >
b101 $"
b101 3"
b101 B"
b101 -#
b101 =#
b1000 d
b1000 "#
b1000 '#
b1100000000000100010011 K
b1100000000000100010011 :"
b1100000000000100010011 ;"
b100 k
b100 ?"
b100 G"
b10100000000000010010011 J
b10100000000000010010011 1"
b10100000000000010010011 @"
b1000 i
b1000 <"
b1000 $#
b1000 %#
b100 l
b100 9"
b100 ="
b100 &#
b100 (#
1!
0"
#60
0!
#70
b11 z
b11 L"
b11 ;#
b110000000000010 t
b110000000000010 5"
b110000000000010 9#
b10 #"
b10 4"
b10 C"
b11 >
b11 $"
b11 3"
b11 B"
b11 -#
b11 =#
b101 !"
b101 '"
b101 Y"
b101 ,"
b101 R
b101 )"
b101 }"
b1100 d
b1100 "#
b1100 '#
b1000001000001010000110110011 K
b1000001000001010000110110011 :"
b1000001000001010000110110011 ;"
b10011 o
b10011 O"
b101 (
b101 T
b101 W"
b101 D#
b1 1
b1 _
b1 T"
b1 \"
b1 ?#
b100 j
b100 Q"
b100 ["
b101 e
b101 ##
b101 +#
b101 y
b101 N"
b101 Z"
b101 {"
b101 )#
1|
1Z
b1100 i
b1100 <"
b1100 $#
b1100 %#
b1000 l
b1000 9"
b1000 ="
b1000 &#
b1000 (#
b1000 k
b1000 ?"
b1000 G"
b100 n
b100 >"
b100 F"
b1100000000000100010011 J
b1100000000000100010011 1"
b1100000000000100010011 @"
1!
#80
0!
#90
b10000010 z
b10000010 L"
b10000010 ;#
b1000 =
b1000 C
b1000 G
b1000 D"
b0 D
0<
1.
b100 #
b100 @
b100 L
b100 8"
b100000100000101000011 t
b100000100000101000011 5"
b100000100000101000011 9#
b10 $
b10 A
b10 N
b10 7"
b10 I"
b110011 3
b110011 B
b110011 p
b110011 6"
b110011 E"
b11 #"
b11 4"
b11 C"
b10 >
b10 $"
b10 3"
b10 B"
b10 -#
b10 =#
b1 ?
b1 %"
b1 2"
b1 A"
b1 ,#
b1 <#
b11 !"
b11 '"
b11 Y"
b11 ,"
b10000 d
b10000 "#
b10000 '#
b1000001000001100001000110011 K
b1000001000001100001000110011 :"
b1000001000001100001000110011 ;"
b11 R
b11 )"
b11 }"
b1100 k
b1100 ?"
b1100 G"
b1000 n
b1000 >"
b1000 F"
b1000001000001010000110110011 J
b1000001000001010000110110011 1"
b1000001000001010000110110011 @"
b10000 i
b10000 <"
b10000 $#
b10000 %#
b1100 l
b1100 9"
b1100 ="
b1100 &#
b1100 (#
b11 (
b11 T
b11 W"
b11 D#
b10 1
b10 _
b10 T"
b10 \"
b10 ?#
b1000 j
b1000 Q"
b1000 ["
b11 y
b11 N"
b11 Z"
b11 {"
b11 )#
b111 e
b111 ##
b111 +#
b100 m
b100 P"
b100 *#
b101 x
b101 `"
b101 f"
b100 h
b100 a"
b100 g"
b1 0
b1 ^
b1 b"
b1 h"
b1 @#
b101 ~
b101 ."
b101 _"
b101 e"
b101 q"
b101 v"
b101 ~"
1-
1!
#100
0!
#110
b1001 =
b1001 C
b1001 G
b1001 D"
b100000100000110000100 t
b100000100000110000100 5"
b100000100000110000100 9#
b100 $
b100 A
b100 N
b100 7"
b100 I"
b100 #"
b100 4"
b100 C"
b101 S
b101 *"
b101 s"
b11 Q
b11 ^"
b11 x"
b11 |"
b101 c
b101 K"
b101 0#
b101 V
b101 t"
b101 y"
b101 /#
b101 8#
b10 7
b10 u
b10 z"
b10 F#
b1 8
b1 v
b1 u"
b1 E#
b1011 !"
b1011 '"
b1011 Y"
b1011 ,"
b11 R
b11 )"
b11 }"
b10100 d
b10100 "#
b10100 '#
b1000001000001110001010110011 K
b1000001000001110001010110011 :"
b1000001000001110001010110011 ;"
b101 w
b101 l"
b101 4#
1,
b1 /
b1 ]
b1 n"
b1 .#
b1 A#
b100 g
b100 m"
b100 5#
b101 }
b101 k"
b101 3#
b11 x
b11 `"
b11 f"
b1000 h
b1000 a"
b1000 g"
b10 0
b10 ^
b10 b"
b10 h"
b10 @#
b11 ~
b11 ."
b11 _"
b11 e"
b11 q"
b11 v"
b11 ~"
b110011 o
b110011 O"
b10 (
b10 T
b10 W"
b10 D#
b1 )
b1 U
b1 V"
b1 C#
b11 1
b11 _
b11 T"
b11 \"
b11 ?#
b10 M
b10 ("
b10 X"
b1100 j
b1100 Q"
b1100 ["
b10000010 y
b10000010 N"
b10000010 Z"
b10000010 {"
b10000010 )#
b10001010 e
b10001010 ##
b10001010 +#
b1000 m
b1000 P"
b1000 *#
b1000 ""
b1000 +"
b1000 M"
0|
b10100 i
b10100 <"
b10100 $#
b10100 %#
b10000 l
b10000 9"
b10000 ="
b10000 &#
b10000 (#
b10000 k
b10000 ?"
b10000 G"
b1100 n
b1100 >"
b1100 F"
b1000001000001100001000110011 J
b1000001000001100001000110011 1"
b1000001000001100001000110011 @"
1!
#120
0!
#130
b1010 =
b1010 C
b1010 G
b1010 D"
b100000100000111000101 t
b100000100000111000101 5"
b100000100000111000101 9#
b110 $
b110 A
b110 N
b110 7"
b110 I"
b101 #"
b101 4"
b101 C"
b11000 d
b11000 "#
b11000 '#
b1000001000001000001100110011 K
b1000001000001000001100110011 :"
b1000001000001000001100110011 ;"
b10001 !"
b10001 '"
b10001 Y"
b10001 ,"
b11 a
b11 J"
b11 1#
b1 7
b1 u
b1 z"
b1 F#
b0 8
b0 v
b0 u"
b0 E#
b11 V
b11 t"
b11 y"
b11 /#
b11 8#
b10100 k
b10100 ?"
b10100 G"
b10000 n
b10000 >"
b10000 F"
b1000001000001110001010110011 J
b1000001000001110001010110011 1"
b1000001000001110001010110011 @"
b11000 i
b11000 <"
b11000 $#
b11000 %#
b10100 l
b10100 9"
b10100 ="
b10100 &#
b10100 (#
b100 1
b100 _
b100 T"
b100 \"
b100 ?#
b100 M
b100 ("
b100 X"
b101 b
b101 R"
b101 r"
b10000 j
b10000 Q"
b10000 ["
b10001110 e
b10001110 ##
b10001110 +#
b1100 m
b1100 P"
b1100 *#
b1001 ""
b1001 +"
b1001 M"
b10000010 x
b10000010 `"
b10000010 f"
b1100 h
b1100 a"
b1100 g"
b11 0
b11 ^
b11 b"
b11 h"
b11 @#
b11 P
b11 -"
b11 d"
b1011 ~
b1011 ."
b1011 _"
b1011 e"
b1011 q"
b1011 v"
b1011 ~"
b11 w
b11 l"
b11 4#
b10 /
b10 ]
b10 n"
b10 .#
b10 A#
b1000 g
b1000 m"
b1000 5#
b11 }
b11 k"
b11 3#
1!
#140
0!
#150
b1011 =
b1011 C
b1011 G
b1011 D"
b100000100000100000110 t
b100000100000100000110 5"
b100000100000100000110 9#
b0 $
b0 A
b0 N
b0 7"
b0 I"
b110 #"
b110 4"
b110 C"
b1011 V
b1011 t"
b1011 y"
b1011 /#
b1011 8#
b0 7
b0 u
b0 z"
b0 F#
b11101 !"
b11101 '"
b11101 Y"
b11101 ,"
b11100 d
b11100 "#
b11100 '#
b1101111 K
b1101111 :"
b1101111 ;"
b10000010 w
b10000010 l"
b10000010 4#
b11 /
b11 ]
b11 n"
b11 .#
b11 A#
b1100 g
b1100 m"
b1100 5#
b1011 }
b1011 k"
b1011 3#
b10000 h
b10000 a"
b10000 g"
b100 0
b100 ^
b100 b"
b100 h"
b100 @#
b10001 ~
b10001 ."
b10001 _"
b10001 e"
b10001 q"
b10001 v"
b10001 ~"
b101 1
b101 _
b101 T"
b101 \"
b101 ?#
b110 M
b110 ("
b110 X"
b11 `
b11 S"
b11 w"
b10100 j
b10100 Q"
b10100 ["
b10010010 e
b10010010 ##
b10010010 +#
b10000 m
b10000 P"
b10000 *#
b1010 ""
b1010 +"
b1010 M"
b11100 i
b11100 <"
b11100 $#
b11100 %#
b11000 l
b11000 9"
b11000 ="
b11000 &#
b11000 (#
b11000 k
b11000 ?"
b11000 G"
b10100 n
b10100 >"
b10100 F"
b1000001000001000001100110011 J
b1000001000001000001100110011 1"
b1000001000001000001100110011 @"
1!
#160
0!
#170
b0 =
b0 C
b0 G
b0 D"
b0 z
b0 L"
b0 ;#
1%
b10 +
b10 F
b10 I
b10 H"
b100 6
b100 E
b100 H
b100 :#
15
1.
b0 a
b0 J"
b0 1#
b0 c
b0 K"
b0 0#
b0 #
b0 @
b0 L
b0 8"
b0 t
b0 5"
b0 9#
b1101111 3
b1101111 B
b1101111 p
b1101111 6"
b1101111 E"
b0 #"
b0 4"
b0 C"
b0 >
b0 $"
b0 3"
b0 B"
b0 -#
b0 =#
b0 ?
b0 %"
b0 2"
b0 A"
b0 ,#
b0 <#
b100000 d
b100000 "#
b100000 '#
bx K
bx :"
bx ;"
b1000 !"
b1000 '"
b1000 Y"
b1000 ,"
b10001 V
b10001 t"
b10001 y"
b10001 /#
b10001 8#
b11100 k
b11100 ?"
b11100 G"
b11000 n
b11000 >"
b11000 F"
b1101111 J
b1101111 1"
b1101111 @"
b100000 i
b100000 <"
b100000 $#
b100000 %#
b11100 l
b11100 9"
b11100 ="
b11100 &#
b11100 (#
b110 1
b110 _
b110 T"
b110 \"
b110 ?#
b0 M
b0 ("
b0 X"
b11000 j
b11000 Q"
b11000 ["
b10010110 e
b10010110 ##
b10010110 +#
b10100 m
b10100 P"
b10100 *#
b1011 ""
b1011 +"
b1011 M"
b10100 h
b10100 a"
b10100 g"
b101 0
b101 ^
b101 b"
b101 h"
b101 @#
b11101 ~
b11101 ."
b11101 _"
b11101 e"
b11101 q"
b11101 v"
b11101 ~"
b100 /
b100 ]
b100 n"
b100 .#
b100 A#
b10000 g
b10000 m"
b10000 5#
b10001 }
b10001 k"
b10001 3#
1!
#180
0!
#190
bx z
bx L"
bx ;#
0%
b0 6
b0 E
b0 H
b0 :#
b0 +
b0 F
b0 I
b0 H"
05
0.
bx a
bx J"
bx 1#
bx c
bx K"
bx 0#
bx #
bx @
bx L
bx 8"
bx t
bx 5"
bx 9#
bx $
bx A
bx N
bx 7"
bx I"
bx 3
bx B
bx p
bx 6"
bx E"
bx #"
bx 4"
bx C"
bx >
bx $"
bx 3"
bx B"
bx -#
bx =#
bx ?
bx %"
bx 2"
bx A"
bx ,#
bx <#
1:
b1 2
b1 f
b1 >#
b0 R
b0 )"
b0 }"
b0 !"
b0 '"
b0 Y"
b0 ,"
b11101 V
b11101 t"
b11101 y"
b11101 /#
b11101 8#
b0 Q
b0 ^"
b0 x"
b0 |"
b0 S
b0 *"
b0 s"
b100100 d
b100100 "#
b100100 '#
b101 /
b101 ]
b101 n"
b101 .#
b101 A#
b10100 g
b10100 m"
b10100 5#
b11101 }
b11101 k"
b11101 3#
b11000 h
b11000 a"
b11000 g"
b110 0
b110 ^
b110 b"
b110 h"
b110 @#
b1000 ~
b1000 ."
b1000 _"
b1000 e"
b1000 q"
b1000 v"
b1000 ~"
b1101111 o
b1101111 O"
b0 (
b0 T
b0 W"
b0 D#
b0 )
b0 U
b0 V"
b0 C#
b0 1
b0 _
b0 T"
b0 \"
b0 ?#
b0 `
b0 S"
b0 w"
b0 b
b0 R"
b0 r"
b11100 j
b11100 Q"
b11100 ["
b0 y
b0 N"
b0 Z"
b0 {"
b0 )#
b11000 e
b11000 ##
b11000 +#
b11000 m
b11000 P"
b11000 *#
b0 ""
b0 +"
b0 M"
b10 *
b10 Y
b10 U"
b10 ]"
b10 B#
1s
b100100 i
b100100 <"
b100100 $#
b100100 %#
b100000 l
b100000 9"
b100000 ="
b100000 &#
b100000 (#
b100000 k
b100000 ?"
b100000 G"
b11100 n
b11100 >"
b11100 F"
bx J
bx 1"
bx @"
1!
#200
0!
#210
b0 z
b0 L"
b0 ;#
b0 a
b0 J"
b0 1#
b0 c
b0 K"
b0 0#
b0 #
b0 @
b0 L
b0 8"
b0 t
b0 5"
b0 9#
b0 $
b0 A
b0 N
b0 7"
b0 I"
b0 3
b0 B
b0 p
b0 6"
b0 E"
b0 #"
b0 4"
b0 C"
b0 >
b0 $"
b0 3"
b0 B"
b0 -#
b0 =#
b0 ?
b0 %"
b0 2"
b0 A"
b0 ,#
b0 <#
0:
b0 2
b0 f
b0 >#
bx R
bx )"
bx }"
bx !"
bx '"
bx Y"
bx ,"
bx Q
bx ^"
bx x"
bx |"
bx S
bx *"
bx s"
b1000 V
b1000 t"
b1000 y"
b1000 /#
b1000 8#
bx d
bx "#
bx '#
b0 k
b0 ?"
b0 G"
b0 J
b0 1"
b0 @"
b0 n
b0 >"
b0 F"
b101000 i
b101000 <"
b101000 $#
b101000 %#
b100100 l
b100100 9"
b100100 ="
b100100 &#
b100100 (#
bx o
bx O"
bx (
bx T
bx W"
bx D#
bx )
bx U
bx V"
bx C#
bx 1
bx _
bx T"
bx \"
bx ?#
bx M
bx ("
bx X"
bx `
bx S"
bx w"
bx b
bx R"
bx r"
b100000 j
b100000 Q"
b100000 ["
bx y
bx N"
bx Z"
bx {"
bx )#
bx e
bx ##
bx +#
b11100 m
b11100 P"
b11100 *#
b0 *
b0 Y
b0 U"
b0 ]"
b0 B#
0s
0Z
b0 x
b0 `"
b0 f"
b11100 h
b11100 a"
b11100 g"
b0 0
b0 ^
b0 b"
b0 h"
b0 @#
b0 P
b0 -"
b0 d"
b0 ~
b0 ."
b0 _"
b0 e"
b0 q"
b0 v"
b0 ~"
b10 X
b10 c"
b10 j"
b110 /
b110 ]
b110 n"
b110 .#
b110 A#
b11000 g
b11000 m"
b11000 5#
b1000 }
b1000 k"
b1000 3#
b1 &"
b1 !#
1!
#220
0!
#230
bx z
bx L"
bx ;#
bx a
bx J"
bx 1#
bx c
bx K"
bx 0#
bx #
bx @
bx L
bx 8"
bx t
bx 5"
bx 9#
bx $
bx A
bx N
bx 7"
bx I"
bx 3
bx B
bx p
bx 6"
bx E"
bx #"
bx 4"
bx C"
bx >
bx $"
bx 3"
bx B"
bx -#
bx =#
bx ?
bx %"
bx 2"
bx A"
bx ,#
bx <#
b0 !"
b0 '"
b0 Y"
b0 ,"
b0 R
b0 )"
b0 }"
b11100 V
b11100 t"
b11100 y"
b11100 /#
b11100 8#
bx \
bx /"
bx i"
b0 Q
b0 ^"
b0 x"
b0 |"
b0 S
b0 *"
b0 s"
b0 &"
b0 !#
b0 w
b0 l"
b0 4#
b10 W
b10 p"
b10 7#
b0 /
b0 ]
b0 n"
b0 .#
b0 A#
b11100 g
b11100 m"
b11100 5#
b0 }
b0 k"
b0 3#
bx x
bx `"
bx f"
b100000 h
b100000 a"
b100000 g"
bx 0
bx ^
bx b"
bx h"
bx @#
bx P
bx -"
bx d"
bx ~
bx ."
bx _"
bx e"
bx q"
bx v"
bx ~"
b0 X
b0 c"
b0 j"
0-
b0 o
b0 O"
b0 (
b0 T
b0 W"
b0 D#
b0 )
b0 U
b0 V"
b0 C#
b0 1
b0 _
b0 T"
b0 \"
b0 ?#
b0 M
b0 ("
b0 X"
b0 `
b0 S"
b0 w"
b0 b
b0 R"
b0 r"
b0 j
b0 Q"
b0 ["
b0 e
b0 ##
b0 +#
b0 y
b0 N"
b0 Z"
b0 {"
b0 )#
b0 m
b0 P"
b0 *#
bx i
bx <"
bx $#
bx %#
bx l
bx 9"
bx ="
bx &#
bx (#
b101000 k
b101000 ?"
b101000 G"
b100100 n
b100100 >"
b100100 F"
bx J
bx 1"
bx @"
1!
#240
0!
#250
bx R
bx )"
bx }"
bx !"
bx '"
bx Y"
bx ,"
bx Q
bx ^"
bx x"
bx |"
bx S
bx *"
bx s"
b0 \
b0 /"
b0 i"
bx V
bx t"
bx y"
bx /#
bx 8#
bx k
bx ?"
bx G"
bx n
bx >"
bx F"
bx o
bx O"
bx (
bx T
bx W"
bx D#
bx )
bx U
bx V"
bx C#
bx 1
bx _
bx T"
bx \"
bx ?#
bx M
bx ("
bx X"
bx `
bx S"
bx w"
bx b
bx R"
bx r"
b101000 j
b101000 Q"
b101000 ["
bx y
bx N"
bx Z"
bx {"
bx )#
bx e
bx ##
bx +#
b100100 m
b100100 P"
b100100 *#
b0 x
b0 `"
b0 f"
b0 h
b0 a"
b0 g"
b0 0
b0 ^
b0 b"
b0 h"
b0 @#
b0 P
b0 -"
b0 d"
b0 ~
b0 ."
b0 _"
b0 e"
b0 q"
b0 v"
b0 ~"
bx w
bx l"
bx 4#
0,
b0 W
b0 p"
b0 7#
bx /
bx ]
bx n"
bx .#
bx A#
b100000 g
b100000 m"
b100000 5#
bx [
bx o"
bx 6#
bx }
bx k"
bx 3#
1!
#260
0!
#270
b0 V
b0 t"
b0 y"
b0 /#
b0 8#
bx \
bx /"
bx i"
b0 w
b0 l"
b0 4#
b0 /
b0 ]
b0 n"
b0 .#
b0 A#
b0 g
b0 m"
b0 5#
b0 [
b0 o"
b0 6#
b0 }
b0 k"
b0 3#
bx x
bx `"
bx f"
b101000 h
b101000 a"
b101000 g"
bx 0
bx ^
bx b"
bx h"
bx @#
bx P
bx -"
bx d"
bx ~
bx ."
bx _"
bx e"
bx q"
bx v"
bx ~"
bx j
bx Q"
bx ["
bx m
bx P"
bx *#
1!
#280
0!
#290
bx V
bx t"
bx y"
bx /#
bx 8#
bx h
bx a"
bx g"
bx w
bx l"
bx 4#
bx /
bx ]
bx n"
bx .#
bx A#
b101000 g
b101000 m"
b101000 5#
bx [
bx o"
bx 6#
bx }
bx k"
bx 3#
1!
#300
0!
#310
bx g
bx m"
bx 5#
1!
#320
0!
#330
1!
#340
0!
#350
1!
#360
0!
#370
1!
#380
0!
#390
1!
#400
0!
#410
1!
#420
0!
#430
1!
#440
0!
#450
1!
#460
0!
#470
1!
#480
0!
#490
1!
#500
0!
#510
1!
#520
0!
#530
1!
#540
0!
#550
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
#610
1!
#620
0!
#630
1!
#640
0!
#650
1!
#660
0!
#670
1!
#680
0!
#690
1!
#700
0!
#710
1!
#720
0!
#730
1!
#740
0!
#750
1!
#760
0!
#770
1!
#780
0!
#790
1!
#800
0!
#810
1!
#820
0!
#830
1!
#840
0!
#850
1!
#860
0!
#870
1!
#880
0!
#890
1!
#900
0!
#910
1!
#920
0!
#930
1!
#940
0!
#950
1!
#960
0!
#970
1!
#980
0!
#990
1!
#1000
0!
#1010
1!
#1020
0!
#1030
1!
#1040
0!
#1050
1!
#1060
0!
#1070
1!
#1080
0!
#1090
1!
#1100
0!
#1110
1!
#1120
0!
#1130
1!
#1140
0!
#1150
1!
#1160
0!
#1170
1!
#1180
0!
#1190
1!
#1200
0!
#1210
1!
#1220
0!
#1230
1!
#1240
0!
#1250
1!
#1260
0!
#1270
1!
#1280
0!
#1290
1!
#1300
0!
#1310
1!
#1320
0!
#1330
1!
#1340
0!
#1350
1!
#1360
0!
#1370
1!
#1380
0!
#1390
1!
#1400
0!
#1410
1!
#1420
0!
#1430
1!
#1440
0!
#1450
1!
#1460
0!
#1470
1!
#1480
0!
#1490
1!
#1500
0!
#1510
1!
#1520
0!
#1530
1!
#1540
0!
#1550
1!
#1560
0!
#1570
1!
#1580
0!
#1590
1!
#1600
0!
#1610
1!
#1620
0!
#1630
1!
#1640
0!
#1650
1!
#1660
0!
#1670
1!
#1680
0!
#1690
1!
#1700
0!
#1710
1!
#1720
0!
#1730
1!
#1740
0!
#1750
1!
#1760
0!
#1770
1!
#1780
0!
#1790
1!
#1800
0!
#1810
1!
#1820
0!
#1830
1!
#1840
0!
#1850
1!
#1860
0!
#1870
1!
#1880
0!
#1890
1!
#1900
0!
#1910
1!
#1920
0!
#1930
1!
#1940
0!
#1950
1!
#1960
0!
#1970
1!
#1980
0!
#1990
1!
#2000
0!
#2010
1!
#2020
0!
#2030
1!
#2040
0!
#2050
1!
#2060
0!
#2070
1!
#2080
0!
#2090
1!
#2100
0!
#2110
1!
#2120
0!
#2130
1!
#2140
0!
#2150
1!
#2160
0!
#2170
1!
#2180
0!
#2190
1!
#2200
0!
#2210
1!
#2220
0!
#2230
1!
#2240
0!
#2250
1!
#2260
0!
#2270
1!
#2280
0!
#2290
1!
#2300
0!
#2310
1!
#2320
0!
#2330
1!
#2340
0!
#2350
1!
#2360
0!
#2370
1!
#2380
0!
#2390
1!
#2400
0!
#2410
1!
#2420
0!
#2430
1!
#2440
0!
#2450
1!
#2460
0!
#2470
1!
#2480
0!
#2490
1!
#2500
0!
#2510
1!
#2520
0!
#2530
1!
#2540
0!
#2550
1!
#2560
0!
#2570
1!
#2580
0!
#2590
1!
#2600
0!
#2610
1!
#2620
0!
#2630
1!
#2640
0!
#2650
1!
#2660
0!
#2670
1!
#2680
0!
#2690
1!
#2700
0!
#2710
1!
#2720
0!
#2730
1!
#2740
0!
#2750
1!
#2760
0!
#2770
1!
#2780
0!
#2790
1!
#2800
0!
#2810
1!
#2820
0!
#2830
1!
#2840
0!
#2850
1!
#2860
0!
#2870
1!
#2880
0!
#2890
1!
#2900
0!
#2910
1!
#2920
0!
#2930
1!
#2940
0!
#2950
1!
#2960
0!
#2970
1!
#2980
0!
#2990
1!
#3000
0!
#3010
1!
#3020
0!
#3030
1!
#3040
0!
#3050
1!
#3060
0!
#3070
1!
#3080
0!
#3090
1!
#3100
0!
#3110
1!
#3120
0!
#3130
1!
#3140
0!
#3150
1!
#3160
0!
#3170
1!
#3180
0!
#3190
1!
#3200
0!
#3210
1!
#3220
0!
#3230
1!
#3240
0!
#3250
1!
#3260
0!
#3270
1!
#3280
0!
#3290
1!
#3300
0!
#3310
1!
#3320
0!
#3330
1!
#3340
0!
#3350
1!
#3360
0!
#3370
1!
#3380
0!
#3390
1!
#3400
0!
#3410
1!
#3420
0!
#3430
1!
#3440
0!
#3450
1!
#3460
0!
#3470
1!
#3480
0!
#3490
1!
#3500
0!
#3510
1!
#3520
0!
#3530
1!
#3540
0!
#3550
1!
#3560
0!
#3570
1!
#3580
0!
#3590
1!
#3600
0!
#3610
1!
#3620
0!
#3630
1!
#3640
0!
#3650
1!
#3660
0!
#3670
1!
#3680
0!
#3690
1!
#3700
0!
#3710
1!
#3720
0!
#3730
1!
#3740
0!
#3750
1!
#3760
0!
#3770
1!
#3780
0!
#3790
1!
#3800
0!
#3810
1!
#3820
0!
#3830
1!
#3840
0!
#3850
1!
#3860
0!
#3870
1!
#3880
0!
#3890
1!
#3900
0!
#3910
1!
#3920
0!
#3930
1!
#3940
0!
#3950
1!
#3960
0!
#3970
1!
#3980
0!
#3990
b0 H#
b0 I#
b111 J#
1!
