$date
  Thu Mar 25 19:28:44 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module xand_tb $end
$var reg 1 ! clk $end
$var reg 8 " a[7:0] $end
$var reg 8 # b[7:0] $end
$var reg 8 $ c[7:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 8 & a[7:0] $end
$var reg 8 ' b[7:0] $end
$var reg 8 ( c[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b00000000 "
b00000000 #
b00000000 $
0%
b00000000 &
b00000000 '
b00000000 (
#100000000
b11111111 #
b11111111 '
#101000000
b01010101 "
b10101010 #
b01010101 &
b10101010 '
#102000000
b10000110 "
b11111111 #
b10000110 $
b10000110 &
b11111111 '
b10000110 (
#103000000
