// Seed: 1120408103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0
    , id_15,
    output wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input wand id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    output uwire id_12,
    output uwire id_13
);
  wire id_16;
  xor primCall (id_8, id_15, id_10, id_2, id_4, id_0, id_16, id_7);
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15
  );
endmodule
