

================================================================
== Vivado HLS Report for 'dut_calc_angle_float_float_s'
================================================================
* Date:           Tue Nov 29 11:30:19 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   84|   84|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    126|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     39|    3342|   5595|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    290|
|Register         |        -|      -|     454|    143|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     39|    3796|   6154|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     17|       3|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U3      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U2  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fdiv_32ns_32ns_32_16_U9              |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fdiv_32ns_32ns_32_16_U10             |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U4       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U5       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U6       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U7       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U8       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_frsqrt_32ns_32ns_32_11_full_dsp_U11  |dut_frsqrt_32ns_32ns_32_11_full_dsp   |        0|      9|  245|  416|
    |dut_frsqrt_32ns_32ns_32_11_full_dsp_U12  |dut_frsqrt_32ns_32ns_32_11_full_dsp   |        0|      9|  245|  416|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|     39| 3342| 5595|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_222_p2        |     +    |      0|  0|   9|           9|           5|
    |r_V_fu_194_p2          |     +    |      0|  0|   9|           9|           5|
    |ap_sig_590             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_718             |    and   |      0|  0|   1|           1|           1|
    |notrhs_i1_fu_234_p2    |   icmp   |      0|  0|   3|           8|           1|
    |notrhs_i_fu_210_p2     |   icmp   |      0|  0|   3|           8|           1|
    |ult3_fu_228_p2         |   icmp   |      0|  0|   3|           9|           9|
    |ult_fu_204_p2          |   icmp   |      0|  0|   3|           9|           9|
    |demorgan5_fu_240_p2    |    or    |      0|  0|   1|           1|           1|
    |demorgan_fu_216_p2     |    or    |      0|  0|   1|           1|           1|
    |p_1_fu_291_p3          |  select  |      0|  0|  30|           1|          30|
    |p_s_fu_284_p3          |  select  |      0|  0|  30|           1|           1|
    |storemerge1_fu_277_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 126|          59|          97|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_cosThetaAdiv2_write_assign_reg_58pp0_it84  |  32|          3|   32|         96|
    |ap_reg_phiprechg_sinThetaAdiv2_write_assign_reg_69pp0_it84  |  32|          3|   32|         96|
    |ap_reg_phiprechg_tanThetaAdiv_reg_48pp0_it61                |  32|          2|   32|         64|
    |cosThetaAdiv2_write_assign_phi_fu_61_p6                     |  32|          2|   32|         64|
    |grp_fu_128_p0                                               |  32|          3|   32|         96|
    |grp_fu_128_p1                                               |  32|          3|   32|         96|
    |grp_fu_87_opcode                                            |   2|          3|    2|          6|
    |grp_fu_87_p0                                                |  32|          3|   32|         96|
    |grp_fu_87_p1                                                |  32|          3|   32|         96|
    |sinThetaAdiv2_write_assign_phi_fu_73_p6                     |  32|          2|   32|         64|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       | 290|         27|  290|        774|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_reg_phiprechg_cosThetaAdiv2_write_assign_reg_58pp0_it84  |  32|   0|   32|          0|
    |ap_reg_phiprechg_sinThetaAdiv2_write_assign_reg_69pp0_it84  |  32|   0|   32|          0|
    |ap_reg_phiprechg_tanThetaAdiv_reg_48pp0_it61                |  32|   0|   32|          0|
    |cosThetaA_int_reg_371                                       |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_399                                   |  32|   0|   32|          0|
    |demorgan5_reg_324                                           |   1|   0|    1|          0|
    |demorgan_reg_320                                            |   1|   0|    1|          0|
    |p_Result_10_reg_333                                         |   1|   0|    1|          0|
    |p_Result_12_reg_379                                         |   1|   0|    1|          0|
    |p_Result_7_reg_328                                          |   1|   0|    1|          0|
    |p_Result_s_reg_338                                          |   1|   0|    1|          0|
    |reg_149                                                     |  32|   0|   32|          0|
    |sinThetaA_int_reg_383                                       |  32|   0|   32|          0|
    |tanThetaA_reg_344                                           |  32|   0|   32|          0|
    |tanThetaAdiv_reg_48                                         |  32|   0|   32|          0|
    |tmp_88_reg_389                                              |  32|   0|   32|          0|
    |tmp_i_i_reg_361                                             |  32|   0|   32|          0|
    |tmp_s_reg_351                                               |  32|   0|   32|          0|
    |x_assign_2_reg_394                                          |  32|   0|   32|          0|
    |x_assign_reg_356                                            |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_399                                   |   0|  32|   32|          0|
    |demorgan5_reg_324                                           |   0|   3|    1|          0|
    |demorgan_reg_320                                            |   0|   3|    1|          0|
    |p_Result_10_reg_333                                         |   0|   3|    1|          0|
    |p_Result_12_reg_379                                         |   0|   1|    1|          0|
    |p_Result_7_reg_328                                          |   0|   2|    1|          0|
    |p_Result_s_reg_338                                          |   0|   3|    1|          0|
    |sinThetaA_int_reg_383                                       |   0|  32|   32|          0|
    |tanThetaA_reg_344                                           |   0|  32|   32|          0|
    |tanThetaAdiv_reg_48                                         |   0|  32|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 454| 143|  588|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------+-----+-----+------------+------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|A_M_real     |  in |   32|   ap_none  |           A_M_real           |    scalar    |
|A_M_imag     |  in |   32|   ap_none  |           A_M_imag           |    scalar    |
+-------------+-----+-----+------------+------------------------------+--------------+

