extDirs ".v"
libFiles ""
viewName "module"
langName "Verilog"
libName ""
libDirs ""
