|IITB_proc
reset => fsm_if:fsm_if_ins.r
reset => fsm_id:fsm_id_ins.r
reset => fsm_rr:fsm_rr_ins.r
reset => fsm_ex:fsm_ex_ins.r
reset => fsm_mem:fsm_mem_ins.r
reset => fsm_wb:fsm_wb_ins.r
clock => Register_File:rf.clk
clock => Register16:pc.clk
clock => MemCode:memc.clk
clock => Register16:ifid_pc.clk
clock => Register16:ifid_ir.clk
clock => Register16:ifid_pcn.clk
clock => fsm_if:fsm_if_ins.clk
clock => Register16:idrr_sgh69.clk
clock => Register16:idrr_pc.clk
clock => Register16:idrr_ir.clk
clock => Register16:idrr_pcn.clk
clock => fsm_id:fsm_id_ins.clk
clock => Register16:rrex_ir.clk
clock => Register16:rrex_pcn.clk
clock => Register16:rrex_d1.clk
clock => Register16:rrex_d2.clk
clock => Register16:rrex_d3.clk
clock => Register16:rrex_addr.clk
clock => Register8:rrt1.clk
clock => fsm_rr:fsm_rr_ins.clk
clock => Register1:Zflag.clk
clock => Register1:Cflag.clk
clock => Register16:exmem_ir.clk
clock => Register16:exmem_pcn.clk
clock => Register16:exmem_addr1.clk
clock => Register16:exmem_addr2.clk
clock => Register16:exmem_val.clk
clock => fsm_ex:fsm_ex_ins.clk
clock => Register16:memwb_addr.clk
clock => Register16:memwb_ir.clk
clock => Register16:memwb_pcn.clk
clock => Memory_asyncread_syncwrite:memd.clk
clock => Register16:memwb_val.clk
clock => fsm_mem:fsm_mem_ins.clk
clock => fsm_wb:fsm_wb_ins.clk
clock => Register16:wbdone_ir.clk
clock => Register16:wbdone_val.clk
clock => Register16:wbdone_addr.clk
output[0] <= Register16:memwb_val.Reg_dataout[0]
output[1] <= Register16:memwb_val.Reg_dataout[1]
output[2] <= Register16:memwb_val.Reg_dataout[2]
output[3] <= Register16:memwb_val.Reg_dataout[3]
output[4] <= Register16:memwb_val.Reg_dataout[4]
output[5] <= Register16:memwb_val.Reg_dataout[5]
output[6] <= Register16:memwb_val.Reg_dataout[6]
output[7] <= Register16:memwb_val.Reg_dataout[7]
output[8] <= Register16:memwb_val.Reg_dataout[8]
output[9] <= Register16:memwb_val.Reg_dataout[9]
output[10] <= Register16:memwb_val.Reg_dataout[10]
output[11] <= Register16:memwb_val.Reg_dataout[11]
output[12] <= Register16:memwb_val.Reg_dataout[12]
output[13] <= Register16:memwb_val.Reg_dataout[13]
output[14] <= Register16:memwb_val.Reg_dataout[14]
output[15] <= Register16:memwb_val.Reg_dataout[15]


|IITB_proc|Register_file:rf
address1[0] => Mux0.IN2
address1[0] => Mux1.IN2
address1[0] => Mux2.IN2
address1[0] => Mux3.IN2
address1[0] => Mux4.IN2
address1[0] => Mux5.IN2
address1[0] => Mux6.IN2
address1[0] => Mux7.IN2
address1[0] => Mux8.IN2
address1[0] => Mux9.IN2
address1[0] => Mux10.IN2
address1[0] => Mux11.IN2
address1[0] => Mux12.IN2
address1[0] => Mux13.IN2
address1[0] => Mux14.IN2
address1[0] => Mux15.IN2
address1[1] => Mux0.IN1
address1[1] => Mux1.IN1
address1[1] => Mux2.IN1
address1[1] => Mux3.IN1
address1[1] => Mux4.IN1
address1[1] => Mux5.IN1
address1[1] => Mux6.IN1
address1[1] => Mux7.IN1
address1[1] => Mux8.IN1
address1[1] => Mux9.IN1
address1[1] => Mux10.IN1
address1[1] => Mux11.IN1
address1[1] => Mux12.IN1
address1[1] => Mux13.IN1
address1[1] => Mux14.IN1
address1[1] => Mux15.IN1
address1[2] => Mux0.IN0
address1[2] => Mux1.IN0
address1[2] => Mux2.IN0
address1[2] => Mux3.IN0
address1[2] => Mux4.IN0
address1[2] => Mux5.IN0
address1[2] => Mux6.IN0
address1[2] => Mux7.IN0
address1[2] => Mux8.IN0
address1[2] => Mux9.IN0
address1[2] => Mux10.IN0
address1[2] => Mux11.IN0
address1[2] => Mux12.IN0
address1[2] => Mux13.IN0
address1[2] => Mux14.IN0
address1[2] => Mux15.IN0
address2[0] => Mux16.IN2
address2[0] => Mux17.IN2
address2[0] => Mux18.IN2
address2[0] => Mux19.IN2
address2[0] => Mux20.IN2
address2[0] => Mux21.IN2
address2[0] => Mux22.IN2
address2[0] => Mux23.IN2
address2[0] => Mux24.IN2
address2[0] => Mux25.IN2
address2[0] => Mux26.IN2
address2[0] => Mux27.IN2
address2[0] => Mux28.IN2
address2[0] => Mux29.IN2
address2[0] => Mux30.IN2
address2[0] => Mux31.IN2
address2[1] => Mux16.IN1
address2[1] => Mux17.IN1
address2[1] => Mux18.IN1
address2[1] => Mux19.IN1
address2[1] => Mux20.IN1
address2[1] => Mux21.IN1
address2[1] => Mux22.IN1
address2[1] => Mux23.IN1
address2[1] => Mux24.IN1
address2[1] => Mux25.IN1
address2[1] => Mux26.IN1
address2[1] => Mux27.IN1
address2[1] => Mux28.IN1
address2[1] => Mux29.IN1
address2[1] => Mux30.IN1
address2[1] => Mux31.IN1
address2[2] => Mux16.IN0
address2[2] => Mux17.IN0
address2[2] => Mux18.IN0
address2[2] => Mux19.IN0
address2[2] => Mux20.IN0
address2[2] => Mux21.IN0
address2[2] => Mux22.IN0
address2[2] => Mux23.IN0
address2[2] => Mux24.IN0
address2[2] => Mux25.IN0
address2[2] => Mux26.IN0
address2[2] => Mux27.IN0
address2[2] => Mux28.IN0
address2[2] => Mux29.IN0
address2[2] => Mux30.IN0
address2[2] => Mux31.IN0
address3[0] => Decoder0.IN2
address3[0] => Equal0.IN2
address3[1] => Decoder0.IN1
address3[1] => Equal0.IN1
address3[2] => Decoder0.IN0
address3[2] => Equal0.IN0
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[0] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[1] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[2] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[3] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[4] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[5] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[6] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[7] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[8] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[9] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[10] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[11] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[12] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[13] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[14] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
Reg_datain3[15] => RegisterF.DATAB
r7_datain[0] => RegisterF.DATAA
r7_datain[0] => RegisterF.DATAA
r7_datain[0] => RegisterF.DATAA
r7_datain[1] => RegisterF.DATAA
r7_datain[1] => RegisterF.DATAA
r7_datain[1] => RegisterF.DATAA
r7_datain[2] => RegisterF.DATAA
r7_datain[2] => RegisterF.DATAA
r7_datain[2] => RegisterF.DATAA
r7_datain[3] => RegisterF.DATAA
r7_datain[3] => RegisterF.DATAA
r7_datain[3] => RegisterF.DATAA
r7_datain[4] => RegisterF.DATAA
r7_datain[4] => RegisterF.DATAA
r7_datain[4] => RegisterF.DATAA
r7_datain[5] => RegisterF.DATAA
r7_datain[5] => RegisterF.DATAA
r7_datain[5] => RegisterF.DATAA
r7_datain[6] => RegisterF.DATAA
r7_datain[6] => RegisterF.DATAA
r7_datain[6] => RegisterF.DATAA
r7_datain[7] => RegisterF.DATAA
r7_datain[7] => RegisterF.DATAA
r7_datain[7] => RegisterF.DATAA
r7_datain[8] => RegisterF.DATAA
r7_datain[8] => RegisterF.DATAA
r7_datain[8] => RegisterF.DATAA
r7_datain[9] => RegisterF.DATAA
r7_datain[9] => RegisterF.DATAA
r7_datain[9] => RegisterF.DATAA
r7_datain[10] => RegisterF.DATAA
r7_datain[10] => RegisterF.DATAA
r7_datain[10] => RegisterF.DATAA
r7_datain[11] => RegisterF.DATAA
r7_datain[11] => RegisterF.DATAA
r7_datain[11] => RegisterF.DATAA
r7_datain[12] => RegisterF.DATAA
r7_datain[12] => RegisterF.DATAA
r7_datain[12] => RegisterF.DATAA
r7_datain[13] => RegisterF.DATAA
r7_datain[13] => RegisterF.DATAA
r7_datain[13] => RegisterF.DATAA
r7_datain[14] => RegisterF.DATAA
r7_datain[14] => RegisterF.DATAA
r7_datain[14] => RegisterF.DATAA
r7_datain[15] => RegisterF.DATAA
r7_datain[15] => RegisterF.DATAA
r7_datain[15] => RegisterF.DATAA
clk => RegisterF[0][0].CLK
clk => RegisterF[0][1].CLK
clk => RegisterF[0][2].CLK
clk => RegisterF[0][3].CLK
clk => RegisterF[0][4].CLK
clk => RegisterF[0][5].CLK
clk => RegisterF[0][6].CLK
clk => RegisterF[0][7].CLK
clk => RegisterF[0][8].CLK
clk => RegisterF[0][9].CLK
clk => RegisterF[0][10].CLK
clk => RegisterF[0][11].CLK
clk => RegisterF[0][12].CLK
clk => RegisterF[0][13].CLK
clk => RegisterF[0][14].CLK
clk => RegisterF[0][15].CLK
clk => RegisterF[1][0].CLK
clk => RegisterF[1][1].CLK
clk => RegisterF[1][2].CLK
clk => RegisterF[1][3].CLK
clk => RegisterF[1][4].CLK
clk => RegisterF[1][5].CLK
clk => RegisterF[1][6].CLK
clk => RegisterF[1][7].CLK
clk => RegisterF[1][8].CLK
clk => RegisterF[1][9].CLK
clk => RegisterF[1][10].CLK
clk => RegisterF[1][11].CLK
clk => RegisterF[1][12].CLK
clk => RegisterF[1][13].CLK
clk => RegisterF[1][14].CLK
clk => RegisterF[1][15].CLK
clk => RegisterF[2][0].CLK
clk => RegisterF[2][1].CLK
clk => RegisterF[2][2].CLK
clk => RegisterF[2][3].CLK
clk => RegisterF[2][4].CLK
clk => RegisterF[2][5].CLK
clk => RegisterF[2][6].CLK
clk => RegisterF[2][7].CLK
clk => RegisterF[2][8].CLK
clk => RegisterF[2][9].CLK
clk => RegisterF[2][10].CLK
clk => RegisterF[2][11].CLK
clk => RegisterF[2][12].CLK
clk => RegisterF[2][13].CLK
clk => RegisterF[2][14].CLK
clk => RegisterF[2][15].CLK
clk => RegisterF[3][0].CLK
clk => RegisterF[3][1].CLK
clk => RegisterF[3][2].CLK
clk => RegisterF[3][3].CLK
clk => RegisterF[3][4].CLK
clk => RegisterF[3][5].CLK
clk => RegisterF[3][6].CLK
clk => RegisterF[3][7].CLK
clk => RegisterF[3][8].CLK
clk => RegisterF[3][9].CLK
clk => RegisterF[3][10].CLK
clk => RegisterF[3][11].CLK
clk => RegisterF[3][12].CLK
clk => RegisterF[3][13].CLK
clk => RegisterF[3][14].CLK
clk => RegisterF[3][15].CLK
clk => RegisterF[4][0].CLK
clk => RegisterF[4][1].CLK
clk => RegisterF[4][2].CLK
clk => RegisterF[4][3].CLK
clk => RegisterF[4][4].CLK
clk => RegisterF[4][5].CLK
clk => RegisterF[4][6].CLK
clk => RegisterF[4][7].CLK
clk => RegisterF[4][8].CLK
clk => RegisterF[4][9].CLK
clk => RegisterF[4][10].CLK
clk => RegisterF[4][11].CLK
clk => RegisterF[4][12].CLK
clk => RegisterF[4][13].CLK
clk => RegisterF[4][14].CLK
clk => RegisterF[4][15].CLK
clk => RegisterF[5][0].CLK
clk => RegisterF[5][1].CLK
clk => RegisterF[5][2].CLK
clk => RegisterF[5][3].CLK
clk => RegisterF[5][4].CLK
clk => RegisterF[5][5].CLK
clk => RegisterF[5][6].CLK
clk => RegisterF[5][7].CLK
clk => RegisterF[5][8].CLK
clk => RegisterF[5][9].CLK
clk => RegisterF[5][10].CLK
clk => RegisterF[5][11].CLK
clk => RegisterF[5][12].CLK
clk => RegisterF[5][13].CLK
clk => RegisterF[5][14].CLK
clk => RegisterF[5][15].CLK
clk => RegisterF[6][0].CLK
clk => RegisterF[6][1].CLK
clk => RegisterF[6][2].CLK
clk => RegisterF[6][3].CLK
clk => RegisterF[6][4].CLK
clk => RegisterF[6][5].CLK
clk => RegisterF[6][6].CLK
clk => RegisterF[6][7].CLK
clk => RegisterF[6][8].CLK
clk => RegisterF[6][9].CLK
clk => RegisterF[6][10].CLK
clk => RegisterF[6][11].CLK
clk => RegisterF[6][12].CLK
clk => RegisterF[6][13].CLK
clk => RegisterF[6][14].CLK
clk => RegisterF[6][15].CLK
clk => RegisterF[7][0].CLK
clk => RegisterF[7][1].CLK
clk => RegisterF[7][2].CLK
clk => RegisterF[7][3].CLK
clk => RegisterF[7][4].CLK
clk => RegisterF[7][5].CLK
clk => RegisterF[7][6].CLK
clk => RegisterF[7][7].CLK
clk => RegisterF[7][8].CLK
clk => RegisterF[7][9].CLK
clk => RegisterF[7][10].CLK
clk => RegisterF[7][11].CLK
clk => RegisterF[7][12].CLK
clk => RegisterF[7][13].CLK
clk => RegisterF[7][14].CLK
clk => RegisterF[7][15].CLK
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF.OUTPUTSELECT
Reg_wrbar => RegisterF[0][0].ENA
Reg_wrbar => RegisterF[0][1].ENA
Reg_wrbar => RegisterF[0][2].ENA
Reg_wrbar => RegisterF[0][3].ENA
Reg_wrbar => RegisterF[0][4].ENA
Reg_wrbar => RegisterF[0][5].ENA
Reg_wrbar => RegisterF[0][6].ENA
Reg_wrbar => RegisterF[0][7].ENA
Reg_wrbar => RegisterF[0][8].ENA
Reg_wrbar => RegisterF[0][9].ENA
Reg_wrbar => RegisterF[0][10].ENA
Reg_wrbar => RegisterF[0][11].ENA
Reg_wrbar => RegisterF[0][12].ENA
Reg_wrbar => RegisterF[0][13].ENA
Reg_wrbar => RegisterF[0][14].ENA
Reg_wrbar => RegisterF[0][15].ENA
Reg_wrbar => RegisterF[1][0].ENA
Reg_wrbar => RegisterF[1][1].ENA
Reg_wrbar => RegisterF[1][2].ENA
Reg_wrbar => RegisterF[1][3].ENA
Reg_wrbar => RegisterF[1][4].ENA
Reg_wrbar => RegisterF[1][5].ENA
Reg_wrbar => RegisterF[1][6].ENA
Reg_wrbar => RegisterF[1][7].ENA
Reg_wrbar => RegisterF[1][8].ENA
Reg_wrbar => RegisterF[1][9].ENA
Reg_wrbar => RegisterF[1][10].ENA
Reg_wrbar => RegisterF[1][11].ENA
Reg_wrbar => RegisterF[1][12].ENA
Reg_wrbar => RegisterF[1][13].ENA
Reg_wrbar => RegisterF[1][14].ENA
Reg_wrbar => RegisterF[1][15].ENA
Reg_wrbar => RegisterF[2][0].ENA
Reg_wrbar => RegisterF[2][1].ENA
Reg_wrbar => RegisterF[2][2].ENA
Reg_wrbar => RegisterF[2][3].ENA
Reg_wrbar => RegisterF[2][4].ENA
Reg_wrbar => RegisterF[2][5].ENA
Reg_wrbar => RegisterF[2][6].ENA
Reg_wrbar => RegisterF[2][7].ENA
Reg_wrbar => RegisterF[2][8].ENA
Reg_wrbar => RegisterF[2][9].ENA
Reg_wrbar => RegisterF[2][10].ENA
Reg_wrbar => RegisterF[2][11].ENA
Reg_wrbar => RegisterF[2][12].ENA
Reg_wrbar => RegisterF[2][13].ENA
Reg_wrbar => RegisterF[2][14].ENA
Reg_wrbar => RegisterF[2][15].ENA
Reg_wrbar => RegisterF[3][0].ENA
Reg_wrbar => RegisterF[3][1].ENA
Reg_wrbar => RegisterF[3][2].ENA
Reg_wrbar => RegisterF[3][3].ENA
Reg_wrbar => RegisterF[3][4].ENA
Reg_wrbar => RegisterF[3][5].ENA
Reg_wrbar => RegisterF[3][6].ENA
Reg_wrbar => RegisterF[3][7].ENA
Reg_wrbar => RegisterF[3][8].ENA
Reg_wrbar => RegisterF[3][9].ENA
Reg_wrbar => RegisterF[3][10].ENA
Reg_wrbar => RegisterF[3][11].ENA
Reg_wrbar => RegisterF[3][12].ENA
Reg_wrbar => RegisterF[3][13].ENA
Reg_wrbar => RegisterF[3][14].ENA
Reg_wrbar => RegisterF[3][15].ENA
Reg_wrbar => RegisterF[4][0].ENA
Reg_wrbar => RegisterF[4][1].ENA
Reg_wrbar => RegisterF[4][2].ENA
Reg_wrbar => RegisterF[4][3].ENA
Reg_wrbar => RegisterF[4][4].ENA
Reg_wrbar => RegisterF[4][5].ENA
Reg_wrbar => RegisterF[4][6].ENA
Reg_wrbar => RegisterF[4][7].ENA
Reg_wrbar => RegisterF[4][8].ENA
Reg_wrbar => RegisterF[4][9].ENA
Reg_wrbar => RegisterF[4][10].ENA
Reg_wrbar => RegisterF[4][11].ENA
Reg_wrbar => RegisterF[4][12].ENA
Reg_wrbar => RegisterF[4][13].ENA
Reg_wrbar => RegisterF[4][14].ENA
Reg_wrbar => RegisterF[4][15].ENA
Reg_wrbar => RegisterF[5][0].ENA
Reg_wrbar => RegisterF[5][1].ENA
Reg_wrbar => RegisterF[5][2].ENA
Reg_wrbar => RegisterF[5][3].ENA
Reg_wrbar => RegisterF[5][4].ENA
Reg_wrbar => RegisterF[5][5].ENA
Reg_wrbar => RegisterF[5][6].ENA
Reg_wrbar => RegisterF[5][7].ENA
Reg_wrbar => RegisterF[5][8].ENA
Reg_wrbar => RegisterF[5][9].ENA
Reg_wrbar => RegisterF[5][10].ENA
Reg_wrbar => RegisterF[5][11].ENA
Reg_wrbar => RegisterF[5][12].ENA
Reg_wrbar => RegisterF[5][13].ENA
Reg_wrbar => RegisterF[5][14].ENA
Reg_wrbar => RegisterF[5][15].ENA
Reg_wrbar => RegisterF[6][0].ENA
Reg_wrbar => RegisterF[6][1].ENA
Reg_wrbar => RegisterF[6][2].ENA
Reg_wrbar => RegisterF[6][3].ENA
Reg_wrbar => RegisterF[6][4].ENA
Reg_wrbar => RegisterF[6][5].ENA
Reg_wrbar => RegisterF[6][6].ENA
Reg_wrbar => RegisterF[6][7].ENA
Reg_wrbar => RegisterF[6][8].ENA
Reg_wrbar => RegisterF[6][9].ENA
Reg_wrbar => RegisterF[6][10].ENA
Reg_wrbar => RegisterF[6][11].ENA
Reg_wrbar => RegisterF[6][12].ENA
Reg_wrbar => RegisterF[6][13].ENA
Reg_wrbar => RegisterF[6][14].ENA
Reg_wrbar => RegisterF[6][15].ENA
Reg_dataout1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
A[3] => Mux1_2_1:muxg:3:mx.A
A[4] => Mux1_2_1:muxg:4:mx.A
A[5] => Mux1_2_1:muxg:5:mx.A
A[6] => Mux1_2_1:muxg:6:mx.A
A[7] => Mux1_2_1:muxg:7:mx.A
A[8] => Mux1_2_1:muxg:8:mx.A
A[9] => Mux1_2_1:muxg:9:mx.A
A[10] => Mux1_2_1:muxg:10:mx.A
A[11] => Mux1_2_1:muxg:11:mx.A
A[12] => Mux1_2_1:muxg:12:mx.A
A[13] => Mux1_2_1:muxg:13:mx.A
A[14] => Mux1_2_1:muxg:14:mx.A
A[15] => Mux1_2_1:muxg:15:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
B[3] => Mux1_2_1:muxg:3:mx.B
B[4] => Mux1_2_1:muxg:4:mx.B
B[5] => Mux1_2_1:muxg:5:mx.B
B[6] => Mux1_2_1:muxg:6:mx.B
B[7] => Mux1_2_1:muxg:7:mx.B
B[8] => Mux1_2_1:muxg:8:mx.B
B[9] => Mux1_2_1:muxg:9:mx.B
B[10] => Mux1_2_1:muxg:10:mx.B
B[11] => Mux1_2_1:muxg:11:mx.B
B[12] => Mux1_2_1:muxg:12:mx.B
B[13] => Mux1_2_1:muxg:13:mx.B
B[14] => Mux1_2_1:muxg:14:mx.B
B[15] => Mux1_2_1:muxg:15:mx.B
S0 => Mux1_2_1:muxg:15:mx.S0
S0 => Mux1_2_1:muxg:14:mx.S0
S0 => Mux1_2_1:muxg:13:mx.S0
S0 => Mux1_2_1:muxg:12:mx.S0
S0 => Mux1_2_1:muxg:11:mx.S0
S0 => Mux1_2_1:muxg:10:mx.S0
S0 => Mux1_2_1:muxg:9:mx.S0
S0 => Mux1_2_1:muxg:8:mx.S0
S0 => Mux1_2_1:muxg:7:mx.S0
S0 => Mux1_2_1:muxg:6:mx.S0
S0 => Mux1_2_1:muxg:5:mx.S0
S0 => Mux1_2_1:muxg:4:mx.S0
S0 => Mux1_2_1:muxg:3:mx.S0
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y
y[3] <= Mux1_2_1:muxg:3:mx.y
y[4] <= Mux1_2_1:muxg:4:mx.y
y[5] <= Mux1_2_1:muxg:5:mx.y
y[6] <= Mux1_2_1:muxg:6:mx.y
y[7] <= Mux1_2_1:muxg:7:mx.y
y[8] <= Mux1_2_1:muxg:8:mx.y
y[9] <= Mux1_2_1:muxg:9:mx.y
y[10] <= Mux1_2_1:muxg:10:mx.y
y[11] <= Mux1_2_1:muxg:11:mx.y
y[12] <= Mux1_2_1:muxg:12:mx.y
y[13] <= Mux1_2_1:muxg:13:mx.y
y[14] <= Mux1_2_1:muxg:14:mx.y
y[15] <= Mux1_2_1:muxg:15:mx.y


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:15:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:14:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:13:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:12:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:11:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:10:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:9:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:8:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:7:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:6:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:5:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:4:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:3:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:ifm1|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:pc
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1
in_a[0] => Full_Adder:add:0:ax.A
in_a[1] => Full_Adder:add:1:ax.A
in_a[2] => Full_Adder:add:2:ax.A
in_a[3] => Full_Adder:add:3:ax.A
in_a[4] => Full_Adder:add:4:ax.A
in_a[5] => Full_Adder:add:5:ax.A
in_a[6] => Full_Adder:add:6:ax.A
in_a[7] => Full_Adder:add:7:ax.A
in_a[8] => Full_Adder:add:8:ax.A
in_a[9] => Full_Adder:add:9:ax.A
in_a[10] => Full_Adder:add:10:ax.A
in_a[11] => Full_Adder:add:11:ax.A
in_a[12] => Full_Adder:add:12:ax.A
in_a[13] => Full_Adder:add:13:ax.A
in_a[14] => Full_Adder:add:14:ax.A
in_a[15] => Full_Adder:add:15:ax.A
in_b[0] => Full_Adder:add:0:ax.B
in_b[1] => Full_Adder:add:1:ax.B
in_b[2] => Full_Adder:add:2:ax.B
in_b[3] => Full_Adder:add:3:ax.B
in_b[4] => Full_Adder:add:4:ax.B
in_b[5] => Full_Adder:add:5:ax.B
in_b[6] => Full_Adder:add:6:ax.B
in_b[7] => Full_Adder:add:7:ax.B
in_b[8] => Full_Adder:add:8:ax.B
in_b[9] => Full_Adder:add:9:ax.B
in_b[10] => Full_Adder:add:10:ax.B
in_b[11] => Full_Adder:add:11:ax.B
in_b[12] => Full_Adder:add:12:ax.B
in_b[13] => Full_Adder:add:13:ax.B
in_b[14] => Full_Adder:add:14:ax.B
in_b[15] => Full_Adder:add:15:ax.B
sum[0] <= Full_Adder:add:0:ax.S
sum[1] <= Full_Adder:add:1:ax.S
sum[2] <= Full_Adder:add:2:ax.S
sum[3] <= Full_Adder:add:3:ax.S
sum[4] <= Full_Adder:add:4:ax.S
sum[5] <= Full_Adder:add:5:ax.S
sum[6] <= Full_Adder:add:6:ax.S
sum[7] <= Full_Adder:add:7:ax.S
sum[8] <= Full_Adder:add:8:ax.S
sum[9] <= Full_Adder:add:9:ax.S
sum[10] <= Full_Adder:add:10:ax.S
sum[11] <= Full_Adder:add:11:ax.S
sum[12] <= Full_Adder:add:12:ax.S
sum[13] <= Full_Adder:add:13:ax.S
sum[14] <= Full_Adder:add:14:ax.S
sum[15] <= Full_Adder:add:15:ax.S
sum[16] <= Full_Adder:add:15:ax.Cout


|IITB_proc|adder16:alu1|Full_Adder:\add:15:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:15:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:15:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:15:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:15:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:14:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:14:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:14:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:14:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:14:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:13:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:13:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:13:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:13:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:13:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:12:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:12:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:12:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:12:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:12:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:11:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:11:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:11:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:11:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:11:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:10:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:10:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:10:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:10:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:10:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:9:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:9:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:9:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:9:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:9:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:8:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:8:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:8:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:8:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:8:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:7:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:7:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:7:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:7:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:7:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:6:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:6:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:6:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:6:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:6:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:5:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:5:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:5:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:5:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:5:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:4:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:4:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:4:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:4:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:4:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:3:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:3:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:3:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:3:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:3:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:2:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:2:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:2:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:2:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:2:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:1:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:1:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:1:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:1:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:1:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:0:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu1|Full_Adder:\add:0:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:0:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:0:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu1|Full_Adder:\add:0:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|MemCode:memc
address[0] => Memory~7.DATAIN
address[0] => Memory.WADDR
address[0] => Memory.RADDR
address[1] => Memory~6.DATAIN
address[1] => Memory.WADDR1
address[1] => Memory.RADDR1
address[2] => Memory~5.DATAIN
address[2] => Memory.WADDR2
address[2] => Memory.RADDR2
address[3] => Memory~4.DATAIN
address[3] => Memory.WADDR3
address[3] => Memory.RADDR3
address[4] => Memory~3.DATAIN
address[4] => Memory.WADDR4
address[4] => Memory.RADDR4
address[5] => Memory~2.DATAIN
address[5] => Memory.WADDR5
address[5] => Memory.RADDR5
address[6] => Memory~1.DATAIN
address[6] => Memory.WADDR6
address[6] => Memory.RADDR6
address[7] => Memory~0.DATAIN
address[7] => Memory.WADDR7
address[7] => Memory.RADDR7
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
Mem_datain[0] => Memory~23.DATAIN
Mem_datain[0] => Memory.DATAIN
Mem_datain[1] => Memory~22.DATAIN
Mem_datain[1] => Memory.DATAIN1
Mem_datain[2] => Memory~21.DATAIN
Mem_datain[2] => Memory.DATAIN2
Mem_datain[3] => Memory~20.DATAIN
Mem_datain[3] => Memory.DATAIN3
Mem_datain[4] => Memory~19.DATAIN
Mem_datain[4] => Memory.DATAIN4
Mem_datain[5] => Memory~18.DATAIN
Mem_datain[5] => Memory.DATAIN5
Mem_datain[6] => Memory~17.DATAIN
Mem_datain[6] => Memory.DATAIN6
Mem_datain[7] => Memory~16.DATAIN
Mem_datain[7] => Memory.DATAIN7
Mem_datain[8] => Memory~15.DATAIN
Mem_datain[8] => Memory.DATAIN8
Mem_datain[9] => Memory~14.DATAIN
Mem_datain[9] => Memory.DATAIN9
Mem_datain[10] => Memory~13.DATAIN
Mem_datain[10] => Memory.DATAIN10
Mem_datain[11] => Memory~12.DATAIN
Mem_datain[11] => Memory.DATAIN11
Mem_datain[12] => Memory~11.DATAIN
Mem_datain[12] => Memory.DATAIN12
Mem_datain[13] => Memory~10.DATAIN
Mem_datain[13] => Memory.DATAIN13
Mem_datain[14] => Memory~9.DATAIN
Mem_datain[14] => Memory.DATAIN14
Mem_datain[15] => Memory~8.DATAIN
Mem_datain[15] => Memory.DATAIN15
clk => Memory~24.CLK
clk => Memory~0.CLK
clk => Memory~1.CLK
clk => Memory~2.CLK
clk => Memory~3.CLK
clk => Memory~4.CLK
clk => Memory~5.CLK
clk => Memory~6.CLK
clk => Memory~7.CLK
clk => Memory~8.CLK
clk => Memory~9.CLK
clk => Memory~10.CLK
clk => Memory~11.CLK
clk => Memory~12.CLK
clk => Memory~13.CLK
clk => Memory~14.CLK
clk => Memory~15.CLK
clk => Memory~16.CLK
clk => Memory~17.CLK
clk => Memory~18.CLK
clk => Memory~19.CLK
clk => Memory~20.CLK
clk => Memory~21.CLK
clk => Memory~22.CLK
clk => Memory~23.CLK
clk => Memory.CLK0
Mem_wrbar => Memory~24.DATAIN
Mem_wrbar => Memory.WE
Mem_dataout[0] <= Memory.DATAOUT
Mem_dataout[1] <= Memory.DATAOUT1
Mem_dataout[2] <= Memory.DATAOUT2
Mem_dataout[3] <= Memory.DATAOUT3
Mem_dataout[4] <= Memory.DATAOUT4
Mem_dataout[5] <= Memory.DATAOUT5
Mem_dataout[6] <= Memory.DATAOUT6
Mem_dataout[7] <= Memory.DATAOUT7
Mem_dataout[8] <= Memory.DATAOUT8
Mem_dataout[9] <= Memory.DATAOUT9
Mem_dataout[10] <= Memory.DATAOUT10
Mem_dataout[11] <= Memory.DATAOUT11
Mem_dataout[12] <= Memory.DATAOUT12
Mem_dataout[13] <= Memory.DATAOUT13
Mem_dataout[14] <= Memory.DATAOUT14
Mem_dataout[15] <= Memory.DATAOUT15


|IITB_proc|Register16:ifid_pc
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:ifid_ir
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:ifid_pcn
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|fsm_if:fsm_if_ins
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
lmsm => process_0.IN0
beq => process_0.IN1
beq => pc_mux_var.DATAB
beq => process_0.IN0
clk => fsm_state_symbol.CLK
r => fsm_state_symbol.OUTPUTSELECT
check7 => process_0.IN1
pc_mux <= pc_mux_var.DB_MAX_OUTPUT_PORT_TYPE
pc_en <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE
ifid_en <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE
nop_detect <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1
A[0] => Mux1_4_1:muxg4:0:mx.A
A[1] => Mux1_4_1:muxg4:1:mx.A
A[2] => Mux1_4_1:muxg4:2:mx.A
A[3] => Mux1_4_1:muxg4:3:mx.A
A[4] => Mux1_4_1:muxg4:4:mx.A
A[5] => Mux1_4_1:muxg4:5:mx.A
A[6] => Mux1_4_1:muxg4:6:mx.A
A[7] => Mux1_4_1:muxg4:7:mx.A
A[8] => Mux1_4_1:muxg4:8:mx.A
A[9] => Mux1_4_1:muxg4:9:mx.A
A[10] => Mux1_4_1:muxg4:10:mx.A
A[11] => Mux1_4_1:muxg4:11:mx.A
A[12] => Mux1_4_1:muxg4:12:mx.A
A[13] => Mux1_4_1:muxg4:13:mx.A
A[14] => Mux1_4_1:muxg4:14:mx.A
A[15] => Mux1_4_1:muxg4:15:mx.A
B[0] => Mux1_4_1:muxg4:0:mx.B
B[1] => Mux1_4_1:muxg4:1:mx.B
B[2] => Mux1_4_1:muxg4:2:mx.B
B[3] => Mux1_4_1:muxg4:3:mx.B
B[4] => Mux1_4_1:muxg4:4:mx.B
B[5] => Mux1_4_1:muxg4:5:mx.B
B[6] => Mux1_4_1:muxg4:6:mx.B
B[7] => Mux1_4_1:muxg4:7:mx.B
B[8] => Mux1_4_1:muxg4:8:mx.B
B[9] => Mux1_4_1:muxg4:9:mx.B
B[10] => Mux1_4_1:muxg4:10:mx.B
B[11] => Mux1_4_1:muxg4:11:mx.B
B[12] => Mux1_4_1:muxg4:12:mx.B
B[13] => Mux1_4_1:muxg4:13:mx.B
B[14] => Mux1_4_1:muxg4:14:mx.B
B[15] => Mux1_4_1:muxg4:15:mx.B
C[0] => Mux1_4_1:muxg4:0:mx.C
C[1] => Mux1_4_1:muxg4:1:mx.C
C[2] => Mux1_4_1:muxg4:2:mx.C
C[3] => Mux1_4_1:muxg4:3:mx.C
C[4] => Mux1_4_1:muxg4:4:mx.C
C[5] => Mux1_4_1:muxg4:5:mx.C
C[6] => Mux1_4_1:muxg4:6:mx.C
C[7] => Mux1_4_1:muxg4:7:mx.C
C[8] => Mux1_4_1:muxg4:8:mx.C
C[9] => Mux1_4_1:muxg4:9:mx.C
C[10] => Mux1_4_1:muxg4:10:mx.C
C[11] => Mux1_4_1:muxg4:11:mx.C
C[12] => Mux1_4_1:muxg4:12:mx.C
C[13] => Mux1_4_1:muxg4:13:mx.C
C[14] => Mux1_4_1:muxg4:14:mx.C
C[15] => Mux1_4_1:muxg4:15:mx.C
D[0] => Mux1_4_1:muxg4:0:mx.D
D[1] => Mux1_4_1:muxg4:1:mx.D
D[2] => Mux1_4_1:muxg4:2:mx.D
D[3] => Mux1_4_1:muxg4:3:mx.D
D[4] => Mux1_4_1:muxg4:4:mx.D
D[5] => Mux1_4_1:muxg4:5:mx.D
D[6] => Mux1_4_1:muxg4:6:mx.D
D[7] => Mux1_4_1:muxg4:7:mx.D
D[8] => Mux1_4_1:muxg4:8:mx.D
D[9] => Mux1_4_1:muxg4:9:mx.D
D[10] => Mux1_4_1:muxg4:10:mx.D
D[11] => Mux1_4_1:muxg4:11:mx.D
D[12] => Mux1_4_1:muxg4:12:mx.D
D[13] => Mux1_4_1:muxg4:13:mx.D
D[14] => Mux1_4_1:muxg4:14:mx.D
D[15] => Mux1_4_1:muxg4:15:mx.D
S1 => Mux1_4_1:muxg4:15:mx.S1
S1 => Mux1_4_1:muxg4:14:mx.S1
S1 => Mux1_4_1:muxg4:13:mx.S1
S1 => Mux1_4_1:muxg4:12:mx.S1
S1 => Mux1_4_1:muxg4:11:mx.S1
S1 => Mux1_4_1:muxg4:10:mx.S1
S1 => Mux1_4_1:muxg4:9:mx.S1
S1 => Mux1_4_1:muxg4:8:mx.S1
S1 => Mux1_4_1:muxg4:7:mx.S1
S1 => Mux1_4_1:muxg4:6:mx.S1
S1 => Mux1_4_1:muxg4:5:mx.S1
S1 => Mux1_4_1:muxg4:4:mx.S1
S1 => Mux1_4_1:muxg4:3:mx.S1
S1 => Mux1_4_1:muxg4:2:mx.S1
S1 => Mux1_4_1:muxg4:1:mx.S1
S1 => Mux1_4_1:muxg4:0:mx.S1
S0 => Mux1_4_1:muxg4:15:mx.S0
S0 => Mux1_4_1:muxg4:14:mx.S0
S0 => Mux1_4_1:muxg4:13:mx.S0
S0 => Mux1_4_1:muxg4:12:mx.S0
S0 => Mux1_4_1:muxg4:11:mx.S0
S0 => Mux1_4_1:muxg4:10:mx.S0
S0 => Mux1_4_1:muxg4:9:mx.S0
S0 => Mux1_4_1:muxg4:8:mx.S0
S0 => Mux1_4_1:muxg4:7:mx.S0
S0 => Mux1_4_1:muxg4:6:mx.S0
S0 => Mux1_4_1:muxg4:5:mx.S0
S0 => Mux1_4_1:muxg4:4:mx.S0
S0 => Mux1_4_1:muxg4:3:mx.S0
S0 => Mux1_4_1:muxg4:2:mx.S0
S0 => Mux1_4_1:muxg4:1:mx.S0
S0 => Mux1_4_1:muxg4:0:mx.S0
y[0] <= Mux1_4_1:muxg4:0:mx.y
y[1] <= Mux1_4_1:muxg4:1:mx.y
y[2] <= Mux1_4_1:muxg4:2:mx.y
y[3] <= Mux1_4_1:muxg4:3:mx.y
y[4] <= Mux1_4_1:muxg4:4:mx.y
y[5] <= Mux1_4_1:muxg4:5:mx.y
y[6] <= Mux1_4_1:muxg4:6:mx.y
y[7] <= Mux1_4_1:muxg4:7:mx.y
y[8] <= Mux1_4_1:muxg4:8:mx.y
y[9] <= Mux1_4_1:muxg4:9:mx.y
y[10] <= Mux1_4_1:muxg4:10:mx.y
y[11] <= Mux1_4_1:muxg4:11:mx.y
y[12] <= Mux1_4_1:muxg4:12:mx.y
y[13] <= Mux1_4_1:muxg4:13:mx.y
y[14] <= Mux1_4_1:muxg4:14:mx.y
y[15] <= Mux1_4_1:muxg4:15:mx.y


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:idm1|Mux1_4_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:idrr_sgh69
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:idrr_pc
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:idrr_ir
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:idrr_pcn
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|fsm_id:fsm_id_ins
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal0.IN3
instruction[12] => Equal1.IN2
instruction[13] => Equal0.IN2
instruction[13] => Equal1.IN1
instruction[14] => Equal0.IN1
instruction[14] => Equal1.IN0
instruction[15] => Equal0.IN0
instruction[15] => Equal1.IN3
lmsm => process_0.IN0
beq => process_0.IN1
clk => fsm_state_symbol.CLK
r => fsm_state_symbol.OUTPUTSELECT
nop_check => process_0.IN1
nop_check => process_0.IN0
check7 => process_0.IN1
idm11 <= idm11_var.DB_MAX_OUTPUT_PORT_TYPE
idm10 <= idm10_var.DB_MAX_OUTPUT_PORT_TYPE
idrr_en <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE
nop_detect <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|pri_enc:pe1
in_a[0] => out_a.DATAA
in_a[1] => out_a.OUTPUTSELECT
in_a[1] => out_a.DATAA
in_a[2] => out_a.OUTPUTSELECT
in_a[2] => out_a.OUTPUTSELECT
in_a[2] => out_a.DATAA
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.DATAA
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.DATAA
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.DATAA
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.DATAA
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a[7].DATAIN
out_a[0] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[1] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[2] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[3] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[4] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[5] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[6] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[7] <= in_a[7].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:rrex_ir
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:rrex_pcn
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2
A[0] => Mux1_4_1:muxg4:0:mx.A
A[1] => Mux1_4_1:muxg4:1:mx.A
A[2] => Mux1_4_1:muxg4:2:mx.A
A[3] => Mux1_4_1:muxg4:3:mx.A
A[4] => Mux1_4_1:muxg4:4:mx.A
A[5] => Mux1_4_1:muxg4:5:mx.A
A[6] => Mux1_4_1:muxg4:6:mx.A
A[7] => Mux1_4_1:muxg4:7:mx.A
A[8] => Mux1_4_1:muxg4:8:mx.A
A[9] => Mux1_4_1:muxg4:9:mx.A
A[10] => Mux1_4_1:muxg4:10:mx.A
A[11] => Mux1_4_1:muxg4:11:mx.A
A[12] => Mux1_4_1:muxg4:12:mx.A
A[13] => Mux1_4_1:muxg4:13:mx.A
A[14] => Mux1_4_1:muxg4:14:mx.A
A[15] => Mux1_4_1:muxg4:15:mx.A
B[0] => Mux1_4_1:muxg4:0:mx.B
B[1] => Mux1_4_1:muxg4:1:mx.B
B[2] => Mux1_4_1:muxg4:2:mx.B
B[3] => Mux1_4_1:muxg4:3:mx.B
B[4] => Mux1_4_1:muxg4:4:mx.B
B[5] => Mux1_4_1:muxg4:5:mx.B
B[6] => Mux1_4_1:muxg4:6:mx.B
B[7] => Mux1_4_1:muxg4:7:mx.B
B[8] => Mux1_4_1:muxg4:8:mx.B
B[9] => Mux1_4_1:muxg4:9:mx.B
B[10] => Mux1_4_1:muxg4:10:mx.B
B[11] => Mux1_4_1:muxg4:11:mx.B
B[12] => Mux1_4_1:muxg4:12:mx.B
B[13] => Mux1_4_1:muxg4:13:mx.B
B[14] => Mux1_4_1:muxg4:14:mx.B
B[15] => Mux1_4_1:muxg4:15:mx.B
C[0] => Mux1_4_1:muxg4:0:mx.C
C[1] => Mux1_4_1:muxg4:1:mx.C
C[2] => Mux1_4_1:muxg4:2:mx.C
C[3] => Mux1_4_1:muxg4:3:mx.C
C[4] => Mux1_4_1:muxg4:4:mx.C
C[5] => Mux1_4_1:muxg4:5:mx.C
C[6] => Mux1_4_1:muxg4:6:mx.C
C[7] => Mux1_4_1:muxg4:7:mx.C
C[8] => Mux1_4_1:muxg4:8:mx.C
C[9] => Mux1_4_1:muxg4:9:mx.C
C[10] => Mux1_4_1:muxg4:10:mx.C
C[11] => Mux1_4_1:muxg4:11:mx.C
C[12] => Mux1_4_1:muxg4:12:mx.C
C[13] => Mux1_4_1:muxg4:13:mx.C
C[14] => Mux1_4_1:muxg4:14:mx.C
C[15] => Mux1_4_1:muxg4:15:mx.C
D[0] => Mux1_4_1:muxg4:0:mx.D
D[1] => Mux1_4_1:muxg4:1:mx.D
D[2] => Mux1_4_1:muxg4:2:mx.D
D[3] => Mux1_4_1:muxg4:3:mx.D
D[4] => Mux1_4_1:muxg4:4:mx.D
D[5] => Mux1_4_1:muxg4:5:mx.D
D[6] => Mux1_4_1:muxg4:6:mx.D
D[7] => Mux1_4_1:muxg4:7:mx.D
D[8] => Mux1_4_1:muxg4:8:mx.D
D[9] => Mux1_4_1:muxg4:9:mx.D
D[10] => Mux1_4_1:muxg4:10:mx.D
D[11] => Mux1_4_1:muxg4:11:mx.D
D[12] => Mux1_4_1:muxg4:12:mx.D
D[13] => Mux1_4_1:muxg4:13:mx.D
D[14] => Mux1_4_1:muxg4:14:mx.D
D[15] => Mux1_4_1:muxg4:15:mx.D
S1 => Mux1_4_1:muxg4:15:mx.S1
S1 => Mux1_4_1:muxg4:14:mx.S1
S1 => Mux1_4_1:muxg4:13:mx.S1
S1 => Mux1_4_1:muxg4:12:mx.S1
S1 => Mux1_4_1:muxg4:11:mx.S1
S1 => Mux1_4_1:muxg4:10:mx.S1
S1 => Mux1_4_1:muxg4:9:mx.S1
S1 => Mux1_4_1:muxg4:8:mx.S1
S1 => Mux1_4_1:muxg4:7:mx.S1
S1 => Mux1_4_1:muxg4:6:mx.S1
S1 => Mux1_4_1:muxg4:5:mx.S1
S1 => Mux1_4_1:muxg4:4:mx.S1
S1 => Mux1_4_1:muxg4:3:mx.S1
S1 => Mux1_4_1:muxg4:2:mx.S1
S1 => Mux1_4_1:muxg4:1:mx.S1
S1 => Mux1_4_1:muxg4:0:mx.S1
S0 => Mux1_4_1:muxg4:15:mx.S0
S0 => Mux1_4_1:muxg4:14:mx.S0
S0 => Mux1_4_1:muxg4:13:mx.S0
S0 => Mux1_4_1:muxg4:12:mx.S0
S0 => Mux1_4_1:muxg4:11:mx.S0
S0 => Mux1_4_1:muxg4:10:mx.S0
S0 => Mux1_4_1:muxg4:9:mx.S0
S0 => Mux1_4_1:muxg4:8:mx.S0
S0 => Mux1_4_1:muxg4:7:mx.S0
S0 => Mux1_4_1:muxg4:6:mx.S0
S0 => Mux1_4_1:muxg4:5:mx.S0
S0 => Mux1_4_1:muxg4:4:mx.S0
S0 => Mux1_4_1:muxg4:3:mx.S0
S0 => Mux1_4_1:muxg4:2:mx.S0
S0 => Mux1_4_1:muxg4:1:mx.S0
S0 => Mux1_4_1:muxg4:0:mx.S0
y[0] <= Mux1_4_1:muxg4:0:mx.y
y[1] <= Mux1_4_1:muxg4:1:mx.y
y[2] <= Mux1_4_1:muxg4:2:mx.y
y[3] <= Mux1_4_1:muxg4:3:mx.y
y[4] <= Mux1_4_1:muxg4:4:mx.y
y[5] <= Mux1_4_1:muxg4:5:mx.y
y[6] <= Mux1_4_1:muxg4:6:mx.y
y[7] <= Mux1_4_1:muxg4:7:mx.y
y[8] <= Mux1_4_1:muxg4:8:mx.y
y[9] <= Mux1_4_1:muxg4:9:mx.y
y[10] <= Mux1_4_1:muxg4:10:mx.y
y[11] <= Mux1_4_1:muxg4:11:mx.y
y[12] <= Mux1_4_1:muxg4:12:mx.y
y[13] <= Mux1_4_1:muxg4:13:mx.y
y[14] <= Mux1_4_1:muxg4:14:mx.y
y[15] <= Mux1_4_1:muxg4:15:mx.y


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:rrm2|Mux1_4_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:rrex_d1
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
A[3] => Mux1_2_1:muxg:3:mx.A
A[4] => Mux1_2_1:muxg:4:mx.A
A[5] => Mux1_2_1:muxg:5:mx.A
A[6] => Mux1_2_1:muxg:6:mx.A
A[7] => Mux1_2_1:muxg:7:mx.A
A[8] => Mux1_2_1:muxg:8:mx.A
A[9] => Mux1_2_1:muxg:9:mx.A
A[10] => Mux1_2_1:muxg:10:mx.A
A[11] => Mux1_2_1:muxg:11:mx.A
A[12] => Mux1_2_1:muxg:12:mx.A
A[13] => Mux1_2_1:muxg:13:mx.A
A[14] => Mux1_2_1:muxg:14:mx.A
A[15] => Mux1_2_1:muxg:15:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
B[3] => Mux1_2_1:muxg:3:mx.B
B[4] => Mux1_2_1:muxg:4:mx.B
B[5] => Mux1_2_1:muxg:5:mx.B
B[6] => Mux1_2_1:muxg:6:mx.B
B[7] => Mux1_2_1:muxg:7:mx.B
B[8] => Mux1_2_1:muxg:8:mx.B
B[9] => Mux1_2_1:muxg:9:mx.B
B[10] => Mux1_2_1:muxg:10:mx.B
B[11] => Mux1_2_1:muxg:11:mx.B
B[12] => Mux1_2_1:muxg:12:mx.B
B[13] => Mux1_2_1:muxg:13:mx.B
B[14] => Mux1_2_1:muxg:14:mx.B
B[15] => Mux1_2_1:muxg:15:mx.B
S0 => Mux1_2_1:muxg:15:mx.S0
S0 => Mux1_2_1:muxg:14:mx.S0
S0 => Mux1_2_1:muxg:13:mx.S0
S0 => Mux1_2_1:muxg:12:mx.S0
S0 => Mux1_2_1:muxg:11:mx.S0
S0 => Mux1_2_1:muxg:10:mx.S0
S0 => Mux1_2_1:muxg:9:mx.S0
S0 => Mux1_2_1:muxg:8:mx.S0
S0 => Mux1_2_1:muxg:7:mx.S0
S0 => Mux1_2_1:muxg:6:mx.S0
S0 => Mux1_2_1:muxg:5:mx.S0
S0 => Mux1_2_1:muxg:4:mx.S0
S0 => Mux1_2_1:muxg:3:mx.S0
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y
y[3] <= Mux1_2_1:muxg:3:mx.y
y[4] <= Mux1_2_1:muxg:4:mx.y
y[5] <= Mux1_2_1:muxg:5:mx.y
y[6] <= Mux1_2_1:muxg:6:mx.y
y[7] <= Mux1_2_1:muxg:7:mx.y
y[8] <= Mux1_2_1:muxg:8:mx.y
y[9] <= Mux1_2_1:muxg:9:mx.y
y[10] <= Mux1_2_1:muxg:10:mx.y
y[11] <= Mux1_2_1:muxg:11:mx.y
y[12] <= Mux1_2_1:muxg:12:mx.y
y[13] <= Mux1_2_1:muxg:13:mx.y
y[14] <= Mux1_2_1:muxg:14:mx.y
y[15] <= Mux1_2_1:muxg:15:mx.y


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:15:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:14:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:13:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:12:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:11:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:10:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:9:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:8:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:7:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:6:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:5:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:4:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:3:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:rrm3|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:rrex_d2
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4
A[0] => Mux1_8_1:muxg4:0:mx.A
A[1] => Mux1_8_1:muxg4:1:mx.A
A[2] => Mux1_8_1:muxg4:2:mx.A
A[3] => Mux1_8_1:muxg4:3:mx.A
A[4] => Mux1_8_1:muxg4:4:mx.A
A[5] => Mux1_8_1:muxg4:5:mx.A
A[6] => Mux1_8_1:muxg4:6:mx.A
A[7] => Mux1_8_1:muxg4:7:mx.A
A[8] => Mux1_8_1:muxg4:8:mx.A
A[9] => Mux1_8_1:muxg4:9:mx.A
A[10] => Mux1_8_1:muxg4:10:mx.A
A[11] => Mux1_8_1:muxg4:11:mx.A
A[12] => Mux1_8_1:muxg4:12:mx.A
A[13] => Mux1_8_1:muxg4:13:mx.A
A[14] => Mux1_8_1:muxg4:14:mx.A
A[15] => Mux1_8_1:muxg4:15:mx.A
B[0] => Mux1_8_1:muxg4:0:mx.B
B[1] => Mux1_8_1:muxg4:1:mx.B
B[2] => Mux1_8_1:muxg4:2:mx.B
B[3] => Mux1_8_1:muxg4:3:mx.B
B[4] => Mux1_8_1:muxg4:4:mx.B
B[5] => Mux1_8_1:muxg4:5:mx.B
B[6] => Mux1_8_1:muxg4:6:mx.B
B[7] => Mux1_8_1:muxg4:7:mx.B
B[8] => Mux1_8_1:muxg4:8:mx.B
B[9] => Mux1_8_1:muxg4:9:mx.B
B[10] => Mux1_8_1:muxg4:10:mx.B
B[11] => Mux1_8_1:muxg4:11:mx.B
B[12] => Mux1_8_1:muxg4:12:mx.B
B[13] => Mux1_8_1:muxg4:13:mx.B
B[14] => Mux1_8_1:muxg4:14:mx.B
B[15] => Mux1_8_1:muxg4:15:mx.B
C[0] => Mux1_8_1:muxg4:0:mx.C
C[1] => Mux1_8_1:muxg4:1:mx.C
C[2] => Mux1_8_1:muxg4:2:mx.C
C[3] => Mux1_8_1:muxg4:3:mx.C
C[4] => Mux1_8_1:muxg4:4:mx.C
C[5] => Mux1_8_1:muxg4:5:mx.C
C[6] => Mux1_8_1:muxg4:6:mx.C
C[7] => Mux1_8_1:muxg4:7:mx.C
C[8] => Mux1_8_1:muxg4:8:mx.C
C[9] => Mux1_8_1:muxg4:9:mx.C
C[10] => Mux1_8_1:muxg4:10:mx.C
C[11] => Mux1_8_1:muxg4:11:mx.C
C[12] => Mux1_8_1:muxg4:12:mx.C
C[13] => Mux1_8_1:muxg4:13:mx.C
C[14] => Mux1_8_1:muxg4:14:mx.C
C[15] => Mux1_8_1:muxg4:15:mx.C
D[0] => Mux1_8_1:muxg4:0:mx.D
D[1] => Mux1_8_1:muxg4:1:mx.D
D[2] => Mux1_8_1:muxg4:2:mx.D
D[3] => Mux1_8_1:muxg4:3:mx.D
D[4] => Mux1_8_1:muxg4:4:mx.D
D[5] => Mux1_8_1:muxg4:5:mx.D
D[6] => Mux1_8_1:muxg4:6:mx.D
D[7] => Mux1_8_1:muxg4:7:mx.D
D[8] => Mux1_8_1:muxg4:8:mx.D
D[9] => Mux1_8_1:muxg4:9:mx.D
D[10] => Mux1_8_1:muxg4:10:mx.D
D[11] => Mux1_8_1:muxg4:11:mx.D
D[12] => Mux1_8_1:muxg4:12:mx.D
D[13] => Mux1_8_1:muxg4:13:mx.D
D[14] => Mux1_8_1:muxg4:14:mx.D
D[15] => Mux1_8_1:muxg4:15:mx.D
E[0] => Mux1_8_1:muxg4:0:mx.E
E[1] => Mux1_8_1:muxg4:1:mx.E
E[2] => Mux1_8_1:muxg4:2:mx.E
E[3] => Mux1_8_1:muxg4:3:mx.E
E[4] => Mux1_8_1:muxg4:4:mx.E
E[5] => Mux1_8_1:muxg4:5:mx.E
E[6] => Mux1_8_1:muxg4:6:mx.E
E[7] => Mux1_8_1:muxg4:7:mx.E
E[8] => Mux1_8_1:muxg4:8:mx.E
E[9] => Mux1_8_1:muxg4:9:mx.E
E[10] => Mux1_8_1:muxg4:10:mx.E
E[11] => Mux1_8_1:muxg4:11:mx.E
E[12] => Mux1_8_1:muxg4:12:mx.E
E[13] => Mux1_8_1:muxg4:13:mx.E
E[14] => Mux1_8_1:muxg4:14:mx.E
E[15] => Mux1_8_1:muxg4:15:mx.E
F[0] => Mux1_8_1:muxg4:0:mx.F
F[1] => Mux1_8_1:muxg4:1:mx.F
F[2] => Mux1_8_1:muxg4:2:mx.F
F[3] => Mux1_8_1:muxg4:3:mx.F
F[4] => Mux1_8_1:muxg4:4:mx.F
F[5] => Mux1_8_1:muxg4:5:mx.F
F[6] => Mux1_8_1:muxg4:6:mx.F
F[7] => Mux1_8_1:muxg4:7:mx.F
F[8] => Mux1_8_1:muxg4:8:mx.F
F[9] => Mux1_8_1:muxg4:9:mx.F
F[10] => Mux1_8_1:muxg4:10:mx.F
F[11] => Mux1_8_1:muxg4:11:mx.F
F[12] => Mux1_8_1:muxg4:12:mx.F
F[13] => Mux1_8_1:muxg4:13:mx.F
F[14] => Mux1_8_1:muxg4:14:mx.F
F[15] => Mux1_8_1:muxg4:15:mx.F
G[0] => Mux1_8_1:muxg4:0:mx.G
G[1] => Mux1_8_1:muxg4:1:mx.G
G[2] => Mux1_8_1:muxg4:2:mx.G
G[3] => Mux1_8_1:muxg4:3:mx.G
G[4] => Mux1_8_1:muxg4:4:mx.G
G[5] => Mux1_8_1:muxg4:5:mx.G
G[6] => Mux1_8_1:muxg4:6:mx.G
G[7] => Mux1_8_1:muxg4:7:mx.G
G[8] => Mux1_8_1:muxg4:8:mx.G
G[9] => Mux1_8_1:muxg4:9:mx.G
G[10] => Mux1_8_1:muxg4:10:mx.G
G[11] => Mux1_8_1:muxg4:11:mx.G
G[12] => Mux1_8_1:muxg4:12:mx.G
G[13] => Mux1_8_1:muxg4:13:mx.G
G[14] => Mux1_8_1:muxg4:14:mx.G
G[15] => Mux1_8_1:muxg4:15:mx.G
H[0] => Mux1_8_1:muxg4:0:mx.H
H[1] => Mux1_8_1:muxg4:1:mx.H
H[2] => Mux1_8_1:muxg4:2:mx.H
H[3] => Mux1_8_1:muxg4:3:mx.H
H[4] => Mux1_8_1:muxg4:4:mx.H
H[5] => Mux1_8_1:muxg4:5:mx.H
H[6] => Mux1_8_1:muxg4:6:mx.H
H[7] => Mux1_8_1:muxg4:7:mx.H
H[8] => Mux1_8_1:muxg4:8:mx.H
H[9] => Mux1_8_1:muxg4:9:mx.H
H[10] => Mux1_8_1:muxg4:10:mx.H
H[11] => Mux1_8_1:muxg4:11:mx.H
H[12] => Mux1_8_1:muxg4:12:mx.H
H[13] => Mux1_8_1:muxg4:13:mx.H
H[14] => Mux1_8_1:muxg4:14:mx.H
H[15] => Mux1_8_1:muxg4:15:mx.H
S2 => Mux1_8_1:muxg4:15:mx.S2
S2 => Mux1_8_1:muxg4:14:mx.S2
S2 => Mux1_8_1:muxg4:13:mx.S2
S2 => Mux1_8_1:muxg4:12:mx.S2
S2 => Mux1_8_1:muxg4:11:mx.S2
S2 => Mux1_8_1:muxg4:10:mx.S2
S2 => Mux1_8_1:muxg4:9:mx.S2
S2 => Mux1_8_1:muxg4:8:mx.S2
S2 => Mux1_8_1:muxg4:7:mx.S2
S2 => Mux1_8_1:muxg4:6:mx.S2
S2 => Mux1_8_1:muxg4:5:mx.S2
S2 => Mux1_8_1:muxg4:4:mx.S2
S2 => Mux1_8_1:muxg4:3:mx.S2
S2 => Mux1_8_1:muxg4:2:mx.S2
S2 => Mux1_8_1:muxg4:1:mx.S2
S2 => Mux1_8_1:muxg4:0:mx.S2
S1 => Mux1_8_1:muxg4:15:mx.S1
S1 => Mux1_8_1:muxg4:14:mx.S1
S1 => Mux1_8_1:muxg4:13:mx.S1
S1 => Mux1_8_1:muxg4:12:mx.S1
S1 => Mux1_8_1:muxg4:11:mx.S1
S1 => Mux1_8_1:muxg4:10:mx.S1
S1 => Mux1_8_1:muxg4:9:mx.S1
S1 => Mux1_8_1:muxg4:8:mx.S1
S1 => Mux1_8_1:muxg4:7:mx.S1
S1 => Mux1_8_1:muxg4:6:mx.S1
S1 => Mux1_8_1:muxg4:5:mx.S1
S1 => Mux1_8_1:muxg4:4:mx.S1
S1 => Mux1_8_1:muxg4:3:mx.S1
S1 => Mux1_8_1:muxg4:2:mx.S1
S1 => Mux1_8_1:muxg4:1:mx.S1
S1 => Mux1_8_1:muxg4:0:mx.S1
S0 => Mux1_8_1:muxg4:15:mx.S0
S0 => Mux1_8_1:muxg4:14:mx.S0
S0 => Mux1_8_1:muxg4:13:mx.S0
S0 => Mux1_8_1:muxg4:12:mx.S0
S0 => Mux1_8_1:muxg4:11:mx.S0
S0 => Mux1_8_1:muxg4:10:mx.S0
S0 => Mux1_8_1:muxg4:9:mx.S0
S0 => Mux1_8_1:muxg4:8:mx.S0
S0 => Mux1_8_1:muxg4:7:mx.S0
S0 => Mux1_8_1:muxg4:6:mx.S0
S0 => Mux1_8_1:muxg4:5:mx.S0
S0 => Mux1_8_1:muxg4:4:mx.S0
S0 => Mux1_8_1:muxg4:3:mx.S0
S0 => Mux1_8_1:muxg4:2:mx.S0
S0 => Mux1_8_1:muxg4:1:mx.S0
S0 => Mux1_8_1:muxg4:0:mx.S0
y[0] <= Mux1_8_1:muxg4:0:mx.y
y[1] <= Mux1_8_1:muxg4:1:mx.y
y[2] <= Mux1_8_1:muxg4:2:mx.y
y[3] <= Mux1_8_1:muxg4:3:mx.y
y[4] <= Mux1_8_1:muxg4:4:mx.y
y[5] <= Mux1_8_1:muxg4:5:mx.y
y[6] <= Mux1_8_1:muxg4:6:mx.y
y[7] <= Mux1_8_1:muxg4:7:mx.y
y[8] <= Mux1_8_1:muxg4:8:mx.y
y[9] <= Mux1_8_1:muxg4:9:mx.y
y[10] <= Mux1_8_1:muxg4:10:mx.y
y[11] <= Mux1_8_1:muxg4:11:mx.y
y[12] <= Mux1_8_1:muxg4:12:mx.y
y[13] <= Mux1_8_1:muxg4:13:mx.y
y[14] <= Mux1_8_1:muxg4:14:mx.y
y[15] <= Mux1_8_1:muxg4:15:mx.y


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:rrm4|Mux1_8_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:rrex_d3
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:rrex_addr
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux3_2_1:rrm5
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y


|IITB_proc|Mux3_2_1:rrm5|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux3_2_1:rrm5|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux3_2_1:rrm5|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
A[3] => Mux1_2_1:muxg:3:mx.A
A[4] => Mux1_2_1:muxg:4:mx.A
A[5] => Mux1_2_1:muxg:5:mx.A
A[6] => Mux1_2_1:muxg:6:mx.A
A[7] => Mux1_2_1:muxg:7:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
B[3] => Mux1_2_1:muxg:3:mx.B
B[4] => Mux1_2_1:muxg:4:mx.B
B[5] => Mux1_2_1:muxg:5:mx.B
B[6] => Mux1_2_1:muxg:6:mx.B
B[7] => Mux1_2_1:muxg:7:mx.B
S0 => Mux1_2_1:muxg:7:mx.S0
S0 => Mux1_2_1:muxg:6:mx.S0
S0 => Mux1_2_1:muxg:5:mx.S0
S0 => Mux1_2_1:muxg:4:mx.S0
S0 => Mux1_2_1:muxg:3:mx.S0
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y
y[3] <= Mux1_2_1:muxg:3:mx.y
y[4] <= Mux1_2_1:muxg:4:mx.y
y[5] <= Mux1_2_1:muxg:5:mx.y
y[6] <= Mux1_2_1:muxg:6:mx.y
y[7] <= Mux1_2_1:muxg:7:mx.y


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:7:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:6:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:5:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:4:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:3:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux8_2_1:rrm6|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register8:rrt1
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|pri_enc:rrpe
in_a[0] => out_a.DATAA
in_a[1] => out_a.OUTPUTSELECT
in_a[1] => out_a.DATAA
in_a[2] => out_a.OUTPUTSELECT
in_a[2] => out_a.OUTPUTSELECT
in_a[2] => out_a.DATAA
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.DATAA
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.DATAA
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.DATAA
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.DATAA
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a[7].DATAIN
out_a[0] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[1] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[2] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[3] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[4] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[5] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[6] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[7] <= in_a[7].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|pri_enc:rrpe2
in_a[0] => out_a.DATAA
in_a[1] => out_a.OUTPUTSELECT
in_a[1] => out_a.DATAA
in_a[2] => out_a.OUTPUTSELECT
in_a[2] => out_a.OUTPUTSELECT
in_a[2] => out_a.DATAA
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.OUTPUTSELECT
in_a[3] => out_a.DATAA
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.OUTPUTSELECT
in_a[4] => out_a.DATAA
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.OUTPUTSELECT
in_a[5] => out_a.DATAA
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.OUTPUTSELECT
in_a[6] => out_a.DATAA
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a.OUTPUTSELECT
in_a[7] => out_a[7].DATAIN
out_a[0] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[1] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[2] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[3] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[4] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[5] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[6] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[7] <= in_a[7].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|bin_enc:rrbe
in_a[0] => out_a.IN1
in_a[0] => out_a.IN1
in_a[0] => out_a.IN1
in_a[1] => out_a.IN1
in_a[1] => out_a.IN1
in_a[2] => out_a.IN0
in_a[2] => out_a.IN1
in_a[3] => out_a.IN1
in_a[4] => out_a.IN0
in_a[4] => out_a.IN0
in_a[5] => out_a.IN1
in_a[6] => out_a.IN1
in_a[7] => ~NO_FANOUT~
out_a[0] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[1] <= out_a.DB_MAX_OUTPUT_PORT_TYPE
out_a[2] <= out_a.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|fsm_rr:fsm_rr_ins
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal2.IN3
instruction[12] => Equal3.IN3
instruction[12] => Equal4.IN2
instruction[12] => Equal5.IN1
instruction[12] => Equal6.IN3
instruction[12] => Equal7.IN1
instruction[12] => Equal8.IN2
instruction[12] => Equal9.IN3
instruction[13] => Equal1.IN2
instruction[13] => Equal2.IN2
instruction[13] => Equal3.IN2
instruction[13] => Equal4.IN1
instruction[13] => Equal5.IN3
instruction[13] => Equal6.IN2
instruction[13] => Equal7.IN0
instruction[13] => Equal8.IN1
instruction[13] => Equal9.IN1
instruction[14] => Equal1.IN1
instruction[14] => Equal2.IN1
instruction[14] => Equal3.IN1
instruction[14] => Equal4.IN3
instruction[14] => Equal5.IN2
instruction[14] => Equal6.IN1
instruction[14] => Equal7.IN3
instruction[14] => Equal8.IN0
instruction[14] => Equal9.IN0
instruction[15] => Equal1.IN0
instruction[15] => Equal2.IN0
instruction[15] => Equal3.IN0
instruction[15] => Equal4.IN0
instruction[15] => Equal5.IN0
instruction[15] => Equal6.IN0
instruction[15] => Equal7.IN2
instruction[15] => Equal8.IN3
instruction[15] => Equal9.IN2
instruction2[0] => Equal0.IN7
instruction2[1] => Equal0.IN6
instruction2[2] => Equal0.IN5
instruction2[3] => Equal0.IN4
instruction2[4] => Equal0.IN3
instruction2[5] => Equal0.IN2
instruction2[6] => Equal0.IN1
instruction2[7] => Equal0.IN0
instruction2[8] => ~NO_FANOUT~
instruction2[9] => ~NO_FANOUT~
instruction2[10] => ~NO_FANOUT~
instruction2[11] => ~NO_FANOUT~
instruction2[12] => ~NO_FANOUT~
instruction2[13] => ~NO_FANOUT~
instruction2[14] => ~NO_FANOUT~
instruction2[15] => ~NO_FANOUT~
beq => process_0.IN0
beq => process_0.IN0
clk => fsm_state_symbol~1.DATAIN
r => fsm_state_symbol.OUTPUTSELECT
r => fsm_state_symbol.OUTPUTSELECT
r => fsm_state_symbol.OUTPUTSELECT
nop_check => process_0.IN1
nop_check => process_0.IN1
check7 => Selector0.IN2
check7 => nq_var.OUTPUTSELECT
check7 => nq_var.OUTPUTSELECT
check7 => nq_var.DATAB
check7 => nq_var.DATAB
check7 => Selector2.IN1
idm20 <= idm20_var.DB_MAX_OUTPUT_PORT_TYPE
idm21 <= idm21.DB_MAX_OUTPUT_PORT_TYPE
idm50 <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
idm3 <= idm3_var.DB_MAX_OUTPUT_PORT_TYPE
idm40 <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
idm41 <= idm41_var.DB_MAX_OUTPUT_PORT_TYPE
idm42 <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
rrex_en <= rrex_en.DB_MAX_OUTPUT_PORT_TYPE
nop_detect <= nop_detect.DB_MAX_OUTPUT_PORT_TYPE
rrbyte_select <= rrbyte_select.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1
A[0] => Mux1_4_1:muxg4:0:mx.A
A[1] => Mux1_4_1:muxg4:1:mx.A
A[2] => Mux1_4_1:muxg4:2:mx.A
A[3] => Mux1_4_1:muxg4:3:mx.A
A[4] => Mux1_4_1:muxg4:4:mx.A
A[5] => Mux1_4_1:muxg4:5:mx.A
A[6] => Mux1_4_1:muxg4:6:mx.A
A[7] => Mux1_4_1:muxg4:7:mx.A
A[8] => Mux1_4_1:muxg4:8:mx.A
A[9] => Mux1_4_1:muxg4:9:mx.A
A[10] => Mux1_4_1:muxg4:10:mx.A
A[11] => Mux1_4_1:muxg4:11:mx.A
A[12] => Mux1_4_1:muxg4:12:mx.A
A[13] => Mux1_4_1:muxg4:13:mx.A
A[14] => Mux1_4_1:muxg4:14:mx.A
A[15] => Mux1_4_1:muxg4:15:mx.A
B[0] => Mux1_4_1:muxg4:0:mx.B
B[1] => Mux1_4_1:muxg4:1:mx.B
B[2] => Mux1_4_1:muxg4:2:mx.B
B[3] => Mux1_4_1:muxg4:3:mx.B
B[4] => Mux1_4_1:muxg4:4:mx.B
B[5] => Mux1_4_1:muxg4:5:mx.B
B[6] => Mux1_4_1:muxg4:6:mx.B
B[7] => Mux1_4_1:muxg4:7:mx.B
B[8] => Mux1_4_1:muxg4:8:mx.B
B[9] => Mux1_4_1:muxg4:9:mx.B
B[10] => Mux1_4_1:muxg4:10:mx.B
B[11] => Mux1_4_1:muxg4:11:mx.B
B[12] => Mux1_4_1:muxg4:12:mx.B
B[13] => Mux1_4_1:muxg4:13:mx.B
B[14] => Mux1_4_1:muxg4:14:mx.B
B[15] => Mux1_4_1:muxg4:15:mx.B
C[0] => Mux1_4_1:muxg4:0:mx.C
C[1] => Mux1_4_1:muxg4:1:mx.C
C[2] => Mux1_4_1:muxg4:2:mx.C
C[3] => Mux1_4_1:muxg4:3:mx.C
C[4] => Mux1_4_1:muxg4:4:mx.C
C[5] => Mux1_4_1:muxg4:5:mx.C
C[6] => Mux1_4_1:muxg4:6:mx.C
C[7] => Mux1_4_1:muxg4:7:mx.C
C[8] => Mux1_4_1:muxg4:8:mx.C
C[9] => Mux1_4_1:muxg4:9:mx.C
C[10] => Mux1_4_1:muxg4:10:mx.C
C[11] => Mux1_4_1:muxg4:11:mx.C
C[12] => Mux1_4_1:muxg4:12:mx.C
C[13] => Mux1_4_1:muxg4:13:mx.C
C[14] => Mux1_4_1:muxg4:14:mx.C
C[15] => Mux1_4_1:muxg4:15:mx.C
D[0] => Mux1_4_1:muxg4:0:mx.D
D[1] => Mux1_4_1:muxg4:1:mx.D
D[2] => Mux1_4_1:muxg4:2:mx.D
D[3] => Mux1_4_1:muxg4:3:mx.D
D[4] => Mux1_4_1:muxg4:4:mx.D
D[5] => Mux1_4_1:muxg4:5:mx.D
D[6] => Mux1_4_1:muxg4:6:mx.D
D[7] => Mux1_4_1:muxg4:7:mx.D
D[8] => Mux1_4_1:muxg4:8:mx.D
D[9] => Mux1_4_1:muxg4:9:mx.D
D[10] => Mux1_4_1:muxg4:10:mx.D
D[11] => Mux1_4_1:muxg4:11:mx.D
D[12] => Mux1_4_1:muxg4:12:mx.D
D[13] => Mux1_4_1:muxg4:13:mx.D
D[14] => Mux1_4_1:muxg4:14:mx.D
D[15] => Mux1_4_1:muxg4:15:mx.D
S1 => Mux1_4_1:muxg4:15:mx.S1
S1 => Mux1_4_1:muxg4:14:mx.S1
S1 => Mux1_4_1:muxg4:13:mx.S1
S1 => Mux1_4_1:muxg4:12:mx.S1
S1 => Mux1_4_1:muxg4:11:mx.S1
S1 => Mux1_4_1:muxg4:10:mx.S1
S1 => Mux1_4_1:muxg4:9:mx.S1
S1 => Mux1_4_1:muxg4:8:mx.S1
S1 => Mux1_4_1:muxg4:7:mx.S1
S1 => Mux1_4_1:muxg4:6:mx.S1
S1 => Mux1_4_1:muxg4:5:mx.S1
S1 => Mux1_4_1:muxg4:4:mx.S1
S1 => Mux1_4_1:muxg4:3:mx.S1
S1 => Mux1_4_1:muxg4:2:mx.S1
S1 => Mux1_4_1:muxg4:1:mx.S1
S1 => Mux1_4_1:muxg4:0:mx.S1
S0 => Mux1_4_1:muxg4:15:mx.S0
S0 => Mux1_4_1:muxg4:14:mx.S0
S0 => Mux1_4_1:muxg4:13:mx.S0
S0 => Mux1_4_1:muxg4:12:mx.S0
S0 => Mux1_4_1:muxg4:11:mx.S0
S0 => Mux1_4_1:muxg4:10:mx.S0
S0 => Mux1_4_1:muxg4:9:mx.S0
S0 => Mux1_4_1:muxg4:8:mx.S0
S0 => Mux1_4_1:muxg4:7:mx.S0
S0 => Mux1_4_1:muxg4:6:mx.S0
S0 => Mux1_4_1:muxg4:5:mx.S0
S0 => Mux1_4_1:muxg4:4:mx.S0
S0 => Mux1_4_1:muxg4:3:mx.S0
S0 => Mux1_4_1:muxg4:2:mx.S0
S0 => Mux1_4_1:muxg4:1:mx.S0
S0 => Mux1_4_1:muxg4:0:mx.S0
y[0] <= Mux1_4_1:muxg4:0:mx.y
y[1] <= Mux1_4_1:muxg4:1:mx.y
y[2] <= Mux1_4_1:muxg4:2:mx.y
y[3] <= Mux1_4_1:muxg4:3:mx.y
y[4] <= Mux1_4_1:muxg4:4:mx.y
y[5] <= Mux1_4_1:muxg4:5:mx.y
y[6] <= Mux1_4_1:muxg4:6:mx.y
y[7] <= Mux1_4_1:muxg4:7:mx.y
y[8] <= Mux1_4_1:muxg4:8:mx.y
y[9] <= Mux1_4_1:muxg4:9:mx.y
y[10] <= Mux1_4_1:muxg4:10:mx.y
y[11] <= Mux1_4_1:muxg4:11:mx.y
y[12] <= Mux1_4_1:muxg4:12:mx.y
y[13] <= Mux1_4_1:muxg4:13:mx.y
y[14] <= Mux1_4_1:muxg4:14:mx.y
y[15] <= Mux1_4_1:muxg4:15:mx.y


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm1|Mux1_4_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2
A[0] => Mux1_4_1:muxg4:0:mx.A
A[1] => Mux1_4_1:muxg4:1:mx.A
A[2] => Mux1_4_1:muxg4:2:mx.A
A[3] => Mux1_4_1:muxg4:3:mx.A
A[4] => Mux1_4_1:muxg4:4:mx.A
A[5] => Mux1_4_1:muxg4:5:mx.A
A[6] => Mux1_4_1:muxg4:6:mx.A
A[7] => Mux1_4_1:muxg4:7:mx.A
A[8] => Mux1_4_1:muxg4:8:mx.A
A[9] => Mux1_4_1:muxg4:9:mx.A
A[10] => Mux1_4_1:muxg4:10:mx.A
A[11] => Mux1_4_1:muxg4:11:mx.A
A[12] => Mux1_4_1:muxg4:12:mx.A
A[13] => Mux1_4_1:muxg4:13:mx.A
A[14] => Mux1_4_1:muxg4:14:mx.A
A[15] => Mux1_4_1:muxg4:15:mx.A
B[0] => Mux1_4_1:muxg4:0:mx.B
B[1] => Mux1_4_1:muxg4:1:mx.B
B[2] => Mux1_4_1:muxg4:2:mx.B
B[3] => Mux1_4_1:muxg4:3:mx.B
B[4] => Mux1_4_1:muxg4:4:mx.B
B[5] => Mux1_4_1:muxg4:5:mx.B
B[6] => Mux1_4_1:muxg4:6:mx.B
B[7] => Mux1_4_1:muxg4:7:mx.B
B[8] => Mux1_4_1:muxg4:8:mx.B
B[9] => Mux1_4_1:muxg4:9:mx.B
B[10] => Mux1_4_1:muxg4:10:mx.B
B[11] => Mux1_4_1:muxg4:11:mx.B
B[12] => Mux1_4_1:muxg4:12:mx.B
B[13] => Mux1_4_1:muxg4:13:mx.B
B[14] => Mux1_4_1:muxg4:14:mx.B
B[15] => Mux1_4_1:muxg4:15:mx.B
C[0] => Mux1_4_1:muxg4:0:mx.C
C[1] => Mux1_4_1:muxg4:1:mx.C
C[2] => Mux1_4_1:muxg4:2:mx.C
C[3] => Mux1_4_1:muxg4:3:mx.C
C[4] => Mux1_4_1:muxg4:4:mx.C
C[5] => Mux1_4_1:muxg4:5:mx.C
C[6] => Mux1_4_1:muxg4:6:mx.C
C[7] => Mux1_4_1:muxg4:7:mx.C
C[8] => Mux1_4_1:muxg4:8:mx.C
C[9] => Mux1_4_1:muxg4:9:mx.C
C[10] => Mux1_4_1:muxg4:10:mx.C
C[11] => Mux1_4_1:muxg4:11:mx.C
C[12] => Mux1_4_1:muxg4:12:mx.C
C[13] => Mux1_4_1:muxg4:13:mx.C
C[14] => Mux1_4_1:muxg4:14:mx.C
C[15] => Mux1_4_1:muxg4:15:mx.C
D[0] => Mux1_4_1:muxg4:0:mx.D
D[1] => Mux1_4_1:muxg4:1:mx.D
D[2] => Mux1_4_1:muxg4:2:mx.D
D[3] => Mux1_4_1:muxg4:3:mx.D
D[4] => Mux1_4_1:muxg4:4:mx.D
D[5] => Mux1_4_1:muxg4:5:mx.D
D[6] => Mux1_4_1:muxg4:6:mx.D
D[7] => Mux1_4_1:muxg4:7:mx.D
D[8] => Mux1_4_1:muxg4:8:mx.D
D[9] => Mux1_4_1:muxg4:9:mx.D
D[10] => Mux1_4_1:muxg4:10:mx.D
D[11] => Mux1_4_1:muxg4:11:mx.D
D[12] => Mux1_4_1:muxg4:12:mx.D
D[13] => Mux1_4_1:muxg4:13:mx.D
D[14] => Mux1_4_1:muxg4:14:mx.D
D[15] => Mux1_4_1:muxg4:15:mx.D
S1 => Mux1_4_1:muxg4:15:mx.S1
S1 => Mux1_4_1:muxg4:14:mx.S1
S1 => Mux1_4_1:muxg4:13:mx.S1
S1 => Mux1_4_1:muxg4:12:mx.S1
S1 => Mux1_4_1:muxg4:11:mx.S1
S1 => Mux1_4_1:muxg4:10:mx.S1
S1 => Mux1_4_1:muxg4:9:mx.S1
S1 => Mux1_4_1:muxg4:8:mx.S1
S1 => Mux1_4_1:muxg4:7:mx.S1
S1 => Mux1_4_1:muxg4:6:mx.S1
S1 => Mux1_4_1:muxg4:5:mx.S1
S1 => Mux1_4_1:muxg4:4:mx.S1
S1 => Mux1_4_1:muxg4:3:mx.S1
S1 => Mux1_4_1:muxg4:2:mx.S1
S1 => Mux1_4_1:muxg4:1:mx.S1
S1 => Mux1_4_1:muxg4:0:mx.S1
S0 => Mux1_4_1:muxg4:15:mx.S0
S0 => Mux1_4_1:muxg4:14:mx.S0
S0 => Mux1_4_1:muxg4:13:mx.S0
S0 => Mux1_4_1:muxg4:12:mx.S0
S0 => Mux1_4_1:muxg4:11:mx.S0
S0 => Mux1_4_1:muxg4:10:mx.S0
S0 => Mux1_4_1:muxg4:9:mx.S0
S0 => Mux1_4_1:muxg4:8:mx.S0
S0 => Mux1_4_1:muxg4:7:mx.S0
S0 => Mux1_4_1:muxg4:6:mx.S0
S0 => Mux1_4_1:muxg4:5:mx.S0
S0 => Mux1_4_1:muxg4:4:mx.S0
S0 => Mux1_4_1:muxg4:3:mx.S0
S0 => Mux1_4_1:muxg4:2:mx.S0
S0 => Mux1_4_1:muxg4:1:mx.S0
S0 => Mux1_4_1:muxg4:0:mx.S0
y[0] <= Mux1_4_1:muxg4:0:mx.y
y[1] <= Mux1_4_1:muxg4:1:mx.y
y[2] <= Mux1_4_1:muxg4:2:mx.y
y[3] <= Mux1_4_1:muxg4:3:mx.y
y[4] <= Mux1_4_1:muxg4:4:mx.y
y[5] <= Mux1_4_1:muxg4:5:mx.y
y[6] <= Mux1_4_1:muxg4:6:mx.y
y[7] <= Mux1_4_1:muxg4:7:mx.y
y[8] <= Mux1_4_1:muxg4:8:mx.y
y[9] <= Mux1_4_1:muxg4:9:mx.y
y[10] <= Mux1_4_1:muxg4:10:mx.y
y[11] <= Mux1_4_1:muxg4:11:mx.y
y[12] <= Mux1_4_1:muxg4:12:mx.y
y[13] <= Mux1_4_1:muxg4:13:mx.y
y[14] <= Mux1_4_1:muxg4:14:mx.y
y[15] <= Mux1_4_1:muxg4:15:mx.y


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm2|Mux1_4_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
A[3] => Mux1_2_1:muxg:3:mx.A
A[4] => Mux1_2_1:muxg:4:mx.A
A[5] => Mux1_2_1:muxg:5:mx.A
A[6] => Mux1_2_1:muxg:6:mx.A
A[7] => Mux1_2_1:muxg:7:mx.A
A[8] => Mux1_2_1:muxg:8:mx.A
A[9] => Mux1_2_1:muxg:9:mx.A
A[10] => Mux1_2_1:muxg:10:mx.A
A[11] => Mux1_2_1:muxg:11:mx.A
A[12] => Mux1_2_1:muxg:12:mx.A
A[13] => Mux1_2_1:muxg:13:mx.A
A[14] => Mux1_2_1:muxg:14:mx.A
A[15] => Mux1_2_1:muxg:15:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
B[3] => Mux1_2_1:muxg:3:mx.B
B[4] => Mux1_2_1:muxg:4:mx.B
B[5] => Mux1_2_1:muxg:5:mx.B
B[6] => Mux1_2_1:muxg:6:mx.B
B[7] => Mux1_2_1:muxg:7:mx.B
B[8] => Mux1_2_1:muxg:8:mx.B
B[9] => Mux1_2_1:muxg:9:mx.B
B[10] => Mux1_2_1:muxg:10:mx.B
B[11] => Mux1_2_1:muxg:11:mx.B
B[12] => Mux1_2_1:muxg:12:mx.B
B[13] => Mux1_2_1:muxg:13:mx.B
B[14] => Mux1_2_1:muxg:14:mx.B
B[15] => Mux1_2_1:muxg:15:mx.B
S0 => Mux1_2_1:muxg:15:mx.S0
S0 => Mux1_2_1:muxg:14:mx.S0
S0 => Mux1_2_1:muxg:13:mx.S0
S0 => Mux1_2_1:muxg:12:mx.S0
S0 => Mux1_2_1:muxg:11:mx.S0
S0 => Mux1_2_1:muxg:10:mx.S0
S0 => Mux1_2_1:muxg:9:mx.S0
S0 => Mux1_2_1:muxg:8:mx.S0
S0 => Mux1_2_1:muxg:7:mx.S0
S0 => Mux1_2_1:muxg:6:mx.S0
S0 => Mux1_2_1:muxg:5:mx.S0
S0 => Mux1_2_1:muxg:4:mx.S0
S0 => Mux1_2_1:muxg:3:mx.S0
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y
y[3] <= Mux1_2_1:muxg:3:mx.y
y[4] <= Mux1_2_1:muxg:4:mx.y
y[5] <= Mux1_2_1:muxg:5:mx.y
y[6] <= Mux1_2_1:muxg:6:mx.y
y[7] <= Mux1_2_1:muxg:7:mx.y
y[8] <= Mux1_2_1:muxg:8:mx.y
y[9] <= Mux1_2_1:muxg:9:mx.y
y[10] <= Mux1_2_1:muxg:10:mx.y
y[11] <= Mux1_2_1:muxg:11:mx.y
y[12] <= Mux1_2_1:muxg:12:mx.y
y[13] <= Mux1_2_1:muxg:13:mx.y
y[14] <= Mux1_2_1:muxg:14:mx.y
y[15] <= Mux1_2_1:muxg:15:mx.y


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:15:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:14:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:13:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:12:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:11:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:10:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:9:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:8:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:7:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:6:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:5:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:4:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:3:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm3|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
A[3] => Mux1_2_1:muxg:3:mx.A
A[4] => Mux1_2_1:muxg:4:mx.A
A[5] => Mux1_2_1:muxg:5:mx.A
A[6] => Mux1_2_1:muxg:6:mx.A
A[7] => Mux1_2_1:muxg:7:mx.A
A[8] => Mux1_2_1:muxg:8:mx.A
A[9] => Mux1_2_1:muxg:9:mx.A
A[10] => Mux1_2_1:muxg:10:mx.A
A[11] => Mux1_2_1:muxg:11:mx.A
A[12] => Mux1_2_1:muxg:12:mx.A
A[13] => Mux1_2_1:muxg:13:mx.A
A[14] => Mux1_2_1:muxg:14:mx.A
A[15] => Mux1_2_1:muxg:15:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
B[3] => Mux1_2_1:muxg:3:mx.B
B[4] => Mux1_2_1:muxg:4:mx.B
B[5] => Mux1_2_1:muxg:5:mx.B
B[6] => Mux1_2_1:muxg:6:mx.B
B[7] => Mux1_2_1:muxg:7:mx.B
B[8] => Mux1_2_1:muxg:8:mx.B
B[9] => Mux1_2_1:muxg:9:mx.B
B[10] => Mux1_2_1:muxg:10:mx.B
B[11] => Mux1_2_1:muxg:11:mx.B
B[12] => Mux1_2_1:muxg:12:mx.B
B[13] => Mux1_2_1:muxg:13:mx.B
B[14] => Mux1_2_1:muxg:14:mx.B
B[15] => Mux1_2_1:muxg:15:mx.B
S0 => Mux1_2_1:muxg:15:mx.S0
S0 => Mux1_2_1:muxg:14:mx.S0
S0 => Mux1_2_1:muxg:13:mx.S0
S0 => Mux1_2_1:muxg:12:mx.S0
S0 => Mux1_2_1:muxg:11:mx.S0
S0 => Mux1_2_1:muxg:10:mx.S0
S0 => Mux1_2_1:muxg:9:mx.S0
S0 => Mux1_2_1:muxg:8:mx.S0
S0 => Mux1_2_1:muxg:7:mx.S0
S0 => Mux1_2_1:muxg:6:mx.S0
S0 => Mux1_2_1:muxg:5:mx.S0
S0 => Mux1_2_1:muxg:4:mx.S0
S0 => Mux1_2_1:muxg:3:mx.S0
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y
y[3] <= Mux1_2_1:muxg:3:mx.y
y[4] <= Mux1_2_1:muxg:4:mx.y
y[5] <= Mux1_2_1:muxg:5:mx.y
y[6] <= Mux1_2_1:muxg:6:mx.y
y[7] <= Mux1_2_1:muxg:7:mx.y
y[8] <= Mux1_2_1:muxg:8:mx.y
y[9] <= Mux1_2_1:muxg:9:mx.y
y[10] <= Mux1_2_1:muxg:10:mx.y
y[11] <= Mux1_2_1:muxg:11:mx.y
y[12] <= Mux1_2_1:muxg:12:mx.y
y[13] <= Mux1_2_1:muxg:13:mx.y
y[14] <= Mux1_2_1:muxg:14:mx.y
y[15] <= Mux1_2_1:muxg:15:mx.y


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:15:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:14:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:13:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:12:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:11:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:10:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:9:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:8:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:7:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:6:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:5:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:4:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:3:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm4|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2
A[0] => adder16:c1.in_a[0]
A[0] => nandbit:c2.A[0]
A[1] => adder16:c1.in_a[1]
A[1] => nandbit:c2.A[1]
A[2] => adder16:c1.in_a[2]
A[2] => nandbit:c2.A[2]
A[3] => adder16:c1.in_a[3]
A[3] => nandbit:c2.A[3]
A[4] => adder16:c1.in_a[4]
A[4] => nandbit:c2.A[4]
A[5] => adder16:c1.in_a[5]
A[5] => nandbit:c2.A[5]
A[6] => adder16:c1.in_a[6]
A[6] => nandbit:c2.A[6]
A[7] => adder16:c1.in_a[7]
A[7] => nandbit:c2.A[7]
A[8] => adder16:c1.in_a[8]
A[8] => nandbit:c2.A[8]
A[9] => adder16:c1.in_a[9]
A[9] => nandbit:c2.A[9]
A[10] => adder16:c1.in_a[10]
A[10] => nandbit:c2.A[10]
A[11] => adder16:c1.in_a[11]
A[11] => nandbit:c2.A[11]
A[12] => adder16:c1.in_a[12]
A[12] => nandbit:c2.A[12]
A[13] => adder16:c1.in_a[13]
A[13] => nandbit:c2.A[13]
A[14] => adder16:c1.in_a[14]
A[14] => nandbit:c2.A[14]
A[15] => adder16:c1.in_a[15]
A[15] => nandbit:c2.A[15]
B[0] => adder16:c1.in_b[0]
B[0] => nandbit:c2.B[0]
B[1] => adder16:c1.in_b[1]
B[1] => nandbit:c2.B[1]
B[2] => adder16:c1.in_b[2]
B[2] => nandbit:c2.B[2]
B[3] => adder16:c1.in_b[3]
B[3] => nandbit:c2.B[3]
B[4] => adder16:c1.in_b[4]
B[4] => nandbit:c2.B[4]
B[5] => adder16:c1.in_b[5]
B[5] => nandbit:c2.B[5]
B[6] => adder16:c1.in_b[6]
B[6] => nandbit:c2.B[6]
B[7] => adder16:c1.in_b[7]
B[7] => nandbit:c2.B[7]
B[8] => adder16:c1.in_b[8]
B[8] => nandbit:c2.B[8]
B[9] => adder16:c1.in_b[9]
B[9] => nandbit:c2.B[9]
B[10] => adder16:c1.in_b[10]
B[10] => nandbit:c2.B[10]
B[11] => adder16:c1.in_b[11]
B[11] => nandbit:c2.B[11]
B[12] => adder16:c1.in_b[12]
B[12] => nandbit:c2.B[12]
B[13] => adder16:c1.in_b[13]
B[13] => nandbit:c2.B[13]
B[14] => adder16:c1.in_b[14]
B[14] => nandbit:c2.B[14]
B[15] => adder16:c1.in_b[15]
B[15] => nandbit:c2.B[15]
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => t7.IN1
op => Cout.IN1
C[0] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= t7.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= t7.DB_MAX_OUTPUT_PORT_TYPE
Z <= t6.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1
in_a[0] => Full_Adder:add:0:ax.A
in_a[1] => Full_Adder:add:1:ax.A
in_a[2] => Full_Adder:add:2:ax.A
in_a[3] => Full_Adder:add:3:ax.A
in_a[4] => Full_Adder:add:4:ax.A
in_a[5] => Full_Adder:add:5:ax.A
in_a[6] => Full_Adder:add:6:ax.A
in_a[7] => Full_Adder:add:7:ax.A
in_a[8] => Full_Adder:add:8:ax.A
in_a[9] => Full_Adder:add:9:ax.A
in_a[10] => Full_Adder:add:10:ax.A
in_a[11] => Full_Adder:add:11:ax.A
in_a[12] => Full_Adder:add:12:ax.A
in_a[13] => Full_Adder:add:13:ax.A
in_a[14] => Full_Adder:add:14:ax.A
in_a[15] => Full_Adder:add:15:ax.A
in_b[0] => Full_Adder:add:0:ax.B
in_b[1] => Full_Adder:add:1:ax.B
in_b[2] => Full_Adder:add:2:ax.B
in_b[3] => Full_Adder:add:3:ax.B
in_b[4] => Full_Adder:add:4:ax.B
in_b[5] => Full_Adder:add:5:ax.B
in_b[6] => Full_Adder:add:6:ax.B
in_b[7] => Full_Adder:add:7:ax.B
in_b[8] => Full_Adder:add:8:ax.B
in_b[9] => Full_Adder:add:9:ax.B
in_b[10] => Full_Adder:add:10:ax.B
in_b[11] => Full_Adder:add:11:ax.B
in_b[12] => Full_Adder:add:12:ax.B
in_b[13] => Full_Adder:add:13:ax.B
in_b[14] => Full_Adder:add:14:ax.B
in_b[15] => Full_Adder:add:15:ax.B
sum[0] <= Full_Adder:add:0:ax.S
sum[1] <= Full_Adder:add:1:ax.S
sum[2] <= Full_Adder:add:2:ax.S
sum[3] <= Full_Adder:add:3:ax.S
sum[4] <= Full_Adder:add:4:ax.S
sum[5] <= Full_Adder:add:5:ax.S
sum[6] <= Full_Adder:add:6:ax.S
sum[7] <= Full_Adder:add:7:ax.S
sum[8] <= Full_Adder:add:8:ax.S
sum[9] <= Full_Adder:add:9:ax.S
sum[10] <= Full_Adder:add:10:ax.S
sum[11] <= Full_Adder:add:11:ax.S
sum[12] <= Full_Adder:add:12:ax.S
sum[13] <= Full_Adder:add:13:ax.S
sum[14] <= Full_Adder:add:14:ax.S
sum[15] <= Full_Adder:add:15:ax.S
sum[16] <= Full_Adder:add:15:ax.Cout


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:15:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:15:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:15:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:15:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:15:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:14:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:14:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:14:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:14:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:14:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:13:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:13:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:13:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:13:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:13:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:12:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:12:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:12:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:12:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:12:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:11:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:11:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:11:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:11:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:11:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:10:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:10:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:10:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:10:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:10:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:9:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:9:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:9:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:9:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:9:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:8:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:8:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:8:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:8:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:8:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:7:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:7:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:7:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:7:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:7:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:6:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:6:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:6:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:6:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:6:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:5:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:5:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:5:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:5:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:5:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:4:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:4:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:4:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:4:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:4:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:3:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:3:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:3:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:3:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:3:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:2:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:2:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:2:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:2:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:2:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:1:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:1:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:1:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:1:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:1:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:0:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:0:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:0:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:0:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|adder16:c1|Full_Adder:\add:0:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|alu:alu2|nandbit:c2
A[0] => C.IN0
A[1] => C.IN0
A[2] => C.IN0
A[3] => C.IN0
A[4] => C.IN0
A[5] => C.IN0
A[6] => C.IN0
A[7] => C.IN0
A[8] => C.IN0
A[9] => C.IN0
A[10] => C.IN0
A[11] => C.IN0
A[12] => C.IN0
A[13] => C.IN0
A[14] => C.IN0
A[15] => C.IN0
B[0] => C.IN1
B[1] => C.IN1
B[2] => C.IN1
B[3] => C.IN1
B[4] => C.IN1
B[5] => C.IN1
B[6] => C.IN1
B[7] => C.IN1
B[8] => C.IN1
B[9] => C.IN1
B[10] => C.IN1
B[11] => C.IN1
B[12] => C.IN1
B[13] => C.IN1
B[14] => C.IN1
B[15] => C.IN1
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register1:Zflag
Reg_datain => R.DATAIN
clk => R.CLK
Reg_wrbar => R.ENA
Reg_dataout <= R.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register1:Cflag
Reg_datain => R.DATAIN
clk => R.CLK
Reg_wrbar => R.ENA
Reg_dataout <= R.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3
in_a[0] => Full_Adder:add:0:ax.A
in_a[1] => Full_Adder:add:1:ax.A
in_a[2] => Full_Adder:add:2:ax.A
in_a[3] => Full_Adder:add:3:ax.A
in_a[4] => Full_Adder:add:4:ax.A
in_a[5] => Full_Adder:add:5:ax.A
in_a[6] => Full_Adder:add:6:ax.A
in_a[7] => Full_Adder:add:7:ax.A
in_a[8] => Full_Adder:add:8:ax.A
in_a[9] => Full_Adder:add:9:ax.A
in_a[10] => Full_Adder:add:10:ax.A
in_a[11] => Full_Adder:add:11:ax.A
in_a[12] => Full_Adder:add:12:ax.A
in_a[13] => Full_Adder:add:13:ax.A
in_a[14] => Full_Adder:add:14:ax.A
in_a[15] => Full_Adder:add:15:ax.A
in_b[0] => Full_Adder:add:0:ax.B
in_b[1] => Full_Adder:add:1:ax.B
in_b[2] => Full_Adder:add:2:ax.B
in_b[3] => Full_Adder:add:3:ax.B
in_b[4] => Full_Adder:add:4:ax.B
in_b[5] => Full_Adder:add:5:ax.B
in_b[6] => Full_Adder:add:6:ax.B
in_b[7] => Full_Adder:add:7:ax.B
in_b[8] => Full_Adder:add:8:ax.B
in_b[9] => Full_Adder:add:9:ax.B
in_b[10] => Full_Adder:add:10:ax.B
in_b[11] => Full_Adder:add:11:ax.B
in_b[12] => Full_Adder:add:12:ax.B
in_b[13] => Full_Adder:add:13:ax.B
in_b[14] => Full_Adder:add:14:ax.B
in_b[15] => Full_Adder:add:15:ax.B
sum[0] <= Full_Adder:add:0:ax.S
sum[1] <= Full_Adder:add:1:ax.S
sum[2] <= Full_Adder:add:2:ax.S
sum[3] <= Full_Adder:add:3:ax.S
sum[4] <= Full_Adder:add:4:ax.S
sum[5] <= Full_Adder:add:5:ax.S
sum[6] <= Full_Adder:add:6:ax.S
sum[7] <= Full_Adder:add:7:ax.S
sum[8] <= Full_Adder:add:8:ax.S
sum[9] <= Full_Adder:add:9:ax.S
sum[10] <= Full_Adder:add:10:ax.S
sum[11] <= Full_Adder:add:11:ax.S
sum[12] <= Full_Adder:add:12:ax.S
sum[13] <= Full_Adder:add:13:ax.S
sum[14] <= Full_Adder:add:14:ax.S
sum[15] <= Full_Adder:add:15:ax.S
sum[16] <= Full_Adder:add:15:ax.Cout


|IITB_proc|adder16:alu3|Full_Adder:\add:15:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:15:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:15:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:15:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:15:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:14:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:14:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:14:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:14:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:14:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:13:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:13:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:13:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:13:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:13:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:12:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:12:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:12:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:12:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:12:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:11:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:11:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:11:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:11:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:11:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:10:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:10:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:10:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:10:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:10:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:9:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:9:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:9:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:9:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:9:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:8:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:8:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:8:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:8:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:8:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:7:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:7:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:7:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:7:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:7:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:6:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:6:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:6:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:6:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:6:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:5:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:5:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:5:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:5:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:5:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:4:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:4:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:4:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:4:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:4:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:3:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:3:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:3:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:3:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:3:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:2:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:2:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:2:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:2:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:2:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:1:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:1:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:1:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:1:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:1:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:0:ax
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => AND_2:a1.B
Cin => XOR_2:x1.B
S <= XOR_2:x1.Y
Cout <= OR_2:o1.Y


|IITB_proc|adder16:alu3|Full_Adder:\add:0:ax|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:0:ax|AND_2:a1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:0:ax|OR_2:o1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|adder16:alu3|Full_Adder:\add:0:ax|XOR_2:x1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
A[3] => Mux1_2_1:muxg:3:mx.A
A[4] => Mux1_2_1:muxg:4:mx.A
A[5] => Mux1_2_1:muxg:5:mx.A
A[6] => Mux1_2_1:muxg:6:mx.A
A[7] => Mux1_2_1:muxg:7:mx.A
A[8] => Mux1_2_1:muxg:8:mx.A
A[9] => Mux1_2_1:muxg:9:mx.A
A[10] => Mux1_2_1:muxg:10:mx.A
A[11] => Mux1_2_1:muxg:11:mx.A
A[12] => Mux1_2_1:muxg:12:mx.A
A[13] => Mux1_2_1:muxg:13:mx.A
A[14] => Mux1_2_1:muxg:14:mx.A
A[15] => Mux1_2_1:muxg:15:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
B[3] => Mux1_2_1:muxg:3:mx.B
B[4] => Mux1_2_1:muxg:4:mx.B
B[5] => Mux1_2_1:muxg:5:mx.B
B[6] => Mux1_2_1:muxg:6:mx.B
B[7] => Mux1_2_1:muxg:7:mx.B
B[8] => Mux1_2_1:muxg:8:mx.B
B[9] => Mux1_2_1:muxg:9:mx.B
B[10] => Mux1_2_1:muxg:10:mx.B
B[11] => Mux1_2_1:muxg:11:mx.B
B[12] => Mux1_2_1:muxg:12:mx.B
B[13] => Mux1_2_1:muxg:13:mx.B
B[14] => Mux1_2_1:muxg:14:mx.B
B[15] => Mux1_2_1:muxg:15:mx.B
S0 => Mux1_2_1:muxg:15:mx.S0
S0 => Mux1_2_1:muxg:14:mx.S0
S0 => Mux1_2_1:muxg:13:mx.S0
S0 => Mux1_2_1:muxg:12:mx.S0
S0 => Mux1_2_1:muxg:11:mx.S0
S0 => Mux1_2_1:muxg:10:mx.S0
S0 => Mux1_2_1:muxg:9:mx.S0
S0 => Mux1_2_1:muxg:8:mx.S0
S0 => Mux1_2_1:muxg:7:mx.S0
S0 => Mux1_2_1:muxg:6:mx.S0
S0 => Mux1_2_1:muxg:5:mx.S0
S0 => Mux1_2_1:muxg:4:mx.S0
S0 => Mux1_2_1:muxg:3:mx.S0
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y
y[3] <= Mux1_2_1:muxg:3:mx.y
y[4] <= Mux1_2_1:muxg:4:mx.y
y[5] <= Mux1_2_1:muxg:5:mx.y
y[6] <= Mux1_2_1:muxg:6:mx.y
y[7] <= Mux1_2_1:muxg:7:mx.y
y[8] <= Mux1_2_1:muxg:8:mx.y
y[9] <= Mux1_2_1:muxg:9:mx.y
y[10] <= Mux1_2_1:muxg:10:mx.y
y[11] <= Mux1_2_1:muxg:11:mx.y
y[12] <= Mux1_2_1:muxg:12:mx.y
y[13] <= Mux1_2_1:muxg:13:mx.y
y[14] <= Mux1_2_1:muxg:14:mx.y
y[15] <= Mux1_2_1:muxg:15:mx.y


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:15:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:14:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:13:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:12:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:11:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:10:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:9:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:8:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:7:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:6:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:5:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:4:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:3:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:exm5|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6
A[0] => Mux1_4_1:muxg4:0:mx.A
A[1] => Mux1_4_1:muxg4:1:mx.A
A[2] => Mux1_4_1:muxg4:2:mx.A
A[3] => Mux1_4_1:muxg4:3:mx.A
A[4] => Mux1_4_1:muxg4:4:mx.A
A[5] => Mux1_4_1:muxg4:5:mx.A
A[6] => Mux1_4_1:muxg4:6:mx.A
A[7] => Mux1_4_1:muxg4:7:mx.A
A[8] => Mux1_4_1:muxg4:8:mx.A
A[9] => Mux1_4_1:muxg4:9:mx.A
A[10] => Mux1_4_1:muxg4:10:mx.A
A[11] => Mux1_4_1:muxg4:11:mx.A
A[12] => Mux1_4_1:muxg4:12:mx.A
A[13] => Mux1_4_1:muxg4:13:mx.A
A[14] => Mux1_4_1:muxg4:14:mx.A
A[15] => Mux1_4_1:muxg4:15:mx.A
B[0] => Mux1_4_1:muxg4:0:mx.B
B[1] => Mux1_4_1:muxg4:1:mx.B
B[2] => Mux1_4_1:muxg4:2:mx.B
B[3] => Mux1_4_1:muxg4:3:mx.B
B[4] => Mux1_4_1:muxg4:4:mx.B
B[5] => Mux1_4_1:muxg4:5:mx.B
B[6] => Mux1_4_1:muxg4:6:mx.B
B[7] => Mux1_4_1:muxg4:7:mx.B
B[8] => Mux1_4_1:muxg4:8:mx.B
B[9] => Mux1_4_1:muxg4:9:mx.B
B[10] => Mux1_4_1:muxg4:10:mx.B
B[11] => Mux1_4_1:muxg4:11:mx.B
B[12] => Mux1_4_1:muxg4:12:mx.B
B[13] => Mux1_4_1:muxg4:13:mx.B
B[14] => Mux1_4_1:muxg4:14:mx.B
B[15] => Mux1_4_1:muxg4:15:mx.B
C[0] => Mux1_4_1:muxg4:0:mx.C
C[1] => Mux1_4_1:muxg4:1:mx.C
C[2] => Mux1_4_1:muxg4:2:mx.C
C[3] => Mux1_4_1:muxg4:3:mx.C
C[4] => Mux1_4_1:muxg4:4:mx.C
C[5] => Mux1_4_1:muxg4:5:mx.C
C[6] => Mux1_4_1:muxg4:6:mx.C
C[7] => Mux1_4_1:muxg4:7:mx.C
C[8] => Mux1_4_1:muxg4:8:mx.C
C[9] => Mux1_4_1:muxg4:9:mx.C
C[10] => Mux1_4_1:muxg4:10:mx.C
C[11] => Mux1_4_1:muxg4:11:mx.C
C[12] => Mux1_4_1:muxg4:12:mx.C
C[13] => Mux1_4_1:muxg4:13:mx.C
C[14] => Mux1_4_1:muxg4:14:mx.C
C[15] => Mux1_4_1:muxg4:15:mx.C
D[0] => Mux1_4_1:muxg4:0:mx.D
D[1] => Mux1_4_1:muxg4:1:mx.D
D[2] => Mux1_4_1:muxg4:2:mx.D
D[3] => Mux1_4_1:muxg4:3:mx.D
D[4] => Mux1_4_1:muxg4:4:mx.D
D[5] => Mux1_4_1:muxg4:5:mx.D
D[6] => Mux1_4_1:muxg4:6:mx.D
D[7] => Mux1_4_1:muxg4:7:mx.D
D[8] => Mux1_4_1:muxg4:8:mx.D
D[9] => Mux1_4_1:muxg4:9:mx.D
D[10] => Mux1_4_1:muxg4:10:mx.D
D[11] => Mux1_4_1:muxg4:11:mx.D
D[12] => Mux1_4_1:muxg4:12:mx.D
D[13] => Mux1_4_1:muxg4:13:mx.D
D[14] => Mux1_4_1:muxg4:14:mx.D
D[15] => Mux1_4_1:muxg4:15:mx.D
S1 => Mux1_4_1:muxg4:15:mx.S1
S1 => Mux1_4_1:muxg4:14:mx.S1
S1 => Mux1_4_1:muxg4:13:mx.S1
S1 => Mux1_4_1:muxg4:12:mx.S1
S1 => Mux1_4_1:muxg4:11:mx.S1
S1 => Mux1_4_1:muxg4:10:mx.S1
S1 => Mux1_4_1:muxg4:9:mx.S1
S1 => Mux1_4_1:muxg4:8:mx.S1
S1 => Mux1_4_1:muxg4:7:mx.S1
S1 => Mux1_4_1:muxg4:6:mx.S1
S1 => Mux1_4_1:muxg4:5:mx.S1
S1 => Mux1_4_1:muxg4:4:mx.S1
S1 => Mux1_4_1:muxg4:3:mx.S1
S1 => Mux1_4_1:muxg4:2:mx.S1
S1 => Mux1_4_1:muxg4:1:mx.S1
S1 => Mux1_4_1:muxg4:0:mx.S1
S0 => Mux1_4_1:muxg4:15:mx.S0
S0 => Mux1_4_1:muxg4:14:mx.S0
S0 => Mux1_4_1:muxg4:13:mx.S0
S0 => Mux1_4_1:muxg4:12:mx.S0
S0 => Mux1_4_1:muxg4:11:mx.S0
S0 => Mux1_4_1:muxg4:10:mx.S0
S0 => Mux1_4_1:muxg4:9:mx.S0
S0 => Mux1_4_1:muxg4:8:mx.S0
S0 => Mux1_4_1:muxg4:7:mx.S0
S0 => Mux1_4_1:muxg4:6:mx.S0
S0 => Mux1_4_1:muxg4:5:mx.S0
S0 => Mux1_4_1:muxg4:4:mx.S0
S0 => Mux1_4_1:muxg4:3:mx.S0
S0 => Mux1_4_1:muxg4:2:mx.S0
S0 => Mux1_4_1:muxg4:1:mx.S0
S0 => Mux1_4_1:muxg4:0:mx.S0
y[0] <= Mux1_4_1:muxg4:0:mx.y
y[1] <= Mux1_4_1:muxg4:1:mx.y
y[2] <= Mux1_4_1:muxg4:2:mx.y
y[3] <= Mux1_4_1:muxg4:3:mx.y
y[4] <= Mux1_4_1:muxg4:4:mx.y
y[5] <= Mux1_4_1:muxg4:5:mx.y
y[6] <= Mux1_4_1:muxg4:6:mx.y
y[7] <= Mux1_4_1:muxg4:7:mx.y
y[8] <= Mux1_4_1:muxg4:8:mx.y
y[9] <= Mux1_4_1:muxg4:9:mx.y
y[10] <= Mux1_4_1:muxg4:10:mx.y
y[11] <= Mux1_4_1:muxg4:11:mx.y
y[12] <= Mux1_4_1:muxg4:12:mx.y
y[13] <= Mux1_4_1:muxg4:13:mx.y
y[14] <= Mux1_4_1:muxg4:14:mx.y
y[15] <= Mux1_4_1:muxg4:15:mx.y


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:exm6|Mux1_4_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7
A[0] => Mux1_8_1:muxg4:0:mx.A
A[1] => Mux1_8_1:muxg4:1:mx.A
A[2] => Mux1_8_1:muxg4:2:mx.A
A[3] => Mux1_8_1:muxg4:3:mx.A
A[4] => Mux1_8_1:muxg4:4:mx.A
A[5] => Mux1_8_1:muxg4:5:mx.A
A[6] => Mux1_8_1:muxg4:6:mx.A
A[7] => Mux1_8_1:muxg4:7:mx.A
A[8] => Mux1_8_1:muxg4:8:mx.A
A[9] => Mux1_8_1:muxg4:9:mx.A
A[10] => Mux1_8_1:muxg4:10:mx.A
A[11] => Mux1_8_1:muxg4:11:mx.A
A[12] => Mux1_8_1:muxg4:12:mx.A
A[13] => Mux1_8_1:muxg4:13:mx.A
A[14] => Mux1_8_1:muxg4:14:mx.A
A[15] => Mux1_8_1:muxg4:15:mx.A
B[0] => Mux1_8_1:muxg4:0:mx.B
B[1] => Mux1_8_1:muxg4:1:mx.B
B[2] => Mux1_8_1:muxg4:2:mx.B
B[3] => Mux1_8_1:muxg4:3:mx.B
B[4] => Mux1_8_1:muxg4:4:mx.B
B[5] => Mux1_8_1:muxg4:5:mx.B
B[6] => Mux1_8_1:muxg4:6:mx.B
B[7] => Mux1_8_1:muxg4:7:mx.B
B[8] => Mux1_8_1:muxg4:8:mx.B
B[9] => Mux1_8_1:muxg4:9:mx.B
B[10] => Mux1_8_1:muxg4:10:mx.B
B[11] => Mux1_8_1:muxg4:11:mx.B
B[12] => Mux1_8_1:muxg4:12:mx.B
B[13] => Mux1_8_1:muxg4:13:mx.B
B[14] => Mux1_8_1:muxg4:14:mx.B
B[15] => Mux1_8_1:muxg4:15:mx.B
C[0] => Mux1_8_1:muxg4:0:mx.C
C[1] => Mux1_8_1:muxg4:1:mx.C
C[2] => Mux1_8_1:muxg4:2:mx.C
C[3] => Mux1_8_1:muxg4:3:mx.C
C[4] => Mux1_8_1:muxg4:4:mx.C
C[5] => Mux1_8_1:muxg4:5:mx.C
C[6] => Mux1_8_1:muxg4:6:mx.C
C[7] => Mux1_8_1:muxg4:7:mx.C
C[8] => Mux1_8_1:muxg4:8:mx.C
C[9] => Mux1_8_1:muxg4:9:mx.C
C[10] => Mux1_8_1:muxg4:10:mx.C
C[11] => Mux1_8_1:muxg4:11:mx.C
C[12] => Mux1_8_1:muxg4:12:mx.C
C[13] => Mux1_8_1:muxg4:13:mx.C
C[14] => Mux1_8_1:muxg4:14:mx.C
C[15] => Mux1_8_1:muxg4:15:mx.C
D[0] => Mux1_8_1:muxg4:0:mx.D
D[1] => Mux1_8_1:muxg4:1:mx.D
D[2] => Mux1_8_1:muxg4:2:mx.D
D[3] => Mux1_8_1:muxg4:3:mx.D
D[4] => Mux1_8_1:muxg4:4:mx.D
D[5] => Mux1_8_1:muxg4:5:mx.D
D[6] => Mux1_8_1:muxg4:6:mx.D
D[7] => Mux1_8_1:muxg4:7:mx.D
D[8] => Mux1_8_1:muxg4:8:mx.D
D[9] => Mux1_8_1:muxg4:9:mx.D
D[10] => Mux1_8_1:muxg4:10:mx.D
D[11] => Mux1_8_1:muxg4:11:mx.D
D[12] => Mux1_8_1:muxg4:12:mx.D
D[13] => Mux1_8_1:muxg4:13:mx.D
D[14] => Mux1_8_1:muxg4:14:mx.D
D[15] => Mux1_8_1:muxg4:15:mx.D
E[0] => Mux1_8_1:muxg4:0:mx.E
E[1] => Mux1_8_1:muxg4:1:mx.E
E[2] => Mux1_8_1:muxg4:2:mx.E
E[3] => Mux1_8_1:muxg4:3:mx.E
E[4] => Mux1_8_1:muxg4:4:mx.E
E[5] => Mux1_8_1:muxg4:5:mx.E
E[6] => Mux1_8_1:muxg4:6:mx.E
E[7] => Mux1_8_1:muxg4:7:mx.E
E[8] => Mux1_8_1:muxg4:8:mx.E
E[9] => Mux1_8_1:muxg4:9:mx.E
E[10] => Mux1_8_1:muxg4:10:mx.E
E[11] => Mux1_8_1:muxg4:11:mx.E
E[12] => Mux1_8_1:muxg4:12:mx.E
E[13] => Mux1_8_1:muxg4:13:mx.E
E[14] => Mux1_8_1:muxg4:14:mx.E
E[15] => Mux1_8_1:muxg4:15:mx.E
F[0] => Mux1_8_1:muxg4:0:mx.F
F[1] => Mux1_8_1:muxg4:1:mx.F
F[2] => Mux1_8_1:muxg4:2:mx.F
F[3] => Mux1_8_1:muxg4:3:mx.F
F[4] => Mux1_8_1:muxg4:4:mx.F
F[5] => Mux1_8_1:muxg4:5:mx.F
F[6] => Mux1_8_1:muxg4:6:mx.F
F[7] => Mux1_8_1:muxg4:7:mx.F
F[8] => Mux1_8_1:muxg4:8:mx.F
F[9] => Mux1_8_1:muxg4:9:mx.F
F[10] => Mux1_8_1:muxg4:10:mx.F
F[11] => Mux1_8_1:muxg4:11:mx.F
F[12] => Mux1_8_1:muxg4:12:mx.F
F[13] => Mux1_8_1:muxg4:13:mx.F
F[14] => Mux1_8_1:muxg4:14:mx.F
F[15] => Mux1_8_1:muxg4:15:mx.F
G[0] => Mux1_8_1:muxg4:0:mx.G
G[1] => Mux1_8_1:muxg4:1:mx.G
G[2] => Mux1_8_1:muxg4:2:mx.G
G[3] => Mux1_8_1:muxg4:3:mx.G
G[4] => Mux1_8_1:muxg4:4:mx.G
G[5] => Mux1_8_1:muxg4:5:mx.G
G[6] => Mux1_8_1:muxg4:6:mx.G
G[7] => Mux1_8_1:muxg4:7:mx.G
G[8] => Mux1_8_1:muxg4:8:mx.G
G[9] => Mux1_8_1:muxg4:9:mx.G
G[10] => Mux1_8_1:muxg4:10:mx.G
G[11] => Mux1_8_1:muxg4:11:mx.G
G[12] => Mux1_8_1:muxg4:12:mx.G
G[13] => Mux1_8_1:muxg4:13:mx.G
G[14] => Mux1_8_1:muxg4:14:mx.G
G[15] => Mux1_8_1:muxg4:15:mx.G
H[0] => Mux1_8_1:muxg4:0:mx.H
H[1] => Mux1_8_1:muxg4:1:mx.H
H[2] => Mux1_8_1:muxg4:2:mx.H
H[3] => Mux1_8_1:muxg4:3:mx.H
H[4] => Mux1_8_1:muxg4:4:mx.H
H[5] => Mux1_8_1:muxg4:5:mx.H
H[6] => Mux1_8_1:muxg4:6:mx.H
H[7] => Mux1_8_1:muxg4:7:mx.H
H[8] => Mux1_8_1:muxg4:8:mx.H
H[9] => Mux1_8_1:muxg4:9:mx.H
H[10] => Mux1_8_1:muxg4:10:mx.H
H[11] => Mux1_8_1:muxg4:11:mx.H
H[12] => Mux1_8_1:muxg4:12:mx.H
H[13] => Mux1_8_1:muxg4:13:mx.H
H[14] => Mux1_8_1:muxg4:14:mx.H
H[15] => Mux1_8_1:muxg4:15:mx.H
S2 => Mux1_8_1:muxg4:15:mx.S2
S2 => Mux1_8_1:muxg4:14:mx.S2
S2 => Mux1_8_1:muxg4:13:mx.S2
S2 => Mux1_8_1:muxg4:12:mx.S2
S2 => Mux1_8_1:muxg4:11:mx.S2
S2 => Mux1_8_1:muxg4:10:mx.S2
S2 => Mux1_8_1:muxg4:9:mx.S2
S2 => Mux1_8_1:muxg4:8:mx.S2
S2 => Mux1_8_1:muxg4:7:mx.S2
S2 => Mux1_8_1:muxg4:6:mx.S2
S2 => Mux1_8_1:muxg4:5:mx.S2
S2 => Mux1_8_1:muxg4:4:mx.S2
S2 => Mux1_8_1:muxg4:3:mx.S2
S2 => Mux1_8_1:muxg4:2:mx.S2
S2 => Mux1_8_1:muxg4:1:mx.S2
S2 => Mux1_8_1:muxg4:0:mx.S2
S1 => Mux1_8_1:muxg4:15:mx.S1
S1 => Mux1_8_1:muxg4:14:mx.S1
S1 => Mux1_8_1:muxg4:13:mx.S1
S1 => Mux1_8_1:muxg4:12:mx.S1
S1 => Mux1_8_1:muxg4:11:mx.S1
S1 => Mux1_8_1:muxg4:10:mx.S1
S1 => Mux1_8_1:muxg4:9:mx.S1
S1 => Mux1_8_1:muxg4:8:mx.S1
S1 => Mux1_8_1:muxg4:7:mx.S1
S1 => Mux1_8_1:muxg4:6:mx.S1
S1 => Mux1_8_1:muxg4:5:mx.S1
S1 => Mux1_8_1:muxg4:4:mx.S1
S1 => Mux1_8_1:muxg4:3:mx.S1
S1 => Mux1_8_1:muxg4:2:mx.S1
S1 => Mux1_8_1:muxg4:1:mx.S1
S1 => Mux1_8_1:muxg4:0:mx.S1
S0 => Mux1_8_1:muxg4:15:mx.S0
S0 => Mux1_8_1:muxg4:14:mx.S0
S0 => Mux1_8_1:muxg4:13:mx.S0
S0 => Mux1_8_1:muxg4:12:mx.S0
S0 => Mux1_8_1:muxg4:11:mx.S0
S0 => Mux1_8_1:muxg4:10:mx.S0
S0 => Mux1_8_1:muxg4:9:mx.S0
S0 => Mux1_8_1:muxg4:8:mx.S0
S0 => Mux1_8_1:muxg4:7:mx.S0
S0 => Mux1_8_1:muxg4:6:mx.S0
S0 => Mux1_8_1:muxg4:5:mx.S0
S0 => Mux1_8_1:muxg4:4:mx.S0
S0 => Mux1_8_1:muxg4:3:mx.S0
S0 => Mux1_8_1:muxg4:2:mx.S0
S0 => Mux1_8_1:muxg4:1:mx.S0
S0 => Mux1_8_1:muxg4:0:mx.S0
y[0] <= Mux1_8_1:muxg4:0:mx.y
y[1] <= Mux1_8_1:muxg4:1:mx.y
y[2] <= Mux1_8_1:muxg4:2:mx.y
y[3] <= Mux1_8_1:muxg4:3:mx.y
y[4] <= Mux1_8_1:muxg4:4:mx.y
y[5] <= Mux1_8_1:muxg4:5:mx.y
y[6] <= Mux1_8_1:muxg4:6:mx.y
y[7] <= Mux1_8_1:muxg4:7:mx.y
y[8] <= Mux1_8_1:muxg4:8:mx.y
y[9] <= Mux1_8_1:muxg4:9:mx.y
y[10] <= Mux1_8_1:muxg4:10:mx.y
y[11] <= Mux1_8_1:muxg4:11:mx.y
y[12] <= Mux1_8_1:muxg4:12:mx.y
y[13] <= Mux1_8_1:muxg4:13:mx.y
y[14] <= Mux1_8_1:muxg4:14:mx.y
y[15] <= Mux1_8_1:muxg4:15:mx.y


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:exm7|Mux1_8_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:exmem_ir
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:exmem_pcn
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:exmem_addr1
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:exmem_addr2
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:exmem_val
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|fsm_ex:fsm_ex_ins
instruction[0] => Equal0.IN0
instruction[0] => Equal1.IN1
instruction[1] => Equal0.IN1
instruction[1] => Equal1.IN0
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal2.IN3
instruction[12] => Equal3.IN2
instruction[12] => Equal4.IN3
instruction[12] => Equal5.IN3
instruction[12] => Equal6.IN2
instruction[12] => Equal7.IN3
instruction[12] => Equal8.IN1
instruction[12] => Equal9.IN3
instruction[12] => Equal10.IN1
instruction[12] => Equal11.IN2
instruction[12] => Equal12.IN3
instruction[13] => Equal2.IN2
instruction[13] => Equal3.IN3
instruction[13] => Equal4.IN2
instruction[13] => Equal5.IN2
instruction[13] => Equal6.IN1
instruction[13] => Equal7.IN1
instruction[13] => Equal8.IN3
instruction[13] => Equal9.IN2
instruction[13] => Equal10.IN0
instruction[13] => Equal11.IN1
instruction[13] => Equal12.IN1
instruction[14] => Equal2.IN1
instruction[14] => Equal3.IN1
instruction[14] => Equal4.IN1
instruction[14] => Equal5.IN1
instruction[14] => Equal6.IN3
instruction[14] => Equal7.IN2
instruction[14] => Equal8.IN2
instruction[14] => Equal9.IN1
instruction[14] => Equal10.IN3
instruction[14] => Equal11.IN0
instruction[14] => Equal12.IN0
instruction[15] => Equal2.IN0
instruction[15] => Equal3.IN0
instruction[15] => Equal4.IN0
instruction[15] => Equal5.IN0
instruction[15] => Equal6.IN0
instruction[15] => Equal7.IN0
instruction[15] => Equal8.IN0
instruction[15] => Equal9.IN0
instruction[15] => Equal10.IN2
instruction[15] => Equal11.IN3
instruction[15] => Equal12.IN2
beq => process_0.IN0
clk => fsm_state_symbol.CLK
r => fsm_state_symbol.OUTPUTSELECT
nop_check => process_0.IN1
nop_check => nq_var.DATAA
carry => process_0.IN1
zero => process_0.IN1
ex10 <= ex10_var.DB_MAX_OUTPUT_PORT_TYPE
ex11 <= ex11_var.DB_MAX_OUTPUT_PORT_TYPE
ex20 <= ex20_var.DB_MAX_OUTPUT_PORT_TYPE
ex21 <= ex21_var.DB_MAX_OUTPUT_PORT_TYPE
ex30 <= ex30_var.DB_MAX_OUTPUT_PORT_TYPE
ex40 <= ex40_var.DB_MAX_OUTPUT_PORT_TYPE
ex50 <= ex50_var.DB_MAX_OUTPUT_PORT_TYPE
ex60 <= ex60_var.DB_MAX_OUTPUT_PORT_TYPE
ex61 <= ex61_var.DB_MAX_OUTPUT_PORT_TYPE
ex70 <= ex70_var.DB_MAX_OUTPUT_PORT_TYPE
ex71 <= ex71_var.DB_MAX_OUTPUT_PORT_TYPE
ex72 <= ex72_var.DB_MAX_OUTPUT_PORT_TYPE
exmem_en <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE
nop_detect <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE
carryflag_en <= carryflag_en_var.DB_MAX_OUTPUT_PORT_TYPE
zeroflag_en <= zeroflag_en_var.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:memwb_addr
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:memwb_ir
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:memwb_pcn
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Memory_asyncread_syncwrite:memd
address[0] => Memory~7.DATAIN
address[0] => Memory.WADDR
address[0] => Memory.RADDR
address[1] => Memory~6.DATAIN
address[1] => Memory.WADDR1
address[1] => Memory.RADDR1
address[2] => Memory~5.DATAIN
address[2] => Memory.WADDR2
address[2] => Memory.RADDR2
address[3] => Memory~4.DATAIN
address[3] => Memory.WADDR3
address[3] => Memory.RADDR3
address[4] => Memory~3.DATAIN
address[4] => Memory.WADDR4
address[4] => Memory.RADDR4
address[5] => Memory~2.DATAIN
address[5] => Memory.WADDR5
address[5] => Memory.RADDR5
address[6] => Memory~1.DATAIN
address[6] => Memory.WADDR6
address[6] => Memory.RADDR6
address[7] => Memory~0.DATAIN
address[7] => Memory.WADDR7
address[7] => Memory.RADDR7
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
Mem_datain[0] => Memory~23.DATAIN
Mem_datain[0] => Memory.DATAIN
Mem_datain[1] => Memory~22.DATAIN
Mem_datain[1] => Memory.DATAIN1
Mem_datain[2] => Memory~21.DATAIN
Mem_datain[2] => Memory.DATAIN2
Mem_datain[3] => Memory~20.DATAIN
Mem_datain[3] => Memory.DATAIN3
Mem_datain[4] => Memory~19.DATAIN
Mem_datain[4] => Memory.DATAIN4
Mem_datain[5] => Memory~18.DATAIN
Mem_datain[5] => Memory.DATAIN5
Mem_datain[6] => Memory~17.DATAIN
Mem_datain[6] => Memory.DATAIN6
Mem_datain[7] => Memory~16.DATAIN
Mem_datain[7] => Memory.DATAIN7
Mem_datain[8] => Memory~15.DATAIN
Mem_datain[8] => Memory.DATAIN8
Mem_datain[9] => Memory~14.DATAIN
Mem_datain[9] => Memory.DATAIN9
Mem_datain[10] => Memory~13.DATAIN
Mem_datain[10] => Memory.DATAIN10
Mem_datain[11] => Memory~12.DATAIN
Mem_datain[11] => Memory.DATAIN11
Mem_datain[12] => Memory~11.DATAIN
Mem_datain[12] => Memory.DATAIN12
Mem_datain[13] => Memory~10.DATAIN
Mem_datain[13] => Memory.DATAIN13
Mem_datain[14] => Memory~9.DATAIN
Mem_datain[14] => Memory.DATAIN14
Mem_datain[15] => Memory~8.DATAIN
Mem_datain[15] => Memory.DATAIN15
clk => Memory~24.CLK
clk => Memory~0.CLK
clk => Memory~1.CLK
clk => Memory~2.CLK
clk => Memory~3.CLK
clk => Memory~4.CLK
clk => Memory~5.CLK
clk => Memory~6.CLK
clk => Memory~7.CLK
clk => Memory~8.CLK
clk => Memory~9.CLK
clk => Memory~10.CLK
clk => Memory~11.CLK
clk => Memory~12.CLK
clk => Memory~13.CLK
clk => Memory~14.CLK
clk => Memory~15.CLK
clk => Memory~16.CLK
clk => Memory~17.CLK
clk => Memory~18.CLK
clk => Memory~19.CLK
clk => Memory~20.CLK
clk => Memory~21.CLK
clk => Memory~22.CLK
clk => Memory~23.CLK
clk => Memory.CLK0
Mem_wrbar => Memory~24.DATAIN
Mem_wrbar => Memory.WE
Mem_dataout[0] <= Memory.DATAOUT
Mem_dataout[1] <= Memory.DATAOUT1
Mem_dataout[2] <= Memory.DATAOUT2
Mem_dataout[3] <= Memory.DATAOUT3
Mem_dataout[4] <= Memory.DATAOUT4
Mem_dataout[5] <= Memory.DATAOUT5
Mem_dataout[6] <= Memory.DATAOUT6
Mem_dataout[7] <= Memory.DATAOUT7
Mem_dataout[8] <= Memory.DATAOUT8
Mem_dataout[9] <= Memory.DATAOUT9
Mem_dataout[10] <= Memory.DATAOUT10
Mem_dataout[11] <= Memory.DATAOUT11
Mem_dataout[12] <= Memory.DATAOUT12
Mem_dataout[13] <= Memory.DATAOUT13
Mem_dataout[14] <= Memory.DATAOUT14
Mem_dataout[15] <= Memory.DATAOUT15


|IITB_proc|Mux16_4_1:memm1
A[0] => Mux1_4_1:muxg4:0:mx.A
A[1] => Mux1_4_1:muxg4:1:mx.A
A[2] => Mux1_4_1:muxg4:2:mx.A
A[3] => Mux1_4_1:muxg4:3:mx.A
A[4] => Mux1_4_1:muxg4:4:mx.A
A[5] => Mux1_4_1:muxg4:5:mx.A
A[6] => Mux1_4_1:muxg4:6:mx.A
A[7] => Mux1_4_1:muxg4:7:mx.A
A[8] => Mux1_4_1:muxg4:8:mx.A
A[9] => Mux1_4_1:muxg4:9:mx.A
A[10] => Mux1_4_1:muxg4:10:mx.A
A[11] => Mux1_4_1:muxg4:11:mx.A
A[12] => Mux1_4_1:muxg4:12:mx.A
A[13] => Mux1_4_1:muxg4:13:mx.A
A[14] => Mux1_4_1:muxg4:14:mx.A
A[15] => Mux1_4_1:muxg4:15:mx.A
B[0] => Mux1_4_1:muxg4:0:mx.B
B[1] => Mux1_4_1:muxg4:1:mx.B
B[2] => Mux1_4_1:muxg4:2:mx.B
B[3] => Mux1_4_1:muxg4:3:mx.B
B[4] => Mux1_4_1:muxg4:4:mx.B
B[5] => Mux1_4_1:muxg4:5:mx.B
B[6] => Mux1_4_1:muxg4:6:mx.B
B[7] => Mux1_4_1:muxg4:7:mx.B
B[8] => Mux1_4_1:muxg4:8:mx.B
B[9] => Mux1_4_1:muxg4:9:mx.B
B[10] => Mux1_4_1:muxg4:10:mx.B
B[11] => Mux1_4_1:muxg4:11:mx.B
B[12] => Mux1_4_1:muxg4:12:mx.B
B[13] => Mux1_4_1:muxg4:13:mx.B
B[14] => Mux1_4_1:muxg4:14:mx.B
B[15] => Mux1_4_1:muxg4:15:mx.B
C[0] => Mux1_4_1:muxg4:0:mx.C
C[1] => Mux1_4_1:muxg4:1:mx.C
C[2] => Mux1_4_1:muxg4:2:mx.C
C[3] => Mux1_4_1:muxg4:3:mx.C
C[4] => Mux1_4_1:muxg4:4:mx.C
C[5] => Mux1_4_1:muxg4:5:mx.C
C[6] => Mux1_4_1:muxg4:6:mx.C
C[7] => Mux1_4_1:muxg4:7:mx.C
C[8] => Mux1_4_1:muxg4:8:mx.C
C[9] => Mux1_4_1:muxg4:9:mx.C
C[10] => Mux1_4_1:muxg4:10:mx.C
C[11] => Mux1_4_1:muxg4:11:mx.C
C[12] => Mux1_4_1:muxg4:12:mx.C
C[13] => Mux1_4_1:muxg4:13:mx.C
C[14] => Mux1_4_1:muxg4:14:mx.C
C[15] => Mux1_4_1:muxg4:15:mx.C
D[0] => Mux1_4_1:muxg4:0:mx.D
D[1] => Mux1_4_1:muxg4:1:mx.D
D[2] => Mux1_4_1:muxg4:2:mx.D
D[3] => Mux1_4_1:muxg4:3:mx.D
D[4] => Mux1_4_1:muxg4:4:mx.D
D[5] => Mux1_4_1:muxg4:5:mx.D
D[6] => Mux1_4_1:muxg4:6:mx.D
D[7] => Mux1_4_1:muxg4:7:mx.D
D[8] => Mux1_4_1:muxg4:8:mx.D
D[9] => Mux1_4_1:muxg4:9:mx.D
D[10] => Mux1_4_1:muxg4:10:mx.D
D[11] => Mux1_4_1:muxg4:11:mx.D
D[12] => Mux1_4_1:muxg4:12:mx.D
D[13] => Mux1_4_1:muxg4:13:mx.D
D[14] => Mux1_4_1:muxg4:14:mx.D
D[15] => Mux1_4_1:muxg4:15:mx.D
S1 => Mux1_4_1:muxg4:15:mx.S1
S1 => Mux1_4_1:muxg4:14:mx.S1
S1 => Mux1_4_1:muxg4:13:mx.S1
S1 => Mux1_4_1:muxg4:12:mx.S1
S1 => Mux1_4_1:muxg4:11:mx.S1
S1 => Mux1_4_1:muxg4:10:mx.S1
S1 => Mux1_4_1:muxg4:9:mx.S1
S1 => Mux1_4_1:muxg4:8:mx.S1
S1 => Mux1_4_1:muxg4:7:mx.S1
S1 => Mux1_4_1:muxg4:6:mx.S1
S1 => Mux1_4_1:muxg4:5:mx.S1
S1 => Mux1_4_1:muxg4:4:mx.S1
S1 => Mux1_4_1:muxg4:3:mx.S1
S1 => Mux1_4_1:muxg4:2:mx.S1
S1 => Mux1_4_1:muxg4:1:mx.S1
S1 => Mux1_4_1:muxg4:0:mx.S1
S0 => Mux1_4_1:muxg4:15:mx.S0
S0 => Mux1_4_1:muxg4:14:mx.S0
S0 => Mux1_4_1:muxg4:13:mx.S0
S0 => Mux1_4_1:muxg4:12:mx.S0
S0 => Mux1_4_1:muxg4:11:mx.S0
S0 => Mux1_4_1:muxg4:10:mx.S0
S0 => Mux1_4_1:muxg4:9:mx.S0
S0 => Mux1_4_1:muxg4:8:mx.S0
S0 => Mux1_4_1:muxg4:7:mx.S0
S0 => Mux1_4_1:muxg4:6:mx.S0
S0 => Mux1_4_1:muxg4:5:mx.S0
S0 => Mux1_4_1:muxg4:4:mx.S0
S0 => Mux1_4_1:muxg4:3:mx.S0
S0 => Mux1_4_1:muxg4:2:mx.S0
S0 => Mux1_4_1:muxg4:1:mx.S0
S0 => Mux1_4_1:muxg4:0:mx.S0
y[0] <= Mux1_4_1:muxg4:0:mx.y
y[1] <= Mux1_4_1:muxg4:1:mx.y
y[2] <= Mux1_4_1:muxg4:2:mx.y
y[3] <= Mux1_4_1:muxg4:3:mx.y
y[4] <= Mux1_4_1:muxg4:4:mx.y
y[5] <= Mux1_4_1:muxg4:5:mx.y
y[6] <= Mux1_4_1:muxg4:6:mx.y
y[7] <= Mux1_4_1:muxg4:7:mx.y
y[8] <= Mux1_4_1:muxg4:8:mx.y
y[9] <= Mux1_4_1:muxg4:9:mx.y
y[10] <= Mux1_4_1:muxg4:10:mx.y
y[11] <= Mux1_4_1:muxg4:11:mx.y
y[12] <= Mux1_4_1:muxg4:12:mx.y
y[13] <= Mux1_4_1:muxg4:13:mx.y
y[14] <= Mux1_4_1:muxg4:14:mx.y
y[15] <= Mux1_4_1:muxg4:15:mx.y


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_4_1:memm1|Mux1_4_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m
A[0] => Mux1_2_1:muxg:0:mx.A
A[1] => Mux1_2_1:muxg:1:mx.A
A[2] => Mux1_2_1:muxg:2:mx.A
A[3] => Mux1_2_1:muxg:3:mx.A
A[4] => Mux1_2_1:muxg:4:mx.A
A[5] => Mux1_2_1:muxg:5:mx.A
A[6] => Mux1_2_1:muxg:6:mx.A
A[7] => Mux1_2_1:muxg:7:mx.A
A[8] => Mux1_2_1:muxg:8:mx.A
A[9] => Mux1_2_1:muxg:9:mx.A
A[10] => Mux1_2_1:muxg:10:mx.A
A[11] => Mux1_2_1:muxg:11:mx.A
A[12] => Mux1_2_1:muxg:12:mx.A
A[13] => Mux1_2_1:muxg:13:mx.A
A[14] => Mux1_2_1:muxg:14:mx.A
A[15] => Mux1_2_1:muxg:15:mx.A
B[0] => Mux1_2_1:muxg:0:mx.B
B[1] => Mux1_2_1:muxg:1:mx.B
B[2] => Mux1_2_1:muxg:2:mx.B
B[3] => Mux1_2_1:muxg:3:mx.B
B[4] => Mux1_2_1:muxg:4:mx.B
B[5] => Mux1_2_1:muxg:5:mx.B
B[6] => Mux1_2_1:muxg:6:mx.B
B[7] => Mux1_2_1:muxg:7:mx.B
B[8] => Mux1_2_1:muxg:8:mx.B
B[9] => Mux1_2_1:muxg:9:mx.B
B[10] => Mux1_2_1:muxg:10:mx.B
B[11] => Mux1_2_1:muxg:11:mx.B
B[12] => Mux1_2_1:muxg:12:mx.B
B[13] => Mux1_2_1:muxg:13:mx.B
B[14] => Mux1_2_1:muxg:14:mx.B
B[15] => Mux1_2_1:muxg:15:mx.B
S0 => Mux1_2_1:muxg:15:mx.S0
S0 => Mux1_2_1:muxg:14:mx.S0
S0 => Mux1_2_1:muxg:13:mx.S0
S0 => Mux1_2_1:muxg:12:mx.S0
S0 => Mux1_2_1:muxg:11:mx.S0
S0 => Mux1_2_1:muxg:10:mx.S0
S0 => Mux1_2_1:muxg:9:mx.S0
S0 => Mux1_2_1:muxg:8:mx.S0
S0 => Mux1_2_1:muxg:7:mx.S0
S0 => Mux1_2_1:muxg:6:mx.S0
S0 => Mux1_2_1:muxg:5:mx.S0
S0 => Mux1_2_1:muxg:4:mx.S0
S0 => Mux1_2_1:muxg:3:mx.S0
S0 => Mux1_2_1:muxg:2:mx.S0
S0 => Mux1_2_1:muxg:1:mx.S0
S0 => Mux1_2_1:muxg:0:mx.S0
y[0] <= Mux1_2_1:muxg:0:mx.y
y[1] <= Mux1_2_1:muxg:1:mx.y
y[2] <= Mux1_2_1:muxg:2:mx.y
y[3] <= Mux1_2_1:muxg:3:mx.y
y[4] <= Mux1_2_1:muxg:4:mx.y
y[5] <= Mux1_2_1:muxg:5:mx.y
y[6] <= Mux1_2_1:muxg:6:mx.y
y[7] <= Mux1_2_1:muxg:7:mx.y
y[8] <= Mux1_2_1:muxg:8:mx.y
y[9] <= Mux1_2_1:muxg:9:mx.y
y[10] <= Mux1_2_1:muxg:10:mx.y
y[11] <= Mux1_2_1:muxg:11:mx.y
y[12] <= Mux1_2_1:muxg:12:mx.y
y[13] <= Mux1_2_1:muxg:13:mx.y
y[14] <= Mux1_2_1:muxg:14:mx.y
y[15] <= Mux1_2_1:muxg:15:mx.y


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:15:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:14:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:13:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:12:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:11:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:10:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:9:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:8:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:7:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:6:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:5:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:4:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:3:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:2:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:1:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_2_1:mem_acess_m|Mux1_2_1:\muxg:0:mx
A => y.IN0
B => y.IN0
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:memwb_val
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|fsm_mem:fsm_mem_ins
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal0.IN2
instruction[12] => Equal1.IN1
instruction[12] => Equal2.IN3
instruction[12] => Equal3.IN3
instruction[12] => Equal4.IN1
instruction[12] => Equal5.IN2
instruction[12] => Equal6.IN3
instruction[13] => Equal0.IN1
instruction[13] => Equal1.IN3
instruction[13] => Equal2.IN1
instruction[13] => Equal3.IN2
instruction[13] => Equal4.IN0
instruction[13] => Equal5.IN1
instruction[13] => Equal6.IN1
instruction[14] => Equal0.IN3
instruction[14] => Equal1.IN2
instruction[14] => Equal2.IN2
instruction[14] => Equal3.IN1
instruction[14] => Equal4.IN3
instruction[14] => Equal5.IN0
instruction[14] => Equal6.IN0
instruction[15] => Equal0.IN0
instruction[15] => Equal1.IN0
instruction[15] => Equal2.IN0
instruction[15] => Equal3.IN0
instruction[15] => Equal4.IN2
instruction[15] => Equal5.IN3
instruction[15] => Equal6.IN2
clk => fsm_state_symbol.CLK
r => fsm_state_symbol.OUTPUTSELECT
nop_check => process_0.IN1
beq => process_0.IN1
memwb1 <= memwb1_var.DB_MAX_OUTPUT_PORT_TYPE
memwb0 <= memwb0_var.DB_MAX_OUTPUT_PORT_TYPE
memwb_en <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE
nop_detect <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE
wr_mem <= wr_mem_var.DB_MAX_OUTPUT_PORT_TYPE
mem_access <= mem_access_var.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|fsm_wb:fsm_wb_ins
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal0.IN3
instruction[12] => Equal1.IN3
instruction[12] => Equal2.IN1
instruction[13] => Equal0.IN1
instruction[13] => Equal1.IN2
instruction[13] => Equal2.IN0
instruction[14] => Equal0.IN2
instruction[14] => Equal1.IN1
instruction[14] => Equal2.IN3
instruction[15] => Equal0.IN0
instruction[15] => Equal1.IN0
instruction[15] => Equal2.IN2
clk => fsm_state_symbol.CLK
r => fsm_state_symbol.OUTPUTSELECT
nop_check => process_0.IN1
nop_check => nq_var.DATAB
rf_wr <= rf_wr_var.DB_MAX_OUTPUT_PORT_TYPE
wbdone_en <= fsm_state_symbol.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:wbdone_ir
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:wbdone_val
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Register16:wbdone_addr
Reg_datain[0] => R[0].DATAIN
Reg_datain[1] => R[1].DATAIN
Reg_datain[2] => R[2].DATAIN
Reg_datain[3] => R[3].DATAIN
Reg_datain[4] => R[4].DATAIN
Reg_datain[5] => R[5].DATAIN
Reg_datain[6] => R[6].DATAIN
Reg_datain[7] => R[7].DATAIN
Reg_datain[8] => R[8].DATAIN
Reg_datain[9] => R[9].DATAIN
Reg_datain[10] => R[10].DATAIN
Reg_datain[11] => R[11].DATAIN
Reg_datain[12] => R[12].DATAIN
Reg_datain[13] => R[13].DATAIN
Reg_datain[14] => R[14].DATAIN
Reg_datain[15] => R[15].DATAIN
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
Reg_wrbar => R[0].ENA
Reg_wrbar => R[15].ENA
Reg_wrbar => R[14].ENA
Reg_wrbar => R[13].ENA
Reg_wrbar => R[12].ENA
Reg_wrbar => R[11].ENA
Reg_wrbar => R[10].ENA
Reg_wrbar => R[9].ENA
Reg_wrbar => R[8].ENA
Reg_wrbar => R[7].ENA
Reg_wrbar => R[6].ENA
Reg_wrbar => R[5].ENA
Reg_wrbar => R[4].ENA
Reg_wrbar => R[3].ENA
Reg_wrbar => R[2].ENA
Reg_wrbar => R[1].ENA
Reg_dataout[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Reg_dataout[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|forwarding_logic:forwarding_block
rrex_ir[0] => ~NO_FANOUT~
rrex_ir[1] => ~NO_FANOUT~
rrex_ir[2] => ~NO_FANOUT~
rrex_ir[3] => ~NO_FANOUT~
rrex_ir[4] => ~NO_FANOUT~
rrex_ir[5] => ~NO_FANOUT~
rrex_ir[6] => Equal45.IN2
rrex_ir[6] => Equal46.IN2
rrex_ir[6] => Equal47.IN2
rrex_ir[6] => Equal48.IN2
rrex_ir[6] => Equal49.IN2
rrex_ir[6] => Equal50.IN2
rrex_ir[6] => Equal51.IN2
rrex_ir[6] => Equal52.IN2
rrex_ir[6] => Equal53.IN2
rrex_ir[6] => Equal54.IN2
rrex_ir[6] => Equal55.IN2
rrex_ir[6] => Equal56.IN2
rrex_ir[7] => Equal45.IN1
rrex_ir[7] => Equal46.IN1
rrex_ir[7] => Equal47.IN1
rrex_ir[7] => Equal48.IN1
rrex_ir[7] => Equal49.IN1
rrex_ir[7] => Equal50.IN1
rrex_ir[7] => Equal51.IN1
rrex_ir[7] => Equal52.IN1
rrex_ir[7] => Equal53.IN1
rrex_ir[7] => Equal54.IN1
rrex_ir[7] => Equal55.IN1
rrex_ir[7] => Equal56.IN1
rrex_ir[8] => Equal45.IN0
rrex_ir[8] => Equal46.IN0
rrex_ir[8] => Equal47.IN0
rrex_ir[8] => Equal48.IN0
rrex_ir[8] => Equal49.IN0
rrex_ir[8] => Equal50.IN0
rrex_ir[8] => Equal51.IN0
rrex_ir[8] => Equal52.IN0
rrex_ir[8] => Equal53.IN0
rrex_ir[8] => Equal54.IN0
rrex_ir[8] => Equal55.IN0
rrex_ir[8] => Equal56.IN0
rrex_ir[9] => Equal8.IN2
rrex_ir[9] => Equal10.IN2
rrex_ir[9] => Equal13.IN2
rrex_ir[9] => Equal15.IN2
rrex_ir[9] => Equal20.IN2
rrex_ir[9] => Equal22.IN2
rrex_ir[9] => Equal25.IN2
rrex_ir[9] => Equal27.IN2
rrex_ir[9] => Equal32.IN2
rrex_ir[9] => Equal34.IN2
rrex_ir[9] => Equal37.IN2
rrex_ir[9] => Equal39.IN2
rrex_ir[10] => Equal8.IN1
rrex_ir[10] => Equal10.IN1
rrex_ir[10] => Equal13.IN1
rrex_ir[10] => Equal15.IN1
rrex_ir[10] => Equal20.IN1
rrex_ir[10] => Equal22.IN1
rrex_ir[10] => Equal25.IN1
rrex_ir[10] => Equal27.IN1
rrex_ir[10] => Equal32.IN1
rrex_ir[10] => Equal34.IN1
rrex_ir[10] => Equal37.IN1
rrex_ir[10] => Equal39.IN1
rrex_ir[11] => Equal8.IN0
rrex_ir[11] => Equal10.IN0
rrex_ir[11] => Equal13.IN0
rrex_ir[11] => Equal15.IN0
rrex_ir[11] => Equal20.IN0
rrex_ir[11] => Equal22.IN0
rrex_ir[11] => Equal25.IN0
rrex_ir[11] => Equal27.IN0
rrex_ir[11] => Equal32.IN0
rrex_ir[11] => Equal34.IN0
rrex_ir[11] => Equal37.IN0
rrex_ir[11] => Equal39.IN0
rrex_ir[12] => Equal1.IN7
rrex_ir[12] => Equal2.IN7
rrex_ir[12] => Equal3.IN7
rrex_ir[12] => Equal4.IN7
rrex_ir[12] => Equal5.IN7
rrex_ir[12] => Equal6.IN7
rrex_ir[12] => Equal7.IN7
rrex_ir[12] => Equal43.IN7
rrex_ir[12] => Equal44.IN7
rrex_ir[13] => Equal1.IN6
rrex_ir[13] => Equal2.IN6
rrex_ir[13] => Equal3.IN6
rrex_ir[13] => Equal4.IN6
rrex_ir[13] => Equal5.IN6
rrex_ir[13] => Equal6.IN6
rrex_ir[13] => Equal7.IN6
rrex_ir[13] => Equal43.IN6
rrex_ir[13] => Equal44.IN6
rrex_ir[14] => Equal1.IN5
rrex_ir[14] => Equal2.IN5
rrex_ir[14] => Equal3.IN5
rrex_ir[14] => Equal4.IN5
rrex_ir[14] => Equal5.IN5
rrex_ir[14] => Equal6.IN5
rrex_ir[14] => Equal7.IN5
rrex_ir[14] => Equal43.IN5
rrex_ir[14] => Equal44.IN5
rrex_ir[15] => Equal1.IN4
rrex_ir[15] => Equal2.IN4
rrex_ir[15] => Equal3.IN4
rrex_ir[15] => Equal4.IN4
rrex_ir[15] => Equal5.IN4
rrex_ir[15] => Equal6.IN4
rrex_ir[15] => Equal7.IN4
rrex_ir[15] => Equal43.IN4
rrex_ir[15] => Equal44.IN4
exmem_ir[0] => ~NO_FANOUT~
exmem_ir[1] => ~NO_FANOUT~
exmem_ir[2] => ~NO_FANOUT~
exmem_ir[3] => Equal37.IN5
exmem_ir[3] => Equal55.IN5
exmem_ir[4] => Equal37.IN4
exmem_ir[4] => Equal55.IN4
exmem_ir[5] => Equal37.IN3
exmem_ir[5] => Equal55.IN3
exmem_ir[6] => Equal39.IN5
exmem_ir[6] => Equal56.IN5
exmem_ir[7] => Equal39.IN4
exmem_ir[7] => Equal56.IN4
exmem_ir[8] => Equal39.IN3
exmem_ir[8] => Equal56.IN3
exmem_ir[9] => Equal8.IN5
exmem_ir[9] => Equal45.IN5
exmem_ir[10] => Equal8.IN4
exmem_ir[10] => Equal45.IN4
exmem_ir[11] => Equal8.IN3
exmem_ir[11] => Equal45.IN3
exmem_ir[12] => Equal0.IN7
exmem_ir[12] => Equal9.IN7
exmem_ir[12] => Equal35.IN7
exmem_ir[12] => Equal36.IN7
exmem_ir[12] => Equal38.IN7
exmem_ir[12] => Equal40.IN7
exmem_ir[12] => Equal41.IN7
exmem_ir[12] => Equal42.IN7
exmem_ir[13] => Equal0.IN6
exmem_ir[13] => Equal9.IN6
exmem_ir[13] => Equal35.IN6
exmem_ir[13] => Equal36.IN6
exmem_ir[13] => Equal38.IN6
exmem_ir[13] => Equal40.IN6
exmem_ir[13] => Equal41.IN6
exmem_ir[13] => Equal42.IN6
exmem_ir[14] => Equal0.IN5
exmem_ir[14] => Equal9.IN5
exmem_ir[14] => Equal35.IN5
exmem_ir[14] => Equal36.IN5
exmem_ir[14] => Equal38.IN5
exmem_ir[14] => Equal40.IN5
exmem_ir[14] => Equal41.IN5
exmem_ir[14] => Equal42.IN5
exmem_ir[15] => Equal0.IN4
exmem_ir[15] => Equal9.IN4
exmem_ir[15] => Equal35.IN4
exmem_ir[15] => Equal36.IN4
exmem_ir[15] => Equal38.IN4
exmem_ir[15] => Equal40.IN4
exmem_ir[15] => Equal41.IN4
exmem_ir[15] => Equal42.IN4
memwb_ir[0] => ~NO_FANOUT~
memwb_ir[1] => ~NO_FANOUT~
memwb_ir[2] => ~NO_FANOUT~
memwb_ir[3] => Equal25.IN5
memwb_ir[3] => Equal51.IN5
memwb_ir[4] => Equal25.IN4
memwb_ir[4] => Equal51.IN4
memwb_ir[5] => Equal25.IN3
memwb_ir[5] => Equal51.IN3
memwb_ir[6] => Equal27.IN5
memwb_ir[6] => Equal52.IN5
memwb_ir[7] => Equal27.IN4
memwb_ir[7] => Equal52.IN4
memwb_ir[8] => Equal27.IN3
memwb_ir[8] => Equal52.IN3
memwb_ir[9] => Equal32.IN5
memwb_ir[9] => Equal53.IN5
memwb_ir[10] => Equal32.IN4
memwb_ir[10] => Equal53.IN4
memwb_ir[11] => Equal32.IN3
memwb_ir[11] => Equal53.IN3
memwb_ir[12] => Equal23.IN7
memwb_ir[12] => Equal24.IN7
memwb_ir[12] => Equal26.IN7
memwb_ir[12] => Equal28.IN7
memwb_ir[12] => Equal29.IN7
memwb_ir[12] => Equal30.IN7
memwb_ir[12] => Equal31.IN7
memwb_ir[12] => Equal33.IN7
memwb_ir[13] => Equal23.IN6
memwb_ir[13] => Equal24.IN6
memwb_ir[13] => Equal26.IN6
memwb_ir[13] => Equal28.IN6
memwb_ir[13] => Equal29.IN6
memwb_ir[13] => Equal30.IN6
memwb_ir[13] => Equal31.IN6
memwb_ir[13] => Equal33.IN6
memwb_ir[14] => Equal23.IN5
memwb_ir[14] => Equal24.IN5
memwb_ir[14] => Equal26.IN5
memwb_ir[14] => Equal28.IN5
memwb_ir[14] => Equal29.IN5
memwb_ir[14] => Equal30.IN5
memwb_ir[14] => Equal31.IN5
memwb_ir[14] => Equal33.IN5
memwb_ir[15] => Equal23.IN4
memwb_ir[15] => Equal24.IN4
memwb_ir[15] => Equal26.IN4
memwb_ir[15] => Equal28.IN4
memwb_ir[15] => Equal29.IN4
memwb_ir[15] => Equal30.IN4
memwb_ir[15] => Equal31.IN4
memwb_ir[15] => Equal33.IN4
wbdone_ir[0] => ~NO_FANOUT~
wbdone_ir[1] => ~NO_FANOUT~
wbdone_ir[2] => ~NO_FANOUT~
wbdone_ir[3] => Equal13.IN5
wbdone_ir[3] => Equal47.IN5
wbdone_ir[4] => Equal13.IN4
wbdone_ir[4] => Equal47.IN4
wbdone_ir[5] => Equal13.IN3
wbdone_ir[5] => Equal47.IN3
wbdone_ir[6] => Equal15.IN5
wbdone_ir[6] => Equal48.IN5
wbdone_ir[7] => Equal15.IN4
wbdone_ir[7] => Equal48.IN4
wbdone_ir[8] => Equal15.IN3
wbdone_ir[8] => Equal48.IN3
wbdone_ir[9] => Equal20.IN5
wbdone_ir[9] => Equal49.IN5
wbdone_ir[10] => Equal20.IN4
wbdone_ir[10] => Equal49.IN4
wbdone_ir[11] => Equal20.IN3
wbdone_ir[11] => Equal49.IN3
wbdone_ir[12] => Equal11.IN7
wbdone_ir[12] => Equal12.IN7
wbdone_ir[12] => Equal14.IN7
wbdone_ir[12] => Equal16.IN7
wbdone_ir[12] => Equal17.IN7
wbdone_ir[12] => Equal18.IN7
wbdone_ir[12] => Equal19.IN7
wbdone_ir[12] => Equal21.IN7
wbdone_ir[13] => Equal11.IN6
wbdone_ir[13] => Equal12.IN6
wbdone_ir[13] => Equal14.IN6
wbdone_ir[13] => Equal16.IN6
wbdone_ir[13] => Equal17.IN6
wbdone_ir[13] => Equal18.IN6
wbdone_ir[13] => Equal19.IN6
wbdone_ir[13] => Equal21.IN6
wbdone_ir[14] => Equal11.IN5
wbdone_ir[14] => Equal12.IN5
wbdone_ir[14] => Equal14.IN5
wbdone_ir[14] => Equal16.IN5
wbdone_ir[14] => Equal17.IN5
wbdone_ir[14] => Equal18.IN5
wbdone_ir[14] => Equal19.IN5
wbdone_ir[14] => Equal21.IN5
wbdone_ir[15] => Equal11.IN4
wbdone_ir[15] => Equal12.IN4
wbdone_ir[15] => Equal14.IN4
wbdone_ir[15] => Equal16.IN4
wbdone_ir[15] => Equal17.IN4
wbdone_ir[15] => Equal18.IN4
wbdone_ir[15] => Equal19.IN4
wbdone_ir[15] => Equal21.IN4
exmem_addr[0] => Equal10.IN5
exmem_addr[0] => Equal46.IN5
exmem_addr[1] => Equal10.IN4
exmem_addr[1] => Equal46.IN4
exmem_addr[2] => Equal10.IN3
exmem_addr[2] => Equal46.IN3
memwb_addr[0] => Equal34.IN5
memwb_addr[0] => Equal54.IN5
memwb_addr[1] => Equal34.IN4
memwb_addr[1] => Equal54.IN4
memwb_addr[2] => Equal34.IN3
memwb_addr[2] => Equal54.IN3
wbdone_addr[0] => Equal22.IN5
wbdone_addr[0] => Equal50.IN5
wbdone_addr[1] => Equal22.IN4
wbdone_addr[1] => Equal50.IN4
wbdone_addr[2] => Equal22.IN3
wbdone_addr[2] => Equal50.IN3
fwd_mux1[0] <= fwd_mux1.DB_MAX_OUTPUT_PORT_TYPE
fwd_mux1[1] <= fwd_mux1.DB_MAX_OUTPUT_PORT_TYPE
fwd_mux1[2] <= fwd_mux1.DB_MAX_OUTPUT_PORT_TYPE
fwd_mux2[0] <= fwd_mux2.DB_MAX_OUTPUT_PORT_TYPE
fwd_mux2[1] <= fwd_mux2.DB_MAX_OUTPUT_PORT_TYPE
fwd_mux2[2] <= fwd_mux2.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block
A[0] => Mux1_8_1:muxg4:0:mx.A
A[1] => Mux1_8_1:muxg4:1:mx.A
A[2] => Mux1_8_1:muxg4:2:mx.A
A[3] => Mux1_8_1:muxg4:3:mx.A
A[4] => Mux1_8_1:muxg4:4:mx.A
A[5] => Mux1_8_1:muxg4:5:mx.A
A[6] => Mux1_8_1:muxg4:6:mx.A
A[7] => Mux1_8_1:muxg4:7:mx.A
A[8] => Mux1_8_1:muxg4:8:mx.A
A[9] => Mux1_8_1:muxg4:9:mx.A
A[10] => Mux1_8_1:muxg4:10:mx.A
A[11] => Mux1_8_1:muxg4:11:mx.A
A[12] => Mux1_8_1:muxg4:12:mx.A
A[13] => Mux1_8_1:muxg4:13:mx.A
A[14] => Mux1_8_1:muxg4:14:mx.A
A[15] => Mux1_8_1:muxg4:15:mx.A
B[0] => Mux1_8_1:muxg4:0:mx.B
B[1] => Mux1_8_1:muxg4:1:mx.B
B[2] => Mux1_8_1:muxg4:2:mx.B
B[3] => Mux1_8_1:muxg4:3:mx.B
B[4] => Mux1_8_1:muxg4:4:mx.B
B[5] => Mux1_8_1:muxg4:5:mx.B
B[6] => Mux1_8_1:muxg4:6:mx.B
B[7] => Mux1_8_1:muxg4:7:mx.B
B[8] => Mux1_8_1:muxg4:8:mx.B
B[9] => Mux1_8_1:muxg4:9:mx.B
B[10] => Mux1_8_1:muxg4:10:mx.B
B[11] => Mux1_8_1:muxg4:11:mx.B
B[12] => Mux1_8_1:muxg4:12:mx.B
B[13] => Mux1_8_1:muxg4:13:mx.B
B[14] => Mux1_8_1:muxg4:14:mx.B
B[15] => Mux1_8_1:muxg4:15:mx.B
C[0] => Mux1_8_1:muxg4:0:mx.C
C[1] => Mux1_8_1:muxg4:1:mx.C
C[2] => Mux1_8_1:muxg4:2:mx.C
C[3] => Mux1_8_1:muxg4:3:mx.C
C[4] => Mux1_8_1:muxg4:4:mx.C
C[5] => Mux1_8_1:muxg4:5:mx.C
C[6] => Mux1_8_1:muxg4:6:mx.C
C[7] => Mux1_8_1:muxg4:7:mx.C
C[8] => Mux1_8_1:muxg4:8:mx.C
C[9] => Mux1_8_1:muxg4:9:mx.C
C[10] => Mux1_8_1:muxg4:10:mx.C
C[11] => Mux1_8_1:muxg4:11:mx.C
C[12] => Mux1_8_1:muxg4:12:mx.C
C[13] => Mux1_8_1:muxg4:13:mx.C
C[14] => Mux1_8_1:muxg4:14:mx.C
C[15] => Mux1_8_1:muxg4:15:mx.C
D[0] => Mux1_8_1:muxg4:0:mx.D
D[1] => Mux1_8_1:muxg4:1:mx.D
D[2] => Mux1_8_1:muxg4:2:mx.D
D[3] => Mux1_8_1:muxg4:3:mx.D
D[4] => Mux1_8_1:muxg4:4:mx.D
D[5] => Mux1_8_1:muxg4:5:mx.D
D[6] => Mux1_8_1:muxg4:6:mx.D
D[7] => Mux1_8_1:muxg4:7:mx.D
D[8] => Mux1_8_1:muxg4:8:mx.D
D[9] => Mux1_8_1:muxg4:9:mx.D
D[10] => Mux1_8_1:muxg4:10:mx.D
D[11] => Mux1_8_1:muxg4:11:mx.D
D[12] => Mux1_8_1:muxg4:12:mx.D
D[13] => Mux1_8_1:muxg4:13:mx.D
D[14] => Mux1_8_1:muxg4:14:mx.D
D[15] => Mux1_8_1:muxg4:15:mx.D
E[0] => Mux1_8_1:muxg4:0:mx.E
E[1] => Mux1_8_1:muxg4:1:mx.E
E[2] => Mux1_8_1:muxg4:2:mx.E
E[3] => Mux1_8_1:muxg4:3:mx.E
E[4] => Mux1_8_1:muxg4:4:mx.E
E[5] => Mux1_8_1:muxg4:5:mx.E
E[6] => Mux1_8_1:muxg4:6:mx.E
E[7] => Mux1_8_1:muxg4:7:mx.E
E[8] => Mux1_8_1:muxg4:8:mx.E
E[9] => Mux1_8_1:muxg4:9:mx.E
E[10] => Mux1_8_1:muxg4:10:mx.E
E[11] => Mux1_8_1:muxg4:11:mx.E
E[12] => Mux1_8_1:muxg4:12:mx.E
E[13] => Mux1_8_1:muxg4:13:mx.E
E[14] => Mux1_8_1:muxg4:14:mx.E
E[15] => Mux1_8_1:muxg4:15:mx.E
F[0] => Mux1_8_1:muxg4:0:mx.F
F[1] => Mux1_8_1:muxg4:1:mx.F
F[2] => Mux1_8_1:muxg4:2:mx.F
F[3] => Mux1_8_1:muxg4:3:mx.F
F[4] => Mux1_8_1:muxg4:4:mx.F
F[5] => Mux1_8_1:muxg4:5:mx.F
F[6] => Mux1_8_1:muxg4:6:mx.F
F[7] => Mux1_8_1:muxg4:7:mx.F
F[8] => Mux1_8_1:muxg4:8:mx.F
F[9] => Mux1_8_1:muxg4:9:mx.F
F[10] => Mux1_8_1:muxg4:10:mx.F
F[11] => Mux1_8_1:muxg4:11:mx.F
F[12] => Mux1_8_1:muxg4:12:mx.F
F[13] => Mux1_8_1:muxg4:13:mx.F
F[14] => Mux1_8_1:muxg4:14:mx.F
F[15] => Mux1_8_1:muxg4:15:mx.F
G[0] => Mux1_8_1:muxg4:0:mx.G
G[1] => Mux1_8_1:muxg4:1:mx.G
G[2] => Mux1_8_1:muxg4:2:mx.G
G[3] => Mux1_8_1:muxg4:3:mx.G
G[4] => Mux1_8_1:muxg4:4:mx.G
G[5] => Mux1_8_1:muxg4:5:mx.G
G[6] => Mux1_8_1:muxg4:6:mx.G
G[7] => Mux1_8_1:muxg4:7:mx.G
G[8] => Mux1_8_1:muxg4:8:mx.G
G[9] => Mux1_8_1:muxg4:9:mx.G
G[10] => Mux1_8_1:muxg4:10:mx.G
G[11] => Mux1_8_1:muxg4:11:mx.G
G[12] => Mux1_8_1:muxg4:12:mx.G
G[13] => Mux1_8_1:muxg4:13:mx.G
G[14] => Mux1_8_1:muxg4:14:mx.G
G[15] => Mux1_8_1:muxg4:15:mx.G
H[0] => Mux1_8_1:muxg4:0:mx.H
H[1] => Mux1_8_1:muxg4:1:mx.H
H[2] => Mux1_8_1:muxg4:2:mx.H
H[3] => Mux1_8_1:muxg4:3:mx.H
H[4] => Mux1_8_1:muxg4:4:mx.H
H[5] => Mux1_8_1:muxg4:5:mx.H
H[6] => Mux1_8_1:muxg4:6:mx.H
H[7] => Mux1_8_1:muxg4:7:mx.H
H[8] => Mux1_8_1:muxg4:8:mx.H
H[9] => Mux1_8_1:muxg4:9:mx.H
H[10] => Mux1_8_1:muxg4:10:mx.H
H[11] => Mux1_8_1:muxg4:11:mx.H
H[12] => Mux1_8_1:muxg4:12:mx.H
H[13] => Mux1_8_1:muxg4:13:mx.H
H[14] => Mux1_8_1:muxg4:14:mx.H
H[15] => Mux1_8_1:muxg4:15:mx.H
S2 => Mux1_8_1:muxg4:15:mx.S2
S2 => Mux1_8_1:muxg4:14:mx.S2
S2 => Mux1_8_1:muxg4:13:mx.S2
S2 => Mux1_8_1:muxg4:12:mx.S2
S2 => Mux1_8_1:muxg4:11:mx.S2
S2 => Mux1_8_1:muxg4:10:mx.S2
S2 => Mux1_8_1:muxg4:9:mx.S2
S2 => Mux1_8_1:muxg4:8:mx.S2
S2 => Mux1_8_1:muxg4:7:mx.S2
S2 => Mux1_8_1:muxg4:6:mx.S2
S2 => Mux1_8_1:muxg4:5:mx.S2
S2 => Mux1_8_1:muxg4:4:mx.S2
S2 => Mux1_8_1:muxg4:3:mx.S2
S2 => Mux1_8_1:muxg4:2:mx.S2
S2 => Mux1_8_1:muxg4:1:mx.S2
S2 => Mux1_8_1:muxg4:0:mx.S2
S1 => Mux1_8_1:muxg4:15:mx.S1
S1 => Mux1_8_1:muxg4:14:mx.S1
S1 => Mux1_8_1:muxg4:13:mx.S1
S1 => Mux1_8_1:muxg4:12:mx.S1
S1 => Mux1_8_1:muxg4:11:mx.S1
S1 => Mux1_8_1:muxg4:10:mx.S1
S1 => Mux1_8_1:muxg4:9:mx.S1
S1 => Mux1_8_1:muxg4:8:mx.S1
S1 => Mux1_8_1:muxg4:7:mx.S1
S1 => Mux1_8_1:muxg4:6:mx.S1
S1 => Mux1_8_1:muxg4:5:mx.S1
S1 => Mux1_8_1:muxg4:4:mx.S1
S1 => Mux1_8_1:muxg4:3:mx.S1
S1 => Mux1_8_1:muxg4:2:mx.S1
S1 => Mux1_8_1:muxg4:1:mx.S1
S1 => Mux1_8_1:muxg4:0:mx.S1
S0 => Mux1_8_1:muxg4:15:mx.S0
S0 => Mux1_8_1:muxg4:14:mx.S0
S0 => Mux1_8_1:muxg4:13:mx.S0
S0 => Mux1_8_1:muxg4:12:mx.S0
S0 => Mux1_8_1:muxg4:11:mx.S0
S0 => Mux1_8_1:muxg4:10:mx.S0
S0 => Mux1_8_1:muxg4:9:mx.S0
S0 => Mux1_8_1:muxg4:8:mx.S0
S0 => Mux1_8_1:muxg4:7:mx.S0
S0 => Mux1_8_1:muxg4:6:mx.S0
S0 => Mux1_8_1:muxg4:5:mx.S0
S0 => Mux1_8_1:muxg4:4:mx.S0
S0 => Mux1_8_1:muxg4:3:mx.S0
S0 => Mux1_8_1:muxg4:2:mx.S0
S0 => Mux1_8_1:muxg4:1:mx.S0
S0 => Mux1_8_1:muxg4:0:mx.S0
y[0] <= Mux1_8_1:muxg4:0:mx.y
y[1] <= Mux1_8_1:muxg4:1:mx.y
y[2] <= Mux1_8_1:muxg4:2:mx.y
y[3] <= Mux1_8_1:muxg4:3:mx.y
y[4] <= Mux1_8_1:muxg4:4:mx.y
y[5] <= Mux1_8_1:muxg4:5:mx.y
y[6] <= Mux1_8_1:muxg4:6:mx.y
y[7] <= Mux1_8_1:muxg4:7:mx.y
y[8] <= Mux1_8_1:muxg4:8:mx.y
y[9] <= Mux1_8_1:muxg4:9:mx.y
y[10] <= Mux1_8_1:muxg4:10:mx.y
y[11] <= Mux1_8_1:muxg4:11:mx.y
y[12] <= Mux1_8_1:muxg4:12:mx.y
y[13] <= Mux1_8_1:muxg4:13:mx.y
y[14] <= Mux1_8_1:muxg4:14:mx.y
y[15] <= Mux1_8_1:muxg4:15:mx.y


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux1_block|Mux1_8_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block
A[0] => Mux1_8_1:muxg4:0:mx.A
A[1] => Mux1_8_1:muxg4:1:mx.A
A[2] => Mux1_8_1:muxg4:2:mx.A
A[3] => Mux1_8_1:muxg4:3:mx.A
A[4] => Mux1_8_1:muxg4:4:mx.A
A[5] => Mux1_8_1:muxg4:5:mx.A
A[6] => Mux1_8_1:muxg4:6:mx.A
A[7] => Mux1_8_1:muxg4:7:mx.A
A[8] => Mux1_8_1:muxg4:8:mx.A
A[9] => Mux1_8_1:muxg4:9:mx.A
A[10] => Mux1_8_1:muxg4:10:mx.A
A[11] => Mux1_8_1:muxg4:11:mx.A
A[12] => Mux1_8_1:muxg4:12:mx.A
A[13] => Mux1_8_1:muxg4:13:mx.A
A[14] => Mux1_8_1:muxg4:14:mx.A
A[15] => Mux1_8_1:muxg4:15:mx.A
B[0] => Mux1_8_1:muxg4:0:mx.B
B[1] => Mux1_8_1:muxg4:1:mx.B
B[2] => Mux1_8_1:muxg4:2:mx.B
B[3] => Mux1_8_1:muxg4:3:mx.B
B[4] => Mux1_8_1:muxg4:4:mx.B
B[5] => Mux1_8_1:muxg4:5:mx.B
B[6] => Mux1_8_1:muxg4:6:mx.B
B[7] => Mux1_8_1:muxg4:7:mx.B
B[8] => Mux1_8_1:muxg4:8:mx.B
B[9] => Mux1_8_1:muxg4:9:mx.B
B[10] => Mux1_8_1:muxg4:10:mx.B
B[11] => Mux1_8_1:muxg4:11:mx.B
B[12] => Mux1_8_1:muxg4:12:mx.B
B[13] => Mux1_8_1:muxg4:13:mx.B
B[14] => Mux1_8_1:muxg4:14:mx.B
B[15] => Mux1_8_1:muxg4:15:mx.B
C[0] => Mux1_8_1:muxg4:0:mx.C
C[1] => Mux1_8_1:muxg4:1:mx.C
C[2] => Mux1_8_1:muxg4:2:mx.C
C[3] => Mux1_8_1:muxg4:3:mx.C
C[4] => Mux1_8_1:muxg4:4:mx.C
C[5] => Mux1_8_1:muxg4:5:mx.C
C[6] => Mux1_8_1:muxg4:6:mx.C
C[7] => Mux1_8_1:muxg4:7:mx.C
C[8] => Mux1_8_1:muxg4:8:mx.C
C[9] => Mux1_8_1:muxg4:9:mx.C
C[10] => Mux1_8_1:muxg4:10:mx.C
C[11] => Mux1_8_1:muxg4:11:mx.C
C[12] => Mux1_8_1:muxg4:12:mx.C
C[13] => Mux1_8_1:muxg4:13:mx.C
C[14] => Mux1_8_1:muxg4:14:mx.C
C[15] => Mux1_8_1:muxg4:15:mx.C
D[0] => Mux1_8_1:muxg4:0:mx.D
D[1] => Mux1_8_1:muxg4:1:mx.D
D[2] => Mux1_8_1:muxg4:2:mx.D
D[3] => Mux1_8_1:muxg4:3:mx.D
D[4] => Mux1_8_1:muxg4:4:mx.D
D[5] => Mux1_8_1:muxg4:5:mx.D
D[6] => Mux1_8_1:muxg4:6:mx.D
D[7] => Mux1_8_1:muxg4:7:mx.D
D[8] => Mux1_8_1:muxg4:8:mx.D
D[9] => Mux1_8_1:muxg4:9:mx.D
D[10] => Mux1_8_1:muxg4:10:mx.D
D[11] => Mux1_8_1:muxg4:11:mx.D
D[12] => Mux1_8_1:muxg4:12:mx.D
D[13] => Mux1_8_1:muxg4:13:mx.D
D[14] => Mux1_8_1:muxg4:14:mx.D
D[15] => Mux1_8_1:muxg4:15:mx.D
E[0] => Mux1_8_1:muxg4:0:mx.E
E[1] => Mux1_8_1:muxg4:1:mx.E
E[2] => Mux1_8_1:muxg4:2:mx.E
E[3] => Mux1_8_1:muxg4:3:mx.E
E[4] => Mux1_8_1:muxg4:4:mx.E
E[5] => Mux1_8_1:muxg4:5:mx.E
E[6] => Mux1_8_1:muxg4:6:mx.E
E[7] => Mux1_8_1:muxg4:7:mx.E
E[8] => Mux1_8_1:muxg4:8:mx.E
E[9] => Mux1_8_1:muxg4:9:mx.E
E[10] => Mux1_8_1:muxg4:10:mx.E
E[11] => Mux1_8_1:muxg4:11:mx.E
E[12] => Mux1_8_1:muxg4:12:mx.E
E[13] => Mux1_8_1:muxg4:13:mx.E
E[14] => Mux1_8_1:muxg4:14:mx.E
E[15] => Mux1_8_1:muxg4:15:mx.E
F[0] => Mux1_8_1:muxg4:0:mx.F
F[1] => Mux1_8_1:muxg4:1:mx.F
F[2] => Mux1_8_1:muxg4:2:mx.F
F[3] => Mux1_8_1:muxg4:3:mx.F
F[4] => Mux1_8_1:muxg4:4:mx.F
F[5] => Mux1_8_1:muxg4:5:mx.F
F[6] => Mux1_8_1:muxg4:6:mx.F
F[7] => Mux1_8_1:muxg4:7:mx.F
F[8] => Mux1_8_1:muxg4:8:mx.F
F[9] => Mux1_8_1:muxg4:9:mx.F
F[10] => Mux1_8_1:muxg4:10:mx.F
F[11] => Mux1_8_1:muxg4:11:mx.F
F[12] => Mux1_8_1:muxg4:12:mx.F
F[13] => Mux1_8_1:muxg4:13:mx.F
F[14] => Mux1_8_1:muxg4:14:mx.F
F[15] => Mux1_8_1:muxg4:15:mx.F
G[0] => Mux1_8_1:muxg4:0:mx.G
G[1] => Mux1_8_1:muxg4:1:mx.G
G[2] => Mux1_8_1:muxg4:2:mx.G
G[3] => Mux1_8_1:muxg4:3:mx.G
G[4] => Mux1_8_1:muxg4:4:mx.G
G[5] => Mux1_8_1:muxg4:5:mx.G
G[6] => Mux1_8_1:muxg4:6:mx.G
G[7] => Mux1_8_1:muxg4:7:mx.G
G[8] => Mux1_8_1:muxg4:8:mx.G
G[9] => Mux1_8_1:muxg4:9:mx.G
G[10] => Mux1_8_1:muxg4:10:mx.G
G[11] => Mux1_8_1:muxg4:11:mx.G
G[12] => Mux1_8_1:muxg4:12:mx.G
G[13] => Mux1_8_1:muxg4:13:mx.G
G[14] => Mux1_8_1:muxg4:14:mx.G
G[15] => Mux1_8_1:muxg4:15:mx.G
H[0] => Mux1_8_1:muxg4:0:mx.H
H[1] => Mux1_8_1:muxg4:1:mx.H
H[2] => Mux1_8_1:muxg4:2:mx.H
H[3] => Mux1_8_1:muxg4:3:mx.H
H[4] => Mux1_8_1:muxg4:4:mx.H
H[5] => Mux1_8_1:muxg4:5:mx.H
H[6] => Mux1_8_1:muxg4:6:mx.H
H[7] => Mux1_8_1:muxg4:7:mx.H
H[8] => Mux1_8_1:muxg4:8:mx.H
H[9] => Mux1_8_1:muxg4:9:mx.H
H[10] => Mux1_8_1:muxg4:10:mx.H
H[11] => Mux1_8_1:muxg4:11:mx.H
H[12] => Mux1_8_1:muxg4:12:mx.H
H[13] => Mux1_8_1:muxg4:13:mx.H
H[14] => Mux1_8_1:muxg4:14:mx.H
H[15] => Mux1_8_1:muxg4:15:mx.H
S2 => Mux1_8_1:muxg4:15:mx.S2
S2 => Mux1_8_1:muxg4:14:mx.S2
S2 => Mux1_8_1:muxg4:13:mx.S2
S2 => Mux1_8_1:muxg4:12:mx.S2
S2 => Mux1_8_1:muxg4:11:mx.S2
S2 => Mux1_8_1:muxg4:10:mx.S2
S2 => Mux1_8_1:muxg4:9:mx.S2
S2 => Mux1_8_1:muxg4:8:mx.S2
S2 => Mux1_8_1:muxg4:7:mx.S2
S2 => Mux1_8_1:muxg4:6:mx.S2
S2 => Mux1_8_1:muxg4:5:mx.S2
S2 => Mux1_8_1:muxg4:4:mx.S2
S2 => Mux1_8_1:muxg4:3:mx.S2
S2 => Mux1_8_1:muxg4:2:mx.S2
S2 => Mux1_8_1:muxg4:1:mx.S2
S2 => Mux1_8_1:muxg4:0:mx.S2
S1 => Mux1_8_1:muxg4:15:mx.S1
S1 => Mux1_8_1:muxg4:14:mx.S1
S1 => Mux1_8_1:muxg4:13:mx.S1
S1 => Mux1_8_1:muxg4:12:mx.S1
S1 => Mux1_8_1:muxg4:11:mx.S1
S1 => Mux1_8_1:muxg4:10:mx.S1
S1 => Mux1_8_1:muxg4:9:mx.S1
S1 => Mux1_8_1:muxg4:8:mx.S1
S1 => Mux1_8_1:muxg4:7:mx.S1
S1 => Mux1_8_1:muxg4:6:mx.S1
S1 => Mux1_8_1:muxg4:5:mx.S1
S1 => Mux1_8_1:muxg4:4:mx.S1
S1 => Mux1_8_1:muxg4:3:mx.S1
S1 => Mux1_8_1:muxg4:2:mx.S1
S1 => Mux1_8_1:muxg4:1:mx.S1
S1 => Mux1_8_1:muxg4:0:mx.S1
S0 => Mux1_8_1:muxg4:15:mx.S0
S0 => Mux1_8_1:muxg4:14:mx.S0
S0 => Mux1_8_1:muxg4:13:mx.S0
S0 => Mux1_8_1:muxg4:12:mx.S0
S0 => Mux1_8_1:muxg4:11:mx.S0
S0 => Mux1_8_1:muxg4:10:mx.S0
S0 => Mux1_8_1:muxg4:9:mx.S0
S0 => Mux1_8_1:muxg4:8:mx.S0
S0 => Mux1_8_1:muxg4:7:mx.S0
S0 => Mux1_8_1:muxg4:6:mx.S0
S0 => Mux1_8_1:muxg4:5:mx.S0
S0 => Mux1_8_1:muxg4:4:mx.S0
S0 => Mux1_8_1:muxg4:3:mx.S0
S0 => Mux1_8_1:muxg4:2:mx.S0
S0 => Mux1_8_1:muxg4:1:mx.S0
S0 => Mux1_8_1:muxg4:0:mx.S0
y[0] <= Mux1_8_1:muxg4:0:mx.y
y[1] <= Mux1_8_1:muxg4:1:mx.y
y[2] <= Mux1_8_1:muxg4:2:mx.y
y[3] <= Mux1_8_1:muxg4:3:mx.y
y[4] <= Mux1_8_1:muxg4:4:mx.y
y[5] <= Mux1_8_1:muxg4:5:mx.y
y[6] <= Mux1_8_1:muxg4:6:mx.y
y[7] <= Mux1_8_1:muxg4:7:mx.y
y[8] <= Mux1_8_1:muxg4:8:mx.y
y[9] <= Mux1_8_1:muxg4:9:mx.y
y[10] <= Mux1_8_1:muxg4:10:mx.y
y[11] <= Mux1_8_1:muxg4:11:mx.y
y[12] <= Mux1_8_1:muxg4:12:mx.y
y[13] <= Mux1_8_1:muxg4:13:mx.y
y[14] <= Mux1_8_1:muxg4:14:mx.y
y[15] <= Mux1_8_1:muxg4:15:mx.y


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:15:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:14:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:13:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:12:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:11:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:10:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:9:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:8:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:7:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:6:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:5:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:4:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:3:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:2:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:1:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|IITB_proc|Mux16_8_1:fwd_mux2_block|Mux1_8_1:\muxg4:0:mx
A => y.IN0
B => y.IN0
C => y.IN0
D => y.IN0
E => y.IN0
F => y.IN0
G => y.IN0
H => y.IN0
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S2 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S1 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
S0 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


