#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 17 14:20:09 2018
# Process ID: 10136
# Current directory: C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/system_wrapper.vds
# Journal file: C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/embedded/2018_2_microblz'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/xup/embedded/2018_2_microblz' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 474.070 ; gain = 150.227
Command: synth_design -top system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 614.535 ; gain = 140.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3271]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21920]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' (8#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18172]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18449]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12641]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:14982]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16034]
WARNING: [Synth 8-6014] Unused sequential element axi_arsize_pipe_max_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12181]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_0' (14#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_axi_bram_ctrl_0_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (23#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'system_axi_bram_ctrl_0_bram_0' requires 8 connections, but only 7 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3637]
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3658' bound to instance 'U0' of component 'axi_intc' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3776]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -2 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -2 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3703]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3704]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -2 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -2 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:752]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:2858]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ivr_out_reg' in module 'intc_core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:1899]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (24#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (25#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (26#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (27#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (28#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (29#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3776]
INFO: [Synth 8-256] done synthesizing module 'system_axi_intc_0_0' (30#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (32#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (33#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (34#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (35#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'TCSR1_CE_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Count_Down_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1117]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Load_Load_Reg_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1142]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (36#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1904]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (37#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (38#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (39#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer' of module 'system_axi_timer_0_0' requires 26 connections, but only 23 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3667]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2198]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2147]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2148]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (40#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (41#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (42#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (43#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (44#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (45#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (46#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (47#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (48#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2198]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (49#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3691]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (49#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (49#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (49#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (49#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (50#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (51#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_1' (52#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_4' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_4_clk_wiz' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (53#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (55#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_4_clk_wiz' (56#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_4' (57#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_1' of module 'system_clk_wiz_1_4' requires 4 connections, but only 3 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3734]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3738]
INFO: [Synth 8-6157] synthesizing module 'system_ila_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (65#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (66#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (76#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (79#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity system_ila_0_0 does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:98]
INFO: [Synth 8-6155] done synthesizing module 'system_ila_0_0' (101#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'system_led_ip_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0.v:4]
	Parameter LED_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0_S_AXI' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:4]
	Parameter LED_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'lab3_user_logic' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/src/lab3_user_logic.v:6]
	Parameter LED_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lab3_user_logic' (102#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/src/lab3_user_logic.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'axi_awaddr' does not match port width (3) of module 'lab3_user_logic' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:407]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0_S_AXI' (103#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0' (104#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_led_ip_0_0' (105#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_math_ip_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_math_ip_0_0/synth/system_math_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'math_ip' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0fff/math_ip.srcs/sources_1/imports/lab2/math_ip.v:72]
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter ADDR_MSB bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lab2_user_logic' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0fff/math_ip.srcs/sources_1/imports/lab2/lab2_user_logic.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lab2_user_logic' (106#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0fff/math_ip.srcs/sources_1/imports/lab2/lab2_user_logic.vhd:30]
WARNING: [Synth 8-689] width (32) of port connection 'ain' does not match port width (8) of module 'lab2_user_logic' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0fff/math_ip.srcs/sources_1/imports/lab2/math_ip.v:562]
WARNING: [Synth 8-689] width (32) of port connection 'bin' does not match port width (8) of module 'lab2_user_logic' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0fff/math_ip.srcs/sources_1/imports/lab2/math_ip.v:563]
INFO: [Synth 8-6155] done synthesizing module 'math_ip' (107#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0fff/math_ip.srcs/sources_1/imports/lab2/math_ip.v:72]
INFO: [Synth 8-6155] done synthesizing module 'system_math_ip_0_0' (108#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_math_ip_0_0/synth/system_math_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:12404' bound to instance 'U0' of component 'MDM' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:1652]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:14056]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15628]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (109#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15827]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (110#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:5431' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15911]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:6668]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:10026]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3118]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3473]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (111#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3483]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (112#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3629]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E' (113#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized0' (113#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3715]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized1' (113#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized2' (113#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3891]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3819]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (114#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3118]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (115#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:6668]
INFO: [Synth 8-256] done synthesizing module 'MDM' (116#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:14056]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (117#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 18 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 18 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:958]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (184#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 126 connections, but only 125 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3801]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:4278]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (185#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (186#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (187#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (188#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (189#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (190#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (190#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (191#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (192#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (193#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (193#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (193#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (194#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (195#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (195#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (195#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (195#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (196#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (197#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (198#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (199#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (200#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (201#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:235]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (202#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (203#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_1' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:515]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (204#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (205#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_2' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:795]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (206#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_3' (207#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (208#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_E2VWV5' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_E2VWV5' (209#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_17ILSXC' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1372]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_4' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_4' (210#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_4' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1595]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_17ILSXC' (211#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1372]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1E95TTU' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1652]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_5' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_5' (212#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_5' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1875]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1E95TTU' (213#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1652]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_7MB6C3' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1932]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_6' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_6/synth/system_auto_pc_6.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_6' (214#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_6/synth/system_auto_pc_6.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_6' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2155]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_7MB6C3' (215#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:1932]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2446]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_7' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_7/synth/system_auto_pc_7.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' (215#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_7' (216#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_7/synth/system_auto_pc_7.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_7' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2669]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (217#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2446]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZCOGIU' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2726]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZCOGIU' (218#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2726]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_O1CEHG' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2998]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_O1CEHG' (219#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2998]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110100000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (220#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (221#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' (222#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (223#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (223#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' (224#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 65 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (224#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:276]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' (225#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter' (226#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' (226#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (226#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (226#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' (226#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (226#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' (227#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' (228#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (229#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (230#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:4278]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2212]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (231#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (232#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (233#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (234#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:164]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (235#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (236#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (237#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2358]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (238#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (239#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2404]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (242#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2429]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (243#1) [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:2212]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/synth/system_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (244#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (244#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (245#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (246#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (247#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (248#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (249#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/synth/system_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:4219]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (249#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (249#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (249#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (250#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:4250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/synth/system_system_ila_0_0.v:281]
	Parameter C_NUM_MONITOR_SLOTS bound to: 1 - type: integer 
	Parameter C_MUX_LEVEL bound to: 1 - type: integer 
	Parameter C_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SYNC_EN bound to: 1'b0 
	Parameter C_SLOT_0_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_0_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_1_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_2_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_3_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_4_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_5_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_6_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_7_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_8_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_9_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_10_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_11_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_12_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_13_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_14_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_15_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_1_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_2_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_3_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_4_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_5_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_6_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_7_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_8_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_9_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_10_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_11_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_12_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_13_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_14_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_15_MON_MODE bound to: RT - type: string 
	Parameter C_MUX_0_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 0 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_SLOT_0_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_0_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_0_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_1_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_4_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_5_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_6_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_7_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_8_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_8_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_9_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_9_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_10_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_10_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_11_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_11_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_12_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_12_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_13_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_13_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_14_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_14_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_15_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_15_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_GIGAMUX bound to: 1'b0 
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2074]
WARNING: [Synth 8-3848] Net probe_out90 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2075]
WARNING: [Synth 8-3848] Net probe_out91 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2076]
WARNING: [Synth 8-3848] Net probe_out92 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2077]
WARNING: [Synth 8-3848] Net probe_out93 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2078]
WARNING: [Synth 8-3848] Net probe_out94 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2079]
WARNING: [Synth 8-3848] Net probe_out95 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2080]
WARNING: [Synth 8-3848] Net probe_out96 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2081]
WARNING: [Synth 8-3848] Net probe_out97 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2082]
WARNING: [Synth 8-3848] Net probe_out98 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2083]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_d5b8_g_inst_0_gigantic_mux' (252#1) [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:63]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:156]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_aw'. This will prevent further optimization [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:178]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_w'. This will prevent further optimization [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:190]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_b'. This will prevent further optimization [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:182]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_ar'. This will prevent further optimization [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:174]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_r'. This will prevent further optimization [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:186]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_0_axi_periph'. This will prevent further optimization [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3927]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:4250]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'math_ip_0'. This will prevent further optimization [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3764]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:4270]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'led_ip'. This will prevent further optimization [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3741]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/synth/system.v:3738]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_rst
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Read
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[15]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[14]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[13]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[12]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[11]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[10]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[9]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Bus_Data_in[8]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one__parameterized0 has unconnected port Internal_cnt_rst
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_rst
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Read
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[15]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[14]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[13]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[12]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[11]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[10]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[9]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[8]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[7]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[6]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[5]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[4]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[3]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[2]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[1]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Internal_cnt_rst
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in1[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in2[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in3[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in4[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in5[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in6[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in7[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in8[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in9[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in10[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in11[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in12[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in13[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in14[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in15[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in16[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in17[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in18[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in19[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in20[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in21[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in22[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in23[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in24[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in25[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in26[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in27[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in28[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in29[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in30[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in31[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in32[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in33[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in34[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in35[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in36[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in37[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in38[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in39[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in40[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in41[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in42[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in43[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in44[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in45[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in46[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in47[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in48[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in49[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in50[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in51[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in52[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in53[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in54[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in55[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in56[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in57[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in58[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in59[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in60[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in61[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in62[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in63[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in64[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in65[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in66[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in67[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in68[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in69[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in70[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in71[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:21 ; elapsed = 00:06:49 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3239]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/synth/system_vio_0_0.v:866]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:23 ; elapsed = 00:06:52 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:23 ; elapsed = 00:06:52 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/ila_0/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/ila_0/inst'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0.xdc] for cell 'system_i/vio_0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0.xdc] for cell 'system_i/vio_0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3P_T0_DQS_AD1P_15' is not supported in the xdc constraint file. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'buttons[0]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[1]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[2]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[3]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[4]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[8]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[9]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[10]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[11]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[12]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[13]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[14]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[15]'. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 801 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  CFGLUT5 => SRLC32E: 22 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 164 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 35 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 147 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1468.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:03 ; elapsed = 00:07:37 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:03 ; elapsed = 00:07:37 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/ila_0/inst. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 212).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/ila_lib/inst. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 225).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/switches. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/buttons. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/led_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/math_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/g_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_0_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_0_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_0_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_0_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_0_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1/inst. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 132).
Applied set_property DONT_TOUCH = true for system_i/mdm_1/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 169).
Applied set_property DONT_TOUCH = true for system_i/switches/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 179).
Applied set_property DONT_TOUCH = true for system_i/buttons/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for system_i/axi_timer/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 199).
Applied set_property DONT_TOUCH = true for system_i/axi_intc/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/dont_touch.xdc, line 204).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:04 ; elapsed = 00:07:37 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
WARNING: [Synth 8-6014] Unused sequential element gen_axi.s_axi_rvalid_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_18_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FE922A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEC84300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEA24700'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_18_decerr_slave'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEC37E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEC0A800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEBD9B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEBA2000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEB7E400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEB4C100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEB1E000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEB06A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEACEF00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEAABE00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEA95300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1FD1FEA5A100'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:21 ; elapsed = 00:07:58 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |system_clk_wiz_1_4_clk_wiz__GC0 |           1|         4|
|2     |system__GCB0                    |           1|     36852|
|3     |system__GCB1                    |           1|      9745|
|4     |system_system_ila_0_0           |           1|     12602|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 56    
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 38    
	   2 Input      4 Bit       Adders := 57    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 32    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 46    
	   2 Input      1 Bit         XORs := 137   
+---Registers : 
	             4096 Bit    Registers := 1     
	             1024 Bit    Registers := 4     
	              128 Bit    Registers := 3     
	              112 Bit    Registers := 1     
	              100 Bit    Registers := 9     
	               65 Bit    Registers := 1     
	               62 Bit    Registers := 28    
	               36 Bit    Registers := 16    
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 44    
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 229   
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 42    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 26    
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 56    
	                4 Bit    Registers := 91    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 146   
	                1 Bit    Registers := 1110  
+---Muxes : 
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     62 Bit        Muxes := 28    
	   2 Input     36 Bit        Muxes := 16    
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 86    
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 51    
	  32 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 18    
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 43    
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 6     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 35    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 14    
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 55    
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 226   
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 46    
	  10 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 130   
	   4 Input      2 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1018  
	   3 Input      1 Bit        Muxes := 48    
	   9 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gigantic_mux_v1_0_1_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_7_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              112 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_7_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    100 Bit        Muxes := 1     
Module ila_v6_2_7_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_v4_0_14_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 46    
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pselect_f__parameterized25__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lab3_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module led_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 97    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 56    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized8__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized8__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized8__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized8__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module carry_equal__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_equal__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_equal__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_equal 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module barrel_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
Module comparator__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module cache_valid_bit_detect__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_18_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_crossbar_v2_1_18_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_v8_4_1_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__parameterized25__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module vio_v3_0_19_probe_in_one 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module vio_v3_0_19_probe_out_one 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_19_probe_out_one__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_19_probe_out_one__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_19_probe_out_all 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module vio_v3_0_19_probe_width 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_xsdbs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_19_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module vio_v3_0_19_vio 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module lab2_user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module math_ip 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module xsdbs_v1_0_2_xsdbs__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized11__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized12__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized26__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized27__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized28__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized29__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized30__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized31__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized32__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized34__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized35__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized36__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized37__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_7_ila_reset_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_sample_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_window_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_cap_ctrl_legacy__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_7_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 11    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_7_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17415]
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11961]
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
INFO: [Synth 8-5546] ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/rd_en_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.clear_overrun_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab6/lab6.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3900]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[13]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[12]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[11]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[10]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[9]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[8]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[7]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[6]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[5]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[4]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[3]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[2]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[1]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[0]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff8_reg[12]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff8_reg[8]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1023]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1022]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1021]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1020]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1019]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1018]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1017]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1016]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1015]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1014]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1013]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1012]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1011]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1010]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1009]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1008]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1007]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1006]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1005]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1004]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1003]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1002]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1001]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1000]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[999]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[998]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[997]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[996]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[995]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[994]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[993]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[992]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[991]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[990]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[989]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[988]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[987]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[986]) is unused and will be removed from module ila_v6_2_7_ila_register__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_intc/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/led_ip/\inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/led_ip/\inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:15 ; elapsed = 00:08:55 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |system_clk_wiz_1_4_clk_wiz__GC0 |           1|         4|
|2     |system__GCB0                    |           1|     22076|
|3     |system__GCB1                    |           1|      4983|
|4     |system_system_ila_0_0           |           1|      7354|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:39 ; elapsed = 00:09:21 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:47 ; elapsed = 00:09:30 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |system_clk_wiz_1_4_clk_wiz__GC0 |           1|         4|
|2     |system__GCB0                    |           1|     22076|
|3     |system__GCB1                    |           1|      4983|
|4     |system_system_ila_0_0           |           1|      7354|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:57 ; elapsed = 00:09:40 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:59 ; elapsed = 00:09:42 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:59 ; elapsed = 00:09:42 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:02 ; elapsed = 00:09:45 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:02 ; elapsed = 00:09:46 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:03 ; elapsed = 00:09:46 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:03 ; elapsed = 00:09:47 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_7_ila     | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                              | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila     | ila_core_inst/shifted_data_in_reg[8][99]                                                                                               | 9      | 116   | NO           | NO                 | YES               | 116    | 0       | 
|ila_v6_2_7_ila     | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                       | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila     | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15]                     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[3]                                 | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[3]                                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[31]                                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[31]                                | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     4|
|3     |CARRY4     |   203|
|4     |CFGLUT5    |   154|
|5     |DSP48E1    |     1|
|6     |DSP48E1_1  |     1|
|7     |DSP48E1_2  |     1|
|8     |LUT1       |   137|
|9     |LUT2       |   535|
|10    |LUT3       |  2045|
|11    |LUT4       |  1561|
|12    |LUT5       |  1410|
|13    |LUT6       |  2565|
|14    |LUT6_2     |   129|
|15    |MMCME2_ADV |     1|
|16    |MULT_AND   |     2|
|17    |MUXCY      |    64|
|18    |MUXCY_L    |   141|
|19    |MUXF7      |    87|
|20    |MUXF8      |    21|
|21    |RAM32X1D   |    64|
|22    |RAMB18E1   |     1|
|23    |RAMB36E1   |     3|
|24    |RAMB36E1_1 |     2|
|25    |RAMB36E1_2 |     4|
|26    |RAMB36E1_3 |     4|
|27    |SRL16      |     1|
|28    |SRL16E     |   377|
|29    |SRLC16E    |    12|
|30    |SRLC32E    |   279|
|31    |XORCY      |    67|
|32    |FD         |    32|
|33    |FDCE       |   243|
|34    |FDC_1      |     1|
|35    |FDE        |    64|
|36    |FDPE       |     7|
|37    |FDR        |   109|
|38    |FDRE       |  9275|
|39    |FDRE_1     |     1|
|40    |FDS        |     5|
|41    |FDSE       |   425|
|42    |IBUF       |    24|
|43    |OBUF       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                                       |Module                                                             |Cells |
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                            |                                                                   | 20080|
|2     |  system_i                                                                                     |system                                                             | 20040|
|3     |    clk_wiz_1                                                                                  |system_clk_wiz_1_4                                                 |     5|
|4     |      inst                                                                                     |system_clk_wiz_1_4_clk_wiz                                         |     5|
|5     |    system_ila_0                                                                               |system_system_ila_0_0                                              |  3447|
|6     |      inst                                                                                     |bd_d5b8                                                            |  3447|
|7     |        g_inst                                                                                 |bd_d5b8_g_inst_0                                                   |     9|
|8     |          inst                                                                                 |bd_d5b8_g_inst_0_gigantic_mux                                      |     9|
|9     |            \SLOT_0.inst_slot0                                                                 |gigantic_mux_v1_0_1_cntr                                           |     9|
|10    |        ila_lib                                                                                |bd_d5b8_ila_lib_0                                                  |  3438|
|11    |          inst                                                                                 |ila_v6_2_7_ila__parameterized0                                     |  3438|
|12    |            ila_core_inst                                                                      |ila_v6_2_7_ila_core__parameterized0                                |  3431|
|13    |              ila_trace_memory_inst                                                            |ila_v6_2_7_ila_trace_memory__parameterized0                        |     3|
|14    |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |blk_mem_gen_v8_3_6__parameterized0                                 |     3|
|15    |                  inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_6_synth__parameterized0                           |     3|
|16    |                    \gnbram.gnativebmg.native_blk_mem_gen                                      |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized0                 |     3|
|17    |                      \valid.cstr                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized0        |     3|
|18    |                        \ramloop[0].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0          |     1|
|19    |                          \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0        |     1|
|20    |                        \ramloop[1].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1          |     1|
|21    |                          \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1        |     1|
|22    |                        \ramloop[2].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2          |     1|
|23    |                          \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2        |     1|
|24    |              u_ila_cap_ctrl                                                                   |ila_v6_2_7_ila_cap_ctrl_legacy_1254                                |   277|
|25    |                U_CDONE                                                                        |ltlib_v1_0_0_cfglut6__parameterized0_1355                          |     5|
|26    |                U_NS0                                                                          |ltlib_v1_0_0_cfglut7_1356                                          |     6|
|27    |                U_NS1                                                                          |ltlib_v1_0_0_cfglut7_1357                                          |     6|
|28    |                u_cap_addrgen                                                                  |ila_v6_2_7_ila_cap_addrgen_1358                                    |   255|
|29    |                  U_CMPRESET                                                                   |ltlib_v1_0_0_cfglut6_1359                                          |     3|
|30    |                  u_cap_sample_counter                                                         |ila_v6_2_7_ila_cap_sample_counter_1360                             |    61|
|31    |                    U_SCE                                                                      |ltlib_v1_0_0_cfglut4_1375                                          |     1|
|32    |                    U_SCMPCE                                                                   |ltlib_v1_0_0_cfglut5_1376                                          |     1|
|33    |                    U_SCRST                                                                    |ltlib_v1_0_0_cfglut6_1377                                          |     5|
|34    |                    u_scnt_cmp                                                                 |ltlib_v1_0_0_match_nodelay_1378                                    |    22|
|35    |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_1379                               |    22|
|36    |                        DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_1380                        |    12|
|37    |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_1381                  |     5|
|38    |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_1382                  |     5|
|39    |                  u_cap_window_counter                                                         |ila_v6_2_7_ila_cap_window_counter_1361                             |    60|
|40    |                    U_WCE                                                                      |ltlib_v1_0_0_cfglut4_1362                                          |     1|
|41    |                    U_WHCMPCE                                                                  |ltlib_v1_0_0_cfglut5_1363                                          |     1|
|42    |                    U_WLCMPCE                                                                  |ltlib_v1_0_0_cfglut5_1364                                          |     1|
|43    |                    u_wcnt_hcmp                                                                |ltlib_v1_0_0_match_nodelay_1365                                    |    12|
|44    |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_1371                               |    12|
|45    |                        DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_1372                        |    12|
|46    |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_1373                  |     5|
|47    |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_1374                  |     5|
|48    |                    u_wcnt_lcmp                                                                |ltlib_v1_0_0_match_nodelay_1366                                    |    22|
|49    |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_1367                               |    22|
|50    |                        DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_1368                        |    12|
|51    |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_1369                  |     5|
|52    |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_1370                  |     5|
|53    |              u_ila_regs                                                                       |ila_v6_2_7_ila_register__parameterized0                            |  2367|
|54    |                U_XSDB_SLAVE                                                                   |xsdbs_v1_0_2_xsdbs                                                 |   302|
|55    |                reg_890                                                                        |xsdbs_v1_0_2_reg__parameterized44                                  |    16|
|56    |                  \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_1354                                         |    16|
|57    |                \MU_SRL[0].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s_1311                                          |    74|
|58    |                \MU_SRL[10].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized8                               |    74|
|59    |                \MU_SRL[11].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized9                               |   106|
|60    |                \MU_SRL[12].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized10                              |    74|
|61    |                \MU_SRL[13].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized11                              |    74|
|62    |                \MU_SRL[14].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized12                              |    74|
|63    |                \MU_SRL[15].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized13                              |    90|
|64    |                \MU_SRL[2].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized2                               |    74|
|65    |                \MU_SRL[3].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized3                               |   122|
|66    |                \MU_SRL[4].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized4                               |    74|
|67    |                \MU_SRL[5].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized5                               |    74|
|68    |                \MU_SRL[6].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized6                               |    90|
|69    |                \MU_SRL[9].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized7                               |    74|
|70    |                \TC_SRL[0].tc_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized0_1312                          |    76|
|71    |                reg_15                                                                         |xsdbs_v1_0_2_reg__parameterized26_1313                             |    41|
|72    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1353                                          |    41|
|73    |                reg_16                                                                         |xsdbs_v1_0_2_reg__parameterized27_1314                             |    19|
|74    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1352                                          |    19|
|75    |                reg_17                                                                         |xsdbs_v1_0_2_reg__parameterized28_1315                             |    19|
|76    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1351                                          |    19|
|77    |                reg_18                                                                         |xsdbs_v1_0_2_reg__parameterized29_1316                             |    38|
|78    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1350                                          |    38|
|79    |                reg_19                                                                         |xsdbs_v1_0_2_reg__parameterized30_1317                             |    19|
|80    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1349                                          |    19|
|81    |                reg_1a                                                                         |xsdbs_v1_0_2_reg__parameterized31_1318                             |    19|
|82    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_1348                          |    19|
|83    |                reg_6                                                                          |xsdbs_v1_0_2_reg__parameterized11_1319                             |    39|
|84    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1347                                          |    39|
|85    |                reg_7                                                                          |xsdbs_v1_0_2_reg__parameterized12_1320                             |    33|
|86    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized0_1346                          |    33|
|87    |                reg_8                                                                          |xsdbs_v1_0_2_reg__parameterized13_1321                             |     5|
|88    |                  \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_1345                                         |     5|
|89    |                reg_80                                                                         |xsdbs_v1_0_2_reg__parameterized32_1322                             |    17|
|90    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_1344                          |    17|
|91    |                reg_81                                                                         |xsdbs_v1_0_2_reg__parameterized33_1323                             |    17|
|92    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1343                                          |    17|
|93    |                reg_82                                                                         |xsdbs_v1_0_2_reg__parameterized34_1324                             |    17|
|94    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_1342                          |    17|
|95    |                reg_83                                                                         |xsdbs_v1_0_2_reg__parameterized35_1325                             |    57|
|96    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1341                                          |    57|
|97    |                reg_84                                                                         |xsdbs_v1_0_2_reg__parameterized36_1326                             |    44|
|98    |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1340                                          |    44|
|99    |                reg_85                                                                         |xsdbs_v1_0_2_reg__parameterized37_1327                             |    23|
|100   |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1339                                          |    23|
|101   |                reg_887                                                                        |xsdbs_v1_0_2_reg__parameterized39_1328                             |     3|
|102   |                  \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_1338                                         |     3|
|103   |                reg_88d                                                                        |xsdbs_v1_0_2_reg__parameterized41_1329                             |     7|
|104   |                  \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_1337                                         |     7|
|105   |                reg_9                                                                          |xsdbs_v1_0_2_reg__parameterized14_1330                             |    20|
|106   |                  \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_1336                                         |    20|
|107   |                reg_srl_fff                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized1_1331                          |   108|
|108   |                reg_stream_ffd                                                                 |xsdbs_v1_0_2_reg_stream_1332                                       |    19|
|109   |                  \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_1335                                          |    19|
|110   |                reg_stream_ffe                                                                 |xsdbs_v1_0_2_reg_stream__parameterized0_1333                       |    16|
|111   |                  \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_1334                                         |    16|
|112   |              u_ila_reset_ctrl                                                                 |ila_v6_2_7_ila_reset_ctrl_1255                                     |    46|
|113   |                arm_detection_inst                                                             |ltlib_v1_0_0_rising_edge_detection_1305                            |     5|
|114   |                \asyncrounous_transfer.arm_in_transfer_inst                                    |ltlib_v1_0_0_async_edge_xfer_1306                                  |     7|
|115   |                \asyncrounous_transfer.arm_out_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_1307                                  |     6|
|116   |                \asyncrounous_transfer.halt_in_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_1308                                  |     7|
|117   |                \asyncrounous_transfer.halt_out_transfer_inst                                  |ltlib_v1_0_0_async_edge_xfer_1309                                  |     6|
|118   |                halt_detection_inst                                                            |ltlib_v1_0_0_rising_edge_detection_1310                            |     6|
|119   |              u_trig                                                                           |ila_v6_2_7_ila_trigger__parameterized0                             |   283|
|120   |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |ltlib_v1_0_0_match__parameterized1                                 |    28|
|121   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA__parameterized1                            |    26|
|122   |                    DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized0_1302                        |    13|
|123   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_1303                  |     5|
|124   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_1304                                  |     6|
|125   |                U_TM                                                                           |ila_v6_2_7_ila_trig_match__parameterized0                          |   254|
|126   |                  \N_DDR_MODE.G_NMU[0].U_M                                                     |ltlib_v1_0_0_match__parameterized2                                 |    13|
|127   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1299                       |    12|
|128   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1300                                        |     8|
|129   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1301                                  |     6|
|130   |                  \N_DDR_MODE.G_NMU[10].U_M                                                    |ltlib_v1_0_0_match__parameterized5                                 |    17|
|131   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized5                            |    16|
|132   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1297                                        |     8|
|133   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1298                                  |     6|
|134   |                  \N_DDR_MODE.G_NMU[11].U_M                                                    |ltlib_v1_0_0_match__parameterized2_1256                            |    13|
|135   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1294                       |    12|
|136   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1295                                        |     8|
|137   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1296                                  |     6|
|138   |                  \N_DDR_MODE.G_NMU[12].U_M                                                    |ltlib_v1_0_0_match__parameterized2_1257                            |    13|
|139   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1291                       |    12|
|140   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1292                                        |     8|
|141   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1293                                  |     6|
|142   |                  \N_DDR_MODE.G_NMU[13].U_M                                                    |ltlib_v1_0_0_match__parameterized2_1258                            |    13|
|143   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1288                       |    12|
|144   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1289                                        |     8|
|145   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1290                                  |     6|
|146   |                  \N_DDR_MODE.G_NMU[14].U_M                                                    |ltlib_v1_0_0_match__parameterized2_1259                            |    13|
|147   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1285                       |    12|
|148   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1286                                        |     8|
|149   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1287                                  |     6|
|150   |                  \N_DDR_MODE.G_NMU[15].U_M                                                    |ltlib_v1_0_0_match__parameterized2_1260                            |    13|
|151   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1282                       |    12|
|152   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1283                                        |     8|
|153   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1284                                  |     6|
|154   |                  \N_DDR_MODE.G_NMU[2].U_M                                                     |ltlib_v1_0_0_match__parameterized2_1261                            |    13|
|155   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1279                       |    12|
|156   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1280                                        |     8|
|157   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1281                                  |     6|
|158   |                  \N_DDR_MODE.G_NMU[3].U_M                                                     |ltlib_v1_0_0_match__parameterized3                                 |    19|
|159   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3                            |    18|
|160   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1277                                        |     8|
|161   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1278                                  |     6|
|162   |                  \N_DDR_MODE.G_NMU[4].U_M                                                     |ltlib_v1_0_0_match__parameterized2_1262                            |    13|
|163   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1274                       |    12|
|164   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1275                                        |     8|
|165   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1276                                  |     6|
|166   |                  \N_DDR_MODE.G_NMU[5].U_M                                                     |ltlib_v1_0_0_match__parameterized2_1263                            |    13|
|167   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_1271                       |    12|
|168   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1272                                        |     8|
|169   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1273                                  |     6|
|170   |                  \N_DDR_MODE.G_NMU[6].U_M                                                     |ltlib_v1_0_0_match__parameterized2_1264                            |    13|
|171   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2                            |    12|
|172   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA_1269                                        |     8|
|173   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1270                                  |     6|
|174   |                  \N_DDR_MODE.G_NMU[9].U_M                                                     |ltlib_v1_0_0_match__parameterized4                                 |    88|
|175   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4                            |    87|
|176   |                      DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized2                             |    23|
|177   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_1265                  |     5|
|178   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_1266                  |     5|
|179   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_1267                  |     5|
|180   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_1268                                  |     6|
|181   |              xsdb_memory_read_inst                                                            |ltlib_v1_0_0_generic_memrd__parameterized0                         |   192|
|182   |        slot_0_ar                                                                              |bd_d5b8_slot_0_ar_0                                                |     0|
|183   |        slot_0_aw                                                                              |bd_d5b8_slot_0_aw_0                                                |     0|
|184   |        slot_0_b                                                                               |bd_d5b8_slot_0_b_0                                                 |     0|
|185   |        slot_0_r                                                                               |bd_d5b8_slot_0_r_0                                                 |     0|
|186   |        slot_0_w                                                                               |bd_d5b8_slot_0_w_0                                                 |     0|
|187   |    axi_bram_ctrl_0                                                                            |system_axi_bram_ctrl_0_0                                           |   425|
|188   |      U0                                                                                       |axi_bram_ctrl                                                      |   425|
|189   |        \gext_inst.abcv4_0_ext_inst                                                            |axi_bram_ctrl_top                                                  |   425|
|190   |          \GEN_AXI4.I_FULL_AXI                                                                 |full_axi                                                           |   425|
|191   |            \GEN_ARB.I_SNG_PORT                                                                |sng_port_arb                                                       |    26|
|192   |            I_RD_CHNL                                                                          |rd_chnl                                                            |   272|
|193   |              I_WRAP_BRST                                                                      |wrap_brst_1253                                                     |    51|
|194   |            I_WR_CHNL                                                                          |wr_chnl                                                            |   109|
|195   |              I_WRAP_BRST                                                                      |wrap_brst                                                          |    34|
|196   |    axi_bram_ctrl_0_bram                                                                       |system_axi_bram_ctrl_0_bram_0                                      |    13|
|197   |      U0                                                                                       |blk_mem_gen_v8_4_1                                                 |    13|
|198   |        inst_blk_mem_gen                                                                       |blk_mem_gen_v8_4_1_synth                                           |    13|
|199   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |blk_mem_gen_v8_4_1_blk_mem_gen_top                                 |    13|
|200   |            \valid.cstr                                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                        |    13|
|201   |              \ramloop[0].ram.r                                                                |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                          |     1|
|202   |                \prim_noinit.ram                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                        |     1|
|203   |              \ramloop[1].ram.r                                                                |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0          |    12|
|204   |                \prim_noinit.ram                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0        |     3|
|205   |    axi_intc                                                                                   |system_axi_intc_0_0                                                |   147|
|206   |      U0                                                                                       |axi_intc                                                           |   147|
|207   |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif                                                      |   123|
|208   |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment                                                   |   123|
|209   |            I_DECODER                                                                          |address_decoder                                                    |    59|
|210   |        INTC_CORE_I                                                                            |intc_core                                                          |    20|
|211   |    axi_timer                                                                                  |system_axi_timer_0_0                                               |   678|
|212   |      U0                                                                                       |axi_timer                                                          |   678|
|213   |        AXI4_LITE_I                                                                            |axi_lite_ipif__parameterized0                                      |   241|
|214   |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized0                                   |   241|
|215   |            I_DECODER                                                                          |address_decoder__parameterized0                                    |   170|
|216   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized17                                         |     1|
|217   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized19                                         |     1|
|218   |              \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized21                                         |     1|
|219   |              \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized22                                         |     1|
|220   |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized23                                         |     1|
|221   |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized24                                         |     1|
|222   |        TC_CORE_I                                                                              |tc_core                                                            |   437|
|223   |          COUNTER_0_I                                                                          |count_module                                                       |   139|
|224   |            COUNTER_I                                                                          |counter_f_1252                                                     |   107|
|225   |          \GEN_SECOND_TIMER.COUNTER_1_I                                                        |count_module_1248                                                  |   139|
|226   |            COUNTER_I                                                                          |counter_f                                                          |   107|
|227   |          READ_MUX_I                                                                           |mux_onehot_f                                                       |    64|
|228   |          TIMER_CONTROL_I                                                                      |timer_control                                                      |    94|
|229   |            INPUT_DOUBLE_REGS                                                                  |cdc_sync_1249                                                      |     5|
|230   |            INPUT_DOUBLE_REGS2                                                                 |cdc_sync_1250                                                      |     5|
|231   |            INPUT_DOUBLE_REGS3                                                                 |cdc_sync_1251                                                      |    15|
|232   |    axi_uartlite_0                                                                             |system_axi_uartlite_0_0                                            |   251|
|233   |      U0                                                                                       |axi_uartlite                                                       |   251|
|234   |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized1                                      |    69|
|235   |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized1                                   |    69|
|236   |            I_DECODER                                                                          |address_decoder__parameterized1                                    |    41|
|237   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized25_1246                                    |     1|
|238   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized27_1247                                    |     1|
|239   |        UARTLITE_CORE_I                                                                        |uartlite_core                                                      |   182|
|240   |          BAUD_RATE_I                                                                          |baudrate                                                           |    26|
|241   |          UARTLITE_RX_I                                                                        |uartlite_rx                                                        |    93|
|242   |            INPUT_DOUBLE_REGS3                                                                 |cdc_sync                                                           |     8|
|243   |            SRL_FIFO_I                                                                         |srl_fifo_f_1242                                                    |    27|
|244   |              I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f_1243                                                |    27|
|245   |                CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f_1244                                         |    16|
|246   |                DYNSHREG_F_I                                                                   |dynshreg_f_1245                                                    |     9|
|247   |          UARTLITE_TX_I                                                                        |uartlite_tx                                                        |    54|
|248   |            SRL_FIFO_I                                                                         |srl_fifo_f                                                         |    32|
|249   |              I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f                                                     |    32|
|250   |                CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f                                              |    18|
|251   |                DYNSHREG_F_I                                                                   |dynshreg_f                                                         |    13|
|252   |    buttons                                                                                    |system_axi_gpio_0_1                                                |   137|
|253   |      U0                                                                                       |axi_gpio                                                           |   137|
|254   |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized2_1237                                 |    73|
|255   |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized2_1238                              |    73|
|256   |            I_DECODER                                                                          |address_decoder__parameterized2_1239                               |    23|
|257   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized25_1240                                    |     1|
|258   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized27_1241                                    |     1|
|259   |        gpio_core_1                                                                            |GPIO_Core                                                          |    56|
|260   |          \Not_Dual.INPUT_DOUBLE_REGS3                                                         |cdc_sync__parameterized0                                           |    20|
|261   |    led_ip                                                                                     |system_led_ip_0_0                                                  |   248|
|262   |      inst                                                                                     |led_ip_v1_0                                                        |   248|
|263   |        led_ip_v1_0_S_AXI_inst                                                                 |led_ip_v1_0_S_AXI                                                  |   248|
|264   |          U1                                                                                   |lab3_user_logic                                                    |    18|
|265   |    microblaze_0                                                                               |system_microblaze_0_0                                              |  3757|
|266   |      U0                                                                                       |MicroBlaze                                                         |  3757|
|267   |        MicroBlaze_Core_I                                                                      |MicroBlaze_Core                                                    |  3244|
|268   |          \Area.Core                                                                           |MicroBlaze_Area                                                    |  3235|
|269   |            Byte_Doublet_Handle_I                                                              |Byte_Doublet_Handle                                                |    20|
|270   |              BYTE_0_1_I                                                                       |MB_LUT6_2__parameterized10                                         |     1|
|271   |              BYTE_2_3_I                                                                       |MB_LUT6_2__parameterized12                                         |     1|
|272   |              LOW_ADDR_OUT_LUT6                                                                |MB_LUT6_2__parameterized16                                         |     1|
|273   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                                             |     8|
|274   |                \GEN4_LOOP[0].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1229                                     |     1|
|275   |                \GEN4_LOOP[1].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1230                                     |     1|
|276   |                \GEN4_LOOP[2].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1231                                     |     1|
|277   |                \GEN4_LOOP[3].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1232                                     |     1|
|278   |                \GEN4_LOOP[4].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1233                                     |     1|
|279   |                \GEN4_LOOP[5].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1234                                     |     1|
|280   |                \GEN4_LOOP[6].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1235                                     |     1|
|281   |                \GEN4_LOOP[7].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1236                                     |     1|
|282   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1225                                     |     1|
|283   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1226                                     |     1|
|284   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1227                                     |     1|
|285   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1228                                     |     1|
|286   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I              |MB_LUT3__parameterized9                                            |     1|
|287   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I             |MB_LUT2__parameterized2                                            |     1|
|288   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized14                                         |     1|
|289   |              byte_selects_i_INST                                                              |MB_LUT6_2__parameterized8                                          |     1|
|290   |              low_addr_i_INST                                                                  |MB_LUT6_2__parameterized6                                          |     1|
|291   |            Data_Flow_I                                                                        |Data_Flow                                                          |  1237|
|292   |              ALU_I                                                                            |ALU                                                                |   103|
|293   |                \No_Carry_Decoding.CarryIn_MUXCY                                               |microblaze_v10_0_7_MB_MUXCY_1130                                   |     1|
|294   |                \No_Carry_Decoding.alu_carry_select_LUT                                        |MB_LUT3__parameterized7                                            |     1|
|295   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                             |ALU_Bit__parameterized2                                            |     7|
|296   |                  \Last_Bit.I_ALU_LUT_2                                                        |MB_LUT4__parameterized13                                           |     1|
|297   |                  \Last_Bit.I_ALU_LUT_V5                                                       |microblaze_v10_0_7_MB_LUT6                                         |     1|
|298   |                  \Last_Bit.MULT_AND_I                                                         |MB_MULT_AND_1222                                                   |     1|
|299   |                  \Last_Bit.MUXCY_XOR_I                                                        |microblaze_v10_0_7_MB_MUXCY_XORCY_1223                             |     3|
|300   |                  \Last_Bit.Pre_MUXCY_I                                                        |microblaze_v10_0_7_MB_MUXCY_1224                                   |     1|
|301   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                            |ALU_Bit                                                            |     3|
|302   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1220                                     |     1|
|303   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1221                             |     2|
|304   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                            |ALU_Bit_1131                                                       |     3|
|305   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1218                                     |     1|
|306   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1219                             |     2|
|307   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                            |ALU_Bit_1132                                                       |     3|
|308   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1216                                     |     1|
|309   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1217                             |     2|
|310   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                            |ALU_Bit_1133                                                       |     3|
|311   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1214                                     |     1|
|312   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1215                             |     2|
|313   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                            |ALU_Bit_1134                                                       |     3|
|314   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1212                                     |     1|
|315   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1213                             |     2|
|316   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                            |ALU_Bit_1135                                                       |     3|
|317   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1210                                     |     1|
|318   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1211                             |     2|
|319   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                            |ALU_Bit_1136                                                       |     3|
|320   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1208                                     |     1|
|321   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1209                             |     2|
|322   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                            |ALU_Bit_1137                                                       |     3|
|323   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1206                                     |     1|
|324   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1207                             |     2|
|325   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                            |ALU_Bit_1138                                                       |     3|
|326   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1204                                     |     1|
|327   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1205                             |     2|
|328   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                            |ALU_Bit_1139                                                       |     3|
|329   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1202                                     |     1|
|330   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1203                             |     2|
|331   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                             |ALU_Bit_1140                                                       |     4|
|332   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1200                                     |     1|
|333   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1201                             |     3|
|334   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                            |ALU_Bit_1141                                                       |     3|
|335   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1198                                     |     1|
|336   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1199                             |     2|
|337   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                            |ALU_Bit_1142                                                       |     3|
|338   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1196                                     |     1|
|339   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1197                             |     2|
|340   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                            |ALU_Bit_1143                                                       |     3|
|341   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1194                                     |     1|
|342   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1195                             |     2|
|343   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                            |ALU_Bit_1144                                                       |     3|
|344   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1192                                     |     1|
|345   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1193                             |     2|
|346   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                            |ALU_Bit_1145                                                       |     3|
|347   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1190                                     |     1|
|348   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1191                             |     2|
|349   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                            |ALU_Bit_1146                                                       |     3|
|350   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1188                                     |     1|
|351   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1189                             |     2|
|352   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                            |ALU_Bit_1147                                                       |     3|
|353   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1186                                     |     1|
|354   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1187                             |     2|
|355   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                            |ALU_Bit_1148                                                       |     3|
|356   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1184                                     |     1|
|357   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1185                             |     2|
|358   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                            |ALU_Bit_1149                                                       |     3|
|359   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1182                                     |     1|
|360   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1183                             |     2|
|361   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                            |ALU_Bit_1150                                                       |     3|
|362   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1180                                     |     1|
|363   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1181                             |     2|
|364   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                             |ALU_Bit_1151                                                       |     3|
|365   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1178                                     |     1|
|366   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1179                             |     2|
|367   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                            |ALU_Bit_1152                                                       |     3|
|368   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1176                                     |     1|
|369   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1177                             |     2|
|370   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                            |ALU_Bit_1153                                                       |     3|
|371   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1174                                     |     1|
|372   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1175                             |     2|
|373   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                             |ALU_Bit_1154                                                       |     3|
|374   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1172                                     |     1|
|375   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1173                             |     2|
|376   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                             |ALU_Bit_1155                                                       |     3|
|377   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1170                                     |     1|
|378   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1171                             |     2|
|379   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                             |ALU_Bit_1156                                                       |     3|
|380   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1168                                     |     1|
|381   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1169                             |     2|
|382   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                             |ALU_Bit_1157                                                       |     3|
|383   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1166                                     |     1|
|384   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1167                             |     2|
|385   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                             |ALU_Bit_1158                                                       |     3|
|386   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1164                                     |     1|
|387   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1165                             |     2|
|388   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                             |ALU_Bit_1159                                                       |     3|
|389   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1162                                     |     1|
|390   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1163                             |     2|
|391   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                             |ALU_Bit_1160                                                       |     3|
|392   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2                                          |     1|
|393   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1161                             |     2|
|394   |              MSR_Reg_I                                                                        |MSR_Reg                                                            |    12|
|395   |                \MSR_Bits[24].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit                                                        |     2|
|396   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1129                                   |     2|
|397   |                \MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1121                                                   |     2|
|398   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1128                                   |     2|
|399   |                \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1122                                                   |     2|
|400   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1127                                   |     2|
|401   |                \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1123                                                   |     3|
|402   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1126                                   |     3|
|403   |                \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1124                                                   |     3|
|404   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1125                                   |     3|
|405   |              Operand_Select_I                                                                 |Operand_Select                                                     |   261|
|406   |                \OpSelect_Bits[0].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized12                                |    12|
|407   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1117                                                     |     1|
|408   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1118                                    |     7|
|409   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1119                                    |     1|
|410   |                  Op2_DFF                                                                      |MB_FDE_1120                                                        |     3|
|411   |                \OpSelect_Bits[10].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10                                |     6|
|412   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1113                                                     |     1|
|413   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1114                                    |     2|
|414   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1115                                    |     1|
|415   |                  Op2_DFF                                                                      |MB_FDE_1116                                                        |     2|
|416   |                \OpSelect_Bits[11].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_969                            |     5|
|417   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1109                                                     |     1|
|418   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1110                                    |     2|
|419   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1111                                    |     1|
|420   |                  Op2_DFF                                                                      |MB_FDE_1112                                                        |     1|
|421   |                \OpSelect_Bits[12].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_970                            |     5|
|422   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1105                                                     |     1|
|423   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1106                                    |     2|
|424   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1107                                    |     1|
|425   |                  Op2_DFF                                                                      |MB_FDE_1108                                                        |     1|
|426   |                \OpSelect_Bits[13].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_971                            |     4|
|427   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1101                                                     |     1|
|428   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1102                                    |     1|
|429   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1103                                    |     1|
|430   |                  Op2_DFF                                                                      |MB_FDE_1104                                                        |     1|
|431   |                \OpSelect_Bits[14].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_972                            |     5|
|432   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1097                                                     |     1|
|433   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1098                                    |     1|
|434   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1099                                    |     1|
|435   |                  Op2_DFF                                                                      |MB_FDE_1100                                                        |     2|
|436   |                \OpSelect_Bits[15].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_973                            |     4|
|437   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1093                                                     |     1|
|438   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1094                                    |     1|
|439   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1095                                    |     1|
|440   |                  Op2_DFF                                                                      |MB_FDE_1096                                                        |     1|
|441   |                \OpSelect_Bits[16].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8                                 |     6|
|442   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1089                                                     |     1|
|443   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1090                                    |     3|
|444   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1091                                    |     1|
|445   |                  Op2_DFF                                                                      |MB_FDE_1092                                                        |     1|
|446   |                \OpSelect_Bits[17].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_974                             |     6|
|447   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1085                                                     |     1|
|448   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1086                                    |     3|
|449   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1087                                    |     1|
|450   |                  Op2_DFF                                                                      |MB_FDE_1088                                                        |     1|
|451   |                \OpSelect_Bits[18].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_975                             |     7|
|452   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1081                                                     |     1|
|453   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1082                                    |     3|
|454   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1083                                    |     1|
|455   |                  Op2_DFF                                                                      |MB_FDE_1084                                                        |     2|
|456   |                \OpSelect_Bits[19].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_976                             |     4|
|457   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1077                                                     |     1|
|458   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1078                                    |     1|
|459   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1079                                    |     1|
|460   |                  Op2_DFF                                                                      |MB_FDE_1080                                                        |     1|
|461   |                \OpSelect_Bits[1].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_977                            |     5|
|462   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1073                                                     |     1|
|463   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1074                                    |     2|
|464   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1075                                    |     1|
|465   |                  Op2_DFF                                                                      |MB_FDE_1076                                                        |     1|
|466   |                \OpSelect_Bits[20].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_978                             |     4|
|467   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1069                                                     |     1|
|468   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1070                                    |     1|
|469   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1071                                    |     1|
|470   |                  Op2_DFF                                                                      |MB_FDE_1072                                                        |     1|
|471   |                \OpSelect_Bits[21].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_979                             |    37|
|472   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1065                                                     |     1|
|473   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1066                                    |     1|
|474   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1067                                    |     1|
|475   |                  Op2_DFF                                                                      |MB_FDE_1068                                                        |    34|
|476   |                \OpSelect_Bits[22].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_980                             |    13|
|477   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1061                                                     |     1|
|478   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1062                                    |     1|
|479   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1063                                    |     1|
|480   |                  Op2_DFF                                                                      |MB_FDE_1064                                                        |    10|
|481   |                \OpSelect_Bits[23].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_981                             |    12|
|482   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1057                                                     |     1|
|483   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1058                                    |     1|
|484   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1059                                    |     1|
|485   |                  Op2_DFF                                                                      |MB_FDE_1060                                                        |     9|
|486   |                \OpSelect_Bits[24].Operand_Select_Bit_I                                        |Operand_Select_Bit                                                 |     6|
|487   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1053                                                     |     1|
|488   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1054                                    |     1|
|489   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1055                                    |     1|
|490   |                  Op2_DFF                                                                      |MB_FDE_1056                                                        |     3|
|491   |                \OpSelect_Bits[25].Operand_Select_Bit_I                                        |Operand_Select_Bit_982                                             |     8|
|492   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1049                                                     |     1|
|493   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1050                                    |     2|
|494   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1051                                    |     1|
|495   |                  Op2_DFF                                                                      |MB_FDE_1052                                                        |     4|
|496   |                \OpSelect_Bits[26].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized6                                 |     8|
|497   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1045                                                     |     1|
|498   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1046                                    |     4|
|499   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1047                                    |     1|
|500   |                  Op2_DFF                                                                      |MB_FDE_1048                                                        |     2|
|501   |                \OpSelect_Bits[27].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized4                                 |    17|
|502   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1041                                                     |     1|
|503   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1042                                    |     1|
|504   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1043                                    |     1|
|505   |                  Op2_DFF                                                                      |MB_FDE_1044                                                        |    14|
|506   |                \OpSelect_Bits[28].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized2                                 |    11|
|507   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1037                                                     |     1|
|508   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1038                                    |     3|
|509   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1039                                    |     1|
|510   |                  Op2_DFF                                                                      |MB_FDE_1040                                                        |     6|
|511   |                \OpSelect_Bits[29].Operand_Select_Bit_I                                        |Operand_Select_Bit_983                                             |     7|
|512   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1033                                                     |     1|
|513   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1034                                    |     1|
|514   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1035                                    |     1|
|515   |                  Op2_DFF                                                                      |MB_FDE_1036                                                        |     4|
|516   |                \OpSelect_Bits[2].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_984                            |     6|
|517   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1029                                                     |     1|
|518   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1030                                    |     2|
|519   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1031                                    |     1|
|520   |                  Op2_DFF                                                                      |MB_FDE_1032                                                        |     2|
|521   |                \OpSelect_Bits[30].Operand_Select_Bit_I                                        |Operand_Select_Bit_985                                             |    10|
|522   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1025                                                     |     1|
|523   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1026                                    |     2|
|524   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1027                                    |     2|
|525   |                  Op2_DFF                                                                      |MB_FDE_1028                                                        |     5|
|526   |                \OpSelect_Bits[31].Operand_Select_Bit_I                                        |Operand_Select_Bit_986                                             |     5|
|527   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1021                                                     |     1|
|528   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1022                                    |     1|
|529   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1023                                    |     1|
|530   |                  Op2_DFF                                                                      |MB_FDE_1024                                                        |     2|
|531   |                \OpSelect_Bits[3].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_987                            |     4|
|532   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1017                                                     |     1|
|533   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1018                                    |     1|
|534   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1019                                    |     1|
|535   |                  Op2_DFF                                                                      |MB_FDE_1020                                                        |     1|
|536   |                \OpSelect_Bits[4].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_988                            |     5|
|537   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1013                                                     |     1|
|538   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1014                                    |     2|
|539   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1015                                    |     1|
|540   |                  Op2_DFF                                                                      |MB_FDE_1016                                                        |     1|
|541   |                \OpSelect_Bits[5].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_989                            |     4|
|542   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1009                                                     |     1|
|543   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1010                                    |     1|
|544   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1011                                    |     1|
|545   |                  Op2_DFF                                                                      |MB_FDE_1012                                                        |     1|
|546   |                \OpSelect_Bits[6].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_990                            |     5|
|547   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1005                                                     |     1|
|548   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1006                                    |     1|
|549   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1007                                    |     1|
|550   |                  Op2_DFF                                                                      |MB_FDE_1008                                                        |     2|
|551   |                \OpSelect_Bits[7].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_991                            |     4|
|552   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1001                                                     |     1|
|553   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1002                                    |     1|
|554   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1003                                    |     1|
|555   |                  Op2_DFF                                                                      |MB_FDE_1004                                                        |     1|
|556   |                \OpSelect_Bits[8].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_992                            |     4|
|557   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_997                                                      |     1|
|558   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_998                                     |     1|
|559   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_999                                     |     1|
|560   |                  Op2_DFF                                                                      |MB_FDE_1000                                                        |     1|
|561   |                \OpSelect_Bits[9].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_993                            |     6|
|562   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2                                                          |     1|
|563   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_994                                     |     3|
|564   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_995                                     |     1|
|565   |                  Op2_DFF                                                                      |MB_FDE_996                                                         |     1|
|566   |              PC_Module_I                                                                      |PC_Module                                                          |   258|
|567   |                \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                        |PC_Bit__parameterized2                                             |     9|
|568   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_963                              |     1|
|569   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_964                                       |     4|
|570   |                  PC_EX_DFF                                                                    |MB_FDE_965                                                         |     1|
|571   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_966                                   |     1|
|572   |                  SUM_I                                                                        |MB_LUT4__parameterized31_967                                       |     1|
|573   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_968                                                        |     1|
|574   |                \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                       |PC_Bit__parameterized2_750                                         |     8|
|575   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_957                              |     2|
|576   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_958                                       |     2|
|577   |                  PC_EX_DFF                                                                    |MB_FDE_959                                                         |     1|
|578   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_960                                   |     1|
|579   |                  SUM_I                                                                        |MB_LUT4__parameterized31_961                                       |     1|
|580   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_962                                                        |     1|
|581   |                \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                       |PC_Bit__parameterized2_751                                         |     8|
|582   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_951                              |     2|
|583   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_952                                       |     2|
|584   |                  PC_EX_DFF                                                                    |MB_FDE_953                                                         |     1|
|585   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_954                                   |     1|
|586   |                  SUM_I                                                                        |MB_LUT4__parameterized31_955                                       |     1|
|587   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_956                                                        |     1|
|588   |                \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                       |PC_Bit__parameterized2_752                                         |     8|
|589   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_945                              |     2|
|590   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_946                                       |     2|
|591   |                  PC_EX_DFF                                                                    |MB_FDE_947                                                         |     1|
|592   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_948                                   |     1|
|593   |                  SUM_I                                                                        |MB_LUT4__parameterized31_949                                       |     1|
|594   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_950                                                        |     1|
|595   |                \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                       |PC_Bit__parameterized2_753                                         |     8|
|596   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_939                              |     2|
|597   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_940                                       |     2|
|598   |                  PC_EX_DFF                                                                    |MB_FDE_941                                                         |     1|
|599   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_942                                   |     1|
|600   |                  SUM_I                                                                        |MB_LUT4__parameterized31_943                                       |     1|
|601   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_944                                                        |     1|
|602   |                \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                       |PC_Bit__parameterized2_754                                         |     8|
|603   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_933                              |     2|
|604   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_934                                       |     2|
|605   |                  PC_EX_DFF                                                                    |MB_FDE_935                                                         |     1|
|606   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_936                                   |     1|
|607   |                  SUM_I                                                                        |MB_LUT4__parameterized31_937                                       |     1|
|608   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_938                                                        |     1|
|609   |                \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                       |PC_Bit__parameterized2_755                                         |     8|
|610   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_927                              |     2|
|611   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_928                                       |     2|
|612   |                  PC_EX_DFF                                                                    |MB_FDE_929                                                         |     1|
|613   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_930                                   |     1|
|614   |                  SUM_I                                                                        |MB_LUT4__parameterized31_931                                       |     1|
|615   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_932                                                        |     1|
|616   |                \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                       |PC_Bit__parameterized2_756                                         |     8|
|617   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_921                              |     2|
|618   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_922                                       |     2|
|619   |                  PC_EX_DFF                                                                    |MB_FDE_923                                                         |     1|
|620   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_924                                   |     1|
|621   |                  SUM_I                                                                        |MB_LUT4__parameterized31_925                                       |     1|
|622   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_926                                                        |     1|
|623   |                \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                       |PC_Bit__parameterized2_757                                         |     8|
|624   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_915                              |     2|
|625   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_916                                       |     2|
|626   |                  PC_EX_DFF                                                                    |MB_FDE_917                                                         |     1|
|627   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_918                                   |     1|
|628   |                  SUM_I                                                                        |MB_LUT4__parameterized31_919                                       |     1|
|629   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_920                                                        |     1|
|630   |                \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                       |PC_Bit__parameterized2_758                                         |     8|
|631   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_909                              |     2|
|632   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_910                                       |     2|
|633   |                  PC_EX_DFF                                                                    |MB_FDE_911                                                         |     1|
|634   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_912                                   |     1|
|635   |                  SUM_I                                                                        |MB_LUT4__parameterized31_913                                       |     1|
|636   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_914                                                        |     1|
|637   |                \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                       |PC_Bit__parameterized2_759                                         |     8|
|638   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_903                              |     2|
|639   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_904                                       |     2|
|640   |                  PC_EX_DFF                                                                    |MB_FDE_905                                                         |     1|
|641   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_906                                   |     1|
|642   |                  SUM_I                                                                        |MB_LUT4__parameterized31_907                                       |     1|
|643   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_908                                                        |     1|
|644   |                \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                        |PC_Bit__parameterized2_760                                         |     8|
|645   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_897                              |     2|
|646   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_898                                       |     2|
|647   |                  PC_EX_DFF                                                                    |MB_FDE_899                                                         |     1|
|648   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_900                                   |     1|
|649   |                  SUM_I                                                                        |MB_LUT4__parameterized31_901                                       |     1|
|650   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_902                                                        |     1|
|651   |                \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                       |PC_Bit__parameterized2_761                                         |     8|
|652   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_891                              |     2|
|653   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_892                                       |     2|
|654   |                  PC_EX_DFF                                                                    |MB_FDE_893                                                         |     1|
|655   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_894                                   |     1|
|656   |                  SUM_I                                                                        |MB_LUT4__parameterized31_895                                       |     1|
|657   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_896                                                        |     1|
|658   |                \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                       |PC_Bit__parameterized2_762                                         |     8|
|659   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_885                              |     2|
|660   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_886                                       |     2|
|661   |                  PC_EX_DFF                                                                    |MB_FDE_887                                                         |     1|
|662   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_888                                   |     1|
|663   |                  SUM_I                                                                        |MB_LUT4__parameterized31_889                                       |     1|
|664   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_890                                                        |     1|
|665   |                \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                       |PC_Bit__parameterized2_763                                         |     8|
|666   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_879                              |     2|
|667   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_880                                       |     2|
|668   |                  PC_EX_DFF                                                                    |MB_FDE_881                                                         |     1|
|669   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_882                                   |     1|
|670   |                  SUM_I                                                                        |MB_LUT4__parameterized31_883                                       |     1|
|671   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_884                                                        |     1|
|672   |                \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                       |PC_Bit__parameterized2_764                                         |     8|
|673   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_873                              |     2|
|674   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_874                                       |     2|
|675   |                  PC_EX_DFF                                                                    |MB_FDE_875                                                         |     1|
|676   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_876                                   |     1|
|677   |                  SUM_I                                                                        |MB_LUT4__parameterized31_877                                       |     1|
|678   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_878                                                        |     1|
|679   |                \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                       |PC_Bit__parameterized2_765                                         |     8|
|680   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_867                              |     2|
|681   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_868                                       |     2|
|682   |                  PC_EX_DFF                                                                    |MB_FDE_869                                                         |     1|
|683   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_870                                   |     1|
|684   |                  SUM_I                                                                        |MB_LUT4__parameterized31_871                                       |     1|
|685   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_872                                                        |     1|
|686   |                \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                       |PC_Bit__parameterized2_766                                         |     9|
|687   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_861                              |     2|
|688   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_862                                       |     2|
|689   |                  PC_EX_DFF                                                                    |MB_FDE_863                                                         |     1|
|690   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_864                                   |     2|
|691   |                  SUM_I                                                                        |MB_LUT4__parameterized31_865                                       |     1|
|692   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_866                                                        |     1|
|693   |                \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                       |PC_Bit__parameterized2_767                                         |     8|
|694   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_855                              |     2|
|695   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_856                                       |     2|
|696   |                  PC_EX_DFF                                                                    |MB_FDE_857                                                         |     1|
|697   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_858                                   |     1|
|698   |                  SUM_I                                                                        |MB_LUT4__parameterized31_859                                       |     1|
|699   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_860                                                        |     1|
|700   |                \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                       |PC_Bit__parameterized2_768                                         |     9|
|701   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_849                              |     2|
|702   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_850                                       |     2|
|703   |                  PC_EX_DFF                                                                    |MB_FDE_851                                                         |     1|
|704   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_852                                   |     2|
|705   |                  SUM_I                                                                        |MB_LUT4__parameterized31_853                                       |     1|
|706   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_854                                                        |     1|
|707   |                \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                       |PC_Bit__parameterized2_769                                         |     8|
|708   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_843                              |     2|
|709   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_844                                       |     2|
|710   |                  PC_EX_DFF                                                                    |MB_FDE_845                                                         |     1|
|711   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_846                                   |     1|
|712   |                  SUM_I                                                                        |MB_LUT4__parameterized31_847                                       |     1|
|713   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_848                                                        |     1|
|714   |                \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                       |PC_Bit__parameterized2_770                                         |     8|
|715   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_837                              |     2|
|716   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_838                                       |     2|
|717   |                  PC_EX_DFF                                                                    |MB_FDE_839                                                         |     1|
|718   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_840                                   |     1|
|719   |                  SUM_I                                                                        |MB_LUT4__parameterized31_841                                       |     1|
|720   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_842                                                        |     1|
|721   |                \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                        |PC_Bit__parameterized2_771                                         |     8|
|722   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_831                              |     2|
|723   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_832                                       |     2|
|724   |                  PC_EX_DFF                                                                    |MB_FDE_833                                                         |     1|
|725   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_834                                   |     1|
|726   |                  SUM_I                                                                        |MB_LUT4__parameterized31_835                                       |     1|
|727   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_836                                                        |     1|
|728   |                \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                       |PC_Bit                                                             |     7|
|729   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_825                              |     2|
|730   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_826                                       |     1|
|731   |                  PC_EX_DFF                                                                    |MB_FDE_827                                                         |     1|
|732   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_828                                   |     1|
|733   |                  \Reset_DFF.PC_IF_DFF                                                         |microblaze_v10_0_7_MB_FDRE_829                                     |     1|
|734   |                  SUM_I                                                                        |MB_LUT4__parameterized31_830                                       |     1|
|735   |                \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                       |PC_Bit_772                                                         |     8|
|736   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_819                              |     2|
|737   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_820                                       |     1|
|738   |                  PC_EX_DFF                                                                    |MB_FDE_821                                                         |     1|
|739   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_822                                   |     2|
|740   |                  \Reset_DFF.PC_IF_DFF                                                         |microblaze_v10_0_7_MB_FDRE_823                                     |     1|
|741   |                  SUM_I                                                                        |MB_LUT4__parameterized31_824                                       |     1|
|742   |                \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                        |PC_Bit__parameterized2_773                                         |     8|
|743   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_813                              |     2|
|744   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_814                                       |     2|
|745   |                  PC_EX_DFF                                                                    |MB_FDE_815                                                         |     1|
|746   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_816                                   |     1|
|747   |                  SUM_I                                                                        |MB_LUT4__parameterized31_817                                       |     1|
|748   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_818                                                        |     1|
|749   |                \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                        |PC_Bit__parameterized2_774                                         |     8|
|750   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_807                              |     2|
|751   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_808                                       |     2|
|752   |                  PC_EX_DFF                                                                    |MB_FDE_809                                                         |     1|
|753   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_810                                   |     1|
|754   |                  SUM_I                                                                        |MB_LUT4__parameterized31_811                                       |     1|
|755   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_812                                                        |     1|
|756   |                \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                        |PC_Bit__parameterized2_775                                         |     8|
|757   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_801                              |     2|
|758   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_802                                       |     2|
|759   |                  PC_EX_DFF                                                                    |MB_FDE_803                                                         |     1|
|760   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_804                                   |     1|
|761   |                  SUM_I                                                                        |MB_LUT4__parameterized31_805                                       |     1|
|762   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_806                                                        |     1|
|763   |                \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                        |PC_Bit__parameterized2_776                                         |     8|
|764   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_795                              |     2|
|765   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_796                                       |     2|
|766   |                  PC_EX_DFF                                                                    |MB_FDE_797                                                         |     1|
|767   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_798                                   |     1|
|768   |                  SUM_I                                                                        |MB_LUT4__parameterized31_799                                       |     1|
|769   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_800                                                        |     1|
|770   |                \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                        |PC_Bit__parameterized2_777                                         |     8|
|771   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_789                              |     2|
|772   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_790                                       |     2|
|773   |                  PC_EX_DFF                                                                    |MB_FDE_791                                                         |     1|
|774   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_792                                   |     1|
|775   |                  SUM_I                                                                        |MB_LUT4__parameterized31_793                                       |     1|
|776   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_794                                                        |     1|
|777   |                \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                        |PC_Bit__parameterized2_778                                         |     8|
|778   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_783                              |     2|
|779   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_784                                       |     2|
|780   |                  PC_EX_DFF                                                                    |MB_FDE_785                                                         |     1|
|781   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_786                                   |     1|
|782   |                  SUM_I                                                                        |MB_LUT4__parameterized31_787                                       |     1|
|783   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_788                                                        |     1|
|784   |                \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                        |PC_Bit__parameterized2_779                                         |     8|
|785   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_780                              |     2|
|786   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33                                           |     2|
|787   |                  PC_EX_DFF                                                                    |MB_FDE                                                             |     1|
|788   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_781                                   |     1|
|789   |                  SUM_I                                                                        |MB_LUT4__parameterized31                                           |     1|
|790   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_782                                                        |     1|
|791   |              Register_File_I                                                                  |Register_File                                                      |    80|
|792   |                \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                 |Register_File_Bit                                                  |     3|
|793   |                  RegFile_X1                                                                   |MB_RAM32X1D_748                                                    |     1|
|794   |                  RegFile_X2                                                                   |MB_RAM32X1D_749                                                    |     2|
|795   |                \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                |Register_File_Bit_656                                              |     3|
|796   |                  RegFile_X1                                                                   |MB_RAM32X1D_746                                                    |     1|
|797   |                  RegFile_X2                                                                   |MB_RAM32X1D_747                                                    |     2|
|798   |                \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                |Register_File_Bit_657                                              |     3|
|799   |                  RegFile_X1                                                                   |MB_RAM32X1D_744                                                    |     1|
|800   |                  RegFile_X2                                                                   |MB_RAM32X1D_745                                                    |     2|
|801   |                \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                |Register_File_Bit_658                                              |     3|
|802   |                  RegFile_X1                                                                   |MB_RAM32X1D_742                                                    |     1|
|803   |                  RegFile_X2                                                                   |MB_RAM32X1D_743                                                    |     2|
|804   |                \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                |Register_File_Bit_659                                              |     3|
|805   |                  RegFile_X1                                                                   |MB_RAM32X1D_740                                                    |     1|
|806   |                  RegFile_X2                                                                   |MB_RAM32X1D_741                                                    |     2|
|807   |                \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                |Register_File_Bit_660                                              |     3|
|808   |                  RegFile_X1                                                                   |MB_RAM32X1D_738                                                    |     1|
|809   |                  RegFile_X2                                                                   |MB_RAM32X1D_739                                                    |     2|
|810   |                \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                |Register_File_Bit_661                                              |     3|
|811   |                  RegFile_X1                                                                   |MB_RAM32X1D_736                                                    |     1|
|812   |                  RegFile_X2                                                                   |MB_RAM32X1D_737                                                    |     2|
|813   |                \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                |Register_File_Bit_662                                              |     2|
|814   |                  RegFile_X1                                                                   |MB_RAM32X1D_734                                                    |     1|
|815   |                  RegFile_X2                                                                   |MB_RAM32X1D_735                                                    |     1|
|816   |                \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                |Register_File_Bit_663                                              |     2|
|817   |                  RegFile_X1                                                                   |MB_RAM32X1D_732                                                    |     1|
|818   |                  RegFile_X2                                                                   |MB_RAM32X1D_733                                                    |     1|
|819   |                \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                |Register_File_Bit_664                                              |     2|
|820   |                  RegFile_X1                                                                   |MB_RAM32X1D_730                                                    |     1|
|821   |                  RegFile_X2                                                                   |MB_RAM32X1D_731                                                    |     1|
|822   |                \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                |Register_File_Bit_665                                              |     2|
|823   |                  RegFile_X1                                                                   |MB_RAM32X1D_728                                                    |     1|
|824   |                  RegFile_X2                                                                   |MB_RAM32X1D_729                                                    |     1|
|825   |                \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                 |Register_File_Bit_666                                              |     3|
|826   |                  RegFile_X1                                                                   |MB_RAM32X1D_726                                                    |     1|
|827   |                  RegFile_X2                                                                   |MB_RAM32X1D_727                                                    |     2|
|828   |                \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                |Register_File_Bit_667                                              |     2|
|829   |                  RegFile_X1                                                                   |MB_RAM32X1D_724                                                    |     1|
|830   |                  RegFile_X2                                                                   |MB_RAM32X1D_725                                                    |     1|
|831   |                \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                |Register_File_Bit_668                                              |     2|
|832   |                  RegFile_X1                                                                   |MB_RAM32X1D_722                                                    |     1|
|833   |                  RegFile_X2                                                                   |MB_RAM32X1D_723                                                    |     1|
|834   |                \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                |Register_File_Bit_669                                              |     2|
|835   |                  RegFile_X1                                                                   |MB_RAM32X1D_720                                                    |     1|
|836   |                  RegFile_X2                                                                   |MB_RAM32X1D_721                                                    |     1|
|837   |                \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                |Register_File_Bit_670                                              |     2|
|838   |                  RegFile_X1                                                                   |MB_RAM32X1D_718                                                    |     1|
|839   |                  RegFile_X2                                                                   |MB_RAM32X1D_719                                                    |     1|
|840   |                \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                |Register_File_Bit_671                                              |     2|
|841   |                  RegFile_X1                                                                   |MB_RAM32X1D_716                                                    |     1|
|842   |                  RegFile_X2                                                                   |MB_RAM32X1D_717                                                    |     1|
|843   |                \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                |Register_File_Bit_672                                              |     2|
|844   |                  RegFile_X1                                                                   |MB_RAM32X1D_714                                                    |     1|
|845   |                  RegFile_X2                                                                   |MB_RAM32X1D_715                                                    |     1|
|846   |                \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                |Register_File_Bit_673                                              |     2|
|847   |                  RegFile_X1                                                                   |MB_RAM32X1D_712                                                    |     1|
|848   |                  RegFile_X2                                                                   |MB_RAM32X1D_713                                                    |     1|
|849   |                \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                |Register_File_Bit_674                                              |     2|
|850   |                  RegFile_X1                                                                   |MB_RAM32X1D_710                                                    |     1|
|851   |                  RegFile_X2                                                                   |MB_RAM32X1D_711                                                    |     1|
|852   |                \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                |Register_File_Bit_675                                              |     2|
|853   |                  RegFile_X1                                                                   |MB_RAM32X1D_708                                                    |     1|
|854   |                  RegFile_X2                                                                   |MB_RAM32X1D_709                                                    |     1|
|855   |                \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                |Register_File_Bit_676                                              |     2|
|856   |                  RegFile_X1                                                                   |MB_RAM32X1D_706                                                    |     1|
|857   |                  RegFile_X2                                                                   |MB_RAM32X1D_707                                                    |     1|
|858   |                \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                 |Register_File_Bit_677                                              |     3|
|859   |                  RegFile_X1                                                                   |MB_RAM32X1D_704                                                    |     1|
|860   |                  RegFile_X2                                                                   |MB_RAM32X1D_705                                                    |     2|
|861   |                \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                |Register_File_Bit_678                                              |     2|
|862   |                  RegFile_X1                                                                   |MB_RAM32X1D_702                                                    |     1|
|863   |                  RegFile_X2                                                                   |MB_RAM32X1D_703                                                    |     1|
|864   |                \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                |Register_File_Bit_679                                              |     2|
|865   |                  RegFile_X1                                                                   |MB_RAM32X1D_700                                                    |     1|
|866   |                  RegFile_X2                                                                   |MB_RAM32X1D_701                                                    |     1|
|867   |                \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                 |Register_File_Bit_680                                              |     3|
|868   |                  RegFile_X1                                                                   |MB_RAM32X1D_698                                                    |     1|
|869   |                  RegFile_X2                                                                   |MB_RAM32X1D_699                                                    |     2|
|870   |                \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                 |Register_File_Bit_681                                              |     3|
|871   |                  RegFile_X1                                                                   |MB_RAM32X1D_696                                                    |     1|
|872   |                  RegFile_X2                                                                   |MB_RAM32X1D_697                                                    |     2|
|873   |                \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                 |Register_File_Bit_682                                              |     3|
|874   |                  RegFile_X1                                                                   |MB_RAM32X1D_694                                                    |     1|
|875   |                  RegFile_X2                                                                   |MB_RAM32X1D_695                                                    |     2|
|876   |                \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                 |Register_File_Bit_683                                              |     3|
|877   |                  RegFile_X1                                                                   |MB_RAM32X1D_692                                                    |     1|
|878   |                  RegFile_X2                                                                   |MB_RAM32X1D_693                                                    |     2|
|879   |                \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                 |Register_File_Bit_684                                              |     3|
|880   |                  RegFile_X1                                                                   |MB_RAM32X1D_690                                                    |     1|
|881   |                  RegFile_X2                                                                   |MB_RAM32X1D_691                                                    |     2|
|882   |                \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                 |Register_File_Bit_685                                              |     3|
|883   |                  RegFile_X1                                                                   |MB_RAM32X1D_688                                                    |     1|
|884   |                  RegFile_X2                                                                   |MB_RAM32X1D_689                                                    |     2|
|885   |                \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                 |Register_File_Bit_686                                              |     3|
|886   |                  RegFile_X1                                                                   |MB_RAM32X1D                                                        |     1|
|887   |                  RegFile_X2                                                                   |MB_RAM32X1D_687                                                    |     2|
|888   |              Result_Mux_I                                                                     |Result_Mux                                                         |   101|
|889   |                \Result_Mux_Bits[0].Result_Mux_Bit_I                                           |Result_Mux_Bit                                                     |     3|
|890   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_653                     |     1|
|891   |                  EX_Result_DFF                                                                |MB_FD_654                                                          |     1|
|892   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_655                                       |     1|
|893   |                \Result_Mux_Bits[10].Result_Mux_Bit_I                                          |Result_Mux_Bit_532                                                 |     3|
|894   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_650                     |     1|
|895   |                  EX_Result_DFF                                                                |MB_FD_651                                                          |     1|
|896   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_652                                       |     1|
|897   |                \Result_Mux_Bits[11].Result_Mux_Bit_I                                          |Result_Mux_Bit_533                                                 |     3|
|898   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_647                     |     1|
|899   |                  EX_Result_DFF                                                                |MB_FD_648                                                          |     1|
|900   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_649                                       |     1|
|901   |                \Result_Mux_Bits[12].Result_Mux_Bit_I                                          |Result_Mux_Bit_534                                                 |     3|
|902   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_644                     |     1|
|903   |                  EX_Result_DFF                                                                |MB_FD_645                                                          |     1|
|904   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_646                                       |     1|
|905   |                \Result_Mux_Bits[13].Result_Mux_Bit_I                                          |Result_Mux_Bit_535                                                 |     3|
|906   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_641                     |     1|
|907   |                  EX_Result_DFF                                                                |MB_FD_642                                                          |     1|
|908   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_643                                       |     1|
|909   |                \Result_Mux_Bits[14].Result_Mux_Bit_I                                          |Result_Mux_Bit_536                                                 |     3|
|910   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_638                     |     1|
|911   |                  EX_Result_DFF                                                                |MB_FD_639                                                          |     1|
|912   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_640                                       |     1|
|913   |                \Result_Mux_Bits[15].Result_Mux_Bit_I                                          |Result_Mux_Bit_537                                                 |     3|
|914   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_635                     |     1|
|915   |                  EX_Result_DFF                                                                |MB_FD_636                                                          |     1|
|916   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_637                                       |     1|
|917   |                \Result_Mux_Bits[16].Result_Mux_Bit_I                                          |Result_Mux_Bit_538                                                 |     3|
|918   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_632                     |     1|
|919   |                  EX_Result_DFF                                                                |MB_FD_633                                                          |     1|
|920   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_634                                       |     1|
|921   |                \Result_Mux_Bits[17].Result_Mux_Bit_I                                          |Result_Mux_Bit_539                                                 |     3|
|922   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_629                     |     1|
|923   |                  EX_Result_DFF                                                                |MB_FD_630                                                          |     1|
|924   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_631                                       |     1|
|925   |                \Result_Mux_Bits[18].Result_Mux_Bit_I                                          |Result_Mux_Bit_540                                                 |     3|
|926   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_626                     |     1|
|927   |                  EX_Result_DFF                                                                |MB_FD_627                                                          |     1|
|928   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_628                                       |     1|
|929   |                \Result_Mux_Bits[19].Result_Mux_Bit_I                                          |Result_Mux_Bit_541                                                 |     3|
|930   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_623                     |     1|
|931   |                  EX_Result_DFF                                                                |MB_FD_624                                                          |     1|
|932   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_625                                       |     1|
|933   |                \Result_Mux_Bits[1].Result_Mux_Bit_I                                           |Result_Mux_Bit_542                                                 |     3|
|934   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_620                     |     1|
|935   |                  EX_Result_DFF                                                                |MB_FD_621                                                          |     1|
|936   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_622                                       |     1|
|937   |                \Result_Mux_Bits[20].Result_Mux_Bit_I                                          |Result_Mux_Bit_543                                                 |     3|
|938   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_617                     |     1|
|939   |                  EX_Result_DFF                                                                |MB_FD_618                                                          |     1|
|940   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_619                                       |     1|
|941   |                \Result_Mux_Bits[21].Result_Mux_Bit_I                                          |Result_Mux_Bit_544                                                 |     3|
|942   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_614                     |     1|
|943   |                  EX_Result_DFF                                                                |MB_FD_615                                                          |     1|
|944   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_616                                       |     1|
|945   |                \Result_Mux_Bits[22].Result_Mux_Bit_I                                          |Result_Mux_Bit_545                                                 |     3|
|946   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_611                     |     1|
|947   |                  EX_Result_DFF                                                                |MB_FD_612                                                          |     1|
|948   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_613                                       |     1|
|949   |                \Result_Mux_Bits[23].Result_Mux_Bit_I                                          |Result_Mux_Bit_546                                                 |     3|
|950   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_608                     |     1|
|951   |                  EX_Result_DFF                                                                |MB_FD_609                                                          |     1|
|952   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_610                                       |     1|
|953   |                \Result_Mux_Bits[24].Result_Mux_Bit_I                                          |Result_Mux_Bit_547                                                 |     4|
|954   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_605                     |     1|
|955   |                  EX_Result_DFF                                                                |MB_FD_606                                                          |     2|
|956   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_607                                       |     1|
|957   |                \Result_Mux_Bits[25].Result_Mux_Bit_I                                          |Result_Mux_Bit_548                                                 |     3|
|958   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_602                     |     1|
|959   |                  EX_Result_DFF                                                                |MB_FD_603                                                          |     1|
|960   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_604                                       |     1|
|961   |                \Result_Mux_Bits[26].Result_Mux_Bit_I                                          |Result_Mux_Bit_549                                                 |     4|
|962   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_599                     |     1|
|963   |                  EX_Result_DFF                                                                |MB_FD_600                                                          |     2|
|964   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_601                                       |     1|
|965   |                \Result_Mux_Bits[27].Result_Mux_Bit_I                                          |Result_Mux_Bit_550                                                 |     3|
|966   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_596                     |     1|
|967   |                  EX_Result_DFF                                                                |MB_FD_597                                                          |     1|
|968   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_598                                       |     1|
|969   |                \Result_Mux_Bits[28].Result_Mux_Bit_I                                          |Result_Mux_Bit_551                                                 |     4|
|970   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_593                     |     1|
|971   |                  EX_Result_DFF                                                                |MB_FD_594                                                          |     2|
|972   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_595                                       |     1|
|973   |                \Result_Mux_Bits[29].Result_Mux_Bit_I                                          |Result_Mux_Bit_552                                                 |     4|
|974   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_590                     |     1|
|975   |                  EX_Result_DFF                                                                |MB_FD_591                                                          |     2|
|976   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_592                                       |     1|
|977   |                \Result_Mux_Bits[2].Result_Mux_Bit_I                                           |Result_Mux_Bit_553                                                 |     3|
|978   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_587                     |     1|
|979   |                  EX_Result_DFF                                                                |MB_FD_588                                                          |     1|
|980   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_589                                       |     1|
|981   |                \Result_Mux_Bits[30].Result_Mux_Bit_I                                          |Result_Mux_Bit_554                                                 |     4|
|982   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_584                     |     1|
|983   |                  EX_Result_DFF                                                                |MB_FD_585                                                          |     2|
|984   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_586                                       |     1|
|985   |                \Result_Mux_Bits[31].Result_Mux_Bit_I                                          |Result_Mux_Bit_555                                                 |     3|
|986   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_581                     |     1|
|987   |                  EX_Result_DFF                                                                |MB_FD_582                                                          |     1|
|988   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_583                                       |     1|
|989   |                \Result_Mux_Bits[3].Result_Mux_Bit_I                                           |Result_Mux_Bit_556                                                 |     3|
|990   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_578                     |     1|
|991   |                  EX_Result_DFF                                                                |MB_FD_579                                                          |     1|
|992   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_580                                       |     1|
|993   |                \Result_Mux_Bits[4].Result_Mux_Bit_I                                           |Result_Mux_Bit_557                                                 |     3|
|994   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_575                     |     1|
|995   |                  EX_Result_DFF                                                                |MB_FD_576                                                          |     1|
|996   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_577                                       |     1|
|997   |                \Result_Mux_Bits[5].Result_Mux_Bit_I                                           |Result_Mux_Bit_558                                                 |     3|
|998   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_572                     |     1|
|999   |                  EX_Result_DFF                                                                |MB_FD_573                                                          |     1|
|1000  |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_574                                       |     1|
|1001  |                \Result_Mux_Bits[6].Result_Mux_Bit_I                                           |Result_Mux_Bit_559                                                 |     3|
|1002  |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_569                     |     1|
|1003  |                  EX_Result_DFF                                                                |MB_FD_570                                                          |     1|
|1004  |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_571                                       |     1|
|1005  |                \Result_Mux_Bits[7].Result_Mux_Bit_I                                           |Result_Mux_Bit_560                                                 |     3|
|1006  |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_566                     |     1|
|1007  |                  EX_Result_DFF                                                                |MB_FD_567                                                          |     1|
|1008  |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_568                                       |     1|
|1009  |                \Result_Mux_Bits[8].Result_Mux_Bit_I                                           |Result_Mux_Bit_561                                                 |     3|
|1010  |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_563                     |     1|
|1011  |                  EX_Result_DFF                                                                |MB_FD_564                                                          |     1|
|1012  |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_565                                       |     1|
|1013  |                \Result_Mux_Bits[9].Result_Mux_Bit_I                                           |Result_Mux_Bit_562                                                 |     3|
|1014  |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0                         |     1|
|1015  |                  EX_Result_DFF                                                                |MB_FD                                                              |     1|
|1016  |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29                                           |     1|
|1017  |              Shift_Logic_Module_I                                                             |Shift_Logic_Module                                                 |   133|
|1018  |                \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                         |Shift_Logic_Bit                                                    |     3|
|1019  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_529                                       |     1|
|1020  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_530                                       |     1|
|1021  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_531                                    |     1|
|1022  |                \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_382                                                |     3|
|1023  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_526                                       |     1|
|1024  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_527                                       |     1|
|1025  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_528                                    |     1|
|1026  |                \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_383                                                |     3|
|1027  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_523                                       |     1|
|1028  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_524                                       |     1|
|1029  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_525                                    |     1|
|1030  |                \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_384                                                |     3|
|1031  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_520                                       |     1|
|1032  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_521                                       |     1|
|1033  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_522                                    |     1|
|1034  |                \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_385                                                |     3|
|1035  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_517                                       |     1|
|1036  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_518                                       |     1|
|1037  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_519                                    |     1|
|1038  |                \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_386                                                |     3|
|1039  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_514                                       |     1|
|1040  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_515                                       |     1|
|1041  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_516                                    |     1|
|1042  |                \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_387                                                |     3|
|1043  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_511                                       |     1|
|1044  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_512                                       |     1|
|1045  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_513                                    |     1|
|1046  |                \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_388                                                |     3|
|1047  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_508                                       |     1|
|1048  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_509                                       |     1|
|1049  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_510                                    |     1|
|1050  |                \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_389                                                |     3|
|1051  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_505                                       |     1|
|1052  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_506                                       |     1|
|1053  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_507                                    |     1|
|1054  |                \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_390                                                |     3|
|1055  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_502                                       |     1|
|1056  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_503                                       |     1|
|1057  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_504                                    |     1|
|1058  |                \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_391                                                |     3|
|1059  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_499                                       |     1|
|1060  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_500                                       |     1|
|1061  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_501                                    |     1|
|1062  |                \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_392                                                |     3|
|1063  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_496                                       |     1|
|1064  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_497                                       |     1|
|1065  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_498                                    |     1|
|1066  |                \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_393                                                |     3|
|1067  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_493                                       |     1|
|1068  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_494                                       |     1|
|1069  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_495                                    |     1|
|1070  |                \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_394                                                |     3|
|1071  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_490                                       |     1|
|1072  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_491                                       |     1|
|1073  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_492                                    |     1|
|1074  |                \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_395                                                |     3|
|1075  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_487                                       |     1|
|1076  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_488                                       |     1|
|1077  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_489                                    |     1|
|1078  |                \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_396                                                |     3|
|1079  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_484                                       |     1|
|1080  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_485                                       |     1|
|1081  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_486                                    |     1|
|1082  |                \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_397                                                |     3|
|1083  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_481                                       |     1|
|1084  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_482                                       |     1|
|1085  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_483                                    |     1|
|1086  |                \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_398                                                |     3|
|1087  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_478                                       |     1|
|1088  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_479                                       |     1|
|1089  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_480                                    |     1|
|1090  |                \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_399                                                |     4|
|1091  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_475                                       |     1|
|1092  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_476                                       |     1|
|1093  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_477                                    |     2|
|1094  |                \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_400                                                |     4|
|1095  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_472                                       |     1|
|1096  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_473                                       |     1|
|1097  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_474                                    |     2|
|1098  |                \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_401                                                |     4|
|1099  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_469                                       |     1|
|1100  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_470                                       |     1|
|1101  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_471                                    |     2|
|1102  |                \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_402                                                |     3|
|1103  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_466                                       |     1|
|1104  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_467                                       |     1|
|1105  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_468                                    |     1|
|1106  |                \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_403                                                |     3|
|1107  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_463                                       |     1|
|1108  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_464                                       |     1|
|1109  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_465                                    |     1|
|1110  |                \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_404                                                |     3|
|1111  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_460                                       |     1|
|1112  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_461                                       |     1|
|1113  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_462                                    |     1|
|1114  |                \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_405                                                |     4|
|1115  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_457                                       |     1|
|1116  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_458                                       |     1|
|1117  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_459                                    |     2|
|1118  |                \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_406                                                |     3|
|1119  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_454                                       |     1|
|1120  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_455                                       |     1|
|1121  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_456                                    |     1|
|1122  |                \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_407                                                |     3|
|1123  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_451                                       |     1|
|1124  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_452                                       |     1|
|1125  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_453                                    |     1|
|1126  |                \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_408                                                |     3|
|1127  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_448                                       |     1|
|1128  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_449                                       |     1|
|1129  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_450                                    |     1|
|1130  |                \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_409                                                |     3|
|1131  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_445                                       |     1|
|1132  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_446                                       |     1|
|1133  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_447                                    |     1|
|1134  |                \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_410                                                |     3|
|1135  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_442                                       |     1|
|1136  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_443                                       |     1|
|1137  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_444                                    |     1|
|1138  |                \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_411                                                |     3|
|1139  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_439                                       |     1|
|1140  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_440                                       |     1|
|1141  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_441                                    |     1|
|1142  |                \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_412                                                |     3|
|1143  |                  Logic_LUT                                                                    |MB_LUT4__parameterized15                                           |     1|
|1144  |                  Shift_LUT                                                                    |MB_LUT4__parameterized17                                           |     1|
|1145  |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_438                                    |     1|
|1146  |                \Use_PCMP_instr.MUXF5_pcmp1x                                                   |microblaze_v10_0_7_MB_MUXF7                                        |     1|
|1147  |                \Use_PCMP_instr.carry_equal_byte1                                              |carry_equal                                                        |     7|
|1148  |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_433                                    |     1|
|1149  |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_434                                    |     1|
|1150  |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_435                                    |     3|
|1151  |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_436                                    |     1|
|1152  |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_437                                    |     1|
|1153  |                \Use_PCMP_instr.carry_equal_byte2                                              |carry_equal_413                                                    |     6|
|1154  |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_428                                    |     1|
|1155  |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_429                                    |     1|
|1156  |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_430                                    |     2|
|1157  |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_431                                    |     1|
|1158  |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_432                                    |     1|
|1159  |                \Use_PCMP_instr.carry_equal_byte3                                              |carry_equal_414                                                    |     5|
|1160  |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_423                                    |     1|
|1161  |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_424                                    |     1|
|1162  |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_425                                    |     1|
|1163  |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_426                                    |     1|
|1164  |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_427                                    |     1|
|1165  |                \Use_PCMP_instr.carry_equal_byte4                                              |carry_equal_415                                                    |     6|
|1166  |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_418                                    |     1|
|1167  |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_419                                    |     1|
|1168  |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_420                                    |     2|
|1169  |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_421                                    |     1|
|1170  |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_422                                    |     1|
|1171  |                \Use_PCMP_instr.pcmp_00_lut_0                                                  |MB_LUT4__parameterized19                                           |     1|
|1172  |                \Use_PCMP_instr.pcmp_00_lut_1                                                  |MB_LUT4__parameterized21                                           |     1|
|1173  |                \Use_PCMP_instr.pcmp_00_lut_2                                                  |MB_LUT4__parameterized23                                           |     1|
|1174  |                \Use_PCMP_instr.pcmp_10_lut                                                    |MB_LUT4__parameterized7_416                                        |     1|
|1175  |                \Use_PCMP_instr.pcmp_11_lut                                                    |MB_LUT4__parameterized25                                           |     1|
|1176  |                \Use_PCMP_instr.shift_logic_result_i_lut_0                                     |MB_LUT2                                                            |     1|
|1177  |                \Use_PCMP_instr.shift_logic_result_i_lut_1                                     |MB_LUT2_417                                                        |     1|
|1178  |                \Use_PCMP_instr.shift_logic_result_i_lut_2                                     |MB_LUT4__parameterized27                                           |     1|
|1179  |              \Using_Barrel_Shifter.barrel_shift_I                                             |barrel_shift                                                       |   257|
|1180  |                \BS_Rev_Loop[0].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4                                          |     1|
|1181  |                \BS_Rev_Loop[0].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_335                                      |     1|
|1182  |                \BS_Rev_Loop[0].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_336                                      |     1|
|1183  |                \BS_Rev_Loop[10].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_337                                      |     4|
|1184  |                \BS_Rev_Loop[10].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_338                                      |     1|
|1185  |                \BS_Rev_Loop[10].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_339                                      |     1|
|1186  |                \BS_Rev_Loop[11].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_340                                      |     5|
|1187  |                \BS_Rev_Loop[11].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_341                                      |     1|
|1188  |                \BS_Rev_Loop[11].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_342                                      |     1|
|1189  |                \BS_Rev_Loop[12].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_343                                      |     5|
|1190  |                \BS_Rev_Loop[12].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_344                                      |     1|
|1191  |                \BS_Rev_Loop[12].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_345                                      |     1|
|1192  |                \BS_Rev_Loop[13].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_346                                      |     6|
|1193  |                \BS_Rev_Loop[13].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_347                                      |     1|
|1194  |                \BS_Rev_Loop[13].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_348                                      |     1|
|1195  |                \BS_Rev_Loop[14].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_349                                      |     9|
|1196  |                \BS_Rev_Loop[14].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_350                                      |     1|
|1197  |                \BS_Rev_Loop[14].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_351                                      |     1|
|1198  |                \BS_Rev_Loop[15].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_352                                      |     1|
|1199  |                \BS_Rev_Loop[15].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_353                                      |     1|
|1200  |                \BS_Rev_Loop[15].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_354                                      |     1|
|1201  |                \BS_Rev_Loop[1].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_355                                      |     8|
|1202  |                \BS_Rev_Loop[1].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_356                                      |     1|
|1203  |                \BS_Rev_Loop[1].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_357                                      |     1|
|1204  |                \BS_Rev_Loop[2].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_358                                      |     1|
|1205  |                \BS_Rev_Loop[2].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_359                                      |     1|
|1206  |                \BS_Rev_Loop[2].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_360                                      |     1|
|1207  |                \BS_Rev_Loop[3].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_361                                      |     5|
|1208  |                \BS_Rev_Loop[3].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_362                                      |     1|
|1209  |                \BS_Rev_Loop[3].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_363                                      |     1|
|1210  |                \BS_Rev_Loop[4].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_364                                      |     4|
|1211  |                \BS_Rev_Loop[4].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_365                                      |     1|
|1212  |                \BS_Rev_Loop[4].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_366                                      |     1|
|1213  |                \BS_Rev_Loop[5].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_367                                      |     6|
|1214  |                \BS_Rev_Loop[5].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_368                                      |     1|
|1215  |                \BS_Rev_Loop[5].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_369                                      |     1|
|1216  |                \BS_Rev_Loop[6].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_370                                      |     5|
|1217  |                \BS_Rev_Loop[6].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_371                                      |     1|
|1218  |                \BS_Rev_Loop[6].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_372                                      |     1|
|1219  |                \BS_Rev_Loop[7].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_373                                      |     5|
|1220  |                \BS_Rev_Loop[7].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_374                                      |     1|
|1221  |                \BS_Rev_Loop[7].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_375                                      |     1|
|1222  |                \BS_Rev_Loop[8].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_376                                      |     5|
|1223  |                \BS_Rev_Loop[8].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_377                                      |     1|
|1224  |                \BS_Rev_Loop[8].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_378                                      |     1|
|1225  |                \BS_Rev_Loop[9].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_379                                      |     3|
|1226  |                \BS_Rev_Loop[9].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_380                                      |     1|
|1227  |                \BS_Rev_Loop[9].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_381                                      |     1|
|1228  |              Zero_Detect_I                                                                    |Zero_Detect                                                        |    12|
|1229  |                Part_Of_Zero_Carry_Start                                                       |microblaze_v10_0_7_MB_MUXCY_328                                    |     1|
|1230  |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_329                                    |     1|
|1231  |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_330                                    |     1|
|1232  |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_331                                    |     1|
|1233  |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_332                                    |     1|
|1234  |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_333                                    |     1|
|1235  |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_334                                    |     1|
|1236  |              mul_unit_I                                                                       |mul_unit                                                           |    20|
|1237  |                \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                   |dsp_module__parameterized1                                         |     1|
|1238  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized1                                         |     1|
|1239  |                \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                   |dsp_module__parameterized3                                         |     1|
|1240  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized3                                         |     1|
|1241  |                \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                            |dsp_module                                                         |     1|
|1242  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1                                                         |     1|
|1243  |            Decode_I                                                                           |Decode                                                             |   462|
|1244  |              PreFetch_Buffer_I                                                                |PreFetch_Buffer                                                    |   181|
|1245  |                \Buffer_DFFs[1].FDS_I                                                          |MB_FDS                                                             |     2|
|1246  |                \Buffer_DFFs[1].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY                                  |     1|
|1247  |                \Buffer_DFFs[2].FDS_I                                                          |MB_FDS_293                                                         |     2|
|1248  |                \Buffer_DFFs[2].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_294                              |     2|
|1249  |                \Buffer_DFFs[3].FDS_I                                                          |MB_FDS_295                                                         |     1|
|1250  |                \Buffer_DFFs[3].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_296                              |     2|
|1251  |                \PreFetch_Buffers[0].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E                                       |    14|
|1252  |                \PreFetch_Buffers[10].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_297                                   |     3|
|1253  |                \PreFetch_Buffers[11].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_298                                   |     3|
|1254  |                \PreFetch_Buffers[12].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_299                                   |     3|
|1255  |                \PreFetch_Buffers[13].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_300                                   |     2|
|1256  |                \PreFetch_Buffers[14].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_301                                   |     4|
|1257  |                \PreFetch_Buffers[15].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_302                                   |     2|
|1258  |                \PreFetch_Buffers[16].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_303                                   |    20|
|1259  |                \PreFetch_Buffers[17].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_304                                   |     4|
|1260  |                \PreFetch_Buffers[18].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_305                                   |     2|
|1261  |                \PreFetch_Buffers[19].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_306                                   |     2|
|1262  |                \PreFetch_Buffers[1].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_307                                   |     4|
|1263  |                \PreFetch_Buffers[20].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_308                                   |     2|
|1264  |                \PreFetch_Buffers[21].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_309                                   |     2|
|1265  |                \PreFetch_Buffers[22].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_310                                   |     6|
|1266  |                \PreFetch_Buffers[23].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_311                                   |     2|
|1267  |                \PreFetch_Buffers[24].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_312                                   |     4|
|1268  |                \PreFetch_Buffers[25].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_313                                   |     2|
|1269  |                \PreFetch_Buffers[26].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_314                                   |     4|
|1270  |                \PreFetch_Buffers[27].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_315                                   |     2|
|1271  |                \PreFetch_Buffers[28].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_316                                   |     4|
|1272  |                \PreFetch_Buffers[29].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_317                                   |     7|
|1273  |                \PreFetch_Buffers[2].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_318                                   |    11|
|1274  |                \PreFetch_Buffers[30].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_319                                   |     2|
|1275  |                \PreFetch_Buffers[31].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_320                                   |     7|
|1276  |                \PreFetch_Buffers[3].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_321                                   |     9|
|1277  |                \PreFetch_Buffers[4].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_322                                   |    14|
|1278  |                \PreFetch_Buffers[5].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_323                                   |     8|
|1279  |                \PreFetch_Buffers[6].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_324                                   |     3|
|1280  |                \PreFetch_Buffers[7].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_325                                   |     2|
|1281  |                \PreFetch_Buffers[8].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_326                                   |     2|
|1282  |                \PreFetch_Buffers[9].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_327                                   |     4|
|1283  |                of_valid_FDR_I                                                                 |MB_FDR                                                             |    10|
|1284  |              \Using_FPGA.ALU_Carry_FDRE                                                       |microblaze_v10_0_7_MB_FDRE_260                                     |     1|
|1285  |              \Using_FPGA.ALU_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_261                                    |     1|
|1286  |              \Using_FPGA.ALU_OP0_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_262                                     |     1|
|1287  |              \Using_FPGA.ALU_OP1_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_263                                     |     1|
|1288  |              \Using_FPGA.Correct_Carry_MUXCY                                                  |microblaze_v10_0_7_MB_MUXCY_264                                    |     3|
|1289  |              \Using_FPGA.Force1_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_265                                     |     1|
|1290  |              \Using_FPGA.Force2_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_266                                     |     1|
|1291  |              \Using_FPGA.Force_Val1_FDRE                                                      |microblaze_v10_0_7_MB_FDRE_267                                     |     1|
|1292  |              \Using_FPGA.Force_Val2_FDRSE                                                     |microblaze_v10_0_7_MB_FDRSE_268                                    |     1|
|1293  |              \Using_FPGA.I_correct_Carry_Select                                               |MB_LUT4__parameterized9                                            |     1|
|1294  |              \Using_FPGA.Intr_Carry_MUXCY                                                     |microblaze_v10_0_7_MB_MUXCY_269                                    |     1|
|1295  |              \Using_FPGA.MULT_AND_I                                                           |MB_MULT_AND                                                        |     1|
|1296  |              \Using_FPGA.MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_7_MB_MUXCY_270                                    |     1|
|1297  |              \Using_FPGA.MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_7_MB_MUXCY_271                                    |     1|
|1298  |              \Using_FPGA.MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_7_MB_MUXCY_272                                    |    10|
|1299  |              \Using_FPGA.New_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_273                                    |     2|
|1300  |              \Using_FPGA.OpSel1_SPR_Select_LUT_1                                              |MB_LUT4__parameterized1                                            |     1|
|1301  |              \Using_FPGA.OpSel1_SPR_Select_LUT_2                                              |MB_LUT4__parameterized3                                            |     1|
|1302  |              \Using_FPGA.OpSel1_SPR_Select_LUT_3                                              |MB_LUT3                                                            |     1|
|1303  |              \Using_FPGA.OpSel1_SPR_Select_LUT_4                                              |MB_LUT3__parameterized1                                            |     1|
|1304  |              \Using_FPGA.Reg_Test_Equal_FDSE                                                  |MB_FDSE                                                            |     1|
|1305  |              \Using_FPGA.Reg_Test_Equal_N_FDRE                                                |microblaze_v10_0_7_MB_FDRE_274                                     |     1|
|1306  |              \Using_FPGA.Res_Forward1_LUT1                                                    |MB_LUT4__parameterized5                                            |     1|
|1307  |              \Using_FPGA.Res_Forward1_LUT2                                                    |MB_LUT4__parameterized5_275                                        |     1|
|1308  |              \Using_FPGA.Res_Forward1_LUT3                                                    |MB_LUT3__parameterized3                                            |     1|
|1309  |              \Using_FPGA.Res_Forward1_LUT4                                                    |MB_LUT4__parameterized7                                            |     1|
|1310  |              \Using_FPGA.Res_Forward2_LUT1                                                    |MB_LUT4__parameterized5_276                                        |     1|
|1311  |              \Using_FPGA.Res_Forward2_LUT2                                                    |MB_LUT4__parameterized5_277                                        |     1|
|1312  |              \Using_FPGA.Res_Forward2_LUT3                                                    |MB_LUT3__parameterized3_278                                        |     1|
|1313  |              \Using_FPGA.Res_Forward2_LUT4                                                    |MB_LUT4__parameterized7_279                                        |     1|
|1314  |              \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                  |microblaze_v10_0_7_MB_FDRE_280                                     |     1|
|1315  |              \Using_FPGA.Use_Reg_Neg_S_FDRE                                                   |microblaze_v10_0_7_MB_FDRE_281                                     |     1|
|1316  |              \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                              |microblaze_v10_0_7_MB_MUXCY_282                                    |     1|
|1317  |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                               |microblaze_v10_0_7_MB_MUXCY_283                                    |     2|
|1318  |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                               |microblaze_v10_0_7_MB_MUXCY_284                                    |     2|
|1319  |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                               |microblaze_v10_0_7_MB_MUXCY_285                                    |     7|
|1320  |              \Using_FPGA.clean_iReady_MuxCY                                                   |microblaze_v10_0_7_MB_MUXCY_286                                    |     1|
|1321  |              \Using_FPGA.force_di1_LUT3                                                       |MB_LUT3__parameterized5                                            |     1|
|1322  |              \Using_FPGA.force_di2_LUT4                                                       |MB_LUT4__parameterized11                                           |     1|
|1323  |              \Using_FPGA.force_jump1_LUT3                                                     |MB_LUT3__parameterized5_287                                        |     1|
|1324  |              \Using_FPGA.force_jump2_LUT4                                                     |MB_LUT4__parameterized3_288                                        |     1|
|1325  |              \Using_FPGA.iFetch_MuxCY_1                                                       |microblaze_v10_0_7_MB_MUXCY_289                                    |     1|
|1326  |              \Using_FPGA.iFetch_MuxCY_2                                                       |microblaze_v10_0_7_MB_MUXCY_290                                    |     5|
|1327  |              \Using_FPGA.iFetch_MuxCY_3                                                       |microblaze_v10_0_7_MB_MUXCY_291                                    |     2|
|1328  |              \Using_FPGA.of_PipeRun_MuxCY_1                                                   |microblaze_v10_0_7_MB_MUXCY_292                                    |    20|
|1329  |              \Using_FPGA.of_PipeRun_Select_LUT5                                               |MB_LUT5                                                            |     1|
|1330  |              \Using_FPGA.of_PipeRun_without_dready_LUT5                                       |MB_LUT5__parameterized1                                            |     2|
|1331  |              write_Reg_I_LUT                                                                  |MB_LUT4                                                            |     2|
|1332  |            \Implement_Debug_Logic.Master_Core.Debug_Area                                      |Debug                                                              |   465|
|1333  |              \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                         |microblaze_v10_0_7_MB_FDRSE                                        |     8|
|1334  |              \Area_Debug_Control.Stop_CPU_FDRSE                                               |microblaze_v10_0_7_MB_FDRSE_218                                    |     4|
|1335  |              \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                       |microblaze_v10_0_7_MB_FDRSE_219                                    |    40|
|1336  |              \Serial_Dbg_Intf.SRL16E_1                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized0                       |     1|
|1337  |              \Serial_Dbg_Intf.SRL16E_2                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized1                       |     1|
|1338  |              \Serial_Dbg_Intf.SRL16E_3                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized6                       |     1|
|1339  |              \Serial_Dbg_Intf.SRL16E_4                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized7                       |     6|
|1340  |              \Serial_Dbg_Intf.SRL16E_7                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized4                       |     1|
|1341  |              \Serial_Dbg_Intf.SRL16E_8                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized4_220                   |     1|
|1342  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized2                       |     1|
|1343  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3                       |     3|
|1344  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized4_221                   |     1|
|1345  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized5                       |     1|
|1346  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized2_222                   |     1|
|1347  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3_223                   |     2|
|1348  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized4_224                   |     1|
|1349  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized5_225                   |     1|
|1350  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                |mb_sync_bit__parameterized4                                        |     1|
|1351  |              \Serial_Dbg_Intf.sync_dbg_hit                                                    |mb_sync_vec                                                        |     1|
|1352  |                \sync_bits[0].sync_bit                                                         |mb_sync_bit__parameterized4_259                                    |     1|
|1353  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                 |mb_sync_bit__parameterized1_226                                    |     3|
|1354  |              \Serial_Dbg_Intf.sync_pause                                                      |mb_sync_bit__parameterized4_227                                    |     2|
|1355  |              \Serial_Dbg_Intf.sync_running_clock                                              |mb_sync_bit__parameterized4_228                                    |     1|
|1356  |              \Serial_Dbg_Intf.sync_sample                                                     |mb_sync_vec__parameterized1                                        |    30|
|1357  |                \sync_bits[0].sync_bit                                                         |mb_sync_bit_249                                                    |     3|
|1358  |                \sync_bits[1].sync_bit                                                         |mb_sync_bit_250                                                    |     3|
|1359  |                \sync_bits[2].sync_bit                                                         |mb_sync_bit_251                                                    |     5|
|1360  |                \sync_bits[3].sync_bit                                                         |mb_sync_bit_252                                                    |     3|
|1361  |                \sync_bits[4].sync_bit                                                         |mb_sync_bit_253                                                    |     3|
|1362  |                \sync_bits[5].sync_bit                                                         |mb_sync_bit_254                                                    |     3|
|1363  |                \sync_bits[6].sync_bit                                                         |mb_sync_bit_255                                                    |     3|
|1364  |                \sync_bits[7].sync_bit                                                         |mb_sync_bit_256                                                    |     3|
|1365  |                \sync_bits[8].sync_bit                                                         |mb_sync_bit_257                                                    |     2|
|1366  |                \sync_bits[9].sync_bit                                                         |mb_sync_bit_258                                                    |     2|
|1367  |              \Serial_Dbg_Intf.sync_sleep                                                      |mb_sync_bit__parameterized4_229                                    |     1|
|1368  |              \Serial_Dbg_Intf.sync_stop_CPU                                                   |mb_sync_bit__parameterized4_230                                    |     1|
|1369  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I            |address_hit                                                        |    21|
|1370  |                \Compare[0].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_233                                    |     1|
|1371  |                \Compare[0].SRLC16E_I                                                          |MB_SRLC16E                                                         |     4|
|1372  |                \Compare[1].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_234                                    |     1|
|1373  |                \Compare[1].SRLC16E_I                                                          |MB_SRLC16E_235                                                     |     1|
|1374  |                \Compare[2].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_236                                    |     1|
|1375  |                \Compare[2].SRLC16E_I                                                          |MB_SRLC16E_237                                                     |     1|
|1376  |                \Compare[3].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_238                                    |     1|
|1377  |                \Compare[3].SRLC16E_I                                                          |MB_SRLC16E_239                                                     |     1|
|1378  |                \Compare[4].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_240                                    |     1|
|1379  |                \Compare[4].SRLC16E_I                                                          |MB_SRLC16E_241                                                     |     1|
|1380  |                \Compare[5].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_242                                    |     1|
|1381  |                \Compare[5].SRLC16E_I                                                          |MB_SRLC16E_243                                                     |     1|
|1382  |                \Compare[6].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_244                                    |     1|
|1383  |                \Compare[6].SRLC16E_I                                                          |MB_SRLC16E_245                                                     |     1|
|1384  |                \Compare[7].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_246                                    |     1|
|1385  |                \Compare[7].SRLC16E_I                                                          |MB_SRLC16E_247                                                     |     1|
|1386  |                \The_First_BreakPoints.MUXCY_Post                                              |microblaze_v10_0_7_MB_MUXCY_248                                    |     2|
|1387  |              sync_trig_ack_in_0                                                               |mb_sync_bit__parameterized1_231                                    |     2|
|1388  |              sync_trig_out_0                                                                  |mb_sync_bit__parameterized1_232                                    |     2|
|1389  |            \Using_DCache.Using_WriteThrough.DCache_I1                                         |DCache                                                             |   370|
|1390  |              Data_Memory                                                                      |RAM_Module__parameterized5                                         |     1|
|1391  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_217                                                      |     1|
|1392  |              Tag_Memory                                                                       |RAM_Module__parameterized3                                         |     8|
|1393  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_216                                                      |     8|
|1394  |              \Using_FPGA_FSL_2.Cache_hit_MUXCY                                                |microblaze_v10_0_7_MB_MUXCY_196                                    |     2|
|1395  |              \Using_FPGA_FSL_2.DReady_MUXCY                                                   |microblaze_v10_0_7_MB_MUXCY_197                                    |     2|
|1396  |              \Using_FPGA_FSL_2.cache_valid_bit_detect_I1                                      |cache_valid_bit_detect_198                                         |     3|
|1397  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |microblaze_v10_0_7_carry_and_214                                   |     2|
|1398  |                  MUXCY_I                                                                      |microblaze_v10_0_7_MB_MUXCY_215                                    |     2|
|1399  |              \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                             |Cache_Interface__parameterized1                                    |   243|
|1400  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                             |MB_FDSE__parameterized1                                            |     5|
|1401  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1                         |     1|
|1402  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                             |MB_FDSE__parameterized1_208                                        |     4|
|1403  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_209                     |     1|
|1404  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                             |MB_FDSE__parameterized1_210                                        |     2|
|1405  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_211                     |     1|
|1406  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                             |MB_FDSE__parameterized1_212                                        |     3|
|1407  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_213                     |     2|
|1408  |                \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                        |microblaze_v10_0_7_MB_FDRE                                         |    17|
|1409  |                \Using_AXI.Use_AXI_Write.exist_bit_LUT                                         |microblaze_v10_0_7_MB_LUT6__parameterized2                         |     1|
|1410  |              tag_hit_comparator                                                               |comparator_199                                                     |    16|
|1411  |                \Comp_Carry_Chain[0].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_200                                    |     1|
|1412  |                \Comp_Carry_Chain[1].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_201                                    |     1|
|1413  |                \Comp_Carry_Chain[2].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_202                                    |     1|
|1414  |                \Comp_Carry_Chain[3].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_203                                    |     1|
|1415  |                \Comp_Carry_Chain[4].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_204                                    |     1|
|1416  |                \Comp_Carry_Chain[5].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_205                                    |     1|
|1417  |                \Comp_Carry_Chain[6].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_206                                    |     9|
|1418  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                               |microblaze_v10_0_7_MB_MUXCY_207                                    |     1|
|1419  |            \Using_Ext_Databus.DAXI_Interface_I1                                               |DAXI_interface                                                     |   162|
|1420  |            \Using_ICache.ICache_I1                                                            |Icache                                                             |   366|
|1421  |              Cache_Interface_I1                                                               |Cache_Interface                                                    |   108|
|1422  |              Data_RAM_Module                                                                  |RAM_Module__parameterized1                                         |    65|
|1423  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_195                                                      |    65|
|1424  |              Tag_RAM_Module                                                                   |RAM_Module                                                         |     3|
|1425  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36                                                          |     3|
|1426  |              \Using_FPGA_FSL_1.tag_hit_comparator                                             |comparator                                                         |    17|
|1427  |                \Comp_Carry_Chain[0].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_187                                    |     1|
|1428  |                \Comp_Carry_Chain[1].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_188                                    |     1|
|1429  |                \Comp_Carry_Chain[2].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_189                                    |     1|
|1430  |                \Comp_Carry_Chain[3].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_190                                    |     1|
|1431  |                \Comp_Carry_Chain[4].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_191                                    |     1|
|1432  |                \Comp_Carry_Chain[5].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_192                                    |     1|
|1433  |                \Comp_Carry_Chain[6].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_193                                    |     4|
|1434  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                               |microblaze_v10_0_7_MB_MUXCY_194                                    |     1|
|1435  |              \Using_XX_Access_Part2.carry_or_I1                                               |microblaze_v10_0_7_carry_or_184                                    |     3|
|1436  |                MUXCY_I                                                                        |microblaze_v10_0_7_MB_MUXCY_186                                    |     3|
|1437  |              cache_valid_bit_detect_I1                                                        |cache_valid_bit_detect                                             |     1|
|1438  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |microblaze_v10_0_7_carry_and                                       |     1|
|1439  |                  MUXCY_I                                                                      |microblaze_v10_0_7_MB_MUXCY_185                                    |     1|
|1440  |            \Using_ICache.combined_carry_or_I                                                  |microblaze_v10_0_7_carry_or                                        |     2|
|1441  |              MUXCY_I                                                                          |microblaze_v10_0_7_MB_MUXCY                                        |     2|
|1442  |          Reset_DFF                                                                            |mb_sync_bit                                                        |     2|
|1443  |          \Using_Async_Interrupt.Interrupt_DFF                                                 |mb_sync_bit__parameterized1                                        |     1|
|1444  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                     |mb_sync_bit_182                                                    |     2|
|1445  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                     |mb_sync_bit_183                                                    |     2|
|1446  |    microblaze_0_axi_periph                                                                    |system_microblaze_0_axi_periph_0                                   |  7792|
|1447  |      xbar                                                                                     |system_xbar_0                                                      |   708|
|1448  |        inst                                                                                   |axi_crossbar_v2_1_18_axi_crossbar                                  |   708|
|1449  |          \gen_sasd.crossbar_sasd_0                                                            |axi_crossbar_v2_1_18_crossbar_sasd                                 |   702|
|1450  |            addr_arbiter_inst                                                                  |axi_crossbar_v2_1_18_addr_arbiter_sasd                             |   356|
|1451  |            \gen_decerr.decerr_slave_inst                                                      |axi_crossbar_v2_1_18_decerr_slave                                  |    48|
|1452  |            reg_slice_r                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized7     |   258|
|1453  |            splitter_ar                                                                        |axi_crossbar_v2_1_18_splitter__parameterized0                      |     5|
|1454  |            splitter_aw                                                                        |axi_crossbar_v2_1_18_splitter                                      |    13|
|1455  |      m00_couplers                                                                             |m00_couplers_imp_1RZ0IW6                                           |  1012|
|1456  |        auto_pc                                                                                |system_auto_pc_0                                                   |  1012|
|1457  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_159          |  1012|
|1458  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_160                             |  1012|
|1459  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_161                  |   194|
|1460  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_178                  |    37|
|1461  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_179              |   157|
|1462  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_180                    |    70|
|1463  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_181                    |    82|
|1464  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_162                   |    92|
|1465  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_176 |    75|
|1466  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_177 |    15|
|1467  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_163                  |   469|
|1468  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_172                 |   171|
|1469  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_173                 |   174|
|1470  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_174 |    13|
|1471  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_175 |   111|
|1472  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_164                  |   201|
|1473  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_168                  |    35|
|1474  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_169              |   158|
|1475  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_170                    |    72|
|1476  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_171                    |    82|
|1477  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_165                   |    54|
|1478  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_166                 |    23|
|1479  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_167 |     7|
|1480  |      m01_couplers                                                                             |m01_couplers_imp_K87I2F                                            |  1012|
|1481  |        auto_pc                                                                                |system_auto_pc_1                                                   |  1012|
|1482  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_136          |  1012|
|1483  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_137                             |  1012|
|1484  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_138                  |   194|
|1485  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_155                  |    37|
|1486  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_156              |   157|
|1487  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_157                    |    70|
|1488  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_158                    |    82|
|1489  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_139                   |    92|
|1490  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_153 |    75|
|1491  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_154 |    15|
|1492  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_140                  |   469|
|1493  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_149                 |   171|
|1494  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_150                 |   174|
|1495  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_151 |    13|
|1496  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_152 |   111|
|1497  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_141                  |   201|
|1498  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_145                  |    35|
|1499  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_146              |   158|
|1500  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_147                    |    72|
|1501  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_148                    |    82|
|1502  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_142                   |    54|
|1503  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_143                 |    23|
|1504  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_144 |     7|
|1505  |      m02_couplers                                                                             |m02_couplers_imp_QYRHL1                                            |  1012|
|1506  |        auto_pc                                                                                |system_auto_pc_2                                                   |  1012|
|1507  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_113          |  1012|
|1508  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_114                             |  1012|
|1509  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_115                  |   194|
|1510  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_132                  |    37|
|1511  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_133              |   157|
|1512  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_134                    |    70|
|1513  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_135                    |    82|
|1514  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_116                   |    92|
|1515  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_130 |    75|
|1516  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_131 |    15|
|1517  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_117                  |   469|
|1518  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_126                 |   171|
|1519  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_127                 |   174|
|1520  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_128 |    13|
|1521  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_129 |   111|
|1522  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_118                  |   201|
|1523  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_122                  |    35|
|1524  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_123              |   158|
|1525  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_124                    |    72|
|1526  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_125                    |    82|
|1527  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_119                   |    54|
|1528  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_120                 |    23|
|1529  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_121 |     7|
|1530  |      m03_couplers                                                                             |m03_couplers_imp_1LIFQL0                                           |  1012|
|1531  |        auto_pc                                                                                |system_auto_pc_3                                                   |  1012|
|1532  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_90           |  1012|
|1533  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_91                              |  1012|
|1534  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_92                   |   194|
|1535  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_109                  |    37|
|1536  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_110              |   157|
|1537  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_111                    |    70|
|1538  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_112                    |    82|
|1539  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_93                    |    92|
|1540  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_107 |    75|
|1541  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_108 |    15|
|1542  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_94                   |   469|
|1543  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_103                 |   171|
|1544  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_104                 |   174|
|1545  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_105 |    13|
|1546  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_106 |   111|
|1547  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_95                   |   201|
|1548  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_99                   |    35|
|1549  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_100              |   158|
|1550  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_101                    |    72|
|1551  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_102                    |    82|
|1552  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_96                    |    54|
|1553  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_97                  |    23|
|1554  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_98  |     7|
|1555  |      m05_couplers                                                                             |m05_couplers_imp_17ILSXC                                           |  1012|
|1556  |        auto_pc                                                                                |system_auto_pc_4                                                   |  1012|
|1557  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_67           |  1012|
|1558  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_68                              |  1012|
|1559  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_69                   |   194|
|1560  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_86                   |    37|
|1561  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_87               |   157|
|1562  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_88                     |    70|
|1563  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_89                     |    82|
|1564  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_70                    |    92|
|1565  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_84  |    75|
|1566  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_85  |    15|
|1567  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_71                   |   469|
|1568  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_80                  |   171|
|1569  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_81                  |   174|
|1570  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_82  |    13|
|1571  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_83  |   111|
|1572  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_72                   |   201|
|1573  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_76                   |    35|
|1574  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_77               |   158|
|1575  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_78                     |    72|
|1576  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_79                     |    82|
|1577  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_73                    |    54|
|1578  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_74                  |    23|
|1579  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_75  |     7|
|1580  |      m06_couplers                                                                             |m06_couplers_imp_1E95TTU                                           |  1012|
|1581  |        auto_pc                                                                                |system_auto_pc_5                                                   |  1012|
|1582  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_44           |  1012|
|1583  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_45                              |  1012|
|1584  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_46                   |   194|
|1585  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_63                   |    37|
|1586  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_64               |   157|
|1587  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_65                     |    70|
|1588  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_66                     |    82|
|1589  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_47                    |    92|
|1590  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_61  |    75|
|1591  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_62  |    15|
|1592  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_48                   |   469|
|1593  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_57                  |   171|
|1594  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_58                  |   174|
|1595  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_59  |    13|
|1596  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_60  |   111|
|1597  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_49                   |   201|
|1598  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_53                   |    35|
|1599  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_54               |   158|
|1600  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_55                     |    72|
|1601  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_56                     |    82|
|1602  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_50                    |    54|
|1603  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_51                  |    23|
|1604  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_52  |     7|
|1605  |      m07_couplers                                                                             |m07_couplers_imp_7MB6C3                                            |  1012|
|1606  |        auto_pc                                                                                |system_auto_pc_6                                                   |  1012|
|1607  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter              |  1012|
|1608  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s                                 |  1012|
|1609  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel                      |   194|
|1610  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                      |    37|
|1611  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_41               |   157|
|1612  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_42                     |    70|
|1613  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_43                     |    82|
|1614  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel                       |    92|
|1615  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1     |    75|
|1616  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2     |    15|
|1617  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice                      |   469|
|1618  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice                     |   171|
|1619  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_40                  |   174|
|1620  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1     |    13|
|1621  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2     |   111|
|1622  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel                      |   201|
|1623  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                      |    35|
|1624  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator                  |   158|
|1625  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd                        |    72|
|1626  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                        |    82|
|1627  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel                       |    54|
|1628  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo                     |    23|
|1629  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0     |     7|
|1630  |      s00_couplers                                                                             |s00_couplers_imp_1LZPV07                                           |     0|
|1631  |        auto_pc                                                                                |system_auto_pc_7                                                   |     0|
|1632  |    switches                                                                                   |system_axi_gpio_0_0                                                |   280|
|1633  |      U0                                                                                       |axi_gpio__parameterized1                                           |   280|
|1634  |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized2                                      |    95|
|1635  |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized2                                   |    95|
|1636  |            I_DECODER                                                                          |address_decoder__parameterized2                                    |    34|
|1637  |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized25                                         |     1|
|1638  |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized27                                         |     1|
|1639  |        gpio_core_1                                                                            |GPIO_Core__parameterized0                                          |   166|
|1640  |          \Not_Dual.INPUT_DOUBLE_REGS3                                                         |cdc_sync__parameterized2                                           |    64|
|1641  |    vio_0                                                                                      |system_vio_0_0                                                     |   517|
|1642  |      inst                                                                                     |vio_v3_0_19_vio                                                    |   517|
|1643  |        U_XSDB_SLAVE                                                                           |xsdbs_v1_0_2_xsdbs__parameterized0                                 |   248|
|1644  |        DECODER_INST                                                                           |vio_v3_0_19_decoder                                                |    83|
|1645  |        PROBE_IN_INST                                                                          |vio_v3_0_19_probe_in_one                                           |   102|
|1646  |        PROBE_OUT_ALL_INST                                                                     |vio_v3_0_19_probe_out_all                                          |    64|
|1647  |          \G_PROBE_OUT[0].PROBE_OUT0_INST                                                      |vio_v3_0_19_probe_out_one                                          |     3|
|1648  |          \G_PROBE_OUT[1].PROBE_OUT0_INST                                                      |vio_v3_0_19_probe_out_one__parameterized0                          |    16|
|1649  |          \G_PROBE_OUT[2].PROBE_OUT0_INST                                                      |vio_v3_0_19_probe_out_one__parameterized0_39                       |    16|
|1650  |        PROBE_OUT_WIDTH_INST                                                                   |vio_v3_0_19_probe_width                                            |     4|
|1651  |    rst_clk_wiz_1_100M                                                                         |system_rst_clk_wiz_1_100M_0                                        |    66|
|1652  |      U0                                                                                       |proc_sys_reset                                                     |    66|
|1653  |        EXT_LPF                                                                                |lpf                                                                |    23|
|1654  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync__parameterized1                                           |     6|
|1655  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |cdc_sync__parameterized1_38                                        |     6|
|1656  |        SEQ                                                                                    |sequence_psr                                                       |    38|
|1657  |          SEQ_COUNTER                                                                          |upcnt_n                                                            |    13|
|1658  |    mdm_1                                                                                      |system_mdm_1_0                                                     |   231|
|1659  |      U0                                                                                       |MDM                                                                |   231|
|1660  |        MDM_Core_I1                                                                            |MDM_Core                                                           |   220|
|1661  |          JTAG_CONTROL_I                                                                       |JTAG_CONTROL                                                       |   171|
|1662  |            \Use_BSCAN.FDC_I                                                                   |MB_FDC_1                                                           |    48|
|1663  |            \Use_BSCAN.SYNC_FDRE                                                               |MB_FDRE_1                                                          |     2|
|1664  |            \Use_Config_SRL16E.SRL16E_1                                                        |mdm_v3_2_14_MB_SRL16E                                              |     4|
|1665  |            \Use_Config_SRL16E.SRL16E_2                                                        |mdm_v3_2_14_MB_SRL16E__parameterized0                              |     1|
|1666  |            \Use_ID_SRL16E.SRL16E_ID_1                                                         |mdm_v3_2_14_MB_SRL16E__parameterized1                              |     3|
|1667  |            \Use_ID_SRL16E.SRL16E_ID_2                                                         |mdm_v3_2_14_MB_SRL16E__parameterized2                              |     1|
|1668  |        \No_Dbg_Reg_Access.BUFG_DRCK                                                           |MB_BUFG                                                            |     1|
|1669  |        \Use_E2.BSCAN_I                                                                        |MB_BSCANE2                                                         |     9|
|1670  |    math_ip_0                                                                                  |system_math_ip_0_0                                                 |   162|
|1671  |      inst                                                                                     |math_ip                                                            |   162|
|1672  |        U1                                                                                     |lab2_user_logic                                                    |    29|
|1673  |    ila_0                                                                                      |system_ila_0_0                                                     |  1840|
|1674  |      inst                                                                                     |ila_v6_2_7_ila                                                     |  1840|
|1675  |        ila_core_inst                                                                          |ila_v6_2_7_ila_core                                                |  1833|
|1676  |          ila_trace_memory_inst                                                                |ila_v6_2_7_ila_trace_memory                                        |     1|
|1677  |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                          |blk_mem_gen_v8_3_6                                                 |     1|
|1678  |              inst_blk_mem_gen                                                                 |blk_mem_gen_v8_3_6_synth                                           |     1|
|1679  |                \gnbram.gnativebmg.native_blk_mem_gen                                          |blk_mem_gen_v8_3_6_blk_mem_gen_top                                 |     1|
|1680  |                  \valid.cstr                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                        |     1|
|1681  |                    \ramloop[0].ram.r                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                          |     1|
|1682  |                      \prim_noinit.ram                                                         |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                        |     1|
|1683  |          u_ila_cap_ctrl                                                                       |ila_v6_2_7_ila_cap_ctrl_legacy                                     |   278|
|1684  |            U_CDONE                                                                            |ltlib_v1_0_0_cfglut6__parameterized0                               |     5|
|1685  |            U_NS0                                                                              |ltlib_v1_0_0_cfglut7                                               |     6|
|1686  |            U_NS1                                                                              |ltlib_v1_0_0_cfglut7_23                                            |     6|
|1687  |            u_cap_addrgen                                                                      |ila_v6_2_7_ila_cap_addrgen                                         |   256|
|1688  |              U_CMPRESET                                                                       |ltlib_v1_0_0_cfglut6                                               |     3|
|1689  |              u_cap_sample_counter                                                             |ila_v6_2_7_ila_cap_sample_counter                                  |    62|
|1690  |                U_SCE                                                                          |ltlib_v1_0_0_cfglut4_30                                            |     1|
|1691  |                U_SCMPCE                                                                       |ltlib_v1_0_0_cfglut5_31                                            |     1|
|1692  |                U_SCRST                                                                        |ltlib_v1_0_0_cfglut6_32                                            |     5|
|1693  |                u_scnt_cmp                                                                     |ltlib_v1_0_0_match_nodelay_33                                      |    23|
|1694  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA_nodelay_34                                 |    23|
|1695  |                    DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized1_35                          |    13|
|1696  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized1_36                    |     5|
|1697  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized2_37                    |     6|
|1698  |              u_cap_window_counter                                                             |ila_v6_2_7_ila_cap_window_counter                                  |    60|
|1699  |                U_WCE                                                                          |ltlib_v1_0_0_cfglut4                                               |     1|
|1700  |                U_WHCMPCE                                                                      |ltlib_v1_0_0_cfglut5                                               |     1|
|1701  |                U_WLCMPCE                                                                      |ltlib_v1_0_0_cfglut5_24                                            |     1|
|1702  |                u_wcnt_hcmp                                                                    |ltlib_v1_0_0_match_nodelay                                         |    12|
|1703  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA_nodelay_26                                 |    12|
|1704  |                    DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized1_27                          |    12|
|1705  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized1_28                    |     5|
|1706  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized2_29                    |     5|
|1707  |                u_wcnt_lcmp                                                                    |ltlib_v1_0_0_match_nodelay_25                                      |    22|
|1708  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA_nodelay                                    |    22|
|1709  |                    DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized1                             |    12|
|1710  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized1                       |     5|
|1711  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized2                       |     5|
|1712  |          u_ila_regs                                                                           |ila_v6_2_7_ila_register                                            |  1284|
|1713  |            U_XSDB_SLAVE                                                                       |xsdbs_v1_0_2_xsdbs__1                                              |   302|
|1714  |            reg_890                                                                            |xsdbs_v1_0_2_reg__parameterized44__1                               |    16|
|1715  |              \I_EN_STAT_EQ1.U_STAT                                                            |xsdbs_v1_0_2_reg_stat_22                                           |    16|
|1716  |            \MU_SRL[0].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s                                               |    77|
|1717  |            \TC_SRL[0].tc_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized0                               |    75|
|1718  |            reg_15                                                                             |xsdbs_v1_0_2_reg__parameterized26                                  |    17|
|1719  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_21                                            |    17|
|1720  |            reg_16                                                                             |xsdbs_v1_0_2_reg__parameterized27                                  |    17|
|1721  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_20                                            |    17|
|1722  |            reg_17                                                                             |xsdbs_v1_0_2_reg__parameterized28                                  |    45|
|1723  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_19                                            |    45|
|1724  |            reg_18                                                                             |xsdbs_v1_0_2_reg__parameterized29                                  |    17|
|1725  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_18                                            |    17|
|1726  |            reg_19                                                                             |xsdbs_v1_0_2_reg__parameterized30                                  |    17|
|1727  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_17                                            |    17|
|1728  |            reg_1a                                                                             |xsdbs_v1_0_2_reg__parameterized31                                  |    51|
|1729  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl__parameterized1_16                            |    51|
|1730  |            reg_6                                                                              |xsdbs_v1_0_2_reg__parameterized11                                  |    39|
|1731  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_15                                            |    39|
|1732  |            reg_7                                                                              |xsdbs_v1_0_2_reg__parameterized12                                  |    23|
|1733  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl__parameterized0                               |    23|
|1734  |            reg_8                                                                              |xsdbs_v1_0_2_reg__parameterized13                                  |     9|
|1735  |              \I_EN_STAT_EQ1.U_STAT                                                            |xsdbs_v1_0_2_reg_stat_14                                           |     9|
|1736  |            reg_80                                                                             |xsdbs_v1_0_2_reg__parameterized32                                  |    20|
|1737  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl__parameterized1_13                            |    20|
|1738  |            reg_81                                                                             |xsdbs_v1_0_2_reg__parameterized33                                  |    18|
|1739  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_12                                            |    18|
|1740  |            reg_82                                                                             |xsdbs_v1_0_2_reg__parameterized34                                  |    17|
|1741  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl__parameterized1                               |    17|
|1742  |            reg_83                                                                             |xsdbs_v1_0_2_reg__parameterized35                                  |    51|
|1743  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_11                                            |    51|
|1744  |            reg_84                                                                             |xsdbs_v1_0_2_reg__parameterized36                                  |    18|
|1745  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_10                                            |    18|
|1746  |            reg_85                                                                             |xsdbs_v1_0_2_reg__parameterized37                                  |    17|
|1747  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl_9                                             |    17|
|1748  |            reg_887                                                                            |xsdbs_v1_0_2_reg__parameterized39                                  |     2|
|1749  |              \I_EN_STAT_EQ1.U_STAT                                                            |xsdbs_v1_0_2_reg_stat_8                                            |     2|
|1750  |            reg_88d                                                                            |xsdbs_v1_0_2_reg__parameterized41                                  |     4|
|1751  |              \I_EN_STAT_EQ1.U_STAT                                                            |xsdbs_v1_0_2_reg_stat_7                                            |     4|
|1752  |            reg_9                                                                              |xsdbs_v1_0_2_reg__parameterized14                                  |    10|
|1753  |              \I_EN_STAT_EQ1.U_STAT                                                            |xsdbs_v1_0_2_reg_stat_6                                            |    10|
|1754  |            reg_srl_fff                                                                        |xsdbs_v1_0_2_reg_p2s__parameterized1                               |    88|
|1755  |            reg_stream_ffd                                                                     |xsdbs_v1_0_2_reg_stream                                            |    21|
|1756  |              \I_EN_CTL_EQ1.U_CTL                                                              |xsdbs_v1_0_2_reg_ctl                                               |    21|
|1757  |            reg_stream_ffe                                                                     |xsdbs_v1_0_2_reg_stream__parameterized0                            |    31|
|1758  |              \I_EN_STAT_EQ1.U_STAT                                                            |xsdbs_v1_0_2_reg_stat                                              |    31|
|1759  |          u_ila_reset_ctrl                                                                     |ila_v6_2_7_ila_reset_ctrl                                          |    46|
|1760  |            arm_detection_inst                                                                 |ltlib_v1_0_0_rising_edge_detection                                 |     5|
|1761  |            \asyncrounous_transfer.arm_in_transfer_inst                                        |ltlib_v1_0_0_async_edge_xfer                                       |     7|
|1762  |            \asyncrounous_transfer.arm_out_transfer_inst                                       |ltlib_v1_0_0_async_edge_xfer_2                                     |     6|
|1763  |            \asyncrounous_transfer.halt_in_transfer_inst                                       |ltlib_v1_0_0_async_edge_xfer_3                                     |     7|
|1764  |            \asyncrounous_transfer.halt_out_transfer_inst                                      |ltlib_v1_0_0_async_edge_xfer_4                                     |     6|
|1765  |            halt_detection_inst                                                                |ltlib_v1_0_0_rising_edge_detection_5                               |     6|
|1766  |          u_trig                                                                               |ila_v6_2_7_ila_trigger                                             |    58|
|1767  |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                    |ltlib_v1_0_0_match                                                 |    11|
|1768  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |ltlib_v1_0_0_allx_typeA                                            |     9|
|1769  |                DUT                                                                            |ltlib_v1_0_0_all_typeA                                             |     8|
|1770  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |ltlib_v1_0_0_all_typeA_slice_1                                     |     6|
|1771  |            U_TM                                                                               |ila_v6_2_7_ila_trig_match                                          |    46|
|1772  |              \N_DDR_MODE.G_NMU[0].U_M                                                         |ltlib_v1_0_0_match__parameterized0                                 |    46|
|1773  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |ltlib_v1_0_0_allx_typeA__parameterized0                            |    45|
|1774  |                  DUT                                                                          |ltlib_v1_0_0_all_typeA__parameterized0                             |    13|
|1775  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |ltlib_v1_0_0_all_typeA_slice__parameterized0                       |     5|
|1776  |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |ltlib_v1_0_0_all_typeA_slice                                       |     6|
|1777  |          xsdb_memory_read_inst                                                                |ltlib_v1_0_0_generic_memrd                                         |    75|
|1778  |    microblaze_0_local_memory                                                                  |microblaze_0_local_memory_imp_OGE0N8                               |    44|
|1779  |      dlmb_bram_if_cntlr                                                                       |system_dlmb_bram_if_cntlr_0                                        |     8|
|1780  |        U0                                                                                     |lmb_bram_if_cntlr_0                                                |     8|
|1781  |      dlmb_v10                                                                                 |system_dlmb_v10_0                                                  |     1|
|1782  |        U0                                                                                     |lmb_v10                                                            |     1|
|1783  |      ilmb_bram_if_cntlr                                                                       |system_ilmb_bram_if_cntlr_0                                        |     8|
|1784  |        U0                                                                                     |lmb_bram_if_cntlr                                                  |     8|
|1785  |      ilmb_v10                                                                                 |system_ilmb_v10_0                                                  |     1|
|1786  |        U0                                                                                     |lmb_v10__1                                                         |     1|
|1787  |      lmb_bram                                                                                 |system_lmb_bram_0                                                  |    26|
|1788  |        U0                                                                                     |blk_mem_gen_v8_4_1__parameterized1                                 |    26|
|1789  |          inst_blk_mem_gen                                                                     |blk_mem_gen_v8_4_1_synth__parameterized0                           |    26|
|1790  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0                 |    26|
|1791  |              \valid.cstr                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0        |    26|
|1792  |                \ramloop[0].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1          |     1|
|1793  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1        |     1|
|1794  |                \ramloop[1].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2          |     1|
|1795  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2        |     1|
|1796  |                \ramloop[2].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3          |     1|
|1797  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3        |     1|
|1798  |                \ramloop[3].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4          |    23|
|1799  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4        |     5|
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:03 ; elapsed = 00:09:47 . Memory (MB): peak = 1468.352 ; gain = 994.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:09:07 . Memory (MB): peak = 1468.352 ; gain = 994.281
Synthesis Optimization Complete : Time (s): cpu = 00:09:04 ; elapsed = 00:09:47 . Memory (MB): peak = 1468.352 ; gain = 994.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: system_i/ila_0 UUID: 5abab766-aba0-516d-aad8-c91aeedbf1fd 
INFO: [Chipscope 16-324] Core: system_i/system_ila_0/inst/ila_lib UUID: 45d3035b-fe74-5890-a869-ed7d93cda129 
INFO: [Chipscope 16-324] Core: system_i/vio_0 UUID: d3cf4c90-4ae7-59d4-98f9-c553b9260afe 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 635 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 73 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  CFGLUT5 => SRLC32E: 22 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 109 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1417 Infos, 342 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:23 ; elapsed = 00:10:09 . Memory (MB): peak = 1744.273 ; gain = 1270.203
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/xup/embedded/2018_2_microblz/lab6/lab6.runs/synth_1/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1744.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1744.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug 17 14:31:08 2018...
