// -------------------------------------------------------------
// 
// File Name: hdlsrc\final_heart_sym2_level3_fixed\Absolute_Value1.v
// Created: 2024-04-17 00:25:34
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Absolute_Value1
// Source Path: final_heart_sym2_level3_fixed/DWT_sym2_3_Level/Threshold_Estimator/Absolute_Value1
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Absolute_Value1
          (Signal_w4,
           Out_Abs);


  input   signed [15:0] Signal_w4;  // sfix16_En26
  output  [15:0] Out_Abs;  // ufix16_En27


  wire signed [15:0] Constant295_out1;  // sfix16_En4
  wire signed [37:0] Relational_Operator2_1_cast;  // sfix38_En26
  wire signed [37:0] Relational_Operator2_1_cast_1;  // sfix38_En26
  wire Relational_Operator2_relop1;
  wire switch_compare_1;
  wire [15:0] Signal_w4_dtc;  // ufix16_En27
  wire signed [16:0] Gain2_cast;  // sfix17_En26
  wire signed [16:0] Gain2_cast_1;  // sfix17_En26
  wire signed [31:0] Gain2_cast_2;  // sfix32_En41
  wire [15:0] Gain2_out1;  // ufix16_En28
  wire [15:0] Gain2_out1_dtc;  // ufix16_En27
  wire [15:0] Absolute_Switch_out1;  // ufix16_En27


  assign Constant295_out1 = 16'sb0000000000000000;


  assign Relational_Operator2_1_cast = {{22{Signal_w4[15]}}, Signal_w4};
  assign Relational_Operator2_1_cast_1 = {Constant295_out1, 22'b0000000000000000000000};
  assign Relational_Operator2_relop1 = Relational_Operator2_1_cast < Relational_Operator2_1_cast_1;


  assign switch_compare_1 = Relational_Operator2_relop1 == 1'b1;



  assign Signal_w4_dtc = {Signal_w4[14:0], 1'b0};



  assign Gain2_cast = {Signal_w4[15], Signal_w4};
  assign Gain2_cast_1 =  - (Gain2_cast);
  assign Gain2_cast_2 = {Gain2_cast_1, 15'b000000000000000};
  assign Gain2_out1 = Gain2_cast_2[28:13];


  assign Gain2_out1_dtc = {1'b0, Gain2_out1[15:1]};



  assign Absolute_Switch_out1 = (switch_compare_1 == 1'b0 ? Signal_w4_dtc :
              Gain2_out1_dtc);


  assign Out_Abs = Absolute_Switch_out1;

endmodule  // Absolute_Value1

