<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Register 'color_blinking_V' is power-on initialization." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2016-02-01T21:36:40.539+0100" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'H_SYNC_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2016-02-01T21:36:40.530+0100" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'V_SYNC_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2016-02-01T21:36:40.523+0100" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'B_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2016-02-01T21:36:40.513+0100" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'G_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2016-02-01T21:36:40.505+0100" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'R_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2016-02-01T21:36:40.492+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
