Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Sun Sep 28 21:47:52 2025
| Host         : DESKTOP-FSFULEL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    55 |
|    Minimum number of control sets                        |    55 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    55 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             175 |           74 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |              20 |            5 |
| Yes          | No                    | Yes                    |            1497 |          580 |
| Yes          | Yes                   | No                     |              51 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                           Enable Signal                           |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  clk_ins/inst/clk_out100 |                                                                   |                                                      |                1 |              1 |         1.00 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_transmitter/txd_reg_i_2_n_0                          | soc_ins/uart_transmitter/txd_reg_i_1_n_0             |                1 |              1 |         1.00 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/spi_mosi_i_1_n_0                 | soc_ins/cpu_core/register_file/rst_n                 |                1 |              1 |         1.00 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/data2[1]                                         | soc_ins/cpu_core/register_file/rst_n                 |                1 |              1 |         1.00 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_transmitter/bit_counter[3]_i_2__0_n_0                | soc_ins/uart_transmitter/bit_counter[3]_i_1__1_n_0   |                1 |              4 |         4.00 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_receiver/next_bit                                    | soc_ins/uart_receiver/bit_counter[3]_i_1__0_n_0      |                1 |              4 |         4.00 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_transmitter/data_to_send[6]_i_1_n_0                  | soc_ins/cpu_core/register_file/rst_n                 |                2 |              7 |         3.50 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_receiver/recieved_data0                              | soc_ins/uart_receiver/recieved_data[7]_i_1_n_0       |                1 |              8 |         8.00 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/bit_counter                      | soc_ins/cpu_core/register_file/rst_n                 |                3 |              8 |         2.67 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_receiver/uart_rx_data[7]_i_1_n_0                     | soc_ins/cpu_core/register_file/rst_n                 |                2 |              8 |         4.00 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/ex_mem_result_reg[2]_0[0]                        |                                                      |                2 |              8 |         4.00 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_transmitter/txd_reg_i_2_n_0                          | soc_ins/uart_transmitter/cycle_counter[8]_i_1__0_n_0 |                2 |              9 |         4.50 |
|  clk_ins/inst/clk_out100 | soc_ins/uart_receiver/cycle_counter0                              | soc_ins/uart_receiver/cycle_counter[8]_i_1_n_0       |                3 |              9 |         3.00 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/gpio_reg                                         | soc_ins/cpu_core/register_file/rst_n                 |                4 |             10 |         2.50 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/init_cnt[0]_i_1_n_0              |                                                      |                3 |             12 |         4.00 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[13][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |                9 |             32 |         3.56 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/FSM_onehot_fsm_state_reg_n_0_[4] | soc_ins/cpu_core/register_file/rst_n                 |                6 |             32 |         5.33 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/shift_reg_in                     | soc_ins/cpu_core/register_file/rst_n                 |                4 |             32 |         8.00 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/E[0]                             | soc_ins/cpu_core/register_file/rst_n                 |               10 |             32 |         3.20 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/done_reg_1[0]                    | soc_ins/cpu_core/register_file/rst_n                 |                6 |             32 |         5.33 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[17][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               10 |             32 |         3.20 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/spi_master_inst/shift_reg_out                    | soc_ins/cpu_core/register_file/rst_n                 |                9 |             32 |         3.56 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[22][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               13 |             32 |         2.46 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[15][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               11 |             32 |         2.91 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[18][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |                9 |             32 |         3.56 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[24][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               12 |             32 |         2.67 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[30][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               14 |             32 |         2.29 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[4][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               16 |             32 |         2.00 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[19][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |                7 |             32 |         4.57 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[8][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               26 |             32 |         1.23 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[7][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               22 |             32 |         1.45 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[3][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               20 |             32 |         1.60 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[25][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               19 |             32 |         1.68 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[31][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               15 |             32 |         2.13 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[5][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               22 |             32 |         1.45 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[12][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |                8 |             32 |         4.00 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[16][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               11 |             32 |         2.91 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[2][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               19 |             32 |         1.68 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[20][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               12 |             32 |         2.67 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[1][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |                9 |             32 |         3.56 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[21][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |                7 |             32 |         4.57 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[23][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               10 |             32 |         3.20 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[27][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               12 |             32 |         2.67 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[26][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               16 |             32 |         2.00 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[28][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               18 |             32 |         1.78 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[29][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               11 |             32 |         2.91 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[14][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |                9 |             32 |         3.56 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[9][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               18 |             32 |         1.78 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[6][31]_i_1_n_0           | soc_ins/cpu_core/register_file/rst_n                 |               26 |             32 |         1.23 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[10][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |                9 |             32 |         3.56 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/register_file/registers[11][31]_i_1_n_0          | soc_ins/cpu_core/register_file/rst_n                 |               10 |             32 |         3.20 |
|  clk_ins/inst/clk_out100 | soc_ins/cpu_core/E[0]                                             | soc_ins/cpu_core/register_file/rst_n                 |               17 |             63 |         3.71 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/if_id_instr                                      | soc_ins/cpu_core/register_file/rst_n                 |               34 |            100 |         2.94 |
|  clk_ins/inst/clk_out100 | soc_ins/mem_ctrl/instr_ready_reg_0                                | soc_ins/cpu_core/register_file/rst_n                 |               56 |            163 |         2.91 |
|  clk_ins/inst/clk_out100 |                                                                   | soc_ins/cpu_core/register_file/rst_n                 |               77 |            182 |         2.36 |
+--------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


