Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Apr  8 19:11:37 2018
| Host         : nezin-desktop running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file maia_timing_summary_routed.rpt -rpx maia_timing_summary_routed.rpx
| Design       : maia
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.663        0.000                      0                33525        0.050        0.000                      0                33525        8.750        0.000                       0                 10037  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.663        0.000                      0                33525        0.050        0.000                      0                33525        8.750        0.000                       0                 10037  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[348]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[29].dot_gen/new_value_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.413ns  (logic 6.970ns (48.358%)  route 7.443ns (51.642%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 25.772 - 20.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        1.979     5.259    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X94Y105        FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[348]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[348]/Q
                         net (fo=19, routed)          1.479     7.255    fc_layer/rom_out__0[348]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.379 r  fc_layer/new_value_reg_i_472__34/O
                         net (fo=1, routed)           0.000     7.379    fc_layer/new_value_reg_i_472__34_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.929 r  fc_layer/new_value_reg_i_418__27/CO[3]
                         net (fo=2, routed)           0.795     8.725    fc_layer/new_value_reg_i_418__27_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.305 r  fc_layer/new_value_reg_i_324__27/CO[3]
                         net (fo=1, routed)           0.000     9.305    fc_layer/new_value_reg_i_324__27_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.576 r  fc_layer/new_value_reg_i_425__27/CO[0]
                         net (fo=6, routed)           0.599    10.175    fc_layer/new_value_reg_1528[0]
    SLICE_X80Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.004 r  fc_layer/new_value_reg_i_423__27/CO[3]
                         net (fo=1, routed)           0.000    11.004    fc_layer/new_value_reg_i_423__27_n_0
    SLICE_X80Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.338 r  fc_layer/new_value_reg_i_456__27/O[1]
                         net (fo=4, routed)           0.828    12.166    fc_layer_n_4713
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.303    12.469 r  new_value_reg_i_412__26/O
                         net (fo=1, routed)           0.000    12.469    fc_layer/bbstub_douta[350]_3[0]
    SLICE_X81Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.049 r  fc_layer/new_value_reg_i_292__27/O[2]
                         net (fo=2, routed)           0.724    13.772    fc_layer_n_4758
    SLICE_X83Y105        LUT3 (Prop_lut3_I0_O)        0.327    14.099 r  new_value_reg_i_212__27/O
                         net (fo=2, routed)           0.447    14.547    new_value_reg_i_212__27_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.332    14.879 r  new_value_reg_i_216__26/O
                         net (fo=1, routed)           0.000    14.879    fc_layer/bbstub_douta[350]_12[0]
    SLICE_X83Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.411 r  fc_layer/new_value_reg_i_113__27/CO[3]
                         net (fo=1, routed)           0.000    15.411    fc_layer/new_value_reg_i_113__27_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.633 f  fc_layer/new_value_reg_i_80__26/O[0]
                         net (fo=2, routed)           0.468    16.101    generate_sbl[29].sbl_gen_c/SHIFT_RIGHT2[11]
    SLICE_X84Y107        LUT1 (Prop_lut1_I0_O)        0.299    16.400 r  new_value_reg_i_101__27/O
                         net (fo=1, routed)           0.000    16.400    new_value_reg_i_101__27_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.950 r  new_value_reg_i_67__26/CO[3]
                         net (fo=1, routed)           0.000    16.950    new_value_reg_i_67__26_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.263 r  new_value_reg_i_63__26/O[3]
                         net (fo=1, routed)           0.839    18.101    fc_layer/generate_sbl[29].mux_gen/bbstub_douta[350]_11[15]
    SLICE_X91Y110        LUT5 (Prop_lut5_I2_O)        0.306    18.407 r  fc_layer/generate_sbl[29].mux_gen/new_value_reg_i_1/O
                         net (fo=1, routed)           1.265    19.672    fc_layer/generate_dots[29].dot_gen/low[17]
    DSP48_X3Y38          DSP48E1                                      r  fc_layer/generate_dots[29].dot_gen/new_value_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.698    25.772    fc_layer/generate_dots[29].dot_gen/clk
    DSP48_X3Y38          DSP48E1                                      r  fc_layer/generate_dots[29].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.906    
                         clock uncertainty           -0.035    25.871    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536    22.335    fc_layer/generate_dots[29].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[59].dot_gen/new_value_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.527ns  (logic 6.645ns (45.743%)  route 7.882ns (54.257%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 25.657 - 20.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        1.726     5.006    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X58Y45         FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.518     5.524 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/Q
                         net (fo=19, routed)          1.252     6.775    fc_layer/rom_out[708]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.124     6.899 r  fc_layer/new_value_reg_i_472__16/O
                         net (fo=1, routed)           0.000     6.899    fc_layer/new_value_reg_i_472__16_n_0
    SLICE_X71Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.449 r  fc_layer/new_value_reg_i_418__13/CO[3]
                         net (fo=2, routed)           0.957     8.406    fc_layer/new_value_reg_i_418__13_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.986 r  fc_layer/new_value_reg_i_324__13/CO[3]
                         net (fo=1, routed)           0.000     8.986    fc_layer/new_value_reg_i_324__13_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.257 r  fc_layer/new_value_reg_i_425__13/CO[0]
                         net (fo=6, routed)           0.816    10.074    fc_layer/new_value_reg_785[0]
    SLICE_X73Y38         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.833    10.907 r  fc_layer/new_value_reg_i_423__13/O[2]
                         net (fo=3, routed)           0.832    11.739    fc_layer_n_2427
    SLICE_X72Y40         LUT3 (Prop_lut3_I0_O)        0.302    12.041 r  new_value_reg_i_308__13/O
                         net (fo=1, routed)           0.000    12.041    fc_layer/bbstub_douta[710]_14[3]
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.442 r  fc_layer/new_value_reg_i_247__13/CO[3]
                         net (fo=1, routed)           0.000    12.442    fc_layer/new_value_reg_i_247__13_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.776 r  fc_layer/new_value_reg_i_292__13/O[1]
                         net (fo=2, routed)           0.595    13.371    fc_layer_n_2479
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.332    13.703 r  new_value_reg_i_217__13/O
                         net (fo=2, routed)           0.648    14.352    new_value_reg_i_217__13_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.327    14.679 r  new_value_reg_i_221__13/O
                         net (fo=1, routed)           0.000    14.679    fc_layer/bbstub_douta[710]_23[3]
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.080 r  fc_layer/new_value_reg_i_114__13/CO[3]
                         net (fo=1, routed)           0.000    15.080    fc_layer/new_value_reg_i_114__13_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.414 f  fc_layer/new_value_reg_i_113__13/O[1]
                         net (fo=2, routed)           0.501    15.915    generate_sbl[59].sbl_gen_c/SHIFT_RIGHT2[8]
    SLICE_X73Y42         LUT1 (Prop_lut1_I0_O)        0.303    16.218 r  new_value_reg_i_116__13/O
                         net (fo=1, routed)           0.000    16.218    new_value_reg_i_116__13_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.616 r  new_value_reg_i_70__13/CO[3]
                         net (fo=1, routed)           0.000    16.616    new_value_reg_i_70__13_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.950 r  new_value_reg_i_67__13/O[1]
                         net (fo=1, routed)           0.570    17.520    fc_layer/generate_dots[59].dot_gen/bbstub_douta[710][9]
    SLICE_X67Y43         LUT5 (Prop_lut5_I2_O)        0.303    17.823 r  fc_layer/generate_dots[59].dot_gen/new_value_reg_i_7__1/O
                         net (fo=1, routed)           1.709    19.533    fc_layer/generate_dots[59].dot_gen/mux_out[59]_65[11]
    DSP48_X2Y18          DSP48E1                                      r  fc_layer/generate_dots[59].dot_gen/new_value_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.583    25.657    fc_layer/generate_dots[59].dot_gen/clk
    DSP48_X2Y18          DSP48E1                                      r  fc_layer/generate_dots[59].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.791    
                         clock uncertainty           -0.035    25.756    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.536    22.220    fc_layer/generate_dots[59].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                         -19.533    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[363]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[30].dot_gen/new_value_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.385ns  (logic 6.495ns (45.150%)  route 7.890ns (54.850%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 25.773 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        1.967     5.247    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X90Y117        FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[363]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y117        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[363]/Q
                         net (fo=23, routed)          1.100     6.865    fc_layer/rom_out__0[363]
    SLICE_X88Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.989 r  fc_layer/new_value_reg_i_468__33/O
                         net (fo=1, routed)           0.000     6.989    fc_layer/new_value_reg_i_468__33_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.539 r  fc_layer/new_value_reg_i_417__26/CO[3]
                         net (fo=2, routed)           0.883     8.422    fc_layer/new_value_reg_i_417__26_n_0
    SLICE_X90Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.017 r  fc_layer/new_value_reg_i_307__26/CO[3]
                         net (fo=1, routed)           0.000     9.017    fc_layer/new_value_reg_i_307__26_n_0
    SLICE_X90Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.271 r  fc_layer/new_value_reg_i_424__25/CO[0]
                         net (fo=8, routed)           0.876    10.146    fc_layer/new_value_reg_1473[0]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    10.987 r  fc_layer/new_value_reg_i_450__24/O[1]
                         net (fo=2, routed)           0.794    11.781    fc_layer_n_4539
    SLICE_X89Y113        LUT4 (Prop_lut4_I3_O)        0.303    12.084 r  new_value_reg_i_412__25/O
                         net (fo=1, routed)           0.000    12.084    fc_layer/bbstub_douta[362]_3[0]
    SLICE_X89Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.664 r  fc_layer/new_value_reg_i_292__26/O[2]
                         net (fo=2, routed)           0.881    13.545    fc_layer_n_4586
    SLICE_X91Y114        LUT3 (Prop_lut3_I0_O)        0.327    13.872 r  new_value_reg_i_212__26/O
                         net (fo=2, routed)           0.645    14.518    new_value_reg_i_212__26_n_0
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.332    14.850 r  new_value_reg_i_216__25/O
                         net (fo=1, routed)           0.000    14.850    fc_layer/bbstub_douta[362]_12[0]
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.382 r  fc_layer/new_value_reg_i_113__26/CO[3]
                         net (fo=1, routed)           0.000    15.382    fc_layer/new_value_reg_i_113__26_n_0
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.716 r  fc_layer/new_value_reg_i_80__25/O[1]
                         net (fo=2, routed)           0.656    16.372    generate_sbl[30].sbl_gen_c/SHIFT_RIGHT2[12]
    SLICE_X92Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    16.955 r  new_value_reg_i_67__25/CO[3]
                         net (fo=1, routed)           0.000    16.955    new_value_reg_i_67__25_n_0
    SLICE_X92Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.270 r  new_value_reg_i_63__25/O[3]
                         net (fo=1, routed)           0.836    18.105    fc_layer/generate_sbl[30].mux_gen/bbstub_douta[362]_11[15]
    SLICE_X88Y116        LUT5 (Prop_lut5_I2_O)        0.307    18.412 r  fc_layer/generate_sbl[30].mux_gen/new_value_reg_i_1/O
                         net (fo=1, routed)           1.220    19.632    fc_layer/generate_dots[30].dot_gen/low[17]
    DSP48_X3Y39          DSP48E1                                      r  fc_layer/generate_dots[30].dot_gen/new_value_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.699    25.773    fc_layer/generate_dots[30].dot_gen/clk
    DSP48_X3Y39          DSP48E1                                      r  fc_layer/generate_dots[30].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.907    
                         clock uncertainty           -0.035    25.872    
    DSP48_X3Y39          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536    22.336    fc_layer/generate_dots[30].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[348]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[29].dot_gen/new_value_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.368ns  (logic 6.988ns (48.635%)  route 7.380ns (51.365%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 25.772 - 20.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        1.979     5.259    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X94Y105        FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[348]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[348]/Q
                         net (fo=19, routed)          1.479     7.255    fc_layer/rom_out__0[348]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.379 r  fc_layer/new_value_reg_i_472__34/O
                         net (fo=1, routed)           0.000     7.379    fc_layer/new_value_reg_i_472__34_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.929 r  fc_layer/new_value_reg_i_418__27/CO[3]
                         net (fo=2, routed)           0.795     8.725    fc_layer/new_value_reg_i_418__27_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.305 r  fc_layer/new_value_reg_i_324__27/CO[3]
                         net (fo=1, routed)           0.000     9.305    fc_layer/new_value_reg_i_324__27_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.576 r  fc_layer/new_value_reg_i_425__27/CO[0]
                         net (fo=6, routed)           0.599    10.175    fc_layer/new_value_reg_1528[0]
    SLICE_X80Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.004 r  fc_layer/new_value_reg_i_423__27/CO[3]
                         net (fo=1, routed)           0.000    11.004    fc_layer/new_value_reg_i_423__27_n_0
    SLICE_X80Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.338 r  fc_layer/new_value_reg_i_456__27/O[1]
                         net (fo=4, routed)           0.828    12.166    fc_layer_n_4713
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.303    12.469 r  new_value_reg_i_412__26/O
                         net (fo=1, routed)           0.000    12.469    fc_layer/bbstub_douta[350]_3[0]
    SLICE_X81Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.049 r  fc_layer/new_value_reg_i_292__27/O[2]
                         net (fo=2, routed)           0.724    13.772    fc_layer_n_4758
    SLICE_X83Y105        LUT3 (Prop_lut3_I0_O)        0.327    14.099 r  new_value_reg_i_212__27/O
                         net (fo=2, routed)           0.447    14.547    new_value_reg_i_212__27_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.332    14.879 r  new_value_reg_i_216__26/O
                         net (fo=1, routed)           0.000    14.879    fc_layer/bbstub_douta[350]_12[0]
    SLICE_X83Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.411 r  fc_layer/new_value_reg_i_113__27/CO[3]
                         net (fo=1, routed)           0.000    15.411    fc_layer/new_value_reg_i_113__27_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.633 f  fc_layer/new_value_reg_i_80__26/O[0]
                         net (fo=2, routed)           0.468    16.101    generate_sbl[29].sbl_gen_c/SHIFT_RIGHT2[11]
    SLICE_X84Y107        LUT1 (Prop_lut1_I0_O)        0.299    16.400 r  new_value_reg_i_101__27/O
                         net (fo=1, routed)           0.000    16.400    new_value_reg_i_101__27_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.950 r  new_value_reg_i_67__26/CO[3]
                         net (fo=1, routed)           0.000    16.950    new_value_reg_i_67__26_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.284 r  new_value_reg_i_63__26/O[1]
                         net (fo=1, routed)           0.674    17.958    fc_layer/generate_sbl[29].mux_gen/bbstub_douta[350]_11[13]
    SLICE_X91Y110        LUT5 (Prop_lut5_I2_O)        0.303    18.261 r  fc_layer/generate_sbl[29].mux_gen/new_value_reg_i_3/O
                         net (fo=1, routed)           1.366    19.627    fc_layer/generate_dots[29].dot_gen/low[15]
    DSP48_X3Y38          DSP48E1                                      r  fc_layer/generate_dots[29].dot_gen/new_value_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.698    25.772    fc_layer/generate_dots[29].dot_gen/clk
    DSP48_X3Y38          DSP48E1                                      r  fc_layer/generate_dots[29].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.906    
                         clock uncertainty           -0.035    25.871    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536    22.335    fc_layer/generate_dots[29].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                         -19.627    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[59].dot_gen/new_value_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.481ns  (logic 6.759ns (46.673%)  route 7.722ns (53.327%))
  Logic Levels:           17  (CARRY4=11 LUT1=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 25.657 - 20.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        1.726     5.006    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X58Y45         FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.518     5.524 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/Q
                         net (fo=19, routed)          1.252     6.775    fc_layer/rom_out[708]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.124     6.899 r  fc_layer/new_value_reg_i_472__16/O
                         net (fo=1, routed)           0.000     6.899    fc_layer/new_value_reg_i_472__16_n_0
    SLICE_X71Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.449 r  fc_layer/new_value_reg_i_418__13/CO[3]
                         net (fo=2, routed)           0.957     8.406    fc_layer/new_value_reg_i_418__13_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.986 r  fc_layer/new_value_reg_i_324__13/CO[3]
                         net (fo=1, routed)           0.000     8.986    fc_layer/new_value_reg_i_324__13_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.257 r  fc_layer/new_value_reg_i_425__13/CO[0]
                         net (fo=6, routed)           0.816    10.074    fc_layer/new_value_reg_785[0]
    SLICE_X73Y38         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.833    10.907 r  fc_layer/new_value_reg_i_423__13/O[2]
                         net (fo=3, routed)           0.832    11.739    fc_layer_n_2427
    SLICE_X72Y40         LUT3 (Prop_lut3_I0_O)        0.302    12.041 r  new_value_reg_i_308__13/O
                         net (fo=1, routed)           0.000    12.041    fc_layer/bbstub_douta[710]_14[3]
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.442 r  fc_layer/new_value_reg_i_247__13/CO[3]
                         net (fo=1, routed)           0.000    12.442    fc_layer/new_value_reg_i_247__13_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.776 r  fc_layer/new_value_reg_i_292__13/O[1]
                         net (fo=2, routed)           0.595    13.371    fc_layer_n_2479
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.332    13.703 r  new_value_reg_i_217__13/O
                         net (fo=2, routed)           0.648    14.352    new_value_reg_i_217__13_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.327    14.679 r  new_value_reg_i_221__13/O
                         net (fo=1, routed)           0.000    14.679    fc_layer/bbstub_douta[710]_23[3]
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.080 r  fc_layer/new_value_reg_i_114__13/CO[3]
                         net (fo=1, routed)           0.000    15.080    fc_layer/new_value_reg_i_114__13_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.194 r  fc_layer/new_value_reg_i_113__13/CO[3]
                         net (fo=1, routed)           0.000    15.194    fc_layer/new_value_reg_i_113__13_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.528 f  fc_layer/new_value_reg_i_80__13/O[1]
                         net (fo=2, routed)           0.501    16.029    generate_sbl[59].sbl_gen_c/SHIFT_RIGHT2[12]
    SLICE_X73Y43         LUT1 (Prop_lut1_I0_O)        0.303    16.332 r  new_value_reg_i_100__11/O
                         net (fo=1, routed)           0.000    16.332    new_value_reg_i_100__11_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  new_value_reg_i_67__13/CO[3]
                         net (fo=1, routed)           0.000    16.730    new_value_reg_i_67__13_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  new_value_reg_i_63__13/O[1]
                         net (fo=1, routed)           0.452    17.516    fc_layer/generate_dots[59].dot_gen/bbstub_douta[710][13]
    SLICE_X70Y45         LUT5 (Prop_lut5_I2_O)        0.303    17.819 r  fc_layer/generate_dots[59].dot_gen/new_value_reg_i_3__1/O
                         net (fo=1, routed)           1.668    19.487    fc_layer/generate_dots[59].dot_gen/mux_out[59]_65[15]
    DSP48_X2Y18          DSP48E1                                      r  fc_layer/generate_dots[59].dot_gen/new_value_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.583    25.657    fc_layer/generate_dots[59].dot_gen/clk
    DSP48_X2Y18          DSP48E1                                      r  fc_layer/generate_dots[59].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.791    
                         clock uncertainty           -0.035    25.756    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536    22.220    fc_layer/generate_dots[59].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[24].dot_gen/new_value_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.209ns  (logic 6.781ns (47.722%)  route 7.428ns (52.278%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 25.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        2.059     5.339    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X106Y102       FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.456     5.795 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/Q
                         net (fo=27, routed)          1.268     7.063    fc_layer/rom_out[290]
    SLICE_X109Y94        LUT3 (Prop_lut3_I1_O)        0.124     7.187 r  fc_layer/new_value_reg_i_472__39/O
                         net (fo=1, routed)           0.000     7.187    fc_layer/new_value_reg_i_472__39_n_0
    SLICE_X109Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.737 r  fc_layer/new_value_reg_i_418__32/CO[3]
                         net (fo=2, routed)           0.802     8.539    fc_layer/new_value_reg_i_418__32_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.119 r  fc_layer/new_value_reg_i_324__32/CO[3]
                         net (fo=1, routed)           0.000     9.119    fc_layer/new_value_reg_i_324__32_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.390 r  fc_layer/new_value_reg_i_425__32/CO[0]
                         net (fo=6, routed)           0.698    10.087    fc_layer/new_value_reg_1808[0]
    SLICE_X108Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.931 r  fc_layer/new_value_reg_i_423__32/CO[3]
                         net (fo=1, routed)           0.000    10.931    fc_layer/new_value_reg_i_423__32_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.254 r  fc_layer/new_value_reg_i_456__32/O[1]
                         net (fo=4, routed)           0.821    12.075    fc_layer_n_5573
    SLICE_X109Y98        LUT4 (Prop_lut4_I1_O)        0.306    12.381 r  new_value_reg_i_412__34/O
                         net (fo=1, routed)           0.000    12.381    fc_layer/bbstub_douta[290]_3[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.961 r  fc_layer/new_value_reg_i_292__32/O[2]
                         net (fo=2, routed)           0.802    13.764    fc_layer_n_5618
    SLICE_X111Y100       LUT3 (Prop_lut3_I0_O)        0.327    14.091 r  new_value_reg_i_212__32/O
                         net (fo=2, routed)           0.498    14.588    new_value_reg_i_212__32_n_0
    SLICE_X111Y101       LUT4 (Prop_lut4_I3_O)        0.332    14.920 r  new_value_reg_i_216__32/O
                         net (fo=1, routed)           0.000    14.920    fc_layer/bbstub_douta[290]_12[0]
    SLICE_X111Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.452 r  fc_layer/new_value_reg_i_113__32/CO[3]
                         net (fo=1, routed)           0.000    15.452    fc_layer/new_value_reg_i_113__32_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.786 f  fc_layer/new_value_reg_i_80__31/O[1]
                         net (fo=2, routed)           0.520    16.306    generate_sbl[24].sbl_gen_c/SHIFT_RIGHT2[12]
    SLICE_X110Y102       LUT1 (Prop_lut1_I0_O)        0.303    16.609 r  new_value_reg_i_100__30/O
                         net (fo=1, routed)           0.000    16.609    new_value_reg_i_100__30_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.007 r  new_value_reg_i_67__31/CO[3]
                         net (fo=1, routed)           0.000    17.007    new_value_reg_i_67__31_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.229 r  new_value_reg_i_63__31/O[0]
                         net (fo=1, routed)           0.582    17.811    fc_layer/generate_sbl[24].mux_gen/bbstub_douta[290]_11[12]
    SLICE_X110Y104       LUT5 (Prop_lut5_I2_O)        0.299    18.110 r  fc_layer/generate_sbl[24].mux_gen/new_value_reg_i_4/O
                         net (fo=1, routed)           1.438    19.548    fc_layer/generate_dots[24].dot_gen/low[14]
    DSP48_X4Y32          DSP48E1                                      r  fc_layer/generate_dots[24].dot_gen/new_value_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.691    25.765    fc_layer/generate_dots[24].dot_gen/clk
    DSP48_X4Y32          DSP48E1                                      r  fc_layer/generate_dots[24].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.899    
                         clock uncertainty           -0.035    25.864    
    DSP48_X4Y32          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536    22.328    fc_layer/generate_dots[24].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -19.548    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[15].dot_gen/new_value_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.559ns  (logic 6.854ns (47.076%)  route 7.705ns (52.924%))
  Logic Levels:           17  (CARRY4=11 LUT1=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 25.771 - 20.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        1.712     4.992    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X55Y60         FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[182]/Q
                         net (fo=27, routed)          0.997     6.445    fc_layer/rom_out[182]
    SLICE_X57Y57         LUT3 (Prop_lut3_I1_O)        0.124     6.569 r  fc_layer/new_value_reg_i_473__47/O
                         net (fo=1, routed)           0.000     6.569    fc_layer/new_value_reg_i_473__47_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  fc_layer/new_value_reg_i_419__45/CO[3]
                         net (fo=2, routed)           0.805     7.924    fc_layer/new_value_reg_i_419__45_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.519 r  fc_layer/new_value_reg_i_325__43/CO[3]
                         net (fo=1, routed)           0.000     8.519    fc_layer/new_value_reg_i_325__43_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.773 r  fc_layer/new_value_reg_i_426__45/CO[0]
                         net (fo=6, routed)           0.807     9.580    fc_layer/new_value_reg_2536[0]
    SLICE_X57Y61         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    10.421 r  fc_layer/new_value_reg_i_424__45/O[1]
                         net (fo=3, routed)           0.726    11.147    fc_layer/new_value_reg_2538[0]
    SLICE_X55Y59         LUT4 (Prop_lut4_I3_O)        0.303    11.450 r  fc_layer/new_value_reg_i_311__45/O
                         net (fo=1, routed)           0.000    11.450    fc_layer/new_value_reg_i_311__45_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.000 r  fc_layer/new_value_reg_i_248__45/CO[3]
                         net (fo=1, routed)           0.000    12.000    fc_layer/new_value_reg_i_248__45_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.334 r  fc_layer/new_value_reg_i_293__45/O[1]
                         net (fo=2, routed)           0.906    13.240    fc_layer_n_7855
    SLICE_X52Y61         LUT3 (Prop_lut3_I0_O)        0.333    13.573 r  new_value_reg_i_218__45/O
                         net (fo=2, routed)           0.648    14.222    new_value_reg_i_218__45_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.327    14.549 r  new_value_reg_i_222__45/O
                         net (fo=1, routed)           0.000    14.549    fc_layer/bbstub_douta[182]_10[3]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.950 r  fc_layer/new_value_reg_i_115__45/CO[3]
                         net (fo=1, routed)           0.000    14.950    fc_layer/new_value_reg_i_115__45_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.064 r  fc_layer/new_value_reg_i_114__45/CO[3]
                         net (fo=1, routed)           0.000    15.064    fc_layer/new_value_reg_i_114__45_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.398 f  fc_layer/new_value_reg_i_81__44/O[1]
                         net (fo=2, routed)           0.689    16.086    generate_sbl[15].sbl_gen_c/SHIFT_RIGHT2[12]
    SLICE_X56Y62         LUT1 (Prop_lut1_I0_O)        0.303    16.389 r  new_value_reg_i_101__45/O
                         net (fo=1, routed)           0.000    16.389    new_value_reg_i_101__45_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.787 r  new_value_reg_i_68__44/CO[3]
                         net (fo=1, routed)           0.000    16.787    new_value_reg_i_68__44_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.121 r  new_value_reg_i_64__44/O[1]
                         net (fo=1, routed)           0.739    17.861    fc_layer/generate_sbl[15].mux_gen/bbstub_douta[182]_11[13]
    SLICE_X61Y59         LUT5 (Prop_lut5_I2_O)        0.303    18.164 r  fc_layer/generate_sbl[15].mux_gen/new_value_reg_i_3/O
                         net (fo=1, routed)           1.388    19.551    fc_layer/generate_dots[15].dot_gen/low[15]
    DSP48_X3Y23          DSP48E1                                      r  fc_layer/generate_dots[15].dot_gen/new_value_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.697    25.771    fc_layer/generate_dots[15].dot_gen/clk
    DSP48_X3Y23          DSP48E1                                      r  fc_layer/generate_dots[15].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.905    
                         clock uncertainty           -0.035    25.870    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536    22.334    fc_layer/generate_dots[15].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                         -19.551    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[24].dot_gen/new_value_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.155ns  (logic 6.897ns (48.725%)  route 7.258ns (51.275%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 25.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        2.059     5.339    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X106Y102       FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.456     5.795 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/Q
                         net (fo=27, routed)          1.268     7.063    fc_layer/rom_out[290]
    SLICE_X109Y94        LUT3 (Prop_lut3_I1_O)        0.124     7.187 r  fc_layer/new_value_reg_i_472__39/O
                         net (fo=1, routed)           0.000     7.187    fc_layer/new_value_reg_i_472__39_n_0
    SLICE_X109Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.737 r  fc_layer/new_value_reg_i_418__32/CO[3]
                         net (fo=2, routed)           0.802     8.539    fc_layer/new_value_reg_i_418__32_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.119 r  fc_layer/new_value_reg_i_324__32/CO[3]
                         net (fo=1, routed)           0.000     9.119    fc_layer/new_value_reg_i_324__32_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.390 r  fc_layer/new_value_reg_i_425__32/CO[0]
                         net (fo=6, routed)           0.698    10.087    fc_layer/new_value_reg_1808[0]
    SLICE_X108Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.931 r  fc_layer/new_value_reg_i_423__32/CO[3]
                         net (fo=1, routed)           0.000    10.931    fc_layer/new_value_reg_i_423__32_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.254 r  fc_layer/new_value_reg_i_456__32/O[1]
                         net (fo=4, routed)           0.821    12.075    fc_layer_n_5573
    SLICE_X109Y98        LUT4 (Prop_lut4_I1_O)        0.306    12.381 r  new_value_reg_i_412__34/O
                         net (fo=1, routed)           0.000    12.381    fc_layer/bbstub_douta[290]_3[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.961 r  fc_layer/new_value_reg_i_292__32/O[2]
                         net (fo=2, routed)           0.802    13.764    fc_layer_n_5618
    SLICE_X111Y100       LUT3 (Prop_lut3_I0_O)        0.327    14.091 r  new_value_reg_i_212__32/O
                         net (fo=2, routed)           0.498    14.588    new_value_reg_i_212__32_n_0
    SLICE_X111Y101       LUT4 (Prop_lut4_I3_O)        0.332    14.920 r  new_value_reg_i_216__32/O
                         net (fo=1, routed)           0.000    14.920    fc_layer/bbstub_douta[290]_12[0]
    SLICE_X111Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.452 r  fc_layer/new_value_reg_i_113__32/CO[3]
                         net (fo=1, routed)           0.000    15.452    fc_layer/new_value_reg_i_113__32_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.786 f  fc_layer/new_value_reg_i_80__31/O[1]
                         net (fo=2, routed)           0.520    16.306    generate_sbl[24].sbl_gen_c/SHIFT_RIGHT2[12]
    SLICE_X110Y102       LUT1 (Prop_lut1_I0_O)        0.303    16.609 r  new_value_reg_i_100__30/O
                         net (fo=1, routed)           0.000    16.609    new_value_reg_i_100__30_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.007 r  new_value_reg_i_67__31/CO[3]
                         net (fo=1, routed)           0.000    17.007    new_value_reg_i_67__31_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.341 r  new_value_reg_i_63__31/O[1]
                         net (fo=1, routed)           0.449    17.790    fc_layer/generate_sbl[24].mux_gen/bbstub_douta[290]_11[13]
    SLICE_X106Y103       LUT5 (Prop_lut5_I2_O)        0.303    18.093 r  fc_layer/generate_sbl[24].mux_gen/new_value_reg_i_3/O
                         net (fo=1, routed)           1.400    19.494    fc_layer/generate_dots[24].dot_gen/low[15]
    DSP48_X4Y32          DSP48E1                                      r  fc_layer/generate_dots[24].dot_gen/new_value_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.691    25.765    fc_layer/generate_dots[24].dot_gen/clk
    DSP48_X4Y32          DSP48E1                                      r  fc_layer/generate_dots[24].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.899    
                         clock uncertainty           -0.035    25.864    
    DSP48_X4Y32          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536    22.328    fc_layer/generate_dots[24].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[59].dot_gen/new_value_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.347ns  (logic 6.741ns (46.984%)  route 7.606ns (53.016%))
  Logic Levels:           17  (CARRY4=11 LUT1=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 25.657 - 20.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        1.726     5.006    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X58Y45         FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.518     5.524 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[708]/Q
                         net (fo=19, routed)          1.252     6.775    fc_layer/rom_out[708]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.124     6.899 r  fc_layer/new_value_reg_i_472__16/O
                         net (fo=1, routed)           0.000     6.899    fc_layer/new_value_reg_i_472__16_n_0
    SLICE_X71Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.449 r  fc_layer/new_value_reg_i_418__13/CO[3]
                         net (fo=2, routed)           0.957     8.406    fc_layer/new_value_reg_i_418__13_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.986 r  fc_layer/new_value_reg_i_324__13/CO[3]
                         net (fo=1, routed)           0.000     8.986    fc_layer/new_value_reg_i_324__13_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.257 r  fc_layer/new_value_reg_i_425__13/CO[0]
                         net (fo=6, routed)           0.816    10.074    fc_layer/new_value_reg_785[0]
    SLICE_X73Y38         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.833    10.907 r  fc_layer/new_value_reg_i_423__13/O[2]
                         net (fo=3, routed)           0.832    11.739    fc_layer_n_2427
    SLICE_X72Y40         LUT3 (Prop_lut3_I0_O)        0.302    12.041 r  new_value_reg_i_308__13/O
                         net (fo=1, routed)           0.000    12.041    fc_layer/bbstub_douta[710]_14[3]
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.442 r  fc_layer/new_value_reg_i_247__13/CO[3]
                         net (fo=1, routed)           0.000    12.442    fc_layer/new_value_reg_i_247__13_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.776 r  fc_layer/new_value_reg_i_292__13/O[1]
                         net (fo=2, routed)           0.595    13.371    fc_layer_n_2479
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.332    13.703 r  new_value_reg_i_217__13/O
                         net (fo=2, routed)           0.648    14.352    new_value_reg_i_217__13_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.327    14.679 r  new_value_reg_i_221__13/O
                         net (fo=1, routed)           0.000    14.679    fc_layer/bbstub_douta[710]_23[3]
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.080 r  fc_layer/new_value_reg_i_114__13/CO[3]
                         net (fo=1, routed)           0.000    15.080    fc_layer/new_value_reg_i_114__13_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.194 r  fc_layer/new_value_reg_i_113__13/CO[3]
                         net (fo=1, routed)           0.000    15.194    fc_layer/new_value_reg_i_113__13_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.528 f  fc_layer/new_value_reg_i_80__13/O[1]
                         net (fo=2, routed)           0.501    16.029    generate_sbl[59].sbl_gen_c/SHIFT_RIGHT2[12]
    SLICE_X73Y43         LUT1 (Prop_lut1_I0_O)        0.303    16.332 r  new_value_reg_i_100__11/O
                         net (fo=1, routed)           0.000    16.332    new_value_reg_i_100__11_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.730 r  new_value_reg_i_67__13/CO[3]
                         net (fo=1, routed)           0.000    16.730    new_value_reg_i_67__13_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.043 r  new_value_reg_i_63__13/O[3]
                         net (fo=1, routed)           0.568    17.611    fc_layer/generate_dots[59].dot_gen/bbstub_douta[710][15]
    SLICE_X70Y45         LUT5 (Prop_lut5_I2_O)        0.306    17.917 r  fc_layer/generate_dots[59].dot_gen/new_value_reg_i_1__1/O
                         net (fo=1, routed)           1.436    19.353    fc_layer/generate_dots[59].dot_gen/mux_out[59]_65[17]
    DSP48_X2Y18          DSP48E1                                      r  fc_layer/generate_dots[59].dot_gen/new_value_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.583    25.657    fc_layer/generate_dots[59].dot_gen/clk
    DSP48_X2Y18          DSP48E1                                      r  fc_layer/generate_dots[59].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.791    
                         clock uncertainty           -0.035    25.756    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536    22.220    fc_layer/generate_dots[59].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                         -19.353    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/generate_dots[24].dot_gen/new_value_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.120ns  (logic 6.879ns (48.717%)  route 7.241ns (51.283%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 25.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        2.059     5.339    fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X106Y102       FDRE                                         r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.456     5.795 r  fc_layer/fc1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[290]/Q
                         net (fo=27, routed)          1.268     7.063    fc_layer/rom_out[290]
    SLICE_X109Y94        LUT3 (Prop_lut3_I1_O)        0.124     7.187 r  fc_layer/new_value_reg_i_472__39/O
                         net (fo=1, routed)           0.000     7.187    fc_layer/new_value_reg_i_472__39_n_0
    SLICE_X109Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.737 r  fc_layer/new_value_reg_i_418__32/CO[3]
                         net (fo=2, routed)           0.802     8.539    fc_layer/new_value_reg_i_418__32_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.119 r  fc_layer/new_value_reg_i_324__32/CO[3]
                         net (fo=1, routed)           0.000     9.119    fc_layer/new_value_reg_i_324__32_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.390 r  fc_layer/new_value_reg_i_425__32/CO[0]
                         net (fo=6, routed)           0.698    10.087    fc_layer/new_value_reg_1808[0]
    SLICE_X108Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.931 r  fc_layer/new_value_reg_i_423__32/CO[3]
                         net (fo=1, routed)           0.000    10.931    fc_layer/new_value_reg_i_423__32_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.254 r  fc_layer/new_value_reg_i_456__32/O[1]
                         net (fo=4, routed)           0.821    12.075    fc_layer_n_5573
    SLICE_X109Y98        LUT4 (Prop_lut4_I1_O)        0.306    12.381 r  new_value_reg_i_412__34/O
                         net (fo=1, routed)           0.000    12.381    fc_layer/bbstub_douta[290]_3[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.961 r  fc_layer/new_value_reg_i_292__32/O[2]
                         net (fo=2, routed)           0.802    13.764    fc_layer_n_5618
    SLICE_X111Y100       LUT3 (Prop_lut3_I0_O)        0.327    14.091 r  new_value_reg_i_212__32/O
                         net (fo=2, routed)           0.498    14.588    new_value_reg_i_212__32_n_0
    SLICE_X111Y101       LUT4 (Prop_lut4_I3_O)        0.332    14.920 r  new_value_reg_i_216__32/O
                         net (fo=1, routed)           0.000    14.920    fc_layer/bbstub_douta[290]_12[0]
    SLICE_X111Y101       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.452 r  fc_layer/new_value_reg_i_113__32/CO[3]
                         net (fo=1, routed)           0.000    15.452    fc_layer/new_value_reg_i_113__32_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.786 f  fc_layer/new_value_reg_i_80__31/O[1]
                         net (fo=2, routed)           0.520    16.306    generate_sbl[24].sbl_gen_c/SHIFT_RIGHT2[12]
    SLICE_X110Y102       LUT1 (Prop_lut1_I0_O)        0.303    16.609 r  new_value_reg_i_100__30/O
                         net (fo=1, routed)           0.000    16.609    new_value_reg_i_100__30_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.007 r  new_value_reg_i_67__31/CO[3]
                         net (fo=1, routed)           0.000    17.007    new_value_reg_i_67__31_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.320 r  new_value_reg_i_63__31/O[3]
                         net (fo=1, routed)           0.422    17.742    fc_layer/generate_sbl[24].mux_gen/bbstub_douta[290]_11[15]
    SLICE_X110Y104       LUT5 (Prop_lut5_I2_O)        0.306    18.048 r  fc_layer/generate_sbl[24].mux_gen/new_value_reg_i_1/O
                         net (fo=1, routed)           1.411    19.459    fc_layer/generate_dots[24].dot_gen/low[17]
    DSP48_X4Y32          DSP48E1                                      r  fc_layer/generate_dots[24].dot_gen/new_value_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=7, routed)           2.216    23.089    fc_layer/clk_IBUF
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.097    23.186 r  fc_layer/new_value_reg_i_89__57/O
                         net (fo=1, routed)           0.632    23.818    fc_layer_n_9867
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.256    24.074 r  new_value_reg_i_2__6/O
                         net (fo=64, routed)          1.691    25.765    fc_layer/generate_dots[24].dot_gen/clk
    DSP48_X4Y32          DSP48E1                                      r  fc_layer/generate_dots[24].dot_gen/new_value_reg/CLK
                         clock pessimism              0.134    25.899    
                         clock uncertainty           -0.035    25.864    
    DSP48_X4Y32          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536    22.328    fc_layer/generate_dots[24].dot_gen/new_value_reg
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -19.459    
  -------------------------------------------------------------------
                         slack                                  2.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 s_fifo_rden_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.186ns (11.424%)  route 1.442ns (88.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.576     1.501    clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  s_fifo_rden_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  s_fifo_rden_reg/Q
                         net (fo=7, routed)           1.442     3.084    s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/rd_en
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.045     3.129 r  s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     3.129    s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1_n_0
    SLICE_X60Y27         FDSE                                         r  s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.442     1.868    clk_IBUF
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.055     1.923 r  s_fifo_i_1/O
                         net (fo=1, routed)           0.308     2.231    clk_s_fifo
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.107     2.338 r  clk_s_fifo_BUFG_inst/O
                         net (fo=42, routed)          0.838     3.176    s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X60Y27         FDSE                                         r  s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.189     2.987    
    SLICE_X60Y27         FDSE (Hold_fdse_C_D)         0.092     3.079    s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 conv_layer/dout_inter_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.141ns (8.141%)  route 1.591ns (91.859%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.573     1.498    conv_layer/clk_IBUF_BUFG
    SLICE_X70Y23         FDRE                                         r  conv_layer/dout_inter_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  conv_layer/dout_inter_reg[61]/Q
                         net (fo=1, routed)           1.591     3.230    s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[61]
    RAMB36_X3Y5          RAMB36E1                                     r  s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.442     1.868    clk_IBUF
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.055     1.923 r  s_fifo_i_1/O
                         net (fo=1, routed)           0.308     2.231    clk_s_fifo
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.107     2.338 r  clk_s_fifo_BUFG_inst/O
                         net (fo=42, routed)          0.875     3.213    s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y5          RAMB36E1                                     r  s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.189     3.024    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.155     3.179    s_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA_D1/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB_D1/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC_D1/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMS32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMS32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.571     1.496    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y28         FDRE                                         r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]/Q
                         net (fo=50, routed)          0.243     1.879    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/ADDRD0
    SLICE_X58Y28         RAMS32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7690, routed)        0.838     2.011    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X58Y28         RAMS32                                       r  conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD_D1/CLK
                         clock pessimism             -0.503     1.509    
    SLICE_X58Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.819    conv_layer/generate_conv[13].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y8    conv1/conv0/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y8    conv1/conv0/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y2    conv_layer/generate_conv[12].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y2    conv_layer/generate_conv[12].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y1    conv_layer/generate_conv[3].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y1    conv_layer/generate_conv[3].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y2    conv_layer/generate_conv[6].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y2    conv_layer/generate_conv[6].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y3    conv_layer/generate_conv[9].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y3    conv_layer/generate_conv[9].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X112Y10  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X108Y9   conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X108Y9   conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y7   conv_layer/generate_conv[12].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y7   conv_layer/generate_conv[12].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y7   conv_layer/generate_conv[12].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y7   conv_layer/generate_conv[12].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y13   conv_layer/generate_conv[9].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y13   conv_layer/generate_conv[9].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y13   conv_layer/generate_conv[9].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y13   conv_layer/generate_conv[9].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y7   conv_layer/generate_conv[12].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y7   conv_layer/generate_conv[12].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK



