<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bin2bcd.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/cymometer.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_driver.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/pulse_gen.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_selector.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:5s</data>
            <data>141</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 4800H with Radeon Graphics</data>
            <data>31</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Analyzing module bcd2ascii (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bin2bcd.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bin2bcd.v(line number: 1)] Analyzing module bin2bcd (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/cymometer.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/cymometer.v(line number: 1)] Analyzing module cymometer (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 1)] Analyzing module frequency_meter (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_driver.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/pulse_gen.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/pulse_gen.v(line number: 1)] Analyzing module pulse_gen (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_selector.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;frequency_meter&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 1)] Elaborating module frequency_meter</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 15)] Elaborating instance PLLinst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 300)] Elaborating instance u_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 21)] Elaborating instance pulse_gen_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/pulse_gen.v(line number: 1)] Elaborating module pulse_gen</data>
        </row>
        <row>
            <data message="4">Module instance {frequency_meter/pulse_gen_inst} parameter value:
    THR_DATA = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 32)] Elaborating instance cymometer_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/cymometer.v(line number: 1)] Elaborating module cymometer</data>
        </row>
        <row>
            <data message="4">Module instance {frequency_meter/cymometer_inst} parameter value:
    CLK_FS = 32'b00000001100110111111110011000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 42)] Elaborating instance bin2bcd_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bin2bcd.v(line number: 1)] Elaborating module bin2bcd</data>
        </row>
        <row>
            <data message="4">Module instance {frequency_meter/bin2bcd_inst} parameter value:
    W = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 49)] Elaborating instance bcd2ascii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/frequency_meter.v(line number: 55)] Elaborating instance led_display_driver_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_driver.v(line number: 70)] Elaborating instance u_led_display_selector</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector</data>
        </row>
        <row>
            <data message="4">Module instance {frequency_meter/led_display_driver_inst/u_led_display_selector} parameter value:
    NUM = 32'b00000000000000000000000000001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000000000000000001001110001000</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/bcd2ascii.v(line number: 3)] Latch is generated for signal asciidata, possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N81 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N63[20] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N105[21] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N174[22] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N270[23] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N393[24] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N543[25] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N6_0 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N6_1 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N6_2 (bmsREDOR).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L100H-6FBG676</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>frequency_meter</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/13_frequency_meter/prj/frequency_meter	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>