
Add_Convenience.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c3c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  08005cfc  08005cfc  00015cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006020  08006020  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08006020  08006020  00016020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006028  08006028  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006028  08006028  00016028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800602c  0800602c  0001602c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08006030  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  2000008c  080060bc  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  080060bc  00020350  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000182ca  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d06  00000000  00000000  0003837e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000eeb0  00000000  00000000  0003b084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d70  00000000  00000000  00049f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001578  00000000  00000000  0004aca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001522d  00000000  00000000  0004c220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019666  00000000  00000000  0006144d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007f9fb  00000000  00000000  0007aab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000fa4ae  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000313c  00000000  00000000  000fa500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000008c 	.word	0x2000008c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005ce4 	.word	0x08005ce4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000090 	.word	0x20000090
 8000104:	08005ce4 	.word	0x08005ce4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_uldivmod>:
 800042c:	2b00      	cmp	r3, #0
 800042e:	d111      	bne.n	8000454 <__aeabi_uldivmod+0x28>
 8000430:	2a00      	cmp	r2, #0
 8000432:	d10f      	bne.n	8000454 <__aeabi_uldivmod+0x28>
 8000434:	2900      	cmp	r1, #0
 8000436:	d100      	bne.n	800043a <__aeabi_uldivmod+0xe>
 8000438:	2800      	cmp	r0, #0
 800043a:	d002      	beq.n	8000442 <__aeabi_uldivmod+0x16>
 800043c:	2100      	movs	r1, #0
 800043e:	43c9      	mvns	r1, r1
 8000440:	0008      	movs	r0, r1
 8000442:	b407      	push	{r0, r1, r2}
 8000444:	4802      	ldr	r0, [pc, #8]	; (8000450 <__aeabi_uldivmod+0x24>)
 8000446:	a102      	add	r1, pc, #8	; (adr r1, 8000450 <__aeabi_uldivmod+0x24>)
 8000448:	1840      	adds	r0, r0, r1
 800044a:	9002      	str	r0, [sp, #8]
 800044c:	bd03      	pop	{r0, r1, pc}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	ffffffd9 	.word	0xffffffd9
 8000454:	b403      	push	{r0, r1}
 8000456:	4668      	mov	r0, sp
 8000458:	b501      	push	{r0, lr}
 800045a:	9802      	ldr	r0, [sp, #8]
 800045c:	f000 f86a 	bl	8000534 <__udivmoddi4>
 8000460:	9b01      	ldr	r3, [sp, #4]
 8000462:	469e      	mov	lr, r3
 8000464:	b002      	add	sp, #8
 8000466:	bc0c      	pop	{r2, r3}
 8000468:	4770      	bx	lr
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_lmul>:
 800046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046e:	46ce      	mov	lr, r9
 8000470:	4647      	mov	r7, r8
 8000472:	b580      	push	{r7, lr}
 8000474:	0007      	movs	r7, r0
 8000476:	4699      	mov	r9, r3
 8000478:	0c3b      	lsrs	r3, r7, #16
 800047a:	469c      	mov	ip, r3
 800047c:	0413      	lsls	r3, r2, #16
 800047e:	0c1b      	lsrs	r3, r3, #16
 8000480:	001d      	movs	r5, r3
 8000482:	000e      	movs	r6, r1
 8000484:	4661      	mov	r1, ip
 8000486:	0400      	lsls	r0, r0, #16
 8000488:	0c14      	lsrs	r4, r2, #16
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	4345      	muls	r5, r0
 800048e:	434b      	muls	r3, r1
 8000490:	4360      	muls	r0, r4
 8000492:	4361      	muls	r1, r4
 8000494:	18c0      	adds	r0, r0, r3
 8000496:	0c2c      	lsrs	r4, r5, #16
 8000498:	1820      	adds	r0, r4, r0
 800049a:	468c      	mov	ip, r1
 800049c:	4283      	cmp	r3, r0
 800049e:	d903      	bls.n	80004a8 <__aeabi_lmul+0x3c>
 80004a0:	2380      	movs	r3, #128	; 0x80
 80004a2:	025b      	lsls	r3, r3, #9
 80004a4:	4698      	mov	r8, r3
 80004a6:	44c4      	add	ip, r8
 80004a8:	4649      	mov	r1, r9
 80004aa:	4379      	muls	r1, r7
 80004ac:	4372      	muls	r2, r6
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	4463      	add	r3, ip
 80004b2:	042d      	lsls	r5, r5, #16
 80004b4:	0c2d      	lsrs	r5, r5, #16
 80004b6:	18c9      	adds	r1, r1, r3
 80004b8:	0400      	lsls	r0, r0, #16
 80004ba:	1940      	adds	r0, r0, r5
 80004bc:	1889      	adds	r1, r1, r2
 80004be:	bcc0      	pop	{r6, r7}
 80004c0:	46b9      	mov	r9, r7
 80004c2:	46b0      	mov	r8, r6
 80004c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)

080004c8 <__aeabi_f2uiz>:
 80004c8:	219e      	movs	r1, #158	; 0x9e
 80004ca:	b510      	push	{r4, lr}
 80004cc:	05c9      	lsls	r1, r1, #23
 80004ce:	1c04      	adds	r4, r0, #0
 80004d0:	f001 fc82 	bl	8001dd8 <__aeabi_fcmpge>
 80004d4:	2800      	cmp	r0, #0
 80004d6:	d103      	bne.n	80004e0 <__aeabi_f2uiz+0x18>
 80004d8:	1c20      	adds	r0, r4, #0
 80004da:	f000 fce3 	bl	8000ea4 <__aeabi_f2iz>
 80004de:	bd10      	pop	{r4, pc}
 80004e0:	219e      	movs	r1, #158	; 0x9e
 80004e2:	1c20      	adds	r0, r4, #0
 80004e4:	05c9      	lsls	r1, r1, #23
 80004e6:	f000 fb2f 	bl	8000b48 <__aeabi_fsub>
 80004ea:	f000 fcdb 	bl	8000ea4 <__aeabi_f2iz>
 80004ee:	2380      	movs	r3, #128	; 0x80
 80004f0:	061b      	lsls	r3, r3, #24
 80004f2:	469c      	mov	ip, r3
 80004f4:	4460      	add	r0, ip
 80004f6:	e7f2      	b.n	80004de <__aeabi_f2uiz+0x16>

080004f8 <__aeabi_d2uiz>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	2200      	movs	r2, #0
 80004fc:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <__aeabi_d2uiz+0x38>)
 80004fe:	0004      	movs	r4, r0
 8000500:	000d      	movs	r5, r1
 8000502:	f001 fc2f 	bl	8001d64 <__aeabi_dcmpge>
 8000506:	2800      	cmp	r0, #0
 8000508:	d104      	bne.n	8000514 <__aeabi_d2uiz+0x1c>
 800050a:	0020      	movs	r0, r4
 800050c:	0029      	movs	r1, r5
 800050e:	f001 fb77 	bl	8001c00 <__aeabi_d2iz>
 8000512:	bd70      	pop	{r4, r5, r6, pc}
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <__aeabi_d2uiz+0x38>)
 8000516:	2200      	movs	r2, #0
 8000518:	0020      	movs	r0, r4
 800051a:	0029      	movs	r1, r5
 800051c:	f000 ffde 	bl	80014dc <__aeabi_dsub>
 8000520:	f001 fb6e 	bl	8001c00 <__aeabi_d2iz>
 8000524:	2380      	movs	r3, #128	; 0x80
 8000526:	061b      	lsls	r3, r3, #24
 8000528:	469c      	mov	ip, r3
 800052a:	4460      	add	r0, ip
 800052c:	e7f1      	b.n	8000512 <__aeabi_d2uiz+0x1a>
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	41e00000 	.word	0x41e00000

08000534 <__udivmoddi4>:
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000536:	4657      	mov	r7, sl
 8000538:	464e      	mov	r6, r9
 800053a:	4645      	mov	r5, r8
 800053c:	46de      	mov	lr, fp
 800053e:	b5e0      	push	{r5, r6, r7, lr}
 8000540:	0004      	movs	r4, r0
 8000542:	000d      	movs	r5, r1
 8000544:	4692      	mov	sl, r2
 8000546:	4699      	mov	r9, r3
 8000548:	b083      	sub	sp, #12
 800054a:	428b      	cmp	r3, r1
 800054c:	d830      	bhi.n	80005b0 <__udivmoddi4+0x7c>
 800054e:	d02d      	beq.n	80005ac <__udivmoddi4+0x78>
 8000550:	4649      	mov	r1, r9
 8000552:	4650      	mov	r0, sl
 8000554:	f001 fc68 	bl	8001e28 <__clzdi2>
 8000558:	0029      	movs	r1, r5
 800055a:	0006      	movs	r6, r0
 800055c:	0020      	movs	r0, r4
 800055e:	f001 fc63 	bl	8001e28 <__clzdi2>
 8000562:	1a33      	subs	r3, r6, r0
 8000564:	4698      	mov	r8, r3
 8000566:	3b20      	subs	r3, #32
 8000568:	469b      	mov	fp, r3
 800056a:	d433      	bmi.n	80005d4 <__udivmoddi4+0xa0>
 800056c:	465a      	mov	r2, fp
 800056e:	4653      	mov	r3, sl
 8000570:	4093      	lsls	r3, r2
 8000572:	4642      	mov	r2, r8
 8000574:	001f      	movs	r7, r3
 8000576:	4653      	mov	r3, sl
 8000578:	4093      	lsls	r3, r2
 800057a:	001e      	movs	r6, r3
 800057c:	42af      	cmp	r7, r5
 800057e:	d83a      	bhi.n	80005f6 <__udivmoddi4+0xc2>
 8000580:	42af      	cmp	r7, r5
 8000582:	d100      	bne.n	8000586 <__udivmoddi4+0x52>
 8000584:	e078      	b.n	8000678 <__udivmoddi4+0x144>
 8000586:	465b      	mov	r3, fp
 8000588:	1ba4      	subs	r4, r4, r6
 800058a:	41bd      	sbcs	r5, r7
 800058c:	2b00      	cmp	r3, #0
 800058e:	da00      	bge.n	8000592 <__udivmoddi4+0x5e>
 8000590:	e075      	b.n	800067e <__udivmoddi4+0x14a>
 8000592:	2200      	movs	r2, #0
 8000594:	2300      	movs	r3, #0
 8000596:	9200      	str	r2, [sp, #0]
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	2301      	movs	r3, #1
 800059c:	465a      	mov	r2, fp
 800059e:	4093      	lsls	r3, r2
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	4642      	mov	r2, r8
 80005a6:	4093      	lsls	r3, r2
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	e028      	b.n	80005fe <__udivmoddi4+0xca>
 80005ac:	4282      	cmp	r2, r0
 80005ae:	d9cf      	bls.n	8000550 <__udivmoddi4+0x1c>
 80005b0:	2200      	movs	r2, #0
 80005b2:	2300      	movs	r3, #0
 80005b4:	9200      	str	r2, [sp, #0]
 80005b6:	9301      	str	r3, [sp, #4]
 80005b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <__udivmoddi4+0x8e>
 80005be:	601c      	str	r4, [r3, #0]
 80005c0:	605d      	str	r5, [r3, #4]
 80005c2:	9800      	ldr	r0, [sp, #0]
 80005c4:	9901      	ldr	r1, [sp, #4]
 80005c6:	b003      	add	sp, #12
 80005c8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ca:	46bb      	mov	fp, r7
 80005cc:	46b2      	mov	sl, r6
 80005ce:	46a9      	mov	r9, r5
 80005d0:	46a0      	mov	r8, r4
 80005d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d4:	4642      	mov	r2, r8
 80005d6:	2320      	movs	r3, #32
 80005d8:	1a9b      	subs	r3, r3, r2
 80005da:	4652      	mov	r2, sl
 80005dc:	40da      	lsrs	r2, r3
 80005de:	4641      	mov	r1, r8
 80005e0:	0013      	movs	r3, r2
 80005e2:	464a      	mov	r2, r9
 80005e4:	408a      	lsls	r2, r1
 80005e6:	0017      	movs	r7, r2
 80005e8:	4642      	mov	r2, r8
 80005ea:	431f      	orrs	r7, r3
 80005ec:	4653      	mov	r3, sl
 80005ee:	4093      	lsls	r3, r2
 80005f0:	001e      	movs	r6, r3
 80005f2:	42af      	cmp	r7, r5
 80005f4:	d9c4      	bls.n	8000580 <__udivmoddi4+0x4c>
 80005f6:	2200      	movs	r2, #0
 80005f8:	2300      	movs	r3, #0
 80005fa:	9200      	str	r2, [sp, #0]
 80005fc:	9301      	str	r3, [sp, #4]
 80005fe:	4643      	mov	r3, r8
 8000600:	2b00      	cmp	r3, #0
 8000602:	d0d9      	beq.n	80005b8 <__udivmoddi4+0x84>
 8000604:	07fb      	lsls	r3, r7, #31
 8000606:	0872      	lsrs	r2, r6, #1
 8000608:	431a      	orrs	r2, r3
 800060a:	4646      	mov	r6, r8
 800060c:	087b      	lsrs	r3, r7, #1
 800060e:	e00e      	b.n	800062e <__udivmoddi4+0xfa>
 8000610:	42ab      	cmp	r3, r5
 8000612:	d101      	bne.n	8000618 <__udivmoddi4+0xe4>
 8000614:	42a2      	cmp	r2, r4
 8000616:	d80c      	bhi.n	8000632 <__udivmoddi4+0xfe>
 8000618:	1aa4      	subs	r4, r4, r2
 800061a:	419d      	sbcs	r5, r3
 800061c:	2001      	movs	r0, #1
 800061e:	1924      	adds	r4, r4, r4
 8000620:	416d      	adcs	r5, r5
 8000622:	2100      	movs	r1, #0
 8000624:	3e01      	subs	r6, #1
 8000626:	1824      	adds	r4, r4, r0
 8000628:	414d      	adcs	r5, r1
 800062a:	2e00      	cmp	r6, #0
 800062c:	d006      	beq.n	800063c <__udivmoddi4+0x108>
 800062e:	42ab      	cmp	r3, r5
 8000630:	d9ee      	bls.n	8000610 <__udivmoddi4+0xdc>
 8000632:	3e01      	subs	r6, #1
 8000634:	1924      	adds	r4, r4, r4
 8000636:	416d      	adcs	r5, r5
 8000638:	2e00      	cmp	r6, #0
 800063a:	d1f8      	bne.n	800062e <__udivmoddi4+0xfa>
 800063c:	9800      	ldr	r0, [sp, #0]
 800063e:	9901      	ldr	r1, [sp, #4]
 8000640:	465b      	mov	r3, fp
 8000642:	1900      	adds	r0, r0, r4
 8000644:	4169      	adcs	r1, r5
 8000646:	2b00      	cmp	r3, #0
 8000648:	db24      	blt.n	8000694 <__udivmoddi4+0x160>
 800064a:	002b      	movs	r3, r5
 800064c:	465a      	mov	r2, fp
 800064e:	4644      	mov	r4, r8
 8000650:	40d3      	lsrs	r3, r2
 8000652:	002a      	movs	r2, r5
 8000654:	40e2      	lsrs	r2, r4
 8000656:	001c      	movs	r4, r3
 8000658:	465b      	mov	r3, fp
 800065a:	0015      	movs	r5, r2
 800065c:	2b00      	cmp	r3, #0
 800065e:	db2a      	blt.n	80006b6 <__udivmoddi4+0x182>
 8000660:	0026      	movs	r6, r4
 8000662:	409e      	lsls	r6, r3
 8000664:	0033      	movs	r3, r6
 8000666:	0026      	movs	r6, r4
 8000668:	4647      	mov	r7, r8
 800066a:	40be      	lsls	r6, r7
 800066c:	0032      	movs	r2, r6
 800066e:	1a80      	subs	r0, r0, r2
 8000670:	4199      	sbcs	r1, r3
 8000672:	9000      	str	r0, [sp, #0]
 8000674:	9101      	str	r1, [sp, #4]
 8000676:	e79f      	b.n	80005b8 <__udivmoddi4+0x84>
 8000678:	42a3      	cmp	r3, r4
 800067a:	d8bc      	bhi.n	80005f6 <__udivmoddi4+0xc2>
 800067c:	e783      	b.n	8000586 <__udivmoddi4+0x52>
 800067e:	4642      	mov	r2, r8
 8000680:	2320      	movs	r3, #32
 8000682:	2100      	movs	r1, #0
 8000684:	1a9b      	subs	r3, r3, r2
 8000686:	2200      	movs	r2, #0
 8000688:	9100      	str	r1, [sp, #0]
 800068a:	9201      	str	r2, [sp, #4]
 800068c:	2201      	movs	r2, #1
 800068e:	40da      	lsrs	r2, r3
 8000690:	9201      	str	r2, [sp, #4]
 8000692:	e786      	b.n	80005a2 <__udivmoddi4+0x6e>
 8000694:	4642      	mov	r2, r8
 8000696:	2320      	movs	r3, #32
 8000698:	1a9b      	subs	r3, r3, r2
 800069a:	002a      	movs	r2, r5
 800069c:	4646      	mov	r6, r8
 800069e:	409a      	lsls	r2, r3
 80006a0:	0023      	movs	r3, r4
 80006a2:	40f3      	lsrs	r3, r6
 80006a4:	4644      	mov	r4, r8
 80006a6:	4313      	orrs	r3, r2
 80006a8:	002a      	movs	r2, r5
 80006aa:	40e2      	lsrs	r2, r4
 80006ac:	001c      	movs	r4, r3
 80006ae:	465b      	mov	r3, fp
 80006b0:	0015      	movs	r5, r2
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	dad4      	bge.n	8000660 <__udivmoddi4+0x12c>
 80006b6:	4642      	mov	r2, r8
 80006b8:	002f      	movs	r7, r5
 80006ba:	2320      	movs	r3, #32
 80006bc:	0026      	movs	r6, r4
 80006be:	4097      	lsls	r7, r2
 80006c0:	1a9b      	subs	r3, r3, r2
 80006c2:	40de      	lsrs	r6, r3
 80006c4:	003b      	movs	r3, r7
 80006c6:	4333      	orrs	r3, r6
 80006c8:	e7cd      	b.n	8000666 <__udivmoddi4+0x132>
 80006ca:	46c0      	nop			; (mov r8, r8)

080006cc <__aeabi_fdiv>:
 80006cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ce:	464f      	mov	r7, r9
 80006d0:	4646      	mov	r6, r8
 80006d2:	46d6      	mov	lr, sl
 80006d4:	0245      	lsls	r5, r0, #9
 80006d6:	b5c0      	push	{r6, r7, lr}
 80006d8:	0047      	lsls	r7, r0, #1
 80006da:	1c0c      	adds	r4, r1, #0
 80006dc:	0a6d      	lsrs	r5, r5, #9
 80006de:	0e3f      	lsrs	r7, r7, #24
 80006e0:	0fc6      	lsrs	r6, r0, #31
 80006e2:	2f00      	cmp	r7, #0
 80006e4:	d100      	bne.n	80006e8 <__aeabi_fdiv+0x1c>
 80006e6:	e070      	b.n	80007ca <__aeabi_fdiv+0xfe>
 80006e8:	2fff      	cmp	r7, #255	; 0xff
 80006ea:	d100      	bne.n	80006ee <__aeabi_fdiv+0x22>
 80006ec:	e075      	b.n	80007da <__aeabi_fdiv+0x10e>
 80006ee:	00eb      	lsls	r3, r5, #3
 80006f0:	2580      	movs	r5, #128	; 0x80
 80006f2:	04ed      	lsls	r5, r5, #19
 80006f4:	431d      	orrs	r5, r3
 80006f6:	2300      	movs	r3, #0
 80006f8:	4699      	mov	r9, r3
 80006fa:	469a      	mov	sl, r3
 80006fc:	3f7f      	subs	r7, #127	; 0x7f
 80006fe:	0260      	lsls	r0, r4, #9
 8000700:	0a43      	lsrs	r3, r0, #9
 8000702:	4698      	mov	r8, r3
 8000704:	0063      	lsls	r3, r4, #1
 8000706:	0e1b      	lsrs	r3, r3, #24
 8000708:	0fe4      	lsrs	r4, r4, #31
 800070a:	2b00      	cmp	r3, #0
 800070c:	d04e      	beq.n	80007ac <__aeabi_fdiv+0xe0>
 800070e:	2bff      	cmp	r3, #255	; 0xff
 8000710:	d046      	beq.n	80007a0 <__aeabi_fdiv+0xd4>
 8000712:	4642      	mov	r2, r8
 8000714:	00d0      	lsls	r0, r2, #3
 8000716:	2280      	movs	r2, #128	; 0x80
 8000718:	04d2      	lsls	r2, r2, #19
 800071a:	4302      	orrs	r2, r0
 800071c:	4690      	mov	r8, r2
 800071e:	2200      	movs	r2, #0
 8000720:	3b7f      	subs	r3, #127	; 0x7f
 8000722:	0031      	movs	r1, r6
 8000724:	1aff      	subs	r7, r7, r3
 8000726:	464b      	mov	r3, r9
 8000728:	4061      	eors	r1, r4
 800072a:	b2c9      	uxtb	r1, r1
 800072c:	4313      	orrs	r3, r2
 800072e:	2b0f      	cmp	r3, #15
 8000730:	d900      	bls.n	8000734 <__aeabi_fdiv+0x68>
 8000732:	e0b5      	b.n	80008a0 <__aeabi_fdiv+0x1d4>
 8000734:	486e      	ldr	r0, [pc, #440]	; (80008f0 <__aeabi_fdiv+0x224>)
 8000736:	009b      	lsls	r3, r3, #2
 8000738:	58c3      	ldr	r3, [r0, r3]
 800073a:	469f      	mov	pc, r3
 800073c:	2300      	movs	r3, #0
 800073e:	4698      	mov	r8, r3
 8000740:	0026      	movs	r6, r4
 8000742:	4645      	mov	r5, r8
 8000744:	4692      	mov	sl, r2
 8000746:	4653      	mov	r3, sl
 8000748:	2b02      	cmp	r3, #2
 800074a:	d100      	bne.n	800074e <__aeabi_fdiv+0x82>
 800074c:	e089      	b.n	8000862 <__aeabi_fdiv+0x196>
 800074e:	2b03      	cmp	r3, #3
 8000750:	d100      	bne.n	8000754 <__aeabi_fdiv+0x88>
 8000752:	e09e      	b.n	8000892 <__aeabi_fdiv+0x1c6>
 8000754:	2b01      	cmp	r3, #1
 8000756:	d018      	beq.n	800078a <__aeabi_fdiv+0xbe>
 8000758:	003b      	movs	r3, r7
 800075a:	337f      	adds	r3, #127	; 0x7f
 800075c:	2b00      	cmp	r3, #0
 800075e:	dd69      	ble.n	8000834 <__aeabi_fdiv+0x168>
 8000760:	076a      	lsls	r2, r5, #29
 8000762:	d004      	beq.n	800076e <__aeabi_fdiv+0xa2>
 8000764:	220f      	movs	r2, #15
 8000766:	402a      	ands	r2, r5
 8000768:	2a04      	cmp	r2, #4
 800076a:	d000      	beq.n	800076e <__aeabi_fdiv+0xa2>
 800076c:	3504      	adds	r5, #4
 800076e:	012a      	lsls	r2, r5, #4
 8000770:	d503      	bpl.n	800077a <__aeabi_fdiv+0xae>
 8000772:	4b60      	ldr	r3, [pc, #384]	; (80008f4 <__aeabi_fdiv+0x228>)
 8000774:	401d      	ands	r5, r3
 8000776:	003b      	movs	r3, r7
 8000778:	3380      	adds	r3, #128	; 0x80
 800077a:	2bfe      	cmp	r3, #254	; 0xfe
 800077c:	dd00      	ble.n	8000780 <__aeabi_fdiv+0xb4>
 800077e:	e070      	b.n	8000862 <__aeabi_fdiv+0x196>
 8000780:	01ad      	lsls	r5, r5, #6
 8000782:	0a6d      	lsrs	r5, r5, #9
 8000784:	b2d8      	uxtb	r0, r3
 8000786:	e002      	b.n	800078e <__aeabi_fdiv+0xc2>
 8000788:	000e      	movs	r6, r1
 800078a:	2000      	movs	r0, #0
 800078c:	2500      	movs	r5, #0
 800078e:	05c0      	lsls	r0, r0, #23
 8000790:	4328      	orrs	r0, r5
 8000792:	07f6      	lsls	r6, r6, #31
 8000794:	4330      	orrs	r0, r6
 8000796:	bce0      	pop	{r5, r6, r7}
 8000798:	46ba      	mov	sl, r7
 800079a:	46b1      	mov	r9, r6
 800079c:	46a8      	mov	r8, r5
 800079e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007a0:	4643      	mov	r3, r8
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d13f      	bne.n	8000826 <__aeabi_fdiv+0x15a>
 80007a6:	2202      	movs	r2, #2
 80007a8:	3fff      	subs	r7, #255	; 0xff
 80007aa:	e003      	b.n	80007b4 <__aeabi_fdiv+0xe8>
 80007ac:	4643      	mov	r3, r8
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d12d      	bne.n	800080e <__aeabi_fdiv+0x142>
 80007b2:	2201      	movs	r2, #1
 80007b4:	0031      	movs	r1, r6
 80007b6:	464b      	mov	r3, r9
 80007b8:	4061      	eors	r1, r4
 80007ba:	b2c9      	uxtb	r1, r1
 80007bc:	4313      	orrs	r3, r2
 80007be:	2b0f      	cmp	r3, #15
 80007c0:	d834      	bhi.n	800082c <__aeabi_fdiv+0x160>
 80007c2:	484d      	ldr	r0, [pc, #308]	; (80008f8 <__aeabi_fdiv+0x22c>)
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	58c3      	ldr	r3, [r0, r3]
 80007c8:	469f      	mov	pc, r3
 80007ca:	2d00      	cmp	r5, #0
 80007cc:	d113      	bne.n	80007f6 <__aeabi_fdiv+0x12a>
 80007ce:	2304      	movs	r3, #4
 80007d0:	4699      	mov	r9, r3
 80007d2:	3b03      	subs	r3, #3
 80007d4:	2700      	movs	r7, #0
 80007d6:	469a      	mov	sl, r3
 80007d8:	e791      	b.n	80006fe <__aeabi_fdiv+0x32>
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d105      	bne.n	80007ea <__aeabi_fdiv+0x11e>
 80007de:	2308      	movs	r3, #8
 80007e0:	4699      	mov	r9, r3
 80007e2:	3b06      	subs	r3, #6
 80007e4:	27ff      	movs	r7, #255	; 0xff
 80007e6:	469a      	mov	sl, r3
 80007e8:	e789      	b.n	80006fe <__aeabi_fdiv+0x32>
 80007ea:	230c      	movs	r3, #12
 80007ec:	4699      	mov	r9, r3
 80007ee:	3b09      	subs	r3, #9
 80007f0:	27ff      	movs	r7, #255	; 0xff
 80007f2:	469a      	mov	sl, r3
 80007f4:	e783      	b.n	80006fe <__aeabi_fdiv+0x32>
 80007f6:	0028      	movs	r0, r5
 80007f8:	f001 faf8 	bl	8001dec <__clzsi2>
 80007fc:	2776      	movs	r7, #118	; 0x76
 80007fe:	1f43      	subs	r3, r0, #5
 8000800:	409d      	lsls	r5, r3
 8000802:	2300      	movs	r3, #0
 8000804:	427f      	negs	r7, r7
 8000806:	4699      	mov	r9, r3
 8000808:	469a      	mov	sl, r3
 800080a:	1a3f      	subs	r7, r7, r0
 800080c:	e777      	b.n	80006fe <__aeabi_fdiv+0x32>
 800080e:	4640      	mov	r0, r8
 8000810:	f001 faec 	bl	8001dec <__clzsi2>
 8000814:	4642      	mov	r2, r8
 8000816:	1f43      	subs	r3, r0, #5
 8000818:	409a      	lsls	r2, r3
 800081a:	2376      	movs	r3, #118	; 0x76
 800081c:	425b      	negs	r3, r3
 800081e:	4690      	mov	r8, r2
 8000820:	1a1b      	subs	r3, r3, r0
 8000822:	2200      	movs	r2, #0
 8000824:	e77d      	b.n	8000722 <__aeabi_fdiv+0x56>
 8000826:	23ff      	movs	r3, #255	; 0xff
 8000828:	2203      	movs	r2, #3
 800082a:	e77a      	b.n	8000722 <__aeabi_fdiv+0x56>
 800082c:	000e      	movs	r6, r1
 800082e:	20ff      	movs	r0, #255	; 0xff
 8000830:	2500      	movs	r5, #0
 8000832:	e7ac      	b.n	800078e <__aeabi_fdiv+0xc2>
 8000834:	2001      	movs	r0, #1
 8000836:	1ac0      	subs	r0, r0, r3
 8000838:	281b      	cmp	r0, #27
 800083a:	dca6      	bgt.n	800078a <__aeabi_fdiv+0xbe>
 800083c:	379e      	adds	r7, #158	; 0x9e
 800083e:	002a      	movs	r2, r5
 8000840:	40bd      	lsls	r5, r7
 8000842:	40c2      	lsrs	r2, r0
 8000844:	1e6b      	subs	r3, r5, #1
 8000846:	419d      	sbcs	r5, r3
 8000848:	4315      	orrs	r5, r2
 800084a:	076b      	lsls	r3, r5, #29
 800084c:	d004      	beq.n	8000858 <__aeabi_fdiv+0x18c>
 800084e:	230f      	movs	r3, #15
 8000850:	402b      	ands	r3, r5
 8000852:	2b04      	cmp	r3, #4
 8000854:	d000      	beq.n	8000858 <__aeabi_fdiv+0x18c>
 8000856:	3504      	adds	r5, #4
 8000858:	016b      	lsls	r3, r5, #5
 800085a:	d544      	bpl.n	80008e6 <__aeabi_fdiv+0x21a>
 800085c:	2001      	movs	r0, #1
 800085e:	2500      	movs	r5, #0
 8000860:	e795      	b.n	800078e <__aeabi_fdiv+0xc2>
 8000862:	20ff      	movs	r0, #255	; 0xff
 8000864:	2500      	movs	r5, #0
 8000866:	e792      	b.n	800078e <__aeabi_fdiv+0xc2>
 8000868:	2580      	movs	r5, #128	; 0x80
 800086a:	2600      	movs	r6, #0
 800086c:	20ff      	movs	r0, #255	; 0xff
 800086e:	03ed      	lsls	r5, r5, #15
 8000870:	e78d      	b.n	800078e <__aeabi_fdiv+0xc2>
 8000872:	2300      	movs	r3, #0
 8000874:	4698      	mov	r8, r3
 8000876:	2080      	movs	r0, #128	; 0x80
 8000878:	03c0      	lsls	r0, r0, #15
 800087a:	4205      	tst	r5, r0
 800087c:	d009      	beq.n	8000892 <__aeabi_fdiv+0x1c6>
 800087e:	4643      	mov	r3, r8
 8000880:	4203      	tst	r3, r0
 8000882:	d106      	bne.n	8000892 <__aeabi_fdiv+0x1c6>
 8000884:	4645      	mov	r5, r8
 8000886:	4305      	orrs	r5, r0
 8000888:	026d      	lsls	r5, r5, #9
 800088a:	0026      	movs	r6, r4
 800088c:	20ff      	movs	r0, #255	; 0xff
 800088e:	0a6d      	lsrs	r5, r5, #9
 8000890:	e77d      	b.n	800078e <__aeabi_fdiv+0xc2>
 8000892:	2080      	movs	r0, #128	; 0x80
 8000894:	03c0      	lsls	r0, r0, #15
 8000896:	4305      	orrs	r5, r0
 8000898:	026d      	lsls	r5, r5, #9
 800089a:	20ff      	movs	r0, #255	; 0xff
 800089c:	0a6d      	lsrs	r5, r5, #9
 800089e:	e776      	b.n	800078e <__aeabi_fdiv+0xc2>
 80008a0:	4642      	mov	r2, r8
 80008a2:	016b      	lsls	r3, r5, #5
 80008a4:	0150      	lsls	r0, r2, #5
 80008a6:	4283      	cmp	r3, r0
 80008a8:	d219      	bcs.n	80008de <__aeabi_fdiv+0x212>
 80008aa:	221b      	movs	r2, #27
 80008ac:	2500      	movs	r5, #0
 80008ae:	3f01      	subs	r7, #1
 80008b0:	2601      	movs	r6, #1
 80008b2:	001c      	movs	r4, r3
 80008b4:	006d      	lsls	r5, r5, #1
 80008b6:	005b      	lsls	r3, r3, #1
 80008b8:	2c00      	cmp	r4, #0
 80008ba:	db01      	blt.n	80008c0 <__aeabi_fdiv+0x1f4>
 80008bc:	4298      	cmp	r0, r3
 80008be:	d801      	bhi.n	80008c4 <__aeabi_fdiv+0x1f8>
 80008c0:	1a1b      	subs	r3, r3, r0
 80008c2:	4335      	orrs	r5, r6
 80008c4:	3a01      	subs	r2, #1
 80008c6:	2a00      	cmp	r2, #0
 80008c8:	d1f3      	bne.n	80008b2 <__aeabi_fdiv+0x1e6>
 80008ca:	1e5a      	subs	r2, r3, #1
 80008cc:	4193      	sbcs	r3, r2
 80008ce:	431d      	orrs	r5, r3
 80008d0:	003b      	movs	r3, r7
 80008d2:	337f      	adds	r3, #127	; 0x7f
 80008d4:	000e      	movs	r6, r1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	dd00      	ble.n	80008dc <__aeabi_fdiv+0x210>
 80008da:	e741      	b.n	8000760 <__aeabi_fdiv+0x94>
 80008dc:	e7aa      	b.n	8000834 <__aeabi_fdiv+0x168>
 80008de:	221a      	movs	r2, #26
 80008e0:	2501      	movs	r5, #1
 80008e2:	1a1b      	subs	r3, r3, r0
 80008e4:	e7e4      	b.n	80008b0 <__aeabi_fdiv+0x1e4>
 80008e6:	01ad      	lsls	r5, r5, #6
 80008e8:	2000      	movs	r0, #0
 80008ea:	0a6d      	lsrs	r5, r5, #9
 80008ec:	e74f      	b.n	800078e <__aeabi_fdiv+0xc2>
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	08005cfc 	.word	0x08005cfc
 80008f4:	f7ffffff 	.word	0xf7ffffff
 80008f8:	08005d3c 	.word	0x08005d3c

080008fc <__aeabi_fmul>:
 80008fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fe:	464f      	mov	r7, r9
 8000900:	4646      	mov	r6, r8
 8000902:	46d6      	mov	lr, sl
 8000904:	0244      	lsls	r4, r0, #9
 8000906:	0045      	lsls	r5, r0, #1
 8000908:	b5c0      	push	{r6, r7, lr}
 800090a:	0a64      	lsrs	r4, r4, #9
 800090c:	1c0f      	adds	r7, r1, #0
 800090e:	0e2d      	lsrs	r5, r5, #24
 8000910:	0fc6      	lsrs	r6, r0, #31
 8000912:	2d00      	cmp	r5, #0
 8000914:	d100      	bne.n	8000918 <__aeabi_fmul+0x1c>
 8000916:	e08d      	b.n	8000a34 <__aeabi_fmul+0x138>
 8000918:	2dff      	cmp	r5, #255	; 0xff
 800091a:	d100      	bne.n	800091e <__aeabi_fmul+0x22>
 800091c:	e092      	b.n	8000a44 <__aeabi_fmul+0x148>
 800091e:	2300      	movs	r3, #0
 8000920:	2080      	movs	r0, #128	; 0x80
 8000922:	4699      	mov	r9, r3
 8000924:	469a      	mov	sl, r3
 8000926:	00e4      	lsls	r4, r4, #3
 8000928:	04c0      	lsls	r0, r0, #19
 800092a:	4304      	orrs	r4, r0
 800092c:	3d7f      	subs	r5, #127	; 0x7f
 800092e:	0278      	lsls	r0, r7, #9
 8000930:	0a43      	lsrs	r3, r0, #9
 8000932:	4698      	mov	r8, r3
 8000934:	007b      	lsls	r3, r7, #1
 8000936:	0e1b      	lsrs	r3, r3, #24
 8000938:	0fff      	lsrs	r7, r7, #31
 800093a:	2b00      	cmp	r3, #0
 800093c:	d100      	bne.n	8000940 <__aeabi_fmul+0x44>
 800093e:	e070      	b.n	8000a22 <__aeabi_fmul+0x126>
 8000940:	2bff      	cmp	r3, #255	; 0xff
 8000942:	d100      	bne.n	8000946 <__aeabi_fmul+0x4a>
 8000944:	e086      	b.n	8000a54 <__aeabi_fmul+0x158>
 8000946:	4642      	mov	r2, r8
 8000948:	00d0      	lsls	r0, r2, #3
 800094a:	2280      	movs	r2, #128	; 0x80
 800094c:	3b7f      	subs	r3, #127	; 0x7f
 800094e:	18ed      	adds	r5, r5, r3
 8000950:	2300      	movs	r3, #0
 8000952:	04d2      	lsls	r2, r2, #19
 8000954:	4302      	orrs	r2, r0
 8000956:	4690      	mov	r8, r2
 8000958:	469c      	mov	ip, r3
 800095a:	0031      	movs	r1, r6
 800095c:	464b      	mov	r3, r9
 800095e:	4079      	eors	r1, r7
 8000960:	1c68      	adds	r0, r5, #1
 8000962:	2b0f      	cmp	r3, #15
 8000964:	d81c      	bhi.n	80009a0 <__aeabi_fmul+0xa4>
 8000966:	4a76      	ldr	r2, [pc, #472]	; (8000b40 <__aeabi_fmul+0x244>)
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	58d3      	ldr	r3, [r2, r3]
 800096c:	469f      	mov	pc, r3
 800096e:	0039      	movs	r1, r7
 8000970:	4644      	mov	r4, r8
 8000972:	46e2      	mov	sl, ip
 8000974:	4653      	mov	r3, sl
 8000976:	2b02      	cmp	r3, #2
 8000978:	d00f      	beq.n	800099a <__aeabi_fmul+0x9e>
 800097a:	2b03      	cmp	r3, #3
 800097c:	d100      	bne.n	8000980 <__aeabi_fmul+0x84>
 800097e:	e0d7      	b.n	8000b30 <__aeabi_fmul+0x234>
 8000980:	2b01      	cmp	r3, #1
 8000982:	d137      	bne.n	80009f4 <__aeabi_fmul+0xf8>
 8000984:	2000      	movs	r0, #0
 8000986:	2400      	movs	r4, #0
 8000988:	05c0      	lsls	r0, r0, #23
 800098a:	4320      	orrs	r0, r4
 800098c:	07c9      	lsls	r1, r1, #31
 800098e:	4308      	orrs	r0, r1
 8000990:	bce0      	pop	{r5, r6, r7}
 8000992:	46ba      	mov	sl, r7
 8000994:	46b1      	mov	r9, r6
 8000996:	46a8      	mov	r8, r5
 8000998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800099a:	20ff      	movs	r0, #255	; 0xff
 800099c:	2400      	movs	r4, #0
 800099e:	e7f3      	b.n	8000988 <__aeabi_fmul+0x8c>
 80009a0:	0c26      	lsrs	r6, r4, #16
 80009a2:	0424      	lsls	r4, r4, #16
 80009a4:	0c22      	lsrs	r2, r4, #16
 80009a6:	4644      	mov	r4, r8
 80009a8:	0424      	lsls	r4, r4, #16
 80009aa:	0c24      	lsrs	r4, r4, #16
 80009ac:	4643      	mov	r3, r8
 80009ae:	0027      	movs	r7, r4
 80009b0:	0c1b      	lsrs	r3, r3, #16
 80009b2:	4357      	muls	r7, r2
 80009b4:	4374      	muls	r4, r6
 80009b6:	435a      	muls	r2, r3
 80009b8:	435e      	muls	r6, r3
 80009ba:	1912      	adds	r2, r2, r4
 80009bc:	0c3b      	lsrs	r3, r7, #16
 80009be:	189b      	adds	r3, r3, r2
 80009c0:	429c      	cmp	r4, r3
 80009c2:	d903      	bls.n	80009cc <__aeabi_fmul+0xd0>
 80009c4:	2280      	movs	r2, #128	; 0x80
 80009c6:	0252      	lsls	r2, r2, #9
 80009c8:	4694      	mov	ip, r2
 80009ca:	4466      	add	r6, ip
 80009cc:	043f      	lsls	r7, r7, #16
 80009ce:	041a      	lsls	r2, r3, #16
 80009d0:	0c3f      	lsrs	r7, r7, #16
 80009d2:	19d2      	adds	r2, r2, r7
 80009d4:	0194      	lsls	r4, r2, #6
 80009d6:	1e67      	subs	r7, r4, #1
 80009d8:	41bc      	sbcs	r4, r7
 80009da:	0c1b      	lsrs	r3, r3, #16
 80009dc:	0e92      	lsrs	r2, r2, #26
 80009de:	199b      	adds	r3, r3, r6
 80009e0:	4314      	orrs	r4, r2
 80009e2:	019b      	lsls	r3, r3, #6
 80009e4:	431c      	orrs	r4, r3
 80009e6:	011b      	lsls	r3, r3, #4
 80009e8:	d400      	bmi.n	80009ec <__aeabi_fmul+0xf0>
 80009ea:	e09b      	b.n	8000b24 <__aeabi_fmul+0x228>
 80009ec:	2301      	movs	r3, #1
 80009ee:	0862      	lsrs	r2, r4, #1
 80009f0:	401c      	ands	r4, r3
 80009f2:	4314      	orrs	r4, r2
 80009f4:	0002      	movs	r2, r0
 80009f6:	327f      	adds	r2, #127	; 0x7f
 80009f8:	2a00      	cmp	r2, #0
 80009fa:	dd64      	ble.n	8000ac6 <__aeabi_fmul+0x1ca>
 80009fc:	0763      	lsls	r3, r4, #29
 80009fe:	d004      	beq.n	8000a0a <__aeabi_fmul+0x10e>
 8000a00:	230f      	movs	r3, #15
 8000a02:	4023      	ands	r3, r4
 8000a04:	2b04      	cmp	r3, #4
 8000a06:	d000      	beq.n	8000a0a <__aeabi_fmul+0x10e>
 8000a08:	3404      	adds	r4, #4
 8000a0a:	0123      	lsls	r3, r4, #4
 8000a0c:	d503      	bpl.n	8000a16 <__aeabi_fmul+0x11a>
 8000a0e:	0002      	movs	r2, r0
 8000a10:	4b4c      	ldr	r3, [pc, #304]	; (8000b44 <__aeabi_fmul+0x248>)
 8000a12:	3280      	adds	r2, #128	; 0x80
 8000a14:	401c      	ands	r4, r3
 8000a16:	2afe      	cmp	r2, #254	; 0xfe
 8000a18:	dcbf      	bgt.n	800099a <__aeabi_fmul+0x9e>
 8000a1a:	01a4      	lsls	r4, r4, #6
 8000a1c:	0a64      	lsrs	r4, r4, #9
 8000a1e:	b2d0      	uxtb	r0, r2
 8000a20:	e7b2      	b.n	8000988 <__aeabi_fmul+0x8c>
 8000a22:	4643      	mov	r3, r8
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d13d      	bne.n	8000aa4 <__aeabi_fmul+0x1a8>
 8000a28:	464a      	mov	r2, r9
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	431a      	orrs	r2, r3
 8000a2e:	4691      	mov	r9, r2
 8000a30:	469c      	mov	ip, r3
 8000a32:	e792      	b.n	800095a <__aeabi_fmul+0x5e>
 8000a34:	2c00      	cmp	r4, #0
 8000a36:	d129      	bne.n	8000a8c <__aeabi_fmul+0x190>
 8000a38:	2304      	movs	r3, #4
 8000a3a:	4699      	mov	r9, r3
 8000a3c:	3b03      	subs	r3, #3
 8000a3e:	2500      	movs	r5, #0
 8000a40:	469a      	mov	sl, r3
 8000a42:	e774      	b.n	800092e <__aeabi_fmul+0x32>
 8000a44:	2c00      	cmp	r4, #0
 8000a46:	d11b      	bne.n	8000a80 <__aeabi_fmul+0x184>
 8000a48:	2308      	movs	r3, #8
 8000a4a:	4699      	mov	r9, r3
 8000a4c:	3b06      	subs	r3, #6
 8000a4e:	25ff      	movs	r5, #255	; 0xff
 8000a50:	469a      	mov	sl, r3
 8000a52:	e76c      	b.n	800092e <__aeabi_fmul+0x32>
 8000a54:	4643      	mov	r3, r8
 8000a56:	35ff      	adds	r5, #255	; 0xff
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d10b      	bne.n	8000a74 <__aeabi_fmul+0x178>
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	464a      	mov	r2, r9
 8000a60:	431a      	orrs	r2, r3
 8000a62:	4691      	mov	r9, r2
 8000a64:	469c      	mov	ip, r3
 8000a66:	e778      	b.n	800095a <__aeabi_fmul+0x5e>
 8000a68:	4653      	mov	r3, sl
 8000a6a:	0031      	movs	r1, r6
 8000a6c:	2b02      	cmp	r3, #2
 8000a6e:	d000      	beq.n	8000a72 <__aeabi_fmul+0x176>
 8000a70:	e783      	b.n	800097a <__aeabi_fmul+0x7e>
 8000a72:	e792      	b.n	800099a <__aeabi_fmul+0x9e>
 8000a74:	2303      	movs	r3, #3
 8000a76:	464a      	mov	r2, r9
 8000a78:	431a      	orrs	r2, r3
 8000a7a:	4691      	mov	r9, r2
 8000a7c:	469c      	mov	ip, r3
 8000a7e:	e76c      	b.n	800095a <__aeabi_fmul+0x5e>
 8000a80:	230c      	movs	r3, #12
 8000a82:	4699      	mov	r9, r3
 8000a84:	3b09      	subs	r3, #9
 8000a86:	25ff      	movs	r5, #255	; 0xff
 8000a88:	469a      	mov	sl, r3
 8000a8a:	e750      	b.n	800092e <__aeabi_fmul+0x32>
 8000a8c:	0020      	movs	r0, r4
 8000a8e:	f001 f9ad 	bl	8001dec <__clzsi2>
 8000a92:	2576      	movs	r5, #118	; 0x76
 8000a94:	1f43      	subs	r3, r0, #5
 8000a96:	409c      	lsls	r4, r3
 8000a98:	2300      	movs	r3, #0
 8000a9a:	426d      	negs	r5, r5
 8000a9c:	4699      	mov	r9, r3
 8000a9e:	469a      	mov	sl, r3
 8000aa0:	1a2d      	subs	r5, r5, r0
 8000aa2:	e744      	b.n	800092e <__aeabi_fmul+0x32>
 8000aa4:	4640      	mov	r0, r8
 8000aa6:	f001 f9a1 	bl	8001dec <__clzsi2>
 8000aaa:	4642      	mov	r2, r8
 8000aac:	1f43      	subs	r3, r0, #5
 8000aae:	409a      	lsls	r2, r3
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	1a2d      	subs	r5, r5, r0
 8000ab4:	4690      	mov	r8, r2
 8000ab6:	469c      	mov	ip, r3
 8000ab8:	3d76      	subs	r5, #118	; 0x76
 8000aba:	e74e      	b.n	800095a <__aeabi_fmul+0x5e>
 8000abc:	2480      	movs	r4, #128	; 0x80
 8000abe:	2100      	movs	r1, #0
 8000ac0:	20ff      	movs	r0, #255	; 0xff
 8000ac2:	03e4      	lsls	r4, r4, #15
 8000ac4:	e760      	b.n	8000988 <__aeabi_fmul+0x8c>
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	1a9b      	subs	r3, r3, r2
 8000aca:	2b1b      	cmp	r3, #27
 8000acc:	dd00      	ble.n	8000ad0 <__aeabi_fmul+0x1d4>
 8000ace:	e759      	b.n	8000984 <__aeabi_fmul+0x88>
 8000ad0:	0022      	movs	r2, r4
 8000ad2:	309e      	adds	r0, #158	; 0x9e
 8000ad4:	40da      	lsrs	r2, r3
 8000ad6:	4084      	lsls	r4, r0
 8000ad8:	0013      	movs	r3, r2
 8000ada:	1e62      	subs	r2, r4, #1
 8000adc:	4194      	sbcs	r4, r2
 8000ade:	431c      	orrs	r4, r3
 8000ae0:	0763      	lsls	r3, r4, #29
 8000ae2:	d004      	beq.n	8000aee <__aeabi_fmul+0x1f2>
 8000ae4:	230f      	movs	r3, #15
 8000ae6:	4023      	ands	r3, r4
 8000ae8:	2b04      	cmp	r3, #4
 8000aea:	d000      	beq.n	8000aee <__aeabi_fmul+0x1f2>
 8000aec:	3404      	adds	r4, #4
 8000aee:	0163      	lsls	r3, r4, #5
 8000af0:	d51a      	bpl.n	8000b28 <__aeabi_fmul+0x22c>
 8000af2:	2001      	movs	r0, #1
 8000af4:	2400      	movs	r4, #0
 8000af6:	e747      	b.n	8000988 <__aeabi_fmul+0x8c>
 8000af8:	2080      	movs	r0, #128	; 0x80
 8000afa:	03c0      	lsls	r0, r0, #15
 8000afc:	4204      	tst	r4, r0
 8000afe:	d009      	beq.n	8000b14 <__aeabi_fmul+0x218>
 8000b00:	4643      	mov	r3, r8
 8000b02:	4203      	tst	r3, r0
 8000b04:	d106      	bne.n	8000b14 <__aeabi_fmul+0x218>
 8000b06:	4644      	mov	r4, r8
 8000b08:	4304      	orrs	r4, r0
 8000b0a:	0264      	lsls	r4, r4, #9
 8000b0c:	0039      	movs	r1, r7
 8000b0e:	20ff      	movs	r0, #255	; 0xff
 8000b10:	0a64      	lsrs	r4, r4, #9
 8000b12:	e739      	b.n	8000988 <__aeabi_fmul+0x8c>
 8000b14:	2080      	movs	r0, #128	; 0x80
 8000b16:	03c0      	lsls	r0, r0, #15
 8000b18:	4304      	orrs	r4, r0
 8000b1a:	0264      	lsls	r4, r4, #9
 8000b1c:	0031      	movs	r1, r6
 8000b1e:	20ff      	movs	r0, #255	; 0xff
 8000b20:	0a64      	lsrs	r4, r4, #9
 8000b22:	e731      	b.n	8000988 <__aeabi_fmul+0x8c>
 8000b24:	0028      	movs	r0, r5
 8000b26:	e765      	b.n	80009f4 <__aeabi_fmul+0xf8>
 8000b28:	01a4      	lsls	r4, r4, #6
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	0a64      	lsrs	r4, r4, #9
 8000b2e:	e72b      	b.n	8000988 <__aeabi_fmul+0x8c>
 8000b30:	2080      	movs	r0, #128	; 0x80
 8000b32:	03c0      	lsls	r0, r0, #15
 8000b34:	4304      	orrs	r4, r0
 8000b36:	0264      	lsls	r4, r4, #9
 8000b38:	20ff      	movs	r0, #255	; 0xff
 8000b3a:	0a64      	lsrs	r4, r4, #9
 8000b3c:	e724      	b.n	8000988 <__aeabi_fmul+0x8c>
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	08005d7c 	.word	0x08005d7c
 8000b44:	f7ffffff 	.word	0xf7ffffff

08000b48 <__aeabi_fsub>:
 8000b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b4a:	46ce      	mov	lr, r9
 8000b4c:	4647      	mov	r7, r8
 8000b4e:	0243      	lsls	r3, r0, #9
 8000b50:	0a5b      	lsrs	r3, r3, #9
 8000b52:	024e      	lsls	r6, r1, #9
 8000b54:	00da      	lsls	r2, r3, #3
 8000b56:	4694      	mov	ip, r2
 8000b58:	0a72      	lsrs	r2, r6, #9
 8000b5a:	4691      	mov	r9, r2
 8000b5c:	0045      	lsls	r5, r0, #1
 8000b5e:	004a      	lsls	r2, r1, #1
 8000b60:	b580      	push	{r7, lr}
 8000b62:	0e2d      	lsrs	r5, r5, #24
 8000b64:	001f      	movs	r7, r3
 8000b66:	0fc4      	lsrs	r4, r0, #31
 8000b68:	0e12      	lsrs	r2, r2, #24
 8000b6a:	0fc9      	lsrs	r1, r1, #31
 8000b6c:	09b6      	lsrs	r6, r6, #6
 8000b6e:	2aff      	cmp	r2, #255	; 0xff
 8000b70:	d05b      	beq.n	8000c2a <__aeabi_fsub+0xe2>
 8000b72:	2001      	movs	r0, #1
 8000b74:	4041      	eors	r1, r0
 8000b76:	428c      	cmp	r4, r1
 8000b78:	d039      	beq.n	8000bee <__aeabi_fsub+0xa6>
 8000b7a:	1aa8      	subs	r0, r5, r2
 8000b7c:	2800      	cmp	r0, #0
 8000b7e:	dd5a      	ble.n	8000c36 <__aeabi_fsub+0xee>
 8000b80:	2a00      	cmp	r2, #0
 8000b82:	d06a      	beq.n	8000c5a <__aeabi_fsub+0x112>
 8000b84:	2dff      	cmp	r5, #255	; 0xff
 8000b86:	d100      	bne.n	8000b8a <__aeabi_fsub+0x42>
 8000b88:	e0d9      	b.n	8000d3e <__aeabi_fsub+0x1f6>
 8000b8a:	2280      	movs	r2, #128	; 0x80
 8000b8c:	04d2      	lsls	r2, r2, #19
 8000b8e:	4316      	orrs	r6, r2
 8000b90:	281b      	cmp	r0, #27
 8000b92:	dc00      	bgt.n	8000b96 <__aeabi_fsub+0x4e>
 8000b94:	e0e9      	b.n	8000d6a <__aeabi_fsub+0x222>
 8000b96:	2001      	movs	r0, #1
 8000b98:	4663      	mov	r3, ip
 8000b9a:	1a18      	subs	r0, r3, r0
 8000b9c:	0143      	lsls	r3, r0, #5
 8000b9e:	d400      	bmi.n	8000ba2 <__aeabi_fsub+0x5a>
 8000ba0:	e0b4      	b.n	8000d0c <__aeabi_fsub+0x1c4>
 8000ba2:	0180      	lsls	r0, r0, #6
 8000ba4:	0987      	lsrs	r7, r0, #6
 8000ba6:	0038      	movs	r0, r7
 8000ba8:	f001 f920 	bl	8001dec <__clzsi2>
 8000bac:	3805      	subs	r0, #5
 8000bae:	4087      	lsls	r7, r0
 8000bb0:	4285      	cmp	r5, r0
 8000bb2:	dc00      	bgt.n	8000bb6 <__aeabi_fsub+0x6e>
 8000bb4:	e0cc      	b.n	8000d50 <__aeabi_fsub+0x208>
 8000bb6:	1a2d      	subs	r5, r5, r0
 8000bb8:	48b5      	ldr	r0, [pc, #724]	; (8000e90 <__aeabi_fsub+0x348>)
 8000bba:	4038      	ands	r0, r7
 8000bbc:	0743      	lsls	r3, r0, #29
 8000bbe:	d004      	beq.n	8000bca <__aeabi_fsub+0x82>
 8000bc0:	230f      	movs	r3, #15
 8000bc2:	4003      	ands	r3, r0
 8000bc4:	2b04      	cmp	r3, #4
 8000bc6:	d000      	beq.n	8000bca <__aeabi_fsub+0x82>
 8000bc8:	3004      	adds	r0, #4
 8000bca:	0143      	lsls	r3, r0, #5
 8000bcc:	d400      	bmi.n	8000bd0 <__aeabi_fsub+0x88>
 8000bce:	e0a0      	b.n	8000d12 <__aeabi_fsub+0x1ca>
 8000bd0:	1c6a      	adds	r2, r5, #1
 8000bd2:	2dfe      	cmp	r5, #254	; 0xfe
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_fsub+0x90>
 8000bd6:	e08d      	b.n	8000cf4 <__aeabi_fsub+0x1ac>
 8000bd8:	0180      	lsls	r0, r0, #6
 8000bda:	0a47      	lsrs	r7, r0, #9
 8000bdc:	b2d2      	uxtb	r2, r2
 8000bde:	05d0      	lsls	r0, r2, #23
 8000be0:	4338      	orrs	r0, r7
 8000be2:	07e4      	lsls	r4, r4, #31
 8000be4:	4320      	orrs	r0, r4
 8000be6:	bcc0      	pop	{r6, r7}
 8000be8:	46b9      	mov	r9, r7
 8000bea:	46b0      	mov	r8, r6
 8000bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bee:	1aa8      	subs	r0, r5, r2
 8000bf0:	4680      	mov	r8, r0
 8000bf2:	2800      	cmp	r0, #0
 8000bf4:	dd45      	ble.n	8000c82 <__aeabi_fsub+0x13a>
 8000bf6:	2a00      	cmp	r2, #0
 8000bf8:	d070      	beq.n	8000cdc <__aeabi_fsub+0x194>
 8000bfa:	2dff      	cmp	r5, #255	; 0xff
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_fsub+0xb8>
 8000bfe:	e09e      	b.n	8000d3e <__aeabi_fsub+0x1f6>
 8000c00:	2380      	movs	r3, #128	; 0x80
 8000c02:	04db      	lsls	r3, r3, #19
 8000c04:	431e      	orrs	r6, r3
 8000c06:	4643      	mov	r3, r8
 8000c08:	2b1b      	cmp	r3, #27
 8000c0a:	dc00      	bgt.n	8000c0e <__aeabi_fsub+0xc6>
 8000c0c:	e0d2      	b.n	8000db4 <__aeabi_fsub+0x26c>
 8000c0e:	2001      	movs	r0, #1
 8000c10:	4460      	add	r0, ip
 8000c12:	0143      	lsls	r3, r0, #5
 8000c14:	d57a      	bpl.n	8000d0c <__aeabi_fsub+0x1c4>
 8000c16:	3501      	adds	r5, #1
 8000c18:	2dff      	cmp	r5, #255	; 0xff
 8000c1a:	d06b      	beq.n	8000cf4 <__aeabi_fsub+0x1ac>
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	4a9d      	ldr	r2, [pc, #628]	; (8000e94 <__aeabi_fsub+0x34c>)
 8000c20:	4003      	ands	r3, r0
 8000c22:	0840      	lsrs	r0, r0, #1
 8000c24:	4010      	ands	r0, r2
 8000c26:	4318      	orrs	r0, r3
 8000c28:	e7c8      	b.n	8000bbc <__aeabi_fsub+0x74>
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	d020      	beq.n	8000c70 <__aeabi_fsub+0x128>
 8000c2e:	428c      	cmp	r4, r1
 8000c30:	d023      	beq.n	8000c7a <__aeabi_fsub+0x132>
 8000c32:	0028      	movs	r0, r5
 8000c34:	38ff      	subs	r0, #255	; 0xff
 8000c36:	2800      	cmp	r0, #0
 8000c38:	d039      	beq.n	8000cae <__aeabi_fsub+0x166>
 8000c3a:	1b57      	subs	r7, r2, r5
 8000c3c:	2d00      	cmp	r5, #0
 8000c3e:	d000      	beq.n	8000c42 <__aeabi_fsub+0xfa>
 8000c40:	e09d      	b.n	8000d7e <__aeabi_fsub+0x236>
 8000c42:	4663      	mov	r3, ip
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d100      	bne.n	8000c4a <__aeabi_fsub+0x102>
 8000c48:	e0db      	b.n	8000e02 <__aeabi_fsub+0x2ba>
 8000c4a:	1e7b      	subs	r3, r7, #1
 8000c4c:	2f01      	cmp	r7, #1
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_fsub+0x10a>
 8000c50:	e10d      	b.n	8000e6e <__aeabi_fsub+0x326>
 8000c52:	2fff      	cmp	r7, #255	; 0xff
 8000c54:	d071      	beq.n	8000d3a <__aeabi_fsub+0x1f2>
 8000c56:	001f      	movs	r7, r3
 8000c58:	e098      	b.n	8000d8c <__aeabi_fsub+0x244>
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_fsub+0x118>
 8000c5e:	e0a7      	b.n	8000db0 <__aeabi_fsub+0x268>
 8000c60:	1e42      	subs	r2, r0, #1
 8000c62:	2801      	cmp	r0, #1
 8000c64:	d100      	bne.n	8000c68 <__aeabi_fsub+0x120>
 8000c66:	e0e6      	b.n	8000e36 <__aeabi_fsub+0x2ee>
 8000c68:	28ff      	cmp	r0, #255	; 0xff
 8000c6a:	d068      	beq.n	8000d3e <__aeabi_fsub+0x1f6>
 8000c6c:	0010      	movs	r0, r2
 8000c6e:	e78f      	b.n	8000b90 <__aeabi_fsub+0x48>
 8000c70:	2001      	movs	r0, #1
 8000c72:	4041      	eors	r1, r0
 8000c74:	42a1      	cmp	r1, r4
 8000c76:	d000      	beq.n	8000c7a <__aeabi_fsub+0x132>
 8000c78:	e77f      	b.n	8000b7a <__aeabi_fsub+0x32>
 8000c7a:	20ff      	movs	r0, #255	; 0xff
 8000c7c:	4240      	negs	r0, r0
 8000c7e:	4680      	mov	r8, r0
 8000c80:	44a8      	add	r8, r5
 8000c82:	4640      	mov	r0, r8
 8000c84:	2800      	cmp	r0, #0
 8000c86:	d038      	beq.n	8000cfa <__aeabi_fsub+0x1b2>
 8000c88:	1b51      	subs	r1, r2, r5
 8000c8a:	2d00      	cmp	r5, #0
 8000c8c:	d100      	bne.n	8000c90 <__aeabi_fsub+0x148>
 8000c8e:	e0ae      	b.n	8000dee <__aeabi_fsub+0x2a6>
 8000c90:	2aff      	cmp	r2, #255	; 0xff
 8000c92:	d100      	bne.n	8000c96 <__aeabi_fsub+0x14e>
 8000c94:	e0df      	b.n	8000e56 <__aeabi_fsub+0x30e>
 8000c96:	2380      	movs	r3, #128	; 0x80
 8000c98:	4660      	mov	r0, ip
 8000c9a:	04db      	lsls	r3, r3, #19
 8000c9c:	4318      	orrs	r0, r3
 8000c9e:	4684      	mov	ip, r0
 8000ca0:	291b      	cmp	r1, #27
 8000ca2:	dc00      	bgt.n	8000ca6 <__aeabi_fsub+0x15e>
 8000ca4:	e0d9      	b.n	8000e5a <__aeabi_fsub+0x312>
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	0015      	movs	r5, r2
 8000caa:	1980      	adds	r0, r0, r6
 8000cac:	e7b1      	b.n	8000c12 <__aeabi_fsub+0xca>
 8000cae:	20fe      	movs	r0, #254	; 0xfe
 8000cb0:	1c6a      	adds	r2, r5, #1
 8000cb2:	4210      	tst	r0, r2
 8000cb4:	d171      	bne.n	8000d9a <__aeabi_fsub+0x252>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d000      	beq.n	8000cbc <__aeabi_fsub+0x174>
 8000cba:	e0a6      	b.n	8000e0a <__aeabi_fsub+0x2c2>
 8000cbc:	4663      	mov	r3, ip
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_fsub+0x17c>
 8000cc2:	e0d9      	b.n	8000e78 <__aeabi_fsub+0x330>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_fsub+0x184>
 8000cca:	e788      	b.n	8000bde <__aeabi_fsub+0x96>
 8000ccc:	1b98      	subs	r0, r3, r6
 8000cce:	0143      	lsls	r3, r0, #5
 8000cd0:	d400      	bmi.n	8000cd4 <__aeabi_fsub+0x18c>
 8000cd2:	e0e1      	b.n	8000e98 <__aeabi_fsub+0x350>
 8000cd4:	4663      	mov	r3, ip
 8000cd6:	000c      	movs	r4, r1
 8000cd8:	1af0      	subs	r0, r6, r3
 8000cda:	e76f      	b.n	8000bbc <__aeabi_fsub+0x74>
 8000cdc:	2e00      	cmp	r6, #0
 8000cde:	d100      	bne.n	8000ce2 <__aeabi_fsub+0x19a>
 8000ce0:	e0b7      	b.n	8000e52 <__aeabi_fsub+0x30a>
 8000ce2:	0002      	movs	r2, r0
 8000ce4:	3a01      	subs	r2, #1
 8000ce6:	2801      	cmp	r0, #1
 8000ce8:	d100      	bne.n	8000cec <__aeabi_fsub+0x1a4>
 8000cea:	e09c      	b.n	8000e26 <__aeabi_fsub+0x2de>
 8000cec:	28ff      	cmp	r0, #255	; 0xff
 8000cee:	d026      	beq.n	8000d3e <__aeabi_fsub+0x1f6>
 8000cf0:	4690      	mov	r8, r2
 8000cf2:	e788      	b.n	8000c06 <__aeabi_fsub+0xbe>
 8000cf4:	22ff      	movs	r2, #255	; 0xff
 8000cf6:	2700      	movs	r7, #0
 8000cf8:	e771      	b.n	8000bde <__aeabi_fsub+0x96>
 8000cfa:	20fe      	movs	r0, #254	; 0xfe
 8000cfc:	1c6a      	adds	r2, r5, #1
 8000cfe:	4210      	tst	r0, r2
 8000d00:	d064      	beq.n	8000dcc <__aeabi_fsub+0x284>
 8000d02:	2aff      	cmp	r2, #255	; 0xff
 8000d04:	d0f6      	beq.n	8000cf4 <__aeabi_fsub+0x1ac>
 8000d06:	0015      	movs	r5, r2
 8000d08:	4466      	add	r6, ip
 8000d0a:	0870      	lsrs	r0, r6, #1
 8000d0c:	0743      	lsls	r3, r0, #29
 8000d0e:	d000      	beq.n	8000d12 <__aeabi_fsub+0x1ca>
 8000d10:	e756      	b.n	8000bc0 <__aeabi_fsub+0x78>
 8000d12:	08c3      	lsrs	r3, r0, #3
 8000d14:	2dff      	cmp	r5, #255	; 0xff
 8000d16:	d012      	beq.n	8000d3e <__aeabi_fsub+0x1f6>
 8000d18:	025b      	lsls	r3, r3, #9
 8000d1a:	0a5f      	lsrs	r7, r3, #9
 8000d1c:	b2ea      	uxtb	r2, r5
 8000d1e:	e75e      	b.n	8000bde <__aeabi_fsub+0x96>
 8000d20:	4662      	mov	r2, ip
 8000d22:	2a00      	cmp	r2, #0
 8000d24:	d100      	bne.n	8000d28 <__aeabi_fsub+0x1e0>
 8000d26:	e096      	b.n	8000e56 <__aeabi_fsub+0x30e>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d008      	beq.n	8000d3e <__aeabi_fsub+0x1f6>
 8000d2c:	2280      	movs	r2, #128	; 0x80
 8000d2e:	03d2      	lsls	r2, r2, #15
 8000d30:	4213      	tst	r3, r2
 8000d32:	d004      	beq.n	8000d3e <__aeabi_fsub+0x1f6>
 8000d34:	4648      	mov	r0, r9
 8000d36:	4210      	tst	r0, r2
 8000d38:	d101      	bne.n	8000d3e <__aeabi_fsub+0x1f6>
 8000d3a:	000c      	movs	r4, r1
 8000d3c:	464b      	mov	r3, r9
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0d8      	beq.n	8000cf4 <__aeabi_fsub+0x1ac>
 8000d42:	2780      	movs	r7, #128	; 0x80
 8000d44:	03ff      	lsls	r7, r7, #15
 8000d46:	431f      	orrs	r7, r3
 8000d48:	027f      	lsls	r7, r7, #9
 8000d4a:	22ff      	movs	r2, #255	; 0xff
 8000d4c:	0a7f      	lsrs	r7, r7, #9
 8000d4e:	e746      	b.n	8000bde <__aeabi_fsub+0x96>
 8000d50:	2320      	movs	r3, #32
 8000d52:	003a      	movs	r2, r7
 8000d54:	1b45      	subs	r5, r0, r5
 8000d56:	0038      	movs	r0, r7
 8000d58:	3501      	adds	r5, #1
 8000d5a:	40ea      	lsrs	r2, r5
 8000d5c:	1b5d      	subs	r5, r3, r5
 8000d5e:	40a8      	lsls	r0, r5
 8000d60:	1e43      	subs	r3, r0, #1
 8000d62:	4198      	sbcs	r0, r3
 8000d64:	2500      	movs	r5, #0
 8000d66:	4310      	orrs	r0, r2
 8000d68:	e728      	b.n	8000bbc <__aeabi_fsub+0x74>
 8000d6a:	2320      	movs	r3, #32
 8000d6c:	1a1b      	subs	r3, r3, r0
 8000d6e:	0032      	movs	r2, r6
 8000d70:	409e      	lsls	r6, r3
 8000d72:	40c2      	lsrs	r2, r0
 8000d74:	0030      	movs	r0, r6
 8000d76:	1e43      	subs	r3, r0, #1
 8000d78:	4198      	sbcs	r0, r3
 8000d7a:	4310      	orrs	r0, r2
 8000d7c:	e70c      	b.n	8000b98 <__aeabi_fsub+0x50>
 8000d7e:	2aff      	cmp	r2, #255	; 0xff
 8000d80:	d0db      	beq.n	8000d3a <__aeabi_fsub+0x1f2>
 8000d82:	2380      	movs	r3, #128	; 0x80
 8000d84:	4660      	mov	r0, ip
 8000d86:	04db      	lsls	r3, r3, #19
 8000d88:	4318      	orrs	r0, r3
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	2f1b      	cmp	r7, #27
 8000d8e:	dd56      	ble.n	8000e3e <__aeabi_fsub+0x2f6>
 8000d90:	2001      	movs	r0, #1
 8000d92:	000c      	movs	r4, r1
 8000d94:	0015      	movs	r5, r2
 8000d96:	1a30      	subs	r0, r6, r0
 8000d98:	e700      	b.n	8000b9c <__aeabi_fsub+0x54>
 8000d9a:	4663      	mov	r3, ip
 8000d9c:	1b9f      	subs	r7, r3, r6
 8000d9e:	017b      	lsls	r3, r7, #5
 8000da0:	d43d      	bmi.n	8000e1e <__aeabi_fsub+0x2d6>
 8000da2:	2f00      	cmp	r7, #0
 8000da4:	d000      	beq.n	8000da8 <__aeabi_fsub+0x260>
 8000da6:	e6fe      	b.n	8000ba6 <__aeabi_fsub+0x5e>
 8000da8:	2400      	movs	r4, #0
 8000daa:	2200      	movs	r2, #0
 8000dac:	2700      	movs	r7, #0
 8000dae:	e716      	b.n	8000bde <__aeabi_fsub+0x96>
 8000db0:	0005      	movs	r5, r0
 8000db2:	e7af      	b.n	8000d14 <__aeabi_fsub+0x1cc>
 8000db4:	0032      	movs	r2, r6
 8000db6:	4643      	mov	r3, r8
 8000db8:	4641      	mov	r1, r8
 8000dba:	40da      	lsrs	r2, r3
 8000dbc:	2320      	movs	r3, #32
 8000dbe:	1a5b      	subs	r3, r3, r1
 8000dc0:	409e      	lsls	r6, r3
 8000dc2:	0030      	movs	r0, r6
 8000dc4:	1e43      	subs	r3, r0, #1
 8000dc6:	4198      	sbcs	r0, r3
 8000dc8:	4310      	orrs	r0, r2
 8000dca:	e721      	b.n	8000c10 <__aeabi_fsub+0xc8>
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d1a7      	bne.n	8000d20 <__aeabi_fsub+0x1d8>
 8000dd0:	4663      	mov	r3, ip
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d059      	beq.n	8000e8a <__aeabi_fsub+0x342>
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x296>
 8000ddc:	e6ff      	b.n	8000bde <__aeabi_fsub+0x96>
 8000dde:	0030      	movs	r0, r6
 8000de0:	4460      	add	r0, ip
 8000de2:	0143      	lsls	r3, r0, #5
 8000de4:	d592      	bpl.n	8000d0c <__aeabi_fsub+0x1c4>
 8000de6:	4b2a      	ldr	r3, [pc, #168]	; (8000e90 <__aeabi_fsub+0x348>)
 8000de8:	3501      	adds	r5, #1
 8000dea:	4018      	ands	r0, r3
 8000dec:	e78e      	b.n	8000d0c <__aeabi_fsub+0x1c4>
 8000dee:	4663      	mov	r3, ip
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d047      	beq.n	8000e84 <__aeabi_fsub+0x33c>
 8000df4:	1e4b      	subs	r3, r1, #1
 8000df6:	2901      	cmp	r1, #1
 8000df8:	d015      	beq.n	8000e26 <__aeabi_fsub+0x2de>
 8000dfa:	29ff      	cmp	r1, #255	; 0xff
 8000dfc:	d02b      	beq.n	8000e56 <__aeabi_fsub+0x30e>
 8000dfe:	0019      	movs	r1, r3
 8000e00:	e74e      	b.n	8000ca0 <__aeabi_fsub+0x158>
 8000e02:	000c      	movs	r4, r1
 8000e04:	464b      	mov	r3, r9
 8000e06:	003d      	movs	r5, r7
 8000e08:	e784      	b.n	8000d14 <__aeabi_fsub+0x1cc>
 8000e0a:	4662      	mov	r2, ip
 8000e0c:	2a00      	cmp	r2, #0
 8000e0e:	d18b      	bne.n	8000d28 <__aeabi_fsub+0x1e0>
 8000e10:	2e00      	cmp	r6, #0
 8000e12:	d192      	bne.n	8000d3a <__aeabi_fsub+0x1f2>
 8000e14:	2780      	movs	r7, #128	; 0x80
 8000e16:	2400      	movs	r4, #0
 8000e18:	22ff      	movs	r2, #255	; 0xff
 8000e1a:	03ff      	lsls	r7, r7, #15
 8000e1c:	e6df      	b.n	8000bde <__aeabi_fsub+0x96>
 8000e1e:	4663      	mov	r3, ip
 8000e20:	000c      	movs	r4, r1
 8000e22:	1af7      	subs	r7, r6, r3
 8000e24:	e6bf      	b.n	8000ba6 <__aeabi_fsub+0x5e>
 8000e26:	0030      	movs	r0, r6
 8000e28:	4460      	add	r0, ip
 8000e2a:	2501      	movs	r5, #1
 8000e2c:	0143      	lsls	r3, r0, #5
 8000e2e:	d400      	bmi.n	8000e32 <__aeabi_fsub+0x2ea>
 8000e30:	e76c      	b.n	8000d0c <__aeabi_fsub+0x1c4>
 8000e32:	2502      	movs	r5, #2
 8000e34:	e6f2      	b.n	8000c1c <__aeabi_fsub+0xd4>
 8000e36:	4663      	mov	r3, ip
 8000e38:	2501      	movs	r5, #1
 8000e3a:	1b98      	subs	r0, r3, r6
 8000e3c:	e6ae      	b.n	8000b9c <__aeabi_fsub+0x54>
 8000e3e:	2320      	movs	r3, #32
 8000e40:	4664      	mov	r4, ip
 8000e42:	4660      	mov	r0, ip
 8000e44:	40fc      	lsrs	r4, r7
 8000e46:	1bdf      	subs	r7, r3, r7
 8000e48:	40b8      	lsls	r0, r7
 8000e4a:	1e43      	subs	r3, r0, #1
 8000e4c:	4198      	sbcs	r0, r3
 8000e4e:	4320      	orrs	r0, r4
 8000e50:	e79f      	b.n	8000d92 <__aeabi_fsub+0x24a>
 8000e52:	0005      	movs	r5, r0
 8000e54:	e75e      	b.n	8000d14 <__aeabi_fsub+0x1cc>
 8000e56:	464b      	mov	r3, r9
 8000e58:	e771      	b.n	8000d3e <__aeabi_fsub+0x1f6>
 8000e5a:	2320      	movs	r3, #32
 8000e5c:	4665      	mov	r5, ip
 8000e5e:	4660      	mov	r0, ip
 8000e60:	40cd      	lsrs	r5, r1
 8000e62:	1a59      	subs	r1, r3, r1
 8000e64:	4088      	lsls	r0, r1
 8000e66:	1e43      	subs	r3, r0, #1
 8000e68:	4198      	sbcs	r0, r3
 8000e6a:	4328      	orrs	r0, r5
 8000e6c:	e71c      	b.n	8000ca8 <__aeabi_fsub+0x160>
 8000e6e:	4663      	mov	r3, ip
 8000e70:	000c      	movs	r4, r1
 8000e72:	2501      	movs	r5, #1
 8000e74:	1af0      	subs	r0, r6, r3
 8000e76:	e691      	b.n	8000b9c <__aeabi_fsub+0x54>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d095      	beq.n	8000da8 <__aeabi_fsub+0x260>
 8000e7c:	000c      	movs	r4, r1
 8000e7e:	464f      	mov	r7, r9
 8000e80:	2200      	movs	r2, #0
 8000e82:	e6ac      	b.n	8000bde <__aeabi_fsub+0x96>
 8000e84:	464b      	mov	r3, r9
 8000e86:	000d      	movs	r5, r1
 8000e88:	e744      	b.n	8000d14 <__aeabi_fsub+0x1cc>
 8000e8a:	464f      	mov	r7, r9
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	e6a6      	b.n	8000bde <__aeabi_fsub+0x96>
 8000e90:	fbffffff 	.word	0xfbffffff
 8000e94:	7dffffff 	.word	0x7dffffff
 8000e98:	2800      	cmp	r0, #0
 8000e9a:	d000      	beq.n	8000e9e <__aeabi_fsub+0x356>
 8000e9c:	e736      	b.n	8000d0c <__aeabi_fsub+0x1c4>
 8000e9e:	2400      	movs	r4, #0
 8000ea0:	2700      	movs	r7, #0
 8000ea2:	e69c      	b.n	8000bde <__aeabi_fsub+0x96>

08000ea4 <__aeabi_f2iz>:
 8000ea4:	0241      	lsls	r1, r0, #9
 8000ea6:	0042      	lsls	r2, r0, #1
 8000ea8:	0fc3      	lsrs	r3, r0, #31
 8000eaa:	0a49      	lsrs	r1, r1, #9
 8000eac:	2000      	movs	r0, #0
 8000eae:	0e12      	lsrs	r2, r2, #24
 8000eb0:	2a7e      	cmp	r2, #126	; 0x7e
 8000eb2:	dd03      	ble.n	8000ebc <__aeabi_f2iz+0x18>
 8000eb4:	2a9d      	cmp	r2, #157	; 0x9d
 8000eb6:	dd02      	ble.n	8000ebe <__aeabi_f2iz+0x1a>
 8000eb8:	4a09      	ldr	r2, [pc, #36]	; (8000ee0 <__aeabi_f2iz+0x3c>)
 8000eba:	1898      	adds	r0, r3, r2
 8000ebc:	4770      	bx	lr
 8000ebe:	2080      	movs	r0, #128	; 0x80
 8000ec0:	0400      	lsls	r0, r0, #16
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	2a95      	cmp	r2, #149	; 0x95
 8000ec6:	dc07      	bgt.n	8000ed8 <__aeabi_f2iz+0x34>
 8000ec8:	2096      	movs	r0, #150	; 0x96
 8000eca:	1a82      	subs	r2, r0, r2
 8000ecc:	40d1      	lsrs	r1, r2
 8000ece:	4248      	negs	r0, r1
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1f3      	bne.n	8000ebc <__aeabi_f2iz+0x18>
 8000ed4:	0008      	movs	r0, r1
 8000ed6:	e7f1      	b.n	8000ebc <__aeabi_f2iz+0x18>
 8000ed8:	3a96      	subs	r2, #150	; 0x96
 8000eda:	4091      	lsls	r1, r2
 8000edc:	e7f7      	b.n	8000ece <__aeabi_f2iz+0x2a>
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	7fffffff 	.word	0x7fffffff

08000ee4 <__aeabi_i2f>:
 8000ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee6:	2800      	cmp	r0, #0
 8000ee8:	d013      	beq.n	8000f12 <__aeabi_i2f+0x2e>
 8000eea:	17c3      	asrs	r3, r0, #31
 8000eec:	18c6      	adds	r6, r0, r3
 8000eee:	405e      	eors	r6, r3
 8000ef0:	0fc4      	lsrs	r4, r0, #31
 8000ef2:	0030      	movs	r0, r6
 8000ef4:	f000 ff7a 	bl	8001dec <__clzsi2>
 8000ef8:	239e      	movs	r3, #158	; 0x9e
 8000efa:	0005      	movs	r5, r0
 8000efc:	1a1b      	subs	r3, r3, r0
 8000efe:	2b96      	cmp	r3, #150	; 0x96
 8000f00:	dc0f      	bgt.n	8000f22 <__aeabi_i2f+0x3e>
 8000f02:	2808      	cmp	r0, #8
 8000f04:	dd01      	ble.n	8000f0a <__aeabi_i2f+0x26>
 8000f06:	3d08      	subs	r5, #8
 8000f08:	40ae      	lsls	r6, r5
 8000f0a:	0276      	lsls	r6, r6, #9
 8000f0c:	0a76      	lsrs	r6, r6, #9
 8000f0e:	b2d8      	uxtb	r0, r3
 8000f10:	e002      	b.n	8000f18 <__aeabi_i2f+0x34>
 8000f12:	2400      	movs	r4, #0
 8000f14:	2000      	movs	r0, #0
 8000f16:	2600      	movs	r6, #0
 8000f18:	05c0      	lsls	r0, r0, #23
 8000f1a:	4330      	orrs	r0, r6
 8000f1c:	07e4      	lsls	r4, r4, #31
 8000f1e:	4320      	orrs	r0, r4
 8000f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f22:	2b99      	cmp	r3, #153	; 0x99
 8000f24:	dd0c      	ble.n	8000f40 <__aeabi_i2f+0x5c>
 8000f26:	2205      	movs	r2, #5
 8000f28:	0031      	movs	r1, r6
 8000f2a:	1a12      	subs	r2, r2, r0
 8000f2c:	40d1      	lsrs	r1, r2
 8000f2e:	000a      	movs	r2, r1
 8000f30:	0001      	movs	r1, r0
 8000f32:	0030      	movs	r0, r6
 8000f34:	311b      	adds	r1, #27
 8000f36:	4088      	lsls	r0, r1
 8000f38:	1e41      	subs	r1, r0, #1
 8000f3a:	4188      	sbcs	r0, r1
 8000f3c:	4302      	orrs	r2, r0
 8000f3e:	0016      	movs	r6, r2
 8000f40:	2d05      	cmp	r5, #5
 8000f42:	dc12      	bgt.n	8000f6a <__aeabi_i2f+0x86>
 8000f44:	0031      	movs	r1, r6
 8000f46:	4f0d      	ldr	r7, [pc, #52]	; (8000f7c <__aeabi_i2f+0x98>)
 8000f48:	4039      	ands	r1, r7
 8000f4a:	0772      	lsls	r2, r6, #29
 8000f4c:	d009      	beq.n	8000f62 <__aeabi_i2f+0x7e>
 8000f4e:	200f      	movs	r0, #15
 8000f50:	4030      	ands	r0, r6
 8000f52:	2804      	cmp	r0, #4
 8000f54:	d005      	beq.n	8000f62 <__aeabi_i2f+0x7e>
 8000f56:	3104      	adds	r1, #4
 8000f58:	014a      	lsls	r2, r1, #5
 8000f5a:	d502      	bpl.n	8000f62 <__aeabi_i2f+0x7e>
 8000f5c:	239f      	movs	r3, #159	; 0x9f
 8000f5e:	4039      	ands	r1, r7
 8000f60:	1b5b      	subs	r3, r3, r5
 8000f62:	0189      	lsls	r1, r1, #6
 8000f64:	0a4e      	lsrs	r6, r1, #9
 8000f66:	b2d8      	uxtb	r0, r3
 8000f68:	e7d6      	b.n	8000f18 <__aeabi_i2f+0x34>
 8000f6a:	1f6a      	subs	r2, r5, #5
 8000f6c:	4096      	lsls	r6, r2
 8000f6e:	0031      	movs	r1, r6
 8000f70:	4f02      	ldr	r7, [pc, #8]	; (8000f7c <__aeabi_i2f+0x98>)
 8000f72:	4039      	ands	r1, r7
 8000f74:	0772      	lsls	r2, r6, #29
 8000f76:	d0f4      	beq.n	8000f62 <__aeabi_i2f+0x7e>
 8000f78:	e7e9      	b.n	8000f4e <__aeabi_i2f+0x6a>
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	fbffffff 	.word	0xfbffffff

08000f80 <__aeabi_ui2f>:
 8000f80:	b570      	push	{r4, r5, r6, lr}
 8000f82:	1e05      	subs	r5, r0, #0
 8000f84:	d00e      	beq.n	8000fa4 <__aeabi_ui2f+0x24>
 8000f86:	f000 ff31 	bl	8001dec <__clzsi2>
 8000f8a:	239e      	movs	r3, #158	; 0x9e
 8000f8c:	0004      	movs	r4, r0
 8000f8e:	1a1b      	subs	r3, r3, r0
 8000f90:	2b96      	cmp	r3, #150	; 0x96
 8000f92:	dc0c      	bgt.n	8000fae <__aeabi_ui2f+0x2e>
 8000f94:	2808      	cmp	r0, #8
 8000f96:	dd01      	ble.n	8000f9c <__aeabi_ui2f+0x1c>
 8000f98:	3c08      	subs	r4, #8
 8000f9a:	40a5      	lsls	r5, r4
 8000f9c:	026d      	lsls	r5, r5, #9
 8000f9e:	0a6d      	lsrs	r5, r5, #9
 8000fa0:	b2d8      	uxtb	r0, r3
 8000fa2:	e001      	b.n	8000fa8 <__aeabi_ui2f+0x28>
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	2500      	movs	r5, #0
 8000fa8:	05c0      	lsls	r0, r0, #23
 8000faa:	4328      	orrs	r0, r5
 8000fac:	bd70      	pop	{r4, r5, r6, pc}
 8000fae:	2b99      	cmp	r3, #153	; 0x99
 8000fb0:	dd09      	ble.n	8000fc6 <__aeabi_ui2f+0x46>
 8000fb2:	0002      	movs	r2, r0
 8000fb4:	0029      	movs	r1, r5
 8000fb6:	321b      	adds	r2, #27
 8000fb8:	4091      	lsls	r1, r2
 8000fba:	1e4a      	subs	r2, r1, #1
 8000fbc:	4191      	sbcs	r1, r2
 8000fbe:	2205      	movs	r2, #5
 8000fc0:	1a12      	subs	r2, r2, r0
 8000fc2:	40d5      	lsrs	r5, r2
 8000fc4:	430d      	orrs	r5, r1
 8000fc6:	2c05      	cmp	r4, #5
 8000fc8:	dc12      	bgt.n	8000ff0 <__aeabi_ui2f+0x70>
 8000fca:	0029      	movs	r1, r5
 8000fcc:	4e0c      	ldr	r6, [pc, #48]	; (8001000 <__aeabi_ui2f+0x80>)
 8000fce:	4031      	ands	r1, r6
 8000fd0:	076a      	lsls	r2, r5, #29
 8000fd2:	d009      	beq.n	8000fe8 <__aeabi_ui2f+0x68>
 8000fd4:	200f      	movs	r0, #15
 8000fd6:	4028      	ands	r0, r5
 8000fd8:	2804      	cmp	r0, #4
 8000fda:	d005      	beq.n	8000fe8 <__aeabi_ui2f+0x68>
 8000fdc:	3104      	adds	r1, #4
 8000fde:	014a      	lsls	r2, r1, #5
 8000fe0:	d502      	bpl.n	8000fe8 <__aeabi_ui2f+0x68>
 8000fe2:	239f      	movs	r3, #159	; 0x9f
 8000fe4:	4031      	ands	r1, r6
 8000fe6:	1b1b      	subs	r3, r3, r4
 8000fe8:	0189      	lsls	r1, r1, #6
 8000fea:	0a4d      	lsrs	r5, r1, #9
 8000fec:	b2d8      	uxtb	r0, r3
 8000fee:	e7db      	b.n	8000fa8 <__aeabi_ui2f+0x28>
 8000ff0:	1f62      	subs	r2, r4, #5
 8000ff2:	4095      	lsls	r5, r2
 8000ff4:	0029      	movs	r1, r5
 8000ff6:	4e02      	ldr	r6, [pc, #8]	; (8001000 <__aeabi_ui2f+0x80>)
 8000ff8:	4031      	ands	r1, r6
 8000ffa:	076a      	lsls	r2, r5, #29
 8000ffc:	d0f4      	beq.n	8000fe8 <__aeabi_ui2f+0x68>
 8000ffe:	e7e9      	b.n	8000fd4 <__aeabi_ui2f+0x54>
 8001000:	fbffffff 	.word	0xfbffffff

08001004 <__aeabi_dmul>:
 8001004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001006:	4657      	mov	r7, sl
 8001008:	464e      	mov	r6, r9
 800100a:	4645      	mov	r5, r8
 800100c:	46de      	mov	lr, fp
 800100e:	b5e0      	push	{r5, r6, r7, lr}
 8001010:	4698      	mov	r8, r3
 8001012:	030c      	lsls	r4, r1, #12
 8001014:	004b      	lsls	r3, r1, #1
 8001016:	0006      	movs	r6, r0
 8001018:	4692      	mov	sl, r2
 800101a:	b087      	sub	sp, #28
 800101c:	0b24      	lsrs	r4, r4, #12
 800101e:	0d5b      	lsrs	r3, r3, #21
 8001020:	0fcf      	lsrs	r7, r1, #31
 8001022:	2b00      	cmp	r3, #0
 8001024:	d100      	bne.n	8001028 <__aeabi_dmul+0x24>
 8001026:	e15c      	b.n	80012e2 <__aeabi_dmul+0x2de>
 8001028:	4ad9      	ldr	r2, [pc, #868]	; (8001390 <__aeabi_dmul+0x38c>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d100      	bne.n	8001030 <__aeabi_dmul+0x2c>
 800102e:	e175      	b.n	800131c <__aeabi_dmul+0x318>
 8001030:	0f42      	lsrs	r2, r0, #29
 8001032:	00e4      	lsls	r4, r4, #3
 8001034:	4314      	orrs	r4, r2
 8001036:	2280      	movs	r2, #128	; 0x80
 8001038:	0412      	lsls	r2, r2, #16
 800103a:	4314      	orrs	r4, r2
 800103c:	4ad5      	ldr	r2, [pc, #852]	; (8001394 <__aeabi_dmul+0x390>)
 800103e:	00c5      	lsls	r5, r0, #3
 8001040:	4694      	mov	ip, r2
 8001042:	4463      	add	r3, ip
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	2300      	movs	r3, #0
 8001048:	4699      	mov	r9, r3
 800104a:	469b      	mov	fp, r3
 800104c:	4643      	mov	r3, r8
 800104e:	4642      	mov	r2, r8
 8001050:	031e      	lsls	r6, r3, #12
 8001052:	0fd2      	lsrs	r2, r2, #31
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	4650      	mov	r0, sl
 8001058:	4690      	mov	r8, r2
 800105a:	0b36      	lsrs	r6, r6, #12
 800105c:	0d5b      	lsrs	r3, r3, #21
 800105e:	d100      	bne.n	8001062 <__aeabi_dmul+0x5e>
 8001060:	e120      	b.n	80012a4 <__aeabi_dmul+0x2a0>
 8001062:	4acb      	ldr	r2, [pc, #812]	; (8001390 <__aeabi_dmul+0x38c>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d100      	bne.n	800106a <__aeabi_dmul+0x66>
 8001068:	e162      	b.n	8001330 <__aeabi_dmul+0x32c>
 800106a:	49ca      	ldr	r1, [pc, #808]	; (8001394 <__aeabi_dmul+0x390>)
 800106c:	0f42      	lsrs	r2, r0, #29
 800106e:	468c      	mov	ip, r1
 8001070:	9900      	ldr	r1, [sp, #0]
 8001072:	4463      	add	r3, ip
 8001074:	00f6      	lsls	r6, r6, #3
 8001076:	468c      	mov	ip, r1
 8001078:	4316      	orrs	r6, r2
 800107a:	2280      	movs	r2, #128	; 0x80
 800107c:	449c      	add	ip, r3
 800107e:	0412      	lsls	r2, r2, #16
 8001080:	4663      	mov	r3, ip
 8001082:	4316      	orrs	r6, r2
 8001084:	00c2      	lsls	r2, r0, #3
 8001086:	2000      	movs	r0, #0
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	9900      	ldr	r1, [sp, #0]
 800108c:	4643      	mov	r3, r8
 800108e:	3101      	adds	r1, #1
 8001090:	468c      	mov	ip, r1
 8001092:	4649      	mov	r1, r9
 8001094:	407b      	eors	r3, r7
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	290f      	cmp	r1, #15
 800109a:	d826      	bhi.n	80010ea <__aeabi_dmul+0xe6>
 800109c:	4bbe      	ldr	r3, [pc, #760]	; (8001398 <__aeabi_dmul+0x394>)
 800109e:	0089      	lsls	r1, r1, #2
 80010a0:	5859      	ldr	r1, [r3, r1]
 80010a2:	468f      	mov	pc, r1
 80010a4:	4643      	mov	r3, r8
 80010a6:	9301      	str	r3, [sp, #4]
 80010a8:	0034      	movs	r4, r6
 80010aa:	0015      	movs	r5, r2
 80010ac:	4683      	mov	fp, r0
 80010ae:	465b      	mov	r3, fp
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d016      	beq.n	80010e2 <__aeabi_dmul+0xde>
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d100      	bne.n	80010ba <__aeabi_dmul+0xb6>
 80010b8:	e203      	b.n	80014c2 <__aeabi_dmul+0x4be>
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d000      	beq.n	80010c0 <__aeabi_dmul+0xbc>
 80010be:	e0cd      	b.n	800125c <__aeabi_dmul+0x258>
 80010c0:	2200      	movs	r2, #0
 80010c2:	2400      	movs	r4, #0
 80010c4:	2500      	movs	r5, #0
 80010c6:	9b01      	ldr	r3, [sp, #4]
 80010c8:	0512      	lsls	r2, r2, #20
 80010ca:	4322      	orrs	r2, r4
 80010cc:	07db      	lsls	r3, r3, #31
 80010ce:	431a      	orrs	r2, r3
 80010d0:	0028      	movs	r0, r5
 80010d2:	0011      	movs	r1, r2
 80010d4:	b007      	add	sp, #28
 80010d6:	bcf0      	pop	{r4, r5, r6, r7}
 80010d8:	46bb      	mov	fp, r7
 80010da:	46b2      	mov	sl, r6
 80010dc:	46a9      	mov	r9, r5
 80010de:	46a0      	mov	r8, r4
 80010e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e2:	2400      	movs	r4, #0
 80010e4:	2500      	movs	r5, #0
 80010e6:	4aaa      	ldr	r2, [pc, #680]	; (8001390 <__aeabi_dmul+0x38c>)
 80010e8:	e7ed      	b.n	80010c6 <__aeabi_dmul+0xc2>
 80010ea:	0c28      	lsrs	r0, r5, #16
 80010ec:	042d      	lsls	r5, r5, #16
 80010ee:	0c2d      	lsrs	r5, r5, #16
 80010f0:	002b      	movs	r3, r5
 80010f2:	0c11      	lsrs	r1, r2, #16
 80010f4:	0412      	lsls	r2, r2, #16
 80010f6:	0c12      	lsrs	r2, r2, #16
 80010f8:	4353      	muls	r3, r2
 80010fa:	4698      	mov	r8, r3
 80010fc:	0013      	movs	r3, r2
 80010fe:	002f      	movs	r7, r5
 8001100:	4343      	muls	r3, r0
 8001102:	4699      	mov	r9, r3
 8001104:	434f      	muls	r7, r1
 8001106:	444f      	add	r7, r9
 8001108:	46bb      	mov	fp, r7
 800110a:	4647      	mov	r7, r8
 800110c:	000b      	movs	r3, r1
 800110e:	0c3f      	lsrs	r7, r7, #16
 8001110:	46ba      	mov	sl, r7
 8001112:	4343      	muls	r3, r0
 8001114:	44da      	add	sl, fp
 8001116:	9302      	str	r3, [sp, #8]
 8001118:	45d1      	cmp	r9, sl
 800111a:	d904      	bls.n	8001126 <__aeabi_dmul+0x122>
 800111c:	2780      	movs	r7, #128	; 0x80
 800111e:	027f      	lsls	r7, r7, #9
 8001120:	46b9      	mov	r9, r7
 8001122:	444b      	add	r3, r9
 8001124:	9302      	str	r3, [sp, #8]
 8001126:	4653      	mov	r3, sl
 8001128:	0c1b      	lsrs	r3, r3, #16
 800112a:	469b      	mov	fp, r3
 800112c:	4653      	mov	r3, sl
 800112e:	041f      	lsls	r7, r3, #16
 8001130:	4643      	mov	r3, r8
 8001132:	041b      	lsls	r3, r3, #16
 8001134:	0c1b      	lsrs	r3, r3, #16
 8001136:	4698      	mov	r8, r3
 8001138:	003b      	movs	r3, r7
 800113a:	4443      	add	r3, r8
 800113c:	9304      	str	r3, [sp, #16]
 800113e:	0c33      	lsrs	r3, r6, #16
 8001140:	0436      	lsls	r6, r6, #16
 8001142:	0c36      	lsrs	r6, r6, #16
 8001144:	4698      	mov	r8, r3
 8001146:	0033      	movs	r3, r6
 8001148:	4343      	muls	r3, r0
 800114a:	4699      	mov	r9, r3
 800114c:	4643      	mov	r3, r8
 800114e:	4343      	muls	r3, r0
 8001150:	002f      	movs	r7, r5
 8001152:	469a      	mov	sl, r3
 8001154:	4643      	mov	r3, r8
 8001156:	4377      	muls	r7, r6
 8001158:	435d      	muls	r5, r3
 800115a:	0c38      	lsrs	r0, r7, #16
 800115c:	444d      	add	r5, r9
 800115e:	1945      	adds	r5, r0, r5
 8001160:	45a9      	cmp	r9, r5
 8001162:	d903      	bls.n	800116c <__aeabi_dmul+0x168>
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	025b      	lsls	r3, r3, #9
 8001168:	4699      	mov	r9, r3
 800116a:	44ca      	add	sl, r9
 800116c:	043f      	lsls	r7, r7, #16
 800116e:	0c28      	lsrs	r0, r5, #16
 8001170:	0c3f      	lsrs	r7, r7, #16
 8001172:	042d      	lsls	r5, r5, #16
 8001174:	19ed      	adds	r5, r5, r7
 8001176:	0c27      	lsrs	r7, r4, #16
 8001178:	0424      	lsls	r4, r4, #16
 800117a:	0c24      	lsrs	r4, r4, #16
 800117c:	0003      	movs	r3, r0
 800117e:	0020      	movs	r0, r4
 8001180:	4350      	muls	r0, r2
 8001182:	437a      	muls	r2, r7
 8001184:	4691      	mov	r9, r2
 8001186:	003a      	movs	r2, r7
 8001188:	4453      	add	r3, sl
 800118a:	9305      	str	r3, [sp, #20]
 800118c:	0c03      	lsrs	r3, r0, #16
 800118e:	469a      	mov	sl, r3
 8001190:	434a      	muls	r2, r1
 8001192:	4361      	muls	r1, r4
 8001194:	4449      	add	r1, r9
 8001196:	4451      	add	r1, sl
 8001198:	44ab      	add	fp, r5
 800119a:	4589      	cmp	r9, r1
 800119c:	d903      	bls.n	80011a6 <__aeabi_dmul+0x1a2>
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	025b      	lsls	r3, r3, #9
 80011a2:	4699      	mov	r9, r3
 80011a4:	444a      	add	r2, r9
 80011a6:	0400      	lsls	r0, r0, #16
 80011a8:	0c0b      	lsrs	r3, r1, #16
 80011aa:	0c00      	lsrs	r0, r0, #16
 80011ac:	0409      	lsls	r1, r1, #16
 80011ae:	1809      	adds	r1, r1, r0
 80011b0:	0020      	movs	r0, r4
 80011b2:	4699      	mov	r9, r3
 80011b4:	4643      	mov	r3, r8
 80011b6:	4370      	muls	r0, r6
 80011b8:	435c      	muls	r4, r3
 80011ba:	437e      	muls	r6, r7
 80011bc:	435f      	muls	r7, r3
 80011be:	0c03      	lsrs	r3, r0, #16
 80011c0:	4698      	mov	r8, r3
 80011c2:	19a4      	adds	r4, r4, r6
 80011c4:	4444      	add	r4, r8
 80011c6:	444a      	add	r2, r9
 80011c8:	9703      	str	r7, [sp, #12]
 80011ca:	42a6      	cmp	r6, r4
 80011cc:	d904      	bls.n	80011d8 <__aeabi_dmul+0x1d4>
 80011ce:	2380      	movs	r3, #128	; 0x80
 80011d0:	025b      	lsls	r3, r3, #9
 80011d2:	4698      	mov	r8, r3
 80011d4:	4447      	add	r7, r8
 80011d6:	9703      	str	r7, [sp, #12]
 80011d8:	0423      	lsls	r3, r4, #16
 80011da:	9e02      	ldr	r6, [sp, #8]
 80011dc:	469a      	mov	sl, r3
 80011de:	9b05      	ldr	r3, [sp, #20]
 80011e0:	445e      	add	r6, fp
 80011e2:	4698      	mov	r8, r3
 80011e4:	42ae      	cmp	r6, r5
 80011e6:	41ad      	sbcs	r5, r5
 80011e8:	1876      	adds	r6, r6, r1
 80011ea:	428e      	cmp	r6, r1
 80011ec:	4189      	sbcs	r1, r1
 80011ee:	0400      	lsls	r0, r0, #16
 80011f0:	0c00      	lsrs	r0, r0, #16
 80011f2:	4450      	add	r0, sl
 80011f4:	4440      	add	r0, r8
 80011f6:	426d      	negs	r5, r5
 80011f8:	1947      	adds	r7, r0, r5
 80011fa:	46b8      	mov	r8, r7
 80011fc:	4693      	mov	fp, r2
 80011fe:	4249      	negs	r1, r1
 8001200:	4689      	mov	r9, r1
 8001202:	44c3      	add	fp, r8
 8001204:	44d9      	add	r9, fp
 8001206:	4298      	cmp	r0, r3
 8001208:	4180      	sbcs	r0, r0
 800120a:	45a8      	cmp	r8, r5
 800120c:	41ad      	sbcs	r5, r5
 800120e:	4593      	cmp	fp, r2
 8001210:	4192      	sbcs	r2, r2
 8001212:	4589      	cmp	r9, r1
 8001214:	4189      	sbcs	r1, r1
 8001216:	426d      	negs	r5, r5
 8001218:	4240      	negs	r0, r0
 800121a:	4328      	orrs	r0, r5
 800121c:	0c24      	lsrs	r4, r4, #16
 800121e:	4252      	negs	r2, r2
 8001220:	4249      	negs	r1, r1
 8001222:	430a      	orrs	r2, r1
 8001224:	9b03      	ldr	r3, [sp, #12]
 8001226:	1900      	adds	r0, r0, r4
 8001228:	1880      	adds	r0, r0, r2
 800122a:	18c7      	adds	r7, r0, r3
 800122c:	464b      	mov	r3, r9
 800122e:	0ddc      	lsrs	r4, r3, #23
 8001230:	9b04      	ldr	r3, [sp, #16]
 8001232:	0275      	lsls	r5, r6, #9
 8001234:	431d      	orrs	r5, r3
 8001236:	1e6a      	subs	r2, r5, #1
 8001238:	4195      	sbcs	r5, r2
 800123a:	464b      	mov	r3, r9
 800123c:	0df6      	lsrs	r6, r6, #23
 800123e:	027f      	lsls	r7, r7, #9
 8001240:	4335      	orrs	r5, r6
 8001242:	025a      	lsls	r2, r3, #9
 8001244:	433c      	orrs	r4, r7
 8001246:	4315      	orrs	r5, r2
 8001248:	01fb      	lsls	r3, r7, #7
 800124a:	d400      	bmi.n	800124e <__aeabi_dmul+0x24a>
 800124c:	e11c      	b.n	8001488 <__aeabi_dmul+0x484>
 800124e:	2101      	movs	r1, #1
 8001250:	086a      	lsrs	r2, r5, #1
 8001252:	400d      	ands	r5, r1
 8001254:	4315      	orrs	r5, r2
 8001256:	07e2      	lsls	r2, r4, #31
 8001258:	4315      	orrs	r5, r2
 800125a:	0864      	lsrs	r4, r4, #1
 800125c:	494f      	ldr	r1, [pc, #316]	; (800139c <__aeabi_dmul+0x398>)
 800125e:	4461      	add	r1, ip
 8001260:	2900      	cmp	r1, #0
 8001262:	dc00      	bgt.n	8001266 <__aeabi_dmul+0x262>
 8001264:	e0b0      	b.n	80013c8 <__aeabi_dmul+0x3c4>
 8001266:	076b      	lsls	r3, r5, #29
 8001268:	d009      	beq.n	800127e <__aeabi_dmul+0x27a>
 800126a:	220f      	movs	r2, #15
 800126c:	402a      	ands	r2, r5
 800126e:	2a04      	cmp	r2, #4
 8001270:	d005      	beq.n	800127e <__aeabi_dmul+0x27a>
 8001272:	1d2a      	adds	r2, r5, #4
 8001274:	42aa      	cmp	r2, r5
 8001276:	41ad      	sbcs	r5, r5
 8001278:	426d      	negs	r5, r5
 800127a:	1964      	adds	r4, r4, r5
 800127c:	0015      	movs	r5, r2
 800127e:	01e3      	lsls	r3, r4, #7
 8001280:	d504      	bpl.n	800128c <__aeabi_dmul+0x288>
 8001282:	2180      	movs	r1, #128	; 0x80
 8001284:	4a46      	ldr	r2, [pc, #280]	; (80013a0 <__aeabi_dmul+0x39c>)
 8001286:	00c9      	lsls	r1, r1, #3
 8001288:	4014      	ands	r4, r2
 800128a:	4461      	add	r1, ip
 800128c:	4a45      	ldr	r2, [pc, #276]	; (80013a4 <__aeabi_dmul+0x3a0>)
 800128e:	4291      	cmp	r1, r2
 8001290:	dd00      	ble.n	8001294 <__aeabi_dmul+0x290>
 8001292:	e726      	b.n	80010e2 <__aeabi_dmul+0xde>
 8001294:	0762      	lsls	r2, r4, #29
 8001296:	08ed      	lsrs	r5, r5, #3
 8001298:	0264      	lsls	r4, r4, #9
 800129a:	0549      	lsls	r1, r1, #21
 800129c:	4315      	orrs	r5, r2
 800129e:	0b24      	lsrs	r4, r4, #12
 80012a0:	0d4a      	lsrs	r2, r1, #21
 80012a2:	e710      	b.n	80010c6 <__aeabi_dmul+0xc2>
 80012a4:	4652      	mov	r2, sl
 80012a6:	4332      	orrs	r2, r6
 80012a8:	d100      	bne.n	80012ac <__aeabi_dmul+0x2a8>
 80012aa:	e07f      	b.n	80013ac <__aeabi_dmul+0x3a8>
 80012ac:	2e00      	cmp	r6, #0
 80012ae:	d100      	bne.n	80012b2 <__aeabi_dmul+0x2ae>
 80012b0:	e0dc      	b.n	800146c <__aeabi_dmul+0x468>
 80012b2:	0030      	movs	r0, r6
 80012b4:	f000 fd9a 	bl	8001dec <__clzsi2>
 80012b8:	0002      	movs	r2, r0
 80012ba:	3a0b      	subs	r2, #11
 80012bc:	231d      	movs	r3, #29
 80012be:	0001      	movs	r1, r0
 80012c0:	1a9b      	subs	r3, r3, r2
 80012c2:	4652      	mov	r2, sl
 80012c4:	3908      	subs	r1, #8
 80012c6:	40da      	lsrs	r2, r3
 80012c8:	408e      	lsls	r6, r1
 80012ca:	4316      	orrs	r6, r2
 80012cc:	4652      	mov	r2, sl
 80012ce:	408a      	lsls	r2, r1
 80012d0:	9b00      	ldr	r3, [sp, #0]
 80012d2:	4935      	ldr	r1, [pc, #212]	; (80013a8 <__aeabi_dmul+0x3a4>)
 80012d4:	1a18      	subs	r0, r3, r0
 80012d6:	0003      	movs	r3, r0
 80012d8:	468c      	mov	ip, r1
 80012da:	4463      	add	r3, ip
 80012dc:	2000      	movs	r0, #0
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	e6d3      	b.n	800108a <__aeabi_dmul+0x86>
 80012e2:	0025      	movs	r5, r4
 80012e4:	4305      	orrs	r5, r0
 80012e6:	d04a      	beq.n	800137e <__aeabi_dmul+0x37a>
 80012e8:	2c00      	cmp	r4, #0
 80012ea:	d100      	bne.n	80012ee <__aeabi_dmul+0x2ea>
 80012ec:	e0b0      	b.n	8001450 <__aeabi_dmul+0x44c>
 80012ee:	0020      	movs	r0, r4
 80012f0:	f000 fd7c 	bl	8001dec <__clzsi2>
 80012f4:	0001      	movs	r1, r0
 80012f6:	0002      	movs	r2, r0
 80012f8:	390b      	subs	r1, #11
 80012fa:	231d      	movs	r3, #29
 80012fc:	0010      	movs	r0, r2
 80012fe:	1a5b      	subs	r3, r3, r1
 8001300:	0031      	movs	r1, r6
 8001302:	0035      	movs	r5, r6
 8001304:	3808      	subs	r0, #8
 8001306:	4084      	lsls	r4, r0
 8001308:	40d9      	lsrs	r1, r3
 800130a:	4085      	lsls	r5, r0
 800130c:	430c      	orrs	r4, r1
 800130e:	4826      	ldr	r0, [pc, #152]	; (80013a8 <__aeabi_dmul+0x3a4>)
 8001310:	1a83      	subs	r3, r0, r2
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2300      	movs	r3, #0
 8001316:	4699      	mov	r9, r3
 8001318:	469b      	mov	fp, r3
 800131a:	e697      	b.n	800104c <__aeabi_dmul+0x48>
 800131c:	0005      	movs	r5, r0
 800131e:	4325      	orrs	r5, r4
 8001320:	d126      	bne.n	8001370 <__aeabi_dmul+0x36c>
 8001322:	2208      	movs	r2, #8
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	2302      	movs	r3, #2
 8001328:	2400      	movs	r4, #0
 800132a:	4691      	mov	r9, r2
 800132c:	469b      	mov	fp, r3
 800132e:	e68d      	b.n	800104c <__aeabi_dmul+0x48>
 8001330:	4652      	mov	r2, sl
 8001332:	9b00      	ldr	r3, [sp, #0]
 8001334:	4332      	orrs	r2, r6
 8001336:	d110      	bne.n	800135a <__aeabi_dmul+0x356>
 8001338:	4915      	ldr	r1, [pc, #84]	; (8001390 <__aeabi_dmul+0x38c>)
 800133a:	2600      	movs	r6, #0
 800133c:	468c      	mov	ip, r1
 800133e:	4463      	add	r3, ip
 8001340:	4649      	mov	r1, r9
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	2302      	movs	r3, #2
 8001346:	4319      	orrs	r1, r3
 8001348:	4689      	mov	r9, r1
 800134a:	2002      	movs	r0, #2
 800134c:	e69d      	b.n	800108a <__aeabi_dmul+0x86>
 800134e:	465b      	mov	r3, fp
 8001350:	9701      	str	r7, [sp, #4]
 8001352:	2b02      	cmp	r3, #2
 8001354:	d000      	beq.n	8001358 <__aeabi_dmul+0x354>
 8001356:	e6ad      	b.n	80010b4 <__aeabi_dmul+0xb0>
 8001358:	e6c3      	b.n	80010e2 <__aeabi_dmul+0xde>
 800135a:	4a0d      	ldr	r2, [pc, #52]	; (8001390 <__aeabi_dmul+0x38c>)
 800135c:	2003      	movs	r0, #3
 800135e:	4694      	mov	ip, r2
 8001360:	4463      	add	r3, ip
 8001362:	464a      	mov	r2, r9
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2303      	movs	r3, #3
 8001368:	431a      	orrs	r2, r3
 800136a:	4691      	mov	r9, r2
 800136c:	4652      	mov	r2, sl
 800136e:	e68c      	b.n	800108a <__aeabi_dmul+0x86>
 8001370:	220c      	movs	r2, #12
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	2303      	movs	r3, #3
 8001376:	0005      	movs	r5, r0
 8001378:	4691      	mov	r9, r2
 800137a:	469b      	mov	fp, r3
 800137c:	e666      	b.n	800104c <__aeabi_dmul+0x48>
 800137e:	2304      	movs	r3, #4
 8001380:	4699      	mov	r9, r3
 8001382:	2300      	movs	r3, #0
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	3301      	adds	r3, #1
 8001388:	2400      	movs	r4, #0
 800138a:	469b      	mov	fp, r3
 800138c:	e65e      	b.n	800104c <__aeabi_dmul+0x48>
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	000007ff 	.word	0x000007ff
 8001394:	fffffc01 	.word	0xfffffc01
 8001398:	08005dbc 	.word	0x08005dbc
 800139c:	000003ff 	.word	0x000003ff
 80013a0:	feffffff 	.word	0xfeffffff
 80013a4:	000007fe 	.word	0x000007fe
 80013a8:	fffffc0d 	.word	0xfffffc0d
 80013ac:	4649      	mov	r1, r9
 80013ae:	2301      	movs	r3, #1
 80013b0:	4319      	orrs	r1, r3
 80013b2:	4689      	mov	r9, r1
 80013b4:	2600      	movs	r6, #0
 80013b6:	2001      	movs	r0, #1
 80013b8:	e667      	b.n	800108a <__aeabi_dmul+0x86>
 80013ba:	2300      	movs	r3, #0
 80013bc:	2480      	movs	r4, #128	; 0x80
 80013be:	2500      	movs	r5, #0
 80013c0:	4a43      	ldr	r2, [pc, #268]	; (80014d0 <__aeabi_dmul+0x4cc>)
 80013c2:	9301      	str	r3, [sp, #4]
 80013c4:	0324      	lsls	r4, r4, #12
 80013c6:	e67e      	b.n	80010c6 <__aeabi_dmul+0xc2>
 80013c8:	2001      	movs	r0, #1
 80013ca:	1a40      	subs	r0, r0, r1
 80013cc:	2838      	cmp	r0, #56	; 0x38
 80013ce:	dd00      	ble.n	80013d2 <__aeabi_dmul+0x3ce>
 80013d0:	e676      	b.n	80010c0 <__aeabi_dmul+0xbc>
 80013d2:	281f      	cmp	r0, #31
 80013d4:	dd5b      	ble.n	800148e <__aeabi_dmul+0x48a>
 80013d6:	221f      	movs	r2, #31
 80013d8:	0023      	movs	r3, r4
 80013da:	4252      	negs	r2, r2
 80013dc:	1a51      	subs	r1, r2, r1
 80013de:	40cb      	lsrs	r3, r1
 80013e0:	0019      	movs	r1, r3
 80013e2:	2820      	cmp	r0, #32
 80013e4:	d003      	beq.n	80013ee <__aeabi_dmul+0x3ea>
 80013e6:	4a3b      	ldr	r2, [pc, #236]	; (80014d4 <__aeabi_dmul+0x4d0>)
 80013e8:	4462      	add	r2, ip
 80013ea:	4094      	lsls	r4, r2
 80013ec:	4325      	orrs	r5, r4
 80013ee:	1e6a      	subs	r2, r5, #1
 80013f0:	4195      	sbcs	r5, r2
 80013f2:	002a      	movs	r2, r5
 80013f4:	430a      	orrs	r2, r1
 80013f6:	2107      	movs	r1, #7
 80013f8:	000d      	movs	r5, r1
 80013fa:	2400      	movs	r4, #0
 80013fc:	4015      	ands	r5, r2
 80013fe:	4211      	tst	r1, r2
 8001400:	d05b      	beq.n	80014ba <__aeabi_dmul+0x4b6>
 8001402:	210f      	movs	r1, #15
 8001404:	2400      	movs	r4, #0
 8001406:	4011      	ands	r1, r2
 8001408:	2904      	cmp	r1, #4
 800140a:	d053      	beq.n	80014b4 <__aeabi_dmul+0x4b0>
 800140c:	1d11      	adds	r1, r2, #4
 800140e:	4291      	cmp	r1, r2
 8001410:	4192      	sbcs	r2, r2
 8001412:	4252      	negs	r2, r2
 8001414:	18a4      	adds	r4, r4, r2
 8001416:	000a      	movs	r2, r1
 8001418:	0223      	lsls	r3, r4, #8
 800141a:	d54b      	bpl.n	80014b4 <__aeabi_dmul+0x4b0>
 800141c:	2201      	movs	r2, #1
 800141e:	2400      	movs	r4, #0
 8001420:	2500      	movs	r5, #0
 8001422:	e650      	b.n	80010c6 <__aeabi_dmul+0xc2>
 8001424:	2380      	movs	r3, #128	; 0x80
 8001426:	031b      	lsls	r3, r3, #12
 8001428:	421c      	tst	r4, r3
 800142a:	d009      	beq.n	8001440 <__aeabi_dmul+0x43c>
 800142c:	421e      	tst	r6, r3
 800142e:	d107      	bne.n	8001440 <__aeabi_dmul+0x43c>
 8001430:	4333      	orrs	r3, r6
 8001432:	031c      	lsls	r4, r3, #12
 8001434:	4643      	mov	r3, r8
 8001436:	0015      	movs	r5, r2
 8001438:	0b24      	lsrs	r4, r4, #12
 800143a:	4a25      	ldr	r2, [pc, #148]	; (80014d0 <__aeabi_dmul+0x4cc>)
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	e642      	b.n	80010c6 <__aeabi_dmul+0xc2>
 8001440:	2280      	movs	r2, #128	; 0x80
 8001442:	0312      	lsls	r2, r2, #12
 8001444:	4314      	orrs	r4, r2
 8001446:	0324      	lsls	r4, r4, #12
 8001448:	4a21      	ldr	r2, [pc, #132]	; (80014d0 <__aeabi_dmul+0x4cc>)
 800144a:	0b24      	lsrs	r4, r4, #12
 800144c:	9701      	str	r7, [sp, #4]
 800144e:	e63a      	b.n	80010c6 <__aeabi_dmul+0xc2>
 8001450:	f000 fccc 	bl	8001dec <__clzsi2>
 8001454:	0001      	movs	r1, r0
 8001456:	0002      	movs	r2, r0
 8001458:	3115      	adds	r1, #21
 800145a:	3220      	adds	r2, #32
 800145c:	291c      	cmp	r1, #28
 800145e:	dc00      	bgt.n	8001462 <__aeabi_dmul+0x45e>
 8001460:	e74b      	b.n	80012fa <__aeabi_dmul+0x2f6>
 8001462:	0034      	movs	r4, r6
 8001464:	3808      	subs	r0, #8
 8001466:	2500      	movs	r5, #0
 8001468:	4084      	lsls	r4, r0
 800146a:	e750      	b.n	800130e <__aeabi_dmul+0x30a>
 800146c:	f000 fcbe 	bl	8001dec <__clzsi2>
 8001470:	0003      	movs	r3, r0
 8001472:	001a      	movs	r2, r3
 8001474:	3215      	adds	r2, #21
 8001476:	3020      	adds	r0, #32
 8001478:	2a1c      	cmp	r2, #28
 800147a:	dc00      	bgt.n	800147e <__aeabi_dmul+0x47a>
 800147c:	e71e      	b.n	80012bc <__aeabi_dmul+0x2b8>
 800147e:	4656      	mov	r6, sl
 8001480:	3b08      	subs	r3, #8
 8001482:	2200      	movs	r2, #0
 8001484:	409e      	lsls	r6, r3
 8001486:	e723      	b.n	80012d0 <__aeabi_dmul+0x2cc>
 8001488:	9b00      	ldr	r3, [sp, #0]
 800148a:	469c      	mov	ip, r3
 800148c:	e6e6      	b.n	800125c <__aeabi_dmul+0x258>
 800148e:	4912      	ldr	r1, [pc, #72]	; (80014d8 <__aeabi_dmul+0x4d4>)
 8001490:	0022      	movs	r2, r4
 8001492:	4461      	add	r1, ip
 8001494:	002e      	movs	r6, r5
 8001496:	408d      	lsls	r5, r1
 8001498:	408a      	lsls	r2, r1
 800149a:	40c6      	lsrs	r6, r0
 800149c:	1e69      	subs	r1, r5, #1
 800149e:	418d      	sbcs	r5, r1
 80014a0:	4332      	orrs	r2, r6
 80014a2:	432a      	orrs	r2, r5
 80014a4:	40c4      	lsrs	r4, r0
 80014a6:	0753      	lsls	r3, r2, #29
 80014a8:	d0b6      	beq.n	8001418 <__aeabi_dmul+0x414>
 80014aa:	210f      	movs	r1, #15
 80014ac:	4011      	ands	r1, r2
 80014ae:	2904      	cmp	r1, #4
 80014b0:	d1ac      	bne.n	800140c <__aeabi_dmul+0x408>
 80014b2:	e7b1      	b.n	8001418 <__aeabi_dmul+0x414>
 80014b4:	0765      	lsls	r5, r4, #29
 80014b6:	0264      	lsls	r4, r4, #9
 80014b8:	0b24      	lsrs	r4, r4, #12
 80014ba:	08d2      	lsrs	r2, r2, #3
 80014bc:	4315      	orrs	r5, r2
 80014be:	2200      	movs	r2, #0
 80014c0:	e601      	b.n	80010c6 <__aeabi_dmul+0xc2>
 80014c2:	2280      	movs	r2, #128	; 0x80
 80014c4:	0312      	lsls	r2, r2, #12
 80014c6:	4314      	orrs	r4, r2
 80014c8:	0324      	lsls	r4, r4, #12
 80014ca:	4a01      	ldr	r2, [pc, #4]	; (80014d0 <__aeabi_dmul+0x4cc>)
 80014cc:	0b24      	lsrs	r4, r4, #12
 80014ce:	e5fa      	b.n	80010c6 <__aeabi_dmul+0xc2>
 80014d0:	000007ff 	.word	0x000007ff
 80014d4:	0000043e 	.word	0x0000043e
 80014d8:	0000041e 	.word	0x0000041e

080014dc <__aeabi_dsub>:
 80014dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014de:	4657      	mov	r7, sl
 80014e0:	464e      	mov	r6, r9
 80014e2:	4645      	mov	r5, r8
 80014e4:	46de      	mov	lr, fp
 80014e6:	b5e0      	push	{r5, r6, r7, lr}
 80014e8:	001e      	movs	r6, r3
 80014ea:	0017      	movs	r7, r2
 80014ec:	004a      	lsls	r2, r1, #1
 80014ee:	030b      	lsls	r3, r1, #12
 80014f0:	0d52      	lsrs	r2, r2, #21
 80014f2:	0a5b      	lsrs	r3, r3, #9
 80014f4:	4690      	mov	r8, r2
 80014f6:	0f42      	lsrs	r2, r0, #29
 80014f8:	431a      	orrs	r2, r3
 80014fa:	0fcd      	lsrs	r5, r1, #31
 80014fc:	4ccd      	ldr	r4, [pc, #820]	; (8001834 <__aeabi_dsub+0x358>)
 80014fe:	0331      	lsls	r1, r6, #12
 8001500:	00c3      	lsls	r3, r0, #3
 8001502:	4694      	mov	ip, r2
 8001504:	0070      	lsls	r0, r6, #1
 8001506:	0f7a      	lsrs	r2, r7, #29
 8001508:	0a49      	lsrs	r1, r1, #9
 800150a:	00ff      	lsls	r7, r7, #3
 800150c:	469a      	mov	sl, r3
 800150e:	46b9      	mov	r9, r7
 8001510:	0d40      	lsrs	r0, r0, #21
 8001512:	0ff6      	lsrs	r6, r6, #31
 8001514:	4311      	orrs	r1, r2
 8001516:	42a0      	cmp	r0, r4
 8001518:	d100      	bne.n	800151c <__aeabi_dsub+0x40>
 800151a:	e0b1      	b.n	8001680 <__aeabi_dsub+0x1a4>
 800151c:	2201      	movs	r2, #1
 800151e:	4056      	eors	r6, r2
 8001520:	46b3      	mov	fp, r6
 8001522:	42b5      	cmp	r5, r6
 8001524:	d100      	bne.n	8001528 <__aeabi_dsub+0x4c>
 8001526:	e088      	b.n	800163a <__aeabi_dsub+0x15e>
 8001528:	4642      	mov	r2, r8
 800152a:	1a12      	subs	r2, r2, r0
 800152c:	2a00      	cmp	r2, #0
 800152e:	dc00      	bgt.n	8001532 <__aeabi_dsub+0x56>
 8001530:	e0ae      	b.n	8001690 <__aeabi_dsub+0x1b4>
 8001532:	2800      	cmp	r0, #0
 8001534:	d100      	bne.n	8001538 <__aeabi_dsub+0x5c>
 8001536:	e0c1      	b.n	80016bc <__aeabi_dsub+0x1e0>
 8001538:	48be      	ldr	r0, [pc, #760]	; (8001834 <__aeabi_dsub+0x358>)
 800153a:	4580      	cmp	r8, r0
 800153c:	d100      	bne.n	8001540 <__aeabi_dsub+0x64>
 800153e:	e151      	b.n	80017e4 <__aeabi_dsub+0x308>
 8001540:	2080      	movs	r0, #128	; 0x80
 8001542:	0400      	lsls	r0, r0, #16
 8001544:	4301      	orrs	r1, r0
 8001546:	2a38      	cmp	r2, #56	; 0x38
 8001548:	dd00      	ble.n	800154c <__aeabi_dsub+0x70>
 800154a:	e17b      	b.n	8001844 <__aeabi_dsub+0x368>
 800154c:	2a1f      	cmp	r2, #31
 800154e:	dd00      	ble.n	8001552 <__aeabi_dsub+0x76>
 8001550:	e1ee      	b.n	8001930 <__aeabi_dsub+0x454>
 8001552:	2020      	movs	r0, #32
 8001554:	003e      	movs	r6, r7
 8001556:	1a80      	subs	r0, r0, r2
 8001558:	000c      	movs	r4, r1
 800155a:	40d6      	lsrs	r6, r2
 800155c:	40d1      	lsrs	r1, r2
 800155e:	4087      	lsls	r7, r0
 8001560:	4662      	mov	r2, ip
 8001562:	4084      	lsls	r4, r0
 8001564:	1a52      	subs	r2, r2, r1
 8001566:	1e78      	subs	r0, r7, #1
 8001568:	4187      	sbcs	r7, r0
 800156a:	4694      	mov	ip, r2
 800156c:	4334      	orrs	r4, r6
 800156e:	4327      	orrs	r7, r4
 8001570:	1bdc      	subs	r4, r3, r7
 8001572:	42a3      	cmp	r3, r4
 8001574:	419b      	sbcs	r3, r3
 8001576:	4662      	mov	r2, ip
 8001578:	425b      	negs	r3, r3
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	4699      	mov	r9, r3
 800157e:	464b      	mov	r3, r9
 8001580:	021b      	lsls	r3, r3, #8
 8001582:	d400      	bmi.n	8001586 <__aeabi_dsub+0xaa>
 8001584:	e118      	b.n	80017b8 <__aeabi_dsub+0x2dc>
 8001586:	464b      	mov	r3, r9
 8001588:	0258      	lsls	r0, r3, #9
 800158a:	0a43      	lsrs	r3, r0, #9
 800158c:	4699      	mov	r9, r3
 800158e:	464b      	mov	r3, r9
 8001590:	2b00      	cmp	r3, #0
 8001592:	d100      	bne.n	8001596 <__aeabi_dsub+0xba>
 8001594:	e137      	b.n	8001806 <__aeabi_dsub+0x32a>
 8001596:	4648      	mov	r0, r9
 8001598:	f000 fc28 	bl	8001dec <__clzsi2>
 800159c:	0001      	movs	r1, r0
 800159e:	3908      	subs	r1, #8
 80015a0:	2320      	movs	r3, #32
 80015a2:	0022      	movs	r2, r4
 80015a4:	4648      	mov	r0, r9
 80015a6:	1a5b      	subs	r3, r3, r1
 80015a8:	40da      	lsrs	r2, r3
 80015aa:	4088      	lsls	r0, r1
 80015ac:	408c      	lsls	r4, r1
 80015ae:	4643      	mov	r3, r8
 80015b0:	4310      	orrs	r0, r2
 80015b2:	4588      	cmp	r8, r1
 80015b4:	dd00      	ble.n	80015b8 <__aeabi_dsub+0xdc>
 80015b6:	e136      	b.n	8001826 <__aeabi_dsub+0x34a>
 80015b8:	1ac9      	subs	r1, r1, r3
 80015ba:	1c4b      	adds	r3, r1, #1
 80015bc:	2b1f      	cmp	r3, #31
 80015be:	dd00      	ble.n	80015c2 <__aeabi_dsub+0xe6>
 80015c0:	e0ea      	b.n	8001798 <__aeabi_dsub+0x2bc>
 80015c2:	2220      	movs	r2, #32
 80015c4:	0026      	movs	r6, r4
 80015c6:	1ad2      	subs	r2, r2, r3
 80015c8:	0001      	movs	r1, r0
 80015ca:	4094      	lsls	r4, r2
 80015cc:	40de      	lsrs	r6, r3
 80015ce:	40d8      	lsrs	r0, r3
 80015d0:	2300      	movs	r3, #0
 80015d2:	4091      	lsls	r1, r2
 80015d4:	1e62      	subs	r2, r4, #1
 80015d6:	4194      	sbcs	r4, r2
 80015d8:	4681      	mov	r9, r0
 80015da:	4698      	mov	r8, r3
 80015dc:	4331      	orrs	r1, r6
 80015de:	430c      	orrs	r4, r1
 80015e0:	0763      	lsls	r3, r4, #29
 80015e2:	d009      	beq.n	80015f8 <__aeabi_dsub+0x11c>
 80015e4:	230f      	movs	r3, #15
 80015e6:	4023      	ands	r3, r4
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d005      	beq.n	80015f8 <__aeabi_dsub+0x11c>
 80015ec:	1d23      	adds	r3, r4, #4
 80015ee:	42a3      	cmp	r3, r4
 80015f0:	41a4      	sbcs	r4, r4
 80015f2:	4264      	negs	r4, r4
 80015f4:	44a1      	add	r9, r4
 80015f6:	001c      	movs	r4, r3
 80015f8:	464b      	mov	r3, r9
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	d400      	bmi.n	8001600 <__aeabi_dsub+0x124>
 80015fe:	e0de      	b.n	80017be <__aeabi_dsub+0x2e2>
 8001600:	4641      	mov	r1, r8
 8001602:	4b8c      	ldr	r3, [pc, #560]	; (8001834 <__aeabi_dsub+0x358>)
 8001604:	3101      	adds	r1, #1
 8001606:	4299      	cmp	r1, r3
 8001608:	d100      	bne.n	800160c <__aeabi_dsub+0x130>
 800160a:	e0e7      	b.n	80017dc <__aeabi_dsub+0x300>
 800160c:	464b      	mov	r3, r9
 800160e:	488a      	ldr	r0, [pc, #552]	; (8001838 <__aeabi_dsub+0x35c>)
 8001610:	08e4      	lsrs	r4, r4, #3
 8001612:	4003      	ands	r3, r0
 8001614:	0018      	movs	r0, r3
 8001616:	0549      	lsls	r1, r1, #21
 8001618:	075b      	lsls	r3, r3, #29
 800161a:	0240      	lsls	r0, r0, #9
 800161c:	4323      	orrs	r3, r4
 800161e:	0d4a      	lsrs	r2, r1, #21
 8001620:	0b04      	lsrs	r4, r0, #12
 8001622:	0512      	lsls	r2, r2, #20
 8001624:	07ed      	lsls	r5, r5, #31
 8001626:	4322      	orrs	r2, r4
 8001628:	432a      	orrs	r2, r5
 800162a:	0018      	movs	r0, r3
 800162c:	0011      	movs	r1, r2
 800162e:	bcf0      	pop	{r4, r5, r6, r7}
 8001630:	46bb      	mov	fp, r7
 8001632:	46b2      	mov	sl, r6
 8001634:	46a9      	mov	r9, r5
 8001636:	46a0      	mov	r8, r4
 8001638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800163a:	4642      	mov	r2, r8
 800163c:	1a12      	subs	r2, r2, r0
 800163e:	2a00      	cmp	r2, #0
 8001640:	dd52      	ble.n	80016e8 <__aeabi_dsub+0x20c>
 8001642:	2800      	cmp	r0, #0
 8001644:	d100      	bne.n	8001648 <__aeabi_dsub+0x16c>
 8001646:	e09c      	b.n	8001782 <__aeabi_dsub+0x2a6>
 8001648:	45a0      	cmp	r8, r4
 800164a:	d100      	bne.n	800164e <__aeabi_dsub+0x172>
 800164c:	e0ca      	b.n	80017e4 <__aeabi_dsub+0x308>
 800164e:	2080      	movs	r0, #128	; 0x80
 8001650:	0400      	lsls	r0, r0, #16
 8001652:	4301      	orrs	r1, r0
 8001654:	2a38      	cmp	r2, #56	; 0x38
 8001656:	dd00      	ble.n	800165a <__aeabi_dsub+0x17e>
 8001658:	e149      	b.n	80018ee <__aeabi_dsub+0x412>
 800165a:	2a1f      	cmp	r2, #31
 800165c:	dc00      	bgt.n	8001660 <__aeabi_dsub+0x184>
 800165e:	e197      	b.n	8001990 <__aeabi_dsub+0x4b4>
 8001660:	0010      	movs	r0, r2
 8001662:	000e      	movs	r6, r1
 8001664:	3820      	subs	r0, #32
 8001666:	40c6      	lsrs	r6, r0
 8001668:	2a20      	cmp	r2, #32
 800166a:	d004      	beq.n	8001676 <__aeabi_dsub+0x19a>
 800166c:	2040      	movs	r0, #64	; 0x40
 800166e:	1a82      	subs	r2, r0, r2
 8001670:	4091      	lsls	r1, r2
 8001672:	430f      	orrs	r7, r1
 8001674:	46b9      	mov	r9, r7
 8001676:	464c      	mov	r4, r9
 8001678:	1e62      	subs	r2, r4, #1
 800167a:	4194      	sbcs	r4, r2
 800167c:	4334      	orrs	r4, r6
 800167e:	e13a      	b.n	80018f6 <__aeabi_dsub+0x41a>
 8001680:	000a      	movs	r2, r1
 8001682:	433a      	orrs	r2, r7
 8001684:	d028      	beq.n	80016d8 <__aeabi_dsub+0x1fc>
 8001686:	46b3      	mov	fp, r6
 8001688:	42b5      	cmp	r5, r6
 800168a:	d02b      	beq.n	80016e4 <__aeabi_dsub+0x208>
 800168c:	4a6b      	ldr	r2, [pc, #428]	; (800183c <__aeabi_dsub+0x360>)
 800168e:	4442      	add	r2, r8
 8001690:	2a00      	cmp	r2, #0
 8001692:	d05d      	beq.n	8001750 <__aeabi_dsub+0x274>
 8001694:	4642      	mov	r2, r8
 8001696:	4644      	mov	r4, r8
 8001698:	1a82      	subs	r2, r0, r2
 800169a:	2c00      	cmp	r4, #0
 800169c:	d000      	beq.n	80016a0 <__aeabi_dsub+0x1c4>
 800169e:	e0f5      	b.n	800188c <__aeabi_dsub+0x3b0>
 80016a0:	4665      	mov	r5, ip
 80016a2:	431d      	orrs	r5, r3
 80016a4:	d100      	bne.n	80016a8 <__aeabi_dsub+0x1cc>
 80016a6:	e19c      	b.n	80019e2 <__aeabi_dsub+0x506>
 80016a8:	1e55      	subs	r5, r2, #1
 80016aa:	2a01      	cmp	r2, #1
 80016ac:	d100      	bne.n	80016b0 <__aeabi_dsub+0x1d4>
 80016ae:	e1fb      	b.n	8001aa8 <__aeabi_dsub+0x5cc>
 80016b0:	4c60      	ldr	r4, [pc, #384]	; (8001834 <__aeabi_dsub+0x358>)
 80016b2:	42a2      	cmp	r2, r4
 80016b4:	d100      	bne.n	80016b8 <__aeabi_dsub+0x1dc>
 80016b6:	e1bd      	b.n	8001a34 <__aeabi_dsub+0x558>
 80016b8:	002a      	movs	r2, r5
 80016ba:	e0f0      	b.n	800189e <__aeabi_dsub+0x3c2>
 80016bc:	0008      	movs	r0, r1
 80016be:	4338      	orrs	r0, r7
 80016c0:	d100      	bne.n	80016c4 <__aeabi_dsub+0x1e8>
 80016c2:	e0c3      	b.n	800184c <__aeabi_dsub+0x370>
 80016c4:	1e50      	subs	r0, r2, #1
 80016c6:	2a01      	cmp	r2, #1
 80016c8:	d100      	bne.n	80016cc <__aeabi_dsub+0x1f0>
 80016ca:	e1a8      	b.n	8001a1e <__aeabi_dsub+0x542>
 80016cc:	4c59      	ldr	r4, [pc, #356]	; (8001834 <__aeabi_dsub+0x358>)
 80016ce:	42a2      	cmp	r2, r4
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dsub+0x1f8>
 80016d2:	e087      	b.n	80017e4 <__aeabi_dsub+0x308>
 80016d4:	0002      	movs	r2, r0
 80016d6:	e736      	b.n	8001546 <__aeabi_dsub+0x6a>
 80016d8:	2201      	movs	r2, #1
 80016da:	4056      	eors	r6, r2
 80016dc:	46b3      	mov	fp, r6
 80016de:	42b5      	cmp	r5, r6
 80016e0:	d000      	beq.n	80016e4 <__aeabi_dsub+0x208>
 80016e2:	e721      	b.n	8001528 <__aeabi_dsub+0x4c>
 80016e4:	4a55      	ldr	r2, [pc, #340]	; (800183c <__aeabi_dsub+0x360>)
 80016e6:	4442      	add	r2, r8
 80016e8:	2a00      	cmp	r2, #0
 80016ea:	d100      	bne.n	80016ee <__aeabi_dsub+0x212>
 80016ec:	e0b5      	b.n	800185a <__aeabi_dsub+0x37e>
 80016ee:	4642      	mov	r2, r8
 80016f0:	4644      	mov	r4, r8
 80016f2:	1a82      	subs	r2, r0, r2
 80016f4:	2c00      	cmp	r4, #0
 80016f6:	d100      	bne.n	80016fa <__aeabi_dsub+0x21e>
 80016f8:	e138      	b.n	800196c <__aeabi_dsub+0x490>
 80016fa:	4e4e      	ldr	r6, [pc, #312]	; (8001834 <__aeabi_dsub+0x358>)
 80016fc:	42b0      	cmp	r0, r6
 80016fe:	d100      	bne.n	8001702 <__aeabi_dsub+0x226>
 8001700:	e1de      	b.n	8001ac0 <__aeabi_dsub+0x5e4>
 8001702:	2680      	movs	r6, #128	; 0x80
 8001704:	4664      	mov	r4, ip
 8001706:	0436      	lsls	r6, r6, #16
 8001708:	4334      	orrs	r4, r6
 800170a:	46a4      	mov	ip, r4
 800170c:	2a38      	cmp	r2, #56	; 0x38
 800170e:	dd00      	ble.n	8001712 <__aeabi_dsub+0x236>
 8001710:	e196      	b.n	8001a40 <__aeabi_dsub+0x564>
 8001712:	2a1f      	cmp	r2, #31
 8001714:	dd00      	ble.n	8001718 <__aeabi_dsub+0x23c>
 8001716:	e224      	b.n	8001b62 <__aeabi_dsub+0x686>
 8001718:	2620      	movs	r6, #32
 800171a:	1ab4      	subs	r4, r6, r2
 800171c:	46a2      	mov	sl, r4
 800171e:	4664      	mov	r4, ip
 8001720:	4656      	mov	r6, sl
 8001722:	40b4      	lsls	r4, r6
 8001724:	46a1      	mov	r9, r4
 8001726:	001c      	movs	r4, r3
 8001728:	464e      	mov	r6, r9
 800172a:	40d4      	lsrs	r4, r2
 800172c:	4326      	orrs	r6, r4
 800172e:	0034      	movs	r4, r6
 8001730:	4656      	mov	r6, sl
 8001732:	40b3      	lsls	r3, r6
 8001734:	1e5e      	subs	r6, r3, #1
 8001736:	41b3      	sbcs	r3, r6
 8001738:	431c      	orrs	r4, r3
 800173a:	4663      	mov	r3, ip
 800173c:	40d3      	lsrs	r3, r2
 800173e:	18c9      	adds	r1, r1, r3
 8001740:	19e4      	adds	r4, r4, r7
 8001742:	42bc      	cmp	r4, r7
 8001744:	41bf      	sbcs	r7, r7
 8001746:	427f      	negs	r7, r7
 8001748:	46b9      	mov	r9, r7
 800174a:	4680      	mov	r8, r0
 800174c:	4489      	add	r9, r1
 800174e:	e0d8      	b.n	8001902 <__aeabi_dsub+0x426>
 8001750:	4640      	mov	r0, r8
 8001752:	4c3b      	ldr	r4, [pc, #236]	; (8001840 <__aeabi_dsub+0x364>)
 8001754:	3001      	adds	r0, #1
 8001756:	4220      	tst	r0, r4
 8001758:	d000      	beq.n	800175c <__aeabi_dsub+0x280>
 800175a:	e0b4      	b.n	80018c6 <__aeabi_dsub+0x3ea>
 800175c:	4640      	mov	r0, r8
 800175e:	2800      	cmp	r0, #0
 8001760:	d000      	beq.n	8001764 <__aeabi_dsub+0x288>
 8001762:	e144      	b.n	80019ee <__aeabi_dsub+0x512>
 8001764:	4660      	mov	r0, ip
 8001766:	4318      	orrs	r0, r3
 8001768:	d100      	bne.n	800176c <__aeabi_dsub+0x290>
 800176a:	e190      	b.n	8001a8e <__aeabi_dsub+0x5b2>
 800176c:	0008      	movs	r0, r1
 800176e:	4338      	orrs	r0, r7
 8001770:	d000      	beq.n	8001774 <__aeabi_dsub+0x298>
 8001772:	e1aa      	b.n	8001aca <__aeabi_dsub+0x5ee>
 8001774:	4661      	mov	r1, ip
 8001776:	08db      	lsrs	r3, r3, #3
 8001778:	0749      	lsls	r1, r1, #29
 800177a:	430b      	orrs	r3, r1
 800177c:	4661      	mov	r1, ip
 800177e:	08cc      	lsrs	r4, r1, #3
 8001780:	e027      	b.n	80017d2 <__aeabi_dsub+0x2f6>
 8001782:	0008      	movs	r0, r1
 8001784:	4338      	orrs	r0, r7
 8001786:	d061      	beq.n	800184c <__aeabi_dsub+0x370>
 8001788:	1e50      	subs	r0, r2, #1
 800178a:	2a01      	cmp	r2, #1
 800178c:	d100      	bne.n	8001790 <__aeabi_dsub+0x2b4>
 800178e:	e139      	b.n	8001a04 <__aeabi_dsub+0x528>
 8001790:	42a2      	cmp	r2, r4
 8001792:	d027      	beq.n	80017e4 <__aeabi_dsub+0x308>
 8001794:	0002      	movs	r2, r0
 8001796:	e75d      	b.n	8001654 <__aeabi_dsub+0x178>
 8001798:	0002      	movs	r2, r0
 800179a:	391f      	subs	r1, #31
 800179c:	40ca      	lsrs	r2, r1
 800179e:	0011      	movs	r1, r2
 80017a0:	2b20      	cmp	r3, #32
 80017a2:	d003      	beq.n	80017ac <__aeabi_dsub+0x2d0>
 80017a4:	2240      	movs	r2, #64	; 0x40
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	4098      	lsls	r0, r3
 80017aa:	4304      	orrs	r4, r0
 80017ac:	1e63      	subs	r3, r4, #1
 80017ae:	419c      	sbcs	r4, r3
 80017b0:	2300      	movs	r3, #0
 80017b2:	4699      	mov	r9, r3
 80017b4:	4698      	mov	r8, r3
 80017b6:	430c      	orrs	r4, r1
 80017b8:	0763      	lsls	r3, r4, #29
 80017ba:	d000      	beq.n	80017be <__aeabi_dsub+0x2e2>
 80017bc:	e712      	b.n	80015e4 <__aeabi_dsub+0x108>
 80017be:	464b      	mov	r3, r9
 80017c0:	464a      	mov	r2, r9
 80017c2:	08e4      	lsrs	r4, r4, #3
 80017c4:	075b      	lsls	r3, r3, #29
 80017c6:	4323      	orrs	r3, r4
 80017c8:	08d4      	lsrs	r4, r2, #3
 80017ca:	4642      	mov	r2, r8
 80017cc:	4919      	ldr	r1, [pc, #100]	; (8001834 <__aeabi_dsub+0x358>)
 80017ce:	428a      	cmp	r2, r1
 80017d0:	d00e      	beq.n	80017f0 <__aeabi_dsub+0x314>
 80017d2:	0324      	lsls	r4, r4, #12
 80017d4:	0552      	lsls	r2, r2, #21
 80017d6:	0b24      	lsrs	r4, r4, #12
 80017d8:	0d52      	lsrs	r2, r2, #21
 80017da:	e722      	b.n	8001622 <__aeabi_dsub+0x146>
 80017dc:	000a      	movs	r2, r1
 80017de:	2400      	movs	r4, #0
 80017e0:	2300      	movs	r3, #0
 80017e2:	e71e      	b.n	8001622 <__aeabi_dsub+0x146>
 80017e4:	08db      	lsrs	r3, r3, #3
 80017e6:	4662      	mov	r2, ip
 80017e8:	0752      	lsls	r2, r2, #29
 80017ea:	4313      	orrs	r3, r2
 80017ec:	4662      	mov	r2, ip
 80017ee:	08d4      	lsrs	r4, r2, #3
 80017f0:	001a      	movs	r2, r3
 80017f2:	4322      	orrs	r2, r4
 80017f4:	d100      	bne.n	80017f8 <__aeabi_dsub+0x31c>
 80017f6:	e1fc      	b.n	8001bf2 <__aeabi_dsub+0x716>
 80017f8:	2280      	movs	r2, #128	; 0x80
 80017fa:	0312      	lsls	r2, r2, #12
 80017fc:	4314      	orrs	r4, r2
 80017fe:	0324      	lsls	r4, r4, #12
 8001800:	4a0c      	ldr	r2, [pc, #48]	; (8001834 <__aeabi_dsub+0x358>)
 8001802:	0b24      	lsrs	r4, r4, #12
 8001804:	e70d      	b.n	8001622 <__aeabi_dsub+0x146>
 8001806:	0020      	movs	r0, r4
 8001808:	f000 faf0 	bl	8001dec <__clzsi2>
 800180c:	0001      	movs	r1, r0
 800180e:	3118      	adds	r1, #24
 8001810:	291f      	cmp	r1, #31
 8001812:	dc00      	bgt.n	8001816 <__aeabi_dsub+0x33a>
 8001814:	e6c4      	b.n	80015a0 <__aeabi_dsub+0xc4>
 8001816:	3808      	subs	r0, #8
 8001818:	4084      	lsls	r4, r0
 800181a:	4643      	mov	r3, r8
 800181c:	0020      	movs	r0, r4
 800181e:	2400      	movs	r4, #0
 8001820:	4588      	cmp	r8, r1
 8001822:	dc00      	bgt.n	8001826 <__aeabi_dsub+0x34a>
 8001824:	e6c8      	b.n	80015b8 <__aeabi_dsub+0xdc>
 8001826:	4a04      	ldr	r2, [pc, #16]	; (8001838 <__aeabi_dsub+0x35c>)
 8001828:	1a5b      	subs	r3, r3, r1
 800182a:	4010      	ands	r0, r2
 800182c:	4698      	mov	r8, r3
 800182e:	4681      	mov	r9, r0
 8001830:	e6d6      	b.n	80015e0 <__aeabi_dsub+0x104>
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	000007ff 	.word	0x000007ff
 8001838:	ff7fffff 	.word	0xff7fffff
 800183c:	fffff801 	.word	0xfffff801
 8001840:	000007fe 	.word	0x000007fe
 8001844:	430f      	orrs	r7, r1
 8001846:	1e7a      	subs	r2, r7, #1
 8001848:	4197      	sbcs	r7, r2
 800184a:	e691      	b.n	8001570 <__aeabi_dsub+0x94>
 800184c:	4661      	mov	r1, ip
 800184e:	08db      	lsrs	r3, r3, #3
 8001850:	0749      	lsls	r1, r1, #29
 8001852:	430b      	orrs	r3, r1
 8001854:	4661      	mov	r1, ip
 8001856:	08cc      	lsrs	r4, r1, #3
 8001858:	e7b8      	b.n	80017cc <__aeabi_dsub+0x2f0>
 800185a:	4640      	mov	r0, r8
 800185c:	4cd3      	ldr	r4, [pc, #844]	; (8001bac <__aeabi_dsub+0x6d0>)
 800185e:	3001      	adds	r0, #1
 8001860:	4220      	tst	r0, r4
 8001862:	d000      	beq.n	8001866 <__aeabi_dsub+0x38a>
 8001864:	e0a2      	b.n	80019ac <__aeabi_dsub+0x4d0>
 8001866:	4640      	mov	r0, r8
 8001868:	2800      	cmp	r0, #0
 800186a:	d000      	beq.n	800186e <__aeabi_dsub+0x392>
 800186c:	e101      	b.n	8001a72 <__aeabi_dsub+0x596>
 800186e:	4660      	mov	r0, ip
 8001870:	4318      	orrs	r0, r3
 8001872:	d100      	bne.n	8001876 <__aeabi_dsub+0x39a>
 8001874:	e15e      	b.n	8001b34 <__aeabi_dsub+0x658>
 8001876:	0008      	movs	r0, r1
 8001878:	4338      	orrs	r0, r7
 800187a:	d000      	beq.n	800187e <__aeabi_dsub+0x3a2>
 800187c:	e15f      	b.n	8001b3e <__aeabi_dsub+0x662>
 800187e:	4661      	mov	r1, ip
 8001880:	08db      	lsrs	r3, r3, #3
 8001882:	0749      	lsls	r1, r1, #29
 8001884:	430b      	orrs	r3, r1
 8001886:	4661      	mov	r1, ip
 8001888:	08cc      	lsrs	r4, r1, #3
 800188a:	e7a2      	b.n	80017d2 <__aeabi_dsub+0x2f6>
 800188c:	4dc8      	ldr	r5, [pc, #800]	; (8001bb0 <__aeabi_dsub+0x6d4>)
 800188e:	42a8      	cmp	r0, r5
 8001890:	d100      	bne.n	8001894 <__aeabi_dsub+0x3b8>
 8001892:	e0cf      	b.n	8001a34 <__aeabi_dsub+0x558>
 8001894:	2580      	movs	r5, #128	; 0x80
 8001896:	4664      	mov	r4, ip
 8001898:	042d      	lsls	r5, r5, #16
 800189a:	432c      	orrs	r4, r5
 800189c:	46a4      	mov	ip, r4
 800189e:	2a38      	cmp	r2, #56	; 0x38
 80018a0:	dc56      	bgt.n	8001950 <__aeabi_dsub+0x474>
 80018a2:	2a1f      	cmp	r2, #31
 80018a4:	dd00      	ble.n	80018a8 <__aeabi_dsub+0x3cc>
 80018a6:	e0d1      	b.n	8001a4c <__aeabi_dsub+0x570>
 80018a8:	2520      	movs	r5, #32
 80018aa:	001e      	movs	r6, r3
 80018ac:	1aad      	subs	r5, r5, r2
 80018ae:	4664      	mov	r4, ip
 80018b0:	40ab      	lsls	r3, r5
 80018b2:	40ac      	lsls	r4, r5
 80018b4:	40d6      	lsrs	r6, r2
 80018b6:	1e5d      	subs	r5, r3, #1
 80018b8:	41ab      	sbcs	r3, r5
 80018ba:	4334      	orrs	r4, r6
 80018bc:	4323      	orrs	r3, r4
 80018be:	4664      	mov	r4, ip
 80018c0:	40d4      	lsrs	r4, r2
 80018c2:	1b09      	subs	r1, r1, r4
 80018c4:	e049      	b.n	800195a <__aeabi_dsub+0x47e>
 80018c6:	4660      	mov	r0, ip
 80018c8:	1bdc      	subs	r4, r3, r7
 80018ca:	1a46      	subs	r6, r0, r1
 80018cc:	42a3      	cmp	r3, r4
 80018ce:	4180      	sbcs	r0, r0
 80018d0:	4240      	negs	r0, r0
 80018d2:	4681      	mov	r9, r0
 80018d4:	0030      	movs	r0, r6
 80018d6:	464e      	mov	r6, r9
 80018d8:	1b80      	subs	r0, r0, r6
 80018da:	4681      	mov	r9, r0
 80018dc:	0200      	lsls	r0, r0, #8
 80018de:	d476      	bmi.n	80019ce <__aeabi_dsub+0x4f2>
 80018e0:	464b      	mov	r3, r9
 80018e2:	4323      	orrs	r3, r4
 80018e4:	d000      	beq.n	80018e8 <__aeabi_dsub+0x40c>
 80018e6:	e652      	b.n	800158e <__aeabi_dsub+0xb2>
 80018e8:	2400      	movs	r4, #0
 80018ea:	2500      	movs	r5, #0
 80018ec:	e771      	b.n	80017d2 <__aeabi_dsub+0x2f6>
 80018ee:	4339      	orrs	r1, r7
 80018f0:	000c      	movs	r4, r1
 80018f2:	1e62      	subs	r2, r4, #1
 80018f4:	4194      	sbcs	r4, r2
 80018f6:	18e4      	adds	r4, r4, r3
 80018f8:	429c      	cmp	r4, r3
 80018fa:	419b      	sbcs	r3, r3
 80018fc:	425b      	negs	r3, r3
 80018fe:	4463      	add	r3, ip
 8001900:	4699      	mov	r9, r3
 8001902:	464b      	mov	r3, r9
 8001904:	021b      	lsls	r3, r3, #8
 8001906:	d400      	bmi.n	800190a <__aeabi_dsub+0x42e>
 8001908:	e756      	b.n	80017b8 <__aeabi_dsub+0x2dc>
 800190a:	2301      	movs	r3, #1
 800190c:	469c      	mov	ip, r3
 800190e:	4ba8      	ldr	r3, [pc, #672]	; (8001bb0 <__aeabi_dsub+0x6d4>)
 8001910:	44e0      	add	r8, ip
 8001912:	4598      	cmp	r8, r3
 8001914:	d038      	beq.n	8001988 <__aeabi_dsub+0x4ac>
 8001916:	464b      	mov	r3, r9
 8001918:	48a6      	ldr	r0, [pc, #664]	; (8001bb4 <__aeabi_dsub+0x6d8>)
 800191a:	2201      	movs	r2, #1
 800191c:	4003      	ands	r3, r0
 800191e:	0018      	movs	r0, r3
 8001920:	0863      	lsrs	r3, r4, #1
 8001922:	4014      	ands	r4, r2
 8001924:	431c      	orrs	r4, r3
 8001926:	07c3      	lsls	r3, r0, #31
 8001928:	431c      	orrs	r4, r3
 800192a:	0843      	lsrs	r3, r0, #1
 800192c:	4699      	mov	r9, r3
 800192e:	e657      	b.n	80015e0 <__aeabi_dsub+0x104>
 8001930:	0010      	movs	r0, r2
 8001932:	000e      	movs	r6, r1
 8001934:	3820      	subs	r0, #32
 8001936:	40c6      	lsrs	r6, r0
 8001938:	2a20      	cmp	r2, #32
 800193a:	d004      	beq.n	8001946 <__aeabi_dsub+0x46a>
 800193c:	2040      	movs	r0, #64	; 0x40
 800193e:	1a82      	subs	r2, r0, r2
 8001940:	4091      	lsls	r1, r2
 8001942:	430f      	orrs	r7, r1
 8001944:	46b9      	mov	r9, r7
 8001946:	464f      	mov	r7, r9
 8001948:	1e7a      	subs	r2, r7, #1
 800194a:	4197      	sbcs	r7, r2
 800194c:	4337      	orrs	r7, r6
 800194e:	e60f      	b.n	8001570 <__aeabi_dsub+0x94>
 8001950:	4662      	mov	r2, ip
 8001952:	431a      	orrs	r2, r3
 8001954:	0013      	movs	r3, r2
 8001956:	1e5a      	subs	r2, r3, #1
 8001958:	4193      	sbcs	r3, r2
 800195a:	1afc      	subs	r4, r7, r3
 800195c:	42a7      	cmp	r7, r4
 800195e:	41bf      	sbcs	r7, r7
 8001960:	427f      	negs	r7, r7
 8001962:	1bcb      	subs	r3, r1, r7
 8001964:	4699      	mov	r9, r3
 8001966:	465d      	mov	r5, fp
 8001968:	4680      	mov	r8, r0
 800196a:	e608      	b.n	800157e <__aeabi_dsub+0xa2>
 800196c:	4666      	mov	r6, ip
 800196e:	431e      	orrs	r6, r3
 8001970:	d100      	bne.n	8001974 <__aeabi_dsub+0x498>
 8001972:	e0be      	b.n	8001af2 <__aeabi_dsub+0x616>
 8001974:	1e56      	subs	r6, r2, #1
 8001976:	2a01      	cmp	r2, #1
 8001978:	d100      	bne.n	800197c <__aeabi_dsub+0x4a0>
 800197a:	e109      	b.n	8001b90 <__aeabi_dsub+0x6b4>
 800197c:	4c8c      	ldr	r4, [pc, #560]	; (8001bb0 <__aeabi_dsub+0x6d4>)
 800197e:	42a2      	cmp	r2, r4
 8001980:	d100      	bne.n	8001984 <__aeabi_dsub+0x4a8>
 8001982:	e119      	b.n	8001bb8 <__aeabi_dsub+0x6dc>
 8001984:	0032      	movs	r2, r6
 8001986:	e6c1      	b.n	800170c <__aeabi_dsub+0x230>
 8001988:	4642      	mov	r2, r8
 800198a:	2400      	movs	r4, #0
 800198c:	2300      	movs	r3, #0
 800198e:	e648      	b.n	8001622 <__aeabi_dsub+0x146>
 8001990:	2020      	movs	r0, #32
 8001992:	000c      	movs	r4, r1
 8001994:	1a80      	subs	r0, r0, r2
 8001996:	003e      	movs	r6, r7
 8001998:	4087      	lsls	r7, r0
 800199a:	4084      	lsls	r4, r0
 800199c:	40d6      	lsrs	r6, r2
 800199e:	1e78      	subs	r0, r7, #1
 80019a0:	4187      	sbcs	r7, r0
 80019a2:	40d1      	lsrs	r1, r2
 80019a4:	4334      	orrs	r4, r6
 80019a6:	433c      	orrs	r4, r7
 80019a8:	448c      	add	ip, r1
 80019aa:	e7a4      	b.n	80018f6 <__aeabi_dsub+0x41a>
 80019ac:	4a80      	ldr	r2, [pc, #512]	; (8001bb0 <__aeabi_dsub+0x6d4>)
 80019ae:	4290      	cmp	r0, r2
 80019b0:	d100      	bne.n	80019b4 <__aeabi_dsub+0x4d8>
 80019b2:	e0e9      	b.n	8001b88 <__aeabi_dsub+0x6ac>
 80019b4:	19df      	adds	r7, r3, r7
 80019b6:	429f      	cmp	r7, r3
 80019b8:	419b      	sbcs	r3, r3
 80019ba:	4461      	add	r1, ip
 80019bc:	425b      	negs	r3, r3
 80019be:	18c9      	adds	r1, r1, r3
 80019c0:	07cc      	lsls	r4, r1, #31
 80019c2:	087f      	lsrs	r7, r7, #1
 80019c4:	084b      	lsrs	r3, r1, #1
 80019c6:	4699      	mov	r9, r3
 80019c8:	4680      	mov	r8, r0
 80019ca:	433c      	orrs	r4, r7
 80019cc:	e6f4      	b.n	80017b8 <__aeabi_dsub+0x2dc>
 80019ce:	1afc      	subs	r4, r7, r3
 80019d0:	42a7      	cmp	r7, r4
 80019d2:	41bf      	sbcs	r7, r7
 80019d4:	4663      	mov	r3, ip
 80019d6:	427f      	negs	r7, r7
 80019d8:	1ac9      	subs	r1, r1, r3
 80019da:	1bcb      	subs	r3, r1, r7
 80019dc:	4699      	mov	r9, r3
 80019de:	465d      	mov	r5, fp
 80019e0:	e5d5      	b.n	800158e <__aeabi_dsub+0xb2>
 80019e2:	08ff      	lsrs	r7, r7, #3
 80019e4:	074b      	lsls	r3, r1, #29
 80019e6:	465d      	mov	r5, fp
 80019e8:	433b      	orrs	r3, r7
 80019ea:	08cc      	lsrs	r4, r1, #3
 80019ec:	e6ee      	b.n	80017cc <__aeabi_dsub+0x2f0>
 80019ee:	4662      	mov	r2, ip
 80019f0:	431a      	orrs	r2, r3
 80019f2:	d000      	beq.n	80019f6 <__aeabi_dsub+0x51a>
 80019f4:	e082      	b.n	8001afc <__aeabi_dsub+0x620>
 80019f6:	000b      	movs	r3, r1
 80019f8:	433b      	orrs	r3, r7
 80019fa:	d11b      	bne.n	8001a34 <__aeabi_dsub+0x558>
 80019fc:	2480      	movs	r4, #128	; 0x80
 80019fe:	2500      	movs	r5, #0
 8001a00:	0324      	lsls	r4, r4, #12
 8001a02:	e6f9      	b.n	80017f8 <__aeabi_dsub+0x31c>
 8001a04:	19dc      	adds	r4, r3, r7
 8001a06:	429c      	cmp	r4, r3
 8001a08:	419b      	sbcs	r3, r3
 8001a0a:	4461      	add	r1, ip
 8001a0c:	4689      	mov	r9, r1
 8001a0e:	425b      	negs	r3, r3
 8001a10:	4499      	add	r9, r3
 8001a12:	464b      	mov	r3, r9
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	d444      	bmi.n	8001aa2 <__aeabi_dsub+0x5c6>
 8001a18:	2301      	movs	r3, #1
 8001a1a:	4698      	mov	r8, r3
 8001a1c:	e6cc      	b.n	80017b8 <__aeabi_dsub+0x2dc>
 8001a1e:	1bdc      	subs	r4, r3, r7
 8001a20:	4662      	mov	r2, ip
 8001a22:	42a3      	cmp	r3, r4
 8001a24:	419b      	sbcs	r3, r3
 8001a26:	1a51      	subs	r1, r2, r1
 8001a28:	425b      	negs	r3, r3
 8001a2a:	1acb      	subs	r3, r1, r3
 8001a2c:	4699      	mov	r9, r3
 8001a2e:	2301      	movs	r3, #1
 8001a30:	4698      	mov	r8, r3
 8001a32:	e5a4      	b.n	800157e <__aeabi_dsub+0xa2>
 8001a34:	08ff      	lsrs	r7, r7, #3
 8001a36:	074b      	lsls	r3, r1, #29
 8001a38:	465d      	mov	r5, fp
 8001a3a:	433b      	orrs	r3, r7
 8001a3c:	08cc      	lsrs	r4, r1, #3
 8001a3e:	e6d7      	b.n	80017f0 <__aeabi_dsub+0x314>
 8001a40:	4662      	mov	r2, ip
 8001a42:	431a      	orrs	r2, r3
 8001a44:	0014      	movs	r4, r2
 8001a46:	1e63      	subs	r3, r4, #1
 8001a48:	419c      	sbcs	r4, r3
 8001a4a:	e679      	b.n	8001740 <__aeabi_dsub+0x264>
 8001a4c:	0015      	movs	r5, r2
 8001a4e:	4664      	mov	r4, ip
 8001a50:	3d20      	subs	r5, #32
 8001a52:	40ec      	lsrs	r4, r5
 8001a54:	46a0      	mov	r8, r4
 8001a56:	2a20      	cmp	r2, #32
 8001a58:	d005      	beq.n	8001a66 <__aeabi_dsub+0x58a>
 8001a5a:	2540      	movs	r5, #64	; 0x40
 8001a5c:	4664      	mov	r4, ip
 8001a5e:	1aaa      	subs	r2, r5, r2
 8001a60:	4094      	lsls	r4, r2
 8001a62:	4323      	orrs	r3, r4
 8001a64:	469a      	mov	sl, r3
 8001a66:	4654      	mov	r4, sl
 8001a68:	1e63      	subs	r3, r4, #1
 8001a6a:	419c      	sbcs	r4, r3
 8001a6c:	4643      	mov	r3, r8
 8001a6e:	4323      	orrs	r3, r4
 8001a70:	e773      	b.n	800195a <__aeabi_dsub+0x47e>
 8001a72:	4662      	mov	r2, ip
 8001a74:	431a      	orrs	r2, r3
 8001a76:	d023      	beq.n	8001ac0 <__aeabi_dsub+0x5e4>
 8001a78:	000a      	movs	r2, r1
 8001a7a:	433a      	orrs	r2, r7
 8001a7c:	d000      	beq.n	8001a80 <__aeabi_dsub+0x5a4>
 8001a7e:	e0a0      	b.n	8001bc2 <__aeabi_dsub+0x6e6>
 8001a80:	4662      	mov	r2, ip
 8001a82:	08db      	lsrs	r3, r3, #3
 8001a84:	0752      	lsls	r2, r2, #29
 8001a86:	4313      	orrs	r3, r2
 8001a88:	4662      	mov	r2, ip
 8001a8a:	08d4      	lsrs	r4, r2, #3
 8001a8c:	e6b0      	b.n	80017f0 <__aeabi_dsub+0x314>
 8001a8e:	000b      	movs	r3, r1
 8001a90:	433b      	orrs	r3, r7
 8001a92:	d100      	bne.n	8001a96 <__aeabi_dsub+0x5ba>
 8001a94:	e728      	b.n	80018e8 <__aeabi_dsub+0x40c>
 8001a96:	08ff      	lsrs	r7, r7, #3
 8001a98:	074b      	lsls	r3, r1, #29
 8001a9a:	465d      	mov	r5, fp
 8001a9c:	433b      	orrs	r3, r7
 8001a9e:	08cc      	lsrs	r4, r1, #3
 8001aa0:	e697      	b.n	80017d2 <__aeabi_dsub+0x2f6>
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	4698      	mov	r8, r3
 8001aa6:	e736      	b.n	8001916 <__aeabi_dsub+0x43a>
 8001aa8:	1afc      	subs	r4, r7, r3
 8001aaa:	42a7      	cmp	r7, r4
 8001aac:	41bf      	sbcs	r7, r7
 8001aae:	4663      	mov	r3, ip
 8001ab0:	427f      	negs	r7, r7
 8001ab2:	1ac9      	subs	r1, r1, r3
 8001ab4:	1bcb      	subs	r3, r1, r7
 8001ab6:	4699      	mov	r9, r3
 8001ab8:	2301      	movs	r3, #1
 8001aba:	465d      	mov	r5, fp
 8001abc:	4698      	mov	r8, r3
 8001abe:	e55e      	b.n	800157e <__aeabi_dsub+0xa2>
 8001ac0:	074b      	lsls	r3, r1, #29
 8001ac2:	08ff      	lsrs	r7, r7, #3
 8001ac4:	433b      	orrs	r3, r7
 8001ac6:	08cc      	lsrs	r4, r1, #3
 8001ac8:	e692      	b.n	80017f0 <__aeabi_dsub+0x314>
 8001aca:	1bdc      	subs	r4, r3, r7
 8001acc:	4660      	mov	r0, ip
 8001ace:	42a3      	cmp	r3, r4
 8001ad0:	41b6      	sbcs	r6, r6
 8001ad2:	1a40      	subs	r0, r0, r1
 8001ad4:	4276      	negs	r6, r6
 8001ad6:	1b80      	subs	r0, r0, r6
 8001ad8:	4681      	mov	r9, r0
 8001ada:	0200      	lsls	r0, r0, #8
 8001adc:	d560      	bpl.n	8001ba0 <__aeabi_dsub+0x6c4>
 8001ade:	1afc      	subs	r4, r7, r3
 8001ae0:	42a7      	cmp	r7, r4
 8001ae2:	41bf      	sbcs	r7, r7
 8001ae4:	4663      	mov	r3, ip
 8001ae6:	427f      	negs	r7, r7
 8001ae8:	1ac9      	subs	r1, r1, r3
 8001aea:	1bcb      	subs	r3, r1, r7
 8001aec:	4699      	mov	r9, r3
 8001aee:	465d      	mov	r5, fp
 8001af0:	e576      	b.n	80015e0 <__aeabi_dsub+0x104>
 8001af2:	08ff      	lsrs	r7, r7, #3
 8001af4:	074b      	lsls	r3, r1, #29
 8001af6:	433b      	orrs	r3, r7
 8001af8:	08cc      	lsrs	r4, r1, #3
 8001afa:	e667      	b.n	80017cc <__aeabi_dsub+0x2f0>
 8001afc:	000a      	movs	r2, r1
 8001afe:	08db      	lsrs	r3, r3, #3
 8001b00:	433a      	orrs	r2, r7
 8001b02:	d100      	bne.n	8001b06 <__aeabi_dsub+0x62a>
 8001b04:	e66f      	b.n	80017e6 <__aeabi_dsub+0x30a>
 8001b06:	4662      	mov	r2, ip
 8001b08:	0752      	lsls	r2, r2, #29
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	4662      	mov	r2, ip
 8001b0e:	08d4      	lsrs	r4, r2, #3
 8001b10:	2280      	movs	r2, #128	; 0x80
 8001b12:	0312      	lsls	r2, r2, #12
 8001b14:	4214      	tst	r4, r2
 8001b16:	d007      	beq.n	8001b28 <__aeabi_dsub+0x64c>
 8001b18:	08c8      	lsrs	r0, r1, #3
 8001b1a:	4210      	tst	r0, r2
 8001b1c:	d104      	bne.n	8001b28 <__aeabi_dsub+0x64c>
 8001b1e:	465d      	mov	r5, fp
 8001b20:	0004      	movs	r4, r0
 8001b22:	08fb      	lsrs	r3, r7, #3
 8001b24:	0749      	lsls	r1, r1, #29
 8001b26:	430b      	orrs	r3, r1
 8001b28:	0f5a      	lsrs	r2, r3, #29
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	08db      	lsrs	r3, r3, #3
 8001b2e:	0752      	lsls	r2, r2, #29
 8001b30:	4313      	orrs	r3, r2
 8001b32:	e65d      	b.n	80017f0 <__aeabi_dsub+0x314>
 8001b34:	074b      	lsls	r3, r1, #29
 8001b36:	08ff      	lsrs	r7, r7, #3
 8001b38:	433b      	orrs	r3, r7
 8001b3a:	08cc      	lsrs	r4, r1, #3
 8001b3c:	e649      	b.n	80017d2 <__aeabi_dsub+0x2f6>
 8001b3e:	19dc      	adds	r4, r3, r7
 8001b40:	429c      	cmp	r4, r3
 8001b42:	419b      	sbcs	r3, r3
 8001b44:	4461      	add	r1, ip
 8001b46:	4689      	mov	r9, r1
 8001b48:	425b      	negs	r3, r3
 8001b4a:	4499      	add	r9, r3
 8001b4c:	464b      	mov	r3, r9
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	d400      	bmi.n	8001b54 <__aeabi_dsub+0x678>
 8001b52:	e631      	b.n	80017b8 <__aeabi_dsub+0x2dc>
 8001b54:	464a      	mov	r2, r9
 8001b56:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <__aeabi_dsub+0x6d8>)
 8001b58:	401a      	ands	r2, r3
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	4691      	mov	r9, r2
 8001b5e:	4698      	mov	r8, r3
 8001b60:	e62a      	b.n	80017b8 <__aeabi_dsub+0x2dc>
 8001b62:	0016      	movs	r6, r2
 8001b64:	4664      	mov	r4, ip
 8001b66:	3e20      	subs	r6, #32
 8001b68:	40f4      	lsrs	r4, r6
 8001b6a:	46a0      	mov	r8, r4
 8001b6c:	2a20      	cmp	r2, #32
 8001b6e:	d005      	beq.n	8001b7c <__aeabi_dsub+0x6a0>
 8001b70:	2640      	movs	r6, #64	; 0x40
 8001b72:	4664      	mov	r4, ip
 8001b74:	1ab2      	subs	r2, r6, r2
 8001b76:	4094      	lsls	r4, r2
 8001b78:	4323      	orrs	r3, r4
 8001b7a:	469a      	mov	sl, r3
 8001b7c:	4654      	mov	r4, sl
 8001b7e:	1e63      	subs	r3, r4, #1
 8001b80:	419c      	sbcs	r4, r3
 8001b82:	4643      	mov	r3, r8
 8001b84:	431c      	orrs	r4, r3
 8001b86:	e5db      	b.n	8001740 <__aeabi_dsub+0x264>
 8001b88:	0002      	movs	r2, r0
 8001b8a:	2400      	movs	r4, #0
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e548      	b.n	8001622 <__aeabi_dsub+0x146>
 8001b90:	19dc      	adds	r4, r3, r7
 8001b92:	42bc      	cmp	r4, r7
 8001b94:	41bf      	sbcs	r7, r7
 8001b96:	4461      	add	r1, ip
 8001b98:	4689      	mov	r9, r1
 8001b9a:	427f      	negs	r7, r7
 8001b9c:	44b9      	add	r9, r7
 8001b9e:	e738      	b.n	8001a12 <__aeabi_dsub+0x536>
 8001ba0:	464b      	mov	r3, r9
 8001ba2:	4323      	orrs	r3, r4
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dsub+0x6cc>
 8001ba6:	e69f      	b.n	80018e8 <__aeabi_dsub+0x40c>
 8001ba8:	e606      	b.n	80017b8 <__aeabi_dsub+0x2dc>
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	000007fe 	.word	0x000007fe
 8001bb0:	000007ff 	.word	0x000007ff
 8001bb4:	ff7fffff 	.word	0xff7fffff
 8001bb8:	08ff      	lsrs	r7, r7, #3
 8001bba:	074b      	lsls	r3, r1, #29
 8001bbc:	433b      	orrs	r3, r7
 8001bbe:	08cc      	lsrs	r4, r1, #3
 8001bc0:	e616      	b.n	80017f0 <__aeabi_dsub+0x314>
 8001bc2:	4662      	mov	r2, ip
 8001bc4:	08db      	lsrs	r3, r3, #3
 8001bc6:	0752      	lsls	r2, r2, #29
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	4662      	mov	r2, ip
 8001bcc:	08d4      	lsrs	r4, r2, #3
 8001bce:	2280      	movs	r2, #128	; 0x80
 8001bd0:	0312      	lsls	r2, r2, #12
 8001bd2:	4214      	tst	r4, r2
 8001bd4:	d007      	beq.n	8001be6 <__aeabi_dsub+0x70a>
 8001bd6:	08c8      	lsrs	r0, r1, #3
 8001bd8:	4210      	tst	r0, r2
 8001bda:	d104      	bne.n	8001be6 <__aeabi_dsub+0x70a>
 8001bdc:	465d      	mov	r5, fp
 8001bde:	0004      	movs	r4, r0
 8001be0:	08fb      	lsrs	r3, r7, #3
 8001be2:	0749      	lsls	r1, r1, #29
 8001be4:	430b      	orrs	r3, r1
 8001be6:	0f5a      	lsrs	r2, r3, #29
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	0752      	lsls	r2, r2, #29
 8001bec:	08db      	lsrs	r3, r3, #3
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	e5fe      	b.n	80017f0 <__aeabi_dsub+0x314>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	4a01      	ldr	r2, [pc, #4]	; (8001bfc <__aeabi_dsub+0x720>)
 8001bf6:	001c      	movs	r4, r3
 8001bf8:	e513      	b.n	8001622 <__aeabi_dsub+0x146>
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	000007ff 	.word	0x000007ff

08001c00 <__aeabi_d2iz>:
 8001c00:	000a      	movs	r2, r1
 8001c02:	b530      	push	{r4, r5, lr}
 8001c04:	4c13      	ldr	r4, [pc, #76]	; (8001c54 <__aeabi_d2iz+0x54>)
 8001c06:	0053      	lsls	r3, r2, #1
 8001c08:	0309      	lsls	r1, r1, #12
 8001c0a:	0005      	movs	r5, r0
 8001c0c:	0b09      	lsrs	r1, r1, #12
 8001c0e:	2000      	movs	r0, #0
 8001c10:	0d5b      	lsrs	r3, r3, #21
 8001c12:	0fd2      	lsrs	r2, r2, #31
 8001c14:	42a3      	cmp	r3, r4
 8001c16:	dd04      	ble.n	8001c22 <__aeabi_d2iz+0x22>
 8001c18:	480f      	ldr	r0, [pc, #60]	; (8001c58 <__aeabi_d2iz+0x58>)
 8001c1a:	4283      	cmp	r3, r0
 8001c1c:	dd02      	ble.n	8001c24 <__aeabi_d2iz+0x24>
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <__aeabi_d2iz+0x5c>)
 8001c20:	18d0      	adds	r0, r2, r3
 8001c22:	bd30      	pop	{r4, r5, pc}
 8001c24:	2080      	movs	r0, #128	; 0x80
 8001c26:	0340      	lsls	r0, r0, #13
 8001c28:	4301      	orrs	r1, r0
 8001c2a:	480d      	ldr	r0, [pc, #52]	; (8001c60 <__aeabi_d2iz+0x60>)
 8001c2c:	1ac0      	subs	r0, r0, r3
 8001c2e:	281f      	cmp	r0, #31
 8001c30:	dd08      	ble.n	8001c44 <__aeabi_d2iz+0x44>
 8001c32:	480c      	ldr	r0, [pc, #48]	; (8001c64 <__aeabi_d2iz+0x64>)
 8001c34:	1ac3      	subs	r3, r0, r3
 8001c36:	40d9      	lsrs	r1, r3
 8001c38:	000b      	movs	r3, r1
 8001c3a:	4258      	negs	r0, r3
 8001c3c:	2a00      	cmp	r2, #0
 8001c3e:	d1f0      	bne.n	8001c22 <__aeabi_d2iz+0x22>
 8001c40:	0018      	movs	r0, r3
 8001c42:	e7ee      	b.n	8001c22 <__aeabi_d2iz+0x22>
 8001c44:	4c08      	ldr	r4, [pc, #32]	; (8001c68 <__aeabi_d2iz+0x68>)
 8001c46:	40c5      	lsrs	r5, r0
 8001c48:	46a4      	mov	ip, r4
 8001c4a:	4463      	add	r3, ip
 8001c4c:	4099      	lsls	r1, r3
 8001c4e:	000b      	movs	r3, r1
 8001c50:	432b      	orrs	r3, r5
 8001c52:	e7f2      	b.n	8001c3a <__aeabi_d2iz+0x3a>
 8001c54:	000003fe 	.word	0x000003fe
 8001c58:	0000041d 	.word	0x0000041d
 8001c5c:	7fffffff 	.word	0x7fffffff
 8001c60:	00000433 	.word	0x00000433
 8001c64:	00000413 	.word	0x00000413
 8001c68:	fffffbed 	.word	0xfffffbed

08001c6c <__aeabi_f2d>:
 8001c6c:	b570      	push	{r4, r5, r6, lr}
 8001c6e:	0043      	lsls	r3, r0, #1
 8001c70:	0246      	lsls	r6, r0, #9
 8001c72:	0fc4      	lsrs	r4, r0, #31
 8001c74:	20fe      	movs	r0, #254	; 0xfe
 8001c76:	0e1b      	lsrs	r3, r3, #24
 8001c78:	1c59      	adds	r1, r3, #1
 8001c7a:	0a75      	lsrs	r5, r6, #9
 8001c7c:	4208      	tst	r0, r1
 8001c7e:	d00c      	beq.n	8001c9a <__aeabi_f2d+0x2e>
 8001c80:	22e0      	movs	r2, #224	; 0xe0
 8001c82:	0092      	lsls	r2, r2, #2
 8001c84:	4694      	mov	ip, r2
 8001c86:	076d      	lsls	r5, r5, #29
 8001c88:	0b36      	lsrs	r6, r6, #12
 8001c8a:	4463      	add	r3, ip
 8001c8c:	051b      	lsls	r3, r3, #20
 8001c8e:	4333      	orrs	r3, r6
 8001c90:	07e4      	lsls	r4, r4, #31
 8001c92:	4323      	orrs	r3, r4
 8001c94:	0028      	movs	r0, r5
 8001c96:	0019      	movs	r1, r3
 8001c98:	bd70      	pop	{r4, r5, r6, pc}
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d114      	bne.n	8001cc8 <__aeabi_f2d+0x5c>
 8001c9e:	2d00      	cmp	r5, #0
 8001ca0:	d01b      	beq.n	8001cda <__aeabi_f2d+0x6e>
 8001ca2:	0028      	movs	r0, r5
 8001ca4:	f000 f8a2 	bl	8001dec <__clzsi2>
 8001ca8:	280a      	cmp	r0, #10
 8001caa:	dc1c      	bgt.n	8001ce6 <__aeabi_f2d+0x7a>
 8001cac:	230b      	movs	r3, #11
 8001cae:	002e      	movs	r6, r5
 8001cb0:	1a1b      	subs	r3, r3, r0
 8001cb2:	40de      	lsrs	r6, r3
 8001cb4:	0003      	movs	r3, r0
 8001cb6:	3315      	adds	r3, #21
 8001cb8:	409d      	lsls	r5, r3
 8001cba:	4a0e      	ldr	r2, [pc, #56]	; (8001cf4 <__aeabi_f2d+0x88>)
 8001cbc:	0336      	lsls	r6, r6, #12
 8001cbe:	1a12      	subs	r2, r2, r0
 8001cc0:	0552      	lsls	r2, r2, #21
 8001cc2:	0b36      	lsrs	r6, r6, #12
 8001cc4:	0d53      	lsrs	r3, r2, #21
 8001cc6:	e7e1      	b.n	8001c8c <__aeabi_f2d+0x20>
 8001cc8:	2d00      	cmp	r5, #0
 8001cca:	d009      	beq.n	8001ce0 <__aeabi_f2d+0x74>
 8001ccc:	2280      	movs	r2, #128	; 0x80
 8001cce:	0b36      	lsrs	r6, r6, #12
 8001cd0:	0312      	lsls	r2, r2, #12
 8001cd2:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <__aeabi_f2d+0x8c>)
 8001cd4:	076d      	lsls	r5, r5, #29
 8001cd6:	4316      	orrs	r6, r2
 8001cd8:	e7d8      	b.n	8001c8c <__aeabi_f2d+0x20>
 8001cda:	2300      	movs	r3, #0
 8001cdc:	2600      	movs	r6, #0
 8001cde:	e7d5      	b.n	8001c8c <__aeabi_f2d+0x20>
 8001ce0:	2600      	movs	r6, #0
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <__aeabi_f2d+0x8c>)
 8001ce4:	e7d2      	b.n	8001c8c <__aeabi_f2d+0x20>
 8001ce6:	0003      	movs	r3, r0
 8001ce8:	3b0b      	subs	r3, #11
 8001cea:	409d      	lsls	r5, r3
 8001cec:	002e      	movs	r6, r5
 8001cee:	2500      	movs	r5, #0
 8001cf0:	e7e3      	b.n	8001cba <__aeabi_f2d+0x4e>
 8001cf2:	46c0      	nop			; (mov r8, r8)
 8001cf4:	00000389 	.word	0x00000389
 8001cf8:	000007ff 	.word	0x000007ff

08001cfc <__aeabi_cdrcmple>:
 8001cfc:	4684      	mov	ip, r0
 8001cfe:	0010      	movs	r0, r2
 8001d00:	4662      	mov	r2, ip
 8001d02:	468c      	mov	ip, r1
 8001d04:	0019      	movs	r1, r3
 8001d06:	4663      	mov	r3, ip
 8001d08:	e000      	b.n	8001d0c <__aeabi_cdcmpeq>
 8001d0a:	46c0      	nop			; (mov r8, r8)

08001d0c <__aeabi_cdcmpeq>:
 8001d0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001d0e:	f000 f9ef 	bl	80020f0 <__ledf2>
 8001d12:	2800      	cmp	r0, #0
 8001d14:	d401      	bmi.n	8001d1a <__aeabi_cdcmpeq+0xe>
 8001d16:	2100      	movs	r1, #0
 8001d18:	42c8      	cmn	r0, r1
 8001d1a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001d1c <__aeabi_dcmpeq>:
 8001d1c:	b510      	push	{r4, lr}
 8001d1e:	f000 f93f 	bl	8001fa0 <__eqdf2>
 8001d22:	4240      	negs	r0, r0
 8001d24:	3001      	adds	r0, #1
 8001d26:	bd10      	pop	{r4, pc}

08001d28 <__aeabi_dcmplt>:
 8001d28:	b510      	push	{r4, lr}
 8001d2a:	f000 f9e1 	bl	80020f0 <__ledf2>
 8001d2e:	2800      	cmp	r0, #0
 8001d30:	db01      	blt.n	8001d36 <__aeabi_dcmplt+0xe>
 8001d32:	2000      	movs	r0, #0
 8001d34:	bd10      	pop	{r4, pc}
 8001d36:	2001      	movs	r0, #1
 8001d38:	bd10      	pop	{r4, pc}
 8001d3a:	46c0      	nop			; (mov r8, r8)

08001d3c <__aeabi_dcmple>:
 8001d3c:	b510      	push	{r4, lr}
 8001d3e:	f000 f9d7 	bl	80020f0 <__ledf2>
 8001d42:	2800      	cmp	r0, #0
 8001d44:	dd01      	ble.n	8001d4a <__aeabi_dcmple+0xe>
 8001d46:	2000      	movs	r0, #0
 8001d48:	bd10      	pop	{r4, pc}
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	bd10      	pop	{r4, pc}
 8001d4e:	46c0      	nop			; (mov r8, r8)

08001d50 <__aeabi_dcmpgt>:
 8001d50:	b510      	push	{r4, lr}
 8001d52:	f000 f967 	bl	8002024 <__gedf2>
 8001d56:	2800      	cmp	r0, #0
 8001d58:	dc01      	bgt.n	8001d5e <__aeabi_dcmpgt+0xe>
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	bd10      	pop	{r4, pc}
 8001d5e:	2001      	movs	r0, #1
 8001d60:	bd10      	pop	{r4, pc}
 8001d62:	46c0      	nop			; (mov r8, r8)

08001d64 <__aeabi_dcmpge>:
 8001d64:	b510      	push	{r4, lr}
 8001d66:	f000 f95d 	bl	8002024 <__gedf2>
 8001d6a:	2800      	cmp	r0, #0
 8001d6c:	da01      	bge.n	8001d72 <__aeabi_dcmpge+0xe>
 8001d6e:	2000      	movs	r0, #0
 8001d70:	bd10      	pop	{r4, pc}
 8001d72:	2001      	movs	r0, #1
 8001d74:	bd10      	pop	{r4, pc}
 8001d76:	46c0      	nop			; (mov r8, r8)

08001d78 <__aeabi_cfrcmple>:
 8001d78:	4684      	mov	ip, r0
 8001d7a:	0008      	movs	r0, r1
 8001d7c:	4661      	mov	r1, ip
 8001d7e:	e7ff      	b.n	8001d80 <__aeabi_cfcmpeq>

08001d80 <__aeabi_cfcmpeq>:
 8001d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001d82:	f000 f8c9 	bl	8001f18 <__lesf2>
 8001d86:	2800      	cmp	r0, #0
 8001d88:	d401      	bmi.n	8001d8e <__aeabi_cfcmpeq+0xe>
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	42c8      	cmn	r0, r1
 8001d8e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001d90 <__aeabi_fcmpeq>:
 8001d90:	b510      	push	{r4, lr}
 8001d92:	f000 f855 	bl	8001e40 <__eqsf2>
 8001d96:	4240      	negs	r0, r0
 8001d98:	3001      	adds	r0, #1
 8001d9a:	bd10      	pop	{r4, pc}

08001d9c <__aeabi_fcmplt>:
 8001d9c:	b510      	push	{r4, lr}
 8001d9e:	f000 f8bb 	bl	8001f18 <__lesf2>
 8001da2:	2800      	cmp	r0, #0
 8001da4:	db01      	blt.n	8001daa <__aeabi_fcmplt+0xe>
 8001da6:	2000      	movs	r0, #0
 8001da8:	bd10      	pop	{r4, pc}
 8001daa:	2001      	movs	r0, #1
 8001dac:	bd10      	pop	{r4, pc}
 8001dae:	46c0      	nop			; (mov r8, r8)

08001db0 <__aeabi_fcmple>:
 8001db0:	b510      	push	{r4, lr}
 8001db2:	f000 f8b1 	bl	8001f18 <__lesf2>
 8001db6:	2800      	cmp	r0, #0
 8001db8:	dd01      	ble.n	8001dbe <__aeabi_fcmple+0xe>
 8001dba:	2000      	movs	r0, #0
 8001dbc:	bd10      	pop	{r4, pc}
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	bd10      	pop	{r4, pc}
 8001dc2:	46c0      	nop			; (mov r8, r8)

08001dc4 <__aeabi_fcmpgt>:
 8001dc4:	b510      	push	{r4, lr}
 8001dc6:	f000 f861 	bl	8001e8c <__gesf2>
 8001dca:	2800      	cmp	r0, #0
 8001dcc:	dc01      	bgt.n	8001dd2 <__aeabi_fcmpgt+0xe>
 8001dce:	2000      	movs	r0, #0
 8001dd0:	bd10      	pop	{r4, pc}
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	bd10      	pop	{r4, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)

08001dd8 <__aeabi_fcmpge>:
 8001dd8:	b510      	push	{r4, lr}
 8001dda:	f000 f857 	bl	8001e8c <__gesf2>
 8001dde:	2800      	cmp	r0, #0
 8001de0:	da01      	bge.n	8001de6 <__aeabi_fcmpge+0xe>
 8001de2:	2000      	movs	r0, #0
 8001de4:	bd10      	pop	{r4, pc}
 8001de6:	2001      	movs	r0, #1
 8001de8:	bd10      	pop	{r4, pc}
 8001dea:	46c0      	nop			; (mov r8, r8)

08001dec <__clzsi2>:
 8001dec:	211c      	movs	r1, #28
 8001dee:	2301      	movs	r3, #1
 8001df0:	041b      	lsls	r3, r3, #16
 8001df2:	4298      	cmp	r0, r3
 8001df4:	d301      	bcc.n	8001dfa <__clzsi2+0xe>
 8001df6:	0c00      	lsrs	r0, r0, #16
 8001df8:	3910      	subs	r1, #16
 8001dfa:	0a1b      	lsrs	r3, r3, #8
 8001dfc:	4298      	cmp	r0, r3
 8001dfe:	d301      	bcc.n	8001e04 <__clzsi2+0x18>
 8001e00:	0a00      	lsrs	r0, r0, #8
 8001e02:	3908      	subs	r1, #8
 8001e04:	091b      	lsrs	r3, r3, #4
 8001e06:	4298      	cmp	r0, r3
 8001e08:	d301      	bcc.n	8001e0e <__clzsi2+0x22>
 8001e0a:	0900      	lsrs	r0, r0, #4
 8001e0c:	3904      	subs	r1, #4
 8001e0e:	a202      	add	r2, pc, #8	; (adr r2, 8001e18 <__clzsi2+0x2c>)
 8001e10:	5c10      	ldrb	r0, [r2, r0]
 8001e12:	1840      	adds	r0, r0, r1
 8001e14:	4770      	bx	lr
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	02020304 	.word	0x02020304
 8001e1c:	01010101 	.word	0x01010101
	...

08001e28 <__clzdi2>:
 8001e28:	b510      	push	{r4, lr}
 8001e2a:	2900      	cmp	r1, #0
 8001e2c:	d103      	bne.n	8001e36 <__clzdi2+0xe>
 8001e2e:	f7ff ffdd 	bl	8001dec <__clzsi2>
 8001e32:	3020      	adds	r0, #32
 8001e34:	e002      	b.n	8001e3c <__clzdi2+0x14>
 8001e36:	0008      	movs	r0, r1
 8001e38:	f7ff ffd8 	bl	8001dec <__clzsi2>
 8001e3c:	bd10      	pop	{r4, pc}
 8001e3e:	46c0      	nop			; (mov r8, r8)

08001e40 <__eqsf2>:
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	0042      	lsls	r2, r0, #1
 8001e44:	0245      	lsls	r5, r0, #9
 8001e46:	024e      	lsls	r6, r1, #9
 8001e48:	004c      	lsls	r4, r1, #1
 8001e4a:	0fc3      	lsrs	r3, r0, #31
 8001e4c:	0a6d      	lsrs	r5, r5, #9
 8001e4e:	2001      	movs	r0, #1
 8001e50:	0e12      	lsrs	r2, r2, #24
 8001e52:	0a76      	lsrs	r6, r6, #9
 8001e54:	0e24      	lsrs	r4, r4, #24
 8001e56:	0fc9      	lsrs	r1, r1, #31
 8001e58:	2aff      	cmp	r2, #255	; 0xff
 8001e5a:	d006      	beq.n	8001e6a <__eqsf2+0x2a>
 8001e5c:	2cff      	cmp	r4, #255	; 0xff
 8001e5e:	d003      	beq.n	8001e68 <__eqsf2+0x28>
 8001e60:	42a2      	cmp	r2, r4
 8001e62:	d101      	bne.n	8001e68 <__eqsf2+0x28>
 8001e64:	42b5      	cmp	r5, r6
 8001e66:	d006      	beq.n	8001e76 <__eqsf2+0x36>
 8001e68:	bd70      	pop	{r4, r5, r6, pc}
 8001e6a:	2d00      	cmp	r5, #0
 8001e6c:	d1fc      	bne.n	8001e68 <__eqsf2+0x28>
 8001e6e:	2cff      	cmp	r4, #255	; 0xff
 8001e70:	d1fa      	bne.n	8001e68 <__eqsf2+0x28>
 8001e72:	2e00      	cmp	r6, #0
 8001e74:	d1f8      	bne.n	8001e68 <__eqsf2+0x28>
 8001e76:	428b      	cmp	r3, r1
 8001e78:	d006      	beq.n	8001e88 <__eqsf2+0x48>
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	2a00      	cmp	r2, #0
 8001e7e:	d1f3      	bne.n	8001e68 <__eqsf2+0x28>
 8001e80:	0028      	movs	r0, r5
 8001e82:	1e43      	subs	r3, r0, #1
 8001e84:	4198      	sbcs	r0, r3
 8001e86:	e7ef      	b.n	8001e68 <__eqsf2+0x28>
 8001e88:	2000      	movs	r0, #0
 8001e8a:	e7ed      	b.n	8001e68 <__eqsf2+0x28>

08001e8c <__gesf2>:
 8001e8c:	b570      	push	{r4, r5, r6, lr}
 8001e8e:	0042      	lsls	r2, r0, #1
 8001e90:	0245      	lsls	r5, r0, #9
 8001e92:	024e      	lsls	r6, r1, #9
 8001e94:	004c      	lsls	r4, r1, #1
 8001e96:	0fc3      	lsrs	r3, r0, #31
 8001e98:	0a6d      	lsrs	r5, r5, #9
 8001e9a:	0e12      	lsrs	r2, r2, #24
 8001e9c:	0a76      	lsrs	r6, r6, #9
 8001e9e:	0e24      	lsrs	r4, r4, #24
 8001ea0:	0fc8      	lsrs	r0, r1, #31
 8001ea2:	2aff      	cmp	r2, #255	; 0xff
 8001ea4:	d01b      	beq.n	8001ede <__gesf2+0x52>
 8001ea6:	2cff      	cmp	r4, #255	; 0xff
 8001ea8:	d00e      	beq.n	8001ec8 <__gesf2+0x3c>
 8001eaa:	2a00      	cmp	r2, #0
 8001eac:	d11b      	bne.n	8001ee6 <__gesf2+0x5a>
 8001eae:	2c00      	cmp	r4, #0
 8001eb0:	d101      	bne.n	8001eb6 <__gesf2+0x2a>
 8001eb2:	2e00      	cmp	r6, #0
 8001eb4:	d01c      	beq.n	8001ef0 <__gesf2+0x64>
 8001eb6:	2d00      	cmp	r5, #0
 8001eb8:	d00c      	beq.n	8001ed4 <__gesf2+0x48>
 8001eba:	4283      	cmp	r3, r0
 8001ebc:	d01c      	beq.n	8001ef8 <__gesf2+0x6c>
 8001ebe:	2102      	movs	r1, #2
 8001ec0:	1e58      	subs	r0, r3, #1
 8001ec2:	4008      	ands	r0, r1
 8001ec4:	3801      	subs	r0, #1
 8001ec6:	bd70      	pop	{r4, r5, r6, pc}
 8001ec8:	2e00      	cmp	r6, #0
 8001eca:	d122      	bne.n	8001f12 <__gesf2+0x86>
 8001ecc:	2a00      	cmp	r2, #0
 8001ece:	d1f4      	bne.n	8001eba <__gesf2+0x2e>
 8001ed0:	2d00      	cmp	r5, #0
 8001ed2:	d1f2      	bne.n	8001eba <__gesf2+0x2e>
 8001ed4:	2800      	cmp	r0, #0
 8001ed6:	d1f6      	bne.n	8001ec6 <__gesf2+0x3a>
 8001ed8:	2001      	movs	r0, #1
 8001eda:	4240      	negs	r0, r0
 8001edc:	e7f3      	b.n	8001ec6 <__gesf2+0x3a>
 8001ede:	2d00      	cmp	r5, #0
 8001ee0:	d117      	bne.n	8001f12 <__gesf2+0x86>
 8001ee2:	2cff      	cmp	r4, #255	; 0xff
 8001ee4:	d0f0      	beq.n	8001ec8 <__gesf2+0x3c>
 8001ee6:	2c00      	cmp	r4, #0
 8001ee8:	d1e7      	bne.n	8001eba <__gesf2+0x2e>
 8001eea:	2e00      	cmp	r6, #0
 8001eec:	d1e5      	bne.n	8001eba <__gesf2+0x2e>
 8001eee:	e7e6      	b.n	8001ebe <__gesf2+0x32>
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	2d00      	cmp	r5, #0
 8001ef4:	d0e7      	beq.n	8001ec6 <__gesf2+0x3a>
 8001ef6:	e7e2      	b.n	8001ebe <__gesf2+0x32>
 8001ef8:	42a2      	cmp	r2, r4
 8001efa:	dc05      	bgt.n	8001f08 <__gesf2+0x7c>
 8001efc:	dbea      	blt.n	8001ed4 <__gesf2+0x48>
 8001efe:	42b5      	cmp	r5, r6
 8001f00:	d802      	bhi.n	8001f08 <__gesf2+0x7c>
 8001f02:	d3e7      	bcc.n	8001ed4 <__gesf2+0x48>
 8001f04:	2000      	movs	r0, #0
 8001f06:	e7de      	b.n	8001ec6 <__gesf2+0x3a>
 8001f08:	4243      	negs	r3, r0
 8001f0a:	4158      	adcs	r0, r3
 8001f0c:	0040      	lsls	r0, r0, #1
 8001f0e:	3801      	subs	r0, #1
 8001f10:	e7d9      	b.n	8001ec6 <__gesf2+0x3a>
 8001f12:	2002      	movs	r0, #2
 8001f14:	4240      	negs	r0, r0
 8001f16:	e7d6      	b.n	8001ec6 <__gesf2+0x3a>

08001f18 <__lesf2>:
 8001f18:	b570      	push	{r4, r5, r6, lr}
 8001f1a:	0042      	lsls	r2, r0, #1
 8001f1c:	0245      	lsls	r5, r0, #9
 8001f1e:	024e      	lsls	r6, r1, #9
 8001f20:	004c      	lsls	r4, r1, #1
 8001f22:	0fc3      	lsrs	r3, r0, #31
 8001f24:	0a6d      	lsrs	r5, r5, #9
 8001f26:	0e12      	lsrs	r2, r2, #24
 8001f28:	0a76      	lsrs	r6, r6, #9
 8001f2a:	0e24      	lsrs	r4, r4, #24
 8001f2c:	0fc8      	lsrs	r0, r1, #31
 8001f2e:	2aff      	cmp	r2, #255	; 0xff
 8001f30:	d00b      	beq.n	8001f4a <__lesf2+0x32>
 8001f32:	2cff      	cmp	r4, #255	; 0xff
 8001f34:	d00d      	beq.n	8001f52 <__lesf2+0x3a>
 8001f36:	2a00      	cmp	r2, #0
 8001f38:	d11f      	bne.n	8001f7a <__lesf2+0x62>
 8001f3a:	2c00      	cmp	r4, #0
 8001f3c:	d116      	bne.n	8001f6c <__lesf2+0x54>
 8001f3e:	2e00      	cmp	r6, #0
 8001f40:	d114      	bne.n	8001f6c <__lesf2+0x54>
 8001f42:	2000      	movs	r0, #0
 8001f44:	2d00      	cmp	r5, #0
 8001f46:	d010      	beq.n	8001f6a <__lesf2+0x52>
 8001f48:	e009      	b.n	8001f5e <__lesf2+0x46>
 8001f4a:	2d00      	cmp	r5, #0
 8001f4c:	d10c      	bne.n	8001f68 <__lesf2+0x50>
 8001f4e:	2cff      	cmp	r4, #255	; 0xff
 8001f50:	d113      	bne.n	8001f7a <__lesf2+0x62>
 8001f52:	2e00      	cmp	r6, #0
 8001f54:	d108      	bne.n	8001f68 <__lesf2+0x50>
 8001f56:	2a00      	cmp	r2, #0
 8001f58:	d008      	beq.n	8001f6c <__lesf2+0x54>
 8001f5a:	4283      	cmp	r3, r0
 8001f5c:	d012      	beq.n	8001f84 <__lesf2+0x6c>
 8001f5e:	2102      	movs	r1, #2
 8001f60:	1e58      	subs	r0, r3, #1
 8001f62:	4008      	ands	r0, r1
 8001f64:	3801      	subs	r0, #1
 8001f66:	e000      	b.n	8001f6a <__lesf2+0x52>
 8001f68:	2002      	movs	r0, #2
 8001f6a:	bd70      	pop	{r4, r5, r6, pc}
 8001f6c:	2d00      	cmp	r5, #0
 8001f6e:	d1f4      	bne.n	8001f5a <__lesf2+0x42>
 8001f70:	2800      	cmp	r0, #0
 8001f72:	d1fa      	bne.n	8001f6a <__lesf2+0x52>
 8001f74:	2001      	movs	r0, #1
 8001f76:	4240      	negs	r0, r0
 8001f78:	e7f7      	b.n	8001f6a <__lesf2+0x52>
 8001f7a:	2c00      	cmp	r4, #0
 8001f7c:	d1ed      	bne.n	8001f5a <__lesf2+0x42>
 8001f7e:	2e00      	cmp	r6, #0
 8001f80:	d1eb      	bne.n	8001f5a <__lesf2+0x42>
 8001f82:	e7ec      	b.n	8001f5e <__lesf2+0x46>
 8001f84:	42a2      	cmp	r2, r4
 8001f86:	dc05      	bgt.n	8001f94 <__lesf2+0x7c>
 8001f88:	dbf2      	blt.n	8001f70 <__lesf2+0x58>
 8001f8a:	42b5      	cmp	r5, r6
 8001f8c:	d802      	bhi.n	8001f94 <__lesf2+0x7c>
 8001f8e:	d3ef      	bcc.n	8001f70 <__lesf2+0x58>
 8001f90:	2000      	movs	r0, #0
 8001f92:	e7ea      	b.n	8001f6a <__lesf2+0x52>
 8001f94:	4243      	negs	r3, r0
 8001f96:	4158      	adcs	r0, r3
 8001f98:	0040      	lsls	r0, r0, #1
 8001f9a:	3801      	subs	r0, #1
 8001f9c:	e7e5      	b.n	8001f6a <__lesf2+0x52>
 8001f9e:	46c0      	nop			; (mov r8, r8)

08001fa0 <__eqdf2>:
 8001fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fa2:	464e      	mov	r6, r9
 8001fa4:	4645      	mov	r5, r8
 8001fa6:	46de      	mov	lr, fp
 8001fa8:	4657      	mov	r7, sl
 8001faa:	4690      	mov	r8, r2
 8001fac:	b5e0      	push	{r5, r6, r7, lr}
 8001fae:	0017      	movs	r7, r2
 8001fb0:	031a      	lsls	r2, r3, #12
 8001fb2:	0b12      	lsrs	r2, r2, #12
 8001fb4:	0005      	movs	r5, r0
 8001fb6:	4684      	mov	ip, r0
 8001fb8:	4819      	ldr	r0, [pc, #100]	; (8002020 <__eqdf2+0x80>)
 8001fba:	030e      	lsls	r6, r1, #12
 8001fbc:	004c      	lsls	r4, r1, #1
 8001fbe:	4691      	mov	r9, r2
 8001fc0:	005a      	lsls	r2, r3, #1
 8001fc2:	0fdb      	lsrs	r3, r3, #31
 8001fc4:	469b      	mov	fp, r3
 8001fc6:	0b36      	lsrs	r6, r6, #12
 8001fc8:	0d64      	lsrs	r4, r4, #21
 8001fca:	0fc9      	lsrs	r1, r1, #31
 8001fcc:	0d52      	lsrs	r2, r2, #21
 8001fce:	4284      	cmp	r4, r0
 8001fd0:	d019      	beq.n	8002006 <__eqdf2+0x66>
 8001fd2:	4282      	cmp	r2, r0
 8001fd4:	d010      	beq.n	8001ff8 <__eqdf2+0x58>
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	4294      	cmp	r4, r2
 8001fda:	d10e      	bne.n	8001ffa <__eqdf2+0x5a>
 8001fdc:	454e      	cmp	r6, r9
 8001fde:	d10c      	bne.n	8001ffa <__eqdf2+0x5a>
 8001fe0:	2001      	movs	r0, #1
 8001fe2:	45c4      	cmp	ip, r8
 8001fe4:	d109      	bne.n	8001ffa <__eqdf2+0x5a>
 8001fe6:	4559      	cmp	r1, fp
 8001fe8:	d017      	beq.n	800201a <__eqdf2+0x7a>
 8001fea:	2c00      	cmp	r4, #0
 8001fec:	d105      	bne.n	8001ffa <__eqdf2+0x5a>
 8001fee:	0030      	movs	r0, r6
 8001ff0:	4328      	orrs	r0, r5
 8001ff2:	1e43      	subs	r3, r0, #1
 8001ff4:	4198      	sbcs	r0, r3
 8001ff6:	e000      	b.n	8001ffa <__eqdf2+0x5a>
 8001ff8:	2001      	movs	r0, #1
 8001ffa:	bcf0      	pop	{r4, r5, r6, r7}
 8001ffc:	46bb      	mov	fp, r7
 8001ffe:	46b2      	mov	sl, r6
 8002000:	46a9      	mov	r9, r5
 8002002:	46a0      	mov	r8, r4
 8002004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002006:	0033      	movs	r3, r6
 8002008:	2001      	movs	r0, #1
 800200a:	432b      	orrs	r3, r5
 800200c:	d1f5      	bne.n	8001ffa <__eqdf2+0x5a>
 800200e:	42a2      	cmp	r2, r4
 8002010:	d1f3      	bne.n	8001ffa <__eqdf2+0x5a>
 8002012:	464b      	mov	r3, r9
 8002014:	433b      	orrs	r3, r7
 8002016:	d1f0      	bne.n	8001ffa <__eqdf2+0x5a>
 8002018:	e7e2      	b.n	8001fe0 <__eqdf2+0x40>
 800201a:	2000      	movs	r0, #0
 800201c:	e7ed      	b.n	8001ffa <__eqdf2+0x5a>
 800201e:	46c0      	nop			; (mov r8, r8)
 8002020:	000007ff 	.word	0x000007ff

08002024 <__gedf2>:
 8002024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002026:	4647      	mov	r7, r8
 8002028:	46ce      	mov	lr, r9
 800202a:	0004      	movs	r4, r0
 800202c:	0018      	movs	r0, r3
 800202e:	0016      	movs	r6, r2
 8002030:	031b      	lsls	r3, r3, #12
 8002032:	0b1b      	lsrs	r3, r3, #12
 8002034:	4d2d      	ldr	r5, [pc, #180]	; (80020ec <__gedf2+0xc8>)
 8002036:	004a      	lsls	r2, r1, #1
 8002038:	4699      	mov	r9, r3
 800203a:	b580      	push	{r7, lr}
 800203c:	0043      	lsls	r3, r0, #1
 800203e:	030f      	lsls	r7, r1, #12
 8002040:	46a4      	mov	ip, r4
 8002042:	46b0      	mov	r8, r6
 8002044:	0b3f      	lsrs	r7, r7, #12
 8002046:	0d52      	lsrs	r2, r2, #21
 8002048:	0fc9      	lsrs	r1, r1, #31
 800204a:	0d5b      	lsrs	r3, r3, #21
 800204c:	0fc0      	lsrs	r0, r0, #31
 800204e:	42aa      	cmp	r2, r5
 8002050:	d021      	beq.n	8002096 <__gedf2+0x72>
 8002052:	42ab      	cmp	r3, r5
 8002054:	d013      	beq.n	800207e <__gedf2+0x5a>
 8002056:	2a00      	cmp	r2, #0
 8002058:	d122      	bne.n	80020a0 <__gedf2+0x7c>
 800205a:	433c      	orrs	r4, r7
 800205c:	2b00      	cmp	r3, #0
 800205e:	d102      	bne.n	8002066 <__gedf2+0x42>
 8002060:	464d      	mov	r5, r9
 8002062:	432e      	orrs	r6, r5
 8002064:	d022      	beq.n	80020ac <__gedf2+0x88>
 8002066:	2c00      	cmp	r4, #0
 8002068:	d010      	beq.n	800208c <__gedf2+0x68>
 800206a:	4281      	cmp	r1, r0
 800206c:	d022      	beq.n	80020b4 <__gedf2+0x90>
 800206e:	2002      	movs	r0, #2
 8002070:	3901      	subs	r1, #1
 8002072:	4008      	ands	r0, r1
 8002074:	3801      	subs	r0, #1
 8002076:	bcc0      	pop	{r6, r7}
 8002078:	46b9      	mov	r9, r7
 800207a:	46b0      	mov	r8, r6
 800207c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800207e:	464d      	mov	r5, r9
 8002080:	432e      	orrs	r6, r5
 8002082:	d129      	bne.n	80020d8 <__gedf2+0xb4>
 8002084:	2a00      	cmp	r2, #0
 8002086:	d1f0      	bne.n	800206a <__gedf2+0x46>
 8002088:	433c      	orrs	r4, r7
 800208a:	d1ee      	bne.n	800206a <__gedf2+0x46>
 800208c:	2800      	cmp	r0, #0
 800208e:	d1f2      	bne.n	8002076 <__gedf2+0x52>
 8002090:	2001      	movs	r0, #1
 8002092:	4240      	negs	r0, r0
 8002094:	e7ef      	b.n	8002076 <__gedf2+0x52>
 8002096:	003d      	movs	r5, r7
 8002098:	4325      	orrs	r5, r4
 800209a:	d11d      	bne.n	80020d8 <__gedf2+0xb4>
 800209c:	4293      	cmp	r3, r2
 800209e:	d0ee      	beq.n	800207e <__gedf2+0x5a>
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1e2      	bne.n	800206a <__gedf2+0x46>
 80020a4:	464c      	mov	r4, r9
 80020a6:	4326      	orrs	r6, r4
 80020a8:	d1df      	bne.n	800206a <__gedf2+0x46>
 80020aa:	e7e0      	b.n	800206e <__gedf2+0x4a>
 80020ac:	2000      	movs	r0, #0
 80020ae:	2c00      	cmp	r4, #0
 80020b0:	d0e1      	beq.n	8002076 <__gedf2+0x52>
 80020b2:	e7dc      	b.n	800206e <__gedf2+0x4a>
 80020b4:	429a      	cmp	r2, r3
 80020b6:	dc0a      	bgt.n	80020ce <__gedf2+0xaa>
 80020b8:	dbe8      	blt.n	800208c <__gedf2+0x68>
 80020ba:	454f      	cmp	r7, r9
 80020bc:	d8d7      	bhi.n	800206e <__gedf2+0x4a>
 80020be:	d00e      	beq.n	80020de <__gedf2+0xba>
 80020c0:	2000      	movs	r0, #0
 80020c2:	454f      	cmp	r7, r9
 80020c4:	d2d7      	bcs.n	8002076 <__gedf2+0x52>
 80020c6:	2900      	cmp	r1, #0
 80020c8:	d0e2      	beq.n	8002090 <__gedf2+0x6c>
 80020ca:	0008      	movs	r0, r1
 80020cc:	e7d3      	b.n	8002076 <__gedf2+0x52>
 80020ce:	4243      	negs	r3, r0
 80020d0:	4158      	adcs	r0, r3
 80020d2:	0040      	lsls	r0, r0, #1
 80020d4:	3801      	subs	r0, #1
 80020d6:	e7ce      	b.n	8002076 <__gedf2+0x52>
 80020d8:	2002      	movs	r0, #2
 80020da:	4240      	negs	r0, r0
 80020dc:	e7cb      	b.n	8002076 <__gedf2+0x52>
 80020de:	45c4      	cmp	ip, r8
 80020e0:	d8c5      	bhi.n	800206e <__gedf2+0x4a>
 80020e2:	2000      	movs	r0, #0
 80020e4:	45c4      	cmp	ip, r8
 80020e6:	d2c6      	bcs.n	8002076 <__gedf2+0x52>
 80020e8:	e7ed      	b.n	80020c6 <__gedf2+0xa2>
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	000007ff 	.word	0x000007ff

080020f0 <__ledf2>:
 80020f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020f2:	4647      	mov	r7, r8
 80020f4:	46ce      	mov	lr, r9
 80020f6:	0004      	movs	r4, r0
 80020f8:	0018      	movs	r0, r3
 80020fa:	0016      	movs	r6, r2
 80020fc:	031b      	lsls	r3, r3, #12
 80020fe:	0b1b      	lsrs	r3, r3, #12
 8002100:	4d2c      	ldr	r5, [pc, #176]	; (80021b4 <__ledf2+0xc4>)
 8002102:	004a      	lsls	r2, r1, #1
 8002104:	4699      	mov	r9, r3
 8002106:	b580      	push	{r7, lr}
 8002108:	0043      	lsls	r3, r0, #1
 800210a:	030f      	lsls	r7, r1, #12
 800210c:	46a4      	mov	ip, r4
 800210e:	46b0      	mov	r8, r6
 8002110:	0b3f      	lsrs	r7, r7, #12
 8002112:	0d52      	lsrs	r2, r2, #21
 8002114:	0fc9      	lsrs	r1, r1, #31
 8002116:	0d5b      	lsrs	r3, r3, #21
 8002118:	0fc0      	lsrs	r0, r0, #31
 800211a:	42aa      	cmp	r2, r5
 800211c:	d00d      	beq.n	800213a <__ledf2+0x4a>
 800211e:	42ab      	cmp	r3, r5
 8002120:	d010      	beq.n	8002144 <__ledf2+0x54>
 8002122:	2a00      	cmp	r2, #0
 8002124:	d127      	bne.n	8002176 <__ledf2+0x86>
 8002126:	433c      	orrs	r4, r7
 8002128:	2b00      	cmp	r3, #0
 800212a:	d111      	bne.n	8002150 <__ledf2+0x60>
 800212c:	464d      	mov	r5, r9
 800212e:	432e      	orrs	r6, r5
 8002130:	d10e      	bne.n	8002150 <__ledf2+0x60>
 8002132:	2000      	movs	r0, #0
 8002134:	2c00      	cmp	r4, #0
 8002136:	d015      	beq.n	8002164 <__ledf2+0x74>
 8002138:	e00e      	b.n	8002158 <__ledf2+0x68>
 800213a:	003d      	movs	r5, r7
 800213c:	4325      	orrs	r5, r4
 800213e:	d110      	bne.n	8002162 <__ledf2+0x72>
 8002140:	4293      	cmp	r3, r2
 8002142:	d118      	bne.n	8002176 <__ledf2+0x86>
 8002144:	464d      	mov	r5, r9
 8002146:	432e      	orrs	r6, r5
 8002148:	d10b      	bne.n	8002162 <__ledf2+0x72>
 800214a:	2a00      	cmp	r2, #0
 800214c:	d102      	bne.n	8002154 <__ledf2+0x64>
 800214e:	433c      	orrs	r4, r7
 8002150:	2c00      	cmp	r4, #0
 8002152:	d00b      	beq.n	800216c <__ledf2+0x7c>
 8002154:	4281      	cmp	r1, r0
 8002156:	d014      	beq.n	8002182 <__ledf2+0x92>
 8002158:	2002      	movs	r0, #2
 800215a:	3901      	subs	r1, #1
 800215c:	4008      	ands	r0, r1
 800215e:	3801      	subs	r0, #1
 8002160:	e000      	b.n	8002164 <__ledf2+0x74>
 8002162:	2002      	movs	r0, #2
 8002164:	bcc0      	pop	{r6, r7}
 8002166:	46b9      	mov	r9, r7
 8002168:	46b0      	mov	r8, r6
 800216a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800216c:	2800      	cmp	r0, #0
 800216e:	d1f9      	bne.n	8002164 <__ledf2+0x74>
 8002170:	2001      	movs	r0, #1
 8002172:	4240      	negs	r0, r0
 8002174:	e7f6      	b.n	8002164 <__ledf2+0x74>
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1ec      	bne.n	8002154 <__ledf2+0x64>
 800217a:	464c      	mov	r4, r9
 800217c:	4326      	orrs	r6, r4
 800217e:	d1e9      	bne.n	8002154 <__ledf2+0x64>
 8002180:	e7ea      	b.n	8002158 <__ledf2+0x68>
 8002182:	429a      	cmp	r2, r3
 8002184:	dd04      	ble.n	8002190 <__ledf2+0xa0>
 8002186:	4243      	negs	r3, r0
 8002188:	4158      	adcs	r0, r3
 800218a:	0040      	lsls	r0, r0, #1
 800218c:	3801      	subs	r0, #1
 800218e:	e7e9      	b.n	8002164 <__ledf2+0x74>
 8002190:	429a      	cmp	r2, r3
 8002192:	dbeb      	blt.n	800216c <__ledf2+0x7c>
 8002194:	454f      	cmp	r7, r9
 8002196:	d8df      	bhi.n	8002158 <__ledf2+0x68>
 8002198:	d006      	beq.n	80021a8 <__ledf2+0xb8>
 800219a:	2000      	movs	r0, #0
 800219c:	454f      	cmp	r7, r9
 800219e:	d2e1      	bcs.n	8002164 <__ledf2+0x74>
 80021a0:	2900      	cmp	r1, #0
 80021a2:	d0e5      	beq.n	8002170 <__ledf2+0x80>
 80021a4:	0008      	movs	r0, r1
 80021a6:	e7dd      	b.n	8002164 <__ledf2+0x74>
 80021a8:	45c4      	cmp	ip, r8
 80021aa:	d8d5      	bhi.n	8002158 <__ledf2+0x68>
 80021ac:	2000      	movs	r0, #0
 80021ae:	45c4      	cmp	ip, r8
 80021b0:	d2d8      	bcs.n	8002164 <__ledf2+0x74>
 80021b2:	e7f5      	b.n	80021a0 <__ledf2+0xb0>
 80021b4:	000007ff 	.word	0x000007ff

080021b8 <NEXTION_Get_Touch>:
	int len = sprintf(buf_str, "page %s", Page);
	HAL_UART_Transmit(&huart1, (uint8_t*)buf_str, len, 100);
	HAL_UART_Transmit(&huart1, cmd_end, 3, 100);
}

uint8_t NEXTION_Get_Touch(uint8_t Page){
 80021b8:	b513      	push	{r0, r1, r4, lr}
	uint8_t Rx_Data[5];
	HAL_UART_Receive(&huart1, Rx_Data, 5, 200);
 80021ba:	23c8      	movs	r3, #200	; 0xc8
uint8_t NEXTION_Get_Touch(uint8_t Page){
 80021bc:	0004      	movs	r4, r0
	HAL_UART_Receive(&huart1, Rx_Data, 5, 200);
 80021be:	2205      	movs	r2, #5
 80021c0:	4669      	mov	r1, sp
 80021c2:	4806      	ldr	r0, [pc, #24]	; (80021dc <NEXTION_Get_Touch+0x24>)
 80021c4:	f002 ffdc 	bl	8005180 <HAL_UART_Receive>
	if(Rx_Data[1] == Page + 48) return Rx_Data[2];
 80021c8:	466b      	mov	r3, sp
 80021ca:	785b      	ldrb	r3, [r3, #1]
 80021cc:	3430      	adds	r4, #48	; 0x30
	return 0;
 80021ce:	2000      	movs	r0, #0
	if(Rx_Data[1] == Page + 48) return Rx_Data[2];
 80021d0:	42a3      	cmp	r3, r4
 80021d2:	d101      	bne.n	80021d8 <NEXTION_Get_Touch+0x20>
 80021d4:	466b      	mov	r3, sp
 80021d6:	7898      	ldrb	r0, [r3, #2]
}
 80021d8:	bd16      	pop	{r1, r2, r4, pc}
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	200001f0 	.word	0x200001f0

080021e0 <nextion_inst_set>:
	HAL_UART_Receive(&huart1, Rx_Data, 5, 200);
	if(Rx_Data[1] == Page + 48) return 1;
	return 0;
}

void nextion_inst_set(char* inst){
 80021e0:	b570      	push	{r4, r5, r6, lr}
	HAL_UART_Transmit(&huart1, (uint8_t*)inst, strlen(inst), HAL_MAX_DELAY);
 80021e2:	2501      	movs	r5, #1
void nextion_inst_set(char* inst){
 80021e4:	0004      	movs	r4, r0
	HAL_UART_Transmit(&huart1, (uint8_t*)inst, strlen(inst), HAL_MAX_DELAY);
 80021e6:	f7fd ff8f 	bl	8000108 <strlen>
 80021ea:	4e07      	ldr	r6, [pc, #28]	; (8002208 <nextion_inst_set+0x28>)
 80021ec:	426d      	negs	r5, r5
 80021ee:	002b      	movs	r3, r5
 80021f0:	0021      	movs	r1, r4
 80021f2:	b282      	uxth	r2, r0
 80021f4:	0030      	movs	r0, r6
 80021f6:	f002 ff5c 	bl	80050b2 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, cmd_end, 3, HAL_MAX_DELAY);
 80021fa:	002b      	movs	r3, r5
 80021fc:	0030      	movs	r0, r6
 80021fe:	2203      	movs	r2, #3
 8002200:	4902      	ldr	r1, [pc, #8]	; (800220c <nextion_inst_set+0x2c>)
 8002202:	f002 ff56 	bl	80050b2 <HAL_UART_Transmit>
}
 8002206:	bd70      	pop	{r4, r5, r6, pc}
 8002208:	200001f0 	.word	0x200001f0
 800220c:	20000000 	.word	0x20000000

08002210 <nextion_get_pos>:

coordinate nextion_get_pos(void){
 8002210:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_StatusTypeDef res = HAL_OK;
	uint8_t Rx_Data[9];
	coordinate pos = { 0, 0 };
	res = HAL_UART_Receive(&huart1, Rx_Data, 9, HAL_MAX_DELAY);
 8002212:	2301      	movs	r3, #1
 8002214:	2209      	movs	r2, #9
 8002216:	4815      	ldr	r0, [pc, #84]	; (800226c <nextion_get_pos+0x5c>)
 8002218:	425b      	negs	r3, r3
 800221a:	a901      	add	r1, sp, #4
 800221c:	f002 ffb0 	bl	8005180 <HAL_UART_Receive>
	if(res != HAL_OK) return pos;
 8002220:	2800      	cmp	r0, #0
 8002222:	d00b      	beq.n	800223c <nextion_get_pos+0x2c>
 8002224:	2300      	movs	r3, #0
 8002226:	466a      	mov	r2, sp
 8002228:	8013      	strh	r3, [r2, #0]
	if(Rx_Data[0] != 0x67) return pos;
	if(Rx_Data[5] != 0x01) return pos;
	pos.x = Rx_Data[1] << 8 | Rx_Data[2];
	pos.y = Rx_Data[3] << 8 | Rx_Data[4];
	return pos;
 800222a:	8053      	strh	r3, [r2, #2]
}
 800222c:	466b      	mov	r3, sp
 800222e:	466a      	mov	r2, sp
 8002230:	885b      	ldrh	r3, [r3, #2]
 8002232:	8810      	ldrh	r0, [r2, #0]
 8002234:	041b      	lsls	r3, r3, #16
 8002236:	4318      	orrs	r0, r3
 8002238:	b005      	add	sp, #20
 800223a:	bd00      	pop	{pc}
	if(Rx_Data[0] != 0x67) return pos;
 800223c:	466b      	mov	r3, sp
 800223e:	791b      	ldrb	r3, [r3, #4]
 8002240:	2b67      	cmp	r3, #103	; 0x67
 8002242:	d1ef      	bne.n	8002224 <nextion_get_pos+0x14>
	if(Rx_Data[5] != 0x01) return pos;
 8002244:	466b      	mov	r3, sp
 8002246:	7a5b      	ldrb	r3, [r3, #9]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d1eb      	bne.n	8002224 <nextion_get_pos+0x14>
	pos.y = Rx_Data[3] << 8 | Rx_Data[4];
 800224c:	466b      	mov	r3, sp
	return pos;
 800224e:	466a      	mov	r2, sp
 8002250:	79d9      	ldrb	r1, [r3, #7]
 8002252:	7a1b      	ldrb	r3, [r3, #8]
 8002254:	7950      	ldrb	r0, [r2, #5]
 8002256:	021b      	lsls	r3, r3, #8
 8002258:	430b      	orrs	r3, r1
 800225a:	4669      	mov	r1, sp
 800225c:	7992      	ldrb	r2, [r2, #6]
 800225e:	ba5b      	rev16	r3, r3
 8002260:	0212      	lsls	r2, r2, #8
 8002262:	4302      	orrs	r2, r0
 8002264:	ba52      	rev16	r2, r2
 8002266:	800a      	strh	r2, [r1, #0]
 8002268:	466a      	mov	r2, sp
 800226a:	e7de      	b.n	800222a <nextion_get_pos+0x1a>
 800226c:	200001f0 	.word	0x200001f0

08002270 <initDrv8830>:
#include "drv8830.h"

extern I2C_HandleTypeDef hi2c1;

uint8_t initDrv8830() {
 8002270:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t txData = 0x80;
 8002272:	2317      	movs	r3, #23
 8002274:	2280      	movs	r2, #128	; 0x80
 8002276:	446b      	add	r3, sp
 8002278:	701a      	strb	r2, [r3, #0]
	// clear fault
	return HAL_I2C_Mem_Write(&hi2c1, DRV8830_DeviceAddress, DRV8830_FAULT, 1, &txData, 1, 5);
 800227a:	3a7b      	subs	r2, #123	; 0x7b
 800227c:	9202      	str	r2, [sp, #8]
 800227e:	3a04      	subs	r2, #4
 8002280:	9300      	str	r3, [sp, #0]
 8002282:	21c0      	movs	r1, #192	; 0xc0
 8002284:	0013      	movs	r3, r2
 8002286:	9201      	str	r2, [sp, #4]
 8002288:	4802      	ldr	r0, [pc, #8]	; (8002294 <initDrv8830+0x24>)
 800228a:	f001 fcdf 	bl	8003c4c <HAL_I2C_Mem_Write>
}
 800228e:	b007      	add	sp, #28
 8002290:	bd00      	pop	{pc}
 8002292:	46c0      	nop			; (mov r8, r8)
 8002294:	2000015c 	.word	0x2000015c

08002298 <setMotor>:
// VSET[7:2] voltage 0x00~0x3F
// D1, D0 direction
uint8_t setMotor(int direction) {
	uint8_t txData;
	uint8_t	result;
	txData = 0x1f << 2 | direction;
 8002298:	2216      	movs	r2, #22
 800229a:	237c      	movs	r3, #124	; 0x7c
uint8_t setMotor(int direction) {
 800229c:	b570      	push	{r4, r5, r6, lr}
	int status;
	status = HAL_I2C_Mem_Write(&hi2c1, DRV8830_DeviceAddress, DRV8830_CONTROL, 1, &txData, 1, 5);
 800229e:	2401      	movs	r4, #1
 80022a0:	2505      	movs	r5, #5
uint8_t setMotor(int direction) {
 80022a2:	b086      	sub	sp, #24
	status = HAL_I2C_Mem_Write(&hi2c1, DRV8830_DeviceAddress, DRV8830_CONTROL, 1, &txData, 1, 5);
 80022a4:	4e0d      	ldr	r6, [pc, #52]	; (80022dc <setMotor+0x44>)
	txData = 0x1f << 2 | direction;
 80022a6:	446a      	add	r2, sp
 80022a8:	4303      	orrs	r3, r0
 80022aa:	7013      	strb	r3, [r2, #0]
	status = HAL_I2C_Mem_Write(&hi2c1, DRV8830_DeviceAddress, DRV8830_CONTROL, 1, &txData, 1, 5);
 80022ac:	21c0      	movs	r1, #192	; 0xc0
 80022ae:	0023      	movs	r3, r4
 80022b0:	9502      	str	r5, [sp, #8]
 80022b2:	9200      	str	r2, [sp, #0]
 80022b4:	0030      	movs	r0, r6
 80022b6:	2200      	movs	r2, #0
 80022b8:	9401      	str	r4, [sp, #4]
 80022ba:	f001 fcc7 	bl	8003c4c <HAL_I2C_Mem_Write>
	status = HAL_I2C_Mem_Read(&hi2c1, DRV8830_DeviceAddress, DRV8830_FAULT, 1, &result, 1, 5);
 80022be:	9502      	str	r5, [sp, #8]
 80022c0:	3512      	adds	r5, #18
 80022c2:	446d      	add	r5, sp
 80022c4:	0023      	movs	r3, r4
 80022c6:	0022      	movs	r2, r4
 80022c8:	21c0      	movs	r1, #192	; 0xc0
 80022ca:	0030      	movs	r0, r6
 80022cc:	9401      	str	r4, [sp, #4]
 80022ce:	9500      	str	r5, [sp, #0]
 80022d0:	f001 fd9a 	bl	8003e08 <HAL_I2C_Mem_Read>
	return result;
 80022d4:	7828      	ldrb	r0, [r5, #0]
}
 80022d6:	b006      	add	sp, #24
 80022d8:	bd70      	pop	{r4, r5, r6, pc}
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	2000015c 	.word	0x2000015c

080022e0 <initEns160>:
#include "ens160.h"

extern I2C_HandleTypeDef hi2c1;

void initEns160() {
 80022e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t txData = ENS160_OpMode_Run;
 80022e2:	2217      	movs	r2, #23
 80022e4:	2302      	movs	r3, #2
 80022e6:	446a      	add	r2, sp
 80022e8:	7013      	strb	r3, [r2, #0]
	int status = HAL_I2C_Mem_Write(&hi2c1, ENS160_DeviceAddress, ENS160_OpMode, 1, &txData, 1, 10);
 80022ea:	3308      	adds	r3, #8
 80022ec:	9302      	str	r3, [sp, #8]
 80022ee:	3b09      	subs	r3, #9
 80022f0:	9200      	str	r2, [sp, #0]
 80022f2:	21a4      	movs	r1, #164	; 0xa4
 80022f4:	2210      	movs	r2, #16
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	4802      	ldr	r0, [pc, #8]	; (8002304 <initEns160+0x24>)
 80022fa:	f001 fca7 	bl	8003c4c <HAL_I2C_Mem_Write>
}
 80022fe:	b007      	add	sp, #28
 8002300:	bd00      	pop	{pc}
 8002302:	46c0      	nop			; (mov r8, r8)
 8002304:	2000015c 	.word	0x2000015c

08002308 <getCO2>:
	txData[0]= writeValue;
	txData[1]= writeValue >> 8;
	int status = HAL_I2C_Mem_Write(&hi2c1, ENS160_DeviceAddress, ENS160_HumidityIn, 1, txData, 2, 10);
}

int	getCO2() {
 8002308:	b530      	push	{r4, r5, lr}
	HAL_I2C_Init(&hi2c1);
 800230a:	4d0a      	ldr	r5, [pc, #40]	; (8002334 <getCO2+0x2c>)
int	getCO2() {
 800230c:	b087      	sub	sp, #28
	HAL_I2C_Init(&hi2c1);
 800230e:	0028      	movs	r0, r5
 8002310:	f001 fb22 	bl	8003958 <HAL_I2C_Init>
	uint8_t rxData[2];
	int status = HAL_I2C_Mem_Read(&hi2c1, ENS160_DeviceAddress, ENS160_DataECO2, 1, rxData, 2, 10);
 8002314:	230a      	movs	r3, #10
 8002316:	ac05      	add	r4, sp, #20
 8002318:	9302      	str	r3, [sp, #8]
 800231a:	3b08      	subs	r3, #8
 800231c:	9301      	str	r3, [sp, #4]
 800231e:	2224      	movs	r2, #36	; 0x24
 8002320:	21a4      	movs	r1, #164	; 0xa4
 8002322:	0028      	movs	r0, r5
 8002324:	9400      	str	r4, [sp, #0]
 8002326:	3b01      	subs	r3, #1
 8002328:	f001 fd6e 	bl	8003e08 <HAL_I2C_Mem_Read>
	return rxData[1] << 8 | rxData[0];
 800232c:	8820      	ldrh	r0, [r4, #0]
}
 800232e:	b007      	add	sp, #28
 8002330:	bd30      	pop	{r4, r5, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	2000015c 	.word	0x2000015c

08002338 <reset_buz>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* struct reset function start */
void reset_buz(struct _user_buz_control* user_buz){
	user_buz->buzM = buz_off;
 8002338:	2300      	movs	r3, #0
 800233a:	6003      	str	r3, [r0, #0]
	user_buz->buz_re = 0;
	user_buz->buzC = 0;
	user_buz->buz_check_fuc = buz_repeat_check;
 800233c:	4b02      	ldr	r3, [pc, #8]	; (8002348 <reset_buz+0x10>)
 800233e:	6083      	str	r3, [r0, #8]
	user_buz->buz_run_fuc = BUZ;
 8002340:	4b02      	ldr	r3, [pc, #8]	; (800234c <reset_buz+0x14>)
 8002342:	60c3      	str	r3, [r0, #12]
}
 8002344:	4770      	bx	lr
 8002346:	46c0      	nop			; (mov r8, r8)
 8002348:	080023fd 	.word	0x080023fd
 800234c:	0800269d 	.word	0x0800269d

08002350 <reset_touch>:

void reset_touch(struct _user_touched_control* user_touch){
	user_touch->curXY.x = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	6003      	str	r3, [r0, #0]
	user_touch->curXY.y = 0;
	user_touch->getXY = nextion_get_pos;
 8002354:	4b01      	ldr	r3, [pc, #4]	; (800235c <reset_touch+0xc>)
 8002356:	6083      	str	r3, [r0, #8]
}
 8002358:	4770      	bx	lr
 800235a:	46c0      	nop			; (mov r8, r8)
 800235c:	08002211 	.word	0x08002211

08002360 <reset_sleep>:

void reset_sleep(struct _user_sleep_control* user_sleep){
	user_sleep->sleep_end             = "sleep=0";
 8002360:	4b05      	ldr	r3, [pc, #20]	; (8002378 <reset_sleep+0x18>)
 8002362:	6083      	str	r3, [r0, #8]
	user_sleep->sleep_start           = "thsp=30";
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <reset_sleep+0x1c>)
 8002366:	6003      	str	r3, [r0, #0]
	user_sleep->sleep_not_use         = "thsp=0";
 8002368:	4b05      	ldr	r3, [pc, #20]	; (8002380 <reset_sleep+0x20>)
 800236a:	6043      	str	r3, [r0, #4]
	user_sleep->sleep_wakeup_mode     = "thup=1";
 800236c:	4b05      	ldr	r3, [pc, #20]	; (8002384 <reset_sleep+0x24>)
 800236e:	60c3      	str	r3, [r0, #12]
	user_sleep->sleep_wakeup_mode_com = "usup=1";
 8002370:	4b05      	ldr	r3, [pc, #20]	; (8002388 <reset_sleep+0x28>)
 8002372:	6103      	str	r3, [r0, #16]
}
 8002374:	4770      	bx	lr
 8002376:	46c0      	nop			; (mov r8, r8)
 8002378:	08005dfc 	.word	0x08005dfc
 800237c:	08005e04 	.word	0x08005e04
 8002380:	08005e0c 	.word	0x08005e0c
 8002384:	08005e13 	.word	0x08005e13
 8002388:	08005e1a 	.word	0x08005e1a

0800238c <reset_mode>:

void reset_mode(struct _user_mode_control* user_mode){
	user_mode->now_page = menu;
 800238c:	2300      	movs	r3, #0
 800238e:	7003      	strb	r3, [r0, #0]
	user_mode->change_fuc = change_page;
 8002390:	4b02      	ldr	r3, [pc, #8]	; (800239c <reset_mode+0x10>)
 8002392:	6083      	str	r3, [r0, #8]
	user_mode->run_fuc = menu_fuc.main_fuc;
 8002394:	4b02      	ldr	r3, [pc, #8]	; (80023a0 <reset_mode+0x14>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	60c3      	str	r3, [r0, #12]
}
 800239a:	4770      	bx	lr
 800239c:	080023c5 	.word	0x080023c5
 80023a0:	20000278 	.word	0x20000278

080023a4 <reset_sht41>:

void reset_sht41(struct _user_sht41_control* user_sht41){
	user_sht41->sht41_value.temperature = 0.0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	6003      	str	r3, [r0, #0]
	user_sht41->sht41_value.humidity = 0.0;
 80023a8:	6043      	str	r3, [r0, #4]
	user_sht41->get_value_fuc = getTempSht41;
 80023aa:	4b01      	ldr	r3, [pc, #4]	; (80023b0 <reset_sht41+0xc>)
 80023ac:	60c3      	str	r3, [r0, #12]
}
 80023ae:	4770      	bx	lr
 80023b0:	080030f5 	.word	0x080030f5

080023b4 <reset_ens160>:

void reset_ens160(struct _user_ens160_control* user_ens160){
	user_ens160->ens160_value = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	8003      	strh	r3, [r0, #0]
	user_ens160->get_value_fuc = getCO2;
 80023b8:	4b01      	ldr	r3, [pc, #4]	; (80023c0 <reset_ens160+0xc>)
 80023ba:	6083      	str	r3, [r0, #8]
}
 80023bc:	4770      	bx	lr
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	08002309 	.word	0x08002309

080023c4 <change_page>:
/* struct reset function end */

/* running function change function start */
void change_page(struct _user_mode_control* page){
	if(page->now_page == menu)      page->run_fuc = menu_fuc.main_fuc;
 80023c4:	7803      	ldrb	r3, [r0, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d102      	bne.n	80023d0 <change_page+0xc>
 80023ca:	4b08      	ldr	r3, [pc, #32]	; (80023ec <change_page+0x28>)
	else if(page->now_page == temp) page->run_fuc = temp_fuc.main_fuc;
	else if(page->now_page == hum)  page->run_fuc = brightness_fuc.main_fuc;
	else if(page->now_page == co2)  page->run_fuc = co2_fuc.main_fuc;
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	e007      	b.n	80023e0 <change_page+0x1c>
	else if(page->now_page == temp) page->run_fuc = temp_fuc.main_fuc;
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d101      	bne.n	80023d8 <change_page+0x14>
 80023d4:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <change_page+0x2c>)
 80023d6:	e7f9      	b.n	80023cc <change_page+0x8>
	else if(page->now_page == hum)  page->run_fuc = brightness_fuc.main_fuc;
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d103      	bne.n	80023e4 <change_page+0x20>
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <change_page+0x30>)
 80023de:	691b      	ldr	r3, [r3, #16]
	else if(page->now_page == co2)  page->run_fuc = co2_fuc.main_fuc;
 80023e0:	60c3      	str	r3, [r0, #12]
}
 80023e2:	4770      	bx	lr
	else if(page->now_page == co2)  page->run_fuc = co2_fuc.main_fuc;
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d1fc      	bne.n	80023e2 <change_page+0x1e>
 80023e8:	4b03      	ldr	r3, [pc, #12]	; (80023f8 <change_page+0x34>)
 80023ea:	e7ef      	b.n	80023cc <change_page+0x8>
 80023ec:	20000278 	.word	0x20000278
 80023f0:	200002bc 	.word	0x200002bc
 80023f4:	20000110 	.word	0x20000110
 80023f8:	2000013c 	.word	0x2000013c

080023fc <buz_repeat_check>:
	if(x) HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	else HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
}

void buz_repeat_check(struct _user_buz_control *user_buz){
	user_buz->buz_re--;
 80023fc:	7843      	ldrb	r3, [r0, #1]
 80023fe:	3b01      	subs	r3, #1
 8002400:	b2db      	uxtb	r3, r3
 8002402:	7043      	strb	r3, [r0, #1]
	if(user_buz->buz_re == 0) user_buz->buzM = buz_off;
 8002404:	2b00      	cmp	r3, #0
 8002406:	d100      	bne.n	800240a <buz_repeat_check+0xe>
 8002408:	7003      	strb	r3, [r0, #0]
}
 800240a:	4770      	bx	lr

0800240c <read_sht41_fuc>:
		else if(!SW_READ(3) && old_key == 3) { nextion_inst_set(user_sleep.sleep_start); old_key = 0; return 1; }
	}
	return 0;
}

void read_sht41_fuc(void){
 800240c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	user_sht41.sht41_value = user_sht41.get_value_fuc();
 800240e:	466c      	mov	r4, sp
 8002410:	4d03      	ldr	r5, [pc, #12]	; (8002420 <read_sht41_fuc+0x14>)
 8002412:	0020      	movs	r0, r4
 8002414:	68eb      	ldr	r3, [r5, #12]
 8002416:	4798      	blx	r3
 8002418:	cc0c      	ldmia	r4!, {r2, r3}
 800241a:	c50c      	stmia	r5!, {r2, r3}
}
 800241c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 800241e:	46c0      	nop			; (mov r8, r8)
 8002420:	20000304 	.word	0x20000304

08002424 <menu_struct_reset_fuc>:
/* global using function end */

/* menu display function start */
void menu_struct_reset_fuc(struct _user_menu_control* user_menu){
	user_menu->main_fuc          = menu_main_fuc;
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <menu_struct_reset_fuc+0x18>)
 8002426:	6083      	str	r3, [r0, #8]
	user_menu->init_fuc          = menu_init_fuc;
 8002428:	4b05      	ldr	r3, [pc, #20]	; (8002440 <menu_struct_reset_fuc+0x1c>)
 800242a:	60c3      	str	r3, [r0, #12]
	user_menu->screen_update_fuc = menu_screen_update_fuc;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <menu_struct_reset_fuc+0x20>)
 800242e:	6103      	str	r3, [r0, #16]
	user_menu->touch_sensing_fuc = menu_touch_sensing_fuc;
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <menu_struct_reset_fuc+0x24>)
 8002432:	6143      	str	r3, [r0, #20]
	user_menu->etc_sensor_fuc    = menu_etc_sensor_fuc;
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <menu_struct_reset_fuc+0x28>)
 8002436:	6183      	str	r3, [r0, #24]
}
 8002438:	4770      	bx	lr
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	08002595 	.word	0x08002595
 8002440:	080026b9 	.word	0x080026b9
 8002444:	080027a5 	.word	0x080027a5
 8002448:	080026ed 	.word	0x080026ed
 800244c:	08002d1d 	.word	0x08002d1d

08002450 <temp_struct_reset_fuc>:
}
/* menu display etc function end */

/* temp display function start */
void temp_struct_reset_fuc(struct _user_temp_control* user_temp){
	user_temp->main_fuc          = temp_main_fuc;
 8002450:	4b05      	ldr	r3, [pc, #20]	; (8002468 <temp_struct_reset_fuc+0x18>)
 8002452:	6083      	str	r3, [r0, #8]
	user_temp->init_fuc          = temp_init_fuc;
 8002454:	4b05      	ldr	r3, [pc, #20]	; (800246c <temp_struct_reset_fuc+0x1c>)
 8002456:	60c3      	str	r3, [r0, #12]
	user_temp->read_sht41_fuc    = read_sht41_fuc;
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <temp_struct_reset_fuc+0x20>)
 800245a:	6103      	str	r3, [r0, #16]
	user_temp->screen_update_fuc = temp_screen_update_fuc;
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <temp_struct_reset_fuc+0x24>)
 800245e:	6143      	str	r3, [r0, #20]
	user_temp->exit_fuc          = temp_exit_fuc;
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <temp_struct_reset_fuc+0x28>)
 8002462:	6183      	str	r3, [r0, #24]
}
 8002464:	4770      	bx	lr
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	080025b9 	.word	0x080025b9
 800246c:	08002739 	.word	0x08002739
 8002470:	0800240d 	.word	0x0800240d
 8002474:	08002831 	.word	0x08002831
 8002478:	0800247d 	.word	0x0800247d

0800247c <temp_exit_fuc>:
		nextion_inst_set(bf);
	}
}

void temp_exit_fuc(void){
	if(temp_fuc.touch_id == 8) { user_mode.now_page = menu; firF = 0; }
 800247c:	4b04      	ldr	r3, [pc, #16]	; (8002490 <temp_exit_fuc+0x14>)
 800247e:	791b      	ldrb	r3, [r3, #4]
 8002480:	2b08      	cmp	r3, #8
 8002482:	d104      	bne.n	800248e <temp_exit_fuc+0x12>
 8002484:	2300      	movs	r3, #0
 8002486:	4a03      	ldr	r2, [pc, #12]	; (8002494 <temp_exit_fuc+0x18>)
 8002488:	7013      	strb	r3, [r2, #0]
 800248a:	4a03      	ldr	r2, [pc, #12]	; (8002498 <temp_exit_fuc+0x1c>)
 800248c:	7013      	strb	r3, [r2, #0]
}
 800248e:	4770      	bx	lr
 8002490:	200002bc 	.word	0x200002bc
 8002494:	200002f4 	.word	0x200002f4
 8002498:	2000015b 	.word	0x2000015b

0800249c <bright_struct_reset_fuc>:
/* temp display function end */

/* brightness display function start */
void bright_struct_reset_fuc(struct _user_brightness_control* user_brightness){
	/* brightness set function */
	user_brightness->display_fuc       = bright_display;
 800249c:	4b07      	ldr	r3, [pc, #28]	; (80024bc <bright_struct_reset_fuc+0x20>)
 800249e:	6083      	str	r3, [r0, #8]

	/* user using function */
	user_brightness->main_fuc          = bright_main_fuc;
 80024a0:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <bright_struct_reset_fuc+0x24>)
 80024a2:	6103      	str	r3, [r0, #16]
	user_brightness->init_fuc          = bright_init_fuc;
 80024a4:	4b07      	ldr	r3, [pc, #28]	; (80024c4 <bright_struct_reset_fuc+0x28>)
 80024a6:	6143      	str	r3, [r0, #20]
	user_brightness->get_coordinate    = bright_get_coordinate_fuc;
 80024a8:	4b07      	ldr	r3, [pc, #28]	; (80024c8 <bright_struct_reset_fuc+0x2c>)
 80024aa:	6183      	str	r3, [r0, #24]
	user_brightness->set_brightness    = bright_set_brightness_fuc;
 80024ac:	4b07      	ldr	r3, [pc, #28]	; (80024cc <bright_struct_reset_fuc+0x30>)
 80024ae:	61c3      	str	r3, [r0, #28]
	user_brightness->screen_update_fuc = bright_screen_update_fuc;
 80024b0:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <bright_struct_reset_fuc+0x34>)
 80024b2:	6203      	str	r3, [r0, #32]
	user_brightness->exit_fuc          = bright_exit_fuc;
 80024b4:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <bright_struct_reset_fuc+0x38>)
 80024b6:	6243      	str	r3, [r0, #36]	; 0x24
}
 80024b8:	4770      	bx	lr
 80024ba:	46c0      	nop			; (mov r8, r8)
 80024bc:	0800262d 	.word	0x0800262d
 80024c0:	080025dd 	.word	0x080025dd
 80024c4:	08002949 	.word	0x08002949
 80024c8:	080024d9 	.word	0x080024d9
 80024cc:	080024e9 	.word	0x080024e9
 80024d0:	080028b9 	.word	0x080028b9
 80024d4:	08002759 	.word	0x08002759

080024d8 <bright_get_coordinate_fuc>:

		firF = stop_state;
	}
}

void bright_get_coordinate_fuc(void){
 80024d8:	b510      	push	{r4, lr}
	user_xy.curXY = user_xy.getXY();
 80024da:	4c02      	ldr	r4, [pc, #8]	; (80024e4 <bright_get_coordinate_fuc+0xc>)
 80024dc:	68a3      	ldr	r3, [r4, #8]
 80024de:	4798      	blx	r3
 80024e0:	6020      	str	r0, [r4, #0]
}
 80024e2:	bd10      	pop	{r4, pc}
 80024e4:	2000032c 	.word	0x2000032c

080024e8 <bright_set_brightness_fuc>:

void bright_set_brightness_fuc(uint8_t* brightness){
	if((user_xy.curXY.x >= 255 && user_xy.curXY.x <= 260 + 155) && (user_xy.curXY.y >= 98 && user_xy.curXY.y <= 98 + 75))
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <bright_set_brightness_fuc+0x48>)
void bright_set_brightness_fuc(uint8_t* brightness){
 80024ea:	b510      	push	{r4, lr}
 80024ec:	0004      	movs	r4, r0
	if((user_xy.curXY.x >= 255 && user_xy.curXY.x <= 260 + 155) && (user_xy.curXY.y >= 98 && user_xy.curXY.y <= 98 + 75))
 80024ee:	8818      	ldrh	r0, [r3, #0]
 80024f0:	0002      	movs	r2, r0
 80024f2:	3aff      	subs	r2, #255	; 0xff
 80024f4:	2aa0      	cmp	r2, #160	; 0xa0
 80024f6:	d812      	bhi.n	800251e <bright_set_brightness_fuc+0x36>
 80024f8:	885b      	ldrh	r3, [r3, #2]
 80024fa:	3b62      	subs	r3, #98	; 0x62
 80024fc:	2b4b      	cmp	r3, #75	; 0x4b
 80024fe:	d80e      	bhi.n	800251e <bright_set_brightness_fuc+0x36>
		*brightness = (uint8_t)((float)(user_xy.curXY.x - 260 < 0 ? 0 : user_xy.curXY.x - 260) / 1.5f);
 8002500:	2382      	movs	r3, #130	; 0x82
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4298      	cmp	r0, r3
 8002506:	d311      	bcc.n	800252c <bright_set_brightness_fuc+0x44>
 8002508:	3805      	subs	r0, #5
 800250a:	38ff      	subs	r0, #255	; 0xff
 800250c:	f7fe fcea 	bl	8000ee4 <__aeabi_i2f>
 8002510:	21ff      	movs	r1, #255	; 0xff
 8002512:	0589      	lsls	r1, r1, #22
 8002514:	f7fe f8da 	bl	80006cc <__aeabi_fdiv>
 8002518:	f7fd ffd6 	bl	80004c8 <__aeabi_f2uiz>
 800251c:	7020      	strb	r0, [r4, #0]
	*brightness = *brightness > 100 ? 100 : *brightness;
 800251e:	7822      	ldrb	r2, [r4, #0]
 8002520:	1c13      	adds	r3, r2, #0
 8002522:	2a64      	cmp	r2, #100	; 0x64
 8002524:	d900      	bls.n	8002528 <bright_set_brightness_fuc+0x40>
 8002526:	2364      	movs	r3, #100	; 0x64
 8002528:	7023      	strb	r3, [r4, #0]
}
 800252a:	bd10      	pop	{r4, pc}
		*brightness = (uint8_t)((float)(user_xy.curXY.x - 260 < 0 ? 0 : user_xy.curXY.x - 260) / 1.5f);
 800252c:	2000      	movs	r0, #0
 800252e:	e7ef      	b.n	8002510 <bright_set_brightness_fuc+0x28>
 8002530:	2000032c 	.word	0x2000032c

08002534 <co2_struct_reset_fuc>:
}
/* brightness display function end */

/* co2 display function start */
void co2_struct_reset_fuc(struct _user_co2_control* user_co2){
	user_co2->main_fuc          = co2_main_fuc;
 8002534:	4b05      	ldr	r3, [pc, #20]	; (800254c <co2_struct_reset_fuc+0x18>)
 8002536:	6083      	str	r3, [r0, #8]
	user_co2->init_fuc          = co2_init_fuc;
 8002538:	4b05      	ldr	r3, [pc, #20]	; (8002550 <co2_struct_reset_fuc+0x1c>)
 800253a:	60c3      	str	r3, [r0, #12]
	user_co2->read_ens160_fuc   = co2_read_ens160_fuc;
 800253c:	4b05      	ldr	r3, [pc, #20]	; (8002554 <co2_struct_reset_fuc+0x20>)
 800253e:	6103      	str	r3, [r0, #16]
	user_co2->screen_update_fuc = co2_screen_update_fuc;
 8002540:	4b05      	ldr	r3, [pc, #20]	; (8002558 <co2_struct_reset_fuc+0x24>)
 8002542:	6143      	str	r3, [r0, #20]
	user_co2->exit_fuc          = co2_exit_fuc;
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <co2_struct_reset_fuc+0x28>)
 8002546:	6183      	str	r3, [r0, #24]
}
 8002548:	4770      	bx	lr
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	08002609 	.word	0x08002609
 8002550:	08002785 	.word	0x08002785
 8002554:	08002561 	.word	0x08002561
 8002558:	080028e5 	.word	0x080028e5
 800255c:	08002575 	.word	0x08002575

08002560 <co2_read_ens160_fuc>:
		nextion_inst_set("dp=3");
		firF = stop_state;
	}
}

void co2_read_ens160_fuc(void){
 8002560:	b510      	push	{r4, lr}
	user_ens160.ens160_value = user_ens160.get_value_fuc();
 8002562:	4c03      	ldr	r4, [pc, #12]	; (8002570 <co2_read_ens160_fuc+0x10>)
 8002564:	68a3      	ldr	r3, [r4, #8]
 8002566:	4798      	blx	r3
 8002568:	b280      	uxth	r0, r0
 800256a:	8020      	strh	r0, [r4, #0]
}
 800256c:	bd10      	pop	{r4, pc}
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	200002e8 	.word	0x200002e8

08002574 <co2_exit_fuc>:
		nextion_inst_set(bf);
	}
}

void co2_exit_fuc(void){
	if(co2_fuc.touch_id == 5) { user_mode.now_page = menu; firF=0; }
 8002574:	4b04      	ldr	r3, [pc, #16]	; (8002588 <co2_exit_fuc+0x14>)
 8002576:	791b      	ldrb	r3, [r3, #4]
 8002578:	2b05      	cmp	r3, #5
 800257a:	d104      	bne.n	8002586 <co2_exit_fuc+0x12>
 800257c:	2300      	movs	r3, #0
 800257e:	4a03      	ldr	r2, [pc, #12]	; (800258c <co2_exit_fuc+0x18>)
 8002580:	7013      	strb	r3, [r2, #0]
 8002582:	4a03      	ldr	r2, [pc, #12]	; (8002590 <co2_exit_fuc+0x1c>)
 8002584:	7013      	strb	r3, [r2, #0]
}
 8002586:	4770      	bx	lr
 8002588:	2000013c 	.word	0x2000013c
 800258c:	200002f4 	.word	0x200002f4
 8002590:	2000015b 	.word	0x2000015b

08002594 <menu_main_fuc>:
void menu_main_fuc(void){
 8002594:	b510      	push	{r4, lr}
	menu_fuc.touch_id = NEXTION_Get_Touch(0);
 8002596:	2000      	movs	r0, #0
 8002598:	f7ff fe0e 	bl	80021b8 <NEXTION_Get_Touch>
 800259c:	4c05      	ldr	r4, [pc, #20]	; (80025b4 <menu_main_fuc+0x20>)
 800259e:	7120      	strb	r0, [r4, #4]
	menu_fuc.init_fuc();
 80025a0:	68e3      	ldr	r3, [r4, #12]
 80025a2:	4798      	blx	r3
	menu_fuc.screen_update_fuc();
 80025a4:	6923      	ldr	r3, [r4, #16]
 80025a6:	4798      	blx	r3
	menu_fuc.touch_sensing_fuc();
 80025a8:	6963      	ldr	r3, [r4, #20]
 80025aa:	4798      	blx	r3
	menu_fuc.etc_sensor_fuc();
 80025ac:	69a3      	ldr	r3, [r4, #24]
 80025ae:	4798      	blx	r3
}
 80025b0:	bd10      	pop	{r4, pc}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	20000278 	.word	0x20000278

080025b8 <temp_main_fuc>:
void temp_main_fuc(void){
 80025b8:	b510      	push	{r4, lr}
	temp_fuc.touch_id = NEXTION_Get_Touch(1);
 80025ba:	2001      	movs	r0, #1
 80025bc:	f7ff fdfc 	bl	80021b8 <NEXTION_Get_Touch>
 80025c0:	4c05      	ldr	r4, [pc, #20]	; (80025d8 <temp_main_fuc+0x20>)
 80025c2:	7120      	strb	r0, [r4, #4]
	temp_fuc.init_fuc();
 80025c4:	68e3      	ldr	r3, [r4, #12]
 80025c6:	4798      	blx	r3
	temp_fuc.read_sht41_fuc();
 80025c8:	6923      	ldr	r3, [r4, #16]
 80025ca:	4798      	blx	r3
	temp_fuc.screen_update_fuc();
 80025cc:	6963      	ldr	r3, [r4, #20]
 80025ce:	4798      	blx	r3
	temp_fuc.exit_fuc();
 80025d0:	69a3      	ldr	r3, [r4, #24]
 80025d2:	4798      	blx	r3
}
 80025d4:	bd10      	pop	{r4, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	200002bc 	.word	0x200002bc

080025dc <bright_main_fuc>:
void bright_main_fuc(void){
 80025dc:	b510      	push	{r4, lr}
	brightness_fuc.touch_id = NEXTION_Get_Touch(2);
 80025de:	2002      	movs	r0, #2
 80025e0:	f7ff fdea 	bl	80021b8 <NEXTION_Get_Touch>
 80025e4:	4c07      	ldr	r4, [pc, #28]	; (8002604 <bright_main_fuc+0x28>)
	brightness_fuc.init_fuc(&brightness_fuc.brightness);
 80025e6:	6963      	ldr	r3, [r4, #20]
	brightness_fuc.touch_id = NEXTION_Get_Touch(2);
 80025e8:	7320      	strb	r0, [r4, #12]
	brightness_fuc.init_fuc(&brightness_fuc.brightness);
 80025ea:	0020      	movs	r0, r4
 80025ec:	4798      	blx	r3
	brightness_fuc.get_coordinate();
 80025ee:	69a3      	ldr	r3, [r4, #24]
 80025f0:	4798      	blx	r3
	brightness_fuc.set_brightness(&brightness_fuc.brightness);
 80025f2:	0020      	movs	r0, r4
 80025f4:	69e3      	ldr	r3, [r4, #28]
 80025f6:	4798      	blx	r3
	brightness_fuc.screen_update_fuc(&brightness_fuc.brightness);
 80025f8:	0020      	movs	r0, r4
 80025fa:	6a23      	ldr	r3, [r4, #32]
 80025fc:	4798      	blx	r3
	brightness_fuc.exit_fuc();
 80025fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002600:	4798      	blx	r3
}
 8002602:	bd10      	pop	{r4, pc}
 8002604:	20000110 	.word	0x20000110

08002608 <co2_main_fuc>:

void co2_main_fuc(void){
 8002608:	b510      	push	{r4, lr}
	/* touch sensing */
	co2_fuc.touch_id = NEXTION_Get_Touch(3);
 800260a:	2003      	movs	r0, #3
 800260c:	f7ff fdd4 	bl	80021b8 <NEXTION_Get_Touch>
 8002610:	4c05      	ldr	r4, [pc, #20]	; (8002628 <co2_main_fuc+0x20>)
 8002612:	7120      	strb	r0, [r4, #4]

	/* function play */
	co2_fuc.init_fuc();
 8002614:	68e3      	ldr	r3, [r4, #12]
 8002616:	4798      	blx	r3
	co2_fuc.read_ens160_fuc();
 8002618:	6923      	ldr	r3, [r4, #16]
 800261a:	4798      	blx	r3
	co2_fuc.screen_update_fuc();
 800261c:	6963      	ldr	r3, [r4, #20]
 800261e:	4798      	blx	r3
	co2_fuc.exit_fuc();
 8002620:	69a3      	ldr	r3, [r4, #24]
 8002622:	4798      	blx	r3
}
 8002624:	bd10      	pop	{r4, pc}
 8002626:	46c0      	nop			; (mov r8, r8)
 8002628:	2000013c 	.word	0x2000013c

0800262c <bright_display>:
void bright_display(uint8_t* brightness){
 800262c:	b570      	push	{r4, r5, r6, lr}
	sprintf(bf, "%d", *brightness);
 800262e:	4c15      	ldr	r4, [pc, #84]	; (8002684 <bright_display+0x58>)
void bright_display(uint8_t* brightness){
 8002630:	0005      	movs	r5, r0
	sprintf(bf, "%d", *brightness);
 8002632:	7802      	ldrb	r2, [r0, #0]
 8002634:	4914      	ldr	r1, [pc, #80]	; (8002688 <bright_display+0x5c>)
 8002636:	0020      	movs	r0, r4
 8002638:	f002 feea 	bl	8005410 <siprintf>
	uint8_t len = strlen(bf);
 800263c:	0020      	movs	r0, r4
 800263e:	f7fd fd63 	bl	8000108 <strlen>
	sprintf(bf, "hum_n.vvs0=%d", len);
 8002642:	4912      	ldr	r1, [pc, #72]	; (800268c <bright_display+0x60>)
	uint8_t len = strlen(bf);
 8002644:	0002      	movs	r2, r0
	sprintf(bf, "hum_n.vvs0=%d", len);
 8002646:	0020      	movs	r0, r4
 8002648:	f002 fee2 	bl	8005410 <siprintf>
	nextion_inst_set(bf);
 800264c:	0020      	movs	r0, r4
 800264e:	f7ff fdc7 	bl	80021e0 <nextion_inst_set>
	sprintf(bf, "hum_n.val=%d", *brightness);
 8002652:	782a      	ldrb	r2, [r5, #0]
 8002654:	490e      	ldr	r1, [pc, #56]	; (8002690 <bright_display+0x64>)
 8002656:	0020      	movs	r0, r4
 8002658:	f002 feda 	bl	8005410 <siprintf>
	nextion_inst_set(bf);
 800265c:	0020      	movs	r0, r4
 800265e:	f7ff fdbf 	bl	80021e0 <nextion_inst_set>
	sprintf(bf, "dims=%d", *brightness);
 8002662:	782a      	ldrb	r2, [r5, #0]
 8002664:	490b      	ldr	r1, [pc, #44]	; (8002694 <bright_display+0x68>)
 8002666:	0020      	movs	r0, r4
 8002668:	f002 fed2 	bl	8005410 <siprintf>
	nextion_inst_set(bf);
 800266c:	0020      	movs	r0, r4
 800266e:	f7ff fdb7 	bl	80021e0 <nextion_inst_set>
	sprintf(bf, "hum_color.val=%d", *brightness);
 8002672:	782a      	ldrb	r2, [r5, #0]
 8002674:	4908      	ldr	r1, [pc, #32]	; (8002698 <bright_display+0x6c>)
 8002676:	0020      	movs	r0, r4
 8002678:	f002 feca 	bl	8005410 <siprintf>
	nextion_inst_set(bf);
 800267c:	0020      	movs	r0, r4
 800267e:	f7ff fdaf 	bl	80021e0 <nextion_inst_set>
}
 8002682:	bd70      	pop	{r4, r5, r6, pc}
 8002684:	200000a9 	.word	0x200000a9
 8002688:	08005e2c 	.word	0x08005e2c
 800268c:	08005e21 	.word	0x08005e21
 8002690:	08005e2f 	.word	0x08005e2f
 8002694:	08005e3c 	.word	0x08005e3c
 8002698:	08005e44 	.word	0x08005e44

0800269c <BUZ>:
void BUZ(uint8_t x){
 800269c:	0001      	movs	r1, r0
 800269e:	b510      	push	{r4, lr}
 80026a0:	4804      	ldr	r0, [pc, #16]	; (80026b4 <BUZ+0x18>)
	if(x) HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80026a2:	2900      	cmp	r1, #0
 80026a4:	d003      	beq.n	80026ae <BUZ+0x12>
 80026a6:	2100      	movs	r1, #0
 80026a8:	f002 fa5a 	bl	8004b60 <HAL_TIM_PWM_Start>
}
 80026ac:	bd10      	pop	{r4, pc}
	else HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80026ae:	f002 fa5b 	bl	8004b68 <HAL_TIM_PWM_Stop>
}
 80026b2:	e7fb      	b.n	80026ac <BUZ+0x10>
 80026b4:	200001b0 	.word	0x200001b0

080026b8 <menu_init_fuc>:
void menu_init_fuc(void){
 80026b8:	b510      	push	{r4, lr}
	if(firF == run_state){
 80026ba:	4c08      	ldr	r4, [pc, #32]	; (80026dc <menu_init_fuc+0x24>)
 80026bc:	7823      	ldrb	r3, [r4, #0]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10b      	bne.n	80026da <menu_init_fuc+0x22>
		nextion_inst_set("dp=0");
 80026c2:	4807      	ldr	r0, [pc, #28]	; (80026e0 <menu_init_fuc+0x28>)
 80026c4:	f7ff fd8c 	bl	80021e0 <nextion_inst_set>
		nextion_inst_set("hum_t.txt=\"Brightness\"");
 80026c8:	4806      	ldr	r0, [pc, #24]	; (80026e4 <menu_init_fuc+0x2c>)
 80026ca:	f7ff fd89 	bl	80021e0 <nextion_inst_set>
		nextion_inst_set(user_sleep.sleep_start);
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <menu_init_fuc+0x30>)
 80026d0:	6818      	ldr	r0, [r3, #0]
 80026d2:	f7ff fd85 	bl	80021e0 <nextion_inst_set>
		firF = stop_state;
 80026d6:	2301      	movs	r3, #1
 80026d8:	7023      	strb	r3, [r4, #0]
}
 80026da:	bd10      	pop	{r4, pc}
 80026dc:	2000015b 	.word	0x2000015b
 80026e0:	08005e55 	.word	0x08005e55
 80026e4:	08005e5a 	.word	0x08005e5a
 80026e8:	20000314 	.word	0x20000314

080026ec <menu_touch_sensing_fuc>:
void menu_touch_sensing_fuc(void){
 80026ec:	b510      	push	{r4, lr}
	if(menu_fuc.touch_id == 3)      { user_mode.now_page = temp; firF = 0; Re = 0; nextion_inst_set(user_sleep.sleep_not_use); }
 80026ee:	4b0d      	ldr	r3, [pc, #52]	; (8002724 <menu_touch_sensing_fuc+0x38>)
 80026f0:	791b      	ldrb	r3, [r3, #4]
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	d10c      	bne.n	8002710 <menu_touch_sensing_fuc+0x24>
 80026f6:	2201      	movs	r2, #1
 80026f8:	4b0b      	ldr	r3, [pc, #44]	; (8002728 <menu_touch_sensing_fuc+0x3c>)
	else if(menu_fuc.touch_id == 5) { user_mode.now_page = co2;  firF = 0; Re = 0; nextion_inst_set(user_sleep.sleep_not_use); }
 80026fa:	701a      	strb	r2, [r3, #0]
 80026fc:	2300      	movs	r3, #0
 80026fe:	4a0b      	ldr	r2, [pc, #44]	; (800272c <menu_touch_sensing_fuc+0x40>)
 8002700:	7013      	strb	r3, [r2, #0]
 8002702:	4a0b      	ldr	r2, [pc, #44]	; (8002730 <menu_touch_sensing_fuc+0x44>)
 8002704:	7013      	strb	r3, [r2, #0]
 8002706:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <menu_touch_sensing_fuc+0x48>)
 8002708:	6858      	ldr	r0, [r3, #4]
 800270a:	f7ff fd69 	bl	80021e0 <nextion_inst_set>
}
 800270e:	bd10      	pop	{r4, pc}
	else if(menu_fuc.touch_id == 4) { user_mode.now_page = hum;  firF = 0; Re = 0; nextion_inst_set(user_sleep.sleep_not_use); }
 8002710:	2b04      	cmp	r3, #4
 8002712:	d102      	bne.n	800271a <menu_touch_sensing_fuc+0x2e>
 8002714:	2202      	movs	r2, #2
 8002716:	4b04      	ldr	r3, [pc, #16]	; (8002728 <menu_touch_sensing_fuc+0x3c>)
 8002718:	e7ef      	b.n	80026fa <menu_touch_sensing_fuc+0xe>
	else if(menu_fuc.touch_id == 5) { user_mode.now_page = co2;  firF = 0; Re = 0; nextion_inst_set(user_sleep.sleep_not_use); }
 800271a:	2b05      	cmp	r3, #5
 800271c:	d1f7      	bne.n	800270e <menu_touch_sensing_fuc+0x22>
 800271e:	2203      	movs	r2, #3
 8002720:	4b01      	ldr	r3, [pc, #4]	; (8002728 <menu_touch_sensing_fuc+0x3c>)
 8002722:	e7ea      	b.n	80026fa <menu_touch_sensing_fuc+0xe>
 8002724:	20000278 	.word	0x20000278
 8002728:	200002f4 	.word	0x200002f4
 800272c:	2000015b 	.word	0x2000015b
 8002730:	200000a8 	.word	0x200000a8
 8002734:	20000314 	.word	0x20000314

08002738 <temp_init_fuc>:
void temp_init_fuc(void){
 8002738:	b510      	push	{r4, lr}
	if(firF == run_state){
 800273a:	4c05      	ldr	r4, [pc, #20]	; (8002750 <temp_init_fuc+0x18>)
 800273c:	7823      	ldrb	r3, [r4, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d104      	bne.n	800274c <temp_init_fuc+0x14>
		nextion_inst_set("dp=1");
 8002742:	4804      	ldr	r0, [pc, #16]	; (8002754 <temp_init_fuc+0x1c>)
 8002744:	f7ff fd4c 	bl	80021e0 <nextion_inst_set>
		firF = stop_state;
 8002748:	2301      	movs	r3, #1
 800274a:	7023      	strb	r3, [r4, #0]
}
 800274c:	bd10      	pop	{r4, pc}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	2000015b 	.word	0x2000015b
 8002754:	08005e71 	.word	0x08005e71

08002758 <bright_exit_fuc>:
void bright_exit_fuc(void){
 8002758:	b510      	push	{r4, lr}
	if(brightness_fuc.touch_id == 6) { user_mode.now_page = menu; firF = 0; nextion_inst_set("sendxy=0"); }
 800275a:	4b06      	ldr	r3, [pc, #24]	; (8002774 <bright_exit_fuc+0x1c>)
 800275c:	7b1b      	ldrb	r3, [r3, #12]
 800275e:	2b06      	cmp	r3, #6
 8002760:	d107      	bne.n	8002772 <bright_exit_fuc+0x1a>
 8002762:	2300      	movs	r3, #0
 8002764:	4a04      	ldr	r2, [pc, #16]	; (8002778 <bright_exit_fuc+0x20>)
 8002766:	4805      	ldr	r0, [pc, #20]	; (800277c <bright_exit_fuc+0x24>)
 8002768:	7013      	strb	r3, [r2, #0]
 800276a:	4a05      	ldr	r2, [pc, #20]	; (8002780 <bright_exit_fuc+0x28>)
 800276c:	7013      	strb	r3, [r2, #0]
 800276e:	f7ff fd37 	bl	80021e0 <nextion_inst_set>
}
 8002772:	bd10      	pop	{r4, pc}
 8002774:	20000110 	.word	0x20000110
 8002778:	200002f4 	.word	0x200002f4
 800277c:	08005e76 	.word	0x08005e76
 8002780:	2000015b 	.word	0x2000015b

08002784 <co2_init_fuc>:
void co2_init_fuc(void){
 8002784:	b510      	push	{r4, lr}
	if(firF == run_state){
 8002786:	4c05      	ldr	r4, [pc, #20]	; (800279c <co2_init_fuc+0x18>)
 8002788:	7823      	ldrb	r3, [r4, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d104      	bne.n	8002798 <co2_init_fuc+0x14>
		nextion_inst_set("dp=3");
 800278e:	4804      	ldr	r0, [pc, #16]	; (80027a0 <co2_init_fuc+0x1c>)
 8002790:	f7ff fd26 	bl	80021e0 <nextion_inst_set>
		firF = stop_state;
 8002794:	2301      	movs	r3, #1
 8002796:	7023      	strb	r3, [r4, #0]
}
 8002798:	bd10      	pop	{r4, pc}
 800279a:	46c0      	nop			; (mov r8, r8)
 800279c:	2000015b 	.word	0x2000015b
 80027a0:	08005e7f 	.word	0x08005e7f

080027a4 <menu_screen_update_fuc>:
void menu_screen_update_fuc(void){
 80027a4:	b570      	push	{r4, r5, r6, lr}
	if(!Re){
 80027a6:	4d16      	ldr	r5, [pc, #88]	; (8002800 <menu_screen_update_fuc+0x5c>)
 80027a8:	782b      	ldrb	r3, [r5, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d127      	bne.n	80027fe <menu_screen_update_fuc+0x5a>
		sprintf(bf, "door_button.txt=\"%s\"", door_state_text[door_lock]);
 80027ae:	4b15      	ldr	r3, [pc, #84]	; (8002804 <menu_screen_update_fuc+0x60>)
 80027b0:	4c15      	ldr	r4, [pc, #84]	; (8002808 <menu_screen_update_fuc+0x64>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	4a15      	ldr	r2, [pc, #84]	; (800280c <menu_screen_update_fuc+0x68>)
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	589a      	ldr	r2, [r3, r2]
 80027ba:	4915      	ldr	r1, [pc, #84]	; (8002810 <menu_screen_update_fuc+0x6c>)
 80027bc:	0020      	movs	r0, r4
 80027be:	f002 fe27 	bl	8005410 <siprintf>
		nextion_inst_set(bf);
 80027c2:	0020      	movs	r0, r4
 80027c4:	f7ff fd0c 	bl	80021e0 <nextion_inst_set>
		sprintf(bf, "car_t.txt=\"%s\"", car_state_text[car_state]);
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <menu_screen_update_fuc+0x70>)
 80027ca:	4a13      	ldr	r2, [pc, #76]	; (8002818 <menu_screen_update_fuc+0x74>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	4913      	ldr	r1, [pc, #76]	; (800281c <menu_screen_update_fuc+0x78>)
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	589a      	ldr	r2, [r3, r2]
 80027d4:	0020      	movs	r0, r4
 80027d6:	f002 fe1b 	bl	8005410 <siprintf>
		nextion_inst_set(bf);
 80027da:	0020      	movs	r0, r4
 80027dc:	f7ff fd00 	bl	80021e0 <nextion_inst_set>
		sprintf(bf, "post_t.txt=\"%s\"", post > 0 ? post_state_text : "Empty");
 80027e0:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <menu_screen_update_fuc+0x7c>)
 80027e2:	4a10      	ldr	r2, [pc, #64]	; (8002824 <menu_screen_update_fuc+0x80>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d100      	bne.n	80027ec <menu_screen_update_fuc+0x48>
 80027ea:	4a0f      	ldr	r2, [pc, #60]	; (8002828 <menu_screen_update_fuc+0x84>)
 80027ec:	490f      	ldr	r1, [pc, #60]	; (800282c <menu_screen_update_fuc+0x88>)
 80027ee:	0020      	movs	r0, r4
 80027f0:	f002 fe0e 	bl	8005410 <siprintf>
		nextion_inst_set(bf);
 80027f4:	0020      	movs	r0, r4
 80027f6:	f7ff fcf3 	bl	80021e0 <nextion_inst_set>
		Re = 1;
 80027fa:	2301      	movs	r3, #1
 80027fc:	702b      	strb	r3, [r5, #0]
}
 80027fe:	bd70      	pop	{r4, r5, r6, pc}
 8002800:	200000a8 	.word	0x200000a8
 8002804:	20000158 	.word	0x20000158
 8002808:	200000a9 	.word	0x200000a9
 800280c:	20000014 	.word	0x20000014
 8002810:	08005e8a 	.word	0x08005e8a
 8002814:	20000138 	.word	0x20000138
 8002818:	20000004 	.word	0x20000004
 800281c:	08005e9f 	.word	0x08005e9f
 8002820:	20000296 	.word	0x20000296
 8002824:	20000297 	.word	0x20000297
 8002828:	08005e84 	.word	0x08005e84
 800282c:	08005eae 	.word	0x08005eae

08002830 <temp_screen_update_fuc>:
void temp_screen_update_fuc(void){
 8002830:	b570      	push	{r4, r5, r6, lr}
	if(HAL_GetTick() - t > 1000){
 8002832:	f000 fde9 	bl	8003408 <HAL_GetTick>
 8002836:	4c17      	ldr	r4, [pc, #92]	; (8002894 <temp_screen_update_fuc+0x64>)
 8002838:	6823      	ldr	r3, [r4, #0]
 800283a:	1ac0      	subs	r0, r0, r3
 800283c:	23fa      	movs	r3, #250	; 0xfa
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4298      	cmp	r0, r3
 8002842:	d926      	bls.n	8002892 <temp_screen_update_fuc+0x62>
		t = HAL_GetTick();
 8002844:	f000 fde0 	bl	8003408 <HAL_GetTick>
		sprintf(bf, "temp_n.val=%d", (uint16_t)(user_sht41.sht41_value.temperature * 10));
 8002848:	4d13      	ldr	r5, [pc, #76]	; (8002898 <temp_screen_update_fuc+0x68>)
 800284a:	4914      	ldr	r1, [pc, #80]	; (800289c <temp_screen_update_fuc+0x6c>)
		t = HAL_GetTick();
 800284c:	6020      	str	r0, [r4, #0]
		sprintf(bf, "temp_n.val=%d", (uint16_t)(user_sht41.sht41_value.temperature * 10));
 800284e:	6828      	ldr	r0, [r5, #0]
 8002850:	f7fe f854 	bl	80008fc <__aeabi_fmul>
 8002854:	f7fd fe38 	bl	80004c8 <__aeabi_f2uiz>
 8002858:	4c11      	ldr	r4, [pc, #68]	; (80028a0 <temp_screen_update_fuc+0x70>)
 800285a:	b282      	uxth	r2, r0
 800285c:	4911      	ldr	r1, [pc, #68]	; (80028a4 <temp_screen_update_fuc+0x74>)
 800285e:	0020      	movs	r0, r4
 8002860:	f002 fdd6 	bl	8005410 <siprintf>
		nextion_inst_set(bf);
 8002864:	0020      	movs	r0, r4
 8002866:	f7ff fcbb 	bl	80021e0 <nextion_inst_set>
		sprintf(bf, "temp_gauge.val=%d", (uint8_t)((user_sht41.sht41_value.temperature - 20) * 6.6));
 800286a:	6828      	ldr	r0, [r5, #0]
 800286c:	490e      	ldr	r1, [pc, #56]	; (80028a8 <temp_screen_update_fuc+0x78>)
 800286e:	f7fe f96b 	bl	8000b48 <__aeabi_fsub>
 8002872:	f7ff f9fb 	bl	8001c6c <__aeabi_f2d>
 8002876:	4a0d      	ldr	r2, [pc, #52]	; (80028ac <temp_screen_update_fuc+0x7c>)
 8002878:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <temp_screen_update_fuc+0x80>)
 800287a:	f7fe fbc3 	bl	8001004 <__aeabi_dmul>
 800287e:	f7fd fe3b 	bl	80004f8 <__aeabi_d2uiz>
 8002882:	490c      	ldr	r1, [pc, #48]	; (80028b4 <temp_screen_update_fuc+0x84>)
 8002884:	b2c2      	uxtb	r2, r0
 8002886:	0020      	movs	r0, r4
 8002888:	f002 fdc2 	bl	8005410 <siprintf>
		nextion_inst_set(bf);
 800288c:	0020      	movs	r0, r4
 800288e:	f7ff fca7 	bl	80021e0 <nextion_inst_set>
}
 8002892:	bd70      	pop	{r4, r5, r6, pc}
 8002894:	200002ac 	.word	0x200002ac
 8002898:	20000304 	.word	0x20000304
 800289c:	41200000 	.word	0x41200000
 80028a0:	200000a9 	.word	0x200000a9
 80028a4:	08005ebe 	.word	0x08005ebe
 80028a8:	41a00000 	.word	0x41a00000
 80028ac:	66666666 	.word	0x66666666
 80028b0:	401a6666 	.word	0x401a6666
 80028b4:	08005ecc 	.word	0x08005ecc

080028b8 <bright_screen_update_fuc>:
void bright_screen_update_fuc(uint8_t* brightness){
 80028b8:	b510      	push	{r4, lr}
	if(HAL_GetTick() - t > 500){
 80028ba:	f000 fda5 	bl	8003408 <HAL_GetTick>
 80028be:	4c07      	ldr	r4, [pc, #28]	; (80028dc <bright_screen_update_fuc+0x24>)
 80028c0:	6823      	ldr	r3, [r4, #0]
 80028c2:	1ac0      	subs	r0, r0, r3
 80028c4:	23fa      	movs	r3, #250	; 0xfa
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	4298      	cmp	r0, r3
 80028ca:	d905      	bls.n	80028d8 <bright_screen_update_fuc+0x20>
		t = HAL_GetTick();
 80028cc:	f000 fd9c 	bl	8003408 <HAL_GetTick>
 80028d0:	6020      	str	r0, [r4, #0]
		brightness_fuc.display_fuc(&brightness_fuc.brightness);
 80028d2:	4803      	ldr	r0, [pc, #12]	; (80028e0 <bright_screen_update_fuc+0x28>)
 80028d4:	6883      	ldr	r3, [r0, #8]
 80028d6:	4798      	blx	r3
}
 80028d8:	bd10      	pop	{r4, pc}
 80028da:	46c0      	nop			; (mov r8, r8)
 80028dc:	200002a8 	.word	0x200002a8
 80028e0:	20000110 	.word	0x20000110

080028e4 <co2_screen_update_fuc>:
void co2_screen_update_fuc(void){
 80028e4:	b570      	push	{r4, r5, r6, lr}
	if(HAL_GetTick() - t > 1000){
 80028e6:	f000 fd8f 	bl	8003408 <HAL_GetTick>
 80028ea:	4c12      	ldr	r4, [pc, #72]	; (8002934 <co2_screen_update_fuc+0x50>)
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	1ac0      	subs	r0, r0, r3
 80028f0:	23fa      	movs	r3, #250	; 0xfa
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4298      	cmp	r0, r3
 80028f6:	d91b      	bls.n	8002930 <co2_screen_update_fuc+0x4c>
		t = HAL_GetTick();
 80028f8:	f000 fd86 	bl	8003408 <HAL_GetTick>
		sprintf(bf, "co2_n.val=%d", user_ens160.ens160_value);
 80028fc:	4d0e      	ldr	r5, [pc, #56]	; (8002938 <co2_screen_update_fuc+0x54>)
		t = HAL_GetTick();
 80028fe:	6020      	str	r0, [r4, #0]
		sprintf(bf, "co2_n.val=%d", user_ens160.ens160_value);
 8002900:	882a      	ldrh	r2, [r5, #0]
 8002902:	4c0e      	ldr	r4, [pc, #56]	; (800293c <co2_screen_update_fuc+0x58>)
 8002904:	b292      	uxth	r2, r2
 8002906:	490e      	ldr	r1, [pc, #56]	; (8002940 <co2_screen_update_fuc+0x5c>)
 8002908:	0020      	movs	r0, r4
 800290a:	f002 fd81 	bl	8005410 <siprintf>
		nextion_inst_set(bf);
 800290e:	0020      	movs	r0, r4
 8002910:	f7ff fc66 	bl	80021e0 <nextion_inst_set>
		image_state = (user_ens160.ens160_value - 1) / 500;
 8002914:	21fa      	movs	r1, #250	; 0xfa
 8002916:	8828      	ldrh	r0, [r5, #0]
 8002918:	0049      	lsls	r1, r1, #1
 800291a:	3801      	subs	r0, #1
 800291c:	f7fd fc9a 	bl	8000254 <__divsi3>
		sprintf(bf, "co2_state.pic=%d", image_state);
 8002920:	4908      	ldr	r1, [pc, #32]	; (8002944 <co2_screen_update_fuc+0x60>)
		image_state = (user_ens160.ens160_value - 1) / 500;
 8002922:	0002      	movs	r2, r0
		sprintf(bf, "co2_state.pic=%d", image_state);
 8002924:	0020      	movs	r0, r4
 8002926:	f002 fd73 	bl	8005410 <siprintf>
		nextion_inst_set(bf);
 800292a:	0020      	movs	r0, r4
 800292c:	f7ff fc58 	bl	80021e0 <nextion_inst_set>
}
 8002930:	bd70      	pop	{r4, r5, r6, pc}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	200002a4 	.word	0x200002a4
 8002938:	200002e8 	.word	0x200002e8
 800293c:	200000a9 	.word	0x200000a9
 8002940:	08005ede 	.word	0x08005ede
 8002944:	08005eeb 	.word	0x08005eeb

08002948 <bright_init_fuc>:
void bright_init_fuc(uint8_t* brightness){
 8002948:	b570      	push	{r4, r5, r6, lr}
	if(firF == run_state){
 800294a:	4d13      	ldr	r5, [pc, #76]	; (8002998 <bright_init_fuc+0x50>)
void bright_init_fuc(uint8_t* brightness){
 800294c:	0004      	movs	r4, r0
	if(firF == run_state){
 800294e:	782b      	ldrb	r3, [r5, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d120      	bne.n	8002996 <bright_init_fuc+0x4e>
		nextion_inst_set("dp=2");
 8002954:	4811      	ldr	r0, [pc, #68]	; (800299c <bright_init_fuc+0x54>)
 8002956:	f7ff fc43 	bl	80021e0 <nextion_inst_set>
		nextion_inst_set("title.txt=\"Brightness\"");
 800295a:	4811      	ldr	r0, [pc, #68]	; (80029a0 <bright_init_fuc+0x58>)
 800295c:	f7ff fc40 	bl	80021e0 <nextion_inst_set>
		nextion_inst_set("hum_n.vvs1=0");
 8002960:	4810      	ldr	r0, [pc, #64]	; (80029a4 <bright_init_fuc+0x5c>)
 8002962:	f7ff fc3d 	bl	80021e0 <nextion_inst_set>
		nextion_inst_set("hum_n.vvs0=3");
 8002966:	4810      	ldr	r0, [pc, #64]	; (80029a8 <bright_init_fuc+0x60>)
 8002968:	f7ff fc3a 	bl	80021e0 <nextion_inst_set>
		nextion_inst_set("hum_state.txt=\"\"");
 800296c:	480f      	ldr	r0, [pc, #60]	; (80029ac <bright_init_fuc+0x64>)
 800296e:	f7ff fc37 	bl	80021e0 <nextion_inst_set>
		nextion_inst_set("prints dims,1");
 8002972:	480f      	ldr	r0, [pc, #60]	; (80029b0 <bright_init_fuc+0x68>)
 8002974:	f7ff fc34 	bl	80021e0 <nextion_inst_set>
		HAL_UART_Receive(&huart1, brightness, 1, HAL_MAX_DELAY);
 8002978:	2301      	movs	r3, #1
 800297a:	2201      	movs	r2, #1
 800297c:	0021      	movs	r1, r4
 800297e:	425b      	negs	r3, r3
 8002980:	480c      	ldr	r0, [pc, #48]	; (80029b4 <bright_init_fuc+0x6c>)
 8002982:	f002 fbfd 	bl	8005180 <HAL_UART_Receive>
		brightness_fuc.display_fuc(&brightness_fuc.brightness);
 8002986:	480c      	ldr	r0, [pc, #48]	; (80029b8 <bright_init_fuc+0x70>)
 8002988:	6883      	ldr	r3, [r0, #8]
 800298a:	4798      	blx	r3
		nextion_inst_set("sendxy=1");
 800298c:	480b      	ldr	r0, [pc, #44]	; (80029bc <bright_init_fuc+0x74>)
 800298e:	f7ff fc27 	bl	80021e0 <nextion_inst_set>
		firF = stop_state;
 8002992:	2301      	movs	r3, #1
 8002994:	702b      	strb	r3, [r5, #0]
}
 8002996:	bd70      	pop	{r4, r5, r6, pc}
 8002998:	2000015b 	.word	0x2000015b
 800299c:	08005efc 	.word	0x08005efc
 80029a0:	08005f01 	.word	0x08005f01
 80029a4:	08005f18 	.word	0x08005f18
 80029a8:	08005f25 	.word	0x08005f25
 80029ac:	08005f32 	.word	0x08005f32
 80029b0:	08005f43 	.word	0x08005f43
 80029b4:	200001f0 	.word	0x200001f0
 80029b8:	20000110 	.word	0x20000110
 80029bc:	08005f51 	.word	0x08005f51

080029c0 <sw.part.0>:
uint8_t sw(uint8_t sw_num){
 80029c0:	0003      	movs	r3, r0
 80029c2:	b510      	push	{r4, lr}
	else if(sw_num == 2){
 80029c4:	2802      	cmp	r0, #2
 80029c6:	d11a      	bne.n	80029fe <sw.part.0+0x3e>
		if(SW_READ(2)) old_key = 2;
 80029c8:	22a0      	movs	r2, #160	; 0xa0
 80029ca:	05d2      	lsls	r2, r2, #23
 80029cc:	6911      	ldr	r1, [r2, #16]
 80029ce:	0008      	movs	r0, r1
 80029d0:	4018      	ands	r0, r3
 80029d2:	4219      	tst	r1, r3
 80029d4:	d102      	bne.n	80029dc <sw.part.0+0x1c>
		if(SW_READ(3)) old_key = 3;
 80029d6:	4a12      	ldr	r2, [pc, #72]	; (8002a20 <sw.part.0+0x60>)
 80029d8:	7013      	strb	r3, [r2, #0]
 80029da:	e00f      	b.n	80029fc <sw.part.0+0x3c>
		else if(!SW_READ(2) && old_key == 2) { nextion_inst_set(user_sleep.sleep_start); old_key = 0; return 1; }
 80029dc:	6912      	ldr	r2, [r2, #16]
	return 0;
 80029de:	2000      	movs	r0, #0
		else if(!SW_READ(2) && old_key == 2) { nextion_inst_set(user_sleep.sleep_start); old_key = 0; return 1; }
 80029e0:	421a      	tst	r2, r3
 80029e2:	d00b      	beq.n	80029fc <sw.part.0+0x3c>
 80029e4:	4b0e      	ldr	r3, [pc, #56]	; (8002a20 <sw.part.0+0x60>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d107      	bne.n	80029fc <sw.part.0+0x3c>
 80029ec:	4b0d      	ldr	r3, [pc, #52]	; (8002a24 <sw.part.0+0x64>)
 80029ee:	6818      	ldr	r0, [r3, #0]
 80029f0:	f7ff fbf6 	bl	80021e0 <nextion_inst_set>
 80029f4:	2200      	movs	r2, #0
 80029f6:	2001      	movs	r0, #1
 80029f8:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <sw.part.0+0x60>)
 80029fa:	701a      	strb	r2, [r3, #0]
}
 80029fc:	bd10      	pop	{r4, pc}
	return 0;
 80029fe:	2000      	movs	r0, #0
	else if(sw_num == 3){
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d1fb      	bne.n	80029fc <sw.part.0+0x3c>
		if(SW_READ(3)) old_key = 3;
 8002a04:	21a0      	movs	r1, #160	; 0xa0
 8002a06:	2204      	movs	r2, #4
 8002a08:	05c9      	lsls	r1, r1, #23
 8002a0a:	690c      	ldr	r4, [r1, #16]
 8002a0c:	4214      	tst	r4, r2
 8002a0e:	d0e2      	beq.n	80029d6 <sw.part.0+0x16>
		else if(!SW_READ(3) && old_key == 3) { nextion_inst_set(user_sleep.sleep_start); old_key = 0; return 1; }
 8002a10:	690b      	ldr	r3, [r1, #16]
 8002a12:	4213      	tst	r3, r2
 8002a14:	d0f2      	beq.n	80029fc <sw.part.0+0x3c>
 8002a16:	4b02      	ldr	r3, [pc, #8]	; (8002a20 <sw.part.0+0x60>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	d1ee      	bne.n	80029fc <sw.part.0+0x3c>
 8002a1e:	e7e5      	b.n	80029ec <sw.part.0+0x2c>
 8002a20:	20000294 	.word	0x20000294
 8002a24:	20000314 	.word	0x20000314

08002a28 <sw>:
uint8_t sw(uint8_t sw_num){
 8002a28:	b570      	push	{r4, r5, r6, lr}
	if(sw_num == 1){
 8002a2a:	2801      	cmp	r0, #1
 8002a2c:	d119      	bne.n	8002a62 <sw+0x3a>
		if(SW_READ(1)) old_key = 1;
 8002a2e:	23a0      	movs	r3, #160	; 0xa0
 8002a30:	05db      	lsls	r3, r3, #23
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	0014      	movs	r4, r2
 8002a36:	4004      	ands	r4, r0
 8002a38:	4202      	tst	r2, r0
 8002a3a:	d103      	bne.n	8002a44 <sw+0x1c>
 8002a3c:	4b0c      	ldr	r3, [pc, #48]	; (8002a70 <sw+0x48>)
 8002a3e:	7018      	strb	r0, [r3, #0]
}
 8002a40:	0020      	movs	r0, r4
 8002a42:	bd70      	pop	{r4, r5, r6, pc}
		else if(!SW_READ(1) && old_key == 1) { nextion_inst_set(user_sleep.sleep_start); old_key = 0; return 1; }
 8002a44:	691b      	ldr	r3, [r3, #16]
	return 0;
 8002a46:	2400      	movs	r4, #0
		else if(!SW_READ(1) && old_key == 1) { nextion_inst_set(user_sleep.sleep_start); old_key = 0; return 1; }
 8002a48:	4203      	tst	r3, r0
 8002a4a:	d0f9      	beq.n	8002a40 <sw+0x18>
 8002a4c:	4e08      	ldr	r6, [pc, #32]	; (8002a70 <sw+0x48>)
 8002a4e:	2500      	movs	r5, #0
 8002a50:	7834      	ldrb	r4, [r6, #0]
 8002a52:	2c01      	cmp	r4, #1
 8002a54:	d109      	bne.n	8002a6a <sw+0x42>
 8002a56:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <sw+0x4c>)
 8002a58:	6818      	ldr	r0, [r3, #0]
 8002a5a:	f7ff fbc1 	bl	80021e0 <nextion_inst_set>
 8002a5e:	7035      	strb	r5, [r6, #0]
 8002a60:	e7ee      	b.n	8002a40 <sw+0x18>
 8002a62:	f7ff ffad 	bl	80029c0 <sw.part.0>
 8002a66:	0004      	movs	r4, r0
 8002a68:	e7ea      	b.n	8002a40 <sw+0x18>
	return 0;
 8002a6a:	002c      	movs	r4, r5
 8002a6c:	e7e8      	b.n	8002a40 <sw+0x18>
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	20000294 	.word	0x20000294
 8002a74:	20000314 	.word	0x20000314

08002a78 <door_lock_control>:
	door_lock = !door_lock;
 8002a78:	4a04      	ldr	r2, [pc, #16]	; (8002a8c <door_lock_control+0x14>)
 8002a7a:	7813      	ldrb	r3, [r2, #0]
 8002a7c:	4259      	negs	r1, r3
 8002a7e:	414b      	adcs	r3, r1
 8002a80:	7013      	strb	r3, [r2, #0]
	Re = 0;
 8002a82:	2200      	movs	r2, #0
 8002a84:	4b02      	ldr	r3, [pc, #8]	; (8002a90 <door_lock_control+0x18>)
 8002a86:	701a      	strb	r2, [r3, #0]
}
 8002a88:	4770      	bx	lr
 8002a8a:	46c0      	nop			; (mov r8, r8)
 8002a8c:	20000158 	.word	0x20000158
 8002a90:	200000a8 	.word	0x200000a8

08002a94 <door_open_control>:
void door_open_control(void){
 8002a94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	LED(1, door_state);
 8002a96:	4f34      	ldr	r7, [pc, #208]	; (8002b68 <door_open_control+0xd4>)
	if(sw(1)){
 8002a98:	2001      	movs	r0, #1
	LED(1, door_state);
 8002a9a:	783b      	ldrb	r3, [r7, #0]
 8002a9c:	1e5a      	subs	r2, r3, #1
 8002a9e:	4193      	sbcs	r3, r2
 8002aa0:	4a32      	ldr	r2, [pc, #200]	; (8002b6c <door_open_control+0xd8>)
 8002aa2:	425b      	negs	r3, r3
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	22a0      	movs	r2, #160	; 0xa0
 8002aa8:	3308      	adds	r3, #8
 8002aaa:	05d2      	lsls	r2, r2, #23
 8002aac:	6193      	str	r3, [r2, #24]
	if(sw(1)){
 8002aae:	f7ff ffbb 	bl	8002a28 <sw>
 8002ab2:	4d2f      	ldr	r5, [pc, #188]	; (8002b70 <door_open_control+0xdc>)
 8002ab4:	2800      	cmp	r0, #0
 8002ab6:	d00e      	beq.n	8002ad6 <door_open_control+0x42>
		if(door_lock == 0 && door_state == door_close_state){
 8002ab8:	4b2e      	ldr	r3, [pc, #184]	; (8002b74 <door_open_control+0xe0>)
 8002aba:	783a      	ldrb	r2, [r7, #0]
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	0019      	movs	r1, r3
 8002ac0:	4311      	orrs	r1, r2
 8002ac2:	d122      	bne.n	8002b0a <door_open_control+0x76>
			user_buz.buzM = buz_door_on;
 8002ac4:	4b2c      	ldr	r3, [pc, #176]	; (8002b78 <door_open_control+0xe4>)
 8002ac6:	4a2d      	ldr	r2, [pc, #180]	; (8002b7c <door_open_control+0xe8>)
 8002ac8:	801a      	strh	r2, [r3, #0]
			pushed_sw = 1;
 8002aca:	2301      	movs	r3, #1
			pushed_sw = 2;
 8002acc:	702b      	strb	r3, [r5, #0]
			t = HAL_GetTick();
 8002ace:	f000 fc9b 	bl	8003408 <HAL_GetTick>
 8002ad2:	4b2b      	ldr	r3, [pc, #172]	; (8002b80 <door_open_control+0xec>)
 8002ad4:	6018      	str	r0, [r3, #0]
	if(pushed_sw == 1){
 8002ad6:	782c      	ldrb	r4, [r5, #0]
 8002ad8:	2c01      	cmp	r4, #1
 8002ada:	d133      	bne.n	8002b44 <door_open_control+0xb0>
		if(user_buz.buzM == 0){
 8002adc:	4b26      	ldr	r3, [pc, #152]	; (8002b78 <door_open_control+0xe4>)
 8002ade:	4e28      	ldr	r6, [pc, #160]	; (8002b80 <door_open_control+0xec>)
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d126      	bne.n	8002b36 <door_open_control+0xa2>
			if(HAL_GetTick() - t > 3000){                            // wait 3 second
 8002ae8:	f000 fc8e 	bl	8003408 <HAL_GetTick>
 8002aec:	6833      	ldr	r3, [r6, #0]
 8002aee:	1ac0      	subs	r0, r0, r3
 8002af0:	4b24      	ldr	r3, [pc, #144]	; (8002b84 <door_open_control+0xf0>)
 8002af2:	4298      	cmp	r0, r3
 8002af4:	d925      	bls.n	8002b42 <door_open_control+0xae>
				if(HAL_GetTick() - t < 4000) setMotor(DRV8830_CW);   // run motor 1 second
 8002af6:	f000 fc87 	bl	8003408 <HAL_GetTick>
 8002afa:	6833      	ldr	r3, [r6, #0]
 8002afc:	1ac0      	subs	r0, r0, r3
 8002afe:	23fa      	movs	r3, #250	; 0xfa
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	4298      	cmp	r0, r3
 8002b04:	d20b      	bcs.n	8002b1e <door_open_control+0x8a>
		if(HAL_GetTick() - t < 1000) setMotor(DRV8830_CCW);
 8002b06:	0020      	movs	r0, r4
 8002b08:	e012      	b.n	8002b30 <door_open_control+0x9c>
		else if(door_state == door_open_state){
 8002b0a:	2a01      	cmp	r2, #1
 8002b0c:	d101      	bne.n	8002b12 <door_open_control+0x7e>
			pushed_sw = 2;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e7dc      	b.n	8002acc <door_open_control+0x38>
		else if(door_lock == 1){
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d1df      	bne.n	8002ad6 <door_open_control+0x42>
			user_buz.buzM = buz_door_on;
 8002b16:	4b18      	ldr	r3, [pc, #96]	; (8002b78 <door_open_control+0xe4>)
 8002b18:	4a1b      	ldr	r2, [pc, #108]	; (8002b88 <door_open_control+0xf4>)
 8002b1a:	801a      	strh	r2, [r3, #0]
 8002b1c:	e7db      	b.n	8002ad6 <door_open_control+0x42>
					t = HAL_GetTick();
 8002b1e:	f000 fc73 	bl	8003408 <HAL_GetTick>
					door_open = 1;
 8002b22:	4b1a      	ldr	r3, [pc, #104]	; (8002b8c <door_open_control+0xf8>)
					t = HAL_GetTick();
 8002b24:	6030      	str	r0, [r6, #0]
					door_open = 1;
 8002b26:	701c      	strb	r4, [r3, #0]
					pushed_sw = 0;
 8002b28:	9b01      	ldr	r3, [sp, #4]
					door_state = door_open_state;
 8002b2a:	703c      	strb	r4, [r7, #0]
					setMotor(DRV8830_STOP);
 8002b2c:	0018      	movs	r0, r3
					pushed_sw = 0;
 8002b2e:	702b      	strb	r3, [r5, #0]
			setMotor(DRV8830_STOP);
 8002b30:	f7ff fbb2 	bl	8002298 <setMotor>
}
 8002b34:	e005      	b.n	8002b42 <door_open_control+0xae>
		else { setMotor(DRV8830_STOP); t = HAL_GetTick(); }
 8002b36:	2000      	movs	r0, #0
 8002b38:	f7ff fbae 	bl	8002298 <setMotor>
 8002b3c:	f000 fc64 	bl	8003408 <HAL_GetTick>
 8002b40:	6030      	str	r0, [r6, #0]
}
 8002b42:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	else if(pushed_sw == 2){
 8002b44:	2c02      	cmp	r4, #2
 8002b46:	d1fc      	bne.n	8002b42 <door_open_control+0xae>
		if(HAL_GetTick() - t < 1000) setMotor(DRV8830_CCW);
 8002b48:	f000 fc5e 	bl	8003408 <HAL_GetTick>
 8002b4c:	4b0c      	ldr	r3, [pc, #48]	; (8002b80 <door_open_control+0xec>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	1ac0      	subs	r0, r0, r3
 8002b52:	23fa      	movs	r3, #250	; 0xfa
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4298      	cmp	r0, r3
 8002b58:	d3d5      	bcc.n	8002b06 <door_open_control+0x72>
			door_state = door_close_state;
 8002b5a:	2000      	movs	r0, #0
			door_open = 0;
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <door_open_control+0xf8>)
			door_state = door_close_state;
 8002b5e:	7038      	strb	r0, [r7, #0]
			door_open = 0;
 8002b60:	7018      	strb	r0, [r3, #0]
			pushed_sw = 0;
 8002b62:	7028      	strb	r0, [r5, #0]
 8002b64:	e7e4      	b.n	8002b30 <door_open_control+0x9c>
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	2000015a 	.word	0x2000015a
 8002b6c:	0007fff8 	.word	0x0007fff8
 8002b70:	200002a1 	.word	0x200002a1
 8002b74:	20000158 	.word	0x20000158
 8002b78:	200002d8 	.word	0x200002d8
 8002b7c:	00000203 	.word	0x00000203
 8002b80:	200002b8 	.word	0x200002b8
 8002b84:	00000bb8 	.word	0x00000bb8
 8002b88:	00000403 	.word	0x00000403
 8002b8c:	20000159 	.word	0x20000159

08002b90 <PIR_Sensor>:
void PIR_Sensor(void){
 8002b90:	b510      	push	{r4, lr}
	LED(2, pir_sen);
 8002b92:	4c16      	ldr	r4, [pc, #88]	; (8002bec <PIR_Sensor+0x5c>)
 8002b94:	7822      	ldrb	r2, [r4, #0]
 8002b96:	0013      	movs	r3, r2
 8002b98:	1e59      	subs	r1, r3, #1
 8002b9a:	418b      	sbcs	r3, r1
 8002b9c:	4914      	ldr	r1, [pc, #80]	; (8002bf0 <PIR_Sensor+0x60>)
 8002b9e:	425b      	negs	r3, r3
 8002ba0:	400b      	ands	r3, r1
 8002ba2:	21a0      	movs	r1, #160	; 0xa0
 8002ba4:	3310      	adds	r3, #16
 8002ba6:	05c9      	lsls	r1, r1, #23
 8002ba8:	618b      	str	r3, [r1, #24]
	if((PIR_LEFT || PIR_RIGHT) && pir_sen == 0) { pir_sen = 1; t = HAL_GetTick(); nextion_inst_set(user_sleep.sleep_start); }
 8002baa:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <PIR_Sensor+0x64>)
 8002bac:	6919      	ldr	r1, [r3, #16]
 8002bae:	0789      	lsls	r1, r1, #30
 8002bb0:	d402      	bmi.n	8002bb8 <PIR_Sensor+0x28>
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	071b      	lsls	r3, r3, #28
 8002bb6:	d50b      	bpl.n	8002bd0 <PIR_Sensor+0x40>
 8002bb8:	2a00      	cmp	r2, #0
 8002bba:	d109      	bne.n	8002bd0 <PIR_Sensor+0x40>
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	7023      	strb	r3, [r4, #0]
 8002bc0:	f000 fc22 	bl	8003408 <HAL_GetTick>
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	; (8002bf8 <PIR_Sensor+0x68>)
 8002bc6:	6018      	str	r0, [r3, #0]
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <PIR_Sensor+0x6c>)
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	f7ff fb08 	bl	80021e0 <nextion_inst_set>
	if(pir_sen == 1){
 8002bd0:	7823      	ldrb	r3, [r4, #0]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d109      	bne.n	8002bea <PIR_Sensor+0x5a>
		if(HAL_GetTick() - t > 5000) pir_sen = 0;
 8002bd6:	f000 fc17 	bl	8003408 <HAL_GetTick>
 8002bda:	4b07      	ldr	r3, [pc, #28]	; (8002bf8 <PIR_Sensor+0x68>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	1ac0      	subs	r0, r0, r3
 8002be0:	4b07      	ldr	r3, [pc, #28]	; (8002c00 <PIR_Sensor+0x70>)
 8002be2:	4298      	cmp	r0, r3
 8002be4:	d901      	bls.n	8002bea <PIR_Sensor+0x5a>
 8002be6:	2300      	movs	r3, #0
 8002be8:	7023      	strb	r3, [r4, #0]
}
 8002bea:	bd10      	pop	{r4, pc}
 8002bec:	20000295 	.word	0x20000295
 8002bf0:	000ffff0 	.word	0x000ffff0
 8002bf4:	50000400 	.word	0x50000400
 8002bf8:	200002b4 	.word	0x200002b4
 8002bfc:	20000314 	.word	0x20000314
 8002c00:	00001388 	.word	0x00001388

08002c04 <car_call>:
void car_call(void){
 8002c04:	b570      	push	{r4, r5, r6, lr}
	if(car_state == car_wating)       {  if(sw(2))                     { car_state = car_prepare; Re = 0; t = HAL_GetTick(); }  }
 8002c06:	4c1e      	ldr	r4, [pc, #120]	; (8002c80 <car_call+0x7c>)
 8002c08:	7825      	ldrb	r5, [r4, #0]
 8002c0a:	2d00      	cmp	r5, #0
 8002c0c:	d10d      	bne.n	8002c2a <car_call+0x26>
	if(sw_num == 1){
 8002c0e:	2002      	movs	r0, #2
 8002c10:	f7ff fed6 	bl	80029c0 <sw.part.0>
	if(car_state == car_wating)       {  if(sw(2))                     { car_state = car_prepare; Re = 0; t = HAL_GetTick(); }  }
 8002c14:	2800      	cmp	r0, #0
 8002c16:	d017      	beq.n	8002c48 <car_call+0x44>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	7023      	strb	r3, [r4, #0]
 8002c1c:	4b19      	ldr	r3, [pc, #100]	; (8002c84 <car_call+0x80>)
 8002c1e:	701d      	strb	r5, [r3, #0]
	else if(car_state == car_arrival) {  if(menu_fuc.touch_id == 6)    { car_state = car_ride;    Re = 0; t = HAL_GetTick(); }  }
 8002c20:	f000 fbf2 	bl	8003408 <HAL_GetTick>
 8002c24:	4b18      	ldr	r3, [pc, #96]	; (8002c88 <car_call+0x84>)
 8002c26:	6018      	str	r0, [r3, #0]
 8002c28:	e00e      	b.n	8002c48 <car_call+0x44>
	else if(car_state == car_prepare) {  if(HAL_GetTick() - t > 5000)  { car_state = car_arrival; Re = 0;                    }  }
 8002c2a:	2d01      	cmp	r5, #1
 8002c2c:	d10d      	bne.n	8002c4a <car_call+0x46>
 8002c2e:	f000 fbeb 	bl	8003408 <HAL_GetTick>
 8002c32:	4b15      	ldr	r3, [pc, #84]	; (8002c88 <car_call+0x84>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	1ac0      	subs	r0, r0, r3
 8002c38:	4b14      	ldr	r3, [pc, #80]	; (8002c8c <car_call+0x88>)
 8002c3a:	4298      	cmp	r0, r3
 8002c3c:	d904      	bls.n	8002c48 <car_call+0x44>
 8002c3e:	2302      	movs	r3, #2
 8002c40:	2200      	movs	r2, #0
 8002c42:	7023      	strb	r3, [r4, #0]
 8002c44:	4b0f      	ldr	r3, [pc, #60]	; (8002c84 <car_call+0x80>)
 8002c46:	701a      	strb	r2, [r3, #0]
}
 8002c48:	bd70      	pop	{r4, r5, r6, pc}
	else if(car_state == car_arrival) {  if(menu_fuc.touch_id == 6)    { car_state = car_ride;    Re = 0; t = HAL_GetTick(); }  }
 8002c4a:	2d02      	cmp	r5, #2
 8002c4c:	d109      	bne.n	8002c62 <car_call+0x5e>
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <car_call+0x8c>)
 8002c50:	791b      	ldrb	r3, [r3, #4]
 8002c52:	2b06      	cmp	r3, #6
 8002c54:	d1f8      	bne.n	8002c48 <car_call+0x44>
 8002c56:	2200      	movs	r2, #0
 8002c58:	3b03      	subs	r3, #3
 8002c5a:	7023      	strb	r3, [r4, #0]
 8002c5c:	4b09      	ldr	r3, [pc, #36]	; (8002c84 <car_call+0x80>)
 8002c5e:	701a      	strb	r2, [r3, #0]
 8002c60:	e7de      	b.n	8002c20 <car_call+0x1c>
	else if(car_state == car_ride)    {  if(HAL_GetTick() - t > 10000) { car_state = car_wating;  Re = 0;                    }  }
 8002c62:	2d03      	cmp	r5, #3
 8002c64:	d1f0      	bne.n	8002c48 <car_call+0x44>
 8002c66:	f000 fbcf 	bl	8003408 <HAL_GetTick>
 8002c6a:	4b07      	ldr	r3, [pc, #28]	; (8002c88 <car_call+0x84>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	1ac0      	subs	r0, r0, r3
 8002c70:	4b08      	ldr	r3, [pc, #32]	; (8002c94 <car_call+0x90>)
 8002c72:	4298      	cmp	r0, r3
 8002c74:	d9e8      	bls.n	8002c48 <car_call+0x44>
 8002c76:	2300      	movs	r3, #0
 8002c78:	4a02      	ldr	r2, [pc, #8]	; (8002c84 <car_call+0x80>)
 8002c7a:	7023      	strb	r3, [r4, #0]
 8002c7c:	7013      	strb	r3, [r2, #0]
}
 8002c7e:	e7e3      	b.n	8002c48 <car_call+0x44>
 8002c80:	20000138 	.word	0x20000138
 8002c84:	200000a8 	.word	0x200000a8
 8002c88:	200002b0 	.word	0x200002b0
 8002c8c:	00001388 	.word	0x00001388
 8002c90:	20000278 	.word	0x20000278
 8002c94:	00002710 	.word	0x00002710

08002c98 <post_box>:
void post_box(void){
 8002c98:	b510      	push	{r4, lr}
 8002c9a:	2003      	movs	r0, #3
 8002c9c:	f7ff fe90 	bl	80029c0 <sw.part.0>
 8002ca0:	4c17      	ldr	r4, [pc, #92]	; (8002d00 <post_box+0x68>)
	if(sw(3)){
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d00a      	beq.n	8002cbc <post_box+0x24>
		post++, Re = 0;
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	7822      	ldrb	r2, [r4, #0]
 8002caa:	4b16      	ldr	r3, [pc, #88]	; (8002d04 <post_box+0x6c>)
 8002cac:	3201      	adds	r2, #1
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	7019      	strb	r1, [r3, #0]
		sprintf(post_state_text, "%d Box", post);
 8002cb2:	4815      	ldr	r0, [pc, #84]	; (8002d08 <post_box+0x70>)
 8002cb4:	4915      	ldr	r1, [pc, #84]	; (8002d0c <post_box+0x74>)
		post++, Re = 0;
 8002cb6:	7022      	strb	r2, [r4, #0]
		sprintf(post_state_text, "%d Box", post);
 8002cb8:	f002 fbaa 	bl	8005410 <siprintf>
	if(menu_fuc.touch_id == 7 && post > 0){
 8002cbc:	4a14      	ldr	r2, [pc, #80]	; (8002d10 <post_box+0x78>)
 8002cbe:	7823      	ldrb	r3, [r4, #0]
 8002cc0:	7912      	ldrb	r2, [r2, #4]
 8002cc2:	2a07      	cmp	r2, #7
 8002cc4:	d119      	bne.n	8002cfa <post_box+0x62>
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <post_box+0x48>
		if(!door_lock){
 8002cca:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <post_box+0x7c>)
 8002ccc:	7811      	ldrb	r1, [r2, #0]
 8002cce:	4a12      	ldr	r2, [pc, #72]	; (8002d18 <post_box+0x80>)
 8002cd0:	2900      	cmp	r1, #0
 8002cd2:	d109      	bne.n	8002ce8 <post_box+0x50>
			Re = 0;
 8002cd4:	480b      	ldr	r0, [pc, #44]	; (8002d04 <post_box+0x6c>)
			user_buz.buz_re = post;
 8002cd6:	7053      	strb	r3, [r2, #1]
			Re = 0;
 8002cd8:	7001      	strb	r1, [r0, #0]
			user_buz.buzM = buz_post_on;
 8002cda:	2001      	movs	r0, #1
			post = 0;
 8002cdc:	7021      	strb	r1, [r4, #0]
			user_buz.buzM = buz_post_on;
 8002cde:	7010      	strb	r0, [r2, #0]
	else LED(3,0);
 8002ce0:	23a0      	movs	r3, #160	; 0xa0
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	05db      	lsls	r3, r3, #23
 8002ce6:	e006      	b.n	8002cf6 <post_box+0x5e>
			user_buz.buzM = buz_error_on;
 8002ce8:	2381      	movs	r3, #129	; 0x81
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	8013      	strh	r3, [r2, #0]
	if(post > 0) LED(3,1);
 8002cee:	23a0      	movs	r3, #160	; 0xa0
 8002cf0:	2280      	movs	r2, #128	; 0x80
 8002cf2:	05db      	lsls	r3, r3, #23
 8002cf4:	0392      	lsls	r2, r2, #14
	else LED(3,0);
 8002cf6:	619a      	str	r2, [r3, #24]
}
 8002cf8:	bd10      	pop	{r4, pc}
	if(post > 0) LED(3,1);
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f7      	bne.n	8002cee <post_box+0x56>
 8002cfe:	e7ef      	b.n	8002ce0 <post_box+0x48>
 8002d00:	20000296 	.word	0x20000296
 8002d04:	200000a8 	.word	0x200000a8
 8002d08:	20000297 	.word	0x20000297
 8002d0c:	08005f5a 	.word	0x08005f5a
 8002d10:	20000278 	.word	0x20000278
 8002d14:	20000158 	.word	0x20000158
 8002d18:	200002d8 	.word	0x200002d8

08002d1c <menu_etc_sensor_fuc>:
void menu_etc_sensor_fuc(void){
 8002d1c:	b510      	push	{r4, lr}
	if(menu_fuc.touch_id == 8 && !door_open) door_lock_control();
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <menu_etc_sensor_fuc+0x28>)
 8002d20:	791b      	ldrb	r3, [r3, #4]
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	d105      	bne.n	8002d32 <menu_etc_sensor_fuc+0x16>
 8002d26:	4b08      	ldr	r3, [pc, #32]	; (8002d48 <menu_etc_sensor_fuc+0x2c>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <menu_etc_sensor_fuc+0x16>
 8002d2e:	f7ff fea3 	bl	8002a78 <door_lock_control>
	door_open_control();
 8002d32:	f7ff feaf 	bl	8002a94 <door_open_control>
	PIR_Sensor();
 8002d36:	f7ff ff2b 	bl	8002b90 <PIR_Sensor>
	car_call();
 8002d3a:	f7ff ff63 	bl	8002c04 <car_call>
	post_box();
 8002d3e:	f7ff ffab 	bl	8002c98 <post_box>
}
 8002d42:	bd10      	pop	{r4, pc}
 8002d44:	20000278 	.word	0x20000278
 8002d48:	20000159 	.word	0x20000159

08002d4c <HAL_SYSTICK_Callback>:
/* co2 display function end */

/* user_buz running function start */
void HAL_SYSTICK_Callback(void){
	if(user_buz.buzM) user_buz.buzC++;
	else user_buz.buzC = 0;
 8002d4c:	2300      	movs	r3, #0
void HAL_SYSTICK_Callback(void){
 8002d4e:	b510      	push	{r4, lr}
	if(user_buz.buzM) user_buz.buzC++;
 8002d50:	4c1b      	ldr	r4, [pc, #108]	; (8002dc0 <HAL_SYSTICK_Callback+0x74>)
 8002d52:	7820      	ldrb	r0, [r4, #0]
 8002d54:	4298      	cmp	r0, r3
 8002d56:	d002      	beq.n	8002d5e <HAL_SYSTICK_Callback+0x12>
 8002d58:	8863      	ldrh	r3, [r4, #2]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	b29b      	uxth	r3, r3

	if(user_buz.buz_re > 0){
 8002d5e:	7862      	ldrb	r2, [r4, #1]
 8002d60:	8063      	strh	r3, [r4, #2]
 8002d62:	2a00      	cmp	r2, #0
 8002d64:	d005      	beq.n	8002d72 <HAL_SYSTICK_Callback+0x26>
		if(user_buz.buzM == buz_post_on){
 8002d66:	2801      	cmp	r0, #1
 8002d68:	d10e      	bne.n	8002d88 <HAL_SYSTICK_Callback+0x3c>
			if(user_buz.buzC < 100) user_buz.buz_run_fuc(buz_on_state);
 8002d6a:	68e2      	ldr	r2, [r4, #12]
 8002d6c:	2b63      	cmp	r3, #99	; 0x63
 8002d6e:	d801      	bhi.n	8002d74 <HAL_SYSTICK_Callback+0x28>
				user_buz.buzC = 0;
			}
		}
		else if(user_buz.buzM == buz_door_on){
			if(user_buz.buzC < 500) user_buz.buz_run_fuc(buz_on_state);
			else if(user_buz.buzC < 1000) user_buz.buz_run_fuc(buz_off_state);
 8002d70:	4790      	blx	r2
				user_buz.buz_check_fuc(&user_buz);
				user_buz.buzC = 0;
			}
		}
	}
}
 8002d72:	bd10      	pop	{r4, pc}
			else if(user_buz.buzC < 150) user_buz.buz_run_fuc(buz_off_state);
 8002d74:	2000      	movs	r0, #0
 8002d76:	2b95      	cmp	r3, #149	; 0x95
 8002d78:	d9fa      	bls.n	8002d70 <HAL_SYSTICK_Callback+0x24>
				user_buz.buz_run_fuc(buz_off_state);
 8002d7a:	4790      	blx	r2
				user_buz.buz_check_fuc(&user_buz);
 8002d7c:	68a3      	ldr	r3, [r4, #8]
 8002d7e:	0020      	movs	r0, r4
 8002d80:	4798      	blx	r3
				user_buz.buzC = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	8063      	strh	r3, [r4, #2]
}
 8002d86:	e7f4      	b.n	8002d72 <HAL_SYSTICK_Callback+0x26>
		else if(user_buz.buzM == buz_error_on){
 8002d88:	2802      	cmp	r0, #2
 8002d8a:	d10b      	bne.n	8002da4 <HAL_SYSTICK_Callback+0x58>
			if(user_buz.buzC < 100) user_buz.buz_run_fuc(buz_on_state);
 8002d8c:	68e2      	ldr	r2, [r4, #12]
			if(user_buz.buzC < 50) user_buz.buz_run_fuc(buz_on_state);
 8002d8e:	3801      	subs	r0, #1
 8002d90:	2b31      	cmp	r3, #49	; 0x31
 8002d92:	d9ed      	bls.n	8002d70 <HAL_SYSTICK_Callback+0x24>
			else if(user_buz.buzC < 100) user_buz.buz_run_fuc(buz_off_state);
 8002d94:	2000      	movs	r0, #0
 8002d96:	2b63      	cmp	r3, #99	; 0x63
 8002d98:	d9ea      	bls.n	8002d70 <HAL_SYSTICK_Callback+0x24>
			else if(user_buz.buzC < 200) user_buz.buz_run_fuc(buz_on_state);
 8002d9a:	2001      	movs	r0, #1
 8002d9c:	2bc7      	cmp	r3, #199	; 0xc7
 8002d9e:	d9e7      	bls.n	8002d70 <HAL_SYSTICK_Callback+0x24>
				user_buz.buz_run_fuc(buz_off_state);
 8002da0:	2000      	movs	r0, #0
 8002da2:	e7ea      	b.n	8002d7a <HAL_SYSTICK_Callback+0x2e>
		else if(user_buz.buzM == buz_door_on){
 8002da4:	2803      	cmp	r0, #3
 8002da6:	d1e4      	bne.n	8002d72 <HAL_SYSTICK_Callback+0x26>
			if(user_buz.buzC < 500) user_buz.buz_run_fuc(buz_on_state);
 8002da8:	21fa      	movs	r1, #250	; 0xfa
			if(user_buz.buzC < 100) user_buz.buz_run_fuc(buz_on_state);
 8002daa:	68e2      	ldr	r2, [r4, #12]
			if(user_buz.buzC < 500) user_buz.buz_run_fuc(buz_on_state);
 8002dac:	0049      	lsls	r1, r1, #1
 8002dae:	3802      	subs	r0, #2
 8002db0:	428b      	cmp	r3, r1
 8002db2:	d3dd      	bcc.n	8002d70 <HAL_SYSTICK_Callback+0x24>
			else if(user_buz.buzC < 1000) user_buz.buz_run_fuc(buz_off_state);
 8002db4:	21fa      	movs	r1, #250	; 0xfa
 8002db6:	2000      	movs	r0, #0
 8002db8:	0089      	lsls	r1, r1, #2
 8002dba:	428b      	cmp	r3, r1
 8002dbc:	d2dd      	bcs.n	8002d7a <HAL_SYSTICK_Callback+0x2e>
 8002dbe:	e7d7      	b.n	8002d70 <HAL_SYSTICK_Callback+0x24>
 8002dc0:	200002d8 	.word	0x200002d8

08002dc4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002dc4:	b510      	push	{r4, lr}
 8002dc6:	b09c      	sub	sp, #112	; 0x70
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dc8:	2224      	movs	r2, #36	; 0x24
 8002dca:	2100      	movs	r1, #0
 8002dcc:	a80f      	add	r0, sp, #60	; 0x3c
 8002dce:	f002 fb17 	bl	8005400 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dd2:	2214      	movs	r2, #20
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	a801      	add	r0, sp, #4
 8002dd8:	f002 fb12 	bl	8005400 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ddc:	2220      	movs	r2, #32
 8002dde:	2100      	movs	r1, #0
 8002de0:	a806      	add	r0, sp, #24
 8002de2:	f002 fb0d 	bl	8005400 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002de6:	491d      	ldr	r1, [pc, #116]	; (8002e5c <SystemClock_Config+0x98>)
 8002de8:	4a1d      	ldr	r2, [pc, #116]	; (8002e60 <SystemClock_Config+0x9c>)
 8002dea:	680b      	ldr	r3, [r1, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dec:	2401      	movs	r4, #1
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dee:	401a      	ands	r2, r3
 8002df0:	2380      	movs	r3, #128	; 0x80
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	4313      	orrs	r3, r2
 8002df6:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002df8:	2302      	movs	r3, #2
 8002dfa:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dfc:	9318      	str	r3, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8002e02:	2380      	movs	r3, #128	; 0x80
 8002e04:	02db      	lsls	r3, r3, #11
 8002e06:	931a      	str	r3, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002e08:	2380      	movs	r3, #128	; 0x80
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e0a:	2210      	movs	r2, #16
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002e0c:	03db      	lsls	r3, r3, #15
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e0e:	a80e      	add	r0, sp, #56	; 0x38
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e10:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e12:	9212      	str	r2, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002e14:	931b      	str	r3, [sp, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e16:	f001 f96b 	bl	80040f0 <HAL_RCC_OscConfig>
 8002e1a:	2800      	cmp	r0, #0
 8002e1c:	d001      	beq.n	8002e22 <SystemClock_Config+0x5e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e1e:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002e20:	e7fe      	b.n	8002e20 <SystemClock_Config+0x5c>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e22:	230f      	movs	r3, #15
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e24:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e26:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e28:	9004      	str	r0, [sp, #16]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e2a:	3b0c      	subs	r3, #12
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e2c:	9005      	str	r0, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002e2e:	0021      	movs	r1, r4
 8002e30:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e32:	9302      	str	r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002e34:	f001 fbde 	bl	80045f4 <HAL_RCC_ClockConfig>
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d001      	beq.n	8002e40 <SystemClock_Config+0x7c>
 8002e3c:	b672      	cpsid	i
	while (1)
 8002e3e:	e7fe      	b.n	8002e3e <SystemClock_Config+0x7a>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002e40:	2309      	movs	r3, #9
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002e42:	9008      	str	r0, [sp, #32]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002e44:	900b      	str	r0, [sp, #44]	; 0x2c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e46:	a806      	add	r0, sp, #24
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002e48:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e4a:	f001 fcc1 	bl	80047d0 <HAL_RCCEx_PeriphCLKConfig>
 8002e4e:	2800      	cmp	r0, #0
 8002e50:	d001      	beq.n	8002e56 <SystemClock_Config+0x92>
 8002e52:	b672      	cpsid	i
	while (1)
 8002e54:	e7fe      	b.n	8002e54 <SystemClock_Config+0x90>
}
 8002e56:	b01c      	add	sp, #112	; 0x70
 8002e58:	bd10      	pop	{r4, pc}
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	40007000 	.word	0x40007000
 8002e60:	ffffe7ff 	.word	0xffffe7ff

08002e64 <main>:
{
 8002e64:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e66:	2501      	movs	r5, #1
{
 8002e68:	b08d      	sub	sp, #52	; 0x34
	HAL_Init();
 8002e6a:	f000 faad 	bl	80033c8 <HAL_Init>
	SystemClock_Config();
 8002e6e:	f7ff ffa9 	bl	8002dc4 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e72:	2214      	movs	r2, #20
 8002e74:	2100      	movs	r1, #0
 8002e76:	a807      	add	r0, sp, #28
 8002e78:	f002 fac2 	bl	8005400 <memset>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7c:	2102      	movs	r1, #2
	HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002e7e:	26a0      	movs	r6, #160	; 0xa0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e80:	4b7f      	ldr	r3, [pc, #508]	; (8003080 <main+0x21c>)
	HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002e82:	05f6      	lsls	r6, r6, #23
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002e86:	0030      	movs	r0, r6
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e88:	432a      	orrs	r2, r5
 8002e8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e8e:	2400      	movs	r4, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e90:	402a      	ands	r2, r5
 8002e92:	9203      	str	r2, [sp, #12]
 8002e94:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002e9e:	2200      	movs	r2, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea0:	400b      	ands	r3, r1
 8002ea2:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002ea4:	3136      	adds	r1, #54	; 0x36
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea6:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002ea8:	f000 fbce 	bl	8003648 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin;
 8002eac:	2307      	movs	r3, #7
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eae:	0030      	movs	r0, r6
 8002eb0:	a907      	add	r1, sp, #28
	GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin;
 8002eb2:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002eb4:	9408      	str	r4, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eb6:	9509      	str	r5, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb8:	f000 fb06 	bl	80034c8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8002ebc:	2338      	movs	r3, #56	; 0x38
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ebe:	0030      	movs	r0, r6
 8002ec0:	a907      	add	r1, sp, #28
	GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8002ec2:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec4:	9508      	str	r5, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	9409      	str	r4, [sp, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec8:	940a      	str	r4, [sp, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eca:	f000 fafd 	bl	80034c8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin;
 8002ece:	230a      	movs	r3, #10
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed0:	486c      	ldr	r0, [pc, #432]	; (8003084 <main+0x220>)
 8002ed2:	a907      	add	r1, sp, #28
	GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin;
 8002ed4:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ed6:	9408      	str	r4, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed8:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eda:	f000 faf5 	bl	80034c8 <HAL_GPIO_Init>
	huart1.Instance = USART1;
 8002ede:	486a      	ldr	r0, [pc, #424]	; (8003088 <main+0x224>)
 8002ee0:	4b6a      	ldr	r3, [pc, #424]	; (800308c <main+0x228>)
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ee2:	6084      	str	r4, [r0, #8]
	huart1.Instance = USART1;
 8002ee4:	6003      	str	r3, [r0, #0]
	huart1.Init.BaudRate = 9600;
 8002ee6:	2396      	movs	r3, #150	; 0x96
 8002ee8:	019b      	lsls	r3, r3, #6
 8002eea:	6043      	str	r3, [r0, #4]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002eec:	230c      	movs	r3, #12
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002eee:	60c4      	str	r4, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002ef0:	6104      	str	r4, [r0, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002ef2:	6143      	str	r3, [r0, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ef4:	6184      	str	r4, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ef6:	61c4      	str	r4, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ef8:	6204      	str	r4, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002efa:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8002efc:	f002 fa24 	bl	8005348 <HAL_UART_Init>
 8002f00:	42a0      	cmp	r0, r4
 8002f02:	d001      	beq.n	8002f08 <main+0xa4>
 8002f04:	b672      	cpsid	i
	while (1)
 8002f06:	e7fe      	b.n	8002f06 <main+0xa2>
	hi2c1.Instance = I2C1;
 8002f08:	4c61      	ldr	r4, [pc, #388]	; (8003090 <main+0x22c>)
 8002f0a:	4b62      	ldr	r3, [pc, #392]	; (8003094 <main+0x230>)
	hi2c1.Init.OwnAddress1 = 0;
 8002f0c:	60a0      	str	r0, [r4, #8]
	hi2c1.Instance = I2C1;
 8002f0e:	6023      	str	r3, [r4, #0]
	hi2c1.Init.Timing = 0x00300F38;
 8002f10:	4b61      	ldr	r3, [pc, #388]	; (8003098 <main+0x234>)
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f12:	6120      	str	r0, [r4, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8002f14:	6160      	str	r0, [r4, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f16:	61a0      	str	r0, [r4, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f18:	61e0      	str	r0, [r4, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f1a:	6220      	str	r0, [r4, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f1c:	0020      	movs	r0, r4
	hi2c1.Init.Timing = 0x00300F38;
 8002f1e:	6063      	str	r3, [r4, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f20:	60e5      	str	r5, [r4, #12]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f22:	f000 fd19 	bl	8003958 <HAL_I2C_Init>
 8002f26:	1e01      	subs	r1, r0, #0
 8002f28:	d001      	beq.n	8002f2e <main+0xca>
 8002f2a:	b672      	cpsid	i
	while (1)
 8002f2c:	e7fe      	b.n	8002f2c <main+0xc8>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f2e:	0020      	movs	r0, r4
 8002f30:	f001 f84c 	bl	8003fcc <HAL_I2CEx_ConfigAnalogFilter>
 8002f34:	1e01      	subs	r1, r0, #0
 8002f36:	d001      	beq.n	8002f3c <main+0xd8>
 8002f38:	b672      	cpsid	i
	while (1)
 8002f3a:	e7fe      	b.n	8002f3a <main+0xd6>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f3c:	0020      	movs	r0, r4
 8002f3e:	f001 f86b 	bl	8004018 <HAL_I2CEx_ConfigDigitalFilter>
 8002f42:	1e05      	subs	r5, r0, #0
 8002f44:	d001      	beq.n	8002f4a <main+0xe6>
 8002f46:	b672      	cpsid	i
	while (1)
 8002f48:	e7fe      	b.n	8002f48 <main+0xe4>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f4a:	0001      	movs	r1, r0
 8002f4c:	2208      	movs	r2, #8
 8002f4e:	a805      	add	r0, sp, #20
 8002f50:	f002 fa56 	bl	8005400 <memset>
	TIM_OC_InitTypeDef sConfigOC = {0};
 8002f54:	2210      	movs	r2, #16
 8002f56:	0029      	movs	r1, r5
 8002f58:	a807      	add	r0, sp, #28
 8002f5a:	f002 fa51 	bl	8005400 <memset>
	htim2.Instance = TIM2;
 8002f5e:	2380      	movs	r3, #128	; 0x80
 8002f60:	4c4e      	ldr	r4, [pc, #312]	; (800309c <main+0x238>)
 8002f62:	05db      	lsls	r3, r3, #23
 8002f64:	6023      	str	r3, [r4, #0]
	htim2.Init.Prescaler = 32-1;
 8002f66:	231f      	movs	r3, #31
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f68:	0020      	movs	r0, r4
	htim2.Init.Prescaler = 32-1;
 8002f6a:	6063      	str	r3, [r4, #4]
	htim2.Init.Period = 250-1;
 8002f6c:	33da      	adds	r3, #218	; 0xda
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f6e:	60a5      	str	r5, [r4, #8]
	htim2.Init.Period = 250-1;
 8002f70:	60e3      	str	r3, [r4, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f72:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f74:	6165      	str	r5, [r4, #20]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f76:	f001 fdcf 	bl	8004b18 <HAL_TIM_PWM_Init>
 8002f7a:	2800      	cmp	r0, #0
 8002f7c:	d001      	beq.n	8002f82 <main+0x11e>
 8002f7e:	b672      	cpsid	i
	while (1)
 8002f80:	e7fe      	b.n	8002f80 <main+0x11c>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f82:	9005      	str	r0, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f84:	9006      	str	r0, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f86:	a905      	add	r1, sp, #20
 8002f88:	0020      	movs	r0, r4
 8002f8a:	f001 fe7f 	bl	8004c8c <HAL_TIMEx_MasterConfigSynchronization>
 8002f8e:	1e02      	subs	r2, r0, #0
 8002f90:	d001      	beq.n	8002f96 <main+0x132>
 8002f92:	b672      	cpsid	i
	while (1)
 8002f94:	e7fe      	b.n	8002f94 <main+0x130>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f96:	2360      	movs	r3, #96	; 0x60
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f98:	9009      	str	r0, [sp, #36]	; 0x24
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f9a:	9307      	str	r3, [sp, #28]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f9c:	900a      	str	r0, [sp, #40]	; 0x28
	sConfigOC.Pulse = 125-1;
 8002f9e:	331c      	adds	r3, #28
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fa0:	0020      	movs	r0, r4
 8002fa2:	a907      	add	r1, sp, #28
	sConfigOC.Pulse = 125-1;
 8002fa4:	9308      	str	r3, [sp, #32]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fa6:	f001 fde3 	bl	8004b70 <HAL_TIM_PWM_ConfigChannel>
 8002faa:	9001      	str	r0, [sp, #4]
 8002fac:	2800      	cmp	r0, #0
 8002fae:	d001      	beq.n	8002fb4 <main+0x150>
 8002fb0:	b672      	cpsid	i
	while (1)
 8002fb2:	e7fe      	b.n	8002fb2 <main+0x14e>
	HAL_TIM_MspPostInit(&htim2);
 8002fb4:	0020      	movs	r0, r4
 8002fb6:	f000 f939 	bl	800322c <HAL_TIM_MspPostInit>
	initEns160();
 8002fba:	f7ff f991 	bl	80022e0 <initEns160>
	initDrv8830();
 8002fbe:	f7ff f957 	bl	8002270 <initDrv8830>
	user_buz.buz_reset_fuc = reset_buz;
 8002fc2:	4837      	ldr	r0, [pc, #220]	; (80030a0 <main+0x23c>)
 8002fc4:	4b37      	ldr	r3, [pc, #220]	; (80030a4 <main+0x240>)
	user_xy.touch_reset_fuc = reset_touch;
 8002fc6:	4f38      	ldr	r7, [pc, #224]	; (80030a8 <main+0x244>)
	user_buz.buz_reset_fuc = reset_buz;
 8002fc8:	6043      	str	r3, [r0, #4]
	user_xy.touch_reset_fuc = reset_touch;
 8002fca:	4b38      	ldr	r3, [pc, #224]	; (80030ac <main+0x248>)
	user_sleep.sleep_reset_fuc = reset_sleep;
 8002fcc:	4c38      	ldr	r4, [pc, #224]	; (80030b0 <main+0x24c>)
	user_xy.touch_reset_fuc = reset_touch;
 8002fce:	607b      	str	r3, [r7, #4]
	user_sleep.sleep_reset_fuc = reset_sleep;
 8002fd0:	4b38      	ldr	r3, [pc, #224]	; (80030b4 <main+0x250>)
	user_mode.reset_mode_fuc = reset_mode;
 8002fd2:	4d39      	ldr	r5, [pc, #228]	; (80030b8 <main+0x254>)
	user_sleep.sleep_reset_fuc = reset_sleep;
 8002fd4:	6163      	str	r3, [r4, #20]
	user_mode.reset_mode_fuc = reset_mode;
 8002fd6:	4b39      	ldr	r3, [pc, #228]	; (80030bc <main+0x258>)
	user_sht41.reset_sht41_fuc = reset_sht41;
 8002fd8:	4a39      	ldr	r2, [pc, #228]	; (80030c0 <main+0x25c>)
	user_mode.reset_mode_fuc = reset_mode;
 8002fda:	606b      	str	r3, [r5, #4]
	user_sht41.reset_sht41_fuc = reset_sht41;
 8002fdc:	4b39      	ldr	r3, [pc, #228]	; (80030c4 <main+0x260>)
 8002fde:	6093      	str	r3, [r2, #8]
	user_ens160.reset_ens160_fuc = reset_ens160;
 8002fe0:	4b39      	ldr	r3, [pc, #228]	; (80030c8 <main+0x264>)
 8002fe2:	4a3a      	ldr	r2, [pc, #232]	; (80030cc <main+0x268>)
 8002fe4:	6053      	str	r3, [r2, #4]
	menu_fuc.struct_reset_fuc = menu_struct_reset_fuc;
 8002fe6:	4b3a      	ldr	r3, [pc, #232]	; (80030d0 <main+0x26c>)
 8002fe8:	4a3a      	ldr	r2, [pc, #232]	; (80030d4 <main+0x270>)
 8002fea:	6013      	str	r3, [r2, #0]
	temp_fuc.struct_reset_fuc = temp_struct_reset_fuc;
 8002fec:	4b3a      	ldr	r3, [pc, #232]	; (80030d8 <main+0x274>)
 8002fee:	4a3b      	ldr	r2, [pc, #236]	; (80030dc <main+0x278>)
 8002ff0:	6013      	str	r3, [r2, #0]
	brightness_fuc.struct_reset_fuc = bright_struct_reset_fuc;
 8002ff2:	4b3b      	ldr	r3, [pc, #236]	; (80030e0 <main+0x27c>)
 8002ff4:	4a3b      	ldr	r2, [pc, #236]	; (80030e4 <main+0x280>)
 8002ff6:	6053      	str	r3, [r2, #4]
	co2_fuc.struct_reset_fuc = co2_struct_reset_fuc;
 8002ff8:	4a3b      	ldr	r2, [pc, #236]	; (80030e8 <main+0x284>)
 8002ffa:	4b3c      	ldr	r3, [pc, #240]	; (80030ec <main+0x288>)
 8002ffc:	6013      	str	r3, [r2, #0]
	user_buz.buz_reset_fuc(&user_buz);
 8002ffe:	f7ff f99b 	bl	8002338 <reset_buz>
	user_xy.touch_reset_fuc(&user_xy);
 8003002:	0038      	movs	r0, r7
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4798      	blx	r3
	user_sleep.sleep_reset_fuc(&user_sleep);
 8003008:	0020      	movs	r0, r4
 800300a:	6963      	ldr	r3, [r4, #20]
 800300c:	4798      	blx	r3
	user_mode.reset_mode_fuc(&user_mode);
 800300e:	0028      	movs	r0, r5
 8003010:	686b      	ldr	r3, [r5, #4]
 8003012:	4798      	blx	r3
	user_sht41.reset_sht41_fuc(&user_sht41);
 8003014:	4b2a      	ldr	r3, [pc, #168]	; (80030c0 <main+0x25c>)
 8003016:	482a      	ldr	r0, [pc, #168]	; (80030c0 <main+0x25c>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	4798      	blx	r3
	user_ens160.reset_ens160_fuc(&user_ens160);
 800301c:	4b2b      	ldr	r3, [pc, #172]	; (80030cc <main+0x268>)
 800301e:	482b      	ldr	r0, [pc, #172]	; (80030cc <main+0x268>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	4798      	blx	r3
	menu_fuc.struct_reset_fuc(&menu_fuc);
 8003024:	4b2b      	ldr	r3, [pc, #172]	; (80030d4 <main+0x270>)
 8003026:	482b      	ldr	r0, [pc, #172]	; (80030d4 <main+0x270>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4798      	blx	r3
	temp_fuc.struct_reset_fuc(&temp_fuc);
 800302c:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <main+0x278>)
 800302e:	482b      	ldr	r0, [pc, #172]	; (80030dc <main+0x278>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4798      	blx	r3
	brightness_fuc.struct_reset_fuc(&brightness_fuc);
 8003034:	4b2b      	ldr	r3, [pc, #172]	; (80030e4 <main+0x280>)
 8003036:	482b      	ldr	r0, [pc, #172]	; (80030e4 <main+0x280>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	4798      	blx	r3
	co2_fuc.struct_reset_fuc(&co2_fuc);
 800303c:	4b2a      	ldr	r3, [pc, #168]	; (80030e8 <main+0x284>)
 800303e:	482a      	ldr	r0, [pc, #168]	; (80030e8 <main+0x284>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4798      	blx	r3
	LED(1,0);
 8003044:	2308      	movs	r3, #8
 8003046:	61b3      	str	r3, [r6, #24]
	LED(2,0);
 8003048:	18db      	adds	r3, r3, r3
 800304a:	61b3      	str	r3, [r6, #24]
	LED(3,0);
 800304c:	3310      	adds	r3, #16
 800304e:	61b3      	str	r3, [r6, #24]
	setMotor(DRV8830_STOP);
 8003050:	9801      	ldr	r0, [sp, #4]
 8003052:	f7ff f921 	bl	8002298 <setMotor>
	nextion_inst_set("sendxy=0");
 8003056:	4826      	ldr	r0, [pc, #152]	; (80030f0 <main+0x28c>)
 8003058:	f7ff f8c2 	bl	80021e0 <nextion_inst_set>
	nextion_inst_set(user_sleep.sleep_end);
 800305c:	68a0      	ldr	r0, [r4, #8]
 800305e:	f7ff f8bf 	bl	80021e0 <nextion_inst_set>
	nextion_inst_set(user_sleep.sleep_start);
 8003062:	6820      	ldr	r0, [r4, #0]
 8003064:	f7ff f8bc 	bl	80021e0 <nextion_inst_set>
	nextion_inst_set(user_sleep.sleep_wakeup_mode);
 8003068:	68e0      	ldr	r0, [r4, #12]
 800306a:	f7ff f8b9 	bl	80021e0 <nextion_inst_set>
	nextion_inst_set(user_sleep.sleep_wakeup_mode_com);
 800306e:	6920      	ldr	r0, [r4, #16]
 8003070:	f7ff f8b6 	bl	80021e0 <nextion_inst_set>
		user_mode.change_fuc(&user_mode);
 8003074:	68ab      	ldr	r3, [r5, #8]
 8003076:	0028      	movs	r0, r5
 8003078:	4798      	blx	r3
		user_mode.run_fuc();
 800307a:	68eb      	ldr	r3, [r5, #12]
 800307c:	4798      	blx	r3
	while (1)
 800307e:	e7f9      	b.n	8003074 <main+0x210>
 8003080:	40021000 	.word	0x40021000
 8003084:	50000400 	.word	0x50000400
 8003088:	200001f0 	.word	0x200001f0
 800308c:	40013800 	.word	0x40013800
 8003090:	2000015c 	.word	0x2000015c
 8003094:	40005400 	.word	0x40005400
 8003098:	00300f38 	.word	0x00300f38
 800309c:	200001b0 	.word	0x200001b0
 80030a0:	200002d8 	.word	0x200002d8
 80030a4:	08002339 	.word	0x08002339
 80030a8:	2000032c 	.word	0x2000032c
 80030ac:	08002351 	.word	0x08002351
 80030b0:	20000314 	.word	0x20000314
 80030b4:	08002361 	.word	0x08002361
 80030b8:	200002f4 	.word	0x200002f4
 80030bc:	0800238d 	.word	0x0800238d
 80030c0:	20000304 	.word	0x20000304
 80030c4:	080023a5 	.word	0x080023a5
 80030c8:	080023b5 	.word	0x080023b5
 80030cc:	200002e8 	.word	0x200002e8
 80030d0:	08002425 	.word	0x08002425
 80030d4:	20000278 	.word	0x20000278
 80030d8:	08002451 	.word	0x08002451
 80030dc:	200002bc 	.word	0x200002bc
 80030e0:	0800249d 	.word	0x0800249d
 80030e4:	20000110 	.word	0x20000110
 80030e8:	2000013c 	.word	0x2000013c
 80030ec:	08002535 	.word	0x08002535
 80030f0:	08005e76 	.word	0x08005e76

080030f4 <getTempSht41>:
#include "sht41.h"

extern I2C_HandleTypeDef hi2c1;

SHT41_t	getTempSht41() {
 80030f4:	b570      	push	{r4, r5, r6, lr}
	uint8_t txData = SHT41_MeasureHigh;
 80030f6:	250f      	movs	r5, #15
 80030f8:	23fd      	movs	r3, #253	; 0xfd
	uint8_t	rxData[6];
	SHT41_t result;
	uint16_t buf[2];

	HAL_I2C_Init(&hi2c1);
 80030fa:	4e21      	ldr	r6, [pc, #132]	; (8003180 <getTempSht41+0x8c>)
SHT41_t	getTempSht41() {
 80030fc:	b086      	sub	sp, #24
 80030fe:	0004      	movs	r4, r0
	uint8_t txData = SHT41_MeasureHigh;
 8003100:	446d      	add	r5, sp
	HAL_I2C_Init(&hi2c1);
 8003102:	0030      	movs	r0, r6
	uint8_t txData = SHT41_MeasureHigh;
 8003104:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Init(&hi2c1);
 8003106:	f000 fc27 	bl	8003958 <HAL_I2C_Init>
	int status = HAL_I2C_Master_Transmit(&hi2c1, SHT41_DeviceAddress, &txData, 1, 1);
 800310a:	2301      	movs	r3, #1
 800310c:	002a      	movs	r2, r5
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	2188      	movs	r1, #136	; 0x88
 8003112:	0030      	movs	r0, r6
 8003114:	f000 fc76 	bl	8003a04 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8003118:	2014      	movs	r0, #20
 800311a:	f000 f97b 	bl	8003414 <HAL_Delay>
	status = HAL_I2C_Master_Receive(&hi2c1, SHT41_DeviceAddress, rxData, 6, 10);
 800311e:	230a      	movs	r3, #10
 8003120:	ad04      	add	r5, sp, #16
 8003122:	002a      	movs	r2, r5
 8003124:	2188      	movs	r1, #136	; 0x88
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	0030      	movs	r0, r6
 800312a:	3b04      	subs	r3, #4
 800312c:	f000 fcfc 	bl	8003b28 <HAL_I2C_Master_Receive>
	buf[0] = rxData[0] << 8 | rxData[1];
	buf[1] = rxData[3] << 8 | rxData[4];
	result.temperature = -45.0f + (175.0f * ((float)buf[0] / 65535.0f));
	result.humidity = -6.0f + (125.0f * ((float)buf[1] / 65535.0f));
 8003130:	2213      	movs	r2, #19
 8003132:	446a      	add	r2, sp
 8003134:	7850      	ldrb	r0, [r2, #1]
 8003136:	7813      	ldrb	r3, [r2, #0]
 8003138:	0200      	lsls	r0, r0, #8
 800313a:	4318      	orrs	r0, r3
 800313c:	ba40      	rev16	r0, r0
 800313e:	b280      	uxth	r0, r0
 8003140:	f7fd ff1e 	bl	8000f80 <__aeabi_ui2f>
 8003144:	490f      	ldr	r1, [pc, #60]	; (8003184 <getTempSht41+0x90>)
 8003146:	f7fd fac1 	bl	80006cc <__aeabi_fdiv>
 800314a:	490f      	ldr	r1, [pc, #60]	; (8003188 <getTempSht41+0x94>)
 800314c:	f7fd fbd6 	bl	80008fc <__aeabi_fmul>
 8003150:	490e      	ldr	r1, [pc, #56]	; (800318c <getTempSht41+0x98>)
 8003152:	f7fd fcf9 	bl	8000b48 <__aeabi_fsub>
 8003156:	1c06      	adds	r6, r0, #0
	result.temperature = -45.0f + (175.0f * ((float)buf[0] / 65535.0f));
 8003158:	8828      	ldrh	r0, [r5, #0]
 800315a:	ba40      	rev16	r0, r0
 800315c:	b280      	uxth	r0, r0
 800315e:	f7fd ff0f 	bl	8000f80 <__aeabi_ui2f>
 8003162:	4908      	ldr	r1, [pc, #32]	; (8003184 <getTempSht41+0x90>)
 8003164:	f7fd fab2 	bl	80006cc <__aeabi_fdiv>
 8003168:	4909      	ldr	r1, [pc, #36]	; (8003190 <getTempSht41+0x9c>)
 800316a:	f7fd fbc7 	bl	80008fc <__aeabi_fmul>
 800316e:	4909      	ldr	r1, [pc, #36]	; (8003194 <getTempSht41+0xa0>)
 8003170:	f7fd fcea 	bl	8000b48 <__aeabi_fsub>
	return result;
 8003174:	6020      	str	r0, [r4, #0]
}
 8003176:	0020      	movs	r0, r4
	return result;
 8003178:	6066      	str	r6, [r4, #4]
}
 800317a:	b006      	add	sp, #24
 800317c:	bd70      	pop	{r4, r5, r6, pc}
 800317e:	46c0      	nop			; (mov r8, r8)
 8003180:	2000015c 	.word	0x2000015c
 8003184:	477fff00 	.word	0x477fff00
 8003188:	42fa0000 	.word	0x42fa0000
 800318c:	40c00000 	.word	0x40c00000
 8003190:	432f0000 	.word	0x432f0000
 8003194:	42340000 	.word	0x42340000

08003198 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003198:	2201      	movs	r2, #1
 800319a:	4b05      	ldr	r3, [pc, #20]	; (80031b0 <HAL_MspInit+0x18>)
 800319c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800319e:	430a      	orrs	r2, r1
 80031a0:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80031a2:	2280      	movs	r2, #128	; 0x80
 80031a4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80031a6:	0552      	lsls	r2, r2, #21
 80031a8:	430a      	orrs	r2, r1
 80031aa:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031ac:	4770      	bx	lr
 80031ae:	46c0      	nop			; (mov r8, r8)
 80031b0:	40021000 	.word	0x40021000

080031b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031b4:	b510      	push	{r4, lr}
 80031b6:	0004      	movs	r4, r0
 80031b8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ba:	2214      	movs	r2, #20
 80031bc:	2100      	movs	r1, #0
 80031be:	a801      	add	r0, sp, #4
 80031c0:	f002 f91e 	bl	8005400 <memset>
  if(hi2c->Instance==I2C1)
 80031c4:	4b0f      	ldr	r3, [pc, #60]	; (8003204 <HAL_I2C_MspInit+0x50>)
 80031c6:	6822      	ldr	r2, [r4, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d119      	bne.n	8003200 <HAL_I2C_MspInit+0x4c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031cc:	2102      	movs	r1, #2
 80031ce:	4c0e      	ldr	r4, [pc, #56]	; (8003208 <HAL_I2C_MspInit+0x54>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031d0:	480e      	ldr	r0, [pc, #56]	; (800320c <HAL_I2C_MspInit+0x58>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031d2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80031d4:	430a      	orrs	r2, r1
 80031d6:	62e2      	str	r2, [r4, #44]	; 0x2c
 80031d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80031da:	400b      	ands	r3, r1
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031e0:	23c0      	movs	r3, #192	; 0xc0
 80031e2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031e4:	3bae      	subs	r3, #174	; 0xae
 80031e6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031e8:	3b0f      	subs	r3, #15
 80031ea:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ec:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80031ee:	3b02      	subs	r3, #2
 80031f0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f2:	f000 f969 	bl	80034c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031f6:	2380      	movs	r3, #128	; 0x80
 80031f8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80031fa:	039b      	lsls	r3, r3, #14
 80031fc:	4313      	orrs	r3, r2
 80031fe:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003200:	b006      	add	sp, #24
 8003202:	bd10      	pop	{r4, pc}
 8003204:	40005400 	.word	0x40005400
 8003208:	40021000 	.word	0x40021000
 800320c:	50000400 	.word	0x50000400

08003210 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 8003210:	2380      	movs	r3, #128	; 0x80
 8003212:	6802      	ldr	r2, [r0, #0]
 8003214:	05db      	lsls	r3, r3, #23
 8003216:	429a      	cmp	r2, r3
 8003218:	d104      	bne.n	8003224 <HAL_TIM_PWM_MspInit+0x14>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800321a:	2301      	movs	r3, #1
 800321c:	4a02      	ldr	r2, [pc, #8]	; (8003228 <HAL_TIM_PWM_MspInit+0x18>)
 800321e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003220:	430b      	orrs	r3, r1
 8003222:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003224:	4770      	bx	lr
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	40021000 	.word	0x40021000

0800322c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800322c:	b510      	push	{r4, lr}
 800322e:	0004      	movs	r4, r0
 8003230:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003232:	2214      	movs	r2, #20
 8003234:	2100      	movs	r1, #0
 8003236:	a801      	add	r0, sp, #4
 8003238:	f002 f8e2 	bl	8005400 <memset>
  if(htim->Instance==TIM2)
 800323c:	2380      	movs	r3, #128	; 0x80
 800323e:	6822      	ldr	r2, [r4, #0]
 8003240:	05db      	lsls	r3, r3, #23
 8003242:	429a      	cmp	r2, r3
 8003244:	d114      	bne.n	8003270 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003246:	2001      	movs	r0, #1
 8003248:	4a0a      	ldr	r2, [pc, #40]	; (8003274 <HAL_TIM_MspPostInit+0x48>)
 800324a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800324c:	4301      	orrs	r1, r0
 800324e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003250:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003252:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003254:	4003      	ands	r3, r0
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800325a:	2380      	movs	r3, #128	; 0x80
 800325c:	021b      	lsls	r3, r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800325e:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003260:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003262:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003264:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003266:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8003268:	3303      	adds	r3, #3
 800326a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800326c:	f000 f92c 	bl	80034c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003270:	b006      	add	sp, #24
 8003272:	bd10      	pop	{r4, pc}
 8003274:	40021000 	.word	0x40021000

08003278 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003278:	b510      	push	{r4, lr}
 800327a:	0004      	movs	r4, r0
 800327c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327e:	2214      	movs	r2, #20
 8003280:	2100      	movs	r1, #0
 8003282:	a801      	add	r0, sp, #4
 8003284:	f002 f8bc 	bl	8005400 <memset>
  if(huart->Instance==USART1)
 8003288:	4b10      	ldr	r3, [pc, #64]	; (80032cc <HAL_UART_MspInit+0x54>)
 800328a:	6822      	ldr	r2, [r4, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d11b      	bne.n	80032c8 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003290:	2280      	movs	r2, #128	; 0x80
 8003292:	4b0f      	ldr	r3, [pc, #60]	; (80032d0 <HAL_UART_MspInit+0x58>)
 8003294:	01d2      	lsls	r2, r2, #7
 8003296:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003298:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 800329a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800329c:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 800329e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032a2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032a4:	430a      	orrs	r2, r1
 80032a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80032a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032aa:	400b      	ands	r3, r1
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 80032b0:	23c0      	movs	r3, #192	; 0xc0
 80032b2:	00db      	lsls	r3, r3, #3
 80032b4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b6:	2302      	movs	r3, #2
 80032b8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ba:	185b      	adds	r3, r3, r1
 80032bc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80032be:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032c0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80032c2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032c4:	f000 f900 	bl	80034c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80032c8:	b006      	add	sp, #24
 80032ca:	bd10      	pop	{r4, pc}
 80032cc:	40013800 	.word	0x40013800
 80032d0:	40021000 	.word	0x40021000

080032d4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032d4:	e7fe      	b.n	80032d4 <NMI_Handler>

080032d6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032d6:	e7fe      	b.n	80032d6 <HardFault_Handler>

080032d8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80032d8:	4770      	bx	lr

080032da <PendSV_Handler>:
 80032da:	4770      	bx	lr

080032dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032de:	f000 f887 	bl	80033f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80032e2:	f000 f8ed 	bl	80034c0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80032e6:	bd10      	pop	{r4, pc}

080032e8 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032e8:	4a0b      	ldr	r2, [pc, #44]	; (8003318 <_sbrk+0x30>)
 80032ea:	490c      	ldr	r1, [pc, #48]	; (800331c <_sbrk+0x34>)
{
 80032ec:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032ee:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032f0:	4a0b      	ldr	r2, [pc, #44]	; (8003320 <_sbrk+0x38>)
{
 80032f2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80032f4:	6810      	ldr	r0, [r2, #0]
 80032f6:	2800      	cmp	r0, #0
 80032f8:	d101      	bne.n	80032fe <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80032fa:	480a      	ldr	r0, [pc, #40]	; (8003324 <_sbrk+0x3c>)
 80032fc:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032fe:	6810      	ldr	r0, [r2, #0]
 8003300:	18c3      	adds	r3, r0, r3
 8003302:	428b      	cmp	r3, r1
 8003304:	d906      	bls.n	8003314 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8003306:	f002 f851 	bl	80053ac <__errno>
 800330a:	230c      	movs	r3, #12
 800330c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800330e:	2001      	movs	r0, #1
 8003310:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003312:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8003314:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8003316:	e7fc      	b.n	8003312 <_sbrk+0x2a>
 8003318:	00000400 	.word	0x00000400
 800331c:	20002000 	.word	0x20002000
 8003320:	20000338 	.word	0x20000338
 8003324:	20000350 	.word	0x20000350

08003328 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003328:	4770      	bx	lr
	...

0800332c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800332c:	480d      	ldr	r0, [pc, #52]	; (8003364 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800332e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003330:	f7ff fffa 	bl	8003328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003334:	480c      	ldr	r0, [pc, #48]	; (8003368 <LoopForever+0x6>)
  ldr r1, =_edata
 8003336:	490d      	ldr	r1, [pc, #52]	; (800336c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003338:	4a0d      	ldr	r2, [pc, #52]	; (8003370 <LoopForever+0xe>)
  movs r3, #0
 800333a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800333c:	e002      	b.n	8003344 <LoopCopyDataInit>

0800333e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800333e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003342:	3304      	adds	r3, #4

08003344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003348:	d3f9      	bcc.n	800333e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800334a:	4a0a      	ldr	r2, [pc, #40]	; (8003374 <LoopForever+0x12>)
  ldr r4, =_ebss
 800334c:	4c0a      	ldr	r4, [pc, #40]	; (8003378 <LoopForever+0x16>)
  movs r3, #0
 800334e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003350:	e001      	b.n	8003356 <LoopFillZerobss>

08003352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003354:	3204      	adds	r2, #4

08003356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003358:	d3fb      	bcc.n	8003352 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800335a:	f002 f82d 	bl	80053b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800335e:	f7ff fd81 	bl	8002e64 <main>

08003362 <LoopForever>:

LoopForever:
    b LoopForever
 8003362:	e7fe      	b.n	8003362 <LoopForever>
   ldr   r0, =_estack
 8003364:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800336c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003370:	08006030 	.word	0x08006030
  ldr r2, =_sbss
 8003374:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8003378:	20000350 	.word	0x20000350

0800337c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800337c:	e7fe      	b.n	800337c <ADC1_COMP_IRQHandler>
	...

08003380 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003380:	b570      	push	{r4, r5, r6, lr}
 8003382:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003384:	20fa      	movs	r0, #250	; 0xfa
 8003386:	4b0d      	ldr	r3, [pc, #52]	; (80033bc <HAL_InitTick+0x3c>)
 8003388:	0080      	lsls	r0, r0, #2
 800338a:	7819      	ldrb	r1, [r3, #0]
 800338c:	f7fc fed8 	bl	8000140 <__udivsi3>
 8003390:	4b0b      	ldr	r3, [pc, #44]	; (80033c0 <HAL_InitTick+0x40>)
 8003392:	0001      	movs	r1, r0
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	f7fc fed3 	bl	8000140 <__udivsi3>
 800339a:	f000 f877 	bl	800348c <HAL_SYSTICK_Config>
 800339e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80033a0:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033a2:	2c00      	cmp	r4, #0
 80033a4:	d109      	bne.n	80033ba <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033a6:	2d03      	cmp	r5, #3
 80033a8:	d807      	bhi.n	80033ba <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033aa:	3802      	subs	r0, #2
 80033ac:	0022      	movs	r2, r4
 80033ae:	0029      	movs	r1, r5
 80033b0:	f000 f842 	bl	8003438 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033b4:	0020      	movs	r0, r4
 80033b6:	4b03      	ldr	r3, [pc, #12]	; (80033c4 <HAL_InitTick+0x44>)
 80033b8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	20000020 	.word	0x20000020
 80033c0:	2000001c 	.word	0x2000001c
 80033c4:	20000024 	.word	0x20000024

080033c8 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80033c8:	2340      	movs	r3, #64	; 0x40
 80033ca:	4a08      	ldr	r2, [pc, #32]	; (80033ec <HAL_Init+0x24>)
{
 80033cc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80033ce:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033d0:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80033d2:	430b      	orrs	r3, r1
 80033d4:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033d6:	f7ff ffd3 	bl	8003380 <HAL_InitTick>
 80033da:	1e04      	subs	r4, r0, #0
 80033dc:	d103      	bne.n	80033e6 <HAL_Init+0x1e>
    HAL_MspInit();
 80033de:	f7ff fedb 	bl	8003198 <HAL_MspInit>
}
 80033e2:	0020      	movs	r0, r4
 80033e4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80033e6:	2401      	movs	r4, #1
 80033e8:	e7fb      	b.n	80033e2 <HAL_Init+0x1a>
 80033ea:	46c0      	nop			; (mov r8, r8)
 80033ec:	40022000 	.word	0x40022000

080033f0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80033f0:	4a03      	ldr	r2, [pc, #12]	; (8003400 <HAL_IncTick+0x10>)
 80033f2:	4b04      	ldr	r3, [pc, #16]	; (8003404 <HAL_IncTick+0x14>)
 80033f4:	6811      	ldr	r1, [r2, #0]
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	185b      	adds	r3, r3, r1
 80033fa:	6013      	str	r3, [r2, #0]
}
 80033fc:	4770      	bx	lr
 80033fe:	46c0      	nop			; (mov r8, r8)
 8003400:	2000033c 	.word	0x2000033c
 8003404:	20000020 	.word	0x20000020

08003408 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003408:	4b01      	ldr	r3, [pc, #4]	; (8003410 <HAL_GetTick+0x8>)
 800340a:	6818      	ldr	r0, [r3, #0]
}
 800340c:	4770      	bx	lr
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	2000033c 	.word	0x2000033c

08003414 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003414:	b570      	push	{r4, r5, r6, lr}
 8003416:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003418:	f7ff fff6 	bl	8003408 <HAL_GetTick>
 800341c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800341e:	1c63      	adds	r3, r4, #1
 8003420:	d002      	beq.n	8003428 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003422:	4b04      	ldr	r3, [pc, #16]	; (8003434 <HAL_Delay+0x20>)
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003428:	f7ff ffee 	bl	8003408 <HAL_GetTick>
 800342c:	1b40      	subs	r0, r0, r5
 800342e:	42a0      	cmp	r0, r4
 8003430:	d3fa      	bcc.n	8003428 <HAL_Delay+0x14>
  {
  }
}
 8003432:	bd70      	pop	{r4, r5, r6, pc}
 8003434:	20000020 	.word	0x20000020

08003438 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003438:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800343a:	25ff      	movs	r5, #255	; 0xff
 800343c:	2403      	movs	r4, #3
 800343e:	002a      	movs	r2, r5
 8003440:	4004      	ands	r4, r0
 8003442:	00e4      	lsls	r4, r4, #3
 8003444:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003446:	0189      	lsls	r1, r1, #6
 8003448:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800344a:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800344c:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800344e:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8003450:	2800      	cmp	r0, #0
 8003452:	db0a      	blt.n	800346a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003454:	24c0      	movs	r4, #192	; 0xc0
 8003456:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <HAL_NVIC_SetPriority+0x4c>)
 8003458:	0880      	lsrs	r0, r0, #2
 800345a:	0080      	lsls	r0, r0, #2
 800345c:	18c0      	adds	r0, r0, r3
 800345e:	00a4      	lsls	r4, r4, #2
 8003460:	5903      	ldr	r3, [r0, r4]
 8003462:	401a      	ands	r2, r3
 8003464:	4311      	orrs	r1, r2
 8003466:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003468:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800346a:	200f      	movs	r0, #15
 800346c:	4003      	ands	r3, r0
 800346e:	3b08      	subs	r3, #8
 8003470:	4805      	ldr	r0, [pc, #20]	; (8003488 <HAL_NVIC_SetPriority+0x50>)
 8003472:	089b      	lsrs	r3, r3, #2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	181b      	adds	r3, r3, r0
 8003478:	69d8      	ldr	r0, [r3, #28]
 800347a:	4002      	ands	r2, r0
 800347c:	4311      	orrs	r1, r2
 800347e:	61d9      	str	r1, [r3, #28]
 8003480:	e7f2      	b.n	8003468 <HAL_NVIC_SetPriority+0x30>
 8003482:	46c0      	nop			; (mov r8, r8)
 8003484:	e000e100 	.word	0xe000e100
 8003488:	e000ed00 	.word	0xe000ed00

0800348c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800348c:	2280      	movs	r2, #128	; 0x80
 800348e:	1e43      	subs	r3, r0, #1
 8003490:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8003492:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003494:	4293      	cmp	r3, r2
 8003496:	d20d      	bcs.n	80034b4 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003498:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800349a:	4a07      	ldr	r2, [pc, #28]	; (80034b8 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800349c:	4807      	ldr	r0, [pc, #28]	; (80034bc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800349e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034a0:	6a03      	ldr	r3, [r0, #32]
 80034a2:	0609      	lsls	r1, r1, #24
 80034a4:	021b      	lsls	r3, r3, #8
 80034a6:	0a1b      	lsrs	r3, r3, #8
 80034a8:	430b      	orrs	r3, r1
 80034aa:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034ac:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ae:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034b0:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034b2:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80034b4:	4770      	bx	lr
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	e000e010 	.word	0xe000e010
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80034c0:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 80034c2:	f7ff fc43 	bl	8002d4c <HAL_SYSTICK_Callback>
}
 80034c6:	bd10      	pop	{r4, pc}

080034c8 <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034c8:	4a58      	ldr	r2, [pc, #352]	; (800362c <HAL_GPIO_Init+0x164>)
{
 80034ca:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034cc:	1882      	adds	r2, r0, r2
 80034ce:	1e54      	subs	r4, r2, #1
 80034d0:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 80034d2:	2300      	movs	r3, #0
{
 80034d4:	b087      	sub	sp, #28
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034d6:	3205      	adds	r2, #5
{
 80034d8:	9103      	str	r1, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034da:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80034dc:	9a03      	ldr	r2, [sp, #12]
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	0014      	movs	r4, r2
 80034e2:	40dc      	lsrs	r4, r3
 80034e4:	d101      	bne.n	80034ea <HAL_GPIO_Init+0x22>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 80034e6:	b007      	add	sp, #28
 80034e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80034ea:	2101      	movs	r1, #1
 80034ec:	000d      	movs	r5, r1
 80034ee:	0014      	movs	r4, r2
 80034f0:	409d      	lsls	r5, r3
 80034f2:	402c      	ands	r4, r5
 80034f4:	468c      	mov	ip, r1
 80034f6:	9402      	str	r4, [sp, #8]
    if (iocurrent)
 80034f8:	422a      	tst	r2, r5
 80034fa:	d100      	bne.n	80034fe <HAL_GPIO_Init+0x36>
 80034fc:	e094      	b.n	8003628 <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034fe:	2403      	movs	r4, #3
 8003500:	9a03      	ldr	r2, [sp, #12]
 8003502:	005e      	lsls	r6, r3, #1
 8003504:	6852      	ldr	r2, [r2, #4]
 8003506:	9201      	str	r2, [sp, #4]
 8003508:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800350a:	40b4      	lsls	r4, r6
 800350c:	43e1      	mvns	r1, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800350e:	1e54      	subs	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003510:	9104      	str	r1, [sp, #16]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003512:	4564      	cmp	r4, ip
 8003514:	d82a      	bhi.n	800356c <HAL_GPIO_Init+0xa4>
        temp = GPIOx->OSPEEDR;
 8003516:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003518:	400f      	ands	r7, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 800351a:	9903      	ldr	r1, [sp, #12]
 800351c:	68cc      	ldr	r4, [r1, #12]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800351e:	9901      	ldr	r1, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003520:	40b4      	lsls	r4, r6
 8003522:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8003524:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003526:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003528:	43ac      	bics	r4, r5
 800352a:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800352c:	090c      	lsrs	r4, r1, #4
 800352e:	4661      	mov	r1, ip
 8003530:	400c      	ands	r4, r1
 8003532:	409c      	lsls	r4, r3
 8003534:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003536:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8003538:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800353a:	9904      	ldr	r1, [sp, #16]
 800353c:	400d      	ands	r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800353e:	9903      	ldr	r1, [sp, #12]
 8003540:	688c      	ldr	r4, [r1, #8]
 8003542:	40b4      	lsls	r4, r6
 8003544:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8003546:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003548:	2a02      	cmp	r2, #2
 800354a:	d111      	bne.n	8003570 <HAL_GPIO_Init+0xa8>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800354c:	2507      	movs	r5, #7
 800354e:	210f      	movs	r1, #15
 8003550:	401d      	ands	r5, r3
 8003552:	00ad      	lsls	r5, r5, #2
 8003554:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3U];
 8003556:	08dc      	lsrs	r4, r3, #3
 8003558:	00a4      	lsls	r4, r4, #2
 800355a:	1904      	adds	r4, r0, r4
 800355c:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800355e:	438f      	bics	r7, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003560:	9903      	ldr	r1, [sp, #12]
 8003562:	6909      	ldr	r1, [r1, #16]
 8003564:	40a9      	lsls	r1, r5
 8003566:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8003568:	6227      	str	r7, [r4, #32]
 800356a:	e001      	b.n	8003570 <HAL_GPIO_Init+0xa8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800356c:	2a03      	cmp	r2, #3
 800356e:	d1e3      	bne.n	8003538 <HAL_GPIO_Init+0x70>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003570:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 8003572:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003574:	9904      	ldr	r1, [sp, #16]
 8003576:	4021      	ands	r1, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003578:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 800357a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800357c:	22c0      	movs	r2, #192	; 0xc0
 800357e:	9901      	ldr	r1, [sp, #4]
 8003580:	0292      	lsls	r2, r2, #10
 8003582:	4211      	tst	r1, r2
 8003584:	d050      	beq.n	8003628 <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003586:	2701      	movs	r7, #1
 8003588:	4c29      	ldr	r4, [pc, #164]	; (8003630 <HAL_GPIO_Init+0x168>)
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800358a:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358c:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800358e:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003590:	433a      	orrs	r2, r7
 8003592:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8003594:	4a27      	ldr	r2, [pc, #156]	; (8003634 <HAL_GPIO_Init+0x16c>)
 8003596:	089c      	lsrs	r4, r3, #2
 8003598:	00a4      	lsls	r4, r4, #2
 800359a:	18a4      	adds	r4, r4, r2
 800359c:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800359e:	4035      	ands	r5, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 80035a0:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80035a2:	220f      	movs	r2, #15
 80035a4:	00ad      	lsls	r5, r5, #2
 80035a6:	40aa      	lsls	r2, r5
 80035a8:	4661      	mov	r1, ip
 80035aa:	4391      	bics	r1, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80035ac:	22a0      	movs	r2, #160	; 0xa0
 80035ae:	05d2      	lsls	r2, r2, #23
 80035b0:	4694      	mov	ip, r2
 80035b2:	2200      	movs	r2, #0
 80035b4:	4560      	cmp	r0, ip
 80035b6:	d00d      	beq.n	80035d4 <HAL_GPIO_Init+0x10c>
 80035b8:	4a1f      	ldr	r2, [pc, #124]	; (8003638 <HAL_GPIO_Init+0x170>)
 80035ba:	4694      	mov	ip, r2
 80035bc:	003a      	movs	r2, r7
 80035be:	4560      	cmp	r0, ip
 80035c0:	d008      	beq.n	80035d4 <HAL_GPIO_Init+0x10c>
 80035c2:	4f1e      	ldr	r7, [pc, #120]	; (800363c <HAL_GPIO_Init+0x174>)
 80035c4:	1892      	adds	r2, r2, r2
 80035c6:	42b8      	cmp	r0, r7
 80035c8:	d004      	beq.n	80035d4 <HAL_GPIO_Init+0x10c>
 80035ca:	4f1d      	ldr	r7, [pc, #116]	; (8003640 <HAL_GPIO_Init+0x178>)
 80035cc:	0032      	movs	r2, r6
 80035ce:	42b8      	cmp	r0, r7
 80035d0:	d000      	beq.n	80035d4 <HAL_GPIO_Init+0x10c>
 80035d2:	9a05      	ldr	r2, [sp, #20]
 80035d4:	40aa      	lsls	r2, r5
 80035d6:	430a      	orrs	r2, r1
        temp &= ~((uint32_t)iocurrent);
 80035d8:	9902      	ldr	r1, [sp, #8]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035da:	60a2      	str	r2, [r4, #8]
          temp |= iocurrent;
 80035dc:	000d      	movs	r5, r1
        temp = EXTI->RTSR;
 80035de:	4a19      	ldr	r2, [pc, #100]	; (8003644 <HAL_GPIO_Init+0x17c>)
        temp &= ~((uint32_t)iocurrent);
 80035e0:	43cc      	mvns	r4, r1
        temp = EXTI->RTSR;
 80035e2:	6896      	ldr	r6, [r2, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035e4:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80035e6:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035e8:	02c9      	lsls	r1, r1, #11
 80035ea:	d401      	bmi.n	80035f0 <HAL_GPIO_Init+0x128>
        temp &= ~((uint32_t)iocurrent);
 80035ec:	0035      	movs	r5, r6
 80035ee:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80035f0:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80035f2:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 80035f4:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035f6:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80035f8:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035fa:	0289      	lsls	r1, r1, #10
 80035fc:	d401      	bmi.n	8003602 <HAL_GPIO_Init+0x13a>
        temp &= ~((uint32_t)iocurrent);
 80035fe:	0035      	movs	r5, r6
 8003600:	4025      	ands	r5, r4
        EXTI->FTSR = temp;
 8003602:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8003604:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8003606:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003608:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 800360a:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800360c:	0389      	lsls	r1, r1, #14
 800360e:	d401      	bmi.n	8003614 <HAL_GPIO_Init+0x14c>
        temp &= ~((uint32_t)iocurrent);
 8003610:	0035      	movs	r5, r6
 8003612:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8003614:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8003616:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8003618:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800361a:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 800361c:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800361e:	03c9      	lsls	r1, r1, #15
 8003620:	d401      	bmi.n	8003626 <HAL_GPIO_Init+0x15e>
        temp &= ~((uint32_t)iocurrent);
 8003622:	4025      	ands	r5, r4
 8003624:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8003626:	6016      	str	r6, [r2, #0]
    position++;
 8003628:	3301      	adds	r3, #1
 800362a:	e757      	b.n	80034dc <HAL_GPIO_Init+0x14>
 800362c:	afffe400 	.word	0xafffe400
 8003630:	40021000 	.word	0x40021000
 8003634:	40010000 	.word	0x40010000
 8003638:	50000400 	.word	0x50000400
 800363c:	50000800 	.word	0x50000800
 8003640:	50000c00 	.word	0x50000c00
 8003644:	40010400 	.word	0x40010400

08003648 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003648:	2a00      	cmp	r2, #0
 800364a:	d001      	beq.n	8003650 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 800364c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800364e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8003650:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003652:	e7fc      	b.n	800364e <HAL_GPIO_WritePin+0x6>

08003654 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003654:	6803      	ldr	r3, [r0, #0]
 8003656:	699a      	ldr	r2, [r3, #24]
 8003658:	0792      	lsls	r2, r2, #30
 800365a:	d501      	bpl.n	8003660 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 800365c:	2200      	movs	r2, #0
 800365e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003660:	2201      	movs	r2, #1
 8003662:	6999      	ldr	r1, [r3, #24]
 8003664:	4211      	tst	r1, r2
 8003666:	d102      	bne.n	800366e <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003668:	6999      	ldr	r1, [r3, #24]
 800366a:	430a      	orrs	r2, r1
 800366c:	619a      	str	r2, [r3, #24]
  }
}
 800366e:	4770      	bx	lr

08003670 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003670:	b530      	push	{r4, r5, lr}
 8003672:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003674:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003676:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003678:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800367a:	0589      	lsls	r1, r1, #22
 800367c:	431a      	orrs	r2, r3
 800367e:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8003680:	4b05      	ldr	r3, [pc, #20]	; (8003698 <I2C_TransferConfig+0x28>)
 8003682:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003684:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003686:	0d64      	lsrs	r4, r4, #21
 8003688:	431c      	orrs	r4, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800368a:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800368c:	43a5      	bics	r5, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800368e:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003690:	432a      	orrs	r2, r5
 8003692:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003694:	bd30      	pop	{r4, r5, pc}
 8003696:	46c0      	nop			; (mov r8, r8)
 8003698:	03ff63ff 	.word	0x03ff63ff

0800369c <I2C_IsErrorOccurred>:
{
 800369c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800369e:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 80036a0:	6802      	ldr	r2, [r0, #0]
{
 80036a2:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 80036a4:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036a6:	2310      	movs	r3, #16
 80036a8:	000f      	movs	r7, r1
{
 80036aa:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036ac:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 80036ae:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036b0:	4219      	tst	r1, r3
 80036b2:	d00e      	beq.n	80036d2 <I2C_IsErrorOccurred+0x36>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036b4:	2720      	movs	r7, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b6:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 80036b8:	9000      	str	r0, [sp, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ba:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036bc:	6823      	ldr	r3, [r4, #0]
 80036be:	699a      	ldr	r2, [r3, #24]
 80036c0:	423a      	tst	r2, r7
 80036c2:	d164      	bne.n	800378e <I2C_IsErrorOccurred+0xf2>
 80036c4:	9a01      	ldr	r2, [sp, #4]
 80036c6:	2a00      	cmp	r2, #0
 80036c8:	d032      	beq.n	8003730 <I2C_IsErrorOccurred+0x94>
    error_code |= HAL_I2C_ERROR_AF;
 80036ca:	2704      	movs	r7, #4
    status = HAL_ERROR;
 80036cc:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 80036ce:	9b00      	ldr	r3, [sp, #0]
 80036d0:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036d2:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 80036d4:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036d6:	0049      	lsls	r1, r1, #1
  itflag = hi2c->Instance->ISR;
 80036d8:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036da:	420a      	tst	r2, r1
 80036dc:	d002      	beq.n	80036e4 <I2C_IsErrorOccurred+0x48>
    error_code |= HAL_I2C_ERROR_BERR;
 80036de:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80036e0:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80036e2:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80036e4:	2180      	movs	r1, #128	; 0x80
 80036e6:	00c9      	lsls	r1, r1, #3
 80036e8:	420a      	tst	r2, r1
 80036ea:	d003      	beq.n	80036f4 <I2C_IsErrorOccurred+0x58>
    error_code |= HAL_I2C_ERROR_OVR;
 80036ec:	2008      	movs	r0, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80036ee:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 80036f0:	4307      	orrs	r7, r0
    status = HAL_ERROR;
 80036f2:	3807      	subs	r0, #7
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80036f4:	2180      	movs	r1, #128	; 0x80
 80036f6:	0089      	lsls	r1, r1, #2
 80036f8:	420a      	tst	r2, r1
 80036fa:	d04d      	beq.n	8003798 <I2C_IsErrorOccurred+0xfc>
    error_code |= HAL_I2C_ERROR_ARLO;
 80036fc:	2202      	movs	r2, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80036fe:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8003700:	4317      	orrs	r7, r2
    I2C_Flush_TXDR(hi2c);
 8003702:	0020      	movs	r0, r4
 8003704:	f7ff ffa6 	bl	8003654 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003708:	6822      	ldr	r2, [r4, #0]
 800370a:	4925      	ldr	r1, [pc, #148]	; (80037a0 <I2C_IsErrorOccurred+0x104>)
 800370c:	6853      	ldr	r3, [r2, #4]
 800370e:	400b      	ands	r3, r1
 8003710:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003712:	0023      	movs	r3, r4
 8003714:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8003716:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003718:	3341      	adds	r3, #65	; 0x41
    hi2c->ErrorCode |= error_code;
 800371a:	4307      	orrs	r7, r0
 800371c:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800371e:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003720:	0022      	movs	r2, r4
 8003722:	2300      	movs	r3, #0
 8003724:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8003726:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003728:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 800372a:	2001      	movs	r0, #1
 800372c:	7023      	strb	r3, [r4, #0]
 800372e:	e035      	b.n	800379c <I2C_IsErrorOccurred+0x100>
      if (Timeout != HAL_MAX_DELAY)
 8003730:	1c72      	adds	r2, r6, #1
 8003732:	d0c4      	beq.n	80036be <I2C_IsErrorOccurred+0x22>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003734:	f7ff fe68 	bl	8003408 <HAL_GetTick>
 8003738:	1b40      	subs	r0, r0, r5
 800373a:	42b0      	cmp	r0, r6
 800373c:	d801      	bhi.n	8003742 <I2C_IsErrorOccurred+0xa6>
 800373e:	2e00      	cmp	r6, #0
 8003740:	d1bc      	bne.n	80036bc <I2C_IsErrorOccurred+0x20>
          tmp2 = hi2c->Mode;
 8003742:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003744:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8003746:	3242      	adds	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003748:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800374a:	7811      	ldrb	r1, [r2, #0]
 800374c:	b2ca      	uxtb	r2, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800374e:	2180      	movs	r1, #128	; 0x80
          tmp2 = hi2c->Mode;
 8003750:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003752:	699a      	ldr	r2, [r3, #24]
 8003754:	0209      	lsls	r1, r1, #8
 8003756:	420a      	tst	r2, r1
 8003758:	d00c      	beq.n	8003774 <I2C_IsErrorOccurred+0xd8>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800375a:	2280      	movs	r2, #128	; 0x80
 800375c:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800375e:	4210      	tst	r0, r2
 8003760:	d108      	bne.n	8003774 <I2C_IsErrorOccurred+0xd8>
              (tmp1 != I2C_CR2_STOP) && \
 8003762:	4661      	mov	r1, ip
 8003764:	2920      	cmp	r1, #32
 8003766:	d005      	beq.n	8003774 <I2C_IsErrorOccurred+0xd8>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003768:	6859      	ldr	r1, [r3, #4]
 800376a:	430a      	orrs	r2, r1
 800376c:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800376e:	f7ff fe4b 	bl	8003408 <HAL_GetTick>
 8003772:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003774:	6823      	ldr	r3, [r4, #0]
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	423b      	tst	r3, r7
 800377a:	d19f      	bne.n	80036bc <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800377c:	f7ff fe44 	bl	8003408 <HAL_GetTick>
 8003780:	1b40      	subs	r0, r0, r5
 8003782:	2819      	cmp	r0, #25
 8003784:	d9f6      	bls.n	8003774 <I2C_IsErrorOccurred+0xd8>
              status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003788:	9700      	str	r7, [sp, #0]
              status = HAL_ERROR;
 800378a:	9301      	str	r3, [sp, #4]
 800378c:	e796      	b.n	80036bc <I2C_IsErrorOccurred+0x20>
    if (status == HAL_OK)
 800378e:	9a01      	ldr	r2, [sp, #4]
 8003790:	2a00      	cmp	r2, #0
 8003792:	d19a      	bne.n	80036ca <I2C_IsErrorOccurred+0x2e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003794:	61df      	str	r7, [r3, #28]
 8003796:	e798      	b.n	80036ca <I2C_IsErrorOccurred+0x2e>
  if (status != HAL_OK)
 8003798:	2800      	cmp	r0, #0
 800379a:	d1b2      	bne.n	8003702 <I2C_IsErrorOccurred+0x66>
}
 800379c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	fe00e800 	.word	0xfe00e800

080037a4 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80037a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a6:	0004      	movs	r4, r0
 80037a8:	000d      	movs	r5, r1
 80037aa:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037ac:	2702      	movs	r7, #2
 80037ae:	6823      	ldr	r3, [r4, #0]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	423b      	tst	r3, r7
 80037b4:	d001      	beq.n	80037ba <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 80037b6:	2000      	movs	r0, #0
}
 80037b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ba:	0032      	movs	r2, r6
 80037bc:	0029      	movs	r1, r5
 80037be:	0020      	movs	r0, r4
 80037c0:	f7ff ff6c 	bl	800369c <I2C_IsErrorOccurred>
 80037c4:	2800      	cmp	r0, #0
 80037c6:	d118      	bne.n	80037fa <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 80037c8:	1c6b      	adds	r3, r5, #1
 80037ca:	d0f0      	beq.n	80037ae <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037cc:	f7ff fe1c 	bl	8003408 <HAL_GetTick>
 80037d0:	1b80      	subs	r0, r0, r6
 80037d2:	42a8      	cmp	r0, r5
 80037d4:	d801      	bhi.n	80037da <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 80037d6:	2d00      	cmp	r5, #0
 80037d8:	d1e9      	bne.n	80037ae <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80037da:	6823      	ldr	r3, [r4, #0]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	001a      	movs	r2, r3
 80037e0:	403a      	ands	r2, r7
 80037e2:	423b      	tst	r3, r7
 80037e4:	d1e3      	bne.n	80037ae <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037e6:	2120      	movs	r1, #32
 80037e8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80037ea:	430b      	orrs	r3, r1
 80037ec:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 80037f0:	3440      	adds	r4, #64	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 80037f2:	3341      	adds	r3, #65	; 0x41
 80037f4:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f6:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 80037f8:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 80037fa:	2001      	movs	r0, #1
 80037fc:	e7dc      	b.n	80037b8 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

080037fe <I2C_WaitOnFlagUntilTimeout>:
{
 80037fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003800:	0004      	movs	r4, r0
 8003802:	000d      	movs	r5, r1
 8003804:	0017      	movs	r7, r2
 8003806:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003808:	6822      	ldr	r2, [r4, #0]
 800380a:	6993      	ldr	r3, [r2, #24]
 800380c:	402b      	ands	r3, r5
 800380e:	1b5b      	subs	r3, r3, r5
 8003810:	4259      	negs	r1, r3
 8003812:	414b      	adcs	r3, r1
 8003814:	42bb      	cmp	r3, r7
 8003816:	d001      	beq.n	800381c <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003818:	2000      	movs	r0, #0
 800381a:	e01f      	b.n	800385c <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 800381c:	1c73      	adds	r3, r6, #1
 800381e:	d0f4      	beq.n	800380a <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003820:	f7ff fdf2 	bl	8003408 <HAL_GetTick>
 8003824:	9b06      	ldr	r3, [sp, #24]
 8003826:	1ac0      	subs	r0, r0, r3
 8003828:	42b0      	cmp	r0, r6
 800382a:	d801      	bhi.n	8003830 <I2C_WaitOnFlagUntilTimeout+0x32>
 800382c:	2e00      	cmp	r6, #0
 800382e:	d1eb      	bne.n	8003808 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	402b      	ands	r3, r5
 8003836:	1b5b      	subs	r3, r3, r5
 8003838:	425a      	negs	r2, r3
 800383a:	4153      	adcs	r3, r2
 800383c:	42bb      	cmp	r3, r7
 800383e:	d1e3      	bne.n	8003808 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003840:	2220      	movs	r2, #32
 8003842:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8003844:	2001      	movs	r0, #1
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003846:	4313      	orrs	r3, r2
 8003848:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800384a:	0023      	movs	r3, r4
 800384c:	3341      	adds	r3, #65	; 0x41
 800384e:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003850:	0022      	movs	r2, r4
 8003852:	2300      	movs	r3, #0
 8003854:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 8003856:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003858:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 800385a:	7023      	strb	r3, [r4, #0]
}
 800385c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800385e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800385e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003860:	0004      	movs	r4, r0
 8003862:	000e      	movs	r6, r1
 8003864:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003866:	2520      	movs	r5, #32
 8003868:	6823      	ldr	r3, [r4, #0]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	422b      	tst	r3, r5
 800386e:	d001      	beq.n	8003874 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8003870:	2000      	movs	r0, #0
}
 8003872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003874:	003a      	movs	r2, r7
 8003876:	0031      	movs	r1, r6
 8003878:	0020      	movs	r0, r4
 800387a:	f7ff ff0f 	bl	800369c <I2C_IsErrorOccurred>
 800387e:	2800      	cmp	r0, #0
 8003880:	d115      	bne.n	80038ae <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003882:	f7ff fdc1 	bl	8003408 <HAL_GetTick>
 8003886:	1bc0      	subs	r0, r0, r7
 8003888:	42b0      	cmp	r0, r6
 800388a:	d801      	bhi.n	8003890 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 800388c:	2e00      	cmp	r6, #0
 800388e:	d1eb      	bne.n	8003868 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003890:	6823      	ldr	r3, [r4, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	001a      	movs	r2, r3
 8003896:	402a      	ands	r2, r5
 8003898:	422b      	tst	r3, r5
 800389a:	d1e5      	bne.n	8003868 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800389c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800389e:	432b      	orrs	r3, r5
 80038a0:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038a2:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 80038a4:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 80038a6:	3341      	adds	r3, #65	; 0x41
 80038a8:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038aa:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 80038ac:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 80038ae:	2001      	movs	r0, #1
 80038b0:	e7df      	b.n	8003872 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
	...

080038b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80038b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b6:	0004      	movs	r4, r0
 80038b8:	000d      	movs	r5, r1
 80038ba:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038bc:	2604      	movs	r6, #4
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	4233      	tst	r3, r6
 80038c4:	d111      	bne.n	80038ea <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038c6:	003a      	movs	r2, r7
 80038c8:	0029      	movs	r1, r5
 80038ca:	0020      	movs	r0, r4
 80038cc:	f7ff fee6 	bl	800369c <I2C_IsErrorOccurred>
 80038d0:	2800      	cmp	r0, #0
 80038d2:	d124      	bne.n	800391e <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038d4:	2120      	movs	r1, #32
 80038d6:	6823      	ldr	r3, [r4, #0]
 80038d8:	699a      	ldr	r2, [r3, #24]
 80038da:	420a      	tst	r2, r1
 80038dc:	d023      	beq.n	8003926 <I2C_WaitOnRXNEFlagUntilTimeout+0x72>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80038de:	699a      	ldr	r2, [r3, #24]
 80038e0:	4232      	tst	r2, r6
 80038e2:	d004      	beq.n	80038ee <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 80038e4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80038e6:	2a00      	cmp	r2, #0
 80038e8:	d001      	beq.n	80038ee <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 80038ea:	2000      	movs	r0, #0
}
 80038ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038ee:	6999      	ldr	r1, [r3, #24]
 80038f0:	2210      	movs	r2, #16
 80038f2:	0008      	movs	r0, r1
 80038f4:	4010      	ands	r0, r2
 80038f6:	4211      	tst	r1, r2
 80038f8:	d013      	beq.n	8003922 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038fa:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80038fc:	3a0c      	subs	r2, #12
 80038fe:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003900:	2120      	movs	r1, #32
 8003902:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	4813      	ldr	r0, [pc, #76]	; (8003954 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>)
 8003908:	4002      	ands	r2, r0
 800390a:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 800390c:	0023      	movs	r3, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800390e:	0022      	movs	r2, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8003910:	3341      	adds	r3, #65	; 0x41
 8003912:	7019      	strb	r1, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003914:	2300      	movs	r3, #0
 8003916:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8003918:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800391a:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800391c:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 800391e:	2001      	movs	r0, #1
 8003920:	e7e4      	b.n	80038ec <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003922:	6460      	str	r0, [r4, #68]	; 0x44
 8003924:	e7ec      	b.n	8003900 <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003926:	f7ff fd6f 	bl	8003408 <HAL_GetTick>
 800392a:	1bc0      	subs	r0, r0, r7
 800392c:	42a8      	cmp	r0, r5
 800392e:	d801      	bhi.n	8003934 <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
 8003930:	2d00      	cmp	r5, #0
 8003932:	d1c4      	bne.n	80038be <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003934:	6823      	ldr	r3, [r4, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	0019      	movs	r1, r3
 800393a:	4031      	ands	r1, r6
 800393c:	4233      	tst	r3, r6
 800393e:	d1be      	bne.n	80038be <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003940:	2220      	movs	r2, #32
 8003942:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003944:	4313      	orrs	r3, r2
 8003946:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003948:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 800394a:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 800394c:	3341      	adds	r3, #65	; 0x41
 800394e:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8003950:	7021      	strb	r1, [r4, #0]
        return HAL_ERROR;
 8003952:	e7e4      	b.n	800391e <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
 8003954:	fe00e800 	.word	0xfe00e800

08003958 <HAL_I2C_Init>:
{
 8003958:	b570      	push	{r4, r5, r6, lr}
 800395a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800395c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800395e:	2c00      	cmp	r4, #0
 8003960:	d03f      	beq.n	80039e2 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003962:	0025      	movs	r5, r4
 8003964:	3541      	adds	r5, #65	; 0x41
 8003966:	782b      	ldrb	r3, [r5, #0]
 8003968:	b2da      	uxtb	r2, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d105      	bne.n	800397a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800396e:	0023      	movs	r3, r4
 8003970:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 8003972:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8003974:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8003976:	f7ff fc1d 	bl	80031b4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800397a:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800397c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800397e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003980:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003982:	481d      	ldr	r0, [pc, #116]	; (80039f8 <HAL_I2C_Init+0xa0>)
  __HAL_I2C_DISABLE(hi2c);
 8003984:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003986:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003988:	438a      	bics	r2, r1
 800398a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800398c:	6861      	ldr	r1, [r4, #4]
 800398e:	4a1b      	ldr	r2, [pc, #108]	; (80039fc <HAL_I2C_Init+0xa4>)
 8003990:	400a      	ands	r2, r1
 8003992:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	4002      	ands	r2, r0
 8003998:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800399a:	68e2      	ldr	r2, [r4, #12]
 800399c:	2a01      	cmp	r2, #1
 800399e:	d121      	bne.n	80039e4 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039a0:	2180      	movs	r1, #128	; 0x80
 80039a2:	0209      	lsls	r1, r1, #8
 80039a4:	4331      	orrs	r1, r6
 80039a6:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80039a8:	685a      	ldr	r2, [r3, #4]
 80039aa:	4915      	ldr	r1, [pc, #84]	; (8003a00 <HAL_I2C_Init+0xa8>)
 80039ac:	4311      	orrs	r1, r2
 80039ae:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80039b0:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039b2:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80039b4:	4002      	ands	r2, r0
 80039b6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039b8:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ba:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039bc:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80039be:	69a1      	ldr	r1, [r4, #24]
 80039c0:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039c2:	430a      	orrs	r2, r1
 80039c4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80039c6:	6a21      	ldr	r1, [r4, #32]
 80039c8:	69e2      	ldr	r2, [r4, #28]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80039ce:	2201      	movs	r2, #1
 80039d0:	6819      	ldr	r1, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80039d6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039da:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80039dc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039de:	3442      	adds	r4, #66	; 0x42
 80039e0:	7020      	strb	r0, [r4, #0]
}
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039e4:	2184      	movs	r1, #132	; 0x84
 80039e6:	0209      	lsls	r1, r1, #8
 80039e8:	4331      	orrs	r1, r6
 80039ea:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039ec:	2a02      	cmp	r2, #2
 80039ee:	d1db      	bne.n	80039a8 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80039f0:	2280      	movs	r2, #128	; 0x80
 80039f2:	0112      	lsls	r2, r2, #4
 80039f4:	605a      	str	r2, [r3, #4]
 80039f6:	e7d7      	b.n	80039a8 <HAL_I2C_Init+0x50>
 80039f8:	ffff7fff 	.word	0xffff7fff
 80039fc:	f0ffffff 	.word	0xf0ffffff
 8003a00:	02008000 	.word	0x02008000

08003a04 <HAL_I2C_Master_Transmit>:
{
 8003a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a06:	b087      	sub	sp, #28
 8003a08:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a0a:	0003      	movs	r3, r0
 8003a0c:	3341      	adds	r3, #65	; 0x41
{
 8003a0e:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a10:	9303      	str	r3, [sp, #12]
 8003a12:	781b      	ldrb	r3, [r3, #0]
{
 8003a14:	0004      	movs	r4, r0
 8003a16:	000f      	movs	r7, r1
    return HAL_BUSY;
 8003a18:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a1a:	2b20      	cmp	r3, #32
 8003a1c:	d114      	bne.n	8003a48 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 8003a1e:	0023      	movs	r3, r4
 8003a20:	3340      	adds	r3, #64	; 0x40
 8003a22:	781a      	ldrb	r2, [r3, #0]
 8003a24:	2a01      	cmp	r2, #1
 8003a26:	d00f      	beq.n	8003a48 <HAL_I2C_Master_Transmit+0x44>
 8003a28:	2601      	movs	r6, #1
 8003a2a:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003a2c:	f7ff fcec 	bl	8003408 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a30:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003a32:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a34:	9000      	str	r0, [sp, #0]
 8003a36:	2319      	movs	r3, #25
 8003a38:	0032      	movs	r2, r6
 8003a3a:	0020      	movs	r0, r4
 8003a3c:	0209      	lsls	r1, r1, #8
 8003a3e:	f7ff fede 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003a42:	2800      	cmp	r0, #0
 8003a44:	d002      	beq.n	8003a4c <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 8003a46:	2001      	movs	r0, #1
}
 8003a48:	b007      	add	sp, #28
 8003a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a4c:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a4e:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a50:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a52:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a54:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a56:	3b11      	subs	r3, #17
 8003a58:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003a5a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a5c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003a5e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003a60:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8003a62:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003a64:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a66:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003a68:	4b2d      	ldr	r3, [pc, #180]	; (8003b20 <HAL_I2C_Master_Transmit+0x11c>)
 8003a6a:	2aff      	cmp	r2, #255	; 0xff
 8003a6c:	d920      	bls.n	8003ab0 <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a6e:	22ff      	movs	r2, #255	; 0xff
 8003a70:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	2380      	movs	r3, #128	; 0x80
 8003a76:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a78:	0039      	movs	r1, r7
 8003a7a:	0020      	movs	r0, r4
 8003a7c:	f7ff fdf8 	bl	8003670 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003a80:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a82:	002a      	movs	r2, r5
 8003a84:	0020      	movs	r0, r4
 8003a86:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d119      	bne.n	8003ac0 <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a8c:	f7ff fee7 	bl	800385e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a90:	2800      	cmp	r0, #0
 8003a92:	d1d8      	bne.n	8003a46 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a94:	2120      	movs	r1, #32
 8003a96:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003a98:	4d22      	ldr	r5, [pc, #136]	; (8003b24 <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a9a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	402a      	ands	r2, r5
 8003aa0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003aa2:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003aa4:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003aa6:	3341      	adds	r3, #65	; 0x41
 8003aa8:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003aaa:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003aac:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003aae:	e7cb      	b.n	8003a48 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8003ab0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ab2:	b292      	uxth	r2, r2
 8003ab4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ab6:	b2d2      	uxtb	r2, r2
 8003ab8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003aba:	2380      	movs	r3, #128	; 0x80
 8003abc:	049b      	lsls	r3, r3, #18
 8003abe:	e7db      	b.n	8003a78 <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ac0:	f7ff fe70 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ac4:	2800      	cmp	r0, #0
 8003ac6:	d1be      	bne.n	8003a46 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003aca:	6822      	ldr	r2, [r4, #0]
 8003acc:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003ace:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ad0:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003ad2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003ad4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003ad6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003ade:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ae0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003ae2:	b292      	uxth	r2, r2
 8003ae4:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d0ca      	beq.n	8003a80 <HAL_I2C_Master_Transmit+0x7c>
 8003aea:	2a00      	cmp	r2, #0
 8003aec:	d1c8      	bne.n	8003a80 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003aee:	2180      	movs	r1, #128	; 0x80
 8003af0:	0020      	movs	r0, r4
 8003af2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003af4:	9500      	str	r5, [sp, #0]
 8003af6:	f7ff fe82 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003afa:	2800      	cmp	r0, #0
 8003afc:	d1a3      	bne.n	8003a46 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003afe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b00:	2bff      	cmp	r3, #255	; 0xff
 8003b02:	d906      	bls.n	8003b12 <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b04:	23ff      	movs	r3, #255	; 0xff
 8003b06:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b08:	2380      	movs	r3, #128	; 0x80
 8003b0a:	22ff      	movs	r2, #255	; 0xff
 8003b0c:	9000      	str	r0, [sp, #0]
 8003b0e:	045b      	lsls	r3, r3, #17
 8003b10:	e7b2      	b.n	8003a78 <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8003b12:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003b14:	b292      	uxth	r2, r2
 8003b16:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	9000      	str	r0, [sp, #0]
 8003b1c:	e7cd      	b.n	8003aba <HAL_I2C_Master_Transmit+0xb6>
 8003b1e:	46c0      	nop			; (mov r8, r8)
 8003b20:	80002000 	.word	0x80002000
 8003b24:	fe00e800 	.word	0xfe00e800

08003b28 <HAL_I2C_Master_Receive>:
{
 8003b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b2a:	b087      	sub	sp, #28
 8003b2c:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b2e:	0003      	movs	r3, r0
 8003b30:	3341      	adds	r3, #65	; 0x41
{
 8003b32:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b34:	9303      	str	r3, [sp, #12]
 8003b36:	781b      	ldrb	r3, [r3, #0]
{
 8003b38:	0004      	movs	r4, r0
 8003b3a:	000f      	movs	r7, r1
    return HAL_BUSY;
 8003b3c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b3e:	2b20      	cmp	r3, #32
 8003b40:	d114      	bne.n	8003b6c <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 8003b42:	0023      	movs	r3, r4
 8003b44:	3340      	adds	r3, #64	; 0x40
 8003b46:	781a      	ldrb	r2, [r3, #0]
 8003b48:	2a01      	cmp	r2, #1
 8003b4a:	d00f      	beq.n	8003b6c <HAL_I2C_Master_Receive+0x44>
 8003b4c:	2601      	movs	r6, #1
 8003b4e:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003b50:	f7ff fc5a 	bl	8003408 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b54:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003b56:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b58:	9000      	str	r0, [sp, #0]
 8003b5a:	2319      	movs	r3, #25
 8003b5c:	0032      	movs	r2, r6
 8003b5e:	0020      	movs	r0, r4
 8003b60:	0209      	lsls	r1, r1, #8
 8003b62:	f7ff fe4c 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003b66:	2800      	cmp	r0, #0
 8003b68:	d002      	beq.n	8003b70 <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 8003b6a:	2001      	movs	r0, #1
}
 8003b6c:	b007      	add	sp, #28
 8003b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b70:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b72:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b74:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b76:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b78:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b7a:	3b12      	subs	r3, #18
 8003b7c:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003b7e:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b80:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003b82:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003b84:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8003b86:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003b88:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b8a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003b8c:	4b2d      	ldr	r3, [pc, #180]	; (8003c44 <HAL_I2C_Master_Receive+0x11c>)
 8003b8e:	2aff      	cmp	r2, #255	; 0xff
 8003b90:	d920      	bls.n	8003bd4 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b92:	22ff      	movs	r2, #255	; 0xff
 8003b94:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	2380      	movs	r3, #128	; 0x80
 8003b9a:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b9c:	0039      	movs	r1, r7
 8003b9e:	0020      	movs	r0, r4
 8003ba0:	f7ff fd66 	bl	8003670 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003ba4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ba6:	002a      	movs	r2, r5
 8003ba8:	0020      	movs	r0, r4
 8003baa:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d119      	bne.n	8003be4 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb0:	f7ff fe55 	bl	800385e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bb4:	2800      	cmp	r0, #0
 8003bb6:	d1d8      	bne.n	8003b6a <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bb8:	2120      	movs	r1, #32
 8003bba:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003bbc:	4d22      	ldr	r5, [pc, #136]	; (8003c48 <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bbe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	402a      	ands	r2, r5
 8003bc4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003bc6:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003bc8:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003bca:	3341      	adds	r3, #65	; 0x41
 8003bcc:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003bce:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003bd0:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003bd2:	e7cb      	b.n	8003b6c <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8003bd4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003bd6:	b292      	uxth	r2, r2
 8003bd8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bde:	2380      	movs	r3, #128	; 0x80
 8003be0:	049b      	lsls	r3, r3, #18
 8003be2:	e7db      	b.n	8003b9c <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003be4:	f7ff fe66 	bl	80038b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003be8:	2800      	cmp	r0, #0
 8003bea:	d1be      	bne.n	8003b6a <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003bec:	6823      	ldr	r3, [r4, #0]
 8003bee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003bf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003bf6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003bfc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003bfe:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c06:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003c08:	b292      	uxth	r2, r2
 8003c0a:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0c9      	beq.n	8003ba4 <HAL_I2C_Master_Receive+0x7c>
 8003c10:	2a00      	cmp	r2, #0
 8003c12:	d1c7      	bne.n	8003ba4 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c14:	2180      	movs	r1, #128	; 0x80
 8003c16:	0020      	movs	r0, r4
 8003c18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c1a:	9500      	str	r5, [sp, #0]
 8003c1c:	f7ff fdef 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003c20:	2800      	cmp	r0, #0
 8003c22:	d1a2      	bne.n	8003b6a <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c24:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c26:	2bff      	cmp	r3, #255	; 0xff
 8003c28:	d906      	bls.n	8003c38 <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c2a:	23ff      	movs	r3, #255	; 0xff
 8003c2c:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c2e:	2380      	movs	r3, #128	; 0x80
 8003c30:	22ff      	movs	r2, #255	; 0xff
 8003c32:	9000      	str	r0, [sp, #0]
 8003c34:	045b      	lsls	r3, r3, #17
 8003c36:	e7b1      	b.n	8003b9c <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8003c38:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003c3a:	b292      	uxth	r2, r2
 8003c3c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c3e:	b2d2      	uxtb	r2, r2
 8003c40:	9000      	str	r0, [sp, #0]
 8003c42:	e7cc      	b.n	8003bde <HAL_I2C_Master_Receive+0xb6>
 8003c44:	80002400 	.word	0x80002400
 8003c48:	fe00e800 	.word	0xfe00e800

08003c4c <HAL_I2C_Mem_Write>:
{
 8003c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c4e:	b089      	sub	sp, #36	; 0x24
 8003c50:	9304      	str	r3, [sp, #16]
 8003c52:	ab0e      	add	r3, sp, #56	; 0x38
 8003c54:	9203      	str	r2, [sp, #12]
 8003c56:	cb04      	ldmia	r3!, {r2}
 8003c58:	0004      	movs	r4, r0
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	9205      	str	r2, [sp, #20]
 8003c5e:	9306      	str	r3, [sp, #24]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c60:	0003      	movs	r3, r0
 8003c62:	3341      	adds	r3, #65	; 0x41
 8003c64:	9307      	str	r3, [sp, #28]
 8003c66:	781b      	ldrb	r3, [r3, #0]
{
 8003c68:	000f      	movs	r7, r1
    return HAL_BUSY;
 8003c6a:	2002      	movs	r0, #2
{
 8003c6c:	9e10      	ldr	r6, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c6e:	2b20      	cmp	r3, #32
 8003c70:	d108      	bne.n	8003c84 <HAL_I2C_Mem_Write+0x38>
    if ((pData == NULL) || (Size == 0U))
 8003c72:	2a00      	cmp	r2, #0
 8003c74:	d002      	beq.n	8003c7c <HAL_I2C_Mem_Write+0x30>
 8003c76:	9b06      	ldr	r3, [sp, #24]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d105      	bne.n	8003c88 <HAL_I2C_Mem_Write+0x3c>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c7c:	2380      	movs	r3, #128	; 0x80
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8003c82:	2001      	movs	r0, #1
}
 8003c84:	b009      	add	sp, #36	; 0x24
 8003c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003c88:	0023      	movs	r3, r4
 8003c8a:	3340      	adds	r3, #64	; 0x40
 8003c8c:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8003c8e:	2002      	movs	r0, #2
    __HAL_LOCK(hi2c);
 8003c90:	2a01      	cmp	r2, #1
 8003c92:	d0f7      	beq.n	8003c84 <HAL_I2C_Mem_Write+0x38>
 8003c94:	2201      	movs	r2, #1
 8003c96:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003c98:	f7ff fbb6 	bl	8003408 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c9c:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003c9e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ca0:	9000      	str	r0, [sp, #0]
 8003ca2:	2319      	movs	r3, #25
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	0020      	movs	r0, r4
 8003ca8:	0209      	lsls	r1, r1, #8
 8003caa:	f7ff fda8 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003cae:	2800      	cmp	r0, #0
 8003cb0:	d1e7      	bne.n	8003c82 <HAL_I2C_Mem_Write+0x36>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cb2:	2321      	movs	r3, #33	; 0x21
 8003cb4:	9a07      	ldr	r2, [sp, #28]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003cb6:	0039      	movs	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cb8:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cba:	0023      	movs	r3, r4
 8003cbc:	3342      	adds	r3, #66	; 0x42
 8003cbe:	9307      	str	r3, [sp, #28]
 8003cc0:	2340      	movs	r3, #64	; 0x40
 8003cc2:	9a07      	ldr	r2, [sp, #28]
 8003cc4:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr  = pData;
 8003cc6:	9b05      	ldr	r3, [sp, #20]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cc8:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003cca:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ccc:	9b06      	ldr	r3, [sp, #24]
    hi2c->XferISR   = NULL;
 8003cce:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003cd0:	8563      	strh	r3, [r4, #42]	; 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003cd2:	466b      	mov	r3, sp
 8003cd4:	7c1a      	ldrb	r2, [r3, #16]
 8003cd6:	4b4a      	ldr	r3, [pc, #296]	; (8003e00 <HAL_I2C_Mem_Write+0x1b4>)
 8003cd8:	0020      	movs	r0, r4
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	2380      	movs	r3, #128	; 0x80
 8003cde:	045b      	lsls	r3, r3, #17
 8003ce0:	f7ff fcc6 	bl	8003670 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ce4:	002a      	movs	r2, r5
 8003ce6:	0031      	movs	r1, r6
 8003ce8:	0020      	movs	r0, r4
 8003cea:	f7ff fd5b 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	d126      	bne.n	8003d40 <HAL_I2C_Mem_Write+0xf4>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cf2:	9a04      	ldr	r2, [sp, #16]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003cf4:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cf6:	2a01      	cmp	r2, #1
 8003cf8:	d116      	bne.n	8003d28 <HAL_I2C_Mem_Write+0xdc>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003cfa:	466a      	mov	r2, sp
 8003cfc:	7b12      	ldrb	r2, [r2, #12]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003cfe:	2180      	movs	r1, #128	; 0x80
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d00:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003d02:	0020      	movs	r0, r4
 8003d04:	0033      	movs	r3, r6
 8003d06:	2200      	movs	r2, #0
 8003d08:	9500      	str	r5, [sp, #0]
 8003d0a:	f7ff fd78 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	d116      	bne.n	8003d40 <HAL_I2C_Mem_Write+0xf4>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003d14:	2bff      	cmp	r3, #255	; 0xff
 8003d16:	d817      	bhi.n	8003d48 <HAL_I2C_Mem_Write+0xfc>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d18:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = hi2c->XferCount;
 8003d1a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d1c:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8003d1e:	b292      	uxth	r2, r2
 8003d20:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d22:	b2d2      	uxtb	r2, r2
 8003d24:	9000      	str	r0, [sp, #0]
 8003d26:	e014      	b.n	8003d52 <HAL_I2C_Mem_Write+0x106>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d28:	9a03      	ldr	r2, [sp, #12]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d2a:	0031      	movs	r1, r6
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d2c:	0a12      	lsrs	r2, r2, #8
 8003d2e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d30:	0020      	movs	r0, r4
 8003d32:	002a      	movs	r2, r5
 8003d34:	f7ff fd36 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d38:	2800      	cmp	r0, #0
 8003d3a:	d101      	bne.n	8003d40 <HAL_I2C_Mem_Write+0xf4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d3c:	6823      	ldr	r3, [r4, #0]
 8003d3e:	e7dc      	b.n	8003cfa <HAL_I2C_Mem_Write+0xae>
      __HAL_UNLOCK(hi2c);
 8003d40:	2300      	movs	r3, #0
 8003d42:	3440      	adds	r4, #64	; 0x40
 8003d44:	7023      	strb	r3, [r4, #0]
 8003d46:	e79c      	b.n	8003c82 <HAL_I2C_Mem_Write+0x36>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d48:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d4a:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d4c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d4e:	045b      	lsls	r3, r3, #17
 8003d50:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d52:	0039      	movs	r1, r7
 8003d54:	0020      	movs	r0, r4
 8003d56:	f7ff fc8b 	bl	8003670 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d5a:	002a      	movs	r2, r5
 8003d5c:	0031      	movs	r1, r6
 8003d5e:	0020      	movs	r0, r4
 8003d60:	f7ff fd20 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d64:	2800      	cmp	r0, #0
 8003d66:	d000      	beq.n	8003d6a <HAL_I2C_Mem_Write+0x11e>
 8003d68:	e78b      	b.n	8003c82 <HAL_I2C_Mem_Write+0x36>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d6c:	6822      	ldr	r2, [r4, #0]
 8003d6e:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003d70:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d72:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003d74:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003d76:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003d78:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003d80:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003d84:	b292      	uxth	r2, r2
 8003d86:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d017      	beq.n	8003dbc <HAL_I2C_Mem_Write+0x170>
 8003d8c:	2a00      	cmp	r2, #0
 8003d8e:	d115      	bne.n	8003dbc <HAL_I2C_Mem_Write+0x170>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d90:	0033      	movs	r3, r6
 8003d92:	2180      	movs	r1, #128	; 0x80
 8003d94:	0020      	movs	r0, r4
 8003d96:	9500      	str	r5, [sp, #0]
 8003d98:	f7ff fd31 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003d9c:	2800      	cmp	r0, #0
 8003d9e:	d000      	beq.n	8003da2 <HAL_I2C_Mem_Write+0x156>
 8003da0:	e76f      	b.n	8003c82 <HAL_I2C_Mem_Write+0x36>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003da2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003da4:	2bff      	cmp	r3, #255	; 0xff
 8003da6:	d923      	bls.n	8003df0 <HAL_I2C_Mem_Write+0x1a4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003da8:	23ff      	movs	r3, #255	; 0xff
 8003daa:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dac:	2380      	movs	r3, #128	; 0x80
 8003dae:	22ff      	movs	r2, #255	; 0xff
 8003db0:	9000      	str	r0, [sp, #0]
 8003db2:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003db4:	0039      	movs	r1, r7
 8003db6:	0020      	movs	r0, r4
 8003db8:	f7ff fc5a 	bl	8003670 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003dbc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1cb      	bne.n	8003d5a <HAL_I2C_Mem_Write+0x10e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc2:	002a      	movs	r2, r5
 8003dc4:	0031      	movs	r1, r6
 8003dc6:	0020      	movs	r0, r4
 8003dc8:	f7ff fd49 	bl	800385e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	d000      	beq.n	8003dd2 <HAL_I2C_Mem_Write+0x186>
 8003dd0:	e757      	b.n	8003c82 <HAL_I2C_Mem_Write+0x36>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dd2:	2120      	movs	r1, #32
 8003dd4:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003dd6:	4d0b      	ldr	r5, [pc, #44]	; (8003e04 <HAL_I2C_Mem_Write+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dd8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003dda:	685a      	ldr	r2, [r3, #4]
 8003ddc:	402a      	ands	r2, r5
 8003dde:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003de0:	0023      	movs	r3, r4
 8003de2:	3341      	adds	r3, #65	; 0x41
 8003de4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003de6:	9b07      	ldr	r3, [sp, #28]
    __HAL_UNLOCK(hi2c);
 8003de8:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dea:	7018      	strb	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003dec:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003dee:	e749      	b.n	8003c84 <HAL_I2C_Mem_Write+0x38>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003df0:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003df2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003df4:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003df6:	b292      	uxth	r2, r2
 8003df8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	9000      	str	r0, [sp, #0]
 8003dfe:	e7d9      	b.n	8003db4 <HAL_I2C_Mem_Write+0x168>
 8003e00:	80002000 	.word	0x80002000
 8003e04:	fe00e800 	.word	0xfe00e800

08003e08 <HAL_I2C_Mem_Read>:
{
 8003e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e0a:	b089      	sub	sp, #36	; 0x24
 8003e0c:	9304      	str	r3, [sp, #16]
 8003e0e:	ab0e      	add	r3, sp, #56	; 0x38
 8003e10:	9203      	str	r2, [sp, #12]
 8003e12:	cb04      	ldmia	r3!, {r2}
 8003e14:	0004      	movs	r4, r0
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	9205      	str	r2, [sp, #20]
 8003e1a:	9306      	str	r3, [sp, #24]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	3341      	adds	r3, #65	; 0x41
 8003e20:	9307      	str	r3, [sp, #28]
 8003e22:	781b      	ldrb	r3, [r3, #0]
{
 8003e24:	000f      	movs	r7, r1
    return HAL_BUSY;
 8003e26:	2002      	movs	r0, #2
{
 8003e28:	9e10      	ldr	r6, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e2a:	2b20      	cmp	r3, #32
 8003e2c:	d108      	bne.n	8003e40 <HAL_I2C_Mem_Read+0x38>
    if ((pData == NULL) || (Size == 0U))
 8003e2e:	2a00      	cmp	r2, #0
 8003e30:	d002      	beq.n	8003e38 <HAL_I2C_Mem_Read+0x30>
 8003e32:	9b06      	ldr	r3, [sp, #24]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d105      	bne.n	8003e44 <HAL_I2C_Mem_Read+0x3c>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e38:	2380      	movs	r3, #128	; 0x80
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8003e3e:	2001      	movs	r0, #1
}
 8003e40:	b009      	add	sp, #36	; 0x24
 8003e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003e44:	0023      	movs	r3, r4
 8003e46:	3340      	adds	r3, #64	; 0x40
 8003e48:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8003e4a:	2002      	movs	r0, #2
    __HAL_LOCK(hi2c);
 8003e4c:	2a01      	cmp	r2, #1
 8003e4e:	d0f7      	beq.n	8003e40 <HAL_I2C_Mem_Read+0x38>
 8003e50:	2201      	movs	r2, #1
 8003e52:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003e54:	f7ff fad8 	bl	8003408 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e58:	2180      	movs	r1, #128	; 0x80
 8003e5a:	2319      	movs	r3, #25
 8003e5c:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8003e5e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e60:	2201      	movs	r2, #1
 8003e62:	0020      	movs	r0, r4
 8003e64:	0209      	lsls	r1, r1, #8
 8003e66:	f7ff fcca 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003e6a:	1e03      	subs	r3, r0, #0
 8003e6c:	d1e7      	bne.n	8003e3e <HAL_I2C_Mem_Read+0x36>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e6e:	2222      	movs	r2, #34	; 0x22
 8003e70:	9907      	ldr	r1, [sp, #28]
 8003e72:	700a      	strb	r2, [r1, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e74:	0022      	movs	r2, r4
 8003e76:	3242      	adds	r2, #66	; 0x42
 8003e78:	9207      	str	r2, [sp, #28]
 8003e7a:	2240      	movs	r2, #64	; 0x40
 8003e7c:	9907      	ldr	r1, [sp, #28]
 8003e7e:	700a      	strb	r2, [r1, #0]
    hi2c->pBuffPtr  = pData;
 8003e80:	9a05      	ldr	r2, [sp, #20]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e82:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003e84:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003e86:	9a06      	ldr	r2, [sp, #24]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003e88:	494d      	ldr	r1, [pc, #308]	; (8003fc0 <HAL_I2C_Mem_Read+0x1b8>)
    hi2c->XferCount = Size;
 8003e8a:	8562      	strh	r2, [r4, #42]	; 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003e8c:	466a      	mov	r2, sp
    hi2c->XferISR   = NULL;
 8003e8e:	6360      	str	r0, [r4, #52]	; 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003e90:	7c12      	ldrb	r2, [r2, #16]
 8003e92:	0020      	movs	r0, r4
 8003e94:	9100      	str	r1, [sp, #0]
 8003e96:	0039      	movs	r1, r7
 8003e98:	f7ff fbea 	bl	8003670 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9c:	002a      	movs	r2, r5
 8003e9e:	0031      	movs	r1, r6
 8003ea0:	0020      	movs	r0, r4
 8003ea2:	f7ff fc7f 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ea6:	2800      	cmp	r0, #0
 8003ea8:	d127      	bne.n	8003efa <HAL_I2C_Mem_Read+0xf2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003eaa:	9a04      	ldr	r2, [sp, #16]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003eac:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003eae:	2a01      	cmp	r2, #1
 8003eb0:	d117      	bne.n	8003ee2 <HAL_I2C_Mem_Read+0xda>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003eb2:	466a      	mov	r2, sp
 8003eb4:	7b12      	ldrb	r2, [r2, #12]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003eb6:	2140      	movs	r1, #64	; 0x40
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003eb8:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003eba:	0020      	movs	r0, r4
 8003ebc:	0033      	movs	r3, r6
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	9500      	str	r5, [sp, #0]
 8003ec2:	f7ff fc9c 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d117      	bne.n	8003efa <HAL_I2C_Mem_Read+0xf2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003eca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ecc:	4b3d      	ldr	r3, [pc, #244]	; (8003fc4 <HAL_I2C_Mem_Read+0x1bc>)
 8003ece:	2aff      	cmp	r2, #255	; 0xff
 8003ed0:	d817      	bhi.n	8003f02 <HAL_I2C_Mem_Read+0xfa>
      hi2c->XferSize = hi2c->XferCount;
 8003ed2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ed4:	b292      	uxth	r2, r2
 8003ed6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	2380      	movs	r3, #128	; 0x80
 8003edc:	b2d2      	uxtb	r2, r2
 8003ede:	049b      	lsls	r3, r3, #18
 8003ee0:	e014      	b.n	8003f0c <HAL_I2C_Mem_Read+0x104>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003ee2:	9a03      	ldr	r2, [sp, #12]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ee4:	0031      	movs	r1, r6
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003ee6:	0a12      	lsrs	r2, r2, #8
 8003ee8:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003eea:	0020      	movs	r0, r4
 8003eec:	002a      	movs	r2, r5
 8003eee:	f7ff fc59 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ef2:	2800      	cmp	r0, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_I2C_Mem_Read+0xf2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	e7db      	b.n	8003eb2 <HAL_I2C_Mem_Read+0xaa>
      __HAL_UNLOCK(hi2c);
 8003efa:	2300      	movs	r3, #0
 8003efc:	3440      	adds	r4, #64	; 0x40
 8003efe:	7023      	strb	r3, [r4, #0]
 8003f00:	e79d      	b.n	8003e3e <HAL_I2C_Mem_Read+0x36>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f02:	22ff      	movs	r2, #255	; 0xff
 8003f04:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	2380      	movs	r3, #128	; 0x80
 8003f0a:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f0c:	0039      	movs	r1, r7
 8003f0e:	0020      	movs	r0, r4
 8003f10:	f7ff fbae 	bl	8003670 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f14:	0033      	movs	r3, r6
 8003f16:	2200      	movs	r2, #0
 8003f18:	2104      	movs	r1, #4
 8003f1a:	0020      	movs	r0, r4
 8003f1c:	9500      	str	r5, [sp, #0]
 8003f1e:	f7ff fc6e 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003f22:	2800      	cmp	r0, #0
 8003f24:	d000      	beq.n	8003f28 <HAL_I2C_Mem_Read+0x120>
 8003f26:	e78a      	b.n	8003e3e <HAL_I2C_Mem_Read+0x36>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f28:	6823      	ldr	r3, [r4, #0]
 8003f2a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003f30:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003f32:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003f34:	3301      	adds	r3, #1
 8003f36:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003f38:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003f3a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f42:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003f44:	b292      	uxth	r2, r2
 8003f46:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d017      	beq.n	8003f7c <HAL_I2C_Mem_Read+0x174>
 8003f4c:	2a00      	cmp	r2, #0
 8003f4e:	d115      	bne.n	8003f7c <HAL_I2C_Mem_Read+0x174>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f50:	0033      	movs	r3, r6
 8003f52:	2180      	movs	r1, #128	; 0x80
 8003f54:	0020      	movs	r0, r4
 8003f56:	9500      	str	r5, [sp, #0]
 8003f58:	f7ff fc51 	bl	80037fe <I2C_WaitOnFlagUntilTimeout>
 8003f5c:	2800      	cmp	r0, #0
 8003f5e:	d000      	beq.n	8003f62 <HAL_I2C_Mem_Read+0x15a>
 8003f60:	e76d      	b.n	8003e3e <HAL_I2C_Mem_Read+0x36>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f62:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f64:	2bff      	cmp	r3, #255	; 0xff
 8003f66:	d923      	bls.n	8003fb0 <HAL_I2C_Mem_Read+0x1a8>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f68:	23ff      	movs	r3, #255	; 0xff
 8003f6a:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003f6c:	2380      	movs	r3, #128	; 0x80
 8003f6e:	22ff      	movs	r2, #255	; 0xff
 8003f70:	9000      	str	r0, [sp, #0]
 8003f72:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f74:	0039      	movs	r1, r7
 8003f76:	0020      	movs	r0, r4
 8003f78:	f7ff fb7a 	bl	8003670 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003f7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1c8      	bne.n	8003f14 <HAL_I2C_Mem_Read+0x10c>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f82:	002a      	movs	r2, r5
 8003f84:	0031      	movs	r1, r6
 8003f86:	0020      	movs	r0, r4
 8003f88:	f7ff fc69 	bl	800385e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	d000      	beq.n	8003f92 <HAL_I2C_Mem_Read+0x18a>
 8003f90:	e755      	b.n	8003e3e <HAL_I2C_Mem_Read+0x36>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f92:	2120      	movs	r1, #32
 8003f94:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003f96:	4d0c      	ldr	r5, [pc, #48]	; (8003fc8 <HAL_I2C_Mem_Read+0x1c0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f98:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	402a      	ands	r2, r5
 8003f9e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003fa0:	0023      	movs	r3, r4
 8003fa2:	3341      	adds	r3, #65	; 0x41
 8003fa4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fa6:	9b07      	ldr	r3, [sp, #28]
    __HAL_UNLOCK(hi2c);
 8003fa8:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003faa:	7018      	strb	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003fac:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003fae:	e747      	b.n	8003e40 <HAL_I2C_Mem_Read+0x38>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fb0:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003fb2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fb4:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003fb6:	b292      	uxth	r2, r2
 8003fb8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fba:	b2d2      	uxtb	r2, r2
 8003fbc:	9000      	str	r0, [sp, #0]
 8003fbe:	e7d9      	b.n	8003f74 <HAL_I2C_Mem_Read+0x16c>
 8003fc0:	80002000 	.word	0x80002000
 8003fc4:	80002400 	.word	0x80002400
 8003fc8:	fe00e800 	.word	0xfe00e800

08003fcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fce:	0004      	movs	r4, r0
 8003fd0:	3441      	adds	r4, #65	; 0x41
 8003fd2:	7822      	ldrb	r2, [r4, #0]
{
 8003fd4:	0003      	movs	r3, r0
 8003fd6:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003fd8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fda:	b2d6      	uxtb	r6, r2
 8003fdc:	2a20      	cmp	r2, #32
 8003fde:	d118      	bne.n	8004012 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003fe0:	001d      	movs	r5, r3
 8003fe2:	3540      	adds	r5, #64	; 0x40
 8003fe4:	782a      	ldrb	r2, [r5, #0]
 8003fe6:	2a01      	cmp	r2, #1
 8003fe8:	d013      	beq.n	8004012 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fea:	2224      	movs	r2, #36	; 0x24
 8003fec:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	3a23      	subs	r2, #35	; 0x23
 8003ff2:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ff4:	4807      	ldr	r0, [pc, #28]	; (8004014 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8003ff6:	4391      	bics	r1, r2
 8003ff8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ffa:	6819      	ldr	r1, [r3, #0]
 8003ffc:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 8003ffe:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004000:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8004002:	6819      	ldr	r1, [r3, #0]
 8004004:	4339      	orrs	r1, r7
 8004006:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8004008:	6819      	ldr	r1, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800400e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8004010:	7028      	strb	r0, [r5, #0]
  }
}
 8004012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004014:	ffffefff 	.word	0xffffefff

08004018 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004018:	0002      	movs	r2, r0
{
 800401a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800401c:	3241      	adds	r2, #65	; 0x41
 800401e:	7814      	ldrb	r4, [r2, #0]
{
 8004020:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004022:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004024:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004026:	2c20      	cmp	r4, #32
 8004028:	d117      	bne.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 800402a:	001c      	movs	r4, r3
 800402c:	3440      	adds	r4, #64	; 0x40
 800402e:	7826      	ldrb	r6, [r4, #0]
 8004030:	2e01      	cmp	r6, #1
 8004032:	d012      	beq.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	3022      	adds	r0, #34	; 0x22
 8004036:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	3823      	subs	r0, #35	; 0x23
 800403c:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800403e:	4f07      	ldr	r7, [pc, #28]	; (800405c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8004040:	4386      	bics	r6, r0
 8004042:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8004044:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 8004046:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8004048:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800404a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 800404c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800404e:	6819      	ldr	r1, [r3, #0]
 8004050:	4308      	orrs	r0, r1
 8004052:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8004054:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004056:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004058:	7020      	strb	r0, [r4, #0]
  }
}
 800405a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800405c:	fffff0ff 	.word	0xfffff0ff

08004060 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004060:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8004062:	4b1d      	ldr	r3, [pc, #116]	; (80040d8 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8004064:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8004066:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8004068:	4022      	ands	r2, r4
 800406a:	2a08      	cmp	r2, #8
 800406c:	d031      	beq.n	80040d2 <HAL_RCC_GetSysClockFreq+0x72>
 800406e:	2a0c      	cmp	r2, #12
 8004070:	d009      	beq.n	8004086 <HAL_RCC_GetSysClockFreq+0x26>
 8004072:	2a04      	cmp	r2, #4
 8004074:	d125      	bne.n	80040c2 <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004076:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8004078:	4b18      	ldr	r3, [pc, #96]	; (80040dc <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800407a:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 800407c:	17c0      	asrs	r0, r0, #31
 800407e:	4018      	ands	r0, r3
 8004080:	4b17      	ldr	r3, [pc, #92]	; (80040e0 <HAL_RCC_GetSysClockFreq+0x80>)
 8004082:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8004084:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004086:	02a2      	lsls	r2, r4, #10
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004088:	4816      	ldr	r0, [pc, #88]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x84>)
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800408a:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800408c:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800408e:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004090:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004092:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004094:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004096:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004098:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800409a:	4211      	tst	r1, r2
 800409c:	d009      	beq.n	80040b2 <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800409e:	4a12      	ldr	r2, [pc, #72]	; (80040e8 <HAL_RCC_GetSysClockFreq+0x88>)
 80040a0:	2300      	movs	r3, #0
 80040a2:	2100      	movs	r1, #0
 80040a4:	f7fc f9e2 	bl	800046c <__aeabi_lmul>
 80040a8:	0022      	movs	r2, r4
 80040aa:	2300      	movs	r3, #0
 80040ac:	f7fc f9be 	bl	800042c <__aeabi_uldivmod>
 80040b0:	e7e8      	b.n	8004084 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	2310      	movs	r3, #16
 80040b6:	421a      	tst	r2, r3
 80040b8:	d001      	beq.n	80040be <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80040ba:	4a0c      	ldr	r2, [pc, #48]	; (80040ec <HAL_RCC_GetSysClockFreq+0x8c>)
 80040bc:	e7f0      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80040be:	4a08      	ldr	r2, [pc, #32]	; (80040e0 <HAL_RCC_GetSysClockFreq+0x80>)
 80040c0:	e7ee      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80040c2:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80040c4:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80040c6:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80040c8:	041b      	lsls	r3, r3, #16
 80040ca:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80040cc:	3301      	adds	r3, #1
 80040ce:	4098      	lsls	r0, r3
      break;
 80040d0:	e7d8      	b.n	8004084 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 80040d2:	4805      	ldr	r0, [pc, #20]	; (80040e8 <HAL_RCC_GetSysClockFreq+0x88>)
 80040d4:	e7d6      	b.n	8004084 <HAL_RCC_GetSysClockFreq+0x24>
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	40021000 	.word	0x40021000
 80040dc:	ff48e500 	.word	0xff48e500
 80040e0:	00f42400 	.word	0x00f42400
 80040e4:	08005fd2 	.word	0x08005fd2
 80040e8:	007a1200 	.word	0x007a1200
 80040ec:	003d0900 	.word	0x003d0900

080040f0 <HAL_RCC_OscConfig>:
{
 80040f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040f2:	0005      	movs	r5, r0
 80040f4:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 80040f6:	2800      	cmp	r0, #0
 80040f8:	d05a      	beq.n	80041b0 <HAL_RCC_OscConfig+0xc0>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040fa:	230c      	movs	r3, #12
 80040fc:	4cbe      	ldr	r4, [pc, #760]	; (80043f8 <HAL_RCC_OscConfig+0x308>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040fe:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004100:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004102:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004104:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004106:	2380      	movs	r3, #128	; 0x80
 8004108:	025b      	lsls	r3, r3, #9
 800410a:	0019      	movs	r1, r3
 800410c:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800410e:	07d2      	lsls	r2, r2, #31
 8004110:	d442      	bmi.n	8004198 <HAL_RCC_OscConfig+0xa8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004112:	682b      	ldr	r3, [r5, #0]
 8004114:	079b      	lsls	r3, r3, #30
 8004116:	d500      	bpl.n	800411a <HAL_RCC_OscConfig+0x2a>
 8004118:	e08b      	b.n	8004232 <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800411a:	682b      	ldr	r3, [r5, #0]
 800411c:	06db      	lsls	r3, r3, #27
 800411e:	d529      	bpl.n	8004174 <HAL_RCC_OscConfig+0x84>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004120:	2e00      	cmp	r6, #0
 8004122:	d000      	beq.n	8004126 <HAL_RCC_OscConfig+0x36>
 8004124:	e0dc      	b.n	80042e0 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004126:	6823      	ldr	r3, [r4, #0]
 8004128:	059b      	lsls	r3, r3, #22
 800412a:	d502      	bpl.n	8004132 <HAL_RCC_OscConfig+0x42>
 800412c:	69eb      	ldr	r3, [r5, #28]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d03e      	beq.n	80041b0 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004132:	6862      	ldr	r2, [r4, #4]
 8004134:	49b1      	ldr	r1, [pc, #708]	; (80043fc <HAL_RCC_OscConfig+0x30c>)
 8004136:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004138:	400a      	ands	r2, r1
 800413a:	431a      	orrs	r2, r3
 800413c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800413e:	6861      	ldr	r1, [r4, #4]
 8004140:	6a2a      	ldr	r2, [r5, #32]
 8004142:	0209      	lsls	r1, r1, #8
 8004144:	0a09      	lsrs	r1, r1, #8
 8004146:	0612      	lsls	r2, r2, #24
 8004148:	430a      	orrs	r2, r1
 800414a:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800414c:	2280      	movs	r2, #128	; 0x80
 800414e:	0b5b      	lsrs	r3, r3, #13
 8004150:	3301      	adds	r3, #1
 8004152:	0212      	lsls	r2, r2, #8
 8004154:	409a      	lsls	r2, r3
 8004156:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004158:	68e1      	ldr	r1, [r4, #12]
 800415a:	060a      	lsls	r2, r1, #24
 800415c:	49a8      	ldr	r1, [pc, #672]	; (8004400 <HAL_RCC_OscConfig+0x310>)
 800415e:	0f12      	lsrs	r2, r2, #28
 8004160:	5c8a      	ldrb	r2, [r1, r2]
 8004162:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004164:	4aa7      	ldr	r2, [pc, #668]	; (8004404 <HAL_RCC_OscConfig+0x314>)
 8004166:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8004168:	4ba7      	ldr	r3, [pc, #668]	; (8004408 <HAL_RCC_OscConfig+0x318>)
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	f7ff f908 	bl	8003380 <HAL_InitTick>
        if(status != HAL_OK)
 8004170:	2800      	cmp	r0, #0
 8004172:	d134      	bne.n	80041de <HAL_RCC_OscConfig+0xee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004174:	682b      	ldr	r3, [r5, #0]
 8004176:	071b      	lsls	r3, r3, #28
 8004178:	d500      	bpl.n	800417c <HAL_RCC_OscConfig+0x8c>
 800417a:	e0e8      	b.n	800434e <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800417c:	682b      	ldr	r3, [r5, #0]
 800417e:	075b      	lsls	r3, r3, #29
 8004180:	d500      	bpl.n	8004184 <HAL_RCC_OscConfig+0x94>
 8004182:	e10a      	b.n	800439a <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004184:	682b      	ldr	r3, [r5, #0]
 8004186:	069b      	lsls	r3, r3, #26
 8004188:	d500      	bpl.n	800418c <HAL_RCC_OscConfig+0x9c>
 800418a:	e18e      	b.n	80044aa <HAL_RCC_OscConfig+0x3ba>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800418c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800418e:	2b00      	cmp	r3, #0
 8004190:	d000      	beq.n	8004194 <HAL_RCC_OscConfig+0xa4>
 8004192:	e1bd      	b.n	8004510 <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 8004194:	2000      	movs	r0, #0
 8004196:	e022      	b.n	80041de <HAL_RCC_OscConfig+0xee>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004198:	2e08      	cmp	r6, #8
 800419a:	d003      	beq.n	80041a4 <HAL_RCC_OscConfig+0xb4>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800419c:	2e0c      	cmp	r6, #12
 800419e:	d109      	bne.n	80041b4 <HAL_RCC_OscConfig+0xc4>
 80041a0:	2f00      	cmp	r7, #0
 80041a2:	d007      	beq.n	80041b4 <HAL_RCC_OscConfig+0xc4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	039b      	lsls	r3, r3, #14
 80041a8:	d5b3      	bpl.n	8004112 <HAL_RCC_OscConfig+0x22>
 80041aa:	686b      	ldr	r3, [r5, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1b0      	bne.n	8004112 <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 80041b0:	2001      	movs	r0, #1
 80041b2:	e014      	b.n	80041de <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041b4:	686a      	ldr	r2, [r5, #4]
 80041b6:	428a      	cmp	r2, r1
 80041b8:	d113      	bne.n	80041e2 <HAL_RCC_OscConfig+0xf2>
 80041ba:	6822      	ldr	r2, [r4, #0]
 80041bc:	4313      	orrs	r3, r2
 80041be:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80041c0:	f7ff f922 	bl	8003408 <HAL_GetTick>
 80041c4:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80041c6:	2280      	movs	r2, #128	; 0x80
 80041c8:	6823      	ldr	r3, [r4, #0]
 80041ca:	0292      	lsls	r2, r2, #10
 80041cc:	4213      	tst	r3, r2
 80041ce:	d1a0      	bne.n	8004112 <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041d0:	f7ff f91a 	bl	8003408 <HAL_GetTick>
 80041d4:	9b00      	ldr	r3, [sp, #0]
 80041d6:	1ac0      	subs	r0, r0, r3
 80041d8:	2864      	cmp	r0, #100	; 0x64
 80041da:	d9f4      	bls.n	80041c6 <HAL_RCC_OscConfig+0xd6>
            return HAL_TIMEOUT;
 80041dc:	2003      	movs	r0, #3
}
 80041de:	b005      	add	sp, #20
 80041e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041e2:	21a0      	movs	r1, #160	; 0xa0
 80041e4:	02c9      	lsls	r1, r1, #11
 80041e6:	428a      	cmp	r2, r1
 80041e8:	d105      	bne.n	80041f6 <HAL_RCC_OscConfig+0x106>
 80041ea:	2280      	movs	r2, #128	; 0x80
 80041ec:	6821      	ldr	r1, [r4, #0]
 80041ee:	02d2      	lsls	r2, r2, #11
 80041f0:	430a      	orrs	r2, r1
 80041f2:	6022      	str	r2, [r4, #0]
 80041f4:	e7e1      	b.n	80041ba <HAL_RCC_OscConfig+0xca>
 80041f6:	6821      	ldr	r1, [r4, #0]
 80041f8:	4884      	ldr	r0, [pc, #528]	; (800440c <HAL_RCC_OscConfig+0x31c>)
 80041fa:	4001      	ands	r1, r0
 80041fc:	6021      	str	r1, [r4, #0]
 80041fe:	6821      	ldr	r1, [r4, #0]
 8004200:	400b      	ands	r3, r1
 8004202:	9303      	str	r3, [sp, #12]
 8004204:	9b03      	ldr	r3, [sp, #12]
 8004206:	4982      	ldr	r1, [pc, #520]	; (8004410 <HAL_RCC_OscConfig+0x320>)
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	400b      	ands	r3, r1
 800420c:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800420e:	2a00      	cmp	r2, #0
 8004210:	d1d6      	bne.n	80041c0 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
 8004212:	f7ff f8f9 	bl	8003408 <HAL_GetTick>
 8004216:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004218:	2280      	movs	r2, #128	; 0x80
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	0292      	lsls	r2, r2, #10
 800421e:	4213      	tst	r3, r2
 8004220:	d100      	bne.n	8004224 <HAL_RCC_OscConfig+0x134>
 8004222:	e776      	b.n	8004112 <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004224:	f7ff f8f0 	bl	8003408 <HAL_GetTick>
 8004228:	9b00      	ldr	r3, [sp, #0]
 800422a:	1ac0      	subs	r0, r0, r3
 800422c:	2864      	cmp	r0, #100	; 0x64
 800422e:	d9f3      	bls.n	8004218 <HAL_RCC_OscConfig+0x128>
 8004230:	e7d4      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
    hsi_state = RCC_OscInitStruct->HSIState;
 8004232:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004234:	2e04      	cmp	r6, #4
 8004236:	d003      	beq.n	8004240 <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004238:	2e0c      	cmp	r6, #12
 800423a:	d124      	bne.n	8004286 <HAL_RCC_OscConfig+0x196>
 800423c:	2f00      	cmp	r7, #0
 800423e:	d122      	bne.n	8004286 <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	075b      	lsls	r3, r3, #29
 8004244:	d501      	bpl.n	800424a <HAL_RCC_OscConfig+0x15a>
 8004246:	2a00      	cmp	r2, #0
 8004248:	d0b2      	beq.n	80041b0 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424a:	6861      	ldr	r1, [r4, #4]
 800424c:	692b      	ldr	r3, [r5, #16]
 800424e:	4871      	ldr	r0, [pc, #452]	; (8004414 <HAL_RCC_OscConfig+0x324>)
 8004250:	021b      	lsls	r3, r3, #8
 8004252:	4001      	ands	r1, r0
 8004254:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004256:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004258:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	438b      	bics	r3, r1
 800425e:	4313      	orrs	r3, r2
 8004260:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004262:	f7ff fefd 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 8004266:	68e3      	ldr	r3, [r4, #12]
 8004268:	4a65      	ldr	r2, [pc, #404]	; (8004400 <HAL_RCC_OscConfig+0x310>)
 800426a:	061b      	lsls	r3, r3, #24
 800426c:	0f1b      	lsrs	r3, r3, #28
 800426e:	5cd3      	ldrb	r3, [r2, r3]
 8004270:	40d8      	lsrs	r0, r3
 8004272:	4b64      	ldr	r3, [pc, #400]	; (8004404 <HAL_RCC_OscConfig+0x314>)
 8004274:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8004276:	4b64      	ldr	r3, [pc, #400]	; (8004408 <HAL_RCC_OscConfig+0x318>)
 8004278:	6818      	ldr	r0, [r3, #0]
 800427a:	f7ff f881 	bl	8003380 <HAL_InitTick>
      if(status != HAL_OK)
 800427e:	2800      	cmp	r0, #0
 8004280:	d100      	bne.n	8004284 <HAL_RCC_OscConfig+0x194>
 8004282:	e74a      	b.n	800411a <HAL_RCC_OscConfig+0x2a>
 8004284:	e7ab      	b.n	80041de <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004286:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8004288:	2a00      	cmp	r2, #0
 800428a:	d018      	beq.n	80042be <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800428c:	2109      	movs	r1, #9
 800428e:	438b      	bics	r3, r1
 8004290:	4313      	orrs	r3, r2
 8004292:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004294:	f7ff f8b8 	bl	8003408 <HAL_GetTick>
 8004298:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800429a:	2204      	movs	r2, #4
 800429c:	6823      	ldr	r3, [r4, #0]
 800429e:	4213      	tst	r3, r2
 80042a0:	d007      	beq.n	80042b2 <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042a2:	6862      	ldr	r2, [r4, #4]
 80042a4:	692b      	ldr	r3, [r5, #16]
 80042a6:	495b      	ldr	r1, [pc, #364]	; (8004414 <HAL_RCC_OscConfig+0x324>)
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	400a      	ands	r2, r1
 80042ac:	4313      	orrs	r3, r2
 80042ae:	6063      	str	r3, [r4, #4]
 80042b0:	e733      	b.n	800411a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042b2:	f7ff f8a9 	bl	8003408 <HAL_GetTick>
 80042b6:	1bc0      	subs	r0, r0, r7
 80042b8:	2802      	cmp	r0, #2
 80042ba:	d9ee      	bls.n	800429a <HAL_RCC_OscConfig+0x1aa>
 80042bc:	e78e      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 80042be:	2201      	movs	r2, #1
 80042c0:	4393      	bics	r3, r2
 80042c2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80042c4:	f7ff f8a0 	bl	8003408 <HAL_GetTick>
 80042c8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80042ca:	2204      	movs	r2, #4
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	4213      	tst	r3, r2
 80042d0:	d100      	bne.n	80042d4 <HAL_RCC_OscConfig+0x1e4>
 80042d2:	e722      	b.n	800411a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042d4:	f7ff f898 	bl	8003408 <HAL_GetTick>
 80042d8:	1bc0      	subs	r0, r0, r7
 80042da:	2802      	cmp	r0, #2
 80042dc:	d9f5      	bls.n	80042ca <HAL_RCC_OscConfig+0x1da>
 80042de:	e77d      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042e0:	69eb      	ldr	r3, [r5, #28]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d020      	beq.n	8004328 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 80042e6:	2380      	movs	r3, #128	; 0x80
 80042e8:	6822      	ldr	r2, [r4, #0]
 80042ea:	005b      	lsls	r3, r3, #1
 80042ec:	4313      	orrs	r3, r2
 80042ee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80042f0:	f7ff f88a 	bl	8003408 <HAL_GetTick>
 80042f4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80042f6:	2280      	movs	r2, #128	; 0x80
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	0092      	lsls	r2, r2, #2
 80042fc:	4213      	tst	r3, r2
 80042fe:	d00d      	beq.n	800431c <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004300:	6863      	ldr	r3, [r4, #4]
 8004302:	4a3e      	ldr	r2, [pc, #248]	; (80043fc <HAL_RCC_OscConfig+0x30c>)
 8004304:	4013      	ands	r3, r2
 8004306:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004308:	4313      	orrs	r3, r2
 800430a:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800430c:	6862      	ldr	r2, [r4, #4]
 800430e:	6a2b      	ldr	r3, [r5, #32]
 8004310:	0212      	lsls	r2, r2, #8
 8004312:	061b      	lsls	r3, r3, #24
 8004314:	0a12      	lsrs	r2, r2, #8
 8004316:	4313      	orrs	r3, r2
 8004318:	6063      	str	r3, [r4, #4]
 800431a:	e72b      	b.n	8004174 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800431c:	f7ff f874 	bl	8003408 <HAL_GetTick>
 8004320:	1bc0      	subs	r0, r0, r7
 8004322:	2802      	cmp	r0, #2
 8004324:	d9e7      	bls.n	80042f6 <HAL_RCC_OscConfig+0x206>
 8004326:	e759      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_MSI_DISABLE();
 8004328:	6823      	ldr	r3, [r4, #0]
 800432a:	4a3b      	ldr	r2, [pc, #236]	; (8004418 <HAL_RCC_OscConfig+0x328>)
 800432c:	4013      	ands	r3, r2
 800432e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004330:	f7ff f86a 	bl	8003408 <HAL_GetTick>
 8004334:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004336:	2280      	movs	r2, #128	; 0x80
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	0092      	lsls	r2, r2, #2
 800433c:	4213      	tst	r3, r2
 800433e:	d100      	bne.n	8004342 <HAL_RCC_OscConfig+0x252>
 8004340:	e718      	b.n	8004174 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004342:	f7ff f861 	bl	8003408 <HAL_GetTick>
 8004346:	1bc0      	subs	r0, r0, r7
 8004348:	2802      	cmp	r0, #2
 800434a:	d9f4      	bls.n	8004336 <HAL_RCC_OscConfig+0x246>
 800434c:	e746      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800434e:	696a      	ldr	r2, [r5, #20]
 8004350:	2301      	movs	r3, #1
 8004352:	2a00      	cmp	r2, #0
 8004354:	d010      	beq.n	8004378 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 8004356:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004358:	4313      	orrs	r3, r2
 800435a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800435c:	f7ff f854 	bl	8003408 <HAL_GetTick>
 8004360:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004362:	2202      	movs	r2, #2
 8004364:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004366:	4213      	tst	r3, r2
 8004368:	d000      	beq.n	800436c <HAL_RCC_OscConfig+0x27c>
 800436a:	e707      	b.n	800417c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800436c:	f7ff f84c 	bl	8003408 <HAL_GetTick>
 8004370:	1bc0      	subs	r0, r0, r7
 8004372:	2802      	cmp	r0, #2
 8004374:	d9f5      	bls.n	8004362 <HAL_RCC_OscConfig+0x272>
 8004376:	e731      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_LSI_DISABLE();
 8004378:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800437a:	439a      	bics	r2, r3
 800437c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800437e:	f7ff f843 	bl	8003408 <HAL_GetTick>
 8004382:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004384:	2202      	movs	r2, #2
 8004386:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004388:	4213      	tst	r3, r2
 800438a:	d100      	bne.n	800438e <HAL_RCC_OscConfig+0x29e>
 800438c:	e6f6      	b.n	800417c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800438e:	f7ff f83b 	bl	8003408 <HAL_GetTick>
 8004392:	1bc0      	subs	r0, r0, r7
 8004394:	2802      	cmp	r0, #2
 8004396:	d9f5      	bls.n	8004384 <HAL_RCC_OscConfig+0x294>
 8004398:	e720      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800439a:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800439c:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800439e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80043a0:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80043a2:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043a4:	421a      	tst	r2, r3
 80043a6:	d104      	bne.n	80043b2 <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 80043a8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80043aa:	4313      	orrs	r3, r2
 80043ac:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80043ae:	2301      	movs	r3, #1
 80043b0:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b2:	2280      	movs	r2, #128	; 0x80
 80043b4:	4f19      	ldr	r7, [pc, #100]	; (800441c <HAL_RCC_OscConfig+0x32c>)
 80043b6:	0052      	lsls	r2, r2, #1
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	4213      	tst	r3, r2
 80043bc:	d008      	beq.n	80043d0 <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043be:	2280      	movs	r2, #128	; 0x80
 80043c0:	68ab      	ldr	r3, [r5, #8]
 80043c2:	0052      	lsls	r2, r2, #1
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d12b      	bne.n	8004420 <HAL_RCC_OscConfig+0x330>
 80043c8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80043ca:	4313      	orrs	r3, r2
 80043cc:	6523      	str	r3, [r4, #80]	; 0x50
 80043ce:	e04c      	b.n	800446a <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043d0:	2280      	movs	r2, #128	; 0x80
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	0052      	lsls	r2, r2, #1
 80043d6:	4313      	orrs	r3, r2
 80043d8:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80043da:	f7ff f815 	bl	8003408 <HAL_GetTick>
 80043de:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e0:	2280      	movs	r2, #128	; 0x80
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	0052      	lsls	r2, r2, #1
 80043e6:	4213      	tst	r3, r2
 80043e8:	d1e9      	bne.n	80043be <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ea:	f7ff f80d 	bl	8003408 <HAL_GetTick>
 80043ee:	9b01      	ldr	r3, [sp, #4]
 80043f0:	1ac0      	subs	r0, r0, r3
 80043f2:	2864      	cmp	r0, #100	; 0x64
 80043f4:	d9f4      	bls.n	80043e0 <HAL_RCC_OscConfig+0x2f0>
 80043f6:	e6f1      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
 80043f8:	40021000 	.word	0x40021000
 80043fc:	ffff1fff 	.word	0xffff1fff
 8004400:	08005fba 	.word	0x08005fba
 8004404:	2000001c 	.word	0x2000001c
 8004408:	20000024 	.word	0x20000024
 800440c:	fffeffff 	.word	0xfffeffff
 8004410:	fffbffff 	.word	0xfffbffff
 8004414:	ffffe0ff 	.word	0xffffe0ff
 8004418:	fffffeff 	.word	0xfffffeff
 800441c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004420:	2b00      	cmp	r3, #0
 8004422:	d116      	bne.n	8004452 <HAL_RCC_OscConfig+0x362>
 8004424:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004426:	4a6b      	ldr	r2, [pc, #428]	; (80045d4 <HAL_RCC_OscConfig+0x4e4>)
 8004428:	4013      	ands	r3, r2
 800442a:	6523      	str	r3, [r4, #80]	; 0x50
 800442c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800442e:	4a6a      	ldr	r2, [pc, #424]	; (80045d8 <HAL_RCC_OscConfig+0x4e8>)
 8004430:	4013      	ands	r3, r2
 8004432:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004434:	f7fe ffe8 	bl	8003408 <HAL_GetTick>
 8004438:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800443a:	2280      	movs	r2, #128	; 0x80
 800443c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800443e:	0092      	lsls	r2, r2, #2
 8004440:	4213      	tst	r3, r2
 8004442:	d01a      	beq.n	800447a <HAL_RCC_OscConfig+0x38a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004444:	f7fe ffe0 	bl	8003408 <HAL_GetTick>
 8004448:	4b64      	ldr	r3, [pc, #400]	; (80045dc <HAL_RCC_OscConfig+0x4ec>)
 800444a:	1bc0      	subs	r0, r0, r7
 800444c:	4298      	cmp	r0, r3
 800444e:	d9f4      	bls.n	800443a <HAL_RCC_OscConfig+0x34a>
 8004450:	e6c4      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004452:	21a0      	movs	r1, #160	; 0xa0
 8004454:	00c9      	lsls	r1, r1, #3
 8004456:	428b      	cmp	r3, r1
 8004458:	d118      	bne.n	800448c <HAL_RCC_OscConfig+0x39c>
 800445a:	2380      	movs	r3, #128	; 0x80
 800445c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	430b      	orrs	r3, r1
 8004462:	6523      	str	r3, [r4, #80]	; 0x50
 8004464:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004466:	431a      	orrs	r2, r3
 8004468:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800446a:	f7fe ffcd 	bl	8003408 <HAL_GetTick>
 800446e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004470:	2280      	movs	r2, #128	; 0x80
 8004472:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004474:	0092      	lsls	r2, r2, #2
 8004476:	4213      	tst	r3, r2
 8004478:	d010      	beq.n	800449c <HAL_RCC_OscConfig+0x3ac>
    if(pwrclkchanged == SET)
 800447a:	9b00      	ldr	r3, [sp, #0]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d000      	beq.n	8004482 <HAL_RCC_OscConfig+0x392>
 8004480:	e680      	b.n	8004184 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004482:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004484:	4a56      	ldr	r2, [pc, #344]	; (80045e0 <HAL_RCC_OscConfig+0x4f0>)
 8004486:	4013      	ands	r3, r2
 8004488:	63a3      	str	r3, [r4, #56]	; 0x38
 800448a:	e67b      	b.n	8004184 <HAL_RCC_OscConfig+0x94>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800448c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800448e:	4a51      	ldr	r2, [pc, #324]	; (80045d4 <HAL_RCC_OscConfig+0x4e4>)
 8004490:	4013      	ands	r3, r2
 8004492:	6523      	str	r3, [r4, #80]	; 0x50
 8004494:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004496:	4a50      	ldr	r2, [pc, #320]	; (80045d8 <HAL_RCC_OscConfig+0x4e8>)
 8004498:	4013      	ands	r3, r2
 800449a:	e797      	b.n	80043cc <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800449c:	f7fe ffb4 	bl	8003408 <HAL_GetTick>
 80044a0:	4b4e      	ldr	r3, [pc, #312]	; (80045dc <HAL_RCC_OscConfig+0x4ec>)
 80044a2:	1bc0      	subs	r0, r0, r7
 80044a4:	4298      	cmp	r0, r3
 80044a6:	d9e3      	bls.n	8004470 <HAL_RCC_OscConfig+0x380>
 80044a8:	e698      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80044aa:	69a9      	ldr	r1, [r5, #24]
 80044ac:	2301      	movs	r3, #1
 80044ae:	4a4d      	ldr	r2, [pc, #308]	; (80045e4 <HAL_RCC_OscConfig+0x4f4>)
 80044b0:	2900      	cmp	r1, #0
 80044b2:	d018      	beq.n	80044e6 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI48_ENABLE();
 80044b4:	68a1      	ldr	r1, [r4, #8]
 80044b6:	4319      	orrs	r1, r3
 80044b8:	60a1      	str	r1, [r4, #8]
 80044ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044bc:	430b      	orrs	r3, r1
 80044be:	6363      	str	r3, [r4, #52]	; 0x34
 80044c0:	2380      	movs	r3, #128	; 0x80
 80044c2:	6a11      	ldr	r1, [r2, #32]
 80044c4:	019b      	lsls	r3, r3, #6
 80044c6:	430b      	orrs	r3, r1
 80044c8:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80044ca:	f7fe ff9d 	bl	8003408 <HAL_GetTick>
 80044ce:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80044d0:	2202      	movs	r2, #2
 80044d2:	68a3      	ldr	r3, [r4, #8]
 80044d4:	4213      	tst	r3, r2
 80044d6:	d000      	beq.n	80044da <HAL_RCC_OscConfig+0x3ea>
 80044d8:	e658      	b.n	800418c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044da:	f7fe ff95 	bl	8003408 <HAL_GetTick>
 80044de:	1bc0      	subs	r0, r0, r7
 80044e0:	2802      	cmp	r0, #2
 80044e2:	d9f5      	bls.n	80044d0 <HAL_RCC_OscConfig+0x3e0>
 80044e4:	e67a      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI48_DISABLE();
 80044e6:	68a1      	ldr	r1, [r4, #8]
 80044e8:	4399      	bics	r1, r3
 80044ea:	60a1      	str	r1, [r4, #8]
 80044ec:	6a13      	ldr	r3, [r2, #32]
 80044ee:	493e      	ldr	r1, [pc, #248]	; (80045e8 <HAL_RCC_OscConfig+0x4f8>)
 80044f0:	400b      	ands	r3, r1
 80044f2:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80044f4:	f7fe ff88 	bl	8003408 <HAL_GetTick>
 80044f8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80044fa:	2202      	movs	r2, #2
 80044fc:	68a3      	ldr	r3, [r4, #8]
 80044fe:	4213      	tst	r3, r2
 8004500:	d100      	bne.n	8004504 <HAL_RCC_OscConfig+0x414>
 8004502:	e643      	b.n	800418c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004504:	f7fe ff80 	bl	8003408 <HAL_GetTick>
 8004508:	1bc0      	subs	r0, r0, r7
 800450a:	2802      	cmp	r0, #2
 800450c:	d9f5      	bls.n	80044fa <HAL_RCC_OscConfig+0x40a>
 800450e:	e665      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004510:	2e0c      	cmp	r6, #12
 8004512:	d043      	beq.n	800459c <HAL_RCC_OscConfig+0x4ac>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004514:	4a35      	ldr	r2, [pc, #212]	; (80045ec <HAL_RCC_OscConfig+0x4fc>)
 8004516:	2b02      	cmp	r3, #2
 8004518:	d12e      	bne.n	8004578 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_PLL_DISABLE();
 800451a:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800451c:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800451e:	4013      	ands	r3, r2
 8004520:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004522:	f7fe ff71 	bl	8003408 <HAL_GetTick>
 8004526:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004528:	04bf      	lsls	r7, r7, #18
 800452a:	6823      	ldr	r3, [r4, #0]
 800452c:	423b      	tst	r3, r7
 800452e:	d11d      	bne.n	800456c <HAL_RCC_OscConfig+0x47c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004530:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8004532:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004534:	68e2      	ldr	r2, [r4, #12]
 8004536:	430b      	orrs	r3, r1
 8004538:	492d      	ldr	r1, [pc, #180]	; (80045f0 <HAL_RCC_OscConfig+0x500>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800453a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800453c:	400a      	ands	r2, r1
 800453e:	4313      	orrs	r3, r2
 8004540:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004542:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004544:	4313      	orrs	r3, r2
 8004546:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8004548:	2380      	movs	r3, #128	; 0x80
 800454a:	6822      	ldr	r2, [r4, #0]
 800454c:	045b      	lsls	r3, r3, #17
 800454e:	4313      	orrs	r3, r2
 8004550:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004552:	f7fe ff59 	bl	8003408 <HAL_GetTick>
 8004556:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004558:	6823      	ldr	r3, [r4, #0]
 800455a:	4233      	tst	r3, r6
 800455c:	d000      	beq.n	8004560 <HAL_RCC_OscConfig+0x470>
 800455e:	e619      	b.n	8004194 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004560:	f7fe ff52 	bl	8003408 <HAL_GetTick>
 8004564:	1b40      	subs	r0, r0, r5
 8004566:	2802      	cmp	r0, #2
 8004568:	d9f6      	bls.n	8004558 <HAL_RCC_OscConfig+0x468>
 800456a:	e637      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800456c:	f7fe ff4c 	bl	8003408 <HAL_GetTick>
 8004570:	1b80      	subs	r0, r0, r6
 8004572:	2802      	cmp	r0, #2
 8004574:	d9d9      	bls.n	800452a <HAL_RCC_OscConfig+0x43a>
 8004576:	e631      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_PLL_DISABLE();
 8004578:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800457a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800457c:	4013      	ands	r3, r2
 800457e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004580:	f7fe ff42 	bl	8003408 <HAL_GetTick>
 8004584:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004586:	04b6      	lsls	r6, r6, #18
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	4233      	tst	r3, r6
 800458c:	d100      	bne.n	8004590 <HAL_RCC_OscConfig+0x4a0>
 800458e:	e601      	b.n	8004194 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004590:	f7fe ff3a 	bl	8003408 <HAL_GetTick>
 8004594:	1b40      	subs	r0, r0, r5
 8004596:	2802      	cmp	r0, #2
 8004598:	d9f6      	bls.n	8004588 <HAL_RCC_OscConfig+0x498>
 800459a:	e61f      	b.n	80041dc <HAL_RCC_OscConfig+0xec>
        return HAL_ERROR;
 800459c:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d100      	bne.n	80045a4 <HAL_RCC_OscConfig+0x4b4>
 80045a2:	e61c      	b.n	80041de <HAL_RCC_OscConfig+0xee>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a4:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80045a6:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a8:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80045aa:	0252      	lsls	r2, r2, #9
 80045ac:	401a      	ands	r2, r3
 80045ae:	428a      	cmp	r2, r1
 80045b0:	d000      	beq.n	80045b4 <HAL_RCC_OscConfig+0x4c4>
 80045b2:	e5fd      	b.n	80041b0 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045b4:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045b6:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045b8:	0392      	lsls	r2, r2, #14
 80045ba:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045bc:	428a      	cmp	r2, r1
 80045be:	d000      	beq.n	80045c2 <HAL_RCC_OscConfig+0x4d2>
 80045c0:	e5f6      	b.n	80041b0 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80045c2:	22c0      	movs	r2, #192	; 0xc0
 80045c4:	0412      	lsls	r2, r2, #16
 80045c6:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045c8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d100      	bne.n	80045d0 <HAL_RCC_OscConfig+0x4e0>
 80045ce:	e5e1      	b.n	8004194 <HAL_RCC_OscConfig+0xa4>
 80045d0:	e5ee      	b.n	80041b0 <HAL_RCC_OscConfig+0xc0>
 80045d2:	46c0      	nop			; (mov r8, r8)
 80045d4:	fffffeff 	.word	0xfffffeff
 80045d8:	fffffbff 	.word	0xfffffbff
 80045dc:	00001388 	.word	0x00001388
 80045e0:	efffffff 	.word	0xefffffff
 80045e4:	40010000 	.word	0x40010000
 80045e8:	ffffdfff 	.word	0xffffdfff
 80045ec:	feffffff 	.word	0xfeffffff
 80045f0:	ff02ffff 	.word	0xff02ffff

080045f4 <HAL_RCC_ClockConfig>:
{
 80045f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045f6:	1e04      	subs	r4, r0, #0
 80045f8:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 80045fa:	d101      	bne.n	8004600 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 80045fc:	2001      	movs	r0, #1
}
 80045fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004600:	2501      	movs	r5, #1
 8004602:	4e5b      	ldr	r6, [pc, #364]	; (8004770 <HAL_RCC_ClockConfig+0x17c>)
 8004604:	9a01      	ldr	r2, [sp, #4]
 8004606:	6833      	ldr	r3, [r6, #0]
 8004608:	402b      	ands	r3, r5
 800460a:	4293      	cmp	r3, r2
 800460c:	d331      	bcc.n	8004672 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800460e:	6822      	ldr	r2, [r4, #0]
 8004610:	0793      	lsls	r3, r2, #30
 8004612:	d443      	bmi.n	800469c <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004614:	07d3      	lsls	r3, r2, #31
 8004616:	d449      	bmi.n	80046ac <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004618:	2501      	movs	r5, #1
 800461a:	6833      	ldr	r3, [r6, #0]
 800461c:	9a01      	ldr	r2, [sp, #4]
 800461e:	402b      	ands	r3, r5
 8004620:	4293      	cmp	r3, r2
 8004622:	d909      	bls.n	8004638 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004624:	6833      	ldr	r3, [r6, #0]
 8004626:	43ab      	bics	r3, r5
 8004628:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800462a:	f7fe feed 	bl	8003408 <HAL_GetTick>
 800462e:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004630:	6833      	ldr	r3, [r6, #0]
 8004632:	422b      	tst	r3, r5
 8004634:	d000      	beq.n	8004638 <HAL_RCC_ClockConfig+0x44>
 8004636:	e08c      	b.n	8004752 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004638:	6822      	ldr	r2, [r4, #0]
 800463a:	4d4e      	ldr	r5, [pc, #312]	; (8004774 <HAL_RCC_ClockConfig+0x180>)
 800463c:	0753      	lsls	r3, r2, #29
 800463e:	d500      	bpl.n	8004642 <HAL_RCC_ClockConfig+0x4e>
 8004640:	e08f      	b.n	8004762 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004642:	0713      	lsls	r3, r2, #28
 8004644:	d506      	bpl.n	8004654 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004646:	68e9      	ldr	r1, [r5, #12]
 8004648:	6923      	ldr	r3, [r4, #16]
 800464a:	4a4b      	ldr	r2, [pc, #300]	; (8004778 <HAL_RCC_ClockConfig+0x184>)
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	400a      	ands	r2, r1
 8004650:	4313      	orrs	r3, r2
 8004652:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004654:	f7ff fd04 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 8004658:	68eb      	ldr	r3, [r5, #12]
 800465a:	4a48      	ldr	r2, [pc, #288]	; (800477c <HAL_RCC_ClockConfig+0x188>)
 800465c:	061b      	lsls	r3, r3, #24
 800465e:	0f1b      	lsrs	r3, r3, #28
 8004660:	5cd3      	ldrb	r3, [r2, r3]
 8004662:	40d8      	lsrs	r0, r3
 8004664:	4b46      	ldr	r3, [pc, #280]	; (8004780 <HAL_RCC_ClockConfig+0x18c>)
 8004666:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8004668:	4b46      	ldr	r3, [pc, #280]	; (8004784 <HAL_RCC_ClockConfig+0x190>)
 800466a:	6818      	ldr	r0, [r3, #0]
 800466c:	f7fe fe88 	bl	8003380 <HAL_InitTick>
  if(status != HAL_OK)
 8004670:	e7c5      	b.n	80045fe <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004672:	6833      	ldr	r3, [r6, #0]
 8004674:	9a01      	ldr	r2, [sp, #4]
 8004676:	43ab      	bics	r3, r5
 8004678:	4313      	orrs	r3, r2
 800467a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800467c:	f7fe fec4 	bl	8003408 <HAL_GetTick>
 8004680:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004682:	6833      	ldr	r3, [r6, #0]
 8004684:	9a01      	ldr	r2, [sp, #4]
 8004686:	402b      	ands	r3, r5
 8004688:	4293      	cmp	r3, r2
 800468a:	d0c0      	beq.n	800460e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800468c:	f7fe febc 	bl	8003408 <HAL_GetTick>
 8004690:	4b3d      	ldr	r3, [pc, #244]	; (8004788 <HAL_RCC_ClockConfig+0x194>)
 8004692:	1bc0      	subs	r0, r0, r7
 8004694:	4298      	cmp	r0, r3
 8004696:	d9f4      	bls.n	8004682 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8004698:	2003      	movs	r0, #3
 800469a:	e7b0      	b.n	80045fe <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800469c:	20f0      	movs	r0, #240	; 0xf0
 800469e:	4935      	ldr	r1, [pc, #212]	; (8004774 <HAL_RCC_ClockConfig+0x180>)
 80046a0:	68cb      	ldr	r3, [r1, #12]
 80046a2:	4383      	bics	r3, r0
 80046a4:	68a0      	ldr	r0, [r4, #8]
 80046a6:	4303      	orrs	r3, r0
 80046a8:	60cb      	str	r3, [r1, #12]
 80046aa:	e7b3      	b.n	8004614 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ac:	4d31      	ldr	r5, [pc, #196]	; (8004774 <HAL_RCC_ClockConfig+0x180>)
 80046ae:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046b0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046b2:	2a02      	cmp	r2, #2
 80046b4:	d118      	bne.n	80046e8 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046b6:	039b      	lsls	r3, r3, #14
 80046b8:	d5a0      	bpl.n	80045fc <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ba:	2103      	movs	r1, #3
 80046bc:	68eb      	ldr	r3, [r5, #12]
 80046be:	438b      	bics	r3, r1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80046c4:	f7fe fea0 	bl	8003408 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80046ca:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d118      	bne.n	8004702 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80046d0:	220c      	movs	r2, #12
 80046d2:	68eb      	ldr	r3, [r5, #12]
 80046d4:	4013      	ands	r3, r2
 80046d6:	2b08      	cmp	r3, #8
 80046d8:	d09e      	beq.n	8004618 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046da:	f7fe fe95 	bl	8003408 <HAL_GetTick>
 80046de:	4b2a      	ldr	r3, [pc, #168]	; (8004788 <HAL_RCC_ClockConfig+0x194>)
 80046e0:	1bc0      	subs	r0, r0, r7
 80046e2:	4298      	cmp	r0, r3
 80046e4:	d9f4      	bls.n	80046d0 <HAL_RCC_ClockConfig+0xdc>
 80046e6:	e7d7      	b.n	8004698 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046e8:	2a03      	cmp	r2, #3
 80046ea:	d102      	bne.n	80046f2 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046ec:	019b      	lsls	r3, r3, #6
 80046ee:	d4e4      	bmi.n	80046ba <HAL_RCC_ClockConfig+0xc6>
 80046f0:	e784      	b.n	80045fc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80046f2:	2a01      	cmp	r2, #1
 80046f4:	d102      	bne.n	80046fc <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80046f6:	075b      	lsls	r3, r3, #29
 80046f8:	d4df      	bmi.n	80046ba <HAL_RCC_ClockConfig+0xc6>
 80046fa:	e77f      	b.n	80045fc <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80046fc:	059b      	lsls	r3, r3, #22
 80046fe:	d4dc      	bmi.n	80046ba <HAL_RCC_ClockConfig+0xc6>
 8004700:	e77c      	b.n	80045fc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004702:	2b03      	cmp	r3, #3
 8004704:	d10b      	bne.n	800471e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004706:	220c      	movs	r2, #12
 8004708:	68eb      	ldr	r3, [r5, #12]
 800470a:	4013      	ands	r3, r2
 800470c:	4293      	cmp	r3, r2
 800470e:	d083      	beq.n	8004618 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004710:	f7fe fe7a 	bl	8003408 <HAL_GetTick>
 8004714:	4b1c      	ldr	r3, [pc, #112]	; (8004788 <HAL_RCC_ClockConfig+0x194>)
 8004716:	1bc0      	subs	r0, r0, r7
 8004718:	4298      	cmp	r0, r3
 800471a:	d9f4      	bls.n	8004706 <HAL_RCC_ClockConfig+0x112>
 800471c:	e7bc      	b.n	8004698 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800471e:	2b01      	cmp	r3, #1
 8004720:	d011      	beq.n	8004746 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004722:	220c      	movs	r2, #12
 8004724:	68eb      	ldr	r3, [r5, #12]
 8004726:	4213      	tst	r3, r2
 8004728:	d100      	bne.n	800472c <HAL_RCC_ClockConfig+0x138>
 800472a:	e775      	b.n	8004618 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800472c:	f7fe fe6c 	bl	8003408 <HAL_GetTick>
 8004730:	4b15      	ldr	r3, [pc, #84]	; (8004788 <HAL_RCC_ClockConfig+0x194>)
 8004732:	1bc0      	subs	r0, r0, r7
 8004734:	4298      	cmp	r0, r3
 8004736:	d9f4      	bls.n	8004722 <HAL_RCC_ClockConfig+0x12e>
 8004738:	e7ae      	b.n	8004698 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800473a:	f7fe fe65 	bl	8003408 <HAL_GetTick>
 800473e:	4b12      	ldr	r3, [pc, #72]	; (8004788 <HAL_RCC_ClockConfig+0x194>)
 8004740:	1bc0      	subs	r0, r0, r7
 8004742:	4298      	cmp	r0, r3
 8004744:	d8a8      	bhi.n	8004698 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004746:	220c      	movs	r2, #12
 8004748:	68eb      	ldr	r3, [r5, #12]
 800474a:	4013      	ands	r3, r2
 800474c:	2b04      	cmp	r3, #4
 800474e:	d1f4      	bne.n	800473a <HAL_RCC_ClockConfig+0x146>
 8004750:	e762      	b.n	8004618 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004752:	f7fe fe59 	bl	8003408 <HAL_GetTick>
 8004756:	4b0c      	ldr	r3, [pc, #48]	; (8004788 <HAL_RCC_ClockConfig+0x194>)
 8004758:	1bc0      	subs	r0, r0, r7
 800475a:	4298      	cmp	r0, r3
 800475c:	d800      	bhi.n	8004760 <HAL_RCC_ClockConfig+0x16c>
 800475e:	e767      	b.n	8004630 <HAL_RCC_ClockConfig+0x3c>
 8004760:	e79a      	b.n	8004698 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004762:	68eb      	ldr	r3, [r5, #12]
 8004764:	4909      	ldr	r1, [pc, #36]	; (800478c <HAL_RCC_ClockConfig+0x198>)
 8004766:	400b      	ands	r3, r1
 8004768:	68e1      	ldr	r1, [r4, #12]
 800476a:	430b      	orrs	r3, r1
 800476c:	60eb      	str	r3, [r5, #12]
 800476e:	e768      	b.n	8004642 <HAL_RCC_ClockConfig+0x4e>
 8004770:	40022000 	.word	0x40022000
 8004774:	40021000 	.word	0x40021000
 8004778:	ffffc7ff 	.word	0xffffc7ff
 800477c:	08005fba 	.word	0x08005fba
 8004780:	2000001c 	.word	0x2000001c
 8004784:	20000024 	.word	0x20000024
 8004788:	00001388 	.word	0x00001388
 800478c:	fffff8ff 	.word	0xfffff8ff

08004790 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004790:	4b04      	ldr	r3, [pc, #16]	; (80047a4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004792:	4a05      	ldr	r2, [pc, #20]	; (80047a8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	055b      	lsls	r3, r3, #21
 8004798:	0f5b      	lsrs	r3, r3, #29
 800479a:	5cd3      	ldrb	r3, [r2, r3]
 800479c:	4a03      	ldr	r2, [pc, #12]	; (80047ac <HAL_RCC_GetPCLK1Freq+0x1c>)
 800479e:	6810      	ldr	r0, [r2, #0]
 80047a0:	40d8      	lsrs	r0, r3
}
 80047a2:	4770      	bx	lr
 80047a4:	40021000 	.word	0x40021000
 80047a8:	08005fca 	.word	0x08005fca
 80047ac:	2000001c 	.word	0x2000001c

080047b0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047b0:	4b04      	ldr	r3, [pc, #16]	; (80047c4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80047b2:	4a05      	ldr	r2, [pc, #20]	; (80047c8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	049b      	lsls	r3, r3, #18
 80047b8:	0f5b      	lsrs	r3, r3, #29
 80047ba:	5cd3      	ldrb	r3, [r2, r3]
 80047bc:	4a03      	ldr	r2, [pc, #12]	; (80047cc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80047be:	6810      	ldr	r0, [r2, #0]
 80047c0:	40d8      	lsrs	r0, r3
}
 80047c2:	4770      	bx	lr
 80047c4:	40021000 	.word	0x40021000
 80047c8:	08005fca 	.word	0x08005fca
 80047cc:	2000001c 	.word	0x2000001c

080047d0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047d0:	6803      	ldr	r3, [r0, #0]
{
 80047d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047d4:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047d6:	069b      	lsls	r3, r3, #26
 80047d8:	d52d      	bpl.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x66>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047da:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 80047dc:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047de:	4c5c      	ldr	r4, [pc, #368]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 80047e0:	055b      	lsls	r3, r3, #21
 80047e2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 80047e4:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047e6:	421a      	tst	r2, r3
 80047e8:	d104      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80047ec:	4313      	orrs	r3, r2
 80047ee:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80047f0:	2301      	movs	r3, #1
 80047f2:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f4:	2780      	movs	r7, #128	; 0x80
 80047f6:	4e57      	ldr	r6, [pc, #348]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047f8:	007f      	lsls	r7, r7, #1
 80047fa:	6833      	ldr	r3, [r6, #0]
 80047fc:	423b      	tst	r3, r7
 80047fe:	d053      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004800:	686b      	ldr	r3, [r5, #4]
 8004802:	21c0      	movs	r1, #192	; 0xc0
 8004804:	0018      	movs	r0, r3
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004806:	6822      	ldr	r2, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004808:	0389      	lsls	r1, r1, #14
 800480a:	4008      	ands	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800480c:	400a      	ands	r2, r1
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800480e:	4290      	cmp	r0, r2
 8004810:	d15b      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0xfa>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004812:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004814:	22c0      	movs	r2, #192	; 0xc0
 8004816:	0008      	movs	r0, r1
 8004818:	0292      	lsls	r2, r2, #10
 800481a:	4010      	ands	r0, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800481c:	4211      	tst	r1, r2
 800481e:	d15f      	bne.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004820:	682b      	ldr	r3, [r5, #0]
 8004822:	069b      	lsls	r3, r3, #26
 8004824:	d500      	bpl.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8004826:	e070      	b.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004828:	9b00      	ldr	r3, [sp, #0]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d103      	bne.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800482e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004830:	4a49      	ldr	r2, [pc, #292]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004832:	4013      	ands	r3, r2
 8004834:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004836:	682b      	ldr	r3, [r5, #0]
 8004838:	07da      	lsls	r2, r3, #31
 800483a:	d506      	bpl.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800483c:	2003      	movs	r0, #3
 800483e:	4944      	ldr	r1, [pc, #272]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004840:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004842:	4382      	bics	r2, r0
 8004844:	68a8      	ldr	r0, [r5, #8]
 8004846:	4302      	orrs	r2, r0
 8004848:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800484a:	079a      	lsls	r2, r3, #30
 800484c:	d506      	bpl.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800484e:	200c      	movs	r0, #12
 8004850:	493f      	ldr	r1, [pc, #252]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004852:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004854:	4382      	bics	r2, r0
 8004856:	68e8      	ldr	r0, [r5, #12]
 8004858:	4302      	orrs	r2, r0
 800485a:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800485c:	075a      	lsls	r2, r3, #29
 800485e:	d506      	bpl.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004860:	493b      	ldr	r1, [pc, #236]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004862:	483e      	ldr	r0, [pc, #248]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004864:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004866:	4002      	ands	r2, r0
 8004868:	6928      	ldr	r0, [r5, #16]
 800486a:	4302      	orrs	r2, r0
 800486c:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800486e:	071a      	lsls	r2, r3, #28
 8004870:	d506      	bpl.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004872:	4937      	ldr	r1, [pc, #220]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004874:	483a      	ldr	r0, [pc, #232]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004876:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004878:	4002      	ands	r2, r0
 800487a:	6968      	ldr	r0, [r5, #20]
 800487c:	4302      	orrs	r2, r0
 800487e:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004880:	065a      	lsls	r2, r3, #25
 8004882:	d506      	bpl.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004884:	4932      	ldr	r1, [pc, #200]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8004886:	4837      	ldr	r0, [pc, #220]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004888:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800488a:	4002      	ands	r2, r0
 800488c:	69e8      	ldr	r0, [r5, #28]
 800488e:	4302      	orrs	r2, r0
 8004890:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8004892:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004894:	061b      	lsls	r3, r3, #24
 8004896:	d517      	bpl.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004898:	4a2d      	ldr	r2, [pc, #180]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800489a:	4933      	ldr	r1, [pc, #204]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800489c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800489e:	400b      	ands	r3, r1
 80048a0:	69a9      	ldr	r1, [r5, #24]
 80048a2:	430b      	orrs	r3, r1
 80048a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048a6:	e00f      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048a8:	6833      	ldr	r3, [r6, #0]
 80048aa:	433b      	orrs	r3, r7
 80048ac:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80048ae:	f7fe fdab 	bl	8003408 <HAL_GetTick>
 80048b2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048b4:	6833      	ldr	r3, [r6, #0]
 80048b6:	423b      	tst	r3, r7
 80048b8:	d1a2      	bne.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ba:	f7fe fda5 	bl	8003408 <HAL_GetTick>
 80048be:	9b01      	ldr	r3, [sp, #4]
 80048c0:	1ac0      	subs	r0, r0, r3
 80048c2:	2864      	cmp	r0, #100	; 0x64
 80048c4:	d9f6      	bls.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
          return HAL_TIMEOUT;
 80048c6:	2003      	movs	r0, #3
}
 80048c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80048ca:	22c0      	movs	r2, #192	; 0xc0
 80048cc:	0019      	movs	r1, r3
 80048ce:	0292      	lsls	r2, r2, #10
 80048d0:	4011      	ands	r1, r2
 80048d2:	4291      	cmp	r1, r2
 80048d4:	d19d      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80048d6:	6822      	ldr	r2, [r4, #0]
          return HAL_ERROR;
 80048d8:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80048da:	0392      	lsls	r2, r2, #14
 80048dc:	d599      	bpl.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80048de:	e7f3      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80048e0:	4013      	ands	r3, r2
 80048e2:	4283      	cmp	r3, r0
 80048e4:	d09c      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x50>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048e6:	682b      	ldr	r3, [r5, #0]
 80048e8:	069b      	lsls	r3, r3, #26
 80048ea:	d59d      	bpl.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_BACKUPRESET_FORCE();
 80048ec:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048ee:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80048f0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80048f2:	0312      	lsls	r2, r2, #12
 80048f4:	4302      	orrs	r2, r0
 80048f6:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048f8:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048fa:	4b1c      	ldr	r3, [pc, #112]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x19c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048fc:	481c      	ldr	r0, [pc, #112]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048fe:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004900:	4002      	ands	r2, r0
 8004902:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8004904:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004906:	05cb      	lsls	r3, r1, #23
 8004908:	d412      	bmi.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800490a:	6869      	ldr	r1, [r5, #4]
 800490c:	23c0      	movs	r3, #192	; 0xc0
 800490e:	000a      	movs	r2, r1
 8004910:	029b      	lsls	r3, r3, #10
 8004912:	401a      	ands	r2, r3
 8004914:	429a      	cmp	r2, r3
 8004916:	d107      	bne.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8004918:	6823      	ldr	r3, [r4, #0]
 800491a:	4816      	ldr	r0, [pc, #88]	; (8004974 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800491c:	4003      	ands	r3, r0
 800491e:	20c0      	movs	r0, #192	; 0xc0
 8004920:	0380      	lsls	r0, r0, #14
 8004922:	4001      	ands	r1, r0
 8004924:	430b      	orrs	r3, r1
 8004926:	6023      	str	r3, [r4, #0]
 8004928:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800492a:	431a      	orrs	r2, r3
 800492c:	6522      	str	r2, [r4, #80]	; 0x50
 800492e:	e77b      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x58>
        tickstart = HAL_GetTick();
 8004930:	f7fe fd6a 	bl	8003408 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004934:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8004936:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004938:	00bf      	lsls	r7, r7, #2
 800493a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800493c:	423b      	tst	r3, r7
 800493e:	d000      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8004940:	e76e      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x50>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004942:	f7fe fd61 	bl	8003408 <HAL_GetTick>
 8004946:	4b0c      	ldr	r3, [pc, #48]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004948:	1b80      	subs	r0, r0, r6
 800494a:	4298      	cmp	r0, r3
 800494c:	d9f5      	bls.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800494e:	e7ba      	b.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8004950:	40021000 	.word	0x40021000
 8004954:	40007000 	.word	0x40007000
 8004958:	efffffff 	.word	0xefffffff
 800495c:	fffff3ff 	.word	0xfffff3ff
 8004960:	ffffcfff 	.word	0xffffcfff
 8004964:	fbffffff 	.word	0xfbffffff
 8004968:	fff3ffff 	.word	0xfff3ffff
 800496c:	fffcffff 	.word	0xfffcffff
 8004970:	fff7ffff 	.word	0xfff7ffff
 8004974:	ffcfffff 	.word	0xffcfffff
 8004978:	00001388 	.word	0x00001388

0800497c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800497c:	2280      	movs	r2, #128	; 0x80
{
 800497e:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8004980:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004982:	05d2      	lsls	r2, r2, #23
 8004984:	4290      	cmp	r0, r2
 8004986:	d005      	beq.n	8004994 <TIM_Base_SetConfig+0x18>
 8004988:	4c10      	ldr	r4, [pc, #64]	; (80049cc <TIM_Base_SetConfig+0x50>)
 800498a:	42a0      	cmp	r0, r4
 800498c:	d002      	beq.n	8004994 <TIM_Base_SetConfig+0x18>
 800498e:	4c10      	ldr	r4, [pc, #64]	; (80049d0 <TIM_Base_SetConfig+0x54>)
 8004990:	42a0      	cmp	r0, r4
 8004992:	d10f      	bne.n	80049b4 <TIM_Base_SetConfig+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004994:	2470      	movs	r4, #112	; 0x70
 8004996:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8004998:	684c      	ldr	r4, [r1, #4]
 800499a:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800499c:	4290      	cmp	r0, r2
 800499e:	d005      	beq.n	80049ac <TIM_Base_SetConfig+0x30>
 80049a0:	4a0a      	ldr	r2, [pc, #40]	; (80049cc <TIM_Base_SetConfig+0x50>)
 80049a2:	4290      	cmp	r0, r2
 80049a4:	d002      	beq.n	80049ac <TIM_Base_SetConfig+0x30>
 80049a6:	4a0a      	ldr	r2, [pc, #40]	; (80049d0 <TIM_Base_SetConfig+0x54>)
 80049a8:	4290      	cmp	r0, r2
 80049aa:	d103      	bne.n	80049b4 <TIM_Base_SetConfig+0x38>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049ac:	4a09      	ldr	r2, [pc, #36]	; (80049d4 <TIM_Base_SetConfig+0x58>)
 80049ae:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049b0:	68ca      	ldr	r2, [r1, #12]
 80049b2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049b4:	2280      	movs	r2, #128	; 0x80
 80049b6:	4393      	bics	r3, r2
 80049b8:	690a      	ldr	r2, [r1, #16]
 80049ba:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80049bc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049be:	688b      	ldr	r3, [r1, #8]
 80049c0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049c2:	680b      	ldr	r3, [r1, #0]
 80049c4:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049c6:	2301      	movs	r3, #1
 80049c8:	6143      	str	r3, [r0, #20]
}
 80049ca:	bd10      	pop	{r4, pc}
 80049cc:	40010800 	.word	0x40010800
 80049d0:	40011400 	.word	0x40011400
 80049d4:	fffffcff 	.word	0xfffffcff

080049d8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049d8:	2201      	movs	r2, #1
{
 80049da:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049dc:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049de:	6a03      	ldr	r3, [r0, #32]
 80049e0:	4393      	bics	r3, r2
 80049e2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80049e4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80049e6:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80049e8:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049ea:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049ec:	680d      	ldr	r5, [r1, #0]
 80049ee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049f0:	2502      	movs	r5, #2
 80049f2:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049f4:	688d      	ldr	r5, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049f6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049f8:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049fa:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 80049fc:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 80049fe:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a00:	6203      	str	r3, [r0, #32]
}
 8004a02:	bd30      	pop	{r4, r5, pc}

08004a04 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a04:	2210      	movs	r2, #16
 8004a06:	6a03      	ldr	r3, [r0, #32]
{
 8004a08:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a0a:	4393      	bics	r3, r2
 8004a0c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a0e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a10:	4c09      	ldr	r4, [pc, #36]	; (8004a38 <TIM_OC2_SetConfig+0x34>)
  tmpcr2 =  TIMx->CR2;
 8004a12:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004a14:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a16:	4014      	ands	r4, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a18:	680a      	ldr	r2, [r1, #0]
 8004a1a:	0212      	lsls	r2, r2, #8
 8004a1c:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a1e:	2420      	movs	r4, #32
 8004a20:	43a3      	bics	r3, r4
 8004a22:	001c      	movs	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a24:	688b      	ldr	r3, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a26:	6045      	str	r5, [r0, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a28:	011b      	lsls	r3, r3, #4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a2a:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a2c:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a2e:	4323      	orrs	r3, r4
  TIMx->CCR2 = OC_Config->Pulse;
 8004a30:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a32:	6203      	str	r3, [r0, #32]
}
 8004a34:	bd30      	pop	{r4, r5, pc}
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	ffff8cff 	.word	0xffff8cff

08004a3c <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a3c:	231f      	movs	r3, #31
{
 8004a3e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a40:	2401      	movs	r4, #1
 8004a42:	4019      	ands	r1, r3
 8004a44:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a46:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8004a48:	6a03      	ldr	r3, [r0, #32]
 8004a4a:	43a3      	bics	r3, r4
 8004a4c:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a4e:	6a03      	ldr	r3, [r0, #32]
 8004a50:	431a      	orrs	r2, r3
 8004a52:	6202      	str	r2, [r0, #32]
}
 8004a54:	bd10      	pop	{r4, pc}
	...

08004a58 <HAL_TIM_OC_Start>:
{
 8004a58:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a5a:	0003      	movs	r3, r0
{
 8004a5c:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a5e:	2900      	cmp	r1, #0
 8004a60:	d105      	bne.n	8004a6e <HAL_TIM_OC_Start+0x16>
 8004a62:	333a      	adds	r3, #58	; 0x3a
    return HAL_ERROR;
 8004a64:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a66:	781a      	ldrb	r2, [r3, #0]
 8004a68:	4282      	cmp	r2, r0
 8004a6a:	d00a      	beq.n	8004a82 <HAL_TIM_OC_Start+0x2a>
}
 8004a6c:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a6e:	2904      	cmp	r1, #4
 8004a70:	d101      	bne.n	8004a76 <HAL_TIM_OC_Start+0x1e>
 8004a72:	333b      	adds	r3, #59	; 0x3b
 8004a74:	e7f6      	b.n	8004a64 <HAL_TIM_OC_Start+0xc>
 8004a76:	2908      	cmp	r1, #8
 8004a78:	d101      	bne.n	8004a7e <HAL_TIM_OC_Start+0x26>
 8004a7a:	333c      	adds	r3, #60	; 0x3c
 8004a7c:	e7f2      	b.n	8004a64 <HAL_TIM_OC_Start+0xc>
 8004a7e:	333d      	adds	r3, #61	; 0x3d
 8004a80:	e7f0      	b.n	8004a64 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a82:	2202      	movs	r2, #2
 8004a84:	701a      	strb	r2, [r3, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a86:	6820      	ldr	r0, [r4, #0]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f7ff ffd7 	bl	8004a3c <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a8e:	2280      	movs	r2, #128	; 0x80
 8004a90:	6823      	ldr	r3, [r4, #0]
 8004a92:	05d2      	lsls	r2, r2, #23
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d005      	beq.n	8004aa4 <HAL_TIM_OC_Start+0x4c>
 8004a98:	4a0b      	ldr	r2, [pc, #44]	; (8004ac8 <HAL_TIM_OC_Start+0x70>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d002      	beq.n	8004aa4 <HAL_TIM_OC_Start+0x4c>
 8004a9e:	4a0b      	ldr	r2, [pc, #44]	; (8004acc <HAL_TIM_OC_Start+0x74>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d10a      	bne.n	8004aba <HAL_TIM_OC_Start+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aa4:	2107      	movs	r1, #7
 8004aa6:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 8004aa8:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aaa:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aac:	2a06      	cmp	r2, #6
 8004aae:	d0dd      	beq.n	8004a6c <HAL_TIM_OC_Start+0x14>
      __HAL_TIM_ENABLE(htim);
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	6819      	ldr	r1, [r3, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	601a      	str	r2, [r3, #0]
 8004ab8:	e7d8      	b.n	8004a6c <HAL_TIM_OC_Start+0x14>
    __HAL_TIM_ENABLE(htim);
 8004aba:	2201      	movs	r2, #1
 8004abc:	6819      	ldr	r1, [r3, #0]
  return HAL_OK;
 8004abe:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	e7d2      	b.n	8004a6c <HAL_TIM_OC_Start+0x14>
 8004ac6:	46c0      	nop			; (mov r8, r8)
 8004ac8:	40010800 	.word	0x40010800
 8004acc:	40011400 	.word	0x40011400

08004ad0 <HAL_TIM_OC_Stop>:
{
 8004ad0:	b570      	push	{r4, r5, r6, lr}
 8004ad2:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	6800      	ldr	r0, [r0, #0]
{
 8004ad8:	000d      	movs	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004ada:	f7ff ffaf 	bl	8004a3c <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8004ade:	6823      	ldr	r3, [r4, #0]
 8004ae0:	4a0c      	ldr	r2, [pc, #48]	; (8004b14 <HAL_TIM_OC_Stop+0x44>)
 8004ae2:	6a19      	ldr	r1, [r3, #32]
 8004ae4:	4211      	tst	r1, r2
 8004ae6:	d103      	bne.n	8004af0 <HAL_TIM_OC_Stop+0x20>
 8004ae8:	2101      	movs	r1, #1
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	438a      	bics	r2, r1
 8004aee:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004af0:	2301      	movs	r3, #1
 8004af2:	2d00      	cmp	r5, #0
 8004af4:	d103      	bne.n	8004afe <HAL_TIM_OC_Stop+0x2e>
 8004af6:	343a      	adds	r4, #58	; 0x3a
}
 8004af8:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004afa:	7023      	strb	r3, [r4, #0]
}
 8004afc:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004afe:	2d04      	cmp	r5, #4
 8004b00:	d101      	bne.n	8004b06 <HAL_TIM_OC_Stop+0x36>
 8004b02:	343b      	adds	r4, #59	; 0x3b
 8004b04:	e7f8      	b.n	8004af8 <HAL_TIM_OC_Stop+0x28>
 8004b06:	2d08      	cmp	r5, #8
 8004b08:	d101      	bne.n	8004b0e <HAL_TIM_OC_Stop+0x3e>
 8004b0a:	343c      	adds	r4, #60	; 0x3c
 8004b0c:	e7f4      	b.n	8004af8 <HAL_TIM_OC_Stop+0x28>
 8004b0e:	343d      	adds	r4, #61	; 0x3d
 8004b10:	e7f2      	b.n	8004af8 <HAL_TIM_OC_Stop+0x28>
 8004b12:	46c0      	nop			; (mov r8, r8)
 8004b14:	00001111 	.word	0x00001111

08004b18 <HAL_TIM_PWM_Init>:
{
 8004b18:	b570      	push	{r4, r5, r6, lr}
 8004b1a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004b1c:	2001      	movs	r0, #1
  if (htim == NULL)
 8004b1e:	2c00      	cmp	r4, #0
 8004b20:	d01d      	beq.n	8004b5e <HAL_TIM_PWM_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004b22:	0025      	movs	r5, r4
 8004b24:	3539      	adds	r5, #57	; 0x39
 8004b26:	782b      	ldrb	r3, [r5, #0]
 8004b28:	b2da      	uxtb	r2, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d105      	bne.n	8004b3a <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8004b2e:	0023      	movs	r3, r4
 8004b30:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8004b32:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004b34:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8004b36:	f7fe fb6b 	bl	8003210 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b3e:	6820      	ldr	r0, [r4, #0]
 8004b40:	1d21      	adds	r1, r4, #4
 8004b42:	f7ff ff1b 	bl	800497c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b46:	0022      	movs	r2, r4
 8004b48:	2301      	movs	r3, #1
  return HAL_OK;
 8004b4a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b4c:	323e      	adds	r2, #62	; 0x3e
 8004b4e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b50:	343d      	adds	r4, #61	; 0x3d
 8004b52:	3a04      	subs	r2, #4
 8004b54:	7013      	strb	r3, [r2, #0]
 8004b56:	7053      	strb	r3, [r2, #1]
 8004b58:	7093      	strb	r3, [r2, #2]
 8004b5a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004b5c:	702b      	strb	r3, [r5, #0]
}
 8004b5e:	bd70      	pop	{r4, r5, r6, pc}

08004b60 <HAL_TIM_PWM_Start>:
 8004b60:	b510      	push	{r4, lr}
 8004b62:	f7ff ff79 	bl	8004a58 <HAL_TIM_OC_Start>
 8004b66:	bd10      	pop	{r4, pc}

08004b68 <HAL_TIM_PWM_Stop>:
 8004b68:	b510      	push	{r4, lr}
 8004b6a:	f7ff ffb1 	bl	8004ad0 <HAL_TIM_OC_Stop>
 8004b6e:	bd10      	pop	{r4, pc}

08004b70 <HAL_TIM_PWM_ConfigChannel>:
{
 8004b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004b72:	0005      	movs	r5, r0
 8004b74:	3538      	adds	r5, #56	; 0x38
 8004b76:	782b      	ldrb	r3, [r5, #0]
{
 8004b78:	0007      	movs	r7, r0
 8004b7a:	000c      	movs	r4, r1
 8004b7c:	0016      	movs	r6, r2
  __HAL_LOCK(htim);
 8004b7e:	2002      	movs	r0, #2
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d00a      	beq.n	8004b9a <HAL_TIM_PWM_ConfigChannel+0x2a>
 8004b84:	3801      	subs	r0, #1
 8004b86:	7028      	strb	r0, [r5, #0]
  switch (Channel)
 8004b88:	2a08      	cmp	r2, #8
 8004b8a:	d050      	beq.n	8004c2e <HAL_TIM_PWM_ConfigChannel+0xbe>
 8004b8c:	d806      	bhi.n	8004b9c <HAL_TIM_PWM_ConfigChannel+0x2c>
 8004b8e:	2a00      	cmp	r2, #0
 8004b90:	d02a      	beq.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x78>
 8004b92:	2a04      	cmp	r2, #4
 8004b94:	d03a      	beq.n	8004c0c <HAL_TIM_PWM_ConfigChannel+0x9c>
  __HAL_UNLOCK(htim);
 8004b96:	2300      	movs	r3, #0
 8004b98:	702b      	strb	r3, [r5, #0]
}
 8004b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8004b9c:	2a0c      	cmp	r2, #12
 8004b9e:	d1fa      	bne.n	8004b96 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ba0:	683b      	ldr	r3, [r7, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ba2:	4934      	ldr	r1, [pc, #208]	; (8004c74 <HAL_TIM_PWM_ConfigChannel+0x104>)
 8004ba4:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ba6:	4834      	ldr	r0, [pc, #208]	; (8004c78 <HAL_TIM_PWM_ConfigChannel+0x108>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ba8:	400a      	ands	r2, r1
 8004baa:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004bac:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004bae:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004bb0:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bb2:	4001      	ands	r1, r0
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bb4:	6820      	ldr	r0, [r4, #0]
 8004bb6:	0207      	lsls	r7, r0, #8
  tmpccer &= ~TIM_CCER_CC4P;
 8004bb8:	4830      	ldr	r0, [pc, #192]	; (8004c7c <HAL_TIM_PWM_ConfigChannel+0x10c>)
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bba:	4339      	orrs	r1, r7
  tmpccer &= ~TIM_CCER_CC4P;
 8004bbc:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bbe:	68a2      	ldr	r2, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8004bc0:	605e      	str	r6, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bc2:	0312      	lsls	r2, r2, #12
  TIMx->CCMR2 = tmpccmrx;
 8004bc4:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004bc6:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bc8:	4302      	orrs	r2, r0
  TIMx->CCR4 = OC_Config->Pulse;
 8004bca:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8004bcc:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bce:	2280      	movs	r2, #128	; 0x80
 8004bd0:	69d9      	ldr	r1, [r3, #28]
 8004bd2:	0112      	lsls	r2, r2, #4
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bd8:	69da      	ldr	r2, [r3, #28]
 8004bda:	4929      	ldr	r1, [pc, #164]	; (8004c80 <HAL_TIM_PWM_ConfigChannel+0x110>)
 8004bdc:	400a      	ands	r2, r1
 8004bde:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004be0:	68e2      	ldr	r2, [r4, #12]
 8004be2:	69d9      	ldr	r1, [r3, #28]
 8004be4:	0212      	lsls	r2, r2, #8
 8004be6:	e041      	b.n	8004c6c <HAL_TIM_PWM_ConfigChannel+0xfc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004be8:	6838      	ldr	r0, [r7, #0]
 8004bea:	f7ff fef5 	bl	80049d8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bee:	2208      	movs	r2, #8
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	6999      	ldr	r1, [r3, #24]
 8004bf4:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bf6:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bf8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bfa:	699a      	ldr	r2, [r3, #24]
 8004bfc:	438a      	bics	r2, r1
 8004bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c00:	699a      	ldr	r2, [r3, #24]
 8004c02:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c04:	430a      	orrs	r2, r1
 8004c06:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004c08:	2000      	movs	r0, #0
      break;
 8004c0a:	e7c4      	b.n	8004b96 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c0c:	6838      	ldr	r0, [r7, #0]
 8004c0e:	f7ff fef9 	bl	8004a04 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c12:	2280      	movs	r2, #128	; 0x80
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	0112      	lsls	r2, r2, #4
 8004c18:	6999      	ldr	r1, [r3, #24]
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c1e:	699a      	ldr	r2, [r3, #24]
 8004c20:	4917      	ldr	r1, [pc, #92]	; (8004c80 <HAL_TIM_PWM_ConfigChannel+0x110>)
 8004c22:	400a      	ands	r2, r1
 8004c24:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c26:	68e2      	ldr	r2, [r4, #12]
 8004c28:	6999      	ldr	r1, [r3, #24]
 8004c2a:	0212      	lsls	r2, r2, #8
 8004c2c:	e7ea      	b.n	8004c04 <HAL_TIM_PWM_ConfigChannel+0x94>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c2e:	2073      	movs	r0, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c30:	683b      	ldr	r3, [r7, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c32:	4914      	ldr	r1, [pc, #80]	; (8004c84 <HAL_TIM_PWM_ConfigChannel+0x114>)
 8004c34:	6a1a      	ldr	r2, [r3, #32]
 8004c36:	400a      	ands	r2, r1
 8004c38:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004c3a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004c3c:	685f      	ldr	r7, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004c3e:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c40:	4381      	bics	r1, r0
  tmpccmrx |= OC_Config->OCMode;
 8004c42:	6820      	ldr	r0, [r4, #0]
 8004c44:	4301      	orrs	r1, r0
  tmpccer &= ~TIM_CCER_CC3P;
 8004c46:	4810      	ldr	r0, [pc, #64]	; (8004c88 <HAL_TIM_PWM_ConfigChannel+0x118>)
 8004c48:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c4a:	68a2      	ldr	r2, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8004c4c:	605f      	str	r7, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004c4e:	61d9      	str	r1, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004c50:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c52:	0212      	lsls	r2, r2, #8
  TIMx->CCR3 = OC_Config->Pulse;
 8004c54:	63d9      	str	r1, [r3, #60]	; 0x3c
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c56:	2104      	movs	r1, #4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c58:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8004c5a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c5c:	69da      	ldr	r2, [r3, #28]
 8004c5e:	4316      	orrs	r6, r2
 8004c60:	61de      	str	r6, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c62:	69da      	ldr	r2, [r3, #28]
 8004c64:	438a      	bics	r2, r1
 8004c66:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c68:	69da      	ldr	r2, [r3, #28]
 8004c6a:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	61da      	str	r2, [r3, #28]
 8004c70:	e7ca      	b.n	8004c08 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004c72:	46c0      	nop			; (mov r8, r8)
 8004c74:	ffffefff 	.word	0xffffefff
 8004c78:	ffff8cff 	.word	0xffff8cff
 8004c7c:	ffffdfff 	.word	0xffffdfff
 8004c80:	fffffbff 	.word	0xfffffbff
 8004c84:	fffffeff 	.word	0xfffffeff
 8004c88:	fffffdff 	.word	0xfffffdff

08004c8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c8c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c8e:	0004      	movs	r4, r0
 8004c90:	2202      	movs	r2, #2
 8004c92:	3438      	adds	r4, #56	; 0x38
 8004c94:	7825      	ldrb	r5, [r4, #0]
{
 8004c96:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004c98:	0010      	movs	r0, r2
 8004c9a:	2d01      	cmp	r5, #1
 8004c9c:	d01d      	beq.n	8004cda <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c9e:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ca0:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca2:	3539      	adds	r5, #57	; 0x39
 8004ca4:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004caa:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cac:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cae:	680e      	ldr	r6, [r1, #0]
 8004cb0:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cb2:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cb4:	2080      	movs	r0, #128	; 0x80
 8004cb6:	05c0      	lsls	r0, r0, #23
 8004cb8:	4283      	cmp	r3, r0
 8004cba:	d005      	beq.n	8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004cbc:	4807      	ldr	r0, [pc, #28]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8004cbe:	4283      	cmp	r3, r0
 8004cc0:	d002      	beq.n	8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004cc2:	4807      	ldr	r0, [pc, #28]	; (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8004cc4:	4283      	cmp	r3, r0
 8004cc6:	d104      	bne.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cc8:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cca:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ccc:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cce:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cd0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cd2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004cd4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004cd6:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004cd8:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004cda:	bd70      	pop	{r4, r5, r6, pc}
 8004cdc:	40010800 	.word	0x40010800
 8004ce0:	40011400 	.word	0x40011400

08004ce4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ce4:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ce6:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cea:	2201      	movs	r2, #1
 8004cec:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cf0:	6801      	ldr	r1, [r0, #0]
 8004cf2:	4d12      	ldr	r5, [pc, #72]	; (8004d3c <UART_EndRxTransfer+0x58>)
 8004cf4:	680b      	ldr	r3, [r1, #0]
 8004cf6:	402b      	ands	r3, r5
 8004cf8:	600b      	str	r3, [r1, #0]
 8004cfa:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfe:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d02:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d06:	6801      	ldr	r1, [r0, #0]
 8004d08:	688b      	ldr	r3, [r1, #8]
 8004d0a:	4393      	bics	r3, r2
 8004d0c:	608b      	str	r3, [r1, #8]
 8004d0e:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d12:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d10a      	bne.n	8004d2e <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d18:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d1c:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d20:	2410      	movs	r4, #16
 8004d22:	6802      	ldr	r2, [r0, #0]
 8004d24:	6813      	ldr	r3, [r2, #0]
 8004d26:	43a3      	bics	r3, r4
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d2e:	2220      	movs	r2, #32
 8004d30:	1d03      	adds	r3, r0, #4
 8004d32:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d34:	2300      	movs	r3, #0
 8004d36:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d38:	6683      	str	r3, [r0, #104]	; 0x68
}
 8004d3a:	bd30      	pop	{r4, r5, pc}
 8004d3c:	fffffedf 	.word	0xfffffedf

08004d40 <UART_SetConfig>:
{
 8004d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d42:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d44:	6925      	ldr	r5, [r4, #16]
 8004d46:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d48:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d4a:	4329      	orrs	r1, r5
 8004d4c:	6965      	ldr	r5, [r4, #20]
 8004d4e:	69c3      	ldr	r3, [r0, #28]
 8004d50:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d52:	6810      	ldr	r0, [r2, #0]
 8004d54:	4d72      	ldr	r5, [pc, #456]	; (8004f20 <UART_SetConfig+0x1e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d56:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d58:	4028      	ands	r0, r5
 8004d5a:	4301      	orrs	r1, r0
 8004d5c:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d5e:	6851      	ldr	r1, [r2, #4]
 8004d60:	4870      	ldr	r0, [pc, #448]	; (8004f24 <UART_SetConfig+0x1e4>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d62:	4d71      	ldr	r5, [pc, #452]	; (8004f28 <UART_SetConfig+0x1e8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d64:	4001      	ands	r1, r0
 8004d66:	68e0      	ldr	r0, [r4, #12]
 8004d68:	4301      	orrs	r1, r0
 8004d6a:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d6c:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d6e:	42aa      	cmp	r2, r5
 8004d70:	d001      	beq.n	8004d76 <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8004d72:	6a21      	ldr	r1, [r4, #32]
 8004d74:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d76:	6891      	ldr	r1, [r2, #8]
 8004d78:	4e6c      	ldr	r6, [pc, #432]	; (8004f2c <UART_SetConfig+0x1ec>)
 8004d7a:	4031      	ands	r1, r6
 8004d7c:	4301      	orrs	r1, r0
 8004d7e:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d80:	496b      	ldr	r1, [pc, #428]	; (8004f30 <UART_SetConfig+0x1f0>)
 8004d82:	428a      	cmp	r2, r1
 8004d84:	d10f      	bne.n	8004da6 <UART_SetConfig+0x66>
 8004d86:	2103      	movs	r1, #3
 8004d88:	4a6a      	ldr	r2, [pc, #424]	; (8004f34 <UART_SetConfig+0x1f4>)
 8004d8a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004d8c:	400a      	ands	r2, r1
 8004d8e:	3a01      	subs	r2, #1
 8004d90:	4969      	ldr	r1, [pc, #420]	; (8004f38 <UART_SetConfig+0x1f8>)
 8004d92:	2a02      	cmp	r2, #2
 8004d94:	d90f      	bls.n	8004db6 <UART_SetConfig+0x76>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d96:	2280      	movs	r2, #128	; 0x80
 8004d98:	0212      	lsls	r2, r2, #8
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d100      	bne.n	8004da0 <UART_SetConfig+0x60>
 8004d9e:	e069      	b.n	8004e74 <UART_SetConfig+0x134>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004da0:	f7ff fd06 	bl	80047b0 <HAL_RCC_GetPCLK2Freq>
        break;
 8004da4:	e09c      	b.n	8004ee0 <UART_SetConfig+0x1a0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004da6:	4965      	ldr	r1, [pc, #404]	; (8004f3c <UART_SetConfig+0x1fc>)
 8004da8:	428a      	cmp	r2, r1
 8004daa:	d113      	bne.n	8004dd4 <UART_SetConfig+0x94>
 8004dac:	210c      	movs	r1, #12
 8004dae:	4a61      	ldr	r2, [pc, #388]	; (8004f34 <UART_SetConfig+0x1f4>)
 8004db0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004db2:	400a      	ands	r2, r1
 8004db4:	4962      	ldr	r1, [pc, #392]	; (8004f40 <UART_SetConfig+0x200>)
 8004db6:	5c88      	ldrb	r0, [r1, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004db8:	2280      	movs	r2, #128	; 0x80
 8004dba:	0212      	lsls	r2, r2, #8
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d000      	beq.n	8004dc2 <UART_SetConfig+0x82>
 8004dc0:	e07f      	b.n	8004ec2 <UART_SetConfig+0x182>
    switch (clocksource)
 8004dc2:	2808      	cmp	r0, #8
 8004dc4:	d818      	bhi.n	8004df8 <UART_SetConfig+0xb8>
 8004dc6:	f7fb f9a7 	bl	8000118 <__gnu_thumb1_case_uqi>
 8004dca:	5550      	.short	0x5550
 8004dcc:	17791758 	.word	0x17791758
 8004dd0:	1717      	.short	0x1717
 8004dd2:	63          	.byte	0x63
 8004dd3:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dd4:	42aa      	cmp	r2, r5
 8004dd6:	d10f      	bne.n	8004df8 <UART_SetConfig+0xb8>
 8004dd8:	21c0      	movs	r1, #192	; 0xc0
 8004dda:	2080      	movs	r0, #128	; 0x80
 8004ddc:	4a55      	ldr	r2, [pc, #340]	; (8004f34 <UART_SetConfig+0x1f4>)
 8004dde:	0109      	lsls	r1, r1, #4
 8004de0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004de2:	0100      	lsls	r0, r0, #4
 8004de4:	400b      	ands	r3, r1
 8004de6:	4283      	cmp	r3, r0
 8004de8:	d016      	beq.n	8004e18 <UART_SetConfig+0xd8>
 8004dea:	d807      	bhi.n	8004dfc <UART_SetConfig+0xbc>
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00a      	beq.n	8004e06 <UART_SetConfig+0xc6>
 8004df0:	2280      	movs	r2, #128	; 0x80
 8004df2:	00d2      	lsls	r2, r2, #3
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d035      	beq.n	8004e64 <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004df8:	2001      	movs	r0, #1
 8004dfa:	e009      	b.n	8004e10 <UART_SetConfig+0xd0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dfc:	428b      	cmp	r3, r1
 8004dfe:	d1fb      	bne.n	8004df8 <UART_SetConfig+0xb8>
 8004e00:	2080      	movs	r0, #128	; 0x80
 8004e02:	0200      	lsls	r0, r0, #8
 8004e04:	e012      	b.n	8004e2c <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e06:	f7ff fcc3 	bl	8004790 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e0a:	2800      	cmp	r0, #0
 8004e0c:	d10e      	bne.n	8004e2c <UART_SetConfig+0xec>
 8004e0e:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8004e10:	2300      	movs	r3, #0
 8004e12:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004e14:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8004e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e18:	2310      	movs	r3, #16
 8004e1a:	6810      	ldr	r0, [r2, #0]
 8004e1c:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e1e:	4243      	negs	r3, r0
 8004e20:	4158      	adcs	r0, r3
 8004e22:	4b48      	ldr	r3, [pc, #288]	; (8004f44 <UART_SetConfig+0x204>)
 8004e24:	4240      	negs	r0, r0
 8004e26:	4018      	ands	r0, r3
 8004e28:	4b47      	ldr	r3, [pc, #284]	; (8004f48 <UART_SetConfig+0x208>)
 8004e2a:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e2c:	2203      	movs	r2, #3
 8004e2e:	6863      	ldr	r3, [r4, #4]
 8004e30:	435a      	muls	r2, r3
 8004e32:	4282      	cmp	r2, r0
 8004e34:	d8e0      	bhi.n	8004df8 <UART_SetConfig+0xb8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004e36:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e38:	4282      	cmp	r2, r0
 8004e3a:	d3dd      	bcc.n	8004df8 <UART_SetConfig+0xb8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004e3c:	2700      	movs	r7, #0
 8004e3e:	0e02      	lsrs	r2, r0, #24
 8004e40:	0201      	lsls	r1, r0, #8
 8004e42:	085e      	lsrs	r6, r3, #1
 8004e44:	1989      	adds	r1, r1, r6
 8004e46:	417a      	adcs	r2, r7
 8004e48:	0008      	movs	r0, r1
 8004e4a:	0011      	movs	r1, r2
 8004e4c:	001a      	movs	r2, r3
 8004e4e:	003b      	movs	r3, r7
 8004e50:	f7fb faec 	bl	800042c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e54:	4b3d      	ldr	r3, [pc, #244]	; (8004f4c <UART_SetConfig+0x20c>)
 8004e56:	18c2      	adds	r2, r0, r3
 8004e58:	4b3d      	ldr	r3, [pc, #244]	; (8004f50 <UART_SetConfig+0x210>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d8cc      	bhi.n	8004df8 <UART_SetConfig+0xb8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e5e:	6823      	ldr	r3, [r4, #0]
 8004e60:	60d8      	str	r0, [r3, #12]
 8004e62:	e7d4      	b.n	8004e0e <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e64:	f7ff f8fc 	bl	8004060 <HAL_RCC_GetSysClockFreq>
        break;
 8004e68:	e7cf      	b.n	8004e0a <UART_SetConfig+0xca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e6a:	f7ff fc91 	bl	8004790 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e6e:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8004e70:	d0cd      	beq.n	8004e0e <UART_SetConfig+0xce>
 8004e72:	e00d      	b.n	8004e90 <UART_SetConfig+0x150>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e74:	f7ff fc9c 	bl	80047b0 <HAL_RCC_GetPCLK2Freq>
 8004e78:	e7f9      	b.n	8004e6e <UART_SetConfig+0x12e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e7a:	4b2e      	ldr	r3, [pc, #184]	; (8004f34 <UART_SetConfig+0x1f4>)
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e7c:	4a32      	ldr	r2, [pc, #200]	; (8004f48 <UART_SetConfig+0x208>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	2310      	movs	r3, #16
 8004e82:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e84:	4243      	negs	r3, r0
 8004e86:	4158      	adcs	r0, r3
 8004e88:	4b2e      	ldr	r3, [pc, #184]	; (8004f44 <UART_SetConfig+0x204>)
 8004e8a:	4240      	negs	r0, r0
 8004e8c:	4003      	ands	r3, r0
 8004e8e:	189b      	adds	r3, r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e90:	0058      	lsls	r0, r3, #1
 8004e92:	6863      	ldr	r3, [r4, #4]
 8004e94:	6861      	ldr	r1, [r4, #4]
 8004e96:	085b      	lsrs	r3, r3, #1
 8004e98:	18c0      	adds	r0, r0, r3
 8004e9a:	f7fb f951 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e9e:	0002      	movs	r2, r0
 8004ea0:	4b2c      	ldr	r3, [pc, #176]	; (8004f54 <UART_SetConfig+0x214>)
 8004ea2:	3a10      	subs	r2, #16
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d8a7      	bhi.n	8004df8 <UART_SetConfig+0xb8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ea8:	230f      	movs	r3, #15
 8004eaa:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004eac:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004eae:	439a      	bics	r2, r3
 8004eb0:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004eb2:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8004eb4:	6822      	ldr	r2, [r4, #0]
 8004eb6:	4318      	orrs	r0, r3
 8004eb8:	60d0      	str	r0, [r2, #12]
 8004eba:	e7a8      	b.n	8004e0e <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8004ebc:	f7ff f8d0 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 8004ec0:	e7d5      	b.n	8004e6e <UART_SetConfig+0x12e>
    switch (clocksource)
 8004ec2:	2808      	cmp	r0, #8
 8004ec4:	d898      	bhi.n	8004df8 <UART_SetConfig+0xb8>
 8004ec6:	f7fb f931 	bl	800012c <__gnu_thumb1_case_shi>
 8004eca:	0009      	.short	0x0009
 8004ecc:	000fff6b 	.word	0x000fff6b
 8004ed0:	0024ff97 	.word	0x0024ff97
 8004ed4:	ff97ff97 	.word	0xff97ff97
 8004ed8:	0027ff97 	.word	0x0027ff97
        pclk = HAL_RCC_GetPCLK1Freq();
 8004edc:	f7ff fc58 	bl	8004790 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004ee0:	2800      	cmp	r0, #0
 8004ee2:	d100      	bne.n	8004ee6 <UART_SetConfig+0x1a6>
 8004ee4:	e793      	b.n	8004e0e <UART_SetConfig+0xce>
 8004ee6:	e00a      	b.n	8004efe <UART_SetConfig+0x1be>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ee8:	4b12      	ldr	r3, [pc, #72]	; (8004f34 <UART_SetConfig+0x1f4>)
 8004eea:	6818      	ldr	r0, [r3, #0]
 8004eec:	2310      	movs	r3, #16
 8004eee:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004ef0:	4243      	negs	r3, r0
 8004ef2:	4158      	adcs	r0, r3
 8004ef4:	4b13      	ldr	r3, [pc, #76]	; (8004f44 <UART_SetConfig+0x204>)
 8004ef6:	4240      	negs	r0, r0
 8004ef8:	4018      	ands	r0, r3
 8004efa:	4b13      	ldr	r3, [pc, #76]	; (8004f48 <UART_SetConfig+0x208>)
 8004efc:	18c0      	adds	r0, r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004efe:	6863      	ldr	r3, [r4, #4]
 8004f00:	6861      	ldr	r1, [r4, #4]
 8004f02:	085b      	lsrs	r3, r3, #1
 8004f04:	1818      	adds	r0, r3, r0
 8004f06:	f7fb f91b 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f0a:	0002      	movs	r2, r0
 8004f0c:	4b11      	ldr	r3, [pc, #68]	; (8004f54 <UART_SetConfig+0x214>)
 8004f0e:	3a10      	subs	r2, #16
 8004f10:	e7a3      	b.n	8004e5a <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetSysClockFreq();
 8004f12:	f7ff f8a5 	bl	8004060 <HAL_RCC_GetSysClockFreq>
        break;
 8004f16:	e7e3      	b.n	8004ee0 <UART_SetConfig+0x1a0>
    switch (clocksource)
 8004f18:	2080      	movs	r0, #128	; 0x80
 8004f1a:	0200      	lsls	r0, r0, #8
 8004f1c:	e7ef      	b.n	8004efe <UART_SetConfig+0x1be>
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	efff69f3 	.word	0xefff69f3
 8004f24:	ffffcfff 	.word	0xffffcfff
 8004f28:	40004800 	.word	0x40004800
 8004f2c:	fffff4ff 	.word	0xfffff4ff
 8004f30:	40013800 	.word	0x40013800
 8004f34:	40021000 	.word	0x40021000
 8004f38:	08005fdb 	.word	0x08005fdb
 8004f3c:	40004400 	.word	0x40004400
 8004f40:	08005fde 	.word	0x08005fde
 8004f44:	00b71b00 	.word	0x00b71b00
 8004f48:	003d0900 	.word	0x003d0900
 8004f4c:	fffffd00 	.word	0xfffffd00
 8004f50:	000ffcff 	.word	0x000ffcff
 8004f54:	0000ffef 	.word	0x0000ffef

08004f58 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f58:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8004f5a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f5c:	07da      	lsls	r2, r3, #31
 8004f5e:	d506      	bpl.n	8004f6e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f60:	6801      	ldr	r1, [r0, #0]
 8004f62:	4c28      	ldr	r4, [pc, #160]	; (8005004 <UART_AdvFeatureConfig+0xac>)
 8004f64:	684a      	ldr	r2, [r1, #4]
 8004f66:	4022      	ands	r2, r4
 8004f68:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004f6a:	4322      	orrs	r2, r4
 8004f6c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f6e:	079a      	lsls	r2, r3, #30
 8004f70:	d506      	bpl.n	8004f80 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f72:	6801      	ldr	r1, [r0, #0]
 8004f74:	4c24      	ldr	r4, [pc, #144]	; (8005008 <UART_AdvFeatureConfig+0xb0>)
 8004f76:	684a      	ldr	r2, [r1, #4]
 8004f78:	4022      	ands	r2, r4
 8004f7a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004f7c:	4322      	orrs	r2, r4
 8004f7e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f80:	075a      	lsls	r2, r3, #29
 8004f82:	d506      	bpl.n	8004f92 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f84:	6801      	ldr	r1, [r0, #0]
 8004f86:	4c21      	ldr	r4, [pc, #132]	; (800500c <UART_AdvFeatureConfig+0xb4>)
 8004f88:	684a      	ldr	r2, [r1, #4]
 8004f8a:	4022      	ands	r2, r4
 8004f8c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004f8e:	4322      	orrs	r2, r4
 8004f90:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f92:	071a      	lsls	r2, r3, #28
 8004f94:	d506      	bpl.n	8004fa4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f96:	6801      	ldr	r1, [r0, #0]
 8004f98:	4c1d      	ldr	r4, [pc, #116]	; (8005010 <UART_AdvFeatureConfig+0xb8>)
 8004f9a:	684a      	ldr	r2, [r1, #4]
 8004f9c:	4022      	ands	r2, r4
 8004f9e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004fa0:	4322      	orrs	r2, r4
 8004fa2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fa4:	06da      	lsls	r2, r3, #27
 8004fa6:	d506      	bpl.n	8004fb6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fa8:	6801      	ldr	r1, [r0, #0]
 8004faa:	4c1a      	ldr	r4, [pc, #104]	; (8005014 <UART_AdvFeatureConfig+0xbc>)
 8004fac:	688a      	ldr	r2, [r1, #8]
 8004fae:	4022      	ands	r2, r4
 8004fb0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004fb2:	4322      	orrs	r2, r4
 8004fb4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fb6:	069a      	lsls	r2, r3, #26
 8004fb8:	d506      	bpl.n	8004fc8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fba:	6801      	ldr	r1, [r0, #0]
 8004fbc:	4c16      	ldr	r4, [pc, #88]	; (8005018 <UART_AdvFeatureConfig+0xc0>)
 8004fbe:	688a      	ldr	r2, [r1, #8]
 8004fc0:	4022      	ands	r2, r4
 8004fc2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004fc4:	4322      	orrs	r2, r4
 8004fc6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fc8:	065a      	lsls	r2, r3, #25
 8004fca:	d510      	bpl.n	8004fee <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fcc:	6801      	ldr	r1, [r0, #0]
 8004fce:	4d13      	ldr	r5, [pc, #76]	; (800501c <UART_AdvFeatureConfig+0xc4>)
 8004fd0:	684a      	ldr	r2, [r1, #4]
 8004fd2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004fd4:	402a      	ands	r2, r5
 8004fd6:	4322      	orrs	r2, r4
 8004fd8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fda:	2280      	movs	r2, #128	; 0x80
 8004fdc:	0352      	lsls	r2, r2, #13
 8004fde:	4294      	cmp	r4, r2
 8004fe0:	d105      	bne.n	8004fee <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fe2:	684a      	ldr	r2, [r1, #4]
 8004fe4:	4c0e      	ldr	r4, [pc, #56]	; (8005020 <UART_AdvFeatureConfig+0xc8>)
 8004fe6:	4022      	ands	r2, r4
 8004fe8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004fea:	4322      	orrs	r2, r4
 8004fec:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fee:	061b      	lsls	r3, r3, #24
 8004ff0:	d506      	bpl.n	8005000 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ff2:	6802      	ldr	r2, [r0, #0]
 8004ff4:	490b      	ldr	r1, [pc, #44]	; (8005024 <UART_AdvFeatureConfig+0xcc>)
 8004ff6:	6853      	ldr	r3, [r2, #4]
 8004ff8:	400b      	ands	r3, r1
 8004ffa:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	6053      	str	r3, [r2, #4]
}
 8005000:	bd30      	pop	{r4, r5, pc}
 8005002:	46c0      	nop			; (mov r8, r8)
 8005004:	fffdffff 	.word	0xfffdffff
 8005008:	fffeffff 	.word	0xfffeffff
 800500c:	fffbffff 	.word	0xfffbffff
 8005010:	ffff7fff 	.word	0xffff7fff
 8005014:	ffffefff 	.word	0xffffefff
 8005018:	ffffdfff 	.word	0xffffdfff
 800501c:	ffefffff 	.word	0xffefffff
 8005020:	ff9fffff 	.word	0xff9fffff
 8005024:	fff7ffff 	.word	0xfff7ffff

08005028 <UART_WaitOnFlagUntilTimeout>:
{
 8005028:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800502a:	0004      	movs	r4, r0
 800502c:	000d      	movs	r5, r1
 800502e:	0017      	movs	r7, r2
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005030:	2608      	movs	r6, #8
{
 8005032:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005034:	6822      	ldr	r2, [r4, #0]
 8005036:	69d3      	ldr	r3, [r2, #28]
 8005038:	402b      	ands	r3, r5
 800503a:	1b5b      	subs	r3, r3, r5
 800503c:	4259      	negs	r1, r3
 800503e:	414b      	adcs	r3, r1
 8005040:	42bb      	cmp	r3, r7
 8005042:	d001      	beq.n	8005048 <UART_WaitOnFlagUntilTimeout+0x20>
  return HAL_OK;
 8005044:	2000      	movs	r0, #0
 8005046:	e021      	b.n	800508c <UART_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8005048:	9b08      	ldr	r3, [sp, #32]
 800504a:	3301      	adds	r3, #1
 800504c:	d0f3      	beq.n	8005036 <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800504e:	f7fe f9db 	bl	8003408 <HAL_GetTick>
 8005052:	9b00      	ldr	r3, [sp, #0]
 8005054:	1ac0      	subs	r0, r0, r3
 8005056:	9b08      	ldr	r3, [sp, #32]
 8005058:	4298      	cmp	r0, r3
 800505a:	d828      	bhi.n	80050ae <UART_WaitOnFlagUntilTimeout+0x86>
 800505c:	2b00      	cmp	r3, #0
 800505e:	d026      	beq.n	80050ae <UART_WaitOnFlagUntilTimeout+0x86>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005060:	2104      	movs	r1, #4
 8005062:	6823      	ldr	r3, [r4, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	420a      	tst	r2, r1
 8005068:	d0e4      	beq.n	8005034 <UART_WaitOnFlagUntilTimeout+0xc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800506a:	69da      	ldr	r2, [r3, #28]
 800506c:	0011      	movs	r1, r2
 800506e:	4031      	ands	r1, r6
 8005070:	9101      	str	r1, [sp, #4]
 8005072:	4232      	tst	r2, r6
 8005074:	d00b      	beq.n	800508e <UART_WaitOnFlagUntilTimeout+0x66>
           UART_EndRxTransfer(huart);
 8005076:	0020      	movs	r0, r4
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005078:	621e      	str	r6, [r3, #32]
           UART_EndRxTransfer(huart);
 800507a:	f7ff fe33 	bl	8004ce4 <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800507e:	0023      	movs	r3, r4
 8005080:	3308      	adds	r3, #8
 8005082:	67de      	str	r6, [r3, #124]	; 0x7c
           __HAL_UNLOCK(huart);
 8005084:	2300      	movs	r3, #0
           return HAL_ERROR;
 8005086:	2001      	movs	r0, #1
           __HAL_UNLOCK(huart);
 8005088:	3478      	adds	r4, #120	; 0x78
 800508a:	7023      	strb	r3, [r4, #0]
}
 800508c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800508e:	2280      	movs	r2, #128	; 0x80
 8005090:	69d9      	ldr	r1, [r3, #28]
 8005092:	0112      	lsls	r2, r2, #4
 8005094:	4211      	tst	r1, r2
 8005096:	d0cd      	beq.n	8005034 <UART_WaitOnFlagUntilTimeout+0xc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005098:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800509a:	0020      	movs	r0, r4
 800509c:	f7ff fe22 	bl	8004ce4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050a0:	0023      	movs	r3, r4
 80050a2:	2220      	movs	r2, #32
 80050a4:	3308      	adds	r3, #8
 80050a6:	67da      	str	r2, [r3, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80050a8:	9b01      	ldr	r3, [sp, #4]
 80050aa:	3478      	adds	r4, #120	; 0x78
 80050ac:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80050ae:	2003      	movs	r0, #3
 80050b0:	e7ec      	b.n	800508c <UART_WaitOnFlagUntilTimeout+0x64>

080050b2 <HAL_UART_Transmit>:
{
 80050b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050b4:	b085      	sub	sp, #20
 80050b6:	9303      	str	r3, [sp, #12]
  if (huart->gState == HAL_UART_STATE_READY)
 80050b8:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 80050ba:	0004      	movs	r4, r0
 80050bc:	000d      	movs	r5, r1
 80050be:	0016      	movs	r6, r2
    return HAL_BUSY;
 80050c0:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80050c2:	2b20      	cmp	r3, #32
 80050c4:	d139      	bne.n	800513a <HAL_UART_Transmit+0x88>
      return  HAL_ERROR;
 80050c6:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80050c8:	2900      	cmp	r1, #0
 80050ca:	d036      	beq.n	800513a <HAL_UART_Transmit+0x88>
 80050cc:	2a00      	cmp	r2, #0
 80050ce:	d034      	beq.n	800513a <HAL_UART_Transmit+0x88>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050d0:	2380      	movs	r3, #128	; 0x80
 80050d2:	68a2      	ldr	r2, [r4, #8]
 80050d4:	015b      	lsls	r3, r3, #5
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d104      	bne.n	80050e4 <HAL_UART_Transmit+0x32>
 80050da:	6923      	ldr	r3, [r4, #16]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 80050e0:	4201      	tst	r1, r0
 80050e2:	d12a      	bne.n	800513a <HAL_UART_Transmit+0x88>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e4:	0023      	movs	r3, r4
 80050e6:	2200      	movs	r2, #0
 80050e8:	3308      	adds	r3, #8
 80050ea:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050ec:	2321      	movs	r3, #33	; 0x21
 80050ee:	67e3      	str	r3, [r4, #124]	; 0x7c
    tickstart = HAL_GetTick();
 80050f0:	f7fe f98a 	bl	8003408 <HAL_GetTick>
    huart->TxXferSize  = Size;
 80050f4:	0023      	movs	r3, r4
 80050f6:	3350      	adds	r3, #80	; 0x50
 80050f8:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80050fa:	3302      	adds	r3, #2
 80050fc:	801e      	strh	r6, [r3, #0]
 80050fe:	9302      	str	r3, [sp, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005100:	2380      	movs	r3, #128	; 0x80
 8005102:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8005104:	0007      	movs	r7, r0
      pdata16bits = NULL;
 8005106:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005108:	015b      	lsls	r3, r3, #5
 800510a:	429a      	cmp	r2, r3
 800510c:	d104      	bne.n	8005118 <HAL_UART_Transmit+0x66>
 800510e:	6923      	ldr	r3, [r4, #16]
 8005110:	42b3      	cmp	r3, r6
 8005112:	d101      	bne.n	8005118 <HAL_UART_Transmit+0x66>
 8005114:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8005116:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8005118:	0023      	movs	r3, r4
 800511a:	3352      	adds	r3, #82	; 0x52
 800511c:	881b      	ldrh	r3, [r3, #0]
 800511e:	b29a      	uxth	r2, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10c      	bne.n	800513e <HAL_UART_Transmit+0x8c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005124:	9b03      	ldr	r3, [sp, #12]
 8005126:	2140      	movs	r1, #64	; 0x40
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	0020      	movs	r0, r4
 800512c:	003b      	movs	r3, r7
 800512e:	f7ff ff7b 	bl	8005028 <UART_WaitOnFlagUntilTimeout>
 8005132:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 8005134:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005136:	2800      	cmp	r0, #0
 8005138:	d10d      	bne.n	8005156 <HAL_UART_Transmit+0xa4>
}
 800513a:	b005      	add	sp, #20
 800513c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800513e:	9b03      	ldr	r3, [sp, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	2180      	movs	r1, #128	; 0x80
 8005146:	003b      	movs	r3, r7
 8005148:	0020      	movs	r0, r4
 800514a:	f7ff ff6d 	bl	8005028 <UART_WaitOnFlagUntilTimeout>
 800514e:	2800      	cmp	r0, #0
 8005150:	d003      	beq.n	800515a <HAL_UART_Transmit+0xa8>
        huart->gState = HAL_UART_STATE_READY;
 8005152:	2320      	movs	r3, #32
 8005154:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8005156:	2003      	movs	r0, #3
 8005158:	e7ef      	b.n	800513a <HAL_UART_Transmit+0x88>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800515a:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800515c:	2d00      	cmp	r5, #0
 800515e:	d10b      	bne.n	8005178 <HAL_UART_Transmit+0xc6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005160:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8005162:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005164:	05db      	lsls	r3, r3, #23
 8005166:	0ddb      	lsrs	r3, r3, #23
 8005168:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800516a:	9b02      	ldr	r3, [sp, #8]
 800516c:	9a02      	ldr	r2, [sp, #8]
 800516e:	881b      	ldrh	r3, [r3, #0]
 8005170:	3b01      	subs	r3, #1
 8005172:	b29b      	uxth	r3, r3
 8005174:	8013      	strh	r3, [r2, #0]
 8005176:	e7cf      	b.n	8005118 <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005178:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 800517a:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800517c:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 800517e:	e7f4      	b.n	800516a <HAL_UART_Transmit+0xb8>

08005180 <HAL_UART_Receive>:
{
 8005180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005182:	0016      	movs	r6, r2
 8005184:	b087      	sub	sp, #28
  if (huart->RxState == HAL_UART_STATE_READY)
 8005186:	1d02      	adds	r2, r0, #4
{
 8005188:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 800518a:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
{
 800518c:	0004      	movs	r4, r0
 800518e:	000d      	movs	r5, r1
    return HAL_BUSY;
 8005190:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8005192:	2b20      	cmp	r3, #32
 8005194:	d160      	bne.n	8005258 <HAL_UART_Receive+0xd8>
      return  HAL_ERROR;
 8005196:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8005198:	2900      	cmp	r1, #0
 800519a:	d05d      	beq.n	8005258 <HAL_UART_Receive+0xd8>
 800519c:	2e00      	cmp	r6, #0
 800519e:	d05b      	beq.n	8005258 <HAL_UART_Receive+0xd8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051a0:	2380      	movs	r3, #128	; 0x80
 80051a2:	68a1      	ldr	r1, [r4, #8]
 80051a4:	015b      	lsls	r3, r3, #5
 80051a6:	4299      	cmp	r1, r3
 80051a8:	d104      	bne.n	80051b4 <HAL_UART_Receive+0x34>
 80051aa:	6923      	ldr	r3, [r4, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d101      	bne.n	80051b4 <HAL_UART_Receive+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 80051b0:	4205      	tst	r5, r0
 80051b2:	d151      	bne.n	8005258 <HAL_UART_Receive+0xd8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b4:	0023      	movs	r3, r4
 80051b6:	2700      	movs	r7, #0
 80051b8:	3308      	adds	r3, #8
 80051ba:	67df      	str	r7, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051bc:	2322      	movs	r3, #34	; 0x22
 80051be:	67d3      	str	r3, [r2, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c0:	6627      	str	r7, [r4, #96]	; 0x60
    tickstart = HAL_GetTick();
 80051c2:	f7fe f921 	bl	8003408 <HAL_GetTick>
    huart->RxXferSize  = Size;
 80051c6:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 80051c8:	2180      	movs	r1, #128	; 0x80
    huart->RxXferSize  = Size;
 80051ca:	3358      	adds	r3, #88	; 0x58
    UART_MASK_COMPUTATION(huart);
 80051cc:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize  = Size;
 80051ce:	801e      	strh	r6, [r3, #0]
    huart->RxXferCount = Size;
 80051d0:	3302      	adds	r3, #2
 80051d2:	9303      	str	r3, [sp, #12]
 80051d4:	801e      	strh	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80051d6:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 80051d8:	0149      	lsls	r1, r1, #5
 80051da:	3302      	adds	r3, #2
 80051dc:	428a      	cmp	r2, r1
 80051de:	d11b      	bne.n	8005218 <HAL_UART_Receive+0x98>
 80051e0:	6921      	ldr	r1, [r4, #16]
 80051e2:	42b9      	cmp	r1, r7
 80051e4:	d116      	bne.n	8005214 <HAL_UART_Receive+0x94>
 80051e6:	4926      	ldr	r1, [pc, #152]	; (8005280 <HAL_UART_Receive+0x100>)
 80051e8:	8019      	strh	r1, [r3, #0]
    uhMask = huart->Mask;
 80051ea:	881f      	ldrh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ec:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 80051ee:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051f0:	015b      	lsls	r3, r3, #5
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d104      	bne.n	8005200 <HAL_UART_Receive+0x80>
 80051f6:	6923      	ldr	r3, [r4, #16]
 80051f8:	42b3      	cmp	r3, r6
 80051fa:	d101      	bne.n	8005200 <HAL_UART_Receive+0x80>
 80051fc:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 80051fe:	001d      	movs	r5, r3
    while (huart->RxXferCount > 0U)
 8005200:	0023      	movs	r3, r4
 8005202:	335a      	adds	r3, #90	; 0x5a
 8005204:	881b      	ldrh	r3, [r3, #0]
 8005206:	b298      	uxth	r0, r3
 8005208:	2b00      	cmp	r3, #0
 800520a:	d117      	bne.n	800523c <HAL_UART_Receive+0xbc>
    huart->RxState = HAL_UART_STATE_READY;
 800520c:	3404      	adds	r4, #4
 800520e:	3320      	adds	r3, #32
 8005210:	67e3      	str	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8005212:	e021      	b.n	8005258 <HAL_UART_Receive+0xd8>
    UART_MASK_COMPUTATION(huart);
 8005214:	21ff      	movs	r1, #255	; 0xff
 8005216:	e7e7      	b.n	80051e8 <HAL_UART_Receive+0x68>
 8005218:	2a00      	cmp	r2, #0
 800521a:	d104      	bne.n	8005226 <HAL_UART_Receive+0xa6>
 800521c:	6921      	ldr	r1, [r4, #16]
 800521e:	2900      	cmp	r1, #0
 8005220:	d0f8      	beq.n	8005214 <HAL_UART_Receive+0x94>
 8005222:	217f      	movs	r1, #127	; 0x7f
 8005224:	e7e0      	b.n	80051e8 <HAL_UART_Receive+0x68>
 8005226:	2180      	movs	r1, #128	; 0x80
 8005228:	0549      	lsls	r1, r1, #21
 800522a:	428a      	cmp	r2, r1
 800522c:	d104      	bne.n	8005238 <HAL_UART_Receive+0xb8>
 800522e:	6921      	ldr	r1, [r4, #16]
 8005230:	2900      	cmp	r1, #0
 8005232:	d0f6      	beq.n	8005222 <HAL_UART_Receive+0xa2>
 8005234:	213f      	movs	r1, #63	; 0x3f
 8005236:	e7d7      	b.n	80051e8 <HAL_UART_Receive+0x68>
 8005238:	801f      	strh	r7, [r3, #0]
 800523a:	e7d6      	b.n	80051ea <HAL_UART_Receive+0x6a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800523c:	9b05      	ldr	r3, [sp, #20]
 800523e:	2200      	movs	r2, #0
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	2120      	movs	r1, #32
 8005244:	0020      	movs	r0, r4
 8005246:	9b04      	ldr	r3, [sp, #16]
 8005248:	f7ff feee 	bl	8005028 <UART_WaitOnFlagUntilTimeout>
 800524c:	2800      	cmp	r0, #0
 800524e:	d005      	beq.n	800525c <HAL_UART_Receive+0xdc>
        huart->RxState = HAL_UART_STATE_READY;
 8005250:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8005252:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8005254:	3404      	adds	r4, #4
 8005256:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 8005258:	b007      	add	sp, #28
 800525a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005260:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 8005262:	2d00      	cmp	r5, #0
 8005264:	d108      	bne.n	8005278 <HAL_UART_Receive+0xf8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005266:	8033      	strh	r3, [r6, #0]
        pdata16bits++;
 8005268:	3602      	adds	r6, #2
      huart->RxXferCount--;
 800526a:	9b03      	ldr	r3, [sp, #12]
 800526c:	9a03      	ldr	r2, [sp, #12]
 800526e:	881b      	ldrh	r3, [r3, #0]
 8005270:	3b01      	subs	r3, #1
 8005272:	b29b      	uxth	r3, r3
 8005274:	8013      	strh	r3, [r2, #0]
 8005276:	e7c3      	b.n	8005200 <HAL_UART_Receive+0x80>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005278:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 800527a:	3501      	adds	r5, #1
 800527c:	e7f5      	b.n	800526a <HAL_UART_Receive+0xea>
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	000001ff 	.word	0x000001ff

08005284 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005284:	0003      	movs	r3, r0
{
 8005286:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005288:	2500      	movs	r5, #0
{
 800528a:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528c:	3308      	adds	r3, #8
 800528e:	67dd      	str	r5, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8005290:	f7fe f8ba 	bl	8003408 <HAL_GetTick>
 8005294:	0026      	movs	r6, r4
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005296:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8005298:	0007      	movs	r7, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3678      	adds	r6, #120	; 0x78
 800529e:	071b      	lsls	r3, r3, #28
 80052a0:	d51b      	bpl.n	80052da <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052a2:	2180      	movs	r1, #128	; 0x80
 80052a4:	4b26      	ldr	r3, [pc, #152]	; (8005340 <UART_CheckIdleState+0xbc>)
 80052a6:	002a      	movs	r2, r5
 80052a8:	9300      	str	r3, [sp, #0]
 80052aa:	0389      	lsls	r1, r1, #14
 80052ac:	0003      	movs	r3, r0
 80052ae:	0020      	movs	r0, r4
 80052b0:	f7ff feba 	bl	8005028 <UART_WaitOnFlagUntilTimeout>
 80052b4:	42a8      	cmp	r0, r5
 80052b6:	d010      	beq.n	80052da <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052b8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052bc:	2301      	movs	r3, #1
 80052be:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80052c2:	2080      	movs	r0, #128	; 0x80
 80052c4:	6822      	ldr	r2, [r4, #0]
 80052c6:	6813      	ldr	r3, [r2, #0]
 80052c8:	4383      	bics	r3, r0
 80052ca:	6013      	str	r3, [r2, #0]
 80052cc:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80052d0:	2320      	movs	r3, #32
 80052d2:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 80052d4:	7035      	strb	r5, [r6, #0]
      return HAL_TIMEOUT;
 80052d6:	2003      	movs	r0, #3
}
 80052d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052da:	0025      	movs	r5, r4
 80052dc:	cd08      	ldmia	r5!, {r3}
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	075b      	lsls	r3, r3, #29
 80052e2:	d525      	bpl.n	8005330 <UART_CheckIdleState+0xac>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052e4:	2180      	movs	r1, #128	; 0x80
 80052e6:	4b16      	ldr	r3, [pc, #88]	; (8005340 <UART_CheckIdleState+0xbc>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	0020      	movs	r0, r4
 80052ee:	003b      	movs	r3, r7
 80052f0:	03c9      	lsls	r1, r1, #15
 80052f2:	f7ff fe99 	bl	8005028 <UART_WaitOnFlagUntilTimeout>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	d01a      	beq.n	8005330 <UART_CheckIdleState+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052fa:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052fe:	2201      	movs	r2, #1
 8005300:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005304:	6821      	ldr	r1, [r4, #0]
 8005306:	4f0f      	ldr	r7, [pc, #60]	; (8005344 <UART_CheckIdleState+0xc0>)
 8005308:	680b      	ldr	r3, [r1, #0]
 800530a:	403b      	ands	r3, r7
 800530c:	600b      	str	r3, [r1, #0]
 800530e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005312:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005316:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800531a:	6821      	ldr	r1, [r4, #0]
 800531c:	688b      	ldr	r3, [r1, #8]
 800531e:	4393      	bics	r3, r2
 8005320:	608b      	str	r3, [r1, #8]
 8005322:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8005326:	2320      	movs	r3, #32
 8005328:	67eb      	str	r3, [r5, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 800532a:	2300      	movs	r3, #0
 800532c:	7033      	strb	r3, [r6, #0]
 800532e:	e7d2      	b.n	80052d6 <UART_CheckIdleState+0x52>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005330:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005332:	2320      	movs	r3, #32
 8005334:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005336:	67eb      	str	r3, [r5, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005338:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800533a:	6660      	str	r0, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 800533c:	7030      	strb	r0, [r6, #0]
  return HAL_OK;
 800533e:	e7cb      	b.n	80052d8 <UART_CheckIdleState+0x54>
 8005340:	01ffffff 	.word	0x01ffffff
 8005344:	fffffedf 	.word	0xfffffedf

08005348 <HAL_UART_Init>:
{
 8005348:	b510      	push	{r4, lr}
 800534a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800534c:	d101      	bne.n	8005352 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800534e:	2001      	movs	r0, #1
}
 8005350:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8005352:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8005354:	2b00      	cmp	r3, #0
 8005356:	d104      	bne.n	8005362 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8005358:	0002      	movs	r2, r0
 800535a:	3278      	adds	r2, #120	; 0x78
 800535c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800535e:	f7fd ff8b 	bl	8003278 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8005362:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8005364:	2101      	movs	r1, #1
 8005366:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005368:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800536a:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800536c:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800536e:	438b      	bics	r3, r1
 8005370:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005372:	f7ff fce5 	bl	8004d40 <UART_SetConfig>
 8005376:	2801      	cmp	r0, #1
 8005378:	d0e9      	beq.n	800534e <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800537a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800537c:	2b00      	cmp	r3, #0
 800537e:	d002      	beq.n	8005386 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8005380:	0020      	movs	r0, r4
 8005382:	f7ff fde9 	bl	8004f58 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005386:	6823      	ldr	r3, [r4, #0]
 8005388:	4907      	ldr	r1, [pc, #28]	; (80053a8 <HAL_UART_Init+0x60>)
 800538a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800538c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800538e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005390:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005392:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005394:	689a      	ldr	r2, [r3, #8]
 8005396:	438a      	bics	r2, r1
 8005398:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800539a:	2201      	movs	r2, #1
 800539c:	6819      	ldr	r1, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80053a2:	f7ff ff6f 	bl	8005284 <UART_CheckIdleState>
 80053a6:	e7d3      	b.n	8005350 <HAL_UART_Init+0x8>
 80053a8:	ffffb7ff 	.word	0xffffb7ff

080053ac <__errno>:
 80053ac:	4b01      	ldr	r3, [pc, #4]	; (80053b4 <__errno+0x8>)
 80053ae:	6818      	ldr	r0, [r3, #0]
 80053b0:	4770      	bx	lr
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	20000028 	.word	0x20000028

080053b8 <__libc_init_array>:
 80053b8:	b570      	push	{r4, r5, r6, lr}
 80053ba:	2600      	movs	r6, #0
 80053bc:	4d0c      	ldr	r5, [pc, #48]	; (80053f0 <__libc_init_array+0x38>)
 80053be:	4c0d      	ldr	r4, [pc, #52]	; (80053f4 <__libc_init_array+0x3c>)
 80053c0:	1b64      	subs	r4, r4, r5
 80053c2:	10a4      	asrs	r4, r4, #2
 80053c4:	42a6      	cmp	r6, r4
 80053c6:	d109      	bne.n	80053dc <__libc_init_array+0x24>
 80053c8:	2600      	movs	r6, #0
 80053ca:	f000 fc8b 	bl	8005ce4 <_init>
 80053ce:	4d0a      	ldr	r5, [pc, #40]	; (80053f8 <__libc_init_array+0x40>)
 80053d0:	4c0a      	ldr	r4, [pc, #40]	; (80053fc <__libc_init_array+0x44>)
 80053d2:	1b64      	subs	r4, r4, r5
 80053d4:	10a4      	asrs	r4, r4, #2
 80053d6:	42a6      	cmp	r6, r4
 80053d8:	d105      	bne.n	80053e6 <__libc_init_array+0x2e>
 80053da:	bd70      	pop	{r4, r5, r6, pc}
 80053dc:	00b3      	lsls	r3, r6, #2
 80053de:	58eb      	ldr	r3, [r5, r3]
 80053e0:	4798      	blx	r3
 80053e2:	3601      	adds	r6, #1
 80053e4:	e7ee      	b.n	80053c4 <__libc_init_array+0xc>
 80053e6:	00b3      	lsls	r3, r6, #2
 80053e8:	58eb      	ldr	r3, [r5, r3]
 80053ea:	4798      	blx	r3
 80053ec:	3601      	adds	r6, #1
 80053ee:	e7f2      	b.n	80053d6 <__libc_init_array+0x1e>
 80053f0:	08006028 	.word	0x08006028
 80053f4:	08006028 	.word	0x08006028
 80053f8:	08006028 	.word	0x08006028
 80053fc:	0800602c 	.word	0x0800602c

08005400 <memset>:
 8005400:	0003      	movs	r3, r0
 8005402:	1882      	adds	r2, r0, r2
 8005404:	4293      	cmp	r3, r2
 8005406:	d100      	bne.n	800540a <memset+0xa>
 8005408:	4770      	bx	lr
 800540a:	7019      	strb	r1, [r3, #0]
 800540c:	3301      	adds	r3, #1
 800540e:	e7f9      	b.n	8005404 <memset+0x4>

08005410 <siprintf>:
 8005410:	b40e      	push	{r1, r2, r3}
 8005412:	b500      	push	{lr}
 8005414:	490b      	ldr	r1, [pc, #44]	; (8005444 <siprintf+0x34>)
 8005416:	b09c      	sub	sp, #112	; 0x70
 8005418:	ab1d      	add	r3, sp, #116	; 0x74
 800541a:	9002      	str	r0, [sp, #8]
 800541c:	9006      	str	r0, [sp, #24]
 800541e:	9107      	str	r1, [sp, #28]
 8005420:	9104      	str	r1, [sp, #16]
 8005422:	4809      	ldr	r0, [pc, #36]	; (8005448 <siprintf+0x38>)
 8005424:	4909      	ldr	r1, [pc, #36]	; (800544c <siprintf+0x3c>)
 8005426:	cb04      	ldmia	r3!, {r2}
 8005428:	9105      	str	r1, [sp, #20]
 800542a:	6800      	ldr	r0, [r0, #0]
 800542c:	a902      	add	r1, sp, #8
 800542e:	9301      	str	r3, [sp, #4]
 8005430:	f000 f870 	bl	8005514 <_svfiprintf_r>
 8005434:	2300      	movs	r3, #0
 8005436:	9a02      	ldr	r2, [sp, #8]
 8005438:	7013      	strb	r3, [r2, #0]
 800543a:	b01c      	add	sp, #112	; 0x70
 800543c:	bc08      	pop	{r3}
 800543e:	b003      	add	sp, #12
 8005440:	4718      	bx	r3
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	7fffffff 	.word	0x7fffffff
 8005448:	20000028 	.word	0x20000028
 800544c:	ffff0208 	.word	0xffff0208

08005450 <__ssputs_r>:
 8005450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005452:	688e      	ldr	r6, [r1, #8]
 8005454:	b085      	sub	sp, #20
 8005456:	0007      	movs	r7, r0
 8005458:	000c      	movs	r4, r1
 800545a:	9203      	str	r2, [sp, #12]
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	429e      	cmp	r6, r3
 8005460:	d83c      	bhi.n	80054dc <__ssputs_r+0x8c>
 8005462:	2390      	movs	r3, #144	; 0x90
 8005464:	898a      	ldrh	r2, [r1, #12]
 8005466:	00db      	lsls	r3, r3, #3
 8005468:	421a      	tst	r2, r3
 800546a:	d034      	beq.n	80054d6 <__ssputs_r+0x86>
 800546c:	6909      	ldr	r1, [r1, #16]
 800546e:	6823      	ldr	r3, [r4, #0]
 8005470:	6960      	ldr	r0, [r4, #20]
 8005472:	1a5b      	subs	r3, r3, r1
 8005474:	9302      	str	r3, [sp, #8]
 8005476:	2303      	movs	r3, #3
 8005478:	4343      	muls	r3, r0
 800547a:	0fdd      	lsrs	r5, r3, #31
 800547c:	18ed      	adds	r5, r5, r3
 800547e:	9b01      	ldr	r3, [sp, #4]
 8005480:	9802      	ldr	r0, [sp, #8]
 8005482:	3301      	adds	r3, #1
 8005484:	181b      	adds	r3, r3, r0
 8005486:	106d      	asrs	r5, r5, #1
 8005488:	42ab      	cmp	r3, r5
 800548a:	d900      	bls.n	800548e <__ssputs_r+0x3e>
 800548c:	001d      	movs	r5, r3
 800548e:	0553      	lsls	r3, r2, #21
 8005490:	d532      	bpl.n	80054f8 <__ssputs_r+0xa8>
 8005492:	0029      	movs	r1, r5
 8005494:	0038      	movs	r0, r7
 8005496:	f000 fb53 	bl	8005b40 <_malloc_r>
 800549a:	1e06      	subs	r6, r0, #0
 800549c:	d109      	bne.n	80054b2 <__ssputs_r+0x62>
 800549e:	230c      	movs	r3, #12
 80054a0:	603b      	str	r3, [r7, #0]
 80054a2:	2340      	movs	r3, #64	; 0x40
 80054a4:	2001      	movs	r0, #1
 80054a6:	89a2      	ldrh	r2, [r4, #12]
 80054a8:	4240      	negs	r0, r0
 80054aa:	4313      	orrs	r3, r2
 80054ac:	81a3      	strh	r3, [r4, #12]
 80054ae:	b005      	add	sp, #20
 80054b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054b2:	9a02      	ldr	r2, [sp, #8]
 80054b4:	6921      	ldr	r1, [r4, #16]
 80054b6:	f000 faba 	bl	8005a2e <memcpy>
 80054ba:	89a3      	ldrh	r3, [r4, #12]
 80054bc:	4a14      	ldr	r2, [pc, #80]	; (8005510 <__ssputs_r+0xc0>)
 80054be:	401a      	ands	r2, r3
 80054c0:	2380      	movs	r3, #128	; 0x80
 80054c2:	4313      	orrs	r3, r2
 80054c4:	81a3      	strh	r3, [r4, #12]
 80054c6:	9b02      	ldr	r3, [sp, #8]
 80054c8:	6126      	str	r6, [r4, #16]
 80054ca:	18f6      	adds	r6, r6, r3
 80054cc:	6026      	str	r6, [r4, #0]
 80054ce:	6165      	str	r5, [r4, #20]
 80054d0:	9e01      	ldr	r6, [sp, #4]
 80054d2:	1aed      	subs	r5, r5, r3
 80054d4:	60a5      	str	r5, [r4, #8]
 80054d6:	9b01      	ldr	r3, [sp, #4]
 80054d8:	429e      	cmp	r6, r3
 80054da:	d900      	bls.n	80054de <__ssputs_r+0x8e>
 80054dc:	9e01      	ldr	r6, [sp, #4]
 80054de:	0032      	movs	r2, r6
 80054e0:	9903      	ldr	r1, [sp, #12]
 80054e2:	6820      	ldr	r0, [r4, #0]
 80054e4:	f000 faac 	bl	8005a40 <memmove>
 80054e8:	68a3      	ldr	r3, [r4, #8]
 80054ea:	2000      	movs	r0, #0
 80054ec:	1b9b      	subs	r3, r3, r6
 80054ee:	60a3      	str	r3, [r4, #8]
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	199e      	adds	r6, r3, r6
 80054f4:	6026      	str	r6, [r4, #0]
 80054f6:	e7da      	b.n	80054ae <__ssputs_r+0x5e>
 80054f8:	002a      	movs	r2, r5
 80054fa:	0038      	movs	r0, r7
 80054fc:	f000 fb96 	bl	8005c2c <_realloc_r>
 8005500:	1e06      	subs	r6, r0, #0
 8005502:	d1e0      	bne.n	80054c6 <__ssputs_r+0x76>
 8005504:	0038      	movs	r0, r7
 8005506:	6921      	ldr	r1, [r4, #16]
 8005508:	f000 faae 	bl	8005a68 <_free_r>
 800550c:	e7c7      	b.n	800549e <__ssputs_r+0x4e>
 800550e:	46c0      	nop			; (mov r8, r8)
 8005510:	fffffb7f 	.word	0xfffffb7f

08005514 <_svfiprintf_r>:
 8005514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005516:	b0a1      	sub	sp, #132	; 0x84
 8005518:	9003      	str	r0, [sp, #12]
 800551a:	001d      	movs	r5, r3
 800551c:	898b      	ldrh	r3, [r1, #12]
 800551e:	000f      	movs	r7, r1
 8005520:	0016      	movs	r6, r2
 8005522:	061b      	lsls	r3, r3, #24
 8005524:	d511      	bpl.n	800554a <_svfiprintf_r+0x36>
 8005526:	690b      	ldr	r3, [r1, #16]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10e      	bne.n	800554a <_svfiprintf_r+0x36>
 800552c:	2140      	movs	r1, #64	; 0x40
 800552e:	f000 fb07 	bl	8005b40 <_malloc_r>
 8005532:	6038      	str	r0, [r7, #0]
 8005534:	6138      	str	r0, [r7, #16]
 8005536:	2800      	cmp	r0, #0
 8005538:	d105      	bne.n	8005546 <_svfiprintf_r+0x32>
 800553a:	230c      	movs	r3, #12
 800553c:	9a03      	ldr	r2, [sp, #12]
 800553e:	3801      	subs	r0, #1
 8005540:	6013      	str	r3, [r2, #0]
 8005542:	b021      	add	sp, #132	; 0x84
 8005544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005546:	2340      	movs	r3, #64	; 0x40
 8005548:	617b      	str	r3, [r7, #20]
 800554a:	2300      	movs	r3, #0
 800554c:	ac08      	add	r4, sp, #32
 800554e:	6163      	str	r3, [r4, #20]
 8005550:	3320      	adds	r3, #32
 8005552:	7663      	strb	r3, [r4, #25]
 8005554:	3310      	adds	r3, #16
 8005556:	76a3      	strb	r3, [r4, #26]
 8005558:	9507      	str	r5, [sp, #28]
 800555a:	0035      	movs	r5, r6
 800555c:	782b      	ldrb	r3, [r5, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <_svfiprintf_r+0x52>
 8005562:	2b25      	cmp	r3, #37	; 0x25
 8005564:	d147      	bne.n	80055f6 <_svfiprintf_r+0xe2>
 8005566:	1bab      	subs	r3, r5, r6
 8005568:	9305      	str	r3, [sp, #20]
 800556a:	42b5      	cmp	r5, r6
 800556c:	d00c      	beq.n	8005588 <_svfiprintf_r+0x74>
 800556e:	0032      	movs	r2, r6
 8005570:	0039      	movs	r1, r7
 8005572:	9803      	ldr	r0, [sp, #12]
 8005574:	f7ff ff6c 	bl	8005450 <__ssputs_r>
 8005578:	1c43      	adds	r3, r0, #1
 800557a:	d100      	bne.n	800557e <_svfiprintf_r+0x6a>
 800557c:	e0ae      	b.n	80056dc <_svfiprintf_r+0x1c8>
 800557e:	6962      	ldr	r2, [r4, #20]
 8005580:	9b05      	ldr	r3, [sp, #20]
 8005582:	4694      	mov	ip, r2
 8005584:	4463      	add	r3, ip
 8005586:	6163      	str	r3, [r4, #20]
 8005588:	782b      	ldrb	r3, [r5, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d100      	bne.n	8005590 <_svfiprintf_r+0x7c>
 800558e:	e0a5      	b.n	80056dc <_svfiprintf_r+0x1c8>
 8005590:	2201      	movs	r2, #1
 8005592:	2300      	movs	r3, #0
 8005594:	4252      	negs	r2, r2
 8005596:	6062      	str	r2, [r4, #4]
 8005598:	a904      	add	r1, sp, #16
 800559a:	3254      	adds	r2, #84	; 0x54
 800559c:	1852      	adds	r2, r2, r1
 800559e:	1c6e      	adds	r6, r5, #1
 80055a0:	6023      	str	r3, [r4, #0]
 80055a2:	60e3      	str	r3, [r4, #12]
 80055a4:	60a3      	str	r3, [r4, #8]
 80055a6:	7013      	strb	r3, [r2, #0]
 80055a8:	65a3      	str	r3, [r4, #88]	; 0x58
 80055aa:	2205      	movs	r2, #5
 80055ac:	7831      	ldrb	r1, [r6, #0]
 80055ae:	4854      	ldr	r0, [pc, #336]	; (8005700 <_svfiprintf_r+0x1ec>)
 80055b0:	f000 fa32 	bl	8005a18 <memchr>
 80055b4:	1c75      	adds	r5, r6, #1
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d11f      	bne.n	80055fa <_svfiprintf_r+0xe6>
 80055ba:	6822      	ldr	r2, [r4, #0]
 80055bc:	06d3      	lsls	r3, r2, #27
 80055be:	d504      	bpl.n	80055ca <_svfiprintf_r+0xb6>
 80055c0:	2353      	movs	r3, #83	; 0x53
 80055c2:	a904      	add	r1, sp, #16
 80055c4:	185b      	adds	r3, r3, r1
 80055c6:	2120      	movs	r1, #32
 80055c8:	7019      	strb	r1, [r3, #0]
 80055ca:	0713      	lsls	r3, r2, #28
 80055cc:	d504      	bpl.n	80055d8 <_svfiprintf_r+0xc4>
 80055ce:	2353      	movs	r3, #83	; 0x53
 80055d0:	a904      	add	r1, sp, #16
 80055d2:	185b      	adds	r3, r3, r1
 80055d4:	212b      	movs	r1, #43	; 0x2b
 80055d6:	7019      	strb	r1, [r3, #0]
 80055d8:	7833      	ldrb	r3, [r6, #0]
 80055da:	2b2a      	cmp	r3, #42	; 0x2a
 80055dc:	d016      	beq.n	800560c <_svfiprintf_r+0xf8>
 80055de:	0035      	movs	r5, r6
 80055e0:	2100      	movs	r1, #0
 80055e2:	200a      	movs	r0, #10
 80055e4:	68e3      	ldr	r3, [r4, #12]
 80055e6:	782a      	ldrb	r2, [r5, #0]
 80055e8:	1c6e      	adds	r6, r5, #1
 80055ea:	3a30      	subs	r2, #48	; 0x30
 80055ec:	2a09      	cmp	r2, #9
 80055ee:	d94e      	bls.n	800568e <_svfiprintf_r+0x17a>
 80055f0:	2900      	cmp	r1, #0
 80055f2:	d111      	bne.n	8005618 <_svfiprintf_r+0x104>
 80055f4:	e017      	b.n	8005626 <_svfiprintf_r+0x112>
 80055f6:	3501      	adds	r5, #1
 80055f8:	e7b0      	b.n	800555c <_svfiprintf_r+0x48>
 80055fa:	4b41      	ldr	r3, [pc, #260]	; (8005700 <_svfiprintf_r+0x1ec>)
 80055fc:	6822      	ldr	r2, [r4, #0]
 80055fe:	1ac0      	subs	r0, r0, r3
 8005600:	2301      	movs	r3, #1
 8005602:	4083      	lsls	r3, r0
 8005604:	4313      	orrs	r3, r2
 8005606:	002e      	movs	r6, r5
 8005608:	6023      	str	r3, [r4, #0]
 800560a:	e7ce      	b.n	80055aa <_svfiprintf_r+0x96>
 800560c:	9b07      	ldr	r3, [sp, #28]
 800560e:	1d19      	adds	r1, r3, #4
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	9107      	str	r1, [sp, #28]
 8005614:	2b00      	cmp	r3, #0
 8005616:	db01      	blt.n	800561c <_svfiprintf_r+0x108>
 8005618:	930b      	str	r3, [sp, #44]	; 0x2c
 800561a:	e004      	b.n	8005626 <_svfiprintf_r+0x112>
 800561c:	425b      	negs	r3, r3
 800561e:	60e3      	str	r3, [r4, #12]
 8005620:	2302      	movs	r3, #2
 8005622:	4313      	orrs	r3, r2
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	782b      	ldrb	r3, [r5, #0]
 8005628:	2b2e      	cmp	r3, #46	; 0x2e
 800562a:	d10a      	bne.n	8005642 <_svfiprintf_r+0x12e>
 800562c:	786b      	ldrb	r3, [r5, #1]
 800562e:	2b2a      	cmp	r3, #42	; 0x2a
 8005630:	d135      	bne.n	800569e <_svfiprintf_r+0x18a>
 8005632:	9b07      	ldr	r3, [sp, #28]
 8005634:	3502      	adds	r5, #2
 8005636:	1d1a      	adds	r2, r3, #4
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	9207      	str	r2, [sp, #28]
 800563c:	2b00      	cmp	r3, #0
 800563e:	db2b      	blt.n	8005698 <_svfiprintf_r+0x184>
 8005640:	9309      	str	r3, [sp, #36]	; 0x24
 8005642:	4e30      	ldr	r6, [pc, #192]	; (8005704 <_svfiprintf_r+0x1f0>)
 8005644:	2203      	movs	r2, #3
 8005646:	0030      	movs	r0, r6
 8005648:	7829      	ldrb	r1, [r5, #0]
 800564a:	f000 f9e5 	bl	8005a18 <memchr>
 800564e:	2800      	cmp	r0, #0
 8005650:	d006      	beq.n	8005660 <_svfiprintf_r+0x14c>
 8005652:	2340      	movs	r3, #64	; 0x40
 8005654:	1b80      	subs	r0, r0, r6
 8005656:	4083      	lsls	r3, r0
 8005658:	6822      	ldr	r2, [r4, #0]
 800565a:	3501      	adds	r5, #1
 800565c:	4313      	orrs	r3, r2
 800565e:	6023      	str	r3, [r4, #0]
 8005660:	7829      	ldrb	r1, [r5, #0]
 8005662:	2206      	movs	r2, #6
 8005664:	4828      	ldr	r0, [pc, #160]	; (8005708 <_svfiprintf_r+0x1f4>)
 8005666:	1c6e      	adds	r6, r5, #1
 8005668:	7621      	strb	r1, [r4, #24]
 800566a:	f000 f9d5 	bl	8005a18 <memchr>
 800566e:	2800      	cmp	r0, #0
 8005670:	d03c      	beq.n	80056ec <_svfiprintf_r+0x1d8>
 8005672:	4b26      	ldr	r3, [pc, #152]	; (800570c <_svfiprintf_r+0x1f8>)
 8005674:	2b00      	cmp	r3, #0
 8005676:	d125      	bne.n	80056c4 <_svfiprintf_r+0x1b0>
 8005678:	2207      	movs	r2, #7
 800567a:	9b07      	ldr	r3, [sp, #28]
 800567c:	3307      	adds	r3, #7
 800567e:	4393      	bics	r3, r2
 8005680:	3308      	adds	r3, #8
 8005682:	9307      	str	r3, [sp, #28]
 8005684:	6963      	ldr	r3, [r4, #20]
 8005686:	9a04      	ldr	r2, [sp, #16]
 8005688:	189b      	adds	r3, r3, r2
 800568a:	6163      	str	r3, [r4, #20]
 800568c:	e765      	b.n	800555a <_svfiprintf_r+0x46>
 800568e:	4343      	muls	r3, r0
 8005690:	0035      	movs	r5, r6
 8005692:	2101      	movs	r1, #1
 8005694:	189b      	adds	r3, r3, r2
 8005696:	e7a6      	b.n	80055e6 <_svfiprintf_r+0xd2>
 8005698:	2301      	movs	r3, #1
 800569a:	425b      	negs	r3, r3
 800569c:	e7d0      	b.n	8005640 <_svfiprintf_r+0x12c>
 800569e:	2300      	movs	r3, #0
 80056a0:	200a      	movs	r0, #10
 80056a2:	001a      	movs	r2, r3
 80056a4:	3501      	adds	r5, #1
 80056a6:	6063      	str	r3, [r4, #4]
 80056a8:	7829      	ldrb	r1, [r5, #0]
 80056aa:	1c6e      	adds	r6, r5, #1
 80056ac:	3930      	subs	r1, #48	; 0x30
 80056ae:	2909      	cmp	r1, #9
 80056b0:	d903      	bls.n	80056ba <_svfiprintf_r+0x1a6>
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0c5      	beq.n	8005642 <_svfiprintf_r+0x12e>
 80056b6:	9209      	str	r2, [sp, #36]	; 0x24
 80056b8:	e7c3      	b.n	8005642 <_svfiprintf_r+0x12e>
 80056ba:	4342      	muls	r2, r0
 80056bc:	0035      	movs	r5, r6
 80056be:	2301      	movs	r3, #1
 80056c0:	1852      	adds	r2, r2, r1
 80056c2:	e7f1      	b.n	80056a8 <_svfiprintf_r+0x194>
 80056c4:	ab07      	add	r3, sp, #28
 80056c6:	9300      	str	r3, [sp, #0]
 80056c8:	003a      	movs	r2, r7
 80056ca:	0021      	movs	r1, r4
 80056cc:	4b10      	ldr	r3, [pc, #64]	; (8005710 <_svfiprintf_r+0x1fc>)
 80056ce:	9803      	ldr	r0, [sp, #12]
 80056d0:	e000      	b.n	80056d4 <_svfiprintf_r+0x1c0>
 80056d2:	bf00      	nop
 80056d4:	9004      	str	r0, [sp, #16]
 80056d6:	9b04      	ldr	r3, [sp, #16]
 80056d8:	3301      	adds	r3, #1
 80056da:	d1d3      	bne.n	8005684 <_svfiprintf_r+0x170>
 80056dc:	89bb      	ldrh	r3, [r7, #12]
 80056de:	980d      	ldr	r0, [sp, #52]	; 0x34
 80056e0:	065b      	lsls	r3, r3, #25
 80056e2:	d400      	bmi.n	80056e6 <_svfiprintf_r+0x1d2>
 80056e4:	e72d      	b.n	8005542 <_svfiprintf_r+0x2e>
 80056e6:	2001      	movs	r0, #1
 80056e8:	4240      	negs	r0, r0
 80056ea:	e72a      	b.n	8005542 <_svfiprintf_r+0x2e>
 80056ec:	ab07      	add	r3, sp, #28
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	003a      	movs	r2, r7
 80056f2:	0021      	movs	r1, r4
 80056f4:	4b06      	ldr	r3, [pc, #24]	; (8005710 <_svfiprintf_r+0x1fc>)
 80056f6:	9803      	ldr	r0, [sp, #12]
 80056f8:	f000 f87c 	bl	80057f4 <_printf_i>
 80056fc:	e7ea      	b.n	80056d4 <_svfiprintf_r+0x1c0>
 80056fe:	46c0      	nop			; (mov r8, r8)
 8005700:	08005feb 	.word	0x08005feb
 8005704:	08005ff1 	.word	0x08005ff1
 8005708:	08005ff5 	.word	0x08005ff5
 800570c:	00000000 	.word	0x00000000
 8005710:	08005451 	.word	0x08005451

08005714 <_printf_common>:
 8005714:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005716:	0015      	movs	r5, r2
 8005718:	9301      	str	r3, [sp, #4]
 800571a:	688a      	ldr	r2, [r1, #8]
 800571c:	690b      	ldr	r3, [r1, #16]
 800571e:	000c      	movs	r4, r1
 8005720:	9000      	str	r0, [sp, #0]
 8005722:	4293      	cmp	r3, r2
 8005724:	da00      	bge.n	8005728 <_printf_common+0x14>
 8005726:	0013      	movs	r3, r2
 8005728:	0022      	movs	r2, r4
 800572a:	602b      	str	r3, [r5, #0]
 800572c:	3243      	adds	r2, #67	; 0x43
 800572e:	7812      	ldrb	r2, [r2, #0]
 8005730:	2a00      	cmp	r2, #0
 8005732:	d001      	beq.n	8005738 <_printf_common+0x24>
 8005734:	3301      	adds	r3, #1
 8005736:	602b      	str	r3, [r5, #0]
 8005738:	6823      	ldr	r3, [r4, #0]
 800573a:	069b      	lsls	r3, r3, #26
 800573c:	d502      	bpl.n	8005744 <_printf_common+0x30>
 800573e:	682b      	ldr	r3, [r5, #0]
 8005740:	3302      	adds	r3, #2
 8005742:	602b      	str	r3, [r5, #0]
 8005744:	6822      	ldr	r2, [r4, #0]
 8005746:	2306      	movs	r3, #6
 8005748:	0017      	movs	r7, r2
 800574a:	401f      	ands	r7, r3
 800574c:	421a      	tst	r2, r3
 800574e:	d027      	beq.n	80057a0 <_printf_common+0x8c>
 8005750:	0023      	movs	r3, r4
 8005752:	3343      	adds	r3, #67	; 0x43
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	1e5a      	subs	r2, r3, #1
 8005758:	4193      	sbcs	r3, r2
 800575a:	6822      	ldr	r2, [r4, #0]
 800575c:	0692      	lsls	r2, r2, #26
 800575e:	d430      	bmi.n	80057c2 <_printf_common+0xae>
 8005760:	0022      	movs	r2, r4
 8005762:	9901      	ldr	r1, [sp, #4]
 8005764:	9800      	ldr	r0, [sp, #0]
 8005766:	9e08      	ldr	r6, [sp, #32]
 8005768:	3243      	adds	r2, #67	; 0x43
 800576a:	47b0      	blx	r6
 800576c:	1c43      	adds	r3, r0, #1
 800576e:	d025      	beq.n	80057bc <_printf_common+0xa8>
 8005770:	2306      	movs	r3, #6
 8005772:	6820      	ldr	r0, [r4, #0]
 8005774:	682a      	ldr	r2, [r5, #0]
 8005776:	68e1      	ldr	r1, [r4, #12]
 8005778:	2500      	movs	r5, #0
 800577a:	4003      	ands	r3, r0
 800577c:	2b04      	cmp	r3, #4
 800577e:	d103      	bne.n	8005788 <_printf_common+0x74>
 8005780:	1a8d      	subs	r5, r1, r2
 8005782:	43eb      	mvns	r3, r5
 8005784:	17db      	asrs	r3, r3, #31
 8005786:	401d      	ands	r5, r3
 8005788:	68a3      	ldr	r3, [r4, #8]
 800578a:	6922      	ldr	r2, [r4, #16]
 800578c:	4293      	cmp	r3, r2
 800578e:	dd01      	ble.n	8005794 <_printf_common+0x80>
 8005790:	1a9b      	subs	r3, r3, r2
 8005792:	18ed      	adds	r5, r5, r3
 8005794:	2700      	movs	r7, #0
 8005796:	42bd      	cmp	r5, r7
 8005798:	d120      	bne.n	80057dc <_printf_common+0xc8>
 800579a:	2000      	movs	r0, #0
 800579c:	e010      	b.n	80057c0 <_printf_common+0xac>
 800579e:	3701      	adds	r7, #1
 80057a0:	68e3      	ldr	r3, [r4, #12]
 80057a2:	682a      	ldr	r2, [r5, #0]
 80057a4:	1a9b      	subs	r3, r3, r2
 80057a6:	42bb      	cmp	r3, r7
 80057a8:	ddd2      	ble.n	8005750 <_printf_common+0x3c>
 80057aa:	0022      	movs	r2, r4
 80057ac:	2301      	movs	r3, #1
 80057ae:	9901      	ldr	r1, [sp, #4]
 80057b0:	9800      	ldr	r0, [sp, #0]
 80057b2:	9e08      	ldr	r6, [sp, #32]
 80057b4:	3219      	adds	r2, #25
 80057b6:	47b0      	blx	r6
 80057b8:	1c43      	adds	r3, r0, #1
 80057ba:	d1f0      	bne.n	800579e <_printf_common+0x8a>
 80057bc:	2001      	movs	r0, #1
 80057be:	4240      	negs	r0, r0
 80057c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057c2:	2030      	movs	r0, #48	; 0x30
 80057c4:	18e1      	adds	r1, r4, r3
 80057c6:	3143      	adds	r1, #67	; 0x43
 80057c8:	7008      	strb	r0, [r1, #0]
 80057ca:	0021      	movs	r1, r4
 80057cc:	1c5a      	adds	r2, r3, #1
 80057ce:	3145      	adds	r1, #69	; 0x45
 80057d0:	7809      	ldrb	r1, [r1, #0]
 80057d2:	18a2      	adds	r2, r4, r2
 80057d4:	3243      	adds	r2, #67	; 0x43
 80057d6:	3302      	adds	r3, #2
 80057d8:	7011      	strb	r1, [r2, #0]
 80057da:	e7c1      	b.n	8005760 <_printf_common+0x4c>
 80057dc:	0022      	movs	r2, r4
 80057de:	2301      	movs	r3, #1
 80057e0:	9901      	ldr	r1, [sp, #4]
 80057e2:	9800      	ldr	r0, [sp, #0]
 80057e4:	9e08      	ldr	r6, [sp, #32]
 80057e6:	321a      	adds	r2, #26
 80057e8:	47b0      	blx	r6
 80057ea:	1c43      	adds	r3, r0, #1
 80057ec:	d0e6      	beq.n	80057bc <_printf_common+0xa8>
 80057ee:	3701      	adds	r7, #1
 80057f0:	e7d1      	b.n	8005796 <_printf_common+0x82>
	...

080057f4 <_printf_i>:
 80057f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057f6:	b08b      	sub	sp, #44	; 0x2c
 80057f8:	9206      	str	r2, [sp, #24]
 80057fa:	000a      	movs	r2, r1
 80057fc:	3243      	adds	r2, #67	; 0x43
 80057fe:	9307      	str	r3, [sp, #28]
 8005800:	9005      	str	r0, [sp, #20]
 8005802:	9204      	str	r2, [sp, #16]
 8005804:	7e0a      	ldrb	r2, [r1, #24]
 8005806:	000c      	movs	r4, r1
 8005808:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800580a:	2a78      	cmp	r2, #120	; 0x78
 800580c:	d807      	bhi.n	800581e <_printf_i+0x2a>
 800580e:	2a62      	cmp	r2, #98	; 0x62
 8005810:	d809      	bhi.n	8005826 <_printf_i+0x32>
 8005812:	2a00      	cmp	r2, #0
 8005814:	d100      	bne.n	8005818 <_printf_i+0x24>
 8005816:	e0c1      	b.n	800599c <_printf_i+0x1a8>
 8005818:	2a58      	cmp	r2, #88	; 0x58
 800581a:	d100      	bne.n	800581e <_printf_i+0x2a>
 800581c:	e08c      	b.n	8005938 <_printf_i+0x144>
 800581e:	0026      	movs	r6, r4
 8005820:	3642      	adds	r6, #66	; 0x42
 8005822:	7032      	strb	r2, [r6, #0]
 8005824:	e022      	b.n	800586c <_printf_i+0x78>
 8005826:	0010      	movs	r0, r2
 8005828:	3863      	subs	r0, #99	; 0x63
 800582a:	2815      	cmp	r0, #21
 800582c:	d8f7      	bhi.n	800581e <_printf_i+0x2a>
 800582e:	f7fa fc7d 	bl	800012c <__gnu_thumb1_case_shi>
 8005832:	0016      	.short	0x0016
 8005834:	fff6001f 	.word	0xfff6001f
 8005838:	fff6fff6 	.word	0xfff6fff6
 800583c:	001ffff6 	.word	0x001ffff6
 8005840:	fff6fff6 	.word	0xfff6fff6
 8005844:	fff6fff6 	.word	0xfff6fff6
 8005848:	003600a8 	.word	0x003600a8
 800584c:	fff6009a 	.word	0xfff6009a
 8005850:	00b9fff6 	.word	0x00b9fff6
 8005854:	0036fff6 	.word	0x0036fff6
 8005858:	fff6fff6 	.word	0xfff6fff6
 800585c:	009e      	.short	0x009e
 800585e:	0026      	movs	r6, r4
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	3642      	adds	r6, #66	; 0x42
 8005864:	1d11      	adds	r1, r2, #4
 8005866:	6019      	str	r1, [r3, #0]
 8005868:	6813      	ldr	r3, [r2, #0]
 800586a:	7033      	strb	r3, [r6, #0]
 800586c:	2301      	movs	r3, #1
 800586e:	e0a7      	b.n	80059c0 <_printf_i+0x1cc>
 8005870:	6808      	ldr	r0, [r1, #0]
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	1d0a      	adds	r2, r1, #4
 8005876:	0605      	lsls	r5, r0, #24
 8005878:	d50b      	bpl.n	8005892 <_printf_i+0x9e>
 800587a:	680d      	ldr	r5, [r1, #0]
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	2d00      	cmp	r5, #0
 8005880:	da03      	bge.n	800588a <_printf_i+0x96>
 8005882:	232d      	movs	r3, #45	; 0x2d
 8005884:	9a04      	ldr	r2, [sp, #16]
 8005886:	426d      	negs	r5, r5
 8005888:	7013      	strb	r3, [r2, #0]
 800588a:	4b61      	ldr	r3, [pc, #388]	; (8005a10 <_printf_i+0x21c>)
 800588c:	270a      	movs	r7, #10
 800588e:	9303      	str	r3, [sp, #12]
 8005890:	e01b      	b.n	80058ca <_printf_i+0xd6>
 8005892:	680d      	ldr	r5, [r1, #0]
 8005894:	601a      	str	r2, [r3, #0]
 8005896:	0641      	lsls	r1, r0, #25
 8005898:	d5f1      	bpl.n	800587e <_printf_i+0x8a>
 800589a:	b22d      	sxth	r5, r5
 800589c:	e7ef      	b.n	800587e <_printf_i+0x8a>
 800589e:	680d      	ldr	r5, [r1, #0]
 80058a0:	6819      	ldr	r1, [r3, #0]
 80058a2:	1d08      	adds	r0, r1, #4
 80058a4:	6018      	str	r0, [r3, #0]
 80058a6:	062e      	lsls	r6, r5, #24
 80058a8:	d501      	bpl.n	80058ae <_printf_i+0xba>
 80058aa:	680d      	ldr	r5, [r1, #0]
 80058ac:	e003      	b.n	80058b6 <_printf_i+0xc2>
 80058ae:	066d      	lsls	r5, r5, #25
 80058b0:	d5fb      	bpl.n	80058aa <_printf_i+0xb6>
 80058b2:	680d      	ldr	r5, [r1, #0]
 80058b4:	b2ad      	uxth	r5, r5
 80058b6:	4b56      	ldr	r3, [pc, #344]	; (8005a10 <_printf_i+0x21c>)
 80058b8:	2708      	movs	r7, #8
 80058ba:	9303      	str	r3, [sp, #12]
 80058bc:	2a6f      	cmp	r2, #111	; 0x6f
 80058be:	d000      	beq.n	80058c2 <_printf_i+0xce>
 80058c0:	3702      	adds	r7, #2
 80058c2:	0023      	movs	r3, r4
 80058c4:	2200      	movs	r2, #0
 80058c6:	3343      	adds	r3, #67	; 0x43
 80058c8:	701a      	strb	r2, [r3, #0]
 80058ca:	6863      	ldr	r3, [r4, #4]
 80058cc:	60a3      	str	r3, [r4, #8]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	db03      	blt.n	80058da <_printf_i+0xe6>
 80058d2:	2204      	movs	r2, #4
 80058d4:	6821      	ldr	r1, [r4, #0]
 80058d6:	4391      	bics	r1, r2
 80058d8:	6021      	str	r1, [r4, #0]
 80058da:	2d00      	cmp	r5, #0
 80058dc:	d102      	bne.n	80058e4 <_printf_i+0xf0>
 80058de:	9e04      	ldr	r6, [sp, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00c      	beq.n	80058fe <_printf_i+0x10a>
 80058e4:	9e04      	ldr	r6, [sp, #16]
 80058e6:	0028      	movs	r0, r5
 80058e8:	0039      	movs	r1, r7
 80058ea:	f7fa fcaf 	bl	800024c <__aeabi_uidivmod>
 80058ee:	9b03      	ldr	r3, [sp, #12]
 80058f0:	3e01      	subs	r6, #1
 80058f2:	5c5b      	ldrb	r3, [r3, r1]
 80058f4:	7033      	strb	r3, [r6, #0]
 80058f6:	002b      	movs	r3, r5
 80058f8:	0005      	movs	r5, r0
 80058fa:	429f      	cmp	r7, r3
 80058fc:	d9f3      	bls.n	80058e6 <_printf_i+0xf2>
 80058fe:	2f08      	cmp	r7, #8
 8005900:	d109      	bne.n	8005916 <_printf_i+0x122>
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	07db      	lsls	r3, r3, #31
 8005906:	d506      	bpl.n	8005916 <_printf_i+0x122>
 8005908:	6863      	ldr	r3, [r4, #4]
 800590a:	6922      	ldr	r2, [r4, #16]
 800590c:	4293      	cmp	r3, r2
 800590e:	dc02      	bgt.n	8005916 <_printf_i+0x122>
 8005910:	2330      	movs	r3, #48	; 0x30
 8005912:	3e01      	subs	r6, #1
 8005914:	7033      	strb	r3, [r6, #0]
 8005916:	9b04      	ldr	r3, [sp, #16]
 8005918:	1b9b      	subs	r3, r3, r6
 800591a:	6123      	str	r3, [r4, #16]
 800591c:	9b07      	ldr	r3, [sp, #28]
 800591e:	0021      	movs	r1, r4
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	9805      	ldr	r0, [sp, #20]
 8005924:	9b06      	ldr	r3, [sp, #24]
 8005926:	aa09      	add	r2, sp, #36	; 0x24
 8005928:	f7ff fef4 	bl	8005714 <_printf_common>
 800592c:	1c43      	adds	r3, r0, #1
 800592e:	d14c      	bne.n	80059ca <_printf_i+0x1d6>
 8005930:	2001      	movs	r0, #1
 8005932:	4240      	negs	r0, r0
 8005934:	b00b      	add	sp, #44	; 0x2c
 8005936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005938:	3145      	adds	r1, #69	; 0x45
 800593a:	700a      	strb	r2, [r1, #0]
 800593c:	4a34      	ldr	r2, [pc, #208]	; (8005a10 <_printf_i+0x21c>)
 800593e:	9203      	str	r2, [sp, #12]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	6821      	ldr	r1, [r4, #0]
 8005944:	ca20      	ldmia	r2!, {r5}
 8005946:	601a      	str	r2, [r3, #0]
 8005948:	0608      	lsls	r0, r1, #24
 800594a:	d516      	bpl.n	800597a <_printf_i+0x186>
 800594c:	07cb      	lsls	r3, r1, #31
 800594e:	d502      	bpl.n	8005956 <_printf_i+0x162>
 8005950:	2320      	movs	r3, #32
 8005952:	4319      	orrs	r1, r3
 8005954:	6021      	str	r1, [r4, #0]
 8005956:	2710      	movs	r7, #16
 8005958:	2d00      	cmp	r5, #0
 800595a:	d1b2      	bne.n	80058c2 <_printf_i+0xce>
 800595c:	2320      	movs	r3, #32
 800595e:	6822      	ldr	r2, [r4, #0]
 8005960:	439a      	bics	r2, r3
 8005962:	6022      	str	r2, [r4, #0]
 8005964:	e7ad      	b.n	80058c2 <_printf_i+0xce>
 8005966:	2220      	movs	r2, #32
 8005968:	6809      	ldr	r1, [r1, #0]
 800596a:	430a      	orrs	r2, r1
 800596c:	6022      	str	r2, [r4, #0]
 800596e:	0022      	movs	r2, r4
 8005970:	2178      	movs	r1, #120	; 0x78
 8005972:	3245      	adds	r2, #69	; 0x45
 8005974:	7011      	strb	r1, [r2, #0]
 8005976:	4a27      	ldr	r2, [pc, #156]	; (8005a14 <_printf_i+0x220>)
 8005978:	e7e1      	b.n	800593e <_printf_i+0x14a>
 800597a:	0648      	lsls	r0, r1, #25
 800597c:	d5e6      	bpl.n	800594c <_printf_i+0x158>
 800597e:	b2ad      	uxth	r5, r5
 8005980:	e7e4      	b.n	800594c <_printf_i+0x158>
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	680d      	ldr	r5, [r1, #0]
 8005986:	1d10      	adds	r0, r2, #4
 8005988:	6949      	ldr	r1, [r1, #20]
 800598a:	6018      	str	r0, [r3, #0]
 800598c:	6813      	ldr	r3, [r2, #0]
 800598e:	062e      	lsls	r6, r5, #24
 8005990:	d501      	bpl.n	8005996 <_printf_i+0x1a2>
 8005992:	6019      	str	r1, [r3, #0]
 8005994:	e002      	b.n	800599c <_printf_i+0x1a8>
 8005996:	066d      	lsls	r5, r5, #25
 8005998:	d5fb      	bpl.n	8005992 <_printf_i+0x19e>
 800599a:	8019      	strh	r1, [r3, #0]
 800599c:	2300      	movs	r3, #0
 800599e:	9e04      	ldr	r6, [sp, #16]
 80059a0:	6123      	str	r3, [r4, #16]
 80059a2:	e7bb      	b.n	800591c <_printf_i+0x128>
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	1d11      	adds	r1, r2, #4
 80059a8:	6019      	str	r1, [r3, #0]
 80059aa:	6816      	ldr	r6, [r2, #0]
 80059ac:	2100      	movs	r1, #0
 80059ae:	0030      	movs	r0, r6
 80059b0:	6862      	ldr	r2, [r4, #4]
 80059b2:	f000 f831 	bl	8005a18 <memchr>
 80059b6:	2800      	cmp	r0, #0
 80059b8:	d001      	beq.n	80059be <_printf_i+0x1ca>
 80059ba:	1b80      	subs	r0, r0, r6
 80059bc:	6060      	str	r0, [r4, #4]
 80059be:	6863      	ldr	r3, [r4, #4]
 80059c0:	6123      	str	r3, [r4, #16]
 80059c2:	2300      	movs	r3, #0
 80059c4:	9a04      	ldr	r2, [sp, #16]
 80059c6:	7013      	strb	r3, [r2, #0]
 80059c8:	e7a8      	b.n	800591c <_printf_i+0x128>
 80059ca:	6923      	ldr	r3, [r4, #16]
 80059cc:	0032      	movs	r2, r6
 80059ce:	9906      	ldr	r1, [sp, #24]
 80059d0:	9805      	ldr	r0, [sp, #20]
 80059d2:	9d07      	ldr	r5, [sp, #28]
 80059d4:	47a8      	blx	r5
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	d0aa      	beq.n	8005930 <_printf_i+0x13c>
 80059da:	6823      	ldr	r3, [r4, #0]
 80059dc:	079b      	lsls	r3, r3, #30
 80059de:	d415      	bmi.n	8005a0c <_printf_i+0x218>
 80059e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059e2:	68e0      	ldr	r0, [r4, #12]
 80059e4:	4298      	cmp	r0, r3
 80059e6:	daa5      	bge.n	8005934 <_printf_i+0x140>
 80059e8:	0018      	movs	r0, r3
 80059ea:	e7a3      	b.n	8005934 <_printf_i+0x140>
 80059ec:	0022      	movs	r2, r4
 80059ee:	2301      	movs	r3, #1
 80059f0:	9906      	ldr	r1, [sp, #24]
 80059f2:	9805      	ldr	r0, [sp, #20]
 80059f4:	9e07      	ldr	r6, [sp, #28]
 80059f6:	3219      	adds	r2, #25
 80059f8:	47b0      	blx	r6
 80059fa:	1c43      	adds	r3, r0, #1
 80059fc:	d098      	beq.n	8005930 <_printf_i+0x13c>
 80059fe:	3501      	adds	r5, #1
 8005a00:	68e3      	ldr	r3, [r4, #12]
 8005a02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a04:	1a9b      	subs	r3, r3, r2
 8005a06:	42ab      	cmp	r3, r5
 8005a08:	dcf0      	bgt.n	80059ec <_printf_i+0x1f8>
 8005a0a:	e7e9      	b.n	80059e0 <_printf_i+0x1ec>
 8005a0c:	2500      	movs	r5, #0
 8005a0e:	e7f7      	b.n	8005a00 <_printf_i+0x20c>
 8005a10:	08005ffc 	.word	0x08005ffc
 8005a14:	0800600d 	.word	0x0800600d

08005a18 <memchr>:
 8005a18:	b2c9      	uxtb	r1, r1
 8005a1a:	1882      	adds	r2, r0, r2
 8005a1c:	4290      	cmp	r0, r2
 8005a1e:	d101      	bne.n	8005a24 <memchr+0xc>
 8005a20:	2000      	movs	r0, #0
 8005a22:	4770      	bx	lr
 8005a24:	7803      	ldrb	r3, [r0, #0]
 8005a26:	428b      	cmp	r3, r1
 8005a28:	d0fb      	beq.n	8005a22 <memchr+0xa>
 8005a2a:	3001      	adds	r0, #1
 8005a2c:	e7f6      	b.n	8005a1c <memchr+0x4>

08005a2e <memcpy>:
 8005a2e:	2300      	movs	r3, #0
 8005a30:	b510      	push	{r4, lr}
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d100      	bne.n	8005a38 <memcpy+0xa>
 8005a36:	bd10      	pop	{r4, pc}
 8005a38:	5ccc      	ldrb	r4, [r1, r3]
 8005a3a:	54c4      	strb	r4, [r0, r3]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	e7f8      	b.n	8005a32 <memcpy+0x4>

08005a40 <memmove>:
 8005a40:	b510      	push	{r4, lr}
 8005a42:	4288      	cmp	r0, r1
 8005a44:	d902      	bls.n	8005a4c <memmove+0xc>
 8005a46:	188b      	adds	r3, r1, r2
 8005a48:	4298      	cmp	r0, r3
 8005a4a:	d303      	bcc.n	8005a54 <memmove+0x14>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	e007      	b.n	8005a60 <memmove+0x20>
 8005a50:	5c8b      	ldrb	r3, [r1, r2]
 8005a52:	5483      	strb	r3, [r0, r2]
 8005a54:	3a01      	subs	r2, #1
 8005a56:	d2fb      	bcs.n	8005a50 <memmove+0x10>
 8005a58:	bd10      	pop	{r4, pc}
 8005a5a:	5ccc      	ldrb	r4, [r1, r3]
 8005a5c:	54c4      	strb	r4, [r0, r3]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d1fa      	bne.n	8005a5a <memmove+0x1a>
 8005a64:	e7f8      	b.n	8005a58 <memmove+0x18>
	...

08005a68 <_free_r>:
 8005a68:	b570      	push	{r4, r5, r6, lr}
 8005a6a:	0005      	movs	r5, r0
 8005a6c:	2900      	cmp	r1, #0
 8005a6e:	d010      	beq.n	8005a92 <_free_r+0x2a>
 8005a70:	1f0c      	subs	r4, r1, #4
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	da00      	bge.n	8005a7a <_free_r+0x12>
 8005a78:	18e4      	adds	r4, r4, r3
 8005a7a:	0028      	movs	r0, r5
 8005a7c:	f000 f918 	bl	8005cb0 <__malloc_lock>
 8005a80:	4a1d      	ldr	r2, [pc, #116]	; (8005af8 <_free_r+0x90>)
 8005a82:	6813      	ldr	r3, [r2, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d105      	bne.n	8005a94 <_free_r+0x2c>
 8005a88:	6063      	str	r3, [r4, #4]
 8005a8a:	6014      	str	r4, [r2, #0]
 8005a8c:	0028      	movs	r0, r5
 8005a8e:	f000 f917 	bl	8005cc0 <__malloc_unlock>
 8005a92:	bd70      	pop	{r4, r5, r6, pc}
 8005a94:	42a3      	cmp	r3, r4
 8005a96:	d908      	bls.n	8005aaa <_free_r+0x42>
 8005a98:	6821      	ldr	r1, [r4, #0]
 8005a9a:	1860      	adds	r0, r4, r1
 8005a9c:	4283      	cmp	r3, r0
 8005a9e:	d1f3      	bne.n	8005a88 <_free_r+0x20>
 8005aa0:	6818      	ldr	r0, [r3, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	1841      	adds	r1, r0, r1
 8005aa6:	6021      	str	r1, [r4, #0]
 8005aa8:	e7ee      	b.n	8005a88 <_free_r+0x20>
 8005aaa:	001a      	movs	r2, r3
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d001      	beq.n	8005ab6 <_free_r+0x4e>
 8005ab2:	42a3      	cmp	r3, r4
 8005ab4:	d9f9      	bls.n	8005aaa <_free_r+0x42>
 8005ab6:	6811      	ldr	r1, [r2, #0]
 8005ab8:	1850      	adds	r0, r2, r1
 8005aba:	42a0      	cmp	r0, r4
 8005abc:	d10b      	bne.n	8005ad6 <_free_r+0x6e>
 8005abe:	6820      	ldr	r0, [r4, #0]
 8005ac0:	1809      	adds	r1, r1, r0
 8005ac2:	1850      	adds	r0, r2, r1
 8005ac4:	6011      	str	r1, [r2, #0]
 8005ac6:	4283      	cmp	r3, r0
 8005ac8:	d1e0      	bne.n	8005a8c <_free_r+0x24>
 8005aca:	6818      	ldr	r0, [r3, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	1841      	adds	r1, r0, r1
 8005ad0:	6011      	str	r1, [r2, #0]
 8005ad2:	6053      	str	r3, [r2, #4]
 8005ad4:	e7da      	b.n	8005a8c <_free_r+0x24>
 8005ad6:	42a0      	cmp	r0, r4
 8005ad8:	d902      	bls.n	8005ae0 <_free_r+0x78>
 8005ada:	230c      	movs	r3, #12
 8005adc:	602b      	str	r3, [r5, #0]
 8005ade:	e7d5      	b.n	8005a8c <_free_r+0x24>
 8005ae0:	6821      	ldr	r1, [r4, #0]
 8005ae2:	1860      	adds	r0, r4, r1
 8005ae4:	4283      	cmp	r3, r0
 8005ae6:	d103      	bne.n	8005af0 <_free_r+0x88>
 8005ae8:	6818      	ldr	r0, [r3, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	1841      	adds	r1, r0, r1
 8005aee:	6021      	str	r1, [r4, #0]
 8005af0:	6063      	str	r3, [r4, #4]
 8005af2:	6054      	str	r4, [r2, #4]
 8005af4:	e7ca      	b.n	8005a8c <_free_r+0x24>
 8005af6:	46c0      	nop			; (mov r8, r8)
 8005af8:	20000340 	.word	0x20000340

08005afc <sbrk_aligned>:
 8005afc:	b570      	push	{r4, r5, r6, lr}
 8005afe:	4e0f      	ldr	r6, [pc, #60]	; (8005b3c <sbrk_aligned+0x40>)
 8005b00:	000d      	movs	r5, r1
 8005b02:	6831      	ldr	r1, [r6, #0]
 8005b04:	0004      	movs	r4, r0
 8005b06:	2900      	cmp	r1, #0
 8005b08:	d102      	bne.n	8005b10 <sbrk_aligned+0x14>
 8005b0a:	f000 f8bf 	bl	8005c8c <_sbrk_r>
 8005b0e:	6030      	str	r0, [r6, #0]
 8005b10:	0029      	movs	r1, r5
 8005b12:	0020      	movs	r0, r4
 8005b14:	f000 f8ba 	bl	8005c8c <_sbrk_r>
 8005b18:	1c43      	adds	r3, r0, #1
 8005b1a:	d00a      	beq.n	8005b32 <sbrk_aligned+0x36>
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	1cc5      	adds	r5, r0, #3
 8005b20:	439d      	bics	r5, r3
 8005b22:	42a8      	cmp	r0, r5
 8005b24:	d007      	beq.n	8005b36 <sbrk_aligned+0x3a>
 8005b26:	1a29      	subs	r1, r5, r0
 8005b28:	0020      	movs	r0, r4
 8005b2a:	f000 f8af 	bl	8005c8c <_sbrk_r>
 8005b2e:	1c43      	adds	r3, r0, #1
 8005b30:	d101      	bne.n	8005b36 <sbrk_aligned+0x3a>
 8005b32:	2501      	movs	r5, #1
 8005b34:	426d      	negs	r5, r5
 8005b36:	0028      	movs	r0, r5
 8005b38:	bd70      	pop	{r4, r5, r6, pc}
 8005b3a:	46c0      	nop			; (mov r8, r8)
 8005b3c:	20000344 	.word	0x20000344

08005b40 <_malloc_r>:
 8005b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b42:	2203      	movs	r2, #3
 8005b44:	1ccb      	adds	r3, r1, #3
 8005b46:	4393      	bics	r3, r2
 8005b48:	3308      	adds	r3, #8
 8005b4a:	0006      	movs	r6, r0
 8005b4c:	001f      	movs	r7, r3
 8005b4e:	2b0c      	cmp	r3, #12
 8005b50:	d232      	bcs.n	8005bb8 <_malloc_r+0x78>
 8005b52:	270c      	movs	r7, #12
 8005b54:	42b9      	cmp	r1, r7
 8005b56:	d831      	bhi.n	8005bbc <_malloc_r+0x7c>
 8005b58:	0030      	movs	r0, r6
 8005b5a:	f000 f8a9 	bl	8005cb0 <__malloc_lock>
 8005b5e:	4d32      	ldr	r5, [pc, #200]	; (8005c28 <_malloc_r+0xe8>)
 8005b60:	682b      	ldr	r3, [r5, #0]
 8005b62:	001c      	movs	r4, r3
 8005b64:	2c00      	cmp	r4, #0
 8005b66:	d12e      	bne.n	8005bc6 <_malloc_r+0x86>
 8005b68:	0039      	movs	r1, r7
 8005b6a:	0030      	movs	r0, r6
 8005b6c:	f7ff ffc6 	bl	8005afc <sbrk_aligned>
 8005b70:	0004      	movs	r4, r0
 8005b72:	1c43      	adds	r3, r0, #1
 8005b74:	d11e      	bne.n	8005bb4 <_malloc_r+0x74>
 8005b76:	682c      	ldr	r4, [r5, #0]
 8005b78:	0025      	movs	r5, r4
 8005b7a:	2d00      	cmp	r5, #0
 8005b7c:	d14a      	bne.n	8005c14 <_malloc_r+0xd4>
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	0029      	movs	r1, r5
 8005b82:	18e3      	adds	r3, r4, r3
 8005b84:	0030      	movs	r0, r6
 8005b86:	9301      	str	r3, [sp, #4]
 8005b88:	f000 f880 	bl	8005c8c <_sbrk_r>
 8005b8c:	9b01      	ldr	r3, [sp, #4]
 8005b8e:	4283      	cmp	r3, r0
 8005b90:	d143      	bne.n	8005c1a <_malloc_r+0xda>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	3703      	adds	r7, #3
 8005b96:	1aff      	subs	r7, r7, r3
 8005b98:	2303      	movs	r3, #3
 8005b9a:	439f      	bics	r7, r3
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	2f0c      	cmp	r7, #12
 8005ba0:	d200      	bcs.n	8005ba4 <_malloc_r+0x64>
 8005ba2:	270c      	movs	r7, #12
 8005ba4:	0039      	movs	r1, r7
 8005ba6:	0030      	movs	r0, r6
 8005ba8:	f7ff ffa8 	bl	8005afc <sbrk_aligned>
 8005bac:	1c43      	adds	r3, r0, #1
 8005bae:	d034      	beq.n	8005c1a <_malloc_r+0xda>
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	19df      	adds	r7, r3, r7
 8005bb4:	6027      	str	r7, [r4, #0]
 8005bb6:	e013      	b.n	8005be0 <_malloc_r+0xa0>
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	dacb      	bge.n	8005b54 <_malloc_r+0x14>
 8005bbc:	230c      	movs	r3, #12
 8005bbe:	2500      	movs	r5, #0
 8005bc0:	6033      	str	r3, [r6, #0]
 8005bc2:	0028      	movs	r0, r5
 8005bc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005bc6:	6822      	ldr	r2, [r4, #0]
 8005bc8:	1bd1      	subs	r1, r2, r7
 8005bca:	d420      	bmi.n	8005c0e <_malloc_r+0xce>
 8005bcc:	290b      	cmp	r1, #11
 8005bce:	d917      	bls.n	8005c00 <_malloc_r+0xc0>
 8005bd0:	19e2      	adds	r2, r4, r7
 8005bd2:	6027      	str	r7, [r4, #0]
 8005bd4:	42a3      	cmp	r3, r4
 8005bd6:	d111      	bne.n	8005bfc <_malloc_r+0xbc>
 8005bd8:	602a      	str	r2, [r5, #0]
 8005bda:	6863      	ldr	r3, [r4, #4]
 8005bdc:	6011      	str	r1, [r2, #0]
 8005bde:	6053      	str	r3, [r2, #4]
 8005be0:	0030      	movs	r0, r6
 8005be2:	0025      	movs	r5, r4
 8005be4:	f000 f86c 	bl	8005cc0 <__malloc_unlock>
 8005be8:	2207      	movs	r2, #7
 8005bea:	350b      	adds	r5, #11
 8005bec:	1d23      	adds	r3, r4, #4
 8005bee:	4395      	bics	r5, r2
 8005bf0:	1aea      	subs	r2, r5, r3
 8005bf2:	429d      	cmp	r5, r3
 8005bf4:	d0e5      	beq.n	8005bc2 <_malloc_r+0x82>
 8005bf6:	1b5b      	subs	r3, r3, r5
 8005bf8:	50a3      	str	r3, [r4, r2]
 8005bfa:	e7e2      	b.n	8005bc2 <_malloc_r+0x82>
 8005bfc:	605a      	str	r2, [r3, #4]
 8005bfe:	e7ec      	b.n	8005bda <_malloc_r+0x9a>
 8005c00:	6862      	ldr	r2, [r4, #4]
 8005c02:	42a3      	cmp	r3, r4
 8005c04:	d101      	bne.n	8005c0a <_malloc_r+0xca>
 8005c06:	602a      	str	r2, [r5, #0]
 8005c08:	e7ea      	b.n	8005be0 <_malloc_r+0xa0>
 8005c0a:	605a      	str	r2, [r3, #4]
 8005c0c:	e7e8      	b.n	8005be0 <_malloc_r+0xa0>
 8005c0e:	0023      	movs	r3, r4
 8005c10:	6864      	ldr	r4, [r4, #4]
 8005c12:	e7a7      	b.n	8005b64 <_malloc_r+0x24>
 8005c14:	002c      	movs	r4, r5
 8005c16:	686d      	ldr	r5, [r5, #4]
 8005c18:	e7af      	b.n	8005b7a <_malloc_r+0x3a>
 8005c1a:	230c      	movs	r3, #12
 8005c1c:	0030      	movs	r0, r6
 8005c1e:	6033      	str	r3, [r6, #0]
 8005c20:	f000 f84e 	bl	8005cc0 <__malloc_unlock>
 8005c24:	e7cd      	b.n	8005bc2 <_malloc_r+0x82>
 8005c26:	46c0      	nop			; (mov r8, r8)
 8005c28:	20000340 	.word	0x20000340

08005c2c <_realloc_r>:
 8005c2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c2e:	0007      	movs	r7, r0
 8005c30:	000e      	movs	r6, r1
 8005c32:	0014      	movs	r4, r2
 8005c34:	2900      	cmp	r1, #0
 8005c36:	d105      	bne.n	8005c44 <_realloc_r+0x18>
 8005c38:	0011      	movs	r1, r2
 8005c3a:	f7ff ff81 	bl	8005b40 <_malloc_r>
 8005c3e:	0005      	movs	r5, r0
 8005c40:	0028      	movs	r0, r5
 8005c42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c44:	2a00      	cmp	r2, #0
 8005c46:	d103      	bne.n	8005c50 <_realloc_r+0x24>
 8005c48:	f7ff ff0e 	bl	8005a68 <_free_r>
 8005c4c:	0025      	movs	r5, r4
 8005c4e:	e7f7      	b.n	8005c40 <_realloc_r+0x14>
 8005c50:	f000 f83e 	bl	8005cd0 <_malloc_usable_size_r>
 8005c54:	9001      	str	r0, [sp, #4]
 8005c56:	4284      	cmp	r4, r0
 8005c58:	d803      	bhi.n	8005c62 <_realloc_r+0x36>
 8005c5a:	0035      	movs	r5, r6
 8005c5c:	0843      	lsrs	r3, r0, #1
 8005c5e:	42a3      	cmp	r3, r4
 8005c60:	d3ee      	bcc.n	8005c40 <_realloc_r+0x14>
 8005c62:	0021      	movs	r1, r4
 8005c64:	0038      	movs	r0, r7
 8005c66:	f7ff ff6b 	bl	8005b40 <_malloc_r>
 8005c6a:	1e05      	subs	r5, r0, #0
 8005c6c:	d0e8      	beq.n	8005c40 <_realloc_r+0x14>
 8005c6e:	9b01      	ldr	r3, [sp, #4]
 8005c70:	0022      	movs	r2, r4
 8005c72:	429c      	cmp	r4, r3
 8005c74:	d900      	bls.n	8005c78 <_realloc_r+0x4c>
 8005c76:	001a      	movs	r2, r3
 8005c78:	0031      	movs	r1, r6
 8005c7a:	0028      	movs	r0, r5
 8005c7c:	f7ff fed7 	bl	8005a2e <memcpy>
 8005c80:	0031      	movs	r1, r6
 8005c82:	0038      	movs	r0, r7
 8005c84:	f7ff fef0 	bl	8005a68 <_free_r>
 8005c88:	e7da      	b.n	8005c40 <_realloc_r+0x14>
	...

08005c8c <_sbrk_r>:
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	b570      	push	{r4, r5, r6, lr}
 8005c90:	4d06      	ldr	r5, [pc, #24]	; (8005cac <_sbrk_r+0x20>)
 8005c92:	0004      	movs	r4, r0
 8005c94:	0008      	movs	r0, r1
 8005c96:	602b      	str	r3, [r5, #0]
 8005c98:	f7fd fb26 	bl	80032e8 <_sbrk>
 8005c9c:	1c43      	adds	r3, r0, #1
 8005c9e:	d103      	bne.n	8005ca8 <_sbrk_r+0x1c>
 8005ca0:	682b      	ldr	r3, [r5, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d000      	beq.n	8005ca8 <_sbrk_r+0x1c>
 8005ca6:	6023      	str	r3, [r4, #0]
 8005ca8:	bd70      	pop	{r4, r5, r6, pc}
 8005caa:	46c0      	nop			; (mov r8, r8)
 8005cac:	20000348 	.word	0x20000348

08005cb0 <__malloc_lock>:
 8005cb0:	b510      	push	{r4, lr}
 8005cb2:	4802      	ldr	r0, [pc, #8]	; (8005cbc <__malloc_lock+0xc>)
 8005cb4:	f000 f814 	bl	8005ce0 <__retarget_lock_acquire_recursive>
 8005cb8:	bd10      	pop	{r4, pc}
 8005cba:	46c0      	nop			; (mov r8, r8)
 8005cbc:	2000034c 	.word	0x2000034c

08005cc0 <__malloc_unlock>:
 8005cc0:	b510      	push	{r4, lr}
 8005cc2:	4802      	ldr	r0, [pc, #8]	; (8005ccc <__malloc_unlock+0xc>)
 8005cc4:	f000 f80d 	bl	8005ce2 <__retarget_lock_release_recursive>
 8005cc8:	bd10      	pop	{r4, pc}
 8005cca:	46c0      	nop			; (mov r8, r8)
 8005ccc:	2000034c 	.word	0x2000034c

08005cd0 <_malloc_usable_size_r>:
 8005cd0:	1f0b      	subs	r3, r1, #4
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	1f18      	subs	r0, r3, #4
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	da01      	bge.n	8005cde <_malloc_usable_size_r+0xe>
 8005cda:	580b      	ldr	r3, [r1, r0]
 8005cdc:	18c0      	adds	r0, r0, r3
 8005cde:	4770      	bx	lr

08005ce0 <__retarget_lock_acquire_recursive>:
 8005ce0:	4770      	bx	lr

08005ce2 <__retarget_lock_release_recursive>:
 8005ce2:	4770      	bx	lr

08005ce4 <_init>:
 8005ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ce6:	46c0      	nop			; (mov r8, r8)
 8005ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cea:	bc08      	pop	{r3}
 8005cec:	469e      	mov	lr, r3
 8005cee:	4770      	bx	lr

08005cf0 <_fini>:
 8005cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cf2:	46c0      	nop			; (mov r8, r8)
 8005cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cf6:	bc08      	pop	{r3}
 8005cf8:	469e      	mov	lr, r3
 8005cfa:	4770      	bx	lr
