# CPU_Implement-Verilog
## Implemented  Single Cycle RISC-V Datapath
![p1](https://github.com/ChingSsuyuan/CPU_Implement-Verilog/blob/836fe2c69462da4111c958b30e896772300337ff/Design%20Schematics/Data_memory.png)
6
