dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
DataMemory.v,verilog,xil_defaultlib,../../../../lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
