# Compile of shift_rot.sv failed with 1 errors.
# Compile of shift_rot_tb.sv failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of shift_rot.sv was successful with warnings.
# Compile of shift_rot_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.shift_rot_tb
# vsim -voptargs="+acc" work.shift_rot_tb 
# Start time: 11:33:35 on Feb 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.shift_rot_tb_sv_unit(fast)
# Loading work.shift_rot_tb(fast)
# Loading work.shift_rot_sv_unit(fast)
# Loading work.shift_rot(fast)
# Compile of shift_rot.sv was successful with warnings.
# Compile of shift_rot_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/shift_rot_tb/iDUT/src \
sim:/shift_rot_tb/iDUT/asr \
sim:/shift_rot_tb/iDUT/amt \
sim:/shift_rot_tb/iDUT/res \
sim:/shift_rot_tb/iDUT/shft_stg1 \
sim:/shift_rot_tb/iDUT/shft_stg2 \
sim:/shift_rot_tb/iDUT/shft_stg3 \
sim:/shift_rot_tb/iDUT/shft_bit
run -all
# Compile of shift_rot.sv was successful with warnings.
# Compile of shift_rot_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.shift_rot_tb_sv_unit(fast)
# Loading work.shift_rot_tb(fast)
# Loading work.shift_rot_sv_unit(fast)
# Loading work.shift_rot(fast)
run -all
# ** Note: $stop    : I:/ece551/ex06/shift_rot_tb.sv(87)
#    Time: 60 ns  Iteration: 0  Instance: /shift_rot_tb
# Break in Module shift_rot_tb at I:/ece551/ex06/shift_rot_tb.sv line 87
# Compile of shift_rot.sv was successful with warnings.
# Compile of shift_rot_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of shift_rot.sv was successful with warnings.
# Compile of shift_rot_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.shift_rot_tb_sv_unit(fast)
# Loading work.shift_rot_tb(fast)
# Loading work.shift_rot_sv_unit(fast)
# Loading work.shift_rot(fast)
run -all
# ** Note: $stop    : I:/ece551/ex06/shift_rot_tb.sv(87)
#    Time: 60 ns  Iteration: 0  Instance: /shift_rot_tb
# Break in Module shift_rot_tb at I:/ece551/ex06/shift_rot_tb.sv line 87
# Causality operation skipped due to absence of debug database file
# Compile of shift_rot.sv was successful with warnings.
# Compile of shift_rot_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.shift_rot_tb_sv_unit(fast)
# Loading work.shift_rot_tb(fast)
# Loading work.shift_rot_sv_unit(fast)
# Loading work.shift_rot(fast)
run -all
# ** Note: $stop    : I:/ece551/ex06/shift_rot_tb.sv(87)
#    Time: 60 ns  Iteration: 0  Instance: /shift_rot_tb
# Break in Module shift_rot_tb at I:/ece551/ex06/shift_rot_tb.sv line 87
# Compile of shift_rot.sv was successful with warnings.
# Compile of shift_rot_tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.shift_rot_tb_sv_unit(fast)
# Loading work.shift_rot_tb(fast)
# Loading work.shift_rot_sv_unit(fast)
# Loading work.shift_rot(fast)
run -all
# ** Note: $stop    : I:/ece551/ex06/shift_rot_tb.sv(89)
#    Time: 65 ns  Iteration: 0  Instance: /shift_rot_tb
# Break in Module shift_rot_tb at I:/ece551/ex06/shift_rot_tb.sv line 89
