
dead_reckoning.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007650  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  08007830  08007830  00008830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d20  08007d20  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007d20  08007d20  00008d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d28  08007d28  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d28  08007d28  00008d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d2c  08007d2c  00008d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007d30  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  200001d4  08007f04  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08007f04  0000942c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd25  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e0  00000000  00000000  00018f29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  0001b110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a83  00000000  00000000  0001bea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e41f  00000000  00000000  0001c923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001149a  00000000  00000000  0003ad42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bb546  00000000  00000000  0004c1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107722  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000487c  00000000  00000000  00107768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0010bfe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007818 	.word	0x08007818

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08007818 	.word	0x08007818

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_write>:

extern I2C_HandleTypeDef hi2c1;
extern UART_HandleTypeDef huart2;

// ---------- printf retarget (USART2) ----------
int _write(int file, char *ptr, int len) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, (uint16_t)len, HAL_MAX_DELAY);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8000efc:	68b9      	ldr	r1, [r7, #8]
 8000efe:	4804      	ldr	r0, [pc, #16]	@ (8000f10 <_write+0x28>)
 8000f00:	f003 f91e 	bl	8004140 <HAL_UART_Transmit>
  return len;
 8000f04:	687b      	ldr	r3, [r7, #4]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000244 	.word	0x20000244

08000f14 <i2c_reg_read>:

// ---------- I2C helpers ----------
static HAL_StatusTypeDef i2c_reg_read(uint8_t addr7, uint8_t reg, uint8_t *buf, uint16_t len) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af04      	add	r7, sp, #16
 8000f1a:	603a      	str	r2, [r7, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
 8000f22:	460b      	mov	r3, r1
 8000f24:	71bb      	strb	r3, [r7, #6]
 8000f26:	4613      	mov	r3, r2
 8000f28:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, buf, len, 100);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	b299      	uxth	r1, r3
 8000f32:	79bb      	ldrb	r3, [r7, #6]
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	2364      	movs	r3, #100	@ 0x64
 8000f38:	9302      	str	r3, [sp, #8]
 8000f3a:	88bb      	ldrh	r3, [r7, #4]
 8000f3c:	9301      	str	r3, [sp, #4]
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	2301      	movs	r3, #1
 8000f44:	4803      	ldr	r0, [pc, #12]	@ (8000f54 <i2c_reg_read+0x40>)
 8000f46:	f001 fc65 	bl	8002814 <HAL_I2C_Mem_Read>
 8000f4a:	4603      	mov	r3, r0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	200001f0 	.word	0x200001f0

08000f58 <i2c_reg_write>:

static HAL_StatusTypeDef i2c_reg_write(uint8_t addr7, uint8_t reg, uint8_t val) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af04      	add	r7, sp, #16
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
 8000f62:	460b      	mov	r3, r1
 8000f64:	71bb      	strb	r3, [r7, #6]
 8000f66:	4613      	mov	r3, r2
 8000f68:	717b      	strb	r3, [r7, #5]
  return HAL_I2C_Mem_Write(&hi2c1, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 100);
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	b299      	uxth	r1, r3
 8000f72:	79bb      	ldrb	r3, [r7, #6]
 8000f74:	b29a      	uxth	r2, r3
 8000f76:	2364      	movs	r3, #100	@ 0x64
 8000f78:	9302      	str	r3, [sp, #8]
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	9301      	str	r3, [sp, #4]
 8000f7e:	1d7b      	adds	r3, r7, #5
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	2301      	movs	r3, #1
 8000f84:	4803      	ldr	r0, [pc, #12]	@ (8000f94 <i2c_reg_write+0x3c>)
 8000f86:	f001 fb31 	bl	80025ec <HAL_I2C_Mem_Write>
 8000f8a:	4603      	mov	r3, r0
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200001f0 	.word	0x200001f0

08000f98 <sh1106_cmd>:

// ---------- SH1106: command/data ----------
static HAL_StatusTypeDef sh1106_cmd(uint8_t cmd) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af02      	add	r7, sp, #8
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
  uint8_t pkt[2] = {0x00, cmd}; // 0x00 = control byte for command
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	733b      	strb	r3, [r7, #12]
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	737b      	strb	r3, [r7, #13]
  return HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(OLED_ADDR_7B << 1), pkt, sizeof(pkt), 100);
 8000faa:	f107 020c 	add.w	r2, r7, #12
 8000fae:	2364      	movs	r3, #100	@ 0x64
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	2178      	movs	r1, #120	@ 0x78
 8000fb6:	4804      	ldr	r0, [pc, #16]	@ (8000fc8 <sh1106_cmd+0x30>)
 8000fb8:	f001 fa00 	bl	80023bc <HAL_I2C_Master_Transmit>
 8000fbc:	4603      	mov	r3, r0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200001f0 	.word	0x200001f0

08000fcc <sh1106_data>:

static HAL_StatusTypeDef sh1106_data(const uint8_t *data, uint16_t len) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08e      	sub	sp, #56	@ 0x38
 8000fd0:	af02      	add	r7, sp, #8
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	807b      	strh	r3, [r7, #2]
  // 0x40 = control byte for data; send in chunks
  uint8_t buf[1 + 32];
  buf[0] = 0x40;
 8000fd8:	2340      	movs	r3, #64	@ 0x40
 8000fda:	733b      	strb	r3, [r7, #12]

  while (len) {
 8000fdc:	e029      	b.n	8001032 <sh1106_data+0x66>
    uint16_t chunk = (len > 32) ? 32 : len;
 8000fde:	887b      	ldrh	r3, [r7, #2]
 8000fe0:	2b20      	cmp	r3, #32
 8000fe2:	bf28      	it	cs
 8000fe4:	2320      	movcs	r3, #32
 8000fe6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    memcpy(&buf[1], data, chunk);
 8000fe8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	3301      	adds	r3, #1
 8000ff0:	6879      	ldr	r1, [r7, #4]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f004 fe01 	bl	8005bfa <memcpy>
    HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(OLED_ADDR_7B << 1), buf, 1 + chunk, 200);
 8000ff8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	f107 020c 	add.w	r2, r7, #12
 8001002:	21c8      	movs	r1, #200	@ 0xc8
 8001004:	9100      	str	r1, [sp, #0]
 8001006:	2178      	movs	r1, #120	@ 0x78
 8001008:	480e      	ldr	r0, [pc, #56]	@ (8001044 <sh1106_data+0x78>)
 800100a:	f001 f9d7 	bl	80023bc <HAL_I2C_Master_Transmit>
 800100e:	4603      	mov	r3, r0
 8001010:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (st != HAL_OK) return st;
 8001014:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <sh1106_data+0x56>
 800101c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001020:	e00b      	b.n	800103a <sh1106_data+0x6e>
    data += chunk;
 8001022:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	4413      	add	r3, r2
 8001028:	607b      	str	r3, [r7, #4]
    len  -= chunk;
 800102a:	887a      	ldrh	r2, [r7, #2]
 800102c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	807b      	strh	r3, [r7, #2]
  while (len) {
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1d2      	bne.n	8000fde <sh1106_data+0x12>
  }
  return HAL_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3730      	adds	r7, #48	@ 0x30
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200001f0 	.word	0x200001f0

08001048 <sh1106_init>:

static void sh1106_init(void) {
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  // Minimal SH1106 init (works for typical 128x64 SH1106 modules)
  HAL_Delay(50);
 800104c:	2032      	movs	r0, #50	@ 0x32
 800104e:	f000 fe79 	bl	8001d44 <HAL_Delay>

  sh1106_cmd(0xAE); // display off
 8001052:	20ae      	movs	r0, #174	@ 0xae
 8001054:	f7ff ffa0 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xD5); sh1106_cmd(0x80); // clock
 8001058:	20d5      	movs	r0, #213	@ 0xd5
 800105a:	f7ff ff9d 	bl	8000f98 <sh1106_cmd>
 800105e:	2080      	movs	r0, #128	@ 0x80
 8001060:	f7ff ff9a 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xA8); sh1106_cmd(0x3F); // multiplex 1/64
 8001064:	20a8      	movs	r0, #168	@ 0xa8
 8001066:	f7ff ff97 	bl	8000f98 <sh1106_cmd>
 800106a:	203f      	movs	r0, #63	@ 0x3f
 800106c:	f7ff ff94 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xD3); sh1106_cmd(0x00); // display offset
 8001070:	20d3      	movs	r0, #211	@ 0xd3
 8001072:	f7ff ff91 	bl	8000f98 <sh1106_cmd>
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff ff8e 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0x40); // start line = 0
 800107c:	2040      	movs	r0, #64	@ 0x40
 800107e:	f7ff ff8b 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xAD); sh1106_cmd(0x8B); // DC-DC on (common on SH1106 boards)
 8001082:	20ad      	movs	r0, #173	@ 0xad
 8001084:	f7ff ff88 	bl	8000f98 <sh1106_cmd>
 8001088:	208b      	movs	r0, #139	@ 0x8b
 800108a:	f7ff ff85 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xA1); // segment remap
 800108e:	20a1      	movs	r0, #161	@ 0xa1
 8001090:	f7ff ff82 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xC8); // COM scan direction
 8001094:	20c8      	movs	r0, #200	@ 0xc8
 8001096:	f7ff ff7f 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xDA); sh1106_cmd(0x12); // COM pins
 800109a:	20da      	movs	r0, #218	@ 0xda
 800109c:	f7ff ff7c 	bl	8000f98 <sh1106_cmd>
 80010a0:	2012      	movs	r0, #18
 80010a2:	f7ff ff79 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0x81); sh1106_cmd(0x7F); // contrast
 80010a6:	2081      	movs	r0, #129	@ 0x81
 80010a8:	f7ff ff76 	bl	8000f98 <sh1106_cmd>
 80010ac:	207f      	movs	r0, #127	@ 0x7f
 80010ae:	f7ff ff73 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xD9); sh1106_cmd(0x22); // precharge
 80010b2:	20d9      	movs	r0, #217	@ 0xd9
 80010b4:	f7ff ff70 	bl	8000f98 <sh1106_cmd>
 80010b8:	2022      	movs	r0, #34	@ 0x22
 80010ba:	f7ff ff6d 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xDB); sh1106_cmd(0x20); // VCOMH
 80010be:	20db      	movs	r0, #219	@ 0xdb
 80010c0:	f7ff ff6a 	bl	8000f98 <sh1106_cmd>
 80010c4:	2020      	movs	r0, #32
 80010c6:	f7ff ff67 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xA4); // resume RAM display
 80010ca:	20a4      	movs	r0, #164	@ 0xa4
 80010cc:	f7ff ff64 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xA6); // normal display
 80010d0:	20a6      	movs	r0, #166	@ 0xa6
 80010d2:	f7ff ff61 	bl	8000f98 <sh1106_cmd>
  sh1106_cmd(0xAF); // display on
 80010d6:	20af      	movs	r0, #175	@ 0xaf
 80010d8:	f7ff ff5e 	bl	8000f98 <sh1106_cmd>
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}

080010e0 <sh1106_fill>:

static void sh1106_fill(uint8_t color /*0x00 black, 0xFF white*/) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b0a4      	sub	sp, #144	@ 0x90
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
  uint8_t line[SH1106_WIDTH];
  memset(line, color, sizeof(line));
 80010ea:	79f9      	ldrb	r1, [r7, #7]
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	2280      	movs	r2, #128	@ 0x80
 80010f2:	4618      	mov	r0, r3
 80010f4:	f004 fd02 	bl	8005afc <memset>

  for (uint8_t page = 0; page < SH1106_PAGES; page++) {
 80010f8:	2300      	movs	r3, #0
 80010fa:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80010fe:	e029      	b.n	8001154 <sh1106_fill+0x74>
    sh1106_cmd((uint8_t)(0xB0 | page)); // set page address
 8001100:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001104:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001108:	b2db      	uxtb	r3, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ff44 	bl	8000f98 <sh1106_cmd>
    // set column address with offset
    uint8_t col = SH1106_COL_OFF;
 8001110:	2302      	movs	r3, #2
 8001112:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
    sh1106_cmd((uint8_t)(0x00 | (col & 0x0F)));       // lower nibble
 8001116:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	b2db      	uxtb	r3, r3
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff39 	bl	8000f98 <sh1106_cmd>
    sh1106_cmd((uint8_t)(0x10 | ((col >> 4) & 0x0F))); // upper nibble
 8001126:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800112a:	091b      	lsrs	r3, r3, #4
 800112c:	b2db      	uxtb	r3, r3
 800112e:	b25b      	sxtb	r3, r3
 8001130:	f043 0310 	orr.w	r3, r3, #16
 8001134:	b25b      	sxtb	r3, r3
 8001136:	b2db      	uxtb	r3, r3
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff2d 	bl	8000f98 <sh1106_cmd>
    sh1106_data(line, sizeof(line));
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	2180      	movs	r1, #128	@ 0x80
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ff41 	bl	8000fcc <sh1106_data>
  for (uint8_t page = 0; page < SH1106_PAGES; page++) {
 800114a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800114e:	3301      	adds	r3, #1
 8001150:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001154:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001158:	2b07      	cmp	r3, #7
 800115a:	d9d1      	bls.n	8001100 <sh1106_fill+0x20>
  }
}
 800115c:	bf00      	nop
 800115e:	bf00      	nop
 8001160:	3790      	adds	r7, #144	@ 0x90
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <bno055_read_euler_deg>:

// ---------- BNO055 Euler read (degrees) ----------
static bool bno055_read_euler_deg(float *heading, float *roll, float *pitch) {
 8001166:	b580      	push	{r7, lr}
 8001168:	b088      	sub	sp, #32
 800116a:	af00      	add	r7, sp, #0
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
  // Euler registers: H_LSB at 0x1A, 6 bytes total. Units: 1/16 degree.
  uint8_t buf[6];
  if (i2c_reg_read(BNO055_ADDR_7B, 0x1A, buf, 6) != HAL_OK) return false;
 8001172:	f107 0214 	add.w	r2, r7, #20
 8001176:	2306      	movs	r3, #6
 8001178:	211a      	movs	r1, #26
 800117a:	2028      	movs	r0, #40	@ 0x28
 800117c:	f7ff feca 	bl	8000f14 <i2c_reg_read>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <bno055_read_euler_deg+0x24>
 8001186:	2300      	movs	r3, #0
 8001188:	e03c      	b.n	8001204 <bno055_read_euler_deg+0x9e>

  int16_t h = (int16_t)((buf[1] << 8) | buf[0]);
 800118a:	7d7b      	ldrb	r3, [r7, #21]
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7d3b      	ldrb	r3, [r7, #20]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	83fb      	strh	r3, [r7, #30]
  int16_t r = (int16_t)((buf[3] << 8) | buf[2]);
 8001198:	7dfb      	ldrb	r3, [r7, #23]
 800119a:	021b      	lsls	r3, r3, #8
 800119c:	b21a      	sxth	r2, r3
 800119e:	7dbb      	ldrb	r3, [r7, #22]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	83bb      	strh	r3, [r7, #28]
  int16_t p = (int16_t)((buf[5] << 8) | buf[4]);
 80011a6:	7e7b      	ldrb	r3, [r7, #25]
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	7e3b      	ldrb	r3, [r7, #24]
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	837b      	strh	r3, [r7, #26]

  *heading = (float)h / 16.0f;
 80011b4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80011b8:	ee07 3a90 	vmov	s15, r3
 80011bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80011c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	edc3 7a00 	vstr	s15, [r3]
  *roll    = (float)r / 16.0f;
 80011ce:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011da:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80011de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	edc3 7a00 	vstr	s15, [r3]
  *pitch   = (float)p / 16.0f;
 80011e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011f4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80011f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	edc3 7a00 	vstr	s15, [r3]
  return true;
 8001202:	2301      	movs	r3, #1
}
 8001204:	4618      	mov	r0, r3
 8001206:	3720      	adds	r7, #32
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <bmp390_read_raw>:

// ---------- BMP390 raw read (no compensation) ----------
static bool bmp390_read_raw(int32_t *temp_raw, int32_t *press_raw) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  // Data regs typically start at 0x04: press_xlsb, press_lsb, press_msb, temp_xlsb, temp_lsb, temp_msb
  // (3 bytes each, 24-bit unsigned). This is RAW; compensation not applied.
  uint8_t d[6];
  if (i2c_reg_read(BMP390_ADDR_7B, 0x04, d, 6) != HAL_OK) return false;
 8001216:	f107 0208 	add.w	r2, r7, #8
 800121a:	2306      	movs	r3, #6
 800121c:	2104      	movs	r1, #4
 800121e:	2077      	movs	r0, #119	@ 0x77
 8001220:	f7ff fe78 	bl	8000f14 <i2c_reg_read>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <bmp390_read_raw+0x22>
 800122a:	2300      	movs	r3, #0
 800122c:	e016      	b.n	800125c <bmp390_read_raw+0x50>

  uint32_t p = ((uint32_t)d[2] << 16) | ((uint32_t)d[1] << 8) | d[0];
 800122e:	7abb      	ldrb	r3, [r7, #10]
 8001230:	041a      	lsls	r2, r3, #16
 8001232:	7a7b      	ldrb	r3, [r7, #9]
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	4313      	orrs	r3, r2
 8001238:	7a3a      	ldrb	r2, [r7, #8]
 800123a:	4313      	orrs	r3, r2
 800123c:	617b      	str	r3, [r7, #20]
  uint32_t t = ((uint32_t)d[5] << 16) | ((uint32_t)d[4] << 8) | d[3];
 800123e:	7b7b      	ldrb	r3, [r7, #13]
 8001240:	041a      	lsls	r2, r3, #16
 8001242:	7b3b      	ldrb	r3, [r7, #12]
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	4313      	orrs	r3, r2
 8001248:	7afa      	ldrb	r2, [r7, #11]
 800124a:	4313      	orrs	r3, r2
 800124c:	613b      	str	r3, [r7, #16]

  *press_raw = (int32_t)p;
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	601a      	str	r2, [r3, #0]
  *temp_raw  = (int32_t)t;
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	601a      	str	r2, [r3, #0]
  return true;
 800125a:	2301      	movs	r3, #1
}
 800125c:	4618      	mov	r0, r3
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <read_btn>:
  uint16_t pin;
  uint8_t prev; // 0/1
  const char *name;
} button_t;

static uint8_t read_btn(GPIO_TypeDef *port, uint16_t pin) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	807b      	strh	r3, [r7, #2]
  return (HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET) ? 1 : 0; // released=1, pressed=0
 8001270:	887b      	ldrh	r3, [r7, #2]
 8001272:	4619      	mov	r1, r3
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f000 ffed 	bl	8002254 <HAL_GPIO_ReadPin>
 800127a:	4603      	mov	r3, r0
 800127c:	2b01      	cmp	r3, #1
 800127e:	bf0c      	ite	eq
 8001280:	2301      	moveq	r3, #1
 8001282:	2300      	movne	r3, #0
 8001284:	b2db      	uxtb	r3, r3
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <bno055_init_ndof>:
  b->prev = cur;
  return pressed;
}

static bool bno055_init_ndof(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
  uint8_t id = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	70fb      	strb	r3, [r7, #3]
  if (i2c_reg_read(BNO055_ADDR_7B, 0x00, &id, 1) != HAL_OK || id != 0xA0) return false;
 8001298:	1cfa      	adds	r2, r7, #3
 800129a:	2301      	movs	r3, #1
 800129c:	2100      	movs	r1, #0
 800129e:	2028      	movs	r0, #40	@ 0x28
 80012a0:	f7ff fe38 	bl	8000f14 <i2c_reg_read>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d102      	bne.n	80012b0 <bno055_init_ndof+0x22>
 80012aa:	78fb      	ldrb	r3, [r7, #3]
 80012ac:	2ba0      	cmp	r3, #160	@ 0xa0
 80012ae:	d001      	beq.n	80012b4 <bno055_init_ndof+0x26>
 80012b0:	2300      	movs	r3, #0
 80012b2:	e047      	b.n	8001344 <bno055_init_ndof+0xb6>

  HAL_Delay(650);                 // BNO055 boot time per datasheet-ish practice
 80012b4:	f240 208a 	movw	r0, #650	@ 0x28a
 80012b8:	f000 fd44 	bl	8001d44 <HAL_Delay>

  i2c_reg_write(BNO055_ADDR_7B, 0x3F, 0x20);  // SYS_TRIGGER: reset
 80012bc:	2220      	movs	r2, #32
 80012be:	213f      	movs	r1, #63	@ 0x3f
 80012c0:	2028      	movs	r0, #40	@ 0x28
 80012c2:	f7ff fe49 	bl	8000f58 <i2c_reg_write>
  HAL_Delay(650);
 80012c6:	f240 208a 	movw	r0, #650	@ 0x28a
 80012ca:	f000 fd3b 	bl	8001d44 <HAL_Delay>

  // wait for chip ID again
  for (int i=0;i<50;i++){
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	e011      	b.n	80012f8 <bno055_init_ndof+0x6a>
    if (i2c_reg_read(BNO055_ADDR_7B, 0x00, &id, 1)==HAL_OK && id==0xA0) break;
 80012d4:	1cfa      	adds	r2, r7, #3
 80012d6:	2301      	movs	r3, #1
 80012d8:	2100      	movs	r1, #0
 80012da:	2028      	movs	r0, #40	@ 0x28
 80012dc:	f7ff fe1a 	bl	8000f14 <i2c_reg_read>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d102      	bne.n	80012ec <bno055_init_ndof+0x5e>
 80012e6:	78fb      	ldrb	r3, [r7, #3]
 80012e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80012ea:	d009      	beq.n	8001300 <bno055_init_ndof+0x72>
    HAL_Delay(20);
 80012ec:	2014      	movs	r0, #20
 80012ee:	f000 fd29 	bl	8001d44 <HAL_Delay>
  for (int i=0;i<50;i++){
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3301      	adds	r3, #1
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b31      	cmp	r3, #49	@ 0x31
 80012fc:	ddea      	ble.n	80012d4 <bno055_init_ndof+0x46>
 80012fe:	e000      	b.n	8001302 <bno055_init_ndof+0x74>
    if (i2c_reg_read(BNO055_ADDR_7B, 0x00, &id, 1)==HAL_OK && id==0xA0) break;
 8001300:	bf00      	nop
  }

  i2c_reg_write(BNO055_ADDR_7B, 0x3D, 0x00);  // OPR_MODE = CONFIG
 8001302:	2200      	movs	r2, #0
 8001304:	213d      	movs	r1, #61	@ 0x3d
 8001306:	2028      	movs	r0, #40	@ 0x28
 8001308:	f7ff fe26 	bl	8000f58 <i2c_reg_write>
  HAL_Delay(30);
 800130c:	201e      	movs	r0, #30
 800130e:	f000 fd19 	bl	8001d44 <HAL_Delay>

  i2c_reg_write(BNO055_ADDR_7B, 0x3E, 0x00);  // PWR_MODE = normal
 8001312:	2200      	movs	r2, #0
 8001314:	213e      	movs	r1, #62	@ 0x3e
 8001316:	2028      	movs	r0, #40	@ 0x28
 8001318:	f7ff fe1e 	bl	8000f58 <i2c_reg_write>
  HAL_Delay(10);
 800131c:	200a      	movs	r0, #10
 800131e:	f000 fd11 	bl	8001d44 <HAL_Delay>

  i2c_reg_write(BNO055_ADDR_7B, 0x07, 0x00);  // PAGE_ID = 0
 8001322:	2200      	movs	r2, #0
 8001324:	2107      	movs	r1, #7
 8001326:	2028      	movs	r0, #40	@ 0x28
 8001328:	f7ff fe16 	bl	8000f58 <i2c_reg_write>
  HAL_Delay(10);
 800132c:	200a      	movs	r0, #10
 800132e:	f000 fd09 	bl	8001d44 <HAL_Delay>

  i2c_reg_write(BNO055_ADDR_7B, 0x3D, 0x0C);  // OPR_MODE = NDOF
 8001332:	220c      	movs	r2, #12
 8001334:	213d      	movs	r1, #61	@ 0x3d
 8001336:	2028      	movs	r0, #40	@ 0x28
 8001338:	f7ff fe0e 	bl	8000f58 <i2c_reg_write>
  HAL_Delay(30);
 800133c:	201e      	movs	r0, #30
 800133e:	f000 fd01 	bl	8001d44 <HAL_Delay>

  return true;
 8001342:	2301      	movs	r3, #1
}
 8001344:	4618      	mov	r0, r3
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <bmp390_init_basic>:

static bool bmp390_init_basic(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
  uint8_t id=0;
 8001352:	2300      	movs	r3, #0
 8001354:	71fb      	strb	r3, [r7, #7]
  if (i2c_reg_read(BMP390_ADDR_7B, 0x00, &id, 1) != HAL_OK || id != 0x60) return false;
 8001356:	1dfa      	adds	r2, r7, #7
 8001358:	2301      	movs	r3, #1
 800135a:	2100      	movs	r1, #0
 800135c:	2077      	movs	r0, #119	@ 0x77
 800135e:	f7ff fdd9 	bl	8000f14 <i2c_reg_read>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d102      	bne.n	800136e <bmp390_init_basic+0x22>
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2b60      	cmp	r3, #96	@ 0x60
 800136c:	d001      	beq.n	8001372 <bmp390_init_basic+0x26>
 800136e:	2300      	movs	r3, #0
 8001370:	e01f      	b.n	80013b2 <bmp390_init_basic+0x66>

  // Soft reset
  i2c_reg_write(BMP390_ADDR_7B, 0x7E, 0xB6);
 8001372:	22b6      	movs	r2, #182	@ 0xb6
 8001374:	217e      	movs	r1, #126	@ 0x7e
 8001376:	2077      	movs	r0, #119	@ 0x77
 8001378:	f7ff fdee 	bl	8000f58 <i2c_reg_write>
  HAL_Delay(10);
 800137c:	200a      	movs	r0, #10
 800137e:	f000 fce1 	bl	8001d44 <HAL_Delay>

  // Enable pressure + temperature
  // PWR_CTRL (0x1B): bit0=press_en, bit1=temp_en, bit4=mode (normal) depending on BMP390 map
  // Common pattern: press_en=1, temp_en=1, mode=normal (0b11 in mode field)
  i2c_reg_write(BMP390_ADDR_7B, 0x1B, 0x33); // typical: press_en=1,temp_en=1, normal_mode=1 (verify if needed)
 8001382:	2233      	movs	r2, #51	@ 0x33
 8001384:	211b      	movs	r1, #27
 8001386:	2077      	movs	r0, #119	@ 0x77
 8001388:	f7ff fde6 	bl	8000f58 <i2c_reg_write>
  HAL_Delay(5);
 800138c:	2005      	movs	r0, #5
 800138e:	f000 fcd9 	bl	8001d44 <HAL_Delay>

  // OSR (0x1C): set modest oversampling
  i2c_reg_write(BMP390_ADDR_7B, 0x1C, 0x02); // example
 8001392:	2202      	movs	r2, #2
 8001394:	211c      	movs	r1, #28
 8001396:	2077      	movs	r0, #119	@ 0x77
 8001398:	f7ff fdde 	bl	8000f58 <i2c_reg_write>
  // ODR (0x1D): output data rate
  i2c_reg_write(BMP390_ADDR_7B, 0x1D, 0x03); // example
 800139c:	2203      	movs	r2, #3
 800139e:	211d      	movs	r1, #29
 80013a0:	2077      	movs	r0, #119	@ 0x77
 80013a2:	f7ff fdd9 	bl	8000f58 <i2c_reg_write>
  // CONFIG (0x1F): IIR etc (optional)
  i2c_reg_write(BMP390_ADDR_7B, 0x1F, 0x00);
 80013a6:	2200      	movs	r2, #0
 80013a8:	211f      	movs	r1, #31
 80013aa:	2077      	movs	r0, #119	@ 0x77
 80013ac:	f7ff fdd4 	bl	8000f58 <i2c_reg_write>

  return true;
 80013b0:	2301      	movs	r3, #1
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013c0:	b0a7      	sub	sp, #156	@ 0x9c
 80013c2:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c4:	f000 fc4d 	bl	8001c62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c8:	f000 f93c 	bl	8001644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013cc:	f000 fa12 	bl	80017f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80013d0:	f000 f984 	bl	80016dc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80013d4:	f000 f9c2 	bl	800175c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // --- Optional: quick ID checks ---
  uint8_t id = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

  if (i2c_reg_read(BNO055_ADDR_7B, 0x00, &id, 1) == HAL_OK) {
 80013de:	f107 0252 	add.w	r2, r7, #82	@ 0x52
 80013e2:	2301      	movs	r3, #1
 80013e4:	2100      	movs	r1, #0
 80013e6:	2028      	movs	r0, #40	@ 0x28
 80013e8:	f7ff fd94 	bl	8000f14 <i2c_reg_read>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d106      	bne.n	8001400 <main+0x44>
    printf("BNO055 ID: 0x%02X\r\n", id);
 80013f2:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80013f6:	4619      	mov	r1, r3
 80013f8:	4886      	ldr	r0, [pc, #536]	@ (8001614 <main+0x258>)
 80013fa:	f004 fa37 	bl	800586c <iprintf>
 80013fe:	e002      	b.n	8001406 <main+0x4a>
  } else {
    printf("BNO055 ID read failed\r\n");
 8001400:	4885      	ldr	r0, [pc, #532]	@ (8001618 <main+0x25c>)
 8001402:	f004 fa9b 	bl	800593c <puts>
  }

  if (i2c_reg_read(BMP390_ADDR_7B, 0x00, &id, 1) == HAL_OK) {
 8001406:	f107 0252 	add.w	r2, r7, #82	@ 0x52
 800140a:	2301      	movs	r3, #1
 800140c:	2100      	movs	r1, #0
 800140e:	2077      	movs	r0, #119	@ 0x77
 8001410:	f7ff fd80 	bl	8000f14 <i2c_reg_read>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d106      	bne.n	8001428 <main+0x6c>
    printf("BMP390 ID: 0x%02X\r\n", id);
 800141a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800141e:	4619      	mov	r1, r3
 8001420:	487e      	ldr	r0, [pc, #504]	@ (800161c <main+0x260>)
 8001422:	f004 fa23 	bl	800586c <iprintf>
 8001426:	e002      	b.n	800142e <main+0x72>
  } else {
    printf("BMP390 ID read failed\r\n");
 8001428:	487d      	ldr	r0, [pc, #500]	@ (8001620 <main+0x264>)
 800142a:	f004 fa87 	bl	800593c <puts>
  }

  sh1106_init();
 800142e:	f7ff fe0b 	bl	8001048 <sh1106_init>
  sh1106_fill(0x00); // start black
 8001432:	2000      	movs	r0, #0
 8001434:	f7ff fe54 	bl	80010e0 <sh1106_fill>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  button_t btn_ss  = {BTN_STARTSTOP_GPIO_Port, BTN_STARTSTOP_Pin, 1, "STARTSTOP"};
 8001438:	4a7a      	ldr	r2, [pc, #488]	@ (8001624 <main+0x268>)
 800143a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800143e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001440:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  button_t btn_cal = {BTN_CAL_GPIO_Port,      BTN_CAL_Pin,       1, "CAL"};
 8001444:	4a78      	ldr	r2, [pc, #480]	@ (8001628 <main+0x26c>)
 8001446:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800144a:	ca07      	ldmia	r2, {r0, r1, r2}
 800144c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  button_t btn_lap = {BTN_LAP_GPIO_Port,      BTN_LAP_Pin,       1, "LAP"};
 8001450:	4a76      	ldr	r2, [pc, #472]	@ (800162c <main+0x270>)
 8001452:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001456:	ca07      	ldmia	r2, {r0, r1, r2}
 8001458:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  // initialize prev states to current (avoid fake edge at boot)
  btn_ss.prev  = read_btn(btn_ss.port,  btn_ss.pin);
 800145c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800145e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8001462:	4611      	mov	r1, r2
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fefd 	bl	8001264 <read_btn>
 800146a:	4603      	mov	r3, r0
 800146c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  btn_cal.prev = read_btn(btn_cal.port, btn_cal.pin);
 8001470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001472:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8001474:	4611      	mov	r1, r2
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fef4 	bl	8001264 <read_btn>
 800147c:	4603      	mov	r3, r0
 800147e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  btn_lap.prev = read_btn(btn_lap.port, btn_lap.pin);
 8001482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001484:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001486:	4611      	mov	r1, r2
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff feeb 	bl	8001264 <read_btn>
 800148e:	4603      	mov	r3, r0
 8001490:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

  uint32_t next_oled_toggle_ms = HAL_GetTick() + 1000; // toggle every 1000ms => 0.5Hz flash
 8001494:	f000 fc4a 	bl	8001d2c <HAL_GetTick>
 8001498:	4603      	mov	r3, r0
 800149a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800149e:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t  oled_white = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

  uint32_t next_print_ms = HAL_GetTick() + 200; // 5Hz
 80014a6:	f000 fc41 	bl	8001d2c <HAL_GetTick>
 80014aa:	4603      	mov	r3, r0
 80014ac:	33c8      	adds	r3, #200	@ 0xc8
 80014ae:	65fb      	str	r3, [r7, #92]	@ 0x5c

  printf("BNO055 init: %d\r\n", bno055_init_ndof());
 80014b0:	f7ff feed 	bl	800128e <bno055_init_ndof>
 80014b4:	4603      	mov	r3, r0
 80014b6:	4619      	mov	r1, r3
 80014b8:	485d      	ldr	r0, [pc, #372]	@ (8001630 <main+0x274>)
 80014ba:	f004 f9d7 	bl	800586c <iprintf>
  printf("BMP390 init: %d\r\n", bmp390_init_basic());
 80014be:	f7ff ff45 	bl	800134c <bmp390_init_basic>
 80014c2:	4603      	mov	r3, r0
 80014c4:	4619      	mov	r1, r3
 80014c6:	485b      	ldr	r0, [pc, #364]	@ (8001634 <main+0x278>)
 80014c8:	f004 f9d0 	bl	800586c <iprintf>



  while (1)
  {
    uint32_t now = HAL_GetTick();
 80014cc:	f000 fc2e 	bl	8001d2c <HAL_GetTick>
 80014d0:	65b8      	str	r0, [r7, #88]	@ 0x58

    // ----- OLED flash at 0.5 Hz -----
    if ((int32_t)(now - next_oled_toggle_ms) >= 0) {
 80014d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80014d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	db13      	blt.n	8001504 <main+0x148>
      oled_white ^= 1;
 80014dc:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80014e0:	f083 0301 	eor.w	r3, r3, #1
 80014e4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
      sh1106_fill(oled_white ? 0xFF : 0x00);
 80014e8:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <main+0x138>
 80014f0:	23ff      	movs	r3, #255	@ 0xff
 80014f2:	e000      	b.n	80014f6 <main+0x13a>
 80014f4:	2300      	movs	r3, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fdf2 	bl	80010e0 <sh1106_fill>
      next_oled_toggle_ms += 1000;
 80014fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014fe:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001502:	667b      	str	r3, [r7, #100]	@ 0x64
    }

    // ----- 5 Hz status line -----
    if ((int32_t)(now - next_print_ms) >= 0) {
 8001504:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001506:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b00      	cmp	r3, #0
 800150c:	dbde      	blt.n	80014cc <main+0x110>
      float h=0, r=0, p=0;
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001514:	f04f 0300 	mov.w	r3, #0
 8001518:	627b      	str	r3, [r7, #36]	@ 0x24
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	623b      	str	r3, [r7, #32]
      bool ok_bno = bno055_read_euler_deg(&h, &r, &p);
 8001520:	f107 0220 	add.w	r2, r7, #32
 8001524:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001528:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fe1a 	bl	8001166 <bno055_read_euler_deg>
 8001532:	4603      	mov	r3, r0
 8001534:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

      int32_t traw=0, praw=0;
 8001538:	2300      	movs	r3, #0
 800153a:	61fb      	str	r3, [r7, #28]
 800153c:	2300      	movs	r3, #0
 800153e:	61bb      	str	r3, [r7, #24]
      bool ok_bmp = bmp390_read_raw(&traw, &praw);
 8001540:	f107 0218 	add.w	r2, r7, #24
 8001544:	f107 031c 	add.w	r3, r7, #28
 8001548:	4611      	mov	r1, r2
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fe5e 	bl	800120c <bmp390_read_raw>
 8001550:	4603      	mov	r3, r0
 8001552:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

      uint8_t ss  = read_btn(btn_ss.port,  btn_ss.pin);
 8001556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001558:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800155c:	4611      	mov	r1, r2
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fe80 	bl	8001264 <read_btn>
 8001564:	4603      	mov	r3, r0
 8001566:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
      uint8_t cal = read_btn(btn_cal.port, btn_cal.pin);
 800156a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800156c:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fe77 	bl	8001264 <read_btn>
 8001576:	4603      	mov	r3, r0
 8001578:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
      uint8_t lap = read_btn(btn_lap.port, btn_lap.pin);
 800157c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800157e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001580:	4611      	mov	r1, r2
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fe6e 	bl	8001264 <read_btn>
 8001588:	4603      	mov	r3, r0
 800158a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

      // One line, readable headings (not CSV)
      // Note: BMP390 values are RAW until you implement compensation.
      printf(
 800158e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff f801 	bl	8000598 <__aeabi_f2d>
 8001596:	4680      	mov	r8, r0
 8001598:	4689      	mov	r9, r1
 800159a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe fffb 	bl	8000598 <__aeabi_f2d>
 80015a2:	4604      	mov	r4, r0
 80015a4:	460d      	mov	r5, r1
 80015a6:	6a3b      	ldr	r3, [r7, #32]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7fe fff5 	bl	8000598 <__aeabi_f2d>
 80015ae:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80015b2:	69fe      	ldr	r6, [r7, #28]
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80015bc:	613b      	str	r3, [r7, #16]
 80015be:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <main+0x220>
 80015d8:	4b17      	ldr	r3, [pc, #92]	@ (8001638 <main+0x27c>)
 80015da:	e000      	b.n	80015de <main+0x222>
 80015dc:	4b17      	ldr	r3, [pc, #92]	@ (800163c <main+0x280>)
 80015de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	9308      	str	r3, [sp, #32]
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	9307      	str	r3, [sp, #28]
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	9306      	str	r3, [sp, #24]
 80015f4:	9605      	str	r6, [sp, #20]
 80015f6:	9204      	str	r2, [sp, #16]
 80015f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80015fc:	e9cd 4500 	strd	r4, r5, [sp]
 8001600:	4642      	mov	r2, r8
 8001602:	464b      	mov	r3, r9
 8001604:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001606:	480e      	ldr	r0, [pc, #56]	@ (8001640 <main+0x284>)
 8001608:	f004 f930 	bl	800586c <iprintf>
        (long)traw, (long)praw, (unsigned)ok_bmp,
        (unsigned)ss, (unsigned)cal, (unsigned)lap,
        oled_white ? "WHITE" : "BLACK"
      );

      next_print_ms += 200;
 800160c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800160e:	33c8      	adds	r3, #200	@ 0xc8
 8001610:	65fb      	str	r3, [r7, #92]	@ 0x5c
  {
 8001612:	e75b      	b.n	80014cc <main+0x110>
 8001614:	08007830 	.word	0x08007830
 8001618:	08007844 	.word	0x08007844
 800161c:	0800785c 	.word	0x0800785c
 8001620:	08007870 	.word	0x08007870
 8001624:	08007944 	.word	0x08007944
 8001628:	08007954 	.word	0x08007954
 800162c:	08007964 	.word	0x08007964
 8001630:	08007888 	.word	0x08007888
 8001634:	0800789c 	.word	0x0800789c
 8001638:	080078b0 	.word	0x080078b0
 800163c:	080078b8 	.word	0x080078b8
 8001640:	080078c0 	.word	0x080078c0

08001644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b094      	sub	sp, #80	@ 0x50
 8001648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800164a:	f107 0318 	add.w	r3, r7, #24
 800164e:	2238      	movs	r2, #56	@ 0x38
 8001650:	2100      	movs	r1, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f004 fa52 	bl	8005afc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001666:	2000      	movs	r0, #0
 8001668:	f001 fd48 	bl	80030fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800166c:	2302      	movs	r3, #2
 800166e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001670:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001676:	2340      	movs	r3, #64	@ 0x40
 8001678:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167a:	2302      	movs	r3, #2
 800167c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800167e:	2302      	movs	r3, #2
 8001680:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001682:	2304      	movs	r3, #4
 8001684:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001686:	2355      	movs	r3, #85	@ 0x55
 8001688:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800168a:	2302      	movs	r3, #2
 800168c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800168e:	2302      	movs	r3, #2
 8001690:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001692:	2302      	movs	r3, #2
 8001694:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001696:	f107 0318 	add.w	r3, r7, #24
 800169a:	4618      	mov	r0, r3
 800169c:	f001 fde2 	bl	8003264 <HAL_RCC_OscConfig>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80016a6:	f000 f8eb 	bl	8001880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016aa:	230f      	movs	r3, #15
 80016ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ae:	2303      	movs	r3, #3
 80016b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	2104      	movs	r1, #4
 80016c2:	4618      	mov	r0, r3
 80016c4:	f002 f8e0 	bl	8003888 <HAL_RCC_ClockConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80016ce:	f000 f8d7 	bl	8001880 <Error_Handler>
  }
}
 80016d2:	bf00      	nop
 80016d4:	3750      	adds	r7, #80	@ 0x50
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001754 <MX_I2C1_Init+0x78>)
 80016e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80016e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001758 <MX_I2C1_Init+0x7c>)
 80016ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016ec:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f2:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016f8:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016fe:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001706:	2200      	movs	r2, #0
 8001708:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800170a:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <MX_I2C1_Init+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001712:	2200      	movs	r2, #0
 8001714:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001716:	480e      	ldr	r0, [pc, #56]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001718:	f000 fdb4 	bl	8002284 <HAL_I2C_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001722:	f000 f8ad 	bl	8001880 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001726:	2100      	movs	r1, #0
 8001728:	4809      	ldr	r0, [pc, #36]	@ (8001750 <MX_I2C1_Init+0x74>)
 800172a:	f001 fc4f 	bl	8002fcc <HAL_I2CEx_ConfigAnalogFilter>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001734:	f000 f8a4 	bl	8001880 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001738:	2100      	movs	r1, #0
 800173a:	4805      	ldr	r0, [pc, #20]	@ (8001750 <MX_I2C1_Init+0x74>)
 800173c:	f001 fc91 	bl	8003062 <HAL_I2CEx_ConfigDigitalFilter>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001746:	f000 f89b 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200001f0 	.word	0x200001f0
 8001754:	40005400 	.word	0x40005400
 8001758:	40b285c2 	.word	0x40b285c2

0800175c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001760:	4b22      	ldr	r3, [pc, #136]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 8001762:	4a23      	ldr	r2, [pc, #140]	@ (80017f0 <MX_USART2_UART_Init+0x94>)
 8001764:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001766:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 8001768:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800176c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800176e:	4b1f      	ldr	r3, [pc, #124]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001774:	4b1d      	ldr	r3, [pc, #116]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 8001776:	2200      	movs	r2, #0
 8001778:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800177a:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001780:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 8001782:	220c      	movs	r2, #12
 8001784:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001786:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800178c:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 800178e:	2200      	movs	r2, #0
 8001790:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001792:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 8001794:	2200      	movs	r2, #0
 8001796:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001798:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 800179a:	2200      	movs	r2, #0
 800179c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800179e:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017a4:	4811      	ldr	r0, [pc, #68]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 80017a6:	f002 fc7b 	bl	80040a0 <HAL_UART_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80017b0:	f000 f866 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017b4:	2100      	movs	r1, #0
 80017b6:	480d      	ldr	r0, [pc, #52]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 80017b8:	f003 fa74 	bl	8004ca4 <HAL_UARTEx_SetTxFifoThreshold>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80017c2:	f000 f85d 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017c6:	2100      	movs	r1, #0
 80017c8:	4808      	ldr	r0, [pc, #32]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 80017ca:	f003 faa9 	bl	8004d20 <HAL_UARTEx_SetRxFifoThreshold>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80017d4:	f000 f854 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80017d8:	4804      	ldr	r0, [pc, #16]	@ (80017ec <MX_USART2_UART_Init+0x90>)
 80017da:	f003 fa2a 	bl	8004c32 <HAL_UARTEx_DisableFifoMode>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80017e4:	f000 f84c 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000244 	.word	0x20000244
 80017f0:	40004400 	.word	0x40004400

080017f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fa:	f107 030c 	add.w	r3, r7, #12
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	4b1b      	ldr	r3, [pc, #108]	@ (8001878 <MX_GPIO_Init+0x84>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	4a1a      	ldr	r2, [pc, #104]	@ (8001878 <MX_GPIO_Init+0x84>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001816:	4b18      	ldr	r3, [pc, #96]	@ (8001878 <MX_GPIO_Init+0x84>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60bb      	str	r3, [r7, #8]
 8001820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <MX_GPIO_Init+0x84>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	4a14      	ldr	r2, [pc, #80]	@ (8001878 <MX_GPIO_Init+0x84>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182e:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <MX_GPIO_Init+0x84>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800183a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800183e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	f107 030c 	add.w	r3, r7, #12
 800184c:	4619      	mov	r1, r3
 800184e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001852:	f000 fb7d 	bl	8001f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001856:	2328      	movs	r3, #40	@ 0x28
 8001858:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	4619      	mov	r1, r3
 8001868:	4804      	ldr	r0, [pc, #16]	@ (800187c <MX_GPIO_Init+0x88>)
 800186a:	f000 fb71 	bl	8001f50 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800186e:	bf00      	nop
 8001870:	3720      	adds	r7, #32
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40021000 	.word	0x40021000
 800187c:	48000400 	.word	0x48000400

08001880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001884:	b672      	cpsid	i
}
 8001886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001888:	bf00      	nop
 800188a:	e7fd      	b.n	8001888 <Error_Handler+0x8>

0800188c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001892:	4b0f      	ldr	r3, [pc, #60]	@ (80018d0 <HAL_MspInit+0x44>)
 8001894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001896:	4a0e      	ldr	r2, [pc, #56]	@ (80018d0 <HAL_MspInit+0x44>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6613      	str	r3, [r2, #96]	@ 0x60
 800189e:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <HAL_MspInit+0x44>)
 80018a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018aa:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <HAL_MspInit+0x44>)
 80018ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ae:	4a08      	ldr	r2, [pc, #32]	@ (80018d0 <HAL_MspInit+0x44>)
 80018b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018b6:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <HAL_MspInit+0x44>)
 80018b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018c2:	f001 fcbf 	bl	8003244 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40021000 	.word	0x40021000

080018d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b09a      	sub	sp, #104	@ 0x68
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	2244      	movs	r2, #68	@ 0x44
 80018f2:	2100      	movs	r1, #0
 80018f4:	4618      	mov	r0, r3
 80018f6:	f004 f901 	bl	8005afc <memset>
  if(hi2c->Instance==I2C1)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a1f      	ldr	r2, [pc, #124]	@ (800197c <HAL_I2C_MspInit+0xa8>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d136      	bne.n	8001972 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001904:	2340      	movs	r3, #64	@ 0x40
 8001906:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001908:	2300      	movs	r3, #0
 800190a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	4618      	mov	r0, r3
 8001912:	f002 f9d5 	bl	8003cc0 <HAL_RCCEx_PeriphCLKConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800191c:	f7ff ffb0 	bl	8001880 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001920:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <HAL_I2C_MspInit+0xac>)
 8001922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001924:	4a16      	ldr	r2, [pc, #88]	@ (8001980 <HAL_I2C_MspInit+0xac>)
 8001926:	f043 0302 	orr.w	r3, r3, #2
 800192a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192c:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <HAL_I2C_MspInit+0xac>)
 800192e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001938:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800193c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800193e:	2312      	movs	r3, #18
 8001940:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800194a:	2304      	movs	r3, #4
 800194c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001952:	4619      	mov	r1, r3
 8001954:	480b      	ldr	r0, [pc, #44]	@ (8001984 <HAL_I2C_MspInit+0xb0>)
 8001956:	f000 fafb 	bl	8001f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <HAL_I2C_MspInit+0xac>)
 800195c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800195e:	4a08      	ldr	r2, [pc, #32]	@ (8001980 <HAL_I2C_MspInit+0xac>)
 8001960:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001964:	6593      	str	r3, [r2, #88]	@ 0x58
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <HAL_I2C_MspInit+0xac>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196e:	60bb      	str	r3, [r7, #8]
 8001970:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001972:	bf00      	nop
 8001974:	3768      	adds	r7, #104	@ 0x68
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40005400 	.word	0x40005400
 8001980:	40021000 	.word	0x40021000
 8001984:	48000400 	.word	0x48000400

08001988 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b09a      	sub	sp, #104	@ 0x68
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	2244      	movs	r2, #68	@ 0x44
 80019a6:	2100      	movs	r1, #0
 80019a8:	4618      	mov	r0, r3
 80019aa:	f004 f8a7 	bl	8005afc <memset>
  if(huart->Instance==USART2)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001a30 <HAL_UART_MspInit+0xa8>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d136      	bne.n	8001a26 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019b8:	2302      	movs	r3, #2
 80019ba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019c0:	f107 0310 	add.w	r3, r7, #16
 80019c4:	4618      	mov	r0, r3
 80019c6:	f002 f97b 	bl	8003cc0 <HAL_RCCEx_PeriphCLKConfig>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019d0:	f7ff ff56 	bl	8001880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019d4:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <HAL_UART_MspInit+0xac>)
 80019d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d8:	4a16      	ldr	r2, [pc, #88]	@ (8001a34 <HAL_UART_MspInit+0xac>)
 80019da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019de:	6593      	str	r3, [r2, #88]	@ 0x58
 80019e0:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <HAL_UART_MspInit+0xac>)
 80019e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ec:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <HAL_UART_MspInit+0xac>)
 80019ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f0:	4a10      	ldr	r2, [pc, #64]	@ (8001a34 <HAL_UART_MspInit+0xac>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <HAL_UART_MspInit+0xac>)
 80019fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a04:	230c      	movs	r3, #12
 8001a06:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	2300      	movs	r3, #0
 8001a12:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a14:	2307      	movs	r3, #7
 8001a16:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a22:	f000 fa95 	bl	8001f50 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a26:	bf00      	nop
 8001a28:	3768      	adds	r7, #104	@ 0x68
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40004400 	.word	0x40004400
 8001a34:	40021000 	.word	0x40021000

08001a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <NMI_Handler+0x4>

08001a40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <HardFault_Handler+0x4>

08001a48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <MemManage_Handler+0x4>

08001a50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <BusFault_Handler+0x4>

08001a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <UsageFault_Handler+0x4>

08001a60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr

08001a6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr

08001a8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8e:	f000 f93b 	bl	8001d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  return 1;
 8001a9a:	2301      	movs	r3, #1
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <_kill>:

int _kill(int pid, int sig)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
 8001aae:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ab0:	f004 f876 	bl	8005ba0 <__errno>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2216      	movs	r2, #22
 8001ab8:	601a      	str	r2, [r3, #0]
  return -1;
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_exit>:

void _exit (int status)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ace:	f04f 31ff 	mov.w	r1, #4294967295
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffe7 	bl	8001aa6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ad8:	bf00      	nop
 8001ada:	e7fd      	b.n	8001ad8 <_exit+0x12>

08001adc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
 8001aec:	e00a      	b.n	8001b04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aee:	f3af 8000 	nop.w
 8001af2:	4601      	mov	r1, r0
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	60ba      	str	r2, [r7, #8]
 8001afa:	b2ca      	uxtb	r2, r1
 8001afc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	3301      	adds	r3, #1
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	dbf0      	blt.n	8001aee <_read+0x12>
  }

  return len;
 8001b0c:	687b      	ldr	r3, [r7, #4]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3718      	adds	r7, #24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b083      	sub	sp, #12
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b3e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <_isatty>:

int _isatty(int file)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b56:	2301      	movs	r3, #1
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
	...

08001b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b88:	4a14      	ldr	r2, [pc, #80]	@ (8001bdc <_sbrk+0x5c>)
 8001b8a:	4b15      	ldr	r3, [pc, #84]	@ (8001be0 <_sbrk+0x60>)
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b94:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <_sbrk+0x64>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d102      	bne.n	8001ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b9c:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <_sbrk+0x64>)
 8001b9e:	4a12      	ldr	r2, [pc, #72]	@ (8001be8 <_sbrk+0x68>)
 8001ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ba2:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <_sbrk+0x64>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4413      	add	r3, r2
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d207      	bcs.n	8001bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb0:	f003 fff6 	bl	8005ba0 <__errno>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bba:	f04f 33ff 	mov.w	r3, #4294967295
 8001bbe:	e009      	b.n	8001bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <_sbrk+0x64>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bc6:	4b07      	ldr	r3, [pc, #28]	@ (8001be4 <_sbrk+0x64>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4413      	add	r3, r2
 8001bce:	4a05      	ldr	r2, [pc, #20]	@ (8001be4 <_sbrk+0x64>)
 8001bd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20008000 	.word	0x20008000
 8001be0:	00000400 	.word	0x00000400
 8001be4:	200002d8 	.word	0x200002d8
 8001be8:	20000430 	.word	0x20000430

08001bec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <SystemInit+0x20>)
 8001bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf6:	4a05      	ldr	r2, [pc, #20]	@ (8001c0c <SystemInit+0x20>)
 8001bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c10:	480d      	ldr	r0, [pc, #52]	@ (8001c48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c12:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c14:	f7ff ffea 	bl	8001bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c18:	480c      	ldr	r0, [pc, #48]	@ (8001c4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c1a:	490d      	ldr	r1, [pc, #52]	@ (8001c50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c54 <LoopForever+0xe>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c20:	e002      	b.n	8001c28 <LoopCopyDataInit>

08001c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c26:	3304      	adds	r3, #4

08001c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c2c:	d3f9      	bcc.n	8001c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c30:	4c0a      	ldr	r4, [pc, #40]	@ (8001c5c <LoopForever+0x16>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c34:	e001      	b.n	8001c3a <LoopFillZerobss>

08001c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c38:	3204      	adds	r2, #4

08001c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c3c:	d3fb      	bcc.n	8001c36 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f003 ffb5 	bl	8005bac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c42:	f7ff fbbb 	bl	80013bc <main>

08001c46 <LoopForever>:

LoopForever:
    b LoopForever
 8001c46:	e7fe      	b.n	8001c46 <LoopForever>
  ldr   r0, =_estack
 8001c48:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c50:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c54:	08007d30 	.word	0x08007d30
  ldr r2, =_sbss
 8001c58:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c5c:	2000042c 	.word	0x2000042c

08001c60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC1_2_IRQHandler>

08001c62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c6c:	2003      	movs	r0, #3
 8001c6e:	f000 f93d 	bl	8001eec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c72:	2000      	movs	r0, #0
 8001c74:	f000 f80e 	bl	8001c94 <HAL_InitTick>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	71fb      	strb	r3, [r7, #7]
 8001c82:	e001      	b.n	8001c88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c84:	f7ff fe02 	bl	800188c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c88:	79fb      	ldrb	r3, [r7, #7]

}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
	...

08001c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ca0:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <HAL_InitTick+0x68>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d022      	beq.n	8001cee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ca8:	4b15      	ldr	r3, [pc, #84]	@ (8001d00 <HAL_InitTick+0x6c>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <HAL_InitTick+0x68>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 f93a 	bl	8001f36 <HAL_SYSTICK_Config>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d10f      	bne.n	8001ce8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b0f      	cmp	r3, #15
 8001ccc:	d809      	bhi.n	8001ce2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	6879      	ldr	r1, [r7, #4]
 8001cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd6:	f000 f914 	bl	8001f02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <HAL_InitTick+0x70>)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	e007      	b.n	8001cf2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	73fb      	strb	r3, [r7, #15]
 8001ce6:	e004      	b.n	8001cf2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	73fb      	strb	r3, [r7, #15]
 8001cec:	e001      	b.n	8001cf2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000008 	.word	0x20000008
 8001d00:	20000000 	.word	0x20000000
 8001d04:	20000004 	.word	0x20000004

08001d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d0c:	4b05      	ldr	r3, [pc, #20]	@ (8001d24 <HAL_IncTick+0x1c>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4b05      	ldr	r3, [pc, #20]	@ (8001d28 <HAL_IncTick+0x20>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4413      	add	r3, r2
 8001d16:	4a03      	ldr	r2, [pc, #12]	@ (8001d24 <HAL_IncTick+0x1c>)
 8001d18:	6013      	str	r3, [r2, #0]
}
 8001d1a:	bf00      	nop
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	200002dc 	.word	0x200002dc
 8001d28:	20000008 	.word	0x20000008

08001d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d30:	4b03      	ldr	r3, [pc, #12]	@ (8001d40 <HAL_GetTick+0x14>)
 8001d32:	681b      	ldr	r3, [r3, #0]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	200002dc 	.word	0x200002dc

08001d44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d4c:	f7ff ffee 	bl	8001d2c <HAL_GetTick>
 8001d50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d5c:	d004      	beq.n	8001d68 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d5e:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <HAL_Delay+0x40>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	4413      	add	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d68:	bf00      	nop
 8001d6a:	f7ff ffdf 	bl	8001d2c <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d8f7      	bhi.n	8001d6a <HAL_Delay+0x26>
  {
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	bf00      	nop
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000008 	.word	0x20000008

08001d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d98:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <__NVIC_SetPriorityGrouping+0x44>)
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001da4:	4013      	ands	r3, r2
 8001da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001db0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001db4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dba:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <__NVIC_SetPriorityGrouping+0x44>)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	60d3      	str	r3, [r2, #12]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd4:	4b04      	ldr	r3, [pc, #16]	@ (8001de8 <__NVIC_GetPriorityGrouping+0x18>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	0a1b      	lsrs	r3, r3, #8
 8001dda:	f003 0307 	and.w	r3, r3, #7
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	db0a      	blt.n	8001e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	490c      	ldr	r1, [pc, #48]	@ (8001e38 <__NVIC_SetPriority+0x4c>)
 8001e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0a:	0112      	lsls	r2, r2, #4
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	440b      	add	r3, r1
 8001e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e14:	e00a      	b.n	8001e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	4908      	ldr	r1, [pc, #32]	@ (8001e3c <__NVIC_SetPriority+0x50>)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	3b04      	subs	r3, #4
 8001e24:	0112      	lsls	r2, r2, #4
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	440b      	add	r3, r1
 8001e2a:	761a      	strb	r2, [r3, #24]
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000e100 	.word	0xe000e100
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b089      	sub	sp, #36	@ 0x24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f1c3 0307 	rsb	r3, r3, #7
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	bf28      	it	cs
 8001e5e:	2304      	movcs	r3, #4
 8001e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	3304      	adds	r3, #4
 8001e66:	2b06      	cmp	r3, #6
 8001e68:	d902      	bls.n	8001e70 <NVIC_EncodePriority+0x30>
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	3b03      	subs	r3, #3
 8001e6e:	e000      	b.n	8001e72 <NVIC_EncodePriority+0x32>
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e74:	f04f 32ff 	mov.w	r2, #4294967295
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	401a      	ands	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e88:	f04f 31ff 	mov.w	r1, #4294967295
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	43d9      	mvns	r1, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	4313      	orrs	r3, r2
         );
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3724      	adds	r7, #36	@ 0x24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
	...

08001ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001eb8:	d301      	bcc.n	8001ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e00f      	b.n	8001ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec6:	210f      	movs	r1, #15
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f7ff ff8e 	bl	8001dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed0:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed6:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ed8:	2207      	movs	r2, #7
 8001eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	e000e010 	.word	0xe000e010

08001eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ff47 	bl	8001d88 <__NVIC_SetPriorityGrouping>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f10:	f7ff ff5e 	bl	8001dd0 <__NVIC_GetPriorityGrouping>
 8001f14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	6978      	ldr	r0, [r7, #20]
 8001f1c:	f7ff ff90 	bl	8001e40 <NVIC_EncodePriority>
 8001f20:	4602      	mov	r2, r0
 8001f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f26:	4611      	mov	r1, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ff5f 	bl	8001dec <__NVIC_SetPriority>
}
 8001f2e:	bf00      	nop
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ffb2 	bl	8001ea8 <SysTick_Config>
 8001f44:	4603      	mov	r3, r0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b087      	sub	sp, #28
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f5e:	e15a      	b.n	8002216 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	2101      	movs	r1, #1
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	f000 814c 	beq.w	8002210 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 0303 	and.w	r3, r3, #3
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d005      	beq.n	8001f90 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d130      	bne.n	8001ff2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	2203      	movs	r2, #3
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	091b      	lsrs	r3, r3, #4
 8001fdc:	f003 0201 	and.w	r2, r3, #1
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d017      	beq.n	800202e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	2203      	movs	r2, #3
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	4013      	ands	r3, r2
 8002014:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	689a      	ldr	r2, [r3, #8]
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	4313      	orrs	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d123      	bne.n	8002082 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	08da      	lsrs	r2, r3, #3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3208      	adds	r2, #8
 8002042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002046:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	220f      	movs	r2, #15
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	691a      	ldr	r2, [r3, #16]
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	08da      	lsrs	r2, r3, #3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3208      	adds	r2, #8
 800207c:	6939      	ldr	r1, [r7, #16]
 800207e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	2203      	movs	r2, #3
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	4013      	ands	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f003 0203 	and.w	r2, r3, #3
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 80a6 	beq.w	8002210 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c4:	4b5b      	ldr	r3, [pc, #364]	@ (8002234 <HAL_GPIO_Init+0x2e4>)
 80020c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c8:	4a5a      	ldr	r2, [pc, #360]	@ (8002234 <HAL_GPIO_Init+0x2e4>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80020d0:	4b58      	ldr	r3, [pc, #352]	@ (8002234 <HAL_GPIO_Init+0x2e4>)
 80020d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d4:	f003 0301 	and.w	r3, r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020dc:	4a56      	ldr	r2, [pc, #344]	@ (8002238 <HAL_GPIO_Init+0x2e8>)
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	089b      	lsrs	r3, r3, #2
 80020e2:	3302      	adds	r3, #2
 80020e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f003 0303 	and.w	r3, r3, #3
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	220f      	movs	r2, #15
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43db      	mvns	r3, r3
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4013      	ands	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002106:	d01f      	beq.n	8002148 <HAL_GPIO_Init+0x1f8>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a4c      	ldr	r2, [pc, #304]	@ (800223c <HAL_GPIO_Init+0x2ec>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d019      	beq.n	8002144 <HAL_GPIO_Init+0x1f4>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a4b      	ldr	r2, [pc, #300]	@ (8002240 <HAL_GPIO_Init+0x2f0>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d013      	beq.n	8002140 <HAL_GPIO_Init+0x1f0>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a4a      	ldr	r2, [pc, #296]	@ (8002244 <HAL_GPIO_Init+0x2f4>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d00d      	beq.n	800213c <HAL_GPIO_Init+0x1ec>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a49      	ldr	r2, [pc, #292]	@ (8002248 <HAL_GPIO_Init+0x2f8>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d007      	beq.n	8002138 <HAL_GPIO_Init+0x1e8>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a48      	ldr	r2, [pc, #288]	@ (800224c <HAL_GPIO_Init+0x2fc>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d101      	bne.n	8002134 <HAL_GPIO_Init+0x1e4>
 8002130:	2305      	movs	r3, #5
 8002132:	e00a      	b.n	800214a <HAL_GPIO_Init+0x1fa>
 8002134:	2306      	movs	r3, #6
 8002136:	e008      	b.n	800214a <HAL_GPIO_Init+0x1fa>
 8002138:	2304      	movs	r3, #4
 800213a:	e006      	b.n	800214a <HAL_GPIO_Init+0x1fa>
 800213c:	2303      	movs	r3, #3
 800213e:	e004      	b.n	800214a <HAL_GPIO_Init+0x1fa>
 8002140:	2302      	movs	r3, #2
 8002142:	e002      	b.n	800214a <HAL_GPIO_Init+0x1fa>
 8002144:	2301      	movs	r3, #1
 8002146:	e000      	b.n	800214a <HAL_GPIO_Init+0x1fa>
 8002148:	2300      	movs	r3, #0
 800214a:	697a      	ldr	r2, [r7, #20]
 800214c:	f002 0203 	and.w	r2, r2, #3
 8002150:	0092      	lsls	r2, r2, #2
 8002152:	4093      	lsls	r3, r2
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800215a:	4937      	ldr	r1, [pc, #220]	@ (8002238 <HAL_GPIO_Init+0x2e8>)
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	089b      	lsrs	r3, r3, #2
 8002160:	3302      	adds	r3, #2
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002168:	4b39      	ldr	r3, [pc, #228]	@ (8002250 <HAL_GPIO_Init+0x300>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	43db      	mvns	r3, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4013      	ands	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800218c:	4a30      	ldr	r2, [pc, #192]	@ (8002250 <HAL_GPIO_Init+0x300>)
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002192:	4b2f      	ldr	r3, [pc, #188]	@ (8002250 <HAL_GPIO_Init+0x300>)
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	43db      	mvns	r3, r3
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	4013      	ands	r3, r2
 80021a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021b6:	4a26      	ldr	r2, [pc, #152]	@ (8002250 <HAL_GPIO_Init+0x300>)
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80021bc:	4b24      	ldr	r3, [pc, #144]	@ (8002250 <HAL_GPIO_Init+0x300>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002250 <HAL_GPIO_Init+0x300>)
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002250 <HAL_GPIO_Init+0x300>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	43db      	mvns	r3, r3
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	4013      	ands	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4313      	orrs	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800220a:	4a11      	ldr	r2, [pc, #68]	@ (8002250 <HAL_GPIO_Init+0x300>)
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	3301      	adds	r3, #1
 8002214:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	fa22 f303 	lsr.w	r3, r2, r3
 8002220:	2b00      	cmp	r3, #0
 8002222:	f47f ae9d 	bne.w	8001f60 <HAL_GPIO_Init+0x10>
  }
}
 8002226:	bf00      	nop
 8002228:	bf00      	nop
 800222a:	371c      	adds	r7, #28
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	40021000 	.word	0x40021000
 8002238:	40010000 	.word	0x40010000
 800223c:	48000400 	.word	0x48000400
 8002240:	48000800 	.word	0x48000800
 8002244:	48000c00 	.word	0x48000c00
 8002248:	48001000 	.word	0x48001000
 800224c:	48001400 	.word	0x48001400
 8002250:	40010400 	.word	0x40010400

08002254 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691a      	ldr	r2, [r3, #16]
 8002264:	887b      	ldrh	r3, [r7, #2]
 8002266:	4013      	ands	r3, r2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d002      	beq.n	8002272 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800226c:	2301      	movs	r3, #1
 800226e:	73fb      	strb	r3, [r7, #15]
 8002270:	e001      	b.n	8002276 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002272:	2300      	movs	r3, #0
 8002274:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e08d      	b.n	80023b2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d106      	bne.n	80022b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff fb12 	bl	80018d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2224      	movs	r2, #36	@ 0x24
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0201 	bic.w	r2, r2, #1
 80022c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d107      	bne.n	80022fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	e006      	b.n	800230c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800230a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	2b02      	cmp	r3, #2
 8002312:	d108      	bne.n	8002326 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002322:	605a      	str	r2, [r3, #4]
 8002324:	e007      	b.n	8002336 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	685a      	ldr	r2, [r3, #4]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002334:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	6812      	ldr	r2, [r2, #0]
 8002340:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002344:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002348:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68da      	ldr	r2, [r3, #12]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002358:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691a      	ldr	r2, [r3, #16]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	69d9      	ldr	r1, [r3, #28]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a1a      	ldr	r2, [r3, #32]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0201 	orr.w	r2, r2, #1
 8002392:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2220      	movs	r2, #32
 800239e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	607a      	str	r2, [r7, #4]
 80023c6:	461a      	mov	r2, r3
 80023c8:	460b      	mov	r3, r1
 80023ca:	817b      	strh	r3, [r7, #10]
 80023cc:	4613      	mov	r3, r2
 80023ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b20      	cmp	r3, #32
 80023da:	f040 80fd 	bne.w	80025d8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <HAL_I2C_Master_Transmit+0x30>
 80023e8:	2302      	movs	r3, #2
 80023ea:	e0f6      	b.n	80025da <HAL_I2C_Master_Transmit+0x21e>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023f4:	f7ff fc9a 	bl	8001d2c <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	2319      	movs	r3, #25
 8002400:	2201      	movs	r2, #1
 8002402:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 fbea 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e0e1      	b.n	80025da <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2221      	movs	r2, #33	@ 0x21
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2210      	movs	r2, #16
 8002422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	893a      	ldrh	r2, [r7, #8]
 8002436:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002442:	b29b      	uxth	r3, r3
 8002444:	2bff      	cmp	r3, #255	@ 0xff
 8002446:	d906      	bls.n	8002456 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	22ff      	movs	r2, #255	@ 0xff
 800244c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800244e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	e007      	b.n	8002466 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800245a:	b29a      	uxth	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002460:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002464:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800246a:	2b00      	cmp	r3, #0
 800246c:	d024      	beq.n	80024b8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002472:	781a      	ldrb	r2, [r3, #0]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002488:	b29b      	uxth	r3, r3
 800248a:	3b01      	subs	r3, #1
 800248c:	b29a      	uxth	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002496:	3b01      	subs	r3, #1
 8002498:	b29a      	uxth	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	3301      	adds	r3, #1
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	8979      	ldrh	r1, [r7, #10]
 80024aa:	4b4e      	ldr	r3, [pc, #312]	@ (80025e4 <HAL_I2C_Master_Transmit+0x228>)
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 fd59 	bl	8002f68 <I2C_TransferConfig>
 80024b6:	e066      	b.n	8002586 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	8979      	ldrh	r1, [r7, #10]
 80024c0:	4b48      	ldr	r3, [pc, #288]	@ (80025e4 <HAL_I2C_Master_Transmit+0x228>)
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 fd4e 	bl	8002f68 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80024cc:	e05b      	b.n	8002586 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	6a39      	ldr	r1, [r7, #32]
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 fbdd 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e07b      	b.n	80025da <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	781a      	ldrb	r2, [r3, #0]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	3b01      	subs	r3, #1
 8002500:	b29a      	uxth	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800250a:	3b01      	subs	r3, #1
 800250c:	b29a      	uxth	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002516:	b29b      	uxth	r3, r3
 8002518:	2b00      	cmp	r3, #0
 800251a:	d034      	beq.n	8002586 <HAL_I2C_Master_Transmit+0x1ca>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002520:	2b00      	cmp	r3, #0
 8002522:	d130      	bne.n	8002586 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	6a3b      	ldr	r3, [r7, #32]
 800252a:	2200      	movs	r2, #0
 800252c:	2180      	movs	r1, #128	@ 0x80
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f000 fb56 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e04d      	b.n	80025da <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002542:	b29b      	uxth	r3, r3
 8002544:	2bff      	cmp	r3, #255	@ 0xff
 8002546:	d90e      	bls.n	8002566 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	22ff      	movs	r2, #255	@ 0xff
 800254c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002552:	b2da      	uxtb	r2, r3
 8002554:	8979      	ldrh	r1, [r7, #10]
 8002556:	2300      	movs	r3, #0
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 fd02 	bl	8002f68 <I2C_TransferConfig>
 8002564:	e00f      	b.n	8002586 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800256a:	b29a      	uxth	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002574:	b2da      	uxtb	r2, r3
 8002576:	8979      	ldrh	r1, [r7, #10]
 8002578:	2300      	movs	r3, #0
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 fcf1 	bl	8002f68 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800258a:	b29b      	uxth	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d19e      	bne.n	80024ce <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	6a39      	ldr	r1, [r7, #32]
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f000 fbc3 	bl	8002d20 <I2C_WaitOnSTOPFlagUntilTimeout>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e01a      	b.n	80025da <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2220      	movs	r2, #32
 80025aa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6859      	ldr	r1, [r3, #4]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	4b0c      	ldr	r3, [pc, #48]	@ (80025e8 <HAL_I2C_Master_Transmit+0x22c>)
 80025b8:	400b      	ands	r3, r1
 80025ba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2220      	movs	r2, #32
 80025c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025d4:	2300      	movs	r3, #0
 80025d6:	e000      	b.n	80025da <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80025d8:	2302      	movs	r3, #2
  }
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	80002000 	.word	0x80002000
 80025e8:	fe00e800 	.word	0xfe00e800

080025ec <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	4608      	mov	r0, r1
 80025f6:	4611      	mov	r1, r2
 80025f8:	461a      	mov	r2, r3
 80025fa:	4603      	mov	r3, r0
 80025fc:	817b      	strh	r3, [r7, #10]
 80025fe:	460b      	mov	r3, r1
 8002600:	813b      	strh	r3, [r7, #8]
 8002602:	4613      	mov	r3, r2
 8002604:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b20      	cmp	r3, #32
 8002610:	f040 80f9 	bne.w	8002806 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002614:	6a3b      	ldr	r3, [r7, #32]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d002      	beq.n	8002620 <HAL_I2C_Mem_Write+0x34>
 800261a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800261c:	2b00      	cmp	r3, #0
 800261e:	d105      	bne.n	800262c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002626:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e0ed      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002632:	2b01      	cmp	r3, #1
 8002634:	d101      	bne.n	800263a <HAL_I2C_Mem_Write+0x4e>
 8002636:	2302      	movs	r3, #2
 8002638:	e0e6      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002642:	f7ff fb73 	bl	8001d2c <HAL_GetTick>
 8002646:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	2319      	movs	r3, #25
 800264e:	2201      	movs	r2, #1
 8002650:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 fac3 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e0d1      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2221      	movs	r2, #33	@ 0x21
 8002668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2240      	movs	r2, #64	@ 0x40
 8002670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6a3a      	ldr	r2, [r7, #32]
 800267e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002684:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800268c:	88f8      	ldrh	r0, [r7, #6]
 800268e:	893a      	ldrh	r2, [r7, #8]
 8002690:	8979      	ldrh	r1, [r7, #10]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	4603      	mov	r3, r0
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 f9d3 	bl	8002a48 <I2C_RequestMemoryWrite>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0a9      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2bff      	cmp	r3, #255	@ 0xff
 80026bc:	d90e      	bls.n	80026dc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	22ff      	movs	r2, #255	@ 0xff
 80026c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	8979      	ldrh	r1, [r7, #10]
 80026cc:	2300      	movs	r3, #0
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fc47 	bl	8002f68 <I2C_TransferConfig>
 80026da:	e00f      	b.n	80026fc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ea:	b2da      	uxtb	r2, r3
 80026ec:	8979      	ldrh	r1, [r7, #10]
 80026ee:	2300      	movs	r3, #0
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 fc36 	bl	8002f68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002700:	68f8      	ldr	r0, [r7, #12]
 8002702:	f000 fac6 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e07b      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002714:	781a      	ldrb	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800272a:	b29b      	uxth	r3, r3
 800272c:	3b01      	subs	r3, #1
 800272e:	b29a      	uxth	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002744:	b29b      	uxth	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d034      	beq.n	80027b4 <HAL_I2C_Mem_Write+0x1c8>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800274e:	2b00      	cmp	r3, #0
 8002750:	d130      	bne.n	80027b4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002758:	2200      	movs	r2, #0
 800275a:	2180      	movs	r1, #128	@ 0x80
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f000 fa3f 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e04d      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002770:	b29b      	uxth	r3, r3
 8002772:	2bff      	cmp	r3, #255	@ 0xff
 8002774:	d90e      	bls.n	8002794 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	22ff      	movs	r2, #255	@ 0xff
 800277a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002780:	b2da      	uxtb	r2, r3
 8002782:	8979      	ldrh	r1, [r7, #10]
 8002784:	2300      	movs	r3, #0
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 fbeb 	bl	8002f68 <I2C_TransferConfig>
 8002792:	e00f      	b.n	80027b4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002798:	b29a      	uxth	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	8979      	ldrh	r1, [r7, #10]
 80027a6:	2300      	movs	r3, #0
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 fbda 	bl	8002f68 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d19e      	bne.n	80026fc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f000 faac 	bl	8002d20 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e01a      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2220      	movs	r2, #32
 80027d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6859      	ldr	r1, [r3, #4]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002810 <HAL_I2C_Mem_Write+0x224>)
 80027e6:	400b      	ands	r3, r1
 80027e8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2220      	movs	r2, #32
 80027ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002802:	2300      	movs	r3, #0
 8002804:	e000      	b.n	8002808 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002806:	2302      	movs	r3, #2
  }
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	fe00e800 	.word	0xfe00e800

08002814 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b088      	sub	sp, #32
 8002818:	af02      	add	r7, sp, #8
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	4608      	mov	r0, r1
 800281e:	4611      	mov	r1, r2
 8002820:	461a      	mov	r2, r3
 8002822:	4603      	mov	r3, r0
 8002824:	817b      	strh	r3, [r7, #10]
 8002826:	460b      	mov	r3, r1
 8002828:	813b      	strh	r3, [r7, #8]
 800282a:	4613      	mov	r3, r2
 800282c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b20      	cmp	r3, #32
 8002838:	f040 80fd 	bne.w	8002a36 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800283c:	6a3b      	ldr	r3, [r7, #32]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d002      	beq.n	8002848 <HAL_I2C_Mem_Read+0x34>
 8002842:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002844:	2b00      	cmp	r3, #0
 8002846:	d105      	bne.n	8002854 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800284e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0f1      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800285a:	2b01      	cmp	r3, #1
 800285c:	d101      	bne.n	8002862 <HAL_I2C_Mem_Read+0x4e>
 800285e:	2302      	movs	r3, #2
 8002860:	e0ea      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800286a:	f7ff fa5f 	bl	8001d2c <HAL_GetTick>
 800286e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2319      	movs	r3, #25
 8002876:	2201      	movs	r2, #1
 8002878:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f000 f9af 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0d5      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2222      	movs	r2, #34	@ 0x22
 8002890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2240      	movs	r2, #64	@ 0x40
 8002898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a3a      	ldr	r2, [r7, #32]
 80028a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028b4:	88f8      	ldrh	r0, [r7, #6]
 80028b6:	893a      	ldrh	r2, [r7, #8]
 80028b8:	8979      	ldrh	r1, [r7, #10]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	4603      	mov	r3, r0
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 f913 	bl	8002af0 <I2C_RequestMemoryRead>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e0ad      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	2bff      	cmp	r3, #255	@ 0xff
 80028e4:	d90e      	bls.n	8002904 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	22ff      	movs	r2, #255	@ 0xff
 80028ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	8979      	ldrh	r1, [r7, #10]
 80028f4:	4b52      	ldr	r3, [pc, #328]	@ (8002a40 <HAL_I2C_Mem_Read+0x22c>)
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 fb33 	bl	8002f68 <I2C_TransferConfig>
 8002902:	e00f      	b.n	8002924 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002908:	b29a      	uxth	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002912:	b2da      	uxtb	r2, r3
 8002914:	8979      	ldrh	r1, [r7, #10]
 8002916:	4b4a      	ldr	r3, [pc, #296]	@ (8002a40 <HAL_I2C_Mem_Read+0x22c>)
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 fb22 	bl	8002f68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800292a:	2200      	movs	r2, #0
 800292c:	2104      	movs	r1, #4
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 f956 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e07c      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002948:	b2d2      	uxtb	r2, r2
 800294a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	1c5a      	adds	r2, r3, #1
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800295a:	3b01      	subs	r3, #1
 800295c:	b29a      	uxth	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002966:	b29b      	uxth	r3, r3
 8002968:	3b01      	subs	r3, #1
 800296a:	b29a      	uxth	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002974:	b29b      	uxth	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d034      	beq.n	80029e4 <HAL_I2C_Mem_Read+0x1d0>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800297e:	2b00      	cmp	r3, #0
 8002980:	d130      	bne.n	80029e4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002988:	2200      	movs	r2, #0
 800298a:	2180      	movs	r1, #128	@ 0x80
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f000 f927 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e04d      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	2bff      	cmp	r3, #255	@ 0xff
 80029a4:	d90e      	bls.n	80029c4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	22ff      	movs	r2, #255	@ 0xff
 80029aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b0:	b2da      	uxtb	r2, r3
 80029b2:	8979      	ldrh	r1, [r7, #10]
 80029b4:	2300      	movs	r3, #0
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 fad3 	bl	8002f68 <I2C_TransferConfig>
 80029c2:	e00f      	b.n	80029e4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	8979      	ldrh	r1, [r7, #10]
 80029d6:	2300      	movs	r3, #0
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 fac2 	bl	8002f68 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d19a      	bne.n	8002924 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 f994 	bl	8002d20 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e01a      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2220      	movs	r2, #32
 8002a08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	6859      	ldr	r1, [r3, #4]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	4b0b      	ldr	r3, [pc, #44]	@ (8002a44 <HAL_I2C_Mem_Read+0x230>)
 8002a16:	400b      	ands	r3, r1
 8002a18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2220      	movs	r2, #32
 8002a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a32:	2300      	movs	r3, #0
 8002a34:	e000      	b.n	8002a38 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a36:	2302      	movs	r3, #2
  }
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	80002400 	.word	0x80002400
 8002a44:	fe00e800 	.word	0xfe00e800

08002a48 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	4608      	mov	r0, r1
 8002a52:	4611      	mov	r1, r2
 8002a54:	461a      	mov	r2, r3
 8002a56:	4603      	mov	r3, r0
 8002a58:	817b      	strh	r3, [r7, #10]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	813b      	strh	r3, [r7, #8]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	8979      	ldrh	r1, [r7, #10]
 8002a68:	4b20      	ldr	r3, [pc, #128]	@ (8002aec <I2C_RequestMemoryWrite+0xa4>)
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 fa79 	bl	8002f68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a76:	69fa      	ldr	r2, [r7, #28]
 8002a78:	69b9      	ldr	r1, [r7, #24]
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 f909 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e02c      	b.n	8002ae4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a8a:	88fb      	ldrh	r3, [r7, #6]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d105      	bne.n	8002a9c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a90:	893b      	ldrh	r3, [r7, #8]
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a9a:	e015      	b.n	8002ac8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a9c:	893b      	ldrh	r3, [r7, #8]
 8002a9e:	0a1b      	lsrs	r3, r3, #8
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	b2da      	uxtb	r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aaa:	69fa      	ldr	r2, [r7, #28]
 8002aac:	69b9      	ldr	r1, [r7, #24]
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 f8ef 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e012      	b.n	8002ae4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002abe:	893b      	ldrh	r3, [r7, #8]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2180      	movs	r1, #128	@ 0x80
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f884 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	80002000 	.word	0x80002000

08002af0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	4608      	mov	r0, r1
 8002afa:	4611      	mov	r1, r2
 8002afc:	461a      	mov	r2, r3
 8002afe:	4603      	mov	r3, r0
 8002b00:	817b      	strh	r3, [r7, #10]
 8002b02:	460b      	mov	r3, r1
 8002b04:	813b      	strh	r3, [r7, #8]
 8002b06:	4613      	mov	r3, r2
 8002b08:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002b0a:	88fb      	ldrh	r3, [r7, #6]
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	8979      	ldrh	r1, [r7, #10]
 8002b10:	4b20      	ldr	r3, [pc, #128]	@ (8002b94 <I2C_RequestMemoryRead+0xa4>)
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	2300      	movs	r3, #0
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 fa26 	bl	8002f68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	69b9      	ldr	r1, [r7, #24]
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 f8b6 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e02c      	b.n	8002b8a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d105      	bne.n	8002b42 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b36:	893b      	ldrh	r3, [r7, #8]
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b40:	e015      	b.n	8002b6e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b42:	893b      	ldrh	r3, [r7, #8]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b50:	69fa      	ldr	r2, [r7, #28]
 8002b52:	69b9      	ldr	r1, [r7, #24]
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 f89c 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e012      	b.n	8002b8a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b64:	893b      	ldrh	r3, [r7, #8]
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2200      	movs	r2, #0
 8002b76:	2140      	movs	r1, #64	@ 0x40
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f831 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e000      	b.n	8002b8a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	80002000 	.word	0x80002000

08002b98 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d103      	bne.n	8002bb6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d007      	beq.n	8002bd4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	699a      	ldr	r2, [r3, #24]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	619a      	str	r2, [r3, #24]
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	4613      	mov	r3, r2
 8002bee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf0:	e03b      	b.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	6839      	ldr	r1, [r7, #0]
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f8d6 	bl	8002da8 <I2C_IsErrorOccurred>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e041      	b.n	8002c8a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c0c:	d02d      	beq.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c0e:	f7ff f88d 	bl	8001d2c <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d302      	bcc.n	8002c24 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d122      	bne.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699a      	ldr	r2, [r3, #24]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	bf0c      	ite	eq
 8002c34:	2301      	moveq	r3, #1
 8002c36:	2300      	movne	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d113      	bne.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	f043 0220 	orr.w	r2, r3, #32
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2220      	movs	r2, #32
 8002c52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e00f      	b.n	8002c8a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699a      	ldr	r2, [r3, #24]
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	4013      	ands	r3, r2
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	bf0c      	ite	eq
 8002c7a:	2301      	moveq	r3, #1
 8002c7c:	2300      	movne	r3, #0
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d0b4      	beq.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b084      	sub	sp, #16
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	60f8      	str	r0, [r7, #12]
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c9e:	e033      	b.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	68b9      	ldr	r1, [r7, #8]
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f87f 	bl	8002da8 <I2C_IsErrorOccurred>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e031      	b.n	8002d18 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cba:	d025      	beq.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cbc:	f7ff f836 	bl	8001d2c <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	68ba      	ldr	r2, [r7, #8]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d302      	bcc.n	8002cd2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d11a      	bne.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d013      	beq.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce4:	f043 0220 	orr.w	r2, r3, #32
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e007      	b.n	8002d18 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d1c4      	bne.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d2c:	e02f      	b.n	8002d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68b9      	ldr	r1, [r7, #8]
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 f838 	bl	8002da8 <I2C_IsErrorOccurred>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e02d      	b.n	8002d9e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d42:	f7fe fff3 	bl	8001d2c <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d302      	bcc.n	8002d58 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d11a      	bne.n	8002d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	f003 0320 	and.w	r3, r3, #32
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d013      	beq.n	8002d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2220      	movs	r2, #32
 8002d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e007      	b.n	8002d9e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	f003 0320 	and.w	r3, r3, #32
 8002d98:	2b20      	cmp	r3, #32
 8002d9a:	d1c8      	bne.n	8002d2e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b08a      	sub	sp, #40	@ 0x28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f003 0310 	and.w	r3, r3, #16
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d068      	beq.n	8002ea6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2210      	movs	r2, #16
 8002dda:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ddc:	e049      	b.n	8002e72 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de4:	d045      	beq.n	8002e72 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002de6:	f7fe ffa1 	bl	8001d2c <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d302      	bcc.n	8002dfc <I2C_IsErrorOccurred+0x54>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d13a      	bne.n	8002e72 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e0e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e1e:	d121      	bne.n	8002e64 <I2C_IsErrorOccurred+0xbc>
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e26:	d01d      	beq.n	8002e64 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e28:	7cfb      	ldrb	r3, [r7, #19]
 8002e2a:	2b20      	cmp	r3, #32
 8002e2c:	d01a      	beq.n	8002e64 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e3c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e3e:	f7fe ff75 	bl	8001d2c <HAL_GetTick>
 8002e42:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e44:	e00e      	b.n	8002e64 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e46:	f7fe ff71 	bl	8001d2c <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b19      	cmp	r3, #25
 8002e52:	d907      	bls.n	8002e64 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e54:	6a3b      	ldr	r3, [r7, #32]
 8002e56:	f043 0320 	orr.w	r3, r3, #32
 8002e5a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002e62:	e006      	b.n	8002e72 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d1e9      	bne.n	8002e46 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	f003 0320 	and.w	r3, r3, #32
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	d003      	beq.n	8002e88 <I2C_IsErrorOccurred+0xe0>
 8002e80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0aa      	beq.n	8002dde <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d103      	bne.n	8002e98 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2220      	movs	r2, #32
 8002e96:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e98:	6a3b      	ldr	r3, [r7, #32]
 8002e9a:	f043 0304 	orr.w	r3, r3, #4
 8002e9e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00b      	beq.n	8002ed0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ec8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00b      	beq.n	8002ef2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	f043 0308 	orr.w	r3, r3, #8
 8002ee0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00b      	beq.n	8002f14 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002efc:	6a3b      	ldr	r3, [r7, #32]
 8002efe:	f043 0302 	orr.w	r3, r3, #2
 8002f02:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d01c      	beq.n	8002f56 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f7ff fe3b 	bl	8002b98 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6859      	ldr	r1, [r3, #4]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8002f64 <I2C_IsErrorOccurred+0x1bc>)
 8002f2e:	400b      	ands	r3, r1
 8002f30:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f36:	6a3b      	ldr	r3, [r7, #32]
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2220      	movs	r2, #32
 8002f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002f56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3728      	adds	r7, #40	@ 0x28
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	fe00e800 	.word	0xfe00e800

08002f68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b087      	sub	sp, #28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	460b      	mov	r3, r1
 8002f74:	817b      	strh	r3, [r7, #10]
 8002f76:	4613      	mov	r3, r2
 8002f78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f7a:	897b      	ldrh	r3, [r7, #10]
 8002f7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f80:	7a7b      	ldrb	r3, [r7, #9]
 8002f82:	041b      	lsls	r3, r3, #16
 8002f84:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f88:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f96:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	6a3b      	ldr	r3, [r7, #32]
 8002fa0:	0d5b      	lsrs	r3, r3, #21
 8002fa2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002fa6:	4b08      	ldr	r3, [pc, #32]	@ (8002fc8 <I2C_TransferConfig+0x60>)
 8002fa8:	430b      	orrs	r3, r1
 8002faa:	43db      	mvns	r3, r3
 8002fac:	ea02 0103 	and.w	r1, r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002fba:	bf00      	nop
 8002fbc:	371c      	adds	r7, #28
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	03ff63ff 	.word	0x03ff63ff

08002fcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b20      	cmp	r3, #32
 8002fe0:	d138      	bne.n	8003054 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e032      	b.n	8003056 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2224      	movs	r2, #36	@ 0x24
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0201 	bic.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800301e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6819      	ldr	r1, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2220      	movs	r2, #32
 8003044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003050:	2300      	movs	r3, #0
 8003052:	e000      	b.n	8003056 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003054:	2302      	movs	r3, #2
  }
}
 8003056:	4618      	mov	r0, r3
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003062:	b480      	push	{r7}
 8003064:	b085      	sub	sp, #20
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b20      	cmp	r3, #32
 8003076:	d139      	bne.n	80030ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003082:	2302      	movs	r3, #2
 8003084:	e033      	b.n	80030ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2224      	movs	r2, #36	@ 0x24
 8003092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0201 	bic.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	021b      	lsls	r3, r3, #8
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68fa      	ldr	r2, [r7, #12]
 80030c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	e000      	b.n	80030ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80030ec:	2302      	movs	r3, #2
  }
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
	...

080030fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d141      	bne.n	800318e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800310a:	4b4b      	ldr	r3, [pc, #300]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003116:	d131      	bne.n	800317c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003118:	4b47      	ldr	r3, [pc, #284]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800311a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800311e:	4a46      	ldr	r2, [pc, #280]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003120:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003124:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003128:	4b43      	ldr	r3, [pc, #268]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003130:	4a41      	ldr	r2, [pc, #260]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003132:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003136:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003138:	4b40      	ldr	r3, [pc, #256]	@ (800323c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2232      	movs	r2, #50	@ 0x32
 800313e:	fb02 f303 	mul.w	r3, r2, r3
 8003142:	4a3f      	ldr	r2, [pc, #252]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003144:	fba2 2303 	umull	r2, r3, r2, r3
 8003148:	0c9b      	lsrs	r3, r3, #18
 800314a:	3301      	adds	r3, #1
 800314c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800314e:	e002      	b.n	8003156 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	3b01      	subs	r3, #1
 8003154:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003156:	4b38      	ldr	r3, [pc, #224]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800315e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003162:	d102      	bne.n	800316a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1f2      	bne.n	8003150 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800316a:	4b33      	ldr	r3, [pc, #204]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003176:	d158      	bne.n	800322a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e057      	b.n	800322c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800317c:	4b2e      	ldr	r3, [pc, #184]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003182:	4a2d      	ldr	r2, [pc, #180]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003188:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800318c:	e04d      	b.n	800322a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003194:	d141      	bne.n	800321a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003196:	4b28      	ldr	r3, [pc, #160]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800319e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a2:	d131      	bne.n	8003208 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031a4:	4b24      	ldr	r3, [pc, #144]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031aa:	4a23      	ldr	r2, [pc, #140]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031b4:	4b20      	ldr	r3, [pc, #128]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031c4:	4b1d      	ldr	r3, [pc, #116]	@ (800323c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2232      	movs	r2, #50	@ 0x32
 80031ca:	fb02 f303 	mul.w	r3, r2, r3
 80031ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	0c9b      	lsrs	r3, r3, #18
 80031d6:	3301      	adds	r3, #1
 80031d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031da:	e002      	b.n	80031e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	3b01      	subs	r3, #1
 80031e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031e2:	4b15      	ldr	r3, [pc, #84]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ee:	d102      	bne.n	80031f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f2      	bne.n	80031dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031f6:	4b10      	ldr	r3, [pc, #64]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003202:	d112      	bne.n	800322a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e011      	b.n	800322c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003208:	4b0b      	ldr	r3, [pc, #44]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800320a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800320e:	4a0a      	ldr	r2, [pc, #40]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003214:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003218:	e007      	b.n	800322a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800321a:	4b07      	ldr	r3, [pc, #28]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003222:	4a05      	ldr	r2, [pc, #20]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003224:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003228:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	40007000 	.word	0x40007000
 800323c:	20000000 	.word	0x20000000
 8003240:	431bde83 	.word	0x431bde83

08003244 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003248:	4b05      	ldr	r3, [pc, #20]	@ (8003260 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	4a04      	ldr	r2, [pc, #16]	@ (8003260 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800324e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003252:	6093      	str	r3, [r2, #8]
}
 8003254:	bf00      	nop
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	40007000 	.word	0x40007000

08003264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b088      	sub	sp, #32
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e2fe      	b.n	8003874 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d075      	beq.n	800336e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003282:	4b97      	ldr	r3, [pc, #604]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
 800328a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800328c:	4b94      	ldr	r3, [pc, #592]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	f003 0303 	and.w	r3, r3, #3
 8003294:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	2b0c      	cmp	r3, #12
 800329a:	d102      	bne.n	80032a2 <HAL_RCC_OscConfig+0x3e>
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d002      	beq.n	80032a8 <HAL_RCC_OscConfig+0x44>
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	2b08      	cmp	r3, #8
 80032a6:	d10b      	bne.n	80032c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a8:	4b8d      	ldr	r3, [pc, #564]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d05b      	beq.n	800336c <HAL_RCC_OscConfig+0x108>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d157      	bne.n	800336c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e2d9      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032c8:	d106      	bne.n	80032d8 <HAL_RCC_OscConfig+0x74>
 80032ca:	4b85      	ldr	r3, [pc, #532]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a84      	ldr	r2, [pc, #528]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d4:	6013      	str	r3, [r2, #0]
 80032d6:	e01d      	b.n	8003314 <HAL_RCC_OscConfig+0xb0>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032e0:	d10c      	bne.n	80032fc <HAL_RCC_OscConfig+0x98>
 80032e2:	4b7f      	ldr	r3, [pc, #508]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a7e      	ldr	r2, [pc, #504]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	4b7c      	ldr	r3, [pc, #496]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a7b      	ldr	r2, [pc, #492]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	e00b      	b.n	8003314 <HAL_RCC_OscConfig+0xb0>
 80032fc:	4b78      	ldr	r3, [pc, #480]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a77      	ldr	r2, [pc, #476]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	4b75      	ldr	r3, [pc, #468]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a74      	ldr	r2, [pc, #464]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 800330e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d013      	beq.n	8003344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331c:	f7fe fd06 	bl	8001d2c <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003324:	f7fe fd02 	bl	8001d2c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b64      	cmp	r3, #100	@ 0x64
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e29e      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003336:	4b6a      	ldr	r3, [pc, #424]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0f0      	beq.n	8003324 <HAL_RCC_OscConfig+0xc0>
 8003342:	e014      	b.n	800336e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003344:	f7fe fcf2 	bl	8001d2c <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800334c:	f7fe fcee 	bl	8001d2c <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b64      	cmp	r3, #100	@ 0x64
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e28a      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800335e:	4b60      	ldr	r3, [pc, #384]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1f0      	bne.n	800334c <HAL_RCC_OscConfig+0xe8>
 800336a:	e000      	b.n	800336e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800336c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d075      	beq.n	8003466 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800337a:	4b59      	ldr	r3, [pc, #356]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
 8003382:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003384:	4b56      	ldr	r3, [pc, #344]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	f003 0303 	and.w	r3, r3, #3
 800338c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	2b0c      	cmp	r3, #12
 8003392:	d102      	bne.n	800339a <HAL_RCC_OscConfig+0x136>
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	2b02      	cmp	r3, #2
 8003398:	d002      	beq.n	80033a0 <HAL_RCC_OscConfig+0x13c>
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	2b04      	cmp	r3, #4
 800339e:	d11f      	bne.n	80033e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033a0:	4b4f      	ldr	r3, [pc, #316]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_RCC_OscConfig+0x154>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e25d      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b8:	4b49      	ldr	r3, [pc, #292]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	061b      	lsls	r3, r3, #24
 80033c6:	4946      	ldr	r1, [pc, #280]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033cc:	4b45      	ldr	r3, [pc, #276]	@ (80034e4 <HAL_RCC_OscConfig+0x280>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fe fc5f 	bl	8001c94 <HAL_InitTick>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d043      	beq.n	8003464 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e249      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d023      	beq.n	8003430 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033e8:	4b3d      	ldr	r3, [pc, #244]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a3c      	ldr	r2, [pc, #240]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80033ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f4:	f7fe fc9a 	bl	8001d2c <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033fc:	f7fe fc96 	bl	8001d2c <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e232      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800340e:	4b34      	ldr	r3, [pc, #208]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800341a:	4b31      	ldr	r3, [pc, #196]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	061b      	lsls	r3, r3, #24
 8003428:	492d      	ldr	r1, [pc, #180]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 800342a:	4313      	orrs	r3, r2
 800342c:	604b      	str	r3, [r1, #4]
 800342e:	e01a      	b.n	8003466 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003430:	4b2b      	ldr	r3, [pc, #172]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a2a      	ldr	r2, [pc, #168]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003436:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800343a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800343c:	f7fe fc76 	bl	8001d2c <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003444:	f7fe fc72 	bl	8001d2c <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e20e      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003456:	4b22      	ldr	r3, [pc, #136]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1f0      	bne.n	8003444 <HAL_RCC_OscConfig+0x1e0>
 8003462:	e000      	b.n	8003466 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003464:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	2b00      	cmp	r3, #0
 8003470:	d041      	beq.n	80034f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d01c      	beq.n	80034b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800347a:	4b19      	ldr	r3, [pc, #100]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 800347c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003480:	4a17      	ldr	r2, [pc, #92]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 8003482:	f043 0301 	orr.w	r3, r3, #1
 8003486:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348a:	f7fe fc4f 	bl	8001d2c <HAL_GetTick>
 800348e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003490:	e008      	b.n	80034a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003492:	f7fe fc4b 	bl	8001d2c <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b02      	cmp	r3, #2
 800349e:	d901      	bls.n	80034a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e1e7      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034a4:	4b0e      	ldr	r3, [pc, #56]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80034a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0ef      	beq.n	8003492 <HAL_RCC_OscConfig+0x22e>
 80034b2:	e020      	b.n	80034f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034b4:	4b0a      	ldr	r3, [pc, #40]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80034b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ba:	4a09      	ldr	r2, [pc, #36]	@ (80034e0 <HAL_RCC_OscConfig+0x27c>)
 80034bc:	f023 0301 	bic.w	r3, r3, #1
 80034c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c4:	f7fe fc32 	bl	8001d2c <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034ca:	e00d      	b.n	80034e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034cc:	f7fe fc2e 	bl	8001d2c <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d906      	bls.n	80034e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e1ca      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
 80034de:	bf00      	nop
 80034e0:	40021000 	.word	0x40021000
 80034e4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034e8:	4b8c      	ldr	r3, [pc, #560]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80034ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1ea      	bne.n	80034cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 80a6 	beq.w	8003650 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003504:	2300      	movs	r3, #0
 8003506:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003508:	4b84      	ldr	r3, [pc, #528]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_RCC_OscConfig+0x2b4>
 8003514:	2301      	movs	r3, #1
 8003516:	e000      	b.n	800351a <HAL_RCC_OscConfig+0x2b6>
 8003518:	2300      	movs	r3, #0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00d      	beq.n	800353a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800351e:	4b7f      	ldr	r3, [pc, #508]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003522:	4a7e      	ldr	r2, [pc, #504]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003528:	6593      	str	r3, [r2, #88]	@ 0x58
 800352a:	4b7c      	ldr	r3, [pc, #496]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 800352c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003536:	2301      	movs	r3, #1
 8003538:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800353a:	4b79      	ldr	r3, [pc, #484]	@ (8003720 <HAL_RCC_OscConfig+0x4bc>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003542:	2b00      	cmp	r3, #0
 8003544:	d118      	bne.n	8003578 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003546:	4b76      	ldr	r3, [pc, #472]	@ (8003720 <HAL_RCC_OscConfig+0x4bc>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a75      	ldr	r2, [pc, #468]	@ (8003720 <HAL_RCC_OscConfig+0x4bc>)
 800354c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003552:	f7fe fbeb 	bl	8001d2c <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800355a:	f7fe fbe7 	bl	8001d2c <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e183      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800356c:	4b6c      	ldr	r3, [pc, #432]	@ (8003720 <HAL_RCC_OscConfig+0x4bc>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0f0      	beq.n	800355a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d108      	bne.n	8003592 <HAL_RCC_OscConfig+0x32e>
 8003580:	4b66      	ldr	r3, [pc, #408]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003586:	4a65      	ldr	r2, [pc, #404]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003588:	f043 0301 	orr.w	r3, r3, #1
 800358c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003590:	e024      	b.n	80035dc <HAL_RCC_OscConfig+0x378>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b05      	cmp	r3, #5
 8003598:	d110      	bne.n	80035bc <HAL_RCC_OscConfig+0x358>
 800359a:	4b60      	ldr	r3, [pc, #384]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 800359c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a0:	4a5e      	ldr	r2, [pc, #376]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80035a2:	f043 0304 	orr.w	r3, r3, #4
 80035a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035aa:	4b5c      	ldr	r3, [pc, #368]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80035ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b0:	4a5a      	ldr	r2, [pc, #360]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80035b2:	f043 0301 	orr.w	r3, r3, #1
 80035b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035ba:	e00f      	b.n	80035dc <HAL_RCC_OscConfig+0x378>
 80035bc:	4b57      	ldr	r3, [pc, #348]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80035be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c2:	4a56      	ldr	r2, [pc, #344]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80035c4:	f023 0301 	bic.w	r3, r3, #1
 80035c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035cc:	4b53      	ldr	r3, [pc, #332]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80035ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d2:	4a52      	ldr	r2, [pc, #328]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80035d4:	f023 0304 	bic.w	r3, r3, #4
 80035d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d016      	beq.n	8003612 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e4:	f7fe fba2 	bl	8001d2c <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ea:	e00a      	b.n	8003602 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ec:	f7fe fb9e 	bl	8001d2c <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e138      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003602:	4b46      	ldr	r3, [pc, #280]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d0ed      	beq.n	80035ec <HAL_RCC_OscConfig+0x388>
 8003610:	e015      	b.n	800363e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003612:	f7fe fb8b 	bl	8001d2c <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361a:	f7fe fb87 	bl	8001d2c <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003628:	4293      	cmp	r3, r2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e121      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003630:	4b3a      	ldr	r3, [pc, #232]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1ed      	bne.n	800361a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800363e:	7ffb      	ldrb	r3, [r7, #31]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d105      	bne.n	8003650 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003644:	4b35      	ldr	r3, [pc, #212]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003648:	4a34      	ldr	r2, [pc, #208]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 800364a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800364e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0320 	and.w	r3, r3, #32
 8003658:	2b00      	cmp	r3, #0
 800365a:	d03c      	beq.n	80036d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d01c      	beq.n	800369e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003664:	4b2d      	ldr	r3, [pc, #180]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003666:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800366a:	4a2c      	ldr	r2, [pc, #176]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003674:	f7fe fb5a 	bl	8001d2c <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800367c:	f7fe fb56 	bl	8001d2c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e0f2      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800368e:	4b23      	ldr	r3, [pc, #140]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 8003690:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0ef      	beq.n	800367c <HAL_RCC_OscConfig+0x418>
 800369c:	e01b      	b.n	80036d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800369e:	4b1f      	ldr	r3, [pc, #124]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80036a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036a4:	4a1d      	ldr	r2, [pc, #116]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80036a6:	f023 0301 	bic.w	r3, r3, #1
 80036aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ae:	f7fe fb3d 	bl	8001d2c <HAL_GetTick>
 80036b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036b4:	e008      	b.n	80036c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036b6:	f7fe fb39 	bl	8001d2c <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d901      	bls.n	80036c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e0d5      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036c8:	4b14      	ldr	r3, [pc, #80]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80036ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1ef      	bne.n	80036b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 80c9 	beq.w	8003872 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036e0:	4b0e      	ldr	r3, [pc, #56]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b0c      	cmp	r3, #12
 80036ea:	f000 8083 	beq.w	80037f4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d15e      	bne.n	80037b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f6:	4b09      	ldr	r3, [pc, #36]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a08      	ldr	r2, [pc, #32]	@ (800371c <HAL_RCC_OscConfig+0x4b8>)
 80036fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003702:	f7fe fb13 	bl	8001d2c <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003708:	e00c      	b.n	8003724 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370a:	f7fe fb0f 	bl	8001d2c <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d905      	bls.n	8003724 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e0ab      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
 800371c:	40021000 	.word	0x40021000
 8003720:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003724:	4b55      	ldr	r3, [pc, #340]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1ec      	bne.n	800370a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003730:	4b52      	ldr	r3, [pc, #328]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 8003732:	68da      	ldr	r2, [r3, #12]
 8003734:	4b52      	ldr	r3, [pc, #328]	@ (8003880 <HAL_RCC_OscConfig+0x61c>)
 8003736:	4013      	ands	r3, r2
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6a11      	ldr	r1, [r2, #32]
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003740:	3a01      	subs	r2, #1
 8003742:	0112      	lsls	r2, r2, #4
 8003744:	4311      	orrs	r1, r2
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800374a:	0212      	lsls	r2, r2, #8
 800374c:	4311      	orrs	r1, r2
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003752:	0852      	lsrs	r2, r2, #1
 8003754:	3a01      	subs	r2, #1
 8003756:	0552      	lsls	r2, r2, #21
 8003758:	4311      	orrs	r1, r2
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800375e:	0852      	lsrs	r2, r2, #1
 8003760:	3a01      	subs	r2, #1
 8003762:	0652      	lsls	r2, r2, #25
 8003764:	4311      	orrs	r1, r2
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800376a:	06d2      	lsls	r2, r2, #27
 800376c:	430a      	orrs	r2, r1
 800376e:	4943      	ldr	r1, [pc, #268]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 8003770:	4313      	orrs	r3, r2
 8003772:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003774:	4b41      	ldr	r3, [pc, #260]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a40      	ldr	r2, [pc, #256]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 800377a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800377e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003780:	4b3e      	ldr	r3, [pc, #248]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	4a3d      	ldr	r2, [pc, #244]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 8003786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800378a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800378c:	f7fe face 	bl	8001d2c <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003792:	e008      	b.n	80037a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003794:	f7fe faca 	bl	8001d2c <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e066      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037a6:	4b35      	ldr	r3, [pc, #212]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0f0      	beq.n	8003794 <HAL_RCC_OscConfig+0x530>
 80037b2:	e05e      	b.n	8003872 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037b4:	4b31      	ldr	r3, [pc, #196]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a30      	ldr	r2, [pc, #192]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 80037ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fe fab4 	bl	8001d2c <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c8:	f7fe fab0 	bl	8001d2c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e04c      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037da:	4b28      	ldr	r3, [pc, #160]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80037e6:	4b25      	ldr	r3, [pc, #148]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	4924      	ldr	r1, [pc, #144]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 80037ec:	4b25      	ldr	r3, [pc, #148]	@ (8003884 <HAL_RCC_OscConfig+0x620>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	60cb      	str	r3, [r1, #12]
 80037f2:	e03e      	b.n	8003872 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d101      	bne.n	8003800 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e039      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003800:	4b1e      	ldr	r3, [pc, #120]	@ (800387c <HAL_RCC_OscConfig+0x618>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f003 0203 	and.w	r2, r3, #3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	429a      	cmp	r2, r3
 8003812:	d12c      	bne.n	800386e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381e:	3b01      	subs	r3, #1
 8003820:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003822:	429a      	cmp	r2, r3
 8003824:	d123      	bne.n	800386e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003830:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003832:	429a      	cmp	r2, r3
 8003834:	d11b      	bne.n	800386e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003840:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003842:	429a      	cmp	r2, r3
 8003844:	d113      	bne.n	800386e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003850:	085b      	lsrs	r3, r3, #1
 8003852:	3b01      	subs	r3, #1
 8003854:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003856:	429a      	cmp	r2, r3
 8003858:	d109      	bne.n	800386e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003864:	085b      	lsrs	r3, r3, #1
 8003866:	3b01      	subs	r3, #1
 8003868:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d001      	beq.n	8003872 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3720      	adds	r7, #32
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	40021000 	.word	0x40021000
 8003880:	019f800c 	.word	0x019f800c
 8003884:	feeefffc 	.word	0xfeeefffc

08003888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003892:	2300      	movs	r3, #0
 8003894:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e11e      	b.n	8003ade <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038a0:	4b91      	ldr	r3, [pc, #580]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 030f 	and.w	r3, r3, #15
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d910      	bls.n	80038d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ae:	4b8e      	ldr	r3, [pc, #568]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f023 020f 	bic.w	r2, r3, #15
 80038b6:	498c      	ldr	r1, [pc, #560]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038be:	4b8a      	ldr	r3, [pc, #552]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 030f 	and.w	r3, r3, #15
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d001      	beq.n	80038d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e106      	b.n	8003ade <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d073      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b03      	cmp	r3, #3
 80038e2:	d129      	bne.n	8003938 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038e4:	4b81      	ldr	r3, [pc, #516]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e0f4      	b.n	8003ade <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80038f4:	f000 f99e 	bl	8003c34 <RCC_GetSysClockFreqFromPLLSource>
 80038f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	4a7c      	ldr	r2, [pc, #496]	@ (8003af0 <HAL_RCC_ClockConfig+0x268>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d93f      	bls.n	8003982 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003902:	4b7a      	ldr	r3, [pc, #488]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d009      	beq.n	8003922 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003916:	2b00      	cmp	r3, #0
 8003918:	d033      	beq.n	8003982 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800391e:	2b00      	cmp	r3, #0
 8003920:	d12f      	bne.n	8003982 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003922:	4b72      	ldr	r3, [pc, #456]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800392a:	4a70      	ldr	r2, [pc, #448]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 800392c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003930:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003932:	2380      	movs	r3, #128	@ 0x80
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	e024      	b.n	8003982 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b02      	cmp	r3, #2
 800393e:	d107      	bne.n	8003950 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003940:	4b6a      	ldr	r3, [pc, #424]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d109      	bne.n	8003960 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e0c6      	b.n	8003ade <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003950:	4b66      	ldr	r3, [pc, #408]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e0be      	b.n	8003ade <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003960:	f000 f8ce 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8003964:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	4a61      	ldr	r2, [pc, #388]	@ (8003af0 <HAL_RCC_ClockConfig+0x268>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d909      	bls.n	8003982 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800396e:	4b5f      	ldr	r3, [pc, #380]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003976:	4a5d      	ldr	r2, [pc, #372]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003978:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800397c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800397e:	2380      	movs	r3, #128	@ 0x80
 8003980:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003982:	4b5a      	ldr	r3, [pc, #360]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f023 0203 	bic.w	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	4957      	ldr	r1, [pc, #348]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003990:	4313      	orrs	r3, r2
 8003992:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003994:	f7fe f9ca 	bl	8001d2c <HAL_GetTick>
 8003998:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399a:	e00a      	b.n	80039b2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800399c:	f7fe f9c6 	bl	8001d2c <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e095      	b.n	8003ade <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	4b4e      	ldr	r3, [pc, #312]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 020c 	and.w	r2, r3, #12
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d1eb      	bne.n	800399c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d023      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0304 	and.w	r3, r3, #4
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d005      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039dc:	4b43      	ldr	r3, [pc, #268]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	4a42      	ldr	r2, [pc, #264]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 80039e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039e6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0308 	and.w	r3, r3, #8
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d007      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80039f4:	4b3d      	ldr	r3, [pc, #244]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80039fc:	4a3b      	ldr	r2, [pc, #236]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 80039fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a04:	4b39      	ldr	r3, [pc, #228]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	4936      	ldr	r1, [pc, #216]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	608b      	str	r3, [r1, #8]
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	2b80      	cmp	r3, #128	@ 0x80
 8003a1c:	d105      	bne.n	8003a2a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a1e:	4b33      	ldr	r3, [pc, #204]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	4a32      	ldr	r2, [pc, #200]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003a24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a28:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d21d      	bcs.n	8003a74 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a38:	4b2b      	ldr	r3, [pc, #172]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f023 020f 	bic.w	r2, r3, #15
 8003a40:	4929      	ldr	r1, [pc, #164]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a48:	f7fe f970 	bl	8001d2c <HAL_GetTick>
 8003a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4e:	e00a      	b.n	8003a66 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a50:	f7fe f96c 	bl	8001d2c <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e03b      	b.n	8003ade <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a66:	4b20      	ldr	r3, [pc, #128]	@ (8003ae8 <HAL_RCC_ClockConfig+0x260>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d1ed      	bne.n	8003a50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a80:	4b1a      	ldr	r3, [pc, #104]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	4917      	ldr	r1, [pc, #92]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d009      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a9e:	4b13      	ldr	r3, [pc, #76]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	490f      	ldr	r1, [pc, #60]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ab2:	f000 f825 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8003aec <HAL_RCC_ClockConfig+0x264>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	091b      	lsrs	r3, r3, #4
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	490c      	ldr	r1, [pc, #48]	@ (8003af4 <HAL_RCC_ClockConfig+0x26c>)
 8003ac4:	5ccb      	ldrb	r3, [r1, r3]
 8003ac6:	f003 031f 	and.w	r3, r3, #31
 8003aca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ace:	4a0a      	ldr	r2, [pc, #40]	@ (8003af8 <HAL_RCC_ClockConfig+0x270>)
 8003ad0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8003afc <HAL_RCC_ClockConfig+0x274>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe f8dc 	bl	8001c94 <HAL_InitTick>
 8003adc:	4603      	mov	r3, r0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3718      	adds	r7, #24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40022000 	.word	0x40022000
 8003aec:	40021000 	.word	0x40021000
 8003af0:	04c4b400 	.word	0x04c4b400
 8003af4:	08007970 	.word	0x08007970
 8003af8:	20000000 	.word	0x20000000
 8003afc:	20000004 	.word	0x20000004

08003b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b06:	4b2c      	ldr	r3, [pc, #176]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 030c 	and.w	r3, r3, #12
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d102      	bne.n	8003b18 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b12:	4b2a      	ldr	r3, [pc, #168]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b14:	613b      	str	r3, [r7, #16]
 8003b16:	e047      	b.n	8003ba8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b18:	4b27      	ldr	r3, [pc, #156]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f003 030c 	and.w	r3, r3, #12
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d102      	bne.n	8003b2a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b24:	4b26      	ldr	r3, [pc, #152]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b26:	613b      	str	r3, [r7, #16]
 8003b28:	e03e      	b.n	8003ba8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b2a:	4b23      	ldr	r3, [pc, #140]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
 8003b32:	2b0c      	cmp	r3, #12
 8003b34:	d136      	bne.n	8003ba4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b36:	4b20      	ldr	r3, [pc, #128]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	f003 0303 	and.w	r3, r3, #3
 8003b3e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b40:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	f003 030f 	and.w	r3, r3, #15
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2b03      	cmp	r3, #3
 8003b52:	d10c      	bne.n	8003b6e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b54:	4a1a      	ldr	r2, [pc, #104]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5c:	4a16      	ldr	r2, [pc, #88]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b5e:	68d2      	ldr	r2, [r2, #12]
 8003b60:	0a12      	lsrs	r2, r2, #8
 8003b62:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	617b      	str	r3, [r7, #20]
      break;
 8003b6c:	e00c      	b.n	8003b88 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b6e:	4a13      	ldr	r2, [pc, #76]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b76:	4a10      	ldr	r2, [pc, #64]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b78:	68d2      	ldr	r2, [r2, #12]
 8003b7a:	0a12      	lsrs	r2, r2, #8
 8003b7c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b80:	fb02 f303 	mul.w	r3, r2, r3
 8003b84:	617b      	str	r3, [r7, #20]
      break;
 8003b86:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b88:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	0e5b      	lsrs	r3, r3, #25
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	3301      	adds	r3, #1
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba0:	613b      	str	r3, [r7, #16]
 8003ba2:	e001      	b.n	8003ba8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ba8:	693b      	ldr	r3, [r7, #16]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	371c      	adds	r7, #28
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	00f42400 	.word	0x00f42400
 8003bc0:	016e3600 	.word	0x016e3600

08003bc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bc8:	4b03      	ldr	r3, [pc, #12]	@ (8003bd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bca:	681b      	ldr	r3, [r3, #0]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	20000000 	.word	0x20000000

08003bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003be0:	f7ff fff0 	bl	8003bc4 <HAL_RCC_GetHCLKFreq>
 8003be4:	4602      	mov	r2, r0
 8003be6:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	0a1b      	lsrs	r3, r3, #8
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	4904      	ldr	r1, [pc, #16]	@ (8003c04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bf2:	5ccb      	ldrb	r3, [r1, r3]
 8003bf4:	f003 031f 	and.w	r3, r3, #31
 8003bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40021000 	.word	0x40021000
 8003c04:	08007980 	.word	0x08007980

08003c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c0c:	f7ff ffda 	bl	8003bc4 <HAL_RCC_GetHCLKFreq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4b06      	ldr	r3, [pc, #24]	@ (8003c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	0adb      	lsrs	r3, r3, #11
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	4904      	ldr	r1, [pc, #16]	@ (8003c30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c1e:	5ccb      	ldrb	r3, [r1, r3]
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	08007980 	.word	0x08007980

08003c34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c44:	4b1b      	ldr	r3, [pc, #108]	@ (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	f003 030f 	and.w	r3, r3, #15
 8003c4e:	3301      	adds	r3, #1
 8003c50:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	2b03      	cmp	r3, #3
 8003c56:	d10c      	bne.n	8003c72 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c58:	4a17      	ldr	r2, [pc, #92]	@ (8003cb8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c60:	4a14      	ldr	r2, [pc, #80]	@ (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c62:	68d2      	ldr	r2, [r2, #12]
 8003c64:	0a12      	lsrs	r2, r2, #8
 8003c66:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c6a:	fb02 f303 	mul.w	r3, r2, r3
 8003c6e:	617b      	str	r3, [r7, #20]
    break;
 8003c70:	e00c      	b.n	8003c8c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c72:	4a12      	ldr	r2, [pc, #72]	@ (8003cbc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7a:	4a0e      	ldr	r2, [pc, #56]	@ (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c7c:	68d2      	ldr	r2, [r2, #12]
 8003c7e:	0a12      	lsrs	r2, r2, #8
 8003c80:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c84:	fb02 f303 	mul.w	r3, r2, r3
 8003c88:	617b      	str	r3, [r7, #20]
    break;
 8003c8a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c8c:	4b09      	ldr	r3, [pc, #36]	@ (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	0e5b      	lsrs	r3, r3, #25
 8003c92:	f003 0303 	and.w	r3, r3, #3
 8003c96:	3301      	adds	r3, #1
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003ca6:	687b      	ldr	r3, [r7, #4]
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	371c      	adds	r7, #28
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	016e3600 	.word	0x016e3600
 8003cbc:	00f42400 	.word	0x00f42400

08003cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cc8:	2300      	movs	r3, #0
 8003cca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ccc:	2300      	movs	r3, #0
 8003cce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 8098 	beq.w	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ce2:	4b43      	ldr	r3, [pc, #268]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10d      	bne.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cee:	4b40      	ldr	r3, [pc, #256]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf2:	4a3f      	ldr	r2, [pc, #252]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cfa:	4b3d      	ldr	r3, [pc, #244]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d06:	2301      	movs	r3, #1
 8003d08:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d0a:	4b3a      	ldr	r3, [pc, #232]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a39      	ldr	r2, [pc, #228]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d16:	f7fe f809 	bl	8001d2c <HAL_GetTick>
 8003d1a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d1c:	e009      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d1e:	f7fe f805 	bl	8001d2c <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d902      	bls.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	74fb      	strb	r3, [r7, #19]
        break;
 8003d30:	e005      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d32:	4b30      	ldr	r3, [pc, #192]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d0ef      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d3e:	7cfb      	ldrb	r3, [r7, #19]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d159      	bne.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d44:	4b2a      	ldr	r3, [pc, #168]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d4e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d01e      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d019      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d60:	4b23      	ldr	r3, [pc, #140]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d6c:	4b20      	ldr	r3, [pc, #128]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d72:	4a1f      	ldr	r2, [pc, #124]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d82:	4a1b      	ldr	r2, [pc, #108]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d8c:	4a18      	ldr	r2, [pc, #96]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d016      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9e:	f7fd ffc5 	bl	8001d2c <HAL_GetTick>
 8003da2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003da4:	e00b      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da6:	f7fd ffc1 	bl	8001d2c <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d902      	bls.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	74fb      	strb	r3, [r7, #19]
            break;
 8003dbc:	e006      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d0ec      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003dcc:	7cfb      	ldrb	r3, [r7, #19]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10b      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003dd2:	4b07      	ldr	r3, [pc, #28]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de0:	4903      	ldr	r1, [pc, #12]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003de8:	e008      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003dea:	7cfb      	ldrb	r3, [r7, #19]
 8003dec:	74bb      	strb	r3, [r7, #18]
 8003dee:	e005      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003df0:	40021000 	.word	0x40021000
 8003df4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df8:	7cfb      	ldrb	r3, [r7, #19]
 8003dfa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dfc:	7c7b      	ldrb	r3, [r7, #17]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d105      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e02:	4ba6      	ldr	r3, [pc, #664]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e06:	4aa5      	ldr	r2, [pc, #660]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e0c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e1a:	4ba0      	ldr	r3, [pc, #640]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e20:	f023 0203 	bic.w	r2, r3, #3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	499c      	ldr	r1, [pc, #624]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e3c:	4b97      	ldr	r3, [pc, #604]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e42:	f023 020c 	bic.w	r2, r3, #12
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	4994      	ldr	r1, [pc, #592]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e5e:	4b8f      	ldr	r3, [pc, #572]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e64:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	498b      	ldr	r1, [pc, #556]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0308 	and.w	r3, r3, #8
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e80:	4b86      	ldr	r3, [pc, #536]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	4983      	ldr	r1, [pc, #524]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0320 	and.w	r3, r3, #32
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ea2:	4b7e      	ldr	r3, [pc, #504]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	497a      	ldr	r1, [pc, #488]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00a      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ec4:	4b75      	ldr	r3, [pc, #468]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	4972      	ldr	r1, [pc, #456]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ee6:	4b6d      	ldr	r3, [pc, #436]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	69db      	ldr	r3, [r3, #28]
 8003ef4:	4969      	ldr	r1, [pc, #420]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00a      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f08:	4b64      	ldr	r3, [pc, #400]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	4961      	ldr	r1, [pc, #388]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00a      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f2a:	4b5c      	ldr	r3, [pc, #368]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f30:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f38:	4958      	ldr	r1, [pc, #352]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d015      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f4c:	4b53      	ldr	r3, [pc, #332]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f5a:	4950      	ldr	r1, [pc, #320]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f6a:	d105      	bne.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f6c:	4b4b      	ldr	r3, [pc, #300]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	4a4a      	ldr	r2, [pc, #296]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f76:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d015      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f84:	4b45      	ldr	r3, [pc, #276]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f92:	4942      	ldr	r1, [pc, #264]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fa2:	d105      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fa4:	4b3d      	ldr	r3, [pc, #244]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003faa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d015      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003fbc:	4b37      	ldr	r3, [pc, #220]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fca:	4934      	ldr	r1, [pc, #208]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fda:	d105      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fdc:	4b2f      	ldr	r3, [pc, #188]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fe6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d015      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ff4:	4b29      	ldr	r3, [pc, #164]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ffa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004002:	4926      	ldr	r1, [pc, #152]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800400e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004012:	d105      	bne.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004014:	4b21      	ldr	r3, [pc, #132]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	4a20      	ldr	r2, [pc, #128]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800401a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800401e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d015      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800402c:	4b1b      	ldr	r3, [pc, #108]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004032:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800403a:	4918      	ldr	r1, [pc, #96]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800403c:	4313      	orrs	r3, r2
 800403e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004046:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800404a:	d105      	bne.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800404c:	4b13      	ldr	r3, [pc, #76]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	4a12      	ldr	r2, [pc, #72]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004052:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004056:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d015      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004064:	4b0d      	ldr	r3, [pc, #52]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004072:	490a      	ldr	r1, [pc, #40]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004082:	d105      	bne.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004084:	4b05      	ldr	r3, [pc, #20]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	4a04      	ldr	r2, [pc, #16]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800408a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800408e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004090:	7cbb      	ldrb	r3, [r7, #18]
}
 8004092:	4618      	mov	r0, r3
 8004094:	3718      	adds	r7, #24
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	40021000 	.word	0x40021000

080040a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e042      	b.n	8004138 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d106      	bne.n	80040ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f7fd fc5f 	bl	8001988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2224      	movs	r2, #36	@ 0x24
 80040ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fb82 	bl	80047f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f8b3 	bl	800425c <UART_SetConfig>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d101      	bne.n	8004100 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e01b      	b.n	8004138 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800410e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800411e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0201 	orr.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fc01 	bl	8004938 <UART_CheckIdleState>
 8004136:	4603      	mov	r3, r0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3708      	adds	r7, #8
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b08a      	sub	sp, #40	@ 0x28
 8004144:	af02      	add	r7, sp, #8
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	603b      	str	r3, [r7, #0]
 800414c:	4613      	mov	r3, r2
 800414e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004156:	2b20      	cmp	r3, #32
 8004158:	d17b      	bne.n	8004252 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d002      	beq.n	8004166 <HAL_UART_Transmit+0x26>
 8004160:	88fb      	ldrh	r3, [r7, #6]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e074      	b.n	8004254 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2221      	movs	r2, #33	@ 0x21
 8004176:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800417a:	f7fd fdd7 	bl	8001d2c <HAL_GetTick>
 800417e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	88fa      	ldrh	r2, [r7, #6]
 8004184:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	88fa      	ldrh	r2, [r7, #6]
 800418c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004198:	d108      	bne.n	80041ac <HAL_UART_Transmit+0x6c>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d104      	bne.n	80041ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041a2:	2300      	movs	r3, #0
 80041a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	61bb      	str	r3, [r7, #24]
 80041aa:	e003      	b.n	80041b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041b0:	2300      	movs	r3, #0
 80041b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041b4:	e030      	b.n	8004218 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	2200      	movs	r2, #0
 80041be:	2180      	movs	r1, #128	@ 0x80
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f000 fc63 	bl	8004a8c <UART_WaitOnFlagUntilTimeout>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e03d      	b.n	8004254 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10b      	bne.n	80041f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	461a      	mov	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	3302      	adds	r3, #2
 80041f2:	61bb      	str	r3, [r7, #24]
 80041f4:	e007      	b.n	8004206 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	781a      	ldrb	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	3301      	adds	r3, #1
 8004204:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800420c:	b29b      	uxth	r3, r3
 800420e:	3b01      	subs	r3, #1
 8004210:	b29a      	uxth	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800421e:	b29b      	uxth	r3, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1c8      	bne.n	80041b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2200      	movs	r2, #0
 800422c:	2140      	movs	r1, #64	@ 0x40
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f000 fc2c 	bl	8004a8c <UART_WaitOnFlagUntilTimeout>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d005      	beq.n	8004246 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e006      	b.n	8004254 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2220      	movs	r2, #32
 800424a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	e000      	b.n	8004254 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004252:	2302      	movs	r3, #2
  }
}
 8004254:	4618      	mov	r0, r3
 8004256:	3720      	adds	r7, #32
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800425c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004260:	b08c      	sub	sp, #48	@ 0x30
 8004262:	af00      	add	r7, sp, #0
 8004264:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004266:	2300      	movs	r3, #0
 8004268:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	691b      	ldr	r3, [r3, #16]
 8004274:	431a      	orrs	r2, r3
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	431a      	orrs	r2, r3
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	69db      	ldr	r3, [r3, #28]
 8004280:	4313      	orrs	r3, r2
 8004282:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	4bab      	ldr	r3, [pc, #684]	@ (8004538 <UART_SetConfig+0x2dc>)
 800428c:	4013      	ands	r3, r2
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004294:	430b      	orrs	r3, r1
 8004296:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	68da      	ldr	r2, [r3, #12]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	430a      	orrs	r2, r1
 80042ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4aa0      	ldr	r2, [pc, #640]	@ (800453c <UART_SetConfig+0x2e0>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042c4:	4313      	orrs	r3, r2
 80042c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80042d2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	6812      	ldr	r2, [r2, #0]
 80042da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042dc:	430b      	orrs	r3, r1
 80042de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e6:	f023 010f 	bic.w	r1, r3, #15
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a91      	ldr	r2, [pc, #580]	@ (8004540 <UART_SetConfig+0x2e4>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d125      	bne.n	800434c <UART_SetConfig+0xf0>
 8004300:	4b90      	ldr	r3, [pc, #576]	@ (8004544 <UART_SetConfig+0x2e8>)
 8004302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	2b03      	cmp	r3, #3
 800430c:	d81a      	bhi.n	8004344 <UART_SetConfig+0xe8>
 800430e:	a201      	add	r2, pc, #4	@ (adr r2, 8004314 <UART_SetConfig+0xb8>)
 8004310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004314:	08004325 	.word	0x08004325
 8004318:	08004335 	.word	0x08004335
 800431c:	0800432d 	.word	0x0800432d
 8004320:	0800433d 	.word	0x0800433d
 8004324:	2301      	movs	r3, #1
 8004326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800432a:	e0d6      	b.n	80044da <UART_SetConfig+0x27e>
 800432c:	2302      	movs	r3, #2
 800432e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004332:	e0d2      	b.n	80044da <UART_SetConfig+0x27e>
 8004334:	2304      	movs	r3, #4
 8004336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800433a:	e0ce      	b.n	80044da <UART_SetConfig+0x27e>
 800433c:	2308      	movs	r3, #8
 800433e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004342:	e0ca      	b.n	80044da <UART_SetConfig+0x27e>
 8004344:	2310      	movs	r3, #16
 8004346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800434a:	e0c6      	b.n	80044da <UART_SetConfig+0x27e>
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a7d      	ldr	r2, [pc, #500]	@ (8004548 <UART_SetConfig+0x2ec>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d138      	bne.n	80043c8 <UART_SetConfig+0x16c>
 8004356:	4b7b      	ldr	r3, [pc, #492]	@ (8004544 <UART_SetConfig+0x2e8>)
 8004358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800435c:	f003 030c 	and.w	r3, r3, #12
 8004360:	2b0c      	cmp	r3, #12
 8004362:	d82d      	bhi.n	80043c0 <UART_SetConfig+0x164>
 8004364:	a201      	add	r2, pc, #4	@ (adr r2, 800436c <UART_SetConfig+0x110>)
 8004366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800436a:	bf00      	nop
 800436c:	080043a1 	.word	0x080043a1
 8004370:	080043c1 	.word	0x080043c1
 8004374:	080043c1 	.word	0x080043c1
 8004378:	080043c1 	.word	0x080043c1
 800437c:	080043b1 	.word	0x080043b1
 8004380:	080043c1 	.word	0x080043c1
 8004384:	080043c1 	.word	0x080043c1
 8004388:	080043c1 	.word	0x080043c1
 800438c:	080043a9 	.word	0x080043a9
 8004390:	080043c1 	.word	0x080043c1
 8004394:	080043c1 	.word	0x080043c1
 8004398:	080043c1 	.word	0x080043c1
 800439c:	080043b9 	.word	0x080043b9
 80043a0:	2300      	movs	r3, #0
 80043a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043a6:	e098      	b.n	80044da <UART_SetConfig+0x27e>
 80043a8:	2302      	movs	r3, #2
 80043aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ae:	e094      	b.n	80044da <UART_SetConfig+0x27e>
 80043b0:	2304      	movs	r3, #4
 80043b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043b6:	e090      	b.n	80044da <UART_SetConfig+0x27e>
 80043b8:	2308      	movs	r3, #8
 80043ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043be:	e08c      	b.n	80044da <UART_SetConfig+0x27e>
 80043c0:	2310      	movs	r3, #16
 80043c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043c6:	e088      	b.n	80044da <UART_SetConfig+0x27e>
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a5f      	ldr	r2, [pc, #380]	@ (800454c <UART_SetConfig+0x2f0>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d125      	bne.n	800441e <UART_SetConfig+0x1c2>
 80043d2:	4b5c      	ldr	r3, [pc, #368]	@ (8004544 <UART_SetConfig+0x2e8>)
 80043d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80043dc:	2b30      	cmp	r3, #48	@ 0x30
 80043de:	d016      	beq.n	800440e <UART_SetConfig+0x1b2>
 80043e0:	2b30      	cmp	r3, #48	@ 0x30
 80043e2:	d818      	bhi.n	8004416 <UART_SetConfig+0x1ba>
 80043e4:	2b20      	cmp	r3, #32
 80043e6:	d00a      	beq.n	80043fe <UART_SetConfig+0x1a2>
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d814      	bhi.n	8004416 <UART_SetConfig+0x1ba>
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d002      	beq.n	80043f6 <UART_SetConfig+0x19a>
 80043f0:	2b10      	cmp	r3, #16
 80043f2:	d008      	beq.n	8004406 <UART_SetConfig+0x1aa>
 80043f4:	e00f      	b.n	8004416 <UART_SetConfig+0x1ba>
 80043f6:	2300      	movs	r3, #0
 80043f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043fc:	e06d      	b.n	80044da <UART_SetConfig+0x27e>
 80043fe:	2302      	movs	r3, #2
 8004400:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004404:	e069      	b.n	80044da <UART_SetConfig+0x27e>
 8004406:	2304      	movs	r3, #4
 8004408:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800440c:	e065      	b.n	80044da <UART_SetConfig+0x27e>
 800440e:	2308      	movs	r3, #8
 8004410:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004414:	e061      	b.n	80044da <UART_SetConfig+0x27e>
 8004416:	2310      	movs	r3, #16
 8004418:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800441c:	e05d      	b.n	80044da <UART_SetConfig+0x27e>
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a4b      	ldr	r2, [pc, #300]	@ (8004550 <UART_SetConfig+0x2f4>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d125      	bne.n	8004474 <UART_SetConfig+0x218>
 8004428:	4b46      	ldr	r3, [pc, #280]	@ (8004544 <UART_SetConfig+0x2e8>)
 800442a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004432:	2bc0      	cmp	r3, #192	@ 0xc0
 8004434:	d016      	beq.n	8004464 <UART_SetConfig+0x208>
 8004436:	2bc0      	cmp	r3, #192	@ 0xc0
 8004438:	d818      	bhi.n	800446c <UART_SetConfig+0x210>
 800443a:	2b80      	cmp	r3, #128	@ 0x80
 800443c:	d00a      	beq.n	8004454 <UART_SetConfig+0x1f8>
 800443e:	2b80      	cmp	r3, #128	@ 0x80
 8004440:	d814      	bhi.n	800446c <UART_SetConfig+0x210>
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <UART_SetConfig+0x1f0>
 8004446:	2b40      	cmp	r3, #64	@ 0x40
 8004448:	d008      	beq.n	800445c <UART_SetConfig+0x200>
 800444a:	e00f      	b.n	800446c <UART_SetConfig+0x210>
 800444c:	2300      	movs	r3, #0
 800444e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004452:	e042      	b.n	80044da <UART_SetConfig+0x27e>
 8004454:	2302      	movs	r3, #2
 8004456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800445a:	e03e      	b.n	80044da <UART_SetConfig+0x27e>
 800445c:	2304      	movs	r3, #4
 800445e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004462:	e03a      	b.n	80044da <UART_SetConfig+0x27e>
 8004464:	2308      	movs	r3, #8
 8004466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800446a:	e036      	b.n	80044da <UART_SetConfig+0x27e>
 800446c:	2310      	movs	r3, #16
 800446e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004472:	e032      	b.n	80044da <UART_SetConfig+0x27e>
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a30      	ldr	r2, [pc, #192]	@ (800453c <UART_SetConfig+0x2e0>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d12a      	bne.n	80044d4 <UART_SetConfig+0x278>
 800447e:	4b31      	ldr	r3, [pc, #196]	@ (8004544 <UART_SetConfig+0x2e8>)
 8004480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004484:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004488:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800448c:	d01a      	beq.n	80044c4 <UART_SetConfig+0x268>
 800448e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004492:	d81b      	bhi.n	80044cc <UART_SetConfig+0x270>
 8004494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004498:	d00c      	beq.n	80044b4 <UART_SetConfig+0x258>
 800449a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800449e:	d815      	bhi.n	80044cc <UART_SetConfig+0x270>
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d003      	beq.n	80044ac <UART_SetConfig+0x250>
 80044a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a8:	d008      	beq.n	80044bc <UART_SetConfig+0x260>
 80044aa:	e00f      	b.n	80044cc <UART_SetConfig+0x270>
 80044ac:	2300      	movs	r3, #0
 80044ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044b2:	e012      	b.n	80044da <UART_SetConfig+0x27e>
 80044b4:	2302      	movs	r3, #2
 80044b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ba:	e00e      	b.n	80044da <UART_SetConfig+0x27e>
 80044bc:	2304      	movs	r3, #4
 80044be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044c2:	e00a      	b.n	80044da <UART_SetConfig+0x27e>
 80044c4:	2308      	movs	r3, #8
 80044c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ca:	e006      	b.n	80044da <UART_SetConfig+0x27e>
 80044cc:	2310      	movs	r3, #16
 80044ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044d2:	e002      	b.n	80044da <UART_SetConfig+0x27e>
 80044d4:	2310      	movs	r3, #16
 80044d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a17      	ldr	r2, [pc, #92]	@ (800453c <UART_SetConfig+0x2e0>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	f040 80a8 	bne.w	8004636 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80044e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80044ea:	2b08      	cmp	r3, #8
 80044ec:	d834      	bhi.n	8004558 <UART_SetConfig+0x2fc>
 80044ee:	a201      	add	r2, pc, #4	@ (adr r2, 80044f4 <UART_SetConfig+0x298>)
 80044f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f4:	08004519 	.word	0x08004519
 80044f8:	08004559 	.word	0x08004559
 80044fc:	08004521 	.word	0x08004521
 8004500:	08004559 	.word	0x08004559
 8004504:	08004527 	.word	0x08004527
 8004508:	08004559 	.word	0x08004559
 800450c:	08004559 	.word	0x08004559
 8004510:	08004559 	.word	0x08004559
 8004514:	0800452f 	.word	0x0800452f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004518:	f7ff fb60 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 800451c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800451e:	e021      	b.n	8004564 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004520:	4b0c      	ldr	r3, [pc, #48]	@ (8004554 <UART_SetConfig+0x2f8>)
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004524:	e01e      	b.n	8004564 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004526:	f7ff faeb 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 800452a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800452c:	e01a      	b.n	8004564 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800452e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004532:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004534:	e016      	b.n	8004564 <UART_SetConfig+0x308>
 8004536:	bf00      	nop
 8004538:	cfff69f3 	.word	0xcfff69f3
 800453c:	40008000 	.word	0x40008000
 8004540:	40013800 	.word	0x40013800
 8004544:	40021000 	.word	0x40021000
 8004548:	40004400 	.word	0x40004400
 800454c:	40004800 	.word	0x40004800
 8004550:	40004c00 	.word	0x40004c00
 8004554:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004562:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 812a 	beq.w	80047c0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004570:	4a9e      	ldr	r2, [pc, #632]	@ (80047ec <UART_SetConfig+0x590>)
 8004572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004576:	461a      	mov	r2, r3
 8004578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457a:	fbb3 f3f2 	udiv	r3, r3, r2
 800457e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	4613      	mov	r3, r2
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	4413      	add	r3, r2
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	429a      	cmp	r2, r3
 800458e:	d305      	bcc.n	800459c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	429a      	cmp	r2, r3
 800459a:	d903      	bls.n	80045a4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80045a2:	e10d      	b.n	80047c0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a6:	2200      	movs	r2, #0
 80045a8:	60bb      	str	r3, [r7, #8]
 80045aa:	60fa      	str	r2, [r7, #12]
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b0:	4a8e      	ldr	r2, [pc, #568]	@ (80047ec <UART_SetConfig+0x590>)
 80045b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	2200      	movs	r2, #0
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	607a      	str	r2, [r7, #4]
 80045be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80045c6:	f7fc fb17 	bl	8000bf8 <__aeabi_uldivmod>
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	4610      	mov	r0, r2
 80045d0:	4619      	mov	r1, r3
 80045d2:	f04f 0200 	mov.w	r2, #0
 80045d6:	f04f 0300 	mov.w	r3, #0
 80045da:	020b      	lsls	r3, r1, #8
 80045dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80045e0:	0202      	lsls	r2, r0, #8
 80045e2:	6979      	ldr	r1, [r7, #20]
 80045e4:	6849      	ldr	r1, [r1, #4]
 80045e6:	0849      	lsrs	r1, r1, #1
 80045e8:	2000      	movs	r0, #0
 80045ea:	460c      	mov	r4, r1
 80045ec:	4605      	mov	r5, r0
 80045ee:	eb12 0804 	adds.w	r8, r2, r4
 80045f2:	eb43 0905 	adc.w	r9, r3, r5
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	469a      	mov	sl, r3
 80045fe:	4693      	mov	fp, r2
 8004600:	4652      	mov	r2, sl
 8004602:	465b      	mov	r3, fp
 8004604:	4640      	mov	r0, r8
 8004606:	4649      	mov	r1, r9
 8004608:	f7fc faf6 	bl	8000bf8 <__aeabi_uldivmod>
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	4613      	mov	r3, r2
 8004612:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800461a:	d308      	bcc.n	800462e <UART_SetConfig+0x3d2>
 800461c:	6a3b      	ldr	r3, [r7, #32]
 800461e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004622:	d204      	bcs.n	800462e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6a3a      	ldr	r2, [r7, #32]
 800462a:	60da      	str	r2, [r3, #12]
 800462c:	e0c8      	b.n	80047c0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004634:	e0c4      	b.n	80047c0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800463e:	d167      	bne.n	8004710 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004640:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004644:	2b08      	cmp	r3, #8
 8004646:	d828      	bhi.n	800469a <UART_SetConfig+0x43e>
 8004648:	a201      	add	r2, pc, #4	@ (adr r2, 8004650 <UART_SetConfig+0x3f4>)
 800464a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464e:	bf00      	nop
 8004650:	08004675 	.word	0x08004675
 8004654:	0800467d 	.word	0x0800467d
 8004658:	08004685 	.word	0x08004685
 800465c:	0800469b 	.word	0x0800469b
 8004660:	0800468b 	.word	0x0800468b
 8004664:	0800469b 	.word	0x0800469b
 8004668:	0800469b 	.word	0x0800469b
 800466c:	0800469b 	.word	0x0800469b
 8004670:	08004693 	.word	0x08004693
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004674:	f7ff fab2 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 8004678:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800467a:	e014      	b.n	80046a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800467c:	f7ff fac4 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 8004680:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004682:	e010      	b.n	80046a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004684:	4b5a      	ldr	r3, [pc, #360]	@ (80047f0 <UART_SetConfig+0x594>)
 8004686:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004688:	e00d      	b.n	80046a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800468a:	f7ff fa39 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 800468e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004690:	e009      	b.n	80046a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004692:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004698:	e005      	b.n	80046a6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800469a:	2300      	movs	r3, #0
 800469c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80046a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 8089 	beq.w	80047c0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	4a4e      	ldr	r2, [pc, #312]	@ (80047ec <UART_SetConfig+0x590>)
 80046b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046b8:	461a      	mov	r2, r3
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80046c0:	005a      	lsls	r2, r3, #1
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	085b      	lsrs	r3, r3, #1
 80046c8:	441a      	add	r2, r3
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	2b0f      	cmp	r3, #15
 80046d8:	d916      	bls.n	8004708 <UART_SetConfig+0x4ac>
 80046da:	6a3b      	ldr	r3, [r7, #32]
 80046dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046e0:	d212      	bcs.n	8004708 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	f023 030f 	bic.w	r3, r3, #15
 80046ea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046ec:	6a3b      	ldr	r3, [r7, #32]
 80046ee:	085b      	lsrs	r3, r3, #1
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	8bfb      	ldrh	r3, [r7, #30]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	8bfa      	ldrh	r2, [r7, #30]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	e05b      	b.n	80047c0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800470e:	e057      	b.n	80047c0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004710:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004714:	2b08      	cmp	r3, #8
 8004716:	d828      	bhi.n	800476a <UART_SetConfig+0x50e>
 8004718:	a201      	add	r2, pc, #4	@ (adr r2, 8004720 <UART_SetConfig+0x4c4>)
 800471a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471e:	bf00      	nop
 8004720:	08004745 	.word	0x08004745
 8004724:	0800474d 	.word	0x0800474d
 8004728:	08004755 	.word	0x08004755
 800472c:	0800476b 	.word	0x0800476b
 8004730:	0800475b 	.word	0x0800475b
 8004734:	0800476b 	.word	0x0800476b
 8004738:	0800476b 	.word	0x0800476b
 800473c:	0800476b 	.word	0x0800476b
 8004740:	08004763 	.word	0x08004763
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004744:	f7ff fa4a 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 8004748:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800474a:	e014      	b.n	8004776 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800474c:	f7ff fa5c 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 8004750:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004752:	e010      	b.n	8004776 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004754:	4b26      	ldr	r3, [pc, #152]	@ (80047f0 <UART_SetConfig+0x594>)
 8004756:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004758:	e00d      	b.n	8004776 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800475a:	f7ff f9d1 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 800475e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004760:	e009      	b.n	8004776 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004766:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004768:	e005      	b.n	8004776 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004774:	bf00      	nop
    }

    if (pclk != 0U)
 8004776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004778:	2b00      	cmp	r3, #0
 800477a:	d021      	beq.n	80047c0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004780:	4a1a      	ldr	r2, [pc, #104]	@ (80047ec <UART_SetConfig+0x590>)
 8004782:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004786:	461a      	mov	r2, r3
 8004788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478a:	fbb3 f2f2 	udiv	r2, r3, r2
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	085b      	lsrs	r3, r3, #1
 8004794:	441a      	add	r2, r3
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	fbb2 f3f3 	udiv	r3, r2, r3
 800479e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047a0:	6a3b      	ldr	r3, [r7, #32]
 80047a2:	2b0f      	cmp	r3, #15
 80047a4:	d909      	bls.n	80047ba <UART_SetConfig+0x55e>
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047ac:	d205      	bcs.n	80047ba <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	60da      	str	r2, [r3, #12]
 80047b8:	e002      	b.n	80047c0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	2200      	movs	r2, #0
 80047d4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2200      	movs	r2, #0
 80047da:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80047dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3730      	adds	r7, #48	@ 0x30
 80047e4:	46bd      	mov	sp, r7
 80047e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ea:	bf00      	nop
 80047ec:	08007988 	.word	0x08007988
 80047f0:	00f42400 	.word	0x00f42400

080047f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00a      	beq.n	800481e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	430a      	orrs	r2, r1
 800481c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00a      	beq.n	8004840 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00a      	beq.n	8004862 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004866:	f003 0304 	and.w	r3, r3, #4
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00a      	beq.n	8004884 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004888:	f003 0310 	and.w	r3, r3, #16
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00a      	beq.n	80048a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048aa:	f003 0320 	and.w	r3, r3, #32
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d01a      	beq.n	800490a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048f2:	d10a      	bne.n	800490a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	605a      	str	r2, [r3, #4]
  }
}
 800492c:	bf00      	nop
 800492e:	370c      	adds	r7, #12
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b098      	sub	sp, #96	@ 0x60
 800493c:	af02      	add	r7, sp, #8
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004948:	f7fd f9f0 	bl	8001d2c <HAL_GetTick>
 800494c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0308 	and.w	r3, r3, #8
 8004958:	2b08      	cmp	r3, #8
 800495a:	d12f      	bne.n	80049bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800495c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004964:	2200      	movs	r2, #0
 8004966:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f88e 	bl	8004a8c <UART_WaitOnFlagUntilTimeout>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d022      	beq.n	80049bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800497e:	e853 3f00 	ldrex	r3, [r3]
 8004982:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004986:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800498a:	653b      	str	r3, [r7, #80]	@ 0x50
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	461a      	mov	r2, r3
 8004992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004994:	647b      	str	r3, [r7, #68]	@ 0x44
 8004996:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004998:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800499a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800499c:	e841 2300 	strex	r3, r2, [r1]
 80049a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1e6      	bne.n	8004976 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2220      	movs	r2, #32
 80049ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e063      	b.n	8004a84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0304 	and.w	r3, r3, #4
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d149      	bne.n	8004a5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049d2:	2200      	movs	r2, #0
 80049d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f857 	bl	8004a8c <UART_WaitOnFlagUntilTimeout>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d03c      	beq.n	8004a5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	e853 3f00 	ldrex	r3, [r3]
 80049f0:	623b      	str	r3, [r7, #32]
   return(result);
 80049f2:	6a3b      	ldr	r3, [r7, #32]
 80049f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	461a      	mov	r2, r3
 8004a00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a02:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a0a:	e841 2300 	strex	r3, r2, [r1]
 8004a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1e6      	bne.n	80049e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	3308      	adds	r3, #8
 8004a1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	e853 3f00 	ldrex	r3, [r3]
 8004a24:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f023 0301 	bic.w	r3, r3, #1
 8004a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	3308      	adds	r3, #8
 8004a34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a36:	61fa      	str	r2, [r7, #28]
 8004a38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3a:	69b9      	ldr	r1, [r7, #24]
 8004a3c:	69fa      	ldr	r2, [r7, #28]
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	617b      	str	r3, [r7, #20]
   return(result);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e5      	bne.n	8004a16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e012      	b.n	8004a84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3758      	adds	r7, #88	@ 0x58
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	603b      	str	r3, [r7, #0]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a9c:	e04f      	b.n	8004b3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa4:	d04b      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa6:	f7fd f941 	bl	8001d2c <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d302      	bcc.n	8004abc <UART_WaitOnFlagUntilTimeout+0x30>
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e04e      	b.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0304 	and.w	r3, r3, #4
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d037      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2b80      	cmp	r3, #128	@ 0x80
 8004ad2:	d034      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	2b40      	cmp	r3, #64	@ 0x40
 8004ad8:	d031      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	f003 0308 	and.w	r3, r3, #8
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d110      	bne.n	8004b0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2208      	movs	r2, #8
 8004aee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 f838 	bl	8004b66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2208      	movs	r2, #8
 8004afa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e029      	b.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	69db      	ldr	r3, [r3, #28]
 8004b10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b18:	d111      	bne.n	8004b3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f81e 	bl	8004b66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e00f      	b.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	69da      	ldr	r2, [r3, #28]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	4013      	ands	r3, r2
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	bf0c      	ite	eq
 8004b4e:	2301      	moveq	r3, #1
 8004b50:	2300      	movne	r3, #0
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	461a      	mov	r2, r3
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d0a0      	beq.n	8004a9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b095      	sub	sp, #84	@ 0x54
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b76:	e853 3f00 	ldrex	r3, [r3]
 8004b7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	461a      	mov	r2, r3
 8004b8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b94:	e841 2300 	strex	r3, r2, [r1]
 8004b98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1e6      	bne.n	8004b6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	3308      	adds	r3, #8
 8004ba6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	e853 3f00 	ldrex	r3, [r3]
 8004bae:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bb6:	f023 0301 	bic.w	r3, r3, #1
 8004bba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	3308      	adds	r3, #8
 8004bc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bcc:	e841 2300 	strex	r3, r2, [r1]
 8004bd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1e3      	bne.n	8004ba0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d118      	bne.n	8004c12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	e853 3f00 	ldrex	r3, [r3]
 8004bec:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f023 0310 	bic.w	r3, r3, #16
 8004bf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bfe:	61bb      	str	r3, [r7, #24]
 8004c00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c02:	6979      	ldr	r1, [r7, #20]
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	e841 2300 	strex	r3, r2, [r1]
 8004c0a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1e6      	bne.n	8004be0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c26:	bf00      	nop
 8004c28:	3754      	adds	r7, #84	@ 0x54
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c32:	b480      	push	{r7}
 8004c34:	b085      	sub	sp, #20
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d101      	bne.n	8004c48 <HAL_UARTEx_DisableFifoMode+0x16>
 8004c44:	2302      	movs	r3, #2
 8004c46:	e027      	b.n	8004c98 <HAL_UARTEx_DisableFifoMode+0x66>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2224      	movs	r2, #36	@ 0x24
 8004c54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0201 	bic.w	r2, r2, #1
 8004c6e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004c76:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d101      	bne.n	8004cbc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e02d      	b.n	8004d18 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2224      	movs	r2, #36	@ 0x24
 8004cc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0201 	bic.w	r2, r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f84f 	bl	8004d9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d34:	2302      	movs	r3, #2
 8004d36:	e02d      	b.n	8004d94 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2224      	movs	r2, #36	@ 0x24
 8004d44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 0201 	bic.w	r2, r2, #1
 8004d5e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f811 	bl	8004d9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2220      	movs	r2, #32
 8004d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3710      	adds	r7, #16
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d108      	bne.n	8004dbe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004dbc:	e031      	b.n	8004e22 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004dbe:	2308      	movs	r3, #8
 8004dc0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004dc2:	2308      	movs	r3, #8
 8004dc4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	0e5b      	lsrs	r3, r3, #25
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	f003 0307 	and.w	r3, r3, #7
 8004dd4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	0f5b      	lsrs	r3, r3, #29
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004de6:	7bbb      	ldrb	r3, [r7, #14]
 8004de8:	7b3a      	ldrb	r2, [r7, #12]
 8004dea:	4911      	ldr	r1, [pc, #68]	@ (8004e30 <UARTEx_SetNbDataToProcess+0x94>)
 8004dec:	5c8a      	ldrb	r2, [r1, r2]
 8004dee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004df2:	7b3a      	ldrb	r2, [r7, #12]
 8004df4:	490f      	ldr	r1, [pc, #60]	@ (8004e34 <UARTEx_SetNbDataToProcess+0x98>)
 8004df6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004df8:	fb93 f3f2 	sdiv	r3, r3, r2
 8004dfc:	b29a      	uxth	r2, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
 8004e06:	7b7a      	ldrb	r2, [r7, #13]
 8004e08:	4909      	ldr	r1, [pc, #36]	@ (8004e30 <UARTEx_SetNbDataToProcess+0x94>)
 8004e0a:	5c8a      	ldrb	r2, [r1, r2]
 8004e0c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e10:	7b7a      	ldrb	r2, [r7, #13]
 8004e12:	4908      	ldr	r1, [pc, #32]	@ (8004e34 <UARTEx_SetNbDataToProcess+0x98>)
 8004e14:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e16:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004e22:	bf00      	nop
 8004e24:	3714      	adds	r7, #20
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr
 8004e2e:	bf00      	nop
 8004e30:	080079a0 	.word	0x080079a0
 8004e34:	080079a8 	.word	0x080079a8

08004e38 <__cvt>:
 8004e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e3c:	ec57 6b10 	vmov	r6, r7, d0
 8004e40:	2f00      	cmp	r7, #0
 8004e42:	460c      	mov	r4, r1
 8004e44:	4619      	mov	r1, r3
 8004e46:	463b      	mov	r3, r7
 8004e48:	bfbb      	ittet	lt
 8004e4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004e4e:	461f      	movlt	r7, r3
 8004e50:	2300      	movge	r3, #0
 8004e52:	232d      	movlt	r3, #45	@ 0x2d
 8004e54:	700b      	strb	r3, [r1, #0]
 8004e56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004e5c:	4691      	mov	r9, r2
 8004e5e:	f023 0820 	bic.w	r8, r3, #32
 8004e62:	bfbc      	itt	lt
 8004e64:	4632      	movlt	r2, r6
 8004e66:	4616      	movlt	r6, r2
 8004e68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e6c:	d005      	beq.n	8004e7a <__cvt+0x42>
 8004e6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004e72:	d100      	bne.n	8004e76 <__cvt+0x3e>
 8004e74:	3401      	adds	r4, #1
 8004e76:	2102      	movs	r1, #2
 8004e78:	e000      	b.n	8004e7c <__cvt+0x44>
 8004e7a:	2103      	movs	r1, #3
 8004e7c:	ab03      	add	r3, sp, #12
 8004e7e:	9301      	str	r3, [sp, #4]
 8004e80:	ab02      	add	r3, sp, #8
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	ec47 6b10 	vmov	d0, r6, r7
 8004e88:	4653      	mov	r3, sl
 8004e8a:	4622      	mov	r2, r4
 8004e8c:	f000 ff4c 	bl	8005d28 <_dtoa_r>
 8004e90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004e94:	4605      	mov	r5, r0
 8004e96:	d119      	bne.n	8004ecc <__cvt+0x94>
 8004e98:	f019 0f01 	tst.w	r9, #1
 8004e9c:	d00e      	beq.n	8004ebc <__cvt+0x84>
 8004e9e:	eb00 0904 	add.w	r9, r0, r4
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	4630      	mov	r0, r6
 8004ea8:	4639      	mov	r1, r7
 8004eaa:	f7fb fe35 	bl	8000b18 <__aeabi_dcmpeq>
 8004eae:	b108      	cbz	r0, 8004eb4 <__cvt+0x7c>
 8004eb0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004eb4:	2230      	movs	r2, #48	@ 0x30
 8004eb6:	9b03      	ldr	r3, [sp, #12]
 8004eb8:	454b      	cmp	r3, r9
 8004eba:	d31e      	bcc.n	8004efa <__cvt+0xc2>
 8004ebc:	9b03      	ldr	r3, [sp, #12]
 8004ebe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ec0:	1b5b      	subs	r3, r3, r5
 8004ec2:	4628      	mov	r0, r5
 8004ec4:	6013      	str	r3, [r2, #0]
 8004ec6:	b004      	add	sp, #16
 8004ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ecc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ed0:	eb00 0904 	add.w	r9, r0, r4
 8004ed4:	d1e5      	bne.n	8004ea2 <__cvt+0x6a>
 8004ed6:	7803      	ldrb	r3, [r0, #0]
 8004ed8:	2b30      	cmp	r3, #48	@ 0x30
 8004eda:	d10a      	bne.n	8004ef2 <__cvt+0xba>
 8004edc:	2200      	movs	r2, #0
 8004ede:	2300      	movs	r3, #0
 8004ee0:	4630      	mov	r0, r6
 8004ee2:	4639      	mov	r1, r7
 8004ee4:	f7fb fe18 	bl	8000b18 <__aeabi_dcmpeq>
 8004ee8:	b918      	cbnz	r0, 8004ef2 <__cvt+0xba>
 8004eea:	f1c4 0401 	rsb	r4, r4, #1
 8004eee:	f8ca 4000 	str.w	r4, [sl]
 8004ef2:	f8da 3000 	ldr.w	r3, [sl]
 8004ef6:	4499      	add	r9, r3
 8004ef8:	e7d3      	b.n	8004ea2 <__cvt+0x6a>
 8004efa:	1c59      	adds	r1, r3, #1
 8004efc:	9103      	str	r1, [sp, #12]
 8004efe:	701a      	strb	r2, [r3, #0]
 8004f00:	e7d9      	b.n	8004eb6 <__cvt+0x7e>

08004f02 <__exponent>:
 8004f02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f04:	2900      	cmp	r1, #0
 8004f06:	bfba      	itte	lt
 8004f08:	4249      	neglt	r1, r1
 8004f0a:	232d      	movlt	r3, #45	@ 0x2d
 8004f0c:	232b      	movge	r3, #43	@ 0x2b
 8004f0e:	2909      	cmp	r1, #9
 8004f10:	7002      	strb	r2, [r0, #0]
 8004f12:	7043      	strb	r3, [r0, #1]
 8004f14:	dd29      	ble.n	8004f6a <__exponent+0x68>
 8004f16:	f10d 0307 	add.w	r3, sp, #7
 8004f1a:	461d      	mov	r5, r3
 8004f1c:	270a      	movs	r7, #10
 8004f1e:	461a      	mov	r2, r3
 8004f20:	fbb1 f6f7 	udiv	r6, r1, r7
 8004f24:	fb07 1416 	mls	r4, r7, r6, r1
 8004f28:	3430      	adds	r4, #48	@ 0x30
 8004f2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004f2e:	460c      	mov	r4, r1
 8004f30:	2c63      	cmp	r4, #99	@ 0x63
 8004f32:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f36:	4631      	mov	r1, r6
 8004f38:	dcf1      	bgt.n	8004f1e <__exponent+0x1c>
 8004f3a:	3130      	adds	r1, #48	@ 0x30
 8004f3c:	1e94      	subs	r4, r2, #2
 8004f3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f42:	1c41      	adds	r1, r0, #1
 8004f44:	4623      	mov	r3, r4
 8004f46:	42ab      	cmp	r3, r5
 8004f48:	d30a      	bcc.n	8004f60 <__exponent+0x5e>
 8004f4a:	f10d 0309 	add.w	r3, sp, #9
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	42ac      	cmp	r4, r5
 8004f52:	bf88      	it	hi
 8004f54:	2300      	movhi	r3, #0
 8004f56:	3302      	adds	r3, #2
 8004f58:	4403      	add	r3, r0
 8004f5a:	1a18      	subs	r0, r3, r0
 8004f5c:	b003      	add	sp, #12
 8004f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f60:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f64:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f68:	e7ed      	b.n	8004f46 <__exponent+0x44>
 8004f6a:	2330      	movs	r3, #48	@ 0x30
 8004f6c:	3130      	adds	r1, #48	@ 0x30
 8004f6e:	7083      	strb	r3, [r0, #2]
 8004f70:	70c1      	strb	r1, [r0, #3]
 8004f72:	1d03      	adds	r3, r0, #4
 8004f74:	e7f1      	b.n	8004f5a <__exponent+0x58>
	...

08004f78 <_printf_float>:
 8004f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f7c:	b08d      	sub	sp, #52	@ 0x34
 8004f7e:	460c      	mov	r4, r1
 8004f80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004f84:	4616      	mov	r6, r2
 8004f86:	461f      	mov	r7, r3
 8004f88:	4605      	mov	r5, r0
 8004f8a:	f000 fdbf 	bl	8005b0c <_localeconv_r>
 8004f8e:	6803      	ldr	r3, [r0, #0]
 8004f90:	9304      	str	r3, [sp, #16]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fb f994 	bl	80002c0 <strlen>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8004fa0:	9005      	str	r0, [sp, #20]
 8004fa2:	3307      	adds	r3, #7
 8004fa4:	f023 0307 	bic.w	r3, r3, #7
 8004fa8:	f103 0208 	add.w	r2, r3, #8
 8004fac:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004fb0:	f8d4 b000 	ldr.w	fp, [r4]
 8004fb4:	f8c8 2000 	str.w	r2, [r8]
 8004fb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fbc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004fc0:	9307      	str	r3, [sp, #28]
 8004fc2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004fc6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004fca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fce:	4b9c      	ldr	r3, [pc, #624]	@ (8005240 <_printf_float+0x2c8>)
 8004fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8004fd4:	f7fb fdd2 	bl	8000b7c <__aeabi_dcmpun>
 8004fd8:	bb70      	cbnz	r0, 8005038 <_printf_float+0xc0>
 8004fda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fde:	4b98      	ldr	r3, [pc, #608]	@ (8005240 <_printf_float+0x2c8>)
 8004fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe4:	f7fb fdac 	bl	8000b40 <__aeabi_dcmple>
 8004fe8:	bb30      	cbnz	r0, 8005038 <_printf_float+0xc0>
 8004fea:	2200      	movs	r2, #0
 8004fec:	2300      	movs	r3, #0
 8004fee:	4640      	mov	r0, r8
 8004ff0:	4649      	mov	r1, r9
 8004ff2:	f7fb fd9b 	bl	8000b2c <__aeabi_dcmplt>
 8004ff6:	b110      	cbz	r0, 8004ffe <_printf_float+0x86>
 8004ff8:	232d      	movs	r3, #45	@ 0x2d
 8004ffa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ffe:	4a91      	ldr	r2, [pc, #580]	@ (8005244 <_printf_float+0x2cc>)
 8005000:	4b91      	ldr	r3, [pc, #580]	@ (8005248 <_printf_float+0x2d0>)
 8005002:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005006:	bf94      	ite	ls
 8005008:	4690      	movls	r8, r2
 800500a:	4698      	movhi	r8, r3
 800500c:	2303      	movs	r3, #3
 800500e:	6123      	str	r3, [r4, #16]
 8005010:	f02b 0304 	bic.w	r3, fp, #4
 8005014:	6023      	str	r3, [r4, #0]
 8005016:	f04f 0900 	mov.w	r9, #0
 800501a:	9700      	str	r7, [sp, #0]
 800501c:	4633      	mov	r3, r6
 800501e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005020:	4621      	mov	r1, r4
 8005022:	4628      	mov	r0, r5
 8005024:	f000 f9d2 	bl	80053cc <_printf_common>
 8005028:	3001      	adds	r0, #1
 800502a:	f040 808d 	bne.w	8005148 <_printf_float+0x1d0>
 800502e:	f04f 30ff 	mov.w	r0, #4294967295
 8005032:	b00d      	add	sp, #52	@ 0x34
 8005034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005038:	4642      	mov	r2, r8
 800503a:	464b      	mov	r3, r9
 800503c:	4640      	mov	r0, r8
 800503e:	4649      	mov	r1, r9
 8005040:	f7fb fd9c 	bl	8000b7c <__aeabi_dcmpun>
 8005044:	b140      	cbz	r0, 8005058 <_printf_float+0xe0>
 8005046:	464b      	mov	r3, r9
 8005048:	2b00      	cmp	r3, #0
 800504a:	bfbc      	itt	lt
 800504c:	232d      	movlt	r3, #45	@ 0x2d
 800504e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005052:	4a7e      	ldr	r2, [pc, #504]	@ (800524c <_printf_float+0x2d4>)
 8005054:	4b7e      	ldr	r3, [pc, #504]	@ (8005250 <_printf_float+0x2d8>)
 8005056:	e7d4      	b.n	8005002 <_printf_float+0x8a>
 8005058:	6863      	ldr	r3, [r4, #4]
 800505a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800505e:	9206      	str	r2, [sp, #24]
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	d13b      	bne.n	80050dc <_printf_float+0x164>
 8005064:	2306      	movs	r3, #6
 8005066:	6063      	str	r3, [r4, #4]
 8005068:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800506c:	2300      	movs	r3, #0
 800506e:	6022      	str	r2, [r4, #0]
 8005070:	9303      	str	r3, [sp, #12]
 8005072:	ab0a      	add	r3, sp, #40	@ 0x28
 8005074:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005078:	ab09      	add	r3, sp, #36	@ 0x24
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	6861      	ldr	r1, [r4, #4]
 800507e:	ec49 8b10 	vmov	d0, r8, r9
 8005082:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005086:	4628      	mov	r0, r5
 8005088:	f7ff fed6 	bl	8004e38 <__cvt>
 800508c:	9b06      	ldr	r3, [sp, #24]
 800508e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005090:	2b47      	cmp	r3, #71	@ 0x47
 8005092:	4680      	mov	r8, r0
 8005094:	d129      	bne.n	80050ea <_printf_float+0x172>
 8005096:	1cc8      	adds	r0, r1, #3
 8005098:	db02      	blt.n	80050a0 <_printf_float+0x128>
 800509a:	6863      	ldr	r3, [r4, #4]
 800509c:	4299      	cmp	r1, r3
 800509e:	dd41      	ble.n	8005124 <_printf_float+0x1ac>
 80050a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80050a4:	fa5f fa8a 	uxtb.w	sl, sl
 80050a8:	3901      	subs	r1, #1
 80050aa:	4652      	mov	r2, sl
 80050ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80050b0:	9109      	str	r1, [sp, #36]	@ 0x24
 80050b2:	f7ff ff26 	bl	8004f02 <__exponent>
 80050b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050b8:	1813      	adds	r3, r2, r0
 80050ba:	2a01      	cmp	r2, #1
 80050bc:	4681      	mov	r9, r0
 80050be:	6123      	str	r3, [r4, #16]
 80050c0:	dc02      	bgt.n	80050c8 <_printf_float+0x150>
 80050c2:	6822      	ldr	r2, [r4, #0]
 80050c4:	07d2      	lsls	r2, r2, #31
 80050c6:	d501      	bpl.n	80050cc <_printf_float+0x154>
 80050c8:	3301      	adds	r3, #1
 80050ca:	6123      	str	r3, [r4, #16]
 80050cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0a2      	beq.n	800501a <_printf_float+0xa2>
 80050d4:	232d      	movs	r3, #45	@ 0x2d
 80050d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050da:	e79e      	b.n	800501a <_printf_float+0xa2>
 80050dc:	9a06      	ldr	r2, [sp, #24]
 80050de:	2a47      	cmp	r2, #71	@ 0x47
 80050e0:	d1c2      	bne.n	8005068 <_printf_float+0xf0>
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1c0      	bne.n	8005068 <_printf_float+0xf0>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e7bd      	b.n	8005066 <_printf_float+0xee>
 80050ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80050ee:	d9db      	bls.n	80050a8 <_printf_float+0x130>
 80050f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80050f4:	d118      	bne.n	8005128 <_printf_float+0x1b0>
 80050f6:	2900      	cmp	r1, #0
 80050f8:	6863      	ldr	r3, [r4, #4]
 80050fa:	dd0b      	ble.n	8005114 <_printf_float+0x19c>
 80050fc:	6121      	str	r1, [r4, #16]
 80050fe:	b913      	cbnz	r3, 8005106 <_printf_float+0x18e>
 8005100:	6822      	ldr	r2, [r4, #0]
 8005102:	07d0      	lsls	r0, r2, #31
 8005104:	d502      	bpl.n	800510c <_printf_float+0x194>
 8005106:	3301      	adds	r3, #1
 8005108:	440b      	add	r3, r1
 800510a:	6123      	str	r3, [r4, #16]
 800510c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800510e:	f04f 0900 	mov.w	r9, #0
 8005112:	e7db      	b.n	80050cc <_printf_float+0x154>
 8005114:	b913      	cbnz	r3, 800511c <_printf_float+0x1a4>
 8005116:	6822      	ldr	r2, [r4, #0]
 8005118:	07d2      	lsls	r2, r2, #31
 800511a:	d501      	bpl.n	8005120 <_printf_float+0x1a8>
 800511c:	3302      	adds	r3, #2
 800511e:	e7f4      	b.n	800510a <_printf_float+0x192>
 8005120:	2301      	movs	r3, #1
 8005122:	e7f2      	b.n	800510a <_printf_float+0x192>
 8005124:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800512a:	4299      	cmp	r1, r3
 800512c:	db05      	blt.n	800513a <_printf_float+0x1c2>
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	6121      	str	r1, [r4, #16]
 8005132:	07d8      	lsls	r0, r3, #31
 8005134:	d5ea      	bpl.n	800510c <_printf_float+0x194>
 8005136:	1c4b      	adds	r3, r1, #1
 8005138:	e7e7      	b.n	800510a <_printf_float+0x192>
 800513a:	2900      	cmp	r1, #0
 800513c:	bfd4      	ite	le
 800513e:	f1c1 0202 	rsble	r2, r1, #2
 8005142:	2201      	movgt	r2, #1
 8005144:	4413      	add	r3, r2
 8005146:	e7e0      	b.n	800510a <_printf_float+0x192>
 8005148:	6823      	ldr	r3, [r4, #0]
 800514a:	055a      	lsls	r2, r3, #21
 800514c:	d407      	bmi.n	800515e <_printf_float+0x1e6>
 800514e:	6923      	ldr	r3, [r4, #16]
 8005150:	4642      	mov	r2, r8
 8005152:	4631      	mov	r1, r6
 8005154:	4628      	mov	r0, r5
 8005156:	47b8      	blx	r7
 8005158:	3001      	adds	r0, #1
 800515a:	d12b      	bne.n	80051b4 <_printf_float+0x23c>
 800515c:	e767      	b.n	800502e <_printf_float+0xb6>
 800515e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005162:	f240 80dd 	bls.w	8005320 <_printf_float+0x3a8>
 8005166:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800516a:	2200      	movs	r2, #0
 800516c:	2300      	movs	r3, #0
 800516e:	f7fb fcd3 	bl	8000b18 <__aeabi_dcmpeq>
 8005172:	2800      	cmp	r0, #0
 8005174:	d033      	beq.n	80051de <_printf_float+0x266>
 8005176:	4a37      	ldr	r2, [pc, #220]	@ (8005254 <_printf_float+0x2dc>)
 8005178:	2301      	movs	r3, #1
 800517a:	4631      	mov	r1, r6
 800517c:	4628      	mov	r0, r5
 800517e:	47b8      	blx	r7
 8005180:	3001      	adds	r0, #1
 8005182:	f43f af54 	beq.w	800502e <_printf_float+0xb6>
 8005186:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800518a:	4543      	cmp	r3, r8
 800518c:	db02      	blt.n	8005194 <_printf_float+0x21c>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	07d8      	lsls	r0, r3, #31
 8005192:	d50f      	bpl.n	80051b4 <_printf_float+0x23c>
 8005194:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005198:	4631      	mov	r1, r6
 800519a:	4628      	mov	r0, r5
 800519c:	47b8      	blx	r7
 800519e:	3001      	adds	r0, #1
 80051a0:	f43f af45 	beq.w	800502e <_printf_float+0xb6>
 80051a4:	f04f 0900 	mov.w	r9, #0
 80051a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80051ac:	f104 0a1a 	add.w	sl, r4, #26
 80051b0:	45c8      	cmp	r8, r9
 80051b2:	dc09      	bgt.n	80051c8 <_printf_float+0x250>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	079b      	lsls	r3, r3, #30
 80051b8:	f100 8103 	bmi.w	80053c2 <_printf_float+0x44a>
 80051bc:	68e0      	ldr	r0, [r4, #12]
 80051be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051c0:	4298      	cmp	r0, r3
 80051c2:	bfb8      	it	lt
 80051c4:	4618      	movlt	r0, r3
 80051c6:	e734      	b.n	8005032 <_printf_float+0xba>
 80051c8:	2301      	movs	r3, #1
 80051ca:	4652      	mov	r2, sl
 80051cc:	4631      	mov	r1, r6
 80051ce:	4628      	mov	r0, r5
 80051d0:	47b8      	blx	r7
 80051d2:	3001      	adds	r0, #1
 80051d4:	f43f af2b 	beq.w	800502e <_printf_float+0xb6>
 80051d8:	f109 0901 	add.w	r9, r9, #1
 80051dc:	e7e8      	b.n	80051b0 <_printf_float+0x238>
 80051de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	dc39      	bgt.n	8005258 <_printf_float+0x2e0>
 80051e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005254 <_printf_float+0x2dc>)
 80051e6:	2301      	movs	r3, #1
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	f43f af1d 	beq.w	800502e <_printf_float+0xb6>
 80051f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80051f8:	ea59 0303 	orrs.w	r3, r9, r3
 80051fc:	d102      	bne.n	8005204 <_printf_float+0x28c>
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	07d9      	lsls	r1, r3, #31
 8005202:	d5d7      	bpl.n	80051b4 <_printf_float+0x23c>
 8005204:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005208:	4631      	mov	r1, r6
 800520a:	4628      	mov	r0, r5
 800520c:	47b8      	blx	r7
 800520e:	3001      	adds	r0, #1
 8005210:	f43f af0d 	beq.w	800502e <_printf_float+0xb6>
 8005214:	f04f 0a00 	mov.w	sl, #0
 8005218:	f104 0b1a 	add.w	fp, r4, #26
 800521c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800521e:	425b      	negs	r3, r3
 8005220:	4553      	cmp	r3, sl
 8005222:	dc01      	bgt.n	8005228 <_printf_float+0x2b0>
 8005224:	464b      	mov	r3, r9
 8005226:	e793      	b.n	8005150 <_printf_float+0x1d8>
 8005228:	2301      	movs	r3, #1
 800522a:	465a      	mov	r2, fp
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f aefb 	beq.w	800502e <_printf_float+0xb6>
 8005238:	f10a 0a01 	add.w	sl, sl, #1
 800523c:	e7ee      	b.n	800521c <_printf_float+0x2a4>
 800523e:	bf00      	nop
 8005240:	7fefffff 	.word	0x7fefffff
 8005244:	080079b0 	.word	0x080079b0
 8005248:	080079b4 	.word	0x080079b4
 800524c:	080079b8 	.word	0x080079b8
 8005250:	080079bc 	.word	0x080079bc
 8005254:	080079c0 	.word	0x080079c0
 8005258:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800525a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800525e:	4553      	cmp	r3, sl
 8005260:	bfa8      	it	ge
 8005262:	4653      	movge	r3, sl
 8005264:	2b00      	cmp	r3, #0
 8005266:	4699      	mov	r9, r3
 8005268:	dc36      	bgt.n	80052d8 <_printf_float+0x360>
 800526a:	f04f 0b00 	mov.w	fp, #0
 800526e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005272:	f104 021a 	add.w	r2, r4, #26
 8005276:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005278:	9306      	str	r3, [sp, #24]
 800527a:	eba3 0309 	sub.w	r3, r3, r9
 800527e:	455b      	cmp	r3, fp
 8005280:	dc31      	bgt.n	80052e6 <_printf_float+0x36e>
 8005282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005284:	459a      	cmp	sl, r3
 8005286:	dc3a      	bgt.n	80052fe <_printf_float+0x386>
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	07da      	lsls	r2, r3, #31
 800528c:	d437      	bmi.n	80052fe <_printf_float+0x386>
 800528e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005290:	ebaa 0903 	sub.w	r9, sl, r3
 8005294:	9b06      	ldr	r3, [sp, #24]
 8005296:	ebaa 0303 	sub.w	r3, sl, r3
 800529a:	4599      	cmp	r9, r3
 800529c:	bfa8      	it	ge
 800529e:	4699      	movge	r9, r3
 80052a0:	f1b9 0f00 	cmp.w	r9, #0
 80052a4:	dc33      	bgt.n	800530e <_printf_float+0x396>
 80052a6:	f04f 0800 	mov.w	r8, #0
 80052aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052ae:	f104 0b1a 	add.w	fp, r4, #26
 80052b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052b4:	ebaa 0303 	sub.w	r3, sl, r3
 80052b8:	eba3 0309 	sub.w	r3, r3, r9
 80052bc:	4543      	cmp	r3, r8
 80052be:	f77f af79 	ble.w	80051b4 <_printf_float+0x23c>
 80052c2:	2301      	movs	r3, #1
 80052c4:	465a      	mov	r2, fp
 80052c6:	4631      	mov	r1, r6
 80052c8:	4628      	mov	r0, r5
 80052ca:	47b8      	blx	r7
 80052cc:	3001      	adds	r0, #1
 80052ce:	f43f aeae 	beq.w	800502e <_printf_float+0xb6>
 80052d2:	f108 0801 	add.w	r8, r8, #1
 80052d6:	e7ec      	b.n	80052b2 <_printf_float+0x33a>
 80052d8:	4642      	mov	r2, r8
 80052da:	4631      	mov	r1, r6
 80052dc:	4628      	mov	r0, r5
 80052de:	47b8      	blx	r7
 80052e0:	3001      	adds	r0, #1
 80052e2:	d1c2      	bne.n	800526a <_printf_float+0x2f2>
 80052e4:	e6a3      	b.n	800502e <_printf_float+0xb6>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4631      	mov	r1, r6
 80052ea:	4628      	mov	r0, r5
 80052ec:	9206      	str	r2, [sp, #24]
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f ae9c 	beq.w	800502e <_printf_float+0xb6>
 80052f6:	9a06      	ldr	r2, [sp, #24]
 80052f8:	f10b 0b01 	add.w	fp, fp, #1
 80052fc:	e7bb      	b.n	8005276 <_printf_float+0x2fe>
 80052fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005302:	4631      	mov	r1, r6
 8005304:	4628      	mov	r0, r5
 8005306:	47b8      	blx	r7
 8005308:	3001      	adds	r0, #1
 800530a:	d1c0      	bne.n	800528e <_printf_float+0x316>
 800530c:	e68f      	b.n	800502e <_printf_float+0xb6>
 800530e:	9a06      	ldr	r2, [sp, #24]
 8005310:	464b      	mov	r3, r9
 8005312:	4442      	add	r2, r8
 8005314:	4631      	mov	r1, r6
 8005316:	4628      	mov	r0, r5
 8005318:	47b8      	blx	r7
 800531a:	3001      	adds	r0, #1
 800531c:	d1c3      	bne.n	80052a6 <_printf_float+0x32e>
 800531e:	e686      	b.n	800502e <_printf_float+0xb6>
 8005320:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005324:	f1ba 0f01 	cmp.w	sl, #1
 8005328:	dc01      	bgt.n	800532e <_printf_float+0x3b6>
 800532a:	07db      	lsls	r3, r3, #31
 800532c:	d536      	bpl.n	800539c <_printf_float+0x424>
 800532e:	2301      	movs	r3, #1
 8005330:	4642      	mov	r2, r8
 8005332:	4631      	mov	r1, r6
 8005334:	4628      	mov	r0, r5
 8005336:	47b8      	blx	r7
 8005338:	3001      	adds	r0, #1
 800533a:	f43f ae78 	beq.w	800502e <_printf_float+0xb6>
 800533e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005342:	4631      	mov	r1, r6
 8005344:	4628      	mov	r0, r5
 8005346:	47b8      	blx	r7
 8005348:	3001      	adds	r0, #1
 800534a:	f43f ae70 	beq.w	800502e <_printf_float+0xb6>
 800534e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005352:	2200      	movs	r2, #0
 8005354:	2300      	movs	r3, #0
 8005356:	f10a 3aff 	add.w	sl, sl, #4294967295
 800535a:	f7fb fbdd 	bl	8000b18 <__aeabi_dcmpeq>
 800535e:	b9c0      	cbnz	r0, 8005392 <_printf_float+0x41a>
 8005360:	4653      	mov	r3, sl
 8005362:	f108 0201 	add.w	r2, r8, #1
 8005366:	4631      	mov	r1, r6
 8005368:	4628      	mov	r0, r5
 800536a:	47b8      	blx	r7
 800536c:	3001      	adds	r0, #1
 800536e:	d10c      	bne.n	800538a <_printf_float+0x412>
 8005370:	e65d      	b.n	800502e <_printf_float+0xb6>
 8005372:	2301      	movs	r3, #1
 8005374:	465a      	mov	r2, fp
 8005376:	4631      	mov	r1, r6
 8005378:	4628      	mov	r0, r5
 800537a:	47b8      	blx	r7
 800537c:	3001      	adds	r0, #1
 800537e:	f43f ae56 	beq.w	800502e <_printf_float+0xb6>
 8005382:	f108 0801 	add.w	r8, r8, #1
 8005386:	45d0      	cmp	r8, sl
 8005388:	dbf3      	blt.n	8005372 <_printf_float+0x3fa>
 800538a:	464b      	mov	r3, r9
 800538c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005390:	e6df      	b.n	8005152 <_printf_float+0x1da>
 8005392:	f04f 0800 	mov.w	r8, #0
 8005396:	f104 0b1a 	add.w	fp, r4, #26
 800539a:	e7f4      	b.n	8005386 <_printf_float+0x40e>
 800539c:	2301      	movs	r3, #1
 800539e:	4642      	mov	r2, r8
 80053a0:	e7e1      	b.n	8005366 <_printf_float+0x3ee>
 80053a2:	2301      	movs	r3, #1
 80053a4:	464a      	mov	r2, r9
 80053a6:	4631      	mov	r1, r6
 80053a8:	4628      	mov	r0, r5
 80053aa:	47b8      	blx	r7
 80053ac:	3001      	adds	r0, #1
 80053ae:	f43f ae3e 	beq.w	800502e <_printf_float+0xb6>
 80053b2:	f108 0801 	add.w	r8, r8, #1
 80053b6:	68e3      	ldr	r3, [r4, #12]
 80053b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80053ba:	1a5b      	subs	r3, r3, r1
 80053bc:	4543      	cmp	r3, r8
 80053be:	dcf0      	bgt.n	80053a2 <_printf_float+0x42a>
 80053c0:	e6fc      	b.n	80051bc <_printf_float+0x244>
 80053c2:	f04f 0800 	mov.w	r8, #0
 80053c6:	f104 0919 	add.w	r9, r4, #25
 80053ca:	e7f4      	b.n	80053b6 <_printf_float+0x43e>

080053cc <_printf_common>:
 80053cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d0:	4616      	mov	r6, r2
 80053d2:	4698      	mov	r8, r3
 80053d4:	688a      	ldr	r2, [r1, #8]
 80053d6:	690b      	ldr	r3, [r1, #16]
 80053d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053dc:	4293      	cmp	r3, r2
 80053de:	bfb8      	it	lt
 80053e0:	4613      	movlt	r3, r2
 80053e2:	6033      	str	r3, [r6, #0]
 80053e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053e8:	4607      	mov	r7, r0
 80053ea:	460c      	mov	r4, r1
 80053ec:	b10a      	cbz	r2, 80053f2 <_printf_common+0x26>
 80053ee:	3301      	adds	r3, #1
 80053f0:	6033      	str	r3, [r6, #0]
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	0699      	lsls	r1, r3, #26
 80053f6:	bf42      	ittt	mi
 80053f8:	6833      	ldrmi	r3, [r6, #0]
 80053fa:	3302      	addmi	r3, #2
 80053fc:	6033      	strmi	r3, [r6, #0]
 80053fe:	6825      	ldr	r5, [r4, #0]
 8005400:	f015 0506 	ands.w	r5, r5, #6
 8005404:	d106      	bne.n	8005414 <_printf_common+0x48>
 8005406:	f104 0a19 	add.w	sl, r4, #25
 800540a:	68e3      	ldr	r3, [r4, #12]
 800540c:	6832      	ldr	r2, [r6, #0]
 800540e:	1a9b      	subs	r3, r3, r2
 8005410:	42ab      	cmp	r3, r5
 8005412:	dc26      	bgt.n	8005462 <_printf_common+0x96>
 8005414:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005418:	6822      	ldr	r2, [r4, #0]
 800541a:	3b00      	subs	r3, #0
 800541c:	bf18      	it	ne
 800541e:	2301      	movne	r3, #1
 8005420:	0692      	lsls	r2, r2, #26
 8005422:	d42b      	bmi.n	800547c <_printf_common+0xb0>
 8005424:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005428:	4641      	mov	r1, r8
 800542a:	4638      	mov	r0, r7
 800542c:	47c8      	blx	r9
 800542e:	3001      	adds	r0, #1
 8005430:	d01e      	beq.n	8005470 <_printf_common+0xa4>
 8005432:	6823      	ldr	r3, [r4, #0]
 8005434:	6922      	ldr	r2, [r4, #16]
 8005436:	f003 0306 	and.w	r3, r3, #6
 800543a:	2b04      	cmp	r3, #4
 800543c:	bf02      	ittt	eq
 800543e:	68e5      	ldreq	r5, [r4, #12]
 8005440:	6833      	ldreq	r3, [r6, #0]
 8005442:	1aed      	subeq	r5, r5, r3
 8005444:	68a3      	ldr	r3, [r4, #8]
 8005446:	bf0c      	ite	eq
 8005448:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800544c:	2500      	movne	r5, #0
 800544e:	4293      	cmp	r3, r2
 8005450:	bfc4      	itt	gt
 8005452:	1a9b      	subgt	r3, r3, r2
 8005454:	18ed      	addgt	r5, r5, r3
 8005456:	2600      	movs	r6, #0
 8005458:	341a      	adds	r4, #26
 800545a:	42b5      	cmp	r5, r6
 800545c:	d11a      	bne.n	8005494 <_printf_common+0xc8>
 800545e:	2000      	movs	r0, #0
 8005460:	e008      	b.n	8005474 <_printf_common+0xa8>
 8005462:	2301      	movs	r3, #1
 8005464:	4652      	mov	r2, sl
 8005466:	4641      	mov	r1, r8
 8005468:	4638      	mov	r0, r7
 800546a:	47c8      	blx	r9
 800546c:	3001      	adds	r0, #1
 800546e:	d103      	bne.n	8005478 <_printf_common+0xac>
 8005470:	f04f 30ff 	mov.w	r0, #4294967295
 8005474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005478:	3501      	adds	r5, #1
 800547a:	e7c6      	b.n	800540a <_printf_common+0x3e>
 800547c:	18e1      	adds	r1, r4, r3
 800547e:	1c5a      	adds	r2, r3, #1
 8005480:	2030      	movs	r0, #48	@ 0x30
 8005482:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005486:	4422      	add	r2, r4
 8005488:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800548c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005490:	3302      	adds	r3, #2
 8005492:	e7c7      	b.n	8005424 <_printf_common+0x58>
 8005494:	2301      	movs	r3, #1
 8005496:	4622      	mov	r2, r4
 8005498:	4641      	mov	r1, r8
 800549a:	4638      	mov	r0, r7
 800549c:	47c8      	blx	r9
 800549e:	3001      	adds	r0, #1
 80054a0:	d0e6      	beq.n	8005470 <_printf_common+0xa4>
 80054a2:	3601      	adds	r6, #1
 80054a4:	e7d9      	b.n	800545a <_printf_common+0x8e>
	...

080054a8 <_printf_i>:
 80054a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054ac:	7e0f      	ldrb	r7, [r1, #24]
 80054ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054b0:	2f78      	cmp	r7, #120	@ 0x78
 80054b2:	4691      	mov	r9, r2
 80054b4:	4680      	mov	r8, r0
 80054b6:	460c      	mov	r4, r1
 80054b8:	469a      	mov	sl, r3
 80054ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054be:	d807      	bhi.n	80054d0 <_printf_i+0x28>
 80054c0:	2f62      	cmp	r7, #98	@ 0x62
 80054c2:	d80a      	bhi.n	80054da <_printf_i+0x32>
 80054c4:	2f00      	cmp	r7, #0
 80054c6:	f000 80d2 	beq.w	800566e <_printf_i+0x1c6>
 80054ca:	2f58      	cmp	r7, #88	@ 0x58
 80054cc:	f000 80b9 	beq.w	8005642 <_printf_i+0x19a>
 80054d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054d8:	e03a      	b.n	8005550 <_printf_i+0xa8>
 80054da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054de:	2b15      	cmp	r3, #21
 80054e0:	d8f6      	bhi.n	80054d0 <_printf_i+0x28>
 80054e2:	a101      	add	r1, pc, #4	@ (adr r1, 80054e8 <_printf_i+0x40>)
 80054e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054e8:	08005541 	.word	0x08005541
 80054ec:	08005555 	.word	0x08005555
 80054f0:	080054d1 	.word	0x080054d1
 80054f4:	080054d1 	.word	0x080054d1
 80054f8:	080054d1 	.word	0x080054d1
 80054fc:	080054d1 	.word	0x080054d1
 8005500:	08005555 	.word	0x08005555
 8005504:	080054d1 	.word	0x080054d1
 8005508:	080054d1 	.word	0x080054d1
 800550c:	080054d1 	.word	0x080054d1
 8005510:	080054d1 	.word	0x080054d1
 8005514:	08005655 	.word	0x08005655
 8005518:	0800557f 	.word	0x0800557f
 800551c:	0800560f 	.word	0x0800560f
 8005520:	080054d1 	.word	0x080054d1
 8005524:	080054d1 	.word	0x080054d1
 8005528:	08005677 	.word	0x08005677
 800552c:	080054d1 	.word	0x080054d1
 8005530:	0800557f 	.word	0x0800557f
 8005534:	080054d1 	.word	0x080054d1
 8005538:	080054d1 	.word	0x080054d1
 800553c:	08005617 	.word	0x08005617
 8005540:	6833      	ldr	r3, [r6, #0]
 8005542:	1d1a      	adds	r2, r3, #4
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6032      	str	r2, [r6, #0]
 8005548:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800554c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005550:	2301      	movs	r3, #1
 8005552:	e09d      	b.n	8005690 <_printf_i+0x1e8>
 8005554:	6833      	ldr	r3, [r6, #0]
 8005556:	6820      	ldr	r0, [r4, #0]
 8005558:	1d19      	adds	r1, r3, #4
 800555a:	6031      	str	r1, [r6, #0]
 800555c:	0606      	lsls	r6, r0, #24
 800555e:	d501      	bpl.n	8005564 <_printf_i+0xbc>
 8005560:	681d      	ldr	r5, [r3, #0]
 8005562:	e003      	b.n	800556c <_printf_i+0xc4>
 8005564:	0645      	lsls	r5, r0, #25
 8005566:	d5fb      	bpl.n	8005560 <_printf_i+0xb8>
 8005568:	f9b3 5000 	ldrsh.w	r5, [r3]
 800556c:	2d00      	cmp	r5, #0
 800556e:	da03      	bge.n	8005578 <_printf_i+0xd0>
 8005570:	232d      	movs	r3, #45	@ 0x2d
 8005572:	426d      	negs	r5, r5
 8005574:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005578:	4859      	ldr	r0, [pc, #356]	@ (80056e0 <_printf_i+0x238>)
 800557a:	230a      	movs	r3, #10
 800557c:	e011      	b.n	80055a2 <_printf_i+0xfa>
 800557e:	6821      	ldr	r1, [r4, #0]
 8005580:	6833      	ldr	r3, [r6, #0]
 8005582:	0608      	lsls	r0, r1, #24
 8005584:	f853 5b04 	ldr.w	r5, [r3], #4
 8005588:	d402      	bmi.n	8005590 <_printf_i+0xe8>
 800558a:	0649      	lsls	r1, r1, #25
 800558c:	bf48      	it	mi
 800558e:	b2ad      	uxthmi	r5, r5
 8005590:	2f6f      	cmp	r7, #111	@ 0x6f
 8005592:	4853      	ldr	r0, [pc, #332]	@ (80056e0 <_printf_i+0x238>)
 8005594:	6033      	str	r3, [r6, #0]
 8005596:	bf14      	ite	ne
 8005598:	230a      	movne	r3, #10
 800559a:	2308      	moveq	r3, #8
 800559c:	2100      	movs	r1, #0
 800559e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055a2:	6866      	ldr	r6, [r4, #4]
 80055a4:	60a6      	str	r6, [r4, #8]
 80055a6:	2e00      	cmp	r6, #0
 80055a8:	bfa2      	ittt	ge
 80055aa:	6821      	ldrge	r1, [r4, #0]
 80055ac:	f021 0104 	bicge.w	r1, r1, #4
 80055b0:	6021      	strge	r1, [r4, #0]
 80055b2:	b90d      	cbnz	r5, 80055b8 <_printf_i+0x110>
 80055b4:	2e00      	cmp	r6, #0
 80055b6:	d04b      	beq.n	8005650 <_printf_i+0x1a8>
 80055b8:	4616      	mov	r6, r2
 80055ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80055be:	fb03 5711 	mls	r7, r3, r1, r5
 80055c2:	5dc7      	ldrb	r7, [r0, r7]
 80055c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055c8:	462f      	mov	r7, r5
 80055ca:	42bb      	cmp	r3, r7
 80055cc:	460d      	mov	r5, r1
 80055ce:	d9f4      	bls.n	80055ba <_printf_i+0x112>
 80055d0:	2b08      	cmp	r3, #8
 80055d2:	d10b      	bne.n	80055ec <_printf_i+0x144>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	07df      	lsls	r7, r3, #31
 80055d8:	d508      	bpl.n	80055ec <_printf_i+0x144>
 80055da:	6923      	ldr	r3, [r4, #16]
 80055dc:	6861      	ldr	r1, [r4, #4]
 80055de:	4299      	cmp	r1, r3
 80055e0:	bfde      	ittt	le
 80055e2:	2330      	movle	r3, #48	@ 0x30
 80055e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80055ec:	1b92      	subs	r2, r2, r6
 80055ee:	6122      	str	r2, [r4, #16]
 80055f0:	f8cd a000 	str.w	sl, [sp]
 80055f4:	464b      	mov	r3, r9
 80055f6:	aa03      	add	r2, sp, #12
 80055f8:	4621      	mov	r1, r4
 80055fa:	4640      	mov	r0, r8
 80055fc:	f7ff fee6 	bl	80053cc <_printf_common>
 8005600:	3001      	adds	r0, #1
 8005602:	d14a      	bne.n	800569a <_printf_i+0x1f2>
 8005604:	f04f 30ff 	mov.w	r0, #4294967295
 8005608:	b004      	add	sp, #16
 800560a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	f043 0320 	orr.w	r3, r3, #32
 8005614:	6023      	str	r3, [r4, #0]
 8005616:	4833      	ldr	r0, [pc, #204]	@ (80056e4 <_printf_i+0x23c>)
 8005618:	2778      	movs	r7, #120	@ 0x78
 800561a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	6831      	ldr	r1, [r6, #0]
 8005622:	061f      	lsls	r7, r3, #24
 8005624:	f851 5b04 	ldr.w	r5, [r1], #4
 8005628:	d402      	bmi.n	8005630 <_printf_i+0x188>
 800562a:	065f      	lsls	r7, r3, #25
 800562c:	bf48      	it	mi
 800562e:	b2ad      	uxthmi	r5, r5
 8005630:	6031      	str	r1, [r6, #0]
 8005632:	07d9      	lsls	r1, r3, #31
 8005634:	bf44      	itt	mi
 8005636:	f043 0320 	orrmi.w	r3, r3, #32
 800563a:	6023      	strmi	r3, [r4, #0]
 800563c:	b11d      	cbz	r5, 8005646 <_printf_i+0x19e>
 800563e:	2310      	movs	r3, #16
 8005640:	e7ac      	b.n	800559c <_printf_i+0xf4>
 8005642:	4827      	ldr	r0, [pc, #156]	@ (80056e0 <_printf_i+0x238>)
 8005644:	e7e9      	b.n	800561a <_printf_i+0x172>
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	f023 0320 	bic.w	r3, r3, #32
 800564c:	6023      	str	r3, [r4, #0]
 800564e:	e7f6      	b.n	800563e <_printf_i+0x196>
 8005650:	4616      	mov	r6, r2
 8005652:	e7bd      	b.n	80055d0 <_printf_i+0x128>
 8005654:	6833      	ldr	r3, [r6, #0]
 8005656:	6825      	ldr	r5, [r4, #0]
 8005658:	6961      	ldr	r1, [r4, #20]
 800565a:	1d18      	adds	r0, r3, #4
 800565c:	6030      	str	r0, [r6, #0]
 800565e:	062e      	lsls	r6, r5, #24
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	d501      	bpl.n	8005668 <_printf_i+0x1c0>
 8005664:	6019      	str	r1, [r3, #0]
 8005666:	e002      	b.n	800566e <_printf_i+0x1c6>
 8005668:	0668      	lsls	r0, r5, #25
 800566a:	d5fb      	bpl.n	8005664 <_printf_i+0x1bc>
 800566c:	8019      	strh	r1, [r3, #0]
 800566e:	2300      	movs	r3, #0
 8005670:	6123      	str	r3, [r4, #16]
 8005672:	4616      	mov	r6, r2
 8005674:	e7bc      	b.n	80055f0 <_printf_i+0x148>
 8005676:	6833      	ldr	r3, [r6, #0]
 8005678:	1d1a      	adds	r2, r3, #4
 800567a:	6032      	str	r2, [r6, #0]
 800567c:	681e      	ldr	r6, [r3, #0]
 800567e:	6862      	ldr	r2, [r4, #4]
 8005680:	2100      	movs	r1, #0
 8005682:	4630      	mov	r0, r6
 8005684:	f7fa fdcc 	bl	8000220 <memchr>
 8005688:	b108      	cbz	r0, 800568e <_printf_i+0x1e6>
 800568a:	1b80      	subs	r0, r0, r6
 800568c:	6060      	str	r0, [r4, #4]
 800568e:	6863      	ldr	r3, [r4, #4]
 8005690:	6123      	str	r3, [r4, #16]
 8005692:	2300      	movs	r3, #0
 8005694:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005698:	e7aa      	b.n	80055f0 <_printf_i+0x148>
 800569a:	6923      	ldr	r3, [r4, #16]
 800569c:	4632      	mov	r2, r6
 800569e:	4649      	mov	r1, r9
 80056a0:	4640      	mov	r0, r8
 80056a2:	47d0      	blx	sl
 80056a4:	3001      	adds	r0, #1
 80056a6:	d0ad      	beq.n	8005604 <_printf_i+0x15c>
 80056a8:	6823      	ldr	r3, [r4, #0]
 80056aa:	079b      	lsls	r3, r3, #30
 80056ac:	d413      	bmi.n	80056d6 <_printf_i+0x22e>
 80056ae:	68e0      	ldr	r0, [r4, #12]
 80056b0:	9b03      	ldr	r3, [sp, #12]
 80056b2:	4298      	cmp	r0, r3
 80056b4:	bfb8      	it	lt
 80056b6:	4618      	movlt	r0, r3
 80056b8:	e7a6      	b.n	8005608 <_printf_i+0x160>
 80056ba:	2301      	movs	r3, #1
 80056bc:	4632      	mov	r2, r6
 80056be:	4649      	mov	r1, r9
 80056c0:	4640      	mov	r0, r8
 80056c2:	47d0      	blx	sl
 80056c4:	3001      	adds	r0, #1
 80056c6:	d09d      	beq.n	8005604 <_printf_i+0x15c>
 80056c8:	3501      	adds	r5, #1
 80056ca:	68e3      	ldr	r3, [r4, #12]
 80056cc:	9903      	ldr	r1, [sp, #12]
 80056ce:	1a5b      	subs	r3, r3, r1
 80056d0:	42ab      	cmp	r3, r5
 80056d2:	dcf2      	bgt.n	80056ba <_printf_i+0x212>
 80056d4:	e7eb      	b.n	80056ae <_printf_i+0x206>
 80056d6:	2500      	movs	r5, #0
 80056d8:	f104 0619 	add.w	r6, r4, #25
 80056dc:	e7f5      	b.n	80056ca <_printf_i+0x222>
 80056de:	bf00      	nop
 80056e0:	080079c2 	.word	0x080079c2
 80056e4:	080079d3 	.word	0x080079d3

080056e8 <std>:
 80056e8:	2300      	movs	r3, #0
 80056ea:	b510      	push	{r4, lr}
 80056ec:	4604      	mov	r4, r0
 80056ee:	e9c0 3300 	strd	r3, r3, [r0]
 80056f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056f6:	6083      	str	r3, [r0, #8]
 80056f8:	8181      	strh	r1, [r0, #12]
 80056fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80056fc:	81c2      	strh	r2, [r0, #14]
 80056fe:	6183      	str	r3, [r0, #24]
 8005700:	4619      	mov	r1, r3
 8005702:	2208      	movs	r2, #8
 8005704:	305c      	adds	r0, #92	@ 0x5c
 8005706:	f000 f9f9 	bl	8005afc <memset>
 800570a:	4b0d      	ldr	r3, [pc, #52]	@ (8005740 <std+0x58>)
 800570c:	6263      	str	r3, [r4, #36]	@ 0x24
 800570e:	4b0d      	ldr	r3, [pc, #52]	@ (8005744 <std+0x5c>)
 8005710:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005712:	4b0d      	ldr	r3, [pc, #52]	@ (8005748 <std+0x60>)
 8005714:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005716:	4b0d      	ldr	r3, [pc, #52]	@ (800574c <std+0x64>)
 8005718:	6323      	str	r3, [r4, #48]	@ 0x30
 800571a:	4b0d      	ldr	r3, [pc, #52]	@ (8005750 <std+0x68>)
 800571c:	6224      	str	r4, [r4, #32]
 800571e:	429c      	cmp	r4, r3
 8005720:	d006      	beq.n	8005730 <std+0x48>
 8005722:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005726:	4294      	cmp	r4, r2
 8005728:	d002      	beq.n	8005730 <std+0x48>
 800572a:	33d0      	adds	r3, #208	@ 0xd0
 800572c:	429c      	cmp	r4, r3
 800572e:	d105      	bne.n	800573c <std+0x54>
 8005730:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005738:	f000 ba5c 	b.w	8005bf4 <__retarget_lock_init_recursive>
 800573c:	bd10      	pop	{r4, pc}
 800573e:	bf00      	nop
 8005740:	0800594d 	.word	0x0800594d
 8005744:	0800596f 	.word	0x0800596f
 8005748:	080059a7 	.word	0x080059a7
 800574c:	080059cb 	.word	0x080059cb
 8005750:	200002e0 	.word	0x200002e0

08005754 <stdio_exit_handler>:
 8005754:	4a02      	ldr	r2, [pc, #8]	@ (8005760 <stdio_exit_handler+0xc>)
 8005756:	4903      	ldr	r1, [pc, #12]	@ (8005764 <stdio_exit_handler+0x10>)
 8005758:	4803      	ldr	r0, [pc, #12]	@ (8005768 <stdio_exit_handler+0x14>)
 800575a:	f000 b869 	b.w	8005830 <_fwalk_sglue>
 800575e:	bf00      	nop
 8005760:	2000000c 	.word	0x2000000c
 8005764:	08007541 	.word	0x08007541
 8005768:	2000001c 	.word	0x2000001c

0800576c <cleanup_stdio>:
 800576c:	6841      	ldr	r1, [r0, #4]
 800576e:	4b0c      	ldr	r3, [pc, #48]	@ (80057a0 <cleanup_stdio+0x34>)
 8005770:	4299      	cmp	r1, r3
 8005772:	b510      	push	{r4, lr}
 8005774:	4604      	mov	r4, r0
 8005776:	d001      	beq.n	800577c <cleanup_stdio+0x10>
 8005778:	f001 fee2 	bl	8007540 <_fflush_r>
 800577c:	68a1      	ldr	r1, [r4, #8]
 800577e:	4b09      	ldr	r3, [pc, #36]	@ (80057a4 <cleanup_stdio+0x38>)
 8005780:	4299      	cmp	r1, r3
 8005782:	d002      	beq.n	800578a <cleanup_stdio+0x1e>
 8005784:	4620      	mov	r0, r4
 8005786:	f001 fedb 	bl	8007540 <_fflush_r>
 800578a:	68e1      	ldr	r1, [r4, #12]
 800578c:	4b06      	ldr	r3, [pc, #24]	@ (80057a8 <cleanup_stdio+0x3c>)
 800578e:	4299      	cmp	r1, r3
 8005790:	d004      	beq.n	800579c <cleanup_stdio+0x30>
 8005792:	4620      	mov	r0, r4
 8005794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005798:	f001 bed2 	b.w	8007540 <_fflush_r>
 800579c:	bd10      	pop	{r4, pc}
 800579e:	bf00      	nop
 80057a0:	200002e0 	.word	0x200002e0
 80057a4:	20000348 	.word	0x20000348
 80057a8:	200003b0 	.word	0x200003b0

080057ac <global_stdio_init.part.0>:
 80057ac:	b510      	push	{r4, lr}
 80057ae:	4b0b      	ldr	r3, [pc, #44]	@ (80057dc <global_stdio_init.part.0+0x30>)
 80057b0:	4c0b      	ldr	r4, [pc, #44]	@ (80057e0 <global_stdio_init.part.0+0x34>)
 80057b2:	4a0c      	ldr	r2, [pc, #48]	@ (80057e4 <global_stdio_init.part.0+0x38>)
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	4620      	mov	r0, r4
 80057b8:	2200      	movs	r2, #0
 80057ba:	2104      	movs	r1, #4
 80057bc:	f7ff ff94 	bl	80056e8 <std>
 80057c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057c4:	2201      	movs	r2, #1
 80057c6:	2109      	movs	r1, #9
 80057c8:	f7ff ff8e 	bl	80056e8 <std>
 80057cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057d0:	2202      	movs	r2, #2
 80057d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057d6:	2112      	movs	r1, #18
 80057d8:	f7ff bf86 	b.w	80056e8 <std>
 80057dc:	20000418 	.word	0x20000418
 80057e0:	200002e0 	.word	0x200002e0
 80057e4:	08005755 	.word	0x08005755

080057e8 <__sfp_lock_acquire>:
 80057e8:	4801      	ldr	r0, [pc, #4]	@ (80057f0 <__sfp_lock_acquire+0x8>)
 80057ea:	f000 ba04 	b.w	8005bf6 <__retarget_lock_acquire_recursive>
 80057ee:	bf00      	nop
 80057f0:	20000421 	.word	0x20000421

080057f4 <__sfp_lock_release>:
 80057f4:	4801      	ldr	r0, [pc, #4]	@ (80057fc <__sfp_lock_release+0x8>)
 80057f6:	f000 b9ff 	b.w	8005bf8 <__retarget_lock_release_recursive>
 80057fa:	bf00      	nop
 80057fc:	20000421 	.word	0x20000421

08005800 <__sinit>:
 8005800:	b510      	push	{r4, lr}
 8005802:	4604      	mov	r4, r0
 8005804:	f7ff fff0 	bl	80057e8 <__sfp_lock_acquire>
 8005808:	6a23      	ldr	r3, [r4, #32]
 800580a:	b11b      	cbz	r3, 8005814 <__sinit+0x14>
 800580c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005810:	f7ff bff0 	b.w	80057f4 <__sfp_lock_release>
 8005814:	4b04      	ldr	r3, [pc, #16]	@ (8005828 <__sinit+0x28>)
 8005816:	6223      	str	r3, [r4, #32]
 8005818:	4b04      	ldr	r3, [pc, #16]	@ (800582c <__sinit+0x2c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1f5      	bne.n	800580c <__sinit+0xc>
 8005820:	f7ff ffc4 	bl	80057ac <global_stdio_init.part.0>
 8005824:	e7f2      	b.n	800580c <__sinit+0xc>
 8005826:	bf00      	nop
 8005828:	0800576d 	.word	0x0800576d
 800582c:	20000418 	.word	0x20000418

08005830 <_fwalk_sglue>:
 8005830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005834:	4607      	mov	r7, r0
 8005836:	4688      	mov	r8, r1
 8005838:	4614      	mov	r4, r2
 800583a:	2600      	movs	r6, #0
 800583c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005840:	f1b9 0901 	subs.w	r9, r9, #1
 8005844:	d505      	bpl.n	8005852 <_fwalk_sglue+0x22>
 8005846:	6824      	ldr	r4, [r4, #0]
 8005848:	2c00      	cmp	r4, #0
 800584a:	d1f7      	bne.n	800583c <_fwalk_sglue+0xc>
 800584c:	4630      	mov	r0, r6
 800584e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005852:	89ab      	ldrh	r3, [r5, #12]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d907      	bls.n	8005868 <_fwalk_sglue+0x38>
 8005858:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800585c:	3301      	adds	r3, #1
 800585e:	d003      	beq.n	8005868 <_fwalk_sglue+0x38>
 8005860:	4629      	mov	r1, r5
 8005862:	4638      	mov	r0, r7
 8005864:	47c0      	blx	r8
 8005866:	4306      	orrs	r6, r0
 8005868:	3568      	adds	r5, #104	@ 0x68
 800586a:	e7e9      	b.n	8005840 <_fwalk_sglue+0x10>

0800586c <iprintf>:
 800586c:	b40f      	push	{r0, r1, r2, r3}
 800586e:	b507      	push	{r0, r1, r2, lr}
 8005870:	4906      	ldr	r1, [pc, #24]	@ (800588c <iprintf+0x20>)
 8005872:	ab04      	add	r3, sp, #16
 8005874:	6808      	ldr	r0, [r1, #0]
 8005876:	f853 2b04 	ldr.w	r2, [r3], #4
 800587a:	6881      	ldr	r1, [r0, #8]
 800587c:	9301      	str	r3, [sp, #4]
 800587e:	f001 fcc3 	bl	8007208 <_vfiprintf_r>
 8005882:	b003      	add	sp, #12
 8005884:	f85d eb04 	ldr.w	lr, [sp], #4
 8005888:	b004      	add	sp, #16
 800588a:	4770      	bx	lr
 800588c:	20000018 	.word	0x20000018

08005890 <_puts_r>:
 8005890:	6a03      	ldr	r3, [r0, #32]
 8005892:	b570      	push	{r4, r5, r6, lr}
 8005894:	6884      	ldr	r4, [r0, #8]
 8005896:	4605      	mov	r5, r0
 8005898:	460e      	mov	r6, r1
 800589a:	b90b      	cbnz	r3, 80058a0 <_puts_r+0x10>
 800589c:	f7ff ffb0 	bl	8005800 <__sinit>
 80058a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80058a2:	07db      	lsls	r3, r3, #31
 80058a4:	d405      	bmi.n	80058b2 <_puts_r+0x22>
 80058a6:	89a3      	ldrh	r3, [r4, #12]
 80058a8:	0598      	lsls	r0, r3, #22
 80058aa:	d402      	bmi.n	80058b2 <_puts_r+0x22>
 80058ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058ae:	f000 f9a2 	bl	8005bf6 <__retarget_lock_acquire_recursive>
 80058b2:	89a3      	ldrh	r3, [r4, #12]
 80058b4:	0719      	lsls	r1, r3, #28
 80058b6:	d502      	bpl.n	80058be <_puts_r+0x2e>
 80058b8:	6923      	ldr	r3, [r4, #16]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d135      	bne.n	800592a <_puts_r+0x9a>
 80058be:	4621      	mov	r1, r4
 80058c0:	4628      	mov	r0, r5
 80058c2:	f000 f8c5 	bl	8005a50 <__swsetup_r>
 80058c6:	b380      	cbz	r0, 800592a <_puts_r+0x9a>
 80058c8:	f04f 35ff 	mov.w	r5, #4294967295
 80058cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80058ce:	07da      	lsls	r2, r3, #31
 80058d0:	d405      	bmi.n	80058de <_puts_r+0x4e>
 80058d2:	89a3      	ldrh	r3, [r4, #12]
 80058d4:	059b      	lsls	r3, r3, #22
 80058d6:	d402      	bmi.n	80058de <_puts_r+0x4e>
 80058d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058da:	f000 f98d 	bl	8005bf8 <__retarget_lock_release_recursive>
 80058de:	4628      	mov	r0, r5
 80058e0:	bd70      	pop	{r4, r5, r6, pc}
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	da04      	bge.n	80058f0 <_puts_r+0x60>
 80058e6:	69a2      	ldr	r2, [r4, #24]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	dc17      	bgt.n	800591c <_puts_r+0x8c>
 80058ec:	290a      	cmp	r1, #10
 80058ee:	d015      	beq.n	800591c <_puts_r+0x8c>
 80058f0:	6823      	ldr	r3, [r4, #0]
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	6022      	str	r2, [r4, #0]
 80058f6:	7019      	strb	r1, [r3, #0]
 80058f8:	68a3      	ldr	r3, [r4, #8]
 80058fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80058fe:	3b01      	subs	r3, #1
 8005900:	60a3      	str	r3, [r4, #8]
 8005902:	2900      	cmp	r1, #0
 8005904:	d1ed      	bne.n	80058e2 <_puts_r+0x52>
 8005906:	2b00      	cmp	r3, #0
 8005908:	da11      	bge.n	800592e <_puts_r+0x9e>
 800590a:	4622      	mov	r2, r4
 800590c:	210a      	movs	r1, #10
 800590e:	4628      	mov	r0, r5
 8005910:	f000 f85f 	bl	80059d2 <__swbuf_r>
 8005914:	3001      	adds	r0, #1
 8005916:	d0d7      	beq.n	80058c8 <_puts_r+0x38>
 8005918:	250a      	movs	r5, #10
 800591a:	e7d7      	b.n	80058cc <_puts_r+0x3c>
 800591c:	4622      	mov	r2, r4
 800591e:	4628      	mov	r0, r5
 8005920:	f000 f857 	bl	80059d2 <__swbuf_r>
 8005924:	3001      	adds	r0, #1
 8005926:	d1e7      	bne.n	80058f8 <_puts_r+0x68>
 8005928:	e7ce      	b.n	80058c8 <_puts_r+0x38>
 800592a:	3e01      	subs	r6, #1
 800592c:	e7e4      	b.n	80058f8 <_puts_r+0x68>
 800592e:	6823      	ldr	r3, [r4, #0]
 8005930:	1c5a      	adds	r2, r3, #1
 8005932:	6022      	str	r2, [r4, #0]
 8005934:	220a      	movs	r2, #10
 8005936:	701a      	strb	r2, [r3, #0]
 8005938:	e7ee      	b.n	8005918 <_puts_r+0x88>
	...

0800593c <puts>:
 800593c:	4b02      	ldr	r3, [pc, #8]	@ (8005948 <puts+0xc>)
 800593e:	4601      	mov	r1, r0
 8005940:	6818      	ldr	r0, [r3, #0]
 8005942:	f7ff bfa5 	b.w	8005890 <_puts_r>
 8005946:	bf00      	nop
 8005948:	20000018 	.word	0x20000018

0800594c <__sread>:
 800594c:	b510      	push	{r4, lr}
 800594e:	460c      	mov	r4, r1
 8005950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005954:	f000 f900 	bl	8005b58 <_read_r>
 8005958:	2800      	cmp	r0, #0
 800595a:	bfab      	itete	ge
 800595c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800595e:	89a3      	ldrhlt	r3, [r4, #12]
 8005960:	181b      	addge	r3, r3, r0
 8005962:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005966:	bfac      	ite	ge
 8005968:	6563      	strge	r3, [r4, #84]	@ 0x54
 800596a:	81a3      	strhlt	r3, [r4, #12]
 800596c:	bd10      	pop	{r4, pc}

0800596e <__swrite>:
 800596e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005972:	461f      	mov	r7, r3
 8005974:	898b      	ldrh	r3, [r1, #12]
 8005976:	05db      	lsls	r3, r3, #23
 8005978:	4605      	mov	r5, r0
 800597a:	460c      	mov	r4, r1
 800597c:	4616      	mov	r6, r2
 800597e:	d505      	bpl.n	800598c <__swrite+0x1e>
 8005980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005984:	2302      	movs	r3, #2
 8005986:	2200      	movs	r2, #0
 8005988:	f000 f8d4 	bl	8005b34 <_lseek_r>
 800598c:	89a3      	ldrh	r3, [r4, #12]
 800598e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005992:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005996:	81a3      	strh	r3, [r4, #12]
 8005998:	4632      	mov	r2, r6
 800599a:	463b      	mov	r3, r7
 800599c:	4628      	mov	r0, r5
 800599e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059a2:	f000 b8eb 	b.w	8005b7c <_write_r>

080059a6 <__sseek>:
 80059a6:	b510      	push	{r4, lr}
 80059a8:	460c      	mov	r4, r1
 80059aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059ae:	f000 f8c1 	bl	8005b34 <_lseek_r>
 80059b2:	1c43      	adds	r3, r0, #1
 80059b4:	89a3      	ldrh	r3, [r4, #12]
 80059b6:	bf15      	itete	ne
 80059b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80059ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80059be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80059c2:	81a3      	strheq	r3, [r4, #12]
 80059c4:	bf18      	it	ne
 80059c6:	81a3      	strhne	r3, [r4, #12]
 80059c8:	bd10      	pop	{r4, pc}

080059ca <__sclose>:
 80059ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059ce:	f000 b8a1 	b.w	8005b14 <_close_r>

080059d2 <__swbuf_r>:
 80059d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059d4:	460e      	mov	r6, r1
 80059d6:	4614      	mov	r4, r2
 80059d8:	4605      	mov	r5, r0
 80059da:	b118      	cbz	r0, 80059e4 <__swbuf_r+0x12>
 80059dc:	6a03      	ldr	r3, [r0, #32]
 80059de:	b90b      	cbnz	r3, 80059e4 <__swbuf_r+0x12>
 80059e0:	f7ff ff0e 	bl	8005800 <__sinit>
 80059e4:	69a3      	ldr	r3, [r4, #24]
 80059e6:	60a3      	str	r3, [r4, #8]
 80059e8:	89a3      	ldrh	r3, [r4, #12]
 80059ea:	071a      	lsls	r2, r3, #28
 80059ec:	d501      	bpl.n	80059f2 <__swbuf_r+0x20>
 80059ee:	6923      	ldr	r3, [r4, #16]
 80059f0:	b943      	cbnz	r3, 8005a04 <__swbuf_r+0x32>
 80059f2:	4621      	mov	r1, r4
 80059f4:	4628      	mov	r0, r5
 80059f6:	f000 f82b 	bl	8005a50 <__swsetup_r>
 80059fa:	b118      	cbz	r0, 8005a04 <__swbuf_r+0x32>
 80059fc:	f04f 37ff 	mov.w	r7, #4294967295
 8005a00:	4638      	mov	r0, r7
 8005a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	6922      	ldr	r2, [r4, #16]
 8005a08:	1a98      	subs	r0, r3, r2
 8005a0a:	6963      	ldr	r3, [r4, #20]
 8005a0c:	b2f6      	uxtb	r6, r6
 8005a0e:	4283      	cmp	r3, r0
 8005a10:	4637      	mov	r7, r6
 8005a12:	dc05      	bgt.n	8005a20 <__swbuf_r+0x4e>
 8005a14:	4621      	mov	r1, r4
 8005a16:	4628      	mov	r0, r5
 8005a18:	f001 fd92 	bl	8007540 <_fflush_r>
 8005a1c:	2800      	cmp	r0, #0
 8005a1e:	d1ed      	bne.n	80059fc <__swbuf_r+0x2a>
 8005a20:	68a3      	ldr	r3, [r4, #8]
 8005a22:	3b01      	subs	r3, #1
 8005a24:	60a3      	str	r3, [r4, #8]
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	1c5a      	adds	r2, r3, #1
 8005a2a:	6022      	str	r2, [r4, #0]
 8005a2c:	701e      	strb	r6, [r3, #0]
 8005a2e:	6962      	ldr	r2, [r4, #20]
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d004      	beq.n	8005a40 <__swbuf_r+0x6e>
 8005a36:	89a3      	ldrh	r3, [r4, #12]
 8005a38:	07db      	lsls	r3, r3, #31
 8005a3a:	d5e1      	bpl.n	8005a00 <__swbuf_r+0x2e>
 8005a3c:	2e0a      	cmp	r6, #10
 8005a3e:	d1df      	bne.n	8005a00 <__swbuf_r+0x2e>
 8005a40:	4621      	mov	r1, r4
 8005a42:	4628      	mov	r0, r5
 8005a44:	f001 fd7c 	bl	8007540 <_fflush_r>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	d0d9      	beq.n	8005a00 <__swbuf_r+0x2e>
 8005a4c:	e7d6      	b.n	80059fc <__swbuf_r+0x2a>
	...

08005a50 <__swsetup_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4b29      	ldr	r3, [pc, #164]	@ (8005af8 <__swsetup_r+0xa8>)
 8005a54:	4605      	mov	r5, r0
 8005a56:	6818      	ldr	r0, [r3, #0]
 8005a58:	460c      	mov	r4, r1
 8005a5a:	b118      	cbz	r0, 8005a64 <__swsetup_r+0x14>
 8005a5c:	6a03      	ldr	r3, [r0, #32]
 8005a5e:	b90b      	cbnz	r3, 8005a64 <__swsetup_r+0x14>
 8005a60:	f7ff fece 	bl	8005800 <__sinit>
 8005a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a68:	0719      	lsls	r1, r3, #28
 8005a6a:	d422      	bmi.n	8005ab2 <__swsetup_r+0x62>
 8005a6c:	06da      	lsls	r2, r3, #27
 8005a6e:	d407      	bmi.n	8005a80 <__swsetup_r+0x30>
 8005a70:	2209      	movs	r2, #9
 8005a72:	602a      	str	r2, [r5, #0]
 8005a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a78:	81a3      	strh	r3, [r4, #12]
 8005a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a7e:	e033      	b.n	8005ae8 <__swsetup_r+0x98>
 8005a80:	0758      	lsls	r0, r3, #29
 8005a82:	d512      	bpl.n	8005aaa <__swsetup_r+0x5a>
 8005a84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a86:	b141      	cbz	r1, 8005a9a <__swsetup_r+0x4a>
 8005a88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a8c:	4299      	cmp	r1, r3
 8005a8e:	d002      	beq.n	8005a96 <__swsetup_r+0x46>
 8005a90:	4628      	mov	r0, r5
 8005a92:	f000 ff0d 	bl	80068b0 <_free_r>
 8005a96:	2300      	movs	r3, #0
 8005a98:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a9a:	89a3      	ldrh	r3, [r4, #12]
 8005a9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005aa0:	81a3      	strh	r3, [r4, #12]
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	6063      	str	r3, [r4, #4]
 8005aa6:	6923      	ldr	r3, [r4, #16]
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	89a3      	ldrh	r3, [r4, #12]
 8005aac:	f043 0308 	orr.w	r3, r3, #8
 8005ab0:	81a3      	strh	r3, [r4, #12]
 8005ab2:	6923      	ldr	r3, [r4, #16]
 8005ab4:	b94b      	cbnz	r3, 8005aca <__swsetup_r+0x7a>
 8005ab6:	89a3      	ldrh	r3, [r4, #12]
 8005ab8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ac0:	d003      	beq.n	8005aca <__swsetup_r+0x7a>
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	f001 fd89 	bl	80075dc <__smakebuf_r>
 8005aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ace:	f013 0201 	ands.w	r2, r3, #1
 8005ad2:	d00a      	beq.n	8005aea <__swsetup_r+0x9a>
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	60a2      	str	r2, [r4, #8]
 8005ad8:	6962      	ldr	r2, [r4, #20]
 8005ada:	4252      	negs	r2, r2
 8005adc:	61a2      	str	r2, [r4, #24]
 8005ade:	6922      	ldr	r2, [r4, #16]
 8005ae0:	b942      	cbnz	r2, 8005af4 <__swsetup_r+0xa4>
 8005ae2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005ae6:	d1c5      	bne.n	8005a74 <__swsetup_r+0x24>
 8005ae8:	bd38      	pop	{r3, r4, r5, pc}
 8005aea:	0799      	lsls	r1, r3, #30
 8005aec:	bf58      	it	pl
 8005aee:	6962      	ldrpl	r2, [r4, #20]
 8005af0:	60a2      	str	r2, [r4, #8]
 8005af2:	e7f4      	b.n	8005ade <__swsetup_r+0x8e>
 8005af4:	2000      	movs	r0, #0
 8005af6:	e7f7      	b.n	8005ae8 <__swsetup_r+0x98>
 8005af8:	20000018 	.word	0x20000018

08005afc <memset>:
 8005afc:	4402      	add	r2, r0
 8005afe:	4603      	mov	r3, r0
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d100      	bne.n	8005b06 <memset+0xa>
 8005b04:	4770      	bx	lr
 8005b06:	f803 1b01 	strb.w	r1, [r3], #1
 8005b0a:	e7f9      	b.n	8005b00 <memset+0x4>

08005b0c <_localeconv_r>:
 8005b0c:	4800      	ldr	r0, [pc, #0]	@ (8005b10 <_localeconv_r+0x4>)
 8005b0e:	4770      	bx	lr
 8005b10:	20000158 	.word	0x20000158

08005b14 <_close_r>:
 8005b14:	b538      	push	{r3, r4, r5, lr}
 8005b16:	4d06      	ldr	r5, [pc, #24]	@ (8005b30 <_close_r+0x1c>)
 8005b18:	2300      	movs	r3, #0
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	4608      	mov	r0, r1
 8005b1e:	602b      	str	r3, [r5, #0]
 8005b20:	f7fb fff9 	bl	8001b16 <_close>
 8005b24:	1c43      	adds	r3, r0, #1
 8005b26:	d102      	bne.n	8005b2e <_close_r+0x1a>
 8005b28:	682b      	ldr	r3, [r5, #0]
 8005b2a:	b103      	cbz	r3, 8005b2e <_close_r+0x1a>
 8005b2c:	6023      	str	r3, [r4, #0]
 8005b2e:	bd38      	pop	{r3, r4, r5, pc}
 8005b30:	2000041c 	.word	0x2000041c

08005b34 <_lseek_r>:
 8005b34:	b538      	push	{r3, r4, r5, lr}
 8005b36:	4d07      	ldr	r5, [pc, #28]	@ (8005b54 <_lseek_r+0x20>)
 8005b38:	4604      	mov	r4, r0
 8005b3a:	4608      	mov	r0, r1
 8005b3c:	4611      	mov	r1, r2
 8005b3e:	2200      	movs	r2, #0
 8005b40:	602a      	str	r2, [r5, #0]
 8005b42:	461a      	mov	r2, r3
 8005b44:	f7fc f80e 	bl	8001b64 <_lseek>
 8005b48:	1c43      	adds	r3, r0, #1
 8005b4a:	d102      	bne.n	8005b52 <_lseek_r+0x1e>
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	b103      	cbz	r3, 8005b52 <_lseek_r+0x1e>
 8005b50:	6023      	str	r3, [r4, #0]
 8005b52:	bd38      	pop	{r3, r4, r5, pc}
 8005b54:	2000041c 	.word	0x2000041c

08005b58 <_read_r>:
 8005b58:	b538      	push	{r3, r4, r5, lr}
 8005b5a:	4d07      	ldr	r5, [pc, #28]	@ (8005b78 <_read_r+0x20>)
 8005b5c:	4604      	mov	r4, r0
 8005b5e:	4608      	mov	r0, r1
 8005b60:	4611      	mov	r1, r2
 8005b62:	2200      	movs	r2, #0
 8005b64:	602a      	str	r2, [r5, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	f7fb ffb8 	bl	8001adc <_read>
 8005b6c:	1c43      	adds	r3, r0, #1
 8005b6e:	d102      	bne.n	8005b76 <_read_r+0x1e>
 8005b70:	682b      	ldr	r3, [r5, #0]
 8005b72:	b103      	cbz	r3, 8005b76 <_read_r+0x1e>
 8005b74:	6023      	str	r3, [r4, #0]
 8005b76:	bd38      	pop	{r3, r4, r5, pc}
 8005b78:	2000041c 	.word	0x2000041c

08005b7c <_write_r>:
 8005b7c:	b538      	push	{r3, r4, r5, lr}
 8005b7e:	4d07      	ldr	r5, [pc, #28]	@ (8005b9c <_write_r+0x20>)
 8005b80:	4604      	mov	r4, r0
 8005b82:	4608      	mov	r0, r1
 8005b84:	4611      	mov	r1, r2
 8005b86:	2200      	movs	r2, #0
 8005b88:	602a      	str	r2, [r5, #0]
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	f7fb f9ac 	bl	8000ee8 <_write>
 8005b90:	1c43      	adds	r3, r0, #1
 8005b92:	d102      	bne.n	8005b9a <_write_r+0x1e>
 8005b94:	682b      	ldr	r3, [r5, #0]
 8005b96:	b103      	cbz	r3, 8005b9a <_write_r+0x1e>
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	bd38      	pop	{r3, r4, r5, pc}
 8005b9c:	2000041c 	.word	0x2000041c

08005ba0 <__errno>:
 8005ba0:	4b01      	ldr	r3, [pc, #4]	@ (8005ba8 <__errno+0x8>)
 8005ba2:	6818      	ldr	r0, [r3, #0]
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	20000018 	.word	0x20000018

08005bac <__libc_init_array>:
 8005bac:	b570      	push	{r4, r5, r6, lr}
 8005bae:	4d0d      	ldr	r5, [pc, #52]	@ (8005be4 <__libc_init_array+0x38>)
 8005bb0:	4c0d      	ldr	r4, [pc, #52]	@ (8005be8 <__libc_init_array+0x3c>)
 8005bb2:	1b64      	subs	r4, r4, r5
 8005bb4:	10a4      	asrs	r4, r4, #2
 8005bb6:	2600      	movs	r6, #0
 8005bb8:	42a6      	cmp	r6, r4
 8005bba:	d109      	bne.n	8005bd0 <__libc_init_array+0x24>
 8005bbc:	4d0b      	ldr	r5, [pc, #44]	@ (8005bec <__libc_init_array+0x40>)
 8005bbe:	4c0c      	ldr	r4, [pc, #48]	@ (8005bf0 <__libc_init_array+0x44>)
 8005bc0:	f001 fe2a 	bl	8007818 <_init>
 8005bc4:	1b64      	subs	r4, r4, r5
 8005bc6:	10a4      	asrs	r4, r4, #2
 8005bc8:	2600      	movs	r6, #0
 8005bca:	42a6      	cmp	r6, r4
 8005bcc:	d105      	bne.n	8005bda <__libc_init_array+0x2e>
 8005bce:	bd70      	pop	{r4, r5, r6, pc}
 8005bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bd4:	4798      	blx	r3
 8005bd6:	3601      	adds	r6, #1
 8005bd8:	e7ee      	b.n	8005bb8 <__libc_init_array+0xc>
 8005bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bde:	4798      	blx	r3
 8005be0:	3601      	adds	r6, #1
 8005be2:	e7f2      	b.n	8005bca <__libc_init_array+0x1e>
 8005be4:	08007d28 	.word	0x08007d28
 8005be8:	08007d28 	.word	0x08007d28
 8005bec:	08007d28 	.word	0x08007d28
 8005bf0:	08007d2c 	.word	0x08007d2c

08005bf4 <__retarget_lock_init_recursive>:
 8005bf4:	4770      	bx	lr

08005bf6 <__retarget_lock_acquire_recursive>:
 8005bf6:	4770      	bx	lr

08005bf8 <__retarget_lock_release_recursive>:
 8005bf8:	4770      	bx	lr

08005bfa <memcpy>:
 8005bfa:	440a      	add	r2, r1
 8005bfc:	4291      	cmp	r1, r2
 8005bfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c02:	d100      	bne.n	8005c06 <memcpy+0xc>
 8005c04:	4770      	bx	lr
 8005c06:	b510      	push	{r4, lr}
 8005c08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c10:	4291      	cmp	r1, r2
 8005c12:	d1f9      	bne.n	8005c08 <memcpy+0xe>
 8005c14:	bd10      	pop	{r4, pc}

08005c16 <quorem>:
 8005c16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c1a:	6903      	ldr	r3, [r0, #16]
 8005c1c:	690c      	ldr	r4, [r1, #16]
 8005c1e:	42a3      	cmp	r3, r4
 8005c20:	4607      	mov	r7, r0
 8005c22:	db7e      	blt.n	8005d22 <quorem+0x10c>
 8005c24:	3c01      	subs	r4, #1
 8005c26:	f101 0814 	add.w	r8, r1, #20
 8005c2a:	00a3      	lsls	r3, r4, #2
 8005c2c:	f100 0514 	add.w	r5, r0, #20
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c36:	9301      	str	r3, [sp, #4]
 8005c38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c40:	3301      	adds	r3, #1
 8005c42:	429a      	cmp	r2, r3
 8005c44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c48:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c4c:	d32e      	bcc.n	8005cac <quorem+0x96>
 8005c4e:	f04f 0a00 	mov.w	sl, #0
 8005c52:	46c4      	mov	ip, r8
 8005c54:	46ae      	mov	lr, r5
 8005c56:	46d3      	mov	fp, sl
 8005c58:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c5c:	b298      	uxth	r0, r3
 8005c5e:	fb06 a000 	mla	r0, r6, r0, sl
 8005c62:	0c02      	lsrs	r2, r0, #16
 8005c64:	0c1b      	lsrs	r3, r3, #16
 8005c66:	fb06 2303 	mla	r3, r6, r3, r2
 8005c6a:	f8de 2000 	ldr.w	r2, [lr]
 8005c6e:	b280      	uxth	r0, r0
 8005c70:	b292      	uxth	r2, r2
 8005c72:	1a12      	subs	r2, r2, r0
 8005c74:	445a      	add	r2, fp
 8005c76:	f8de 0000 	ldr.w	r0, [lr]
 8005c7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005c84:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005c88:	b292      	uxth	r2, r2
 8005c8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005c8e:	45e1      	cmp	r9, ip
 8005c90:	f84e 2b04 	str.w	r2, [lr], #4
 8005c94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005c98:	d2de      	bcs.n	8005c58 <quorem+0x42>
 8005c9a:	9b00      	ldr	r3, [sp, #0]
 8005c9c:	58eb      	ldr	r3, [r5, r3]
 8005c9e:	b92b      	cbnz	r3, 8005cac <quorem+0x96>
 8005ca0:	9b01      	ldr	r3, [sp, #4]
 8005ca2:	3b04      	subs	r3, #4
 8005ca4:	429d      	cmp	r5, r3
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	d32f      	bcc.n	8005d0a <quorem+0xf4>
 8005caa:	613c      	str	r4, [r7, #16]
 8005cac:	4638      	mov	r0, r7
 8005cae:	f001 f979 	bl	8006fa4 <__mcmp>
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	db25      	blt.n	8005d02 <quorem+0xec>
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	2000      	movs	r0, #0
 8005cba:	f858 2b04 	ldr.w	r2, [r8], #4
 8005cbe:	f8d1 c000 	ldr.w	ip, [r1]
 8005cc2:	fa1f fe82 	uxth.w	lr, r2
 8005cc6:	fa1f f38c 	uxth.w	r3, ip
 8005cca:	eba3 030e 	sub.w	r3, r3, lr
 8005cce:	4403      	add	r3, r0
 8005cd0:	0c12      	lsrs	r2, r2, #16
 8005cd2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005cd6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ce0:	45c1      	cmp	r9, r8
 8005ce2:	f841 3b04 	str.w	r3, [r1], #4
 8005ce6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005cea:	d2e6      	bcs.n	8005cba <quorem+0xa4>
 8005cec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005cf4:	b922      	cbnz	r2, 8005d00 <quorem+0xea>
 8005cf6:	3b04      	subs	r3, #4
 8005cf8:	429d      	cmp	r5, r3
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	d30b      	bcc.n	8005d16 <quorem+0x100>
 8005cfe:	613c      	str	r4, [r7, #16]
 8005d00:	3601      	adds	r6, #1
 8005d02:	4630      	mov	r0, r6
 8005d04:	b003      	add	sp, #12
 8005d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	3b04      	subs	r3, #4
 8005d0e:	2a00      	cmp	r2, #0
 8005d10:	d1cb      	bne.n	8005caa <quorem+0x94>
 8005d12:	3c01      	subs	r4, #1
 8005d14:	e7c6      	b.n	8005ca4 <quorem+0x8e>
 8005d16:	6812      	ldr	r2, [r2, #0]
 8005d18:	3b04      	subs	r3, #4
 8005d1a:	2a00      	cmp	r2, #0
 8005d1c:	d1ef      	bne.n	8005cfe <quorem+0xe8>
 8005d1e:	3c01      	subs	r4, #1
 8005d20:	e7ea      	b.n	8005cf8 <quorem+0xe2>
 8005d22:	2000      	movs	r0, #0
 8005d24:	e7ee      	b.n	8005d04 <quorem+0xee>
	...

08005d28 <_dtoa_r>:
 8005d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d2c:	69c7      	ldr	r7, [r0, #28]
 8005d2e:	b099      	sub	sp, #100	@ 0x64
 8005d30:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d34:	ec55 4b10 	vmov	r4, r5, d0
 8005d38:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005d3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d3c:	4683      	mov	fp, r0
 8005d3e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d42:	b97f      	cbnz	r7, 8005d64 <_dtoa_r+0x3c>
 8005d44:	2010      	movs	r0, #16
 8005d46:	f000 fdfd 	bl	8006944 <malloc>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005d50:	b920      	cbnz	r0, 8005d5c <_dtoa_r+0x34>
 8005d52:	4ba7      	ldr	r3, [pc, #668]	@ (8005ff0 <_dtoa_r+0x2c8>)
 8005d54:	21ef      	movs	r1, #239	@ 0xef
 8005d56:	48a7      	ldr	r0, [pc, #668]	@ (8005ff4 <_dtoa_r+0x2cc>)
 8005d58:	f001 fcae 	bl	80076b8 <__assert_func>
 8005d5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005d60:	6007      	str	r7, [r0, #0]
 8005d62:	60c7      	str	r7, [r0, #12]
 8005d64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005d68:	6819      	ldr	r1, [r3, #0]
 8005d6a:	b159      	cbz	r1, 8005d84 <_dtoa_r+0x5c>
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	604a      	str	r2, [r1, #4]
 8005d70:	2301      	movs	r3, #1
 8005d72:	4093      	lsls	r3, r2
 8005d74:	608b      	str	r3, [r1, #8]
 8005d76:	4658      	mov	r0, fp
 8005d78:	f000 feda 	bl	8006b30 <_Bfree>
 8005d7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005d80:	2200      	movs	r2, #0
 8005d82:	601a      	str	r2, [r3, #0]
 8005d84:	1e2b      	subs	r3, r5, #0
 8005d86:	bfb9      	ittee	lt
 8005d88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005d8c:	9303      	strlt	r3, [sp, #12]
 8005d8e:	2300      	movge	r3, #0
 8005d90:	6033      	strge	r3, [r6, #0]
 8005d92:	9f03      	ldr	r7, [sp, #12]
 8005d94:	4b98      	ldr	r3, [pc, #608]	@ (8005ff8 <_dtoa_r+0x2d0>)
 8005d96:	bfbc      	itt	lt
 8005d98:	2201      	movlt	r2, #1
 8005d9a:	6032      	strlt	r2, [r6, #0]
 8005d9c:	43bb      	bics	r3, r7
 8005d9e:	d112      	bne.n	8005dc6 <_dtoa_r+0x9e>
 8005da0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005da2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005da6:	6013      	str	r3, [r2, #0]
 8005da8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005dac:	4323      	orrs	r3, r4
 8005dae:	f000 854d 	beq.w	800684c <_dtoa_r+0xb24>
 8005db2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005db4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800600c <_dtoa_r+0x2e4>
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	f000 854f 	beq.w	800685c <_dtoa_r+0xb34>
 8005dbe:	f10a 0303 	add.w	r3, sl, #3
 8005dc2:	f000 bd49 	b.w	8006858 <_dtoa_r+0xb30>
 8005dc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	ec51 0b17 	vmov	r0, r1, d7
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005dd6:	f7fa fe9f 	bl	8000b18 <__aeabi_dcmpeq>
 8005dda:	4680      	mov	r8, r0
 8005ddc:	b158      	cbz	r0, 8005df6 <_dtoa_r+0xce>
 8005dde:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005de0:	2301      	movs	r3, #1
 8005de2:	6013      	str	r3, [r2, #0]
 8005de4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005de6:	b113      	cbz	r3, 8005dee <_dtoa_r+0xc6>
 8005de8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005dea:	4b84      	ldr	r3, [pc, #528]	@ (8005ffc <_dtoa_r+0x2d4>)
 8005dec:	6013      	str	r3, [r2, #0]
 8005dee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006010 <_dtoa_r+0x2e8>
 8005df2:	f000 bd33 	b.w	800685c <_dtoa_r+0xb34>
 8005df6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005dfa:	aa16      	add	r2, sp, #88	@ 0x58
 8005dfc:	a917      	add	r1, sp, #92	@ 0x5c
 8005dfe:	4658      	mov	r0, fp
 8005e00:	f001 f980 	bl	8007104 <__d2b>
 8005e04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005e08:	4681      	mov	r9, r0
 8005e0a:	2e00      	cmp	r6, #0
 8005e0c:	d077      	beq.n	8005efe <_dtoa_r+0x1d6>
 8005e0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e10:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005e14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e28:	4619      	mov	r1, r3
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	4b74      	ldr	r3, [pc, #464]	@ (8006000 <_dtoa_r+0x2d8>)
 8005e2e:	f7fa fa53 	bl	80002d8 <__aeabi_dsub>
 8005e32:	a369      	add	r3, pc, #420	@ (adr r3, 8005fd8 <_dtoa_r+0x2b0>)
 8005e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e38:	f7fa fc06 	bl	8000648 <__aeabi_dmul>
 8005e3c:	a368      	add	r3, pc, #416	@ (adr r3, 8005fe0 <_dtoa_r+0x2b8>)
 8005e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e42:	f7fa fa4b 	bl	80002dc <__adddf3>
 8005e46:	4604      	mov	r4, r0
 8005e48:	4630      	mov	r0, r6
 8005e4a:	460d      	mov	r5, r1
 8005e4c:	f7fa fb92 	bl	8000574 <__aeabi_i2d>
 8005e50:	a365      	add	r3, pc, #404	@ (adr r3, 8005fe8 <_dtoa_r+0x2c0>)
 8005e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e56:	f7fa fbf7 	bl	8000648 <__aeabi_dmul>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	4620      	mov	r0, r4
 8005e60:	4629      	mov	r1, r5
 8005e62:	f7fa fa3b 	bl	80002dc <__adddf3>
 8005e66:	4604      	mov	r4, r0
 8005e68:	460d      	mov	r5, r1
 8005e6a:	f7fa fe9d 	bl	8000ba8 <__aeabi_d2iz>
 8005e6e:	2200      	movs	r2, #0
 8005e70:	4607      	mov	r7, r0
 8005e72:	2300      	movs	r3, #0
 8005e74:	4620      	mov	r0, r4
 8005e76:	4629      	mov	r1, r5
 8005e78:	f7fa fe58 	bl	8000b2c <__aeabi_dcmplt>
 8005e7c:	b140      	cbz	r0, 8005e90 <_dtoa_r+0x168>
 8005e7e:	4638      	mov	r0, r7
 8005e80:	f7fa fb78 	bl	8000574 <__aeabi_i2d>
 8005e84:	4622      	mov	r2, r4
 8005e86:	462b      	mov	r3, r5
 8005e88:	f7fa fe46 	bl	8000b18 <__aeabi_dcmpeq>
 8005e8c:	b900      	cbnz	r0, 8005e90 <_dtoa_r+0x168>
 8005e8e:	3f01      	subs	r7, #1
 8005e90:	2f16      	cmp	r7, #22
 8005e92:	d851      	bhi.n	8005f38 <_dtoa_r+0x210>
 8005e94:	4b5b      	ldr	r3, [pc, #364]	@ (8006004 <_dtoa_r+0x2dc>)
 8005e96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ea2:	f7fa fe43 	bl	8000b2c <__aeabi_dcmplt>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d048      	beq.n	8005f3c <_dtoa_r+0x214>
 8005eaa:	3f01      	subs	r7, #1
 8005eac:	2300      	movs	r3, #0
 8005eae:	9312      	str	r3, [sp, #72]	@ 0x48
 8005eb0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005eb2:	1b9b      	subs	r3, r3, r6
 8005eb4:	1e5a      	subs	r2, r3, #1
 8005eb6:	bf44      	itt	mi
 8005eb8:	f1c3 0801 	rsbmi	r8, r3, #1
 8005ebc:	2300      	movmi	r3, #0
 8005ebe:	9208      	str	r2, [sp, #32]
 8005ec0:	bf54      	ite	pl
 8005ec2:	f04f 0800 	movpl.w	r8, #0
 8005ec6:	9308      	strmi	r3, [sp, #32]
 8005ec8:	2f00      	cmp	r7, #0
 8005eca:	db39      	blt.n	8005f40 <_dtoa_r+0x218>
 8005ecc:	9b08      	ldr	r3, [sp, #32]
 8005ece:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005ed0:	443b      	add	r3, r7
 8005ed2:	9308      	str	r3, [sp, #32]
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eda:	2b09      	cmp	r3, #9
 8005edc:	d864      	bhi.n	8005fa8 <_dtoa_r+0x280>
 8005ede:	2b05      	cmp	r3, #5
 8005ee0:	bfc4      	itt	gt
 8005ee2:	3b04      	subgt	r3, #4
 8005ee4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee8:	f1a3 0302 	sub.w	r3, r3, #2
 8005eec:	bfcc      	ite	gt
 8005eee:	2400      	movgt	r4, #0
 8005ef0:	2401      	movle	r4, #1
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d863      	bhi.n	8005fbe <_dtoa_r+0x296>
 8005ef6:	e8df f003 	tbb	[pc, r3]
 8005efa:	372a      	.short	0x372a
 8005efc:	5535      	.short	0x5535
 8005efe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005f02:	441e      	add	r6, r3
 8005f04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f08:	2b20      	cmp	r3, #32
 8005f0a:	bfc1      	itttt	gt
 8005f0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f10:	409f      	lslgt	r7, r3
 8005f12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f16:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f1a:	bfd6      	itet	le
 8005f1c:	f1c3 0320 	rsble	r3, r3, #32
 8005f20:	ea47 0003 	orrgt.w	r0, r7, r3
 8005f24:	fa04 f003 	lslle.w	r0, r4, r3
 8005f28:	f7fa fb14 	bl	8000554 <__aeabi_ui2d>
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f32:	3e01      	subs	r6, #1
 8005f34:	9214      	str	r2, [sp, #80]	@ 0x50
 8005f36:	e777      	b.n	8005e28 <_dtoa_r+0x100>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e7b8      	b.n	8005eae <_dtoa_r+0x186>
 8005f3c:	9012      	str	r0, [sp, #72]	@ 0x48
 8005f3e:	e7b7      	b.n	8005eb0 <_dtoa_r+0x188>
 8005f40:	427b      	negs	r3, r7
 8005f42:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f44:	2300      	movs	r3, #0
 8005f46:	eba8 0807 	sub.w	r8, r8, r7
 8005f4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f4c:	e7c4      	b.n	8005ed8 <_dtoa_r+0x1b0>
 8005f4e:	2300      	movs	r3, #0
 8005f50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	dc35      	bgt.n	8005fc4 <_dtoa_r+0x29c>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	9307      	str	r3, [sp, #28]
 8005f5e:	461a      	mov	r2, r3
 8005f60:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f62:	e00b      	b.n	8005f7c <_dtoa_r+0x254>
 8005f64:	2301      	movs	r3, #1
 8005f66:	e7f3      	b.n	8005f50 <_dtoa_r+0x228>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f6e:	18fb      	adds	r3, r7, r3
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	3301      	adds	r3, #1
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	9307      	str	r3, [sp, #28]
 8005f78:	bfb8      	it	lt
 8005f7a:	2301      	movlt	r3, #1
 8005f7c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005f80:	2100      	movs	r1, #0
 8005f82:	2204      	movs	r2, #4
 8005f84:	f102 0514 	add.w	r5, r2, #20
 8005f88:	429d      	cmp	r5, r3
 8005f8a:	d91f      	bls.n	8005fcc <_dtoa_r+0x2a4>
 8005f8c:	6041      	str	r1, [r0, #4]
 8005f8e:	4658      	mov	r0, fp
 8005f90:	f000 fd8e 	bl	8006ab0 <_Balloc>
 8005f94:	4682      	mov	sl, r0
 8005f96:	2800      	cmp	r0, #0
 8005f98:	d13c      	bne.n	8006014 <_dtoa_r+0x2ec>
 8005f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8006008 <_dtoa_r+0x2e0>)
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005fa2:	e6d8      	b.n	8005d56 <_dtoa_r+0x2e>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e7e0      	b.n	8005f6a <_dtoa_r+0x242>
 8005fa8:	2401      	movs	r4, #1
 8005faa:	2300      	movs	r3, #0
 8005fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fae:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	9307      	str	r3, [sp, #28]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	2312      	movs	r3, #18
 8005fbc:	e7d0      	b.n	8005f60 <_dtoa_r+0x238>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fc2:	e7f5      	b.n	8005fb0 <_dtoa_r+0x288>
 8005fc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	9307      	str	r3, [sp, #28]
 8005fca:	e7d7      	b.n	8005f7c <_dtoa_r+0x254>
 8005fcc:	3101      	adds	r1, #1
 8005fce:	0052      	lsls	r2, r2, #1
 8005fd0:	e7d8      	b.n	8005f84 <_dtoa_r+0x25c>
 8005fd2:	bf00      	nop
 8005fd4:	f3af 8000 	nop.w
 8005fd8:	636f4361 	.word	0x636f4361
 8005fdc:	3fd287a7 	.word	0x3fd287a7
 8005fe0:	8b60c8b3 	.word	0x8b60c8b3
 8005fe4:	3fc68a28 	.word	0x3fc68a28
 8005fe8:	509f79fb 	.word	0x509f79fb
 8005fec:	3fd34413 	.word	0x3fd34413
 8005ff0:	080079f1 	.word	0x080079f1
 8005ff4:	08007a08 	.word	0x08007a08
 8005ff8:	7ff00000 	.word	0x7ff00000
 8005ffc:	080079c1 	.word	0x080079c1
 8006000:	3ff80000 	.word	0x3ff80000
 8006004:	08007b00 	.word	0x08007b00
 8006008:	08007a60 	.word	0x08007a60
 800600c:	080079ed 	.word	0x080079ed
 8006010:	080079c0 	.word	0x080079c0
 8006014:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006018:	6018      	str	r0, [r3, #0]
 800601a:	9b07      	ldr	r3, [sp, #28]
 800601c:	2b0e      	cmp	r3, #14
 800601e:	f200 80a4 	bhi.w	800616a <_dtoa_r+0x442>
 8006022:	2c00      	cmp	r4, #0
 8006024:	f000 80a1 	beq.w	800616a <_dtoa_r+0x442>
 8006028:	2f00      	cmp	r7, #0
 800602a:	dd33      	ble.n	8006094 <_dtoa_r+0x36c>
 800602c:	4bad      	ldr	r3, [pc, #692]	@ (80062e4 <_dtoa_r+0x5bc>)
 800602e:	f007 020f 	and.w	r2, r7, #15
 8006032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006036:	ed93 7b00 	vldr	d7, [r3]
 800603a:	05f8      	lsls	r0, r7, #23
 800603c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006040:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006044:	d516      	bpl.n	8006074 <_dtoa_r+0x34c>
 8006046:	4ba8      	ldr	r3, [pc, #672]	@ (80062e8 <_dtoa_r+0x5c0>)
 8006048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800604c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006050:	f7fa fc24 	bl	800089c <__aeabi_ddiv>
 8006054:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006058:	f004 040f 	and.w	r4, r4, #15
 800605c:	2603      	movs	r6, #3
 800605e:	4da2      	ldr	r5, [pc, #648]	@ (80062e8 <_dtoa_r+0x5c0>)
 8006060:	b954      	cbnz	r4, 8006078 <_dtoa_r+0x350>
 8006062:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800606a:	f7fa fc17 	bl	800089c <__aeabi_ddiv>
 800606e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006072:	e028      	b.n	80060c6 <_dtoa_r+0x39e>
 8006074:	2602      	movs	r6, #2
 8006076:	e7f2      	b.n	800605e <_dtoa_r+0x336>
 8006078:	07e1      	lsls	r1, r4, #31
 800607a:	d508      	bpl.n	800608e <_dtoa_r+0x366>
 800607c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006080:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006084:	f7fa fae0 	bl	8000648 <__aeabi_dmul>
 8006088:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800608c:	3601      	adds	r6, #1
 800608e:	1064      	asrs	r4, r4, #1
 8006090:	3508      	adds	r5, #8
 8006092:	e7e5      	b.n	8006060 <_dtoa_r+0x338>
 8006094:	f000 80d2 	beq.w	800623c <_dtoa_r+0x514>
 8006098:	427c      	negs	r4, r7
 800609a:	4b92      	ldr	r3, [pc, #584]	@ (80062e4 <_dtoa_r+0x5bc>)
 800609c:	4d92      	ldr	r5, [pc, #584]	@ (80062e8 <_dtoa_r+0x5c0>)
 800609e:	f004 020f 	and.w	r2, r4, #15
 80060a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060ae:	f7fa facb 	bl	8000648 <__aeabi_dmul>
 80060b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060b6:	1124      	asrs	r4, r4, #4
 80060b8:	2300      	movs	r3, #0
 80060ba:	2602      	movs	r6, #2
 80060bc:	2c00      	cmp	r4, #0
 80060be:	f040 80b2 	bne.w	8006226 <_dtoa_r+0x4fe>
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1d3      	bne.n	800606e <_dtoa_r+0x346>
 80060c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80060c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f000 80b7 	beq.w	8006240 <_dtoa_r+0x518>
 80060d2:	4b86      	ldr	r3, [pc, #536]	@ (80062ec <_dtoa_r+0x5c4>)
 80060d4:	2200      	movs	r2, #0
 80060d6:	4620      	mov	r0, r4
 80060d8:	4629      	mov	r1, r5
 80060da:	f7fa fd27 	bl	8000b2c <__aeabi_dcmplt>
 80060de:	2800      	cmp	r0, #0
 80060e0:	f000 80ae 	beq.w	8006240 <_dtoa_r+0x518>
 80060e4:	9b07      	ldr	r3, [sp, #28]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 80aa 	beq.w	8006240 <_dtoa_r+0x518>
 80060ec:	9b00      	ldr	r3, [sp, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	dd37      	ble.n	8006162 <_dtoa_r+0x43a>
 80060f2:	1e7b      	subs	r3, r7, #1
 80060f4:	9304      	str	r3, [sp, #16]
 80060f6:	4620      	mov	r0, r4
 80060f8:	4b7d      	ldr	r3, [pc, #500]	@ (80062f0 <_dtoa_r+0x5c8>)
 80060fa:	2200      	movs	r2, #0
 80060fc:	4629      	mov	r1, r5
 80060fe:	f7fa faa3 	bl	8000648 <__aeabi_dmul>
 8006102:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006106:	9c00      	ldr	r4, [sp, #0]
 8006108:	3601      	adds	r6, #1
 800610a:	4630      	mov	r0, r6
 800610c:	f7fa fa32 	bl	8000574 <__aeabi_i2d>
 8006110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006114:	f7fa fa98 	bl	8000648 <__aeabi_dmul>
 8006118:	4b76      	ldr	r3, [pc, #472]	@ (80062f4 <_dtoa_r+0x5cc>)
 800611a:	2200      	movs	r2, #0
 800611c:	f7fa f8de 	bl	80002dc <__adddf3>
 8006120:	4605      	mov	r5, r0
 8006122:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006126:	2c00      	cmp	r4, #0
 8006128:	f040 808d 	bne.w	8006246 <_dtoa_r+0x51e>
 800612c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006130:	4b71      	ldr	r3, [pc, #452]	@ (80062f8 <_dtoa_r+0x5d0>)
 8006132:	2200      	movs	r2, #0
 8006134:	f7fa f8d0 	bl	80002d8 <__aeabi_dsub>
 8006138:	4602      	mov	r2, r0
 800613a:	460b      	mov	r3, r1
 800613c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006140:	462a      	mov	r2, r5
 8006142:	4633      	mov	r3, r6
 8006144:	f7fa fd10 	bl	8000b68 <__aeabi_dcmpgt>
 8006148:	2800      	cmp	r0, #0
 800614a:	f040 828b 	bne.w	8006664 <_dtoa_r+0x93c>
 800614e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006152:	462a      	mov	r2, r5
 8006154:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006158:	f7fa fce8 	bl	8000b2c <__aeabi_dcmplt>
 800615c:	2800      	cmp	r0, #0
 800615e:	f040 8128 	bne.w	80063b2 <_dtoa_r+0x68a>
 8006162:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006166:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800616a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800616c:	2b00      	cmp	r3, #0
 800616e:	f2c0 815a 	blt.w	8006426 <_dtoa_r+0x6fe>
 8006172:	2f0e      	cmp	r7, #14
 8006174:	f300 8157 	bgt.w	8006426 <_dtoa_r+0x6fe>
 8006178:	4b5a      	ldr	r3, [pc, #360]	@ (80062e4 <_dtoa_r+0x5bc>)
 800617a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800617e:	ed93 7b00 	vldr	d7, [r3]
 8006182:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006184:	2b00      	cmp	r3, #0
 8006186:	ed8d 7b00 	vstr	d7, [sp]
 800618a:	da03      	bge.n	8006194 <_dtoa_r+0x46c>
 800618c:	9b07      	ldr	r3, [sp, #28]
 800618e:	2b00      	cmp	r3, #0
 8006190:	f340 8101 	ble.w	8006396 <_dtoa_r+0x66e>
 8006194:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006198:	4656      	mov	r6, sl
 800619a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800619e:	4620      	mov	r0, r4
 80061a0:	4629      	mov	r1, r5
 80061a2:	f7fa fb7b 	bl	800089c <__aeabi_ddiv>
 80061a6:	f7fa fcff 	bl	8000ba8 <__aeabi_d2iz>
 80061aa:	4680      	mov	r8, r0
 80061ac:	f7fa f9e2 	bl	8000574 <__aeabi_i2d>
 80061b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061b4:	f7fa fa48 	bl	8000648 <__aeabi_dmul>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4620      	mov	r0, r4
 80061be:	4629      	mov	r1, r5
 80061c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80061c4:	f7fa f888 	bl	80002d8 <__aeabi_dsub>
 80061c8:	f806 4b01 	strb.w	r4, [r6], #1
 80061cc:	9d07      	ldr	r5, [sp, #28]
 80061ce:	eba6 040a 	sub.w	r4, r6, sl
 80061d2:	42a5      	cmp	r5, r4
 80061d4:	4602      	mov	r2, r0
 80061d6:	460b      	mov	r3, r1
 80061d8:	f040 8117 	bne.w	800640a <_dtoa_r+0x6e2>
 80061dc:	f7fa f87e 	bl	80002dc <__adddf3>
 80061e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061e4:	4604      	mov	r4, r0
 80061e6:	460d      	mov	r5, r1
 80061e8:	f7fa fcbe 	bl	8000b68 <__aeabi_dcmpgt>
 80061ec:	2800      	cmp	r0, #0
 80061ee:	f040 80f9 	bne.w	80063e4 <_dtoa_r+0x6bc>
 80061f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061f6:	4620      	mov	r0, r4
 80061f8:	4629      	mov	r1, r5
 80061fa:	f7fa fc8d 	bl	8000b18 <__aeabi_dcmpeq>
 80061fe:	b118      	cbz	r0, 8006208 <_dtoa_r+0x4e0>
 8006200:	f018 0f01 	tst.w	r8, #1
 8006204:	f040 80ee 	bne.w	80063e4 <_dtoa_r+0x6bc>
 8006208:	4649      	mov	r1, r9
 800620a:	4658      	mov	r0, fp
 800620c:	f000 fc90 	bl	8006b30 <_Bfree>
 8006210:	2300      	movs	r3, #0
 8006212:	7033      	strb	r3, [r6, #0]
 8006214:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006216:	3701      	adds	r7, #1
 8006218:	601f      	str	r7, [r3, #0]
 800621a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 831d 	beq.w	800685c <_dtoa_r+0xb34>
 8006222:	601e      	str	r6, [r3, #0]
 8006224:	e31a      	b.n	800685c <_dtoa_r+0xb34>
 8006226:	07e2      	lsls	r2, r4, #31
 8006228:	d505      	bpl.n	8006236 <_dtoa_r+0x50e>
 800622a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800622e:	f7fa fa0b 	bl	8000648 <__aeabi_dmul>
 8006232:	3601      	adds	r6, #1
 8006234:	2301      	movs	r3, #1
 8006236:	1064      	asrs	r4, r4, #1
 8006238:	3508      	adds	r5, #8
 800623a:	e73f      	b.n	80060bc <_dtoa_r+0x394>
 800623c:	2602      	movs	r6, #2
 800623e:	e742      	b.n	80060c6 <_dtoa_r+0x39e>
 8006240:	9c07      	ldr	r4, [sp, #28]
 8006242:	9704      	str	r7, [sp, #16]
 8006244:	e761      	b.n	800610a <_dtoa_r+0x3e2>
 8006246:	4b27      	ldr	r3, [pc, #156]	@ (80062e4 <_dtoa_r+0x5bc>)
 8006248:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800624a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800624e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006252:	4454      	add	r4, sl
 8006254:	2900      	cmp	r1, #0
 8006256:	d053      	beq.n	8006300 <_dtoa_r+0x5d8>
 8006258:	4928      	ldr	r1, [pc, #160]	@ (80062fc <_dtoa_r+0x5d4>)
 800625a:	2000      	movs	r0, #0
 800625c:	f7fa fb1e 	bl	800089c <__aeabi_ddiv>
 8006260:	4633      	mov	r3, r6
 8006262:	462a      	mov	r2, r5
 8006264:	f7fa f838 	bl	80002d8 <__aeabi_dsub>
 8006268:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800626c:	4656      	mov	r6, sl
 800626e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006272:	f7fa fc99 	bl	8000ba8 <__aeabi_d2iz>
 8006276:	4605      	mov	r5, r0
 8006278:	f7fa f97c 	bl	8000574 <__aeabi_i2d>
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006284:	f7fa f828 	bl	80002d8 <__aeabi_dsub>
 8006288:	3530      	adds	r5, #48	@ 0x30
 800628a:	4602      	mov	r2, r0
 800628c:	460b      	mov	r3, r1
 800628e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006292:	f806 5b01 	strb.w	r5, [r6], #1
 8006296:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800629a:	f7fa fc47 	bl	8000b2c <__aeabi_dcmplt>
 800629e:	2800      	cmp	r0, #0
 80062a0:	d171      	bne.n	8006386 <_dtoa_r+0x65e>
 80062a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062a6:	4911      	ldr	r1, [pc, #68]	@ (80062ec <_dtoa_r+0x5c4>)
 80062a8:	2000      	movs	r0, #0
 80062aa:	f7fa f815 	bl	80002d8 <__aeabi_dsub>
 80062ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062b2:	f7fa fc3b 	bl	8000b2c <__aeabi_dcmplt>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	f040 8095 	bne.w	80063e6 <_dtoa_r+0x6be>
 80062bc:	42a6      	cmp	r6, r4
 80062be:	f43f af50 	beq.w	8006162 <_dtoa_r+0x43a>
 80062c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062c6:	4b0a      	ldr	r3, [pc, #40]	@ (80062f0 <_dtoa_r+0x5c8>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	f7fa f9bd 	bl	8000648 <__aeabi_dmul>
 80062ce:	4b08      	ldr	r3, [pc, #32]	@ (80062f0 <_dtoa_r+0x5c8>)
 80062d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80062d4:	2200      	movs	r2, #0
 80062d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062da:	f7fa f9b5 	bl	8000648 <__aeabi_dmul>
 80062de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062e2:	e7c4      	b.n	800626e <_dtoa_r+0x546>
 80062e4:	08007b00 	.word	0x08007b00
 80062e8:	08007ad8 	.word	0x08007ad8
 80062ec:	3ff00000 	.word	0x3ff00000
 80062f0:	40240000 	.word	0x40240000
 80062f4:	401c0000 	.word	0x401c0000
 80062f8:	40140000 	.word	0x40140000
 80062fc:	3fe00000 	.word	0x3fe00000
 8006300:	4631      	mov	r1, r6
 8006302:	4628      	mov	r0, r5
 8006304:	f7fa f9a0 	bl	8000648 <__aeabi_dmul>
 8006308:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800630c:	9415      	str	r4, [sp, #84]	@ 0x54
 800630e:	4656      	mov	r6, sl
 8006310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006314:	f7fa fc48 	bl	8000ba8 <__aeabi_d2iz>
 8006318:	4605      	mov	r5, r0
 800631a:	f7fa f92b 	bl	8000574 <__aeabi_i2d>
 800631e:	4602      	mov	r2, r0
 8006320:	460b      	mov	r3, r1
 8006322:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006326:	f7f9 ffd7 	bl	80002d8 <__aeabi_dsub>
 800632a:	3530      	adds	r5, #48	@ 0x30
 800632c:	f806 5b01 	strb.w	r5, [r6], #1
 8006330:	4602      	mov	r2, r0
 8006332:	460b      	mov	r3, r1
 8006334:	42a6      	cmp	r6, r4
 8006336:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800633a:	f04f 0200 	mov.w	r2, #0
 800633e:	d124      	bne.n	800638a <_dtoa_r+0x662>
 8006340:	4bac      	ldr	r3, [pc, #688]	@ (80065f4 <_dtoa_r+0x8cc>)
 8006342:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006346:	f7f9 ffc9 	bl	80002dc <__adddf3>
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006352:	f7fa fc09 	bl	8000b68 <__aeabi_dcmpgt>
 8006356:	2800      	cmp	r0, #0
 8006358:	d145      	bne.n	80063e6 <_dtoa_r+0x6be>
 800635a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800635e:	49a5      	ldr	r1, [pc, #660]	@ (80065f4 <_dtoa_r+0x8cc>)
 8006360:	2000      	movs	r0, #0
 8006362:	f7f9 ffb9 	bl	80002d8 <__aeabi_dsub>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800636e:	f7fa fbdd 	bl	8000b2c <__aeabi_dcmplt>
 8006372:	2800      	cmp	r0, #0
 8006374:	f43f aef5 	beq.w	8006162 <_dtoa_r+0x43a>
 8006378:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800637a:	1e73      	subs	r3, r6, #1
 800637c:	9315      	str	r3, [sp, #84]	@ 0x54
 800637e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006382:	2b30      	cmp	r3, #48	@ 0x30
 8006384:	d0f8      	beq.n	8006378 <_dtoa_r+0x650>
 8006386:	9f04      	ldr	r7, [sp, #16]
 8006388:	e73e      	b.n	8006208 <_dtoa_r+0x4e0>
 800638a:	4b9b      	ldr	r3, [pc, #620]	@ (80065f8 <_dtoa_r+0x8d0>)
 800638c:	f7fa f95c 	bl	8000648 <__aeabi_dmul>
 8006390:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006394:	e7bc      	b.n	8006310 <_dtoa_r+0x5e8>
 8006396:	d10c      	bne.n	80063b2 <_dtoa_r+0x68a>
 8006398:	4b98      	ldr	r3, [pc, #608]	@ (80065fc <_dtoa_r+0x8d4>)
 800639a:	2200      	movs	r2, #0
 800639c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063a0:	f7fa f952 	bl	8000648 <__aeabi_dmul>
 80063a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063a8:	f7fa fbd4 	bl	8000b54 <__aeabi_dcmpge>
 80063ac:	2800      	cmp	r0, #0
 80063ae:	f000 8157 	beq.w	8006660 <_dtoa_r+0x938>
 80063b2:	2400      	movs	r4, #0
 80063b4:	4625      	mov	r5, r4
 80063b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063b8:	43db      	mvns	r3, r3
 80063ba:	9304      	str	r3, [sp, #16]
 80063bc:	4656      	mov	r6, sl
 80063be:	2700      	movs	r7, #0
 80063c0:	4621      	mov	r1, r4
 80063c2:	4658      	mov	r0, fp
 80063c4:	f000 fbb4 	bl	8006b30 <_Bfree>
 80063c8:	2d00      	cmp	r5, #0
 80063ca:	d0dc      	beq.n	8006386 <_dtoa_r+0x65e>
 80063cc:	b12f      	cbz	r7, 80063da <_dtoa_r+0x6b2>
 80063ce:	42af      	cmp	r7, r5
 80063d0:	d003      	beq.n	80063da <_dtoa_r+0x6b2>
 80063d2:	4639      	mov	r1, r7
 80063d4:	4658      	mov	r0, fp
 80063d6:	f000 fbab 	bl	8006b30 <_Bfree>
 80063da:	4629      	mov	r1, r5
 80063dc:	4658      	mov	r0, fp
 80063de:	f000 fba7 	bl	8006b30 <_Bfree>
 80063e2:	e7d0      	b.n	8006386 <_dtoa_r+0x65e>
 80063e4:	9704      	str	r7, [sp, #16]
 80063e6:	4633      	mov	r3, r6
 80063e8:	461e      	mov	r6, r3
 80063ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063ee:	2a39      	cmp	r2, #57	@ 0x39
 80063f0:	d107      	bne.n	8006402 <_dtoa_r+0x6da>
 80063f2:	459a      	cmp	sl, r3
 80063f4:	d1f8      	bne.n	80063e8 <_dtoa_r+0x6c0>
 80063f6:	9a04      	ldr	r2, [sp, #16]
 80063f8:	3201      	adds	r2, #1
 80063fa:	9204      	str	r2, [sp, #16]
 80063fc:	2230      	movs	r2, #48	@ 0x30
 80063fe:	f88a 2000 	strb.w	r2, [sl]
 8006402:	781a      	ldrb	r2, [r3, #0]
 8006404:	3201      	adds	r2, #1
 8006406:	701a      	strb	r2, [r3, #0]
 8006408:	e7bd      	b.n	8006386 <_dtoa_r+0x65e>
 800640a:	4b7b      	ldr	r3, [pc, #492]	@ (80065f8 <_dtoa_r+0x8d0>)
 800640c:	2200      	movs	r2, #0
 800640e:	f7fa f91b 	bl	8000648 <__aeabi_dmul>
 8006412:	2200      	movs	r2, #0
 8006414:	2300      	movs	r3, #0
 8006416:	4604      	mov	r4, r0
 8006418:	460d      	mov	r5, r1
 800641a:	f7fa fb7d 	bl	8000b18 <__aeabi_dcmpeq>
 800641e:	2800      	cmp	r0, #0
 8006420:	f43f aebb 	beq.w	800619a <_dtoa_r+0x472>
 8006424:	e6f0      	b.n	8006208 <_dtoa_r+0x4e0>
 8006426:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006428:	2a00      	cmp	r2, #0
 800642a:	f000 80db 	beq.w	80065e4 <_dtoa_r+0x8bc>
 800642e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006430:	2a01      	cmp	r2, #1
 8006432:	f300 80bf 	bgt.w	80065b4 <_dtoa_r+0x88c>
 8006436:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006438:	2a00      	cmp	r2, #0
 800643a:	f000 80b7 	beq.w	80065ac <_dtoa_r+0x884>
 800643e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006442:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006444:	4646      	mov	r6, r8
 8006446:	9a08      	ldr	r2, [sp, #32]
 8006448:	2101      	movs	r1, #1
 800644a:	441a      	add	r2, r3
 800644c:	4658      	mov	r0, fp
 800644e:	4498      	add	r8, r3
 8006450:	9208      	str	r2, [sp, #32]
 8006452:	f000 fc21 	bl	8006c98 <__i2b>
 8006456:	4605      	mov	r5, r0
 8006458:	b15e      	cbz	r6, 8006472 <_dtoa_r+0x74a>
 800645a:	9b08      	ldr	r3, [sp, #32]
 800645c:	2b00      	cmp	r3, #0
 800645e:	dd08      	ble.n	8006472 <_dtoa_r+0x74a>
 8006460:	42b3      	cmp	r3, r6
 8006462:	9a08      	ldr	r2, [sp, #32]
 8006464:	bfa8      	it	ge
 8006466:	4633      	movge	r3, r6
 8006468:	eba8 0803 	sub.w	r8, r8, r3
 800646c:	1af6      	subs	r6, r6, r3
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	9308      	str	r3, [sp, #32]
 8006472:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006474:	b1f3      	cbz	r3, 80064b4 <_dtoa_r+0x78c>
 8006476:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006478:	2b00      	cmp	r3, #0
 800647a:	f000 80b7 	beq.w	80065ec <_dtoa_r+0x8c4>
 800647e:	b18c      	cbz	r4, 80064a4 <_dtoa_r+0x77c>
 8006480:	4629      	mov	r1, r5
 8006482:	4622      	mov	r2, r4
 8006484:	4658      	mov	r0, fp
 8006486:	f000 fcc7 	bl	8006e18 <__pow5mult>
 800648a:	464a      	mov	r2, r9
 800648c:	4601      	mov	r1, r0
 800648e:	4605      	mov	r5, r0
 8006490:	4658      	mov	r0, fp
 8006492:	f000 fc17 	bl	8006cc4 <__multiply>
 8006496:	4649      	mov	r1, r9
 8006498:	9004      	str	r0, [sp, #16]
 800649a:	4658      	mov	r0, fp
 800649c:	f000 fb48 	bl	8006b30 <_Bfree>
 80064a0:	9b04      	ldr	r3, [sp, #16]
 80064a2:	4699      	mov	r9, r3
 80064a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064a6:	1b1a      	subs	r2, r3, r4
 80064a8:	d004      	beq.n	80064b4 <_dtoa_r+0x78c>
 80064aa:	4649      	mov	r1, r9
 80064ac:	4658      	mov	r0, fp
 80064ae:	f000 fcb3 	bl	8006e18 <__pow5mult>
 80064b2:	4681      	mov	r9, r0
 80064b4:	2101      	movs	r1, #1
 80064b6:	4658      	mov	r0, fp
 80064b8:	f000 fbee 	bl	8006c98 <__i2b>
 80064bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064be:	4604      	mov	r4, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 81cf 	beq.w	8006864 <_dtoa_r+0xb3c>
 80064c6:	461a      	mov	r2, r3
 80064c8:	4601      	mov	r1, r0
 80064ca:	4658      	mov	r0, fp
 80064cc:	f000 fca4 	bl	8006e18 <__pow5mult>
 80064d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	4604      	mov	r4, r0
 80064d6:	f300 8095 	bgt.w	8006604 <_dtoa_r+0x8dc>
 80064da:	9b02      	ldr	r3, [sp, #8]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f040 8087 	bne.w	80065f0 <_dtoa_r+0x8c8>
 80064e2:	9b03      	ldr	r3, [sp, #12]
 80064e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f040 8089 	bne.w	8006600 <_dtoa_r+0x8d8>
 80064ee:	9b03      	ldr	r3, [sp, #12]
 80064f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064f4:	0d1b      	lsrs	r3, r3, #20
 80064f6:	051b      	lsls	r3, r3, #20
 80064f8:	b12b      	cbz	r3, 8006506 <_dtoa_r+0x7de>
 80064fa:	9b08      	ldr	r3, [sp, #32]
 80064fc:	3301      	adds	r3, #1
 80064fe:	9308      	str	r3, [sp, #32]
 8006500:	f108 0801 	add.w	r8, r8, #1
 8006504:	2301      	movs	r3, #1
 8006506:	930a      	str	r3, [sp, #40]	@ 0x28
 8006508:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800650a:	2b00      	cmp	r3, #0
 800650c:	f000 81b0 	beq.w	8006870 <_dtoa_r+0xb48>
 8006510:	6923      	ldr	r3, [r4, #16]
 8006512:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006516:	6918      	ldr	r0, [r3, #16]
 8006518:	f000 fb72 	bl	8006c00 <__hi0bits>
 800651c:	f1c0 0020 	rsb	r0, r0, #32
 8006520:	9b08      	ldr	r3, [sp, #32]
 8006522:	4418      	add	r0, r3
 8006524:	f010 001f 	ands.w	r0, r0, #31
 8006528:	d077      	beq.n	800661a <_dtoa_r+0x8f2>
 800652a:	f1c0 0320 	rsb	r3, r0, #32
 800652e:	2b04      	cmp	r3, #4
 8006530:	dd6b      	ble.n	800660a <_dtoa_r+0x8e2>
 8006532:	9b08      	ldr	r3, [sp, #32]
 8006534:	f1c0 001c 	rsb	r0, r0, #28
 8006538:	4403      	add	r3, r0
 800653a:	4480      	add	r8, r0
 800653c:	4406      	add	r6, r0
 800653e:	9308      	str	r3, [sp, #32]
 8006540:	f1b8 0f00 	cmp.w	r8, #0
 8006544:	dd05      	ble.n	8006552 <_dtoa_r+0x82a>
 8006546:	4649      	mov	r1, r9
 8006548:	4642      	mov	r2, r8
 800654a:	4658      	mov	r0, fp
 800654c:	f000 fcbe 	bl	8006ecc <__lshift>
 8006550:	4681      	mov	r9, r0
 8006552:	9b08      	ldr	r3, [sp, #32]
 8006554:	2b00      	cmp	r3, #0
 8006556:	dd05      	ble.n	8006564 <_dtoa_r+0x83c>
 8006558:	4621      	mov	r1, r4
 800655a:	461a      	mov	r2, r3
 800655c:	4658      	mov	r0, fp
 800655e:	f000 fcb5 	bl	8006ecc <__lshift>
 8006562:	4604      	mov	r4, r0
 8006564:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006566:	2b00      	cmp	r3, #0
 8006568:	d059      	beq.n	800661e <_dtoa_r+0x8f6>
 800656a:	4621      	mov	r1, r4
 800656c:	4648      	mov	r0, r9
 800656e:	f000 fd19 	bl	8006fa4 <__mcmp>
 8006572:	2800      	cmp	r0, #0
 8006574:	da53      	bge.n	800661e <_dtoa_r+0x8f6>
 8006576:	1e7b      	subs	r3, r7, #1
 8006578:	9304      	str	r3, [sp, #16]
 800657a:	4649      	mov	r1, r9
 800657c:	2300      	movs	r3, #0
 800657e:	220a      	movs	r2, #10
 8006580:	4658      	mov	r0, fp
 8006582:	f000 faf7 	bl	8006b74 <__multadd>
 8006586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006588:	4681      	mov	r9, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 8172 	beq.w	8006874 <_dtoa_r+0xb4c>
 8006590:	2300      	movs	r3, #0
 8006592:	4629      	mov	r1, r5
 8006594:	220a      	movs	r2, #10
 8006596:	4658      	mov	r0, fp
 8006598:	f000 faec 	bl	8006b74 <__multadd>
 800659c:	9b00      	ldr	r3, [sp, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	4605      	mov	r5, r0
 80065a2:	dc67      	bgt.n	8006674 <_dtoa_r+0x94c>
 80065a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	dc41      	bgt.n	800662e <_dtoa_r+0x906>
 80065aa:	e063      	b.n	8006674 <_dtoa_r+0x94c>
 80065ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80065ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80065b2:	e746      	b.n	8006442 <_dtoa_r+0x71a>
 80065b4:	9b07      	ldr	r3, [sp, #28]
 80065b6:	1e5c      	subs	r4, r3, #1
 80065b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065ba:	42a3      	cmp	r3, r4
 80065bc:	bfbf      	itttt	lt
 80065be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80065c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80065c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80065c4:	1ae3      	sublt	r3, r4, r3
 80065c6:	bfb4      	ite	lt
 80065c8:	18d2      	addlt	r2, r2, r3
 80065ca:	1b1c      	subge	r4, r3, r4
 80065cc:	9b07      	ldr	r3, [sp, #28]
 80065ce:	bfbc      	itt	lt
 80065d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80065d2:	2400      	movlt	r4, #0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bfb5      	itete	lt
 80065d8:	eba8 0603 	sublt.w	r6, r8, r3
 80065dc:	9b07      	ldrge	r3, [sp, #28]
 80065de:	2300      	movlt	r3, #0
 80065e0:	4646      	movge	r6, r8
 80065e2:	e730      	b.n	8006446 <_dtoa_r+0x71e>
 80065e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80065e8:	4646      	mov	r6, r8
 80065ea:	e735      	b.n	8006458 <_dtoa_r+0x730>
 80065ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065ee:	e75c      	b.n	80064aa <_dtoa_r+0x782>
 80065f0:	2300      	movs	r3, #0
 80065f2:	e788      	b.n	8006506 <_dtoa_r+0x7de>
 80065f4:	3fe00000 	.word	0x3fe00000
 80065f8:	40240000 	.word	0x40240000
 80065fc:	40140000 	.word	0x40140000
 8006600:	9b02      	ldr	r3, [sp, #8]
 8006602:	e780      	b.n	8006506 <_dtoa_r+0x7de>
 8006604:	2300      	movs	r3, #0
 8006606:	930a      	str	r3, [sp, #40]	@ 0x28
 8006608:	e782      	b.n	8006510 <_dtoa_r+0x7e8>
 800660a:	d099      	beq.n	8006540 <_dtoa_r+0x818>
 800660c:	9a08      	ldr	r2, [sp, #32]
 800660e:	331c      	adds	r3, #28
 8006610:	441a      	add	r2, r3
 8006612:	4498      	add	r8, r3
 8006614:	441e      	add	r6, r3
 8006616:	9208      	str	r2, [sp, #32]
 8006618:	e792      	b.n	8006540 <_dtoa_r+0x818>
 800661a:	4603      	mov	r3, r0
 800661c:	e7f6      	b.n	800660c <_dtoa_r+0x8e4>
 800661e:	9b07      	ldr	r3, [sp, #28]
 8006620:	9704      	str	r7, [sp, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	dc20      	bgt.n	8006668 <_dtoa_r+0x940>
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800662a:	2b02      	cmp	r3, #2
 800662c:	dd1e      	ble.n	800666c <_dtoa_r+0x944>
 800662e:	9b00      	ldr	r3, [sp, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	f47f aec0 	bne.w	80063b6 <_dtoa_r+0x68e>
 8006636:	4621      	mov	r1, r4
 8006638:	2205      	movs	r2, #5
 800663a:	4658      	mov	r0, fp
 800663c:	f000 fa9a 	bl	8006b74 <__multadd>
 8006640:	4601      	mov	r1, r0
 8006642:	4604      	mov	r4, r0
 8006644:	4648      	mov	r0, r9
 8006646:	f000 fcad 	bl	8006fa4 <__mcmp>
 800664a:	2800      	cmp	r0, #0
 800664c:	f77f aeb3 	ble.w	80063b6 <_dtoa_r+0x68e>
 8006650:	4656      	mov	r6, sl
 8006652:	2331      	movs	r3, #49	@ 0x31
 8006654:	f806 3b01 	strb.w	r3, [r6], #1
 8006658:	9b04      	ldr	r3, [sp, #16]
 800665a:	3301      	adds	r3, #1
 800665c:	9304      	str	r3, [sp, #16]
 800665e:	e6ae      	b.n	80063be <_dtoa_r+0x696>
 8006660:	9c07      	ldr	r4, [sp, #28]
 8006662:	9704      	str	r7, [sp, #16]
 8006664:	4625      	mov	r5, r4
 8006666:	e7f3      	b.n	8006650 <_dtoa_r+0x928>
 8006668:	9b07      	ldr	r3, [sp, #28]
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 8104 	beq.w	800687c <_dtoa_r+0xb54>
 8006674:	2e00      	cmp	r6, #0
 8006676:	dd05      	ble.n	8006684 <_dtoa_r+0x95c>
 8006678:	4629      	mov	r1, r5
 800667a:	4632      	mov	r2, r6
 800667c:	4658      	mov	r0, fp
 800667e:	f000 fc25 	bl	8006ecc <__lshift>
 8006682:	4605      	mov	r5, r0
 8006684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006686:	2b00      	cmp	r3, #0
 8006688:	d05a      	beq.n	8006740 <_dtoa_r+0xa18>
 800668a:	6869      	ldr	r1, [r5, #4]
 800668c:	4658      	mov	r0, fp
 800668e:	f000 fa0f 	bl	8006ab0 <_Balloc>
 8006692:	4606      	mov	r6, r0
 8006694:	b928      	cbnz	r0, 80066a2 <_dtoa_r+0x97a>
 8006696:	4b84      	ldr	r3, [pc, #528]	@ (80068a8 <_dtoa_r+0xb80>)
 8006698:	4602      	mov	r2, r0
 800669a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800669e:	f7ff bb5a 	b.w	8005d56 <_dtoa_r+0x2e>
 80066a2:	692a      	ldr	r2, [r5, #16]
 80066a4:	3202      	adds	r2, #2
 80066a6:	0092      	lsls	r2, r2, #2
 80066a8:	f105 010c 	add.w	r1, r5, #12
 80066ac:	300c      	adds	r0, #12
 80066ae:	f7ff faa4 	bl	8005bfa <memcpy>
 80066b2:	2201      	movs	r2, #1
 80066b4:	4631      	mov	r1, r6
 80066b6:	4658      	mov	r0, fp
 80066b8:	f000 fc08 	bl	8006ecc <__lshift>
 80066bc:	f10a 0301 	add.w	r3, sl, #1
 80066c0:	9307      	str	r3, [sp, #28]
 80066c2:	9b00      	ldr	r3, [sp, #0]
 80066c4:	4453      	add	r3, sl
 80066c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066c8:	9b02      	ldr	r3, [sp, #8]
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	462f      	mov	r7, r5
 80066d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80066d2:	4605      	mov	r5, r0
 80066d4:	9b07      	ldr	r3, [sp, #28]
 80066d6:	4621      	mov	r1, r4
 80066d8:	3b01      	subs	r3, #1
 80066da:	4648      	mov	r0, r9
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	f7ff fa9a 	bl	8005c16 <quorem>
 80066e2:	4639      	mov	r1, r7
 80066e4:	9002      	str	r0, [sp, #8]
 80066e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80066ea:	4648      	mov	r0, r9
 80066ec:	f000 fc5a 	bl	8006fa4 <__mcmp>
 80066f0:	462a      	mov	r2, r5
 80066f2:	9008      	str	r0, [sp, #32]
 80066f4:	4621      	mov	r1, r4
 80066f6:	4658      	mov	r0, fp
 80066f8:	f000 fc70 	bl	8006fdc <__mdiff>
 80066fc:	68c2      	ldr	r2, [r0, #12]
 80066fe:	4606      	mov	r6, r0
 8006700:	bb02      	cbnz	r2, 8006744 <_dtoa_r+0xa1c>
 8006702:	4601      	mov	r1, r0
 8006704:	4648      	mov	r0, r9
 8006706:	f000 fc4d 	bl	8006fa4 <__mcmp>
 800670a:	4602      	mov	r2, r0
 800670c:	4631      	mov	r1, r6
 800670e:	4658      	mov	r0, fp
 8006710:	920e      	str	r2, [sp, #56]	@ 0x38
 8006712:	f000 fa0d 	bl	8006b30 <_Bfree>
 8006716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006718:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800671a:	9e07      	ldr	r6, [sp, #28]
 800671c:	ea43 0102 	orr.w	r1, r3, r2
 8006720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006722:	4319      	orrs	r1, r3
 8006724:	d110      	bne.n	8006748 <_dtoa_r+0xa20>
 8006726:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800672a:	d029      	beq.n	8006780 <_dtoa_r+0xa58>
 800672c:	9b08      	ldr	r3, [sp, #32]
 800672e:	2b00      	cmp	r3, #0
 8006730:	dd02      	ble.n	8006738 <_dtoa_r+0xa10>
 8006732:	9b02      	ldr	r3, [sp, #8]
 8006734:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006738:	9b00      	ldr	r3, [sp, #0]
 800673a:	f883 8000 	strb.w	r8, [r3]
 800673e:	e63f      	b.n	80063c0 <_dtoa_r+0x698>
 8006740:	4628      	mov	r0, r5
 8006742:	e7bb      	b.n	80066bc <_dtoa_r+0x994>
 8006744:	2201      	movs	r2, #1
 8006746:	e7e1      	b.n	800670c <_dtoa_r+0x9e4>
 8006748:	9b08      	ldr	r3, [sp, #32]
 800674a:	2b00      	cmp	r3, #0
 800674c:	db04      	blt.n	8006758 <_dtoa_r+0xa30>
 800674e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006750:	430b      	orrs	r3, r1
 8006752:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006754:	430b      	orrs	r3, r1
 8006756:	d120      	bne.n	800679a <_dtoa_r+0xa72>
 8006758:	2a00      	cmp	r2, #0
 800675a:	dded      	ble.n	8006738 <_dtoa_r+0xa10>
 800675c:	4649      	mov	r1, r9
 800675e:	2201      	movs	r2, #1
 8006760:	4658      	mov	r0, fp
 8006762:	f000 fbb3 	bl	8006ecc <__lshift>
 8006766:	4621      	mov	r1, r4
 8006768:	4681      	mov	r9, r0
 800676a:	f000 fc1b 	bl	8006fa4 <__mcmp>
 800676e:	2800      	cmp	r0, #0
 8006770:	dc03      	bgt.n	800677a <_dtoa_r+0xa52>
 8006772:	d1e1      	bne.n	8006738 <_dtoa_r+0xa10>
 8006774:	f018 0f01 	tst.w	r8, #1
 8006778:	d0de      	beq.n	8006738 <_dtoa_r+0xa10>
 800677a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800677e:	d1d8      	bne.n	8006732 <_dtoa_r+0xa0a>
 8006780:	9a00      	ldr	r2, [sp, #0]
 8006782:	2339      	movs	r3, #57	@ 0x39
 8006784:	7013      	strb	r3, [r2, #0]
 8006786:	4633      	mov	r3, r6
 8006788:	461e      	mov	r6, r3
 800678a:	3b01      	subs	r3, #1
 800678c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006790:	2a39      	cmp	r2, #57	@ 0x39
 8006792:	d052      	beq.n	800683a <_dtoa_r+0xb12>
 8006794:	3201      	adds	r2, #1
 8006796:	701a      	strb	r2, [r3, #0]
 8006798:	e612      	b.n	80063c0 <_dtoa_r+0x698>
 800679a:	2a00      	cmp	r2, #0
 800679c:	dd07      	ble.n	80067ae <_dtoa_r+0xa86>
 800679e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067a2:	d0ed      	beq.n	8006780 <_dtoa_r+0xa58>
 80067a4:	9a00      	ldr	r2, [sp, #0]
 80067a6:	f108 0301 	add.w	r3, r8, #1
 80067aa:	7013      	strb	r3, [r2, #0]
 80067ac:	e608      	b.n	80063c0 <_dtoa_r+0x698>
 80067ae:	9b07      	ldr	r3, [sp, #28]
 80067b0:	9a07      	ldr	r2, [sp, #28]
 80067b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80067b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d028      	beq.n	800680e <_dtoa_r+0xae6>
 80067bc:	4649      	mov	r1, r9
 80067be:	2300      	movs	r3, #0
 80067c0:	220a      	movs	r2, #10
 80067c2:	4658      	mov	r0, fp
 80067c4:	f000 f9d6 	bl	8006b74 <__multadd>
 80067c8:	42af      	cmp	r7, r5
 80067ca:	4681      	mov	r9, r0
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	f04f 020a 	mov.w	r2, #10
 80067d4:	4639      	mov	r1, r7
 80067d6:	4658      	mov	r0, fp
 80067d8:	d107      	bne.n	80067ea <_dtoa_r+0xac2>
 80067da:	f000 f9cb 	bl	8006b74 <__multadd>
 80067de:	4607      	mov	r7, r0
 80067e0:	4605      	mov	r5, r0
 80067e2:	9b07      	ldr	r3, [sp, #28]
 80067e4:	3301      	adds	r3, #1
 80067e6:	9307      	str	r3, [sp, #28]
 80067e8:	e774      	b.n	80066d4 <_dtoa_r+0x9ac>
 80067ea:	f000 f9c3 	bl	8006b74 <__multadd>
 80067ee:	4629      	mov	r1, r5
 80067f0:	4607      	mov	r7, r0
 80067f2:	2300      	movs	r3, #0
 80067f4:	220a      	movs	r2, #10
 80067f6:	4658      	mov	r0, fp
 80067f8:	f000 f9bc 	bl	8006b74 <__multadd>
 80067fc:	4605      	mov	r5, r0
 80067fe:	e7f0      	b.n	80067e2 <_dtoa_r+0xaba>
 8006800:	9b00      	ldr	r3, [sp, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	bfcc      	ite	gt
 8006806:	461e      	movgt	r6, r3
 8006808:	2601      	movle	r6, #1
 800680a:	4456      	add	r6, sl
 800680c:	2700      	movs	r7, #0
 800680e:	4649      	mov	r1, r9
 8006810:	2201      	movs	r2, #1
 8006812:	4658      	mov	r0, fp
 8006814:	f000 fb5a 	bl	8006ecc <__lshift>
 8006818:	4621      	mov	r1, r4
 800681a:	4681      	mov	r9, r0
 800681c:	f000 fbc2 	bl	8006fa4 <__mcmp>
 8006820:	2800      	cmp	r0, #0
 8006822:	dcb0      	bgt.n	8006786 <_dtoa_r+0xa5e>
 8006824:	d102      	bne.n	800682c <_dtoa_r+0xb04>
 8006826:	f018 0f01 	tst.w	r8, #1
 800682a:	d1ac      	bne.n	8006786 <_dtoa_r+0xa5e>
 800682c:	4633      	mov	r3, r6
 800682e:	461e      	mov	r6, r3
 8006830:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006834:	2a30      	cmp	r2, #48	@ 0x30
 8006836:	d0fa      	beq.n	800682e <_dtoa_r+0xb06>
 8006838:	e5c2      	b.n	80063c0 <_dtoa_r+0x698>
 800683a:	459a      	cmp	sl, r3
 800683c:	d1a4      	bne.n	8006788 <_dtoa_r+0xa60>
 800683e:	9b04      	ldr	r3, [sp, #16]
 8006840:	3301      	adds	r3, #1
 8006842:	9304      	str	r3, [sp, #16]
 8006844:	2331      	movs	r3, #49	@ 0x31
 8006846:	f88a 3000 	strb.w	r3, [sl]
 800684a:	e5b9      	b.n	80063c0 <_dtoa_r+0x698>
 800684c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800684e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80068ac <_dtoa_r+0xb84>
 8006852:	b11b      	cbz	r3, 800685c <_dtoa_r+0xb34>
 8006854:	f10a 0308 	add.w	r3, sl, #8
 8006858:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800685a:	6013      	str	r3, [r2, #0]
 800685c:	4650      	mov	r0, sl
 800685e:	b019      	add	sp, #100	@ 0x64
 8006860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006866:	2b01      	cmp	r3, #1
 8006868:	f77f ae37 	ble.w	80064da <_dtoa_r+0x7b2>
 800686c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800686e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006870:	2001      	movs	r0, #1
 8006872:	e655      	b.n	8006520 <_dtoa_r+0x7f8>
 8006874:	9b00      	ldr	r3, [sp, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	f77f aed6 	ble.w	8006628 <_dtoa_r+0x900>
 800687c:	4656      	mov	r6, sl
 800687e:	4621      	mov	r1, r4
 8006880:	4648      	mov	r0, r9
 8006882:	f7ff f9c8 	bl	8005c16 <quorem>
 8006886:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800688a:	f806 8b01 	strb.w	r8, [r6], #1
 800688e:	9b00      	ldr	r3, [sp, #0]
 8006890:	eba6 020a 	sub.w	r2, r6, sl
 8006894:	4293      	cmp	r3, r2
 8006896:	ddb3      	ble.n	8006800 <_dtoa_r+0xad8>
 8006898:	4649      	mov	r1, r9
 800689a:	2300      	movs	r3, #0
 800689c:	220a      	movs	r2, #10
 800689e:	4658      	mov	r0, fp
 80068a0:	f000 f968 	bl	8006b74 <__multadd>
 80068a4:	4681      	mov	r9, r0
 80068a6:	e7ea      	b.n	800687e <_dtoa_r+0xb56>
 80068a8:	08007a60 	.word	0x08007a60
 80068ac:	080079e4 	.word	0x080079e4

080068b0 <_free_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4605      	mov	r5, r0
 80068b4:	2900      	cmp	r1, #0
 80068b6:	d041      	beq.n	800693c <_free_r+0x8c>
 80068b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068bc:	1f0c      	subs	r4, r1, #4
 80068be:	2b00      	cmp	r3, #0
 80068c0:	bfb8      	it	lt
 80068c2:	18e4      	addlt	r4, r4, r3
 80068c4:	f000 f8e8 	bl	8006a98 <__malloc_lock>
 80068c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006940 <_free_r+0x90>)
 80068ca:	6813      	ldr	r3, [r2, #0]
 80068cc:	b933      	cbnz	r3, 80068dc <_free_r+0x2c>
 80068ce:	6063      	str	r3, [r4, #4]
 80068d0:	6014      	str	r4, [r2, #0]
 80068d2:	4628      	mov	r0, r5
 80068d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068d8:	f000 b8e4 	b.w	8006aa4 <__malloc_unlock>
 80068dc:	42a3      	cmp	r3, r4
 80068de:	d908      	bls.n	80068f2 <_free_r+0x42>
 80068e0:	6820      	ldr	r0, [r4, #0]
 80068e2:	1821      	adds	r1, r4, r0
 80068e4:	428b      	cmp	r3, r1
 80068e6:	bf01      	itttt	eq
 80068e8:	6819      	ldreq	r1, [r3, #0]
 80068ea:	685b      	ldreq	r3, [r3, #4]
 80068ec:	1809      	addeq	r1, r1, r0
 80068ee:	6021      	streq	r1, [r4, #0]
 80068f0:	e7ed      	b.n	80068ce <_free_r+0x1e>
 80068f2:	461a      	mov	r2, r3
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	b10b      	cbz	r3, 80068fc <_free_r+0x4c>
 80068f8:	42a3      	cmp	r3, r4
 80068fa:	d9fa      	bls.n	80068f2 <_free_r+0x42>
 80068fc:	6811      	ldr	r1, [r2, #0]
 80068fe:	1850      	adds	r0, r2, r1
 8006900:	42a0      	cmp	r0, r4
 8006902:	d10b      	bne.n	800691c <_free_r+0x6c>
 8006904:	6820      	ldr	r0, [r4, #0]
 8006906:	4401      	add	r1, r0
 8006908:	1850      	adds	r0, r2, r1
 800690a:	4283      	cmp	r3, r0
 800690c:	6011      	str	r1, [r2, #0]
 800690e:	d1e0      	bne.n	80068d2 <_free_r+0x22>
 8006910:	6818      	ldr	r0, [r3, #0]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	6053      	str	r3, [r2, #4]
 8006916:	4408      	add	r0, r1
 8006918:	6010      	str	r0, [r2, #0]
 800691a:	e7da      	b.n	80068d2 <_free_r+0x22>
 800691c:	d902      	bls.n	8006924 <_free_r+0x74>
 800691e:	230c      	movs	r3, #12
 8006920:	602b      	str	r3, [r5, #0]
 8006922:	e7d6      	b.n	80068d2 <_free_r+0x22>
 8006924:	6820      	ldr	r0, [r4, #0]
 8006926:	1821      	adds	r1, r4, r0
 8006928:	428b      	cmp	r3, r1
 800692a:	bf04      	itt	eq
 800692c:	6819      	ldreq	r1, [r3, #0]
 800692e:	685b      	ldreq	r3, [r3, #4]
 8006930:	6063      	str	r3, [r4, #4]
 8006932:	bf04      	itt	eq
 8006934:	1809      	addeq	r1, r1, r0
 8006936:	6021      	streq	r1, [r4, #0]
 8006938:	6054      	str	r4, [r2, #4]
 800693a:	e7ca      	b.n	80068d2 <_free_r+0x22>
 800693c:	bd38      	pop	{r3, r4, r5, pc}
 800693e:	bf00      	nop
 8006940:	20000428 	.word	0x20000428

08006944 <malloc>:
 8006944:	4b02      	ldr	r3, [pc, #8]	@ (8006950 <malloc+0xc>)
 8006946:	4601      	mov	r1, r0
 8006948:	6818      	ldr	r0, [r3, #0]
 800694a:	f000 b825 	b.w	8006998 <_malloc_r>
 800694e:	bf00      	nop
 8006950:	20000018 	.word	0x20000018

08006954 <sbrk_aligned>:
 8006954:	b570      	push	{r4, r5, r6, lr}
 8006956:	4e0f      	ldr	r6, [pc, #60]	@ (8006994 <sbrk_aligned+0x40>)
 8006958:	460c      	mov	r4, r1
 800695a:	6831      	ldr	r1, [r6, #0]
 800695c:	4605      	mov	r5, r0
 800695e:	b911      	cbnz	r1, 8006966 <sbrk_aligned+0x12>
 8006960:	f000 fe9a 	bl	8007698 <_sbrk_r>
 8006964:	6030      	str	r0, [r6, #0]
 8006966:	4621      	mov	r1, r4
 8006968:	4628      	mov	r0, r5
 800696a:	f000 fe95 	bl	8007698 <_sbrk_r>
 800696e:	1c43      	adds	r3, r0, #1
 8006970:	d103      	bne.n	800697a <sbrk_aligned+0x26>
 8006972:	f04f 34ff 	mov.w	r4, #4294967295
 8006976:	4620      	mov	r0, r4
 8006978:	bd70      	pop	{r4, r5, r6, pc}
 800697a:	1cc4      	adds	r4, r0, #3
 800697c:	f024 0403 	bic.w	r4, r4, #3
 8006980:	42a0      	cmp	r0, r4
 8006982:	d0f8      	beq.n	8006976 <sbrk_aligned+0x22>
 8006984:	1a21      	subs	r1, r4, r0
 8006986:	4628      	mov	r0, r5
 8006988:	f000 fe86 	bl	8007698 <_sbrk_r>
 800698c:	3001      	adds	r0, #1
 800698e:	d1f2      	bne.n	8006976 <sbrk_aligned+0x22>
 8006990:	e7ef      	b.n	8006972 <sbrk_aligned+0x1e>
 8006992:	bf00      	nop
 8006994:	20000424 	.word	0x20000424

08006998 <_malloc_r>:
 8006998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800699c:	1ccd      	adds	r5, r1, #3
 800699e:	f025 0503 	bic.w	r5, r5, #3
 80069a2:	3508      	adds	r5, #8
 80069a4:	2d0c      	cmp	r5, #12
 80069a6:	bf38      	it	cc
 80069a8:	250c      	movcc	r5, #12
 80069aa:	2d00      	cmp	r5, #0
 80069ac:	4606      	mov	r6, r0
 80069ae:	db01      	blt.n	80069b4 <_malloc_r+0x1c>
 80069b0:	42a9      	cmp	r1, r5
 80069b2:	d904      	bls.n	80069be <_malloc_r+0x26>
 80069b4:	230c      	movs	r3, #12
 80069b6:	6033      	str	r3, [r6, #0]
 80069b8:	2000      	movs	r0, #0
 80069ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a94 <_malloc_r+0xfc>
 80069c2:	f000 f869 	bl	8006a98 <__malloc_lock>
 80069c6:	f8d8 3000 	ldr.w	r3, [r8]
 80069ca:	461c      	mov	r4, r3
 80069cc:	bb44      	cbnz	r4, 8006a20 <_malloc_r+0x88>
 80069ce:	4629      	mov	r1, r5
 80069d0:	4630      	mov	r0, r6
 80069d2:	f7ff ffbf 	bl	8006954 <sbrk_aligned>
 80069d6:	1c43      	adds	r3, r0, #1
 80069d8:	4604      	mov	r4, r0
 80069da:	d158      	bne.n	8006a8e <_malloc_r+0xf6>
 80069dc:	f8d8 4000 	ldr.w	r4, [r8]
 80069e0:	4627      	mov	r7, r4
 80069e2:	2f00      	cmp	r7, #0
 80069e4:	d143      	bne.n	8006a6e <_malloc_r+0xd6>
 80069e6:	2c00      	cmp	r4, #0
 80069e8:	d04b      	beq.n	8006a82 <_malloc_r+0xea>
 80069ea:	6823      	ldr	r3, [r4, #0]
 80069ec:	4639      	mov	r1, r7
 80069ee:	4630      	mov	r0, r6
 80069f0:	eb04 0903 	add.w	r9, r4, r3
 80069f4:	f000 fe50 	bl	8007698 <_sbrk_r>
 80069f8:	4581      	cmp	r9, r0
 80069fa:	d142      	bne.n	8006a82 <_malloc_r+0xea>
 80069fc:	6821      	ldr	r1, [r4, #0]
 80069fe:	1a6d      	subs	r5, r5, r1
 8006a00:	4629      	mov	r1, r5
 8006a02:	4630      	mov	r0, r6
 8006a04:	f7ff ffa6 	bl	8006954 <sbrk_aligned>
 8006a08:	3001      	adds	r0, #1
 8006a0a:	d03a      	beq.n	8006a82 <_malloc_r+0xea>
 8006a0c:	6823      	ldr	r3, [r4, #0]
 8006a0e:	442b      	add	r3, r5
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	f8d8 3000 	ldr.w	r3, [r8]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	bb62      	cbnz	r2, 8006a74 <_malloc_r+0xdc>
 8006a1a:	f8c8 7000 	str.w	r7, [r8]
 8006a1e:	e00f      	b.n	8006a40 <_malloc_r+0xa8>
 8006a20:	6822      	ldr	r2, [r4, #0]
 8006a22:	1b52      	subs	r2, r2, r5
 8006a24:	d420      	bmi.n	8006a68 <_malloc_r+0xd0>
 8006a26:	2a0b      	cmp	r2, #11
 8006a28:	d917      	bls.n	8006a5a <_malloc_r+0xc2>
 8006a2a:	1961      	adds	r1, r4, r5
 8006a2c:	42a3      	cmp	r3, r4
 8006a2e:	6025      	str	r5, [r4, #0]
 8006a30:	bf18      	it	ne
 8006a32:	6059      	strne	r1, [r3, #4]
 8006a34:	6863      	ldr	r3, [r4, #4]
 8006a36:	bf08      	it	eq
 8006a38:	f8c8 1000 	streq.w	r1, [r8]
 8006a3c:	5162      	str	r2, [r4, r5]
 8006a3e:	604b      	str	r3, [r1, #4]
 8006a40:	4630      	mov	r0, r6
 8006a42:	f000 f82f 	bl	8006aa4 <__malloc_unlock>
 8006a46:	f104 000b 	add.w	r0, r4, #11
 8006a4a:	1d23      	adds	r3, r4, #4
 8006a4c:	f020 0007 	bic.w	r0, r0, #7
 8006a50:	1ac2      	subs	r2, r0, r3
 8006a52:	bf1c      	itt	ne
 8006a54:	1a1b      	subne	r3, r3, r0
 8006a56:	50a3      	strne	r3, [r4, r2]
 8006a58:	e7af      	b.n	80069ba <_malloc_r+0x22>
 8006a5a:	6862      	ldr	r2, [r4, #4]
 8006a5c:	42a3      	cmp	r3, r4
 8006a5e:	bf0c      	ite	eq
 8006a60:	f8c8 2000 	streq.w	r2, [r8]
 8006a64:	605a      	strne	r2, [r3, #4]
 8006a66:	e7eb      	b.n	8006a40 <_malloc_r+0xa8>
 8006a68:	4623      	mov	r3, r4
 8006a6a:	6864      	ldr	r4, [r4, #4]
 8006a6c:	e7ae      	b.n	80069cc <_malloc_r+0x34>
 8006a6e:	463c      	mov	r4, r7
 8006a70:	687f      	ldr	r7, [r7, #4]
 8006a72:	e7b6      	b.n	80069e2 <_malloc_r+0x4a>
 8006a74:	461a      	mov	r2, r3
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	42a3      	cmp	r3, r4
 8006a7a:	d1fb      	bne.n	8006a74 <_malloc_r+0xdc>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	6053      	str	r3, [r2, #4]
 8006a80:	e7de      	b.n	8006a40 <_malloc_r+0xa8>
 8006a82:	230c      	movs	r3, #12
 8006a84:	6033      	str	r3, [r6, #0]
 8006a86:	4630      	mov	r0, r6
 8006a88:	f000 f80c 	bl	8006aa4 <__malloc_unlock>
 8006a8c:	e794      	b.n	80069b8 <_malloc_r+0x20>
 8006a8e:	6005      	str	r5, [r0, #0]
 8006a90:	e7d6      	b.n	8006a40 <_malloc_r+0xa8>
 8006a92:	bf00      	nop
 8006a94:	20000428 	.word	0x20000428

08006a98 <__malloc_lock>:
 8006a98:	4801      	ldr	r0, [pc, #4]	@ (8006aa0 <__malloc_lock+0x8>)
 8006a9a:	f7ff b8ac 	b.w	8005bf6 <__retarget_lock_acquire_recursive>
 8006a9e:	bf00      	nop
 8006aa0:	20000420 	.word	0x20000420

08006aa4 <__malloc_unlock>:
 8006aa4:	4801      	ldr	r0, [pc, #4]	@ (8006aac <__malloc_unlock+0x8>)
 8006aa6:	f7ff b8a7 	b.w	8005bf8 <__retarget_lock_release_recursive>
 8006aaa:	bf00      	nop
 8006aac:	20000420 	.word	0x20000420

08006ab0 <_Balloc>:
 8006ab0:	b570      	push	{r4, r5, r6, lr}
 8006ab2:	69c6      	ldr	r6, [r0, #28]
 8006ab4:	4604      	mov	r4, r0
 8006ab6:	460d      	mov	r5, r1
 8006ab8:	b976      	cbnz	r6, 8006ad8 <_Balloc+0x28>
 8006aba:	2010      	movs	r0, #16
 8006abc:	f7ff ff42 	bl	8006944 <malloc>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	61e0      	str	r0, [r4, #28]
 8006ac4:	b920      	cbnz	r0, 8006ad0 <_Balloc+0x20>
 8006ac6:	4b18      	ldr	r3, [pc, #96]	@ (8006b28 <_Balloc+0x78>)
 8006ac8:	4818      	ldr	r0, [pc, #96]	@ (8006b2c <_Balloc+0x7c>)
 8006aca:	216b      	movs	r1, #107	@ 0x6b
 8006acc:	f000 fdf4 	bl	80076b8 <__assert_func>
 8006ad0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ad4:	6006      	str	r6, [r0, #0]
 8006ad6:	60c6      	str	r6, [r0, #12]
 8006ad8:	69e6      	ldr	r6, [r4, #28]
 8006ada:	68f3      	ldr	r3, [r6, #12]
 8006adc:	b183      	cbz	r3, 8006b00 <_Balloc+0x50>
 8006ade:	69e3      	ldr	r3, [r4, #28]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ae6:	b9b8      	cbnz	r0, 8006b18 <_Balloc+0x68>
 8006ae8:	2101      	movs	r1, #1
 8006aea:	fa01 f605 	lsl.w	r6, r1, r5
 8006aee:	1d72      	adds	r2, r6, #5
 8006af0:	0092      	lsls	r2, r2, #2
 8006af2:	4620      	mov	r0, r4
 8006af4:	f000 fdfe 	bl	80076f4 <_calloc_r>
 8006af8:	b160      	cbz	r0, 8006b14 <_Balloc+0x64>
 8006afa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006afe:	e00e      	b.n	8006b1e <_Balloc+0x6e>
 8006b00:	2221      	movs	r2, #33	@ 0x21
 8006b02:	2104      	movs	r1, #4
 8006b04:	4620      	mov	r0, r4
 8006b06:	f000 fdf5 	bl	80076f4 <_calloc_r>
 8006b0a:	69e3      	ldr	r3, [r4, #28]
 8006b0c:	60f0      	str	r0, [r6, #12]
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1e4      	bne.n	8006ade <_Balloc+0x2e>
 8006b14:	2000      	movs	r0, #0
 8006b16:	bd70      	pop	{r4, r5, r6, pc}
 8006b18:	6802      	ldr	r2, [r0, #0]
 8006b1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b1e:	2300      	movs	r3, #0
 8006b20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b24:	e7f7      	b.n	8006b16 <_Balloc+0x66>
 8006b26:	bf00      	nop
 8006b28:	080079f1 	.word	0x080079f1
 8006b2c:	08007a71 	.word	0x08007a71

08006b30 <_Bfree>:
 8006b30:	b570      	push	{r4, r5, r6, lr}
 8006b32:	69c6      	ldr	r6, [r0, #28]
 8006b34:	4605      	mov	r5, r0
 8006b36:	460c      	mov	r4, r1
 8006b38:	b976      	cbnz	r6, 8006b58 <_Bfree+0x28>
 8006b3a:	2010      	movs	r0, #16
 8006b3c:	f7ff ff02 	bl	8006944 <malloc>
 8006b40:	4602      	mov	r2, r0
 8006b42:	61e8      	str	r0, [r5, #28]
 8006b44:	b920      	cbnz	r0, 8006b50 <_Bfree+0x20>
 8006b46:	4b09      	ldr	r3, [pc, #36]	@ (8006b6c <_Bfree+0x3c>)
 8006b48:	4809      	ldr	r0, [pc, #36]	@ (8006b70 <_Bfree+0x40>)
 8006b4a:	218f      	movs	r1, #143	@ 0x8f
 8006b4c:	f000 fdb4 	bl	80076b8 <__assert_func>
 8006b50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b54:	6006      	str	r6, [r0, #0]
 8006b56:	60c6      	str	r6, [r0, #12]
 8006b58:	b13c      	cbz	r4, 8006b6a <_Bfree+0x3a>
 8006b5a:	69eb      	ldr	r3, [r5, #28]
 8006b5c:	6862      	ldr	r2, [r4, #4]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b64:	6021      	str	r1, [r4, #0]
 8006b66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b6a:	bd70      	pop	{r4, r5, r6, pc}
 8006b6c:	080079f1 	.word	0x080079f1
 8006b70:	08007a71 	.word	0x08007a71

08006b74 <__multadd>:
 8006b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b78:	690d      	ldr	r5, [r1, #16]
 8006b7a:	4607      	mov	r7, r0
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	461e      	mov	r6, r3
 8006b80:	f101 0c14 	add.w	ip, r1, #20
 8006b84:	2000      	movs	r0, #0
 8006b86:	f8dc 3000 	ldr.w	r3, [ip]
 8006b8a:	b299      	uxth	r1, r3
 8006b8c:	fb02 6101 	mla	r1, r2, r1, r6
 8006b90:	0c1e      	lsrs	r6, r3, #16
 8006b92:	0c0b      	lsrs	r3, r1, #16
 8006b94:	fb02 3306 	mla	r3, r2, r6, r3
 8006b98:	b289      	uxth	r1, r1
 8006b9a:	3001      	adds	r0, #1
 8006b9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ba0:	4285      	cmp	r5, r0
 8006ba2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ba6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006baa:	dcec      	bgt.n	8006b86 <__multadd+0x12>
 8006bac:	b30e      	cbz	r6, 8006bf2 <__multadd+0x7e>
 8006bae:	68a3      	ldr	r3, [r4, #8]
 8006bb0:	42ab      	cmp	r3, r5
 8006bb2:	dc19      	bgt.n	8006be8 <__multadd+0x74>
 8006bb4:	6861      	ldr	r1, [r4, #4]
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	3101      	adds	r1, #1
 8006bba:	f7ff ff79 	bl	8006ab0 <_Balloc>
 8006bbe:	4680      	mov	r8, r0
 8006bc0:	b928      	cbnz	r0, 8006bce <__multadd+0x5a>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <__multadd+0x84>)
 8006bc6:	480d      	ldr	r0, [pc, #52]	@ (8006bfc <__multadd+0x88>)
 8006bc8:	21ba      	movs	r1, #186	@ 0xba
 8006bca:	f000 fd75 	bl	80076b8 <__assert_func>
 8006bce:	6922      	ldr	r2, [r4, #16]
 8006bd0:	3202      	adds	r2, #2
 8006bd2:	f104 010c 	add.w	r1, r4, #12
 8006bd6:	0092      	lsls	r2, r2, #2
 8006bd8:	300c      	adds	r0, #12
 8006bda:	f7ff f80e 	bl	8005bfa <memcpy>
 8006bde:	4621      	mov	r1, r4
 8006be0:	4638      	mov	r0, r7
 8006be2:	f7ff ffa5 	bl	8006b30 <_Bfree>
 8006be6:	4644      	mov	r4, r8
 8006be8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006bec:	3501      	adds	r5, #1
 8006bee:	615e      	str	r6, [r3, #20]
 8006bf0:	6125      	str	r5, [r4, #16]
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf8:	08007a60 	.word	0x08007a60
 8006bfc:	08007a71 	.word	0x08007a71

08006c00 <__hi0bits>:
 8006c00:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006c04:	4603      	mov	r3, r0
 8006c06:	bf36      	itet	cc
 8006c08:	0403      	lslcc	r3, r0, #16
 8006c0a:	2000      	movcs	r0, #0
 8006c0c:	2010      	movcc	r0, #16
 8006c0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c12:	bf3c      	itt	cc
 8006c14:	021b      	lslcc	r3, r3, #8
 8006c16:	3008      	addcc	r0, #8
 8006c18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c1c:	bf3c      	itt	cc
 8006c1e:	011b      	lslcc	r3, r3, #4
 8006c20:	3004      	addcc	r0, #4
 8006c22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c26:	bf3c      	itt	cc
 8006c28:	009b      	lslcc	r3, r3, #2
 8006c2a:	3002      	addcc	r0, #2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	db05      	blt.n	8006c3c <__hi0bits+0x3c>
 8006c30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c34:	f100 0001 	add.w	r0, r0, #1
 8006c38:	bf08      	it	eq
 8006c3a:	2020      	moveq	r0, #32
 8006c3c:	4770      	bx	lr

08006c3e <__lo0bits>:
 8006c3e:	6803      	ldr	r3, [r0, #0]
 8006c40:	4602      	mov	r2, r0
 8006c42:	f013 0007 	ands.w	r0, r3, #7
 8006c46:	d00b      	beq.n	8006c60 <__lo0bits+0x22>
 8006c48:	07d9      	lsls	r1, r3, #31
 8006c4a:	d421      	bmi.n	8006c90 <__lo0bits+0x52>
 8006c4c:	0798      	lsls	r0, r3, #30
 8006c4e:	bf49      	itett	mi
 8006c50:	085b      	lsrmi	r3, r3, #1
 8006c52:	089b      	lsrpl	r3, r3, #2
 8006c54:	2001      	movmi	r0, #1
 8006c56:	6013      	strmi	r3, [r2, #0]
 8006c58:	bf5c      	itt	pl
 8006c5a:	6013      	strpl	r3, [r2, #0]
 8006c5c:	2002      	movpl	r0, #2
 8006c5e:	4770      	bx	lr
 8006c60:	b299      	uxth	r1, r3
 8006c62:	b909      	cbnz	r1, 8006c68 <__lo0bits+0x2a>
 8006c64:	0c1b      	lsrs	r3, r3, #16
 8006c66:	2010      	movs	r0, #16
 8006c68:	b2d9      	uxtb	r1, r3
 8006c6a:	b909      	cbnz	r1, 8006c70 <__lo0bits+0x32>
 8006c6c:	3008      	adds	r0, #8
 8006c6e:	0a1b      	lsrs	r3, r3, #8
 8006c70:	0719      	lsls	r1, r3, #28
 8006c72:	bf04      	itt	eq
 8006c74:	091b      	lsreq	r3, r3, #4
 8006c76:	3004      	addeq	r0, #4
 8006c78:	0799      	lsls	r1, r3, #30
 8006c7a:	bf04      	itt	eq
 8006c7c:	089b      	lsreq	r3, r3, #2
 8006c7e:	3002      	addeq	r0, #2
 8006c80:	07d9      	lsls	r1, r3, #31
 8006c82:	d403      	bmi.n	8006c8c <__lo0bits+0x4e>
 8006c84:	085b      	lsrs	r3, r3, #1
 8006c86:	f100 0001 	add.w	r0, r0, #1
 8006c8a:	d003      	beq.n	8006c94 <__lo0bits+0x56>
 8006c8c:	6013      	str	r3, [r2, #0]
 8006c8e:	4770      	bx	lr
 8006c90:	2000      	movs	r0, #0
 8006c92:	4770      	bx	lr
 8006c94:	2020      	movs	r0, #32
 8006c96:	4770      	bx	lr

08006c98 <__i2b>:
 8006c98:	b510      	push	{r4, lr}
 8006c9a:	460c      	mov	r4, r1
 8006c9c:	2101      	movs	r1, #1
 8006c9e:	f7ff ff07 	bl	8006ab0 <_Balloc>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	b928      	cbnz	r0, 8006cb2 <__i2b+0x1a>
 8006ca6:	4b05      	ldr	r3, [pc, #20]	@ (8006cbc <__i2b+0x24>)
 8006ca8:	4805      	ldr	r0, [pc, #20]	@ (8006cc0 <__i2b+0x28>)
 8006caa:	f240 1145 	movw	r1, #325	@ 0x145
 8006cae:	f000 fd03 	bl	80076b8 <__assert_func>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	6144      	str	r4, [r0, #20]
 8006cb6:	6103      	str	r3, [r0, #16]
 8006cb8:	bd10      	pop	{r4, pc}
 8006cba:	bf00      	nop
 8006cbc:	08007a60 	.word	0x08007a60
 8006cc0:	08007a71 	.word	0x08007a71

08006cc4 <__multiply>:
 8006cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc8:	4614      	mov	r4, r2
 8006cca:	690a      	ldr	r2, [r1, #16]
 8006ccc:	6923      	ldr	r3, [r4, #16]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	bfa8      	it	ge
 8006cd2:	4623      	movge	r3, r4
 8006cd4:	460f      	mov	r7, r1
 8006cd6:	bfa4      	itt	ge
 8006cd8:	460c      	movge	r4, r1
 8006cda:	461f      	movge	r7, r3
 8006cdc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006ce0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006ce4:	68a3      	ldr	r3, [r4, #8]
 8006ce6:	6861      	ldr	r1, [r4, #4]
 8006ce8:	eb0a 0609 	add.w	r6, sl, r9
 8006cec:	42b3      	cmp	r3, r6
 8006cee:	b085      	sub	sp, #20
 8006cf0:	bfb8      	it	lt
 8006cf2:	3101      	addlt	r1, #1
 8006cf4:	f7ff fedc 	bl	8006ab0 <_Balloc>
 8006cf8:	b930      	cbnz	r0, 8006d08 <__multiply+0x44>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	4b44      	ldr	r3, [pc, #272]	@ (8006e10 <__multiply+0x14c>)
 8006cfe:	4845      	ldr	r0, [pc, #276]	@ (8006e14 <__multiply+0x150>)
 8006d00:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006d04:	f000 fcd8 	bl	80076b8 <__assert_func>
 8006d08:	f100 0514 	add.w	r5, r0, #20
 8006d0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d10:	462b      	mov	r3, r5
 8006d12:	2200      	movs	r2, #0
 8006d14:	4543      	cmp	r3, r8
 8006d16:	d321      	bcc.n	8006d5c <__multiply+0x98>
 8006d18:	f107 0114 	add.w	r1, r7, #20
 8006d1c:	f104 0214 	add.w	r2, r4, #20
 8006d20:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006d24:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006d28:	9302      	str	r3, [sp, #8]
 8006d2a:	1b13      	subs	r3, r2, r4
 8006d2c:	3b15      	subs	r3, #21
 8006d2e:	f023 0303 	bic.w	r3, r3, #3
 8006d32:	3304      	adds	r3, #4
 8006d34:	f104 0715 	add.w	r7, r4, #21
 8006d38:	42ba      	cmp	r2, r7
 8006d3a:	bf38      	it	cc
 8006d3c:	2304      	movcc	r3, #4
 8006d3e:	9301      	str	r3, [sp, #4]
 8006d40:	9b02      	ldr	r3, [sp, #8]
 8006d42:	9103      	str	r1, [sp, #12]
 8006d44:	428b      	cmp	r3, r1
 8006d46:	d80c      	bhi.n	8006d62 <__multiply+0x9e>
 8006d48:	2e00      	cmp	r6, #0
 8006d4a:	dd03      	ble.n	8006d54 <__multiply+0x90>
 8006d4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d05b      	beq.n	8006e0c <__multiply+0x148>
 8006d54:	6106      	str	r6, [r0, #16]
 8006d56:	b005      	add	sp, #20
 8006d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5c:	f843 2b04 	str.w	r2, [r3], #4
 8006d60:	e7d8      	b.n	8006d14 <__multiply+0x50>
 8006d62:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d66:	f1ba 0f00 	cmp.w	sl, #0
 8006d6a:	d024      	beq.n	8006db6 <__multiply+0xf2>
 8006d6c:	f104 0e14 	add.w	lr, r4, #20
 8006d70:	46a9      	mov	r9, r5
 8006d72:	f04f 0c00 	mov.w	ip, #0
 8006d76:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006d7a:	f8d9 3000 	ldr.w	r3, [r9]
 8006d7e:	fa1f fb87 	uxth.w	fp, r7
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d88:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006d8c:	f8d9 7000 	ldr.w	r7, [r9]
 8006d90:	4463      	add	r3, ip
 8006d92:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006d96:	fb0a c70b 	mla	r7, sl, fp, ip
 8006d9a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006da4:	4572      	cmp	r2, lr
 8006da6:	f849 3b04 	str.w	r3, [r9], #4
 8006daa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006dae:	d8e2      	bhi.n	8006d76 <__multiply+0xb2>
 8006db0:	9b01      	ldr	r3, [sp, #4]
 8006db2:	f845 c003 	str.w	ip, [r5, r3]
 8006db6:	9b03      	ldr	r3, [sp, #12]
 8006db8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006dbc:	3104      	adds	r1, #4
 8006dbe:	f1b9 0f00 	cmp.w	r9, #0
 8006dc2:	d021      	beq.n	8006e08 <__multiply+0x144>
 8006dc4:	682b      	ldr	r3, [r5, #0]
 8006dc6:	f104 0c14 	add.w	ip, r4, #20
 8006dca:	46ae      	mov	lr, r5
 8006dcc:	f04f 0a00 	mov.w	sl, #0
 8006dd0:	f8bc b000 	ldrh.w	fp, [ip]
 8006dd4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006dd8:	fb09 770b 	mla	r7, r9, fp, r7
 8006ddc:	4457      	add	r7, sl
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006de4:	f84e 3b04 	str.w	r3, [lr], #4
 8006de8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006dec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006df0:	f8be 3000 	ldrh.w	r3, [lr]
 8006df4:	fb09 330a 	mla	r3, r9, sl, r3
 8006df8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006dfc:	4562      	cmp	r2, ip
 8006dfe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e02:	d8e5      	bhi.n	8006dd0 <__multiply+0x10c>
 8006e04:	9f01      	ldr	r7, [sp, #4]
 8006e06:	51eb      	str	r3, [r5, r7]
 8006e08:	3504      	adds	r5, #4
 8006e0a:	e799      	b.n	8006d40 <__multiply+0x7c>
 8006e0c:	3e01      	subs	r6, #1
 8006e0e:	e79b      	b.n	8006d48 <__multiply+0x84>
 8006e10:	08007a60 	.word	0x08007a60
 8006e14:	08007a71 	.word	0x08007a71

08006e18 <__pow5mult>:
 8006e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e1c:	4615      	mov	r5, r2
 8006e1e:	f012 0203 	ands.w	r2, r2, #3
 8006e22:	4607      	mov	r7, r0
 8006e24:	460e      	mov	r6, r1
 8006e26:	d007      	beq.n	8006e38 <__pow5mult+0x20>
 8006e28:	4c25      	ldr	r4, [pc, #148]	@ (8006ec0 <__pow5mult+0xa8>)
 8006e2a:	3a01      	subs	r2, #1
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e32:	f7ff fe9f 	bl	8006b74 <__multadd>
 8006e36:	4606      	mov	r6, r0
 8006e38:	10ad      	asrs	r5, r5, #2
 8006e3a:	d03d      	beq.n	8006eb8 <__pow5mult+0xa0>
 8006e3c:	69fc      	ldr	r4, [r7, #28]
 8006e3e:	b97c      	cbnz	r4, 8006e60 <__pow5mult+0x48>
 8006e40:	2010      	movs	r0, #16
 8006e42:	f7ff fd7f 	bl	8006944 <malloc>
 8006e46:	4602      	mov	r2, r0
 8006e48:	61f8      	str	r0, [r7, #28]
 8006e4a:	b928      	cbnz	r0, 8006e58 <__pow5mult+0x40>
 8006e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ec4 <__pow5mult+0xac>)
 8006e4e:	481e      	ldr	r0, [pc, #120]	@ (8006ec8 <__pow5mult+0xb0>)
 8006e50:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e54:	f000 fc30 	bl	80076b8 <__assert_func>
 8006e58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e5c:	6004      	str	r4, [r0, #0]
 8006e5e:	60c4      	str	r4, [r0, #12]
 8006e60:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e68:	b94c      	cbnz	r4, 8006e7e <__pow5mult+0x66>
 8006e6a:	f240 2171 	movw	r1, #625	@ 0x271
 8006e6e:	4638      	mov	r0, r7
 8006e70:	f7ff ff12 	bl	8006c98 <__i2b>
 8006e74:	2300      	movs	r3, #0
 8006e76:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e7a:	4604      	mov	r4, r0
 8006e7c:	6003      	str	r3, [r0, #0]
 8006e7e:	f04f 0900 	mov.w	r9, #0
 8006e82:	07eb      	lsls	r3, r5, #31
 8006e84:	d50a      	bpl.n	8006e9c <__pow5mult+0x84>
 8006e86:	4631      	mov	r1, r6
 8006e88:	4622      	mov	r2, r4
 8006e8a:	4638      	mov	r0, r7
 8006e8c:	f7ff ff1a 	bl	8006cc4 <__multiply>
 8006e90:	4631      	mov	r1, r6
 8006e92:	4680      	mov	r8, r0
 8006e94:	4638      	mov	r0, r7
 8006e96:	f7ff fe4b 	bl	8006b30 <_Bfree>
 8006e9a:	4646      	mov	r6, r8
 8006e9c:	106d      	asrs	r5, r5, #1
 8006e9e:	d00b      	beq.n	8006eb8 <__pow5mult+0xa0>
 8006ea0:	6820      	ldr	r0, [r4, #0]
 8006ea2:	b938      	cbnz	r0, 8006eb4 <__pow5mult+0x9c>
 8006ea4:	4622      	mov	r2, r4
 8006ea6:	4621      	mov	r1, r4
 8006ea8:	4638      	mov	r0, r7
 8006eaa:	f7ff ff0b 	bl	8006cc4 <__multiply>
 8006eae:	6020      	str	r0, [r4, #0]
 8006eb0:	f8c0 9000 	str.w	r9, [r0]
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	e7e4      	b.n	8006e82 <__pow5mult+0x6a>
 8006eb8:	4630      	mov	r0, r6
 8006eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ebe:	bf00      	nop
 8006ec0:	08007acc 	.word	0x08007acc
 8006ec4:	080079f1 	.word	0x080079f1
 8006ec8:	08007a71 	.word	0x08007a71

08006ecc <__lshift>:
 8006ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	6849      	ldr	r1, [r1, #4]
 8006ed4:	6923      	ldr	r3, [r4, #16]
 8006ed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006eda:	68a3      	ldr	r3, [r4, #8]
 8006edc:	4607      	mov	r7, r0
 8006ede:	4691      	mov	r9, r2
 8006ee0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ee4:	f108 0601 	add.w	r6, r8, #1
 8006ee8:	42b3      	cmp	r3, r6
 8006eea:	db0b      	blt.n	8006f04 <__lshift+0x38>
 8006eec:	4638      	mov	r0, r7
 8006eee:	f7ff fddf 	bl	8006ab0 <_Balloc>
 8006ef2:	4605      	mov	r5, r0
 8006ef4:	b948      	cbnz	r0, 8006f0a <__lshift+0x3e>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	4b28      	ldr	r3, [pc, #160]	@ (8006f9c <__lshift+0xd0>)
 8006efa:	4829      	ldr	r0, [pc, #164]	@ (8006fa0 <__lshift+0xd4>)
 8006efc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006f00:	f000 fbda 	bl	80076b8 <__assert_func>
 8006f04:	3101      	adds	r1, #1
 8006f06:	005b      	lsls	r3, r3, #1
 8006f08:	e7ee      	b.n	8006ee8 <__lshift+0x1c>
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	f100 0114 	add.w	r1, r0, #20
 8006f10:	f100 0210 	add.w	r2, r0, #16
 8006f14:	4618      	mov	r0, r3
 8006f16:	4553      	cmp	r3, sl
 8006f18:	db33      	blt.n	8006f82 <__lshift+0xb6>
 8006f1a:	6920      	ldr	r0, [r4, #16]
 8006f1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f20:	f104 0314 	add.w	r3, r4, #20
 8006f24:	f019 091f 	ands.w	r9, r9, #31
 8006f28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f30:	d02b      	beq.n	8006f8a <__lshift+0xbe>
 8006f32:	f1c9 0e20 	rsb	lr, r9, #32
 8006f36:	468a      	mov	sl, r1
 8006f38:	2200      	movs	r2, #0
 8006f3a:	6818      	ldr	r0, [r3, #0]
 8006f3c:	fa00 f009 	lsl.w	r0, r0, r9
 8006f40:	4310      	orrs	r0, r2
 8006f42:	f84a 0b04 	str.w	r0, [sl], #4
 8006f46:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f4a:	459c      	cmp	ip, r3
 8006f4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f50:	d8f3      	bhi.n	8006f3a <__lshift+0x6e>
 8006f52:	ebac 0304 	sub.w	r3, ip, r4
 8006f56:	3b15      	subs	r3, #21
 8006f58:	f023 0303 	bic.w	r3, r3, #3
 8006f5c:	3304      	adds	r3, #4
 8006f5e:	f104 0015 	add.w	r0, r4, #21
 8006f62:	4584      	cmp	ip, r0
 8006f64:	bf38      	it	cc
 8006f66:	2304      	movcc	r3, #4
 8006f68:	50ca      	str	r2, [r1, r3]
 8006f6a:	b10a      	cbz	r2, 8006f70 <__lshift+0xa4>
 8006f6c:	f108 0602 	add.w	r6, r8, #2
 8006f70:	3e01      	subs	r6, #1
 8006f72:	4638      	mov	r0, r7
 8006f74:	612e      	str	r6, [r5, #16]
 8006f76:	4621      	mov	r1, r4
 8006f78:	f7ff fdda 	bl	8006b30 <_Bfree>
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f82:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f86:	3301      	adds	r3, #1
 8006f88:	e7c5      	b.n	8006f16 <__lshift+0x4a>
 8006f8a:	3904      	subs	r1, #4
 8006f8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f90:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f94:	459c      	cmp	ip, r3
 8006f96:	d8f9      	bhi.n	8006f8c <__lshift+0xc0>
 8006f98:	e7ea      	b.n	8006f70 <__lshift+0xa4>
 8006f9a:	bf00      	nop
 8006f9c:	08007a60 	.word	0x08007a60
 8006fa0:	08007a71 	.word	0x08007a71

08006fa4 <__mcmp>:
 8006fa4:	690a      	ldr	r2, [r1, #16]
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	6900      	ldr	r0, [r0, #16]
 8006faa:	1a80      	subs	r0, r0, r2
 8006fac:	b530      	push	{r4, r5, lr}
 8006fae:	d10e      	bne.n	8006fce <__mcmp+0x2a>
 8006fb0:	3314      	adds	r3, #20
 8006fb2:	3114      	adds	r1, #20
 8006fb4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006fb8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006fbc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006fc0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fc4:	4295      	cmp	r5, r2
 8006fc6:	d003      	beq.n	8006fd0 <__mcmp+0x2c>
 8006fc8:	d205      	bcs.n	8006fd6 <__mcmp+0x32>
 8006fca:	f04f 30ff 	mov.w	r0, #4294967295
 8006fce:	bd30      	pop	{r4, r5, pc}
 8006fd0:	42a3      	cmp	r3, r4
 8006fd2:	d3f3      	bcc.n	8006fbc <__mcmp+0x18>
 8006fd4:	e7fb      	b.n	8006fce <__mcmp+0x2a>
 8006fd6:	2001      	movs	r0, #1
 8006fd8:	e7f9      	b.n	8006fce <__mcmp+0x2a>
	...

08006fdc <__mdiff>:
 8006fdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe0:	4689      	mov	r9, r1
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	4611      	mov	r1, r2
 8006fe6:	4648      	mov	r0, r9
 8006fe8:	4614      	mov	r4, r2
 8006fea:	f7ff ffdb 	bl	8006fa4 <__mcmp>
 8006fee:	1e05      	subs	r5, r0, #0
 8006ff0:	d112      	bne.n	8007018 <__mdiff+0x3c>
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	4630      	mov	r0, r6
 8006ff6:	f7ff fd5b 	bl	8006ab0 <_Balloc>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	b928      	cbnz	r0, 800700a <__mdiff+0x2e>
 8006ffe:	4b3f      	ldr	r3, [pc, #252]	@ (80070fc <__mdiff+0x120>)
 8007000:	f240 2137 	movw	r1, #567	@ 0x237
 8007004:	483e      	ldr	r0, [pc, #248]	@ (8007100 <__mdiff+0x124>)
 8007006:	f000 fb57 	bl	80076b8 <__assert_func>
 800700a:	2301      	movs	r3, #1
 800700c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007010:	4610      	mov	r0, r2
 8007012:	b003      	add	sp, #12
 8007014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007018:	bfbc      	itt	lt
 800701a:	464b      	movlt	r3, r9
 800701c:	46a1      	movlt	r9, r4
 800701e:	4630      	mov	r0, r6
 8007020:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007024:	bfba      	itte	lt
 8007026:	461c      	movlt	r4, r3
 8007028:	2501      	movlt	r5, #1
 800702a:	2500      	movge	r5, #0
 800702c:	f7ff fd40 	bl	8006ab0 <_Balloc>
 8007030:	4602      	mov	r2, r0
 8007032:	b918      	cbnz	r0, 800703c <__mdiff+0x60>
 8007034:	4b31      	ldr	r3, [pc, #196]	@ (80070fc <__mdiff+0x120>)
 8007036:	f240 2145 	movw	r1, #581	@ 0x245
 800703a:	e7e3      	b.n	8007004 <__mdiff+0x28>
 800703c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007040:	6926      	ldr	r6, [r4, #16]
 8007042:	60c5      	str	r5, [r0, #12]
 8007044:	f109 0310 	add.w	r3, r9, #16
 8007048:	f109 0514 	add.w	r5, r9, #20
 800704c:	f104 0e14 	add.w	lr, r4, #20
 8007050:	f100 0b14 	add.w	fp, r0, #20
 8007054:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007058:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800705c:	9301      	str	r3, [sp, #4]
 800705e:	46d9      	mov	r9, fp
 8007060:	f04f 0c00 	mov.w	ip, #0
 8007064:	9b01      	ldr	r3, [sp, #4]
 8007066:	f85e 0b04 	ldr.w	r0, [lr], #4
 800706a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800706e:	9301      	str	r3, [sp, #4]
 8007070:	fa1f f38a 	uxth.w	r3, sl
 8007074:	4619      	mov	r1, r3
 8007076:	b283      	uxth	r3, r0
 8007078:	1acb      	subs	r3, r1, r3
 800707a:	0c00      	lsrs	r0, r0, #16
 800707c:	4463      	add	r3, ip
 800707e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007082:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007086:	b29b      	uxth	r3, r3
 8007088:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800708c:	4576      	cmp	r6, lr
 800708e:	f849 3b04 	str.w	r3, [r9], #4
 8007092:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007096:	d8e5      	bhi.n	8007064 <__mdiff+0x88>
 8007098:	1b33      	subs	r3, r6, r4
 800709a:	3b15      	subs	r3, #21
 800709c:	f023 0303 	bic.w	r3, r3, #3
 80070a0:	3415      	adds	r4, #21
 80070a2:	3304      	adds	r3, #4
 80070a4:	42a6      	cmp	r6, r4
 80070a6:	bf38      	it	cc
 80070a8:	2304      	movcc	r3, #4
 80070aa:	441d      	add	r5, r3
 80070ac:	445b      	add	r3, fp
 80070ae:	461e      	mov	r6, r3
 80070b0:	462c      	mov	r4, r5
 80070b2:	4544      	cmp	r4, r8
 80070b4:	d30e      	bcc.n	80070d4 <__mdiff+0xf8>
 80070b6:	f108 0103 	add.w	r1, r8, #3
 80070ba:	1b49      	subs	r1, r1, r5
 80070bc:	f021 0103 	bic.w	r1, r1, #3
 80070c0:	3d03      	subs	r5, #3
 80070c2:	45a8      	cmp	r8, r5
 80070c4:	bf38      	it	cc
 80070c6:	2100      	movcc	r1, #0
 80070c8:	440b      	add	r3, r1
 80070ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070ce:	b191      	cbz	r1, 80070f6 <__mdiff+0x11a>
 80070d0:	6117      	str	r7, [r2, #16]
 80070d2:	e79d      	b.n	8007010 <__mdiff+0x34>
 80070d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80070d8:	46e6      	mov	lr, ip
 80070da:	0c08      	lsrs	r0, r1, #16
 80070dc:	fa1c fc81 	uxtah	ip, ip, r1
 80070e0:	4471      	add	r1, lr
 80070e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80070e6:	b289      	uxth	r1, r1
 80070e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80070ec:	f846 1b04 	str.w	r1, [r6], #4
 80070f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070f4:	e7dd      	b.n	80070b2 <__mdiff+0xd6>
 80070f6:	3f01      	subs	r7, #1
 80070f8:	e7e7      	b.n	80070ca <__mdiff+0xee>
 80070fa:	bf00      	nop
 80070fc:	08007a60 	.word	0x08007a60
 8007100:	08007a71 	.word	0x08007a71

08007104 <__d2b>:
 8007104:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007108:	460f      	mov	r7, r1
 800710a:	2101      	movs	r1, #1
 800710c:	ec59 8b10 	vmov	r8, r9, d0
 8007110:	4616      	mov	r6, r2
 8007112:	f7ff fccd 	bl	8006ab0 <_Balloc>
 8007116:	4604      	mov	r4, r0
 8007118:	b930      	cbnz	r0, 8007128 <__d2b+0x24>
 800711a:	4602      	mov	r2, r0
 800711c:	4b23      	ldr	r3, [pc, #140]	@ (80071ac <__d2b+0xa8>)
 800711e:	4824      	ldr	r0, [pc, #144]	@ (80071b0 <__d2b+0xac>)
 8007120:	f240 310f 	movw	r1, #783	@ 0x30f
 8007124:	f000 fac8 	bl	80076b8 <__assert_func>
 8007128:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800712c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007130:	b10d      	cbz	r5, 8007136 <__d2b+0x32>
 8007132:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007136:	9301      	str	r3, [sp, #4]
 8007138:	f1b8 0300 	subs.w	r3, r8, #0
 800713c:	d023      	beq.n	8007186 <__d2b+0x82>
 800713e:	4668      	mov	r0, sp
 8007140:	9300      	str	r3, [sp, #0]
 8007142:	f7ff fd7c 	bl	8006c3e <__lo0bits>
 8007146:	e9dd 1200 	ldrd	r1, r2, [sp]
 800714a:	b1d0      	cbz	r0, 8007182 <__d2b+0x7e>
 800714c:	f1c0 0320 	rsb	r3, r0, #32
 8007150:	fa02 f303 	lsl.w	r3, r2, r3
 8007154:	430b      	orrs	r3, r1
 8007156:	40c2      	lsrs	r2, r0
 8007158:	6163      	str	r3, [r4, #20]
 800715a:	9201      	str	r2, [sp, #4]
 800715c:	9b01      	ldr	r3, [sp, #4]
 800715e:	61a3      	str	r3, [r4, #24]
 8007160:	2b00      	cmp	r3, #0
 8007162:	bf0c      	ite	eq
 8007164:	2201      	moveq	r2, #1
 8007166:	2202      	movne	r2, #2
 8007168:	6122      	str	r2, [r4, #16]
 800716a:	b1a5      	cbz	r5, 8007196 <__d2b+0x92>
 800716c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007170:	4405      	add	r5, r0
 8007172:	603d      	str	r5, [r7, #0]
 8007174:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007178:	6030      	str	r0, [r6, #0]
 800717a:	4620      	mov	r0, r4
 800717c:	b003      	add	sp, #12
 800717e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007182:	6161      	str	r1, [r4, #20]
 8007184:	e7ea      	b.n	800715c <__d2b+0x58>
 8007186:	a801      	add	r0, sp, #4
 8007188:	f7ff fd59 	bl	8006c3e <__lo0bits>
 800718c:	9b01      	ldr	r3, [sp, #4]
 800718e:	6163      	str	r3, [r4, #20]
 8007190:	3020      	adds	r0, #32
 8007192:	2201      	movs	r2, #1
 8007194:	e7e8      	b.n	8007168 <__d2b+0x64>
 8007196:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800719a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800719e:	6038      	str	r0, [r7, #0]
 80071a0:	6918      	ldr	r0, [r3, #16]
 80071a2:	f7ff fd2d 	bl	8006c00 <__hi0bits>
 80071a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071aa:	e7e5      	b.n	8007178 <__d2b+0x74>
 80071ac:	08007a60 	.word	0x08007a60
 80071b0:	08007a71 	.word	0x08007a71

080071b4 <__sfputc_r>:
 80071b4:	6893      	ldr	r3, [r2, #8]
 80071b6:	3b01      	subs	r3, #1
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	b410      	push	{r4}
 80071bc:	6093      	str	r3, [r2, #8]
 80071be:	da08      	bge.n	80071d2 <__sfputc_r+0x1e>
 80071c0:	6994      	ldr	r4, [r2, #24]
 80071c2:	42a3      	cmp	r3, r4
 80071c4:	db01      	blt.n	80071ca <__sfputc_r+0x16>
 80071c6:	290a      	cmp	r1, #10
 80071c8:	d103      	bne.n	80071d2 <__sfputc_r+0x1e>
 80071ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071ce:	f7fe bc00 	b.w	80059d2 <__swbuf_r>
 80071d2:	6813      	ldr	r3, [r2, #0]
 80071d4:	1c58      	adds	r0, r3, #1
 80071d6:	6010      	str	r0, [r2, #0]
 80071d8:	7019      	strb	r1, [r3, #0]
 80071da:	4608      	mov	r0, r1
 80071dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <__sfputs_r>:
 80071e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e4:	4606      	mov	r6, r0
 80071e6:	460f      	mov	r7, r1
 80071e8:	4614      	mov	r4, r2
 80071ea:	18d5      	adds	r5, r2, r3
 80071ec:	42ac      	cmp	r4, r5
 80071ee:	d101      	bne.n	80071f4 <__sfputs_r+0x12>
 80071f0:	2000      	movs	r0, #0
 80071f2:	e007      	b.n	8007204 <__sfputs_r+0x22>
 80071f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071f8:	463a      	mov	r2, r7
 80071fa:	4630      	mov	r0, r6
 80071fc:	f7ff ffda 	bl	80071b4 <__sfputc_r>
 8007200:	1c43      	adds	r3, r0, #1
 8007202:	d1f3      	bne.n	80071ec <__sfputs_r+0xa>
 8007204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007208 <_vfiprintf_r>:
 8007208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800720c:	460d      	mov	r5, r1
 800720e:	b09d      	sub	sp, #116	@ 0x74
 8007210:	4614      	mov	r4, r2
 8007212:	4698      	mov	r8, r3
 8007214:	4606      	mov	r6, r0
 8007216:	b118      	cbz	r0, 8007220 <_vfiprintf_r+0x18>
 8007218:	6a03      	ldr	r3, [r0, #32]
 800721a:	b90b      	cbnz	r3, 8007220 <_vfiprintf_r+0x18>
 800721c:	f7fe faf0 	bl	8005800 <__sinit>
 8007220:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007222:	07d9      	lsls	r1, r3, #31
 8007224:	d405      	bmi.n	8007232 <_vfiprintf_r+0x2a>
 8007226:	89ab      	ldrh	r3, [r5, #12]
 8007228:	059a      	lsls	r2, r3, #22
 800722a:	d402      	bmi.n	8007232 <_vfiprintf_r+0x2a>
 800722c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800722e:	f7fe fce2 	bl	8005bf6 <__retarget_lock_acquire_recursive>
 8007232:	89ab      	ldrh	r3, [r5, #12]
 8007234:	071b      	lsls	r3, r3, #28
 8007236:	d501      	bpl.n	800723c <_vfiprintf_r+0x34>
 8007238:	692b      	ldr	r3, [r5, #16]
 800723a:	b99b      	cbnz	r3, 8007264 <_vfiprintf_r+0x5c>
 800723c:	4629      	mov	r1, r5
 800723e:	4630      	mov	r0, r6
 8007240:	f7fe fc06 	bl	8005a50 <__swsetup_r>
 8007244:	b170      	cbz	r0, 8007264 <_vfiprintf_r+0x5c>
 8007246:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007248:	07dc      	lsls	r4, r3, #31
 800724a:	d504      	bpl.n	8007256 <_vfiprintf_r+0x4e>
 800724c:	f04f 30ff 	mov.w	r0, #4294967295
 8007250:	b01d      	add	sp, #116	@ 0x74
 8007252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007256:	89ab      	ldrh	r3, [r5, #12]
 8007258:	0598      	lsls	r0, r3, #22
 800725a:	d4f7      	bmi.n	800724c <_vfiprintf_r+0x44>
 800725c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800725e:	f7fe fccb 	bl	8005bf8 <__retarget_lock_release_recursive>
 8007262:	e7f3      	b.n	800724c <_vfiprintf_r+0x44>
 8007264:	2300      	movs	r3, #0
 8007266:	9309      	str	r3, [sp, #36]	@ 0x24
 8007268:	2320      	movs	r3, #32
 800726a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800726e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007272:	2330      	movs	r3, #48	@ 0x30
 8007274:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007424 <_vfiprintf_r+0x21c>
 8007278:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800727c:	f04f 0901 	mov.w	r9, #1
 8007280:	4623      	mov	r3, r4
 8007282:	469a      	mov	sl, r3
 8007284:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007288:	b10a      	cbz	r2, 800728e <_vfiprintf_r+0x86>
 800728a:	2a25      	cmp	r2, #37	@ 0x25
 800728c:	d1f9      	bne.n	8007282 <_vfiprintf_r+0x7a>
 800728e:	ebba 0b04 	subs.w	fp, sl, r4
 8007292:	d00b      	beq.n	80072ac <_vfiprintf_r+0xa4>
 8007294:	465b      	mov	r3, fp
 8007296:	4622      	mov	r2, r4
 8007298:	4629      	mov	r1, r5
 800729a:	4630      	mov	r0, r6
 800729c:	f7ff ffa1 	bl	80071e2 <__sfputs_r>
 80072a0:	3001      	adds	r0, #1
 80072a2:	f000 80a7 	beq.w	80073f4 <_vfiprintf_r+0x1ec>
 80072a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072a8:	445a      	add	r2, fp
 80072aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80072ac:	f89a 3000 	ldrb.w	r3, [sl]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 809f 	beq.w	80073f4 <_vfiprintf_r+0x1ec>
 80072b6:	2300      	movs	r3, #0
 80072b8:	f04f 32ff 	mov.w	r2, #4294967295
 80072bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072c0:	f10a 0a01 	add.w	sl, sl, #1
 80072c4:	9304      	str	r3, [sp, #16]
 80072c6:	9307      	str	r3, [sp, #28]
 80072c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80072ce:	4654      	mov	r4, sl
 80072d0:	2205      	movs	r2, #5
 80072d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072d6:	4853      	ldr	r0, [pc, #332]	@ (8007424 <_vfiprintf_r+0x21c>)
 80072d8:	f7f8 ffa2 	bl	8000220 <memchr>
 80072dc:	9a04      	ldr	r2, [sp, #16]
 80072de:	b9d8      	cbnz	r0, 8007318 <_vfiprintf_r+0x110>
 80072e0:	06d1      	lsls	r1, r2, #27
 80072e2:	bf44      	itt	mi
 80072e4:	2320      	movmi	r3, #32
 80072e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072ea:	0713      	lsls	r3, r2, #28
 80072ec:	bf44      	itt	mi
 80072ee:	232b      	movmi	r3, #43	@ 0x2b
 80072f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072f4:	f89a 3000 	ldrb.w	r3, [sl]
 80072f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80072fa:	d015      	beq.n	8007328 <_vfiprintf_r+0x120>
 80072fc:	9a07      	ldr	r2, [sp, #28]
 80072fe:	4654      	mov	r4, sl
 8007300:	2000      	movs	r0, #0
 8007302:	f04f 0c0a 	mov.w	ip, #10
 8007306:	4621      	mov	r1, r4
 8007308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800730c:	3b30      	subs	r3, #48	@ 0x30
 800730e:	2b09      	cmp	r3, #9
 8007310:	d94b      	bls.n	80073aa <_vfiprintf_r+0x1a2>
 8007312:	b1b0      	cbz	r0, 8007342 <_vfiprintf_r+0x13a>
 8007314:	9207      	str	r2, [sp, #28]
 8007316:	e014      	b.n	8007342 <_vfiprintf_r+0x13a>
 8007318:	eba0 0308 	sub.w	r3, r0, r8
 800731c:	fa09 f303 	lsl.w	r3, r9, r3
 8007320:	4313      	orrs	r3, r2
 8007322:	9304      	str	r3, [sp, #16]
 8007324:	46a2      	mov	sl, r4
 8007326:	e7d2      	b.n	80072ce <_vfiprintf_r+0xc6>
 8007328:	9b03      	ldr	r3, [sp, #12]
 800732a:	1d19      	adds	r1, r3, #4
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	9103      	str	r1, [sp, #12]
 8007330:	2b00      	cmp	r3, #0
 8007332:	bfbb      	ittet	lt
 8007334:	425b      	neglt	r3, r3
 8007336:	f042 0202 	orrlt.w	r2, r2, #2
 800733a:	9307      	strge	r3, [sp, #28]
 800733c:	9307      	strlt	r3, [sp, #28]
 800733e:	bfb8      	it	lt
 8007340:	9204      	strlt	r2, [sp, #16]
 8007342:	7823      	ldrb	r3, [r4, #0]
 8007344:	2b2e      	cmp	r3, #46	@ 0x2e
 8007346:	d10a      	bne.n	800735e <_vfiprintf_r+0x156>
 8007348:	7863      	ldrb	r3, [r4, #1]
 800734a:	2b2a      	cmp	r3, #42	@ 0x2a
 800734c:	d132      	bne.n	80073b4 <_vfiprintf_r+0x1ac>
 800734e:	9b03      	ldr	r3, [sp, #12]
 8007350:	1d1a      	adds	r2, r3, #4
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	9203      	str	r2, [sp, #12]
 8007356:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800735a:	3402      	adds	r4, #2
 800735c:	9305      	str	r3, [sp, #20]
 800735e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007434 <_vfiprintf_r+0x22c>
 8007362:	7821      	ldrb	r1, [r4, #0]
 8007364:	2203      	movs	r2, #3
 8007366:	4650      	mov	r0, sl
 8007368:	f7f8 ff5a 	bl	8000220 <memchr>
 800736c:	b138      	cbz	r0, 800737e <_vfiprintf_r+0x176>
 800736e:	9b04      	ldr	r3, [sp, #16]
 8007370:	eba0 000a 	sub.w	r0, r0, sl
 8007374:	2240      	movs	r2, #64	@ 0x40
 8007376:	4082      	lsls	r2, r0
 8007378:	4313      	orrs	r3, r2
 800737a:	3401      	adds	r4, #1
 800737c:	9304      	str	r3, [sp, #16]
 800737e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007382:	4829      	ldr	r0, [pc, #164]	@ (8007428 <_vfiprintf_r+0x220>)
 8007384:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007388:	2206      	movs	r2, #6
 800738a:	f7f8 ff49 	bl	8000220 <memchr>
 800738e:	2800      	cmp	r0, #0
 8007390:	d03f      	beq.n	8007412 <_vfiprintf_r+0x20a>
 8007392:	4b26      	ldr	r3, [pc, #152]	@ (800742c <_vfiprintf_r+0x224>)
 8007394:	bb1b      	cbnz	r3, 80073de <_vfiprintf_r+0x1d6>
 8007396:	9b03      	ldr	r3, [sp, #12]
 8007398:	3307      	adds	r3, #7
 800739a:	f023 0307 	bic.w	r3, r3, #7
 800739e:	3308      	adds	r3, #8
 80073a0:	9303      	str	r3, [sp, #12]
 80073a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073a4:	443b      	add	r3, r7
 80073a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80073a8:	e76a      	b.n	8007280 <_vfiprintf_r+0x78>
 80073aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80073ae:	460c      	mov	r4, r1
 80073b0:	2001      	movs	r0, #1
 80073b2:	e7a8      	b.n	8007306 <_vfiprintf_r+0xfe>
 80073b4:	2300      	movs	r3, #0
 80073b6:	3401      	adds	r4, #1
 80073b8:	9305      	str	r3, [sp, #20]
 80073ba:	4619      	mov	r1, r3
 80073bc:	f04f 0c0a 	mov.w	ip, #10
 80073c0:	4620      	mov	r0, r4
 80073c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073c6:	3a30      	subs	r2, #48	@ 0x30
 80073c8:	2a09      	cmp	r2, #9
 80073ca:	d903      	bls.n	80073d4 <_vfiprintf_r+0x1cc>
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d0c6      	beq.n	800735e <_vfiprintf_r+0x156>
 80073d0:	9105      	str	r1, [sp, #20]
 80073d2:	e7c4      	b.n	800735e <_vfiprintf_r+0x156>
 80073d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80073d8:	4604      	mov	r4, r0
 80073da:	2301      	movs	r3, #1
 80073dc:	e7f0      	b.n	80073c0 <_vfiprintf_r+0x1b8>
 80073de:	ab03      	add	r3, sp, #12
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	462a      	mov	r2, r5
 80073e4:	4b12      	ldr	r3, [pc, #72]	@ (8007430 <_vfiprintf_r+0x228>)
 80073e6:	a904      	add	r1, sp, #16
 80073e8:	4630      	mov	r0, r6
 80073ea:	f7fd fdc5 	bl	8004f78 <_printf_float>
 80073ee:	4607      	mov	r7, r0
 80073f0:	1c78      	adds	r0, r7, #1
 80073f2:	d1d6      	bne.n	80073a2 <_vfiprintf_r+0x19a>
 80073f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073f6:	07d9      	lsls	r1, r3, #31
 80073f8:	d405      	bmi.n	8007406 <_vfiprintf_r+0x1fe>
 80073fa:	89ab      	ldrh	r3, [r5, #12]
 80073fc:	059a      	lsls	r2, r3, #22
 80073fe:	d402      	bmi.n	8007406 <_vfiprintf_r+0x1fe>
 8007400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007402:	f7fe fbf9 	bl	8005bf8 <__retarget_lock_release_recursive>
 8007406:	89ab      	ldrh	r3, [r5, #12]
 8007408:	065b      	lsls	r3, r3, #25
 800740a:	f53f af1f 	bmi.w	800724c <_vfiprintf_r+0x44>
 800740e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007410:	e71e      	b.n	8007250 <_vfiprintf_r+0x48>
 8007412:	ab03      	add	r3, sp, #12
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	462a      	mov	r2, r5
 8007418:	4b05      	ldr	r3, [pc, #20]	@ (8007430 <_vfiprintf_r+0x228>)
 800741a:	a904      	add	r1, sp, #16
 800741c:	4630      	mov	r0, r6
 800741e:	f7fe f843 	bl	80054a8 <_printf_i>
 8007422:	e7e4      	b.n	80073ee <_vfiprintf_r+0x1e6>
 8007424:	08007bc8 	.word	0x08007bc8
 8007428:	08007bd2 	.word	0x08007bd2
 800742c:	08004f79 	.word	0x08004f79
 8007430:	080071e3 	.word	0x080071e3
 8007434:	08007bce 	.word	0x08007bce

08007438 <__sflush_r>:
 8007438:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800743c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007440:	0716      	lsls	r6, r2, #28
 8007442:	4605      	mov	r5, r0
 8007444:	460c      	mov	r4, r1
 8007446:	d454      	bmi.n	80074f2 <__sflush_r+0xba>
 8007448:	684b      	ldr	r3, [r1, #4]
 800744a:	2b00      	cmp	r3, #0
 800744c:	dc02      	bgt.n	8007454 <__sflush_r+0x1c>
 800744e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007450:	2b00      	cmp	r3, #0
 8007452:	dd48      	ble.n	80074e6 <__sflush_r+0xae>
 8007454:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007456:	2e00      	cmp	r6, #0
 8007458:	d045      	beq.n	80074e6 <__sflush_r+0xae>
 800745a:	2300      	movs	r3, #0
 800745c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007460:	682f      	ldr	r7, [r5, #0]
 8007462:	6a21      	ldr	r1, [r4, #32]
 8007464:	602b      	str	r3, [r5, #0]
 8007466:	d030      	beq.n	80074ca <__sflush_r+0x92>
 8007468:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800746a:	89a3      	ldrh	r3, [r4, #12]
 800746c:	0759      	lsls	r1, r3, #29
 800746e:	d505      	bpl.n	800747c <__sflush_r+0x44>
 8007470:	6863      	ldr	r3, [r4, #4]
 8007472:	1ad2      	subs	r2, r2, r3
 8007474:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007476:	b10b      	cbz	r3, 800747c <__sflush_r+0x44>
 8007478:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800747a:	1ad2      	subs	r2, r2, r3
 800747c:	2300      	movs	r3, #0
 800747e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007480:	6a21      	ldr	r1, [r4, #32]
 8007482:	4628      	mov	r0, r5
 8007484:	47b0      	blx	r6
 8007486:	1c43      	adds	r3, r0, #1
 8007488:	89a3      	ldrh	r3, [r4, #12]
 800748a:	d106      	bne.n	800749a <__sflush_r+0x62>
 800748c:	6829      	ldr	r1, [r5, #0]
 800748e:	291d      	cmp	r1, #29
 8007490:	d82b      	bhi.n	80074ea <__sflush_r+0xb2>
 8007492:	4a2a      	ldr	r2, [pc, #168]	@ (800753c <__sflush_r+0x104>)
 8007494:	410a      	asrs	r2, r1
 8007496:	07d6      	lsls	r6, r2, #31
 8007498:	d427      	bmi.n	80074ea <__sflush_r+0xb2>
 800749a:	2200      	movs	r2, #0
 800749c:	6062      	str	r2, [r4, #4]
 800749e:	04d9      	lsls	r1, r3, #19
 80074a0:	6922      	ldr	r2, [r4, #16]
 80074a2:	6022      	str	r2, [r4, #0]
 80074a4:	d504      	bpl.n	80074b0 <__sflush_r+0x78>
 80074a6:	1c42      	adds	r2, r0, #1
 80074a8:	d101      	bne.n	80074ae <__sflush_r+0x76>
 80074aa:	682b      	ldr	r3, [r5, #0]
 80074ac:	b903      	cbnz	r3, 80074b0 <__sflush_r+0x78>
 80074ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80074b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074b2:	602f      	str	r7, [r5, #0]
 80074b4:	b1b9      	cbz	r1, 80074e6 <__sflush_r+0xae>
 80074b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074ba:	4299      	cmp	r1, r3
 80074bc:	d002      	beq.n	80074c4 <__sflush_r+0x8c>
 80074be:	4628      	mov	r0, r5
 80074c0:	f7ff f9f6 	bl	80068b0 <_free_r>
 80074c4:	2300      	movs	r3, #0
 80074c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80074c8:	e00d      	b.n	80074e6 <__sflush_r+0xae>
 80074ca:	2301      	movs	r3, #1
 80074cc:	4628      	mov	r0, r5
 80074ce:	47b0      	blx	r6
 80074d0:	4602      	mov	r2, r0
 80074d2:	1c50      	adds	r0, r2, #1
 80074d4:	d1c9      	bne.n	800746a <__sflush_r+0x32>
 80074d6:	682b      	ldr	r3, [r5, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d0c6      	beq.n	800746a <__sflush_r+0x32>
 80074dc:	2b1d      	cmp	r3, #29
 80074de:	d001      	beq.n	80074e4 <__sflush_r+0xac>
 80074e0:	2b16      	cmp	r3, #22
 80074e2:	d11e      	bne.n	8007522 <__sflush_r+0xea>
 80074e4:	602f      	str	r7, [r5, #0]
 80074e6:	2000      	movs	r0, #0
 80074e8:	e022      	b.n	8007530 <__sflush_r+0xf8>
 80074ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074ee:	b21b      	sxth	r3, r3
 80074f0:	e01b      	b.n	800752a <__sflush_r+0xf2>
 80074f2:	690f      	ldr	r7, [r1, #16]
 80074f4:	2f00      	cmp	r7, #0
 80074f6:	d0f6      	beq.n	80074e6 <__sflush_r+0xae>
 80074f8:	0793      	lsls	r3, r2, #30
 80074fa:	680e      	ldr	r6, [r1, #0]
 80074fc:	bf08      	it	eq
 80074fe:	694b      	ldreq	r3, [r1, #20]
 8007500:	600f      	str	r7, [r1, #0]
 8007502:	bf18      	it	ne
 8007504:	2300      	movne	r3, #0
 8007506:	eba6 0807 	sub.w	r8, r6, r7
 800750a:	608b      	str	r3, [r1, #8]
 800750c:	f1b8 0f00 	cmp.w	r8, #0
 8007510:	dde9      	ble.n	80074e6 <__sflush_r+0xae>
 8007512:	6a21      	ldr	r1, [r4, #32]
 8007514:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007516:	4643      	mov	r3, r8
 8007518:	463a      	mov	r2, r7
 800751a:	4628      	mov	r0, r5
 800751c:	47b0      	blx	r6
 800751e:	2800      	cmp	r0, #0
 8007520:	dc08      	bgt.n	8007534 <__sflush_r+0xfc>
 8007522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800752a:	81a3      	strh	r3, [r4, #12]
 800752c:	f04f 30ff 	mov.w	r0, #4294967295
 8007530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007534:	4407      	add	r7, r0
 8007536:	eba8 0800 	sub.w	r8, r8, r0
 800753a:	e7e7      	b.n	800750c <__sflush_r+0xd4>
 800753c:	dfbffffe 	.word	0xdfbffffe

08007540 <_fflush_r>:
 8007540:	b538      	push	{r3, r4, r5, lr}
 8007542:	690b      	ldr	r3, [r1, #16]
 8007544:	4605      	mov	r5, r0
 8007546:	460c      	mov	r4, r1
 8007548:	b913      	cbnz	r3, 8007550 <_fflush_r+0x10>
 800754a:	2500      	movs	r5, #0
 800754c:	4628      	mov	r0, r5
 800754e:	bd38      	pop	{r3, r4, r5, pc}
 8007550:	b118      	cbz	r0, 800755a <_fflush_r+0x1a>
 8007552:	6a03      	ldr	r3, [r0, #32]
 8007554:	b90b      	cbnz	r3, 800755a <_fflush_r+0x1a>
 8007556:	f7fe f953 	bl	8005800 <__sinit>
 800755a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d0f3      	beq.n	800754a <_fflush_r+0xa>
 8007562:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007564:	07d0      	lsls	r0, r2, #31
 8007566:	d404      	bmi.n	8007572 <_fflush_r+0x32>
 8007568:	0599      	lsls	r1, r3, #22
 800756a:	d402      	bmi.n	8007572 <_fflush_r+0x32>
 800756c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800756e:	f7fe fb42 	bl	8005bf6 <__retarget_lock_acquire_recursive>
 8007572:	4628      	mov	r0, r5
 8007574:	4621      	mov	r1, r4
 8007576:	f7ff ff5f 	bl	8007438 <__sflush_r>
 800757a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800757c:	07da      	lsls	r2, r3, #31
 800757e:	4605      	mov	r5, r0
 8007580:	d4e4      	bmi.n	800754c <_fflush_r+0xc>
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	059b      	lsls	r3, r3, #22
 8007586:	d4e1      	bmi.n	800754c <_fflush_r+0xc>
 8007588:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800758a:	f7fe fb35 	bl	8005bf8 <__retarget_lock_release_recursive>
 800758e:	e7dd      	b.n	800754c <_fflush_r+0xc>

08007590 <__swhatbuf_r>:
 8007590:	b570      	push	{r4, r5, r6, lr}
 8007592:	460c      	mov	r4, r1
 8007594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007598:	2900      	cmp	r1, #0
 800759a:	b096      	sub	sp, #88	@ 0x58
 800759c:	4615      	mov	r5, r2
 800759e:	461e      	mov	r6, r3
 80075a0:	da0d      	bge.n	80075be <__swhatbuf_r+0x2e>
 80075a2:	89a3      	ldrh	r3, [r4, #12]
 80075a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80075a8:	f04f 0100 	mov.w	r1, #0
 80075ac:	bf14      	ite	ne
 80075ae:	2340      	movne	r3, #64	@ 0x40
 80075b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80075b4:	2000      	movs	r0, #0
 80075b6:	6031      	str	r1, [r6, #0]
 80075b8:	602b      	str	r3, [r5, #0]
 80075ba:	b016      	add	sp, #88	@ 0x58
 80075bc:	bd70      	pop	{r4, r5, r6, pc}
 80075be:	466a      	mov	r2, sp
 80075c0:	f000 f848 	bl	8007654 <_fstat_r>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	dbec      	blt.n	80075a2 <__swhatbuf_r+0x12>
 80075c8:	9901      	ldr	r1, [sp, #4]
 80075ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80075ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80075d2:	4259      	negs	r1, r3
 80075d4:	4159      	adcs	r1, r3
 80075d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075da:	e7eb      	b.n	80075b4 <__swhatbuf_r+0x24>

080075dc <__smakebuf_r>:
 80075dc:	898b      	ldrh	r3, [r1, #12]
 80075de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075e0:	079d      	lsls	r5, r3, #30
 80075e2:	4606      	mov	r6, r0
 80075e4:	460c      	mov	r4, r1
 80075e6:	d507      	bpl.n	80075f8 <__smakebuf_r+0x1c>
 80075e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80075ec:	6023      	str	r3, [r4, #0]
 80075ee:	6123      	str	r3, [r4, #16]
 80075f0:	2301      	movs	r3, #1
 80075f2:	6163      	str	r3, [r4, #20]
 80075f4:	b003      	add	sp, #12
 80075f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075f8:	ab01      	add	r3, sp, #4
 80075fa:	466a      	mov	r2, sp
 80075fc:	f7ff ffc8 	bl	8007590 <__swhatbuf_r>
 8007600:	9f00      	ldr	r7, [sp, #0]
 8007602:	4605      	mov	r5, r0
 8007604:	4639      	mov	r1, r7
 8007606:	4630      	mov	r0, r6
 8007608:	f7ff f9c6 	bl	8006998 <_malloc_r>
 800760c:	b948      	cbnz	r0, 8007622 <__smakebuf_r+0x46>
 800760e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007612:	059a      	lsls	r2, r3, #22
 8007614:	d4ee      	bmi.n	80075f4 <__smakebuf_r+0x18>
 8007616:	f023 0303 	bic.w	r3, r3, #3
 800761a:	f043 0302 	orr.w	r3, r3, #2
 800761e:	81a3      	strh	r3, [r4, #12]
 8007620:	e7e2      	b.n	80075e8 <__smakebuf_r+0xc>
 8007622:	89a3      	ldrh	r3, [r4, #12]
 8007624:	6020      	str	r0, [r4, #0]
 8007626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800762a:	81a3      	strh	r3, [r4, #12]
 800762c:	9b01      	ldr	r3, [sp, #4]
 800762e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007632:	b15b      	cbz	r3, 800764c <__smakebuf_r+0x70>
 8007634:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007638:	4630      	mov	r0, r6
 800763a:	f000 f81d 	bl	8007678 <_isatty_r>
 800763e:	b128      	cbz	r0, 800764c <__smakebuf_r+0x70>
 8007640:	89a3      	ldrh	r3, [r4, #12]
 8007642:	f023 0303 	bic.w	r3, r3, #3
 8007646:	f043 0301 	orr.w	r3, r3, #1
 800764a:	81a3      	strh	r3, [r4, #12]
 800764c:	89a3      	ldrh	r3, [r4, #12]
 800764e:	431d      	orrs	r5, r3
 8007650:	81a5      	strh	r5, [r4, #12]
 8007652:	e7cf      	b.n	80075f4 <__smakebuf_r+0x18>

08007654 <_fstat_r>:
 8007654:	b538      	push	{r3, r4, r5, lr}
 8007656:	4d07      	ldr	r5, [pc, #28]	@ (8007674 <_fstat_r+0x20>)
 8007658:	2300      	movs	r3, #0
 800765a:	4604      	mov	r4, r0
 800765c:	4608      	mov	r0, r1
 800765e:	4611      	mov	r1, r2
 8007660:	602b      	str	r3, [r5, #0]
 8007662:	f7fa fa64 	bl	8001b2e <_fstat>
 8007666:	1c43      	adds	r3, r0, #1
 8007668:	d102      	bne.n	8007670 <_fstat_r+0x1c>
 800766a:	682b      	ldr	r3, [r5, #0]
 800766c:	b103      	cbz	r3, 8007670 <_fstat_r+0x1c>
 800766e:	6023      	str	r3, [r4, #0]
 8007670:	bd38      	pop	{r3, r4, r5, pc}
 8007672:	bf00      	nop
 8007674:	2000041c 	.word	0x2000041c

08007678 <_isatty_r>:
 8007678:	b538      	push	{r3, r4, r5, lr}
 800767a:	4d06      	ldr	r5, [pc, #24]	@ (8007694 <_isatty_r+0x1c>)
 800767c:	2300      	movs	r3, #0
 800767e:	4604      	mov	r4, r0
 8007680:	4608      	mov	r0, r1
 8007682:	602b      	str	r3, [r5, #0]
 8007684:	f7fa fa63 	bl	8001b4e <_isatty>
 8007688:	1c43      	adds	r3, r0, #1
 800768a:	d102      	bne.n	8007692 <_isatty_r+0x1a>
 800768c:	682b      	ldr	r3, [r5, #0]
 800768e:	b103      	cbz	r3, 8007692 <_isatty_r+0x1a>
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	bd38      	pop	{r3, r4, r5, pc}
 8007694:	2000041c 	.word	0x2000041c

08007698 <_sbrk_r>:
 8007698:	b538      	push	{r3, r4, r5, lr}
 800769a:	4d06      	ldr	r5, [pc, #24]	@ (80076b4 <_sbrk_r+0x1c>)
 800769c:	2300      	movs	r3, #0
 800769e:	4604      	mov	r4, r0
 80076a0:	4608      	mov	r0, r1
 80076a2:	602b      	str	r3, [r5, #0]
 80076a4:	f7fa fa6c 	bl	8001b80 <_sbrk>
 80076a8:	1c43      	adds	r3, r0, #1
 80076aa:	d102      	bne.n	80076b2 <_sbrk_r+0x1a>
 80076ac:	682b      	ldr	r3, [r5, #0]
 80076ae:	b103      	cbz	r3, 80076b2 <_sbrk_r+0x1a>
 80076b0:	6023      	str	r3, [r4, #0]
 80076b2:	bd38      	pop	{r3, r4, r5, pc}
 80076b4:	2000041c 	.word	0x2000041c

080076b8 <__assert_func>:
 80076b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076ba:	4614      	mov	r4, r2
 80076bc:	461a      	mov	r2, r3
 80076be:	4b09      	ldr	r3, [pc, #36]	@ (80076e4 <__assert_func+0x2c>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4605      	mov	r5, r0
 80076c4:	68d8      	ldr	r0, [r3, #12]
 80076c6:	b954      	cbnz	r4, 80076de <__assert_func+0x26>
 80076c8:	4b07      	ldr	r3, [pc, #28]	@ (80076e8 <__assert_func+0x30>)
 80076ca:	461c      	mov	r4, r3
 80076cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076d0:	9100      	str	r1, [sp, #0]
 80076d2:	462b      	mov	r3, r5
 80076d4:	4905      	ldr	r1, [pc, #20]	@ (80076ec <__assert_func+0x34>)
 80076d6:	f000 f841 	bl	800775c <fiprintf>
 80076da:	f000 f851 	bl	8007780 <abort>
 80076de:	4b04      	ldr	r3, [pc, #16]	@ (80076f0 <__assert_func+0x38>)
 80076e0:	e7f4      	b.n	80076cc <__assert_func+0x14>
 80076e2:	bf00      	nop
 80076e4:	20000018 	.word	0x20000018
 80076e8:	08007c1e 	.word	0x08007c1e
 80076ec:	08007bf0 	.word	0x08007bf0
 80076f0:	08007be3 	.word	0x08007be3

080076f4 <_calloc_r>:
 80076f4:	b570      	push	{r4, r5, r6, lr}
 80076f6:	fba1 5402 	umull	r5, r4, r1, r2
 80076fa:	b93c      	cbnz	r4, 800770c <_calloc_r+0x18>
 80076fc:	4629      	mov	r1, r5
 80076fe:	f7ff f94b 	bl	8006998 <_malloc_r>
 8007702:	4606      	mov	r6, r0
 8007704:	b928      	cbnz	r0, 8007712 <_calloc_r+0x1e>
 8007706:	2600      	movs	r6, #0
 8007708:	4630      	mov	r0, r6
 800770a:	bd70      	pop	{r4, r5, r6, pc}
 800770c:	220c      	movs	r2, #12
 800770e:	6002      	str	r2, [r0, #0]
 8007710:	e7f9      	b.n	8007706 <_calloc_r+0x12>
 8007712:	462a      	mov	r2, r5
 8007714:	4621      	mov	r1, r4
 8007716:	f7fe f9f1 	bl	8005afc <memset>
 800771a:	e7f5      	b.n	8007708 <_calloc_r+0x14>

0800771c <__ascii_mbtowc>:
 800771c:	b082      	sub	sp, #8
 800771e:	b901      	cbnz	r1, 8007722 <__ascii_mbtowc+0x6>
 8007720:	a901      	add	r1, sp, #4
 8007722:	b142      	cbz	r2, 8007736 <__ascii_mbtowc+0x1a>
 8007724:	b14b      	cbz	r3, 800773a <__ascii_mbtowc+0x1e>
 8007726:	7813      	ldrb	r3, [r2, #0]
 8007728:	600b      	str	r3, [r1, #0]
 800772a:	7812      	ldrb	r2, [r2, #0]
 800772c:	1e10      	subs	r0, r2, #0
 800772e:	bf18      	it	ne
 8007730:	2001      	movne	r0, #1
 8007732:	b002      	add	sp, #8
 8007734:	4770      	bx	lr
 8007736:	4610      	mov	r0, r2
 8007738:	e7fb      	b.n	8007732 <__ascii_mbtowc+0x16>
 800773a:	f06f 0001 	mvn.w	r0, #1
 800773e:	e7f8      	b.n	8007732 <__ascii_mbtowc+0x16>

08007740 <__ascii_wctomb>:
 8007740:	4603      	mov	r3, r0
 8007742:	4608      	mov	r0, r1
 8007744:	b141      	cbz	r1, 8007758 <__ascii_wctomb+0x18>
 8007746:	2aff      	cmp	r2, #255	@ 0xff
 8007748:	d904      	bls.n	8007754 <__ascii_wctomb+0x14>
 800774a:	228a      	movs	r2, #138	@ 0x8a
 800774c:	601a      	str	r2, [r3, #0]
 800774e:	f04f 30ff 	mov.w	r0, #4294967295
 8007752:	4770      	bx	lr
 8007754:	700a      	strb	r2, [r1, #0]
 8007756:	2001      	movs	r0, #1
 8007758:	4770      	bx	lr
	...

0800775c <fiprintf>:
 800775c:	b40e      	push	{r1, r2, r3}
 800775e:	b503      	push	{r0, r1, lr}
 8007760:	4601      	mov	r1, r0
 8007762:	ab03      	add	r3, sp, #12
 8007764:	4805      	ldr	r0, [pc, #20]	@ (800777c <fiprintf+0x20>)
 8007766:	f853 2b04 	ldr.w	r2, [r3], #4
 800776a:	6800      	ldr	r0, [r0, #0]
 800776c:	9301      	str	r3, [sp, #4]
 800776e:	f7ff fd4b 	bl	8007208 <_vfiprintf_r>
 8007772:	b002      	add	sp, #8
 8007774:	f85d eb04 	ldr.w	lr, [sp], #4
 8007778:	b003      	add	sp, #12
 800777a:	4770      	bx	lr
 800777c:	20000018 	.word	0x20000018

08007780 <abort>:
 8007780:	b508      	push	{r3, lr}
 8007782:	2006      	movs	r0, #6
 8007784:	f000 f82c 	bl	80077e0 <raise>
 8007788:	2001      	movs	r0, #1
 800778a:	f7fa f99c 	bl	8001ac6 <_exit>

0800778e <_raise_r>:
 800778e:	291f      	cmp	r1, #31
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4605      	mov	r5, r0
 8007794:	460c      	mov	r4, r1
 8007796:	d904      	bls.n	80077a2 <_raise_r+0x14>
 8007798:	2316      	movs	r3, #22
 800779a:	6003      	str	r3, [r0, #0]
 800779c:	f04f 30ff 	mov.w	r0, #4294967295
 80077a0:	bd38      	pop	{r3, r4, r5, pc}
 80077a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80077a4:	b112      	cbz	r2, 80077ac <_raise_r+0x1e>
 80077a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077aa:	b94b      	cbnz	r3, 80077c0 <_raise_r+0x32>
 80077ac:	4628      	mov	r0, r5
 80077ae:	f000 f831 	bl	8007814 <_getpid_r>
 80077b2:	4622      	mov	r2, r4
 80077b4:	4601      	mov	r1, r0
 80077b6:	4628      	mov	r0, r5
 80077b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077bc:	f000 b818 	b.w	80077f0 <_kill_r>
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d00a      	beq.n	80077da <_raise_r+0x4c>
 80077c4:	1c59      	adds	r1, r3, #1
 80077c6:	d103      	bne.n	80077d0 <_raise_r+0x42>
 80077c8:	2316      	movs	r3, #22
 80077ca:	6003      	str	r3, [r0, #0]
 80077cc:	2001      	movs	r0, #1
 80077ce:	e7e7      	b.n	80077a0 <_raise_r+0x12>
 80077d0:	2100      	movs	r1, #0
 80077d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80077d6:	4620      	mov	r0, r4
 80077d8:	4798      	blx	r3
 80077da:	2000      	movs	r0, #0
 80077dc:	e7e0      	b.n	80077a0 <_raise_r+0x12>
	...

080077e0 <raise>:
 80077e0:	4b02      	ldr	r3, [pc, #8]	@ (80077ec <raise+0xc>)
 80077e2:	4601      	mov	r1, r0
 80077e4:	6818      	ldr	r0, [r3, #0]
 80077e6:	f7ff bfd2 	b.w	800778e <_raise_r>
 80077ea:	bf00      	nop
 80077ec:	20000018 	.word	0x20000018

080077f0 <_kill_r>:
 80077f0:	b538      	push	{r3, r4, r5, lr}
 80077f2:	4d07      	ldr	r5, [pc, #28]	@ (8007810 <_kill_r+0x20>)
 80077f4:	2300      	movs	r3, #0
 80077f6:	4604      	mov	r4, r0
 80077f8:	4608      	mov	r0, r1
 80077fa:	4611      	mov	r1, r2
 80077fc:	602b      	str	r3, [r5, #0]
 80077fe:	f7fa f952 	bl	8001aa6 <_kill>
 8007802:	1c43      	adds	r3, r0, #1
 8007804:	d102      	bne.n	800780c <_kill_r+0x1c>
 8007806:	682b      	ldr	r3, [r5, #0]
 8007808:	b103      	cbz	r3, 800780c <_kill_r+0x1c>
 800780a:	6023      	str	r3, [r4, #0]
 800780c:	bd38      	pop	{r3, r4, r5, pc}
 800780e:	bf00      	nop
 8007810:	2000041c 	.word	0x2000041c

08007814 <_getpid_r>:
 8007814:	f7fa b93f 	b.w	8001a96 <_getpid>

08007818 <_init>:
 8007818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781a:	bf00      	nop
 800781c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800781e:	bc08      	pop	{r3}
 8007820:	469e      	mov	lr, r3
 8007822:	4770      	bx	lr

08007824 <_fini>:
 8007824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007826:	bf00      	nop
 8007828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800782a:	bc08      	pop	{r3}
 800782c:	469e      	mov	lr, r3
 800782e:	4770      	bx	lr
