Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:12:15 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : mkDelayWorker32B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.951ns (67.543%)  route 0.457ns (32.457%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[30])
                                                      0.951     0.951 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[30]
                         net (fo=2, estimated)        0.457     1.408    ars1/fifo_1/ram1/q_b[30]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[30])
                                                     -0.298     1.667    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.667    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.908ns (65.607%)  route 0.476ns (34.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.908     0.908 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[0]
                         net (fo=2, estimated)        0.476     1.384    ars1/fifo_1/ram1/q_b[0]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[0])
                                                     -0.290     1.675    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.675    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_1/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 1.042ns (70.740%)  route 0.431ns (29.260%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X8Y23                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y23         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.042     1.042 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__2/DOUTBDOUT[2]
                         net (fo=2, estimated)        0.431     1.473    ars4/fifo_1/ram1/temp_a[110]
    RAMB36_X8Y22         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_1/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X8Y22                                                      r  ars4/fifo_1/ram1/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[6])
                                                     -0.198     1.767    ars4/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.767    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.982ns (67.168%)  route 0.480ns (32.832%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y21                                                      r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.982     0.982 r  fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[8]
                         net (fo=2, estimated)        0.480     1.462    ars4/fifo_1/ram1/temp_a[44]
    RAMB36_X7Y20         RAMB36E2                                     r  ars4/fifo_1/ram1/mem_reg_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[12])
                                                     -0.197     1.768    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.768    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.942ns (67.286%)  route 0.458ns (32.714%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[1])
                                                      0.942     0.942 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[1]
                         net (fo=2, estimated)        0.458     1.400    ars1/fifo_1/ram1/q_b[1]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[1])
                                                     -0.258     1.707    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.707    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.928ns (67.004%)  route 0.457ns (32.996%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[19])
                                                      0.928     0.928 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[19]
                         net (fo=2, estimated)        0.457     1.385    ars1/fifo_1/ram1/q_b[19]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[19])
                                                     -0.271     1.694    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.694    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.943ns (67.261%)  route 0.459ns (32.739%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[14])
                                                      0.943     0.943 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[14]
                         net (fo=2, estimated)        0.459     1.402    ars1/fifo_1/ram1/q_b[14]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[14])
                                                     -0.253     1.712    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.935ns (67.218%)  route 0.456ns (32.782%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[12])
                                                      0.935     0.935 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[12]
                         net (fo=2, estimated)        0.456     1.391    ars1/fifo_1/ram1/q_b[12]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[12])
                                                     -0.264     1.701    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.701    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.926ns (66.956%)  route 0.457ns (33.044%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[23])
                                                      0.926     0.926 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[23]
                         net (fo=2, estimated)        0.457     1.383    ars1/fifo_1/ram1/q_b[23]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[23])
                                                     -0.271     1.694    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.694    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.947ns (67.306%)  route 0.460ns (32.694%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[3])
                                                      0.947     0.947 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[3]
                         net (fo=2, estimated)        0.460     1.407    ars1/fifo_1/ram1/q_b[3]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[3])
                                                     -0.243     1.722    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.722    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  0.315    




