#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* SPIS_RxInternalInterrupt */
#define SPIS_RxInternalInterrupt__ES2_PATCH 0u
#define SPIS_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SPIS_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SPIS_RxInternalInterrupt__INTC_MASK 0x01u
#define SPIS_RxInternalInterrupt__INTC_NUMBER 0u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define SPIS_RxInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SPIS_RxInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SPIS_RxInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* SPIS_TxInternalInterrupt */
#define SPIS_TxInternalInterrupt__ES2_PATCH 0u
#define SPIS_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SPIS_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SPIS_TxInternalInterrupt__INTC_MASK 0x02u
#define SPIS_TxInternalInterrupt__INTC_NUMBER 1u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define SPIS_TxInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SPIS_TxInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SPIS_TxInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* CH1_CUPSEL0_RLY */
#define CH1_CUPSEL0_RLY__0__MASK 0x08u
#define CH1_CUPSEL0_RLY__0__PC CYREG_PRT0_PC3
#define CH1_CUPSEL0_RLY__0__PORT 0u
#define CH1_CUPSEL0_RLY__0__SHIFT 3
#define CH1_CUPSEL0_RLY__AG CYREG_PRT0_AG
#define CH1_CUPSEL0_RLY__AMUX CYREG_PRT0_AMUX
#define CH1_CUPSEL0_RLY__BIE CYREG_PRT0_BIE
#define CH1_CUPSEL0_RLY__BIT_MASK CYREG_PRT0_BIT_MASK
#define CH1_CUPSEL0_RLY__BYP CYREG_PRT0_BYP
#define CH1_CUPSEL0_RLY__CTL CYREG_PRT0_CTL
#define CH1_CUPSEL0_RLY__DM0 CYREG_PRT0_DM0
#define CH1_CUPSEL0_RLY__DM1 CYREG_PRT0_DM1
#define CH1_CUPSEL0_RLY__DM2 CYREG_PRT0_DM2
#define CH1_CUPSEL0_RLY__DR CYREG_PRT0_DR
#define CH1_CUPSEL0_RLY__INP_DIS CYREG_PRT0_INP_DIS
#define CH1_CUPSEL0_RLY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CH1_CUPSEL0_RLY__LCD_EN CYREG_PRT0_LCD_EN
#define CH1_CUPSEL0_RLY__MASK 0x08u
#define CH1_CUPSEL0_RLY__P0_3__MASK 0x08u
#define CH1_CUPSEL0_RLY__P0_3__PC CYREG_PRT0_PC3
#define CH1_CUPSEL0_RLY__P0_3__PORT 0u
#define CH1_CUPSEL0_RLY__P0_3__SHIFT 3
#define CH1_CUPSEL0_RLY__PORT 0u
#define CH1_CUPSEL0_RLY__PRT CYREG_PRT0_PRT
#define CH1_CUPSEL0_RLY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CH1_CUPSEL0_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CH1_CUPSEL0_RLY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CH1_CUPSEL0_RLY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CH1_CUPSEL0_RLY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CH1_CUPSEL0_RLY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CH1_CUPSEL0_RLY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CH1_CUPSEL0_RLY__PS CYREG_PRT0_PS
#define CH1_CUPSEL0_RLY__SHIFT 3
#define CH1_CUPSEL0_RLY__SLW CYREG_PRT0_SLW

/* CH1_CUPSEL1_RLY */
#define CH1_CUPSEL1_RLY__0__MASK 0x04u
#define CH1_CUPSEL1_RLY__0__PC CYREG_PRT0_PC2
#define CH1_CUPSEL1_RLY__0__PORT 0u
#define CH1_CUPSEL1_RLY__0__SHIFT 2
#define CH1_CUPSEL1_RLY__AG CYREG_PRT0_AG
#define CH1_CUPSEL1_RLY__AMUX CYREG_PRT0_AMUX
#define CH1_CUPSEL1_RLY__BIE CYREG_PRT0_BIE
#define CH1_CUPSEL1_RLY__BIT_MASK CYREG_PRT0_BIT_MASK
#define CH1_CUPSEL1_RLY__BYP CYREG_PRT0_BYP
#define CH1_CUPSEL1_RLY__CTL CYREG_PRT0_CTL
#define CH1_CUPSEL1_RLY__DM0 CYREG_PRT0_DM0
#define CH1_CUPSEL1_RLY__DM1 CYREG_PRT0_DM1
#define CH1_CUPSEL1_RLY__DM2 CYREG_PRT0_DM2
#define CH1_CUPSEL1_RLY__DR CYREG_PRT0_DR
#define CH1_CUPSEL1_RLY__INP_DIS CYREG_PRT0_INP_DIS
#define CH1_CUPSEL1_RLY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CH1_CUPSEL1_RLY__LCD_EN CYREG_PRT0_LCD_EN
#define CH1_CUPSEL1_RLY__MASK 0x04u
#define CH1_CUPSEL1_RLY__P0_2__MASK 0x04u
#define CH1_CUPSEL1_RLY__P0_2__PC CYREG_PRT0_PC2
#define CH1_CUPSEL1_RLY__P0_2__PORT 0u
#define CH1_CUPSEL1_RLY__P0_2__SHIFT 2
#define CH1_CUPSEL1_RLY__PORT 0u
#define CH1_CUPSEL1_RLY__PRT CYREG_PRT0_PRT
#define CH1_CUPSEL1_RLY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CH1_CUPSEL1_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CH1_CUPSEL1_RLY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CH1_CUPSEL1_RLY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CH1_CUPSEL1_RLY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CH1_CUPSEL1_RLY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CH1_CUPSEL1_RLY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CH1_CUPSEL1_RLY__PS CYREG_PRT0_PS
#define CH1_CUPSEL1_RLY__SHIFT 2
#define CH1_CUPSEL1_RLY__SLW CYREG_PRT0_SLW

/* CH2_CUPSEL0_RLY */
#define CH2_CUPSEL0_RLY__0__MASK 0x02u
#define CH2_CUPSEL0_RLY__0__PC CYREG_PRT0_PC1
#define CH2_CUPSEL0_RLY__0__PORT 0u
#define CH2_CUPSEL0_RLY__0__SHIFT 1
#define CH2_CUPSEL0_RLY__AG CYREG_PRT0_AG
#define CH2_CUPSEL0_RLY__AMUX CYREG_PRT0_AMUX
#define CH2_CUPSEL0_RLY__BIE CYREG_PRT0_BIE
#define CH2_CUPSEL0_RLY__BIT_MASK CYREG_PRT0_BIT_MASK
#define CH2_CUPSEL0_RLY__BYP CYREG_PRT0_BYP
#define CH2_CUPSEL0_RLY__CTL CYREG_PRT0_CTL
#define CH2_CUPSEL0_RLY__DM0 CYREG_PRT0_DM0
#define CH2_CUPSEL0_RLY__DM1 CYREG_PRT0_DM1
#define CH2_CUPSEL0_RLY__DM2 CYREG_PRT0_DM2
#define CH2_CUPSEL0_RLY__DR CYREG_PRT0_DR
#define CH2_CUPSEL0_RLY__INP_DIS CYREG_PRT0_INP_DIS
#define CH2_CUPSEL0_RLY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CH2_CUPSEL0_RLY__LCD_EN CYREG_PRT0_LCD_EN
#define CH2_CUPSEL0_RLY__MASK 0x02u
#define CH2_CUPSEL0_RLY__P0_1__MASK 0x02u
#define CH2_CUPSEL0_RLY__P0_1__PC CYREG_PRT0_PC1
#define CH2_CUPSEL0_RLY__P0_1__PORT 0u
#define CH2_CUPSEL0_RLY__P0_1__SHIFT 1
#define CH2_CUPSEL0_RLY__PORT 0u
#define CH2_CUPSEL0_RLY__PRT CYREG_PRT0_PRT
#define CH2_CUPSEL0_RLY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CH2_CUPSEL0_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CH2_CUPSEL0_RLY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CH2_CUPSEL0_RLY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CH2_CUPSEL0_RLY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CH2_CUPSEL0_RLY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CH2_CUPSEL0_RLY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CH2_CUPSEL0_RLY__PS CYREG_PRT0_PS
#define CH2_CUPSEL0_RLY__SHIFT 1
#define CH2_CUPSEL0_RLY__SLW CYREG_PRT0_SLW

/* CH2_CUPSEL1_RLY */
#define CH2_CUPSEL1_RLY__0__MASK 0x01u
#define CH2_CUPSEL1_RLY__0__PC CYREG_PRT0_PC0
#define CH2_CUPSEL1_RLY__0__PORT 0u
#define CH2_CUPSEL1_RLY__0__SHIFT 0
#define CH2_CUPSEL1_RLY__AG CYREG_PRT0_AG
#define CH2_CUPSEL1_RLY__AMUX CYREG_PRT0_AMUX
#define CH2_CUPSEL1_RLY__BIE CYREG_PRT0_BIE
#define CH2_CUPSEL1_RLY__BIT_MASK CYREG_PRT0_BIT_MASK
#define CH2_CUPSEL1_RLY__BYP CYREG_PRT0_BYP
#define CH2_CUPSEL1_RLY__CTL CYREG_PRT0_CTL
#define CH2_CUPSEL1_RLY__DM0 CYREG_PRT0_DM0
#define CH2_CUPSEL1_RLY__DM1 CYREG_PRT0_DM1
#define CH2_CUPSEL1_RLY__DM2 CYREG_PRT0_DM2
#define CH2_CUPSEL1_RLY__DR CYREG_PRT0_DR
#define CH2_CUPSEL1_RLY__INP_DIS CYREG_PRT0_INP_DIS
#define CH2_CUPSEL1_RLY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CH2_CUPSEL1_RLY__LCD_EN CYREG_PRT0_LCD_EN
#define CH2_CUPSEL1_RLY__MASK 0x01u
#define CH2_CUPSEL1_RLY__P0_0__MASK 0x01u
#define CH2_CUPSEL1_RLY__P0_0__PC CYREG_PRT0_PC0
#define CH2_CUPSEL1_RLY__P0_0__PORT 0u
#define CH2_CUPSEL1_RLY__P0_0__SHIFT 0
#define CH2_CUPSEL1_RLY__PORT 0u
#define CH2_CUPSEL1_RLY__PRT CYREG_PRT0_PRT
#define CH2_CUPSEL1_RLY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CH2_CUPSEL1_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CH2_CUPSEL1_RLY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CH2_CUPSEL1_RLY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CH2_CUPSEL1_RLY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CH2_CUPSEL1_RLY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CH2_CUPSEL1_RLY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CH2_CUPSEL1_RLY__PS CYREG_PRT0_PS
#define CH2_CUPSEL1_RLY__SHIFT 0
#define CH2_CUPSEL1_RLY__SLW CYREG_PRT0_SLW

/* BCH1_CALIB_RLY */
#define BCH1_CALIB_RLY__0__MASK 0x20u
#define BCH1_CALIB_RLY__0__PC CYREG_PRT4_PC5
#define BCH1_CALIB_RLY__0__PORT 4u
#define BCH1_CALIB_RLY__0__SHIFT 5
#define BCH1_CALIB_RLY__AG CYREG_PRT4_AG
#define BCH1_CALIB_RLY__AMUX CYREG_PRT4_AMUX
#define BCH1_CALIB_RLY__BIE CYREG_PRT4_BIE
#define BCH1_CALIB_RLY__BIT_MASK CYREG_PRT4_BIT_MASK
#define BCH1_CALIB_RLY__BYP CYREG_PRT4_BYP
#define BCH1_CALIB_RLY__CTL CYREG_PRT4_CTL
#define BCH1_CALIB_RLY__DM0 CYREG_PRT4_DM0
#define BCH1_CALIB_RLY__DM1 CYREG_PRT4_DM1
#define BCH1_CALIB_RLY__DM2 CYREG_PRT4_DM2
#define BCH1_CALIB_RLY__DR CYREG_PRT4_DR
#define BCH1_CALIB_RLY__INP_DIS CYREG_PRT4_INP_DIS
#define BCH1_CALIB_RLY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BCH1_CALIB_RLY__LCD_EN CYREG_PRT4_LCD_EN
#define BCH1_CALIB_RLY__MASK 0x20u
#define BCH1_CALIB_RLY__P4_5__MASK 0x20u
#define BCH1_CALIB_RLY__P4_5__PC CYREG_PRT4_PC5
#define BCH1_CALIB_RLY__P4_5__PORT 4u
#define BCH1_CALIB_RLY__P4_5__SHIFT 5
#define BCH1_CALIB_RLY__PORT 4u
#define BCH1_CALIB_RLY__PRT CYREG_PRT4_PRT
#define BCH1_CALIB_RLY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BCH1_CALIB_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BCH1_CALIB_RLY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BCH1_CALIB_RLY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BCH1_CALIB_RLY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BCH1_CALIB_RLY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BCH1_CALIB_RLY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BCH1_CALIB_RLY__PS CYREG_PRT4_PS
#define BCH1_CALIB_RLY__SHIFT 5
#define BCH1_CALIB_RLY__SLW CYREG_PRT4_SLW

/* BCH2_CALIB_RLY */
#define BCH2_CALIB_RLY__0__MASK 0x04u
#define BCH2_CALIB_RLY__0__PC CYREG_PRT4_PC2
#define BCH2_CALIB_RLY__0__PORT 4u
#define BCH2_CALIB_RLY__0__SHIFT 2
#define BCH2_CALIB_RLY__AG CYREG_PRT4_AG
#define BCH2_CALIB_RLY__AMUX CYREG_PRT4_AMUX
#define BCH2_CALIB_RLY__BIE CYREG_PRT4_BIE
#define BCH2_CALIB_RLY__BIT_MASK CYREG_PRT4_BIT_MASK
#define BCH2_CALIB_RLY__BYP CYREG_PRT4_BYP
#define BCH2_CALIB_RLY__CTL CYREG_PRT4_CTL
#define BCH2_CALIB_RLY__DM0 CYREG_PRT4_DM0
#define BCH2_CALIB_RLY__DM1 CYREG_PRT4_DM1
#define BCH2_CALIB_RLY__DM2 CYREG_PRT4_DM2
#define BCH2_CALIB_RLY__DR CYREG_PRT4_DR
#define BCH2_CALIB_RLY__INP_DIS CYREG_PRT4_INP_DIS
#define BCH2_CALIB_RLY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BCH2_CALIB_RLY__LCD_EN CYREG_PRT4_LCD_EN
#define BCH2_CALIB_RLY__MASK 0x04u
#define BCH2_CALIB_RLY__P4_2__MASK 0x04u
#define BCH2_CALIB_RLY__P4_2__PC CYREG_PRT4_PC2
#define BCH2_CALIB_RLY__P4_2__PORT 4u
#define BCH2_CALIB_RLY__P4_2__SHIFT 2
#define BCH2_CALIB_RLY__PORT 4u
#define BCH2_CALIB_RLY__PRT CYREG_PRT4_PRT
#define BCH2_CALIB_RLY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BCH2_CALIB_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BCH2_CALIB_RLY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BCH2_CALIB_RLY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BCH2_CALIB_RLY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BCH2_CALIB_RLY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BCH2_CALIB_RLY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BCH2_CALIB_RLY__PS CYREG_PRT4_PS
#define BCH2_CALIB_RLY__SHIFT 2
#define BCH2_CALIB_RLY__SLW CYREG_PRT4_SLW

/* TRIG_HSYS_SEL0 */
#define TRIG_HSYS_SEL0__0__MASK 0x01u
#define TRIG_HSYS_SEL0__0__PC CYREG_PRT6_PC0
#define TRIG_HSYS_SEL0__0__PORT 6u
#define TRIG_HSYS_SEL0__0__SHIFT 0
#define TRIG_HSYS_SEL0__AG CYREG_PRT6_AG
#define TRIG_HSYS_SEL0__AMUX CYREG_PRT6_AMUX
#define TRIG_HSYS_SEL0__BIE CYREG_PRT6_BIE
#define TRIG_HSYS_SEL0__BIT_MASK CYREG_PRT6_BIT_MASK
#define TRIG_HSYS_SEL0__BYP CYREG_PRT6_BYP
#define TRIG_HSYS_SEL0__CTL CYREG_PRT6_CTL
#define TRIG_HSYS_SEL0__DM0 CYREG_PRT6_DM0
#define TRIG_HSYS_SEL0__DM1 CYREG_PRT6_DM1
#define TRIG_HSYS_SEL0__DM2 CYREG_PRT6_DM2
#define TRIG_HSYS_SEL0__DR CYREG_PRT6_DR
#define TRIG_HSYS_SEL0__INP_DIS CYREG_PRT6_INP_DIS
#define TRIG_HSYS_SEL0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TRIG_HSYS_SEL0__LCD_EN CYREG_PRT6_LCD_EN
#define TRIG_HSYS_SEL0__MASK 0x01u
#define TRIG_HSYS_SEL0__P6_0__MASK 0x01u
#define TRIG_HSYS_SEL0__P6_0__PC CYREG_PRT6_PC0
#define TRIG_HSYS_SEL0__P6_0__PORT 6u
#define TRIG_HSYS_SEL0__P6_0__SHIFT 0
#define TRIG_HSYS_SEL0__PORT 6u
#define TRIG_HSYS_SEL0__PRT CYREG_PRT6_PRT
#define TRIG_HSYS_SEL0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TRIG_HSYS_SEL0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TRIG_HSYS_SEL0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TRIG_HSYS_SEL0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TRIG_HSYS_SEL0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TRIG_HSYS_SEL0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TRIG_HSYS_SEL0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TRIG_HSYS_SEL0__PS CYREG_PRT6_PS
#define TRIG_HSYS_SEL0__SHIFT 0
#define TRIG_HSYS_SEL0__SLW CYREG_PRT6_SLW

/* TRIG_HSYS_SEL1 */
#define TRIG_HSYS_SEL1__0__MASK 0x02u
#define TRIG_HSYS_SEL1__0__PC CYREG_PRT6_PC1
#define TRIG_HSYS_SEL1__0__PORT 6u
#define TRIG_HSYS_SEL1__0__SHIFT 1
#define TRIG_HSYS_SEL1__AG CYREG_PRT6_AG
#define TRIG_HSYS_SEL1__AMUX CYREG_PRT6_AMUX
#define TRIG_HSYS_SEL1__BIE CYREG_PRT6_BIE
#define TRIG_HSYS_SEL1__BIT_MASK CYREG_PRT6_BIT_MASK
#define TRIG_HSYS_SEL1__BYP CYREG_PRT6_BYP
#define TRIG_HSYS_SEL1__CTL CYREG_PRT6_CTL
#define TRIG_HSYS_SEL1__DM0 CYREG_PRT6_DM0
#define TRIG_HSYS_SEL1__DM1 CYREG_PRT6_DM1
#define TRIG_HSYS_SEL1__DM2 CYREG_PRT6_DM2
#define TRIG_HSYS_SEL1__DR CYREG_PRT6_DR
#define TRIG_HSYS_SEL1__INP_DIS CYREG_PRT6_INP_DIS
#define TRIG_HSYS_SEL1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TRIG_HSYS_SEL1__LCD_EN CYREG_PRT6_LCD_EN
#define TRIG_HSYS_SEL1__MASK 0x02u
#define TRIG_HSYS_SEL1__P6_1__MASK 0x02u
#define TRIG_HSYS_SEL1__P6_1__PC CYREG_PRT6_PC1
#define TRIG_HSYS_SEL1__P6_1__PORT 6u
#define TRIG_HSYS_SEL1__P6_1__SHIFT 1
#define TRIG_HSYS_SEL1__PORT 6u
#define TRIG_HSYS_SEL1__PRT CYREG_PRT6_PRT
#define TRIG_HSYS_SEL1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TRIG_HSYS_SEL1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TRIG_HSYS_SEL1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TRIG_HSYS_SEL1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TRIG_HSYS_SEL1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TRIG_HSYS_SEL1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TRIG_HSYS_SEL1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TRIG_HSYS_SEL1__PS CYREG_PRT6_PS
#define TRIG_HSYS_SEL1__SHIFT 1
#define TRIG_HSYS_SEL1__SLW CYREG_PRT6_SLW

/* BCH1_DIV0_RLY */
#define BCH1_DIV0_RLY__0__MASK 0x80u
#define BCH1_DIV0_RLY__0__PC CYREG_PRT4_PC7
#define BCH1_DIV0_RLY__0__PORT 4u
#define BCH1_DIV0_RLY__0__SHIFT 7
#define BCH1_DIV0_RLY__AG CYREG_PRT4_AG
#define BCH1_DIV0_RLY__AMUX CYREG_PRT4_AMUX
#define BCH1_DIV0_RLY__BIE CYREG_PRT4_BIE
#define BCH1_DIV0_RLY__BIT_MASK CYREG_PRT4_BIT_MASK
#define BCH1_DIV0_RLY__BYP CYREG_PRT4_BYP
#define BCH1_DIV0_RLY__CTL CYREG_PRT4_CTL
#define BCH1_DIV0_RLY__DM0 CYREG_PRT4_DM0
#define BCH1_DIV0_RLY__DM1 CYREG_PRT4_DM1
#define BCH1_DIV0_RLY__DM2 CYREG_PRT4_DM2
#define BCH1_DIV0_RLY__DR CYREG_PRT4_DR
#define BCH1_DIV0_RLY__INP_DIS CYREG_PRT4_INP_DIS
#define BCH1_DIV0_RLY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BCH1_DIV0_RLY__LCD_EN CYREG_PRT4_LCD_EN
#define BCH1_DIV0_RLY__MASK 0x80u
#define BCH1_DIV0_RLY__P4_7__MASK 0x80u
#define BCH1_DIV0_RLY__P4_7__PC CYREG_PRT4_PC7
#define BCH1_DIV0_RLY__P4_7__PORT 4u
#define BCH1_DIV0_RLY__P4_7__SHIFT 7
#define BCH1_DIV0_RLY__PORT 4u
#define BCH1_DIV0_RLY__PRT CYREG_PRT4_PRT
#define BCH1_DIV0_RLY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BCH1_DIV0_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BCH1_DIV0_RLY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BCH1_DIV0_RLY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BCH1_DIV0_RLY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BCH1_DIV0_RLY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BCH1_DIV0_RLY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BCH1_DIV0_RLY__PS CYREG_PRT4_PS
#define BCH1_DIV0_RLY__SHIFT 7
#define BCH1_DIV0_RLY__SLW CYREG_PRT4_SLW

/* BCH1_DIV1_RLY */
#define BCH1_DIV1_RLY__0__MASK 0x40u
#define BCH1_DIV1_RLY__0__PC CYREG_PRT4_PC6
#define BCH1_DIV1_RLY__0__PORT 4u
#define BCH1_DIV1_RLY__0__SHIFT 6
#define BCH1_DIV1_RLY__AG CYREG_PRT4_AG
#define BCH1_DIV1_RLY__AMUX CYREG_PRT4_AMUX
#define BCH1_DIV1_RLY__BIE CYREG_PRT4_BIE
#define BCH1_DIV1_RLY__BIT_MASK CYREG_PRT4_BIT_MASK
#define BCH1_DIV1_RLY__BYP CYREG_PRT4_BYP
#define BCH1_DIV1_RLY__CTL CYREG_PRT4_CTL
#define BCH1_DIV1_RLY__DM0 CYREG_PRT4_DM0
#define BCH1_DIV1_RLY__DM1 CYREG_PRT4_DM1
#define BCH1_DIV1_RLY__DM2 CYREG_PRT4_DM2
#define BCH1_DIV1_RLY__DR CYREG_PRT4_DR
#define BCH1_DIV1_RLY__INP_DIS CYREG_PRT4_INP_DIS
#define BCH1_DIV1_RLY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BCH1_DIV1_RLY__LCD_EN CYREG_PRT4_LCD_EN
#define BCH1_DIV1_RLY__MASK 0x40u
#define BCH1_DIV1_RLY__P4_6__MASK 0x40u
#define BCH1_DIV1_RLY__P4_6__PC CYREG_PRT4_PC6
#define BCH1_DIV1_RLY__P4_6__PORT 4u
#define BCH1_DIV1_RLY__P4_6__SHIFT 6
#define BCH1_DIV1_RLY__PORT 4u
#define BCH1_DIV1_RLY__PRT CYREG_PRT4_PRT
#define BCH1_DIV1_RLY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BCH1_DIV1_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BCH1_DIV1_RLY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BCH1_DIV1_RLY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BCH1_DIV1_RLY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BCH1_DIV1_RLY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BCH1_DIV1_RLY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BCH1_DIV1_RLY__PS CYREG_PRT4_PS
#define BCH1_DIV1_RLY__SHIFT 6
#define BCH1_DIV1_RLY__SLW CYREG_PRT4_SLW

/* BCH2_DIV0_RLY */
#define BCH2_DIV0_RLY__0__MASK 0x10u
#define BCH2_DIV0_RLY__0__PC CYREG_PRT4_PC4
#define BCH2_DIV0_RLY__0__PORT 4u
#define BCH2_DIV0_RLY__0__SHIFT 4
#define BCH2_DIV0_RLY__AG CYREG_PRT4_AG
#define BCH2_DIV0_RLY__AMUX CYREG_PRT4_AMUX
#define BCH2_DIV0_RLY__BIE CYREG_PRT4_BIE
#define BCH2_DIV0_RLY__BIT_MASK CYREG_PRT4_BIT_MASK
#define BCH2_DIV0_RLY__BYP CYREG_PRT4_BYP
#define BCH2_DIV0_RLY__CTL CYREG_PRT4_CTL
#define BCH2_DIV0_RLY__DM0 CYREG_PRT4_DM0
#define BCH2_DIV0_RLY__DM1 CYREG_PRT4_DM1
#define BCH2_DIV0_RLY__DM2 CYREG_PRT4_DM2
#define BCH2_DIV0_RLY__DR CYREG_PRT4_DR
#define BCH2_DIV0_RLY__INP_DIS CYREG_PRT4_INP_DIS
#define BCH2_DIV0_RLY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BCH2_DIV0_RLY__LCD_EN CYREG_PRT4_LCD_EN
#define BCH2_DIV0_RLY__MASK 0x10u
#define BCH2_DIV0_RLY__P4_4__MASK 0x10u
#define BCH2_DIV0_RLY__P4_4__PC CYREG_PRT4_PC4
#define BCH2_DIV0_RLY__P4_4__PORT 4u
#define BCH2_DIV0_RLY__P4_4__SHIFT 4
#define BCH2_DIV0_RLY__PORT 4u
#define BCH2_DIV0_RLY__PRT CYREG_PRT4_PRT
#define BCH2_DIV0_RLY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BCH2_DIV0_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BCH2_DIV0_RLY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BCH2_DIV0_RLY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BCH2_DIV0_RLY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BCH2_DIV0_RLY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BCH2_DIV0_RLY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BCH2_DIV0_RLY__PS CYREG_PRT4_PS
#define BCH2_DIV0_RLY__SHIFT 4
#define BCH2_DIV0_RLY__SLW CYREG_PRT4_SLW

/* BCH2_DIV1_RLY */
#define BCH2_DIV1_RLY__0__MASK 0x08u
#define BCH2_DIV1_RLY__0__PC CYREG_PRT4_PC3
#define BCH2_DIV1_RLY__0__PORT 4u
#define BCH2_DIV1_RLY__0__SHIFT 3
#define BCH2_DIV1_RLY__AG CYREG_PRT4_AG
#define BCH2_DIV1_RLY__AMUX CYREG_PRT4_AMUX
#define BCH2_DIV1_RLY__BIE CYREG_PRT4_BIE
#define BCH2_DIV1_RLY__BIT_MASK CYREG_PRT4_BIT_MASK
#define BCH2_DIV1_RLY__BYP CYREG_PRT4_BYP
#define BCH2_DIV1_RLY__CTL CYREG_PRT4_CTL
#define BCH2_DIV1_RLY__DM0 CYREG_PRT4_DM0
#define BCH2_DIV1_RLY__DM1 CYREG_PRT4_DM1
#define BCH2_DIV1_RLY__DM2 CYREG_PRT4_DM2
#define BCH2_DIV1_RLY__DR CYREG_PRT4_DR
#define BCH2_DIV1_RLY__INP_DIS CYREG_PRT4_INP_DIS
#define BCH2_DIV1_RLY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BCH2_DIV1_RLY__LCD_EN CYREG_PRT4_LCD_EN
#define BCH2_DIV1_RLY__MASK 0x08u
#define BCH2_DIV1_RLY__P4_3__MASK 0x08u
#define BCH2_DIV1_RLY__P4_3__PC CYREG_PRT4_PC3
#define BCH2_DIV1_RLY__P4_3__PORT 4u
#define BCH2_DIV1_RLY__P4_3__SHIFT 3
#define BCH2_DIV1_RLY__PORT 4u
#define BCH2_DIV1_RLY__PRT CYREG_PRT4_PRT
#define BCH2_DIV1_RLY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BCH2_DIV1_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BCH2_DIV1_RLY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BCH2_DIV1_RLY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BCH2_DIV1_RLY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BCH2_DIV1_RLY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BCH2_DIV1_RLY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BCH2_DIV1_RLY__PS CYREG_PRT4_PS
#define BCH2_DIV1_RLY__SHIFT 3
#define BCH2_DIV1_RLY__SLW CYREG_PRT4_SLW

/* BTRG_EXT5_RLY */
#define BTRG_EXT5_RLY__0__MASK 0x80u
#define BTRG_EXT5_RLY__0__PC CYREG_PRT0_PC7
#define BTRG_EXT5_RLY__0__PORT 0u
#define BTRG_EXT5_RLY__0__SHIFT 7
#define BTRG_EXT5_RLY__AG CYREG_PRT0_AG
#define BTRG_EXT5_RLY__AMUX CYREG_PRT0_AMUX
#define BTRG_EXT5_RLY__BIE CYREG_PRT0_BIE
#define BTRG_EXT5_RLY__BIT_MASK CYREG_PRT0_BIT_MASK
#define BTRG_EXT5_RLY__BYP CYREG_PRT0_BYP
#define BTRG_EXT5_RLY__CTL CYREG_PRT0_CTL
#define BTRG_EXT5_RLY__DM0 CYREG_PRT0_DM0
#define BTRG_EXT5_RLY__DM1 CYREG_PRT0_DM1
#define BTRG_EXT5_RLY__DM2 CYREG_PRT0_DM2
#define BTRG_EXT5_RLY__DR CYREG_PRT0_DR
#define BTRG_EXT5_RLY__INP_DIS CYREG_PRT0_INP_DIS
#define BTRG_EXT5_RLY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BTRG_EXT5_RLY__LCD_EN CYREG_PRT0_LCD_EN
#define BTRG_EXT5_RLY__MASK 0x80u
#define BTRG_EXT5_RLY__P0_7__MASK 0x80u
#define BTRG_EXT5_RLY__P0_7__PC CYREG_PRT0_PC7
#define BTRG_EXT5_RLY__P0_7__PORT 0u
#define BTRG_EXT5_RLY__P0_7__SHIFT 7
#define BTRG_EXT5_RLY__PORT 0u
#define BTRG_EXT5_RLY__PRT CYREG_PRT0_PRT
#define BTRG_EXT5_RLY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BTRG_EXT5_RLY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BTRG_EXT5_RLY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BTRG_EXT5_RLY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BTRG_EXT5_RLY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BTRG_EXT5_RLY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BTRG_EXT5_RLY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BTRG_EXT5_RLY__PS CYREG_PRT0_PS
#define BTRG_EXT5_RLY__SHIFT 7
#define BTRG_EXT5_RLY__SLW CYREG_PRT0_SLW

/* SAMPLEMODE_S0 */
#define SAMPLEMODE_S0__0__MASK 0x40u
#define SAMPLEMODE_S0__0__PC CYREG_PRT0_PC6
#define SAMPLEMODE_S0__0__PORT 0u
#define SAMPLEMODE_S0__0__SHIFT 6
#define SAMPLEMODE_S0__AG CYREG_PRT0_AG
#define SAMPLEMODE_S0__AMUX CYREG_PRT0_AMUX
#define SAMPLEMODE_S0__BIE CYREG_PRT0_BIE
#define SAMPLEMODE_S0__BIT_MASK CYREG_PRT0_BIT_MASK
#define SAMPLEMODE_S0__BYP CYREG_PRT0_BYP
#define SAMPLEMODE_S0__CTL CYREG_PRT0_CTL
#define SAMPLEMODE_S0__DM0 CYREG_PRT0_DM0
#define SAMPLEMODE_S0__DM1 CYREG_PRT0_DM1
#define SAMPLEMODE_S0__DM2 CYREG_PRT0_DM2
#define SAMPLEMODE_S0__DR CYREG_PRT0_DR
#define SAMPLEMODE_S0__INP_DIS CYREG_PRT0_INP_DIS
#define SAMPLEMODE_S0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SAMPLEMODE_S0__LCD_EN CYREG_PRT0_LCD_EN
#define SAMPLEMODE_S0__MASK 0x40u
#define SAMPLEMODE_S0__P0_6__MASK 0x40u
#define SAMPLEMODE_S0__P0_6__PC CYREG_PRT0_PC6
#define SAMPLEMODE_S0__P0_6__PORT 0u
#define SAMPLEMODE_S0__P0_6__SHIFT 6
#define SAMPLEMODE_S0__PORT 0u
#define SAMPLEMODE_S0__PRT CYREG_PRT0_PRT
#define SAMPLEMODE_S0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SAMPLEMODE_S0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SAMPLEMODE_S0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SAMPLEMODE_S0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SAMPLEMODE_S0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SAMPLEMODE_S0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SAMPLEMODE_S0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SAMPLEMODE_S0__PS CYREG_PRT0_PS
#define SAMPLEMODE_S0__SHIFT 6
#define SAMPLEMODE_S0__SLW CYREG_PRT0_SLW

/* SAMPLEMODE_S1 */
#define SAMPLEMODE_S1__0__MASK 0x20u
#define SAMPLEMODE_S1__0__PC CYREG_PRT0_PC5
#define SAMPLEMODE_S1__0__PORT 0u
#define SAMPLEMODE_S1__0__SHIFT 5
#define SAMPLEMODE_S1__AG CYREG_PRT0_AG
#define SAMPLEMODE_S1__AMUX CYREG_PRT0_AMUX
#define SAMPLEMODE_S1__BIE CYREG_PRT0_BIE
#define SAMPLEMODE_S1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SAMPLEMODE_S1__BYP CYREG_PRT0_BYP
#define SAMPLEMODE_S1__CTL CYREG_PRT0_CTL
#define SAMPLEMODE_S1__DM0 CYREG_PRT0_DM0
#define SAMPLEMODE_S1__DM1 CYREG_PRT0_DM1
#define SAMPLEMODE_S1__DM2 CYREG_PRT0_DM2
#define SAMPLEMODE_S1__DR CYREG_PRT0_DR
#define SAMPLEMODE_S1__INP_DIS CYREG_PRT0_INP_DIS
#define SAMPLEMODE_S1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SAMPLEMODE_S1__LCD_EN CYREG_PRT0_LCD_EN
#define SAMPLEMODE_S1__MASK 0x20u
#define SAMPLEMODE_S1__P0_5__MASK 0x20u
#define SAMPLEMODE_S1__P0_5__PC CYREG_PRT0_PC5
#define SAMPLEMODE_S1__P0_5__PORT 0u
#define SAMPLEMODE_S1__P0_5__SHIFT 5
#define SAMPLEMODE_S1__PORT 0u
#define SAMPLEMODE_S1__PRT CYREG_PRT0_PRT
#define SAMPLEMODE_S1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SAMPLEMODE_S1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SAMPLEMODE_S1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SAMPLEMODE_S1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SAMPLEMODE_S1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SAMPLEMODE_S1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SAMPLEMODE_S1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SAMPLEMODE_S1__PS CYREG_PRT0_PS
#define SAMPLEMODE_S1__SHIFT 5
#define SAMPLEMODE_S1__SLW CYREG_PRT0_SLW

/* SP6_SPI_CSSEL */
#define SP6_SPI_CSSEL__0__MASK 0x04u
#define SP6_SPI_CSSEL__0__PC CYREG_PRT1_PC2
#define SP6_SPI_CSSEL__0__PORT 1u
#define SP6_SPI_CSSEL__0__SHIFT 2
#define SP6_SPI_CSSEL__AG CYREG_PRT1_AG
#define SP6_SPI_CSSEL__AMUX CYREG_PRT1_AMUX
#define SP6_SPI_CSSEL__BIE CYREG_PRT1_BIE
#define SP6_SPI_CSSEL__BIT_MASK CYREG_PRT1_BIT_MASK
#define SP6_SPI_CSSEL__BYP CYREG_PRT1_BYP
#define SP6_SPI_CSSEL__CTL CYREG_PRT1_CTL
#define SP6_SPI_CSSEL__DM0 CYREG_PRT1_DM0
#define SP6_SPI_CSSEL__DM1 CYREG_PRT1_DM1
#define SP6_SPI_CSSEL__DM2 CYREG_PRT1_DM2
#define SP6_SPI_CSSEL__DR CYREG_PRT1_DR
#define SP6_SPI_CSSEL__INP_DIS CYREG_PRT1_INP_DIS
#define SP6_SPI_CSSEL__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SP6_SPI_CSSEL__LCD_EN CYREG_PRT1_LCD_EN
#define SP6_SPI_CSSEL__MASK 0x04u
#define SP6_SPI_CSSEL__P1_2__MASK 0x04u
#define SP6_SPI_CSSEL__P1_2__PC CYREG_PRT1_PC2
#define SP6_SPI_CSSEL__P1_2__PORT 1u
#define SP6_SPI_CSSEL__P1_2__SHIFT 2
#define SP6_SPI_CSSEL__PORT 1u
#define SP6_SPI_CSSEL__PRT CYREG_PRT1_PRT
#define SP6_SPI_CSSEL__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SP6_SPI_CSSEL__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SP6_SPI_CSSEL__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SP6_SPI_CSSEL__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SP6_SPI_CSSEL__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SP6_SPI_CSSEL__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SP6_SPI_CSSEL__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SP6_SPI_CSSEL__PS CYREG_PRT1_PS
#define SP6_SPI_CSSEL__SHIFT 2
#define SP6_SPI_CSSEL__SLW CYREG_PRT1_SLW

/* SPIS_IntClock */
#define SPIS_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIS_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIS_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIS_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_IntClock__INDEX 0x00u
#define SPIS_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_IntClock__PM_ACT_MSK 0x01u
#define SPIS_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_IntClock__PM_STBY_MSK 0x01u

/* FLASH_SPI_CK */
#define FLASH_SPI_CK__0__MASK 0x80u
#define FLASH_SPI_CK__0__PC CYREG_PRT5_PC7
#define FLASH_SPI_CK__0__PORT 5u
#define FLASH_SPI_CK__0__SHIFT 7
#define FLASH_SPI_CK__AG CYREG_PRT5_AG
#define FLASH_SPI_CK__AMUX CYREG_PRT5_AMUX
#define FLASH_SPI_CK__BIE CYREG_PRT5_BIE
#define FLASH_SPI_CK__BIT_MASK CYREG_PRT5_BIT_MASK
#define FLASH_SPI_CK__BYP CYREG_PRT5_BYP
#define FLASH_SPI_CK__CTL CYREG_PRT5_CTL
#define FLASH_SPI_CK__DM0 CYREG_PRT5_DM0
#define FLASH_SPI_CK__DM1 CYREG_PRT5_DM1
#define FLASH_SPI_CK__DM2 CYREG_PRT5_DM2
#define FLASH_SPI_CK__DR CYREG_PRT5_DR
#define FLASH_SPI_CK__INP_DIS CYREG_PRT5_INP_DIS
#define FLASH_SPI_CK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FLASH_SPI_CK__LCD_EN CYREG_PRT5_LCD_EN
#define FLASH_SPI_CK__MASK 0x80u
#define FLASH_SPI_CK__P5_7__MASK 0x80u
#define FLASH_SPI_CK__P5_7__PC CYREG_PRT5_PC7
#define FLASH_SPI_CK__P5_7__PORT 5u
#define FLASH_SPI_CK__P5_7__SHIFT 7
#define FLASH_SPI_CK__PORT 5u
#define FLASH_SPI_CK__PRT CYREG_PRT5_PRT
#define FLASH_SPI_CK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FLASH_SPI_CK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FLASH_SPI_CK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FLASH_SPI_CK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FLASH_SPI_CK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FLASH_SPI_CK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FLASH_SPI_CK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FLASH_SPI_CK__PS CYREG_PRT5_PS
#define FLASH_SPI_CK__SHIFT 7
#define FLASH_SPI_CK__SLW CYREG_PRT5_SLW

/* FLASH_SPI_CS */
#define FLASH_SPI_CS__0__MASK 0x10u
#define FLASH_SPI_CS__0__PC CYREG_PRT5_PC4
#define FLASH_SPI_CS__0__PORT 5u
#define FLASH_SPI_CS__0__SHIFT 4
#define FLASH_SPI_CS__AG CYREG_PRT5_AG
#define FLASH_SPI_CS__AMUX CYREG_PRT5_AMUX
#define FLASH_SPI_CS__BIE CYREG_PRT5_BIE
#define FLASH_SPI_CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define FLASH_SPI_CS__BYP CYREG_PRT5_BYP
#define FLASH_SPI_CS__CTL CYREG_PRT5_CTL
#define FLASH_SPI_CS__DM0 CYREG_PRT5_DM0
#define FLASH_SPI_CS__DM1 CYREG_PRT5_DM1
#define FLASH_SPI_CS__DM2 CYREG_PRT5_DM2
#define FLASH_SPI_CS__DR CYREG_PRT5_DR
#define FLASH_SPI_CS__INP_DIS CYREG_PRT5_INP_DIS
#define FLASH_SPI_CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FLASH_SPI_CS__LCD_EN CYREG_PRT5_LCD_EN
#define FLASH_SPI_CS__MASK 0x10u
#define FLASH_SPI_CS__P5_4__MASK 0x10u
#define FLASH_SPI_CS__P5_4__PC CYREG_PRT5_PC4
#define FLASH_SPI_CS__P5_4__PORT 5u
#define FLASH_SPI_CS__P5_4__SHIFT 4
#define FLASH_SPI_CS__PORT 5u
#define FLASH_SPI_CS__PRT CYREG_PRT5_PRT
#define FLASH_SPI_CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FLASH_SPI_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FLASH_SPI_CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FLASH_SPI_CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FLASH_SPI_CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FLASH_SPI_CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FLASH_SPI_CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FLASH_SPI_CS__PS CYREG_PRT5_PS
#define FLASH_SPI_CS__SHIFT 4
#define FLASH_SPI_CS__SLW CYREG_PRT5_SLW

/* FLASH_SPI_DI */
#define FLASH_SPI_DI__0__MASK 0x40u
#define FLASH_SPI_DI__0__PC CYREG_PRT5_PC6
#define FLASH_SPI_DI__0__PORT 5u
#define FLASH_SPI_DI__0__SHIFT 6
#define FLASH_SPI_DI__AG CYREG_PRT5_AG
#define FLASH_SPI_DI__AMUX CYREG_PRT5_AMUX
#define FLASH_SPI_DI__BIE CYREG_PRT5_BIE
#define FLASH_SPI_DI__BIT_MASK CYREG_PRT5_BIT_MASK
#define FLASH_SPI_DI__BYP CYREG_PRT5_BYP
#define FLASH_SPI_DI__CTL CYREG_PRT5_CTL
#define FLASH_SPI_DI__DM0 CYREG_PRT5_DM0
#define FLASH_SPI_DI__DM1 CYREG_PRT5_DM1
#define FLASH_SPI_DI__DM2 CYREG_PRT5_DM2
#define FLASH_SPI_DI__DR CYREG_PRT5_DR
#define FLASH_SPI_DI__INP_DIS CYREG_PRT5_INP_DIS
#define FLASH_SPI_DI__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FLASH_SPI_DI__LCD_EN CYREG_PRT5_LCD_EN
#define FLASH_SPI_DI__MASK 0x40u
#define FLASH_SPI_DI__P5_6__MASK 0x40u
#define FLASH_SPI_DI__P5_6__PC CYREG_PRT5_PC6
#define FLASH_SPI_DI__P5_6__PORT 5u
#define FLASH_SPI_DI__P5_6__SHIFT 6
#define FLASH_SPI_DI__PORT 5u
#define FLASH_SPI_DI__PRT CYREG_PRT5_PRT
#define FLASH_SPI_DI__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FLASH_SPI_DI__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FLASH_SPI_DI__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FLASH_SPI_DI__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FLASH_SPI_DI__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FLASH_SPI_DI__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FLASH_SPI_DI__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FLASH_SPI_DI__PS CYREG_PRT5_PS
#define FLASH_SPI_DI__SHIFT 6
#define FLASH_SPI_DI__SLW CYREG_PRT5_SLW

/* FLASH_SPI_DO */
#define FLASH_SPI_DO__0__MASK 0x20u
#define FLASH_SPI_DO__0__PC CYREG_PRT5_PC5
#define FLASH_SPI_DO__0__PORT 5u
#define FLASH_SPI_DO__0__SHIFT 5
#define FLASH_SPI_DO__AG CYREG_PRT5_AG
#define FLASH_SPI_DO__AMUX CYREG_PRT5_AMUX
#define FLASH_SPI_DO__BIE CYREG_PRT5_BIE
#define FLASH_SPI_DO__BIT_MASK CYREG_PRT5_BIT_MASK
#define FLASH_SPI_DO__BYP CYREG_PRT5_BYP
#define FLASH_SPI_DO__CTL CYREG_PRT5_CTL
#define FLASH_SPI_DO__DM0 CYREG_PRT5_DM0
#define FLASH_SPI_DO__DM1 CYREG_PRT5_DM1
#define FLASH_SPI_DO__DM2 CYREG_PRT5_DM2
#define FLASH_SPI_DO__DR CYREG_PRT5_DR
#define FLASH_SPI_DO__INP_DIS CYREG_PRT5_INP_DIS
#define FLASH_SPI_DO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define FLASH_SPI_DO__LCD_EN CYREG_PRT5_LCD_EN
#define FLASH_SPI_DO__MASK 0x20u
#define FLASH_SPI_DO__P5_5__MASK 0x20u
#define FLASH_SPI_DO__P5_5__PC CYREG_PRT5_PC5
#define FLASH_SPI_DO__P5_5__PORT 5u
#define FLASH_SPI_DO__P5_5__SHIFT 5
#define FLASH_SPI_DO__PORT 5u
#define FLASH_SPI_DO__PRT CYREG_PRT5_PRT
#define FLASH_SPI_DO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define FLASH_SPI_DO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define FLASH_SPI_DO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define FLASH_SPI_DO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define FLASH_SPI_DO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define FLASH_SPI_DO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define FLASH_SPI_DO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define FLASH_SPI_DO__PS CYREG_PRT5_PS
#define FLASH_SPI_DO__SHIFT 5
#define FLASH_SPI_DO__SLW CYREG_PRT5_SLW

/* PSOC_SPI_CLK */
#define PSOC_SPI_CLK__0__MASK 0x04u
#define PSOC_SPI_CLK__0__PC CYREG_PRT5_PC2
#define PSOC_SPI_CLK__0__PORT 5u
#define PSOC_SPI_CLK__0__SHIFT 2
#define PSOC_SPI_CLK__AG CYREG_PRT5_AG
#define PSOC_SPI_CLK__AMUX CYREG_PRT5_AMUX
#define PSOC_SPI_CLK__BIE CYREG_PRT5_BIE
#define PSOC_SPI_CLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define PSOC_SPI_CLK__BYP CYREG_PRT5_BYP
#define PSOC_SPI_CLK__CTL CYREG_PRT5_CTL
#define PSOC_SPI_CLK__DM0 CYREG_PRT5_DM0
#define PSOC_SPI_CLK__DM1 CYREG_PRT5_DM1
#define PSOC_SPI_CLK__DM2 CYREG_PRT5_DM2
#define PSOC_SPI_CLK__DR CYREG_PRT5_DR
#define PSOC_SPI_CLK__INP_DIS CYREG_PRT5_INP_DIS
#define PSOC_SPI_CLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PSOC_SPI_CLK__LCD_EN CYREG_PRT5_LCD_EN
#define PSOC_SPI_CLK__MASK 0x04u
#define PSOC_SPI_CLK__P5_2__MASK 0x04u
#define PSOC_SPI_CLK__P5_2__PC CYREG_PRT5_PC2
#define PSOC_SPI_CLK__P5_2__PORT 5u
#define PSOC_SPI_CLK__P5_2__SHIFT 2
#define PSOC_SPI_CLK__PORT 5u
#define PSOC_SPI_CLK__PRT CYREG_PRT5_PRT
#define PSOC_SPI_CLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PSOC_SPI_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PSOC_SPI_CLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PSOC_SPI_CLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PSOC_SPI_CLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PSOC_SPI_CLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PSOC_SPI_CLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PSOC_SPI_CLK__PS CYREG_PRT5_PS
#define PSOC_SPI_CLK__SHIFT 2
#define PSOC_SPI_CLK__SLW CYREG_PRT5_SLW

/* PSOC_SPI_CS */
#define PSOC_SPI_CS__0__MASK 0x08u
#define PSOC_SPI_CS__0__PC CYREG_PRT5_PC3
#define PSOC_SPI_CS__0__PORT 5u
#define PSOC_SPI_CS__0__SHIFT 3
#define PSOC_SPI_CS__AG CYREG_PRT5_AG
#define PSOC_SPI_CS__AMUX CYREG_PRT5_AMUX
#define PSOC_SPI_CS__BIE CYREG_PRT5_BIE
#define PSOC_SPI_CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define PSOC_SPI_CS__BYP CYREG_PRT5_BYP
#define PSOC_SPI_CS__CTL CYREG_PRT5_CTL
#define PSOC_SPI_CS__DM0 CYREG_PRT5_DM0
#define PSOC_SPI_CS__DM1 CYREG_PRT5_DM1
#define PSOC_SPI_CS__DM2 CYREG_PRT5_DM2
#define PSOC_SPI_CS__DR CYREG_PRT5_DR
#define PSOC_SPI_CS__INP_DIS CYREG_PRT5_INP_DIS
#define PSOC_SPI_CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PSOC_SPI_CS__LCD_EN CYREG_PRT5_LCD_EN
#define PSOC_SPI_CS__MASK 0x08u
#define PSOC_SPI_CS__P5_3__MASK 0x08u
#define PSOC_SPI_CS__P5_3__PC CYREG_PRT5_PC3
#define PSOC_SPI_CS__P5_3__PORT 5u
#define PSOC_SPI_CS__P5_3__SHIFT 3
#define PSOC_SPI_CS__PORT 5u
#define PSOC_SPI_CS__PRT CYREG_PRT5_PRT
#define PSOC_SPI_CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PSOC_SPI_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PSOC_SPI_CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PSOC_SPI_CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PSOC_SPI_CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PSOC_SPI_CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PSOC_SPI_CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PSOC_SPI_CS__PS CYREG_PRT5_PS
#define PSOC_SPI_CS__SHIFT 3
#define PSOC_SPI_CS__SLW CYREG_PRT5_SLW

/* PSOC_SPI_DI */
#define PSOC_SPI_DI__0__MASK 0x02u
#define PSOC_SPI_DI__0__PC CYREG_PRT5_PC1
#define PSOC_SPI_DI__0__PORT 5u
#define PSOC_SPI_DI__0__SHIFT 1
#define PSOC_SPI_DI__AG CYREG_PRT5_AG
#define PSOC_SPI_DI__AMUX CYREG_PRT5_AMUX
#define PSOC_SPI_DI__BIE CYREG_PRT5_BIE
#define PSOC_SPI_DI__BIT_MASK CYREG_PRT5_BIT_MASK
#define PSOC_SPI_DI__BYP CYREG_PRT5_BYP
#define PSOC_SPI_DI__CTL CYREG_PRT5_CTL
#define PSOC_SPI_DI__DM0 CYREG_PRT5_DM0
#define PSOC_SPI_DI__DM1 CYREG_PRT5_DM1
#define PSOC_SPI_DI__DM2 CYREG_PRT5_DM2
#define PSOC_SPI_DI__DR CYREG_PRT5_DR
#define PSOC_SPI_DI__INP_DIS CYREG_PRT5_INP_DIS
#define PSOC_SPI_DI__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PSOC_SPI_DI__LCD_EN CYREG_PRT5_LCD_EN
#define PSOC_SPI_DI__MASK 0x02u
#define PSOC_SPI_DI__P5_1__MASK 0x02u
#define PSOC_SPI_DI__P5_1__PC CYREG_PRT5_PC1
#define PSOC_SPI_DI__P5_1__PORT 5u
#define PSOC_SPI_DI__P5_1__SHIFT 1
#define PSOC_SPI_DI__PORT 5u
#define PSOC_SPI_DI__PRT CYREG_PRT5_PRT
#define PSOC_SPI_DI__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PSOC_SPI_DI__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PSOC_SPI_DI__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PSOC_SPI_DI__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PSOC_SPI_DI__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PSOC_SPI_DI__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PSOC_SPI_DI__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PSOC_SPI_DI__PS CYREG_PRT5_PS
#define PSOC_SPI_DI__SHIFT 1
#define PSOC_SPI_DI__SLW CYREG_PRT5_SLW

/* PSOC_SPI_DO */
#define PSOC_SPI_DO__0__MASK 0x01u
#define PSOC_SPI_DO__0__PC CYREG_PRT5_PC0
#define PSOC_SPI_DO__0__PORT 5u
#define PSOC_SPI_DO__0__SHIFT 0
#define PSOC_SPI_DO__AG CYREG_PRT5_AG
#define PSOC_SPI_DO__AMUX CYREG_PRT5_AMUX
#define PSOC_SPI_DO__BIE CYREG_PRT5_BIE
#define PSOC_SPI_DO__BIT_MASK CYREG_PRT5_BIT_MASK
#define PSOC_SPI_DO__BYP CYREG_PRT5_BYP
#define PSOC_SPI_DO__CTL CYREG_PRT5_CTL
#define PSOC_SPI_DO__DM0 CYREG_PRT5_DM0
#define PSOC_SPI_DO__DM1 CYREG_PRT5_DM1
#define PSOC_SPI_DO__DM2 CYREG_PRT5_DM2
#define PSOC_SPI_DO__DR CYREG_PRT5_DR
#define PSOC_SPI_DO__INP_DIS CYREG_PRT5_INP_DIS
#define PSOC_SPI_DO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PSOC_SPI_DO__LCD_EN CYREG_PRT5_LCD_EN
#define PSOC_SPI_DO__MASK 0x01u
#define PSOC_SPI_DO__P5_0__MASK 0x01u
#define PSOC_SPI_DO__P5_0__PC CYREG_PRT5_PC0
#define PSOC_SPI_DO__P5_0__PORT 5u
#define PSOC_SPI_DO__P5_0__SHIFT 0
#define PSOC_SPI_DO__PORT 5u
#define PSOC_SPI_DO__PRT CYREG_PRT5_PRT
#define PSOC_SPI_DO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PSOC_SPI_DO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PSOC_SPI_DO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PSOC_SPI_DO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PSOC_SPI_DO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PSOC_SPI_DO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PSOC_SPI_DO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PSOC_SPI_DO__PS CYREG_PRT5_PS
#define PSOC_SPI_DO__SHIFT 0
#define PSOC_SPI_DO__SLW CYREG_PRT5_SLW

/* FILTER_SEL */
#define FILTER_SEL__0__MASK 0x10u
#define FILTER_SEL__0__PC CYREG_PRT0_PC4
#define FILTER_SEL__0__PORT 0u
#define FILTER_SEL__0__SHIFT 4
#define FILTER_SEL__AG CYREG_PRT0_AG
#define FILTER_SEL__AMUX CYREG_PRT0_AMUX
#define FILTER_SEL__BIE CYREG_PRT0_BIE
#define FILTER_SEL__BIT_MASK CYREG_PRT0_BIT_MASK
#define FILTER_SEL__BYP CYREG_PRT0_BYP
#define FILTER_SEL__CTL CYREG_PRT0_CTL
#define FILTER_SEL__DM0 CYREG_PRT0_DM0
#define FILTER_SEL__DM1 CYREG_PRT0_DM1
#define FILTER_SEL__DM2 CYREG_PRT0_DM2
#define FILTER_SEL__DR CYREG_PRT0_DR
#define FILTER_SEL__INP_DIS CYREG_PRT0_INP_DIS
#define FILTER_SEL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FILTER_SEL__LCD_EN CYREG_PRT0_LCD_EN
#define FILTER_SEL__MASK 0x10u
#define FILTER_SEL__P0_4__MASK 0x10u
#define FILTER_SEL__P0_4__PC CYREG_PRT0_PC4
#define FILTER_SEL__P0_4__PORT 0u
#define FILTER_SEL__P0_4__SHIFT 4
#define FILTER_SEL__PORT 0u
#define FILTER_SEL__PRT CYREG_PRT0_PRT
#define FILTER_SEL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FILTER_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FILTER_SEL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FILTER_SEL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FILTER_SEL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FILTER_SEL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FILTER_SEL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FILTER_SEL__PS CYREG_PRT0_PS
#define FILTER_SEL__SHIFT 4
#define FILTER_SEL__SLW CYREG_PRT0_SLW

/* SPIS_BSPIS */
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__3__MASK 0x08u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__3__POS 3
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__4__MASK 0x10u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__4__POS 4
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__5__MASK 0x20u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__5__POS 5
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__6__POS 6
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK 0x78u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG CYREG_B0_UDB08_ST
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__0__MASK 0x01u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__0__POS 0
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__1__MASK 0x02u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__1__POS 1
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__2__MASK 0x04u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__2__POS 2
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__6__POS 6
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK 0x47u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK_REG CYREG_B0_UDB10_MSK
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG CYREG_B0_UDB10_ST
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_REG CYREG_B0_UDB10_A0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A1_REG CYREG_B0_UDB10_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_REG CYREG_B0_UDB10_D0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D1_REG CYREG_B0_UDB10_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_REG CYREG_B0_UDB10_F0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F1_REG CYREG_B0_UDB10_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_REG CYREG_B0_UDB11_A0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A1_REG CYREG_B0_UDB11_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_REG CYREG_B0_UDB11_D0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D1_REG CYREG_B0_UDB11_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_REG CYREG_B0_UDB11_F0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F1_REG CYREG_B0_UDB11_F1

/* ATTN_SEL0 */
#define ATTN_SEL0__0__MASK 0x02u
#define ATTN_SEL0__0__PC CYREG_PRT4_PC1
#define ATTN_SEL0__0__PORT 4u
#define ATTN_SEL0__0__SHIFT 1
#define ATTN_SEL0__AG CYREG_PRT4_AG
#define ATTN_SEL0__AMUX CYREG_PRT4_AMUX
#define ATTN_SEL0__BIE CYREG_PRT4_BIE
#define ATTN_SEL0__BIT_MASK CYREG_PRT4_BIT_MASK
#define ATTN_SEL0__BYP CYREG_PRT4_BYP
#define ATTN_SEL0__CTL CYREG_PRT4_CTL
#define ATTN_SEL0__DM0 CYREG_PRT4_DM0
#define ATTN_SEL0__DM1 CYREG_PRT4_DM1
#define ATTN_SEL0__DM2 CYREG_PRT4_DM2
#define ATTN_SEL0__DR CYREG_PRT4_DR
#define ATTN_SEL0__INP_DIS CYREG_PRT4_INP_DIS
#define ATTN_SEL0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define ATTN_SEL0__LCD_EN CYREG_PRT4_LCD_EN
#define ATTN_SEL0__MASK 0x02u
#define ATTN_SEL0__P4_1__MASK 0x02u
#define ATTN_SEL0__P4_1__PC CYREG_PRT4_PC1
#define ATTN_SEL0__P4_1__PORT 4u
#define ATTN_SEL0__P4_1__SHIFT 1
#define ATTN_SEL0__PORT 4u
#define ATTN_SEL0__PRT CYREG_PRT4_PRT
#define ATTN_SEL0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define ATTN_SEL0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define ATTN_SEL0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define ATTN_SEL0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define ATTN_SEL0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define ATTN_SEL0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define ATTN_SEL0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define ATTN_SEL0__PS CYREG_PRT4_PS
#define ATTN_SEL0__SHIFT 1
#define ATTN_SEL0__SLW CYREG_PRT4_SLW

/* ATTN_SEL1 */
#define ATTN_SEL1__0__MASK 0x01u
#define ATTN_SEL1__0__PC CYREG_PRT4_PC0
#define ATTN_SEL1__0__PORT 4u
#define ATTN_SEL1__0__SHIFT 0
#define ATTN_SEL1__AG CYREG_PRT4_AG
#define ATTN_SEL1__AMUX CYREG_PRT4_AMUX
#define ATTN_SEL1__BIE CYREG_PRT4_BIE
#define ATTN_SEL1__BIT_MASK CYREG_PRT4_BIT_MASK
#define ATTN_SEL1__BYP CYREG_PRT4_BYP
#define ATTN_SEL1__CTL CYREG_PRT4_CTL
#define ATTN_SEL1__DM0 CYREG_PRT4_DM0
#define ATTN_SEL1__DM1 CYREG_PRT4_DM1
#define ATTN_SEL1__DM2 CYREG_PRT4_DM2
#define ATTN_SEL1__DR CYREG_PRT4_DR
#define ATTN_SEL1__INP_DIS CYREG_PRT4_INP_DIS
#define ATTN_SEL1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define ATTN_SEL1__LCD_EN CYREG_PRT4_LCD_EN
#define ATTN_SEL1__MASK 0x01u
#define ATTN_SEL1__P4_0__MASK 0x01u
#define ATTN_SEL1__P4_0__PC CYREG_PRT4_PC0
#define ATTN_SEL1__P4_0__PORT 4u
#define ATTN_SEL1__P4_0__SHIFT 0
#define ATTN_SEL1__PORT 4u
#define ATTN_SEL1__PRT CYREG_PRT4_PRT
#define ATTN_SEL1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define ATTN_SEL1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define ATTN_SEL1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define ATTN_SEL1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define ATTN_SEL1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define ATTN_SEL1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define ATTN_SEL1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define ATTN_SEL1__PS CYREG_PRT4_PS
#define ATTN_SEL1__SHIFT 0
#define ATTN_SEL1__SLW CYREG_PRT4_SLW

/* ATTN_SEL2 */
#define ATTN_SEL2__0__MASK 0x08u
#define ATTN_SEL2__0__PC CYREG_PRT12_PC3
#define ATTN_SEL2__0__PORT 12u
#define ATTN_SEL2__0__SHIFT 3
#define ATTN_SEL2__AG CYREG_PRT12_AG
#define ATTN_SEL2__BIE CYREG_PRT12_BIE
#define ATTN_SEL2__BIT_MASK CYREG_PRT12_BIT_MASK
#define ATTN_SEL2__BYP CYREG_PRT12_BYP
#define ATTN_SEL2__DM0 CYREG_PRT12_DM0
#define ATTN_SEL2__DM1 CYREG_PRT12_DM1
#define ATTN_SEL2__DM2 CYREG_PRT12_DM2
#define ATTN_SEL2__DR CYREG_PRT12_DR
#define ATTN_SEL2__INP_DIS CYREG_PRT12_INP_DIS
#define ATTN_SEL2__MASK 0x08u
#define ATTN_SEL2__P12_3__MASK 0x08u
#define ATTN_SEL2__P12_3__PC CYREG_PRT12_PC3
#define ATTN_SEL2__P12_3__PORT 12u
#define ATTN_SEL2__P12_3__SHIFT 3
#define ATTN_SEL2__PORT 12u
#define ATTN_SEL2__PRT CYREG_PRT12_PRT
#define ATTN_SEL2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ATTN_SEL2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ATTN_SEL2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ATTN_SEL2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ATTN_SEL2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ATTN_SEL2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ATTN_SEL2__PS CYREG_PRT12_PS
#define ATTN_SEL2__SHIFT 3
#define ATTN_SEL2__SIO_CFG CYREG_PRT12_SIO_CFG
#define ATTN_SEL2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ATTN_SEL2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ATTN_SEL2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ATTN_SEL2__SLW CYREG_PRT12_SLW

/* ATTN_SEL3 */
#define ATTN_SEL3__0__MASK 0x04u
#define ATTN_SEL3__0__PC CYREG_PRT12_PC2
#define ATTN_SEL3__0__PORT 12u
#define ATTN_SEL3__0__SHIFT 2
#define ATTN_SEL3__AG CYREG_PRT12_AG
#define ATTN_SEL3__BIE CYREG_PRT12_BIE
#define ATTN_SEL3__BIT_MASK CYREG_PRT12_BIT_MASK
#define ATTN_SEL3__BYP CYREG_PRT12_BYP
#define ATTN_SEL3__DM0 CYREG_PRT12_DM0
#define ATTN_SEL3__DM1 CYREG_PRT12_DM1
#define ATTN_SEL3__DM2 CYREG_PRT12_DM2
#define ATTN_SEL3__DR CYREG_PRT12_DR
#define ATTN_SEL3__INP_DIS CYREG_PRT12_INP_DIS
#define ATTN_SEL3__MASK 0x04u
#define ATTN_SEL3__P12_2__MASK 0x04u
#define ATTN_SEL3__P12_2__PC CYREG_PRT12_PC2
#define ATTN_SEL3__P12_2__PORT 12u
#define ATTN_SEL3__P12_2__SHIFT 2
#define ATTN_SEL3__PORT 12u
#define ATTN_SEL3__PRT CYREG_PRT12_PRT
#define ATTN_SEL3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ATTN_SEL3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ATTN_SEL3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ATTN_SEL3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ATTN_SEL3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ATTN_SEL3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ATTN_SEL3__PS CYREG_PRT12_PS
#define ATTN_SEL3__SHIFT 2
#define ATTN_SEL3__SIO_CFG CYREG_PRT12_SIO_CFG
#define ATTN_SEL3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ATTN_SEL3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ATTN_SEL3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ATTN_SEL3__SLW CYREG_PRT12_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E08A069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
