{"id":"253141881_MAC_Implementation_using_Vedic_Multiplication_Algorithm","authors":["Manoranjan Pradhan","Rutuparna Panda","Sushanta kumar Sahu"],"meta":["May 2011International Journal of Computer Applications 21(7)","DOI:10.5120/2522-3429"],"references":["254962192_A_Reduced-Bit_Multiplication_Algorithm_for_Digital_Arithmetic","225029167_Double_Throughput_Multiply-Accumulate_Unit_for_FlexCore_Processor_Enhancements","259100540_Design_and_implementation_of_Vedic_Multiplier","248829729_Circuit_Design_with_VHDL","232618712_Conventional_versus_Vedic_Mathematical_Method_for_Hardware_Implementation_of_a_Multiplier","224585680_High_speed_energy_efficient_ALU_design_using_Vedic_multiplication_techniques","224106737_Design_and_VLSI_Implementation_of_Pipelined_Multiply_Accumulate_Unit"]}