arch                    	circuit	min_chan_width_route_time	crit_path_route_time	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	num_fpu	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
hard_fpu_arch_timing.xml	bfly.v 	1.38                     	1.38                	0208312     	success   	     	833                	649                  	353                 	260                   	24          	24           	0      	193   	64         	-1          	-1      	3      	7751                 	2.985         	-1309.88            	-2.985              	7158             	5                                	2.985              	-1353.41 	-2.985   	-1      	-1      	2.20     	0.72      	1.38                	69164      	6716        	32152      
hard_fpu_arch_timing.xml	bgm.v  	10.70                    	10.70               	0208312     	success   	     	1281               	693                  	1021                	299                   	38          	38           	0      	257   	32         	-1          	-1      	10     	25456                	2.985         	-3103.91            	-2.985              	24104            	19                               	2.985              	-3437.93 	-2.985   	-1      	-1      	7.43     	1.82      	10.70               	108828     	8384        	33844      
hard_fpu_arch_timing.xml	dscg.v 	6.99                     	6.99                	0208312     	success   	     	769                	585                  	513                 	198                   	32          	32           	0      	129   	64         	-1          	-1      	5      	11247                	2.985         	-1352.85            	-2.985              	11193            	18                               	2.985              	-1507.79 	-2.985   	-1      	-1      	5.16     	0.87      	6.99                	77408      	6616        	32068      
hard_fpu_arch_timing.xml	fir.v  	2.27                     	2.27                	0208312     	success   	     	993                	808                  	543                 	232                   	30          	30           	35     	161   	32         	-1          	-1      	4      	10396                	2.985         	-1321.5             	-2.985              	9078             	16                               	2.985              	-1439.96 	-2.985   	-1      	-1      	45.17    	0.88      	2.27                	78336      	7124        	33100      
hard_fpu_arch_timing.xml	mm3.v  	0.84                     	0.84                	0208312     	success   	     	545                	422                  	289                 	227                   	21          	21           	0      	193   	32         	-1          	-1      	2      	4808                 	2.985         	-796.832            	-2.985              	4357             	12                               	2.985              	-808.072 	-2.985   	-1      	-1      	1.26     	0.45      	0.84                	63148      	6212        	31800      
hard_fpu_arch_timing.xml	ode.v  	0.95                     	0.95                	0208312     	success   	     	1194               	1103                 	573                 	329                   	19          	19           	125    	130   	72         	-1          	-1      	2      	7946                 	2.985         	-1338.84            	-2.985              	6856             	9                                	2.985              	-1405.11 	-2.985   	-1      	-1      	44.37    	0.76      	0.95                	81948      	7448        	33632      
hard_fpu_arch_timing.xml	syn2.v 	3.01                     	3.01                	0208312     	success   	     	641                	490                  	479                 	293                   	30          	30           	0      	161   	128        	-1          	-1      	4      	11817                	2.985         	-1451.83            	-2.985              	10455            	9                                	2.985              	-1568.97 	-2.985   	-1      	-1      	1.43     	1.02      	3.01                	76548      	6520        	32104      
hard_fpu_arch_timing.xml	syn7.v 	39.67                    	39.67               	0208312     	success   	     	1921               	499                  	1703                	310                   	54          	54           	0      	161   	128        	-1          	-1      	21     	76097                	2.985         	-7796.95            	-2.985              	59989            	9                                	2.985              	-8544.41 	-2.985   	-1      	-1      	2.05     	4.44      	39.67               	205740     	8824        	34176      
