<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/reg_spi.h 文件参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8a23370bd962f2be3cb202251f8a0865.html">MM32F327x</a></li><li class="navelem"><a class="el" href="dir_558e241ee7368c5b8b9a34748b15bdf8.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">类</a> &#124;
<a href="#define-members">宏定义</a>  </div>
  <div class="headertitle"><div class="title">reg_spi.h 文件参考</div></div>
</div><!--header-->
<div class="contents">

<p>THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  
<a href="#details">更多...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="types_8h_source.html">types.h</a>&quot;</code><br />
</div>
<p><a href="reg__spi_8h_source.html">浏览源代码.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
类</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="memdesc:ac3e357b4c25106ed375fb1affab6bb86"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Base Address Definition  <a href="reg__spi_8h.html#ac3e357b4c25106ed375fb1affab6bb86">更多...</a><br /></td></tr>
<tr class="separator:ac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="memdesc:a50cd8b47929f18b05efbd0f41253bf8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x400013000  <a href="reg__spi_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">更多...</a><br /></td></tr>
<tr class="separator:a50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="memdesc:ae634fe8faa6922690e90fbec2fc86162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40003C000  <a href="reg__spi_8h.html#ae634fe8faa6922690e90fbec2fc86162">更多...</a><br /></td></tr>
<tr class="separator:ae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3f5b5b5ac58a5e6544c26613a91853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a2a3f5b5b5ac58a5e6544c26613a91853">USENCOMBINEREGISTER</a></td></tr>
<tr class="memdesc:a2a3f5b5b5ac58a5e6544c26613a91853"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Register Structure Definition  <a href="reg__spi_8h.html#a2a3f5b5b5ac58a5e6544c26613a91853">更多...</a><br /></td></tr>
<tr class="separator:a2a3f5b5b5ac58a5e6544c26613a91853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#af2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>*) <a class="el" href="reg__spi_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="memdesc:af2c3d8ce359dcfbb2261e07ed42af72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI type pointer Definition  <a href="reg__spi_8h.html#af2c3d8ce359dcfbb2261e07ed42af72b">更多...</a><br /></td></tr>
<tr class="separator:af2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>*) <a class="el" href="reg__spi_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>*) <a class="el" href="reg__spi_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:ab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac913f5c93e50153b7b289fee6e817ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac913f5c93e50153b7b289fee6e817ac5">SPI_TDR_TXREG_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ac913f5c93e50153b7b289fee6e817ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_TDR Register Bit Definition  <a href="reg__spi_8h.html#ac913f5c93e50153b7b289fee6e817ac5">更多...</a><br /></td></tr>
<tr class="separator:ac913f5c93e50153b7b289fee6e817ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788f755221b7441605e3cee4dfe107e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a788f755221b7441605e3cee4dfe107e7">SPI_TDR_TXREG</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#ac913f5c93e50153b7b289fee6e817ac5">SPI_TDR_TXREG_Pos</a>)</td></tr>
<tr class="memdesc:a788f755221b7441605e3cee4dfe107e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register  <a href="reg__spi_8h.html#a788f755221b7441605e3cee4dfe107e7">更多...</a><br /></td></tr>
<tr class="separator:a788f755221b7441605e3cee4dfe107e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268dcc3d382c3338ff8ea0429e411db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a268dcc3d382c3338ff8ea0429e411db2">SPI_RDR_RXREG_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a268dcc3d382c3338ff8ea0429e411db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_RDR Register Bit Definition  <a href="reg__spi_8h.html#a268dcc3d382c3338ff8ea0429e411db2">更多...</a><br /></td></tr>
<tr class="separator:a268dcc3d382c3338ff8ea0429e411db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b90064622b6f216c4202ec8db43f762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a4b90064622b6f216c4202ec8db43f762">SPI_RDR_RXREG</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a268dcc3d382c3338ff8ea0429e411db2">SPI_RDR_RXREG_Pos</a>)</td></tr>
<tr class="memdesc:a4b90064622b6f216c4202ec8db43f762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data register  <a href="reg__spi_8h.html#a4b90064622b6f216c4202ec8db43f762">更多...</a><br /></td></tr>
<tr class="separator:a4b90064622b6f216c4202ec8db43f762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83ac075cc16c51c3f16c026c767d69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ae83ac075cc16c51c3f16c026c767d69c">SPI_SR_TXEPT_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ae83ac075cc16c51c3f16c026c767d69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_SR Register Bit Definition  <a href="reg__spi_8h.html#ae83ac075cc16c51c3f16c026c767d69c">更多...</a><br /></td></tr>
<tr class="separator:ae83ac075cc16c51c3f16c026c767d69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a901c53867bc84741928a8cb766e28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a0a901c53867bc84741928a8cb766e28a">SPI_SR_TXEPT</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ae83ac075cc16c51c3f16c026c767d69c">SPI_SR_TXEPT_Pos</a>)</td></tr>
<tr class="memdesc:a0a901c53867bc84741928a8cb766e28a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter empty bit  <a href="reg__spi_8h.html#a0a901c53867bc84741928a8cb766e28a">更多...</a><br /></td></tr>
<tr class="separator:a0a901c53867bc84741928a8cb766e28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32847e0cc5c1c382222777755362c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ad32847e0cc5c1c382222777755362c44">SPI_SR_RXAVL_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ad32847e0cc5c1c382222777755362c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d651c76c08c379b34fdee2421970c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ab9d651c76c08c379b34fdee2421970c2">SPI_SR_RXAVL</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad32847e0cc5c1c382222777755362c44">SPI_SR_RXAVL_Pos</a>)</td></tr>
<tr class="memdesc:ab9d651c76c08c379b34fdee2421970c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive available byte data message  <a href="reg__spi_8h.html#ab9d651c76c08c379b34fdee2421970c2">更多...</a><br /></td></tr>
<tr class="separator:ab9d651c76c08c379b34fdee2421970c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5fdf349d4a854b15fe56e7667590e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a5d5fdf349d4a854b15fe56e7667590e2">SPI_SR_TXFULL_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a5d5fdf349d4a854b15fe56e7667590e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09aef2729326f91d8e79cb3a3ec514aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a09aef2729326f91d8e79cb3a3ec514aa">SPI_SR_TXFULL</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a5d5fdf349d4a854b15fe56e7667590e2">SPI_SR_TXFULL_Pos</a>)</td></tr>
<tr class="memdesc:a09aef2729326f91d8e79cb3a3ec514aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter FIFO full status bit  <a href="reg__spi_8h.html#a09aef2729326f91d8e79cb3a3ec514aa">更多...</a><br /></td></tr>
<tr class="separator:a09aef2729326f91d8e79cb3a3ec514aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239d222b17ccc8ad8b905462af1aee9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a239d222b17ccc8ad8b905462af1aee9d">SPI_SR_RXAVL_4BYTE_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a239d222b17ccc8ad8b905462af1aee9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c72b29e619bbc07ec374c396ba666ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a2c72b29e619bbc07ec374c396ba666ce">SPI_SR_RXAVL_4BYTE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a239d222b17ccc8ad8b905462af1aee9d">SPI_SR_RXAVL_4BYTE_Pos</a>)</td></tr>
<tr class="memdesc:a2c72b29e619bbc07ec374c396ba666ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive available 4 byte data message  <a href="reg__spi_8h.html#a2c72b29e619bbc07ec374c396ba666ce">更多...</a><br /></td></tr>
<tr class="separator:a2c72b29e619bbc07ec374c396ba666ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5663aaeed6bd98e7107452008d9e930f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a5663aaeed6bd98e7107452008d9e930f">SPI_SR_TXFADDR_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a5663aaeed6bd98e7107452008d9e930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18bddf6b56e37cea9b5eb2a4b43a4e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a18bddf6b56e37cea9b5eb2a4b43a4e43">SPI_SR_TXFADDR</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__spi_8h.html#a5663aaeed6bd98e7107452008d9e930f">SPI_SR_TXFADDR_Pos</a>)</td></tr>
<tr class="memdesc:a18bddf6b56e37cea9b5eb2a4b43a4e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO address  <a href="reg__spi_8h.html#a18bddf6b56e37cea9b5eb2a4b43a4e43">更多...</a><br /></td></tr>
<tr class="separator:a18bddf6b56e37cea9b5eb2a4b43a4e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fde550ec94af3b5b97333a09bd0cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a71fde550ec94af3b5b97333a09bd0cf5">SPI_SR_RXFADDR_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a71fde550ec94af3b5b97333a09bd0cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c73a11ea92f386ca9a94c56d37a91b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a6c73a11ea92f386ca9a94c56d37a91b6">SPI_SR_RXFADDR</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__spi_8h.html#a71fde550ec94af3b5b97333a09bd0cf5">SPI_SR_RXFADDR_Pos</a>)</td></tr>
<tr class="memdesc:a6c73a11ea92f386ca9a94c56d37a91b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO address  <a href="reg__spi_8h.html#a6c73a11ea92f386ca9a94c56d37a91b6">更多...</a><br /></td></tr>
<tr class="separator:a6c73a11ea92f386ca9a94c56d37a91b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192c2bdf368f31078b1bcaf11b2b9493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a192c2bdf368f31078b1bcaf11b2b9493">SPI_SR_BUSY_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a192c2bdf368f31078b1bcaf11b2b9493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c846781e397b48de4e75b5b78c11f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a30c846781e397b48de4e75b5b78c11f3">SPI_SR_BUSY</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a192c2bdf368f31078b1bcaf11b2b9493">SPI_SR_BUSY_Pos</a>)</td></tr>
<tr class="memdesc:a30c846781e397b48de4e75b5b78c11f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer flag  <a href="reg__spi_8h.html#a30c846781e397b48de4e75b5b78c11f3">更多...</a><br /></td></tr>
<tr class="separator:a30c846781e397b48de4e75b5b78c11f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b742da8b06539f6119d020885a6e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:ae5b742da8b06539f6119d020885a6e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>)</td></tr>
<tr class="memdesc:a81bd052f0b2e819ddd6bb16c2292a2de"><td class="mdescLeft">&#160;</td><td class="mdescRight">transmission channel <br  />
 /////////////////////////////////////////////////////////////////////////////  <a href="reg__spi_8h.html#a81bd052f0b2e819ddd6bb16c2292a2de">更多...</a><br /></td></tr>
<tr class="separator:a81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae267dedf4ee65d12fdd620df0db7f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aae267dedf4ee65d12fdd620df0db7f12">SPI_ISR_TX_INTF_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:aae267dedf4ee65d12fdd620df0db7f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807a25bbf28514112854b61b9e5862bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a807a25bbf28514112854b61b9e5862bb">SPI_ISR_TX_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aae267dedf4ee65d12fdd620df0db7f12">SPI_ISR_TX_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a807a25bbf28514112854b61b9e5862bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO available interrupt flag bit  <a href="reg__spi_8h.html#a807a25bbf28514112854b61b9e5862bb">更多...</a><br /></td></tr>
<tr class="separator:a807a25bbf28514112854b61b9e5862bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967bf22f2fbcf0c20a487a2e426009a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a967bf22f2fbcf0c20a487a2e426009a9">SPI_ISR_RX_INTF_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a967bf22f2fbcf0c20a487a2e426009a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968121c0ed77e1a1f44b0fc7bec6f86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a968121c0ed77e1a1f44b0fc7bec6f86d">SPI_ISR_RX_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a967bf22f2fbcf0c20a487a2e426009a9">SPI_ISR_RX_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a968121c0ed77e1a1f44b0fc7bec6f86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data available interrupt flag bit  <a href="reg__spi_8h.html#a968121c0ed77e1a1f44b0fc7bec6f86d">更多...</a><br /></td></tr>
<tr class="separator:a968121c0ed77e1a1f44b0fc7bec6f86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46f0b480f8b731b19cc2374e9940bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aa46f0b480f8b731b19cc2374e9940bdf">SPI_ISR_UNDERRUN_INTF_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aa46f0b480f8b731b19cc2374e9940bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db35f013eadfebe8ffadd01a5618c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a0db35f013eadfebe8ffadd01a5618c80">SPI_ISR_UNDERRUN_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aa46f0b480f8b731b19cc2374e9940bdf">SPI_ISR_UNDERRUN_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a0db35f013eadfebe8ffadd01a5618c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI underrun interrupt flag bit  <a href="reg__spi_8h.html#a0db35f013eadfebe8ffadd01a5618c80">更多...</a><br /></td></tr>
<tr class="separator:a0db35f013eadfebe8ffadd01a5618c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12630b3d8a69bdb3ff3e9db0a4787c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a12630b3d8a69bdb3ff3e9db0a4787c07">SPI_ISR_RXOERR_INTF_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a12630b3d8a69bdb3ff3e9db0a4787c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03dff9734a11732851882cd88e4b2b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a03dff9734a11732851882cd88e4b2b9e">SPI_ISR_RXOERR_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a12630b3d8a69bdb3ff3e9db0a4787c07">SPI_ISR_RXOERR_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a03dff9734a11732851882cd88e4b2b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun error interrupt flag bit  <a href="reg__spi_8h.html#a03dff9734a11732851882cd88e4b2b9e">更多...</a><br /></td></tr>
<tr class="separator:a03dff9734a11732851882cd88e4b2b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591942bdf36dd2e6771a94da91c236e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a591942bdf36dd2e6771a94da91c236e3">SPI_ISR_RXMATCH_INTF_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a591942bdf36dd2e6771a94da91c236e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9192d2dec61474b6f9945f2eb9a85944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a9192d2dec61474b6f9945f2eb9a85944">SPI_ISR_RXMATCH_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a591942bdf36dd2e6771a94da91c236e3">SPI_ISR_RXMATCH_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a9192d2dec61474b6f9945f2eb9a85944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data match the RXDNR number, the receive process will be completed and generate the interrupt  <a href="reg__spi_8h.html#a9192d2dec61474b6f9945f2eb9a85944">更多...</a><br /></td></tr>
<tr class="separator:a9192d2dec61474b6f9945f2eb9a85944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adee02fcf7258492d577c4b1df04c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a0adee02fcf7258492d577c4b1df04c2f">SPI_ISR_RXFULL_INTF_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a0adee02fcf7258492d577c4b1df04c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de6c17651e77354b5170f267b00cae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a2de6c17651e77354b5170f267b00cae5">SPI_ISR_RXFULL_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a0adee02fcf7258492d577c4b1df04c2f">SPI_ISR_RXFULL_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a2de6c17651e77354b5170f267b00cae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO full interrupt flag bit  <a href="reg__spi_8h.html#a2de6c17651e77354b5170f267b00cae5">更多...</a><br /></td></tr>
<tr class="separator:a2de6c17651e77354b5170f267b00cae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e9c64b379b3e1a256c4e245c2d91b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aa6e9c64b379b3e1a256c4e245c2d91b7">SPI_ISR_TXEPT_INTF_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:aa6e9c64b379b3e1a256c4e245c2d91b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6289424975c33830fdb153361684a0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a6289424975c33830fdb153361684a0ad">SPI_ISR_TXEPT_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aa6e9c64b379b3e1a256c4e245c2d91b7">SPI_ISR_TXEPT_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a6289424975c33830fdb153361684a0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter empty interrupt flag bit  <a href="reg__spi_8h.html#a6289424975c33830fdb153361684a0ad">更多...</a><br /></td></tr>
<tr class="separator:a6289424975c33830fdb153361684a0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f9a69bd918e24dd5c0d5cb5749d75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ab8f9a69bd918e24dd5c0d5cb5749d75d">SPI_ISR_FRE_INTF_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:ab8f9a69bd918e24dd5c0d5cb5749d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0ce7f8b7b102138c16ac7d5add6691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a2e0ce7f8b7b102138c16ac7d5add6691">SPI_ISR_FRE_INTF</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ab8f9a69bd918e24dd5c0d5cb5749d75d">SPI_ISR_FRE_INTF_Pos</a>)</td></tr>
<tr class="memdesc:a2e0ce7f8b7b102138c16ac7d5add6691"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S frame transmission error flag bit /////////////////////////////////////////////////////////////////////////////  <a href="reg__spi_8h.html#a2e0ce7f8b7b102138c16ac7d5add6691">更多...</a><br /></td></tr>
<tr class="separator:a2e0ce7f8b7b102138c16ac7d5add6691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b26d3b5941df45a343814afe527247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#af7b26d3b5941df45a343814afe527247">SPI_IER_TX_IEN_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:af7b26d3b5941df45a343814afe527247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a544047259700633cb174bf6dc14ac740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a544047259700633cb174bf6dc14ac740">SPI_IER_TX_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#af7b26d3b5941df45a343814afe527247">SPI_IER_TX_IEN_Pos</a>)</td></tr>
<tr class="memdesc:a544047259700633cb174bf6dc14ac740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO empty interrupt enable bit  <a href="reg__spi_8h.html#a544047259700633cb174bf6dc14ac740">更多...</a><br /></td></tr>
<tr class="separator:a544047259700633cb174bf6dc14ac740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ba0b23913c86e76e5ab70bcf21813f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a99ba0b23913c86e76e5ab70bcf21813f">SPI_IER_RX_IEN_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a99ba0b23913c86e76e5ab70bcf21813f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c11ed171a7cd3395279db5fdc742d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a62c11ed171a7cd3395279db5fdc742d6">SPI_IER_RX_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a99ba0b23913c86e76e5ab70bcf21813f">SPI_IER_RX_IEN_Pos</a>)</td></tr>
<tr class="memdesc:a62c11ed171a7cd3395279db5fdc742d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO interrupt enable bit  <a href="reg__spi_8h.html#a62c11ed171a7cd3395279db5fdc742d6">更多...</a><br /></td></tr>
<tr class="separator:a62c11ed171a7cd3395279db5fdc742d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3dbf760f787b3c510df002509fb81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a0a3dbf760f787b3c510df002509fb81e">SPI_IER_UNDERRUN_IEN_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a0a3dbf760f787b3c510df002509fb81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bcf918ebbaca3ce9f2853e1211023b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac0bcf918ebbaca3ce9f2853e1211023b">SPI_IER_UNDERRUN_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a0a3dbf760f787b3c510df002509fb81e">SPI_IER_UNDERRUN_IEN_Pos</a>)</td></tr>
<tr class="memdesc:ac0bcf918ebbaca3ce9f2853e1211023b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter underrun interrupt enable bit  <a href="reg__spi_8h.html#ac0bcf918ebbaca3ce9f2853e1211023b">更多...</a><br /></td></tr>
<tr class="separator:ac0bcf918ebbaca3ce9f2853e1211023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a97873e7ab5c25a2c3228da9f6b875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a49a97873e7ab5c25a2c3228da9f6b875">SPI_IER_RXOERR_IEN_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a49a97873e7ab5c25a2c3228da9f6b875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6762bc89f98177628a1488e5d90d6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aa6762bc89f98177628a1488e5d90d6f4">SPI_IER_RXOERR_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a49a97873e7ab5c25a2c3228da9f6b875">SPI_IER_RXOERR_IEN_Pos</a>)</td></tr>
<tr class="memdesc:aa6762bc89f98177628a1488e5d90d6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error interrupt enable bit  <a href="reg__spi_8h.html#aa6762bc89f98177628a1488e5d90d6f4">更多...</a><br /></td></tr>
<tr class="separator:aa6762bc89f98177628a1488e5d90d6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883f347b1d62d9e986b237905b652aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a883f347b1d62d9e986b237905b652aa5">SPI_IER_RXMATCH_IEN_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a883f347b1d62d9e986b237905b652aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac348d18f34414f0f18005d3d79363cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac348d18f34414f0f18005d3d79363cde">SPI_IER_RXMATCH_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a883f347b1d62d9e986b237905b652aa5">SPI_IER_RXMATCH_IEN_Pos</a>)</td></tr>
<tr class="memdesc:ac348d18f34414f0f18005d3d79363cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data complete interrupt enable bit  <a href="reg__spi_8h.html#ac348d18f34414f0f18005d3d79363cde">更多...</a><br /></td></tr>
<tr class="separator:ac348d18f34414f0f18005d3d79363cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f700d2932a006c5a20c3a81ede0309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a45f700d2932a006c5a20c3a81ede0309">SPI_IER_RXFULL_IEN_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a45f700d2932a006c5a20c3a81ede0309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d164628a59280cf2348f9f9428b6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a90d164628a59280cf2348f9f9428b6de">SPI_IER_RXFULL_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a45f700d2932a006c5a20c3a81ede0309">SPI_IER_RXFULL_IEN_Pos</a>)</td></tr>
<tr class="memdesc:a90d164628a59280cf2348f9f9428b6de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO full interrupt enable bit  <a href="reg__spi_8h.html#a90d164628a59280cf2348f9f9428b6de">更多...</a><br /></td></tr>
<tr class="separator:a90d164628a59280cf2348f9f9428b6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059389d54902e5dff846129fca27fbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a059389d54902e5dff846129fca27fbc7">SPI_IER_TXEPT_IEN_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a059389d54902e5dff846129fca27fbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b38f2b93e42b6f4a27e804334ccd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a21b38f2b93e42b6f4a27e804334ccd32">SPI_IER_TXEPT_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a059389d54902e5dff846129fca27fbc7">SPI_IER_TXEPT_IEN_Pos</a>)</td></tr>
<tr class="memdesc:a21b38f2b93e42b6f4a27e804334ccd32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit empty interrupt enable bit  <a href="reg__spi_8h.html#a21b38f2b93e42b6f4a27e804334ccd32">更多...</a><br /></td></tr>
<tr class="separator:a21b38f2b93e42b6f4a27e804334ccd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aab5e4f551bcba84502fbf55f5c7628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a1aab5e4f551bcba84502fbf55f5c7628">SPI_IER_FRE_IEN_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a1aab5e4f551bcba84502fbf55f5c7628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64082fb20ad482a84ca113e62e2139f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac64082fb20ad482a84ca113e62e2139f">SPI_IER_FRE_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a1aab5e4f551bcba84502fbf55f5c7628">SPI_IER_FRE_IEN_Pos</a>)</td></tr>
<tr class="memdesc:ac64082fb20ad482a84ca113e62e2139f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S frame transmission interrupt enable bit /////////////////////////////////////////////////////////////////////////////  <a href="reg__spi_8h.html#ac64082fb20ad482a84ca113e62e2139f">更多...</a><br /></td></tr>
<tr class="separator:ac64082fb20ad482a84ca113e62e2139f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bdd40d808e4f4824d3e4db53655068d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a1bdd40d808e4f4824d3e4db53655068d">SPI_ICR_TX_ICLR_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a1bdd40d808e4f4824d3e4db53655068d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d56c2ab46c87e3ded564564001387a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a21d56c2ab46c87e3ded564564001387a">SPI_ICR_TX_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a1bdd40d808e4f4824d3e4db53655068d">SPI_ICR_TX_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:a21d56c2ab46c87e3ded564564001387a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter FIFO empty interrupt clear bit  <a href="reg__spi_8h.html#a21d56c2ab46c87e3ded564564001387a">更多...</a><br /></td></tr>
<tr class="separator:a21d56c2ab46c87e3ded564564001387a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9658213822259559cf1e9a468a2a9b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a9658213822259559cf1e9a468a2a9b03">SPI_ICR_RX_ICLR_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a9658213822259559cf1e9a468a2a9b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52d262ecbace6c238ab91a3a552e5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ad52d262ecbace6c238ab91a3a552e5c4">SPI_ICR_RX_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9658213822259559cf1e9a468a2a9b03">SPI_ICR_RX_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:ad52d262ecbace6c238ab91a3a552e5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive interrupt clear bit  <a href="reg__spi_8h.html#ad52d262ecbace6c238ab91a3a552e5c4">更多...</a><br /></td></tr>
<tr class="separator:ad52d262ecbace6c238ab91a3a552e5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fd0ac1014d238bf7074e0c6790b769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a23fd0ac1014d238bf7074e0c6790b769">SPI_ICR_UNDERRUN_ICLR_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a23fd0ac1014d238bf7074e0c6790b769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad225c1bafc75d0de43f6ec7e2ad46f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ad225c1bafc75d0de43f6ec7e2ad46f29">SPI_ICR_UNDERRUN_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a23fd0ac1014d238bf7074e0c6790b769">SPI_ICR_UNDERRUN_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:ad225c1bafc75d0de43f6ec7e2ad46f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter underrun interrupt clear bit  <a href="reg__spi_8h.html#ad225c1bafc75d0de43f6ec7e2ad46f29">更多...</a><br /></td></tr>
<tr class="separator:ad225c1bafc75d0de43f6ec7e2ad46f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f79f38e036aecdfee1d152a6823623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a2f79f38e036aecdfee1d152a6823623f">SPI_ICR_RXOERR_ICLR_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a2f79f38e036aecdfee1d152a6823623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2200be3ef12f6b2de784586768a254f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#af2200be3ef12f6b2de784586768a254f">SPI_ICR_RXOERR_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a2f79f38e036aecdfee1d152a6823623f">SPI_ICR_RXOERR_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:af2200be3ef12f6b2de784586768a254f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error interrupt clear bit  <a href="reg__spi_8h.html#af2200be3ef12f6b2de784586768a254f">更多...</a><br /></td></tr>
<tr class="separator:af2200be3ef12f6b2de784586768a254f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5689d98fd87cbbeb100f78a1cb5efba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a5689d98fd87cbbeb100f78a1cb5efba6">SPI_ICR_RXMATCH_ICLR_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a5689d98fd87cbbeb100f78a1cb5efba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d99fb4eda6a6089866400b0d7b32a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a53d99fb4eda6a6089866400b0d7b32a6">SPI_ICR_RXMATCH_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a5689d98fd87cbbeb100f78a1cb5efba6">SPI_ICR_RXMATCH_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:a53d99fb4eda6a6089866400b0d7b32a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive completed interrupt clear bit  <a href="reg__spi_8h.html#a53d99fb4eda6a6089866400b0d7b32a6">更多...</a><br /></td></tr>
<tr class="separator:a53d99fb4eda6a6089866400b0d7b32a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28afe3b5485274a5d0253ce15abee9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ae28afe3b5485274a5d0253ce15abee9d">SPI_ICR_RXFULL_ICLR_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ae28afe3b5485274a5d0253ce15abee9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3297a93917b81a94a9a2b508fbe1d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aa3297a93917b81a94a9a2b508fbe1d05">SPI_ICR_RXFULL_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ae28afe3b5485274a5d0253ce15abee9d">SPI_ICR_RXFULL_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:aa3297a93917b81a94a9a2b508fbe1d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver buffer full interrupt clear bit  <a href="reg__spi_8h.html#aa3297a93917b81a94a9a2b508fbe1d05">更多...</a><br /></td></tr>
<tr class="separator:aa3297a93917b81a94a9a2b508fbe1d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167986da14c32e940bea74b9f37c6d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a167986da14c32e940bea74b9f37c6d5c">SPI_ICR_TXEPT_ICLR_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a167986da14c32e940bea74b9f37c6d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6b38eb9dadcf779b896d3dd52ec979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a6d6b38eb9dadcf779b896d3dd52ec979">SPI_ICR_TXEPT_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a167986da14c32e940bea74b9f37c6d5c">SPI_ICR_TXEPT_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:a6d6b38eb9dadcf779b896d3dd52ec979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter empty interrupt clear bit  <a href="reg__spi_8h.html#a6d6b38eb9dadcf779b896d3dd52ec979">更多...</a><br /></td></tr>
<tr class="separator:a6d6b38eb9dadcf779b896d3dd52ec979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2758ab98611fdb41ab73c7e3b4293c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac2758ab98611fdb41ab73c7e3b4293c0">SPI_ICR_FRE_ICLR_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:ac2758ab98611fdb41ab73c7e3b4293c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9fa747eb142c7b8714ce33062f4d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a8c9fa747eb142c7b8714ce33062f4d59">SPI_ICR_FRE_ICLR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ac2758ab98611fdb41ab73c7e3b4293c0">SPI_ICR_FRE_ICLR_Pos</a>)</td></tr>
<tr class="memdesc:a8c9fa747eb142c7b8714ce33062f4d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S frame transmission interrupt clear bit /////////////////////////////////////////////////////////////////////////////  <a href="reg__spi_8h.html#a8c9fa747eb142c7b8714ce33062f4d59">更多...</a><br /></td></tr>
<tr class="separator:a8c9fa747eb142c7b8714ce33062f4d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3e4fb94b8f43d5199067737eaf47c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#afd3e4fb94b8f43d5199067737eaf47c8">SPI_GCR_SPIEN_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:afd3e4fb94b8f43d5199067737eaf47c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b6336e8f288f548abf56eb573a5bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a69b6336e8f288f548abf56eb573a5bc2">SPI_GCR_SPIEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#afd3e4fb94b8f43d5199067737eaf47c8">SPI_GCR_SPIEN_Pos</a>)</td></tr>
<tr class="memdesc:a69b6336e8f288f548abf56eb573a5bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI select bit  <a href="reg__spi_8h.html#a69b6336e8f288f548abf56eb573a5bc2">更多...</a><br /></td></tr>
<tr class="separator:a69b6336e8f288f548abf56eb573a5bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa65f700c67fd32781a08a1ae2160c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aaa65f700c67fd32781a08a1ae2160c91">SPI_GCR_IEN_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aaa65f700c67fd32781a08a1ae2160c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f7dcc452b30ccf63e006fc9ab1efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a66f7dcc452b30ccf63e006fc9ab1efea">SPI_GCR_IEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aaa65f700c67fd32781a08a1ae2160c91">SPI_GCR_IEN_Pos</a>)</td></tr>
<tr class="memdesc:a66f7dcc452b30ccf63e006fc9ab1efea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt enable bit  <a href="reg__spi_8h.html#a66f7dcc452b30ccf63e006fc9ab1efea">更多...</a><br /></td></tr>
<tr class="separator:a66f7dcc452b30ccf63e006fc9ab1efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a080a94c24593e70452466611b9d538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a0a080a94c24593e70452466611b9d538">SPI_GCR_MODE_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a0a080a94c24593e70452466611b9d538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb43c00e4885c01427166f5a55cf5b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#acb43c00e4885c01427166f5a55cf5b82">SPI_GCR_MODE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a0a080a94c24593e70452466611b9d538">SPI_GCR_MODE_Pos</a>)</td></tr>
<tr class="memdesc:acb43c00e4885c01427166f5a55cf5b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode bit  <a href="reg__spi_8h.html#acb43c00e4885c01427166f5a55cf5b82">更多...</a><br /></td></tr>
<tr class="separator:acb43c00e4885c01427166f5a55cf5b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af147abe1e81d6efe57a08ac783064a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#af147abe1e81d6efe57a08ac783064a41">SPI_GCR_TXEN_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:af147abe1e81d6efe57a08ac783064a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab02a957999ef636757646ca67a0b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a2ab02a957999ef636757646ca67a0b75">SPI_GCR_TXEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#af147abe1e81d6efe57a08ac783064a41">SPI_GCR_TXEN_Pos</a>)</td></tr>
<tr class="memdesc:a2ab02a957999ef636757646ca67a0b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable bit  <a href="reg__spi_8h.html#a2ab02a957999ef636757646ca67a0b75">更多...</a><br /></td></tr>
<tr class="separator:a2ab02a957999ef636757646ca67a0b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0ac63bcf9c3b853ed0dbbf506d9180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a5f0ac63bcf9c3b853ed0dbbf506d9180">SPI_GCR_RXEN_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a5f0ac63bcf9c3b853ed0dbbf506d9180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac075a1bf2cc56c6707a89b6a07311a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac075a1bf2cc56c6707a89b6a07311a4c">SPI_GCR_RXEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a5f0ac63bcf9c3b853ed0dbbf506d9180">SPI_GCR_RXEN_Pos</a>)</td></tr>
<tr class="memdesc:ac075a1bf2cc56c6707a89b6a07311a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable bit  <a href="reg__spi_8h.html#ac075a1bf2cc56c6707a89b6a07311a4c">更多...</a><br /></td></tr>
<tr class="separator:ac075a1bf2cc56c6707a89b6a07311a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e524ca0ec76015ad8f3a2af3864037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a32e524ca0ec76015ad8f3a2af3864037">SPI_GCR_RXTLF_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a32e524ca0ec76015ad8f3a2af3864037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494a5e4e75e1ad0dcdd71fbca2eb4787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a494a5e4e75e1ad0dcdd71fbca2eb4787">SPI_GCR_RXTLF</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__spi_8h.html#a32e524ca0ec76015ad8f3a2af3864037">SPI_GCR_RXTLF_Pos</a>)</td></tr>
<tr class="memdesc:a494a5e4e75e1ad0dcdd71fbca2eb4787"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO trigger level bit  <a href="reg__spi_8h.html#a494a5e4e75e1ad0dcdd71fbca2eb4787">更多...</a><br /></td></tr>
<tr class="separator:a494a5e4e75e1ad0dcdd71fbca2eb4787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979a315194e409452d4232a60dccd7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a979a315194e409452d4232a60dccd7b5">SPI_GCR_RXTLF_One</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#a32e524ca0ec76015ad8f3a2af3864037">SPI_GCR_RXTLF_Pos</a>)</td></tr>
<tr class="separator:a979a315194e409452d4232a60dccd7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c44e2f8bc757b48c8ac1201eac1f2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a5c44e2f8bc757b48c8ac1201eac1f2e8">SPI_GCR_RXTLF_Half</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a32e524ca0ec76015ad8f3a2af3864037">SPI_GCR_RXTLF_Pos</a>)</td></tr>
<tr class="separator:a5c44e2f8bc757b48c8ac1201eac1f2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885408fa834a9da56d4d27a4dea5607b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a885408fa834a9da56d4d27a4dea5607b">SPI_GCR_TXTLF_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a885408fa834a9da56d4d27a4dea5607b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e1b637bc348dcb113a9d9828676553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a59e1b637bc348dcb113a9d9828676553">SPI_GCR_TXTLF</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__spi_8h.html#a885408fa834a9da56d4d27a4dea5607b">SPI_GCR_TXTLF_Pos</a>)</td></tr>
<tr class="memdesc:a59e1b637bc348dcb113a9d9828676553"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO trigger level bit  <a href="reg__spi_8h.html#a59e1b637bc348dcb113a9d9828676553">更多...</a><br /></td></tr>
<tr class="separator:a59e1b637bc348dcb113a9d9828676553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcef663a3596b2ca18d0ca41eda1ac36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#abcef663a3596b2ca18d0ca41eda1ac36">SPI_GCR_TXTLF_One</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#a885408fa834a9da56d4d27a4dea5607b">SPI_GCR_TXTLF_Pos</a>)</td></tr>
<tr class="separator:abcef663a3596b2ca18d0ca41eda1ac36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708027e5c62fe2930ed8966b0ab721c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a708027e5c62fe2930ed8966b0ab721c0">SPI_GCR_TXTLF_Half</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a885408fa834a9da56d4d27a4dea5607b">SPI_GCR_TXTLF_Pos</a>)</td></tr>
<tr class="separator:a708027e5c62fe2930ed8966b0ab721c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec180f54d022e320f1fc932c044151c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aec180f54d022e320f1fc932c044151c3">SPI_GCR_DMAEN_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:aec180f54d022e320f1fc932c044151c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b12c8c836087cae9f37384f032bc481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a6b12c8c836087cae9f37384f032bc481">SPI_GCR_DMAEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aec180f54d022e320f1fc932c044151c3">SPI_GCR_DMAEN_Pos</a>)</td></tr>
<tr class="memdesc:a6b12c8c836087cae9f37384f032bc481"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA access mode enable  <a href="reg__spi_8h.html#a6b12c8c836087cae9f37384f032bc481">更多...</a><br /></td></tr>
<tr class="separator:a6b12c8c836087cae9f37384f032bc481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a2ba7c8ca72e570466343c246d3f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a18a2ba7c8ca72e570466343c246d3f88">SPI_GCR_NSS_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a18a2ba7c8ca72e570466343c246d3f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ff629a9e5f5f2f683047725e9d4400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a27ff629a9e5f5f2f683047725e9d4400">SPI_GCR_NSS</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a18a2ba7c8ca72e570466343c246d3f88">SPI_GCR_NSS_Pos</a>)</td></tr>
<tr class="memdesc:a27ff629a9e5f5f2f683047725e9d4400"><td class="mdescLeft">&#160;</td><td class="mdescRight">NSS select signal that from software or hardware  <a href="reg__spi_8h.html#a27ff629a9e5f5f2f683047725e9d4400">更多...</a><br /></td></tr>
<tr class="separator:a27ff629a9e5f5f2f683047725e9d4400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafdc4f5c01f858a02cb454a3c49da1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#afafdc4f5c01f858a02cb454a3c49da1d">SPI_GCR_DWSEL_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:afafdc4f5c01f858a02cb454a3c49da1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca0604dac6a812e4b909acba32a6c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a5ca0604dac6a812e4b909acba32a6c8e">SPI_GCR_DWSEL</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#afafdc4f5c01f858a02cb454a3c49da1d">SPI_GCR_DWSEL_Pos</a>)</td></tr>
<tr class="memdesc:a5ca0604dac6a812e4b909acba32a6c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid byte or double-word data select signal  <a href="reg__spi_8h.html#a5ca0604dac6a812e4b909acba32a6c8e">更多...</a><br /></td></tr>
<tr class="separator:a5ca0604dac6a812e4b909acba32a6c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8a925f4f55f0eccc8918069283617f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a8e8a925f4f55f0eccc8918069283617f">SPI_GCR_NSSTOG_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a8e8a925f4f55f0eccc8918069283617f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d7f9e30a8a20cedf6714c3cb1bbd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aa7d7f9e30a8a20cedf6714c3cb1bbd31">SPI_GCR_NSSTOG</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a8e8a925f4f55f0eccc8918069283617f">SPI_GCR_NSSTOG_Pos</a>)</td></tr>
<tr class="memdesc:aa7d7f9e30a8a20cedf6714c3cb1bbd31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave select toggle  <a href="reg__spi_8h.html#aa7d7f9e30a8a20cedf6714c3cb1bbd31">更多...</a><br /></td></tr>
<tr class="separator:aa7d7f9e30a8a20cedf6714c3cb1bbd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b1c2b59147041472092ffff5c51873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a24b1c2b59147041472092ffff5c51873">SPI_GCR_PAD_SEL_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a24b1c2b59147041472092ffff5c51873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429a12c2deb37a8c77969505b2517347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a429a12c2deb37a8c77969505b2517347">SPI_GCR_PAD_SEL</a>&#160;&#160;&#160;(0x1FU &lt;&lt; <a class="el" href="reg__spi_8h.html#a24b1c2b59147041472092ffff5c51873">SPI_GCR_PAD_SEL_Pos</a>)</td></tr>
<tr class="memdesc:a429a12c2deb37a8c77969505b2517347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus mapping transformation /////////////////////////////////////////////////////////////////////////////  <a href="reg__spi_8h.html#a429a12c2deb37a8c77969505b2517347">更多...</a><br /></td></tr>
<tr class="separator:a429a12c2deb37a8c77969505b2517347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495ff77f6ae5b2cae211f787ee598a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a495ff77f6ae5b2cae211f787ee598a21">SPI_CCR_CPHA_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a495ff77f6ae5b2cae211f787ee598a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d0f0367b45ebb2a0d695fe4dd43fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a59d0f0367b45ebb2a0d695fe4dd43fb6">SPI_CCR_CPHA</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a495ff77f6ae5b2cae211f787ee598a21">SPI_CCR_CPHA_Pos</a>)</td></tr>
<tr class="memdesc:a59d0f0367b45ebb2a0d695fe4dd43fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase select bit  <a href="reg__spi_8h.html#a59d0f0367b45ebb2a0d695fe4dd43fb6">更多...</a><br /></td></tr>
<tr class="separator:a59d0f0367b45ebb2a0d695fe4dd43fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4905259d8306c25ad553862ab19f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a6e4905259d8306c25ad553862ab19f04">SPI_CCR_CPOL_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a6e4905259d8306c25ad553862ab19f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52624b36f7fd13dae80b7e15ce296a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a52624b36f7fd13dae80b7e15ce296a01">SPI_CCR_CPOL</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a6e4905259d8306c25ad553862ab19f04">SPI_CCR_CPOL_Pos</a>)</td></tr>
<tr class="memdesc:a52624b36f7fd13dae80b7e15ce296a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity select bit  <a href="reg__spi_8h.html#a52624b36f7fd13dae80b7e15ce296a01">更多...</a><br /></td></tr>
<tr class="separator:a52624b36f7fd13dae80b7e15ce296a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd04568bbcd00bd090ec1e262cb4bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a3cd04568bbcd00bd090ec1e262cb4bc2">SPI_CCR_LSBFE_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a3cd04568bbcd00bd090ec1e262cb4bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad96d82e750a5d6a5f29387c615e096e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ad96d82e750a5d6a5f29387c615e096e4">SPI_CCR_LSBFE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a3cd04568bbcd00bd090ec1e262cb4bc2">SPI_CCR_LSBFE_Pos</a>)</td></tr>
<tr class="memdesc:ad96d82e750a5d6a5f29387c615e096e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSI first enable bit  <a href="reg__spi_8h.html#ad96d82e750a5d6a5f29387c615e096e4">更多...</a><br /></td></tr>
<tr class="separator:ad96d82e750a5d6a5f29387c615e096e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1cdf69324105b0f76ed06926681a376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ab1cdf69324105b0f76ed06926681a376">SPI_CCR_SPILEN_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ab1cdf69324105b0f76ed06926681a376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c956d2e4ef44bc6fa243d413a9579b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a28c956d2e4ef44bc6fa243d413a9579b">SPI_CCR_SPILEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ab1cdf69324105b0f76ed06926681a376">SPI_CCR_SPILEN_Pos</a>)</td></tr>
<tr class="memdesc:a28c956d2e4ef44bc6fa243d413a9579b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI character length bit  <a href="reg__spi_8h.html#a28c956d2e4ef44bc6fa243d413a9579b">更多...</a><br /></td></tr>
<tr class="separator:a28c956d2e4ef44bc6fa243d413a9579b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed51fe7362763d7c9f42bfcf66a42c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a4ed51fe7362763d7c9f42bfcf66a42c5">SPI_CCR_RXEDGE_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a4ed51fe7362763d7c9f42bfcf66a42c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c31ca485a471dfd4a1fc5959bca390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ab2c31ca485a471dfd4a1fc5959bca390">SPI_CCR_RXEDGE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a4ed51fe7362763d7c9f42bfcf66a42c5">SPI_CCR_RXEDGE_Pos</a>)</td></tr>
<tr class="memdesc:ab2c31ca485a471dfd4a1fc5959bca390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data edge select  <a href="reg__spi_8h.html#ab2c31ca485a471dfd4a1fc5959bca390">更多...</a><br /></td></tr>
<tr class="separator:ab2c31ca485a471dfd4a1fc5959bca390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9787289f850bca35248daf1f48bdd89b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a9787289f850bca35248daf1f48bdd89b">SPI_CCR_TXEDGE_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a9787289f850bca35248daf1f48bdd89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8aa3ac1d89c87cebfa953f6d7a29f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a2f8aa3ac1d89c87cebfa953f6d7a29f6">SPI_CCR_TXEDGE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9787289f850bca35248daf1f48bdd89b">SPI_CCR_TXEDGE_Pos</a>)</td></tr>
<tr class="memdesc:a2f8aa3ac1d89c87cebfa953f6d7a29f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data edge select  <a href="reg__spi_8h.html#a2f8aa3ac1d89c87cebfa953f6d7a29f6">更多...</a><br /></td></tr>
<tr class="separator:a2f8aa3ac1d89c87cebfa953f6d7a29f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a7e41368e0393687f47913e42d7e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a92a7e41368e0393687f47913e42d7e08">SPI_CCR_CPHASEL_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a92a7e41368e0393687f47913e42d7e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe0d14ac3c0339a1e080fff279415bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#acbe0d14ac3c0339a1e080fff279415bb">SPI_CCR_CPHASEL</a>&#160;&#160;&#160;(0x01U &lt;&lt; SPI_CCR_CPHASEL)</td></tr>
<tr class="memdesc:acbe0d14ac3c0339a1e080fff279415bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPHA polarity select  <a href="reg__spi_8h.html#acbe0d14ac3c0339a1e080fff279415bb">更多...</a><br /></td></tr>
<tr class="separator:acbe0d14ac3c0339a1e080fff279415bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f11171c8f8cf2533eb60d0a0f49919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ac1f11171c8f8cf2533eb60d0a0f49919">SPI_CCR_HISPD_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:ac1f11171c8f8cf2533eb60d0a0f49919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71f21b2247f88194403cad40340020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aa71f21b2247f88194403cad40340020e">SPI_CCR_HISPD</a>&#160;&#160;&#160;(0x01U &lt;&lt; SPI_CCR_HISPD)</td></tr>
<tr class="memdesc:aa71f21b2247f88194403cad40340020e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed slave mode  <a href="reg__spi_8h.html#aa71f21b2247f88194403cad40340020e">更多...</a><br /></td></tr>
<tr class="separator:aa71f21b2247f88194403cad40340020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ad833a82643e3c7f87c7ace6b3616c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a37ad833a82643e3c7f87c7ace6b3616c">SPI_BRR_DIVF_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a37ad833a82643e3c7f87c7ace6b3616c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_BRR Register Bit Definition  <a href="reg__spi_8h.html#a37ad833a82643e3c7f87c7ace6b3616c">更多...</a><br /></td></tr>
<tr class="separator:a37ad833a82643e3c7f87c7ace6b3616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568b8292f05b344779b326b3b4477718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a568b8292f05b344779b326b3b4477718">SPI_BRR_DIVF</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a37ad833a82643e3c7f87c7ace6b3616c">SPI_BRR_DIVF_Pos</a>)</td></tr>
<tr class="memdesc:a568b8292f05b344779b326b3b4477718"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI baud rate control register for baud rate  <a href="reg__spi_8h.html#a568b8292f05b344779b326b3b4477718">更多...</a><br /></td></tr>
<tr class="separator:a568b8292f05b344779b326b3b4477718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ade4d5548770797cbbec78044c0678f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a8ade4d5548770797cbbec78044c0678f">SPI_RDNR_RDN_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a8ade4d5548770797cbbec78044c0678f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_RDNR Register Bit Definition  <a href="reg__spi_8h.html#a8ade4d5548770797cbbec78044c0678f">更多...</a><br /></td></tr>
<tr class="separator:a8ade4d5548770797cbbec78044c0678f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22058f479f13da36b12bdcfc6082ec54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a22058f479f13da36b12bdcfc6082ec54">SPI_RDNR_RDN</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a8ade4d5548770797cbbec78044c0678f">SPI_RDNR_RDN_Pos</a>)</td></tr>
<tr class="memdesc:a22058f479f13da36b12bdcfc6082ec54"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register is used to hold a count of to be received bytes in next receive process  <a href="reg__spi_8h.html#a22058f479f13da36b12bdcfc6082ec54">更多...</a><br /></td></tr>
<tr class="separator:a22058f479f13da36b12bdcfc6082ec54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6fa1f43affee94d2c9e63137e16ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a8c6fa1f43affee94d2c9e63137e16ddf">SPI_NSSR_NSS_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a8c6fa1f43affee94d2c9e63137e16ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_NSSR Register Bit Definition  <a href="reg__spi_8h.html#a8c6fa1f43affee94d2c9e63137e16ddf">更多...</a><br /></td></tr>
<tr class="separator:a8c6fa1f43affee94d2c9e63137e16ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cb0af5599a82051ebbd621c058078d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a74cb0af5599a82051ebbd621c058078d">SPI_NSSR_NSS</a>&#160;&#160;&#160;(0xFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a8c6fa1f43affee94d2c9e63137e16ddf">SPI_NSSR_NSS_Pos</a>)</td></tr>
<tr class="memdesc:a74cb0af5599a82051ebbd621c058078d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select output signal in Master mode  <a href="reg__spi_8h.html#a74cb0af5599a82051ebbd621c058078d">更多...</a><br /></td></tr>
<tr class="separator:a74cb0af5599a82051ebbd621c058078d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe42750af98b7aa4fb50f41fbeb4e0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#afe42750af98b7aa4fb50f41fbeb4e0ef">SPI_ECR_EXTLEN_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:afe42750af98b7aa4fb50f41fbeb4e0ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_ECR Register Bit Definition  <a href="reg__spi_8h.html#afe42750af98b7aa4fb50f41fbeb4e0ef">更多...</a><br /></td></tr>
<tr class="separator:afe42750af98b7aa4fb50f41fbeb4e0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab748f1cd492bf3d915dabe63170ff2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ab748f1cd492bf3d915dabe63170ff2e2">SPI_ECR_EXTLEN</a>&#160;&#160;&#160;(0x1FU &lt;&lt; <a class="el" href="reg__spi_8h.html#afe42750af98b7aa4fb50f41fbeb4e0ef">SPI_ECR_EXTLEN_Pos</a>)</td></tr>
<tr class="memdesc:ab748f1cd492bf3d915dabe63170ff2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">control SPI data length  <a href="reg__spi_8h.html#ab748f1cd492bf3d915dabe63170ff2e2">更多...</a><br /></td></tr>
<tr class="separator:ab748f1cd492bf3d915dabe63170ff2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd1ac4e83d8de8e32a407d1a7971389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a6cd1ac4e83d8de8e32a407d1a7971389">I2SCFGR_CLEAR_Mask</a>&#160;&#160;&#160;((<a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0xFE00F388)</td></tr>
<tr class="memdesc:a6cd1ac4e83d8de8e32a407d1a7971389"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S_CFGR Register Bit Definition  <a href="reg__spi_8h.html#a6cd1ac4e83d8de8e32a407d1a7971389">更多...</a><br /></td></tr>
<tr class="separator:a6cd1ac4e83d8de8e32a407d1a7971389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba1cfce5e3f5fc2d4412ec3aa24ca0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#abba1cfce5e3f5fc2d4412ec3aa24ca0c">I2S_CFGR_CHLEN_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:abba1cfce5e3f5fc2d4412ec3aa24ca0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93268968a40e3b4b303b62219023c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ab93268968a40e3b4b303b62219023c08">I2S_CFGR_CHLEN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#abba1cfce5e3f5fc2d4412ec3aa24ca0c">I2S_CFGR_CHLEN_Pos</a>)</td></tr>
<tr class="memdesc:ab93268968a40e3b4b303b62219023c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vocal tract length  <a href="reg__spi_8h.html#ab93268968a40e3b4b303b62219023c08">更多...</a><br /></td></tr>
<tr class="separator:ab93268968a40e3b4b303b62219023c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ea1018a137b4829c77beec9d4539cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ad4ea1018a137b4829c77beec9d4539cf">I2S_CFGR_DATLEN_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ad4ea1018a137b4829c77beec9d4539cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112418c27213f4df4c0ad7fc4aca9dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a112418c27213f4df4c0ad7fc4aca9dce">I2S_CFGR_DATLEN_16</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad4ea1018a137b4829c77beec9d4539cf">I2S_CFGR_DATLEN_Pos</a>)</td></tr>
<tr class="memdesc:a112418c27213f4df4c0ad7fc4aca9dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio data width 16  <a href="reg__spi_8h.html#a112418c27213f4df4c0ad7fc4aca9dce">更多...</a><br /></td></tr>
<tr class="separator:a112418c27213f4df4c0ad7fc4aca9dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada21f49074bb5fd2dbb115c6b827329b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#ada21f49074bb5fd2dbb115c6b827329b">I2S_CFGR_DATLEN_24</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad4ea1018a137b4829c77beec9d4539cf">I2S_CFGR_DATLEN_Pos</a>)</td></tr>
<tr class="memdesc:ada21f49074bb5fd2dbb115c6b827329b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio data width 24  <a href="reg__spi_8h.html#ada21f49074bb5fd2dbb115c6b827329b">更多...</a><br /></td></tr>
<tr class="separator:ada21f49074bb5fd2dbb115c6b827329b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167a08fa133a62b0ef88bc05f0262a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a167a08fa133a62b0ef88bc05f0262a18">I2S_CFGR_DATLEN_32</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad4ea1018a137b4829c77beec9d4539cf">I2S_CFGR_DATLEN_Pos</a>)</td></tr>
<tr class="memdesc:a167a08fa133a62b0ef88bc05f0262a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio data width 32  <a href="reg__spi_8h.html#a167a08fa133a62b0ef88bc05f0262a18">更多...</a><br /></td></tr>
<tr class="separator:a167a08fa133a62b0ef88bc05f0262a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9882d5b8170ff889980bb76a0ac44356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a9882d5b8170ff889980bb76a0ac44356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047d97e93bca92106292e018f5c3a46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a047d97e93bca92106292e018f5c3a46c">I2S_CFGR_I2SSTD_PCM</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="memdesc:a047d97e93bca92106292e018f5c3a46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S selection PCM standard  <a href="reg__spi_8h.html#a047d97e93bca92106292e018f5c3a46c">更多...</a><br /></td></tr>
<tr class="separator:a047d97e93bca92106292e018f5c3a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c43c8499dfc8369ec1016bcd48856b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#aa2c43c8499dfc8369ec1016bcd48856b">I2S_CFGR_I2SSTD_MSB_R</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="memdesc:aa2c43c8499dfc8369ec1016bcd48856b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S selection Right alignment (MSB) standard  <a href="reg__spi_8h.html#aa2c43c8499dfc8369ec1016bcd48856b">更多...</a><br /></td></tr>
<tr class="separator:aa2c43c8499dfc8369ec1016bcd48856b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059176ef2721cd651f158f4fa2b732ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a059176ef2721cd651f158f4fa2b732ac">I2S_CFGR_I2SSTD_MSB_L</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="memdesc:a059176ef2721cd651f158f4fa2b732ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S selection Left aligned (MSB) standard  <a href="reg__spi_8h.html#a059176ef2721cd651f158f4fa2b732ac">更多...</a><br /></td></tr>
<tr class="separator:a059176ef2721cd651f158f4fa2b732ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195e13ade394169ceaa4d4d59e62176d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a195e13ade394169ceaa4d4d59e62176d">I2S_CFGR_I2SSTD_Philips</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="memdesc:a195e13ade394169ceaa4d4d59e62176d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S selection Philips standard  <a href="reg__spi_8h.html#a195e13ade394169ceaa4d4d59e62176d">更多...</a><br /></td></tr>
<tr class="separator:a195e13ade394169ceaa4d4d59e62176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e51a62341db267ee6da57a69278cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#af8e51a62341db267ee6da57a69278cda">I2S_CFGR_PCMSYNC_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:af8e51a62341db267ee6da57a69278cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af0624f4f8df02920f98532b40bd9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a3af0624f4f8df02920f98532b40bd9ff">I2S_CFGR_PCMSYNC</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#af8e51a62341db267ee6da57a69278cda">I2S_CFGR_PCMSYNC_Pos</a>)</td></tr>
<tr class="memdesc:a3af0624f4f8df02920f98532b40bd9ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCM frame synchronization mode  <a href="reg__spi_8h.html#a3af0624f4f8df02920f98532b40bd9ff">更多...</a><br /></td></tr>
<tr class="separator:a3af0624f4f8df02920f98532b40bd9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617941a59246119569c5d5cbb0ca5415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a617941a59246119569c5d5cbb0ca5415">I2S_CFGR_SPI_I2S_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a617941a59246119569c5d5cbb0ca5415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbac7eb45b45852f816a7968260a1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a3dbac7eb45b45852f816a7968260a1d3">I2S_CFGR_SPI_I2S</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a617941a59246119569c5d5cbb0ca5415">I2S_CFGR_SPI_I2S_Pos</a>)</td></tr>
<tr class="memdesc:a3dbac7eb45b45852f816a7968260a1d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI/I2S module function selection  <a href="reg__spi_8h.html#a3dbac7eb45b45852f816a7968260a1d3">更多...</a><br /></td></tr>
<tr class="separator:a3dbac7eb45b45852f816a7968260a1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00725cba1de49ee418098559925a3ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a00725cba1de49ee418098559925a3ab1">I2S_CFGR_MCKOE_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:a00725cba1de49ee418098559925a3ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b28428202001420294a3d7cabc96401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a5b28428202001420294a3d7cabc96401">I2S_CFGR_MCKOE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a00725cba1de49ee418098559925a3ab1">I2S_CFGR_MCKOE_Pos</a>)</td></tr>
<tr class="memdesc:a5b28428202001420294a3d7cabc96401"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S master clock output enable  <a href="reg__spi_8h.html#a5b28428202001420294a3d7cabc96401">更多...</a><br /></td></tr>
<tr class="separator:a5b28428202001420294a3d7cabc96401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ded706cfe040c9f3f05a5eb2a6cfb4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a6ded706cfe040c9f3f05a5eb2a6cfb4f">I2S_CFGR_I2SDIV_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a6ded706cfe040c9f3f05a5eb2a6cfb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04386007371bf92bfbc9e81a2568cb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__spi_8h.html#a04386007371bf92bfbc9e81a2568cb99">I2S_CFGR_I2SDIV</a>&#160;&#160;&#160;(0x1FFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a6ded706cfe040c9f3f05a5eb2a6cfb4f">I2S_CFGR_I2SDIV_Pos</a>)</td></tr>
<tr class="memdesc:a04386007371bf92bfbc9e81a2568cb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">The frequency division  <a href="reg__spi_8h.html#a04386007371bf92bfbc9e81a2568cb99">更多...</a><br /></td></tr>
<tr class="separator:a04386007371bf92bfbc9e81a2568cb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock"><p >THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. </p>
<dl class="section author"><dt>作者</dt><dd>AE TEAM </dd></dl>
<dl class="section attention"><dt>注意</dt><dd></dd></dl>
<p>THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.</p>
<h2><center> COPYRIGHT MINDMOTION </center></h2>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 中定义.</p>
</div><h2 class="groupheader">宏定义说明</h2>
<a id="ab93268968a40e3b4b303b62219023c08" name="ab93268968a40e3b4b303b62219023c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93268968a40e3b4b303b62219023c08">&#9670;&#160;</a></span>I2S_CFGR_CHLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_CHLEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#abba1cfce5e3f5fc2d4412ec3aa24ca0c">I2S_CFGR_CHLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vocal tract length </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00328">328</a> 行定义.</p>

</div>
</div>
<a id="abba1cfce5e3f5fc2d4412ec3aa24ca0c" name="abba1cfce5e3f5fc2d4412ec3aa24ca0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba1cfce5e3f5fc2d4412ec3aa24ca0c">&#9670;&#160;</a></span>I2S_CFGR_CHLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_CHLEN_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00327">327</a> 行定义.</p>

</div>
</div>
<a id="a112418c27213f4df4c0ad7fc4aca9dce" name="a112418c27213f4df4c0ad7fc4aca9dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112418c27213f4df4c0ad7fc4aca9dce">&#9670;&#160;</a></span>I2S_CFGR_DATLEN_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_DATLEN_16&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad4ea1018a137b4829c77beec9d4539cf">I2S_CFGR_DATLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio data width 16 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00330">330</a> 行定义.</p>

</div>
</div>
<a id="ada21f49074bb5fd2dbb115c6b827329b" name="ada21f49074bb5fd2dbb115c6b827329b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada21f49074bb5fd2dbb115c6b827329b">&#9670;&#160;</a></span>I2S_CFGR_DATLEN_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_DATLEN_24&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad4ea1018a137b4829c77beec9d4539cf">I2S_CFGR_DATLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio data width 24 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00331">331</a> 行定义.</p>

</div>
</div>
<a id="a167a08fa133a62b0ef88bc05f0262a18" name="a167a08fa133a62b0ef88bc05f0262a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167a08fa133a62b0ef88bc05f0262a18">&#9670;&#160;</a></span>I2S_CFGR_DATLEN_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_DATLEN_32&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad4ea1018a137b4829c77beec9d4539cf">I2S_CFGR_DATLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio data width 32 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00332">332</a> 行定义.</p>

</div>
</div>
<a id="ad4ea1018a137b4829c77beec9d4539cf" name="ad4ea1018a137b4829c77beec9d4539cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ea1018a137b4829c77beec9d4539cf">&#9670;&#160;</a></span>I2S_CFGR_DATLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_DATLEN_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00329">329</a> 行定义.</p>

</div>
</div>
<a id="a04386007371bf92bfbc9e81a2568cb99" name="a04386007371bf92bfbc9e81a2568cb99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04386007371bf92bfbc9e81a2568cb99">&#9670;&#160;</a></span>I2S_CFGR_I2SDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_I2SDIV&#160;&#160;&#160;(0x1FFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a6ded706cfe040c9f3f05a5eb2a6cfb4f">I2S_CFGR_I2SDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The frequency division </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00347">347</a> 行定义.</p>

</div>
</div>
<a id="a6ded706cfe040c9f3f05a5eb2a6cfb4f" name="a6ded706cfe040c9f3f05a5eb2a6cfb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ded706cfe040c9f3f05a5eb2a6cfb4f">&#9670;&#160;</a></span>I2S_CFGR_I2SDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_I2SDIV_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00346">346</a> 行定义.</p>

</div>
</div>
<a id="a059176ef2721cd651f158f4fa2b732ac" name="a059176ef2721cd651f158f4fa2b732ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a059176ef2721cd651f158f4fa2b732ac">&#9670;&#160;</a></span>I2S_CFGR_I2SSTD_MSB_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_I2SSTD_MSB_L&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S selection Left aligned (MSB) standard </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00337">337</a> 行定义.</p>

</div>
</div>
<a id="aa2c43c8499dfc8369ec1016bcd48856b" name="aa2c43c8499dfc8369ec1016bcd48856b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c43c8499dfc8369ec1016bcd48856b">&#9670;&#160;</a></span>I2S_CFGR_I2SSTD_MSB_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_I2SSTD_MSB_R&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S selection Right alignment (MSB) standard </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00336">336</a> 行定义.</p>

</div>
</div>
<a id="a047d97e93bca92106292e018f5c3a46c" name="a047d97e93bca92106292e018f5c3a46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047d97e93bca92106292e018f5c3a46c">&#9670;&#160;</a></span>I2S_CFGR_I2SSTD_PCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_I2SSTD_PCM&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S selection PCM standard </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00335">335</a> 行定义.</p>

</div>
</div>
<a id="a195e13ade394169ceaa4d4d59e62176d" name="a195e13ade394169ceaa4d4d59e62176d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195e13ade394169ceaa4d4d59e62176d">&#9670;&#160;</a></span>I2S_CFGR_I2SSTD_Philips</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_I2SSTD_Philips&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9882d5b8170ff889980bb76a0ac44356">I2S_CFGR_I2SSTD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S selection Philips standard </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00338">338</a> 行定义.</p>

</div>
</div>
<a id="a9882d5b8170ff889980bb76a0ac44356" name="a9882d5b8170ff889980bb76a0ac44356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9882d5b8170ff889980bb76a0ac44356">&#9670;&#160;</a></span>I2S_CFGR_I2SSTD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_I2SSTD_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00334">334</a> 行定义.</p>

</div>
</div>
<a id="a5b28428202001420294a3d7cabc96401" name="a5b28428202001420294a3d7cabc96401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b28428202001420294a3d7cabc96401">&#9670;&#160;</a></span>I2S_CFGR_MCKOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_MCKOE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a00725cba1de49ee418098559925a3ab1">I2S_CFGR_MCKOE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S master clock output enable </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00345">345</a> 行定义.</p>

</div>
</div>
<a id="a00725cba1de49ee418098559925a3ab1" name="a00725cba1de49ee418098559925a3ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00725cba1de49ee418098559925a3ab1">&#9670;&#160;</a></span>I2S_CFGR_MCKOE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_MCKOE_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00344">344</a> 行定义.</p>

</div>
</div>
<a id="a3af0624f4f8df02920f98532b40bd9ff" name="a3af0624f4f8df02920f98532b40bd9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af0624f4f8df02920f98532b40bd9ff">&#9670;&#160;</a></span>I2S_CFGR_PCMSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_PCMSYNC&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#af8e51a62341db267ee6da57a69278cda">I2S_CFGR_PCMSYNC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCM frame synchronization mode </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00341">341</a> 行定义.</p>

</div>
</div>
<a id="af8e51a62341db267ee6da57a69278cda" name="af8e51a62341db267ee6da57a69278cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e51a62341db267ee6da57a69278cda">&#9670;&#160;</a></span>I2S_CFGR_PCMSYNC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_PCMSYNC_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00340">340</a> 行定义.</p>

</div>
</div>
<a id="a3dbac7eb45b45852f816a7968260a1d3" name="a3dbac7eb45b45852f816a7968260a1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbac7eb45b45852f816a7968260a1d3">&#9670;&#160;</a></span>I2S_CFGR_SPI_I2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_SPI_I2S&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a617941a59246119569c5d5cbb0ca5415">I2S_CFGR_SPI_I2S_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI/I2S module function selection </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00343">343</a> 行定义.</p>

</div>
</div>
<a id="a617941a59246119569c5d5cbb0ca5415" name="a617941a59246119569c5d5cbb0ca5415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a617941a59246119569c5d5cbb0ca5415">&#9670;&#160;</a></span>I2S_CFGR_SPI_I2S_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_CFGR_SPI_I2S_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00342">342</a> 行定义.</p>

</div>
</div>
<a id="a6cd1ac4e83d8de8e32a407d1a7971389" name="a6cd1ac4e83d8de8e32a407d1a7971389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd1ac4e83d8de8e32a407d1a7971389">&#9670;&#160;</a></span>I2SCFGR_CLEAR_Mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SCFGR_CLEAR_Mask&#160;&#160;&#160;((<a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0xFE00F388)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S_CFGR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00326">326</a> 行定义.</p>

</div>
</div>
<a id="ad483be344a28ac800be8f03654a9612f" name="ad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad483be344a28ac800be8f03654a9612f">&#9670;&#160;</a></span>SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>*) <a class="el" href="reg__spi_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00152">152</a> 行定义.</p>

</div>
</div>
<a id="a50cd8b47929f18b05efbd0f41253bf8d" name="a50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cd8b47929f18b05efbd0f41253bf8d">&#9670;&#160;</a></span>SPI1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x400013000 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00048">48</a> 行定义.</p>

</div>
</div>
<a id="af2c3d8ce359dcfbb2261e07ed42af72b" name="af2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&#160;</a></span>SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>*) <a class="el" href="reg__spi_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI type pointer Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00151">151</a> 行定义.</p>

</div>
</div>
<a id="ac3e357b4c25106ed375fb1affab6bb86" name="ac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e357b4c25106ed375fb1affab6bb86">&#9670;&#160;</a></span>SPI2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Base Address Definition </p>
<p >Base Address: 0x40003800 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00047">47</a> 行定义.</p>

</div>
</div>
<a id="ab2339cbf25502bf562b19208b1b257fc" name="ab2339cbf25502bf562b19208b1b257fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2339cbf25502bf562b19208b1b257fc">&#9670;&#160;</a></span>SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>*) <a class="el" href="reg__spi_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00153">153</a> 行定义.</p>

</div>
</div>
<a id="ae634fe8faa6922690e90fbec2fc86162" name="ae634fe8faa6922690e90fbec2fc86162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae634fe8faa6922690e90fbec2fc86162">&#9670;&#160;</a></span>SPI3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40003C000 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00049">49</a> 行定义.</p>

</div>
</div>
<a id="a568b8292f05b344779b326b3b4477718" name="a568b8292f05b344779b326b3b4477718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568b8292f05b344779b326b3b4477718">&#9670;&#160;</a></span>SPI_BRR_DIVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BRR_DIVF&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a37ad833a82643e3c7f87c7ace6b3616c">SPI_BRR_DIVF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI baud rate control register for baud rate </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00302">302</a> 行定义.</p>

</div>
</div>
<a id="a37ad833a82643e3c7f87c7ace6b3616c" name="a37ad833a82643e3c7f87c7ace6b3616c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ad833a82643e3c7f87c7ace6b3616c">&#9670;&#160;</a></span>SPI_BRR_DIVF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BRR_DIVF_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI_BRR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00301">301</a> 行定义.</p>

</div>
</div>
<a id="a59d0f0367b45ebb2a0d695fe4dd43fb6" name="a59d0f0367b45ebb2a0d695fe4dd43fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d0f0367b45ebb2a0d695fe4dd43fb6">&#9670;&#160;</a></span>SPI_CCR_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_CPHA&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a495ff77f6ae5b2cae211f787ee598a21">SPI_CCR_CPHA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase select bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00280">280</a> 行定义.</p>

</div>
</div>
<a id="a495ff77f6ae5b2cae211f787ee598a21" name="a495ff77f6ae5b2cae211f787ee598a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495ff77f6ae5b2cae211f787ee598a21">&#9670;&#160;</a></span>SPI_CCR_CPHA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_CPHA_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00279">279</a> 行定义.</p>

</div>
</div>
<a id="acbe0d14ac3c0339a1e080fff279415bb" name="acbe0d14ac3c0339a1e080fff279415bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe0d14ac3c0339a1e080fff279415bb">&#9670;&#160;</a></span>SPI_CCR_CPHASEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_CPHASEL&#160;&#160;&#160;(0x01U &lt;&lt; SPI_CCR_CPHASEL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPHA polarity select </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00293">293</a> 行定义.</p>

</div>
</div>
<a id="a92a7e41368e0393687f47913e42d7e08" name="a92a7e41368e0393687f47913e42d7e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a7e41368e0393687f47913e42d7e08">&#9670;&#160;</a></span>SPI_CCR_CPHASEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_CPHASEL_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00292">292</a> 行定义.</p>

</div>
</div>
<a id="a52624b36f7fd13dae80b7e15ce296a01" name="a52624b36f7fd13dae80b7e15ce296a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52624b36f7fd13dae80b7e15ce296a01">&#9670;&#160;</a></span>SPI_CCR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_CPOL&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a6e4905259d8306c25ad553862ab19f04">SPI_CCR_CPOL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity select bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00282">282</a> 行定义.</p>

</div>
</div>
<a id="a6e4905259d8306c25ad553862ab19f04" name="a6e4905259d8306c25ad553862ab19f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4905259d8306c25ad553862ab19f04">&#9670;&#160;</a></span>SPI_CCR_CPOL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_CPOL_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00281">281</a> 行定义.</p>

</div>
</div>
<a id="aa71f21b2247f88194403cad40340020e" name="aa71f21b2247f88194403cad40340020e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71f21b2247f88194403cad40340020e">&#9670;&#160;</a></span>SPI_CCR_HISPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_HISPD&#160;&#160;&#160;(0x01U &lt;&lt; SPI_CCR_HISPD)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed slave mode </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00296">296</a> 行定义.</p>

</div>
</div>
<a id="ac1f11171c8f8cf2533eb60d0a0f49919" name="ac1f11171c8f8cf2533eb60d0a0f49919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f11171c8f8cf2533eb60d0a0f49919">&#9670;&#160;</a></span>SPI_CCR_HISPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_HISPD_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00295">295</a> 行定义.</p>

</div>
</div>
<a id="ad96d82e750a5d6a5f29387c615e096e4" name="ad96d82e750a5d6a5f29387c615e096e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad96d82e750a5d6a5f29387c615e096e4">&#9670;&#160;</a></span>SPI_CCR_LSBFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_LSBFE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a3cd04568bbcd00bd090ec1e262cb4bc2">SPI_CCR_LSBFE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSI first enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00284">284</a> 行定义.</p>

</div>
</div>
<a id="a3cd04568bbcd00bd090ec1e262cb4bc2" name="a3cd04568bbcd00bd090ec1e262cb4bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd04568bbcd00bd090ec1e262cb4bc2">&#9670;&#160;</a></span>SPI_CCR_LSBFE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_LSBFE_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00283">283</a> 行定义.</p>

</div>
</div>
<a id="ab2c31ca485a471dfd4a1fc5959bca390" name="ab2c31ca485a471dfd4a1fc5959bca390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c31ca485a471dfd4a1fc5959bca390">&#9670;&#160;</a></span>SPI_CCR_RXEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_RXEDGE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a4ed51fe7362763d7c9f42bfcf66a42c5">SPI_CCR_RXEDGE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data edge select </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00288">288</a> 行定义.</p>

</div>
</div>
<a id="a4ed51fe7362763d7c9f42bfcf66a42c5" name="a4ed51fe7362763d7c9f42bfcf66a42c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed51fe7362763d7c9f42bfcf66a42c5">&#9670;&#160;</a></span>SPI_CCR_RXEDGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_RXEDGE_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00287">287</a> 行定义.</p>

</div>
</div>
<a id="a28c956d2e4ef44bc6fa243d413a9579b" name="a28c956d2e4ef44bc6fa243d413a9579b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c956d2e4ef44bc6fa243d413a9579b">&#9670;&#160;</a></span>SPI_CCR_SPILEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_SPILEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ab1cdf69324105b0f76ed06926681a376">SPI_CCR_SPILEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI character length bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00286">286</a> 行定义.</p>

</div>
</div>
<a id="ab1cdf69324105b0f76ed06926681a376" name="ab1cdf69324105b0f76ed06926681a376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1cdf69324105b0f76ed06926681a376">&#9670;&#160;</a></span>SPI_CCR_SPILEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_SPILEN_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00285">285</a> 行定义.</p>

</div>
</div>
<a id="a2f8aa3ac1d89c87cebfa953f6d7a29f6" name="a2f8aa3ac1d89c87cebfa953f6d7a29f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8aa3ac1d89c87cebfa953f6d7a29f6">&#9670;&#160;</a></span>SPI_CCR_TXEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_TXEDGE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9787289f850bca35248daf1f48bdd89b">SPI_CCR_TXEDGE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data edge select </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00290">290</a> 行定义.</p>

</div>
</div>
<a id="a9787289f850bca35248daf1f48bdd89b" name="a9787289f850bca35248daf1f48bdd89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9787289f850bca35248daf1f48bdd89b">&#9670;&#160;</a></span>SPI_CCR_TXEDGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CCR_TXEDGE_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00289">289</a> 行定义.</p>

</div>
</div>
<a id="ab748f1cd492bf3d915dabe63170ff2e2" name="ab748f1cd492bf3d915dabe63170ff2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab748f1cd492bf3d915dabe63170ff2e2">&#9670;&#160;</a></span>SPI_ECR_EXTLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ECR_EXTLEN&#160;&#160;&#160;(0x1FU &lt;&lt; <a class="el" href="reg__spi_8h.html#afe42750af98b7aa4fb50f41fbeb4e0ef">SPI_ECR_EXTLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>control SPI data length </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00320">320</a> 行定义.</p>

</div>
</div>
<a id="afe42750af98b7aa4fb50f41fbeb4e0ef" name="afe42750af98b7aa4fb50f41fbeb4e0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe42750af98b7aa4fb50f41fbeb4e0ef">&#9670;&#160;</a></span>SPI_ECR_EXTLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ECR_EXTLEN_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI_ECR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00319">319</a> 行定义.</p>

</div>
</div>
<a id="a6b12c8c836087cae9f37384f032bc481" name="a6b12c8c836087cae9f37384f032bc481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b12c8c836087cae9f37384f032bc481">&#9670;&#160;</a></span>SPI_GCR_DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_DMAEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aec180f54d022e320f1fc932c044151c3">SPI_GCR_DMAEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA access mode enable </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00266">266</a> 行定义.</p>

</div>
</div>
<a id="aec180f54d022e320f1fc932c044151c3" name="aec180f54d022e320f1fc932c044151c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec180f54d022e320f1fc932c044151c3">&#9670;&#160;</a></span>SPI_GCR_DMAEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_DMAEN_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00265">265</a> 行定义.</p>

</div>
</div>
<a id="a5ca0604dac6a812e4b909acba32a6c8e" name="a5ca0604dac6a812e4b909acba32a6c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca0604dac6a812e4b909acba32a6c8e">&#9670;&#160;</a></span>SPI_GCR_DWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_DWSEL&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#afafdc4f5c01f858a02cb454a3c49da1d">SPI_GCR_DWSEL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid byte or double-word data select signal </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00270">270</a> 行定义.</p>

</div>
</div>
<a id="afafdc4f5c01f858a02cb454a3c49da1d" name="afafdc4f5c01f858a02cb454a3c49da1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafdc4f5c01f858a02cb454a3c49da1d">&#9670;&#160;</a></span>SPI_GCR_DWSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_DWSEL_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00269">269</a> 行定义.</p>

</div>
</div>
<a id="a66f7dcc452b30ccf63e006fc9ab1efea" name="a66f7dcc452b30ccf63e006fc9ab1efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f7dcc452b30ccf63e006fc9ab1efea">&#9670;&#160;</a></span>SPI_GCR_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aaa65f700c67fd32781a08a1ae2160c91">SPI_GCR_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00248">248</a> 行定义.</p>

</div>
</div>
<a id="aaa65f700c67fd32781a08a1ae2160c91" name="aaa65f700c67fd32781a08a1ae2160c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa65f700c67fd32781a08a1ae2160c91">&#9670;&#160;</a></span>SPI_GCR_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_IEN_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00247">247</a> 行定义.</p>

</div>
</div>
<a id="acb43c00e4885c01427166f5a55cf5b82" name="acb43c00e4885c01427166f5a55cf5b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb43c00e4885c01427166f5a55cf5b82">&#9670;&#160;</a></span>SPI_GCR_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_MODE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a0a080a94c24593e70452466611b9d538">SPI_GCR_MODE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master mode bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00250">250</a> 行定义.</p>

</div>
</div>
<a id="a0a080a94c24593e70452466611b9d538" name="a0a080a94c24593e70452466611b9d538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a080a94c24593e70452466611b9d538">&#9670;&#160;</a></span>SPI_GCR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_MODE_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00249">249</a> 行定义.</p>

</div>
</div>
<a id="a27ff629a9e5f5f2f683047725e9d4400" name="a27ff629a9e5f5f2f683047725e9d4400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ff629a9e5f5f2f683047725e9d4400">&#9670;&#160;</a></span>SPI_GCR_NSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_NSS&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a18a2ba7c8ca72e570466343c246d3f88">SPI_GCR_NSS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NSS select signal that from software or hardware </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00268">268</a> 行定义.</p>

</div>
</div>
<a id="a18a2ba7c8ca72e570466343c246d3f88" name="a18a2ba7c8ca72e570466343c246d3f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a2ba7c8ca72e570466343c246d3f88">&#9670;&#160;</a></span>SPI_GCR_NSS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_NSS_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00267">267</a> 行定义.</p>

</div>
</div>
<a id="aa7d7f9e30a8a20cedf6714c3cb1bbd31" name="aa7d7f9e30a8a20cedf6714c3cb1bbd31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d7f9e30a8a20cedf6714c3cb1bbd31">&#9670;&#160;</a></span>SPI_GCR_NSSTOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_NSSTOG&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a8e8a925f4f55f0eccc8918069283617f">SPI_GCR_NSSTOG_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave select toggle </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00273">273</a> 行定义.</p>

</div>
</div>
<a id="a8e8a925f4f55f0eccc8918069283617f" name="a8e8a925f4f55f0eccc8918069283617f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8a925f4f55f0eccc8918069283617f">&#9670;&#160;</a></span>SPI_GCR_NSSTOG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_NSSTOG_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00272">272</a> 行定义.</p>

</div>
</div>
<a id="a429a12c2deb37a8c77969505b2517347" name="a429a12c2deb37a8c77969505b2517347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429a12c2deb37a8c77969505b2517347">&#9670;&#160;</a></span>SPI_GCR_PAD_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_PAD_SEL&#160;&#160;&#160;(0x1FU &lt;&lt; <a class="el" href="reg__spi_8h.html#a24b1c2b59147041472092ffff5c51873">SPI_GCR_PAD_SEL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus mapping transformation ///////////////////////////////////////////////////////////////////////////// </p>
<p >SPI_CCR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00278">278</a> 行定义.</p>

</div>
</div>
<a id="a24b1c2b59147041472092ffff5c51873" name="a24b1c2b59147041472092ffff5c51873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b1c2b59147041472092ffff5c51873">&#9670;&#160;</a></span>SPI_GCR_PAD_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_PAD_SEL_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00274">274</a> 行定义.</p>

</div>
</div>
<a id="ac075a1bf2cc56c6707a89b6a07311a4c" name="ac075a1bf2cc56c6707a89b6a07311a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac075a1bf2cc56c6707a89b6a07311a4c">&#9670;&#160;</a></span>SPI_GCR_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_RXEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a5f0ac63bcf9c3b853ed0dbbf506d9180">SPI_GCR_RXEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00254">254</a> 行定义.</p>

</div>
</div>
<a id="a5f0ac63bcf9c3b853ed0dbbf506d9180" name="a5f0ac63bcf9c3b853ed0dbbf506d9180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0ac63bcf9c3b853ed0dbbf506d9180">&#9670;&#160;</a></span>SPI_GCR_RXEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_RXEN_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00253">253</a> 行定义.</p>

</div>
</div>
<a id="a494a5e4e75e1ad0dcdd71fbca2eb4787" name="a494a5e4e75e1ad0dcdd71fbca2eb4787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494a5e4e75e1ad0dcdd71fbca2eb4787">&#9670;&#160;</a></span>SPI_GCR_RXTLF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_RXTLF&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__spi_8h.html#a32e524ca0ec76015ad8f3a2af3864037">SPI_GCR_RXTLF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO trigger level bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00257">257</a> 行定义.</p>

</div>
</div>
<a id="a5c44e2f8bc757b48c8ac1201eac1f2e8" name="a5c44e2f8bc757b48c8ac1201eac1f2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c44e2f8bc757b48c8ac1201eac1f2e8">&#9670;&#160;</a></span>SPI_GCR_RXTLF_Half</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_RXTLF_Half&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a32e524ca0ec76015ad8f3a2af3864037">SPI_GCR_RXTLF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00259">259</a> 行定义.</p>

</div>
</div>
<a id="a979a315194e409452d4232a60dccd7b5" name="a979a315194e409452d4232a60dccd7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979a315194e409452d4232a60dccd7b5">&#9670;&#160;</a></span>SPI_GCR_RXTLF_One</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_RXTLF_One&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#a32e524ca0ec76015ad8f3a2af3864037">SPI_GCR_RXTLF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00258">258</a> 行定义.</p>

</div>
</div>
<a id="a32e524ca0ec76015ad8f3a2af3864037" name="a32e524ca0ec76015ad8f3a2af3864037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e524ca0ec76015ad8f3a2af3864037">&#9670;&#160;</a></span>SPI_GCR_RXTLF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_RXTLF_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00256">256</a> 行定义.</p>

</div>
</div>
<a id="a69b6336e8f288f548abf56eb573a5bc2" name="a69b6336e8f288f548abf56eb573a5bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b6336e8f288f548abf56eb573a5bc2">&#9670;&#160;</a></span>SPI_GCR_SPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_SPIEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#afd3e4fb94b8f43d5199067737eaf47c8">SPI_GCR_SPIEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI select bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00246">246</a> 行定义.</p>

</div>
</div>
<a id="afd3e4fb94b8f43d5199067737eaf47c8" name="afd3e4fb94b8f43d5199067737eaf47c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3e4fb94b8f43d5199067737eaf47c8">&#9670;&#160;</a></span>SPI_GCR_SPIEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_SPIEN_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00245">245</a> 行定义.</p>

</div>
</div>
<a id="a2ab02a957999ef636757646ca67a0b75" name="a2ab02a957999ef636757646ca67a0b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab02a957999ef636757646ca67a0b75">&#9670;&#160;</a></span>SPI_GCR_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_TXEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#af147abe1e81d6efe57a08ac783064a41">SPI_GCR_TXEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00252">252</a> 行定义.</p>

</div>
</div>
<a id="af147abe1e81d6efe57a08ac783064a41" name="af147abe1e81d6efe57a08ac783064a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af147abe1e81d6efe57a08ac783064a41">&#9670;&#160;</a></span>SPI_GCR_TXEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_TXEN_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00251">251</a> 行定义.</p>

</div>
</div>
<a id="a59e1b637bc348dcb113a9d9828676553" name="a59e1b637bc348dcb113a9d9828676553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e1b637bc348dcb113a9d9828676553">&#9670;&#160;</a></span>SPI_GCR_TXTLF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_TXTLF&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__spi_8h.html#a885408fa834a9da56d4d27a4dea5607b">SPI_GCR_TXTLF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO trigger level bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00262">262</a> 行定义.</p>

</div>
</div>
<a id="a708027e5c62fe2930ed8966b0ab721c0" name="a708027e5c62fe2930ed8966b0ab721c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708027e5c62fe2930ed8966b0ab721c0">&#9670;&#160;</a></span>SPI_GCR_TXTLF_Half</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_TXTLF_Half&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a885408fa834a9da56d4d27a4dea5607b">SPI_GCR_TXTLF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00264">264</a> 行定义.</p>

</div>
</div>
<a id="abcef663a3596b2ca18d0ca41eda1ac36" name="abcef663a3596b2ca18d0ca41eda1ac36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcef663a3596b2ca18d0ca41eda1ac36">&#9670;&#160;</a></span>SPI_GCR_TXTLF_One</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_TXTLF_One&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__spi_8h.html#a885408fa834a9da56d4d27a4dea5607b">SPI_GCR_TXTLF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00263">263</a> 行定义.</p>

</div>
</div>
<a id="a885408fa834a9da56d4d27a4dea5607b" name="a885408fa834a9da56d4d27a4dea5607b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885408fa834a9da56d4d27a4dea5607b">&#9670;&#160;</a></span>SPI_GCR_TXTLF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GCR_TXTLF_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00261">261</a> 行定义.</p>

</div>
</div>
<a id="a8c9fa747eb142c7b8714ce33062f4d59" name="a8c9fa747eb142c7b8714ce33062f4d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9fa747eb142c7b8714ce33062f4d59">&#9670;&#160;</a></span>SPI_ICR_FRE_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_FRE_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ac2758ab98611fdb41ab73c7e3b4293c0">SPI_ICR_FRE_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S frame transmission interrupt clear bit ///////////////////////////////////////////////////////////////////////////// </p>
<p >SPI_GCR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00244">244</a> 行定义.</p>

</div>
</div>
<a id="ac2758ab98611fdb41ab73c7e3b4293c0" name="ac2758ab98611fdb41ab73c7e3b4293c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2758ab98611fdb41ab73c7e3b4293c0">&#9670;&#160;</a></span>SPI_ICR_FRE_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_FRE_ICLR_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00240">240</a> 行定义.</p>

</div>
</div>
<a id="ad52d262ecbace6c238ab91a3a552e5c4" name="ad52d262ecbace6c238ab91a3a552e5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52d262ecbace6c238ab91a3a552e5c4">&#9670;&#160;</a></span>SPI_ICR_RX_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RX_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a9658213822259559cf1e9a468a2a9b03">SPI_ICR_RX_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive interrupt clear bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00229">229</a> 行定义.</p>

</div>
</div>
<a id="a9658213822259559cf1e9a468a2a9b03" name="a9658213822259559cf1e9a468a2a9b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9658213822259559cf1e9a468a2a9b03">&#9670;&#160;</a></span>SPI_ICR_RX_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RX_ICLR_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00228">228</a> 行定义.</p>

</div>
</div>
<a id="aa3297a93917b81a94a9a2b508fbe1d05" name="aa3297a93917b81a94a9a2b508fbe1d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3297a93917b81a94a9a2b508fbe1d05">&#9670;&#160;</a></span>SPI_ICR_RXFULL_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RXFULL_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ae28afe3b5485274a5d0253ce15abee9d">SPI_ICR_RXFULL_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver buffer full interrupt clear bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00237">237</a> 行定义.</p>

</div>
</div>
<a id="ae28afe3b5485274a5d0253ce15abee9d" name="ae28afe3b5485274a5d0253ce15abee9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28afe3b5485274a5d0253ce15abee9d">&#9670;&#160;</a></span>SPI_ICR_RXFULL_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RXFULL_ICLR_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00236">236</a> 行定义.</p>

</div>
</div>
<a id="a53d99fb4eda6a6089866400b0d7b32a6" name="a53d99fb4eda6a6089866400b0d7b32a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d99fb4eda6a6089866400b0d7b32a6">&#9670;&#160;</a></span>SPI_ICR_RXMATCH_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RXMATCH_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a5689d98fd87cbbeb100f78a1cb5efba6">SPI_ICR_RXMATCH_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive completed interrupt clear bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00235">235</a> 行定义.</p>

</div>
</div>
<a id="a5689d98fd87cbbeb100f78a1cb5efba6" name="a5689d98fd87cbbeb100f78a1cb5efba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5689d98fd87cbbeb100f78a1cb5efba6">&#9670;&#160;</a></span>SPI_ICR_RXMATCH_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RXMATCH_ICLR_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00234">234</a> 行定义.</p>

</div>
</div>
<a id="af2200be3ef12f6b2de784586768a254f" name="af2200be3ef12f6b2de784586768a254f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2200be3ef12f6b2de784586768a254f">&#9670;&#160;</a></span>SPI_ICR_RXOERR_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RXOERR_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a2f79f38e036aecdfee1d152a6823623f">SPI_ICR_RXOERR_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun error interrupt clear bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00233">233</a> 行定义.</p>

</div>
</div>
<a id="a2f79f38e036aecdfee1d152a6823623f" name="a2f79f38e036aecdfee1d152a6823623f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f79f38e036aecdfee1d152a6823623f">&#9670;&#160;</a></span>SPI_ICR_RXOERR_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_RXOERR_ICLR_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00232">232</a> 行定义.</p>

</div>
</div>
<a id="a21d56c2ab46c87e3ded564564001387a" name="a21d56c2ab46c87e3ded564564001387a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d56c2ab46c87e3ded564564001387a">&#9670;&#160;</a></span>SPI_ICR_TX_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_TX_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a1bdd40d808e4f4824d3e4db53655068d">SPI_ICR_TX_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter FIFO empty interrupt clear bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00227">227</a> 行定义.</p>

</div>
</div>
<a id="a1bdd40d808e4f4824d3e4db53655068d" name="a1bdd40d808e4f4824d3e4db53655068d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bdd40d808e4f4824d3e4db53655068d">&#9670;&#160;</a></span>SPI_ICR_TX_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_TX_ICLR_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00226">226</a> 行定义.</p>

</div>
</div>
<a id="a6d6b38eb9dadcf779b896d3dd52ec979" name="a6d6b38eb9dadcf779b896d3dd52ec979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6b38eb9dadcf779b896d3dd52ec979">&#9670;&#160;</a></span>SPI_ICR_TXEPT_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_TXEPT_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a167986da14c32e940bea74b9f37c6d5c">SPI_ICR_TXEPT_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter empty interrupt clear bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00239">239</a> 行定义.</p>

</div>
</div>
<a id="a167986da14c32e940bea74b9f37c6d5c" name="a167986da14c32e940bea74b9f37c6d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167986da14c32e940bea74b9f37c6d5c">&#9670;&#160;</a></span>SPI_ICR_TXEPT_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_TXEPT_ICLR_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00238">238</a> 行定义.</p>

</div>
</div>
<a id="ad225c1bafc75d0de43f6ec7e2ad46f29" name="ad225c1bafc75d0de43f6ec7e2ad46f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad225c1bafc75d0de43f6ec7e2ad46f29">&#9670;&#160;</a></span>SPI_ICR_UNDERRUN_ICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_UNDERRUN_ICLR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a23fd0ac1014d238bf7074e0c6790b769">SPI_ICR_UNDERRUN_ICLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter underrun interrupt clear bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00231">231</a> 行定义.</p>

</div>
</div>
<a id="a23fd0ac1014d238bf7074e0c6790b769" name="a23fd0ac1014d238bf7074e0c6790b769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fd0ac1014d238bf7074e0c6790b769">&#9670;&#160;</a></span>SPI_ICR_UNDERRUN_ICLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ICR_UNDERRUN_ICLR_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00230">230</a> 行定义.</p>

</div>
</div>
<a id="ac64082fb20ad482a84ca113e62e2139f" name="ac64082fb20ad482a84ca113e62e2139f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64082fb20ad482a84ca113e62e2139f">&#9670;&#160;</a></span>SPI_IER_FRE_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_FRE_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a1aab5e4f551bcba84502fbf55f5c7628">SPI_IER_FRE_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S frame transmission interrupt enable bit ///////////////////////////////////////////////////////////////////////////// </p>
<p >SPI_ICR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00225">225</a> 行定义.</p>

</div>
</div>
<a id="a1aab5e4f551bcba84502fbf55f5c7628" name="a1aab5e4f551bcba84502fbf55f5c7628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aab5e4f551bcba84502fbf55f5c7628">&#9670;&#160;</a></span>SPI_IER_FRE_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_FRE_IEN_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00221">221</a> 行定义.</p>

</div>
</div>
<a id="a62c11ed171a7cd3395279db5fdc742d6" name="a62c11ed171a7cd3395279db5fdc742d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c11ed171a7cd3395279db5fdc742d6">&#9670;&#160;</a></span>SPI_IER_RX_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RX_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a99ba0b23913c86e76e5ab70bcf21813f">SPI_IER_RX_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00210">210</a> 行定义.</p>

</div>
</div>
<a id="a99ba0b23913c86e76e5ab70bcf21813f" name="a99ba0b23913c86e76e5ab70bcf21813f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ba0b23913c86e76e5ab70bcf21813f">&#9670;&#160;</a></span>SPI_IER_RX_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RX_IEN_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00209">209</a> 行定义.</p>

</div>
</div>
<a id="a90d164628a59280cf2348f9f9428b6de" name="a90d164628a59280cf2348f9f9428b6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d164628a59280cf2348f9f9428b6de">&#9670;&#160;</a></span>SPI_IER_RXFULL_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RXFULL_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a45f700d2932a006c5a20c3a81ede0309">SPI_IER_RXFULL_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO full interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00218">218</a> 行定义.</p>

</div>
</div>
<a id="a45f700d2932a006c5a20c3a81ede0309" name="a45f700d2932a006c5a20c3a81ede0309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f700d2932a006c5a20c3a81ede0309">&#9670;&#160;</a></span>SPI_IER_RXFULL_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RXFULL_IEN_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00217">217</a> 行定义.</p>

</div>
</div>
<a id="ac348d18f34414f0f18005d3d79363cde" name="ac348d18f34414f0f18005d3d79363cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac348d18f34414f0f18005d3d79363cde">&#9670;&#160;</a></span>SPI_IER_RXMATCH_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RXMATCH_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a883f347b1d62d9e986b237905b652aa5">SPI_IER_RXMATCH_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data complete interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00216">216</a> 行定义.</p>

</div>
</div>
<a id="a883f347b1d62d9e986b237905b652aa5" name="a883f347b1d62d9e986b237905b652aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883f347b1d62d9e986b237905b652aa5">&#9670;&#160;</a></span>SPI_IER_RXMATCH_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RXMATCH_IEN_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00215">215</a> 行定义.</p>

</div>
</div>
<a id="aa6762bc89f98177628a1488e5d90d6f4" name="aa6762bc89f98177628a1488e5d90d6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6762bc89f98177628a1488e5d90d6f4">&#9670;&#160;</a></span>SPI_IER_RXOERR_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RXOERR_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a49a97873e7ab5c25a2c3228da9f6b875">SPI_IER_RXOERR_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun error interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00214">214</a> 行定义.</p>

</div>
</div>
<a id="a49a97873e7ab5c25a2c3228da9f6b875" name="a49a97873e7ab5c25a2c3228da9f6b875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a97873e7ab5c25a2c3228da9f6b875">&#9670;&#160;</a></span>SPI_IER_RXOERR_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RXOERR_IEN_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00213">213</a> 行定义.</p>

</div>
</div>
<a id="a544047259700633cb174bf6dc14ac740" name="a544047259700633cb174bf6dc14ac740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a544047259700633cb174bf6dc14ac740">&#9670;&#160;</a></span>SPI_IER_TX_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TX_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#af7b26d3b5941df45a343814afe527247">SPI_IER_TX_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO empty interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00208">208</a> 行定义.</p>

</div>
</div>
<a id="af7b26d3b5941df45a343814afe527247" name="af7b26d3b5941df45a343814afe527247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b26d3b5941df45a343814afe527247">&#9670;&#160;</a></span>SPI_IER_TX_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TX_IEN_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00207">207</a> 行定义.</p>

</div>
</div>
<a id="a21b38f2b93e42b6f4a27e804334ccd32" name="a21b38f2b93e42b6f4a27e804334ccd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b38f2b93e42b6f4a27e804334ccd32">&#9670;&#160;</a></span>SPI_IER_TXEPT_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TXEPT_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a059389d54902e5dff846129fca27fbc7">SPI_IER_TXEPT_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit empty interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00220">220</a> 行定义.</p>

</div>
</div>
<a id="a059389d54902e5dff846129fca27fbc7" name="a059389d54902e5dff846129fca27fbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a059389d54902e5dff846129fca27fbc7">&#9670;&#160;</a></span>SPI_IER_TXEPT_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TXEPT_IEN_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00219">219</a> 行定义.</p>

</div>
</div>
<a id="ac0bcf918ebbaca3ce9f2853e1211023b" name="ac0bcf918ebbaca3ce9f2853e1211023b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0bcf918ebbaca3ce9f2853e1211023b">&#9670;&#160;</a></span>SPI_IER_UNDERRUN_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_UNDERRUN_IEN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a0a3dbf760f787b3c510df002509fb81e">SPI_IER_UNDERRUN_IEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter underrun interrupt enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00212">212</a> 行定义.</p>

</div>
</div>
<a id="a0a3dbf760f787b3c510df002509fb81e" name="a0a3dbf760f787b3c510df002509fb81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3dbf760f787b3c510df002509fb81e">&#9670;&#160;</a></span>SPI_IER_UNDERRUN_IEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_UNDERRUN_IEN_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00211">211</a> 行定义.</p>

</div>
</div>
<a id="a2e0ce7f8b7b102138c16ac7d5add6691" name="a2e0ce7f8b7b102138c16ac7d5add6691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0ce7f8b7b102138c16ac7d5add6691">&#9670;&#160;</a></span>SPI_ISR_FRE_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_FRE_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ab8f9a69bd918e24dd5c0d5cb5749d75d">SPI_ISR_FRE_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S frame transmission error flag bit ///////////////////////////////////////////////////////////////////////////// </p>
<p >SPI_IER Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00206">206</a> 行定义.</p>

</div>
</div>
<a id="ab8f9a69bd918e24dd5c0d5cb5749d75d" name="ab8f9a69bd918e24dd5c0d5cb5749d75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f9a69bd918e24dd5c0d5cb5749d75d">&#9670;&#160;</a></span>SPI_ISR_FRE_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_FRE_INTF_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00202">202</a> 行定义.</p>

</div>
</div>
<a id="a968121c0ed77e1a1f44b0fc7bec6f86d" name="a968121c0ed77e1a1f44b0fc7bec6f86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968121c0ed77e1a1f44b0fc7bec6f86d">&#9670;&#160;</a></span>SPI_ISR_RX_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RX_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a967bf22f2fbcf0c20a487a2e426009a9">SPI_ISR_RX_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data available interrupt flag bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00191">191</a> 行定义.</p>

</div>
</div>
<a id="a967bf22f2fbcf0c20a487a2e426009a9" name="a967bf22f2fbcf0c20a487a2e426009a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967bf22f2fbcf0c20a487a2e426009a9">&#9670;&#160;</a></span>SPI_ISR_RX_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RX_INTF_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00190">190</a> 行定义.</p>

</div>
</div>
<a id="a2de6c17651e77354b5170f267b00cae5" name="a2de6c17651e77354b5170f267b00cae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de6c17651e77354b5170f267b00cae5">&#9670;&#160;</a></span>SPI_ISR_RXFULL_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RXFULL_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a0adee02fcf7258492d577c4b1df04c2f">SPI_ISR_RXFULL_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO full interrupt flag bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00199">199</a> 行定义.</p>

</div>
</div>
<a id="a0adee02fcf7258492d577c4b1df04c2f" name="a0adee02fcf7258492d577c4b1df04c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adee02fcf7258492d577c4b1df04c2f">&#9670;&#160;</a></span>SPI_ISR_RXFULL_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RXFULL_INTF_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00198">198</a> 行定义.</p>

</div>
</div>
<a id="a9192d2dec61474b6f9945f2eb9a85944" name="a9192d2dec61474b6f9945f2eb9a85944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9192d2dec61474b6f9945f2eb9a85944">&#9670;&#160;</a></span>SPI_ISR_RXMATCH_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RXMATCH_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a591942bdf36dd2e6771a94da91c236e3">SPI_ISR_RXMATCH_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data match the RXDNR number, the receive process will be completed and generate the interrupt </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00197">197</a> 行定义.</p>

</div>
</div>
<a id="a591942bdf36dd2e6771a94da91c236e3" name="a591942bdf36dd2e6771a94da91c236e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591942bdf36dd2e6771a94da91c236e3">&#9670;&#160;</a></span>SPI_ISR_RXMATCH_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RXMATCH_INTF_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00196">196</a> 行定义.</p>

</div>
</div>
<a id="a03dff9734a11732851882cd88e4b2b9e" name="a03dff9734a11732851882cd88e4b2b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03dff9734a11732851882cd88e4b2b9e">&#9670;&#160;</a></span>SPI_ISR_RXOERR_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RXOERR_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a12630b3d8a69bdb3ff3e9db0a4787c07">SPI_ISR_RXOERR_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive overrun error interrupt flag bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00195">195</a> 行定义.</p>

</div>
</div>
<a id="a12630b3d8a69bdb3ff3e9db0a4787c07" name="a12630b3d8a69bdb3ff3e9db0a4787c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12630b3d8a69bdb3ff3e9db0a4787c07">&#9670;&#160;</a></span>SPI_ISR_RXOERR_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_RXOERR_INTF_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00194">194</a> 行定义.</p>

</div>
</div>
<a id="a807a25bbf28514112854b61b9e5862bb" name="a807a25bbf28514112854b61b9e5862bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807a25bbf28514112854b61b9e5862bb">&#9670;&#160;</a></span>SPI_ISR_TX_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_TX_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aae267dedf4ee65d12fdd620df0db7f12">SPI_ISR_TX_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO available interrupt flag bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00189">189</a> 行定义.</p>

</div>
</div>
<a id="aae267dedf4ee65d12fdd620df0db7f12" name="aae267dedf4ee65d12fdd620df0db7f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae267dedf4ee65d12fdd620df0db7f12">&#9670;&#160;</a></span>SPI_ISR_TX_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_TX_INTF_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00188">188</a> 行定义.</p>

</div>
</div>
<a id="a6289424975c33830fdb153361684a0ad" name="a6289424975c33830fdb153361684a0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6289424975c33830fdb153361684a0ad">&#9670;&#160;</a></span>SPI_ISR_TXEPT_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_TXEPT_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aa6e9c64b379b3e1a256c4e245c2d91b7">SPI_ISR_TXEPT_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter empty interrupt flag bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00201">201</a> 行定义.</p>

</div>
</div>
<a id="aa6e9c64b379b3e1a256c4e245c2d91b7" name="aa6e9c64b379b3e1a256c4e245c2d91b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e9c64b379b3e1a256c4e245c2d91b7">&#9670;&#160;</a></span>SPI_ISR_TXEPT_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_TXEPT_INTF_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00200">200</a> 行定义.</p>

</div>
</div>
<a id="a0db35f013eadfebe8ffadd01a5618c80" name="a0db35f013eadfebe8ffadd01a5618c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db35f013eadfebe8ffadd01a5618c80">&#9670;&#160;</a></span>SPI_ISR_UNDERRUN_INTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_UNDERRUN_INTF&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#aa46f0b480f8b731b19cc2374e9940bdf">SPI_ISR_UNDERRUN_INTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI underrun interrupt flag bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00193">193</a> 行定义.</p>

</div>
</div>
<a id="aa46f0b480f8b731b19cc2374e9940bdf" name="aa46f0b480f8b731b19cc2374e9940bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa46f0b480f8b731b19cc2374e9940bdf">&#9670;&#160;</a></span>SPI_ISR_UNDERRUN_INTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_UNDERRUN_INTF_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00192">192</a> 行定义.</p>

</div>
</div>
<a id="a74cb0af5599a82051ebbd621c058078d" name="a74cb0af5599a82051ebbd621c058078d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74cb0af5599a82051ebbd621c058078d">&#9670;&#160;</a></span>SPI_NSSR_NSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_NSSR_NSS&#160;&#160;&#160;(0xFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a8c6fa1f43affee94d2c9e63137e16ddf">SPI_NSSR_NSS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Chip select output signal in Master mode </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00314">314</a> 行定义.</p>

</div>
</div>
<a id="a8c6fa1f43affee94d2c9e63137e16ddf" name="a8c6fa1f43affee94d2c9e63137e16ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6fa1f43affee94d2c9e63137e16ddf">&#9670;&#160;</a></span>SPI_NSSR_NSS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_NSSR_NSS_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI_NSSR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00313">313</a> 行定义.</p>

</div>
</div>
<a id="a22058f479f13da36b12bdcfc6082ec54" name="a22058f479f13da36b12bdcfc6082ec54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22058f479f13da36b12bdcfc6082ec54">&#9670;&#160;</a></span>SPI_RDNR_RDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDNR_RDN&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a8ade4d5548770797cbbec78044c0678f">SPI_RDNR_RDN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The register is used to hold a count of to be received bytes in next receive process </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00308">308</a> 行定义.</p>

</div>
</div>
<a id="a8ade4d5548770797cbbec78044c0678f" name="a8ade4d5548770797cbbec78044c0678f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ade4d5548770797cbbec78044c0678f">&#9670;&#160;</a></span>SPI_RDNR_RDN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDNR_RDN_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI_RDNR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00307">307</a> 行定义.</p>

</div>
</div>
<a id="a4b90064622b6f216c4202ec8db43f762" name="a4b90064622b6f216c4202ec8db43f762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b90064622b6f216c4202ec8db43f762">&#9670;&#160;</a></span>SPI_RDR_RXREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_RXREG&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#a268dcc3d382c3338ff8ea0429e411db2">SPI_RDR_RXREG_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data register </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00164">164</a> 行定义.</p>

</div>
</div>
<a id="a268dcc3d382c3338ff8ea0429e411db2" name="a268dcc3d382c3338ff8ea0429e411db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268dcc3d382c3338ff8ea0429e411db2">&#9670;&#160;</a></span>SPI_RDR_RXREG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_RXREG_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI_RDR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00163">163</a> 行定义.</p>

</div>
</div>
<a id="a30c846781e397b48de4e75b5b78c11f3" name="a30c846781e397b48de4e75b5b78c11f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c846781e397b48de4e75b5b78c11f3">&#9670;&#160;</a></span>SPI_SR_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_BUSY&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a192c2bdf368f31078b1bcaf11b2b9493">SPI_SR_BUSY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00182">182</a> 行定义.</p>

</div>
</div>
<a id="a192c2bdf368f31078b1bcaf11b2b9493" name="a192c2bdf368f31078b1bcaf11b2b9493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192c2bdf368f31078b1bcaf11b2b9493">&#9670;&#160;</a></span>SPI_SR_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_BUSY_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00181">181</a> 行定义.</p>

</div>
</div>
<a id="a81bd052f0b2e819ddd6bb16c2292a2de" name="a81bd052f0b2e819ddd6bb16c2292a2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81bd052f0b2e819ddd6bb16c2292a2de">&#9670;&#160;</a></span>SPI_SR_CHSIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CHSIDE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>transmission channel <br  />
 ///////////////////////////////////////////////////////////////////////////// </p>
<p >SPI_ISR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00187">187</a> 行定义.</p>

</div>
</div>
<a id="ae5b742da8b06539f6119d020885a6e0c" name="ae5b742da8b06539f6119d020885a6e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b742da8b06539f6119d020885a6e0c">&#9670;&#160;</a></span>SPI_SR_CHSIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CHSIDE_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00183">183</a> 行定义.</p>

</div>
</div>
<a id="ab9d651c76c08c379b34fdee2421970c2" name="ab9d651c76c08c379b34fdee2421970c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d651c76c08c379b34fdee2421970c2">&#9670;&#160;</a></span>SPI_SR_RXAVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXAVL&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ad32847e0cc5c1c382222777755362c44">SPI_SR_RXAVL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive available byte data message </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00172">172</a> 行定义.</p>

</div>
</div>
<a id="a2c72b29e619bbc07ec374c396ba666ce" name="a2c72b29e619bbc07ec374c396ba666ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c72b29e619bbc07ec374c396ba666ce">&#9670;&#160;</a></span>SPI_SR_RXAVL_4BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXAVL_4BYTE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a239d222b17ccc8ad8b905462af1aee9d">SPI_SR_RXAVL_4BYTE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive available 4 byte data message </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00176">176</a> 行定义.</p>

</div>
</div>
<a id="a239d222b17ccc8ad8b905462af1aee9d" name="a239d222b17ccc8ad8b905462af1aee9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239d222b17ccc8ad8b905462af1aee9d">&#9670;&#160;</a></span>SPI_SR_RXAVL_4BYTE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXAVL_4BYTE_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00175">175</a> 行定义.</p>

</div>
</div>
<a id="ad32847e0cc5c1c382222777755362c44" name="ad32847e0cc5c1c382222777755362c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32847e0cc5c1c382222777755362c44">&#9670;&#160;</a></span>SPI_SR_RXAVL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXAVL_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00171">171</a> 行定义.</p>

</div>
</div>
<a id="a6c73a11ea92f386ca9a94c56d37a91b6" name="a6c73a11ea92f386ca9a94c56d37a91b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c73a11ea92f386ca9a94c56d37a91b6">&#9670;&#160;</a></span>SPI_SR_RXFADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXFADDR&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__spi_8h.html#a71fde550ec94af3b5b97333a09bd0cf5">SPI_SR_RXFADDR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO address </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00180">180</a> 行定义.</p>

</div>
</div>
<a id="a71fde550ec94af3b5b97333a09bd0cf5" name="a71fde550ec94af3b5b97333a09bd0cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fde550ec94af3b5b97333a09bd0cf5">&#9670;&#160;</a></span>SPI_SR_RXFADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXFADDR_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00179">179</a> 行定义.</p>

</div>
</div>
<a id="a0a901c53867bc84741928a8cb766e28a" name="a0a901c53867bc84741928a8cb766e28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a901c53867bc84741928a8cb766e28a">&#9670;&#160;</a></span>SPI_SR_TXEPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXEPT&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#ae83ac075cc16c51c3f16c026c767d69c">SPI_SR_TXEPT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter empty bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00170">170</a> 行定义.</p>

</div>
</div>
<a id="ae83ac075cc16c51c3f16c026c767d69c" name="ae83ac075cc16c51c3f16c026c767d69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83ac075cc16c51c3f16c026c767d69c">&#9670;&#160;</a></span>SPI_SR_TXEPT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXEPT_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI_SR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00169">169</a> 行定义.</p>

</div>
</div>
<a id="a18bddf6b56e37cea9b5eb2a4b43a4e43" name="a18bddf6b56e37cea9b5eb2a4b43a4e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18bddf6b56e37cea9b5eb2a4b43a4e43">&#9670;&#160;</a></span>SPI_SR_TXFADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXFADDR&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__spi_8h.html#a5663aaeed6bd98e7107452008d9e930f">SPI_SR_TXFADDR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO address </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00178">178</a> 行定义.</p>

</div>
</div>
<a id="a5663aaeed6bd98e7107452008d9e930f" name="a5663aaeed6bd98e7107452008d9e930f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5663aaeed6bd98e7107452008d9e930f">&#9670;&#160;</a></span>SPI_SR_TXFADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXFADDR_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00177">177</a> 行定义.</p>

</div>
</div>
<a id="a09aef2729326f91d8e79cb3a3ec514aa" name="a09aef2729326f91d8e79cb3a3ec514aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09aef2729326f91d8e79cb3a3ec514aa">&#9670;&#160;</a></span>SPI_SR_TXFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXFULL&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__spi_8h.html#a5d5fdf349d4a854b15fe56e7667590e2">SPI_SR_TXFULL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter FIFO full status bit </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00174">174</a> 行定义.</p>

</div>
</div>
<a id="a5d5fdf349d4a854b15fe56e7667590e2" name="a5d5fdf349d4a854b15fe56e7667590e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5fdf349d4a854b15fe56e7667590e2">&#9670;&#160;</a></span>SPI_SR_TXFULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXFULL_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00173">173</a> 行定义.</p>

</div>
</div>
<a id="a788f755221b7441605e3cee4dfe107e7" name="a788f755221b7441605e3cee4dfe107e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788f755221b7441605e3cee4dfe107e7">&#9670;&#160;</a></span>SPI_TDR_TXREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TXREG&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__spi_8h.html#ac913f5c93e50153b7b289fee6e817ac5">SPI_TDR_TXREG_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data register </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00158">158</a> 行定义.</p>

</div>
</div>
<a id="ac913f5c93e50153b7b289fee6e817ac5" name="ac913f5c93e50153b7b289fee6e817ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac913f5c93e50153b7b289fee6e817ac5">&#9670;&#160;</a></span>SPI_TDR_TXREG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TXREG_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI_TDR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00157">157</a> 行定义.</p>

</div>
</div>
<a id="a2a3f5b5b5ac58a5e6544c26613a91853" name="a2a3f5b5b5ac58a5e6544c26613a91853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3f5b5b5ac58a5e6544c26613a91853">&#9670;&#160;</a></span>USENCOMBINEREGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USENCOMBINEREGISTER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Register Structure Definition </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00060">60</a> 行定义.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
