\BOOKMARK [0][-]{chapter.1}{Motivation}{}% 1
\BOOKMARK [1][-]{section.1.1}{Goals}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Outline}{chapter.1}% 3
\BOOKMARK [0][-]{chapter.2}{Background}{}% 4
\BOOKMARK [1][-]{section.2.1}{Bulk Synchronous Parallel}{chapter.2}% 5
\BOOKMARK [1][-]{section.2.2}{General Purpose GPU Compuing}{chapter.2}% 6
\BOOKMARK [2][-]{subsection.2.2.1}{Execution Model}{section.2.2}% 7
\BOOKMARK [2][-]{subsection.2.2.2}{Memory Model}{section.2.2}% 8
\BOOKMARK [1][-]{section.2.3}{LLVM}{chapter.2}% 9
\BOOKMARK [2][-]{subsection.2.3.1}{LLVM IR Program Representation}{section.2.3}% 10
\BOOKMARK [2][-]{subsection.2.3.2}{Static Single Assignement}{section.2.3}% 11
\BOOKMARK [2][-]{subsection.2.3.3}{LLVM Pass}{section.2.3}% 12
\BOOKMARK [1][-]{section.2.4}{Compiler Techniques}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.4.1}{Data Flow Analysis}{section.2.4}% 14
\BOOKMARK [2][-]{subsection.2.4.2}{Function Specialization}{section.2.4}% 15
\BOOKMARK [0][-]{chapter.3}{Related Work}{}% 16
\BOOKMARK [1][-]{section.3.1}{GPU Application Characterization}{chapter.3}% 17
\BOOKMARK [1][-]{section.3.2}{GPU Code Instrumentation}{chapter.3}% 18
\BOOKMARK [0][-]{chapter.4}{Methodology}{}% 19
\BOOKMARK [1][-]{section.4.1}{GPU Shared Memory Communication}{chapter.4}% 20
\BOOKMARK [1][-]{section.4.2}{Analysis Space Exploration}{chapter.4}% 21
\BOOKMARK [2][-]{subsection.4.2.1}{Analysis Methods}{section.4.2}% 22
\BOOKMARK [2][-]{subsection.4.2.2}{Caveats}{section.4.2}% 23
\BOOKMARK [0][-]{chapter.5}{Dynamic Instrumentation Using Code Analysis And Transformation For Detailed GPU Communication Analysis}{}% 24
\BOOKMARK [1][-]{section.5.1}{Trace Setup}{chapter.5}% 25
\BOOKMARK [2][-]{subsection.5.1.1}{Build Process}{section.5.1}% 26
\BOOKMARK [2][-]{subsection.5.1.2}{Trace Format}{section.5.1}% 27
\BOOKMARK [1][-]{section.5.2}{Source to Source Compilation in Clang}{chapter.5}% 28
\BOOKMARK [1][-]{section.5.3}{Code Transformation in LLVM}{chapter.5}% 29
\BOOKMARK [2][-]{subsection.5.3.1}{Address Space Analysis}{section.5.3}% 30
\BOOKMARK [2][-]{subsection.5.3.2}{Instrumentation}{section.5.3}% 31
\BOOKMARK [1][-]{section.5.4}{Tracing Process}{chapter.5}% 32
\BOOKMARK [2][-]{subsection.5.4.1}{On-Device Producer}{section.5.4}% 33
\BOOKMARK [2][-]{subsection.5.4.2}{Host Consumer}{section.5.4}% 34
\BOOKMARK [0][-]{chapter.6}{Evaluation and Analysis of GPU Communication}{}% 35
\BOOKMARK [1][-]{section.6.1}{Evaluated Applications}{chapter.6}% 36
\BOOKMARK [1][-]{section.6.2}{Tier I Analysis}{chapter.6}% 37
\BOOKMARK [2][-]{subsection.6.2.1}{Total Data Volume and Communication Fraction}{section.6.2}% 38
\BOOKMARK [2][-]{subsection.6.2.2}{Transfer Size CDF}{section.6.2}% 39
\BOOKMARK [2][-]{subsection.6.2.3}{CTA In/Out-Degree}{section.6.2}% 40
\BOOKMARK [2][-]{subsection.6.2.4}{Bisection Volume}{section.6.2}% 41
\BOOKMARK [2][-]{subsection.6.2.5}{Communication Stride}{section.6.2}% 42
\BOOKMARK [2][-]{subsection.6.2.6}{Density Map}{section.6.2}% 43
\BOOKMARK [1][-]{section.6.3}{Tier II Analysis}{chapter.6}% 44
\BOOKMARK [2][-]{subsection.6.3.1}{Kernel communication Evolution}{section.6.3}% 45
\BOOKMARK [2][-]{subsection.6.3.2}{Superstep Distance}{section.6.3}% 46
\BOOKMARK [1][-]{section.6.4}{Tier III Analysis}{chapter.6}% 47
\BOOKMARK [2][-]{subsection.6.4.1}{CTA connectivity evolution}{section.6.4}% 48
\BOOKMARK [0][-]{chapter.7}{Conclusion}{}% 49
\BOOKMARK [1][-]{section.7.1}{Future Work}{chapter.7}% 50
\BOOKMARK [0][-]{section*.48}{Appendices}{}% 51
\BOOKMARK [0][-]{Appendix.1.A}{Instrumentation}{}% 52
\BOOKMARK [0][-]{Appendix.1.B}{Post Processing}{}% 53
