#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 14 14:20:49 2019
# Process ID: 15004
# Current directory: E:/Data/Vivido_FPGA/PROJECT/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2808 E:\Data\Vivido_FPGA\PROJECT\UART\UART\UART.xpr
# Log file: E:/Data/Vivido_FPGA/PROJECT/UART/UART/vivado.log
# Journal file: E:/Data/Vivido_FPGA/PROJECT/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v] -no_script -reset -force -quiet
remove_files  E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v
export_ip_user_files -of_objects  [get_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v] -no_script -reset -force -quiet
remove_files  E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v
launch_simulation
source Top_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uartclk}} 
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_send_flag}} 
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk1}} 
current_wave_config {Untitled 1}
log_wave {/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk2} 
current_wave_config {Untitled 1}
log_wave {/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk2} 
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk2}} 
restart
run 1 ms
restart
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
restart
run 5 ms
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx_done}} 
restart
run 5 ms
restart
run 5 ms
close_sim
launch_simulation
source Top_tb.tcl
run 5 ms
restart
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_start}} 
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_done}} 
current_wave_config {Untitled 2}
add_wave {{/Top_tb/tx_start_sig}} 
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/tx_start_sig}} 
run 5 ms
restart
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx_en}} 
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_start}} 
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/tx_start_sig}} 
run 5 ms
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
restart
run 5 ms
restart
run 5 ms
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_send_flag}} 
restart
run 5 ms
restart
run 5 ms
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/bit_num}} 
restart
restart
run 5 ms
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_done}} 
run 5 ms
restart
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
run 5 ms
relaunch_sim
run 5 ms
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 5 ms
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/state}} 
restart
restart
run 5 ms
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/tx_start}} 
restart
restart
run 5 ms
relaunch_sim
run 5 ms
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 5 ms
restart
relaunch_sim
run 5 ms
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 5 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
close [ open E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v w ]
add_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source Top_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Switch_Ini/uart_tx_data}} 
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Switch_Ini/sw}} 
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Switch_Ini/uart_tx_start}} 
restart
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_data_txwait}} 
restart
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/tx_start}} 
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
restart
restart
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {2 0ns}
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {0 0ns}
run 5 ms
restart
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
restart
restart
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property package_pin "" [get_ports [list  clk_100m]]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_100m]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {sw[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {sw[0]}]]
place_ports {sw[1]} A4
place_ports {sw[0]} A3
place_ports clk_100m P17
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
place_ports rst_n R15
place_ports uart_tx C5
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_tx]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
synth_design -rtl -name rtl_1
report_drc -name drc_1 -ruledecks {default}
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
current_design rtl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
launch_simulation
source Top_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
add_force {/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 ms
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Switch_Ini/sw}} 
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
run 1 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 1 ms
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100m]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
synth_design -rtl -name rtl_1
close_design
open_run synth_1 -name synth_1
place_ports uart_tx B7
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_tx]]
save_constraints
reset_run impl_1
close_design
synth_design -rtl -name rtl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
