v 20121123 2
N 45100 47500 49800 47500 4
N 45100 49900 49800 49900 4
C 47200 49900 1 0 0 3.3V-plus-1.sym
C 47300 47200 1 0 0 gnd-1.sym
C 49400 48100 1 0 0 pdtc114.sym
{
T 49500 48700 5 10 1 1 0 0 1
refdes=Q2
T 50100 48600 5 10 0 1 0 0 1
footprint=SC70
T 49500 48800 5 10 0 1 0 0 1
value=PDTC114TU
}
C 45500 48100 1 0 1 pdtc114.sym
{
T 45400 48700 5 10 1 1 0 6 1
refdes=Q1
T 44800 48600 5 10 0 1 0 6 1
footprint=SC70
T 45400 48800 5 10 0 1 0 6 1
value=PDTC114TU
}
N 45500 49000 45500 48400 4
{
T 45600 48600 5 10 1 1 0 0 1
netname=ILEFT
}
N 49400 49000 49400 48400 4
{
T 48700 48500 5 10 1 1 0 0 1
netname=IRIGHT
}
N 49800 48200 49800 47500 4
N 45100 48200 45100 47500 4
C 45200 49000 1 90 0 resistor-1.sym
{
T 44800 49300 5 10 0 0 90 0 1
device=RESISTOR
T 44900 49200 5 10 1 1 90 0 1
refdes=R1
T 44900 49500 5 10 1 1 90 0 1
value=3k3
}
C 49700 49900 1 270 0 resistor-1.sym
{
T 50100 49600 5 10 0 0 270 0 1
device=RESISTOR
T 50000 49800 5 10 1 1 270 0 1
refdes=R2
T 49500 49800 5 10 1 1 270 0 1
value=3k3
}
N 45100 49000 45100 48600 4
{
T 44500 48900 5 10 1 1 0 0 1
netname=OLEFT
}
N 49800 49000 49800 48600 4
{
T 49900 48900 5 10 1 1 0 0 1
netname=ORIGHT
}
C 45300 48500 1 0 1 spice-subcircuit-IO-1.sym
{
T 44400 48900 5 10 0 1 0 6 1
device=spice-IO
T 44550 48750 5 10 1 1 0 6 1
refdes=P1
}
C 49600 48500 1 0 0 spice-subcircuit-IO-1.sym
{
T 50500 48900 5 10 0 1 0 0 1
device=spice-IO
T 50450 48750 5 10 1 1 0 0 1
refdes=P2
}
C 51000 48200 1 0 0 vdc-1.sym
{
T 51700 48850 5 10 1 1 0 0 1
refdes=V1
T 51700 49050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 51700 49250 5 10 0 0 0 0 1
footprint=none
T 51700 48650 5 10 1 1 0 0 1
value=DC 3.3V
}
C 51100 49400 1 0 0 3.3V-plus-1.sym
C 51200 47900 1 0 0 gnd-1.sym
C 40400 50500 1 270 0 vpulse-1.sym
{
T 41300 50350 5 10 1 1 0 0 1
refdes=Vstrobe
T 41250 49800 5 10 0 0 270 0 1
device=vpulse
T 41450 49800 5 10 0 0 270 0 1
footprint=none
T 41300 49850 5 10 1 1 0 0 1
value=pulse 0 3.3 5u 1u 1u 9u 20u
}
C 40400 49500 1 270 0 vpulse-1.sym
{
T 41300 49350 5 10 1 1 0 0 1
refdes=Vleft
T 41250 48800 5 10 0 0 270 0 1
device=vpulse
T 41450 48800 5 10 0 0 270 0 1
footprint=none
T 41300 48850 5 10 1 1 0 0 1
value=pulse 0 3.3 20u 1u 1u 19u 80u
}
C 40400 48500 1 270 0 vpulse-1.sym
{
T 41300 48350 5 10 1 1 0 0 1
refdes=Vright
T 41250 47800 5 10 0 0 270 0 1
device=vpulse
T 41450 47800 5 10 0 0 270 0 1
footprint=none
T 41200 47750 5 10 1 1 0 0 1
value=pulse 0 3.3 60u 1u 1u 19u 80u
}
N 40400 50200 40400 48200 4
C 40300 47900 1 0 0 gnd-1.sym
C 41700 50100 1 0 0 output-2.sym
{
T 42500 50200 5 10 1 1 0 0 1
net=STROBE:1
T 41900 50800 5 10 0 0 0 0 1
device=none
T 42600 50200 5 10 0 1 0 1 1
value=OUTPUT
}
C 42100 49300 1 0 0 output-2.sym
{
T 42900 49300 5 10 1 1 0 0 1
net=ILEFT:1
T 42300 50000 5 10 0 0 0 0 1
device=none
T 43000 49400 5 10 0 1 0 1 1
value=OUTPUT
}
C 42100 48300 1 0 0 output-2.sym
{
T 42900 48300 5 10 1 1 0 0 1
net=IRIGHT:1
T 42300 49000 5 10 0 0 0 0 1
device=none
T 43000 48400 5 10 0 1 0 1 1
value=OUTPUT
}
C 41700 48900 1 0 0 2n7002.sym
{
T 42100 49200 5 10 1 1 0 0 1
refdes=M1
T 41800 49700 5 10 0 1 0 0 1
value=2N7002P
T 42200 49500 5 10 0 1 0 0 1
footprint=SOT23
}
C 41700 47900 1 0 0 2n7002.sym
{
T 42100 48200 5 10 1 1 0 0 1
refdes=M2
T 41800 48700 5 10 0 1 0 0 1
value=2N7002P
T 42200 48500 5 10 0 1 0 0 1
footprint=SOT23
}
C 42000 48700 1 0 0 gnd-1.sym
C 42000 47700 1 0 0 gnd-1.sym
N 41600 50200 41700 50200 4
N 41600 49200 41700 49200 4
{
T 41600 49200 5 10 0 1 0 0 1
netname=VLEFT
}
N 41600 48200 41700 48200 4
{
T 41700 48100 5 10 1 1 0 0 1
netname=VRIGHT
}
N 45500 49000 46700 49000 4
N 48100 49000 49400 49000 4
N 46700 48300 46700 48700 4
C 48100 48200 1 0 1 input-2.sym
{
T 48500 48200 5 10 1 1 0 6 1
net=STROBE:1
T 47500 48900 5 10 0 0 0 6 1
device=none
T 47600 48300 5 10 0 1 0 1 1
value=INPUT
}
C 46700 48600 1 0 0 sramcell.sym
{
T 46900 49300 5 10 1 1 0 0 1
source=sramcell.sch
T 47400 49000 5 10 1 1 0 0 1
refdes=S1
}
