// Seed: 2878390231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  parameter id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1
  );
  wire id_4;
  initial $signed(5);
  ;
  or primCall (id_1, id_2, id_3);
endmodule
module module_0 #(
    parameter id_2 = 32'd34
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3
  );
  output wire id_1;
  wire [id_2 : (  1  )] id_5;
  supply1 [1 : -1] id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  ;
  assign id_16 = 1'b0;
  logic [7:0] id_18;
  ;
  assign id_15 = (-1);
  assign id_18[1] = -1;
  logic [module_2 : 1] id_19;
  ;
endmodule
