%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/part-catalog.tex
%%
%%  Purpose:        Part Level File for Standard Cell Library Documentation
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 - 2021 by chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\part{Cell Catalog}
\pagestyle{headings}

%%  -------------------------------------------------------------------
%%                  CHAPTER 1
%%  -------------------------------------------------------------------

\chapter{Combinatorial Cells}
\clearpage

%%  ------------    one phase   ---------------------------------------

\input{section-INV_buffers}

\input{section-NAND_gates}
\input{section-NOR_gates}
\input{section-MUX_gates}

%%  ------------    two phases  ---------------------------------------

\input{section-AOI_complex}
\input{section-OAI_complex}
\input{section-AAOI_complex}
\input{section-OOAI_complex}
\input{section-AAAOI_complex}
\input{section-OOOAI_complex}

%%  ------------    three phases    -----------------------------------

\input{section-AOAI_complex}
\input{section-OAOI_complex}
\input{section-AOOAI_complex}
\input{section-OAAOI_complex}
\input{section-AAOOAI_complex}
\input{section-OOAAOI_complex}
\input{section-AOOOAI_complex}
\input{section-OAAAOI_complex}
\input{section-AAOAI_complex}
\input{section-OOAOI_complex}
\input{section-AAAOAI_complex}
\input{section-OOOAOI_complex}

%%  ------------    four phases     -----------------------------------

\input{section-AOAOI_complex}
\input{section-OAOAI_complex}
\input{section-AOAAOI_complex}
\input{section-OAOOAI_complex}
\input{section-AOAAAOI_complex}
\input{section-OAOOOAI_complex}
\input{section-AOOAOI_complex}
\input{section-OAAOAI_complex}
\input{section-AAOAAOI_complex}
\input{section-OOAOOAI_complex}
\input{section-AOOAAOI_complex}
\input{section-OAAOOAI_complex}

%%  ------------    five phases     -----------------------------------

\input{section-OAOAOI_complex}
\input{section-AOAOAI_complex}
\input{section-AOAOOAI_complex}
\input{section-OAOAAOI_complex}
\input{section-AOOAOOAI_complex}
\input{section-OAAOAAOI_complex}
\input{section-AOAAOOAI_complex}
\input{section-OAOOAAOI_complex}
\input{section-AAOAAOOAI_complex}
\input{section-OOAOOAAOI_complex}
\input{section-AAOAOOAI_complex}
\input{section-OOAOAAOI_complex}

%%  ------------    six phases      -----------------------------------

\input{section-OAOAOAI_complex}
\input{section-AOAOAOI_complex}
\input{section-OAOAOOAI_complex}
\input{section-AOAOAAOI_complex}
\input{section-OAAOAOOAI_complex}
\input{section-AOOAOAAOI_complex}
\input{section-OAOOAOOAI_complex}
\input{section-AOAAOAAOI_complex}
\input{section-OAOAAOOAI_complex}
\input{section-AOAOOAAOI_complex}
\input{section-OAAOAAOOAI_complex}
\input{section-AOOAOOAAOI_complex}
\input{section-OOAAOAOOAI_complex}
\input{section-AAOOAOAAOI_complex}
\input{section-OOAAOAAOOAI_complex}
\input{section-AAOOAOOAAOI_complex}

%%  ------------    miscellaneous   -----------------------------------

\input{section-miscellaneous}

%%  -------------------------------------------------------------------
%%                  CHAPTER 3
%%  -------------------------------------------------------------------

\chapter{Storage Cells}
\clearpage

\input{section-LAT_latches}
\input{section-DFF_flipflops}

%%  -------------------------------------------------------------------
%%                  CHAPTER 5
%%  -------------------------------------------------------------------

\chapter{Clock Distribution Cells}
\clearpage

\input{section-clock_inverter}
\input{section-clock_buffers}

%%  -------------------------------------------------------------------
%%                  CHAPTER 6
%%  -------------------------------------------------------------------

\chapter{Physical Cells}
\clearpage

%%  ------------    logical also    -----------------------------------

\input{section-TIE_cells}

%%  ------------    core layout     -----------------------------------

\input{section-FILL_cells}

%%  ------------    pad ring    ---------------------------------------

\input{section-PAD_ring}
