#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023837f7ae30 .scope module, "t_lfsr10" "t_lfsr10" 2 3;
 .timescale -9 -11;
v0000023837f7bb60_0 .net "Data_out", 0 0, L_0000023837fb7650;  1 drivers
v0000023837fb7510_0 .var "clock", 0 0;
v0000023837fb75b0_0 .var "reset", 0 0;
S_0000023837f7b7f0 .scope module, "lfsr" "lfsr10" 2 23, 3 2 0, S_0000023837f7ae30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "Data_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
v0000023837f7b980_0 .net "Data_out", 0 0, L_0000023837fb7650;  alias, 1 drivers
v0000023837f92f00_0 .var "Data_reg", 9 0;
v0000023837f7ba20_0 .net "clock", 0 0, v0000023837fb7510_0;  1 drivers
v0000023837f7bac0_0 .net "reset", 0 0, v0000023837fb75b0_0;  1 drivers
E_0000023837f7a490/0 .event negedge, v0000023837f7bac0_0;
E_0000023837f7a490/1 .event posedge, v0000023837f7ba20_0;
E_0000023837f7a490 .event/or E_0000023837f7a490/0, E_0000023837f7a490/1;
L_0000023837fb7650 .part v0000023837f92f00_0, 9, 1;
    .scope S_0000023837f7b7f0;
T_0 ;
    %wait E_0000023837f7a490;
    %load/vec4 v0000023837f7bac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0000023837f92f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 9, 5;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
    %load/vec4 v0000023837f92f00_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023837f92f00_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023837f7ae30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023837fb7510_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000023837f7ae30;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0000023837fb7510_0;
    %inv;
    %store/vec4 v0000023837fb7510_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023837f7ae30;
T_3 ;
    %vpi_call 2 14 "$monitor", "%t Data_out=%b, Data_reg=%b, clock=%b,reset=%b", $time, v0000023837f7bb60_0, v0000023837f92f00_0, v0000023837fb7510_0, v0000023837fb75b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023837fb75b0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023837fb75b0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023837fb75b0_0, 0;
    %delay 30000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_lfsr10.v";
    "lfsr10.v";
