Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_top_behav xil_defaultlib.TB_top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 24 for port 's_axis_tdata' [C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/TB_top.sv:54]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 24 for port 'm_axis_tdata' [C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/TB_top.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_0921_2117/installs/lin64/Vivado/2023.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/dut_uvm_package.sv" Line 1. Module dut_uvm_package has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/dut_uvm_package.sv" Line 1. Module dut_uvm_package has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/TB_top.sv" Line 3. Module TB_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/axis_if.sv" Line 3. Module s_axis_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/axis_if.sv" Line 3. Module s_axis_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/axis_if.sv" Line 11. Module m_axis_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/axis_if.sv" Line 11. Module m_axis_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/Sources/axis_mul.sv" Line 23. Module axis_mul has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/vivado_project.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.v" Line 15. Module axis_data_fifo_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/vivado_project.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.v" Line 150. Module axis_data_fifo_0_axis_data_fifo_v2_0_9_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/vivado_project.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.v" Line 5812. Module axis_data_fifo_0_xpm_fifo_axis has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/vivado_project.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.v" Line 4318. Module axis_data_fifo_0_xpm_cdc_sync_rst__3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/LUT1.v" Line 27. Module LUT1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/LUT1.v" Line 62. Module x_lut1_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/vivado_project.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.v" Line 6073. Module axis_data_fifo_0_xpm_fifo_base has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Design/_temp/vivado2021/UVM/examples/FIFO/Vivado_project/vivado_project.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.v" Line 3266. Module axis_data_fifo_0_xpm_cdc_gray__parameterized1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.dut_uvm_package
Compiling module xil_defaultlib.s_axis_if
Compiling module xil_defaultlib.m_axis_if
Compiling module xil_defaultlib.axis_mul
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_cdc_sync_rs...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_cdc_gray__p...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_cdc_gray
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_fifo_reg_ve...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_fifo_reg_ve...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_cdc_gray__p...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_cdc_gray__2
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_counter_upd...
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,SLEEP_A...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_memory_base
Compiling module unisims_ver.CARRY8
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_counter_upd...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_counter_upd...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_fifo_reg_bi...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_counter_upd...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_counter_upd...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_counter_upd...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_fifo_rst
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_fifo_base
Compiling module xil_defaultlib.axis_data_fifo_0_xpm_fifo_axis
Compiling module xil_defaultlib.axis_data_fifo_0_axis_data_fifo_...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.TB_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_top_behav
